FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Chang, NW
   Lin, TY
   Hsieh, SY
AF Chang, Nai-Wen
   Lin, Tzu-Yin
   Hsieh, Sun-Yuan
TI Conditional Diagnosability of <i>k</i>-Ary <i>n</i>-Cubes under the PMC
   Model
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; PMC diagnosis model; conditional
   diagnosability; k-ary n-cubes; multiprocessor; systems
ID TOPOLOGICAL PROPERTIES; DIAGNOSIS; NETWORKS; SYSTEMS
AB Processor fault diagnosis plays an important role in measuring the reliability of multiprocessor systems and the diagnosis of many well-known interconnection networks. The conditional diagnosability, which is more general than the classical diagnosability, is to measure the diagnosability of a multiprocessor system under the assumption that all of the neighbors of any node in the system cannot fail at the same time. This study shows that the conditional diagnosability for k-ary n-cubes under the PMC model is 8n-7 for k >= 4 and n >= 4.
C1 [Chang, Nai-Wen; Lin, Tzu-Yin; Hsieh, Sun-Yuan] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 70101, Taiwan.
C3 National Cheng Kung University
RP Hsieh, SY (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 70101, Taiwan.
EM hsiehsy@mail.ncku.edu.tw
RI Hsieh, Sun-Yuan/AAE-1087-2022
CR [Anonymous], SIAM J DISCRETE MATH
   ARMSTRONG JR, 1981, IEEE T COMPUT, V30, P587, DOI 10.1109/TC.1981.1675844
   Ashir YA, 2002, SIAM J DISCRETE MATH, V15, P317, DOI 10.1137/S0895480196311183
   Bae MM, 2003, IEEE T COMPUT, V52, P1271, DOI 10.1109/TC.2003.1234525
   BOSE B, 1995, IEEE T COMPUT, V44, P1021, DOI 10.1109/12.403718
   Chang GY, 2005, IEEE T PARALL DISTR, V16, P314, DOI 10.1109/TPDS.2005.44
   Chang NW, 2012, IEEE T DEPEND SECURE, V9, P46, DOI 10.1109/TDSC.2010.59
   DAHBURA AT, 1984, IEEE T COMPUT, V33, P486, DOI 10.1109/TC.1984.1676472
   Day K, 1997, IEEE T PARALL DISTR, V8, P903, DOI 10.1109/71.615436
   Fan JX, 1998, IEEE T PARALL DISTR, V9, P923, DOI 10.1109/71.722224
   GHAFOOR A, 1989, IEEE T RELIAB, V38, P5, DOI 10.1109/24.24569
   GHAFOOR A, 1990, IEEE T RELIAB, V39, P281, DOI 10.1109/24.103002
   Ghozati SA, 1999, COMPUT ELECTR ENG, V25, P155, DOI 10.1016/S0045-7906(99)00003-8
   Hsieh SY, 2008, IEEE T COMPUT, V57, P1720, DOI 10.1109/TC.2008.104
   Hsieh SY, 2008, IEEE T COMPUT, V57, P721, DOI 10.1109/TC.2008.30
   Hsieh SY, 2009, NETWORKS, V54, P1, DOI 10.1002/net.20290
   Hsu GH, 2009, J SYST ARCHITECT, V55, P140, DOI 10.1016/j.sysarc.2008.10.005
   ISHIDA Y, 1987, IEEE T RELIAB, V36, P531, DOI 10.1109/TR.1987.5222465
   KAVIANPOUR A, 1992, IEEE T RELIAB, V41, P26, DOI 10.1109/24.126666
   Lai PL, 2005, IEEE T COMPUT, V54, P165, DOI 10.1109/TC.2005.19
   Lin CK, 2008, J INTERCONNECT NETW, V9, P83, DOI 10.1142/S0219265908002175
   Maeng J., 1981, P 11 INT S FAULT TOL, P173
   Malek M., 1980, Conference Proceedings of the 7th Annual Symposium on Computer Architecture, P31
   PREPARATA FP, 1967, IEEE TRANS ELECTRON, VEC16, P848, DOI 10.1109/PGEC.1967.264748
   SENGUPTA A, 1992, IEEE T COMPUT, V41, P1386, DOI 10.1109/12.177309
   Wang DJ, 1999, IEEE T COMPUT, V48, P1369, DOI 10.1109/12.817401
   Wang DQ, 2005, PDCAT 2005: SIXTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, P1002
   Xu M, 2009, IEEE T CIRCUITS-II, V56, P875, DOI 10.1109/TCSII.2009.2030361
   Zhu Q, 2008, J SUPERCOMPUT, V45, P173, DOI 10.1007/s11227-007-0167-8
   Zhu Q, 2008, INFORM SCIENCES, V178, P1069, DOI 10.1016/j.ins.2007.09.005
NR 30
TC 40
Z9 40
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 46
DI 10.1145/2348839.2348850
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000011
DA 2024-07-18
ER

PT J
AU Qin, XK
   Mishra, P
AF Qin, Xiaoke
   Mishra, Prabhat
TI Directed Test Generation for Validation of Multicore Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Multicore architecture; bounded model
   checking; SAT solving; test generation
ID BOUNDED MODEL CHECKING; SYMMETRY
AB Functional validation is widely acknowledged as a major challenge for multicore architectures. Directed tests are promising since a significantly smaller number of directed tests can achieve the same coverage goal compared to constrained-random tests. SAT-based bounded model checking is effective for automated generation of directed tests (counterexamples). While existing approaches focus on clause forwarding between different bounds to reduce the test generation time, this article proposes a novel technique that exploits temporal, structural, and spatial symmetry in multicore designs at the same time. Our proposed technique enables the reuse of the knowledge learned from one core to the remaining cores in multicore architectures (structural symmetry), from one bound to the next for a give property (temporal symmetry), as well as from one property to other properties (spatial symmetry). The experimental results demonstrate that our approach can significantly (3-10 times) reduce overall test generation time compared to existing approaches.
C1 [Qin, Xiaoke; Mishra, Prabhat] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Qin, XK (corresponding author), Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
EM xqin@cise.ufl.edu
OI Mishra, Prabhat/0000-0003-3653-6221
FU NSF [0746261]; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [0746261] Funding Source: National Science
   Foundation
FX This work was partially supported by NSF CAREER award 0746261.
CR Aloul F.A., 2003, Shatter
   Aloul FA, 2003, DES AUT CON, P836
   Aloul FA, 2002, DES AUT CON, P731, DOI 10.1109/DAC.2002.1012719
   [Anonymous], P 1 INT HAIF VER C H
   Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   Biere A., 2006, Journal on Satisfiability, Boolean Modeling and Computation, V2, P191
   Chen MS, 2010, DES AUT TEST EUROPE, P490
   Chen MS, 2010, IEEE T COMPUT AID D, V29, P396, DOI 10.1109/TCAD.2010.2041846
   Clarke E, 2001, FORM METHOD SYST DES, V19, P7, DOI 10.1023/A:1011276507260
   Darga PT, 2004, DES AUT CON, P530
   DAVIS M, 1960, J ACM, V7, P201, DOI 10.1145/321033.321034
   DAVIS M, 1962, COMMUN ACM, V5, P394, DOI 10.1145/368273.368557
   Gargantini A, 1999, LECT NOTES COMPUT SC, V1687, P146, DOI 10.1145/318774.318939
   HOOKER JN, 1993, J LOGIC PROGRAM, V15, P177, DOI 10.1016/0743-1066(93)90018-C
   Koo HM, 2006, DES AUT TEST EUROPE, P1240
   Kuehlmann A, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P50, DOI 10.1109/ICCAD.2004.1382542
   Marques-Silva JP, 1999, IEEE T COMPUT, V48, P506, DOI 10.1109/12.769433
   Miller A, 2006, ACM COMPUT SURV, V38, DOI 10.1145/1132960.1132962
   Mishra P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P182, DOI 10.1109/DATE.2004.1268846
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   Qin X., 2011, P INT S QUAL EL DES
   Qin XK, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P351, DOI 10.1109/VLSI.Design.2010.47
   Shtrichman O., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P58
   Strichman O, 2004, FORM METHOD SYST DES, V24, P5, DOI 10.1023/B:FORM.0000004785.67232.f8
   TANG D., 2005, LECT NOTES COMPUTER, V3576, P283
   Whittemore J, 2001, DES AUT CON, P542, DOI 10.1109/DAC.2001.935567
   Zhang L, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P502, DOI 10.1109/ICCAD.2004.1382630
NR 27
TC 10
Z9 10
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 24
DI 10.1145/2209291.2209297
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000006
DA 2024-07-18
ER

PT J
AU Peng, HK
   Huang, HM
   Kuo, YH
   Wen, CHP
AF Peng, Huan-Kai
   Huang, Hsuan-Ming
   Kuo, Yu-Hsin
   Wen, Charles H. -P.
TI Statistical Soft Error Rate (SSER) Analysis for Scaled CMOS Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Soft error; transient fault; statistical
   learning; Monte Carlo method; support vector machine
ID IMPACT
AB This article re-examines the soft error effect caused by radiation-induced particles beyond the deep submicron regime. Considering the impact of process variations, voltage pulse widths of transient faults are found no longer monotonically diminishing after propagation, as they were formerly. As a result, the soft error rates in scaled electronic designs escape traditional static analysis and are seriously underestimated. In this article we formulate the statistical soft error rate (SSER) problem and present two frameworks to cope with the aforementioned sophisticated issues. The table-lookup framework captures the change of transient-fault distributions implicitly by using a Monte-Carlo approach, whereas the SVR-learning framework does the task explicitly by using statistical learning theory. Experimental results show that both frameworks can more accurately estimate SERs than static approaches do. Meanwhile, the SVR-learning framework outperforms the table-lookup framework in both SER accuracy and runtime.
C1 [Peng, Huan-Kai; Huang, Hsuan-Ming; Kuo, Yu-Hsin; Wen, Charles H. -P.] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Peng, HK (corresponding author), Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
EM opwen@g2.nctu.edu.tw
OI Wen, Charles H.-P./0000-0003-4623-9941
FU National Science Council of Taiwan [NSC-99-2220-E-009-011]
FX This work was supported in part by National Science Council of Taiwan,
   NSC-99-2220-E-009-011.
CR Amusan OA, 2007, IEEE T NUCL SCI, V54, P2060, DOI 10.1109/TNS.2007.907754
   [Anonymous], 1988, Nonlinear regression analysis and its applications
   Bartlett W, 2004, IEEE T DEPEND SECURE, V1, P87, DOI 10.1109/TDSC.2004.4
   Borkar S, 2003, DES AUT CON, P338
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Brglez Franc., 1985, P INT S CIRC SYST
   Cha H., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P538, DOI 10.1109/ICCD.1993.393319
   Choi SH, 2004, DES AUT CON, P454, DOI 10.1145/996566.996695
   Chopra Kaviraj, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P685, DOI 10.1109/ICCAD.2008.4681651
   Cristianini Nello., 2002, INTRO SUPPORT VECTOR
   Dodd PE, 2003, IEEE T NUCL SCI, V50, P583, DOI 10.1109/TNS.2003.813129
   Edamatsu H, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P241, DOI 10.1109/ASPDAC.1998.669457
   Ferlet-Cavrois V, 2007, IEEE T NUCL SCI, V54, P2338, DOI 10.1109/TNS.2007.910202
   Garg R, 2008, DES AUT CON, P918
   Krishnaswamy S, 2008, DES AUT CON, P924
   Miskov-Zivanov N, 2006, DES AUT CON, P767, DOI 10.1109/DAC.2006.229323
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   Mohanram K, 2005, IEEE VLSI TEST SYMP, P327, DOI 10.1109/VTS.2005.35
   Mukherjee SS, 2002, CONF PROC INT SYMP C, P99, DOI 10.1109/ISCA.2002.1003566
   NANGATE INC, 2008, NANG 45NM OP LIB
   NANOSCALE INTEGRATION AND MODELING GROUP, 2008, PRED TECHN MOD
   Natarajan S, 1998, INT SYM DEFEC FAU TO, P73, DOI 10.1109/DFTVS.1998.732153
   Omaña M, 2003, 9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P111, DOI 10.1109/OLT.2003.1214376
   Rajaraman R, 2005, I CONF VLSI DESIGN, P499
   Ramakrishnan K, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P911
   Rao RR, 2006, DES AUT TEST EUROPE, P162
   SALZMANN J., 2007, P INT S SOC TAMP FIN, P1
   SEMICONDUCTOR ROADMAP COMMITTEE OF JAPAN, 2003, PAR LOW POW SOC DES
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Smola A.J., 2003, TUTORIAL SUPPORT VEC
   Tosaka Y, 1999, IEEE T NUCL SCI, V46, P774, DOI 10.1109/23.774176
   Vapnik V., 1999, NATURE STAT LEARNING
   Weisberg S, 2014, APPL LINEAR REGRESSI
   Weste N., 2005, CMOS VLSI Design: A Circuits and Systems Perspective, V3rd
   Zhang B, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P755
   Zhang M, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P111, DOI 10.1109/ICCAD.2004.1382553
   Zhang M, 2007, IEEE INT ON LINE, P23, DOI 10.1109/IOLTS.2007.26
NR 37
TC 6
Z9 6
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 9
DI 10.1145/2071356.2071365
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800009
DA 2024-07-18
ER

PT J
AU Bruneel, K
   Heirman, W
   Stroobandt, D
AF Bruneel, Karel
   Heirman, Wim
   Stroobandt, Dirk
TI Dynamic Data Folding with Parameterizable FPGA Configurations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Automatic hardware synthesis; dynamic data folding; FPGA; run-time
   reconfiguration
AB In many applications, subsequent data manipulations differ only in a small set of parameter values. Because of their reconfigurability, FPGAs (field programmable gate arrays) can be configured with a specialized circuit each time the parameter values change. This technique is called dynamic data folding. The specialized circuits are smaller and faster than their generic counterparts. However; the overhead involved in generating the configurations for the specialized circuits at runtime is very large when conventional tools are used, and this overhead will in many cases negate the benefit of using optimized configurations.
   This article introduces an automatic method for generating runtime parameterizable configurations from arbitrary Boolean circuits. These configurations, in which some of the configuration bits are expressed as a closed-form Boolean expression of a set of parameters, enable very fast run-time specialization, since specialization only involves evaluating these expressions. Our approach is validated on a ternary content-addressable memory (TCAM). We show that the specialized configurations, produced by our method use 2.82 times fewer LUTs than the generic configuration, and even 1.41 times fewer LUTs than the implementation generated by Xilinx Coregen. Moreover, while Coregen needs hand-crafted generators for each type of circuit, our toolflow can be applied to any VHDL design. Using our automatic and generally applicable method, run-time hardware optimization suddenly becomes feasible for a large class of applications.
C1 [Bruneel, Karel] Univ Ghent, ELIS Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Bruneel, K (corresponding author), Univ Ghent, ELIS Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM karel.bruneel@ugent.be
OI Heirman, Wim/0000-0003-2286-1525
CR ALTERA, 2001, 119 ALT
   [Anonymous], VIRT 5 FPGA CONF US
   [Anonymous], SER MORGAN KAUFMANN
   [Anonymous], ABC SYST SEQ SYNTH V
   [Anonymous], 2005, BERK LOG INT FORM BL
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Biere A, 2007, AIGER AND INVERTER G
   BRELET J.-L., 1999, XAPP203 DESIGNING FL
   BRUNEEL K., 2008, P INT C REC COMP FPG
   Bruneel K, 2010, LECT NOTES COMPUT SC, V5992, P207, DOI 10.1007/978-3-642-12133-3_20
   Bruneel K, 2009, DES AUT TEST EUROPE, P964
   Bruneel K, 2007, I C FIELD PROG LOGIC, P35, DOI 10.1109/FPL.2007.4380622
   Bruneel K, 2008, I C FIELD PROG LOGIC, P360
   Burgun L, 1996, DES AUT CON, P801, DOI 10.1109/DAC.1996.545681
   CHAPMAN KD, 1994, EDN, V39, P80
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   DERBYSHIRE A., 2006, P INT C COMP ARCH SY, P93
   Foulk P. W., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P163, DOI 10.1109/FPGA.1993.279467
   Hutchings BL, 2002, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FPGA.2002.1106666
   Kuehlmann A, 2002, IEEE T COMPUT AID D, V21, P1377, DOI 10.1109/TCAD.2002.804386
   Labovitz C, 1998, IEEE ACM T NETWORK, V6, P515, DOI 10.1109/90.731185
   LEMOINE E., 1995, P ANN IEEE S FIELD P
   Lysecky R, 2006, ACM T DES AUTOMAT EL, V11, P659, DOI 10.1145/1142980.1142986
   Manohararajah V, 2006, IEEE T COMPUT AID D, V25, P2331, DOI 10.1109/TCAD.2006.882119
   McGregor G., 1999, Field Programmable Logic and Applications. 9th International Workshop, FPL'99. Proceedings (Lecture Notes in Computer Science Vol.1673), P144
   Pagiamtzis K, 2006, IEEE J SOLID-ST CIRC, V41, P712, DOI 10.1109/JSSC.2005.864128
   Pan P., 1998, FPGA'98. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P35, DOI 10.1145/275107.275118
   Puttegowda K, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P561, DOI 10.1109/ICVD.2003.1183193
   Sankar Y., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P157, DOI 10.1145/296399.296449
   Wirthlin MichaelJ., 1997, FPGA 97, P86
   Wirthlin MJ, 2004, J VLSI SIG PROC SYST, V36, P7, DOI 10.1023/B:VLSI.0000008066.95259.b8
   *XIL, 2006, UG208 EARL ACC PART
   XILINX, 2007, VIRT 2 PRO VIRT 2 FP
   XILINX, 2008, VIRT 2 PROL GUID HDL
   XILINX, 2008, DS253 CONT ADDR MEM
   Yamaguchi Y, 2002, LECT NOTES COMPUT SC, V2438, P281
NR 36
TC 22
Z9 22
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 43
DI 10.1145/2003695.2003703
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800007
OA Green Published
DA 2024-07-18
ER

PT J
AU Das, D
   Chakrabarti, PP
   Kumar, R
AF Das, Dipankar
   Chakrabarti, P. P.
   Kumar, Rajeev
TI Thermal Analysis of Multiprocessor SoC Applications by Simulation and
   Verification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Algorithms; Performance; Measurement; Thermal analysis;
   chip temperature; hybrid automata; multiprocessor system-on-chip; Markov
   chain
ID POWER; REFINEMENT; DESIGN
AB Overheating of computer chips leads to degradation of performance and reliability. Therefore, preventing chips from overheating in spite of increased performance requirements has emerged as a major challenge. Since the cost of cooling has been rising steadily, various architecture and application design techniques are used to prevent chip overheating. Temperature-aware task scheduling has emerged as an important application design methodology for addressing this problem in multiprocessor SoC systems.
   In this work we present the formulation and implementation of a method for analyzing the thermal (chip heating) behavior of a MPSoC task schedule, during the early stages of the design. We highlight the challenges in developing such a framework and propose solutions for tackling them. Due to nondeterminism in task execution times and decision branches, multiprocessor applications cannot be evaluated accurately by the current state-of-the-art thermal simulation and steady-state analysis methods. Hence an analysis covering nondeterministic execution behaviors is required for thermal analysis of MPSoC task schedules. To address this issue we propose a model checking-based approach for solving the thermal analysis problem and formulate it as a hybrid automata reachability verification problem. We present an algorithm for constructing this hybrid automata given the task schedule, a set of power profiles of tasks, and the Compact Thermal Model (CTM) of the chip. Information about task power consumption is inferred from Markov chains which are learned from power profiles of tasks, obtained from simulation or emulation runs. A numerical analysis-based algorithm which uses CounterExample-Guided Abstraction Refinement (CEGAR) is developed for reachability analysis of this hybrid automata. We propose a directed simulation methodology which uses results of a time-bounded analysis of the hybrid automata modeling thermal behavior of the application, to simulate the expected worst-case execution runs of the same. The algorithms presented in this work have been implemented in a prototype tool called HeatCheck. We present experimental results and analysis of thermal behavior of a set of task schedules executing on a MPSoC system.
C1 [Das, Dipankar; Chakrabarti, P. P.; Kumar, Rajeev] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Das, D (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM ddas@cse.iitkgp.ernet.in; ppchak@cse.iitkgp.ernet.in;
   rkumar@cse.iitkgp.ernet.in
RI Kumar, Rajeev/I-3506-2019
OI Kumar, Rajeev/0000-0001-5545-6919; Kumar, Rajeev/0000-0003-0233-6563
CR Alur R, 2000, LECT NOTES COMPUT SC, V1790, P6
   Alur Rajeev., 2006, ACM T EMBED COMPUT S, V5, P152
   [Anonymous], P ICCAD
   [Anonymous], LECT NOTES COMPUTER
   Asarin E, 2000, LECT NOTES COMPUT SC, V1790, P20
   ASARIN E, 2006, P 2006 IEEE C COMP A, P1582, DOI DOI 10.1109/CACSD-CCA-ISIC.2006.4776877
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Barton P. I., 2002, ACM Transactions on Modeling and Computer Simulation, V12, P256, DOI 10.1145/643120.643122
   Bowman H, 1998, SPRING COMP SCI, P261
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Choi J, 2007, IEEE CONF VIS ANAL, P213
   Clarke E, 2003, J ACM, V50, P752, DOI 10.1145/876638.876643
   Clarke Teresa E., 2001, Current Topics in Medicinal Chemistry, V1, P7, DOI 10.2174/1568026013395623
   Das D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278357
   Das D, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529259
   DASDAN A, 1998, ACM T DES AUTOMAT EL, V3, P4
   DRAKE M, 2006, P 20 INT S PAR DISTR
   Eisley N., 2006, PROC INT C COMPILERS, P389
   Esposito JM, 2007, ACM T MODEL COMPUT S, V17, DOI 10.1145/1177357.1177358
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Girard A, 2005, LECT NOTES COMPUT SC, V3414, P291
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   Henzinger TA, 1997, LECT NOTES COMPUT SC, V1254, P460, DOI 10.1007/s100090050008
   Hua S., 2006, ACM T EMBED COMPUT S, V5, P321, DOI [10.1145/1151074.1151078, DOI 10.1145/1151074.1151078]
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Hung WL, 2005, DES AUT TEST EUROPE, P898, DOI 10.1109/DATE.2005.310
   IGNOWSKI J, 2008, Patent No. 20080234953
   ISARD M, 2007, SIGOPS OPER SYST REV, V41, P59, DOI DOI 10.1145/1272998.1273005
   Isci C, 2006, INT SYMP MICROARCH, P347
   Jejurikar R, 2004, ACM SIGPLAN NOTICES, V39, P57, DOI 10.1145/998300.997173
   Jung H, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P178
   Li P, 2006, IEEE T COMPUT AID D, V25, P1763, DOI 10.1109/TCAD.2005.858276
   Liu YP, 2007, DES AUT TEST EUROPE, P1526
   Loghi M, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274869
   Luo J, 2001, DES AUT CON, P444, DOI 10.1109/DAC.2001.935550
   Marculescu R, 2006, ACM T DES AUTOMAT EL, V11, P564, DOI 10.1145/1142980.1142983
   Mitchell T. M., 1997, MACHINE LEARNING
   Moore SK, 2006, IEEE SPECTRUM, V43, P20
   Moudgill M, 1999, IEEE MICRO, V19, P15, DOI 10.1109/40.768496
   Pop P, 2006, ACM T DES AUTOMAT EL, V11, P593, DOI 10.1145/1142980.1142984
   Press W. H., 2002, Numerical Recipes in C: the Art of Scientific Computing, V2nd ed., DOI DOI 10.1119/1.14981
   RAO R, 2008, P ICCAD, P537
   RAO R, 2007, P INT S LOW POW EL D, P201
   Ron D, 1996, MACH LEARN, V25, P117, DOI 10.1007/BF00114008
   SATISH NR, 2009, UCBEECS200919
   Shang L, 2004, INT SYMP MICROARCH, P67
   Shin J, 2007, I C DEPEND SYS NETWO, P534, DOI 10.1109/DSN.2007.8
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Su HH, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78
   Sun F, 2005, I CONF VLSI DESIGN, P551
   Taeshin Park, 1996, ACM Transactions on Modeling and Computer Simulation, V6, P137, DOI 10.1145/232807.232809
   Venkatachalam V, 2005, ACM COMPUT SURV, V37, P195, DOI 10.1145/1108956.1108957
   Wang X, 2007, P IEEE SEMICOND THER, P51, DOI 10.1109/STHERM.2007.352405
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Yeo I, 2008, DES AUT CON, P734
   Zamora NH, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1188275.1188277
   Zhan Y, 2005, IEEE IC CAD, P635, DOI 10.1109/ICCAD.2005.1560144
   Zhang S, 2007, IEEE IC CAD, P281, DOI 10.1109/ICCAD.2007.4397278
NR 59
TC 4
Z9 5
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 15
DI 10.1145/1698759.1698765
PG 52
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500007
DA 2024-07-18
ER

PT J
AU Rao, RR
   Joshi, V
   Blaauw, D
   Sylvester, D
AF Rao, Rajeev R.
   Joshi, Vivek
   Blaauw, David
   Sylvester, Dennis
TI Circuit Optimization Techniques to Mitigate the Effects of Soft Errors
   in Combinational Logic
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability
ID DESIGN
AB Soft errors in combinational logic circuits are emerging as a significant reliability problem for VLSI designs. Technology scaling trends indicate that the soft error rates (SER) of logic circuits will be dominant factor for future technology generations. SER mitigation in logic can be accomplished by optimizing either the gates inside a logic block or the flipflops present on the block boundaries. We present novel circuit optimization techniques that target these elements separately as well as in unison to reduce the SER of combinational logic circuits.
   First, we describe the construction of a new class of flip-flop variants that leverage the effect of temporal masking by selectively increasing the length of the latching window thereby preventing faulty transients from being registered. In contrast to previous flip-flop designs that rely on logic duplication and complicated circuit design styles, the new variants are redesigned from the library flip-flop using efficient transistor sizing. We then propose a flip-flop selection method that uses slack information at each primary output node to determine the flip-flop configuration that produces maximum SER savings. Next, we propose a gate sizing algorithm that trades off SER reduction and area overhead. This approach first computes bounds on the maximum achievable SER reduction by resizing a gate. This bound is then used to prune the circuit graph, arriving at a smaller set of candidate gates on which we perform incremental sensitivity computations to determine the gates that are the largest contributors to circuit SER. Third, we propose a unified, co-optimization approach combining flip-flop selection with the gate sizing algorithm. The joint optimization algorithm produces larger SER reductions while incurring smaller circuit overhead than either technique taken in isolation. Experimental results on a variety of benchmarks show average SER reductions of 10.7X with gate sizing, 5.7X with flip-flop assignment, and 30.1X for the combined optimization approach, with no delay penalties and area overheads within 5-6%. The runtimes for the optimization algorithms are on the order of 1-3 minutes.
C1 [Joshi, Vivek; Blaauw, David; Sylvester, Dennis] Univ Michigan, Dept EECS, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
EM rajeev80@gmail.com
RI Joshi, Vivek/A-7874-2013
FU NSF; SRC; GSRC/DARPA
FX This work was supported in part by the NSF, SRC, and GSRC/DARPA.
CR Abrishami H, 2008, PR IEEE COMP DESIGN, P194, DOI 10.1109/ICCD.2008.4751861
   Almukhaizim Sobeeh, 2006, TEST C 2006 ITC 06 I, P1
   Maestro JA, 2008, DES AUT CON, P930
   Baumann R, 2005, IEEE DES TEST COMPUT, V22, P258, DOI 10.1109/MDT.2005.69
   Brglez F., 1985, P IEEE INT S CIRC SY, P677
   CHA HS, 1994, PR IEEE COMP DESIGN, P385, DOI 10.1109/ICCD.1994.331932
   CHOUDHURY MR, 2006, P INT C COMP AID DES, P204
   CURRAN B, 2001, P INT SOL STAT CIRC, P238
   Dhillon YS, 2005, 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, P35, DOI 10.1109/IOLTS.2005.41
   Elakkumanan P, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P617
   Faccio F, 1999, IEEE T NUCL SCI, V46, P1434, DOI 10.1109/23.819104
   Fishburn J.P., 1985, PROC INT C COMPUTER, P326
   Freeman LB, 1996, IBM J RES DEV, V40, P119, DOI 10.1147/rd.401.0119
   Garg R, 2006, DES AUT CON, P773, DOI 10.1109/DAC.2006.229230
   Hazucha P, 2000, IEEE T NUCL SCI, V47, P2586, DOI 10.1109/23.903813
   Joshi V, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P611
   Karnik T, 2002, 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P204, DOI 10.1109/VLSIC.2002.1015084
   Karnik T, 2001, 2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P61, DOI 10.1109/VLSIC.2001.934195
   Krishnaswamy S, 2008, DES AUT CON, P924
   Krishnaswamy S, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297674
   Mavis DG, 2002, INT REL PHY, P216, DOI 10.1109/RELPHY.2002.996639
   Miskov-Zivanov N, 2006, DES AUT CON, P767, DOI 10.1109/DAC.2006.229323
   Mitra S, 2005, DES AUT CON, P2
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   Mitra S., 2006, P IEEE INT TEST C, P1, DOI DOI 10.1109/TEST.2006.297681
   Mohanram K, 2003, INT TEST CONF P, P893, DOI 10.1109/TEST.2003.1271075
   Monnier T, 1998, REC IEEE INT WKSHP M, P104, DOI 10.1109/MTDT.1998.705955
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Omaña M, 2007, IEEE T COMPUT, V56, P1255, DOI 10.1109/TC.2007.1070
   QIAN D, 2008, P INT S QUAL EL DES, P74
   Rajaraman R, 2005, I CONF VLSI DESIGN, P499
   Ramakrishnan K, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P680, DOI 10.1109/ISQED.2008.164
   RAMANARAYANAN R, 2003, P INT ASIC SOC C, P2321
   Rao RR, 2007, IEEE T COMPUT AID D, V26, P468, DOI 10.1109/TCAD.2007.891036
   Sasaki Y, 2008, J ELECTRON TEST, V24, P11, DOI 10.1007/s10836-007-5034-2
   Seifert N, 2004, IEEE T DEVICE MAT RE, V4, P516, DOI 10.1109/TDMR.2004.831993
   SHAZLI SZ, 2008, C INT TEST C ITC, P1
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   SHIVAKUMAR P, 2006, SOFT ERRORS LOGIC SY
   Warnock JD, 2002, IBM J RES DEV, V46, P27, DOI 10.1147/rd.461.0027
   Weiser U., 2004, Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'04), P7, DOI [10.1145/966747.966750, DOI 10.1145/966747.966750]
   Weste N., 2005, CMOS VLSI Design: A Circuits and Systems Perspective, V3rd
   Wu KC, 2008, ASIA S PACIF DES AUT, P513
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Zhang B, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P755
   Zhang M, 2005, INT RELIAB PHY SYM, P223, DOI 10.1109/RELPHY.2005.1493088
   Zhang M, 2005, IEEE INT SYMP CIRC S, P636
   Zhang M, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P111, DOI 10.1109/ICCAD.2004.1382553
   Zhao C, 2004, DES AUT CON, P894
   ZHAO C, 2006, P 7 INT S QUAL EL DE, P133
   Zhou QM, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P100, DOI 10.1109/ICCAD.2004.1382551
   Zhou QM, 2008, PROC EUR TEST SYMP, P179, DOI 10.1109/ETS.2008.39
   ZIVANOV NM, 2006, C EXH DES AUT TEST E, P1436
NR 53
TC 8
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2009
VL 15
IS 1
AR 5
DI 10.1145/1640457.1640462
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 540IA
UT WOS:000273323600005
DA 2024-07-18
ER

PT J
AU Dasdan, A
AF Dasdan, Ali
TI Provably Efficient Algorithms for Resolving Temporal and Spatial
   Difference Constraint Violations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Behavioral synthesis; constraint satisfaction;
   interface timing; layout compaction; multimedia synchronization;
   scheduling; real-time systems; rate analysis; timing constraints
AB A system of difference constraints is a formal model of temporal and spatial constraints in many areas such as scheduling, constraint satisfaction, and layout compaction. During construction of such a system, constraint violations often arise, and they need to be resolved. Previous algorithms for this task fall into two groups: those algorithms that are fast but cannot resolve all violations, and those algorithms that can resolve all violations but are exponentially slow. We propose the first algorithms that are fast as well as able to resolve all violations. Moreover, unlike the previous algorithms, our algorithms support the ordering of violations using their inherent criticality or user-defined priority. We provably and experimentally justify the efficiency and efficacy of our algorithms.
C1 Yahoo Inc, Sunnyvale, CA 94089 USA.
C3 Yahoo! Inc; Yahoo! Inc United States
RP Dasdan, A (corresponding author), Yahoo Inc, 701 1st Ave, Sunnyvale, CA 94089 USA.
EM ali_dasdan@yahoo.com
CR ALPERT CJ, 1998, P INT S PHYS DES, P588
   [Anonymous], 1983, IEEE T COMPUTER AIDE
   [Anonymous], 1993, Foundations of Constraint Satisfaction
   [Anonymous], P 8 ACM IEEE INT WOR
   Bacelli F., 1992, SYNCHRONIZATION LINE
   Borriello G., 1991, High-level VLSI synthesis, P153
   BRZOZOWSKI JA, 1991, NETWORKS, V21, P91, DOI 10.1002/net.3230210107
   CANDAN KS, 1998, INT J INTELL SYST MU, V13
   Cherkassky B. V., 1996, Algorithms - ESA '96. Fourth Annual European Symposium. Proceedings, P349
   CHERKASSKY BV, 1994, PROCEEDINGS OF THE FIFTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P516
   CHOU P, 1994, ACM IEEE D, P1
   Cormen TH, 1991, INTRO ALGORITHMS
   Dasdan A, 2004, ACM T DES AUTOMAT EL, V9, P385, DOI 10.1145/1027084.1027085
   Dasdan A, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P127
   Dasdan A, 1998, IEEE T COMPUT AID D, V17, P889, DOI 10.1109/43.728912
   DASDAN A, 1999, THESIS U ILLINOIS UR
   DECHTER R, 1991, ARTIF INTELL, V49, P61, DOI 10.1016/0004-3702(91)90006-6
   DO J, 1985, P VLSI INT C, P283
   EADES P, 1993, INFORM PROCESS LETT, V47, P319, DOI 10.1016/0020-0190(93)90079-O
   FESTA P, 2001, ENCY OPTIMIZATION, V2, P94
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Gerez S.H., 1998, Algorithms for VLSI Design Automation
   ISHIMA K, 1990, 1990 IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS, VOLS 1-4, P2853, DOI 10.1109/ISCAS.1990.112605
   JAHANIAN F, 1986, IEEE T SOFTWARE ENG, V12, P890, DOI 10.1109/TSE.1986.6313045
   Johnson D. B., 1975, SIAM Journal on Computing, V4, P77, DOI 10.1137/0204007
   KINGSLEY C, 1984, P 21 DES AUT C JUN, P126
   KU DC, 1992, IEEE T COMPUT AID D, V11, P696, DOI 10.1109/43.137516
   LIU J, 2001, P 9 INT S HARDW SOFT, P153
   LY T, 1995, DES AUT CON, P101, DOI 10.1109/DAC.1995.250072
   Mateti P., 1976, SIAM Journal on Computing, V5, P90, DOI 10.1137/0205007
   Mathur A., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P408, DOI 10.1145/293625.293631
   Mlynski D. A., 1986, Layout design and verification, P199
   Mok AK, 1996, REAL TIM SYST SYMP P, P118, DOI 10.1109/REAL.1996.563706
   NESTOR JA, 1993, IEEE T COMPUT AID D, V12, P1107, DOI 10.1109/43.238604
   RAJU SCV, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P57, DOI 10.1109/REAL.1992.242676
   SARIKAYA B, 2000, NOTES MULTIMED UNPUB
   SCHIELE WL, 1988, P 25 ACM IEEE DES AU, P390
   Shi JF, 1996, PR GR LAK SYMP VLSI, P14, DOI 10.1109/GLSV.1996.497585
   Yen TY, 1996, IEEE T VLSI SYST, V4, P98, DOI 10.1109/92.486084
   YOUNG NE, 1991, NETWORKS, V21, P205, DOI 10.1002/net.3230210206
NR 40
TC 2
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 8
DI 10.1145/1455229.1455237
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900008
DA 2024-07-18
ER

PT J
AU Sanz, C
   Prieto, M
   Gómez, JI
   Papanikolaou, A
   Miranda, M
   Catthoor, F
AF Sanz, Concepcion
   Prieto, Manuel
   Gomez, Jose Ignacio
   Papanikolaou, Antonis
   Miranda, Miguel
   Catthoor, Francky
TI Combining system scenarios and configurable memories to tolerate
   unpredictability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; process variation; parametric yield; variability compensation
AB Process variability and the dynamism of new applications increase the uncertainty of embedded systems and force designers to use pessimistic assumptions, which have a tremendous impact on both the performance and energy consumption of their memory organizations. In this article we introduce an experimental framework which tries to mitigate the effects of both sources of unpredictability. At compile time, an extensive profiling helps us to detect system scenarios and bounds application dynamism. At the organization level, we incorporate a heterogeneous memory architecture composed by several configurable memories. A calibration process and a runtime control system adapt the platform to the current application needs. Our approach manages to reduce significantly the energy overhead associated to both variability and application dynamism (up to 60%, according to our simulations) without compromising the timing constraints existing in our target domain of dynamic periodic multimedia applications.
C1 [Sanz, Concepcion; Prieto, Manuel; Gomez, Jose Ignacio] Univ Complutense, E-28040 Madrid, Spain.
   [Papanikolaou, Antonis; Miranda, Miguel; Catthoor, Francky] Interuniv Microelect Ctr, Leuven, Belgium.
C3 Complutense University of Madrid; Interuniversity Microelectronics
   Centre
RP Sanz, C (corresponding author), Univ Complutense, E-28040 Madrid, Spain.
EM csanzpineda@fdi.ucm.es; mpmatias@dacya.ucm.es; jigomez@dacya.ucm.es;
   papaniko@imec.be; miranda@imec.be; catthoor@imec.be
RI Prieto-Matias, Manuel/K-8325-2012; GOMEZ PEREZ, JOSE
   IGNACIO/ABC-1114-2021; Papanikolaou, Apostolos/AAA-1273-2022; Aguaded,
   Ignacio/R-4281-2016; Gómez-Díaz, José Luis/HSC-8221-2023
OI Prieto-Matias, Manuel/0000-0003-0687-3737; GOMEZ PEREZ, JOSE
   IGNACIO/0000-0002-8678-9123; Aguaded, Ignacio/0000-0002-0229-1118;
   Gómez-Díaz, José Luis/0000-0003-1696-0236; Papanikolaou,
   Apostolos/0000-0001-7464-9476
CR Azevedo A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P168, DOI 10.1109/DATE.2002.998266
   Borkar S, 2004, DES AUT CON, P75
   Kim CH, 2003, 2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P205, DOI 10.1109/VLSIC.2003.1221203
   Kurdahi FJ, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P179
   PALKOVIC M, 2007, THESIS IMEC
   Papanikolaou A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P117
   Wang H, 2005, IEEE T VLSI SYST, V13, P1127, DOI 10.1109/TVLSI.2005.859480
   Wang H, 2005, DES AUT TEST EUROPE, P914
NR 8
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 49
DI 10.1145/1367045.1367058
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900013
DA 2024-07-18
ER

PT J
AU Chang, KC
   Shen, JS
   Chen, TF
AF Chang, Kuel-Chung
   Shen, Jih-Sheng
   Chen, Tien-Fu
TI Tailoring circuit-switched network-on-chip to application-specific
   system-on-chip by two optimization schemes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design application specific; interconnection; low power; networks on
   chip; systems on chips
ID PERFORMANCE; FLOW
AB As the number of cores on a chip increases, power consumed by the communication structures takes a significant portion of the overall power budget. In this article, we first propose a circuit-switched interconnection architecture which uses crossroad switches to construct dedicated channels dynamically between,any pairs of cores for nonhuge application-specific SoCs. The structure of the crossroad switch is simple, which can be regarded as a NoC-lite router, and we can easily construct a low-power on-chip network with these switches by a system-level design methodology. We also present the design methodology to tailor the proposed interconnection architecture to low-power structures by two proposed optimization schemes with profiled communication characteristics. The first scheme is power-aware topology construction, which can build low-power application-specific interconnection topologies. To further reduce the power consumption, we propose the second optimization scheme to predetermine the operating mode of dual-mode switches in the NoC at runtime. We evaluate several interconnection techniques, and the results show that the proposed architecture is more low-power and high-performance than others under some constraints and scale boundaries. We take multimedia applications as case studies, and experimental results show the power savings of power-aware topology approximate to 49% of the interconnection architecture. The power consumption can be further reduced approximately 25% by applying partially dedicated path mechanism.
C1 [Chang, Kuel-Chung; Shen, Jih-Sheng; Chen, Tien-Fu] Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, Chiayi 621, Taiwan.
C3 National Chung Cheng University
RP Chang, KC (corresponding author), Natl Chung Cheng Univ, Dept Comp Sci & Informat Engn, 160 San Hsing, Chiayi 621, Taiwan.
EM ckj@cs.ccu.edu.tw; sjs92@cs.ccu.edu.tw; chen@cs.ccu.edu.tw
CR [Anonymous], P EUR SOL STAT CIRC
   BADR HG, 1989, IEEE T COMPUT, V38, P1362, DOI 10.1109/12.35831
   Bambha NK, 2005, IEEE T PARALL DISTR, V16, P99, DOI 10.1109/TPDS.2005.20
   Benini L., 2002, IEEE Computer, Vol, V35, No, P70
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   BURGER D., 1997, SIMPLESCALAR TOOL SE
   Chang KC, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P375, DOI 10.1109/LPE.2005.195550
   Chang KN, 2006, P INT COMP SOFTW APP, P143, DOI 10.1145/1146909.1146950
   Chen CY, 1999, TRIBOL LETT, V7, P1, DOI 10.1023/A:1019156900903
   Chen XN, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DERTOL EV, 2002, SPIE2002, P1
   Flautner K., 2002, P INT S COMP ARCH, P219
   Flynn MJ, 2005, IEEE MICRO, V25, P16, DOI 10.1109/MM.2005.56
   Flynn MJ, 2005, IEEE INT CONF ASAP, P3
   Gaughan P. T., 1992, Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing (Cat. No.92TH0492-9), P148, DOI 10.1109/SPDP.1992.242751
   GOMORY RE, 1961, J SOC IND APPL MATH, V9, P551, DOI 10.1137/0109047
   Ho WH, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P377, DOI 10.1109/HPCA.2003.1183554
   Hsieh CT, 2002, IEEE T COMPUT AID D, V21, P408, DOI 10.1109/43.992764
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Hu JC, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P688
   JALABERT A, 2004, P DATE C
   Jaspers EGT, 1999, IEEE T CONSUM ELECTR, V45, P706, DOI 10.1109/30.793577
   JONE WB, 2003, IEEE T DES AUT EL SY, P38
   Kim K, 2005, IEEE INT SYMP CIRC S, P2357
   Koziris N., 2000, Proceedings of the 8th Euromicro Workshop on Parallel and Distributed Processing, P406
   Lee KM, 2006, IEEE T VLSI SYST, V14, P148, DOI 10.1109/TVLSI.2005.863753
   Lee SJ, 2005, IEEE DES TEST COMPUT, V22, P422, DOI 10.1109/MDT.2005.103
   Lee SJ, 2005, IEEE T CIRCUITS-II, V52, P308, DOI 10.1109/TCSII.2005.848972
   Lee SJ, 2003, ISSCC DIG TECH PAP I, V46, P468
   LO VM, 1991, INT J PARALLEL PROG, V20, P237, DOI 10.1007/BF01379319
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Murali S, 2004, DES AUT CON, P914, DOI 10.1145/996566.996809
   NAKAGOME Y, 1993, IEEE J SOLID-ST CIRC, V28, P414, DOI 10.1109/4.210023
   Pande PP, 2005, IEEE DES TEST COMPUT, V22, P404, DOI 10.1109/MDT.2005.108
   Pande PP, 2005, IEEE T COMPUT, V54, P1025, DOI 10.1109/TC.2005.134
   PARTNERSHIP OI, OCP SPECIFICATION
   Pinto A, 2003, PR IEEE COMP DESIGN, P146, DOI 10.1109/ICCD.2003.1240887
   Plosila J, 2003, IEEE DES TEST COMPUT, V20, P44, DOI 10.1109/MDT.2003.1246163
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   RAGHUNATHAN V, 2003, P ACM IEEE DES AUT C
   SHEN JS, 2006, P INT S CIRC SYST IS
   *SIL CORP, 2001, WISHBONE SYST CHIP I
   Soteriou V, 2004, PR IEEE COMP DESIGN, P510, DOI 10.1109/ICCD.2004.1347970
   Varatkar G, 2002, DES AUT CON, P795, DOI 10.1109/DAC.2002.1012731
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
NR 47
TC 10
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 12
DI 10.1145/1297666.1297678
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500011
DA 2024-07-18
ER

PT J
AU Stitt, G
   Vahid, F
AF Stitt, Greg
   Vahid, Frank
TI Binary synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; performance; binary synthesis; synthesis from software binaries;
   hardware/software partitioning; hardware/software codesign; FPGA;
   configurable logic; warp processors
ID COMPILATION; TRANSLATION
AB Recent high-level synthesis approaches and C-based hardware description languages attempt to improve the hardware design process by allowing developers to capture desired hardware functionality in a well-known high-level source language. However, these approaches have yet to achieve wide commercial success due in part to the difficulty of incorporating such approaches into software tool flows. The requirement of using a specific language, compiler, or development environment may cause many software developers to resist such approaches due to the difficulty and possible instability of changing well-established robust tool flows. Thus, in the past several years, synthesis from binaries has been introduced, both in research and in commercial tools, as a means of better integrating with tool flows by supporting all high-level languages and software compilers. Binary synthesis can be more easily integrated into a software development tool-flow by only requiring an additional backend tool, and it even enables completely transparent dynamic translation of executing binaries to configurable hardware circuits. In this article, we survey the key technologies underlying the important emerging field of binary synthesis. We compare binary synthesis to several related areas of research, and we then describe the key technologies required for effective binary synthesis: decompilation techniques necessary for binary synthesis to achieve results competitive with source-level synthesis, hardware/software partitioning methods necessary to find critical binary regions suitable for synthesis, synthesis methods for converting regions to custom circuits, and binary update methods that enable replacement of critical binary regions by circuits.
C1 Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
C3 University of California System; University of California Riverside
RP Stitt, G (corresponding author), Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
EM gstitt@cs.ucr.edu
CR *AHP SOFTW INC, 2004, SOURCEAGAIN JAV DEC
   *ALT CORP, 2006, NIOS EMB PROC
   Ammons Glenn, 1997, P ACM SIGPLAN 97 C P, P85, DOI [10.1145/258915, DOI 10.1145/258915]
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], CSLTR90419 STANF U
   ATHANAS PM, 1993, COMPUTER, V26, P11, DOI 10.1109/2.204677
   Bala V, 2000, ACM SIGPLAN NOTICES, V35, P1, DOI 10.1145/358438.349303
   BALL T, 1994, ACM T PROGR LANG SYS, V16, P1319, DOI 10.1145/183432.183527
   Baraz L, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P191
   BARBE P, 1974, PLR20 PROB CONS INC
   Beck ACS, 2005, DES AUT CON, P732
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Böhm W, 2002, J SUPERCOMPUT, V21, P117, DOI 10.1023/A:1013623303037
   *BOOM DEC PROJ, 2006, BOOM DEC
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   BREUER PT, 1994, ACM T PROGR LANG SYS, V16, P1613, DOI 10.1145/186025.186093
   BRINKLEY DL, 1981, INTERCOMPUTER TRANSP
   *CELOXICA, 2006, DK DES SUIT
   Chan JT, 2004, J SYST SOFTWARE, V71, P1, DOI 10.1016/S0164-1212(02)00066-3
   Chernoff A, 1998, IEEE MICRO, V18, P56, DOI 10.1109/40.671403
   CHIODO M, 1994, IEEE MICRO, V14, P26, DOI 10.1109/40.296155
   Chou Y, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P270, DOI 10.1145/342001.339694
   Cifuentes C, 2001, EIGHTH WORKING CONFERENCE ON REVERSE ENGINEERING, PROCEEDINGS, P375, DOI 10.1109/WCRE.2001.957846
   Cifuentes C, 2000, COMPUTER, V33, P60, DOI 10.1109/2.825697
   CIFUENTES C, 1999, P WORKSH BIN TRANSL, P12
   Cifuentes Cristina., 1994, Reverse Compilation Techniques
   Clark N, 2004, INT SYMP MICROARCH, P30
   Clark N, 2005, CONF PROC INT SYMP C, P272, DOI 10.1109/ISCA.2005.9
   Dehnert JC, 2003, INT SYM CODE GENER, P15
   Diniz P, 2005, MICROPROCESS MICROSY, V29, P51, DOI 10.1016/j.micpro.2004.06.007
   Duesterwald E, 2000, ACM SIGPLAN NOTICES, V35, P202, DOI 10.1145/356989.357008
   Ebcioglu K, 2001, IEEE T COMPUT, V50, P529, DOI 10.1109/12.931892
   Eles P, 1997, DES AUTOM EMBED SYST, V2, P5, DOI 10.1023/A:1008857008151
   ENZLER R, 2000, LECT NOTES COMPUTER, V1896, P525
   ERNST R, 1992, P INT WORKSH HARDW S
   Fin A, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P17, DOI 10.1109/HSC.2001.924644
   Fisher J. A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P253, DOI 10.1109/DAC.1999.781321
   Fleury M., 2001, IEE Proceedings-Software, V148, P31, DOI 10.1049/ip-sen:20010213
   Friedman F. L., 1973, SIGPLAN Notices, V8, P60, DOI 10.1145/390014.808281
   Friendly DH, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P173, DOI 10.1109/MICRO.1998.742779
   Frigo J., 2001, P INT S FIELD PROGRA, P134, DOI DOI 10.1145/360276.360326
   FUAN C, 1991, MINI-MICRO SYST, V12, P33
   Gajski D.D., 1994, Specification and Design of Embedded Systems''
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   Gokhale MB, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P126, DOI 10.1109/FPGA.1998.707890
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   GORDONROSS A, 2003, P INT C COMP ARCH SY, P1203
   Gschwind M, 2000, COMPUTER, V33, P54, DOI 10.1109/2.825696
   GUO Z, 2004, P S LANG COMP TOOLS, P249
   Gupta R. K., 1992, Proceedings. The European Conference on Design Automation (Cat. No.92TH0414-3), P2, DOI 10.1109/EDAC.1992.205881
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   GUPTA S, 2003, P INT C VLSI DES VLS
   HALSTEAD M, 1967, P SJCC SPRINT JOINT, P587
   HALSTEAD MH, 1970, DATAMATION, V16, P125
   Helaihel R, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P690, DOI 10.1109/ICCAD.1997.643613
   HILL MD, 1993, SIGARCH COMPUTER ARC, V21
   HOLLANDER CR, 1973, THESIS STANFORD U
   HOOD ST, 1991, ERL0571RR DSTO
   HOPWOOD GHL, 1978, THESIS U CALIFORNIA
   HOUSEL BC, 1974, P 27 ACM ANN C, P254
   JONES AK, 2005, P 2005 ACM SIGDA 13, P107
   Kannan P, 2002, DES AUT CON, P70, DOI 10.1109/DAC.2002.1012596
   KUCCUKCAKAR K, 1999, P INT S HARDW SOFTW, P17
   Kuhn T., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P790, DOI 10.1109/DAC.1999.782130
   Kulkarni D, 2002, ANN IEEE SYM FIELD P, P239, DOI 10.1109/FPGA.2002.1106678
   Larus JamesR., 1995, PLDI '95, P291
   Li YB, 2000, DES AUT CON, P507
   Lysecky R, 2004, DES AUT CON, P954, DOI 10.1145/996566.996819
   Lysecky R, 2003, DES AUT CON, P334
   Lysecky R, 2006, ACM T DES AUTOMAT EL, V11, P659, DOI 10.1145/1142980.1142986
   *MENT GRAPH CORP, 2006, CAT C SYNTH
   *MIPS COMP SYST, 1990, UMIPSV REF MAN
   Mittal G, 2004, DES AUT CON, P389, DOI 10.1145/996566.996678
   Mycroft A, 2001, EIGHTH WORKING CONFERENCE ON REVERSE ENGINEERING, PROCEEDINGS, P362, DOI 10.1109/WCRE.2001.957844
   NAJJAR W, 2003, IEEE COMPUT, V6, P63
   *OXFORD HARDW COMP, 1997, HAND LANG TECH REP
   Romero A, 1997, LAT AM RES REV, V32, P7
   SASSAMAN WA, 1966, P SJCC, P235
   SCHNEIDER R, 1974, RECONS SURG, V14, P1
   SCOTT J, 1999, P INT C COMP DES ICC, V94
   SITES RL, 1993, COMMUN ACM, V36, P69, DOI 10.1145/151220.151227
   Srinivasan V, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P28, DOI 10.1109/DATE.1998.655833
   Stitt G, 2005, IEEE IC CAD, P547, DOI 10.1109/ICCAD.2005.1560127
   Stitt G, 2005, DES AUT TEST EUROPE, P396, DOI 10.1109/DATE.2005.9
   Stitt G, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P285
   Stitt G, 2003, DES AUT CON, P250
   Stitt G, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P164, DOI 10.1109/ICCAD.2002.1167529
   STITT G, 2003, UCRCSE0301 U CAL DEP
   Stitt Greg., 2005, FPGA 05 P 2005 ACMSI, P118
   Vahid F, 1997, HARDW SOFTW CODES, P43, DOI 10.1109/HSC.1997.584577
   Vaswani K, 2005, INT SYM CODE GENER, P217
   WALKER R, 1991, SURV HIGH LEV SYNTH
   WOLF WH, 1994, P IEEE, V82, P967, DOI 10.1109/5.293155
   WORKMAN DA, 1978, LANG DES DEC TECH RE
   *XILINX INC, 2006, XIL MICROBLAZE
   XU M, 1996, VLSI SYST, V7, P411
   Zaretsky D, 2004, ANN IEEE SYM FIELD P, P37, DOI 10.1109/FCCM.2004.44
NR 98
TC 13
Z9 16
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 34
DI 10.1145/1255456.1255471
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700015
DA 2024-07-18
ER

PT J
AU Givargis, T
AF Givargis, T
TI Zero cost indexing for improved processor cache performance
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; cache optimization; design exploration; index
   hashing
AB The increasing use of microprocessor cores in embedded systems as well as mobile and portable devices creates an opportunity for customizing the cache subsystem for improved performance. In traditional cache design, the index portion of the memory address bus consists of the K least significant bits, where K = log(2) D and D is the depth of the cache. However, in devices where the application set is known and characterized ( e. g., systems that execute a fixed application set) there is an opportunity to improve cache performance by choosing a near-optimal set of bits used as index into the cache. This technique does not add any overhead in terms of area or delay. In this article, we present an efficient heuristic algorithm for selecting K index bits for improved cache performance. We show the feasibility of our algorithm by applying it to a large number of embedded system applications as well as the integer SPEC CPU 2000 benchmarks. Specifically, for data traces, we show up to 45% reduction in cache misses. Likewise, for instruction traces, we show up to 31% reduction in cache misses. When a unified data/instruction cache architecture is considered, our results show an average improvement of 14.5% for the Powerstone benchmarks and an average improvement of 15.2% for the SPEC'00 benchmarks.
C1 Univ Calif Irvine, Dept Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Univ Calif Irvine, Dept Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM givargis@uci.edu
CR Abella J, 2002, INT CONF PARA PROC, P568, DOI 10.1109/ICPPW.2002.1039779
   Balasubramonian R, 2000, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2000.898075
   Corman T.H., 2001, INTRO ALGORITHMS, V2nd
   Ding C, 1999, ACM SIGPLAN NOTICES, V34, P229, DOI 10.1145/301631.301670
   Grun P., 2001, Intelligent Memory Systems. Second International Workshop, IMS 2000. Revised Papers (Lecture Notes in Computer Science Vol.2107), P147
   Grun P, 2000, DES AUT CON, P316
   Gurari E, 1989, INTRO THEORY COMPUTA
   Huang QG, 2003, 2003 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, P615
   Kozyrakis CE, 1998, COMPUTER, V31, P24, DOI 10.1109/2.730733
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   PANDA P, 1997, P WORKSH PAR ALG IRR, P167
   Patterson D.A., 1997, COMPUTER ORG DESIGN, VSecond
   Petrov P, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P79, DOI 10.1109/HSC.2001.924655
   *POWERSTONE, 1999, POW BENCHM
   RIVERA G, 1997, CSTR3819 U MAR
   *SPEC CPU, 2000, SPEC 00
   Su Ching-Long., 1995, P 1995 INT S LOW POW, P63
   Suzuki K, 1998, IEEE MICRO, V18, P36, DOI 10.1109/40.671401
   TIWARI B, 2000, P S COMP ARCH ACM NE, P83
   Vahid F, 1999, HARDW SOFTW CODES, P59, DOI 10.1109/HSC.1999.777393
   Wong S., 2004, DOMAINE SPECIFIC PRO, P235
NR 21
TC 5
Z9 8
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 3
EP 25
DI 10.1145/1124713.1124715
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ciordas, C
   Basten, T
   Radulescu, A
   Goossens, K
   Van Meerbergen, J
AF Ciordas, C
   Basten, T
   Radulescu, A
   Goossens, K
   Van Meerbergen, J
TI An event-based monitoring service for networks on chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 9th IEEE International High-Level Design Validation and Test Workshop
CY NOV 10-12, 2004
CL Sonoma Valley, CA
SP IEEE Comp Soc, Test Technol Tech Council, IEEE Comp Soc, Design Automat Tech Comm
DE design; networks-on-chip; monitoring; debugging
ID ARCHITECTURE
AB Networks on chip (NoCs) are a scalable interconnect solution for multiprocessor systems on chip. We propose a generic reconfigurable online event-based NoC monitoring service, based on hardware probes attached to NoC components, offering run-time observability of NoC behavior and supporting system-level debugging. We present a probe architecture, its programming model, traffic management strategies, and a cost analysis. We prove feasibility via a prototype implementation for the Ethereal NoC. Two MPEG NoC examples show that the monitoring service area, without advanced optimizations, is 17-24% of the NoC area. Two realistic monitoring examples show that monitoring traffic is several orders of magnitude lower than the 2GB/s/link raw bandwidth.
C1 Eindhoven Univ Technol, Design Methodol Elect Syst Grp, NL-5600 MB Eindhoven, Netherlands.
   Philips Res Labs, NL-5656 AA Eindhoven, Netherlands.
C3 Eindhoven University of Technology; Philips; Philips Research
RP Eindhoven Univ Technol, Design Methodol Elect Syst Grp, POB 513, NL-5600 MB Eindhoven, Netherlands.
EM c.ciordas@tue.nl
RI Basten, Twan/ABG-3430-2021
OI Basten, Twan/0000-0002-2274-7274
CR *ARM, 2002, EMB TRAC MACR
   *ARM, 2003, AMBA AXI PROT SPEC
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Ciordas C, 2004, INT HIGH LEVEL DESIG, P149, DOI 10.1109/HLDVT.2004.1431260
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Goossens K, 2005, DES AUT TEST EUROPE, P1182, DOI 10.1109/DATE.2005.11
   Goossens K, 2003, NETWORKS ON CHIP, P61
   Goossens K, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P423, DOI 10.1109/DATE.2002.998309
   GOOSSENS K, 2004, INTERCONNECT CENTRIC, P399
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   *IEEE ISTO, 2003, 5001TM IEEEISTO
   Karim F, 2002, IEEE MICRO, V22, P36, DOI 10.1109/MM.2002.1044298
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   MansouriSamani M, 1996, THIRD INTERNATIONAL CONFERENCE ON CONFIGURABLE DISTRIBUTED SYSTEMS, PROCEEDINGS, P210, DOI 10.1109/CDS.1996.509364
   Millberg M, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P693, DOI 10.1109/ICVD.2004.1261005
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   *OCP INT PARTN, 2001, OP COR PROT SPEC
   Pestana SG, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P764, DOI 10.1109/DATE.2004.1268972
   *PHIL SEM, 2002, DEV T LEV DTL PROT S
   Poplavko P., 2003, P 2003 INT C COMPILE, P63
   Radulescu A, 2005, IEEE T COMPUT AID D, V24, P4, DOI 10.1109/TCAD.2004.839493
   RADULESCU A, 2004, COMAIN SPECIFIC PROC, P193
   Rijpkema E, 2003, IEE P-COMPUT DIG T, V150, P294, DOI 10.1049/ip-cdt:20030830
   Vermeulen B, 2003, IEEE COMMUN MAG, V41, P74, DOI 10.1109/MCOM.2003.1232240
   Vermeulen B, 2001, INT TEST CONF P, P121, DOI 10.1109/TEST.2001.966625
NR 26
TC 21
Z9 25
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2005
VL 10
IS 4
BP 702
EP 723
DI 10.1145/1109118.1109126
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 006TK
UT WOS:000234920000008
DA 2024-07-18
ER

PT J
AU Suhaib, SM
   Mathaikutty, DA
   Shukla, SK
   Berner, D
AF Suhaib, SM
   Mathaikutty, DA
   Shukla, SK
   Berner, D
TI XFM: An incremental methodology for developing formal models
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 9th IEEE International High-Level Design Validation and Test Workshop
CY NOV 10-12, 2004
CL Sonoma Valley, CA
SP IEEE Comp Soc, Test Technol Tech Council, IEEE Comp Soc, Design Automat Tech Comm
DE design; performance; reliability; verification; extreme formal modeling;
   extreme programming; formal specification; formal verification;
   prescriptive formal models; property ordering; property refactoring;
   SPIN; SMV
ID XP
AB We present an agile formal methodology named eXtreme Formal Modeling (XFM), based on Extreme Programming (XP) concepts to construct abstract models from natural language specifications of complex systems. In particular, we focus on Prescriptive Formal Models (PFMs) that capture the specification of the system under design in a mathematically precise manner. Such models can be used as golden reference models for formal verification, test generation, coverage monitor generation, etc. This methodology for incrementally building PFMs works by adding user stories expressed as LTL formulae gleaned from the natural language specifications, one by one, into the model. XFM builds the models, retaining correctness with respect to incrementally added properties by regressively model-checking all the LTL properties captured theretofore in the model. We illustrate XFM with a graded set of examples consisting of a traffic light controller and a DLX pipeline. To make the regressive model-checking steps feasible with current model-checking tools, we need to control the model size increments at each subsequent step in the process. We therefore analyze the effects of ordering the LTL properties in XFM on the statespace growth rate of the model. We compare three different property-ordering methodologies: ad hoe ordering, property-based ordering, and predicate-based ordering. We experiment on the models of the ISA bus monitor and the arbitration phase of the Pentium Pro bus. We experimentally show and mathematically reason that the predicate-based ordering is the best among these orderings. Finally, we present a GUI-based toolbox that we implemented to build PFMs using XFM.
C1 Virginia Tech, FERMAT Lab, Blacksburg, VA 24061 USA.
C3 Virginia Polytechnic Institute & State University
RP Virginia Tech, FERMAT Lab, Blacksburg, VA 24061 USA.
EM ssuhaib@vt.edu; damathai@vt.edu; shukla@vt.edu; david.berner@irisa.fr
RI Shukla, Sandeep/B-3358-2009; SHUKLA, SANDEEP/T-6430-2019
OI Shukla, Sandeep/0000-0001-5525-7426; SHUKLA, SANDEEP/0000-0001-5525-7426
CR [Anonymous], 2004, SPECMAN ELITE TESTBE
   [Anonymous], 2003, The Spin Model Checker: Primer and Reference Manual
   Beck K., 2000, EXTREME PROGRAMMING
   Bentley B, 2001, DES AUT CON, P244
   Bernstein David E, 2004, Constitutional Law Stories, P325
   CLARKE EM, 2000, P FORM METH COMP AID, P197
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   HENZINGER T, 2003, LECT NOTES COMPUTER
   HERRANZ A, 2003, P 14 IEEE INT WORKSH
   HERRANZ A, 2003, SLAM WEBSITE
   HERRANZ A, 2003, LNCS, V2675, P88
   Li P, 2004, IEEE T SOFTWARE ENG, V30, P613, DOI 10.1109/TSE.2004.45
   McMillan K. L., 1993, Symbolic model checking
   ODDOUX D, 2001, LTL 2 BA FAST ALGORI
   OUSTERHOUT JK, 2002, TCL TK TOOLKIT
   SHANLEY T, 1995, ISA SYSTEM ARCHITECT
   Shanley Tom, 1998, PENTIUM PRO PENTIUM
   Shimizu K, 2000, LECT NOTES COMPUT SC, V1954, P335
   SUHAIB S, 2004, THESIS VIRGINIA POLY
   SUHAIB S, 2004, P 5 INT WORKSH MICR
   SUHAIB S, 2004, P IEEE INT HIGH LEV
   SUHAIB S, 2004, XFM TOOLKIT
   SUHAIB S, 2004, P 13 INT WORKSH LOG
   Wells D., 2001, Extreme Programming: A Gentle Introduction
   Williams L, 2003, IEEE SOFTWARE, V20, P16, DOI 10.1109/MS.2003.1196315
   Wood WA, 2003, IEEE SOFTWARE, V20, P30, DOI 10.1109/MS.2003.1196317
   2004, VERA TESTBENCH AUTOM
NR 27
TC 8
Z9 9
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2005
VL 10
IS 4
BP 589
EP 609
DI 10.1145/1109118.1109120
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 006TK
UT WOS:000234920000002
DA 2024-07-18
ER

PT J
AU Cong, J
   Huang, H
   Yuan, X
AF Cong, J
   Huang, H
   Yuan, X
TI Technology mapping and architecture evalution for
   <i>k/m</i>-macrocell-based FPGAS
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; PLD; FPGA; CPLD; technology mapping
AB In this article, we study the technology mapping problem for a novel field-programmable gate array (FPGA) architecture that is based on k-input single-output programmable logic array- (PLA-) like cells, or, k/m-macrocells. Each cell in this architecture can implement a single output function of up to k inputs and up to m product terms. We develop a very efficient technology mapping algorithm, k(-)m(-)flow, for this new type of architecture. The experimental results show that our algorithm can achieve depth-optimality on almost all the testcases in a set of 16 Microelectronics Center of North Carolina (MCNC) benchmarks. Furthermore it is shown that on this set of benchmarks, with only a relatively small number of product terms (m less than or equal to k + 3), the k/m-macrocell-based FPGAs can achieve the same or similar mapping depth compared with the traditional k-input single-output lookup table- (k-LUT-) based FPGAs. We also investigate the total area and delay of k/m-macrocell-based FPGAs and compare them with those of the commonly used 4-LUT-based FPGAs. The experimental results show that k/m-macrocell-based FPGAs can outperform 4-LUT-based FPGAs in terms of both delay and area after placement and routing by VPR on this set of benchmarks.
C1 Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
   IBM Corp, Syst & Technol Grp, Essex Jct, VT 05452 USA.
C3 University of California System; University of California Los Angeles;
   International Business Machines (IBM)
RP Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
EM cong@cs.ucla.edu; xinyuan@us.ibm.com
CR *ALT CORP, 2000, MAX700B PROGR LOG DE
   *ALT CORP, 2001, APEX 2 PROGR LOG DEV
   Anderson JH, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P698, DOI 10.1109/DAC.1998.724561
   [Anonymous], P ACM INT S FPGA
   [Anonymous], 1996, ACM T DES AUTOMAT EL
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   BRAYTON R, 1984, LOGIC MINIMIZAITON A
   Cong J., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P29, DOI 10.1145/296399.296425
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   Cong J, 1996, DES AUT CON, P726, DOI 10.1109/DAC.1996.545668
   CONG J, 1996, P ACM SIGDA INT S FP, P137
   CONG J, 2000, P ACM SIGDA INT S FI, P51
   *CYPR SEM CORP, 2000, CYPR DAT BOOK
   FRANCIS R, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P227, DOI 10.1145/127601.127670
   FRANCIS RJ, 1991, P INT C COMPUTER AID, P568
   HASAN Z, 1992, IEEE DES TEST COMPUT, V9, P34, DOI 10.1109/54.173331
   Kaviani A, 1999, IEEE DES TEST COMPUT, V16, P74, DOI 10.1109/54.765206
   KAVIANI AS, 1999, THESIS U TORONTO TOR
   KOULOHERIS JL, 1992, P IEEE CUST INT CIRC
   KOULOHERIS JL, 1993, THESIS STANFORD U ST
   Krishnamoorthy S, 2003, IEEE T COMPUT AID D, V22, P545, DOI 10.1109/TCAD.2003.810743
   *LAT SEM CORP, 2000, LATT DAT BOOK
   ROSE J, 1990, IEEE J SOLID-ST CIRC, V25, P1217, DOI 10.1109/4.62145
   *XIL INX, 2001, VIRTEX 2 FIELD PROGR
NR 24
TC 24
Z9 31
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 3
EP 23
DI 10.1145/1044111.1044113
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Das, S
   Sur-Kolay, S
   Bhattacharya, BB
AF Das, S
   Sur-Kolay, S
   Bhattacharya, BB
TI Manhattan-diagonal routing in channels and switchboxes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; Manhattan routing; diagonal wires; channel density
ID REGION DEFINITION; ALGORITHM; LAYOUT; MODE
AB New techniques are presented for routing straight channels, L-channels, switchboxes, and staircase channels in a two-layer Manhattan-diagonal ( MD) model with tracks in horizontal, vertical, and +/-45degrees. directions. First, an O(l.d) time algorithm is presented for routing a straight channel of length l and density d with no cyclic vertical constraints. It is shown that the number of tracks h used by the algorithm for routing multiterminal nets satisfies d less than or equal to h less than or equal to (d + 1). Second, an output-sensitive algorithm is reported that can route a channel with cyclic vertical constraints in O( l. h) time using h tracks, allowing overlapping of wire segments in two layers. Next, the routing problem for a multiterminal L-channel of length l and height h is solved by an O(l.h) time algorithm. If no cyclic vertical constraints exist, its time complexity reduces to O( l.d) where d is the density of the L-channel. Finally, the switchbox routing problem in the MD model is solved elegantly. These techniques, easily extendible to the routing of staircase channels, yield efficient solutions to detailed routing in general floorplans. Experimental results on benchmarks show significantly low via count and reduced wire length, thus establishing the superiority of MD routing to classical strategies. The proposed algorithms are also potentially useful for general non-Manhattan area routing and multichip modules (MCMs).
C1 Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, W Bengal, India.
C3 Indian Statistical Institute; Indian Statistical Institute Kolkata
RP Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, W Bengal, India.
EM sandipdas@isical.ac.in; ssk@isical.ac.in; bhargab@isical.ac.in
RI Bhattacharya, Bhargab/AAE-6130-2020
CR [Anonymous], ADV CAD VLSI
   BERGER B, 1995, J ASSOC COMPUT MACH, V42, P500, DOI 10.1145/201019.201037
   Burstern M., 1983, PROC 20 DESIGN AUTOC, P591
   CATALDO A, 2001, EE TIMES        0604
   CHAUDHARY K, 1991, IEEE T COMPUT AID D, V10, P754, DOI 10.1109/43.137504
   Cheng H. D., 1987, Proceedings of VLSI and Computers. First International Conference on Computer Technology, Systems and Applications. COMPEURO 87 (Cat. No.87CH2417-4), P152
   DAI WM, 1985, IEEE T COMPUT AID D, V4, P189
   DEUTSCH DN, 1985, P ICCAD, P223
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GURUSWAMY M, 1988, P IEEE INT C COMP AI, P184
   HARUYAMA S, 1992, IEEE T COMPUT AID D, V11, P1177, DOI 10.1109/43.170984
   HO TT, 1991, IEEE T COMPUT AID D, V10, P204, DOI 10.1109/43.68407
   HO TT, 1989, THESIS LOUISIANA STA
   JOOBANI R, 1986, ARTIFICIAL INTELLIGE
   LODI E, 1990, INFORM PROCESS LETT, V35, P41, DOI 10.1016/0020-0190(90)90172-T
   LODI E, 1991, INTEGRATION VLSI J, V1, P111
   MADDILA SR, 1989, IEEE T COMPUT AID D, V8, P1174, DOI 10.1109/43.41503
   Pal R. K., 1995, Proceedings of the 8th International Conference on VLSI Design (Cat. No.95TH802), P196, DOI 10.1109/ICVD.1995.512108
   PAL RK, 2000, MULTILAYER CHANNEL R
   PUCKNELL DA, 1996, BASIC VLSI DESIGN
   REED J, 1985, IEEE T COMPUT AID D, V4, P208, DOI 10.1109/TCAD.1985.1270117
   RIVEST RL, 1982, P 19 DES AUT C, P418
   SARRAFZADEH M, 1987, IEEE T COMPUT AID D, V6, P503, DOI 10.1109/TCAD.1987.1270298
   Sherwani N., 2005, ALGORITHMVLSI PHYS
   Sherwani N., 1995, ROUTING 3 DIMENSION
   SHIN H, 1986, P IEEE INT C COMP AI, P2
   SONG XY, 1992, IEEE T COMPUT AID D, V11, P267, DOI 10.1109/43.124405
   SURKOLAY S, 1991, P IEEE INT C COMP DE, P524
   THE KS, 1991, IEEE T COMPUT AID D, V10, P536, DOI 10.1109/43.75637
   TSAI CC, 1992, P EUROPEAN C DESIGN, P338
   TZENG PS, 1988, P INT C COMPUTER AID, P30
   Wang D.C, 1991, P 28 ACM IEEE DES AU, P49, DOI [10.1145/127601.127626, DOI 10.1145/127601.127626]
   Yan JT, 1999, IEEE T COMPUT AID D, V18, P163, DOI 10.1109/43.743726
   Yan JT, 1996, IEEE T COMPUT AID D, V15, P336, DOI 10.1109/43.489104
   Yan JT, 2000, ACM T DES AUTOMAT EL, V5, P726, DOI 10.1145/348019.350285
   Yoshimura T., 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-1, P25, DOI 10.1109/TCAD.1982.1269993
   [No title captured]
NR 37
TC 1
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2004
VL 9
IS 1
BP 75
EP 104
DI 10.1145/966137.966141
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 768UZ
UT WOS:000188554600004
DA 2024-07-18
ER

PT J
AU Zhang, RS
   Hussain, S
   Chen, H
   Javaheripi, M
   Koushanfar, F
AF Zhang, Ruisi
   Hussain, Shehzeen
   Chen, Huili
   Javaheripi, Mojan
   Koushanfar, Farinaz
TI Systemization of Knowledge: Robust Deep Learning using Hardware-software
   co-design in Centralized and Federated Settings
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Machine learning; federated learning; security; robustness
ID ATTACKS
AB Deep learning (DL) models are enabling a significant paradigm shift in a diverse range of fields, including natural language processing and computer vision, as well as the design and automation of complex integrated circuits. While the deep models - and optimizations based on them, e.g., Deep Reinforcement Learning (RL) - demonstrate a superior performance and a great capability for automated representation learning, earlier works have revealed the vulnerability ofDL to various attacks. The vulnerabilities include adversarial samples, model poisoning, and fault injection attacks. On the one hand, these security threats could divert the behavior of the DL model and lead to incorrect decisions in critical tasks. On the other hand, the susceptibility of DL to potential attacks might thwart trustworthy technology transfer as well as reliable DL deployment. In this work, we investigate the existing defense techniques to protect DL against the above-mentioned security threats. Particularly, we review end-to-end defense schemes for robust deep learning in both centralized and federated learning settings. Our comprehensive taxonomy and horizontal comparisons reveal an important fact that defense strategies developed using DL/software/hardware co-design outperform the DL/software-only counterparts and show how they can achieve very efficient and latency-optimized defenses for real-world applications. We believe our systemization of knowledge sheds light on the promising performance of hardware-software co-design of DL security methodologies and can guide the development of future defenses.
C1 [Zhang, Ruisi; Hussain, Shehzeen; Chen, Huili; Javaheripi, Mojan; Koushanfar, Farinaz] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Zhang, RS (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM ruz032@ucsd.edu; ssh028@ucsd.edu; huc044@ucsd.edu; mojan@ucsd.edu;
   farinaz@ucsd.edu
RI Zhang, Ruisi/HMP-7396-2023
OI Koushanfar, Farinaz/0000-0003-0798-3794; Hussain,
   Shehzeen/0000-0003-4693-2113; Zhang, Ruisi/0000-0002-9554-8073; Chen,
   Huili/0000-0001-5828-2942
FU Multidisciplinary University Research Initiative (MURI)
   [W911NF-21-1-0322]; NSF-CNS [2016737]; NSF TILOS AI institute [2112665];
   NSF TrustHub [CNS-2016737]; Intelligence Advanced Research Projects
   Activity (IARPA) TrojAI award [W911NF-19-S-0012]
FX This work was in parts supported by Multidisciplinary University
   Research Initiative (MURI) with grant number W911NF-21-1-0322, NSF-CNS
   award number 2016737, NSF TILOS AI institute award number 2112665, NSF
   TrustHub CNS-2016737, and Intelligence Advanced Research Projects
   Activity (IARPA) TrojAI award number W911NF-19-S-0012.
CR Adebayo J, 2018, ADV NEUR IN, V31
   Akhtar N, 2018, IEEE ACCESS, V6, P14410, DOI 10.1109/ACCESS.2018.2807385
   Allen-Zhu Zeyuan, 2020, INT C LEARN REPR
   Alzantot M, 2018, Arxiv, DOI arXiv:1801.00554
   Andreina S, 2021, INT CON DISTR COMP S, P852, DOI 10.1109/ICDCS51616.2021.00086
   Athalye A, 2018, PR MACH LEARN RES, V80
   Athalye A, 2018, PR MACH LEARN RES, V80
   Bagdasaryan E, 2020, PR MACH LEARN RES, V108, P2938
   Bell JH, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1253, DOI 10.1145/3372297.3417885
   Blanchard P, 2017, ADV NEUR IN, V30
   Bonawitz K, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1175, DOI 10.1145/3133956.3133982
   Boussetta Amine, 2021, 24 INT C PRINC DISTR
   Breier J, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P2204, DOI 10.1145/3243734.3278519
   Cahyawijaya S, 2021, Arxiv, DOI arXiv:2108.10808
   Cai H, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3486618
   Carlini N, 2017, P IEEE S SECUR PRIV, P39, DOI 10.1109/SP.2017.49
   Carlini N, 2018, 2018 IEEE SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (SPW 2018), P1, DOI 10.1109/SPW.2018.00009
   Carlini N, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P513
   Chakraborty A, 2018, Arxiv, DOI arXiv:1810.00069
   Chang Jung-Woo, 2023, NETWORK DISTRIBUTED
   Chen BY, 2018, Arxiv, DOI arXiv:1811.03728
   Chen HL, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P7698, DOI 10.1109/ICCV48922.2021.00762
   Chen HL, 2019, PROCEEDINGS OF THE TWENTY-EIGHTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P4658
   Chen YD, 2017, P ACM MEAS ANAL COMP, V1, DOI 10.1145/3154503
   Chen YX, 2020, PROCEEDINGS OF THE 29TH USENIX SECURITY SYMPOSIUM, P2667
   Cheng Yupeng, 2021, P 2 ACM INT C MULT A, DOI [10.1145/3444685.3446308, DOI 10.1145/3444685.3446308]
   Chou E, 2020, 2020 IEEE SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (SPW 2020), P48, DOI 10.1109/SPW50608.2020.00025
   Chowdhury Amrita Roy, 2021, arXiv
   Cohen J, 2019, PR MACH LEARN RES, V97
   Damaskinos Georgios, 2019, C SYST MACH LEARN SY
   Doan BG, 2020, ANN COMPUT SECURITY, P897, DOI 10.1145/3427228.3427264
   Dong YP, 2021, 2021 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION (ICCV 2021), P16462, DOI 10.1109/ICCV48922.2021.01617
   El Mhamdi El Mahdi, 2021, 9 INT C LEARN REPR I
   Fields G, 2021, IEEE INT CONF COMP V, P12, DOI 10.1109/ICCVW54120.2021.00008
   Floridi L, 2020, MIND MACH, V30, P681, DOI 10.1007/s11023-020-09548-1
   Flowers B, 2020, IEEE T INF FOREN SEC, V15, P1102, DOI 10.1109/TIFS.2019.2934069
   Fong RC, 2017, IEEE I CONF COMP VIS, P3449, DOI 10.1109/ICCV.2017.371
   Freitas S, 2020, IEEE INT CONF BIG DA, P1081, DOI 10.1109/BigData50022.2020.9378303
   Fu Yonggan., 2021, P 54 ANN IEEE ACM IN, P225
   Gan YM, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P241, DOI 10.1109/MICRO50266.2020.00031
   Gao J, 2018, 2018 IEEE SYMPOSIUM ON SECURITY AND PRIVACY WORKSHOPS (SPW 2018), P50, DOI 10.1109/SPW.2018.00016
   Gao YS, 2020, Arxiv, DOI arXiv:2007.10760
   Ghodsi Zahra, 2022, arXiv
   Giulivi L, 2023, PATTERN RECOGN, V133, DOI 10.1016/j.patcog.2022.108985
   Gong ZT, 2017, Arxiv, DOI arXiv:1704.04960
   Grosse K, 2017, Arxiv, DOI arXiv:1702.06280
   Gu TY, 2019, Arxiv, DOI arXiv:1708.06733
   Gu TY, 2019, IEEE ACCESS, V7, P47230, DOI 10.1109/ACCESS.2019.2909068
   Guo W, 2022, IEEE OPEN J SIGNAL P, V3, P261, DOI 10.1109/OJSP.2022.3190213
   Guo WB, 2019, Arxiv, DOI arXiv:1908.01763
   Hayase Jonathan, 2020, INT C MACH LEARN
   Hong S, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P497
   Huang H, 2021, 35 C NEURAL INFORM P, V34
   Hussain Shehzeen, 2022, Digital Threats: Research Practice, DOI 10.1145/3464307
   Hussain S, 2022, ICCAD-IEEE ACM INT, DOI 10.1145/3508352.3549357
   Hussain S, 2021, IEEE WINT CONF APPL, P3347, DOI 10.1109/WACV48630.2021.00339
   Iter Dan, 2017, Generating adversarial examples for speech recognition
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Javaheripi M, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643556
   Javaheripi M, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415671
   Javaheripi M, 2021, IEEE T DEPEND SECURE, V18, P736, DOI 10.1109/TDSC.2020.3024191
   Javaheripi Mojan, 2022, ACM J. Emerg. Technol. Comput. Syst. (JETC)
   Javaheripi Mojan, 2022, Advances in Neural Information Processing Systems
   Jebreel Najeeb, 2022, arXiv
   Jere M, 2021, IEEE SECUR PRIV, V19, P20, DOI 10.1109/MSEC.2020.3039941
   Jha S, 2018, I C DEPENDABLE SYST, P55, DOI 10.1109/DSN-W.2018.00027
   Karimireddy SP, 2021, INT C MACHINE LEARNI, V139
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Kolouri S, 2020, PROC CVPR IEEE, P298, DOI 10.1109/CVPR42600.2020.00038
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kurakin A, 2017, Arxiv, DOI arXiv:1611.01236
   Lan YZ, 2020, IEEE T COMPUT AID D, V39, P4791, DOI 10.1109/TCAD.2020.2969982
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Li JF, 2018, Arxiv, DOI arXiv:1812.05271
   Li JT, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218665
   Li JT, 2021, Arxiv, DOI arXiv:2101.08254
   Li S., 2020, arXiv
   Li SS, 2021, ADV NEUR IN, V34
   Li SS, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23202
   Li YM, 2024, IEEE T NEUR NET LEAR, V35, P5, DOI 10.1109/TNNLS.2022.3182979
   Li Y, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P101, DOI 10.1145/3372297.3423338
   Li ZH, 2021, CCS '21: PROCEEDINGS OF THE 2021 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1884, DOI 10.1145/3460120.3484755
   Liu Q, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415726
   Liu YN, 2017, ICCAD-IEEE ACM INT, P131, DOI 10.1109/ICCAD.2017.8203770
   Liu YQ, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P1265, DOI 10.1145/3319535.3363216
   Liu YQ, 2018, 25TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2018), DOI 10.14722/ndss.2018.23291
   Lo SY, 2022, IEEE T IMAGE PROCESS, V31, P962, DOI 10.1109/TIP.2021.3137648
   Lu YT, 2020, PROC CVPR IEEE, P937, DOI 10.1109/CVPR42600.2020.00102
   Ma SQ, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23415
   Madry A., 2018, ARXIV
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Mehlman Nicholas, 2022, arXiv
   Moosavi-Dezfooli SM, 2016, PROC CVPR IEEE, P2574, DOI 10.1109/CVPR.2016.282
   Mozes Maximilian, 2020, arXiv
   Nair AK, 2023, COMPUT STAND INTER, V86, DOI 10.1016/j.csi.2023.103723
   Najafabadi MM, 2015, Journal of big data, V2, P1, DOI [10.1186/s40537-014-0007-7, DOI 10.1186/S40537-014-0007-7]
   Naseri Mohammad, 2020, arXiv
   Neekhara P, 2021, IEEE COMPUT SOC CONF, P923, DOI 10.1109/CVPRW53098.2021.00103
   Neekhara P, 2019, INTERSPEECH, P481, DOI 10.21437/Interspeech.2019-1353
   Papernot N, 2016, 1ST IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY, P372, DOI 10.1109/EuroSP.2016.36
   Pillutla K, 2022, Arxiv, DOI arXiv:1912.13445
   Pony R, 2021, PROC CVPR IEEE, P515, DOI 10.1109/CVPR46437.2021.00058
   Pruthi D, 2019, Arxiv, DOI arXiv:1905.11268
   Qi GJ, 2020, INT J COMPUT VISION, V128, P1118, DOI 10.1007/s11263-019-01265-2
   Qiao Ximing, 2019, Advances in neural information processing systems, V32
   Qin Y, 2019, PR MACH LEARN RES, V97
   Rajaratnam Krishan, 2018, C COMP LING SPEECH P
   Rakin Adnan Siraj, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P13195, DOI 10.1109/CVPR42600.2020.01321
   Rakin AS, 2021, Arxiv, DOI arXiv:2007.12336
   Rakin AS, 2019, IEEE I CONF COMP VIS, P1211, DOI 10.1109/ICCV.2019.00130
   Razavi K, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P1
   Rieger Phillip, 2022, arXiv
   Rouhani BD, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240791
   Ru Binxin, 2019, INT C LEARN REPR
   Sadeghi M, 2019, IEEE WIREL COMMUN LE, V8, P213, DOI 10.1109/LWC.2018.2867459
   Sch”nherr L, 2018, Arxiv, DOI arXiv:1808.05665
   Shen Guangyu, 2021, INT C MACHINE LEARNI, P9525
   Shinde PP, 2018, 2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA)
   Simonyan Karen, 2014, WORKSH P INT C LEARN
   Rakin AS, 2021, Arxiv, DOI arXiv:2103.13813
   So J, 2021, IEEE J SEL AREA COMM, V39, P2168, DOI 10.1109/JSAC.2020.3041404
   Su JW, 2019, IEEE T EVOLUT COMPUT, V23, P828, DOI 10.1109/TEVC.2019.2890858
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Tang RX, 2020, KDD '20: PROCEEDINGS OF THE 26TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P218, DOI 10.1145/3394486.3403064
   Nguyen TD, 2022, PROCEEDINGS OF THE 31ST USENIX SECURITY SYMPOSIUM, P1415
   Tropp JA, 2007, IEEE T INFORM THEORY, V53, P4655, DOI 10.1109/TIT.2007.909108
   Truex Stacey, 2019, P 12 ACM WORKSH ART, P1, DOI [DOI 10.1145/3338501.3357370, 10.1145/3338501.3357370]
   Vaidya T., 2015, WOOT
   van der Veen Victor, 2016, P 2016 ACM SIGSAC C, P1675
   Vaswani A, 2017, ADV NEUR IN, V30
   Velicheti Raj Kiriti, 2021, arXiv
   Wang BL, 2019, P IEEE S SECUR PRIV, P707, DOI 10.1109/SP.2019.00031
   Wang H., 2020, ADV NEURAL INFORM PR, V33, P16070
   Wang Jingkang, 2021, Advances in Neural Information Processing Systems, V34, P16020
   Wang S, 2021, IEEE J EM SEL TOP C, V11, P252, DOI 10.1109/JETCAS.2021.3076101
   Wang XB, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P19, DOI 10.1145/3373376.3378532
   Wang ZL, 2022, IEEE WCNC, P548, DOI 10.1109/WCNC51071.2022.9771619
   Wei K, 2020, IEEE T INF FOREN SEC, V15, P3454, DOI 10.1109/TIFS.2020.2988575
   Wei XX, 2019, AAAI CONF ARTIF INTE, P8973
   Wu C, 2021, Arxiv, DOI arXiv:2011.01767
   Wu WB, 2020, PROC CVPR IEEE, P1158, DOI 10.1109/CVPR42600.2020.00124
   Xiao CW, 2018, LECT NOTES COMPUT SC, V11214, P220, DOI 10.1007/978-3-030-01249-6_14
   Xiao CW, 2019, IEEE I CONF COMP VIS, P3967, DOI 10.1109/ICCV.2019.00407
   Xu Xiuni, 2021, 2021 IEEE 4th International Conference on Electronics and Communication Engineering (ICECE), P103, DOI [10.1109/SP40001.2021.00034, 10.1109/ICECE54449.2021.9674456]
   XiaosenWang Xiong Yifeng, 2022, UAI, P2056
   Xie CL, 2021, PR MACH LEARN RES, V139
   Xie Chulin, 2019, ARXIV190603787
   Xie C, 2018, Arxiv, DOI arXiv:1802.10116
   Xie Shangyu, 2022, 2022 IEEE S SEC PRIV
   Xu Q, 2021, ASIA S PACIF DES AUT, P449, DOI 10.1145/3394885.3431639
   Yakura H, 2019, Arxiv, DOI arXiv:1810.11793
   Yang Chien-Sheng, 2021, arXiv
   Yang Zhuolin, 2019, 7 INT C LEARN REPR I
   Ye DP, 2022, INT J INTELL SYST, V37, P10193, DOI 10.1002/int.22458
   Yin D, 2018, PR MACH LEARN RES, V80
   Yuan XJ, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P49
   Zhang RS, 2022, Arxiv, DOI [arXiv:2209.10505, 10.48550/arXiv.2209.10505, DOI 10.48550/ARXIV.2209.10505]
   Zhang XQ, 2021, Arxiv, DOI arXiv:2102.01815
   Zhezhi He, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P14083, DOI 10.1109/CVPR42600.2020.01410
   Zhu B, 2021, Arxiv, DOI arXiv:2109.06176
NR 160
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 88
DI 10.1145/3616868
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600001
DA 2024-07-18
ER

PT J
AU Zhou, SL
   Bragin, MA
   Gurevin, D
   Pepin, L
   Miao, F
   Ding, CW
AF Zhou, Shanglin
   Bragin, Mikhail A.
   Gurevin, Deniz
   Pepin, Lynn
   Miao, Fei
   Ding, Caiwen
TI Surrogate Lagrangian Relaxation: A Path to Retrain-Free Deep Neural
   Network Pruning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Surrogate Lagrangian relaxation; model compression; weight pruning;
   image classification; object detection and segmentation
AB Network pruning is a widely used technique to reduce computation cost and model size for deep neural networks. However, the typical three-stage pipeline (i.e., training, pruning, and retraining (fine-tuning)) significantly increases the overall training time. In this article, we develop a systematic weight-pruning optimization approach based on surrogate Lagrangian relaxation (SLR), which is tailored to overcome difficulties caused by the discrete nature of the weight-pruning problem. We further prove that our method ensures fast convergence of the model compression problem, and the convergence of the SLR is accelerated by using quadratic penalties. Model parameters obtained by SLR during the training phase are much closer to their optimal values as compared to those obtained by other state-of-the-art methods. We evaluate our method on image classification tasks using CIFAR-10 and ImageNet with state-of-the-art multi-layer perceptron based networks such as MLP-Mixer; attention-based networks such as Swin Transformer; and convolutional neural network based models such as VGG-16, ResNet-18, ResNet-50, ResNet-110, and MobileNetV2. We also evaluate object detection and segmentation tasks on COCO, the KITTI benchmark, and the TuSimple lane detection dataset using a variety of models. Experimental results demonstrate that our SLR-based weight-pruning optimization approach achieves a higher compression rate than state-of-the-art methods under the same accuracy requirement and also can achieve higher accuracy under the same compression rate requirement. Under classification tasks, our SLR approach converges to the desired accuracy 3x faster on both of the datasets. Under object detection and segmentation tasks, SLR also converges 2x faster to the desired accuracy. Further, our SLR achieves high model accuracy even at the hardpruning stage without retraining, which reduces the traditional three-stage pruning into a two-stage process. Given a limited budget of retraining epochs, our approach quickly recovers the model's accuracy.
C1 [Zhou, Shanglin; Bragin, Mikhail A.; Gurevin, Deniz; Pepin, Lynn; Miao, Fei; Ding, Caiwen] Univ Connecticut, 371 Fairfield Way, Storrs, CT 06269 USA.
C3 University of Connecticut
RP Zhou, SL (corresponding author), Univ Connecticut, 371 Fairfield Way, Storrs, CT 06269 USA.
EM shanglin.zhou@uconn.edu; mikhail.bragin@uconn.edu;
   deniz.gurevin@uconn.edu; lynn.pepin@uconn.edu; fei.miao@uconn.edu;
   caiwen.ding@uconn.edu
OI Zhou, Shanglin/0000-0002-6409-7716
FU Semiconductor Research Corporation (SRC) Artificial Intelligence
   Hardware program; National Science Foundation [CNS-2047354]; USDA-NIFA
   Agriculture and Food Research Initiative [2022-67023-36399]
FX This work was partially supported by the Semiconductor Research
   Corporation (SRC) Artificial Intelligence Hardware program, the National
   Science Foundation (grant CNS-2047354), and the USDA-NIFA Agriculture
   and Food Research Initiative (award 2022-67023-36399).
CR Bai Yue, 2022, P INT C LEARN REPR
   Bottou L, 2010, COMPSTAT'2010: 19TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL STATISTICS, P177, DOI 10.1007/978-3-7908-2604-3_16
   Boyd Stephen, 2010, Foundations and Trends in Machine Learning, V3, P1, DOI 10.1561/2200000016
   Bragin MA, 2024, ANN OPER RES, V333, P29, DOI 10.1007/s10479-023-05499-9
   Bragin MA, 2022, SCI REP-UK, V12, DOI 10.1038/s41598-022-26264-1
   Bragin MA, 2015, J OPTIMIZ THEORY APP, V164, P173, DOI 10.1007/s10957-014-0561-3
   Bragin Mikhail A., 2022, arXiv
   ChaoqiWang Guodong Zhang, 2020, arXiv
   Ding Xiaohan, 2019, Advances in neural information processing systems (NIPS), V32, P1
   Frankle J., 2018, arXiv
   Gurevin Deniz, 2021, P INT JOINT C ART IN
   Han S, 2015, ADV NEUR IN, V28
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Kim T, 2022, LECT NOTES COMPUT SC, V13680, P651, DOI 10.1007/978-3-031-20044-1_37
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lang AH, 2019, PROC CVPR IEEE, P12689, DOI 10.1109/CVPR.2019.01298
   Li H, 2017, Arxiv, DOI arXiv:1608.08710
   Li Y., 2020, PROCEEDING EUROPEAN, P608
   Li YC, 2019, PROC CVPR IEEE, P2795, DOI 10.1109/CVPR.2019.00291
   Li ZA, 2020, Arxiv, DOI arXiv:2001.08839
   Lin MB, 2020, PROC CVPR IEEE, P1526, DOI 10.1109/CVPR42600.2020.00160
   Lin SH, 2019, PROC CVPR IEEE, P2785, DOI 10.1109/CVPR.2019.00290
   Liu Z, 2021, Arxiv, DOI [arXiv:2103.14030, DOI 10.48550/ARXIV.2103.14030]
   Liu Z, 2019, Arxiv, DOI arXiv:1810.05270
   Louizos C., 2017, arXiv
   Luo JH, 2017, IEEE I CONF COMP VIS, P5068, DOI 10.1109/ICCV.2017.541
   Molchanov Dmitry, 2017, P 34 INT C MACH LEAR, P2498
   Nedic A, 2001, SIAM J OPTIMIZ, V12, P109, DOI 10.1137/S1052623499362111
   Niu W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P907, DOI 10.1145/3373376.3378534
   Park E, 2017, PROC CVPR IEEE, P7197, DOI 10.1109/CVPR.2017.761
   Peng HW, 2021, IEEE INT CONF ASAP, P85, DOI 10.1109/ASAP52443.2021.00021
   Poljak T. B., 1967, Soviet Mathematics Doklady, V8, P593
   Qin ZQ, 2020, Arxiv, DOI arXiv:2004.11757
   Rachwan J., 2022, INT C MACHINE LEARNI, V162
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Ren A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P925, DOI 10.1145/3297858.3304076
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Tolstikhin I, 2021, ADV NEUR IN, V34
   Wang W., 2021, INT C MACHINE LEARNI, P10717
   Wen W, 2016, ADV NEUR IN, V29
   Wightman Ross, 2019, PYTORCH IMAGE MODELS
   Yawei Li, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P8015, DOI 10.1109/CVPR42600.2020.00804
   You H., 2020, ICLR
   Yu A., 2022, P INT C MACH LEARN P, P25656
   Yu RC, 2018, PROC CVPR IEEE, P9194, DOI 10.1109/CVPR.2018.00958
   Zhang TY, 2021, DES AUT CON, P493, DOI 10.1109/DAC18074.2021.9586152
   Zhang TY, 2018, LECT NOTES COMPUT SC, V11212, P191, DOI 10.1007/978-3-030-01237-3_12
   Zhou SL, 2022, NEUROCOMPUTING, V512, P466, DOI 10.1016/j.neucom.2022.09.039
   Zhou SL, 2021, INT SYM QUAL ELECT, P122, DOI 10.1109/ISQED51717.2021.9424308
NR 52
TC 0
Z9 0
U1 4
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 102
DI 10.1145/3624476
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600015
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Bommana, AR
   Siddamshetty, SU
   Pudi, D
   Thumatti, KRA
   Boppu, S
   Manikandan, MS
   Cenkeramaddi, LR
AF Bommana, Ashish Reddy
   Siddamshetty, Susheel Ujwal
   Pudi, Dhilleswararao
   Arvind Thumatti, K. R.
   Boppu, Srinivas
   Manikandan, M. Sabarimalai
   Cenkeramaddi, Linga Reddy
TI Design of Synthesis-time Vectorized Arithmetic Hardware for Tapered
   Floating-point Addition and Subtraction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware accelerators; floating-point hardware; digital circuits;
   register transfer level (RTL); application specific integrated circuits
   (ASICs); intellectual property (IP)
ID ARTIFICIAL-INTELLIGENCE; ACCELERATOR SYSTEMS; ARCHITECTURE; POWER
AB Energy efficiency has become the new performance criterion in this era of pervasive embedded computing; thus, accelerator-rich multi-processor system-on-chips are commonly used in embedded computing hardware. Once computationally intensive machine learning applications gained much traction, they are now deployed in many application domains due to abundant and cheaply available computational capacity. In addition, there is a growing trend toward developing hardware accelerators for machine learning applications for embedded edge devices where performance and energy efficiency are critical. Although these hardware accelerators frequently use floating-point operations for accuracy, reduced-width floating-point formats are also used to reduce hardware complexity; thus, power consumption while maintaining accuracy. Vectorization concepts can also be used to improve performance, energy efficiency, and memory bandwidth. We propose the design of a vectorized floating-point adder/subtractor that supports arbitrary length floating-point formats with varying exponent and mantissa widths in this article. In comparison to existing designs in the literature, the proposed design is 2.57x area- and 1.56x power-efficient, and it supports true vectorization with no restrictions on exponent and mantissa widths.
C1 [Bommana, Ashish Reddy; Siddamshetty, Susheel Ujwal; Pudi, Dhilleswararao; Arvind Thumatti, K. R.; Boppu, Srinivas; Manikandan, M. Sabarimalai; Cenkeramaddi, Linga Reddy] Indian Inst Technol Bhubaneswar, Sch Elect Sci, Bhubaneswar 752050, Odisha, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Bhubaneswar
RP Bommana, AR (corresponding author), Indian Inst Technol Bhubaneswar, Sch Elect Sci, Bhubaneswar 752050, Odisha, India.
EM bar12@iitbbs.ac.in; ssu10@iitbbs.ac.in; pd30@iitbbs.ac.in;
   atk10@iitbbs.ac.in; srinivas@iitbbs.ac.in; msm@iitbbs.ac.in;
   linga.cenkeramaddi@uia.no
RI Manikandan, M Sabarimalai/V-6236-2019; Cenkeramaddi, Linga
   Reddy/AEN-8785-2022
OI Manikandan, M Sabarimalai/0000-0001-6878-4911; Cenkeramaddi, Linga
   Reddy/0000-0002-1023-2118; DHILLESWARARAO, PUDI/0000-0001-7054-0254
CR Azmi A. M., 1989, Proceedings of 9th Symposium on Computer Arithmetic (Cat. No.89CH2757-3), P2, DOI 10.1109/ARITH.1989.72803
   Bailey DH, 2005, COMPUT SCI ENG, V7, P54, DOI 10.1109/MCSE.2005.52
   Cambier L., 2020, arXiv
   de Dinechin F, 2011, IEEE DES TEST COMPUT, V28, P18, DOI 10.1109/MDT.2011.44
   Deschamps J. P., 2006, SYNTHESIS ARITHMETIC
   Esmaeilzadeh H, 2013, COMMUN ACM, V56, P93, DOI 10.1145/2408776.2408797
   Franke Fernando D., 2001, PROCEEDING STUDENT F
   GOLDBERG D, 1991, COMPUT SURV, V23, P5, DOI 10.1145/103162.103163
   Gupta N, 2021, ADV COMPUT, V122, P1, DOI 10.1016/bs.adcom.2020.07.001
   Huang L, 2007, P S COMP ARITHM, P69, DOI 10.1109/ARITH.2007.5
   Inacio C, 1996, IEEE SPECTRUM, V33, P72, DOI 10.1109/6.535397
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kaul H., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P182, DOI 10.1109/ISSCC.2012.6176987
   Mach S, 2021, IEEE T VLSI SYST, V29, P774, DOI 10.1109/TVLSI.2020.3044752
   Mach Stefan, 2021, FPNEW NEW FLOATING P
   Mach Stefan, 2021, THESIS ETH ZURICH
   Malossi ACI, 2018, DES AUT TEST EUROPE, P1105, DOI 10.23919/DATE.2018.8342176
   Mellempudi N, 2019, Arxiv, DOI arXiv:1905.12334
   MORRIS R, 1971, IEEE T COMPUT, VC 20, P1578, DOI 10.1109/T-C.1971.223174
   Muller J.-M., 2018, Handbook of floating-point arithmetic, V1
   Nannarelli A, 2019, IEEE T COMPUT, V68, P1553, DOI 10.1109/TC.2019.2906907
   Overton Michael L, 2001, Numerical computing with IEEE floating point arithmetic
   Park H, 2021, ADV COMPUT, V122, P51, DOI 10.1016/bs.adcom.2020.11.005
   Payer S, 2020, P S COMP ARITHM, P125, DOI 10.1109/ARITH48897.2020.00027
   Rzayev T, 2017, IEEE IJCNN, P116, DOI 10.1109/IJCNN.2017.7965844
   Shaolin Xie, 2018, ACM SIGOPS Operating Systems Review, V52, P96, DOI 10.1145/3273982.3273991
   Taylor MB, 2013, IEEE MICRO, V33, P8, DOI 10.1109/MM.2013.90
   Tong JYF, 2000, IEEE T VLSI SYST, V8, P273, DOI 10.1109/92.845894
   Wang NG, 2018, ADV NEUR IN, V31
   Xilinx, 2020, FLOAT POINT OP LOGIC
   Zamirai P, 2021, Arxiv, DOI arXiv:2010.06192
   Zhang H, 2020, IEEE T COMPUT, V69, P26, DOI 10.1109/TC.2019.2936192
NR 32
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 32
DI 10.1145/3567423
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800003
DA 2024-07-18
ER

PT J
AU Zhou, YH
   He, ZX
   Jiang, JH
   Liu, J
   Wang, T
   Xiao, LM
   Wang, X
AF Zhou, Yuhao
   He, Zhenxue
   Jiang, Jianhui
   Liu, Jia
   Wang, Tao
   Xiao, Limin
   Wang, Xiang
TI Fast Area Optimization Approach for XNOR/OR-based Fixed Polarity
   Reed-Muller Logic Circuits based on Multi-strategy Wolf Pack Algorithm
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Area optimization; FPRM logic circuits; Levy flight; wolf pack
   algorithm; combinatorial optimization problem
ID MINIMIZATION; DESIGN
AB Area optimization is one of the most important contents of circuits logic synthesis. The smaller area has stronger testability and lower cost. However, searching for a circuit with the smallest area in a large-scale space of polarity is a combinatorial optimization problem. The existing optimization approaches are inefficient and do not consider the time cost. In this paper, we propose a multi-strategy wolf pack algorithm (MWPA) to solve high-dimension combinatorial optimization problems. MWPA performs global search based on the proposed global exploration strategy, extends the search area based on the Levy flight strategy, and performs local search based on the proposed deep exploitation strategy. In addition, we propose a fast area optimization approach (FAOA) for fixed polarity Reed-Muller (FPRM) logic circuits based on MWPA, which searches the best polarity corresponding to a FPRM circuit. The experimental results confirm that FAOA is highly effective and can be used as a promising EDA tool.
C1 [Zhou, Yuhao; Jiang, Jianhui] Tongji Univ, Sch Software Engn, 4800 CaoAn Rd, Shanghai 201804, Peoples R China.
   [He, Zhenxue; Liu, Jia] Hebei Agr Univ, 289 LingYuSi St, Baoding 071001, Peoples R China.
   [He, Zhenxue] Northeastern Univ Qinhuangdao, 289 LingYuSi St, Baoding 071001, Peoples R China.
   [Wang, Tao] Beijing Informat Sci & Technol Univ, Beijing 100192, Peoples R China.
   [Xiao, Limin; Wang, Xiang] Beihang Univ, 37 XueYuan Rd, Beijing 100191, Peoples R China.
C3 Tongji University; Hebei Agricultural University; Northeastern
   University - China; Beijing Information Science & Technology University;
   Beihang University
RP Jiang, JH (corresponding author), Tongji Univ, Sch Software Engn, 4800 CaoAn Rd, Shanghai 201804, Peoples R China.; He, ZX (corresponding author), Hebei Agr Univ, 289 LingYuSi St, Baoding 071001, Peoples R China.; He, ZX (corresponding author), Northeastern Univ Qinhuangdao, 289 LingYuSi St, Baoding 071001, Peoples R China.
EM 20207060773@pgs.hebau.edu.cn; hezhenxue@buaa.edu.cn;
   jhjiang@tongji.edu.cn; 2223508651@qq.com; wt860122@buaa.edu.cn;
   930111386@qq.com; wxiang@buaa.edu.cn
RI Xiao, Limin/ABE-7170-2020
OI Jiang, Jianhui/0000-0002-5829-8423; Wang, Tao/0000-0003-0136-4853
FU National Natural Science Foundation of China [62102130, 61974105];
   Natural Science Foundation of Hebei Province [F2020204003]; Hebei Youth
   Talents Support Project [BJ2019008]; Science and Technology Research
   Projects of Higher Education Institutions in Hebei Province [QN2022095];
   Basic Scientific Research Funds Research Project of Hebei Provincial
   Colleges and Universities [KY2022073]; Key R&D Program of Hebei Province
   [21327407D]; Central Government Guides Local Science and Technology
   Development Fund Project [226Z0201G]
FX This research was supported by the National Natural Science Foundation
   of China (62102130, 61974105), Central Government Guides Local Science
   and Technology Development Fund Project (226Z0201G), Natural Science
   Foundation of Hebei Province (F2020204003), Hebei Youth Talents Support
   Project (BJ2019008), Science and Technology Research Projects of Higher
   Education Institutions in Hebei Province (QN2022095), Basic Scientific
   Research Funds Research Project of Hebei Provincial Colleges and
   Universities (KY2022073), and Key R&D Program of Hebei Province
   (21327407D).
CR Abdessaied N, 2013, INT SYM MVL, P328, DOI 10.1109/ISMVL.2013.26
   Abu Lebdeh M, 2017, IEEE T CIRCUITS-I, V64, P2427, DOI 10.1109/TCSI.2017.2706299
   Agrawal U, 2020, ACM T MULTIM COMPUT, V16, DOI 10.1145/3350532
   Apangshu D., 2018, INT J INTELL SYST, V10, P35
   Apangshu D.A., 2020, J CIRCUIT SYST COMP, V29
   Barr RS, 2021, NETWORKS, V77, P322, DOI 10.1002/net.22020
   [卜登立 Bu Dengli], 2016, [电子学报, Acta Electronica Sinica], V44, P2653
   Carvalho C, 2016, IEEE T INFORM THEORY, V62, P6300, DOI 10.1109/TIT.2016.2611527
   Chen HW, 2021, NAT ELECTRON, V4, P399, DOI 10.1038/s41928-021-00591-z
   Drechsler R, 1996, IEEE T COMPUT, V45, P1294, DOI 10.1109/12.544485
   Drechsler R, 2000, IEE P-COMPUT DIG T, V147, P349, DOI 10.1049/ip-cdt:20000743
   Feng X, 2021, IEEE T IND ELECTRON, V68, P12504, DOI 10.1109/TIE.2020.3040664
   He ZX, 2021, INT J INTELL SYST, V36, P5981, DOI 10.1002/int.22538
   He ZX, 2019, IEEE ACCESS, V7, P24843, DOI 10.1109/ACCESS.2019.2899035
   Jensi R, 2016, APPL SOFT COMPUT, V43, P248, DOI 10.1016/j.asoc.2016.02.018
   Jin Y, 2019, IEEE T EVOLUT COMPUT, V23, P1015, DOI 10.1109/TEVC.2019.2899053
   Kalay U, 2000, IEEE T COMPUT, V49, P267, DOI 10.1109/12.841130
   Khan MHA, 2014, IEEE T VLSI SYST, V22, P2278, DOI 10.1109/TVLSI.2013.2290293
   Li P, 2018, IEEE T IND INFORM, V14, P3495, DOI 10.1109/TII.2017.2778079
   Liang WH, 2019, CLUSTER COMPUT, V22, pS6181, DOI 10.1007/s10586-018-1891-y
   [龙文 Long Wen], 2019, [电子学报, Acta Electronica Sinica], V47, P169
   Meidani K, 2022, NEURAL COMPUT APPL, V34, P7711, DOI 10.1007/s00521-021-06885-9
   Mirjalili S, 2014, ADV ENG SOFTW, V69, P46, DOI 10.1016/j.advengsoft.2013.12.007
   Wang L, 2020, IEEE T CIRCUITS-II, V67, P3327, DOI 10.1109/TCSII.2020.2989496
   Wang X, 2015, IEEE 12TH INT CONF UBIQUITOUS INTELLIGENCE & COMP/IEEE 12TH INT CONF ADV & TRUSTED COMP/IEEE 15TH INT CONF SCALABLE COMP & COMMUN/IEEE INT CONF CLOUD & BIG DATA COMP/IEEE INT CONF INTERNET PEOPLE AND ASSOCIATED SYMPOSIA/WORKSHOPS, P1354, DOI 10.1109/UIC-ATC-ScalCom-CBDCom-IoP.2015.244
   Wu Hu-sheng, 2013, Systems Engineering and Electronics, V35, P2430, DOI 10.3969/j.issn.1001-506X.2013.11.33
   Xiang Wang, 2013, 2013 IEEE International Conference on Green Computing and Communications (GreenCom) and IEEE Internet of Things (iThings) and IEEE Cyber, Physical and Social Computing (CPSCom), P1414, DOI 10.1109/GreenCom-iThings-CPSCom.2013.247
   Xing HL, 2019, APPL SOFT COMPUT, V76, P575, DOI 10.1016/j.asoc.2018.12.037
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   [俞海珍 Yu Haizhen], 2017, [电子学报, Acta Electronica Sinica], V45, P1601
   Zhou YH, 2022, IEEE T COMPUT AID D, V41, P5380, DOI 10.1109/TCAD.2022.3149720
   Zhou YH, 2022, APPL SOFT COMPUT, V130, DOI 10.1016/j.asoc.2022.109720
NR 32
TC 0
Z9 0
U1 4
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 45
DI 10.1145/3587818
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800016
DA 2024-07-18
ER

PT J
AU Zhou, XZ
   Feng, Y
   Li, SJ
AF Zhou, Xiangzhen
   Feng, Yuan
   Li, Sanjiang
TI Quantum Circuit Transformation: A Monte Carlo Tree Search Framework
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Quantum computing; qubit mapping; quantum circuit transformation; QPU;
   Monte Carlo Tree Search
ID GAME; GO
AB In the noisy intermediate-scale quantum era, quantum processing units suffer from, among others, highly limited connectivity between physical qubits. To make a quantum circuit effectively executable, a circuit transformation process is necessary to transform it, with overhead cost the smaller the better, into a functionally equivalent one so that the connectivity constraints imposed by the quantum processing unit are satisfied. Although several algorithms have been proposed for this goal, the overhead costs are often very high, which degenerates the fidelity of the obtained circuits sharply. One major reason for this lies in that, due to the high branching factor and vast search space, almost all of these algorithms only search very shallowly, and thus, very often, only (at most) locally optimal solutions can be reached. In this article, we propose a Monte Carlo Tree Search (MCTS) framework to tackle the circuit transformation problem, which enables the search process to go much deeper. The general framework supports implementations aiming to reduce either the size or depth of the output circuit through introducing SWAP or remote CNOT gates. The algorithms, called MCTS-Size and MCTS-Depth, are polynomial in all relevant parameters. Empirical results on extensive realistic circuits and IBM Q Tokyo show that the MCTS-based algorithms can reduce the size (respectively, depth) overhead by, on average, 66% (respectively, 84%) when compared with t broken vertical bar ket >, an industrial-level compiler.
C1 [Zhou, Xiangzhen; Feng, Yuan; Li, Sanjiang] Univ Technol Sydney, Fac Engn & Informat Technol, Ctr Quantum Software & Informat, 15 Broadway, Ultimo, NSW 2007, Australia.
C3 University of Technology Sydney
RP Zhou, XZ (corresponding author), Univ Technol Sydney, Fac Engn & Informat Technol, Ctr Quantum Software & Informat, 15 Broadway, Ultimo, NSW 2007, Australia.
EM xiangzhen.zhou@uts.edu.au; yuan.feng@uts.edu.au; sanjiang.li@uts.edu.au
RI Feng, Yuan/AGN-2907-2022; Zhou, Xiangzhen/AAZ-3381-2020; Zhou,
   Xiangzhen/L-8091-2018
OI Feng, Yuan/0000-0002-3097-3896; Li, Sanjiang/0000-0002-3332-2546; Zhou,
   Xiangzhen/0000-0003-3244-6675
FU National Key R&D Program of China [2018YFA0306704]; Australian Research
   Council [DP220102059, DP180100691]; National Science Foundation of China
   (CN) [61871111, 12071271]
FX This work was supported by the National Key R&D Program of China (grant
   2018YFA0306704), the Australian Research Council (Grant No.s
   DP220102059, DP180100691), and the National Science Foundation of China
   (CN) (grants 61871111, 12071271).
CR Aleksandrowicz Gadi, 2019, Zenodo, DOI 10.5281/ZENODO.2562111
   [Anonymous], 2007, P WORKSH QUANT INF P
   Arute F, 2019, NATURE, V574, P505, DOI 10.1038/s41586-019-1666-5
   Booth KEC, 2018, P I C AUTOMAT PLAN S, P366
   Browne CB, 2012, IEEE T COMP INTEL AI, V4, P1, DOI 10.1109/TCIAIG.2012.2186810
   Chaslot GMJB, 2008, NEW MATH NAT COMPUT, V4, P343, DOI 10.1142/S1793005708001094
   Childs Andrew M., 2019, P 14 C THEORY QUANTU
   Chuang I., 2000, Quantum Information and Quantum Computation
   Cowtan Alexander, 2019, P 14 C THEORY QUANTU
   de Almeida AAA, 2019, 2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), DOI 10.1145/3338852.3339829
   Finigan Will, 2018, arXiv
   Gheorghiu V, 2022, Arxiv, DOI arXiv:2011.12191
   Häner T, 2018, QUANTUM SCI TECHNOL, V3, DOI 10.1088/2058-9565/aaa5cc
   Hillmich S, 2021, ASIA S PACIF DES AUT, P792, DOI 10.1145/3394885.3431604
   Itoko T, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P191, DOI 10.1145/3287624.3287701
   Kocsis L, 2006, LECT NOTES COMPUT SC, V4212, P282, DOI 10.1007/11871842_29
   Kusyk Janusz, 2021, IEEE Transactions on Quantum Engineering, V2, DOI 10.1109/TQE.2021.3068355
   Lao L., 2019, QUANTUM
   Li GS, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P1001, DOI 10.1145/3297858.3304023
   Li SJ, 2021, IEEE T COMPUT, V70, P1777, DOI 10.1109/TC.2020.3023247
   Lye A, 2015, ASIA S PACIF DES AUT, P178, DOI 10.1109/ASPDAC.2015.7059001
   Maslov D, 2007, DES AUT CON, P962, DOI 10.1109/DAC.2007.375304
   Murali P, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P1015, DOI 10.1145/3297858.3304075
   Nash B, 2020, QUANTUM SCI TECHNOL, V5, DOI 10.1088/2058-9565/ab79b1
   Nishio S, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3386162
   Oddi A, 2018, LECT NOTES COMPUT SC, V10848, P446, DOI 10.1007/978-3-319-93031-2_32
   Paler A, 2019, LECT NOTES COMPUT SC, V11413, P207, DOI 10.1007/978-3-030-14082-3_18
   Pozzi MG, 2020, Arxiv, DOI arXiv:2007.15957
   Rasconi R, 2019, AAAI CONF ARTIF INTE, P7707
   Saeedi M, 2011, QUANTUM INF PROCESS, V10, P355, DOI 10.1007/s11128-010-0201-2
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Sinha Animesh, 2021, ARXIV
   Siraichi MY, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3360546
   Siraichi MY, 2018, INT SYM CODE GENER, P113, DOI 10.1145/3168822
   Sivarajah S, 2021, QUANTUM SCI TECHNOL, V6, DOI 10.1088/2058-9565/ab8e92
   Tan BC, 2021, IEEE T COMPUT, V70, P1363, DOI 10.1109/TC.2020.3009140
   Venturelli D, 2017, PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P4440
   Venturelli D, 2018, QUANTUM SCI TECHNOL, V3, DOI 10.1088/2058-9565/aaa331
   Wille R, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317859
   Zhang C, 2020, Arxiv, DOI arXiv:2002.07289
   Zhang C, 2021, ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P360, DOI 10.1145/3445814.3446706
   Zhou XZ, 2022, Arxiv, DOI arXiv:2110.03057
   Zhou XZ, 2020, IEEE T COMPUT AID D, V39, P4683, DOI 10.1109/TCAD.2020.2969647
   Zhou XB, 2021, PLANT PROD SCI, V24, P137, DOI 10.1080/1343943X.2020.1819165
   Zhu P., 2020, QUANTUM INF PROCESS, V19, P1
   Zulehner A, 2019, IEEE T COMPUT AID D, V38, P1226, DOI 10.1109/TCAD.2018.2846658
NR 47
TC 4
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 59
DI 10.1145/3514239
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Oldja, ML
   Kim, J
   Jeong, D
   Ha, S
AF Oldja, Mari-Liis
   Kim, Jangryul
   Jeong, Dowhan
   Ha, Soonhoi
TI Hierarchical Scheduling of an SDF/L Graph onto Multiple Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Mapping and scheduling; hierarchical scheduling; data-parallel
   scheduling
ID TASK
AB Although dataflow models are known to thrive at exploiting task-level parallelism of an application, it is difficult to exploit the parallelism of data, represented well with loop structures, since these structures are not explicitly specified in existing dataflow models. SDF/L model overcomes this shortcoming by specifying the loop structures explicitly in a hierarchical fashion. We introduce a scheduling technique of an application represented by the SDF/L model onto heterogeneous processors. In the proposed method, we explore the mapping of tasks using an evolutionary meta-heuristic and schedule hierarchically in a bottom-up fashion, creating parallel loop schedules at lower levels first and then re-using them when constructing the schedule at a higher level. The efficiency of the proposed scheduling methodology is verified with benchmark examples and randomly generated SDF/L graphs.
C1 [Oldja, Mari-Liis; Kim, Jangryul; Ha, Soonhoi] Seoul Natl Univ, Dept Comp Sci & Engn, 1 Gwanak Ro, Seoul, South Korea.
   [Jeong, Dowhan] Tmax A&C, 258 Hwangsaeul Ro, Seongnam Si, Gyeonggi Do, South Korea.
C3 Seoul National University (SNU)
RP Ha, S (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, 1 Gwanak Ro, Seoul, South Korea.
EM mari_liis@snu.ac.kr; urmydata@snu.ac.kr; dowhancool@gmail.com;
   sha@snu.ac.kr
OI Kim, Jangryul/0000-0001-6764-9419
FU Samsung Electronics Co., Ltd. [IO201210-07941-01]
FX This work was supported by Samsung Electronics Co., Ltd.
   (IO201210-07941-01).
CR Abdi A, 2019, MICROELECTRON J, V87, P1, DOI 10.1016/j.mejo.2019.03.006
   Alefragis P., 2014, P 10 PRACT THEOR AUT
   [Anonymous], 1974, INFORM PROCESSING
   Bouakaz Adnan, 2013, THESIS U RENNES
   Erbas C, 2006, IEEE T EVOLUT COMPUT, V10, P358, DOI 10.1109/TEVC.2005.860766
   Farhad SM, 2011, ACM SIGPLAN NOTICES, V46, P357, DOI 10.1145/1961296.1950406
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gordon MI, 2006, ACM SIGPLAN NOTICES, V41, P151, DOI 10.1145/1168919.1168877
   Ha SH, 1997, IEEE T COMPUT, V46, P768, DOI 10.1109/12.599897
   Hong Hyesun, 2017, P 54 ANN DESIGN AUTO, P1
   Hope of Parallel Embedded Software Development (HOPES), 2020, SDF L EXAMPLES
   Hyunok Oh, 1996, Euro-Par '96 Parallel Processing. Second International Euro-Par Conference. Proceedings, P573
   Jeong D, 2021, IEEE ACCESS, V9, P20493, DOI 10.1109/ACCESS.2021.3054725
   Jung HY, 2016, CONTRIB PHENOMENOL, V84, P1, DOI 10.1007/978-3-319-27775-2_1
   Kang D, 2020, IEEE ACCESS, V8, P43980, DOI 10.1109/ACCESS.2020.2977496
   Kang SH, 2016, DES AUT CON, DOI 10.1145/2897937.2898077
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Malik Avinash, 2012, EXECUTING SYNCHRONOU
   Minakova S, 2020, LECT NOTES COMPUT SC, V12471, P18, DOI 10.1007/978-3-030-60939-9_2
   PRASANNA GNS, 1994, IEEE T PARALL DISTR, V5, P720, DOI 10.1109/71.296318
   Roy SK, 2020, J SYST ARCHITECT, V105, DOI 10.1016/j.sysarc.2019.101706
   SIH GC, 1993, IEEE T PARALL DISTR, V4, P625, DOI 10.1109/71.242160
   Suhendra V., 2006, CASES '06: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, P401
   Suzuki Y, 2016, PROCEEDINGS OF 2016 IEEE 4TH INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS (CPSNA), P83, DOI 10.1109/CPSNA.2016.25
   Thies W, 2002, LECT NOTES COMPUT SC, V2304, P179
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Wang Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929946
   Yang H, 2009, DES AUT TEST EUROPE, P69
   Yang H, 2008, ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, P134, DOI 10.1109/SOCDC.2008.4815591
   Yuan B, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3440246
NR 31
TC 0
Z9 0
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 22
DI 10.1145/3489469
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400003
DA 2024-07-18
ER

PT J
AU Lin, DYW
   Wen, CHP
AF Lin, Dave Y-W
   Wen, Charles H-P
TI A Delay-Adjustable, Self-Testable Flip-Flop for Soft-Error Tolerability
   and Delay-Fault Testability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Built-in self test; scan flip-flop; enhanced scan capability; radiation
   hardening; soft errors
ID DESIGN
AB As the demand of safety-critical applications (e.g., automobile electronics) increases, various radiation-hardened flip-flops are proposed for enhancing design reliability. Among all flip-flops, Delay-Adjustable D-Flip-Flop (DAD-FIF) is specialized in arbitrarily adjusting delay in the design to tolerate soft errors induced by different energy levels. However, due to a lack of testability on DAD-FF, its soft-error tolerability is not yet verified, leading to uncertain design reliability. Therefore, this work proposes Delay-Adjustable, Self-Testable Flip-Flop (DAST-FF), built on top of DAD-FF with two extra MUXs (one for scan test and the other for latching-delay verification) to achieve both soft-error tolerability and testability. Meanwhile, a built-in self-test method is also developed on DAST-FFs to verify the cumulative latching delay before operation. The experimental result shows that for a design with 8,802 DAST-FFs, the built-in self-test method only takes 946 ns to ensure the soft-error tolerability. As to the testability, the enhanced scan capability can be enabled by inserting one extra transmission gate into DAST-FF with only 4.5% area overhead.
C1 [Lin, Dave Y-W; Wen, Charles H-P] Natl Chiao Tung Univ, Dept Elect & Comp Engn, 1001 Univ Rd, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Lin, DYW (corresponding author), Natl Chiao Tung Univ, Dept Elect & Comp Engn, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM linyeuwen0112.eed04g@g2.nctu.edu.tw; opwen@g2.nctu.edu.tw
OI Wen, Charles H.-P./0000-0003-4623-9941
FU Ministry of Science and Technology, Taiwan, R.O.C.
   [MOST109-2221-E009-141]
FX This work was partially supported by Ministry of Science and Technology,
   Taiwan, R.O.C. under grant MOST109-2221-E009-141.
CR Calin T, 1996, IEEE T NUCL SCI, V43, P2874, DOI 10.1109/23.556880
   Chen WH, 2020, INT TEST CONF P, DOI 10.1109/ITC44778.2020.9325217
   Ferlet-Cavrois V, 2013, IEEE T NUCL SCI, V60, P1767, DOI 10.1109/TNS.2013.2255624
   Gaspard NJ, 2013, IEEE T NUCL SCI, V60, P4368, DOI 10.1109/TNS.2013.2289745
   Goel A, 2006, ASIA S PACIF DES AUT, P665, DOI 10.1109/ASPDAC.2006.1594762
   Hang HG, 2018, CHINESE J AERONAUT, V31, P1594, DOI 10.1016/j.cja.2018.04.013
   Lin DYW, 2020, IEEE T VLSI SYST, V28, P1030, DOI 10.1109/TVLSI.2019.2962080
   Mitra S, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P263
   Namba K, 2010, IEEE T VLSI SYST, V18, P1265, DOI 10.1109/TVLSI.2009.2022083
   Nangate Inc, 2008, NANGATE 45NM FREEPDK
   Suhag A. K., 2011, Proceedings of the 2011 International Symposium on Electronic System Design (ISED 2011), P129, DOI 10.1109/ISED.2011.25
   Vanderbilt University, 2019, CREME MC TECHN
   Wang WZ, 2004, IEEE T NUCL SCI, V51, P3626, DOI 10.1109/TNS.2004.839154
NR 13
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 50
DI 10.1145/3462171
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000010
DA 2024-07-18
ER

PT J
AU Maleki, MA
   Nabipour-Meybodi, A
   Kamal, M
   Afzali-Kusha, A
   Pedram, M
AF Maleki, Mohammad-Ali
   Nabipour-Meybodi, Alireza
   Kamal, Mehdi
   Afzali-Kusha, Ali
   Pedram, Massoud
TI An Energy-Efficient Inference Method in Convolutional Neural Networks
   Based on Dynamic Adjustment of the Pruning Level
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Pruned neural network; online management; energy efficiency; DNN; image
   classification
AB In this article, we present a low-energy inference method for convolutional neural networks in image classification applications. The lower energy consumption is achieved by using a highly pruned (lower-energy) network if the resulting network can provide a correct output. More specifically, the proposed inference method makes use of two pruned neural networks (NNs), namely mildly and aggressively pruned networks, which are both designed offline. In the system, a third NN makes use of the input data for the online selection of the appropriate pruned network. The third network, for its feature extraction, employs the same convolutional layers as those of the aggressively pruned NN, thereby reducing the overhead of the online management. There is some accuracy loss induced by the proposed method where, for a given level of accuracy, the energy gain of the proposed method is considerably larger than the case of employing any one pruning level. The proposed method is independent of both the pruning method and the network architecture. The efficacy of the proposed inference method is assessed on Eyeriss hardware accelerator platform for some of the state-ofthe-art NN architectures. Our studies show that this method may provide, on average, 70% energy reduction compared to the original NN at the cost of about 3% accuracy loss on the CIFAR-10 dataset.
C1 [Maleki, Mohammad-Ali; Nabipour-Meybodi, Alireza; Kamal, Mehdi; Afzali-Kusha, Ali] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran 1996715433, Iran.
   [Afzali-Kusha, Ali] Inst Res Fundamental Sci, Tehran 1953833511, Iran.
   [Pedram, Massoud] Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
C3 University of Tehran; University of Southern California
RP Maleki, MA (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran 1996715433, Iran.
EM m.a.maleki@ut.ac.ir; nabipour@ut.ac.ir; mehdikamal@ut.ac.ir;
   afzali@ut.ac.ir; pedram@usc.edu
OI maleki, mohammad ali/0000-0002-9019-3605
CR [Anonymous], 2016, MICRO
   [Anonymous], 2016, PRUNING CONVOLUTIONA
   [Anonymous], 1990, Adv Neural Inform Process Syst.
   BanaGozar A, 2017, DES AUT TEST EUROPE, P440, DOI 10.23919/DATE.2017.7927030
   Chen CY, 2015, IEEE I CONF COMP VIS, P2722, DOI 10.1109/ICCV.2015.312
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Deng L, 2013, INT CONF ACOUST SPEE, P8604, DOI 10.1109/ICASSP.2013.6639345
   Ding XH, 2018, AAAI CONF ARTIF INTE, P6797
   Esteva A, 2017, NATURE, V542, P115, DOI 10.1038/nature21056
   Graf, 2017, ARXIV160808710, P1, DOI DOI 10.48550/ARXIV.1608.08710
   Guan YJ, 2017, LECT NOTES COMPUT SC, V10561, P14, DOI 10.1007/978-3-319-67952-5_2
   Han  S., 2015, ARXIV151000149
   Han S, 2015, ADV NEUR IN, V28
   Huang Gao, 2017, ARXIV170309844
   Hubara I, 2018, J MACH LEARN RES, V18
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Ko JH, 2017, DES AUT TEST EUROPE, P199, DOI 10.23919/DATE.2017.7926982
   Lin J., 2017, NIPS, P2178
   MIT, 2017, ONEAPI DEEP NEURAL N
   NVIDIA, 2015, CISC VIS NETW IND GL
   Panda P, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/3007192
   Park E, 2015, 2015 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), P124, DOI 10.1109/CODESISSS.2015.7331375
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   RAUSCHECKER JP, 1984, HUM NEUROBIOL, V3, P109
   Sutskever I, 2014, ADV NEUR IN, V27
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Torres-Huitzil C, 2017, IEEE ACCESS, V5, P17322, DOI 10.1109/ACCESS.2017.2742698
   Venkataramani S, 2014, I SYMPOS LOW POWER E, P27, DOI 10.1145/2627369.2627613
   Walsh CA, 2013, NATURE, V502, P172, DOI 10.1038/502172a
   Wang Y, 2017, DES AUT CON, DOI 10.1145/3061639.3062307
   Wen W, 2016, ADV NEUR IN, V29
   Yang TJ, 2017, PROC CVPR IEEE, P6071, DOI 10.1109/CVPR.2017.643
   Yu J., 2018, ARXIV181208928
   Zhou A., 2017, ARXIV170203044
   Zhou Shuchang, 2016, ARXIV160606160
NR 35
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 49
DI 10.1145/3460972
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000009
DA 2024-07-18
ER

PT J
AU Wu, CH
   Zhang, HW
   Liu, CW
   Yu, TC
   Yang, CY
AF Wu, Chin-Hsien
   Zhang, Hao-Wei
   Liu, Chia-Wei
   Yu, Ta-Ching
   Yang, Chi-Yen
TI A Dynamic Huffman Coding Method for Reliable TLC NAND Flash Memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE NAND flash memory; Huffman coding; reliability
AB With the progress of the manufacturing process, NAND flash memory has evolved from the single-level cell and multi-level cell into the triple-level cell (TLC). NAND flash memory has physical problems such as the characteristic of erase-before-write and the limitation of program/erase cycles. Moreover, TLC NAND flash memory has low reliability and short lifetime. Thus, we propose a dynamic Huffman coding method that can apply to the write operations of NAND flash memory. The proposed method exploits observations from a Huffman tree and machine learning from data patterns to dynamically select a suitable Huffman coding. According to the experimental results, the proposed method can improve the reliability of TLC NAND flash memory and also consider the compression performance for those applications that require the Huffman coding.
C1 [Wu, Chin-Hsien; Zhang, Hao-Wei; Liu, Chia-Wei; Yu, Ta-Ching; Yang, Chi-Yen] Natl Taiwan Univ Sci & Technol, 43 Keelung Rd,Sec 4, Taipei 106, Taiwan.
C3 National Taiwan University of Science & Technology
RP Wu, CH (corresponding author), Natl Taiwan Univ Sci & Technol, 43 Keelung Rd,Sec 4, Taipei 106, Taiwan.
EM chwu@mail.ntust.edu.tw; M10702136@gapps.ntust.edu.tw;
   M10602142@mail.ntust.edu.tw; m10802145@gapps.ntust.edu.tw;
   m10802146@gapps.ntust.edu.tw
FU Ministry of Science and Technology [MOST 108-2221-E-011-057-MY3]
FX This work was supported in part by a research grant from the Ministry of
   Science and Technology under grant MOST 108-2221-E-011-057-MY3.
CR [Anonymous], 2014, PROC IEEE 6 INT MEMO
   Bez R, 2003, P IEEE, V91, P489, DOI 10.1109/JPROC.2003.811702
   Bishop Christopher M., 2006, Pattern Recognition and Machine Learning, V4
   Cai Y, 2017, P IEEE, V105, P1666, DOI 10.1109/JPROC.2017.2713127
   Deguchi Y, 2017, IEEE ASIAN SOLID STA, P161, DOI 10.1109/ASSCC.2017.8240241
   Deguchi Y, 2017, S VLSI TECH, pT206, DOI 10.23919/VLSIT.2017.7998173
   FeiWang Rui Cao, 2020, APPL PHYS EXPRESS, V13
   Fukami A, 2017, DIGIT INVEST, V20, pS1, DOI 10.1016/j.diin.2017.01.011
   Grossi A, 2014, INT RELIAB PHY SYM
   Gutmann P, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 10TH USENIX SECURITY SYMPOSIUM, P39
   Ho-Jung Kang, 2015, 2015 Symposium on VLSI Technology, pT182, DOI 10.1109/VLSIT.2015.7223670
   HUFFMAN DA, 1952, P IRE, V40, P1098, DOI 10.1109/JRPROC.1952.273898
   Luo Yixin, 2018, ARCHITECTURAL TECHNI
   Micron, 2020, MICR 3D NAND FLASH M
   MNIST, 2020, MNIST DATABASE HANDW
   Nie S., 2020, P 2020 57 ACM IEEE D, P1
   NVIDIA Jetson TX2,, 2020, HIGH PERF AI EDG
   Radhakrishnan J, 2016, 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, P361, DOI 10.1109/ICCSP.2016.7754156
   Silesia, 2020, SIL COMPR CORP
   SPECHT DF, 1991, IEEE T NEURAL NETWOR, V2, P568, DOI 10.1109/72.97934
   Suzuki S, 2018, PROC EUR S-STATE DEV, P150, DOI 10.1109/ESSDERC.2018.8486914
   Tanakamaru S, 2012, IEEE J SOLID-ST CIRC, V47, P85, DOI 10.1109/JSSC.2011.2170637
   Watanabe H, 2017, IEEE ASIAN SOLID STA, P157, DOI 10.1109/ASSCC.2017.8240240
   Yamashita R, 2017, ISSCC DIG TECH PAP I, P196, DOI 10.1109/ISSCC.2017.7870328
   Zhang M, 2017, PR IEEE COMP DESIGN, P657, DOI 10.1109/ICCD.2017.115
   Zhang WD, 2020, 2020 IEEE 3RD INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND SIGNAL PROCESSING (ICICSP 2020), P342, DOI [10.1109/icicsp50920.2020.9232125, 10.1109/ICICSP50920.2020.9232125]
   Zhao K., 2013, P 11 USENIX C FILE S, P243
NR 27
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2021
VL 26
IS 5
AR 34
DI 10.1145/3446771
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5KB
UT WOS:000756201200002
DA 2024-07-18
ER

PT J
AU Kamal, N
   Gupta, A
   Singla, A
   Tiwari, S
   Kohli, P
   Roy, S
   Bhattacharya, BB
AF Kamal, Nishant
   Gupta, Ankur
   Singla, Ananya
   Tiwari, Shubham
   Kohli, Parth
   Roy, Sudip
   Bhattacharya, Bhargab B.
TI Architectural Design of Flow-Based Microfluidic Biochips for
   Multi-Target Dilution of Biochemical Fluids
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Biochips; continuous-flow microfluidics; dilution; mixer; sample
   preparation; storage structure
ID SAMPLE PREPARATION; REACTANT MINIMIZATION; OPTIMIZATION; ALGORITHM;
   ENGINE
AB Microfluidic technologies enable replacement of time-consuming and complex steps of biochemical laboratory protocols with a tiny chip. Sample preparation (i.e., dilution or mixing of fluids) is one of the primary tasks of any bioprotocol. In real-life applications where several assays need to be executed for different diagnostic purposes, the same sample fluid is often required with different target concentration factors (CFs). Although several multi-target dilution algorithms have been developed for digital microfluidic biochips, they are not efficient for implementation with continuous-flow-based microfluidic chips, which are preferred in the laboratories. In this article, we present a multi-target dilution algorithm (MTDA) for continuous-flow-based microfluidic biochips, which to the best of our knowledge is the first of its kind. We design a flow-based rotary mixer with a suitable number of segments depending on the target-CF profile, error tolerance, and optimization criteria. To schedule several intermediate fluid-mixing tasks, we develop a multi-target scheduling algorithm (MTSA) aiming to minimize the usage of storage units while producing dilutions with multiple CFs. Furthermore, we propose a storage architecture for efficiently loading (storing) of intermediate fluids from (to) the storage units.
C1 [Kamal, Nishant; Gupta, Ankur; Singla, Ananya; Tiwari, Shubham; Kohli, Parth; Roy, Sudip] Indian Inst Technol Roorkee, Dept Comp Sci & Engn, CoDA Lab, Roorkee 247667, Uttarakhand, India.
   [Bhattacharya, Bhargab B.] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Kamal, N (corresponding author), Indian Inst Technol Roorkee, Dept Comp Sci & Engn, CoDA Lab, Roorkee 247667, Uttarakhand, India.
EM kamalnis@gmail.com; ankursynon@gmail.com; ananya179@gmail.com;
   shubhamtwr786@gmail.com; pkohli@ma.iitr.ac.in; sudip.roy@cs.iitr.ac.in;
   bhargab.bhatta@gmail.com
RI GUPTA, ANKUR/ABE-7986-2020
OI Gupta, Ankur/0000-0002-6515-2596
FU SRIC, IIT Roorkee; SERB, Government of India [ECR/2016/001921]
FX The main content of this article is contributed from the Master's thesis
   of N. Kamal submitted to IIT Roorkee in May 2017. This work by CoDA
   laboratory members of IIT Roorkee, India, was supported partially by a
   research project grant FIG from SRIC, IIT Roorkee, and early career
   research award (grant no. ECR/2016/001921) from SERB, Government of
   India, to S. Roy.
CR Abdelgawad M, 2009, ADV MATER, V21, P920, DOI 10.1002/adma.200802244
   Agarwal V, 2019, INTEGRATION, V65, P428, DOI 10.1016/j.vlsi.2018.01.002
   Bhattacharjee S, 2018, DES AUT TEST EUROPE, P1399, DOI 10.23919/DATE.2018.8342231
   Bhattacharjee S, 2017, IEEE T COMPUT AID D, V36, P614, DOI 10.1109/TCAD.2016.2597225
   Bhattacharjee S, 2012, 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), P188, DOI 10.1109/ISED.2012.73
   Chiang MH, 2013, SUNGKYUN J EAST ASIA, V13, P1
   Cho SK, 2003, J MICROELECTROMECH S, V12, P70, DOI 10.1109/JMEMS.2002.807467
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Haeberle S, 2007, LAB CHIP, V7, P1094, DOI 10.1039/b706364b
   Hsieh YL, 2012, IEEE T COMPUT AID D, V31, P1656, DOI 10.1109/TCAD.2012.2202396
   Huang CM, 2015, DES AUT TEST EUROPE, P1114
   Huang JD, 2013, IEEE T COMPUT AID D, V32, P1484, DOI 10.1109/TCAD.2013.2263035
   Huang JD, 2012, ICCAD-IEEE ACM INT, P377
   Knuth D. E., ART COMPUTER PROGRAM, V2
   Kumar S, 2013, IEEE INT SYMP DESIGN, P205, DOI 10.1109/DDECS.2013.6549817
   Lei YC, 2016, 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P96, DOI 10.1109/SOCC.2016.7905444
   Liu CH, 2015, IEEE T COMPUT AID D, V34, P1918, DOI 10.1109/TCAD.2015.2440312
   Liu CH, 2013, ICCAD-IEEE ACM INT, P615, DOI 10.1109/ICCAD.2013.6691180
   Luo LZ, 2011, IEEE T AUTOM SCI ENG, V8, P216, DOI 10.1109/TASE.2010.2053201
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   Mitra D, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P314, DOI 10.1109/ISVLSI.2012.52
   Poddar S, 2019, IEEE T COMPUT AID D, V38, P253, DOI 10.1109/TCAD.2018.2808234
   Roy S, 2014, J LOW POWER ELECTRON, V10, P506, DOI 10.1166/jolpe.2014.1335
   Roy S, 2015, INTEGRATION, V51, P194, DOI 10.1016/j.vlsi.2014.12.004
   Roy S, 2014, ACM J EMERG TECH COM, V11, DOI 10.1145/2629578
   Roy S, 2014, IET COMPUT DIGIT TEC, V8, P163, DOI 10.1049/iet-cdt.2013.0060
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Roy Sudip, 2014, P 51 ANN DES AUT C D
   Shalu, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3200903
   Teh SY, 2008, LAB CHIP, V8, P198, DOI 10.1039/b715524g
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Dinh TA, 2014, ASIA S PACIF DES AUT, P225, DOI 10.1109/ASPDAC.2014.6742894
   Xu T, 2008, 2008 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE - INTELLIGENT BIOMEDICAL SYSTEMS (BIOCAS), P301, DOI 10.1109/BIOCAS.2008.4696934
NR 34
TC 4
Z9 4
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2020
VL 25
IS 3
AR 25
DI 10.1145/3357604
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TT
UT WOS:000583681400002
DA 2024-07-18
ER

PT J
AU Chen, YC
   Zheng, LC
   Wong, FL
AF Chen, Yung-Chih
   Zheng, Li-Cheng
   Wong, Fu-Lian
TI Optimization of Threshold Logic Networks with Node Merging and Wire
   Replacement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Threshold logic; logic optimization; node merging; wire replacement
ID MAJORITY
AB In this article, we present an optimization method for threshold logic networks (TLNs) based on observability don't-care-based node merging. To reduce gate count in a TLN, it iteratively merges two gates that are functionally equivalent or whose differences are never observed at the primary outputs. Furthermore, it is able to identify redundant wires and replace wires for removing more gates. Basically, the proposed method is primarily adapted from an ATPG-based node-merging approach which works for conventional Boolean logic networks. To extend the approach for TLNs, we develop a method for computing mandatory assignments of a stuck-at fault test on a threshold gate and a method for conducting logic implication in a TLN. Additionally, to achieve a better optimization quality, we integrate the proposed method with other optimization methods. The experimental results show that the overall optimization method can save an average of approximately 4.7% threshold gates for a set of TLNs which are generated by using the latest TLN synthesis method. The experimental results also demonstrate the efficiency of the optimization method.
C1 [Chen, Yung-Chih; Zheng, Li-Cheng; Wong, Fu-Lian] Yuan Ze Univ, Dept Comp Sci & Engn, 135 Yuan Tung Rd, Taoyuan, Taiwan.
C3 Yuan Ze University
RP Chen, YC (corresponding author), Yuan Ze Univ, Dept Comp Sci & Engn, 135 Yuan Tung Rd, Taoyuan, Taiwan.
EM ycchen.cse@saturn.yzu.edu.tw; s1031518@mail.yzu.edu.tw;
   s1031524@mail.yzu.edu.tw
FU Ministry of Science and Technology, R.O.C.; MOST [107-2221-E-155-046,
   MOST 108-2221-E-155-047]
FX This work was supported by the Ministry of Science and Technology,
   R.O.C., under Grants No. MOST 107-2221-E-155-046 and MOST
   108-2221-E-155-047.
CR [Anonymous], 1962, THESIS PRINCETON U
   [Anonymous], PAIN RES MANAG, DOI DOI 10.1155/2016/7868152
   [Anonymous], IEEE T COMPUTER AIDE
   [Anonymous], THRESHOLD LOGIC OPER
   Avedillo MJ, 2004, PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, P624
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Chen YC, 2016, ASIA S PACIF DES AUT, P486, DOI 10.1109/ASPDAC.2016.7428059
   Chen YC, 2010, IEEE T COMPUT AID D, V29, P1827, DOI 10.1109/TCAD.2010.2058510
   Fahmy H. A., 1999, P IEEE INT C MICROEL, P22
   Gowda Tejaswi, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P125
   Gowda T, 2011, IEEE T COMPUT AID D, V30, P665, DOI 10.1109/TCAD.2010.2100232
   Gowda T, 2007, GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, P102
   Gupta P, 2008, IEEE T VLSI SYST, V16, P1035, DOI 10.1109/TVLSI.2008.2000671
   Kohavi Z., 1978, Switching and Finite Automata Theory, Vsecond
   KUNZ W, 1994, IEEE T COMPUT AID D, V13, P1143, DOI 10.1109/43.310903
   Kuo PY, 2011, ICCAD-IEEE ACM INT, P396, DOI 10.1109/ICCAD.2011.6105360
   Lin CW, 2014, CARCINOGENESIS, V35, P2425, DOI 10.1093/carcin/bgu139
   Muroga S., 1971, Threshold Logic and Its Applications
   Neutzling A., 2013, P 26 S INTEGRATED CI, P1, DOI DOI 10.1109/SBCCI.2013.6644871
   Neutzling A, 2018, IEEE T COMPUT AID D, V37, P1023, DOI 10.1109/TCAD.2017.2729403
   Oya T, 2003, IEEE T NANOTECHNOL, V2, P15, DOI 10.1109/TNANO.2003.808507
   Palaniswamy AK, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2597175
   Palaniswamy AK, 2012, ACM J EMERG TECH COM, V8, DOI 10.1145/2287696.2287702
   Plaza SM, 2007, ASIA S PACIF DES AUT, P414
   Subirats JL, 2008, IEEE T CIRCUITS-I, V55, P3188, DOI 10.1109/TCSI.2008.923432
   Tsai CK, 2013, ICCAD-IEEE ACM INT, P226, DOI 10.1109/ICCAD.2013.6691123
   Winder R.O., 1961, Switching Circuit Theory and Logical Design, P321, DOI [10.1109/FOCS.1961.29, DOI 10.1109/FOCS.1961.29]
   Wong F.-L., 2018, P INT S VLSI DES AUT, P1
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Yung-Chih Chen, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P785, DOI 10.1145/1687399.1687545
   Zhang R, 2005, IEEE T COMPUT AID D, V24, P107, DOI 10.1109/TCAD.2004.839468
   Zhang RM, 2004, IEEE T NANOTECHNOL, V3, P443, DOI 10.1109/TNANO.2004.834177
   Zhang R, 2007, IEEE T COMPUT AID D, V26, P1233, DOI 10.1109/TCAD.2006.888267
   Zheng Y., 2008, P 18 ACM GREAT LAKES, P225
   Zhu Q, 2006, DES AUT CON, P229, DOI 10.1109/DAC.2006.229206
NR 35
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 67
DI 10.1145/3358748
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300009
DA 2024-07-18
ER

PT J
AU Tu, CH
   Lin, TS
AF Tu, Chia-Heng
   Lin, Te-Sheng
TI Augmenting Operating Systems with OpenCL Accelerators
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Heterogeneous computing; OpenCL acceleration; linux kernel; kernel
   programming; encrypted file system; kernel samepage merging; shared
   memory architecture
AB Heterogeneous computing leverages more than one kind of processors to boost the performance of user-space applications with the heterogeneous programming languages, e.g., OpenCL. While some works have been done to accelerate the computations required by Linux kernel software, they are either application-specific solutions or tightly coupled with the certain computing platforms and are not able to support the general-purpose in-kernel accelerations using different types of processors. In this article, the general-purpose software framework called Kernel acceleration with OpenCL (KOCL), is proposed to tackle the problem. KOCL exposes a set of the high-level programming interfaces for the Linux kernel module developers to offload compute-intensive tasks on different hardware accelerators without managing and coordinating the platformspecific computing and memory resources. The simplified programming efforts are achieved by the developed platform management and memory models, which provide a systematic means of managing the heterogeneous hardware resources. In addition, the one- and zero-copy data-buffering schemes are offered by KOCL, so that the offloaded tasks deliver high performance on the platforms with different memory architectures. We have developed the prototype system to accelerate the Network-Attached Storage server applications. Significant performance improvements are achieved with the three different types of accelerators, i.e., the multicore processor, the integrated GPU, and the discrete GPU, respectively. We believe that KOCL is useful for the design of embedded appliances to evaluate the performance of design alternatives.
C1 [Tu, Chia-Heng; Lin, Te-Sheng] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 701, Taiwan.
C3 National Cheng Kung University
RP Tu, CH (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 701, Taiwan.
EM chiaheng@mail.ncku.edu.tw; dslin1010@gmail.com
FU Ministry of Science and Technology, Taiwan [MOST-105-2218-E-006
   -027-MY2]
FX This is a new article, not an extension of a conference paper. This work
   is supported by the Ministry of Science and Technology, Taiwan, under
   the grant MOST-105-2218-E-006 -027-MY2.
CR Aji AM, 2016, PARALLEL COMPUT, V58, P37, DOI 10.1016/j.parco.2016.05.006
   Bergman S, 2017, 2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), P167
   Eidus I., 2018, KERNEL SAMEPAGE MERG
   Garg A, 2017, ACM SIGPLAN NOTICES, V52, P44, DOI [10.1145/3140607.3050760, 10.1145/3050748.3050760]
   Jääskeläinen P, 2015, INT J PARALLEL PROG, V43, P752, DOI 10.1007/s10766-014-0320-y
   Kaeli D., 2015, HETEROGENEOUS COMPUT, V3rd
   Kato Shinpei, 2012, USENIX ANN TECHNICAL, P401
   Kim Jungwon, 2012, Proceedings of the 26th ACM International Conference on Supercomputing, P341, DOI DOI 10.1145/2304576.2304623
   Lin W., 2017, 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), P1
   Luo YK, 2017, INT SOC DESIGN CONF, P298, DOI 10.1109/ISOCC.2017.8368905
   Masek J., 2016, INT J ADV TELECOMMUN, V5, P101
   Nugteren C., 2018, CLTUNE AUTOMATIC OPE
   NVIDIA Corporation, 2018, CUDA COMP UN DEV ARC
   NXP Semiconductors, 2018, RD IMX6Q SABRE SABRE
   Pandit P., 2014, P ANN IEEEACM INT S, DOI [10.1145/2544137.2544163, DOI 10.1145/2544137.2544163]
   Silberstein M, 2016, ACM T COMPUT SYST, V34, DOI 10.1145/2963098
   Silberstein M, 2013, ACM SIGPLAN NOTICES, V48, P485, DOI 10.1145/2499368.2451169
   Sun W., 2012, SYSTOR
   Sun W., 2013, CORR
   Taylor MB, 2017, COMPUTER, V50, P58, DOI 10.1109/MC.2017.3571056
   The Khronos Group Inc, 2018, OPENCL OP STAND PAR
   Xiao S., 2012, 2012 Innovative Parallel Computing (InPar), P1
   You YP, 2015, ACM SIGPLAN NOTICES, V50, P161, DOI [10.1145/2688500.2688505, 10.1145/2858788.2688505]
NR 23
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 30
DI 10.1145/3315569
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700004
DA 2024-07-18
ER

PT J
AU Valencia, J
   Goswami, D
   Goossens, K
AF Valencia, Juan
   Goswami, Dip
   Goossens, Kees
TI Comparing Platform-aware Control Design Flows for Composable and
   Predictable TDM-based Execution Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Embedded control systems; switched linear systems; TDM execution
   platforms; multi rate systems; Linear Quadratic Regulator (LQR)
ID PERFORMANCE
AB We compare three platform-aware feedback control design flows that are tailored for a composable and predictable Time Division Multiplexing (TDM)-based execution platform. The platform allows for independent execution of multiple applications. Using the precise timing knowledge of the platform execution, we accurately characterise the execution of the control application (i.e., sensing, computing, and actuating operations) to design efficient feedback controllers with high control performance in terms of settling time. The design flows are derived for Single-Rate (SR) and Multi-Rate (MR) sampling schemes. We show the applicability of the design flows based on two design considerations and their trade-off: control performance and resource utilisation. The design flows are validated by means of MATLAB and Hardware-in-the-Loop (HIL) experiments for a motion control application.
C1 [Valencia, Juan; Goswami, Dip; Goossens, Kees] Eindhoven Univ Technol, Postbus 513, NL-5600 MB Eindhoven, Netherlands.
C3 Eindhoven University of Technology
RP Valencia, J (corresponding author), Eindhoven Univ Technol, Postbus 513, NL-5600 MB Eindhoven, Netherlands.
EM j.valencia@tue.nl; d.goswami@tue.nl; k.g.w.goossens@tue.nl
RI Goossens, Kees/E-9233-2015; Valencia, Juan/GXN-0206-2022
FU EU [CATRENE CT217 RESIST, ECSEL 692455-2 ENABLE-S3, 737422 SCOTT, 737453
   I-MECH]; NL Grant [STW ZERO]
FX The authors acknowledge EU Grants. No. CATRENE CT217 RESIST, No. ECSEL
   692455-2 ENABLE-S3, No. 737422 SCOTT, and No. 737453 I-MECH, and NL
   Grant No. STW ZERO.
CR Aminifar A, 2016, DES AUT TEST EUROPE, P636
   Aminifar A, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P63, DOI 10.1109/RTAS.2015.7108417
   Aminifar A, 2012, REAL TIM SYST SYMP P, P283, DOI 10.1109/RTSS.2012.79
   [Anonymous], 2014, P GOING GREEN CAR IN
   Arzen Karl-Erik, 2005, IFAC P, V38, P191
   Årzén KE, 2000, IEEE DECIS CONTR P, P4865, DOI 10.1109/CDC.2001.914701
   Astrom K.J., 1990, COMPUTER CONTROLLED
   Bauer NW, 2014, IEEE CONTR SYST MAG, V34, P65, DOI 10.1109/MCS.2014.2320394
   Bertsekas D. P, 2005, DYNAMIC PROGRAMMING, V1
   Biondi A, 2018, IEEE T COMPUT, V67, P687, DOI 10.1109/TC.2017.2777826
   Bittanti S, 2009, COMMUN CONTROL ENG, P1
   Çela A, 2014, COMMUN CONTROL ENG, P9, DOI 10.1007/978-3-319-02729-6_2
   Cervin A, 2003, IEEE CONTR SYST MAG, V23, P16, DOI 10.1109/MCS.2003.1200240
   Cervin A, 2011, IEEE T CONTR SYST T, V19, P902, DOI 10.1109/TCST.2010.2053205
   Chang WL, 2018, ACM TRANS CYBER-PHYS, V2, DOI 10.1145/3121427
   Chang WL, 2017, IEEE T COMPUT AID D, V36, P586, DOI 10.1109/TCAD.2016.2613933
   Chang WL, 2014, REAL TIM SYST SYMP P, P238, DOI 10.1109/RTSS.2014.24
   CRABTREE DE, 1969, P AM MATH SOC, V22, P364, DOI 10.2307/2037057
   Deng P, 2016, IEEE T COMPUT, V65, P3552, DOI 10.1109/TC.2016.2557322
   Geelen W, 2016, IEEE T IND ELECTRON, V63, P1218, DOI 10.1109/TIE.2015.2504339
   Goossens Kees, 2017, NOC BASED MULTIPROCE, P491
   Goswami D, 2013, DES AUT TEST EUROPE, P1123
   Goswami D, 2012, DES AUT TEST EUROPE, P1227
   Goswami D, 2014, IEEE T CONTR SYST T, V22, P2337, DOI 10.1109/TCST.2014.2301795
   Hellerstein Joseph L., 2004, STATESPACE FEEDBACK
   Johan Astrom K., 2021, FEEDBACK SYSTEMS INT
   Karpenko M., 2006, P AM CONTR C, V7
   Kuo BenjaminC., 1992, Digital Control Systems
   Medina Robinson, 2017, SAC 17, P1456
   Nelson A, 2014, DES AUT TEST EUROPE
   Truong NV, 2012, 2012 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT AND ADVANCED SYSTEMS (ICIAS), VOLS 1-2, P117, DOI 10.1109/ICIAS.2012.6306171
   Ogan RT, 2015, SIMUL FOUND METH APP, P167, DOI 10.1007/978-1-4471-5634-5_14
   Palladino Angelo, 2009, 2009 European Control Conference (ECC), P3833
   Roy D., 2016, P RTAS, P1
   Samii S, 2009, DES AUT TEST EUROPE, P57
   Schneider R, 2013, J SYST ARCHITECT, V59, P1215, DOI 10.1016/j.sysarc.2013.09.003
   strm K. H., 1970, Introduction to Stochastic Control Theory
   Subramanian L, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P62, DOI 10.1145/2830772.2830803
   Valencia J, 2016, DES AUT TEST EUROPE, P654
   Valencia J, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P502, DOI 10.1109/DSD.2015.74
   van Zundert J, 2018, INT WORK ADV MOT, P467, DOI 10.1109/AMC.2019.8371138
   Varga A, 2008, NUMER LINEAR ALGEBR, V15, P809, DOI 10.1002/nla.604
   Wolf W, 2009, COMPUTER, V42, P88, DOI 10.1109/MC.2009.81
   Xilinx, 2018, VIRT 6 FPGA ML605 EV
NR 44
TC 3
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 32
DI 10.1145/3315572
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700006
OA Green Published
DA 2024-07-18
ER

PT J
AU Li, TZ
   Wang, Q
   Zhu, YX
   Jiang, JF
   He, GH
   Jin, J
   Mao, ZG
   Jing, NF
AF Li, Taozhong
   Wang, Qin
   Zhu, Yongxin
   Jiang, Jianfei
   He, Guanghui
   Jin, Jing
   Mao, Zhigang
   Jing, Naifeng
TI A Novel Resistive Memory-based Process-in-memory Architecture for
   Efficient Logic and Add Operations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE ReRAM; PIM; sneak current; carry propagation; sneak path based adder
ID DESIGN; SELECTOR
AB The coming era of big data revives the Processing-in-memory (PIM) architecture to relieve the memory wall problem that embarrasses the modern computing system. However, most existing PIM designs just put computing units closer to memory, rather than a complete integration of them due to their incompatibility in CMOS manufacturing. Fortunately, the emerging Resistive-RAM (ReRAM) offers new hope to this dilemma owing to its inherent memory and computing capability using the same device. In this article, we propose a ReRAM memory structure with efficient PIM capability of both logic and add operations. It first lever-ages non-linearity to suppress sneak current and thus sustains high memory density. Using a differential bit cell, it also enables efficient processing of arbitrary logic functions using the same memory cells with non-destructive operations. Then, a novel PIM adder is proposed, which customizes a sneak current path as the carry-chain for fast carry propagation and improves adder performance significantly. In the experiment, the proposed PIM demonstrates higher efficiency in both computing area and performance for logic and addition, which greatly increases the ReRAM PIM applicability for future computable architectures.
C1 [Li, Taozhong; Wang, Qin; Jiang, Jianfei; He, Guanghui; Jin, Jing; Mao, Zhigang; Jing, Naifeng] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Zhu, Yongxin] Chinese Acad Sci, Beijing, Peoples R China.
C3 Shanghai Jiao Tong University; Chinese Academy of Sciences
RP Jing, NF (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM litaozhong@sjtu.edu.cn; qinqinwang@sjtu.edu.cn; zhuyongxin@sari.ac.cn;
   jiangjianfei@sjtu.edu.cn; guanghui.he@sjtu.edu.cn; jinjing@sjtu.edu.cn;
   maozhigang@sjtu.edu.cn; sjtuj@sjtu.edu.cn
FU Natural Science Foundation of China [61772331, 61674103]
FX This work is partly supported by the Natural Science Foundation of China
   (Grants No. 61772331 and No. 61674103).
CR Ahn J, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P336, DOI 10.1145/2749469.2750385
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], ELECT DEVICES M IEDM
   [Anonymous], P IEEE HOT CHIPS S
   [Anonymous], P EL DEV M
   [Anonymous], P IEEE INT EL DEV M
   [Anonymous], J APPL PHYS
   [Anonymous], ANALOGUE SIGNAL IMAG
   [Anonymous], 2015, CS20151011 U CAL DEP
   [Anonymous], P HIGH PERFORMANCE E
   [Anonymous], J APPL PHYS
   [Anonymous], 2016, PROC 35TH INT CONF C
   Borghetti J, 2010, NATURE, V464, P873, DOI 10.1038/nature08940
   Boroumand A, 2017, IEEE COMPUT ARCHIT L, V16, P46, DOI 10.1109/LCA.2016.2577557
   Chang MF, 2014, ISSCC DIG TECH PAP I, V57, P332, DOI 10.1109/ISSCC.2014.6757457
   Chang MF, 2013, IEEE J SOLID-ST CIRC, V48, P878, DOI 10.1109/JSSC.2012.2230515
   Chen A, 2005, INT EL DEVICES MEET, P765
   Chen CLP, 2014, INFORM SCIENCES, V275, P314, DOI 10.1016/j.ins.2014.01.015
   Chen Y, 2011, NUMERICAL SIMULATIONS OF PHYSICAL AND ENGINEERING PROCESSES, P59
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Chou CT, 2015, MICROELECTRON RELIAB, V55, P2220, DOI 10.1016/j.microrel.2015.04.002
   Fackenthal R, 2014, ISSCC DIG TECH PAP I, V57, P338, DOI 10.1109/ISSCC.2014.6757460
   Gaillardon PE, 2016, DES AUT TEST EUROPE, P427
   Gao MY, 2015, INT CONFER PARA, P113, DOI 10.1109/PACT.2015.22
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   Huang J., 2011, IEDM, DOI DOI 10.1109/IEDM.2011.6131653
   Jo S.H., 2015, Tech. Dig. - Int. Electron Devices Meet. IEDM, V6, p7.1, DOI [DOI 10.1109/IEDM.2014.7046999, 10.1109/IEDM.2014.7046999]
   Jo S.H., 2014, 2014 IEEE International Electron Devices Meeting, P6
   KAUTZ WH, 1969, IEEE T COMPUT, VC 18, P719, DOI 10.1109/T-C.1969.222754
   Kawahara A., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P432, DOI 10.1109/ISSCC.2012.6177078
   Keitel-Schulz D, 2001, IEEE DES TEST COMPUT, V18, P7, DOI 10.1109/54.922799
   Kogge PM, 1996, FRONTIERS '96 - THE SIXTH SYMPOSIUM ON FRONTIERS OF MASSIVELY PARALLEL COMPUTING, PROCEEDINGS, P88, DOI 10.1109/FMPC.1996.558065
   Kvatinsky S, 2014, IEEE T CIRCUITS-II, V61, P895, DOI 10.1109/TCSII.2014.2357292
   Kvatinsky S, 2014, IEEE T VLSI SYST, V22, P2054, DOI 10.1109/TVLSI.2013.2282132
   Kvatinsky S, 2012, INT WORK CELL NANO
   Lehtonen E, 2009, 2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, P33, DOI 10.1109/NANOARCH.2009.5226356
   Li H, 2015, SCI REP-UK, V5, DOI 10.1038/srep13330
   Li KS, 2014, S VLSI TECH
   Li SC, 2016, DES AUT CON, DOI [10.1109/ICAUMS.2016.8479697, 10.1145/2897937.2898064]
   Linn E, 2012, NANOTECHNOLOGY, V23, DOI 10.1088/0957-4484/23/30/305205
   Manem H., 2010, PROC 20 S GREAT LAKE, P287
   Nair R, 2015, IBM J RES DEV, V59, DOI 10.1147/JRD.2015.2409732
   Ni LB, 2017, ACM J EMERG TECH COM, V13, DOI 10.1145/2996192
   Prezioso M, 2015, NATURE, V521, P61, DOI 10.1038/nature14441
   Pugsley SH, 2014, INT SYM PERFORM ANAL, P190, DOI 10.1109/ISPASS.2014.6844483
   Schinkel D., 2007, 2007 IEEE INT SOL ST, P314, DOI DOI 10.1109/ISSCC.2007.373420
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Siemon A, 2015, IEEE J EM SEL TOP C, V5, P64, DOI 10.1109/JETCAS.2015.2398217
   Srinivasan VSS, 2012, IEEE ELECTR DEVICE L, V33, P1396, DOI 10.1109/LED.2012.2209394
   Talati N, 2016, IEEE T NANOTECHNOL, V15, P635, DOI 10.1109/TNANO.2016.2570248
   von Neumann J., 1982, The Origins of Digital Computers, P399, DOI 10.1007/978-3-642-61812
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wootae Lee, 2012, 2012 IEEE Symposium on VLSI Technology, P37, DOI 10.1109/VLSIT.2012.6242449
   Xie L, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P335, DOI 10.1109/ICCD.2015.7357122
   Xu C, 2015, INT S HIGH PERF COMP, P476, DOI 10.1109/HPCA.2015.7056056
   Yang JJ, 2012, APPL PHYS LETT, V100, DOI 10.1063/1.3693392
   Yeh CWS, 2015, IEEE J SOLID-ST CIRC, V50, P1299, DOI 10.1109/JSSC.2015.2402217
   Zhou JT, 2014, IEEE T ELECTRON DEV, V61, P1369, DOI 10.1109/TED.2014.2310200
NR 58
TC 1
Z9 1
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 25
DI 10.1145/3306495
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300012
DA 2024-07-18
ER

PT J
AU Jalili, M
   Sarbazi-Azad, H
AF Jalili, Majid
   Sarbazi-Azad, Hamid
TI Express Read in MLC Phase Change Memories
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Nonvolatile cache; NVM; STT-RAM; lifetime; uniformity; wear leveling
ID ARCHITECTURE; SYSTEM
AB In the era of big data, the capability of computer systems must be enhanced to support 2.5 quintillion byte/day data delivery. Among the components of a computer system, main memory has a great impact on overall system performance. DRAM technology has been used over the past four decades to build main memories. However, the scalability of DRAM technology has faced serious challenges. To keep pace with the ever-increasing demand for larger main memory, some new alternative technologies have been introduced. Phase change memory (PCM) is considered as one of such technologies for substituting DRAM. PCM offers some noteworthy properties such as low static power consumption, nonvolatility, and capability of storing more than one bit per cell (multilevel cell, or MLC). However, the short lifetime and long access latency of PCM (specifically MLC PCM) require feasible and efficient solutions.
   In this article, based on the observation that applications access a significant number of read-friendly data blocks, we propose Express Read to prevent the MLC PCM read circuit to spend unnecessary time sensing the cells of a memory block. A read-friendly data block (RFDB) is composed of only "11" and "00" bit pairs, and thus upon sensing the most significant bit of a cell, the read operation can be early terminated to reduce the MLC read time and power consumption. Moreover, we increase the number of RFDBs using two simple techniques to better exploit the benefits of Express Read. Results obtained from full-system simulation near 6% performance improvement and 21% energy gain, on average, over the baseline system.
C1 [Jalili, Majid] Sharif Univ Technol, Tehran, Iran.
   [Sarbazi-Azad, Hamid] Sharif Univ Technol, Comp Engn Dept, Tehran, Iran.
   [Sarbazi-Azad, Hamid] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran, Iran.
   [Jalili, Majid] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 Sharif University of Technology; Sharif University of Technology;
   University of Texas System; University of Texas Austin
RP Jalili, M (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM majid@utexas.edu; azad@sharif.edu
CR Abraham C, 2011, US Patent, Patent No. [8176238 B2, 8176238]
   Alameldeen A.R., 2004, Frequent pattern compression: A significancebased compression scheme for l2 caches
   [Anonymous], 2009, P 36 ANN INT S COMP
   [Anonymous], 2012, 2012 INT JT C NEUR N, DOI DOI 10.1109/HPCA.2012.6169027
   Arjomand M., 2016, P 2016 IEEE S PERF A
   Arjomand Mohammad, 2016, P 2016 ACM IEEE 43 A
   Athmanathan A, 2014, IEEE ASIAN SOLID STA, P137, DOI 10.1109/ASSCC.2014.7008879
   Baek S, 2015, IEEE T COMPUT, V64, P2337, DOI 10.1109/TC.2014.2360518
   Baek Seungcheol, 2013, P 2013 IEEE 19 INT S
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Calligaro C., 1995, Records of the 1995 IEEE International Workshop on Memory Technology, Design and Testing (Cat. No.95TB8065), P21, DOI 10.1109/MTDT.1995.518077
   Chien W. C., 2015, 2015 Symposium on VLSI Technology, pT100, DOI 10.1109/VLSIT.2015.7223709
   Deb A, 2016, PR IEEE COMP DESIGN, P17, DOI 10.1109/ICCD.2016.7753256
   Dhiman G, 2009, DES AUT CON, P664
   Dusser J, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P46, DOI 10.1145/1542275.1542288
   Ekman M, 2005, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2005.6
   Gorton I, 2008, COMPUTER, V41, P30, DOI 10.1109/MC.2008.122
   Hansson A, 2014, INT SYM PERFORM ANAL, P201, DOI 10.1109/ISPASS.2014.6844484
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Hoseinzadeh Morteza, 2014, P 41 ANN INT S COMP
   Itoh Kiyoo., 2008, IEEE Solid-State Circuits Newsletter, V13, P27, DOI DOI 10.1109/N-SSC.2008.4785688
   Jaleel A, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P208, DOI 10.1145/1454115.1454145
   Jalili Majid, 2014, P 2014 IEEE 25 INT C
   Jalili Majid, 2016, P 2016 IEEE 34 INT C
   Jalili Majid, 2014, P 2014 44 ANN IEEE I
   Kim J, 2015, PROCEEDINGS OF SC15: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/2807591.2807659
   Kim J, 2016, CONF PROC INT SYMP C, P329, DOI 10.1109/ISCA.2016.37
   Lam C. H., 2014, P 2014 IEEE INT EL D
   Lee Hyung Gyu, 2012, P 2012 IEEE COMP SOC
   Liu JF, 2016, P INT COMP SOFTW APP, P209, DOI 10.1109/COMPSAC.2016.133
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Nair PJ, 2015, INT S HIGH PERF COMP, P309, DOI 10.1109/HPCA.2015.7056042
   Pal Singh J., 1992, Computer Architecture News, V20, P5, DOI 10.1145/130823.130824
   Palangappa PM, 2016, INT S HIGH PERF COMP, P90, DOI 10.1109/HPCA.2016.7446056
   Palframan DJ, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P682, DOI 10.1145/2749469.2750377
   Pekhimenko G, 2012, INT CONFER PARA, P377
   Pekhimenko G, 2016, INT S HIGH PERF COMP, P188, DOI 10.1109/HPCA.2016.7446064
   Pekhimenko G, 2015, INT S HIGH PERF COMP, P51, DOI 10.1109/HPCA.2015.7056021
   Pekhimnko Gennady, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P172, DOI 10.1145/2540708.2540724
   Qureshi MK, 2010, CONF PROC INT SYMP C, P153, DOI 10.1145/1816038.1815981
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Rashidi Saeid, 2017, ACM T ARCHIT CODE OP, V2017, P31
   Salem K., 1986, International Conference on Data Engineering (Cat. No.86CH2261-6), P336
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Shafiee A., 2014, P 2014 IEEE 20 INT S
   Xiangyu Dong, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P31, DOI 10.1109/ASPDAC.2011.5722206
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yoon H, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2669365
   Young Vinson, 2015, P 2015 INT C ARCH SU
   Youngdon Choi, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P46, DOI 10.1109/ISSCC.2012.6176872
   Zhang WY, 2011, I C DEPEND SYS NETWO, P197, DOI 10.1109/DSN.2011.5958219
   Zhou M, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086732
NR 52
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 33
DI 10.1145/3177876
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200007
DA 2024-07-18
ER

PT J
AU Lin, YJ
   Yang, CL
   Li, HP
   Wang, CYM
AF Lin, Ye-Jyun
   Yang, Chia-Lin
   Li, Hsiang-Pang
   Wang, Cheng-Yuan Michael
TI A Hybrid DRAM/PCM Buffer Cache Architecture for Smartphones with QoS
   Consideration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Buffer cache; smartphone; phase change memory (PCM)
AB Flash memory is widely used in mobile phones to store contact information, application files, and other types of data. In an operating system, the buffer cache keeps the I/O blocks in dynamic random access memory (DRAM) to reduce the slow flash accesses. However, in smartphones, we observed two issues which reduce the benefits of the buffer cache. First, a large number of synchronous writes force writing the data from the buffer cache to flash frequently. Second, the large amount of I/O accesses from background applications diminishes the buffer cache efficiency of the foreground application, which degrades the quality-of-service (QoS). In this article, we propose a buffer cache architecture with hybrid DRAM and phase change memory (PCM) memory, which improves the I/O performance and QoS for smartphones. We use a DRAM first-level buffer cache to provide high buffer cache performance and a PCM last-level buffer cache to reduce the impact of frequent synchronous writes. Based on the proposed hierarchical buffer cache architecture, we propose a sub-block management and background flush to reduce the impact of the PCM write limitation and the dirty block write-back overhead, respectively. To improve the QoS, we propose a least-recently-activated first replacement policy (LRA) to keep the data from the applications that aremost likely to become the foreground one. The experimental results show that with the proposed mechanisms, our hierarchical buffer cache can improve the I/O response time by 20% compared to the conventional buffer cache. The proposed LRA can improve the foreground application performance by 1.74x compared to the conventional CLOCK policy.
C1 [Lin, Ye-Jyun; Li, Hsiang-Pang; Wang, Cheng-Yuan Michael] Macronix Int Co Ltd, Hsinchu, Taiwan.
   [Yang, Chia-Lin] Natl Taipei Univ, New Taipei, Taiwan.
   [Lin, Ye-Jyun; Li, Hsiang-Pang; Wang, Cheng-Yuan Michael] 16 Li Hsin Rd,Sci Pk, Hsinchu, Taiwan.
   [Yang, Chia-Lin] 1,Sec 4,Roosevelt Rd, Taipei 10617, Taiwan.
C3 Macronix International Company; National Taipei University
RP Lin, YJ (corresponding author), Macronix Int Co Ltd, Hsinchu, Taiwan.; Lin, YJ (corresponding author), 16 Li Hsin Rd,Sci Pk, Hsinchu, Taiwan.
EM yejyunlin@macronix.com.tw; yangc@csie.ntu.edu.tw; sbli@macronix.com.tw;
   michaelwang@macronix.com.tw
FU Ministry of Science and Technology of Taiwan
   [MOST-105-2221-E-002-156-MY2, MOST-103-2220-E-002-005,
   MOST-104-2220-E-002-005, MOST-103-2622-E-002-034, MOST
   104-2622-8-002-002]; Excellent Research Projects of National Taiwan
   University [105R890822, 105R8300]; Macronix International Co., Ltd.,
   Hsin-chu, Taiwan [103-S-C05]
FX This work is supported in part by research grants from the Ministry of
   Science and Technology of Taiwan (MOST-105-2221-E-002-156-MY2,
   MOST-103-2220-E-002-005, MOST-104-2220-E-002-005,
   MOST-103-2622-E-002-034, and MOST 104-2622-8-002-002), the Excellent
   Research Projects of National Taiwan University (105R890822, 105R8300),
   and Macronix International Co., Ltd. (103-S-C05), Hsin-chu, Taiwan.
   C.-Y. Yang is also affiliated with the Graduate Institute of Networking
   and Multimedia, National Taiwan University, Taipei, Taiwan and the
   Graduate Institute of Electronics Engineering, National Taiwan
   University, Taipei, Taiwan.
CR Android, 2016, ANDR STOR OPT
   [Anonymous], 1968, MACM384 MIT
   [Anonymous], 2012, P 10 USENIX C FIL ST
   Chien W. C., 2015, 2015 Symposium on VLSI Technology, pT100, DOI 10.1109/VLSIT.2015.7223709
   Grupp L. M., 2012, P FAST
   Hrdy K., 2015, MOBILE APPS BROWSERS
   Jeong S., 2013, P ATC
   Jung H, 2008, IEEE T CONSUM ELECTR, V54, P1215, DOI 10.1109/TCE.2008.4637609
   Khalaf S., 2015, MEDIA PRODUCTIVITY E
   Kim H., 2012, P SIGMETRICS
   Kim H., 2008, P FAST
   Lam C., 2008, P VLSITSA
   Lee B., 2009, P ISCA
   Lee E., 2013, P 11 USENIX C FIL ST, P73
   Lee K., 2012, P EMSOFT
   Micron, 2016, MOB LPDDR2 SDRAM
   Park J, 2012, IEEE T CONSUM ELECTR, V58, P1237, DOI 10.1109/TCE.2012.6414991
   Park M.-H, 2012, P ISSCC
   Park S., 2006, P CASES
   Qureshi M. L., 2012, P ISCA
   UMD, 2016, DRAMSIM2
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 22
TC 5
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 27
DI 10.1145/2979143
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800008
DA 2024-07-18
ER

PT J
AU Nguyen, PH
   Sahoo, DP
   Chakraborty, RS
   Mukhopadhyay, D
AF Phuong Ha Nguyen
   Sahoo, Durga Prasad
   Chakraborty, Rajat Subhra
   Mukhopadhyay, Debdeep
TI Security Analysis of Arbiter PUF and Its Lightweight Compositions Under
   Predictability Test
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Arbiter physically unclonable function (APUF); adaptive chosenchallenge
   attack; hamming distance test; propagation criteria; statistical attack;
   unpredictability property
ID AUTHENTICATION
AB Unpredictability is an important security property of Physically Unclonable Function (PUF) in the context of statistical attacks, where the correlation between challenge-response pairs is explicitly exploited. In the existing literature on PUFs, the Hamming Distance Test, denoted by HDT(t), was proposed to evaluate the unpredictability of PUFs, which is a simplified case of the Propagation Criterion test PC(t). The objective of these test schemes is to estimate the output transition probability when there are t or fewer than t bits flips, and ideally this probability value should be 0.5. In this work, we show that aforementioned two test schemes are not enough to ensure the unpredictability of a PUF design. We propose a new test, which is denoted as HDT(e, t). This test scheme is a fine-tuned version of the previous schemes, as it considers the flipping bit pattern vector e along with parameter t. As a contribution, we provide a comprehensive discussion and analytic interpretation of HDT(t), PC(t), and HDT(e, t) test schemes for Arbiter PUF (APUF), Exclusive-OR (XOR) PUF, and Lightweight Secure PUF (LSPUF). Our analysis establishes that HDT(e, t) test is more general in comparison with HDT(t) and PC(t) tests. In addition, we demonstrate a few scenarios where the adversary can exploit the information obtained from the analysis of HDT(e, t) properties of APUF, XOR PUF, and LSPUF to develop statistical attacks on them, if the ideal value of HDT(e, t) = 0.5 is not achieved for a given PUF. We validate our theoretical observations using the simulated and Field Programmable Gate Array (FPGA) implemented APUF, XOR PUF, and LSPUF designs.
C1 [Phuong Ha Nguyen; Sahoo, Durga Prasad; Chakraborty, Rajat Subhra; Mukhopadhyay, Debdeep] Indian Inst Technol, Dept Comp Sci & Engn, SEAL, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Nguyen, PH (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, SEAL, Kharagpur 721302, W Bengal, India.
EM phuongha.ntu@gmail.com; dpsahoo.cs@gmail.com;
   rschakraborty@cse.iitkgp.ernet.in; debdeep@cse.iitkgp.ernet.in
RI Sahoo, Durga Prasad/AAF-3848-2019; Chakraborty, Rajat
   Subhra/AAN-3806-2020
OI Chakraborty, Rajat Subhra/0000-0003-3588-163X
FU Indian Institute of Technology (IIT), Kharagpur, India; Information
   Security Education Awareness (ISEA), DEITY, Govt. of India
FX This work was supported in part by the Challenge Grant from the Indian
   Institute of Technology (IIT), Kharagpur, India, and Information
   Security Education Awareness (ISEA), DEITY, Govt. of India.
CR [Anonymous], 2001, THESIS CAMBRIDGE
   [Anonymous], 2007, Introduction to Modern Cryptography: Principles and Protocols
   Armknecht F, 2009, LECT NOTES COMPUT SC, V5912, P685, DOI 10.1007/978-3-642-10366-7_40
   Becker GT, 2015, LECT NOTES COMPUT SC, V9293, P535, DOI 10.1007/978-3-662-48324-4_27
   Becker GT, 2015, IEEE T COMPUT AID D, V34, P1295, DOI 10.1109/TCAD.2015.2427259
   Brzuska C, 2011, LECT NOTES COMPUT SC, V6841, P51, DOI 10.1007/978-3-642-22792-9_4
   Delvaux J, 2014, LECT NOTES COMPUT SC, V8731, P451, DOI 10.1007/978-3-662-44709-3_25
   Lim D., 2004, THESIS
   Maes R, 2010, INFORM SEC CRYPT TEX, P3, DOI 10.1007/978-3-642-14452-3_1
   Maiti A., 2011, IACR CRYPTOLOGY EPRI
   Majzoobi M., 2012, 2012 IEEE CS Security and Privacy Workshops (SPW 2012), P33, DOI 10.1109/SPW.2012.30
   Majzoobi Mehrdad, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P670, DOI 10.1109/ICCAD.2008.4681648
   Majzoobi M., 2008, IEEE INT TEST C, P1
   Majzoobi M, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1502781.1502786
   Nguyen P. H., 2016, Cryptol. ePrint Arch., P428
   Nguyen PH, 2015, DES AUT TEST EUROPE, P641
   Preneel B., 1990, EUROCRYPT, P161
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Sahoo DP, 2015, IEEE T COMPUT AID D, V34, P1334, DOI 10.1109/TCAD.2015.2448677
   Sahoo Durga Prasad, 2014, IEEE HOST
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Tajik S, 2014, LECT NOTES COMPUT SC, V8731, P493, DOI 10.1007/978-3-662-44709-3_27
   Vijayakumar A, 2015, DES AUT TEST EUROPE, P653
   Yu MD, 2011, LECT NOTES COMPUT SC, V6917, P358, DOI 10.1007/978-3-642-23951-9_24
NR 24
TC 17
Z9 18
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 20
DI 10.1145/2940326
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800001
DA 2024-07-18
ER

PT J
AU Chakraborty, P
   Panda, PR
   Sen, S
AF Chakraborty, Prasenjit
   Panda, Preeti Ranjan
   Sen, Sandeep
TI Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad
   Memory-Based Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reconfigurable cache; scratchpad memory optimization; memory management
   strategies
ID MANAGED CACHES; HARDWARE; PAD
AB Scratchpad memory (SPM) is considered a useful component in the memory hierarchy, solely or along with caches, for meeting the power and energy constraints as performance ceases to be the sole criteria for processor design. Although the efficiency of SPM is well known, its use has been restricted owing to difficulties in programmability. Real applications usually have regions that are amenable to exploitation by either SPM or cache and hence can benefit if the two are used in conjunction. Dynamically adjusting the local memory resources to suit application demand can significantly improve the efficiency of the overall system. In this article, we propose a compiler technique to map application data objects to the SPM-cache and also partition the local memory between the SPM and cache depending on the dynamic requirement of the application. First, we introduce a novel graph-based structure to tackle data allocation in an application. Second, we use this to present a data allocation heuristic to map program objects for a fixed-size SPM-cache hybrid system that targets whole program optimization. We finally extend this formulation to adapt the SPM and cache sizes, as well as the data allocation as per the requirement of different application regions. We study the applicability of the technique on various workloads targeted at both SPM-only and hardware reconfigurable memory systems, observing an average of 18% energy-delay improvement over state-of-the-art techniques.
C1 [Chakraborty, Prasenjit] Intel Technol, 130 Airport Rd, Bangalore 560017, Karnataka, India.
   [Panda, Preeti Ranjan; Sen, Sandeep] Indian Inst Technol Delhi, Dept Comp Sci & Engn, New Delhi 110016, India.
C3 Intel Corporation; Indian Institute of Technology System (IIT System);
   Indian Institute of Technology (IIT) - Delhi
RP Chakraborty, P (corresponding author), Intel Technol, 130 Airport Rd, Bangalore 560017, Karnataka, India.
EM prasenjit.chakraborty@intel.com; panda@cse.iitd.ac.in;
   ssen@cse.iitd.ac.in
CR Absar MJ, 2005, DES AUT TEST EUROPE, P1162, DOI 10.1109/DATE.2005.97
   Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   Alvarez L, 2012, INT CONF HIGH PERFOR
   Alvarez L, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P720, DOI 10.1145/2749469.2750411
   [Anonymous], 2013, NERSC8
   Bai K, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P215
   Balasubramonian R, 2000, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2000.898075
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Banakar R., 2001, 762 U DORTM
   Bertran R, 2011, COMPUT J, V54, P786, DOI 10.1093/comjnl/bxq026
   Carlson TrevorE., 2011, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, P52
   Carvalho M. B., 2006, P PAR DISTR PROC S I
   Chakraborty P, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P201
   Chen G, 2006, DES AUT TEST EUROPE, P929
   Chen T, 2007, LECT NOTES COMPUT SC, V4382, P314, DOI 10.1007/978-3-540-72521-3_23
   Chen T, 2008, INT SYM CODE GENER, P155
   Chen T, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P289
   Cong J, 2011, DES AUT CON, P960
   Dhodapkar AS, 2002, CONF PROC INT SYMP C, P233, DOI 10.1109/ISCA.2002.1003581
   Eichenberger AE, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P161
   FERMI, 2010, NVIDIAS NEXT GEN CUD
   Gonzàlez M, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P292, DOI 10.1145/1454115.1454156
   Gummaraju J, 2008, ACM SIGPLAN NOTICES, V43, P297, DOI 10.1145/1353536.1346319
   Hu JS, 2002, ACM SIGPLAN NOTICES, V37, P165, DOI 10.1145/566225.513858
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee J, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P303
   Leverich J, 2007, CONF PROC INT SYMP C, P358, DOI 10.1145/1273440.1250707
   Li C, 2014, INT SYM PERFORM ANAL, P231, DOI 10.1109/ISPASS.2014.6844487
   Li L, 2009, ACM T ARCHIT CODE OP, V6, DOI 10.1145/1582710.1582711
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Mai K, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P161, DOI [10.1109/ISCA.2000.854387, 10.1145/342001.339673]
   Moritz C. A., 2001, Intelligent Memory Systems. Second International Workshop, IMS 2000. Revised Papers (Lecture Notes in Computer Science Vol.2107), P135
   Panda Preeti Ranjan, 1997, P 1997 EUR C DES TES
   Ranganathan P, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P214, DOI [10.1145/342001.339685, 10.1109/ISCA.2000.854392]
   Seo SM, 2009, INT S HIGH PERF COMP, P55, DOI 10.1109/HPCA.2009.4798237
   Sherwood T, 2003, CONF PROC INT SYMP C, P336, DOI 10.1109/ISCA.2003.1207012
   Sundararajan KT, 2011, PROCEEDINGS OF THE 2011 8TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF 2011), DOI 10.1145/2016604.2016616
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Udayakumaran S, 2006, DES AUT TEST EUROPE, P923
NR 41
TC 6
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 12
DI 10.1145/2934680
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300012
DA 2024-07-18
ER

PT J
AU Ramprasath, S
   Vasudevan, V
AF Ramprasath, S.
   Vasudevan, Vinita
TI Efficient Algorithms for Discrete Gate Sizing and Threshold Voltage
   Assignment Based on an Accurate Analytical Statistical Yield Gradient
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Timing yield; yield optimization; discrete gate sizing; VT assignment
ID TIMING ANALYSIS; OPTIMIZATION; POWER; COMPUTATION; CRITICALITY
AB In this article, we derive a simple and accurate expression for the change in timing yield due to a change in the gate delay distribution. It is based on analytical bounds that we have derived for the moments of the circuit and path delay. Based on this, we propose computationally efficient algorithms for (1) discrete gate sizing and (2) simultaneous gate sizing and threshold voltage (VT) assignment so that the circuit meets a timing yield specification under parameter variations. The use of this analytical yield gradient within a gradient-based timing yield optimization algorithm results in a significant improvement in the runtime as compared to the numerical method, while achieving the same final yield. It also allows us to explore a larger search space in each iteration more efficiently, which is required in the case of simultaneous resizing and VT assignment. We also propose heuristics for resizing/changing the VT of multiple gates in each iteration. This makes it possible to optimize the timing yield for large circuits. Results on ITC'99 benchmarks show that the proposed multinode resizing algorithm results in a significant improvement in the runtime with a marginal average area penalty and no cost to the final yield achieved.
C1 [Ramprasath, S.; Vasudevan, Vinita] Indian Inst Technol, Dept Elect Engn, Madras 600036, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Ramprasath, S (corresponding author), Indian Inst Technol, Dept Elect Engn, Madras 600036, Tamil Nadu, India.
EM ee10s056@ee.iitm.ac.in; vinita@ee.iitm.ac.in
RI S, Ramprasath/GON-5632-2022
OI S, Ramprasath/0000-0001-9487-9340; Vasudevan, Vinita/0000-0001-7039-3821
CR [Anonymous], 1992, LANCELOT: a Fortran package for large-scale nonlinear optimization release A
   Beece DK, 2010, DES AUT CON, P781
   Chang HL, 2005, IEEE T COMPUT AID D, V24, P1467, DOI 10.1109/TCAD.2005.850834
   Choi SH, 2004, DES AUT CON, P454, DOI 10.1145/996566.996695
   CLARK CE, 1961, OPER RES, V9, P145, DOI 10.1287/opre.9.2.145
   Coudert O, 1997, IEEE T VLSI SYST, V5, P465, DOI 10.1109/92.645073
   Davoodi A, 2008, IEEE T VLSI SYST, V16, P683, DOI 10.1109/TVLSI.2008.2000252
   Guthaus MR, 2005, IEEE IC CAD, P1029, DOI 10.1109/ICCAD.2005.1560213
   Hwang EJ, 2013, IEEE T VLSI SYST, V21, P1783, DOI 10.1109/TVLSI.2012.2220792
   Jacobs E. T. A. F., 2000, P DES AUT TEST EUR M, P283
   Li L, 2012, ICCAD-IEEE ACM INT, P226
   Mani M, 2004, PR IEEE COMP DESIGN, P272, DOI 10.1109/ICCD.2004.1347933
   Mani M, 2007, IEEE T COMPUT AID D, V26, P1790, DOI 10.1109/TCAD.2007.895797
   Ramprasath S, 2014, IEEE T COMPUT AID D, V33, P717, DOI 10.1109/TCAD.2013.2296436
   Ramprasath S, 2012, ICCAD-IEEE ACM INT, P172
   Singh J, 2005, DES AUT CON, P315
   Sinha D, 2006, IEEE T VLSI SYST, V14, P1140, DOI 10.1109/TVLSI.2006.884166
   Sinha D, 2012, DES AUT CON, P1067
   Srivastava A, 2004, DES AUT CON, P773, DOI 10.1145/996566.996775
   Srivastava A, 2008, IEEE T COMPUT AID D, V27, P272, DOI 10.1109/TCAD.2007.907227
   Tang A., 2015, IEEE T VERY LARGE SC, V99, P1126
   Visweswariah C, 2004, DES AUT CON, P331, DOI 10.1145/996566.996663
   Visweswariah C, 2006, IEEE T COMPUT AID D, V25, P2170, DOI 10.1109/TCAD.2005.862751
   Xiong J., 2008, Proceedings of the conference on Design, automation and test in Europe, P1130
   Zhan YP, 2005, DES AUT CON, P77
NR 25
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 66
DI 10.1145/2896819
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500012
DA 2024-07-18
ER

PT J
AU Zuluaga, M
   Milder, P
   Püschel, M
AF Zuluaga, Marcela
   Milder, Peter
   Puschel, Markus
TI Streaming Sorting Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware sorting; design space exploration; HDL generation
ID FOURIER-TRANSFORM; GENERATION
AB Sorting is a fundamental problem in computer science and has been studied extensively. Thus, a large variety of sorting methods exist for both software and hardware implementations. For the latter, there is a trade-off between the throughput achieved and the cost (i.e., the logic and storage invested to sort n elements). Two popular solutions are bitonic sorting networks with O(n log(2) n) logic and storage, which sort n elements per cycle, and linear sorters with O(n) logic and storage, which sort n elements per n cycles. In this article, we present new hardware structures that we call streaming sorting networks, which we derive through a mathematical formalism that we introduce, and an accompanying domain-specific hardware generator that translates our formal mathematical description into synthesizable RTL Verilog. With the new networks, we achieve novel and improved cost-performance trade-offs. For example, assuming that n is a two-power and w is any divisor of n, one class of these networks can sort in n/w cycles with O(w log(2) n) logic and O(n log(2) n) storage; the other class that we present sorts in nlog(2) n/w cycles with O(w) logic and O(n) storage. We carefully analyze the performance of these networks and their cost at three levels of abstraction: (1) asymptotically, (2) exactly in terms of the number of basic elements needed, and (3) in terms of the resources required by the actual circuit when mapped to a field-programmable gate array. The accompanying hardware generator allows us to explore the entire design space, identify the Pareto-optimal solutions, and show superior cost-performance trade-offs compared to prior work.
C1 [Zuluaga, Marcela; Puschel, Markus] ETH, Dept Comp Sci, Univ Str 6, CH-8092 Zurich, Switzerland.
   [Milder, Peter] SUNY Stony Brook, Dept Elect & Comp Engn, Stony Brook, NY 11794 USA.
C3 Swiss Federal Institutes of Technology Domain; ETH Zurich; State
   University of New York (SUNY) System; State University of New York
   (SUNY) Stony Brook
RP Zuluaga, M (corresponding author), ETH, Dept Comp Sci, Univ Str 6, CH-8092 Zurich, Switzerland.
EM marcela.zuluaga@inf.ethz.ch; peter.milder@stonybrook.edu;
   pueschel@inf.ethz.ch
CR Ajtai Miklos, 1983, P 15 ANN ACM S THEOR, P1
   [Anonymous], 2015, P 2015 ACM SIGDA INT
   Batcher K. E., 1968, P AFIPS SPRING JOINT, P307, DOI [DOI 10.1145/1468075.1468121, 10.1145/1468075. 1468121]
   BILARDI G, 1984, IEEE T COMPUT, V33, P646, DOI 10.1109/TC.1984.5009338
   CHEN YC, 1994, IEEE T COMPUT, V43, P749, DOI 10.1109/12.286307
   DOWD M, 1989, J ACM, V36, P738, DOI 10.1145/76359.76362
   Franchetti F, 2009, LECT NOTES COMPUT SC, V5658, P385, DOI 10.1007/978-3-642-03034-5_18
   Jang J.-W., 1992, Proceedings. Sixth International Parallel Processing Symposium (Cat. No.92TH0419-2), P130, DOI 10.1109/IPPS.1992.223059
   JOHNSON JR, 1990, CIRC SYST SIGNAL PR, V9, P449, DOI 10.1007/BF01189337
   Knuth D, 1968, ART COMPUTER PROGRAM
   Kutylowski M, 2000, J ACM, V47, P944, DOI 10.1145/355483.355490
   Layer C, 2007, IEEE INT SYMP CIRC S, P405, DOI 10.1109/ISCAS.2007.378475
   Layer CL, 2004, LECT NOTES COMPUT SC, V3203, P648
   Leighton F, 1992, INTRO PARALLEL ALGOR
   Lin CS, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, P217
   Milder P, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159547
   Mueller R, 2012, VLDB J, V21, P1, DOI 10.1007/s00778-011-0232-z
   Ortiz Jorge, 2010, P REC ARCH WORKSH IN
   PEASE MC, 1968, J ACM, V15, P252, DOI 10.1145/321450.321457
   Perez-Andrade R, 2009, MICROELECTRON J, V40, P1705, DOI 10.1016/j.mejo.2009.08.006
   Püschel M, 2009, J ACM, V56, DOI 10.1145/1502793.1502799
   Püschel M, 2005, P IEEE, V93, P232, DOI 10.1109/JPROC.2004.840306
   Puschel Markus, 2012, U.S. Patent, Patent No. [8,321,823, 8321823]
   SCHERSON ID, 1989, IEEE T COMPUT, V38, P238, DOI 10.1109/12.16500
   STONE HS, 1971, IEEE T COMPUT, VC 20, P153, DOI 10.1109/T-C.1971.223205
   Van Loan C., 1992, COMPUTATIONAL FRAMEW
   Zhang YJ, 2000, VLSI DES, V11, P137, DOI 10.1155/2000/14617
   Zuluaga M., 2012, SORTING NETWORK IP G
   Zuluaga M, 2012, DES AUT CON, P1241
NR 29
TC 27
Z9 30
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 55
DI 10.1145/2854150
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500001
DA 2024-07-18
ER

PT J
AU Liu, CW
   Tu, PS
   Wu, PB
   Tang, HM
   Jiang, YD
   Kuang, J
   Young, EFY
AF Liu, Chuangwen
   Tu, Peishan
   Wu, Pangbo
   Tang, Haomo
   Jiang, Yande
   Kuang, Jian
   Young, Evangeline F. Y.
TI An Effective Chemical Mechanical Polishing Fill Insertion Approach
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Polygon decomposition; filling optimization; overlap optimization; fill
   insertion
ID DECOMPOSITION; ALGORITHMS
AB To reduce chip-scale topography variation, dummy fill is commonly used to improve the layout density uniformity. Previous works either sought the most uniform density distribution or sought to minimize the inserted dummy fills while satisfying certain density uniformity constraint. However, due to more stringent manufacturing challenges, more criteria, like line deviation and outlier, emerge at newer technology nodes. This article presents a joint optimization scheme to consider variation, total fill, line deviation, outlier, overlap, and running time simultaneously. More specifically, first we decompose the rectilinear polygons and partition fillable regions into rectangles for easier processing. After decomposition, we insert dummy fills into the fillable rectangular regions optimizing the fill metrics simultaneously. We propose three approaches, Fast Median approach, LP approach, and Iterative approach, which are much faster with better quality, compared with the results of the top three contestants in the ICCAD Contest 2014.
C1 [Liu, Chuangwen; Tu, Peishan; Wu, Pangbo; Tang, Haomo; Jiang, Yande; Kuang, Jian; Young, Evangeline F. Y.] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
C3 Chinese University of Hong Kong
RP Liu, CW (corresponding author), Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
EM chuangwenliu@163.com; pstu@cse.cuhk.edu.hk; pbwu1@cse.cuhk.edu.hk;
   hmtang2@cse.cuhk.edu.hk; yandejiang_nudt@163.com;
   jkuang@cse.cuhk.edu.hk; fyyoung@cse.cuhk.edu.hk
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CUHK418611]
FX The work described in this article was partially supported by a grant
   from the Research Grants Council of the Hong Kong Special Administrative
   Region, China (Project No. CUHK418611).
CR Chen Y, 2003, DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, P75, DOI 10.1117/12.487732
   Chen Y, 2002, IEEE T COMPUT AID D, V21, P1132, DOI 10.1109/TCAD.2002.802278
   Durocher Stephane, 2012, Computing and Combinatorics. Proceedings of the 18th Annual International Conference COCOON 2012, P228, DOI 10.1007/978-3-642-32241-9_20
   Feng CY, 2011, IEEE T COMPUT AID D, V30, P402, DOI 10.1109/TCAD.2010.2088030
   FERRARI L, 1984, COMPUT VISION GRAPH, V28, P58, DOI 10.1016/0734-189X(84)90139-7
   GOURLEY KD, 1983, IEEE COMPUT GRAPH, V3, P31, DOI 10.1109/MCG.1983.262975
   Grobman W, 2001, DES AUT CON, P73, DOI 10.1109/DAC.2001.935480
   Kahng AB, 1999, IEEE T COMPUT AID D, V18, P445, DOI 10.1109/43.752928
   Kahng AB, 2007, P VMIC
   Li JY, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON ENERGY, P1
   Liegl B, 2010, J MICRO-NANOLITH MEM, V9, DOI 10.1117/1.3530580
   Lin Yibo, 2015, P DES AUT C ACM, P71
   LIOU WT, 1989, PROCEEDINGS OF THE FIFTH ANNUAL SYMPOSIUM ON COMPUTATIONAL GEOMETRY, P344, DOI 10.1145/73833.73871
   Liu CW, 2015, IEEE COMP SOC ANN, P44, DOI 10.1109/ISVLSI.2015.75
   NAHAR S, 1988, IEEE T COMPUT AID D, V7, P473, DOI 10.1109/43.3182
   Stine BE, 1998, IEEE T ELECTRON DEV, V45, P665, DOI 10.1109/16.661228
   Suk T, 2012, PATTERN RECOGN, V45, P4279, DOI 10.1016/j.patcog.2012.05.012
   Topaloglu RO, 2014, ICCAD-IEEE ACM INT, P367, DOI 10.1109/ICCAD.2014.7001377
   Tseng I.-L., 2006, P GREAT LAK S VLSI, P366
   Yu Chen, 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P523, DOI 10.1109/ASPDAC.2000.835156
   Zhang Y, 2013, ICCAD-IEEE ACM INT, P170, DOI 10.1109/ICCAD.2013.6691115
NR 21
TC 7
Z9 9
U1 2
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 54
DI 10.1145/2886097
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000019
DA 2024-07-18
ER

PT J
AU Qin, Y
   Shen, SY
   Wu, QB
   Dai, HD
   Jia, Y
AF Qin, Ying
   Shen, Shengyu
   Wu, Qingbo
   Dai, Huadong
   Jia, Yan
TI Complementary Synthesis for Encoder with Flow Control Mechanism
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Complementary synthesis; Craig interpolant;
   decoder; encoder; finite-state; transition system; satisfiability
   solving
ID ASSIGNMENTS; ALGORITHM
AB Complementary synthesis automatically generates an encoder's decoder with the assumption that the encoder's all input variables can always be uniquely determined by its output symbol sequence. However, to prevent the faster encoder from overwhelming the slower decoder, many encoders employ flow control mechanism that fails this assumption. Such encoders, when their output symbol sequences are too fast to be processed by the decoders, will stop transmitting data symbols, but instead transmitting idle symbols that can only uniquely determine a subset of the encoder's input variables. And the decoder should recognize and discard these idle symbols. This mechanism fails the assumption of all complementary synthesis algorithms, because some input variables can't be uniquely determined by the idle symbol.
   A novel algorithm is proposed to handle such encoders. First, it identifies all input variables that can be uniquely determined, and takes them as flow control variables. Second, it infers a predicate over these flow control variables that enables all other input variables to be uniquely determined. Third, it characterizes the decoder's Boolean function with Craig interpolant.
   Experimental results on several complex encoders indicate that this algorithm can always correctly identify the flow control variables, infer the predicates and generate the decoder's Boolean functions.
C1 [Qin, Ying; Shen, Shengyu; Wu, Qingbo; Dai, Huadong; Jia, Yan] Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China.
C3 National University of Defense Technology - China
RP Qin, Y (corresponding author), Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China.
EM yingqin@nudt.edu.cn
FU National Natural Science Foundation of China [61070132, 61133007]; 863
   Project of China [2013AA014301]; Program for New Century Excellent
   Talents in University [4345135127]
FX This work was funded by projects 61070132 and 61133007 supported by
   National Natural Science Foundation of China, the 863 Project of China
   under contract 2013AA014301, project 4345135127 supported by Program for
   New Century Excellent Talents in University.
CR Abts Dennis, 2011, SYNTHESIS LECT COMPU, V14, P7
   [Anonymous], 1957, J. Symb. Log., DOI DOI 10.2307/2963593
   Berkeley Logic Synthesis and Verification Group, 2008, ABC SYST SEQ SYNTH V
   Chauhan P, 2004, DES AUT CON, P524, DOI 10.1145/996566.996711
   Chockler Hana, 2012, HARDWARE SOFTWARE VE, DOI [10.1007/978-3-642- 39611-3_12, DOI 10.1007/978-3-642-39611-3_12]
   Dijkstra E.W., 1979, LECT NOTES COMPUTER, V69, P54, DOI 10.1007/BFb0014657http://dl.acm.org/citation.cfm?id=647639.733360
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Een N., 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD), P125
   Ganai MK, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P510, DOI 10.1109/ICCAD.2004.1382631
   Glück R, 2005, FUND INFORM, V66, P367
   Grumberg O, 2004, LECT NOTES COMPUT SC, V3312, P275
   IEEE Computer Society Institute of Electrical and Electronics Engineers IEEE-SA Standards Board, 2012, IEEE STAND ETH
   Jiang Jie-Hong R., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P779, DOI 10.1145/1687399.1687544
   Jin H, 2005, DES AUT CON, P750, DOI 10.1109/DAC.2005.193911
   Liu HY, 2012, IEEE T COMPUT AID D, V31, P1319, DOI 10.1109/TCAD.2012.2191288
   Liu HY, 2011, ICCAD-IEEE ACM INT, P389, DOI 10.1109/ICCAD.2011.6105359
   McMillan K. L., 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P250
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   *PCI SIG, 2009, PCI EXPR BAS 2 1 SPE
   Ravi K, 2004, LECT NOTES COMPUT SC, V2988, P31
   Shen SY, 2012, IEEE T COMPUT AID D, V31, P1288, DOI 10.1109/TCAD.2012.2190735
   Shen SY, 2011, IEEE T COMPUT AID D, V30, P1556, DOI 10.1109/TCAD.2011.2159792
   Shen SY, 2010, IEEE T COMPUT AID D, V29, P1191, DOI 10.1109/TCAD.2010.2049152
   Shen SY, 2005, LECT NOTES COMPUT SC, V3385, P298
   ShengYu Shen, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P381, DOI 10.1145/1687399.1687472
   Srivastava S, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P492
   Tu Kuan-Hua, 2013, P IEEE INT C WIR COM, P1
   WIDMER AX, 1983, IBM J RES DEV, V27, P440, DOI 10.1147/rd.275.0440
NR 28
TC 0
Z9 1
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 12
DI 10.1145/2794079
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700011
OA Bronze
DA 2024-07-18
ER

PT J
AU Sun, J
   Talarico, C
   Gupta, P
   Roveda, J
AF Sun, Jin
   Talarico, Claudio
   Gupta, Priyank
   Roveda, Janet
TI A New Uncertainty Budgeting-Based Method for Robust Analog/Mixed-Signal
   Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Robust design; performance yield;
   uncertainty set; budget of uncertainty; process variations
ID CIRCUITS
AB This article proposes a novel methodology for robust analog/mixed-signal IC design by introducing a notion of budget of uncertainty. This method employs a new conic uncertainty model to capture process variability and describes variability-affected circuit design as a set-based robust optimization problem. For a prespecified yield requirement, the proposed method conducts uncertainty budgeting by associating performance yield with the size of uncertainty set for process variations. Hence the uncertainty budgeting problem can be further translated into a tractable robust optimization problem. Compared with the existing robust design flow based on ellipsoid model, this method is able to produce more reliable design solutions by allowing varying size of conic uncertainty set at different design points. In addition, the proposed method addresses the limitation that the size of the ellipsoid model is calculated solely relying on the distribution of process parameters, while neglecting the dependence of circuit performance upon these design parameters. The proposed robust design framework has been verified on various analog/mixed-signal circuits to demonstrate its efficiency against the ellipsoid model. Up to 24% reduction of design cost has been achieved by using the uncertainty budgeting-based method.
C1 [Sun, Jin] Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Jiangsu, Peoples R China.
   [Talarico, Claudio] Gonzaga Univ, Dept Elect & Comp Engn, Spokane, WA 99258 USA.
   [Gupta, Priyank] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Roveda, Janet] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
C3 Nanjing University of Science & Technology; Gonzaga University;
   University of Texas System; University of Texas Austin; University of
   Arizona
RP Sun, J (corresponding author), Nanjing Univ Sci & Technol, Sch Comp Sci & Engn, Nanjing 210094, Jiangsu, Peoples R China.
EM sunj@njust.edu.cn; talarico@gonzaga.edu; priyank@utexas.edu;
   meiling@email.arizona.edu
RI SUN, JIN/GPX-9641-2022
FU National Science Foundation [IIA-0926278, CCF-0915537, CCF-0832282]
FX This work was supported by the National Science Foundation under grant
   nos. IIA-0926278, CCF-0915537, and CCF-0832282.
CR Anis M, 2005, FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, P60, DOI 10.1109/IWSOC.2005.78
   Beck A, 2009, SIAM J IMAGING SCI, V2, P183, DOI 10.1137/080716542
   Bertsimas D, 2004, OPER RES, V52, P35, DOI 10.1287/opre.1030.0065
   Bertsimas D., 2006, TUTORIALS OPERATIONS
   Bertsimas D, 2011, SIAM REV, V53, P464, DOI 10.1137/080734510
   Bishop Christopher M, 2006, PATTERN RECOGN, V128, P1
   Boning D., 2001, Design of High-Performance Microprocessor Circuits, P98
   Boyd S.P., 2004, Convex optimization, DOI [10.1017/CBO9780511804441, DOI 10.1017/CBO9780511804441]
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   Cheng LR, 2014, INTEGRATION, V47, P487, DOI 10.1016/j.vlsi.2013.12.004
   Cheng LR, 2012, IEEE T VLSI SYST, V20, P1383, DOI 10.1109/TVLSI.2011.2157843
   Efron B, 2004, ANN STAT, V32, P407, DOI 10.1214/009053604000000067
   Figueiredo MAT, 2007, IEEE J-STSP, V1, P586, DOI 10.1109/JSTSP.2007.910281
   Gong F, 2013, IEEE T COMPUT AID D, V32, P24, DOI 10.1109/TCAD.2012.2217961
   Hao Yu, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P211, DOI 10.1109/ASPDAC.2010.5419894
   Hargreaves Brendan, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P524
   Hastie T., 2009, ELEMENTS STAT LEARNI
   Li X, 2005, IEEE IC CAD, P721, DOI 10.1109/ICCAD.2005.1560160
   Li X, 2010, IEEE T COMPUT AID D, V29, P1661, DOI 10.1109/TCAD.2010.2061292
   Lobo MS, 1998, LINEAR ALGEBRA APPL, V284, P193, DOI 10.1016/S0024-3795(98)10032-0
   McConaghy T, 2009, IEEE T COMPUT AID D, V28, P1162, DOI 10.1109/TCAD.2009.2021034
   Mohammadi HG, 2014, IEEE INT SYMP NANO, P163, DOI 10.1109/NANOARCH.2014.6880479
   NATARAJAN BK, 1995, SIAM J COMPUT, V24, P227, DOI 10.1137/S0097539792240406
   Orshansky M, 2008, INTEGR CIRCUIT SYST, P1
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   Roy S, 2005, SCIENCE, V309, P388, DOI 10.1126/science.1111104
   Seber G A., 2009, Multivariate observations, DOI DOI 10.1002/9780470316641
   Singh J., 2011, IEEE T COMPUT AID D, V53, P464
   Singh J, 2008, IEEE T COMPUT AID D, V27, P160, DOI 10.1109/TCAD.2007.907241
   Sobe U, 2009, IEEE T SEMICONDUCT M, V22, P217, DOI 10.1109/TSM.2008.2011628
   Stein M. L., 1999, INTERPOLATION SPATIA
   Tian MW, 2000, IEEE T CIRCUITS-I, V47, P1138, DOI 10.1109/81.873869
   Tibshirani R, 1996, J ROY STAT SOC B, V58, P267, DOI 10.1111/j.2517-6161.1996.tb02080.x
   Xiong J., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P2, DOI 10.1145/1123008.1123011
   Xu Y, 2009, IEEE T COMPUT AID D, V28, P623, DOI 10.1109/TCAD.2009.2013996
   Yang AY, 2013, IEEE T IMAGE PROCESS, V22, P3234, DOI 10.1109/TIP.2013.2262292
   Zhang WY, 2013, IEEE T COMPUT AID D, V32, P1072, DOI 10.1109/TCAD.2013.2245942
NR 37
TC 0
Z9 0
U1 6
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 16
DI 10.1145/2778959
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700015
DA 2024-07-18
ER

PT J
AU Heyse, K
   Al Farisi, B
   Bruneel, K
   Stroobandt, D
AF Heyse, Karel
   Al Farisi, Brahim
   Bruneel, Karel
   Stroobandt, Dirk
TI TCONMAP: Technology Mapping for Parameterised FPGA Configurations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; FPGA; runtime reconfiguration; dynamic circuit
   specialisation; technology mapping
AB Parameterised configurations are FPGA configuration bitstreams in which the bits are defined as functions of user-defined parameters. From a parameterised configuration, it is possible to quickly and efficiently derive specialised, regular configuration bitstreams by evaluating these functions. The specialised bitstreams have different properties and functionality depending on the chosen values of the parameters. The most important application of parameterised configurations is the generation of specialised configuration bitstreams for Dynamic Circuit Specialisation, a technique for optimising circuits at runtime using partial reconfiguration of the FPGA.
   Generating and using parameterised configurations requires a new FPGA tool flow. In this article, we present a new technology mapping algorithm for parameterised designs, called TCONMAP, that can be used to produce parameterised configurations in which both the configuration of the logic blocks and routing is a function of the parameters. In our experiments, we demonstrate that in using TCONMAP, the depth and area of the mapped circuit is close to the minimal depth and area attainable. Both Dynamic Circuit Specialisation and fine-grained modular reconfiguration are extracted by TCONMAP from the HDL description of the design requiring only simple parameter annotations.
C1 [Heyse, Karel; Al Farisi, Brahim; Bruneel, Karel; Stroobandt, Dirk] Univ Ghent, ELIS Dept, B-9000 Ghent, Belgium.
C3 Ghent University
RP Heyse, K (corresponding author), Univ Ghent, ELIS Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM karel.heyse@ugent.be
FU Ph.D. grant of the Flemish Fund for Scientific Research (FWO -
   Vlaanderen); Ph.D. grant of the Agency for Innovation through Science
   and Technology in Flanders (IWT); European Commission [287804]
FX K. Heyse is supported by a Ph.D. grant of the Flemish Fund for
   Scientific Research (FWO - Vlaanderen). B. Al Farisi is supported by a
   Ph.D. grant of the Agency for Innovation through Science and Technology
   in Flanders (IWT). This work was partly supported by the European
   Commission in the context of the FP7 FASTER project (#287804).
CR Abouelella F, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491479
   Altera, 2013, DES PLANN PART REC
   [Anonymous], 2007, ABC SYST SEQ SYNTH V
   [Anonymous], 2013, P 23 INT C FIELD PRO
   Barthe L., 2011, 2011 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, P310, DOI 10.1109/IPDPS.2011.154
   Beckhoff C, 2012, ANN IEEE SYM FIELD P, P37, DOI 10.1109/FCCM.2012.17
   BRON C, 1973, COMMUN ACM, V16, P575, DOI 10.1145/362342.362367
   Bruneel K, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003703
   Buddy, 2014, BIN DEC DIAGR LIB
   Chatterjee S, 2006, IEEE T COMPUT AID D, V25, P2894, DOI 10.1109/TCAD.2006.882484
   Chen DM, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P752, DOI 10.1109/ICCAD.2004.1382677
   Cong J., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P29, DOI 10.1145/296399.296425
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   Davidson Tom, 2011, INT J RECONFIG COMPU, V2012
   Ghent University, 2012, THE TLUT TOOL FLOW
   Heyse K., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P315, DOI 10.1109/FPL.2012.6339224
   Heyse Karel, 2013, VIRTUAL COARSE GRAIN
   JavaBDD, 2013, JAV BIN DEC DIAGR LI
   Koch Dirk, 2013, P 23 INT C FIELD PRO
   Lavin C., 2011, 2011 International Conference on Field Programmable Logic and Applications, P349, DOI 10.1109/FPL.2011.69
   Manohararajah V, 2006, IEEE T COMPUT AID D, V25, P2331, DOI 10.1109/TCAD.2006.882119
   Meinel C., 1998, ALGORITHMS DATA STRU
   Mishchenko A., 2005, "Technology mapping with boolean matching, supergates and choices"
   Mishchenko A, 2007, IEEE IC CAD, P354, DOI 10.1109/ICCAD.2007.4397290
   SONI RK, 2013, P IEEE 21 ANN INT S, P105, DOI DOI 10.1109/FCCM.2013.45
   Steiner N, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P41
   Vansteenkiste E, 2014, IEEE T COMPUT AID D, V33, P370, DOI 10.1109/TCAD.2013.2291659
   Wirthlin MichaelJ., 1997, FPGA 97, P86
   Xilinx, 2010, PART REC US GUID
NR 29
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 48
DI 10.1145/2751558
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900002
DA 2024-07-18
ER

PT J
AU Zhang, JL
   Lin, YP
   Qu, G
AF Zhang, Jiliang
   Lin, Yaping
   Qu, Gang
TI Reconfigurable Binding against FPGA Replay Attacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Security; Performance; Replay attacks, binding,
   field-programmable gate array (FPGA); intellectual property (IP)
   protection; physical unclonable functions (PUFs)
ID PUFS; AUTHENTICATION
AB The FPGA replay attack, where an attacker downgrades an FPGA-based system to the previous version with known vulnerabilities, has become a serious security and privacy concern for FPGA design. Current FPGA intellectual property (IP) protection mechanisms target the protection of FPGA configuration bitstreams by watermarking or encryption or binding. However, these mechanisms fail to prevent replay attacks. In this article, based on a recently reported PUF-FSM binding method that protects the usage of configuration bitstreams, we propose to reconfigure both the physical unclonable functions (PUFs) and the locking scheme of the finite state machine (FSM) in order to defeat the replay attack. We analyze the proposed scheme and demonstrate how replay attack would fail in attacking systems protected by the reconfigurable binding method. We implement two ways to build reconfigurable PUFs and propose two practical methods to reconfigure the locking scheme. Experimental results show that the two reconfigurable PUFs can generate significantly distinct responses with average reconfigurability of more than 40%. The reconfigurable locking schemes only incur a timing overhead less than 1%.
C1 [Zhang, Jiliang; Lin, Yaping] Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
   [Qu, Gang] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 Hunan University; University System of Maryland; University of Maryland
   College Park
RP Zhang, JL (corresponding author), Hunan Univ, Coll Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China.
EM hnu.zjl@gmail.com
RI Zhang, Jiliang/W-3825-2018
OI Qu, Gang/0000-0001-6759-8949
FU China Scholarship Council (CSC) [201306130042]; National Natural Science
   Foundation of China [61173038, 61228204]
FX This work is supported in part by the scholarship from China Scholarship
   Council (CSC) under grant no. 201306130042, National Natural Science
   Foundation of China under grant no. 61173038 and 61228204.
CR Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   [Anonymous], P DES AUT C DAC SAN
   [Anonymous], 2003, INTELLECTUAL PROPERT
   Drimer S., 2009, THESIS U CAMBRIDGE
   Dyka Z, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P13
   Eichhorn P., 2011, P 6 ACM WORKSH SCAL, P59
   Ganta Dinesh, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P461, DOI 10.1109/ISQED.2014.6783360
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Helfmeier C, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2013.6581556
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Katzenbeisser S, 2011, J CRYPTOGR ENG, V1, P177, DOI 10.1007/s13389-011-0016-9
   Kean T., 2002, FPGA 2002. Tenth ACM International Symposium on Field-Programmable Gate Arrays, P113, DOI 10.1145/503048.503065
   Kirkpatrick M.S., 2011, P 6 ACM S INFORM COM, P155
   Koushanfar F, 2012, IEEE T INF FOREN SEC, V7, P51, DOI 10.1109/TIFS.2011.2163307
   Lao Yingjie., 2011, International Conference on Electro/Information Technology (EIT), P1, DOI DOI 10.1109/EIT.2011.5978614
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Maas Martin, 2013, P 2013 ACM SIGSAC C, P311, DOI DOI 10.1145/2508859
   Maes R, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P148, DOI 10.1109/HST.2014.6855586
   Maes R, 2012, LECT NOTES COMPUT SC, V7428, P302, DOI 10.1007/978-3-642-33027-8_18
   Maes R, 2012, IEEE T INF FOREN SEC, V7, P98, DOI 10.1109/TIFS.2011.2169667
   Maiti A., 2011, 2011 International Conference on Field Programmable Logic and Applications, P151, DOI 10.1109/FPL.2011.35
   Maiti A, 2009, I C FIELD PROG LOGIC, P703, DOI 10.1109/FPL.2009.5272361
   Majzoobi M, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1502781.1502786
   Merli D, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P19, DOI 10.1109/HST.2013.6581559
   Newell R., 2014, P IEEE INT S HARDW O
   Paral Z., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P128, DOI 10.1109/HST.2011.5955010
   Pruteanu C., 2008, P 9 INT C DEV APPL S, P165
   Pruteanu C., 2000, KISS VERILOG FSM CON
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Ses Lab, 2014, RES PHYS UNCL FUNCT
   Simpson E, 2006, LECT NOTES COMPUT SC, V4249, P311
   Srinivasan P., 2013, Patent, Patent No. 8601247
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Tauhidur Rahman Md., 2014, Proceedings of the conference on Design, Automation Test in Europe, P1, DOI DOI 10.7873/DATE.2014.082
   Trimberger S, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P83
   Yin CE, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P36, DOI 10.1109/HST.2009.5225055
   Zhang J., 2015, IEEE SENSOR
   Zhang JL, 2014, J COMPUT SCI TECH-CH, V29, P664, DOI 10.1007/s11390-014-1458-1
   Zhang JL, 2013, WATER AIR SOIL POLL, V224, DOI 10.1007/s11270-013-1555-8
   Zhang JL, 2013, INT C COMP AID DES C, P107, DOI 10.1109/CADGraphics.2013.22
   Zhang JL, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P147, DOI 10.1109/FPT.2014.7082768
   Zhang JL, 2012, IEICE ELECTRON EXPR, V9, P1735, DOI 10.1587/elex.9.1735
   Zhang JL, 2012, RADIOENGINEERING, V21, P764
NR 43
TC 14
Z9 14
U1 0
U2 24
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 33
DI 10.1145/2699833
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900017
DA 2024-07-18
ER

PT J
AU Chang, DW
   Chen, HH
   Yang, DJ
   Chang, HP
AF Chang, Da-Wei
   Chen, Hsin-Hung
   Yang, Dau-Jieu
   Chang, Hsung-Pin
TI BLAS: Block-Level Adaptive Striping for Solid-State Drives
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; SSD; NAND flash memory; data placement;
   write buffer
ID EXPLOITING INTERNAL PARALLELISM; FLASH TRANSLATION LAYER
AB Increasing the degree of parallelism and reducing the overhead of garbage collection (GC overhead) are the two keys to enhancing the performance of solid-state drives (SSDs). SSDs employmultichannel architectures, and a data placement scheme in an SSD determines how the data are striped to the channels. Without considering the data access pattern, existing fixed and device-level data placement schemes may have either high GC overhead or poor I/ O parallelism, resulting in degraded performance. In this article, an adaptive block-level data placement scheme called BLAS is proposed to maximize the I/ O parallelism while simultaneously minimizing the GC overhead. In contrast to existing device-level schemes, BLAS allows different data placement policies for blocks with different access patterns. Pages in read-intensive blocks are scattered over various channels to maximize the degree of read parallelism, while pages in each of the remaining blocks are attempted to be gathered in the same physical block to minimize the GC overhead. Moreover, BLAS allows the placement policy for a logical block to be changed dynamically according to the access pattern changes of that block. Finally, a parallelism-aware write buffer management approach is adopted in BLAS to maximize the degree of write parallelism. Performance results show that BLAS yields a significant improvement in the SSD response time when compared to existing device-level schemes. In particular, BLAS outperforms device-level page striping and device-level block striping by factors of up to 8.75 and 7.41, respectively. Moreover, BLAS achieves low GC overhead and is effective in adapting to workload changes.
C1 [Chang, Da-Wei; Chen, Hsin-Hung; Yang, Dau-Jieu] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 70101, Taiwan.
   [Chang, Hsung-Pin] Natl Chung Hsing Univ, Dept Comp Sci & Engn, Taichung 40227, Taiwan.
C3 National Cheng Kung University; National Chung Hsing University
RP Chang, DW (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 70101, Taiwan.
EM davidchang@csie.ncku.edu.tw; hpchang@cs.nchu.edu.tw
OI Chang, Hsung-Pin/0000-0002-2680-8556
FU National Science Council of Taiwan, Republic of China [NSC
   101-2221-E-006-150-MY3, NSC 101-2221-E-006-098-MY3, NSC
   101-2221-E-005-021-MY2]
FX This work is supported by the National Science Council of Taiwan,
   Republic of China, under grant NSC 101-2221-E-006-150-MY3, grant NSC
   101-2221-E-006-098-MY3, and grant NSC 101-2221-E-005-021-MY2.
CR [Anonymous], 2008, SAMSUNG UNVEILS 2GB
   [Anonymous], 2011, P ACM S APPL COMP SA
   [Anonymous], SQLIOSIM
   [Anonymous], SSD EXT DISKSIM SIM
   [Anonymous], OP NAND FLASH INT
   [Anonymous], OLTP I O TRACES
   [Anonymous], 2011, ACM 11 P INT C SUPER
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Chang LP, 2009, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1640457.1640463
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chanik Park, 2006, 21st Non-Volatile Semiconductor Memory Workshop. (IEEE Cat. No. 06EX1246), P17, DOI 10.1109/.2006.1629477
   Chen F, 2011, INT S HIGH PERF COMP, P266, DOI 10.1109/HPCA.2011.5749735
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Chiao ML, 2011, IEEE T COMPUT, V60, P753, DOI 10.1109/TC.2011.67
   Chung-Tai ChangCheng, 2012, 2012 IEEE 18th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2012), P388, DOI 10.1109/RTCSA.2012.66
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Jung D, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721706
   Kang JU, 2007, J SYST ARCHITECT, V53, P644, DOI 10.1016/j.sysarc.2007.01.010
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   Kim H., 2008, P 6 USENIX C FILE ST
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Park H, 2010, J SYST ARCHITECT, V56, P208, DOI 10.1016/j.sysarc.2010.03.006
   Park SY, 2010, IEEE COMPUT ARCHIT L, V9, P9, DOI 10.1109/L-CA.2010.3
   Park SH, 2012, IEEE T COMPUT, V61, P134, DOI 10.1109/TC.2010.212
   Ryu J, 2011, ELECTRON LETT, V47, P313, DOI 10.1049/el.2011.0042
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
   Shin JY, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P338, DOI 10.1145/1542275.1542324
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Tiwari Devesh., 2013, FAST, P119
   Wang JH, 2011, IEEE EMBED SYST LETT, V3, P109, DOI 10.1109/LES.2011.2168941
   Wu CH, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159546
   Wu CH, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721697
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   Wu GL, 2010, PROCEEDINGS OF THE FIRST SINO-USA FORUM ON ENGLISH, THE WEB AND EDUCATION 2009, P1
NR 34
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 21
DI 10.1145/2555616
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400012
DA 2024-07-18
ER

PT J
AU Chang, YJ
   Lu, HY
AF Chang, Yen-Jen
   Lu, Hsiang-Yu
TI Improving the Performance of Port Range Check for Network Packet
   Filtering
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; High-performance; packet filter; packet
   classification; port range check
ID CLASSIFICATION; TCAM; SCHEME
AB This article introduces a high-performance packet filter design in which we propose the partial parallel range check (PPRC) technique for speeding up port range check. Unlike the conventional serial design that uses cascading cells to perform the serial check, PPRC divides the single path into several segments. All PPRC segments perform the range compare simultaneously, that is, parallel check, and then the results of each segment are serialized to generate the final check result. Besides theoretical analyses, we also use UMC 90nm CMOS process to implement the PPRC design and verify its effect on the check performance. Compared to state-of-the-art range check techniques, the results show that the PPRC design with the best configuration can improve check performance by 28%, at least. In addition, the PPRC design is more stable and energy efficient than related designs, even though it requires more transistors to implement the peripheral circuitry. The range of energy improvement achieved by the PPRC design is about 35%-70%.
C1 [Chang, Yen-Jen; Lu, Hsiang-Yu] Natl Chung Hsing Univ, Dept Comp Sci & Engn, Taichung, Taiwan.
C3 National Chung Hsing University
RP Chang, YJ (corresponding author), Natl Chung Hsing Univ, Dept Comp Sci & Engn, Taichung, Taiwan.
EM ychang@cs.nchu.edu.tw
RI Chang, Yen-Jen/AAE-9101-2020
FU National Science Council, Taiwan [NSC 101-2221-E-005-068]
FX This work is supported by the National Science Council, Taiwan, under
   grant NSC 101-2221-E-005-068.
CR Bremlerr-Barr A, 2012, IEEE T COMPUT, V61, P18, DOI 10.1109/TC.2010.267
   Chang YK, 2011, IEEE INFOCOM SER, P196, DOI 10.1109/INFCOM.2011.5935001
   Che H, 2008, IEEE T COMPUT, V57, P902, DOI 10.1109/TC.2007.70838
   Choi S, 2005, IEEE J SOLID-ST CIRC, V40, P254, DOI 10.1109/JSSC.2004.837979
   Deng X, 2008, 2008 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND INFORMATION TECHNOLOGY, PROCEEDINGS, P22, DOI 10.1109/MMIT.2008.18
   Gamache B, 2003, IEEE IC COMP COM NET, P434, DOI 10.1109/ICCCN.2003.1284205
   Gupta P, 2001, IEEE NETWORK, V15, P24, DOI 10.1109/65.912717
   HWANG H., 2008, P INT C HIGH PERF SW, P116
   KIM Y.-D., 2006, P ISSCC FEB, P168
   Kim YD, 2009, IEEE T CIRCUITS-I, V56, P1221, DOI 10.1109/TCSI.2008.2008512
   Lakshminarayanan K, 2005, ACM SIGCOMM COMP COM, V35, P193, DOI 10.1145/1090191.1080115
   Li HY, 2006, IEEE J SOLID-ST CIRC, V41, P1108, DOI 10.1109/JSSC.2006.872719
   Pagiamtzis K, 2006, IEEE J SOLID-ST CIRC, V41, P712, DOI 10.1109/JSSC.2005.864128
   PEREIRA J. P., 2006, U.S. patent, Patent No. 7035968
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   SHARMA M, 2004, U.S. patent, Patent No. 6766317
   Spitznagel E, 2003, 11TH IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, PROCEEDINGS, P120, DOI 10.1109/ICNP.2003.1249762
   Tang YY, 2001, GLOB TELECOMM CONF, P45, DOI 10.1109/GLOCOM.2001.965077
   Yu F, 2006, IEEE J SEL AREA COMM, V24, P1805, DOI 10.1109/JSAC.2006.877134
   Zhang JW, 2009, IEEE T CIRCUITS-II, V56, P729, DOI 10.1109/TCSII.2009.2027946
   Zheng K, 2005, IEEE INFOCOM SER, P293
NR 21
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 3
DI 10.1145/2523069
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400003
DA 2024-07-18
ER

PT J
AU Abousamra, A
   Jones, AK
   Melhem, R
AF Abousamra, Ahmed
   Jones, Alex K.
   Melhem, Rami
TI <i>Ordering</i> Circuit Establishment in Multiplane NoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance
ID DESIGN SPACE; CHIP; NETWORK; POWER
AB Segregating networks-on-chips (NoCs) into data and control planes yields several opportunities for improving power and performance in chip-multiprocessor systems (CMPs). This article describes a hybrid packet/circuit switched multiplane network optimized to reduce latency in order to improve system performance and/or reduce system energy. Unlike traditional circuit preallocation techniques which require timestamps to reserve circuit resources, this article proposes an order-based preallocation scheme. By enforcing the order in which resources are scheduled and utilized rather than a fixed time, the NoC can take advantage of messages that arrive early while naturally tolerating message delays due to contention. Ordered circuit establishment is presented using two techniques. First, Deja Vu switching preestablishes circuits for data messages once a cache hit is detected and prior to the requested data becoming available. Second, using Red Carpet Routing, circuits are proactively reserved for a return data message as a request message traverses the NoC. The reduced communication latency over configured circuits enable system performance improvement or saving NoC energy by reducing voltage and frequency without sacrificing performance. In simulations of 16 and 64 core CMPs, Deja Vu switching enabled average NoC energy savings of 43% and 53% respectively. On the other hand, simulations of communication sensitive benchmarks using Red Carpet Routing show speedup in execution time of up to 16%, with an average of 10% over a purely packet switched NoC and an average of 8% over preconfiguring circuits using Deja Vu switching.
C1 [Abousamra, Ahmed; Melhem, Rami] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
   [Jones, Alex K.] Univ Pittsburgh, Elect & Comp Engn Dept, Pittsburgh, PA 15260 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh
RP Abousamra, A (corresponding author), Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
EM abousamra@cs.pitt.ed
OI Abousamra, Ahmed/0000-0003-1768-9425; Jones, Alex/0000-0001-7498-0206
FU NSF [CCF-1064976]
FX This work is supported, in part, by NSF award CCF-1064976.
CR Abousamra A, 2012, IEEE T PARALL DISTR, V23, P1038, DOI 10.1109/TPDS.2011.238
   Abousamra A, 2009, 2009 17TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2009), P13, DOI 10.1109/HOTI.2009.15
   [Anonymous], 2005, SPEC BENCHM
   [Anonymous], 2008, P 17 INT C PAR ARCH
   Cheng LQ, 2006, CONF PROC INT SYMP C, P339, DOI 10.1145/1150019.1136515
   Conway P, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.31
   Duato J., 1996, Proceedings of the 1996 International Conference on Parallel Processing. Vol.1 Architecture, P61, DOI 10.1109/ICPP.1996.537144
   Flores A, 2010, IEEE T COMPUT, V59, P16, DOI 10.1109/TC.2009.129
   Goossens K, 2010, DES AUT CON, P306, DOI 10.1145/1837274.1837353
   Hansson A, 2009, DES AUT TEST EUROPE, P250
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   JERGER N. D. E., 2008, COMPUT ARCHIT LETT, V6, P193
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kumar A, 2008, INT SYMP MICROARCH, P342, DOI 10.1109/MICRO.2008.4771803
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Lee SE, 2009, INTEGRATION, V42, P479, DOI 10.1016/j.vlsi.2009.01.002
   Li Y, 2012, IEEE T PARALL DISTR, V23, P2058, DOI 10.1109/TPDS.2011.279
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Minseon Ahn, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P399, DOI 10.1109/MICRO.2010.10
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   MURALIMANOHAR N., 2007, P 40 ANN IEEE ACM IN, P3, DOI DOI 10.1109/MICR0.2007.30
   Owens JD, 2007, IEEE MICRO, V27, P96, DOI 10.1109/MM.2007.4378787
   PARK D., 2007, P 15 ANN IEEE S HIGH, P15, DOI DOI 10.1109/H0TI.2007.13
   Peh L.-S., 2000, P INT S HIGH PERFORM, P73, DOI [10.1109/HPCA.2000.824340, DOI 10.1109/HPCA.2000.824340]
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Sawant S., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P74, DOI 10.1109/ISSCC.2011.5746225
   Schoeberl M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P152, DOI 10.1109/NOCS.2012.25
   Shang L, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P91, DOI 10.1109/HPCA.2003.1183527
   Soteriou V, 2007, IEEE T PARALL DISTR, V18, P393, DOI 10.1109/TPDS.2007.43
   VOLPE J., 2011, TILERAS NEW 100 CORE
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Zheng Li, 2008, IEEE Computer Architecture Letters, V7, P53, DOI 10.1109/L-CA.2008.9
NR 34
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 49
DI 10.1145/2500752
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100005
DA 2024-07-18
ER

PT J
AU Srivastav, M
   Henry, MB
   Nazhandali, L
AF Srivastav, Meeta
   Henry, M. B.
   Nazhandali, Leyla
TI Design of Energy-Efficient, Adaptable Throughput Systems at
   Near/Sub-Threshold Voltage
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Experimentation; Process variation; low-power;
   voltage scaling; active unit scaling; multi-core; DVFS; 45 nm;
   energy-efficient
ID CIRCUITS; IMPACT
AB Voltage scaling has been a prevalent method of saving energy for energy-constrained applications. However, current technology trends which shrink transistors sizes exacerbate process variation effects in voltage-scaled systems. Large variations in transistor parameters result in high variation in performance and power across the chip. These effects, if ignored at the design, stage, will result in unpredictable behavior when deployed in the field. In this article, we leverage the benefits of voltage scaling methodology for obtaining energy efficiency and compensate for the loss in throughput by exploiting parallelism present in the various DSP designs. We show that such a hybrid method consumes 8%-77% less power, compared to simple dynamic voltage scaling over different throughputs. We study this system architecture in two different workload environments: static and dynamic. We show that to achieve the highest level of energy efficiency, the number of cores and the operating voltages vary widely between a BASE design versus a process variation-aware (PVA) design. We further demonstrate that the PVA design enjoys an average of 26.9% and 51.1% reduction in energy consumption for the static and dynamic designs, respectively. Since different cores will have a wide range of speeds at operating voltages close to near/sub-thresholds due to process variation, we gather characteristic behavior of each core. With knowledge of the core speeds, we can further increase the energy efficiency. Furthermore, in this article, we show that of this methodology will be 49.3% more energy efficient, compared to that building the system with no knowledge about the characteristics of each core.
C1 [Srivastav, Meeta; Henry, M. B.; Nazhandali, Leyla] Virginia Polytech Inst & State Univ, Blacksburg, VA 24061 USA.
C3 Virginia Polytechnic Institute & State University
RP Srivastav, M (corresponding author), 302,Whittemore 0111, Blacksburg, VA 24061 USA.
EM meeta@vt.edu
FU National Science Foundation [CCF-0747262]
FX This work is supported by the National Science Foundation, under grant
   CCF-0747262.
CR Borkar S, 2003, DES AUT CON, P338
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Bowman KA, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P50, DOI 10.1145/1283780.1283792
   Calhoun BH, 2010, P IEEE, V98, P267, DOI 10.1109/JPROC.2009.2037211
   Calhoun BH, 2006, IEEE J SOLID-ST CIRC, V41, P238, DOI 10.1109/JSSC.2005.859886
   Calhoun BH, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1145/1013235.1013265
   Dighe Saurabh, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P174, DOI 10.1109/ISSCC.2010.5433997
   Gupta Meeta S., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P435, DOI 10.1145/1669112.1669168
   Henry Michael B., 2011, Transactions on High-Performance Embedded Architectures and Compilers IV, P175, DOI 10.1007/978-3-642-24568-8_9
   HENRY MB, 2009, P 4 INT C HIGH PERF, V5409, P278
   Henry MB, 2010, DES AUT TEST EUROPE, P130
   Herbert S, 2012, IEEE T VLSI SYST, V20, P1392, DOI 10.1109/TVLSI.2011.2160001
   Hernández C, 2010, DES AUT TEST EUROPE, P685
   Humenay E., 2007, PROC DESIGN AUTOMATI, P1
   Meyer BH, 2005, IEEE T COMPUT, V54, P684, DOI 10.1109/TC.2005.103
   Nazhandali L, 2005, CONF PROC INT SYMP C, P197, DOI 10.1109/ISCA.2005.26
   RANGAN KK, 2011, P IEEE 17 INT S HIGH, P3
   Sartori J, 2010, INT SYM QUAL ELECT, P307, DOI 10.1109/ISQED.2010.5450442
   Seok M, 2011, DES AUT CON, P990
   Srivastav M, 2012, INT SYM QUAL ELECT, P609, DOI 10.1109/ISQED.2012.6187556
   Wang A, 2005, IEEE J SOLID-ST CIRC, V40, P310, DOI 10.1109/JSSC.2004.837945
   Wang Alice, 2006, SERIES INTEGRATED CI
   Wonyoung Kim, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P268, DOI 10.1109/ISSCC.2011.5746313
   Zhai B, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P20, DOI 10.1109/LPE.2005.195479
NR 24
TC 4
Z9 5
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 3
DI 10.1145/2390191.2390194
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500003
DA 2024-07-18
ER

PT J
AU Xiang, D
   Chen, Z
   Wang, LT
AF Xiang, Dong
   Chen, Zhen
   Wang, Laung-Terng
TI Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses
   for Launch-on-Capture Delay Testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Algorithms; At-speed testing; LOC delay testing;
   test data compression; test response compaction
ID POWER REDUCTION; FAULT COVERAGE; DATA VOLUME; X-COMPACT; TEST COST; DFT
AB Test data compression is a much more difficult problem for launch-on-capture (LOC) delay testing, because test data for LOC delay testing is much more than that of stuck-at fault testing, and LOC delay fault test generation in the two-frame circuit model can specify many more inputs. A new scan architecture is proposed to compress test stimulus data, compact test responses, and reduce test application time for LOC delay fault testing. The new scan architecture merges a number of scan flip-flops into the same group, where all scan flip-flops in the same group are assigned the same values for all test pairs. Sufficient conditions are presented for including any pair of scan flip-flops into the same group for LOC transition, non-robust path delay, and robust path delay fault testing. Test data for LOC delay testing based on the new scan architecture can be compressed significantly. Test application time can also be reduced greatly. Sufficient conditions are presented to construct a test response compactor for LOC transition, non-robust, and robust path delay fault testing. Folded scan forest and test response compactor are constructed for further test data compression. Sufficient experimental results are presented to show the effectiveness of the method.
C1 [Xiang, Dong] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
   [Chen, Zhen] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
   [Wang, Laung-Terng] SynTest Technol Inc, Sunnyvale, CA 94086 USA.
C3 Tsinghua University; Tsinghua University
RP Xiang, D (corresponding author), Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
EM dxiang@tsinghua.edu.cn; wang@syntest.com
FU National Science Foundation of China [60425203, 60910003, 61170063];
   National 863 program [2009AA01Z129]
FX This work is supported in part by the National Science Foundation of
   China under grants 60425203, 60910003, and 61170063, and the National
   863 program under grant 2009AA01Z129.
CR Al-Yamani A, 2007, IEEE T COMPUT AID D, V26, P907, DOI 10.1109/TCAD.2006.884582
   Bayraktaroglu I, 2003, IEEE T COMPUT, V52, P1480, DOI 10.1109/TC.2003.1244945
   Chen Z, 2010, ICCAD-IEEE ACM INT, P149, DOI 10.1109/ICCAD.2010.5654124
   Chen Z, 2010, IEEE T COMPUT AID D, V29, P966, DOI 10.1109/TCAD.2010.2048359
   CHENG KT, 1993, IEEE T COMPUT AID D, V12, P1217, DOI 10.1109/43.238614
   Datta R, 2004, INT TEST CONF P, P1118
   Dervisoglu B. I., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P365, DOI 10.1109/TEST.1991.519696
   Krstic A., 1998, DELAY FAULT TESTING
   Lin XJ, 2003, IEEE DES TEST COMPUT, V20, P17, DOI 10.1109/MDT.2003.1232252
   Mitra S, 2004, IEEE T COMPUT AID D, V23, P421, DOI 10.1109/TCAD.2004.823341
   Mitra S, 2002, INT TEST CONF P, P311, DOI 10.1109/TEST.2002.1041774
   Paul S, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1698759.1698769
   Polian I, 2007, J ELECTRON TEST, V23, P445, DOI 10.1007/s10836-007-5013-7
   Pomeranz I., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P177, DOI 10.1109/DAC.1992.227840
   Rajski J, 2004, IEEE T COMPUT AID D, V23, P776, DOI 10.1109/TCAD.2004.826558
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   SHAH M. A., 2001, P IEEE INT S VLSI EM
   Smith G. L., 1985, International Test Conference 1985 Proceedings. The Future of Test (Cat. No.85CH2230-1), P342
   Tayade R, 2008, PROC EUR TEST SYMP, P119, DOI 10.1109/ETS.2008.28
   VARMA P, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P164, DOI 10.1109/TEST.1994.527947
   Wang LT, 2008, MORG KAUF SER SYST, P1
   Wang SJ, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391972
   WANG Z., 2008, IEEE T VLSI SYST, V16, P58
   Wu MF, 2009, IEEE T COMPUT AID D, V28, P1767, DOI 10.1109/TCAD.2009.2030440
   XIANG D., 2007, P AS TEST S
   XIANG D, 2009, P INT WORKSH REG TRA, P67
   Xiang D, 2007, IEEE T COMPUT, V56, P557, DOI 10.1109/tc.2007.1002
   Xiang D, 2009, IEEE VLSI TEST SYMP, P251, DOI 10.1109/VTS.2009.14
   Xiang D, 2009, IEEE T COMPUT AID D, V28, P1101, DOI 10.1109/TCAD.2009.2018775
   Xiao L, 2005, ACM T DES AUTOMAT EL, V10, P258, DOI 10.1145/1059876.1059880
   Xu GF, 2007, I CONF VLSI DESIGN, P763, DOI 10.1109/VLSID.2007.61
   Zhen Chen, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P141, DOI 10.1109/VTS.2010.5469590
NR 33
TC 25
Z9 26
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2012
VL 17
IS 2
AR 18
DI 10.1145/2159542.2159550
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 929ZH
UT WOS:000303104000008
DA 2024-07-18
ER

PT J
AU Verbeek, F
   Schmaltz, J
AF Verbeek, Freek
   Schmaltz, Julien
TI Easy Formal Specification and Validation of Unbounded Networks-on-Chips
   Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Theory; Formal methods; interactive theorem proving; NoCs;
   deadlock; evacuation; starvation
ID SUFFICIENT CONDITION
AB This article presents a formal specification and validation environment to prove safety and liveness properties of parametric - unbounded - NoCs architectures described at a high-level of abstraction. The environment improves the GeNoC approach with two new theorems, proving evacuation and starvation freedom. The application of the validation methodology is illustrated on a HERMES NoC with adaptive west-first routing and wormhole switching. This case study illustrates the strong compositional aspect of the GeNoC environment. The complete specification of this HERMES instance, together with the proof that the specification is deadlock-free, starvation free, and all messages eventually leave the network at their correct destination, could be achieved in about a week. Approximately 86% of this proof is automatically derived from the GeNoC model.
C1 [Verbeek, Freek] Radboud Univ Nijmegen, Nijmegen, Netherlands.
   [Schmaltz, Julien] Open Univ Netherlands, Heerlen, Netherlands.
C3 Radboud University Nijmegen; Open University Netherlands
RP Verbeek, F (corresponding author), Radboud Univ Nijmegen, Nijmegen, Netherlands.
EM f.verbeek@cs.rul.nl
FU NWO/EW [612.064.811]; Intel Corporation
FX This research is supported by NWO/EW project Formal Validation of
   Deadlock Avoidance Mechanisms (FVDAM) under grant 612.064.811. This
   research was also supported by a gift from Intel Corporation.
CR Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Borrione D, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P127
   Borrione D, 2009, EURASIP J EMBED SYST, DOI 10.1155/2009/548324
   Borrione D, 2008, SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P176
   Chatterjee S, 2010, INT HIGH LEVEL DESIG, P42, DOI 10.1109/HLDVT.2010.5496662
   Chatterjee S, 2010, LECT NOTES COMPUT SC, V6174, P321, DOI 10.1007/978-3-642-14295-6_29
   Cormen T.H., 1990, Introduction to Algorithms
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DALLY WJ, 1987, IEEE T COMPUTERS, V36
   DUATO J, 1995, IEEE T PARALL DISTR, V6, P1055, DOI 10.1109/71.473515
   Duato J, 1996, IEEE T PARALL DISTR, V7, P841, DOI 10.1109/71.532115
   Duato J., 2003, Interconnection networks
   Fleury E, 1998, IEEE T PARALL DISTR, V9, P626, DOI 10.1109/71.707539
   Gebremichael B, 2005, LECT NOTES COMPUT SC, V3725, P345
   GLASS CJ, 1994, J ACM, V41, P874, DOI 10.1145/185675.185682
   HAJEK B, 1991, DISTRIB COMPUT, V5, P1, DOI 10.1007/BF02311228
   Kaufmann M., 2000, ACL2 Computer-Aided Reasoning: An Approach
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Moraes F, 2004, INTEGRATION, V38, P69, DOI 10.1016/j.vlsi.2004.03.003
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   Roychoudhury A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P828
   Schmaltz J, 2004, LECT NOTES COMPUT SC, V3312, P52
   Schmaltz J, 2008, FORM ASP COMPUT, V20, P241, DOI 10.1007/s00165-007-0049-0
   Silla F., 1997, Communication and Architectural Support for Network-Based Parallel Computing. First International Workshop, CANPC'97. Proceedings, P46
   Verbeek F, 2010, DES AUT TEST EUROPE, P1701
   Verbeek F, 2010, LECT NOTES COMPUT SC, V6172, P67, DOI 10.1007/978-3-642-14052-5_7
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 35
TC 9
Z9 12
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 1
DI 10.1145/2071356.2071357
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800001
DA 2024-07-18
ER

PT J
AU Ain, A
   Pal, D
   Dasgupta, P
   Mukhopadhyay, S
   Mukhopadhyay, R
   Gough, J
AF Ain, Antara
   Pal, Debjit
   Dasgupta, Pallab
   Mukhopadhyay, Siddhartha
   Mukhopadhyay, Rajdeep
   Gough, John
TI Chassis: A Platform for Verifying PMU Integration Using Autogenerated
   Behavioral Models
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Verification; Behavioral modeling;
   verification; voltage regulators
ID DIFFERENTIAL EVOLUTION; OPTIMIZATION
AB Power Management Units (PMUs) are large integrated circuits consisting of many predesigned mixed-signal components. PMU integration poses a serious verification problem considering the size of the integrated circuit and the complexity of analog simulation. In this article we present an approach for automatic generation of behavioral models for PMU components from top-down skeleton models, fitted with parameter values estimated by bottom-up parameter extraction algorithms. It is shown that replacing PMU components with these autogenerated hybrid automata-based abstract behavioral models enables significant simulation speedup (> 20X on our industrial test cases) and helps in early detection of integration errors. The article also justifies the level of accuracy in our models with respect to the goal of verifying integrated PMUs. The approach presented in this work is implemented in the form of a tool suite called Chassis.
C1 [Ain, Antara; Pal, Debjit; Dasgupta, Pallab; Mukhopadhyay, Siddhartha] IIT, Kharagpur, W Bengal, India.
   [Mukhopadhyay, Rajdeep; Gough, John] Natl Semicond Corp, Greenock, Scotland.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; National Semiconductor
RP Dasgupta, P (corresponding author), IIT, Kharagpur, W Bengal, India.
EM pallab@cse.iitkgp.ernet.in
OI Pal, Debjit/0000-0003-3722-5126
FU National Semiconductor Corp.
FX The authors thank National Semiconductor Corp. for partially supporting
   this work.
CR ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   [Anonymous], 2005, FDN RES TECHNOL
   ARSINTESCU B, 1998, P IEEE INT S CIRC SY, V6, P126
   Borchers C, 1998, IEEE T CIRCUITS-II, V45, P1362, DOI 10.1109/82.728849
   CHANDRA N, 2001, P IEEE INT S CIRC SY, V5, P319
   David R, 2001, DISCRETE EVENT DYN S, V11, P9, DOI 10.1023/A:1008330914786
   Erickson R.W., 2001, FUNDAMENTALS POWER E, DOI [10.1007/978-0-306-48048-5, DOI 10.1007/978-0-306-48048-5]
   FENGBO F, 2009, P 3 INT C GEN EV COM, P97
   FERNANDEZ FV, 1998, P IEEE INT S CIRC SY, V6, P17
   Gang P, 2009, 2009 IEEE YOUTH CONFERENCE ON INFORMATION, COMPUTING AND TELECOMMUNICATION, PROCEEDINGS, P383, DOI 10.1109/YCICT.2009.5382336
   Garcia-Moreno E, 2008, 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, P424, DOI 10.1109/ICSICT.2008.4734565
   GRIMME E, 1997, THESIS UIUC
   Huang XL, 2003, IEEE T COMPUT AID D, V22, P895, DOI 10.1109/TCAD.2003.814256
   Kaelo P, 2006, EUR J OPER RES, V169, P1176, DOI 10.1016/j.ejor.2004.08.047
   KENDURT K, 2003, PRINCIPLES TOP DOWN
   Kennedy J, 1995, 1995 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS PROCEEDINGS, VOLS 1-6, P1942, DOI 10.1109/icnn.1995.488968
   Leyn F, 2001, IEEE T CIRCUITS-II, V48, P712, DOI 10.1109/82.958341
   Leyn F, 2001, IEEE T CIRCUITS-II, V48, P701, DOI 10.1109/82.958340
   Li X, 2003, DES AUT CON, P478, DOI 10.1109/DAC.2003.1219048
   LI Y, 2006, P PAR DISTR PROC S
   Liu B, 2008, MICROELECTRON J, V39, P1761, DOI 10.1016/j.mejo.2008.02.021
   MAEHNE T, 2009, FORUM SPECIF DES LAN, P1
   MANTOOTH HA, 1993, ANALOG INTEGR CIRC S, V3, P181, DOI 10.1007/BF01239360
   MANTOOTH HA, 2003, P IEEE INT S CIRC SY, V3, P910
   Mu SF, 2005, BMAS 2005: Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop, P128
   MUKHOPADHYAY R, 2008, P 12 VLSI DES TEST S
   Näthke L, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P442, DOI 10.1109/DATE.2004.1268886
   OURA T, 2004, P IEEE AS PAC C CIRC, V1, P549
   Pam S, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P363, DOI 10.1109/VLSI.Design.2010.62
   Phillips JR, 2003, IEEE T COMPUT AID D, V22, P171, DOI 10.1109/TCAD.2002.806605
   Rincon-Mora G. A., 1996, THESIS GEORGIA I TEC
   Root DE, 2002, BMAS 2002: PROCEEDINGS OF THE 2002 IEEE INTERNATIONAL WORKSHOP ON BEHAVIORAL MODELING AND SIMULATION, P71, DOI 10.1109/BMAS.2002.1291060
   Storn R, 1997, J GLOBAL OPTIM, V11, P341, DOI 10.1023/A:1008202821328
   Trelea IC, 2003, INFORM PROCESS LETT, V85, P317, DOI 10.1016/S0020-0190(02)00447-7
   Vanassche P, 2002, IEEE T COMPUT AID D, V21, P1011, DOI 10.1109/TCAD.2002.801098
   Vandenbussche J, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P716, DOI 10.1109/DATE.1998.655937
   Xia L, 2008, IEEE INT SYMP CIRC S, P504, DOI 10.1109/ISCAS.2008.4541465
   Zheng W, 2005, IEEE INT SYMP CIRC S, P5186, DOI 10.1109/ISCAS.2005.1465803
   LM3670 DC DC CONVERT
   LP3918 PMU CHIP NATL
NR 40
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 33
DI 10.1145/1970353.1970367
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700013
DA 2024-07-18
ER

PT J
AU Sun, WT
   Salcic, Z
AF Sun, Wei-Tsun
   Salcic, Zoran
TI GALS-Designer: A Design Framework for GALS Software Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE System-level design; libGALS; SystemC; SystemJ; GALS; simulation;
   implementation; globally asynchronous; locally synchronous; software
   concurrency; specification; modeling
ID ESTEREL
AB GALS-Designer is a framework for the design of software systems which comply with the formal Globally Asynchronous Locally Synchronous model of computation (GALS). Those systems consist of single or multiple GALS programs and their immediate environment, which can be other programs and any other modules described in SystemC. The framework integrates our libGALS library for writing GALS programs and SystemC. It enables modeling and simulation of single and multiple GALS programs within the single SystemC executable model on the host (simulation) operating system. The same GALS programs can then be run without SystemC on a target operating system for which the libGALS runtime library is available. The use of the GALS-Designer is demonstrated on an example of a complex embedded system. As libGALS can execute on multiprocessor platforms both the simulation and target models of the GALS system can take advantage of multiprocessor and multicore systems, which is not possible when using standard SystemC. Results of running simulation models of GALS programs demonstrate simulation performance improvement when executing on multicore platforms.
C1 [Sun, Wei-Tsun; Salcic, Zoran] Univ Auckland, Dept Elect & Comp Engn, Auckland 1, New Zealand.
C3 University of Auckland
RP Sun, WT (corresponding author), Univ Auckland, Dept Elect & Comp Engn, Auckland 1, New Zealand.
EM wsun013@aucklanduni.ac.nz; z.salcic@auckland.ac.nz
RI Sun, WT/JDN-1302-2023
OI Salcic, Zoran/0000-0001-7714-9848
CR Allan A, 2002, COMPUTER, V35, P42, DOI 10.1109/2.976918
   AmoNorri M., 2000, P INT FOR SPEC DES L
   [Anonymous], 2008, 100312008 IEEE
   Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Boussinot F, 1998, SOFTWARE PRACT EXPER, V28, P1531, DOI 10.1002/(SICI)1097-024X(19981210)28:14<1531::AID-SPE218>3.0.CO;2-U
   Boussinot F, 1996, IEEE T SOFTWARE ENG, V22, P256, DOI 10.1109/32.491649
   BRANDT J., 2008, EMBEDDED SYSTEMS SPE, V10, P3
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Cesário W, 2002, DES AUT CON, P789, DOI 10.1109/DAC.2002.1012730
   CHAPIRO DM, 1984, THESIS STANFORD U PA
   Desmet D, 2000, DES AUT CON, P396
   Gruian F, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P149, DOI 10.1109/MEMCOD.2006.1695918
   HAZARD L., 1999, RR3732 INRIA
   HERRERA F., 2003, P DES AUT TEST EUR C
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   Krause M., 2008, COMBINATION INSTRUCT, P143
   Lavagno L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P511, DOI 10.1109/DAC.1999.781369
   Lee EA, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.180
   Lee EA, 2000, COMPUTER, V33, P18, DOI 10.1109/2.868693
   Malik A, 2010, COMPUT LANG SYST STR, V36, P317, DOI 10.1016/j.cl.2010.01.001
   Posadas H, 2005, DES AUTOM EMBED SYST, V10, P209, DOI 10.1007/s10617-006-9725-1
   Radojevic I, 2006, IEEE DES TEST COMPUT, V23, P348, DOI 10.1109/MDT.2006.130
   SALCIC Z., ELECT POWER SYST RES, V55, P2
   SILBERSCHATZ A., 2000, OPERATING SYSTEM PRI
   Sun WT, 2010, ASIA S PACIF DES AUT, P105
   Sun WT, 2007, I CONF VLSI DESIGN, P534, DOI 10.1109/VLSID.2007.111
   Wang Z., 2008, P 7 INT WORKSHOP SOF, P139
NR 28
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 39
DI 10.1145/2003695.2003699
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800003
OA Bronze
DA 2024-07-18
ER

PT J
AU Yuh, PH
   Yang, CL
   Chang, YW
AF Yuh, Ping-Hung
   Yang, Chia-Lin
   Chang, Yao-Wen
TI T-Trees: A Tree-Based Representation for Temporal and Three-Dimensional
   Floorplanning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT IEEE/ACM International Conference on Computer Aided Design
CY 2004
CL San Jose, CA
SP IEEE, ACM
DE Algorithms; Performance; Design; Reconfigurable computing; partially
   dynamical reconfiguration; temporal floorplanning
ID PLACEMENT
AB Improving logic capacity by time-sharing, dynamically reconfigurable FPGAs are employed to handle designs of high complexity and functionality. In this article, we model each task as a 3D-box and deal with the temporal floorplanning/placement problem for dynamically reconfigurable FPGA architectures. We present a tree-based data structure, called T-trees, to represent the spatial and temporal relations among tasks. Each node in a T-tree has at most three children which represent the dimensional relationship among tasks. For the T-tree, we develop an efficient packing method and derive the condition to ensure the satisfaction of precedence constraints which model the temporal ordering among tasks induced by the execution of dynamically reconfigurable FPGAs. Experimental results show that our tree-based formulation can obtain significantly better solution quality with less execution time than the most recent state-of-the-art work.
C1 [Yuh, Ping-Hung; Yang, Chia-Lin] Natl Taiwan Univ, Dept CSIE, Taipei 10764, Taiwan.
   [Chang, Yao-Wen] Natl Taiwan Univ, Grad Inst EE, Taipei 10764, Taiwan.
   [Chang, Yao-Wen] Natl Taiwan Univ, Dept EE, Taipei 10764, Taiwan.
C3 National Taiwan University; National Taiwan University; National Taiwan
   University
RP Yang, CL (corresponding author), Natl Taiwan Univ, Dept CSIE, 1,Sec 4,Roosevelt Rd, Taipei 10764, Taiwan.
EM r91089@csie.ntu.edu.tw; yangc@csie.ntu.edu.tw; ywchang@cc.ee.ntu.edu.tw
OI YANG, CHIA-LIN/0000-0003-0091-5027; CHANG, YAO-WEN/0000-0002-0564-5719
CR Ababei C, 2006, INT J EMBED SYST, V2, P86, DOI 10.1504/IJES.2006.010167
   Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Adya SN, 2001, PR IEEE COMP DESIGN, P328, DOI 10.1109/ICCD.2001.955047
   *ALT INC, 2005, STRAT 2 DEV HDB
   *ATM, AT40K05102040AL
   Banerjee S, 2005, DES AUT CON, P335
   BANERJEE S, 2005, CECSTR0502
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   CHAKRABORTY S, 2002, NETWORK PROCESSOR DE, V1, P55
   Chang YC, 2000, DES AUT CON, P458
   COOLY M, 1965, ATHMATICS COMPUT, V19, P297
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fekete SP, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P658, DOI 10.1109/DATE.2001.915093
   Guo P.-N., 1999, Proc. of ACM/IEEE Design Automation Conf, P268, DOI DOI 10.1145/309847.309928
   HAUCK S, 1998, P ACM SIGDA INT S FI, P65
   HILTON P, 1991, MATH INTELL, V13, P64, DOI 10.1007/BF03024089
   Kahng A. B., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P207, DOI 10.1145/332357.332401
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Lawler EL, 2001, COMBINATORIAL OPTIMI
   Papachristou C.A., 1990, P ACMIEEE DESIGN AUT, P77
   Plessl C, 2003, PERS UBIQUIT COMPUT, V7, P299, DOI 10.1007/s00779-003-0243-x
   Schott B, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P465, DOI 10.1109/ASPDAC.2003.1195061
   Teich J, 1999, INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS, P1097
   *TORSCH, TORSCHE SCHED TOOLB
   WANG R, 2008, P ISPD APR, P54
   *XIL INC, 2005, VIRT 4 US GUID
   *XIL INC, 2005, VIRT 2 PRO VIRT 2 PR
   Yuh PH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P300, DOI 10.1109/ICCAD.2004.1382590
   Yuh PH, 2004, ASIA S PACIF DES AUT, P725
   Yuh PH, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278350
   [No title captured]
NR 31
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 51
DI 10.1145/1562514.1562519
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487LQ
UT WOS:000269276100004
DA 2024-07-18
ER

PT J
AU Mukhopadhyay, R
   Panda, SK
   Dasgupta, P
   Gough, J
AF Mukhopadhyay, Rajdeep
   Panda, S. K.
   Dasgupta, Pallab
   Gough, John
TI Instrumenting AMS Assertion Verification on Commercial Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Verification; Assertion; simulation; integrated
   mixed signal design; verification library; SVA; OVL
ID ANALOG
AB The industry trend appears to be moving towards designs that integrate large digital circuits with multiple analog/RF (radio frequency) interfaces. In the verification of these large integrated circuits, the number of nets that need to be monitored has been growing rapidly. Consequently, the mixed-signal design community has been feeling the need for AMS (Analog and Mixed Signal) assertions that can automatically monitor conformance with expected time-domain behavior and help in debugging deviations from the design intent. The main challenges in providing this support are (a) developing AMS assertion languages or AMS verification libraries, and (b) instrumenting existing commercial simulators to support assertion verification during simulation. In this article, we report two approaches: the first extends the Open Verification Library (OVL) to the AMS domain by integrating a new collection of AMS verification libraries; while the second extends System Verilog Assertions (SVA) by augmenting analog predicates into SVA. We demonstrate the use of AMS-OVL on the Cadence Virtuoso environment while emphasizing that our libraries can work in any environment that supports Verilog and Verilog-A. We also report the development of tool support for AMS-SVA using a combination of Cadence NCSIM and Synopsys VCS. We demonstrate the utility of both approaches on the verification of LP3918, an integrated power management unit (PMU) from National Semiconductors. We believe that in the absence of existing EDA (Electronic Design Automation) tools for AMS assertion verification, the proposed approaches of integrating our libraries and our tool sets with existing commercial simulators will be of considerable and immediate practical value.
C1 [Mukhopadhyay, Rajdeep; Panda, S. K.; Dasgupta, Pallab] Indian Inst Technol Kharagpur, Kharagpur, W Bengal, India.
   [Gough, John] Natl Semicond Corp, Greenock, Scotland.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; National Semiconductor
RP Mukhopadhyay, R (corresponding author), Indian Inst Technol Kharagpur, Kharagpur, W Bengal, India.
EM rajdeep.mukhopadhyay@gmail.com
CR Alur R, 1996, J ACM, V43, P116, DOI 10.1145/227595.227602
   ALUR R, 1995, THEOR COMPUT SCI, V138, P3, DOI 10.1016/0304-3975(94)00202-T
   *AMS US GUID, VIRT AMS ENV US GUID
   Balivada A., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P42, DOI 10.1109/VTEST.1995.512615
   Coram GJ, 2004, BMAS 2004: IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION CONFERENCE - PROCEEDINGS, P97
   Dang T., 2004, P FORM METH COMP AID
   DASTIDAR T, 2005, P 18 INT C VLSI DES
   Dutertre B, 2006, LECT NOTES COMPUT SC, V4144, P81, DOI 10.1007/11817963_11
   Frehse G, 2005, LECT NOTES COMPUT SC, V3414, P258
   Frehse G, 2006, DES AUT TEST EUROPE, P255
   Ghosh A., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P40, DOI 10.1109/ICCD.1999.808362
   Gupta S, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P210, DOI 10.1109/ICCAD.2004.1382573
   Hanna K, 2000, FORM METHOD SYST DES, V16, P127, DOI 10.1023/A:1008791128550
   HANNA K, 1994, P 7 INT WORKSH HIGH, P235
   Hartong W, 2004, ADVANCED FORMAL VERIFICATION, P205, DOI 10.1007/1-4020-2530-0_6
   Hedrich L, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P123, DOI 10.1109/ICCAD.1995.480002
   HEDRICH L, 1998, P C DES AUT TEST EUR
   Henzinger TA, 1997, LECT NOTES COMPUT SC, V1254, P460, DOI 10.1007/s100090050008
   JESSER A, 2008, P 13 AS S PAC DES AU, P404
   Jesser Alexander, 2007, SASIMI, V7, P507
   Kundert K. S., 1995, DESIGNERS GUIDE VERI
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   MALER O, 2005, EXTENDING PSL ANALOG
   MALER O, 2008, TRAKHTENBROT FESTSCH
   *MLD, MLDESIGNER DOC VERS
   NICKOVIC D, 2007, P 5 INT C FORM
   Peruzzi RO, 2006, BMAS 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, P7
   SALEM A, 2002, P IEEE S CIRC SYST I
   SAMMANE GA, 2007, P C LANG FORM SPEC V
   *VER XL ENV US GUI, VIRT VER XL ENV US G
   Walter D, 2007, LECT NOTES COMPUT SC, V4762, P66
   ZAKI M, 2006, P IEEE NE WORKSH CIR, P281
NR 32
TC 18
Z9 18
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 21
DI 10.1145/1497561.1497564
PG 47
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400003
DA 2024-07-18
ER

PT J
AU Tseng, IL
   Postula, A
AF Tseng, I-Lun
   Postula, Adam
TI Partitioning parameterized 45-degree polygons with constraint
   programming
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE algorithms; parameterized polygons; parameterized layouts; polygon
   decomposition; analog and mixed-signal design; trapezoidal corner
   stitching
ID FAST ALGORITHM
AB An algorithm for partitioning parameterized 45-degree polygons into parameterized trapezoids is proposed in this article. The algorithm is based on the plane-sweep technique and can handle polygons with complicated constraints. The input to the algorithm consists of the contour of a parameterized polygon to be partitioned and a set of constraints for parameters of the contour. The algorithm uses horizontal cuts only and generates a number of nonoverlapping trapezoids whose union is the original parameterized polygon. Processing of constraints and coordinates that contain first-order multiple-variable polynomials has been made possible by incorporating the JaCoP constraint programming library. The proposed algorithm has been implemented in Java programming language and can be used as the basis to build the trapezoidal corner stitching data structure for parameterized VLSI layout masks.
C1 [Tseng, I-Lun; Postula, Adam] Univ Queensland, Sch Informat Technol & Elect Engn, St Lucia, Qld 4072, Australia.
C3 University of Queensland
RP Tseng, IL (corresponding author), Univ Queensland, Sch Informat Technol & Elect Engn, St Lucia, Qld 4072, Australia.
EM iltseng@acm.org; adam@itee.uq.edu.au
CR Agarwal A, 2004, DES AUT CON, P145
   Badaoui R. F., 2004, P ACM GREAT LAK S GL, P271
   Beckenbach Edwin., 1961, An Introduction to Inequalities, DOI DOI 10.5948/UPO9780883859216
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Dessouky M., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P53, DOI 10.1109/DATE.2000.840015
   GAJSKI DD, 1988, PHYS DESIGN AUTOMATI, P283
   GOURLEY KD, 1983, IEEE COMPUT GRAPH, V3, P31, DOI 10.1109/MCG.1983.262975
   Kuchcinski K, 2003, J SYST ARCHITECT, V49, P489, DOI 10.1016/S1383-7621(03)00075-4
   Kuchcinski K, 2003, ACM T DES AUTOMAT EL, V8, P355, DOI 10.1145/785411.785416
   KUHN J, 1987, VLSI SYST DES, V8, P74
   Li Q, 2000, GLSVLSI 00, P183, DOI [10.1145/330855.331038, DOI 10.1145/330855.331038]
   Lopez M. A., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P371, DOI 10.1145/234860.234865
   MARPLE D, 1990, IEEE T COMPUT AID D, V9, P66, DOI 10.1109/43.45858
   Marriott K., 1998, PROGRAMMING CONSTRAI
   Mead C., 1980, INTRO VLSI SYSTEMS
   Mehta DP, 1997, IEEE T COMPUT AID D, V16, P186, DOI 10.1109/43.573833
   NAHAR S, 1988, IEEE T COMPUT AID D, V7, P473, DOI 10.1109/43.3182
   Newton A. R., 1987, Design Systems for VLSI Circuits. Logic Synthesis and Silicon Compilation. Proceedings of the NATO Advanced Study Institute, P65
   ONODERA H, 1990, IEEE J SOLID-ST CIRC, V25, P466, DOI 10.1109/4.52171
   OTTMANN T, 1985, COMPUT VISION GRAPH, V30, P249, DOI 10.1016/0734-189X(85)90159-8
   OUSTERHOUT J, 1984, P 21 DES AUT C, P152
   OUSTERHOUT JK, 1984, IEEE T COMPUT AID D, V3, P87, DOI 10.1109/TCAD.1984.1270061
   RABAEY YM, 2003, DIGITAL INTEGRATED C
   Sampath H., 2003, PROC 12 IFIP VLSI C, P416
   Schwarzkopf O.., 2000, Computational Geometry: Algorithms and Applications, V2nd
   SCOTT WS, 1985, P IEEE ACM DES AUT C, P286
   TSENG IL, 2006, P GREAT LAK S VLSI G, P366
   TSENG IL, 2004, P FOR SPEC DES LANG, P660
   TSENG IL, 2004, P 12 WORKSH SYNTH SY, P235
   Vancorenland P, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P358, DOI 10.1109/ICCAD.2001.968647
NR 30
TC 8
Z9 8
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 52
DI 10.1145/1367045.1367061
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900016
DA 2024-07-18
ER

PT J
AU Bernasconi, A
   Ciriani, V
   Cordone, R
AF Bernasconi, Anna
   Ciriani, Valentina
   Cordone, Roberto
TI The optimization of kEP-SOPs: Computational complexity, approximability
   and experiments
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE experimentation; theory; verification
ID LOGIC MINIMIZATION
AB We propose a new algebraic four-level expression called k-EXOR-projected sum of products (kEPSOP). The optimization of a kEP- SOP is NP (NP)-p hard, but can be approximated within a fixed performance guarantee in polynomial time. Moreover, fully testable circuits under the stuck-at-fault model can be derived from kEP- SOPs by adding at most a constant number of multiplexer gates. The experiments show that the computational time is very short and the results are most of the time optimal with respect to the number of products involved. kEP- SOPs also prove experimentally a good starting point for general multilevel logic synthesis.
C1 [Bernasconi, Anna] Univ Pisa, Dept Comp Sci, I-56100 Pisa, Italy.
   [Ciriani, Valentina; Cordone, Roberto] Univ Milan, Dept Informat Technol, I-26013 Crema, CR, Italy.
C3 University of Pisa; University of Milan
RP Bernasconi, A (corresponding author), Univ Pisa, Dept Comp Sci, I-56100 Pisa, Italy.
EM annab@di.unipi.it; ciriani@dti.unimi.it; cordone@dti.unimi.it
RI Ciriani, Valentina/I-3449-2012; Cordone, Roberto/M-6194-2017
OI Ciriani, Valentina/0000-0002-0469-4201; Cordone,
   Roberto/0000-0002-5439-1743; BERNASCONI, ANNA/0000-0003-0263-5221
CR [Anonymous], 1999, SWITCHING THEORY LOG
   [Anonymous], P INT WORKSH LOG SYN
   [Anonymous], 1979, COMPUT INTRACTABILIT
   Bernasconi A, 2003, IEEE T COMPUT AID D, V22, P1005, DOI 10.1109/TCAD.2003.814950
   BERNASCONI A, 2006, P C DES AUT TEST EUR
   BERNASCONI A, 2007, P GLSVLSI 17 ACM GRE
   BERNASCONI A, 2006, P 14 INT C VER LARG
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   Breuer M.A., 1976, Diagnosis and Reliable Design of Digital Systems
   CARUSO G, 1991, IEEE T COMPUT AID D, V10, P1072, DOI 10.1109/43.85744
   Ciriani V, 2006, IEEE T COMPUT AID D, V25, P2241, DOI 10.1109/TCAD.2005.862746
   Cordone R, 2001, IEEE T COMPUT AID D, V20, P1377, DOI 10.1109/43.969431
   COUDERT O, 1994, INTEGRATION, V17, P97, DOI 10.1016/0167-9260(94)00007-7
   Debnath D, 2003, IEEE T COMPUT AID D, V22, P1166, DOI 10.1109/TCAD.2003.816216
   Debnath D, 1999, INT SYM MVL, P99, DOI 10.1109/ISMVL.1999.779702
   Drechsler R, 2004, IEEE T COMPUT AID D, V23, P440, DOI 10.1109/TCAD.2004.823342
   DUBROVA E, 1999, 4 INT WORKSH APPL RE, P37
   Fujita M, 2002, SPRING INT SER ENG C, V654, P29
   Ishikawa R, 2004, IEICE T INF SYST, VE87D, P1214
   ISHIKAWA R, 2002, P IEEE AS PAC C CIRC, V2, P305
   Luccio F, 1999, IEEE T COMPUT, V48, P296, DOI 10.1109/12.754996
   MALIK AA, 1991, IEEE INTERNATIONAL CONFERENCE ON COMPUTER-DESIGN : VLSI IN COMPUTERS AND PROCESSORS, P628, DOI 10.1109/ICCD.1991.139989
   McGeer P. C., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P432, DOI 10.1109/92.250190
   RUDELL RL, 1987, IEEE T COMPUT AID D, V6, P727, DOI 10.1109/TCAD.1987.1270318
   SASANO H, 1995, MODERN PATHOL, V8, P11
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Umans C., 2000, THESIS U CALIFORNIA
   Umans C, 2006, IEEE T COMPUT AID D, V25, P1230, DOI 10.1109/TCAD.2005.855944
   Yang S., 1991, LOGIC SYNTHESIS OPTI
NR 29
TC 5
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 35
DI 10.1145/1344418.1344431
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500013
DA 2024-07-18
ER

PT J
AU Hosseinabady, M
   Lotfi-Kamran, P
   Navabi, Z
AF Hosseinabady, Mohammad
   Lotfi-Kamran, Pejman
   Navabi, Zainalabedin
TI Low test application time resource binding for behavioral synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; reliability; testability; test synthesis; CDFG; high-level
   synthesis
AB Recent advances in process technology have led to a rapid increase in the density of integrated circuits (ICs). Increased density and the need to test for new types of defects in nanometer technologies have resulted in a tremendous increase in test application time (TAT). This article presents a test synthesis method to reduce test application time for testing the datapath of a design. The test application time is reduced by applying a test-time-aware resource sharing algorithm on a scheduled control data flow graph (CDFG) of a design.
C1 Univ Tehran, Fac Elect & Comp Engn, Tehran 14399, Iran.
C3 University of Tehran
RP Hosseinabady, M (corresponding author), Univ Tehran, Fac Elect & Comp Engn, Tehran 14399, Iran.
EM mohammad@cad.ece.ut.ac.ir
RI Lotfi-Kamran, Pejman/AAB-6745-2022
OI Hosseinabady, Mohammad/0000-0003-3989-4999
CR [Anonymous], P INT C COMP AID DES
   Bhatia S., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P272, DOI 10.1109/EDTC.1994.326865
   Ghosh I, 1997, IEEE T COMPUT AID D, V16, P1001, DOI 10.1109/43.658568
   HOSSEINABADY M, 2006, IN PRESS IEE P COMPU
   Inoue M, 2003, ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P294
   KIN HB, 1999, THESIS VIRGINIA POLY
   Kirovski D, 1999, IEEE T COMPUT AID D, V18, P1529, DOI 10.1109/43.806800
   KIROVSKI D, 1999, P IEEE INT C COMP AI, P596
   KOLLIG P, 1999, P ACM SIGDA 7 INT S, P227
   Makris Y, 2002, J ELECTRON TEST, V18, P29, DOI 10.1023/A:1013723905896
   Makris Y, 2001, IEEE VLSI TEST SYMP, P246, DOI 10.1109/VTS.2001.923446
   Niermann T.M., 1991, P EUR DES AUT C, P214
   POTKONJAK M, 2004, OPTIMIZING DESIGNS U
   Ravi S, 1998, INT TEST CONF P, P331, DOI 10.1109/TEST.1998.743171
   WADA H, 2000, P 13 INT C VLSI DES, P300
   [No title captured]
NR 16
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 16
DI 10.1145/1230800.1230808
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300008
DA 2024-07-18
ER

PT J
AU Ayala-Rincón, M
   Llanos, CH
   Jacobi, RP
   Hartenstein, RW
AF Ayala-Rincon, M.
   Llanos, C. H.
   Jacobi, R. P.
   Hartenstein, R. W.
TI Prototyping time- and space-efficient computations of algebraic
   operations over dynamically reconfigurable systems modeled by
   rewriting-logic
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; experimentation; theory; Term Rewriting Systems (TRS);
   rewriting-logic; reconfigurable computing; dynamically reconfigurable
   systems; systolic arrays; Fast Fourier Transform (FFT); algebraic
   manipulation
ID MAUDE
AB Many algebraic operations can be efficiently implemented as pipe networks in arrays of functional units such as systolic arrays that provide a large amount of parallelism. However, the applicability of classical systolic arrays is restricted to problems with strictly regular data dependencies yielding only arrays with uniform linear pipes. This limitation can be circumvented by using reconfigurable systolic arrays or reconfigurable data path arrays, where the node interconnections and operations can be redefined even at run time. In this context, several alternative reconfigurable systolic architectures can be explored and powerful tools are needed to model and evaluate them. Well-known rewriting-logic environments such as ELAN and Maude can be used to specify and simulate complex application-specific integrated systems. In this article we propose a methodology based on rewriting-logic which is adequate to quickly model and evaluate reconfigurable architectures ( RA) in general and, in particular, reconfigurable systolic architectures. As an interesting case study we apply this rewriting-logic modeling methodology to the space-efficient treatment of the Fast-Fourier Transform (FFT). The FFT prototype conceived in this way, has been specified and validated in VHDL using the Quartus II system.
C1 Univ Brasilia, Dept Matemat, BR-70900010 Brasilia, DF, Brazil.
   Univ Brasilia, Dept Engn Mecatron, BR-70900010 Brasilia, DF, Brazil.
   Univ Brasilia, Dept Ciencia Comp, BR-70900010 Brasilia, DF, Brazil.
   Tech Univ kaiserslautern, D-67653 Kaiserslautern, Germany.
C3 Universidade de Brasilia; Universidade de Brasilia; Universidade de
   Brasilia; University of Kaiserslautern
RP Ayala-Rincón, M (corresponding author), Univ Brasilia, Dept Matemat, BR-70900010 Brasilia, DF, Brazil.
EM ayala@mat.unb.br; llanos@unb.br; rjacobi@cic.unb.br;
   hartenst@rhrk.uni-kl.de
RI Llanos, Carlos Humberto/I-5139-2016; Ayala-Rincon, Mauricio/T-1283-2019;
   Ayala-Rincón, Mauricio/C-3432-2015
OI Llanos, Carlos Humberto/0000-0002-0115-4461; Ayala-Rincón,
   Mauricio/0000-0003-0089-3905; Jacobi, Ricardo/0000-0002-4520-7641
CR Abnous A, 1998, LECT NOTES COMPUT SC, V1388, P55
   ACQUAH J, 1987, CONSTANT GEOMETRY AL
   *ALT CORP, 2004, QUART 2 US GUID
   AMOR M, 1994, LECT NOTES COMPUTER, V894, P208
   [Anonymous], 2005, ACM T EMBEDDED COMPU
   [Anonymous], 1997, Parallel Computation: Models and Methods
   Arguello F, 1996, PARALLEL COMPUT, V22, P19, DOI 10.1016/0167-8191(95)00062-3
   Arvind, 1999, IEEE MICRO, V19, P36, DOI 10.1109/40.768501
   Ayala-Rincón M, 2003, 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, P205, DOI 10.1109/SBCCI.2003.1232830
   AYALARINCON M, 2002, ELECT NOTES THEORET, V70, P1
   Baader Franz, 1998, TERM REWRITING ALL
   Baase S., 1999, COMPUTER ALGORITHMS
   Becker J, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P23, DOI 10.1109/ASPDAC.1998.669393
   Becker J, 2003, J SYST ARCHITECT, V49, P127, DOI 10.1016/S1383-7621(03)00073-0
   Bjesse P., 1998, ICFP '98
   Borovansky P, 2002, THEOR COMPUT SCI, V285, P155, DOI 10.1016/S0304-3975(01)00358-9
   CATTHOOR F, 1998, CUSTOM MANAGEMENT ME
   CIRSTEA H, 2000, STUDIES LOGIC COMPUT, V7, P95
   Clavel M, 2002, THEOR COMPUT SCI, V285, P187, DOI 10.1016/S0304-3975(01)00359-0
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Diaconescu R, 2002, THEOR COMPUT SCI, V285, P289, DOI 10.1016/S0304-3975(01)00361-9
   EDWARDS C, 2006, BUSINESS WEEK EU JAN
   Hartenstein R., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P163, DOI 10.1109/ASPDAC.2000.835089
   HARTENSTEIN R, 2004, P 2004 ACM INT C COM, P14
   HARTENSTEIN R, 2006, P 2006 INT SUP C ICS
   HARTENSTEIN R, 1991, P 24 HAW INT C SYST
   HARTENSTEIN R, 2005, IN PRESS P 1 INT WOR
   HARTENSTEIN R, 2001, P AS S PAC DES AUT C
   HARTENSTEIN R, 2006, P 8 WORLD C INT DES
   HARTENSTEIN R, 2002, P 9 IEEE INT C EL CI
   HARTENSTEIN R, 1995, P 6 INT S IC TECHN S
   HERZ M, 2002, P 9 IEEE INT C EL CI
   HOE JC, 1999, P 10 IFIP INT C VLSI, P595
   Jacobi RP, 2005, GENET MOL RES, V4, P543
   KAPUR D, 1997, LNCS, V1346, P103
   KAPUR D, 2000, P 3 INT WORKSH 1 ORD
   KAPUR D, 2000, J SOFTWARE TOOLS TEC, V3, P32
   Kirchner H, 2001, J FUNCT PROGRAM, V11, P207, DOI 10.1017/S0956796800003907
   KNUTH D, 1970, SIMPLE WORD PROBLEMS, P263
   KRESS R, 1995, P AS S PAC DES AUT C
   Kung H. T., 1979, SPARSE MATRIX P, V1, P256, DOI DOI 10.1109/LED.2012.2210856
   Kung S.Y., 1987, VLSI ARRAY PROCESSOR
   Martí-Oliet N, 2002, THEOR COMPUT SCI, V285, P121, DOI 10.1016/S0304-3975(01)00357-7
   Martí-Oliet N, 2002, THEOR COMPUT SCI, V285, P119, DOI 10.1016/S0304-3975(01)00356-5
   Meseguer J, 2003, FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P3, DOI 10.1109/MEMCOD.2003.1210081
   Meseguer J, 2000, LECT NOTES COMPUT SC, V1833, P1
   Morra C., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P25
   NAGELDINGER U, 2001, THESIS TU KAISERSLAU
   *NN, 2004, COMP CURR 2004
   Owre S., 1995, Theorem Provers in Circuit Design. Theory, Practice and Experience. Second International Conference, TPCD '94. Proceedings, P258
   Paulson LD, 2005, COMPUTER, V38, P28
   SHEN X, 1998, P WORKSH FORM TECHN
   SHEN X, 1999, P ACM INT C SUP, P135
   Shirazi N, 2000, IEE P-COMPUT DIG T, V147, P147, DOI 10.1049/ip-cdt:20000486
   Steiger C, 2004, IEEE T COMPUT, V53, P1393, DOI 10.1109/TC.2004.99
   SWARZTRAUBER PN, 1987, PARALLEL COMPUT, V5, P197, DOI 10.1016/0167-8191(87)90018-4
   VERGARA M, 1998, P IEEE INT TEL S, V1, P273
NR 58
TC 5
Z9 7
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 251
EP 281
DI 10.1145/1142155.1142156
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100001
DA 2024-07-18
ER

PT J
AU Jan, GE
   Chang, KY
   Gao, S
   Parberry, I
AF Jan, GE
   Chang, KY
   Gao, S
   Parberry, I
TI A 4-geometry maze router and its application on multiterminal nets
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; maze router; lambda-geometry; cell map; Steiner
   tree
ID SHORTEST PATHS; TREE PROBLEM; ALGORITHM; PROPAGATION; HEURISTICS;
   OBSTACLES; GRAPHS; ROBOT; TIME
AB The maze routing problem is to find an optimal path between a given pair of cells on a grid plane. Lee's algorithm and its variants, probably the most widely used maze routing method, fails to work in the 4-geometry of the grid plane. Our algorithm solves this problem by using a suitable data structure for uniform wave propagation in the 4-geometry, 8-geometry, etc. The algorithm guarantees finding an optimal path if it exists and has linear time and space complexities. Next, to solve the obstacle-avoiding rectilinear and 4-geometry Steiner tree problems, a heuristic algorithm is presented. The algorithm utilizes a cost accumulation scheme based on the maze router to determine the Torricelli vertices (points) for improving the quality of multiterminal nets. Our experimental results show that the algorithm works well in practice. Furthermore, using the 4-geometry router, path lengths can be significantly reduced up to 12% compared to those in the rectilinear router.
C1 Natl Taiwan Univ, Dept Comp Sci, Taipei 237, Taiwan.
   Natl Taiwan Ocean Univ, Dept Merchant Marine, Chilung 202, Taiwan.
   Univ N Texas, Dept Math, Denton, TX 76203 USA.
   Univ N Texas, Dept Comp Sci, Denton, TX 76203 USA.
C3 National Taiwan University; National Taiwan Ocean University; University
   of North Texas System; University of North Texas Denton; University of
   North Texas System; University of North Texas Denton
RP Natl Taiwan Univ, Dept Comp Sci, Sun Shia, Taipei 237, Taiwan.
EM gejan@mail.ntpu.edu.tw; b0170@mail.ntou.edu.tw; sgao@unt.edu;
   ian@cs.unt.edu
OI Gao, Su/0000-0002-7697-1087; Parberry, Ian/0000-0003-2194-2817
CR AHUJA RK, 1990, J ACM, V37, P213, DOI 10.1145/77600.77615
   BARRAQUAND J, 1991, INT J ROBOT RES, V10, P628, DOI 10.1177/027836499101000604
   Brimberg J, 1995, MATH PROGRAM, V71, P71, DOI 10.1007/BF01592245
   Cieslik D., 1991, Optimization, V22, P291, DOI 10.1080/02331939108843669
   Cieslik D., 1998, Steiner Minimal Trees
   de Leon JLD, 1998, IEEE T SYST MAN CY B, V28, P467, DOI 10.1109/3477.678654
   Dijkstra E. W., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   Dinits E. A., 1978, TRANSPORTATION MODEL, P36
   Dreyer DR, 1998, J GLOBAL OPTIM, V13, P95, DOI 10.1023/A:1008285504599
   Fawcett J, 2000, IEEE COMPUT GRAPH, V20, P46, DOI 10.1109/38.844372
   GANLEY J, 1994, P IEEE INT S CIRC SY, V1, P113
   GEORGAKOPOULOS G, 1987, J ALGORITHM, V8, P122, DOI 10.1016/0196-6774(87)90032-0
   GOLDBERG AV, 2001, LECT NOTES COMPUTER, V2161
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Henzinger MR, 1997, J COMPUT SYST SCI, V55, P3, DOI 10.1006/jcss.1997.1493
   HOEL JH, 1976, IEEE T COMPUT, V25, P19, DOI 10.1109/TC.1976.5009200
   HWANG FK, 1979, IEEE T CIRCUITS SYST, V26, P75, DOI 10.1109/TCS.1979.1084551
   JAN GE, 1997, J MARINE SCI TECHNOL, V5, P95
   KAHNG AB, 1992, IEEE T COMPUT AID D, V11, P893, DOI 10.1109/43.144853
   KIMMEL R, 1995, IEEE T PATTERN ANAL, V17, P635, DOI 10.1109/34.387512
   Kuhn H. W., 1973, Math. Programming, V4, P98
   Lee C. Y., 1961, IRE transactions on electronic computers, VEC-10, P346
   LEE JH, 1976, IEEE T CIRCUITS SYST, V23, P470, DOI 10.1109/TCS.1976.1084243
   LIN YL, 1990, IEEE T COMPUT AID D, V9, P151, DOI 10.1109/43.46781
   Ogniewicz RL, 1995, PATTERN RECOGN, V28, P1839, DOI 10.1016/0031-3203(95)00059-3
   RUBIN F, 1974, IEEE T COMPUT, VC 23, P907, DOI 10.1109/T-C.1974.224054
   SHERWANI NA, 1999, ALGORITHMS VLSI PHYS, P260
   SMITH JM, 1981, NETWORKS, V11, P23, DOI 10.1002/net.3230110104
   Teig S., 2002, P 2002 INT WORKSHOP, P33
   Thorup M, 1999, J ACM, V46, P362, DOI 10.1145/316542.316548
   WINTER P, 1993, DISCRETE APPL MATH, V47, P187, DOI 10.1016/0166-218X(93)90092-3
   Xing ZY, 2002, IEEE T COMPUT AID D, V21, P145, DOI 10.1109/43.980255
NR 32
TC 13
Z9 13
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 116
EP 135
DI 10.1145/1044111.1044118
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400007
DA 2024-07-18
ER

PT J
AU Li, Z
   Lu, X
   Qiu, WQ
   Shi, WP
   Walker, DMH
AF Li, Z
   Lu, X
   Qiu, WQ
   Shi, WP
   Walker, DMH
TI A circuit level fault model for resistive bridges
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; verification; bridge faults; fault models; delay faults
AB Delay faults are an increasingly important test challenge. Modeling bridge faults as delay faults helps delay tests to detect more bridge faults. Traditional bridge fault models are incomplete because these models only model the logic faults or these models are not efficient to use in delay tests for large circuits. In this article, we propose a physically realistic yet economical resistive bridge fault model to model delay faults as well as logic faults. An accurate yet simple delay calculation method is proposed. We also enumerate all possible fault behaviors and present the relationship between input patterns and output behaviors, which is useful in ATPG. Our fault simulation results show the benefit of at-speed tests.
C1 Texas A&M Univ, Dept Elect Engn, College Stn, TX 77843 USA.
   Texas A&M Univ, Dept Comp Sci, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station; Texas
   A&M University System; Texas A&M University College Station
RP Texas A&M Univ, Dept Elect Engn, College Stn, TX 77843 USA.
EM zhuoli@ee.tamu.edu
RI Walker, Duncan/Q-9781-2019
CR Chakravarty S, 1997, SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, P314, DOI 10.1109/ATS.1997.643976
   CHUANG WT, 1993, 1993 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS : PROCEEDINGS, VOLS 1-4 ( ISCAS 93 ), P1503, DOI 10.1109/ISCAS.1993.394020
   Hao H., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P292
   Irajpour S, 2003, IEEE VLSI TEST SYMP, P385, DOI 10.1109/VTEST.2003.1197679
   Kashyap CV, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P229, DOI 10.1109/ICCAD.2000.896479
   KRSTIC A, 1999, P INT TEST C, P181
   Moore W, 2000, INT TEST CONF P, P95, DOI 10.1109/TEST.2000.894196
   OBRIEN PR, 1989, 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P512, DOI 10.1109/ICCAD.1989.77002
   PILLAGE LT, 1990, IEEE T COMPUT AID D, V9, P352, DOI 10.1109/43.45867
   QIU W, 2003, IN PRESS P INT S DEF
   RENOVELL M, 1995, VLSI TEST S, P184
   RENOVELL M, 1994, P 12 IEEE VLSI TEST, P393
   Rodriguez-Montanes R., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P892, DOI 10.1109/TEST.1992.527915
   Sar-Dessai V. R., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P596, DOI 10.1109/TEST.1999.805784
   SHAW D, 2001, P INT C COMP AID DES, P531
   SPICA M, 2001, P IEEE INT WORKSH CU, P11
   WESTE NHE, 1993, PRINCIPLES CMOS VLSI, pCH2
NR 17
TC 26
Z9 29
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 546
EP 559
DI 10.1145/944027.944036
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900009
DA 2024-07-18
ER

PT J
AU Wei, M
   Tong, XY
   Wen, Y
   Chen, JL
   Yu, J
   Zhu, WX
   Chang, YW
AF Wei, Min
   Tong, Xingyu
   Wen, Yuan
   Chen, Jianli
   Yu, Jun
   Zhu, Wenxing
   Chang, Yao-Wen
TI Analytical Placement with 3D Poisson's Equation and ADMM-based
   Optimization for Large-scale 2.5D Heterogeneous FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical design; placement; 2.5D heterogeneous FPGAs; ADMM-based
   optimization
ID CONVERGENCE; EFFICIENT; ALGORITHM; DESIGNS
AB As design complexity keeps increasing, the 2.5D field-programmable gate array (FPGA) with large logic capacity has become popular in modern circuit applications. A 2.5D FPGA consists of multiple dies connected through super long lines (SLLs) on an interposer. Each die contains heterogeneous logic blocks and ASIC-like clocking architectures to achieve better skew and timing. Existing works consider these problems separately and thus may lead to serious timing issues or routing failure. This article presents an analytical placement algorithm for the 2.5D FPGA to simultaneously minimize the number of inter-die SLL signals and intra-die clocking violations. Using a lifting dimension technique, we first formulate the 2.5D global placement problem as a three-dimensional continuous and differential minimization problem, where the SLL-aware block distribution is modeled by 3D Poisson's equation and directly solved to obtain an analytical solution. Then, we further reformulate theminimization problem as a separable optimization problem with linear constraints. Based on the proximal alternating direction method of multipliers optimization method, we efficiently optimize the separable subproblems one by one in an alternating fashion. Finally, clock-aware legalization and detailed placement are applied to legalize and improve our placement results. Compared with the state-of-the-art works, experimental results show that our algorithm can resolve all clocking constraints and reduce the number of SLL crossing signals by 36.9% with similar wirelength in a comparable running time.
C1 [Wei, Min; Tong, Xingyu; Wen, Yuan; Chen, Jianli; Yu, Jun] Fudan Univ, Shanghai, Peoples R China.
   [Zhu, Wenxing] Fuzhou Univ, Fuzhou, Peoples R China.
   [Chang, Yao-Wen] Natl Taiwan Univ, Taipei, Taiwan.
C3 Fudan University; Fuzhou University; National Taiwan University
RP Wei, M (corresponding author), Fudan Univ, Shanghai, Peoples R China.
EM mwei21@m.fudan.edu.cn; xytong21@m.fudan.edu.cn;
   21212020040@m.fudan.edu.cn; chenjianli@fudan.edu.cn;
   yujun8621@fudan.edu.cn; wxzhu@fzu.edu.cn; ywchang@ntu.edu.tw
RI Zhu, Wen/KIA-0726-2024; Chen, Jianli/KUD-8259-2024
OI Chen, Jianli/0000-0001-5405-8441; Wen, Yuan/0000-0003-0033-242X; Tong,
   Xingyu/0000-0001-9057-9172; Wei, Min/0000-0002-1444-4281
FU Young Scientist Project of MOE Innovation Platform; State Key Laboratory
   of ASIC System [2021MS008]; MOST of Taiwan [MOST 110-2224-E-002-012,
   MOST 110-2221-E-002-177-MY3]
FX This work was supported by the Young Scientist Project of MOE Innovation
   Platform, the State Key Laboratory of ASIC & System under Grant No.
   2021MS008, and the MOST of Taiwan under Grants No. MOST
   110-2224-E-002-012 and No. MOST 110-2221-E-002-177-MY3.
CR Boyd Stephen, 2010, Foundations and Trends in Machine Learning, V3, P1, DOI 10.1561/2200000016
   Chen JL, 2020, IEEE T COMPUT AID D, V39, P5042, DOI 10.1109/TCAD.2020.2968892
   Chen JL, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240832
   Chen Jianli, 2019, P IEEE ACM INT C COM, P1
   Chen SC, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240847
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Coskun A, 2020, IEEE T COMPUT AID D, V39, P5183, DOI 10.1109/TCAD.2020.2970019
   ECKSTEIN J, 1992, MATH PROGRAM, V55, P293, DOI 10.1007/BF01581204
   GOTO S, 1981, IEEE T CIRCUITS SYST, V28, P12, DOI 10.1109/TCS.1981.1084903
   He BS, 2000, J OPTIMIZ THEORY APP, V106, P337, DOI 10.1023/A:1004603514434
   Hsu MK, 2013, IEEE T COMPUT AID D, V32, P497, DOI 10.1109/TCAD.2012.2226584
   Hsu MK, 2012, IEEE T COMPUT AID D, V31, P1366, DOI 10.1109/TCAD.2012.2193582
   Huang XX, 2003, J OPTIMIZ THEORY APP, V116, P311, DOI 10.1023/A:1022503820909
   IBM-PLACE, About us
   Kuo WS, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P106, DOI 10.1145/3177540.3178246
   Li WX, 2017, ICCAD-IEEE ACM INT, P922, DOI 10.1109/ICCAD.2017.8203879
   Liao YC, 2021, IEEE T COMPUT AID D, V40, P494, DOI 10.1109/TCAD.2020.3001392
   Lu JW, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P11, DOI 10.1145/2872334.2872361
   Lu JW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699873
   Luo GJ, 2013, IEEE T COMPUT AID D, V32, P510, DOI 10.1109/TCAD.2012.2232708
   Martinet B., 1972, C. R. Acad. Sci. Paris A, V274, P163
   Meng YB, 2022, IEEE T COMPUT AID D, V41, P155, DOI 10.1109/TCAD.2021.3053191
   Nasiri E, 2016, IEEE T VLSI SYST, V24, P1821, DOI 10.1109/TVLSI.2015.2478280
   Naylor W. C., 2001, U.S. Patent, Patent No. 6301693
   Pan M, 2005, IEEE IC CAD, P48, DOI 10.1109/ICCAD.2005.1560039
   Pattison R, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980085
   Pui CW, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980084
   Ravishankar C, 2018, I C FIELD PROG LOGIC, P16, DOI 10.1109/FPL.2018.00010
   Shi W, 2014, IEEE T SIGNAL PROCES, V62, P1750, DOI 10.1109/TSP.2014.2304432
   Vercruyce D, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P17, DOI 10.1109/FPT.2017.8280116
   xilinx, About us
   Yang S, 2017, ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P159, DOI 10.1145/3036669.3038241
   Zhu WX, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240779
NR 33
TC 0
Z9 0
U1 3
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 70
DI 10.1145/3582554
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700003
DA 2024-07-18
ER

PT J
AU Kashyap, SK
   Ozev, S
AF Kashyap, Suhas Krishna
   Ozev, Sule
TI IMPRoVED: Integrated Method to Predict PostRouting setup Violations in
   Early Design Stages
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design automation; machine learning; distance-based-filtering;
   one-hotencoding; signoff timing prediction
ID STATIC TIMING ANALYSIS
AB The detail routing process is by far the most time consuming during the physical design flow. Routing starts with an estimation of timing slacks and aims to meet the timing specifications at signoff. In this paper, we propose an improved method to predict the net delays using RandomForestRegressor and thereby predict critical paths early on at the placement stage. Quick timing prediction is also essential in making time-sensitive edits to stepping of the chip based on post-Si feedback. The proposed algorithm is based on five novel features, namely, targeted feature selection, introduction of a one-hot encoding scheme, an outlier identification method, post-route buffer-bloat prediction, and post-route cell sizing prediction. Experimental results on academic benchmarks and industry circuits, both on advanced 10nm process node show that the proposed algorithm has led to significant improvements in accurately predicting timing slacks when compared with state of the art. The proposed algorithm predicts slack within 0.598% of signoff results, whereas the state of art results are erroneous by an average of 53.33% for the same metric. Overall time savings of 44.1% is seen when compared to running the traditional flow, and savings of 90% is seen for obtaining the timing results.
C1 [Kashyap, Suhas Krishna; Ozev, Sule] Arizona State Univ, 1151 S Forest Ave, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Kashyap, SK (corresponding author), Arizona State Univ, 1151 S Forest Ave, Tempe, AZ 85281 USA.
EM suhas.kashyap@asu.edu; sule.ozev@asu.edu
CR Agarwal A, 2005, DES AUT CON, P321
   Alpert C.J., 2010, INT S PHYS DESIGN, P7
   Alpert CJ, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P706, DOI 10.1109/ICCAD.2004.1382667
   Amin CS, 2005, DES AUT CON, P652
   Barboza EC, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317857
   Bhasker J., 2009, Static Timing Analysis for Nanometer Designs: A Practical Approach, V1st
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Cerda P, 2018, MACH LEARN, V107, P1477, DOI 10.1007/s10994-018-5724-2
   Chan WTJ, 2016, ASIA S PACIF DES AUT, P178, DOI 10.1109/ASPDAC.2016.7428008
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   Davidson S., 1999, IEEE INT TEST SYNTHE
   Devgan A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P607
   ELMORE WC, 1948, J APPL PHYS, V19, P55, DOI 10.1063/1.1697872
   Flach G, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P73, DOI 10.1145/2872334.2872359
   Forzan C, 2009, INTEGRATION, V42, P409, DOI 10.1016/j.vlsi.2008.10.002
   Gattiker A, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P437, DOI 10.1109/ISQED.2001.915268
   Guo ZJ, 2022, IEEE SYST J, V16, P1548, DOI 10.1109/JSYST.2020.3043342
   Han S., 2014, Proc. Design, P1
   He X, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P1213, DOI 10.1145/3489517.3530598
   HONG SJ, 1983, P IEEE, V71, P57, DOI 10.1109/PROC.1983.12527
   Islam AKMM, 2019, INT SYM QUAL ELECT, P298, DOI 10.1109/ISQED.2019.8697877
   Kahng A. B., 2021, PROC GOMAC
   Kahng AB, 2018, PR IEEE COMP DESIGN, P603, DOI 10.1109/ICCD.2018.00096
   Kahng AB, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P68, DOI 10.1145/3177540.3177554
   Kahng AB, 2015, 2015 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP)
   Kahng AB, 2013, 2013 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP)
   Kahng Andrew B., 2019, DESIGN AUTOMATION TE
   Khailany B, 2020, IEEE MICRO, V40, P23, DOI 10.1109/MM.2020.3026231
   Ren H., 2008, NETWORK FLOW BASED C, V1
   Sun F, 2018, IEEE GLOB COMM CONF
   synopsys, About us
   Tabrizi AF, 2018, DES AUT CON, DOI 10.1145/3195970.3195975
   Tabrizi AF, 2017, INT SYMPOS VLSI DES
   Vujkovic M, 2004, DES AUT CON, P268, DOI 10.1145/996566.996646
   WONG DF, 1991, IEEE T COMPUT AID D, V10, P1425, DOI 10.1109/43.97621
   Yilmaz E., 2011, IEEE International Test Conference (ITC), P1
NR 36
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 49
DI 10.1145/3572546
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400002
DA 2024-07-18
ER

PT J
AU Wang, SL
   Zhou, XH
   Higami, Y
   Takahashi, H
   Iwata, H
   Maeda, Y
   Matsushima, J
AF Wang, Senling
   Zhou, Xihong
   Higami, Yoshinobu
   Takahashi, Hiroshi
   Iwata, Hiroyuki
   Maeda, Yoichi
   Matsushima, Jun
TI Test Point Insertion for Multi-Cycle Power-On Self-Test
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE LBIST; POST; multi-cycle test; ISO26262; functional safety
ID TEST-GENERATION
AB Under the functional safety standard ISO26262, automotive systems require testing in the field, such as the power-on self-test (POST). Unlike the production test, the POST requires reducing the test application time to meet the indispensable test quality (e.g., >90% of latent fault metric) of ISO26262. This article proposes a test point insertion technique for multi-cycle power-on self-test to reduce the test application time under the indispensable test quality. The main difference to the existing test point insertion techniques is to solve the fault masking problem and the fault detection degradation problem under the multi-cycle test. We also present the method to identify a user-specified amount of test points that could achieve the most scan-in pattern reduction for attaining a target test coverage. The experimental results on ISCAS89 and ITC99 benchmarks show 24.4X pattern reduction on average to achieve 90% stuck-at fault coverage confirming the effectiveness of the proposed method.
C1 [Wang, Senling; Zhou, Xihong; Higami, Yoshinobu; Takahashi, Hiroshi] Ehime Univ, Grad Sch Sci & Engn, 3 Bunkyo Cho, Matsuyama, Ehime 7900826, Japan.
   [Iwata, Hiroyuki; Maeda, Yoichi; Matsushima, Jun] Renesas Elect Corp, 5 Jyosuihoncho, Kodaira, Tokyo 1870022, Japan.
C3 Ehime University; Renesas Electronics Corporation
RP Wang, SL (corresponding author), Ehime Univ, Grad Sch Sci & Engn, 3 Bunkyo Cho, Matsuyama, Ehime 7900826, Japan.
EM wang@cs.ehime-u.ac.jp; g863003a@mails.cc.ehime-u.ac.jp;
   higami@cs.ehime-u.ac.jp; takahashi@cs.ehime-u.ac.jp;
   hiroyuki.iwata.xg@renesas.com; yoichi.maeda.xd@renesas.com;
   jun.matsushima.vf@renesas.com
OI Zhou, Xihong/0000-0003-1016-2209
FU KAKENHI [19K11878]
FX This work was supported in part by KAKENHI (19K11878).
CR Al-Awadhi HT, 2020, IEICE T INF SYST, VE103D, P2289, DOI 10.1587/transinf.2019EDP7235
   [Anonymous], 2016, P HARDW ARCH SUPP SE, DOI [DOI 10.1145/2948618.2948621, 10.13031/aim.20162455147]
   [Anonymous], 2011, ISO26262 5
   [Anonymous], 2018, 2018 IEEE Power Energy Society General Meeting (PESGM)
   Briers A. J., 1986, International Test Conference 1986 Proceedings. Testing's Impact on Design and Technology (Cat. No. 86CH2339-0), P274
   Devtaprasanna N., 2005, Proc. International Test Conference, P256, DOI DOI 10.1109/TEST.2005.1583983
   Girard P, 2010, POWER-AWARE TESTING AND TEST STRATEGIES FOR LOW POWER DEVICES, P1, DOI 10.1007/978-1-4419-0928-2
   HAYES JP, 1974, IEEE T COMPUT, VC-23, P727, DOI 10.1109/T-C.1974.224021
   HELLEBRAND S, 1995, IEEE T COMPUT, V44, P223, DOI 10.1109/12.364534
   Huang Y, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P459, DOI 10.1109/ICCAD.2000.896514
   Ichino K, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P379, DOI 10.1109/ATS.2001.990313
   Jagannadha P. K. D., 2019, IEEE VLSI TEST SYMP, P1
   Jas A, 2004, IEEE T VLSI SYST, V12, P1277, DOI 10.1109/TVLSI.2004.837985
   Kajihara S., 2010, 2010 10th International Symposium on Communications and Information Technologies (ISCIT 2010), P723, DOI 10.1109/ISCIT.2010.5665084
   Kapur R, 1996, IEEE T COMPUT AID D, V15, P1020, DOI 10.1109/43.511581
   Kiefer G, 2000, INT TEST CONF P, P105, DOI 10.1109/TEST.2000.894197
   Krishna C, 2001, INT TEST CONF P, P885, DOI 10.1109/TEST.2001.966711
   Lin XJ, 2003, DES AUT CON, P662, DOI 10.1109/DAC.2003.1219101
   Liu YD, 2020, IEEE T COMPUT AID D, V39, P1699, DOI 10.1109/TCAD.2019.2925353
   Milewski S., 2017, P IEEE INT TEST C, P1, DOI DOI 10.1109/TEST.2017.8242036
   Moghaddam Elham K., 2010, 2010 28th VLSI Test Symposium (VTS 2010), P177, DOI 10.1109/VTS.2010.5469580
   Mrugalski G, 2022, PROC EUR TEST SYMP, DOI 10.1109/ETS54262.2022.9810407
   Mrugalski G, 2017, IEEE T VLSI SYST, V25, P1112, DOI 10.1109/TVLSI.2016.2608984
   NARAYANAN S, 1993, IEEE T COMPUT, V42, P1121, DOI 10.1109/12.241600
   Novak O, 2001, SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, P90, DOI 10.1109/OLT.2001.937825
   Pomeranz I, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P198, DOI 10.1109/ATS.1998.741614
   Pomeranz I., 2014, ACM T DES AUTOMAT EL, V19, P1
   Pomeranz I., 2017, ACM T DES AUTOMAT EL, V22, P1, DOI 10.1145/2994144
   Pomeranz I, 2022, IEEE T COMPUT AID D, V41, P1587, DOI 10.1109/TCAD.2021.3079146
   Pomeranz I, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2778953
   Rajski J, 2004, IEEE T COMPUT AID D, V23, P776, DOI 10.1109/TCAD.2004.826558
   Sato Y., 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P173, DOI 10.1109/ATS.2012.27
   Touba NA, 2001, IEEE T COMPUT AID D, V20, P545, DOI 10.1109/43.918212
   Vranken H, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P810, DOI 10.1109/DATE.2004.1268981
   Wang SL, 2018, ASIAN TEST SYMPOSIUM, P155, DOI 10.1109/ATS.2018.00038
   Wang SL, 2018, IEEE DES TEST, V35, P39, DOI 10.1109/MDAT.2018.2799801
   Wang SL, 2016, ASIAN TEST SYMPOSIUM, P209, DOI 10.1109/ATS.2016.40
   Wunderlich HJ, 1996, IEEE IC CAD, P337, DOI 10.1109/ICCAD.1996.569803
NR 38
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 46
DI 10.1145/3563552
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800017
OA hybrid
DA 2024-07-18
ER

PT J
AU Last, F
   Schlichtmann, U
AF Last, Felix
   Schlichtmann, Ulf
TI Training PPA Models for Embedded Memories on a Low-data Diet
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Electronic design automation; machine learning; memory compilers;
   regression; artificial neural networks; transfer learning; few-shot
   learning; deep learning
AB Supervised machine learning requires large amounts of labeled data for training. In power, performance, and area (PPA) estimation of embedded memories, every new memory compiler version is considered independently of previous compiler versions. Since the data of different memory compilers originate from similar domains, transfer learning may reduce the amount of supervised data required by pre-training PPA estimation neural networks on related domains. We show that provisioning times of PPA models for new compiler versions can be reduced significantly by exploiting similarities among different compilers, versions, and technology nodes. Through transfer learning, we shorten the time to provision PPA models for new compiler versions, which speeds up time-critical periods of the design cycle. Using only 901 training samples (10%) is sufficient to achieve an almost worst-case (98th percentile) estimation error of 2.67% and allows us to shorten model provisioning times from 40 days to less than one week without sacrificing accuracy. To enable a diverse set of source domains for transfer learning, we devise a new, application-independent method for overcoming structural domain differences through domain equalization that attains competitive results when compared to domain-free transfer. A high degree of automation necessitates the efficient assessment of the best source domains. We propose using various metrics to accurately identify four of the five best among 45 datasets with low computational effort.
C1 [Last, Felix; Schlichtmann, Ulf] Tech Univ Munich, Dept Elect & Comp Engn, Arcisstr 21, D-80333 Munich, Germany.
   [Last, Felix] Intel Deutschland GmbH, Campeonstr 1, D-81555 Neubiberg, Germany.
C3 Technical University of Munich; Intel Corporation
RP Last, F (corresponding author), Tech Univ Munich, Dept Elect & Comp Engn, Arcisstr 21, D-80333 Munich, Germany.
EM mail@felixlast.de; ulf.schlichtmann@tum.de
RI ; Schlichtmann, Ulf/C-9036-2019
OI Last, Felix/0000-0003-4852-4500; Schlichtmann, Ulf/0000-0003-4431-7619
CR [Anonymous], 2012, C PRESENTATION 2012, DOI DOI 10.1109/IJCNN.2012.6252544
   Batista GEAPA, 2003, APPL ARTIF INTELL, V17, P519, DOI [10.1080/713827181, 10.1080/08839510390219309]
   Bommasani Rishi, 2021, ARXIV210807258
   Caruana R, 2001, ADV NEUR IN, V13, P402
   Dai Wenyuan., 2008, P NIPS
   Ding ZM, 2018, IEEE T NEUR NET LEAR, V29, P310, DOI 10.1109/TNNLS.2016.2618765
   Glorot X., 2010, 13 INT C ARTIFICIAL, V9, P249
   Goodfellow I., 2014, arXiv, DOI 10.48550/arXiv.1406.2661
   Hauke J, 2011, QUAEST GEOGR, V30, P87, DOI 10.2478/v10117-011-0021-1
   Huang GY, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3451179
   Kaiming He, 2015, 2015 IEEE International Conference on Computer Vision (ICCV). Proceedings, P1026, DOI 10.1109/ICCV.2015.123
   Kingma D. P., 2014, arXiv
   KULLBACK S, 1951, ANN MATH STAT, V22, P79, DOI 10.1214/aoms/1177729694
   Kwon J, 2020, PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), P163, DOI 10.1145/3380446.3430636
   Larsson H, 2021, 2021 IFIP NETWORKING CONFERENCE AND WORKSHOPS (IFIP NETWORKING), DOI [10.23919/IFIPNetworking52078.2021.9472818, 10.23919/IFIPNETWORKING52078.2021.9472818]
   Last F, 2020, PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), P123, DOI 10.1145/3380446.3430642
   Last F, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3385262
   Lu J, 2015, KNOWL-BASED SYST, V80, P14, DOI 10.1016/j.knosys.2015.01.010
   Makrani HM, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P727, DOI 10.1145/3287624.3288756
   Mallick T, 2021, INT C PATT RECOG, P10367, DOI 10.1109/ICPR48806.2021.9413270
   Morley SK, 2018, SPACE WEATHER, V16, P69, DOI 10.1002/2017SW001669
   Pan SJ, 2010, IEEE T KNOWL DATA EN, V22, P1345, DOI 10.1109/TKDE.2009.191
   Qiu XP, 2020, SCI CHINA TECHNOL SC, V63, P1872, DOI 10.1007/s11431-020-1647-3
   Ramdas A, 2017, ENTROPY-SWITZ, V19, DOI 10.3390/e19020047
   Reyes O, 2019, INT J NEURAL SYST, V29, DOI 10.1142/S012906571950014X
   Simon Marcel, 2016, arXiv, DOI DOI 10.48550/ARXIV.1612.01452
   Tan CQ, 2018, LECT NOTES COMPUT SC, V11141, P270, DOI 10.1007/978-3-030-01424-7_27
   Thrun S, 1996, ADV NEUR IN, V8, P640
   Tofallis Chris, 2014, 2635088 SSRN
   Torrey L., 2010, IGI Global, P242, DOI 10.4018/978-1-60566-766-9.CH011
   Vanschoren J, 2019, SPRING SER CHALLENGE, P35, DOI 10.1007/978-3-030-05318-5_2
   Virtanen P, 2020, NAT METHODS, V17, P261, DOI 10.1038/s41592-019-0686-2
   Wang ZR, 2019, PROC CVPR IEEE, P11285, DOI 10.1109/CVPR.2019.01155
   Yang B, 2022, MECH SYST SIGNAL PR, V162, DOI 10.1016/j.ymssp.2021.108095
   Ye R, 2018, KNOWL-BASED SYST, V156, P74, DOI 10.1016/j.knosys.2018.05.021
   Yu CX, 2020, PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), P55, DOI 10.1145/3380446.3430638
   Zhuang FZ, 2021, P IEEE, V109, P43, DOI 10.1109/JPROC.2020.3004555
NR 37
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 26
DI 10.1145/3556539
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900007
DA 2024-07-18
ER

PT J
AU Abel, I
   Graeb, H
AF Abel, Inga
   Graeb, Helmut
TI FUBOCO: Structure Synthesis of Basic Op-Amps by FUnctional BlOck
   COmposition
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog circuit design; CMOS; operational amplifiers
ID ANALOG CIRCUITS; SYMBOLIC ANALYSIS; OPTIMIZATION; EFFICIENT; DRIVEN;
   DESIGN
AB This article presents a method to automatically synthesize the structure and initial sizing of an operational amplifier. It is positioned between approaches with fixed design plans and a small search space of structures and approaches with generic structural production rules and a large search space with technically impractical structures. The presented approach develops a hierarchical composition graph based on functional blocks that spans a search space of thousands of technically meaningful structure variants for single-output, fully differential, and complementary operational amplifiers. The search algorithm is a combined heuristic and enumerative process. The evaluation is based on circuit sizing with a library of behavioral equations of functional blocks. Formalizing the knowledge of functional blocks in op-amps for structural synthesis and sizing inherently reduces the search space and lessens the number of created topologies not fulfilling the specifications. Experimental results for the three op-amp classes are presented. An outlook how this method can be extended to multi-stage op-amps is given.
C1 [Abel, Inga; Graeb, Helmut] Tech Univ Munich, Chair Elect Design Automat, Arcisstr 21, Munich, Germany.
C3 Technical University of Munich
RP Abel, I (corresponding author), Tech Univ Munich, Chair Elect Design Automat, Arcisstr 21, Munich, Germany.
EM inga.abel@tum.de; helmut.graeb@tum.de
OI Abel, Inga/0000-0002-9996-4162; Graeb, Helmut/0000-0002-7626-1958
FU Cusanuswerk
FX The authors would like to thank the Cusanuswerk for partly funding this
   work.
CR Abel I., 2020, 17 ITG GMMSYMPOSIUM, P1
   Abel I., 2021, INT C SYNTHESIS MODE
   Abel I, 2021, Arxiv, DOI arXiv:2012.09051
   Abel I, 2022, IEEE T COMPUT AID D, V41, P1976, DOI 10.1109/TCAD.2021.3101691
   Abel I, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415782
   Abel I, 2021, INTEGRATION, V76, P148, DOI 10.1016/j.vlsi.2020.10.002
   Abel I, 2019, PR IEEE COMP DESIGN, P413, DOI 10.1109/ICCD46524.2019.00065
   ANTREICH KJ, 1994, IEEE T COMPUT AID D, V13, P57, DOI 10.1109/43.273749
   Duarte-Villaseñor MA, 2012, CIRC SYST SIGNAL PR, V31, P849, DOI 10.1007/s00034-011-9353-2
   Berkol G, 2015, IEEE INT SYMP CIRC S, P2652, DOI 10.1109/ISCAS.2015.7169231
   Canelas A, 2020, IEEE T COMPUT AID D, V39, P1, DOI 10.1109/TCAD.2018.2883978
   Das A, 2009, DES AUT TEST EUROPE, P700
   DEGRAUWE MGR, 1987, IEEE J SOLID-ST CIRC, V22, P1106, DOI 10.1109/JSSC.1987.1052861
   Eick M, 2012, IEEE T COMPUT AID D, V31, P1145, DOI 10.1109/TCAD.2012.2190069
   ELTURKY F, 1989, IEEE T COMPUT AID D, V8, P680, DOI 10.1109/43.31523
   Ferent C, 2014, DES AUT TEST EUROPE
   FERNANDEZ FV, 1998, SYMBOLIC ANAL TECHNI
   Gerlach A, 2017, DES AUT TEST EUROPE, P898, DOI 10.23919/DATE.2017.7927115
   Gray P. R., 2009, ANAL DESIGN ANALOG I
   Guilherme D., 2010, INT WORKSHOP SYMBOLI
   HARJANI R, 1989, IEEE T COMPUT AID D, V8, P1247, DOI 10.1109/43.44506
   Hershenson MD, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P296, DOI 10.1109/ICCAD.1998.742887
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   Holberg DR., 2012, CMOS analog circuit design Internatinal, V3
   Jiao FS, 2015, IEEE INT SYMP CIRC S, P2648, DOI 10.1109/ISCAS.2015.7169230
   JOHNS K., 1997, Analog integrated circuit design
   Koh H. Y., 1990, IEEE T COMPUT AID IN, V9, P2
   Koza J. R., 1997, IEEE Transactions on Evolutionary Computation, V1, P109, DOI 10.1109/4235.687879
   Laker K. R., 1994, Design of Analog Integrated Circuits and Systems
   Leung KN, 2001, IEEE T CIRCUITS-I, V48, P1041, DOI 10.1109/81.948432
   Leyn F, 1997, ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV, P1500, DOI 10.1109/ISCAS.1997.621412
   Liu B, 2011, IEEE T COMPUT AID D, V30, P793, DOI 10.1109/TCAD.2011.2106850
   Liu XX, 2013, ASIA S PACIF DES AUT, P761, DOI 10.1109/ASPDAC.2013.6509692
   Lyu WL, 2018, IEEE T CIRCUITS-I, V65, P1954, DOI 10.1109/TCSI.2017.2768826
   MAULIK PC, 1995, IEEE T COMPUT AID D, V14, P401, DOI 10.1109/43.372366
   Maulik Prabir C., 1991, IEEEACM INT C COMPUT
   McConaghy T, 2009, IEEE T COMPUT AID D, V28, P1281, DOI 10.1109/TCAD.2009.2023195
   Meissner M, 2015, IEEE T COMPUT AID D, V34, P213, DOI 10.1109/TCAD.2014.2376987
   MunEDA, 2009, WICKED
   Ochotta ES, 1996, IEEE T COMPUT AID D, V15, P273, DOI 10.1109/43.489099
   Palmisano G, 1997, IEEE T CIRCUITS-I, V44, P257, DOI 10.1109/81.557376
   Palmisano G., 1995, IEEE T CIRC SYST FUN, V42, P3
   Palumbo G., 2002, Feedback Amplifiers: Theory and Design
   Park SJ, 2017, IEEE T VLSI SYST, V25, P1856, DOI 10.1109/TVLSI.2017.2656843
   Passos F, 2020, IEEE T COMPUT AID D, V39, P560, DOI 10.1109/TCAD.2018.2890528
   Ramos J, 2003, ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, P365, DOI 10.1109/ESSCIRC.2003.1257148
   Razavi B, 2002, Design of Analog CMOS Integrated Circuits
   Shi CJR, 2000, IEEE T COMPUT AID D, V19, P1, DOI 10.1109/43.822616
   Shi GY, 2017, IEEE T COMPUT AID D, V36, P1765, DOI 10.1109/TCAD.2017.2664065
   Tlelo-Cuautle E, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9061027
   Van der Plas G, 2001, IEEE T COMPUT AID D, V20, P1037, DOI 10.1109/43.945301
   Verhaegen W, 2001, DES AUT CON, P139, DOI 10.1109/DAC.2001.935492
   Wang H., 2018, PROC NEURIPS MACH LE, P1
   Wang HR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218757
   Wang Y., 2014, Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, P1
   Zhao ZX, 2020, IEEE T COMPUT AID D, V39, P4325, DOI 10.1109/TCAD.2020.2977605
NR 56
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 63
DI 10.1145/3522738
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, Z
   Blair, HT
   Cong, J
AF Chen, Zhe
   Blair, Hugh T.
   Cong, Jason
TI Energy-Efficient LSTM Inference Accelerator for Real-Time Causal
   Prediction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Calcium imaging; EEG; energy efficiency; long short-term memory (LSTM);
   quantization
ID NEURAL-NETWORK ACCELERATOR
AB Ever-growing edge applications often require short processing latency and high energy efficiency to meet strict timing and power budget. In this work, we propose that the compact long short-term memory (LSTM) model can approximate conventional acausal algorithms with reduced latency and improved efficiency for real-time causal prediction, especially for the neural signal processing in closed-loop feedback applications. We design an LSTM inference accelerator by taking advantage of the fine-grained parallelism and pipelined feedforward and recurrent updates. We also propose a bit-sparse quantization method that can reduce the circuit area and power consumption by replacing the multipliers with the bit-shift operators. We explore different combinations of pruning and quantization methods for energy-efficient LSTM inference on datasets collected from the electroencephalogram (EEG) and calcium image processing applications. Evaluation results show that our proposed LSTM inference accelerator can achieve 1.19 GOPS/mW energy efficiency. The LSTM accelerator with 2-sbit/16-bit sparse quantization and 60% sparsity can reduce the circuit area and power consumption by 54.1% and 56.3%, respectively, compared with a 16-bit baseline implementation.
C1 [Chen, Zhe; Cong, Jason] Univ Calif Los Angeles, Comp Sci Dept, Engn 6,405 Hilgard Ave, Los Angeles, CA 90095 USA.
   [Blair, Hugh T.] Univ Calif Los Angeles, Dept Psychol, Pritzker Hall,405 Hilgard Ave, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles;
   University of California System; University of California Los Angeles
RP Chen, Z (corresponding author), Univ Calif Los Angeles, Comp Sci Dept, Engn 6,405 Hilgard Ave, Los Angeles, CA 90095 USA.
EM zhechen@ucla.edu; tadblair@ucla.edu; cong@cs.ucla.edu
OI Chen, Zhe/0000-0002-5371-2058
FU National Science Foundation [DBI-1707408]
FX This work is supported by the National Science Foundation under Grant
   No. DBI-1707408.
CR Aharoni D, 2019, NAT METHODS, V16, P11, DOI 10.1038/s41592-018-0266-x
   Buzsaki G., 2006, Rhythms of the Brain, DOI DOI 10.1093/ACPROF:OSO/9780195301069.001.0001
   Chanana Ashish, 2017, 2017 42nd International Conference on Infrared, Millimeter and Terahertz Waves (IRMMW-THz), DOI 10.1109/IRMMW-THz.2017.8067214
   Chen CX, 2017, ESSCIRC 2017 - 43RD IEEE EUROPEAN SOLID STATE CIRCUITS CONFERENCE, P259, DOI 10.1109/ESSCIRC.2017.8094575
   Chen Z., 2020, P ACM IEEE INT S LOW, P217
   Chen Z, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P104, DOI 10.1145/3289602.3293919
   Chen Zhe, 2018, P INT S LOW POW EL D, V2, P1
   Conti F, 2018, IEEE CUST INTEGR CIR, DOI 10.1109/ICOPS35962.2018.9575761
   Gao C., 2021, arXiv, DOI 10.48550/ARXIV.2108.02297
   Gao C, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P21, DOI 10.1145/3174243.3174261
   Ghosh KK, 2011, NAT METHODS, V8, P871, DOI [10.1038/NMETH.1694, 10.1038/nmeth.1694]
   Giovannucci A., 2017, P 31 INT C NEURAL IN, P2378
   Giovannucci A, 2019, ELIFE, V8, DOI 10.7554/eLife.38173
   Giraldo JSP, 2018, PROC EUR SOLID-STATE, P166, DOI 10.1109/ESSCIRC.2018.8494342
   Graves A, 2013, INT CONF ACOUST SPEE, P6645, DOI 10.1109/ICASSP.2013.6638947
   Graves A, 2009, IEEE T PATTERN ANAL, V31, P855, DOI 10.1109/TPAMI.2008.137
   Guan YJ, 2017, ANN IEEE SYM FIELD P, P152, DOI 10.1109/FCCM.2017.25
   Guan YJ, 2017, ASIA S PACIF DES AUT, P629, DOI 10.1109/ASPDAC.2017.7858394
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Isen Forester W., 2009, DSP MATLAB LABVIEW 3
   Kadetotad D, 2020, IEEE J SOLID-ST CIRC, V55, P1877, DOI 10.1109/JSSC.2020.2992900
   Kazemipour A, 2019, NAT METHODS, V16, P778, DOI 10.1038/s41592-019-0493-9
   Lazzi G, 2005, IEEE ENG MED BIOL, V24, P75, DOI 10.1109/MEMB.2005.1511503
   Lee J, 2018, ISSCC DIG TECH PAP I, P218, DOI 10.1109/ISSCC.2018.8310262
   Lee J, 2017, IEEE ASIAN SOLID STA, P237, DOI 10.1109/ASSCC.2017.8240260
   Lu JH, 2018, CELL REP, V23, P3673, DOI 10.1016/j.celrep.2018.05.062
   Nguyen David P, 2009, J Vis Exp, DOI 10.3791/1098
   Pnevmatikakis EA, 2017, J NEUROSCI METH, V291, P83, DOI 10.1016/j.jneumeth.2017.07.031
   Que ZQ, 2020, 2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), P20, DOI 10.1109/ICFPT51103.2020.00012
   Rybalkin V, 2018, I C FIELD PROG LOGIC, P89, DOI 10.1109/FPL.2018.00024
   Rybalkin V, 2017, DES AUT TEST EUROPE, P1390, DOI 10.23919/DATE.2017.7927210
   Shin D, 2017, ISSCC DIG TECH PAP I, P240, DOI 10.1109/ISSCC.2017.7870350
   Wang S, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P11, DOI 10.1145/3174243.3174253
   Wang ZS, 2017, IEEE T VLSI SYST, V25, P2763, DOI 10.1109/TVLSI.2017.2717950
   Zhang XF, 2017, I C FIELD PROG LOGIC
   Zhou P, 2018, ELIFE, V7, DOI 10.7554/eLife.28728
NR 38
TC 3
Z9 3
U1 4
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 44
DI 10.1145/3495006
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500004
OA Bronze
DA 2024-07-18
ER

PT J
AU Ramanathan, N
   Constantinides, GA
   Wickerson, J
AF Ramanathan, Nadesh
   Constantinides, George A.
   Wickerson, John
TI A Case for Precise, Fine-Grained Pointer Synthesis in High-Level
   Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Context sensitivity; flow sensitivity; pointer analysis; high-level
   synthesis
ID FLOW
AB This article combines two practical approaches to improve pointer synthesis within HLS tools. Both approaches focus on inefficiencies in how HLS tools treat the points-to graph-a mapping that connects each instruction to the memory locations that it might access at runtime. HLS pointer synthesis first computes the points-to graph via pointer analysis and then implements its connections in hardware, which gives rise to two inefficiencies. First, HLS tools typically favour pointer analysis that is fast, sacrificing precision. Second, they also favour centralising memory connections in hardware for instructions that can point to more than one location.
   In this article, we demonstrate that a more precise pointer analysis coupled with decentralised memory connections in hardware can substantially reduce the unnecessary sharing of memory resources. We implement both flow- and context-sensitive pointer analysis and fine-grained memory connections in two modern HLS tools, LegUp and Vitis HLS. An evaluation on three benchmark suites, ranging from non-trivial pointer use to standard HLS benchmarks, indicates that when we improve both precision and granularity of pointer synthesis, on average, we can reduce area and latency by around 42% and 37%, respectively.
C1 [Ramanathan, Nadesh; Constantinides, George A.; Wickerson, John] Imperial Coll London, South Kensington Campus, London SW7 2AZ, England.
C3 Imperial College London
RP Ramanathan, N (corresponding author), Imperial Coll London, South Kensington Campus, London SW7 2AZ, England.
EM n.ramanathan@ieee.org; g.constantinides@imperial.ac.uk;
   j.wickerson@imperial.ac.uk
OI Wickerson, John/0000-0001-6735-5533; Ramanathan,
   Nadesh/0000-0001-9083-8349
FU EPSRC [EP/P010040/1, EP/R006865/1]; EPSRC [EP/P010040/1, EP/R006865/1]
   Funding Source: UKRI
FX This work is supported by the EPSRC via grants EP/P010040/1 and
   EP/R006865/1.
CR Andersen L. O., 1994, Ph.D. thesis
   [Anonymous], 2017, SEPARATION LOGIC HIG
   Berkeley Design Technology Inc, 2010, IND EV AUTOESL AUTOP
   Burke MichaelG., 1994, LCPC, P234
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Cheng JY, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P142, DOI 10.1145/3289602.3293899
   Choi J.-D., 1993, Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P232, DOI 10.1145/158511.158639
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   EMAMI M, 1994, SIGPLAN NOTICES, V29, P242, DOI 10.1145/773473.178264
   Giamblanco NV, 2019, 2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), P275, DOI 10.1109/ICFPT47387.2019.00046
   Giamblanco NV, 2019, I C FIELD PROG LOGIC, P314, DOI 10.1109/FPL.2019.00057
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   Hardekopf B, 2007, PLDI'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P290, DOI 10.1145/1250734.1250767
   Hardekopf B, 2011, INT SYM CODE GENER, P289, DOI 10.1109/CGO.2011.5764696
   Hardekopf B, 2009, ACM SIGPLAN NOTICES, V44, P226, DOI 10.1145/1594834.1480911
   Heintze N, 2001, ACM SIGPLAN NOTICES, V36, P24, DOI 10.1145/381694.378802
   Hind M., 2000, Software Engineering Notes, V25, P113, DOI 10.1145/347636.348916
   Lahti S, 2019, IEEE T COMPUT AID D, V38, P898, DOI 10.1109/TCAD.2018.2834439
   Lattner Chris, 2003, UIUCDCSR20032340
   Lattner Chris, 2002, LLVM INSTRUCTION SET, V2002 2002
   LegUp Computing Inc, 2017, LEGUP 51 DOC
   LegUp Computing Inc, 2017, LEGUP 64 DOC
   Li L, 2013, PROCEEDINGS OF THE ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT (ISMM '13), P85
   Liang TY, 2018, IEEE T COMPUT AID D, V37, P2555, DOI 10.1109/TCAD.2018.2857040
   Martin G, 2009, IEEE DES TEST COMPUT, V26, P18, DOI 10.1109/MDT.2009.83
   Nystrom EM, 2004, LECT NOTES COMPUT SC, V3148, P165
   Pilato C., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P49
   Pilato C, 2013, I C FIELD PROG LOGIC
   RAMALINGAM G, 1994, ACM T PROGR LANG SYS, V16, P1467, DOI 10.1145/186025.186041
   Ramanathan N, 2020, SUPPLEMENTARY MAT GI
   Ramanathan N, 2020, I C FIELD PROG LOGIC, P220, DOI 10.1109/FPL50879.2020.00044
   Ramanathan N, 2018, ANN IEEE SYM FIELD P, P101, DOI 10.1109/FCCM.2018.00025
   Ramanathan N, 2018, IEEE T COMPUT, V67, P992, DOI 10.1109/TC.2017.2786249
   Séméria L, 2001, IEEE T VLSI SYST, V9, P743, DOI 10.1109/92.974889
   Séméria L, 2001, IEEE T COMPUT AID D, V20, P213, DOI 10.1109/43.908442
   Séméria L, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P340, DOI 10.1109/ICCAD.1998.742894
   Smaragdakis Y., 2015, FDN TRENDS PROGRAM L, V2, P1, DOI DOI 10.1561/2500000014
   Spath Johannes, 2016, P EUR C OBJ OR PROGR
   Steensgaard B., 1996, Conference Record of POPL '96: The 23rd ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P32, DOI 10.1145/237721.237727
   Sui Y., 2020, PTABEN BENCHMARK SUI
   Sui YL, 2020, IEEE T SOFTWARE ENG, V46, P812, DOI 10.1109/TSE.2018.2869336
   Sui YL, 2016, PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC 2016), P265, DOI 10.1145/2892208.2892235
   Whaley John, 2007, THESIS
   WILSON RP, 1994, SIGPLAN NOTICES, V29, P31, DOI 10.1145/193209.193217
   WILSON RP, 1995, SIGPLAN NOTICES, V30, P1, DOI 10.1145/223428.207111
   Winterstein F, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P362, DOI 10.1109/FPT.2013.6718388
   Xilinx, 2018, Vivado Design Suite
   Xilinx, 2020, VIT UN SOFTW PLATF D
   Xue ZP, 2016, ANN IEEE SYM FIELD P, P64, DOI 10.1109/FCCM.2016.26
   Zeping Xue, 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL), P1, DOI 10.1109/FPL.2015.7293959
   Zhu JW, 2005, DES AUT CON, P831, DOI 10.1109/DAC.2005.193930
   Zhu JW, 2004, ACM SIGPLAN NOTICES, V39, P145, DOI 10.1145/996893.996860
NR 52
TC 0
Z9 0
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 30
DI 10.1145/3491430
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900002
DA 2024-07-18
ER

PT J
AU Mahalat, MH
   Mandal, S
   Mondal, A
   Sen, B
   Chakraborty, RS
AF Mahalat, Mahabub Hasan
   Mandal, Suraj
   Mondal, Anindan
   Sen, Bibhash
   Chakraborty, Rajat Subhra
TI Implementation, Characterization and Application of Path Changing Switch
   based Arbiter PUF on FPGA as a lightweight Security Primitive for IoT
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Path changing switch (PCS); physically unclonable function (PUF);
   arbiter PUF (APUF); IoT; FPGA; programmable delay line (PDL)
ID AUTHENTICATION
AB Secure authentication of any Internet-of-Things (IoT) device becomes the utmost necessity due to the lack of specifically designed IoT standards and intrinsic vulnerabilities with limited resources and heterogeneous technologies. Despite the suitability of arbiter physically unclonable function (APUF) among other PUF variants for the IoT applications, implementing it on field-programmable gate arrays (FPGAs) is challenging. This work presents the complete characterization of the path changing switch (PCS)1 based APUF on two different families of FPGA, like Spartan-3E (90 nm CMOS) and Artix-7 (28 nm CMOS). A comprehensive study of the existing tuning concept for programmable delay logic (PDL) based APUF implemented on FPGA is presented, leading to establishment of its practical infeasibility. We investigate the entropy, randomness properties of the PCS based APUF suitable for practical applications, and the effect of temperature variation signifying the adequate tolerance against environmental variation. The XOR composition of PCS based APUF is introduced to boost performance and security. The robustness of the PCS based APUF against machine learning based modeling attack is evaluated, showing similar characteristics as the conventional APUF. Experimental results validate the efficacy of PCS based APUF with a little hardware footprint removing the paucity of lightweight security primitive for IoT.
C1 [Mahalat, Mahabub Hasan; Mandal, Suraj; Mondal, Anindan; Sen, Bibhash] Natl Inst Technol Durgapur, Dept Comp Sci & Engn, Durgapur 713209, W Bengal, India.
   [Chakraborty, Rajat Subhra] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Durgapur; Indian Institute of Technology System (IIT System);
   Indian Institute of Technology (IIT) - Kharagpur
RP Mahalat, MH (corresponding author), Natl Inst Technol Durgapur, Dept Comp Sci & Engn, Durgapur 713209, W Bengal, India.
EM mahabubhasan.mahalat@gmail.com; surajcse71@gmail.com;
   anindanmondal14@gmail.com; bibhash.sen@cse.nitdgp.ac.in;
   rschakraborty@cse.iitkgp.ernet.in
RI mahalat, mahabub hasan/GYR-3550-2022
OI Mahalat, Mahabub Hasan/0000-0003-3047-236X; MANDAL,
   SURAJ/0000-0002-2855-6559
FU DST-SERB [EMR/2017/003206]; WBDHESTB [ST/P/ST/6G-04/2017]; Young Faculty
   Research Fellowship of Visvesvaraya PhD scheme [MLA/MUM/GA/10(37)B]
FX This work is sponsored by DST-SERB under core research scheme (Formerly
   EMR) through grant No. EMR/2017/003206, WBDHESTB through the grant
   number ST/P/S&T/6G-04/2017 and Young Faculty Research Fellowship of
   Visvesvaraya PhD scheme through the grant number MLA/MUM/GA/10(37)B.
CR Aghaie A, 2020, IEEE T INF FOREN SEC, V15, P3470, DOI 10.1109/TIFS.2020.2986887
   [Anonymous], DATA SET RESULTS MOD
   [Anonymous], 2011, WORKSH EMB SYST SEC, DOI DOI 10.1145/2072274.2072276
   Becker G. T., 2014, IACR CRYPTOLOGY EPRI
   Chatterjee U, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3393628
   Cui YJ, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9050815
   Frustaci M, 2018, IEEE INTERNET THINGS, V5, P2483, DOI 10.1109/JIOT.2017.2767291
   Ganji F, 2018, LECT NOTES COMPUT SC, V10957, P310, DOI 10.1007/978-3-662-58387-6_17
   Ganji F, 2016, J CRYPTOGR ENG, V6, P249, DOI 10.1007/s13389-016-0119-4
   Ganji Fatemeh, 2020, ARXIV PREPRINT ARXIV
   Gassend B, 2004, CONCURR COMP-PRACT E, V16, P1077, DOI 10.1002/cpe.805
   Gu C., 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS), P1, DOI [10.1109/RAM.2017.7889713, DOI 10.1109/ISCAS.2017.8050838]
   Gu CZ, 2019, 2019 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2019), DOI 10.1109/ieee-iws.2019.8803973
   Gu CY, 2021, IEEE T COMPUT AID D, V40, P1183, DOI 10.1109/TCAD.2020.3036807
   Gu CY, 2016, 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P75, DOI 10.1109/SOCC.2016.7905439
   Guajardo J, 2007, LECT NOTES COMPUT SC, V4727, P63
   Habib B, 2017, MICROPROCESS MICROSY, V53, P92, DOI 10.1016/j.micpro.2017.07.006
   Hori Y., 2010, Proceedings 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2010), P298, DOI 10.1109/ReConFig.2010.24
   Hori Y, 2014, J. Inf. Process., V22, P344, DOI DOI 10.2197/IPSJJIP.22.344
   Hospodar G, 2012, IEEE INT WORKS INFOR, P37, DOI 10.1109/WIFS.2012.6412622
   Hussain SU, 2014, ICCAD-IEEE ACM INT, P162, DOI 10.1109/ICCAD.2014.7001347
   Islam MN, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315669
   Koyily A., 2017, 2017 IEEE INT S CIRC, P1
   Lao YJ, 2014, IEEE T COMPUT AID D, V33, P649, DOI 10.1109/TCAD.2013.2296525
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Machida T, 2014, ACSIS-ANN COMPUT SCI, V2, P871
   Machida T, 2015, ASIA S PACIF DES AUT, P6, DOI 10.1109/ASPDAC.2015.7058919
   Machida Takanori, 2015, The Scientific World Journal, V2015
   Mahalat MH, 2019, IEEE INT SOC CONF, P324, DOI 10.1109/SOCC46988.2019.1570548268
   Maiti V., 2012, inEmbedded systems design With FPGAs, P245, DOI [DOI 10.1007/978-1-4614-1362-2_11, 10.1007/978-1-4614-1362-2_11]
   Majzoobi M, 2010, IEEE INT WORKS INFOR
   Majzoobi M, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1502781.1502786
   Marchand C, 2018, IEEE T COMPUT AID D, V37, P97, DOI 10.1109/TCAD.2017.2702607
   Neshenko N, 2019, IEEE COMMUN SURV TUT, V21, P2702, DOI 10.1109/COMST.2019.2910750
   Pappu R, 2002, SCIENCE, V297, P2026, DOI 10.1126/science.1074376
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Qureshi MA, 2022, IEEE T DEPEND SECURE, V19, P2457, DOI 10.1109/TDSC.2021.3059454
   Rodríguez-Andina JJ, 2015, IEEE T IND INFORM, V11, P853, DOI 10.1109/TII.2015.2431223
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Rukhin Andrew L., 2001, A statistical test suite for random and pseudorandom number generators for cryptographic applications, V22
   Sadeghi AR, 2015, DES AUT CON, DOI 10.1145/2744769.2747942
   Sahoo D. P., 2016, IACR CRYPTOL EPRINT, V2016, P57
   Sahoo DP, 2018, IEEE T COMPUT, V67, P403, DOI 10.1109/TC.2017.2749226
   Sahoo DP, 2015, 2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P559, DOI 10.1109/DSD.2015.51
   Sahoo DP, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P50, DOI 10.1109/HST.2014.6855567
   Santikellur P, 2021, IEEE T COMPUT AID D, V40, P1197, DOI 10.1109/TCAD.2020.3032624
   Shi JY, 2020, IEEE T COMPUT AID D, V39, P2138, DOI 10.1109/TCAD.2019.2962115
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Yang K, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3005346
   Zhang JL, 2021, IEEE T CIRCUITS-I, V68, P288, DOI 10.1109/TCSI.2020.3028508
   Zhou W, 2019, IEEE INTERNET THINGS, V6, P1606, DOI 10.1109/JIOT.2018.2847733
NR 53
TC 6
Z9 6
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 26
DI 10.1145/3491212
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400007
DA 2024-07-18
ER

PT J
AU Lyu, YD
   Mishra, P
AF Lyu, Yangdi
   Mishra, Prabhat
TI MaxSense: Side-channel Sensitivity Maximization for Trojan Detection
   Using Statistical Test Patterns
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware Trojan detection; test generation; dynamic current;
   side-channel analysis
ID HARDWARE TROJANS; FRAMEWORK; QUALITY
AB Detection of hardware Trojans is vital to ensure the security and trustworthiness of System-on-Chip (SoC) designs. Side-channel analysis is effective for Trojan detection by analyzing various side-channel signatures such as power, current, and delay. In this article, we propose an efficient test generation technique to facilitate side-channel analysis utilizing dynamic current. While early work on current-aware test generation has proposed several promising ideas, there are two major challenges in applying it on large designs: (i) The test generation time grows exponentially with the design complexity, and (ii) it is infeasible to detect Trojans, since the side-channel sensitivity is marginal compared to the noise and process variations. Our proposed work addresses both challenges by effectively exploiting the affinity between the inputs and rare (suspicious) nodes. The basic idea is to quickly find the profitable ordered pairs of test vectors that can maximize sidechannel sensitivity. This articlemakes two important contributions: (i) It proposed an efficient test generation algorithm that can produce the first patterns in the test vectors to maximize activation of suspicious nodes using an SMT solver, and (ii) it developed a genetic-algorithm based test generation technique to produce the second patterns in the test vectors to maximize the switching in the suspicious regions while minimizing the switching in the rest of the design. Our experimental results demonstrate that we can drastically improve both the side-channel sensitivity (62x on average) and time complexity (13x on average) compared to the state-of-the-art test generation techniques.
C1 [Lyu, Yangdi; Mishra, Prabhat] Univ Florida, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Lyu, YD (corresponding author), Univ Florida, Gainesville, FL 32611 USA.
EM lvyangdi0729@gmail.com; prabhat@ufl.edu
RI Lyu, Yangdi/KUF-2924-2024
OI Lyu, Yangdi/0000-0001-8322-156X; Mishra, Prabhat/0000-0003-3653-6221
FU National Science Foundation (NSF) [CCF-1908131]
FX This work was partially supported by the National Science Foundation
   (NSF) grant CCF-1908131.
CR Abbassi IH, 2018, IEEE ACCESS, V6, P32240, DOI 10.1109/ACCESS.2018.2846583
   AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Ahmed A, 2018, INT TEST CONF P
   Amyeen ME, 2004, INT TEST CONF P, P669
   [Anonymous], 1996, INTRO GENETIC ALGORI
   Balaji Bharathan, 2012, P WORKSH POW AW COMP
   Bao CX, 2015, IEEE T COMPUT AID D, V34, P1577, DOI 10.1109/TCAD.2015.2424929
   Bazzazi A, 2017, J ELECTRON TEST, V33, P381, DOI 10.1007/s10836-017-5670-0
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Chakraborty Rajat Subhra, 2009, MERO STAT APPROACH H, P396
   Chen M., 2012, System-Level Validation: High-Level Modeling and Directed Test Generation Techniques
   Chen XM, 2017, IEEE T COMPUT AID D, V36, P1633, DOI 10.1109/TCAD.2016.2638442
   Courbon F, 2015, DES AUT TEST EUROPE, P788
   Cruz J, 2018, I CONF VLSI DESIGN, P91, DOI 10.1109/VLSID.2018.43
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Fang L., 2008, P ACM GREAT LAKES S, P363, DOI DOI 10.1145/1366110.1366196
   Farahmandi F., 2020, System-on-Chip Security
   Farahmandi F, 2017, ASIA S PACIF DES AUT, P591, DOI 10.1109/ASPDAC.2017.7858388
   Ghosh S, 2015, IEEE DES TEST, V32, P7, DOI 10.1109/MDAT.2014.2347918
   Huang YW, 2018, IEEE T INF FOREN SEC, V13, P2746, DOI 10.1109/TIFS.2018.2833059
   Huang YW, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P130, DOI 10.1145/2976749.2978396
   Ioannides C, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071363
   Ismari D, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967061
   Jacob N, 2014, IET COMPUT DIGIT TEC, V8, P264, DOI 10.1049/iet-cdt.2014.0039
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Lyu Y., 2018, J. Hardw. Syst. Secur., V2, P33, DOI 10.1007/s41635-017-0025-y
   Lyu YD, 2021, IEEE T COMPUT, V70, P979, DOI 10.1109/TC.2020.2997644
   Lyu Y, 2021, IEEE T COMPUT AID D, V40, P1287, DOI 10.1109/TCAD.2020.3019984
   Lyu Yangdi, 2020, ASPDAC
   Lyu Yangdi, 2019, P DES AUT TEST EUR C
   Lyu Yangdi, 2020, P DES AUT TEST EUR C
   Mishra P., 2017, Hardware IP security and trust, DOI 10.1007/978-3-319-49025-0
   Narasimhan S, 2013, IEEE T COMPUT, V62, P2183, DOI 10.1109/TC.2012.200
   Nowroz AN, 2014, IEEE T COMPUT AID D, V33, P1792, DOI 10.1109/TCAD.2014.2354293
   Pan Zhixin, 2021, P AS S PAC DES AUT C
   Pan Zhixin, 2020, P IEEE ACM INT C COM
   Plusquellic J., 2018, Detecting Hardware Trojans Using Delay Analysis, P219, DOI [10.1007/978-3-319-68511-3_10, DOI 10.1007/978-3-319-68511-3_10]
   Pomeranz I, 2004, IEEE T COMPUT, V53, P1497, DOI 10.1109/TC.2004.87
   Rad R, 2010, IEEE T VLSI SYST, V18, P1735, DOI 10.1109/TVLSI.2009.2029117
   Rao SK, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P92, DOI 10.1109/HST.2015.7140244
   Rudnick EM, 1997, IEEE T COMPUT AID D, V16, P1034, DOI 10.1109/43.658571
   Saha S, 2015, LECT NOTES COMPUT SC, V9293, P577, DOI 10.1007/978-3-662-48324-4_29
   Salmani H, 2012, IEEE T VLSI SYST, V20, P112, DOI 10.1109/TVLSI.2010.2093547
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Wolff F, 2008, DES AUT TEST EUROPE, P1474
   Wu TF, 2016, IEEE T COMPUT AID D, V35, P521, DOI 10.1109/TCAD.2015.2474373
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Zhou Z., 2018, VLSI Test Symposium (VTS), P1
NR 49
TC 8
Z9 8
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 3
AR 22
DI 10.1145/3436820
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QQ1XF
UT WOS:000624319500006
DA 2024-07-18
ER

PT J
AU Li, J
   Huang, BW
   Sha, ZB
   Cai, ZG
   Liao, JW
   Gerofi, B
   Ishikawa, Y
AF Li, Jun
   Huang, Bowen
   Sha, Zhibing
   Cai, Zhigang
   Liao, Jianwei
   Gerofi, Balazs
   Ishikawa, Yutaka
TI Mitigating Negative Impacts of Read Disturb in SSDs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Solid-state drive (SSD); read disturb; read refresh; scheduling; read
   errors
AB Read disturb is a circuit-level noise in solid-state drives (SSDs), whichmay corrupt existing data in SSD blocks and then cause high read error rate and longer read latency. The approach of read refresh is commonly used to avoid read disturb errors by periodically migrating the hot read data to other free blocks, but it places considerable negative impacts on I/O (Input/Output) responsiveness. This article proposes scheduling approaches on write data and read refresh operations, to mitigate the negative effects caused by read disturb. To be specific, we first construct a model to classify SSD blocks into two categories according to the estimated read error rate by referring to the factors of block's P/E (Program/Erase) cycle and the accumulated read count to the block. Then, the data being intensively read will be redirected to the block having a small read error rate, as it is not sensitive to read disturb even though the data will be heavily requested. Moreover, we take advantage of reinforcement learning to predict the idle interval between two I/O requests for purposely conducting (partial) read refresh operations. As a result, it is able to minimize negative impacts toward subsequent incoming I/O requests and to ensure I/O responsiveness. Through a series of emulation tests on several realistic disk traces, we demonstrate that the proposed mechanisms can noticeably yield performance improvements on the metrics of read error rate and I/O latency.
C1 [Li, Jun; Huang, Bowen; Sha, Zhibing; Cai, Zhigang; Liao, Jianwei] Southwest Univ China, Chongqing 400715, Peoples R China.
   [Liao, Jianwei] Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
   [Gerofi, Balazs; Ishikawa, Yutaka] RIKEN, Ctr Computat Sci, Wako, Saitama 3510198, Japan.
C3 Nanjing University; RIKEN
RP Liao, JW (corresponding author), Southwest Univ China, Chongqing 400715, Peoples R China.; Liao, JW (corresponding author), Nanjing Univ, State Key Lab Novel Software Technol, Nanjing, Peoples R China.
EM lijun19991111@126.com; minwan530755@163.com; shzb171318515@163.com;
   czg@swu.edu.cn; liaojianwei@il.is.s.u-tokyo.ac.jp; bgerofi@gmail.com;
   ishikawa@is.s.u-tokyo.ac.jp
RI Liao, Jianwei/C-5339-2016; Ishikawa, Yutaka/C-5335-2016; Li,
   Jun/AHE-0453-2022
OI Li, Jun/0000-0001-5235-6496
FU National Natural Science Foundation of China [61872299]; Natural Science
   Foundation Project of CQ CSTC [CSTC2018jcyjAX0552]; Hunan Provincial
   Natural Science Foundation of China [2018JJ2309]; Opening Project of
   State Key Laboratory for and Novel Software Technology [KFKT2019B06]
FX This work was partially supported by National Natural Science Foundation
   of China (No. 61872299), Natural Science Foundation Project of CQ CSTC
   (No. CSTC2018jcyjAX0552), Hunan Provincial Natural Science Foundation of
   China (No. 2018JJ2309), and the Opening Project of State Key Laboratory
   for and Novel Software Technology (No. KFKT2019B06).
CR [Anonymous], 2013, ICCD
   [Anonymous], 1986, AKAIKE INFORM CRITER
   Bingjie Xu, 2019, 2019 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P2019, DOI 10.1109/CVPR.2019.00212
   Bjorling M., 2017, FAST
   Cai Y., 2013, DATE
   Cai  Y., 2015, DSN
   Cai YM, 2012, 2012 8TH INTERNATIONAL CONFERENCE ON COMPUTING AND NETWORKING TECHNOLOGY (ICCNT, INC, ICCIS AND ICMIC), P120
   Cai Y, 2015, INT S HIGH PERF COMP, P551, DOI 10.1109/HPCA.2015.7056062
   Chen R., 2019, IEEE TCAD
   Cheshmikhani E., 2019, DATE
   Choi J., 2019, FAST
   Du Y., 2019, DAC
   Gao C., 2018, ACM TODAES
   Ghose S., 2018, ARXIV180503283
   Grupp L. M., 2012, FAST
   Grupp L. M., 2009, MICRO
   Ha K., 2013, APSYS
   Ha K., 2016, IEEE TCAD
   Johnson RA, 2014, APPL MULTIVARIATE ST
   Kang W., 2017, ACM TECS
   Kim J., 2016, IEEE T CIRCUITS SYST
   Lee W., 2019, IEEE TVLSI
   Li Q., 2020, IEEE T RELIABILITY, P2020
   Li Q., 2017, ICCD 2017
   Liu C., 2015, SYSTOR
   Liu W., 2019, DATE
   Manning C., 2012, YAFFS NAND FLASH FAI
   Matsui C., 2017, IEEE
   Matsuki T., 2017, SYSTOR
   Micheloni R., 2017, IEEE
   Mielke N, 2008, INT RELIAB PHY SYM, P9, DOI 10.1109/RELPHY.2008.4558857
   Narayanan D., 2008, ACM TOS
   Narayanan I., 2016, SYSTOR
   Seo Y., 2013, U.S. Patent, Patent No. [14/081 371, 14081371]
   Shi X., 2018, DATE
   Sutton R., 1998, Reinforcement Learning: An Introduction
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Werner J., 2014, U.S. Patent Application, Patent No. [13/729,966, 13729966]
   Wu C., 2020, IEEE T COMPUTERS
   Wu T., 2018, DATE
   Zambelli C., 2017, IRPS
   Zhang WB, 2018, IOP C SER EARTH ENV, V121, DOI 10.1088/1755-1315/121/2/022018
   Zhao Kai, 2013, FAST
   Zuolo L., 2017, IEEE 2017
NR 44
TC 8
Z9 8
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2021
VL 26
IS 1
AR 3
DI 10.1145/3410332
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PQ8BP
UT WOS:000606769200003
DA 2024-07-18
ER

PT J
AU Liu, MY
   Xia, LX
   Wang, Y
   Chakrabarty, K
AF Liu, Mengyun
   Xia, Lixue
   Wang, Yu
   Chakrabarty, Krishnendu
TI Algorithmic Fault Detection for RRAM-based Matrix Operations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE RRAM; fault detection; neural network
ID TOLERANCE; SYSTEMS; RERAM
AB An RRAM-based computing system (RCS) provides an energy-efficient hardware implementation of vectormatrix multiplication for machine-learning hardware. However, it is vulnerable to faults due to the immature RRAM fabrication process. We propose an efficient fault tolerance method for RCS; the proposed method, referred to as extended-ABFT (X-ABFT), is inspired by algorithm-based fault tolerance (ABFT). We utilize row checksums and test-input vectors to extract signatures for fault detection and error correction. We present a solution to alleviate the overflow problem caused by the limited number of voltage levels for the test-input signals. Simulation results show that for a Hopfield classifier with faults in 5% of its RRAM cells, X-ABFT allows us to achieve nearly the same classification accuracy as in the fault-free case.
C1 [Liu, Mengyun; Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Xia, Lixue] Alibaba Grp, Beijing 100102, Peoples R China.
   [Wang, Yu] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China.
C3 Duke University; Alibaba Group; Tsinghua University
RP Liu, MY (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM mengyun.liu@duke.edu; lixue.xlx@alibaba-inc.com;
   yu-wang@mails.tsinghua.edu.cn; krish@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012; Wang, Yu/B-7985-2011
OI Chakrabarty, Krishnendu/0000-0003-4475-6435; Wang,
   Yu/0000-0001-6108-5157
CR Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   ANFINSON CJ, 1988, IEEE T COMPUT, V37, P1599, DOI 10.1109/12.9736
   [Anonymous], 2016, P 43 INT S COMP ARCH
   Ardakani A, 2017, IEEE T VLSI SYST, V25, P2688, DOI 10.1109/TVLSI.2017.2654298
   Beckmann K, 2016, MRS ADV, V1, P3355, DOI 10.1557/adv.2016.377
   Braun C, 2014, I C DEPEND SYS NETWO, P443, DOI 10.1109/DSN.2014.48
   Cai Y, 2018, DES AUT CON, DOI 10.1145/3195970.3196071
   Chang MF, 2014, ISSCC DIG TECH PAP I, V57, P332, DOI 10.1109/ISSCC.2014.6757457
   Chen B., 2011, 2011 International Electron Devices Meeting, p12.3.1, DOI [10.1109/IEDM.2011.6131539, DOI 10.1109/IEDM.2011.6131539]
   Chen C, 2013, APPL PHYS LETT, V103, DOI 10.1063/1.4816747
   Chen CY, 2015, IEEE T COMPUT, V64, P180, DOI 10.1109/TC.2014.12
   Chen LR, 2017, DES AUT TEST EUROPE, P19, DOI 10.23919/DATE.2017.7926952
   Chen YY, 2012, 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   Degraeve R, 2015, MICROELECTRON ENG, V147, P171, DOI 10.1016/j.mee.2015.04.025
   Duan SK, 2016, NEURAL COMPUT APPL, V27, P837, DOI 10.1007/s00521-015-1899-7
   Fantini A, 2013, 2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), P30, DOI 10.1109/IMW.2013.6582090
   Gao LG, 2016, IEEE ELECTR DEVICE L, V37, P870, DOI 10.1109/LED.2016.2573140
   Gao Z, 2016, IEEE INT ON LINE, P25, DOI 10.1109/IOLTS.2016.7604665
   Gonzalez MB, 2014, IEEE T DEVICE MAT RE, V14, P769, DOI 10.1109/TDMR.2014.2311231
   Grossi A, 2016, INT EL DEVICES MEET
   HOPFIELD JJ, 1982, P NATL ACAD SCI-BIOL, V79, P2554, DOI 10.1073/pnas.79.8.2554
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   HUANG KH, 1984, IEEE T COMPUT, V33, P518, DOI 10.1109/TC.1984.1676475
   Huangfu WQ, 2017, ASIA S PACIF DES AUT, P794, DOI 10.1109/ASPDAC.2017.7858421
   JOU JY, 1986, P IEEE, V74, P732, DOI 10.1109/PROC.1986.13535
   Kannan S, 2013, IEEE T NANOTECHNOL, V12, P413, DOI 10.1109/TNANO.2013.2253329
   Kim MK, 2014, INT CONF CONTR AUTO, P140, DOI 10.1109/ICCAIS.2014.7020546
   Kumar TN, 2015, DES AUT TEST EUROPE, P429
   Liu MZ, 2018, INT J AUDIOL, V57, P875, DOI 10.1080/14992027.2018.1498982
   Liu Mengyun, 2018, IEEE INT TEST C ITC
   Marwedel Peter., 2006, Embedded System Design, V1
   Merkel CE, 2011, 2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), P3042, DOI 10.1109/IJCNN.2011.6033622
   Prakash A, 2015, APPL PHYS LETT, V106, DOI 10.1063/1.4922446
   Prakash A, 2016, PHYS SCI REV, V1, DOI 10.1515/psr-2016-0010
   Prezioso M, 2015, NATURE, V521, P61, DOI 10.1038/nature14441
   REXFORD J, 1994, IEEE T PARALL DISTR, V5, P649, DOI 10.1109/71.285610
   Seung Ryul Lee, 2012, 2012 IEEE Symposium on VLSI Technology, P71, DOI 10.1109/VLSIT.2012.6242466
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Song C, 2017, IEEE NON-VOLATILE ME
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Sun XY, 2018, DES AUT TEST EUROPE, P1423, DOI 10.23919/DATE.2018.8342235
   Tang TQ, 2017, ASIA S PACIF DES AUT, P782, DOI 10.1109/ASPDAC.2017.7858419
   Wang J, 2013, INT S HIGH PERF COMP, P234, DOI 10.1109/HPCA.2013.6522322
   Wang MD, 2015, P INT COMP SOFTW APP, P1, DOI [10.1109/MWSYM.2015.7167101, 10.1109/COMPSAC.2015.343]
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Xia L., 2017, IEEE T EMERGING SEL, V8, P102
   Xia LX, 2017, DES AUT CON, DOI 10.1145/3061639.3062248
   Xia LX, 2016, J COMPUT SCI TECH-CH, V31, P3, DOI 10.1007/s11390-016-1608-8
   Xu Cong, 2013, P DES AUT C DAC 13
   Xue JW, 2017, PHOTODIAGN PHOTODYN, V17, P87, DOI 10.1016/j.pdpdt.2016.11.010
   Yu SM, 2013, ADV MATER, V25, P1774, DOI 10.1002/adma.201203680
NR 52
TC 7
Z9 7
U1 2
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2020
VL 25
IS 3
AR 29
DI 10.1145/3386360
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TT
UT WOS:000583681400006
DA 2024-07-18
ER

PT J
AU Esmaili, A
   Nazemi, M
   Pedram, M
AF Esmaili, Amirhossein
   Nazemi, Mahdi
   Pedram, Massoud
TI Energy-aware Scheduling of Task Graphs with Imprecise Computations and
   End-to-end Deadlines
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Task scheduling; imprecise computations; real-time MPSoCs; input error
AB Imprecise computations allow scheduling algorithms developed for energy-constrained computing devices to trade off output quality with utilization of system resources. The goal of such scheduling algorithms is to utilize imprecise computations to find a feasible schedule for a given task graph while maximizing the quality of service (QoS) and satisfying a hard deadline and an energy bound. This work presents a heuristic for scheduling tasks with potentially imprecise computations, represented with directed acyclic graphs, on multiprocessor platforms. Furthermore, it presents a mixed integer linear program formulation of the same problem, which provides the optimal reference scheduling solutions, enabling evaluation of the efficacy of the proposed heuristic. Both the heuristic and mathematical program take account of potentially imprecise inputs of tasks on their output quality. Furthermore, the presented heuristic is capable of finding feasible schedules even under tight energy budgets. Through extensive experiments, it is shown that in some cases, the proposed heuristic is capable of finding the same QoS as the ones found by MILP. Furthermore, for those task graphs that MILP outperforms the proposed heuristic, QoS values obtained with the proposed heuristic are, on average, within 1.24% of the optimal solutions while improving the runtime by a factor of 100 or so. This clearly demonstrates the advantage of the proposed heuristic over the exact solution, especially for large task graphs where solving the mathematical problem is hampered by its lengthy runtime.
C1 [Esmaili, Amirhossein; Nazemi, Mahdi; Pedram, Massoud] Univ Southern Calif, 3740 McClintock Ave, Los Angeles, CA 90089 USA.
C3 University of Southern California
RP Esmaili, A (corresponding author), Univ Southern Calif, 3740 McClintock Ave, Los Angeles, CA 90089 USA.
EM esmailid@usc.edu; mnazemi@usc.edu; pedram@usc.edu
CR [Anonymous], 1998, P INT WORKSH HARDW S
   [Anonymous], 2014, ACM T EMBEDD COMPUT
   Aydin H, 2001, IEEE T COMPUT, V50, P111, DOI 10.1109/12.908988
   Chen JM, 2009, J INF SCI ENG, V25, P185
   Chung J.-Y., 1990, T COMPUT, V39, P9
   Cortes Luis Alejandro, 2006, T VERY LARGE SCALE I, V14, P10
   Esmaili Amirhossein, 2019, P AS S PAC DES AUT C
   Feng Wu-chun, 1997, T SOFTW ENG, V23, P2
   Gerards Marco E. T., 2015, T COMPUT, V64, P6
   Huang H., 2014, T EMBEDD COMPUT SYST, V13, p2s
   Hull David, 1997, P WORKS MIDDL DISTR
   Liu JaneW.-S., 1991, FDN REAL TIME COMPUT
   LIU JWS, 1994, FDN DEPENDABLE COMPU
   Liu Y, 2007, ELECTRON J DIFFER EQ
   Mo Lei, 2019, P DES AUT TEST EUR C
   Mo Lei, 2018, J EMERG SELECT TOPIC, V8, P4
   Munawar Waqaas, 2014, P INT C PAR DISTR SY
   Ravindran RC, 2014, INT J EMBED SYST, V6, P73, DOI 10.1504/IJES.2014.060919
   Rusu Cosmin, 2003, ACM T EMBED COMPUT S, V2, P4
   Shih W.-K., 1992, P REAL TIM SYST S
   Shih W.-K., 1989, P REAL TIM SYST S
   Srinivasan Krishnan, 2007, INTEG VLSI J, V40, P3
   Stavrinides GL, 2017, SIMUL MODEL PRACT TH, V70, P120, DOI 10.1016/j.simpat.2016.10.009
   Stavrinides GL, 2010, J SYST SOFTWARE, V83, P1004, DOI 10.1016/j.jss.2009.12.025
   Stavrinides Georgios L., 2012, FUTURE GENER COMP SY, V28, P7
   Topcuoglu H., 2002, IEEE T PARALL DISTR, V13, P3
   Yu Heng, 2008, P AS S PAC DES AUT C
   Zhou Junlong, 2017, P DES AUT TEST EUR C
NR 28
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 11
DI 10.1145/3365999
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sayed, N
   Mao, LF
   Bishnoi, R
   Tahoori, MB
AF Sayed, Nour
   Mao, Longfei
   Bishnoi, Rajendra
   Tahoori, Mehdi B.
TI Compiler-Assisted and Profiling-Based Analysis for Fast and Efficient
   STT-MRAM On-Chip Cache Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Thermal stability factor; magnetic tunneling junction; hybrid caches;
   compiler analysis; profiling analysis; retention failures; read disturb;
   application requirements
ID WRITE OPERATIONS; HYBRID CACHE; MOORES LAW; RAM; ENERGY; ARCHITECTURE;
   PERFORMANCE; FUTURE; MODEL; RELIABILITY
AB Spin Transfer Torque Magnetic Random Access Memory (STT-MRAM) is a promising candidate for large on-chip memories as a zero-leakage, high-density and non-volatile alternative to the present SRAM technology. Since memories are the dominating component of a System-on-Chip, the overall performance of the system is highly dependent on that memories. Nevertheless, the high write energy and latency of the emerging STT-MRAM are the most challenging design issues in a modern computing system. By relaxing the non-volatility of these devices, it is possible to reduce the write energy and latency costs, at the expense of reducing the retention time, which in turn may lead to loss of data. In this article, we propose a hybrid STT-MRAM design for caches with different retention capabilities. Then, based on the application requirements (i.e., execution time and memory access rate), program data layout is re-arranged at compilation time for achieving fast and energy-efficient hybrid STT-MRAM on-chip memory design with no reliability degradation. The application requirements have been defined at function granularity based on profiling and compiler-level analysis, which estimate the required retention time and memory access rate, respectively. Experimental results show that the proposed hybrid STT-MRAM cache combined with profiling-based and compiler-level analysis for the data re-arranging, on average, reduces the write energy per access by 49.7%. At system level, overall static and dynamic energy of the cache are reduced by 8.1% and 44%, respectively, whereas, the system performance has been improved up to 8.1%.
C1 [Sayed, Nour; Mao, Longfei; Bishnoi, Rajendra; Tahoori, Mehdi B.] KIT, CDNC, D-76131 Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Sayed, N (corresponding author), KIT, CDNC, D-76131 Karlsruhe, Germany.
EM nour.sayed@kit.edu; longfei.mao@student.kit.edu;
   rajendra.bishnoi@kit.edu; mehdi.tahoori@kit.edu
FU European Commission under the Horizon-2020 Program as part of the GREAT
   project; ANR/DFG as part of the MASTA project
FX This work was partly supported by the European Commission under the
   Horizon-2020 Program as part of the GREAT project
   (http://www.great-research.eu/) and by ANR/DFG as part of the MASTA
   project.
CR Ahn J, 2014, INT S HIGH PERF COMP, P25, DOI 10.1109/HPCA.2014.6835944
   [Anonymous], 2015, P 2015 20 IEEE EUR T
   Apalkov D, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2463585.2463589
   Bi XY, 2012, ICCAD-IEEE ACM INT, P88
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bishnoi R, 2016, IEEE T MAGN, V52, DOI 10.1109/TMAG.2016.2541629
   Bishnoi R, 2015, INT SYM QUAL ELECT, P548
   Bishnoi R, 2016, IEEE T VLSI SYST, V24, P1783, DOI 10.1109/TVLSI.2015.2496363
   Chen YB, 2012, PROCEEDINGS OF THE ASME PRESSURE VESSELS AND PIPING CONFERENCE, PVP 2012, VOL 5, P237
   Del Bel B., 2014, Proc. Design, P1
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Emre Y, 2012, IEEE WORKSHOP SIG, P125, DOI 10.1109/SiPS.2012.11
   Fong XY, 2012, IEEE T NANOTECHNOL, V11, P172, DOI 10.1109/TNANO.2011.2169456
   Gargini P, 2000, TG IEEE GAL ARS, P3, DOI 10.1109/GAAS.2000.906261
   Graham S. L., 1982, SIGPLAN Notices, V17, P120, DOI 10.1145/872726.806987
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Hu JT, 2010, DES AUT CON, P350
   Jadidi A., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P79, DOI 10.1109/ISLPED.2011.5993611
   Jianhua Li, 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P31, DOI 10.1109/VLSISoC.2011.6081626
   Jin Youngbin, 2014, AREA POWER LATENCY C
   Jog A, 2012, DES AUT CON, P243
   Kang W, 2015, IEEE T ELECTRON DEV, V62, P1769, DOI 10.1109/TED.2015.2412960
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Kwon KW, 2014, IEEE T VLSI SYST, V22, P712, DOI 10.1109/TVLSI.2013.2256945
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Li QG, 2014, IEEE T VLSI SYST, V22, P1829, DOI 10.1109/TVLSI.2013.2278295
   Li QG, 2013, ASIA S PACIF DES AUT, P273, DOI 10.1109/ASPDAC.2013.6509608
   Li Y, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2555289.2555308
   Mejdoubi A, 2012, INT CONF MICROELECTR, P225, DOI 10.1109/MIEL.2012.6222840
   Mittal S, 2014, SUSTAIN COMPUT-INFOR, V4, P33, DOI 10.1016/j.suscom.2013.11.001
   Motaman S, 2015, DES AUT TEST EUROPE, P1431
   Munira K, 2012, IEEE T ELECTRON DEV, V59, P2221, DOI 10.1109/TED.2012.2198825
   Naeimi H., 2013, Intel Technology Journal, V17
   Nair SM, 2018, IEEE T COMPUT AID D, V37, P1396, DOI 10.1109/TCAD.2017.2760861
   Park SP, 2012, DES AUT CON, P492
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Rodríguez G, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2669556
   Sayed N., 2017, P IEEE VLSI TEST S V, P1, DOI DOI 10.1109/VTS.2017.7928937
   Sayed N., 2018, P DES AUT TEST EUR C
   Sayed N, 2017, DES AUT TEST EUROPE, P554, DOI 10.23919/DATE.2017.7927049
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Suzuki D., 2014, IEEE Trans. Magn, V50, P1, DOI [10.1109/TMAG.2014.2322387, DOI 10.1109/TMAG.2014.2322387]
   Thompson SE, 2006, MATER TODAY, V9, P20, DOI 10.1016/S1369-7021(06)71539-5
   Wolf SA, 2010, P IEEE, V98, P2155, DOI 10.1109/JPROC.2010.2064150
   Wu XX, 2009, DES AUT TEST EUROPE, P737
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Xu W, 2011, IEEE T VLSI SYST, V19, P483, DOI 10.1109/TVLSI.2009.2035509
   Zheng TH, 2013, I SYMPOS LOW POWER E, P229
NR 51
TC 11
Z9 11
U1 2
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 41
DI 10.1145/3321693
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500004
DA 2024-07-18
ER

PT J
AU Hyun, D
   Shin, Y
AF Hyun, Daijoon
   Shin, Youngsoo
TI Integrated Approach of Airgap Insertion for Circuit Timing Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Airgap; airgap layer; layer reassignment; design rule; timing
   optimization
AB Airgap technology enables air to be introduced in inter-metal dielectric (IMD). Airgap between certain wires reduces coupling capacitance due to the reduced permittivity; this can be utilized to decrease circuit delay. We propose an integrated approach of airgap insertion with the goal of circuit tuning optimization. It consists of three sub-problems. We first select the layers that employ airgap, called airgap layers, that maximize total negative slack (TNS) improvement; this yields TNS improvement of 7% to 15% and worst negative slack (WNS) improvement of 2% to 8%, compared to a simple assumption of airgap layers. Second, we reassign the layers of wires such that more wires on critical paths can be placed in airgap layers. This is formulated as integer linear programming (ILP), and a more practical heuristic algorithm is also proposed. It provides an additional 17% TNS improvement and 6% WNS improvement. Finally, we perform airgap insertion through ILP formulation, where a number of design rules are modeled with linear constraints. To reduce the heavy runtime of ILP, a layout partitioning technique is also applied. It implements a feasible airgap mask in a manageable time where the amount of inserted airgap is close to the optimal solution.
C1 [Hyun, Daijoon; Shin, Youngsoo] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Hyun, D (corresponding author), Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea.
EM ars0130@kaist.ac.kr; youngsoo@ee.kaist.ac.kr
CR [Anonymous], 1999, ITC 99 BENCHM HOM PA
   [Anonymous], 1989, ISCAS 89 BENCHM HOM
   Bhanushali K., 2015, P 2015 S INT S PHYS, P165
   Chung Noyoung, 2008, P SPIE ADV LITHOGRAP, V7028
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   ELMORE WC, 1948, J APPL PHYS, V19, P55, DOI 10.1063/1.1697872
   Fischer K, 2015, IEEE INT INTERC TECH, P5, DOI 10.1109/IITC-MAM.2015.7325600
   Han K, 2015, PROC SPIE, V9635, DOI 10.1117/12.2199299
   King SW, 2015, ECS J SOLID STATE SC, V4, pN3029, DOI 10.1149/2.0051501jss
   Natarajan S., 2014, Proc. IEDM, P3, DOI [DOI 10.1109/IEDM.2014.7046976, 10.1109/IEDM.2014.7046976]
   Optimization L. G., 2020, GUROBI OPTIMIZER REF
   Park S, 2008, J ELECTRON MATER, V37, P1534, DOI 10.1007/s11664-008-0513-5
   PENNY C, 2017, P IEEE INT INT TECHN, P1
   Seo J, 2013, 2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
   Sinha SK, 2012, PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), P157, DOI 10.1109/CODIS.2012.6422160
   Synopsys, 2016, TECHN FIL ROUT RUL R
   Wilson L., 2013, International technology roadmap for semiconductors (ITRS)
   Xia Liqun, 2007, US Patent App, Patent No. [11/869,409, 11869409]
   Yoo H., 2010, P INT INT TECHN C JU, P1
   Zhang X., 2008, PROC FUTURE FAB INT, P81
NR 20
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 24
DI 10.1145/3306494
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300011
DA 2024-07-18
ER

PT J
AU Chen, TY
   Chang, YH
   Kuan, YH
   Yang, MC
   Chang, YM
   Hsiu, PC
AF Chen, Tseng-Yi
   Chang, Yuan-Hao
   Kuan, Yuan-Hung
   Yang, Ming-Chang
   Chang, Yu-Ming
   Hsiu, Pi-Cheng
TI Enhancing Flash Memory Reliability by Jointly Considering Write-back
   Pattern and Block Endurance
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Flash reliability; bit-flip; bit error; multi-level cell; NAND flash
ID RETENTION
AB Owing to high cell density caused by the advanced manufacturing process, the reliability of flash drives turns out to be rather challenging in flash system designs. To enhance the reliability of flash drives, error-correcting code (ECC) has been widely utilized in flash drives to correct error bits during programming/reading data to/from flash drives. Although ECC can effectively enhance the reliability of flash drives by correcting error bits, the capability of ECC would degrade while the program/erase (P/E) cycles of flash blocks is increased. Finally, ECC could not correct a flash page, because a flash page contains too many error bits. As a result, reducing error bits is an effective solution to further improve the reliability of flash drives when a specific ECC is adopted in the flash drive. This work focuses on how to reduce the probability of producing error bits in a flash page. Thus, we propose a pattern-aware write strategy for flash reliability enhancement. The proposed write strategy considers both the P/E cycle of blocks and the pattern of written data while a flash block is allocated to store the written data. Since the proposed write strategy allocates young blocks (respectively, old blocks) for hot data (respectively, cold data) and flips the bit pattern of the written data to the appropriate bit pattern, the proposed strategy can effectively improve the reliability of flash drives. The experimental results show that the proposed strategy can reduce the number of error pages by up to 50%, compared with the well-known DFTL solution. Moreover, the proposed strategy is orthogonal with all ECC mechanisms so that the reliability of the flash drives with ECC mechanisms can be further improved by the proposed strategy.
C1 [Chen, Tseng-Yi] Yuan Ze Univ, Dept Comp Sci & Engn, Taoyuan 320, Taiwan.
   [Chang, Yuan-Hao; Kuan, Yuan-Hung; Chang, Yu-Ming] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   [Yang, Ming-Chang] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China.
   [Hsiu, Pi-Cheng] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan.
C3 Yuan Ze University; Academia Sinica - Taiwan; Chinese University of Hong
   Kong; Academia Sinica - Taiwan
RP Chen, TY (corresponding author), Yuan Ze Univ, Dept Comp Sci & Engn, Taoyuan 320, Taiwan.
EM tychen@saturn.yzu.edu.tw; johnson@iis.sinica.edu.tw; csyhkuan@gmail.com;
   mcyang@cse.cuhk.edu.hk; sanforeverchang@gmail.com;
   pchsiu@citi.sinica.edu.tw
RI Hsiu, Pi-Cheng/GSJ-1102-2022; Hsiu, Pi-Cheng/ABC-3210-2020; Chang,
   Yuan-Hao/ABA-6935-2020; Yang, Ming-Chang/ABB-2357-2020
OI Hsiu, Pi-Cheng/0000-0001-8035-4033; Chang, Yuan-Hao/0000-0002-1282-2111;
   Yang, Ming-Chang/0000-0002-4029-757X; Chen,
   Tseng-Yi/0000-0003-2939-2821; KUAN, YUAN-HUNG/0000-0002-7582-5870
CR [Anonymous], 2014, P BRIT MACH VIS C
   Cai Y, 2017, P IEEE, V105, P1666, DOI 10.1109/JPROC.2017.2713127
   Cai Y, 2017, INT S HIGH PERF COMP, P49, DOI 10.1109/HPCA.2017.61
   Cai Y, 2015, INT S HIGH PERF COMP, P551, DOI 10.1109/HPCA.2015.7056062
   Cai Y, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P123, DOI 10.1109/ICCD.2013.6657034
   Cai Y, 2015, I C DEPEND SYS NETWO, P438, DOI 10.1109/DSN.2015.49
   Cai Y, 2012, DES AUT TEST EUROPE, P521
   Cai Y, 2012, PR IEEE COMP DESIGN, P94, DOI 10.1109/ICCD.2012.6378623
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chang YH, 2010, IEEE T COMPUT, V59, P53, DOI 10.1109/TC.2009.134
   Chen Tseng-Yi, 2017, P S APPL COMP SAC 17, P1460, DOI [10.1145/3019612.3019680, DOI 10.1145/3019612.3019680]
   Choi H, 2010, IEEE T VLSI SYST, V18, P843, DOI 10.1109/TVLSI.2009.2015666
   Daeyeal Lee, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P430, DOI 10.1109/ISSCC.2012.6177077
   Dong GQ, 2011, IEEE T CIRCUITS-I, V58, P429, DOI 10.1109/TCSI.2010.2071990
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Guo J, 2017, IEEE T VLSI SYST, V25, P1433, DOI 10.1109/TVLSI.2016.2642055
   Gupta Aayush, 2009, P ARCH SUPP PROGR LA
   Ha K, 2016, IEEE T COMPUT AID D, V35, P1079, DOI 10.1109/TCAD.2015.2504868
   Ho KC, 2013, ISSCC DIG TECH PAP I, V56, P222, DOI 10.1109/ISSCC.2013.6487709
   Huang Ping., 2014, Proceedings of the Ninth Eu- ropean Conference on Computer Systems, P22
   Jacobvitz AN, 2013, INT S HIGH PERF COMP, P222, DOI 10.1109/HPCA.2013.6522321
   Li S, 2010, IEEE T VLSI SYST, V18, P1412, DOI 10.1109/TVLSI.2009.2024154
   Li Y, 2014, IEEE INT SYMP INFO, P2087, DOI 10.1109/ISIT.2014.6875201
   Liu C.-Y., 2015, SYSTOR, P1, DOI 10.1145/2757667.2757679
   Luo Yi, 2015, Electric Power Science and Engineering, V31, P1, DOI 10.3969/j.issn.1672-0792.2015.11.001
   Moon S., 2012, 012 IEEE 28th Symposium on Mass Storage Systems and Technologies (MSST), P1
   Samsung, 2015, Samsung v-nand@ONLINE
   Sheldon D., 2008, P IEEE ACM IFIP INT, P155, DOI DOI 10.1145/1450135.1450171
   Tanakamaru S., 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P204, DOI 10.1109/ISSCC.2011.5746283
   Tanakamaru S, 2014, IEEE T CIRCUITS-I, V61, P1119, DOI 10.1109/TCSI.2013.2285891
   Wen Wang, 2015, 2015 11th IEEE International Conference and Workshops on Automatic Face and Gesture Recognition (FG), P1, DOI 10.1109/FG.2015.7163138
   Yang M.-C., 2013, ACM/EDAC/IEEE Design Automation Conference, P1
   Yu Cai, 2014, ACM SIGMETRICS Performance Evaluation Review, V42, P491
   [张曼 Zhang Man], 2016, [水资源保护, Water Resources Protection], V32, P1
   Zhou HC, 2015, IEEE T INFORM THEORY, V61, P17, DOI 10.1109/TIT.2014.2365499
NR 35
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 64
DI 10.1145/3229192
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900009
DA 2024-07-18
ER

PT J
AU Bi, ZR
   Zhou, D
   Wang, SG
   Zeng, X
AF Bi, Zhaori
   Zhou, Dian
   Wang, Sheng-Guo
   Zeng, Xuan
TI Optimization and Quality Estimation of Circuit Design via Random Region
   Covering Method
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithm; circuit optimization; synthesis; gate sizing
ID ANALOG; SEARCH; SYSTEM; NUMBER
AB Random region covering is a global optimization technique that explores the landscape by introducing multiple random starting points to initiate the local optimization solvers. This study applies the random region covering technique to circuit design automation and proposes a theory to explain why this technique is efficient at searching for the global optimum. In addition to analyzing the efficiency of the random region covering algorithm, the theory gives a probability-based estimation of the goodness of the optimization result. To enhance the efficiency of the random region covering technique, this work evaluates the boundary of top performance regions and proposes a modified random region covering method that only performs the global optimization on the top design region. The results from a large number of mathematical experiments verify the proposed methodology. The optimized designs of a class-E power amplifier and a wide load range operational amplifier outperform both manual designs and other state-of-the-art optimization techniques.
C1 [Bi, Zhaori] Univ Texas Dallas, Dept Comp Engn, 800 Campbell Rd, Richardson, TX 75080 USA.
   [Zhou, Dian] Univ Texas Dallas, Dept Elect Engn, 800 Campbell Rd, Richardson, TX 75080 USA.
   [Zhou, Dian; Zeng, Xuan] Fudan Univ, State Key Lab ASIC & Syst, Dept Microelect, 220 Handan Rd, Shanghai 200433, Peoples R China.
   [Wang, Sheng-Guo] Univ N Carolina, Dept Engn Technol, Coll Engn, 9201 Univ City Blvd, Charlotte, NC 28223 USA.
   [Wang, Sheng-Guo] Univ N Carolina, Coll Comp & Informat, 9201 Univ City Blvd, Charlotte, NC 28223 USA.
C3 University of Texas System; University of Texas Dallas; University of
   Texas System; University of Texas Dallas; Fudan University; University
   of North Carolina; University of North Carolina Charlotte; University of
   North Carolina; University of North Carolina Charlotte
RP Zhou, D (corresponding author), Univ Texas Dallas, Dept Elect Engn, 800 Campbell Rd, Richardson, TX 75080 USA.; Zhou, D (corresponding author), Fudan Univ, State Key Lab ASIC & Syst, Dept Microelect, 220 Handan Rd, Shanghai 200433, Peoples R China.
EM zxb107020@utdallas.edu; zhoud@utdallas.edu; swang@uncc.edu;
   xzeng@fudan.edu.cn
RI zeng, xuan/KFR-4309-2024
FU National Natural Science Foundation of China (NSFC) [61574044, 61376040,
   61574046]; National Key Research and Development Program
   [2016YFB0201304]; Recruitment Program of Global Experts (Thousand
   Talents Plan)
FX This work was supported in part by the National Natural Science
   Foundation of China (NSFC) research project 61574044, 61376040, and
   61574046, partly by the National Key Research and Development Program
   2016YFB0201304, and partly by the Recruitment Program of Global Experts
   (the Thousand Talents Plan).
CR Bertsekas D., 2009, ATHENA SCI OPTIMIZAT
   BUNGE J, 1993, J AM STAT ASSOC, V88, P364, DOI 10.2307/2290733
   Chauhan Yogesh, 2012, ESSDERC 2012 - 42nd European Solid State Device Research Conference, P46, DOI 10.1109/ESSDERC.2012.6343330
   Dastidar TR, 2005, IEEE T EVOLUT COMPUT, V9, P211, DOI 10.1109/TEVC.2004.841308
   Gallagher M, 2006, IEEE T EVOLUT COMPUT, V10, P590, DOI 10.1109/TEVC.2005.863628
   Garnier J, 2002, SIAM J DISCRETE MATH, V15, P122, DOI 10.1137/S0895480199355225
   Gielen GGE, 2000, P IEEE, V88, P1825, DOI 10.1109/5.899053
   Guerra-Gomez I, 2013, ELEKTRON ELEKTROTECH, V19, P81, DOI 10.5755/j01.eee.19.10.2464
   Guerra-Gómez I, 2013, APPL MATH COMPUT, V222, P167, DOI 10.1016/j.amc.2013.07.059
   Guerra-Gómez I, 2013, ANALOG INTEGR CIRC S, V74, P345, DOI 10.1007/s10470-012-9998-1
   Hernando L, 2013, EVOL COMPUT, V21, P625, DOI 10.1162/EVCO_a_00100
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   Huang GM, 2013, IEEE T CIRCUITS-I, V60, P1511, DOI 10.1109/TCSI.2012.2226504
   Levi T, 2012, IEEE T COMPUT AID D, V31, P1629, DOI 10.1109/TCAD.2012.2204992
   Li X, 2007, IEEE T COMPUT AID D, V26, P2, DOI 10.1109/TCAD.2006.882513
   Lin CW, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P118, DOI 10.1109/VDAT.2009.5158109
   Liu B, 2014, IEEE T COMPUT AID D, V33, P169, DOI 10.1109/TCAD.2013.2284109
   Liu XX, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2534395
   Lourenço N, 2012, PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1119
   McConaghy T, 2011, IEEE T EVOLUT COMPUT, V15, P557, DOI 10.1109/TEVC.2010.2093581
   Mitra S., 2010, P DES AUT C, DOI [10.1145/1837274.1837280, DOI 10.1145/1837274.1837280]
   NYE W, 1988, IEEE T COMPUT AID D, V7, P501, DOI 10.1109/43.3185
   Pradhan A., 2009, P 22 INT C VLSI DES, P31
   Qian L., 2010, Circuits and Systems Workshop (DCAS), 2010 IEEE Dallas, P1
   Qian LX, 2015, IEEE T VLSI SYST, V23, P2595, DOI 10.1109/TVLSI.2014.2377013
   Ramos J, 2005, IEEE T CIRCUITS-I, V52, P1526, DOI 10.1109/TCSI.2005.851677
   Tan M, 2015, IEEE J SOLID-ST CIRC, V50, P440, DOI 10.1109/JSSC.2014.2364037
   Terry, 2003, IEEE T NUCL SCI, P915, DOI [10.1109/TNS.2003.814588, DOI 10.1109/TNS.2003.814588]
   Tlelo-Cuautle E, 2016, INT J ELECTRON, V103, P1665, DOI 10.1080/00207217.2016.1138522
   Trejo-Guerra R, 2012, COMMUN NONLINEAR SCI, V17, P4328, DOI 10.1016/j.cnsns.2012.01.029
   Yeung SH, 2012, IEEE T IND INFORM, V8, P216, DOI 10.1109/TII.2012.2186821
   Yoo C, 2001, IEEE J SOLID-ST CIRC, V36, P823, DOI 10.1109/4.918921
NR 32
TC 21
Z9 21
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 1
DI 10.1145/3084685
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900001
DA 2024-07-18
ER

PT J
AU Murugesan, S
   Mahammad, SN
AF Murugesan, Shanmugakumar
   Mahammad, Noor Sk
TI A Novel Range Matching Architecture for Packet ClassificationWithout
   Rule Expansion
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Packet classification; TCAM; range encoding; range match
ID HIGH-PERFORMANCE; ENCODER
AB The speed requirement for the routing table lookup and the packet classification is rapidly increasing due to the increase in the number of packets needed to be processed per second. The hardware-based packet classification relies on ternary content addressable memory (TCAM) to meet this speed requirement. However, TCAM consumes huge power and also supports only for longest prefix match and exact match, where the classification rule also has a range match (RM) field. Hence, it is mandatory to encode the RM into prefix match to accommodate the rule in TCAM. In the worst case, one rule is encoded into (2W-2) 2 rules (where W is a number of bits to represent range). This work proposes a novel RM architecture, and a detailed analysis about the range field on the standard dataset and the real-life classifier rules are presented. In the literature, the existing RM architecture is used to avoid the range to prefix conversion, but due to the serial operation, it lacks in performance. For constant time lookup, TCAM is the best option, but it does not support RM. The proposed architecture takes one clock cycle for RM and does not require any encoding/conversion. Hence, there will be a single entry for every rule. It is observed that just 4% of the two-dimensional range rules are present in this dataset, and it will increase the rule set size by 4 times in the best case and nearly 30 times in the worst case. The proposed RM circuit is operated in parallel with TCAM without compromising the speed, and this circuit saves huge power around 70% and area around 61%, where the range to prefix conversion/encoding is completely avoided. The proposed architecture is well suited for current IPv4- and IPv6-based networks, as well as in software-defined networks in the near future.
C1 [Murugesan, Shanmugakumar; Mahammad, Noor Sk] Indian Inst Informat Technol Design & Mfg IIITD&M, Dept Comp Sci & Engn, Madras 600127, Tamil Nadu, India.
C3 Indian Institute of Information Technology, Design & Manufacturing,
   Kancheepuram
RP Mahammad, SN (corresponding author), Indian Inst Informat Technol Design & Mfg IIITD&M, Dept Comp Sci & Engn, Madras 600127, Tamil Nadu, India.
EM noor@iiitdm.ac.in
RI Sk, Noor Mahammad/C-8197-2017; Murugesan, Shanmugakumar/S-8949-2019
OI Murugesan, Shanmugakumar/0000-0002-9136-7654
CR Bremlerr-Barr A, 2012, IEEE T COMPUT, V61, P18, DOI 10.1109/TC.2010.267
   Chang YK, 2006, IEEE T COMPUT, V55, P1614, DOI 10.1109/TC.2006.189
   Chang YJ, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2523069
   Delgado-Frias JG, 2000, IEEE T CIRCUITS-I, V47, P1390, DOI 10.1109/81.883335
   Deng X, 2008, 2008 INTERNATIONAL CONFERENCE ON MULTIMEDIA AND INFORMATION TECHNOLOGY, PROCEEDINGS, P22, DOI 10.1109/MMIT.2008.18
   Doeringer W, 1996, IEEE ACM T NETWORK, V4, P86, DOI 10.1109/90.503764
   Gupta P, 2001, IEEE NETWORK, V15, P24, DOI 10.1109/65.912717
   Huang CH, 2003, IEEE J SOLID-ST CIRC, V38, P254, DOI 10.1109/JSSC.2002.807409
   Huang NF, 2001, GLOB TELECOMM CONF, P1877, DOI 10.1109/GLOCOM.2001.965900
   Huang SW, 2010, MIDWEST SYMP CIRCUIT, P877, DOI 10.1109/MWSCAS.2010.5548664
   Kim YD, 2009, IEEE T CIRCUITS-I, V56, P1221, DOI 10.1109/TCSI.2008.2008512
   Meiners CR, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, P266, DOI 10.1109/ICNP.2007.4375857
   Meiners CR, 2010, HARDWARE BASED PACKET CLASSIFICATION FOR HIGH SPEED INTERNET ROUTERS, P1, DOI 10.1007/978-1-4419-6700-8
   Ohno Keiichi, 2000, US Patent, Patent No. [6,051,462, 6051462]
   Pagiamtzis K, 2006, IEEE J SOLID-ST CIRC, V41, P712, DOI 10.1109/JSSC.2005.864128
   PEREIRA J. P., 2006, U.S. patent, Patent No. 7035968
   Pus V., 2011, 2011 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS), P95, DOI 10.1109/ANCS.2011.25
   Qu YR, 2015, ELEVENTH 2015 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS, P87, DOI 10.1109/ANCS.2015.7110123
   Rottenstreich O, 2013, IEEE INFOCOM SER, P2049
   Rottenstreich O, 2013, IEEE T COMPUT, V62, P1127, DOI 10.1109/TC.2012.59
   Sandhu Gurtej S., 2015, US Patent, Patent No. [9,129,848, 9129848]
   Spitznagel E, 2003, 11TH IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, PROCEEDINGS, P120, DOI 10.1109/ICNP.2003.1249762
   Taylor DE, 2005, IEEE INFOCOM SER, P2068
   Wang JS, 2000, IEEE J SOLID-ST CIRC, V35, P1511, DOI 10.1109/4.871331
   Zhang JW, 2009, IEEE T CIRCUITS-II, V56, P729, DOI 10.1109/TCSII.2009.2027946
NR 25
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 8
DI 10.1145/3105958
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900008
DA 2024-07-18
ER

PT J
AU Wang, S
   Duan, GS
   Li, YP
   Dong, QH
AF Wang, Shuai
   Duan, Guangshan
   Li, Yupeng
   Dong, Qianhao
TI Word- and Partition-LevelWrite Variation Reduction for Improving
   Non-Volatile Cache Lifetime
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Non-volatile memory; last-level cache; wear-leveling; narrow-width
   value; cache partitioning
AB Non-volatile memory technologies are among the most promising technologies for implementing the main memories and caches in future microprocessors and replacing the traditional DRAM and SRAM technologies. However, one of the most challenging design issues of the non-volatile memory technologies is the limited write. In this article, we first propose to exploit the narrow-width values to improve the lifetime of non-volatile last-level caches with word-level write variation reduction. Leading zeros masking scheme is proposed to reduce the write stress to the upper half of the narrow-width data. To balance the write variations between the upper half and the lower half of the narrow-width data, two swapping schemes, the swap on write (SW) and swap on replacement (SRepl), are proposed. Two existing optimization schemes, the multiple dirty bit (MDB) and read before write (RBW), are adopted with our word-level swapping design. To further reduce the write variation on the partition level, we propose to exploit the cache partitioning design to improve the lifetime. Based on the observation that different applications demonstrate different cache access (write) behaviors, we propose to partition the last-level cache for different applications and balance the write variations by partition swapping. Both software-based and hardware-based partitioning and swapping schemes are proposed and evaluated for different situations. Our experimental results show that both our word-and partition-level designs can improve the lifetime of the non-volatile caches effectively with low performance and energy overheads.
C1 [Wang, Shuai; Duan, Guangshan; Li, Yupeng; Dong, Qianhao] Nanjing Univ, State Key Lab Novel Software Technol, Dept Comp Sci & Technol, Nanjing 201146, Jiangsu, Peoples R China.
C3 Nanjing University
RP Wang, S (corresponding author), Nanjing Univ, State Key Lab Novel Software Technol, Dept Comp Sci & Technol, Nanjing 201146, Jiangsu, Peoples R China.
EM swang@nju.edu.cn; guangshan_duan@smail.nju.edu.cn;
   liyupeng@smail.nju.edu.cn; dongqianhao@smail.nju.edu.cn
CR Ahn J, 2014, INT S HIGH PERF COMP, P25, DOI 10.1109/HPCA.2014.6835944
   [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], P 39 ANN IEEE ACM IN
   [Anonymous], P INT S COMP ARCH
   [Anonymous], 1342 U WISC COMP SCI
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Brooks D., 1999, P INT S HIGH PERF CO
   Cho Sangyeun, 2009, P IEEE ACM INT S MIC
   Ergin O., 2006, IEEE COMPUT ARCHIT L, V5, P2
   Ipek Engin, 2010, P INT S ARCH SUPP PR
   Jadidi A., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P79, DOI 10.1109/ISLPED.2011.5993611
   Joo Y, 2010, DES AUT TEST EUROPE, P136
   Kang W, 2015, IEEE J EM SEL TOP C, V5, P28, DOI 10.1109/JETCAS.2014.2374291
   Khouzani HA, 2014, I SYMPOS LOW POWER E, P327, DOI 10.1145/2627369.2627667
   Kong J, 2012, DES AUT CON, P1193
   Lin IC, 2015, IEEE T VLSI SYST, V23, P2149, DOI 10.1109/TVLSI.2014.2361150
   Lin Jiang, 2008, P IEEE 14 INT S HIGH, DOI http://dx.doi.org/10.1109/HPCA.2008.4658653
   Luo XP, 2014, ADV MATER SCI ENG, V2014, DOI 10.1155/2014/717452
   Mittal S, 2014, PR GR LAK SYMP VLSI, P139, DOI 10.1145/2591513.2591525
   Qureshi M., 2006, P 39 ANN IEEE ACM IN
   Qureshi M. K., 2009, P IEEE ACM INT S MIC
   Rodriguez-Rodriguez Roberto, 2013, P C DES AUT TEST EUR
   Sanchuan Guo, 2012, 2012 IEEE 7th International Conference on Networking, Architecture, and Storage (NAS), P268, DOI 10.1109/NAS.2012.37
   Schechter Stuart, 2010, P INT S HIGH PERF CO
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Suh GE, 2004, J SUPERCOMPUT, V28, P7, DOI 10.1023/B:SUPE.0000014800.27383.8f
   Tsai H.-J., 2014, P 51 ACM EDAC IEEE D, P1
   Villa L, 2000, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2000.898072
   Wang Jue, 2013, P INT S HIGH PERF CO
   Wang Ruisheng, 2014, P 47 ANN IEEE ACM IN
   Wang S, 2009, IEEE T COMPUT, V58, P1171, DOI 10.1109/TC.2009.33
   Wang YQ, 2014, IEEE INT SYMP CIRC S, P1050, DOI 10.1109/ISCAS.2014.6865319
   Wang Z, 2014, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2014.6835933
   Wen WJ, 2014, IEEE T COMPUT AID D, V33, P1644, DOI 10.1109/TCAD.2014.2351581
   Wen WJ, 2013, ICCAD-IEEE ACM INT, P1, DOI 10.1109/ICCAD.2013.6691090
   Yoon D. H., 2011, P INT S HIGH PERF CO
   Zhao JS, 2014, INT SYMP MICROARCH, P153, DOI 10.1109/MICRO.2014.47
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 38
TC 9
Z9 9
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 4
DI 10.1145/3084690
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900004
DA 2024-07-18
ER

PT J
AU Agrawal, P
   Broxterman, M
   Chatterjee, B
   Cuevas, P
   Hayashi, KH
   Kahng, AB
   Myana, PK
   Nath, S
AF Agrawal, Prabhav
   Broxterman, Mike
   Chatterjee, Biswadeep
   Cuevas, Patrick
   Hayashi, Kathy H.
   Kahng, Andrew B.
   Myana, Pranay K.
   Nath, Siddhartha
TI Optimal Scheduling and Allocation for IC Design Management and Cost
   Reduction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Optimization; Design cost optimization; resource scheduling;
   project scheduling
ID RESOURCE; CONSTRAINTS
AB A large semiconductor product company spends hundreds of millions of dollars each year on design infrastructure to meet tapeout schedules for multiple concurrent projects. Resources (servers, electronic design automation tool licenses, engineers, and so on) are limited and must be shared - and the cost per day of schedule slip can be enormous. Co-constraints between resource types (e.g., one license per every two cores (threads)) and dedicated versus shareable resource pools make scheduling and allocation hard. In this article, we formulate two mixed integer-linear programs for optimal multi-project, multi-resource allocation with task precedence and resource co-constraints. Application to a real-world three-project scheduling problem extracted from a leading-edge design center of anonymized Company X shows substantial compute and license costs savings. Compared to the product company, our solution shows that the makespan of schedule of all projects can be reduced by seven days, which not only saves similar to 2.7% of annual labor and infrastructure costs but also enhances market competitiveness. We also demonstrate the capability of scheduling over two dozen chip development projects at the design center level, subject to resource and datacenter capacity limits as well as per-project penalty functions for schedule slips. The design center ended up purchasing 600 additional servers, whereas our solution demonstrates that the schedule can be met without having to purchase any additional servers. Application to a four-project scheduling problem extracted from a leading-edge design center in a non-US location shows availability of up to similar to 37% headcount reduction during a half-year schedule for just one type of chip design activity.
C1 [Agrawal, Prabhav; Kahng, Andrew B.; Myana, Pranay K.; Nath, Siddhartha] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Broxterman, Mike; Cuevas, Patrick; Hayashi, Kathy H.] Qualcomm Inc, 5775 Morehouse Dr, San Diego, CA 92121 USA.
   [Chatterjee, Biswadeep] Qualcomm Technol India Pvt Ltd, Plot 153-154,Phase 2, Bangalore 560066, Karnataka, India.
C3 University of California System; University of California San Diego;
   Qualcomm
RP Agrawal, P (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
RI Azonnoudo, Seyido/ISU-7505-2023; Nath, Siddhartha/GXF-4952-2022
CR Agrawal P., 2015, IN PRESS
   [Anonymous], COMMUNICATION
   Ayala M., 2010, 10393 LAAS
   Baptiste P, 2004, OR SPECTRUM, V26, P251, DOI 10.1007/s00291-003-0155-1
   Bienstock D, 2009, OPTIMIZATION ONLINE, P1
   Bonfietti A, 2014, ARTIF INTELL, V206, P25, DOI 10.1016/j.artint.2013.09.006
   Chan Wei-Ting Jonas, 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD), P153, DOI 10.1109/ICCD.2014.6974675
   CHRISTOFIDES N, 1987, EUR J OPER RES, V29, P262, DOI 10.1016/0377-2217(87)90240-2
   Fenstermaker S, 2000, DES AUT CON, P705, DOI 10.1145/337292.337745
   Friese R., 2012, Proc. International Conference on Advanced Communications and Computation, P81
   Kahng AB, 2002, PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P190, DOI 10.1109/ISQED.2002.996728
   Keller B, 2010, IIE TRANS, V42, P16, DOI 10.1080/07408170902942683
   Kolisch R, 1996, EUR J OPER RES, V90, P320, DOI 10.1016/S0377-2217(96)00170-1
   Kolisch R., 1992, MANAGE SCI, V41, P1693
   Kolisch R., 1999, Project scheduling: Recent models, algorithms and applications, P147, DOI [DOI 10.1007/978-1-4615-5533-97, 10.1007/978-1-4615-5533-97, 10.1007/978-1-4615-5533-9_7, DOI 10.1007/978-1-4615-5533-9_7]
   KRAMER BA, 1991, MATH COMPUT MODEL, V15, P49, DOI 10.1016/0895-7177(91)90081-H
   Laborie P., 2007, Proceedings of MISTA-07. Paris, P276
   Li M, 2009, 2009 IITA INTERNATIONAL CONFERENCE ON SERVICES SCIENCE, MANAGEMENT AND ENGINEERING, PROCEEDINGS, P69, DOI 10.1109/SSME.2009.131
   Li Y, 2014, 2014 IEEE 17th International Conference on Computational Science and Engineering (CSE), P1945, DOI 10.1109/CSE.2014.356
   Mohanty S., 2011, International Journal of the Computer, the Internet and Management, V19, P21
   Möhring RH, 2001, OPER RES LETT, V28, P149, DOI 10.1016/S0167-6377(01)00064-5
   Qualcomm Inc. (IT project manager), 2014, COMMUNICATION
   Salewski F, 1997, EUR J OPER RES, V102, P88, DOI 10.1016/S0377-2217(96)00219-6
   Smith G, 2014, PR IEEE COMP DESIGN, P154
   TALBOT FB, 1982, MANAGE SCI, V28, P1197, DOI 10.1287/mnsc.28.10.1197
   Zhu Q, 2010, ADV INTEL SOFT COMPU, V66, P917
NR 26
TC 2
Z9 2
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 60
DI 10.1145/3035483
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900003
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Periodic Scan-In States to Reduce the Input Test Data Volume for
   Partially Functional Broadside Tests
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Functional broadside tests; scan circuits; test data compression;
   transition faults
ID TEST DATA-COMPRESSION; GENERATION
AB This article describes a procedure for test data compression targeting functional and partially functional broadside tests. The scan-in state of such a test is either a reachable state or has a known Hamming distance from a reachable state. Reachable states are fully specified, while the popular LFSR-based test data compression methods require the use of incompletely specified test cubes. The test data compression approach considered in this article is based on the use of periodic scan-in states. Such states require the storage of a period that can be significantly shorter than a scan-in state, thus providing test data compression. The procedure computes a set of periods that is sufficient for detecting all the detectable target faults. Considering the scan-in states that the periods produce, the procedure ranks the periods based on the distances of the scan-in states from reachable states, and the lengths of the periods. Functional and partially functional broadside tests are generated preferring shorter periods with smaller Hamming distances. The results are compared with those of an LFSR-based approach.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR [Anonymous], 2013, J DIFFER EQU, DOI DOI 10.1109/RAMS.2013.6517749
   [Anonymous], 2008, P IEEE INT TEST C
   Barnhart C, 2001, INT TEST CONF P, P748, DOI 10.1109/TEST.2001.966696
   Chandra A, 2011, ASIAN TEST SYMPOSIUM, P432, DOI 10.1109/ATS.2011.70
   Hashempour H, 2005, IEEE T COMPUT, V54, P1166, DOI 10.1109/TC.2005.136
   Jas A, 2003, IEEE T COMPUT AID D, V22, P797, DOI 10.1109/TCAD.2003.811452
   Jas A, 2006, INT SYM DEFEC FAU TO, P215, DOI 10.1109/DFT.2006.13
   KONEMANN B, 1991, ETC 91, P237
   Krishna CV, 2004, ACM T DES AUTOMAT EL, V9, P500, DOI 10.1145/1027084.1027089
   Larssen A. T., 2007, P DES AUT TEST EUR C, P1
   Li L, 2003, ACM T DES AUTOMAT EL, V8, P470, DOI 10.1145/944027.944032
   Lin YC, 2005, ASIA S PACIF DES AUT, P166
   Lingappan L, 2006, IEEE T COMPUT AID D, V25, P2193, DOI 10.1109/TCAD.2005.862735
   Moghaddam Elham K., 2010, 2010 28th VLSI Test Symposium (VTS 2010), P177, DOI 10.1109/VTS.2010.5469580
   Nourani M, 2005, ACM T DES AUTOMAT EL, V10, P91, DOI 10.1145/1044111.1044117
   Polian I., 2006, Proc. Design, P1
   Pomeranz I, 2004, DES AUT CON, P928, DOI 10.1145/996566.996813
   Pomeranz I, 2004, IEEE T COMPUT AID D, V23, P1465, DOI 10.1109/TCAD.2004.835131
   Pomeranz I, 2009, IET COMPUT DIGIT TEC, V3, P1, DOI 10.1049/iet-cdt:20070144
   Pomeranz I., 2016, IEEE T COMP IN PRESS
   Pomeranz I, 2008, IEEE T COMPUT AID D, V27, P193, DOI 10.1109/TCAD.2007.907229
   Pomeranz I, 2006, IEEE T COMPUT AID D, V25, P2207, DOI 10.1109/TCAD.2005.860959
   Pomeranz I, 2010, DES AUT TEST EUROPE, P1438
   Pomeranz I, 2013, IEEE T COMPUT AID D, V32, P1445, DOI 10.1109/TCAD.2013.2261121
   Pomeranz I, 2013, IEEE T VLSI SYST, V21, P1359, DOI 10.1109/TVLSI.2012.2206835
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Ruan XY, 2007, IEEE T COMPUT, V56, P545, DOI 10.1109/tc.2007.1007
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Sun XY, 2004, DES AUT CON, P944, DOI 10.1145/996566.996816
   Syal M, 2006, INT TEST CONF P, P701
   Tenentes V, 2008, DES AUT TEST EUROPE, P431
   Tenentes V, 2013, IEEE T COMPUT AID D, V32, P1369, DOI 10.1109/TCAD.2013.2256394
   Touba NA, 2006, IEEE DES TEST COMPUT, V23, P294, DOI 10.1109/MDT.2006.105
   Wolff FG, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P716, DOI 10.1109/DATE.2004.1268945
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Xijiang Lin, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P83, DOI 10.1109/ATS.2012.41
   Zhang Z, 2005, INT SYM DEFEC FAU TO, P398, DOI 10.1109/DFTVS.2005.49
   Zhou QM, 2007, DES AUT TEST EUROPE, P39
NR 38
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 7
DI 10.1145/2911983
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300007
DA 2024-07-18
ER

PT J
AU Tan, JWJ
   Li, Z
   Chen, MS
   Fu, X
AF Tan, Jingweijia
   Li, Zhi
   Chen, Mingsong
   Fu, Xin
TI Exploring Soft-Error Robust and Energy-Efficient Register File in GPGPUs
   using Resistive Memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; GPGPU; register file; soft error;
   reliability; energy efficiency; resistive memory
ID LOW-LEAKAGE; STT-RAM; PERFORMANCE; ARCHITECTURE; CIRCUIT; MODEL
AB The increasing adoption of graphics processing units (GPUs) for high-performance computing raises the reliability challenge, which is generally ignored in traditional GPUs. GPUs usually support thousands of parallel threads and require a sizable register file. Such large register file is highly susceptible to soft errors and power-hungry. Although ECC has been adopted to register file in modern GPUs, it causes considerable power overhead, which further increases the power stress. Thus, an energy-efficient soft-error protection mechanism is more desirable. Besides its extremely low leakage power consumption, resistive memory (e.g., spin-transfer torque RAM) is also immune to the radiation induced soft errors due to its magnetic field based storage. In this article, we propose to LEverage reSistive memory to enhance the Soft-error robustness and reduce the power consumption (LESS) of registers in the General-Purpose computing on GPUs (GPGPUs). Since resistive memory experiences longer write latency compared to SRAM, we explore the unique characteristics of GPGPU applications to obtain the win-win gains: achieving the near-full soft-error protection for the register file, and meanwhile substantially reducing the energy consumption with negligible performance degradation. Our experimental results show that LESS is able to mitigate the registers soft-error vulnerability by 86% and achieve 61% energy savings with negligible (e.g., 1%) performance degradation.
C1 [Tan, Jingweijia; Fu, Xin] Univ Houston, Dept Elect & Comp Engn, Houston, TX USA.
   [Li, Zhi] Univ Kansas, Dept Elect Engn & Comp Sci, Lawrence, KS 66045 USA.
   [Chen, Mingsong] E China Normal Univ, Inst Software Engn, Shanghai, Peoples R China.
C3 University of Houston System; University of Houston; University of
   Kansas; East China Normal University
RP Tan, JWJ (corresponding author), Univ Houston, Dept Elect & Comp Engn, Houston, TX USA.
EM jtan12@uh.edu
RI Chen, Ming/GVU-8412-2022
FU U.S. NSF [CCF-1320730, CCF-1351054, EPS-0903806]; State of Kansas
   through the Kansas Board of Regents; NSF of China [91418203]
FX This work is supported in part by U.S. NSF grants CCF-1320730,
   CCF-1351054 (CAREER), EPS-0903806, and matching support from the State
   of Kansas through the Kansas Board of Regents. This work is also
   co-funded by NSF of China grant 91418203.
CR [Anonymous], 2013, P INT S COMP ARCH IS
   [Anonymous], 2009, NVIDIAS NEXT GEN CUD
   [Anonymous], 2010, CUDA PROGR GUID VERS
   [Anonymous], THESIS U VIRGINIA
   [Anonymous], 2012, Nvidias next generation cuda compute architecture: Kepler gk110
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Brooks D, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P13, DOI 10.1109/HPCA.1999.744314
   Brunie N, 2012, CONF PROC INT SYMP C, P49, DOI 10.1109/ISCA.2012.6237005
   Chang MT, 2013, INT S HIGH PERF COMP, P143, DOI 10.1109/HPCA.2013.6522314
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Collange S, 2010, LECT NOTES COMPUT SC, V6043, P46
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Emre Y, 2012, IEEE WORKSHOP SIG, P125, DOI 10.1109/SiPS.2012.11
   Farazmand N., 2012, P SELSE 12
   Freescale, 2007, DOC NUMB BRMR FREESC
   Fung WWL, 2011, INT S HIGH PERF COMP, P25, DOI 10.1109/HPCA.2011.5749714
   Gebhart M, 2011, INT SYMP MICROARCH, P465
   Gebhart M, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P235, DOI 10.1145/2024723.2000093
   Gilani SZ, 2013, INT S HIGH PERF COMP, P330, DOI 10.1109/HPCA.2013.6522330
   Goswami N, 2013, INT S HIGH PERF COMP, P342, DOI 10.1109/HPCA.2013.6522331
   Guo XC, 2010, CONF PROC INT SYMP C, P371, DOI 10.1145/1816038.1816012
   Jing N., 2013, Proceedings of the International Sym- posium on Computer Architecture, P344, DOI DOI 10.1145/2485922.2485952
   Kanter David., 2010, AMD's Cayman GPU architecture
   Keun Soo Yim, 2011, Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium (IPDPS 2011), P287, DOI 10.1109/IPDPS.2011.36
   Montesinos P, 2007, I C DEPEND SYS NETWO, P286, DOI 10.1109/DSN.2007.99
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Narasiman V, 2011, INT SYMP MICROARCH, P308, DOI 10.1145/2155620.2155656
   Palframan DJ, 2014, INT S HIGH PERF COMP, P49, DOI 10.1109/HPCA.2014.6835966
   Rhu M, 2013, INT S HIGH PERF COMP, P591, DOI 10.1109/HPCA.2013.6522352
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Smullen C. W., 2011, THESIS U VIRGINIA
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Sun GY, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P366, DOI 10.1109/ICCD.2011.6081425
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Sun HB, 2012, IEEE T VLSI SYST, V20, P19, DOI 10.1109/TVLSI.2010.2090914
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Tan J., 2015, P DES AUT TEST EUR C
   Tan JWJ, 2011, I S WORKL CHAR PROC, P226, DOI 10.1109/IISWC.2011.6114182
   TEHRANI S., 2010, Status and Prospect for MRAM Technology
   Thoziyoor Shyamkumar, 2008, Technical Report. Technical Report HPL-2008-20
   Walker R. C., 2013, P C EXTR SCI ENG DIS
   Weaver C, 2004, CONF PROC INT SYMP C, P264
   Whaley J, 2005, LECT NOTES COMPUT SC, V3780, P97
   Zhongliang Chen, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P225
NR 44
TC 7
Z9 7
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 34
DI 10.1145/2827697
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400016
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Enhanced Test Compaction for Multicycle Broadside Tests by Using State
   Complementation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Broadside tests; design-for-testability; multicycle tests;
   test compaction; transition faults
ID FAULT COVERAGE
AB Multicycle tests support test compaction by allowing each test to detect more target faults. The ability of multicycle broadside tests to provide test compaction depends on the ability of primary input sequences to take the circuit between pairs of states that are useful for detecting target faults. This ability can be enhanced by adding design-for-testability (DFT) logic that allows states to be complemented. This article describes a test compaction procedure that uses such DFT logic to form a compact multicycle broadside test set for transition faults where the tests use constant primary input vectors. The use of complemented states also allows the procedure to increase the transition fault coverage beyond the transition fault coverage of a broadside test set. The procedure has the option of increasing the switching activity of the tests gradually in order to explore the tradeoff between the number of tests, the fault coverage, and the switching activity.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR Bhargava G., 2007, P IEEE INT TEST C IE
   Cheng K.-T., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P403, DOI 10.1109/TEST.1991.519700
   Devtaprasanna N., 2005, Proc. International Test Conference, P256, DOI DOI 10.1109/TEST.2005.1583983
   Ko HF, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P649, DOI 10.1109/ISQED.2008.64
   LEE SY, 1995, IEEE T COMPUT AID D, V14, P1128, DOI 10.1109/43.406714
   Lin XJ, 2003, DES AUT CON, P662, DOI 10.1109/DAC.2003.1219101
   MAO WW, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P387, DOI 10.1109/TEST.1990.114046
   Moghaddam Elham K., 2010, 2010 28th VLSI Test Symposium (VTS 2010), P177, DOI 10.1109/VTS.2010.5469580
   Park I., 2008, IEEE Int. Test Conf, P1
   Pomeranz Irith, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P51, DOI 10.1109/VTS.2010.5469616
   Pomeranz I., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P923, DOI 10.1109/TEST.1999.805824
   Pomeranz I, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P198, DOI 10.1109/ATS.1998.741614
   Pomeranz I., 2006, IEEE T COMPUT AID DE, P2207
   Pomeranz I., 2015, IEEE T COMPUT AID DE
   Pomeranz I., 2014, ACM T DES AUTOMAT EL, V19, P1
   Pomeranz I, 2012, IEEE T COMPUT AID D, V31, P1428, DOI 10.1109/TCAD.2012.2193583
   Pomeranz I, 2011, IEEE T COMPUT AID D, V30, P1253, DOI 10.1109/TCAD.2011.2138470
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Savir J., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P722, DOI 10.1109/TEST.1991.519737
   Tekumalla RC, 1997, PR IEEE COMP DESIGN, P648, DOI 10.1109/ICCD.1997.628934
   Touba NA, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P393, DOI 10.1109/VTEST.1996.510884
   Wang S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1296, DOI 10.1109/DATE.2004.1269074
   Wang SM, 2008, PROC EUR TEST SYMP, P125, DOI 10.1109/ETS.2008.12
   Xu G, 2007, ASIAN TEST SYMPOSIUM, P335, DOI 10.1109/ATS.2007.96
   Zhen Chen, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P141, DOI 10.1109/VTS.2010.5469590
NR 25
TC 3
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 13
DI 10.1145/2778953
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700012
DA 2024-07-18
ER

PT J
AU Ho, YP
   Huang, GM
   Li, P
AF Ho, Yenpo
   Huang, Garng M.
   Li, Peng
TI Understanding SRAM Stability via Bifurcation Analysis: Analytical Models
   and Scaling Trends
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Theory; Verification; Analytical model; critical current;
   critical time; dynamic noise margin; static noise margin; static random
   access memory; voltage transfer curves
ID NOISE MARGIN; CRITERIA; CIRCUITS
AB In the past decades, aggressive scaling of transistor feature size has been a primary force driving higher Static Random Access Memory (SRAM) integration density. Due to technology scaling, nanometer SRAM designs become increasingly vulnerable to stability challenges. The traditional way of analyzing stability is through the use of Static Noise Margins (SNMs). SNMs are not capable of capturing the key nonlinear dynamics associated with memory operations, leading to imprecise characterization of stability. This work rigorously develops dynamic stability concepts and, more importantly, captures them in physically based analytical models. By leveraging nonlinear stability theory, we develop analytical models that characterize the minimum required amplitude and duration of injected current noises that can flip the SRAM state. These models, which are parameterized in key design, technology, and operating condition parameters, provide important design insights and offer a basis for predicting scaling trends of SRAM dynamic stability.
C1 [Ho, Yenpo; Huang, Garng M.; Li, Peng] Texas A&M Univ, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Ho, YP (corresponding author), Texas A&M Univ, College Stn, TX 77843 USA.
EM ypho@neo.tamu.edu
FU National Science Foundation [0917204]; Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [0917204]
   Funding Source: National Science Foundation
FX This material is based upon work supported by the National Science
   Foundation under grant no. 0917204.
CR Angelov G, 2004, 27TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, BOOKS 1-3, CONFERENCE PROCEEDINGS, P257
   [Anonymous], 2010, MODERN SEMICONDUCTOR
   [Anonymous], 2006, P 2006 IEEE ACM INT
   Arnaud F., 2003, P VLSI TECHN S, P65
   Chang L, 2005, 2005 Symposium on VLSI Technology, Digest of Technical Papers, P128
   Cheng Y., 1997, SEMICONDUCTOR SCI TE, V12, P11
   Dong W, 2009, PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NATURAL COMPUTING, VOL I, P378, DOI 10.1109/CINC.2009.81
   Edenfeld D, 2004, COMPUTER, V37, P47, DOI 10.1109/MC.2004.1260725
   Garg R, 2008, IEEE INT SYMP CIRC S, P1788, DOI 10.1109/ISCAS.2008.4541786
   Garg R, 2006, DES AUT CON, P773, DOI 10.1109/DAC.2006.229230
   Grizzle J. W., 2002, NONLINEAR SYSTEMS, V3
   Haran B.S., 2008, ELECT DEVICES M, P1
   Ho Y., 2008, Dynamic stability margin analysis on SRAM
   Huang GM, 2007, BMAS 2007: PROCEEDINGS OF THE 2007 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, P6, DOI 10.1109/BMAS.2007.4437516
   Jahinuzzaman SM, 2009, IEEE T VLSI SYST, V17, P1187, DOI 10.1109/TVLSI.2008.2003511
   Jiajing Wang, 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P129, DOI 10.1145/1393921.1393954
   List F. J., 1986, ESSCIRC '86. Twelfth European Solid-State Circuits Conference, P16
   Liu W., 1998, INT J HIGH SPEED ELE, V9
   Liu W., 2011, BSIM4 and MOSFET Modeling for IC Simulation
   LOHSTROH J, 1983, IEEE J SOLID-ST CIRC, V18, P803, DOI 10.1109/JSSC.1983.1052035
   Massengill W., 1993, P EUR C RAD ITS EFF, P546
   MAY TC, 1979, IEEE T ELECTRON DEV, V26, P2, DOI 10.1109/T-ED.1979.19370
   Morshed T. H., 2010, BSIM4V4 7 MOSFET MOD
   Nassif S., 2006, C SHICHMAN HODGES MO
   PICKEL JC, 1981, IEEE T NUCL SCI, V28, P3962, DOI 10.1109/TNS.1981.4335656
   Ramesh A, 2011, IEEE T CIRCUITS-I, V58, P2432, DOI 10.1109/TCSI.2011.2123630
   SEEVINCK E, 1987, IEEE J SOLID-ST CIRC, V22, P748, DOI 10.1109/JSSC.1987.1052809
   SEEVINCK E, 1980, ELECTRON LETT, V16, P867, DOI 10.1049/el:19800619
   SHICHMAN H, 1968, IEEE J SOLID-ST CIRC, VSC 3, P285, DOI 10.1109/JSSC.1968.1049902
   Song YT, 2013, PR INT CONF INF MANA, P43, DOI 10.1109/ICIII.2013.6702870
   Toh SO, 2010, SYMP VLSI CIRCUITS, P35, DOI 10.1109/VLSIC.2010.5560259
   Utsumi K, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P216
   Wang Y, 2009, PROCEEDINGS OF INTERNATIONAL CONFERENCE ON EARTHQUAKE ENGINEERING - THE FIRST ANNIVERSARY OF WENCHUAN EARTHQUAKE, P456
   Zhang Y, 2010, DES AUT CON, P567
NR 34
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 41
DI 10.1145/2647957
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600010
DA 2024-07-18
ER

PT J
AU Kang, M
   Kim, T
AF Kang, Minseok
   Kim, Taewhan
TI Integrated Resource Allocation and Binding in Clock Mesh Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Reliability; Clock mesh; variation tolerance;
   synthesis; resource allocation; resource binding
ID SKEW; IMPACT
AB The clock distribution network in a synchronous digital circuit delivers a clock signal to every storage element, that is, clock sink in the circuit. However, since the continued technology scaling increases PVT (process-voltage-temperature) variation, the increase of clock-skew variation is highly likely to cause performance degradation or system failure at runtime. Recently, to mitigate the clock-skew variation, many researchers have taken a profound interest in the clock mesh network. However, though the structure of the clock mesh network is excellent in tolerating timing variations, it demands significantly high power consumption due to the use of excessive mesh wire and buffer resources. Thus, optimizing the resources required in the mesh clock synthesis while maintaining the variation tolerance is crucially important. The three major tasks that greatly affect the cost of the resulting clock mesh are: (1) mesh segment allocation, (2) mesh buffer allocation and sizing, and (3) clock sink binding to mesh segments. Previous clock mesh optimization approaches solve the three tasks sequentially, one by one at a time, to manage the runtime complexity of the tasks at the expense of losing the quality of results. However, since the three tasks are tightly interrelated, simultaneously optimizing all three tasks is essential, if the runtime is ever permitted, to synthesize an economical clock mesh network. In this work, we propose an approach that is able to tackle the problem in an integrated fashion by combining the three tasks into an iterative framework of incremental updates and solving them simultaneously to find a globally optimal allocation of mesh resources while taking into account the clock-skew tolerance constraints. The core parts of this work are a precise analysis on the relation among the resource optimization tasks and an establishment of a mechanism for effective and efficient integration of the tasks. In particular, to handle the runtime problem, we propose a set of speedup techniques, that is, modeling the RC circuit for eliminating redundant matrix multiplications, exploiting a sliding-window scheme, and quickly estimating the buffer sizing effect, which are fitted into our context of fast clock-skew estimation in mesh resource optimization as well as an invention of early decision policies. Through extensive experiments with benchmark circuits, it is shown that our proposed clock mesh synthesizer is able to reduce the worst-case clock skew, total mesh wirelength, total size of mesh driving buffers, and total clock mesh power consumption including short-circuit power by 25.0%, 13.2%, 10.9%, and 11.0% on average compared to that produced by the best-known clock mesh synthesis method (MeshWorks), respectively.
C1 [Kang, Minseok; Kim, Taewhan] Seoul Natl Univ, Dept Elect & Comp Engn, Seoul, South Korea.
C3 Seoul National University (SNU)
RP Kim, T (corresponding author), Seoul Natl Univ, Dept Elect & Comp Engn, Seoul, South Korea.
EM tkim@ssl.snu.ac.kr
FU NRF in Korea [2011-0029805]; CISS of Global Frontier project by MSIP in
   Korea [CISS 2011-0031863]; ITRC program of NIPA by MSIP in Korea
   [NIPA-2013-H0301-13-1011]
FX This work was supported by Basic Science Research program through NRF
   grant (no. 2011-0029805) in Korea, CISS of Global Frontier project by
   MSIP (CISS 2011-0031863) in Korea, and ITRC program of NIPA by MSIP
   (NIPA-2013-H0301-13-1011) in Korea.
CR Agarwal A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P914
   Bhunia S, 2011, LOW-POWER VARIATION-TOLERANT DESIGN IN NANOMETER SILICON, P433, DOI 10.1007/978-1-4419-7418-1
   Celik M., 2002, IC Interconnect Analysis
   Chakrabarti P., 2012, P IEEE INT S QUAL EL, P381
   Chang HL, 2005, IEEE T COMPUT AID D, V24, P1467, DOI 10.1109/TCAD.2005.850834
   CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Chen H, 2005, IEEE IC CAD, P939, DOI 10.1109/ICCAD.2005.1560197
   Cho M, 2010, ICCAD-IEEE ACM INT, P438, DOI 10.1109/ICCAD.2010.5653737
   Cong J., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P341, DOI 10.1145/293625.293628
   Davis TA, 2004, ACM T MATH SOFTWARE, V30, P165, DOI 10.1145/992200.992205
   EDAHIRO M, 1993, ACM IEEE D, P612
   Guthaus MR, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209306
   ISCAS, 1989, PLAC ISCAS89 BENCHM
   ISPD, 2010, ISPD 2010 CLOCK NETW
   Jackson M. A. B., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P573, DOI 10.1109/DAC.1990.114920
   Kahng AB, 1997, J VLSI SIG PROC SYST, V16, P199, DOI 10.1023/A:1007995125716
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Lam WCD, 2005, IEEE IC CAD, P588, DOI 10.1109/ICCAD.2005.1560134
   Liu Y, 2000, DES AUT CON, P168, DOI 10.1145/337292.337365
   Lu JC, 2012, IEEE T COMPUT AID D, V31, P217, DOI 10.1109/TCAD.2011.2173491
   Malavasi E, 2002, PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P129, DOI 10.1109/ISQED.2002.996712
   Mehrotra V, 2001, IEEE INT INTERC TECH, P122, DOI 10.1109/IITC.2001.930035
   Padmanabhan U, 2008, IEEE T COMPUT AID D, V27, P1385, DOI 10.1109/TCAD.2008.925776
   PTM, 2011, Predictive technology model
   Rajaram A, 2006, IEEE T COMPUT AID D, V25, P1176, DOI 10.1109/TCAD.2005.855928
   Rajaram A, 2010, IEEE T COMPUT AID D, V29, P1945, DOI 10.1109/TCAD.2010.2061130
   Restle PJ, 2001, IEEE J SOLID-ST CIRC, V36, P792, DOI 10.1109/4.918917
   ROHRER RA, 1988, IEEE T CIRCUITS SYST, V35, P2, DOI 10.1109/31.1694
   Tsao CWA, 2002, ACM T DES AUTOMAT EL, V7, P359, DOI 10.1145/567270.567271
   TSAY RS, 1993, IEEE T COMPUT AID D, V12, P242, DOI 10.1109/43.205004
   Venkataraman G, 2010, IEEE T VLSI SYST, V18, P131, DOI 10.1109/TVLSI.2008.2007737
   Wason V, 2007, I CONF VLSI DESIGN, P271, DOI 10.1109/VLSID.2007.33
   Xi JGF, 1997, J VLSI SIG PROCESS S, V16, P163, DOI 10.1023/A:1007939023899
   Yang JS, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P398
   Zanella S, 2000, IEEE T SEMICONDUCT M, V13, P401, DOI 10.1109/66.892625
   Zhong Y, 2007, ASIA S PACIF DES AUT, P763
NR 36
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 30
DI 10.1145/2611762
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000009
DA 2024-07-18
ER

PT J
AU Meyer, BH
   Hartman, AS
   Thomas, DE
AF Meyer, Brett H.
   Hartman, Adam S.
   Thomas, Donald E.
TI Cost-Effective Lifetime and Yield Optimization for NoC-Based MPSoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability; Lifetime optimization; yield optimization; slack
   allocation; system-level design; network-on-chip
AB As manufacturing processes scale, designers are increasingly dependent on techniques to mitigate manufacturing defect and permanent failure. In embedded systems-on-chip, system lifetime and yield can be increased using slack-under-utilization in execution and storage resources-so that when components are defective, data and tasks can be remapped and rescheduled. For any given system, the design space of possible slack allocations is both large and complex, consisting of every possible way to replace each component in the initial system with another from the component library. Based on the observation that useful slack is often quantized, we have developed Critical Quantity Slack Allocation (CQSA), an approach that effectively and efficiently allocates execution and storage slack to jointly optimize system yield and cost. While exploring less than 1.4% of the slack allocation design space, our approach consistently outperforms alternative slack allocation techniques to find sets of designs within 1.4% of the lifetime-cost Pareto-optimal front. When applied to yield-cost optimization, our approach again outperforms alternative techniques, exploring less than 1.62% of the design space to find sets of designs within 4.27% of the yield-cost Pareto-optimal front. One advantage of managing failure at the system level is that the same techniques that improve lifetime often also improve yield. As a result, with little modification, CQSA is further able to perform effective joint optimization of lifetime and yield, finding designs within 1.6% of the Pareto-optimal front.
C1 [Meyer, Brett H.] McGill Univ, Montreal, PQ H3A 0E9, Canada.
   [Hartman, Adam S.; Thomas, Donald E.] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 McGill University; Carnegie Mellon University
RP Meyer, BH (corresponding author), McGill Univ, 3480 Univ St,Rm 525, Montreal, PQ H3A 0E9, Canada.
EM brett.meyer@mcgill.ca; ahartman@ece.cmu.edu; thomas@ece.cmu.edu
FU Semiconductor Research Corporation [2008-HJ-1795]
FX This work was supported by the Semiconductor Research Corporation
   through contract 2008-HJ-1795.
CR Adya Saurabh N., 2003, IEEE T VLSI SYST, V11, P6
   [Anonymous], P INT S COMP ARCH IS
   ARM, 2008, ARM PROC
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Cyzak P., 1998, J MULTICRITERIA DECI, V7
   Dave Bharat P., 1999, IEEE T COMPUT, V48, P4
   Egbert G., 1999, IEEE T CONSUM ELECTR, V45, P3
   Feng S., 2010, P 5 INT C HIGH PERF
   Fick David, 2009, P 46 ANN DES AUT C D
   GlaB Micahel, 2008, P DES AUT TEST EUR D
   Gu ZY, 2008, IEEE T VLSI SYST, V16, P603, DOI 10.1109/TVLSI.2008.917574
   Gupta S, 2011, IEEE T COMPUT, V60, P5, DOI 10.1109/TC.2010.205
   Hartman Adam S., 2010, P IEEE ACM IFIP INT
   Hartman Adam S., 2012, P 8 IEEE ACM IFIP IN
   Huang L., 2010, P IEEE ACM INT C COM
   Huang L., 2010, P DES AUT TEST EUR D
   HUANG L, 2009, P DES AUT TEST EUR D
   Humenay E., 2007, P DES AUT TEST EUR D
   Iverson D, 2010, INT TEST CONF P
   Jalabert Antoine, 2004, P DES AUT TEST EUR D
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   KNEIP J, 1998, P IEEE WORKSH SIGN P
   Koren I, 1998, P IEEE, V86, P1819, DOI 10.1109/5.705525
   Liang Xiaoyao, 2006, P INT C COMP AID DES
   Marculescu Diana, 2006, P INT C COMP AID DES
   Markovsky Yury, 2007, P IEEE INT WORKSH DE
   Meyer Brett H., 2010, P INT S QUAL EL DES
   Meyer Brett H., 2010, P DES AUT TEST EUR D
   Meyer Brett H., 2009, THESIS CARNEGIE MELL
   Premkishore Shivakumar, 2003, P INT C COMP DES ICC
   Rosing TS, 2007, IEEE T VLSI SYST, V15, P391, DOI 10.1109/TVLSI.2007.895245
   Rusu S, 2009, IEEE ASIAN SOLID STA, P9, DOI 10.1109/ASSCC.2009.5357230
   Schuchman Ethan, 2005, P INT S COMP ARCH IS
   Skadron K., 2003, P INT S COMP ARCH IS
   Smolens Jared C., 2007, P IEEE WORKSH SIL ER
   Srinivasan J., 2004, P INT C DEP SYST NET
   Srinivasan Jayanth, 2005, P INT C COMP ARCH IS
   Strojwas Andrzej, 2009, COMMUNICATION
   Tong K. Y., 2006, P INT C COMP DES ICC
   Wang HS, 2003, IEEE MICRO, V23, P26, DOI 10.1109/MM.2003.1179895
   Zhu Changyun, 2007, P IEEE ACM IFIP INT
   Zitzler E., 1999, THESIS ETH ZURICH ZU
   [No title captured]
NR 43
TC 14
Z9 15
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 12
DI 10.1145/2535575
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400003
OA Bronze
DA 2024-07-18
ER

PT J
AU Huang, CC
   Wey, CL
   Chen, JE
   Luo, PW
AF Huang, Chien-Chih
   Wey, Chin-Long
   Chen, Jwu-E
   Luo, Pei-Wen
TI Optimal Common-Centroid-Based Unit Capacitor Placements for Yield
   Enhancement of Switched-Capacitor Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Mismatch; common centroid; spatial
   correlation; process variation; variance of ratio; placement
   optimization; yield enhancement
AB Yield is defined as the probability that the circuit under consideration meets with the design specification within the tolerance. Placement with higher correlation coefficients has fewer mismatches and lower variation of capacitor ratio, thus achieving higher yield performance. This study presents a new optimization criterion that quickly determines if the placement is optimal. The optimization criterion leads to the development of the concepts of C-entries and partitioned subarrays which can significantly reduce the searching space for finding the optimal/near-optimal placements on a sufficiently large array size.
C1 [Huang, Chien-Chih; Chen, Jwu-E] Natl Cent Univ, Dept Elect Engn, Tao Yuan, Taiwan.
   [Wey, Chin-Long] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
   [Luo, Pei-Wen] Ind Technol Res Inst, Hsinchu, Taiwan.
C3 National Central University; National Yang Ming Chiao Tung University;
   Industrial Technology Research Institute - Taiwan
RP Huang, CC (corresponding author), Natl Cent Univ, Dept Elect Engn, Tao Yuan, Taiwan.
EM lynden.huang@gmail.com
CR Chen JE, 2010, IEEE T COMPUT AID D, V29, P313, DOI 10.1109/TCAD.2009.2035587
   Chen JE, 2009, INT SYM QUAL ELECT, P179, DOI 10.1109/ISQED.2009.4810290
   Doh JS, 2005, SISPAD: 2005 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, P131, DOI 10.1109/SISPAD.2005.201490
   Hastings A., 2000, ART ANALOG LAYOUT
   HUANG C.-C., THESIS NATL CENTRAL
   Huang CC, 2011, IEEE INT SOC CONF, P170, DOI 10.1109/SOCC.2011.6085127
   KHALIL D, 2002, P DATE C PAR FRANC M, P576
   Khalil DE, 2005, 6th International Symposium on Quality Electronic Design, Proceedings, P143, DOI 10.1109/ISQED.2005.54
   Lin CW, 2011, DES AUT CON, P528
   Liu JY, 2008, ASIA S PACIF DES AUT, P748
   Luo PW, 2008, IEEE T COMPUT AID D, V27, P2097, DOI 10.1109/TCAD.2008.2006139
   Luo PW, 2011, IEICE T FUND ELECTR, VE94A, P352, DOI 10.1587/transfun.E94.A.352
   Ma Q, 2007, IEEE IC CAD, P579, DOI 10.1109/ICCAD.2007.4397327
   MCNUTT MJ, 1994, IEEE J SOLID-ST CIRC, V29, P611, DOI 10.1109/4.284714
   Xiong JJ, 2007, IEEE T COMPUT AID D, V26, P619, DOI 10.1109/TCAD.2006.884403
NR 15
TC 2
Z9 2
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 7
DI 10.1145/2534394
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400007
DA 2024-07-18
ER

PT J
AU Huang, PC
   Chang, YH
   Kuo, TW
AF Huang, Po-Chun
   Chang, Yuan-Hao
   Kuo, Tei-Wei
TI An Index-Based Management Scheme with Adaptive Caching for Huge-Scale
   Low-Cost Embedded Flash Storages
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Storage; flash memory; scalability;
   performance
ID TRANSLATION LAYER
AB Due to its remarkable access performance, shock resistance, and costs, NAND flash memory is now widely adopted in a variety of computing environments, especially in mobile devices such as smart phones, media players and electronic book readers. For the consideration of costs, low-cost embedded flash storages such as flash memory cards are often employed on such devices. Different from solid-state disks, the RAM buffer equipped on low-cost embedded flash storages are very small, for example, limited under several dozens of kilobytes, despite of the rapidly growing capacity of the storages. The significance of effectively utilizing the very limited on-device RAM buffers of embedded flash storages is therefore highlighted, and a novel design of scalable flash management schemes is needed to tackle the new access constraints of MLC NAND flash memory. In this work, a highly scalable design of the flash translation layer is presented with the considerations of the on-device RAM size, user access patterns, address-mapping-information caching and MLC access constraints. Through a series of experiments, it is verified that, with appropriate settings of cache sizes, the proposed management scheme provides comparable performance results to prior arts with much lower requirements on the on-device RAM. In other words, the proposed scheme suggests a strategy to make better use of the on-device RAM, and is suitable for embedded flash storages.
C1 [Huang, Po-Chun; Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
   [Kuo, Tei-Wei] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei, Taiwan.
   [Kuo, Tei-Wei] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Kuo, Tei-Wei] Sungkyunkwan Univ, Seoul, South Korea.
C3 Academia Sinica - Taiwan; Academia Sinica - Taiwan; National Taiwan
   University; Sungkyunkwan University (SKKU)
RP Huang, PC (corresponding author), Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
EM johnson@iis.sinica.edu.tw
RI Chang, Yuan-Hao/ABA-6935-2020
OI Chang, Yuan-Hao/0000-0002-1282-2111; KUO, TEI-WEI/0000-0003-1974-0394
FU National Science Council [101-2221-E-002-055, 98-2221-E-002-120-MY3,
   100-2628-E-027-008-MY2, 102-2220-E-001-001]
FX This work was supported in part by the National Science Council under
   Grant Nos. 101-2221-E-002-055, 98-2221-E-002-120-MY3,
   100-2628-E-027-008-MY2 and 102-2220-E-001-001.
CR [Anonymous], PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE
   [Anonymous], 2008, COMP AID DES 2008 IC
   Ban A., 1999, U.S. Patent, Patent No. 5937425
   Chang Li-Pin., 2004, Proceedings of the 2004 ACM Symposium on Applied Computing (SAC '04), P862
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chang YH, 2009, DES AUT CON, P858
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   DRAMEXCHANGE TECH, 2010, FLLASH SPOT CONTR PR
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   GOODSON G., 2010, P HPCA WEST 10 WORKS
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Jen-Wei Hsieh, 2006, ACM Transaction on Storage, V2, P22, DOI 10.1145/1138041.1138043
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lai SK, 2008, IBM J RES DEV, V52, P529, DOI 10.1147/rd.524.0529
   Lee SW, 2006, LECT NOTES COMPUT SC, V4097, P879
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   MICRON, 2007, 64GBITS SLC NAND FLA
   MICRON, 2007, 128GBITS SLC NAND FL
   MICROSOFT, 2010, MSDN LIB SDRAM DENS
   MICROSOFT CORPORATION, 2012, WIND SYS DOC DOWNL A
   OCZ TECHNOLOGY GROUP INC, 2012, OCZ COL SER SATA 2 3
   PHOTOFAST GLOBAL INC, 2012, PHOTOFAST GMONSTER V
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
   SPECTEK, 2010, SLC NAND FLASH CHIP
   SPECTEK, 2010, MLC NAND FLASH CHIP
   TEXAS INSTRUMENTS, 2008, LM3S8962 MICR DAT
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   Yim KS, 2004, IEEE T CONSUM ELECTR, V50, P192, DOI 10.1109/TCE.2004.1277861
   Zhiwei Qin, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P173
NR 30
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 56
DI 10.1145/2505013
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100012
DA 2024-07-18
ER

PT J
AU Lee, J
   Lee, D
   Kim, S
   Choi, K
AF Lee, Jinho
   Lee, Dongwoo
   Kim, Sunwook
   Choi, Kiyoung
TI Deflection Routing in 3D Network-on-Chip with Limited Vertical Bandwidth
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; 3D NoC; deflection routing; TSV serialization
ID INTERCONNECT; ROUTER
AB This article proposes a deflection routing for 3D NoC with serialized TSVs for vertical links. Compared to buffered routing, deflection routing provides area-and power-efficient communication and little loss of performance under low to medium traffic load. Under 3D environments, the deflection routing can yield even better performance than buffered routing when key aspects are properly taken into account. However, the existing deflection routing technique cannot be directly applied because the serialized TSV links will take longer time to send data than ordinary planar links and cause many problems. A naive deflection through a TSV link can cause significantly longer latency and more energy consumption even for communications through planar links. This article proposes a method to mitigate the effect and also solve arising deadlock and livelock problems. Evaluation of the proposed scheme shows its effectiveness in throughput, latency, and energy consumption.
C1 [Lee, Jinho; Lee, Dongwoo; Kim, Sunwook; Choi, Kiyoung] Seoul Natl Univ, Seoul 151, South Korea.
C3 Seoul National University (SNU)
RP Choi, K (corresponding author), Seoul Natl Univ, Seoul 151, South Korea.
EM kchoi@snu.ac.kr
RI Lee, Jinho/KII-9282-2024
OI Lee, Jinho/0000-0003-4010-6611
FU National Research Foundation of Korea (NRF); Korea government (MEST)
   [2012-0006272]; Ministry of Trade, Industry Energy (MOTIE); IDEC
   Platform center (IPC) for Smart car
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MEST) (No. 2012-0006272) and
   Ministry of Trade, Industry & Energy (MOTIE) and IDEC Platform center
   (IPC) for Smart car.
CR [Anonymous], 2011, NETW CHIP NOCS 5 IEE
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Carlson T., 2011, P INT C HIGH PERF CO
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Chih-Hao Chao, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P223, DOI 10.1109/NOCS.2010.32
   Dally W. J., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P60, DOI 10.1109/ISCA.1990.134508
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Fallin C., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P1, DOI 10.1109/NOCS.2012.8
   Fallin C., 2011, HIGH PERFORMANCE HIE
   Fallin C, 2011, INT S HIGH PERF COMP, P144, DOI 10.1109/HPCA.2011.5749724
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Jinho Lee, 2011, 2011 International SoC Design Conference (ISOCC 2011), P353, DOI 10.1109/ISOCC.2011.6138783
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Kim D.H., 2010, PROC ACMIEEE INT WOR, P25
   Kim J, 2012, IEEE J EM SEL TOP C, V2, P124, DOI 10.1109/JETCAS.2012.2201031
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Kim J, 2009, IEEE CUST INTEGR CIR, P255, DOI 10.1109/CICC.2009.5280852
   Lee J, 2013, ASIA S PACIF DES AUT, P29, DOI 10.1109/ASPDAC.2013.6509554
   Lee J, 2012, ASIA S PACIF DES AUT, P419, DOI 10.1109/ASPDAC.2012.6164985
   LENOSKI D, 1992, COMPUTER, V25, P63, DOI 10.1109/2.121510
   Liu WC, 2011, IEEE COMP SOC ANN, P66, DOI 10.1109/ISVLSI.2011.49
   Michelogiannakis George, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P9, DOI 10.1109/NOCS.2010.10
   Miura N, 2007, IEEE J SOLID-ST CIRC, V42, P111, DOI 10.1109/JSSC.2006.886554
   Moscibroda T, 2009, CONF PROC INT SYMP C, P196, DOI 10.1145/1555815.1555781
   Niitsu Kiichi, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P480, DOI 10.1109/ISSCC.2009.4977517
   Ouyang J, 2010, ICCAD-IEEE ACM INT, P477, DOI 10.1109/ICCAD.2010.5653769
   Park D, 2008, CONF PROC INT SYMP C, P251, DOI 10.1109/ISCA.2008.13
   Pasricha S, 2009, DES AUT CON, P581
   Rahmani AM, 2012, ASIA S PACIF DES AUT, P413, DOI 10.1109/ASPDAC.2012.6164984
   Saito S, 2009, I C FIELD PROG LOGIC, P6, DOI 10.1109/FPL.2009.5272565
   SANGKI H., 2007, P MICR PACK IN PACK
   Van der Plas G, 2011, IEEE J SOLID-ST CIRC, V46, P293, DOI 10.1109/JSSC.2010.2074070
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xiaohang Wang, 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P337, DOI 10.1109/VLSISoC.2011.6081604
   Zhu MY, 2012, IEEE INT CONF VLSI, P18, DOI 10.1109/VLSI-SoC.2012.6378999
NR 40
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 50
DI 10.1145/2505011
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100006
DA 2024-07-18
ER

PT J
AU Xydis, S
   Pekmestzi, K
   Soudris, D
   Economakos, G
AF Xydis, Sotirios
   Pekmestzi, Kiamal
   Soudris, Dimitrios
   Economakos, George
TI Compiler-in-the-Loop Exploration During Datapath Synthesis for Higher
   Quality Delay-Area Trade-offs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Theory; Design space exploration; high-level
   synthesis; delay-area trade-offs
ID DESIGN SPACE EXPLORATION; METHODOLOGY; REDUCTION; BINDING
AB Design space exploration during high-level synthesis targets the computation of those design solutions which form optimal trade-off points. This quest for optimal trade-offs has been focused on studying the impact of various architectural-level parameters during high-level synthesis algorithms, silently neglecting the trade-offs produced from the combined impact of behavioral-level together with architectural-level parameters. We propose a novel design space, exploration methodology that studies an extended instance of the solution space considering the effects of combining compiler-and architectural-level transformations. It is shown that exploring the design space in a global manner reveals new trade-off points, thus shifting towards higher quality design solutions. We use a combination of upper-bounding conditions together with gradient-based heuristic pruning to efficiently traverse the extended search space. Our exploration framework delivers significant quality improvements without compromising the optimality (Pareto accuracy) of the discovered solutions, together with significant runtime reductions compared to exploring exhaustively the solution space at every allocation scenario.
C1 [Xydis, Sotirios; Pekmestzi, Kiamal; Soudris, Dimitrios; Economakos, George] Natl Tech Univ Athens, Dept Elect & Comp Engn, Microprocessors & Digital Syst Lab, Athens 15780, Greece.
C3 National Technical University of Athens
RP Xydis, S (corresponding author), Natl Tech Univ Athens, Dept Elect & Comp Engn, Microprocessors & Digital Syst Lab, 9 Heroon Polytech St,Ographou Campus, Athens 15780, Greece.
EM sxydis@microlab.ece.ntua.gr; pekmes@microlab.ece.ntua.gr;
   dsoudris@microlab.ece.ntua.gr; geoconom@microlab.ece.ntua.gr
RI Xydis, Sotirios/AAM-8015-2021; Soudris, Dimitrios/O-8843-2019; Soudris,
   Dimitrios/I-5252-2014
OI Soudris, Dimitrios/0000-0002-6930-6847; 
FU E.C. [MOSART IST-215244]
FX This research is partially supported by the E.C. funded program MOSART
   IST-215244. http://www.mosart-project.org/.
CR [Anonymous], IEEE T COMPUT AIDED
   [Anonymous], P 14 WORKSH LANG COM
   [Anonymous], 2008, HIGH LEVEL SYNTHESIS
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], MANUAL POLITICAL EC
   [Anonymous], ACM T DES AUTOM ELEC
   [Anonymous], SPARK HLS TOOL
   Atienza D, 2006, ACM T DES AUTOMAT EL, V11, P465, DOI 10.1145/1142155.1142165
   BALAKRISHNAN M, 1989, ACM IEEE D, P68, DOI 10.1145/74382.74395
   Beeftink F, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P545, DOI 10.1109/ICCAD.1998.743051
   Blythe SA, 1999, PR GR LAK SYMP VLSI, P192, DOI 10.1109/GLSV.1999.757408
   Blythe SA, 2000, ACM T DES AUTOMAT EL, V5, P322, DOI 10.1145/348019.348058
   Bonzini P., 2006, P 2006 INT C COMP AR, P242
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Chaudhuri S, 1997, IEEE T VLSI SYST, V5, P69, DOI 10.1109/92.555988
   Chen DM, 2004, ASIA S PACIF DES AUT, P68, DOI 10.1109/ASPDAC.2004.1337542
   Corazao MR, 1996, IEEE T COMPUT AID D, V15, P877, DOI 10.1109/43.511568
   Desmet V, 2010, IEEE MICRO, V30, P5, DOI 10.1109/MM.2010.76
   Dragomir OS, 2008, LECT NOTES COMPUT SC, V4943, P4, DOI 10.1007/978-3-540-78610-8_4
   Dubach Christophe, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P78, DOI 10.1145/1669112.1669124
   Dutta R., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P644, DOI 10.1109/DAC.1992.227806
   Gerlach J, 2000, PR IEEE COMP DESIGN, P545, DOI 10.1109/ICCD.2000.878337
   Hoste K, 2008, INT SYM CODE GENER, P165
   Kennedy Ken., 2002, Optimizing compilers for modern architectures: a dependence-based approach
   Kim TM, 2007, IEEE IC CAD, P435, DOI 10.1109/ICCAD.2007.4397304
   Kurra S, 2007, DES AUT TEST EUROPE, P391
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Marwedel P., 1997, Proceedings of the ASP-DAC '97. Asia and South Pacific Design Automation Conference 1997 (Cat. No.97TH8231), P599, DOI 10.1109/ASPDAC.1997.600342
   Meindl JD, 2003, INTERCONNECT TECHNOLOGY AND DESIGN FOR GIGASCALE INTEGRATION, P1
   Memik SO, 2008, IEEE T COMPUT AID D, V27, P2027, DOI 10.1109/TCAD.2008.2006097
   Montgomery D.C., 2006, DESIGN ANAL EXPT, DOI DOI 10.1198/TECH.2006.S372
   Murray AC, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550989
   Okabe T, 2003, IEEE C EVOL COMPUTAT, P878
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   Raghunathan A., 1998, High-level power analysis and optimization
   Schafer BC, 2010, IEEE T COMPUT AID D, V29, P153, DOI 10.1109/TCAD.2009.2035579
   Shrivastava A, 2009, IEEE T COMPUT AID D, V28, P461, DOI 10.1109/TCAD.2009.2013275
   Silvano C, 2010, IEEE COMP SOC ANN, P488, DOI 10.1109/ISVLSI.2010.67
   Triantafyllis S, 2003, INT SYM CODE GENER, P204, DOI 10.1109/CGO.2003.1191546
   Wang G, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278359
   Xydis S., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P102, DOI 10.1109/ICSAMOS.2010.5642078
   Xydis S, 2010, IEEE COMP SOC ANN, P104, DOI 10.1109/ISVLSI.2010.56
   Xydis S, 2010, IEEE INT SYMP CIRC S, P2598, DOI 10.1109/ISCAS.2010.5537090
   Youn-Long Lin, 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P2, DOI 10.1145/250243.250245
NR 45
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 11
DI 10.1145/2390191.2390202
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500011
DA 2024-07-18
ER

PT J
AU Schafer, BC
   Wakabayashi, K
AF Schafer, Benjamin Carrion
   Wakabayashi, Kazutoshi
TI Divide and Conquer High-Level Synthesis Design Space Exploration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; High-level synthesis; design space exploration;
   acceleration
AB A method to accelerate the Design Space Exploration (DSE) of behavioral descriptions for high-level synthesis based on a divide and conquer method called Divide and Conquer Exploration Algorithm (DC-ExpA) is presented. DC-ExpA parses an untimed behavioral description given in C or SystemC and clusters interdependent operations which are in turn explored independently by inserting synthesis directives automatically in the source code. The method then continues by combining the exploration results to obtain only Pareto-optimal designs. This method accelerates the design space exploration considerably and is compared against two previous methods: an Adaptive Simulated Annealer Exploration Algorithm (ASA-ExpA) that shows good optimality at high runtimes, and a pattern matching method called Clustering Design Space Exploration Acceleration (CDS-ExpA) that is fast but suboptimal. Our proposed method is orthogonal to previous exploration methods that focus on the exploration of resource constraints, allocation, binding, and/or scheduling. Our proposed method on contrary sets local synthesis directives that decide upon the overall architectural structure of the design (e. g., mapping certain arrays to memories or registers). Results show that DC-ExpA explores the design space on average 61% faster than ASA-ExpA, obtaining comparable results indicated by several quality indicators, for example, distance to reference Pareto-front, hypervolume, and Pareto dominance. Compared to CDS-ExpA it is 69% slower, but obtains much betters results compared to the same quality indicators.
C1 [Schafer, Benjamin Carrion] NEC Corp Ltd, Syst IP Core Lab, Kawasaki, Kanagawa 2118666, Japan.
   [Wakabayashi, Kazutoshi] NEC Corp Ltd, Design Methodol Lab, Kawasaki, Kanagawa 2118666, Japan.
C3 NEC Corporation; NEC Corporation
RP Schafer, BC (corresponding author), NEC Corp Ltd, Syst IP Core Lab, Kawasaki, Kanagawa 2118666, Japan.
EM schaferb@bq.jp.nec.com
OI Carrion Schafer, Benjamin/0000-0002-4755-6503
CR AHMAD I, 1994, 1994 IEEE 13TH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, P491
   [Anonymous], 2006, 214 COMP ENG NETW LA
   [Anonymous], 2008, HIGH LEVEL SYNTHESIS
   [Anonymous], 2009, JIP
   Ascia G, 2007, J SYST ARCHITECT, V53, P733, DOI 10.1016/j.sysarc.2007.01.004
   Deb K., 2000, Parallel Problem Solving from Nature PPSN VI. 6th International Conference. Proceedings (Lecture Notes in Computer Science Vol.1917), P849
   GAJSKI D., 2005, SPECC SPECIFICATION
   GIVARGIS T., 2002, IEEE T VERY LARGE SC, P10
   Gupta S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P461, DOI 10.1109/ICVD.2003.1183177
   Haubelt C, 2003, 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P79
   Haubelt C, 2008, DES AUT CON, P580
   HOLZER M., 2007, P IND EMB SYST, P125
   Kianzad V, 2004, IEEE INT CONF ASAP, P28, DOI 10.1109/ASAP.2004.1342456
   Kim M., 2006, CODES ISSS 06, P16
   KOBAYASHI N, 1994, P AS PAC C HARDW DES
   Krishnan V, 2006, IEEE T EVOLUT COMPUT, V10, P213, DOI 10.1109/TEVC.2005.860764
   Mamagkakis S, 2006, DES AUT TEST EUROPE, P872
   SCHAFER B. C., 2009, VLSI DAT, P509
   Schafer BC, 2010, IEEE T COMPUT AID D, V29, P153, DOI 10.1109/TCAD.2009.2035579
   So B, 2003, DES AUT CON, P514
   So B, 2002, ACM SIGPLAN NOTICES, V37, P165, DOI 10.1145/543552.512550
   Van Veldhuizen DA, 2000, IEEE C EVOL COMPUTAT, P204, DOI 10.1109/CEC.2000.870296
   Zitzler E, 2003, IEEE T EVOLUT COMPUT, V7, P117, DOI 10.1109/TEVC.2003.810758
NR 23
TC 22
Z9 26
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 29
DI 10.1145/2209291.2209302
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000011
DA 2024-07-18
ER

PT J
AU Wu, YZ
   Chao, MCT
AF Wu, Yu-Ze
   Chao, Mango C. -T.
TI Scan-Cell Reordering for Minimizing Scan-Shift Power Based on
   Nonspecified Test Cubes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Scan testing; DFT; low-power testing
ID ARCHITECTURE; DESIGN
AB This article presents several scan-cell reordering techniques to reduce the signal transitions during the test mode while preserving the don't-care bits in the test patterns for a later optimization. Combined with a pattern-filling technique, the proposed scan-cell reordering techniques can utilize both high response correlations and pattern correlations to simultaneously minimize scan-out and scan-in transitions. Those scan-shift transitions can be further reduced by selectively using the inverse connections between scan cells. In addition, the trade-off between routing overhead and power consumption can also be controlled by the proposed scan-cell reordering techniques. A series of experiments are conducted to demonstrate the effectiveness of each of the proposed techniques individually.
C1 [Wu, Yu-Ze; Chao, Mango C. -T.] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Chao, MCT (corresponding author), Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
EM mango@faculty.nctu.edu.tw
CR [Anonymous], P IEEE VLSI TEST S
   [Anonymous], P IEEE INT TEST C
   [Anonymous], P IEEE INT TEST C
   [Anonymous], IEEE T COMPUT AID DE
   [Anonymous], P IEEE INT TEST C
   Bonhomme Y, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P62, DOI 10.1109/DATE.2004.1268828
   Bonhomme Y, 2003, INT TEST CONF P, P488
   Bonhomme Y, 2002, INT TEST CONF P, P796, DOI 10.1109/TEST.2002.1041833
   Bonhomme Y, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P253, DOI 10.1109/ATS.2001.990291
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Chen XD, 2003, IEEE VLSI TEST SYMP, P267, DOI 10.1109/VTEST.2003.1197662
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Girard P, 2002, IEEE DES TEST COMPUT, V19, P82, DOI 10.1109/MDT.2002.1003802
   Hirech M, 1998, INT TEST CONF P, P348, DOI 10.1109/TEST.1998.743173
   Huang TC, 2001, INT TEST CONF P, P660, DOI 10.1109/TEST.2001.966686
   Li J., 2008, Proceedings IEEE/ACM Design, Automation, and Test in Europe (DATE), P1184, DOI DOI 10.1109/DATE.2008.4484839
   Makar S, 1998, INT TEST CONF P, P341, DOI 10.1109/TEST.1998.743172
   Mrugalski G, 2007, DES AUT CON, P539, DOI 10.1109/DAC.2007.375223
   Rosinger P, 2004, IEEE T COMPUT AID D, V23, P1142, DOI 10.1109/TCAD.2004.829797
   Sankaralingam R, 2002, IEEE VLSI TEST SYMP, P153, DOI 10.1109/VTS.2002.1011127
   Sankaralingam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P35, DOI 10.1109/VTEST.2000.843824
   Sankaralingam R, 2001, IEEE VLSI TEST SYMP, P319, DOI 10.1109/VTS.2001.923456
   Saxena J, 2001, INT TEST CONF P, P670, DOI 10.1109/TEST.2001.966687
   Wen XQ, 2005, IEEE VLSI TEST SYMP, P265
   Whetsel L, 2000, INT TEST CONF P, P863, DOI 10.1109/TEST.2000.894297
   Zorian Y., 1993, P VLSI TEST S, P4
NR 26
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 10
DI 10.1145/1870109.1870119
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600010
DA 2024-07-18
ER

PT J
AU Liu, SH
   Chen, GQ
   Jing, TT
   He, L
   Dutta, R
   Hong, XL
AF Liu, Shenghua
   Chen, Guoqiang
   Jing, Tom Tong
   He, Lei
   Dutta, Robi
   Hong, Xian-Long
TI Effective Congestion Reduction for IC Package Substrate Routing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Experimentation; IC package; substrate; routing;
   routability; congestion reduction
ID SYSTEM
AB Off-chip substrate routing for high-density packages is challenging due to requirements such as high density, lack of vertical detour, non-Manhattan routing, and primarily planar routing. The existing substrate routing algorithms often result in a large number of unrouted nets that have to be routed manually. This article develops an effective yet efficient diffusion-driven method D-Router to reduce congestion. Starting with an initial routing, we develop an effective diffusion-based congestion reduction. We iteratively find a congested window and spread out connections to reduce congestion inside the window by a simulated diffusion process based on the duality between congestion and concentration. The window is released after the congestion is eliminated. Compared with the state-of-the-art substrate routing method that leads to 480 nets unrouted for ten industrial designs with a total of 6415 nets, the D-Router reduces the amount of unrouted nets to 104, a reduction to the 4.6 multiple. In addition, the D-Router obtains a similar reduction on unrouted nets but runs up to 94 times faster when compared with a negotiation-based substrate routing.
C1 [Jing, Tom Tong; He, Lei] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
   [Liu, Shenghua; Hong, Xian-Long] Tsinghua Univ, Comp Sci & Technol Dept, Beijing 100084, Peoples R China.
   [Chen, Guoqiang; Dutta, Robi] Rio Design Automat Inc, San Jose, CA 95110 USA.
C3 University of California System; University of California Los Angeles;
   Tsinghua University
RP Jing, TT (corresponding author), Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
EM gchen@Magma-DA.COM; tomjing@ee.ucla.edu
RI Chen, Guoqiang/K-8299-2013
OI Chen, Guoqiang/0000-0002-6915-6105
FU NSF [CCR-0093273]; NSF of China [60720106003, 90607001]
FX This article is partially supported by the NSF CAREER award CCR-0093273,
   and the NSF of China No. 60720106003 and 90607001.
CR An S, 2006, PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL CONFERENCE ON COGNITIVE INFORMATICS, VOLS 1 AND 2, P815
   [Anonymous], 2005, INT S PHYS DES
   [Anonymous], P ASP DAC 95 CHDL 95
   Bossen F. J., 1996, THESIS CARNEGIE MELL
   Chen HFS, 1996, IEEE T COMPUT AID D, V15, P217, DOI 10.1109/43.486667
   Cho M, 2007, IEEE IC CAD, P503, DOI 10.1109/ICCAD.2007.4397314
   Cho M, 2006, DES AUT CON, P373, DOI 10.1109/DAC.2006.229299
   DAI WWM, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P39, DOI 10.1145/127601.127622
   Fang JW, 2007, DES AUT CON, P606, DOI 10.1109/DAC.2007.375235
   Fang JW, 2005, IEEE IC CAD, P753, DOI 10.1109/ICCAD.2005.1560165
   Horiuchi M, 2000, IEEE T ADV PACKAGING, V23, P686, DOI 10.1109/6040.883759
   LIU SH, 2009, P INT S PHYS DES
   Liu SH, 2008, DES AUT CON, P566
   MCMURCHIE L., 1995, P FPGA, P111, DOI 10.1109/FPGA.1995.242049
   OZDAL MM, 1995, P INT C COMP AID DES, P759
   OZDAL MM, 2002, P INT C COMP AID DES, P822
   Pascariu G, 2003, IEEE/CPMT INT EL MFG, P423, DOI 10.1109/IEMT.2003.1225938
   Ren HX, 2005, DES AUT CON, P515, DOI 10.1109/DAC.2005.193863
   Roy JA, 2007, IEEE IC CAD, P496, DOI 10.1109/ICCAD.2007.4397313
   Shi R, 2006, DES AUT CON, P1003, DOI 10.1109/DAC.2006.229424
   STAEPELAERE D, 1993, IEEE DES TEST COMPUT, V10, P18, DOI 10.1109/54.245960
   Tsai CC, 1998, IEEE T COMPUT AID D, V17, P182, DOI 10.1109/43.681268
   WINKLER E, 1996, P 1996 IEEE CPMT INT, P393
   Xiong JJ, 2006, ASIA S PACIF DES AUT, P207
   Yu MF, 1996, IEEE IC CAD, P668, DOI 10.1109/ICCAD.1996.571349
   [No title captured]
NR 26
TC 1
Z9 1
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2010
VL 15
IS 3
AR 27
DI 10.1145/1754405.1754412
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 618NC
UT WOS:000279361400007
DA 2024-07-18
ER

PT J
AU Gulati, K
   Paul, S
   Khatri, SP
   Patil, S
   Jas, A
AF Gulati, Kanupriya
   Paul, Suganth
   Khatri, Sunil P.
   Patil, Srinivas
   Jas, Abhijit
TI FPGA-Based Hardware Acceleration for Boolean Satisfiability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Algorithms; Design; Boolean satisfiabilty (SAT); boolean
   constant propagation (BCP); conflict induced clauses; non-chronological
   backtrack; FPGA
AB We present an FPGA-based hardware solution to the Boolean satisfiability (SAT) problem, with the main goals of scalability and speedup. In our approach the traversal of the implication graph as well as conflict clause generation are performed in hardware, in parallel. The experimental results and their analysis, along with the performance models are discussed. We show that an order of magnitude improvement in runtime can be obtained over MiniSAT (the best-in-class software based approach) by using a Virtex-4 (XC4VFX140) FPGA device. The resulting system can handle instances with as many as 10K variables and 280K clauses.
C1 [Gulati, Kanupriya; Khatri, Sunil P.] Texas A&M Univ, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Gulati, K (corresponding author), Texas A&M Univ, College Stn, TX 77843 USA.
EM sunil@ece.tamu.edu
CR ABRAMOVICI M, 1999, DES AUT C, P684
   Cook S. A., 1971, P 3 ANN ACM S THEOR, P151, DOI [10.1145/800157.805047, DOI 10.1145/800157.805047]
   Goldberg E, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P142, DOI 10.1109/DATE.2002.998262
   GU J, 1997, DIMACS SERIES DISCRE, P19
   Gulati K, 2008, IET COMPUT DIGIT TEC, V2, P214, DOI 10.1049/iet-cdt:20060221
   MENCER O, 1999, P 32 ANN HAUB INT C, P3044
   Moskewicz MW, 2001, DES AUT CON, P530, DOI 10.1109/DAC.2001.935565
   Pagarani T, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P147, DOI 10.1109/CICC.2000.852637
   Platzner M., 1998, Field-Programmable Logic and Applications. From FPGAs to Computing Paradigm. 8th International Workshop, FPL'98. Proceedings, P69, DOI 10.1007/BFb0055234
   REDEKOPP M, 2000, P 10 INT C FIELD PRO, P462
   SAFAR M, 2006, P CAN C EL COMP ENG, P1901
   Safar M, 2007, DES AUT TEST EUROPE, P153
   Silva JPM, 1996, IEEE IC CAD, P220, DOI 10.1109/ICCAD.1996.569607
   Skliarova I, 2004, IEEE T COMPUT, V53, P1449, DOI 10.1109/TC.2004.102
   Skliarova I, 2004, IEEE T VLSI SYST, V12, P408, DOI 10.1109/TVLSI.2004.825859
   Suyama T, 2001, IEEE T VLSI SYST, V9, P109, DOI 10.1109/92.920826
   Zhao Y, 2001, PR IEEE COMP DESIGN, P447, DOI 10.1109/ICCD.2001.955064
   Zhong PX, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P186, DOI 10.1109/FPGA.1998.707896
NR 18
TC 17
Z9 21
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 33
DI 10.1145/1497561.1497576
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400015
DA 2024-07-18
ER

PT J
AU Zhu, Y
   Hu, YF
   Taylor, MB
   Cheng, CK
AF Zhu, Yi
   Hu, Yuanfang
   Taylor, Michael B.
   Cheng, Chung-Kuan
TI Energy and Switch Area Optimizations for FPGA Global Routing
   Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; FPGA; global routing; low power
ID ON-CHIP; DESIGN
AB Low energy and small switch area usage are two important design objectives in FPGA global routing architecture design. This article presents an improved MCF model based CAD flow that performs aggressive optimizations, such as topology and wire style optimization, to reduce the energy and switch area of FPGA global routing architectures. The experiments show that when compared to traditional mesh architecture, the optimized FPGA routing architectures achieve up to 10% to 15% energy savings and up to 20% switch area savings in average for a set of seven benchmark circuits.
C1 [Zhu, Yi; Hu, Yuanfang; Taylor, Michael B.; Cheng, Chung-Kuan] Univ Calif San Diego, San Diego, CA 92103 USA.
C3 University of California System; University of California San Diego
RP Zhu, Y (corresponding author), 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM y2zhu@cs.ucsd.edu; yhu@cs.ucsd.edu; mbtaylor@cs.ucsd.edu;
   kuan@cs.ucsd.edu
FU California MICRO Program
FX The project is partially supported by California MICRO Program. We thank
   Dr. Mike Hutton at Altera for his valuable discussion during this work.
CR Albrecht C., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P19, DOI 10.1145/332357.332368
   ALBRECHT C, 2007, APPROXIMATION ALGORI, pCH80
   [Anonymous], UCBERLM9241
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Brown S, 1996, VLSI DES, V4, P275, DOI 10.1155/1996/45983
   BROWN S, 1996, IEEE DES TEST COMPUT, P16
   Carden RC, 1996, IEEE T COMPUT AID D, V15, P208, DOI 10.1109/43.486666
   CARDEN RC, 1991, P DAC, P316
   Chen HY, 2005, PR IEEE COMP DESIGN, P497
   Chow P, 1999, IEEE T VLSI SYST, V7, P191, DOI 10.1109/92.766746
   Choy N.C. K., Power Modeling for FPGAs
   Christie P, 2000, IEEE T VLSI SYST, V8, P639, DOI 10.1109/92.902258
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   Dambre J, 2004, IEEE T VLSI SYST, V12, P339, DOI 10.1109/TVLSI.2004.825851
   DeHon A, 2004, IEEE T VLSI SYST, V12, P1038, DOI 10.1109/TVLSI.2004.827562
   DONATH WE, 1981, IBM J RES DEV, V25, P152, DOI 10.1147/rd.252.0152
   Garg N, 1998, ANN IEEE SYMP FOUND, P300, DOI 10.1109/SFCS.1998.743463
   Hu YF, 2005, PR IEEE COMP DESIGN, P111
   Hu YF, 2006, DES AUT CON, P574, DOI 10.1109/DAC.2006.229293
   Hutton MD, 1998, IEEE T COMPUT AID D, V17, P985, DOI 10.1109/43.728919
   KHELLAH M, 1994, PROCEEDINGS OF THE IEEE 1994 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P181, DOI 10.1109/CICC.1994.379741
   Lee S., 2003, International Symposium on Field Programmable Gate Arrays, P61
   Lemieux G, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P41, DOI 10.1109/FPT.2004.1393249
   MEHLHORN K, 1988, INFORM PROCESS LETT, V27, P125, DOI 10.1016/0020-0190(88)90066-X
   POON K, 2002, ACM T DES AUTOMAT EL, V10, P279
   SHAHROKHI F, 1990, J ACM, V37, P318, DOI 10.1145/77600.77620
   Shyu M, 2000, IEEE T COMPUT, V49, P348, DOI 10.1109/12.844347
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Ye A, 2003, PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P61, DOI 10.1109/CICC.2003.1249360
   Ye AndyG., 2005, International Symposium on Field Programmable Gate Arrays, P3
NR 31
TC 5
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 13
DI 10.1145/1455229.1455242
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900013
DA 2024-07-18
ER

PT J
AU Guan, N
   Deng, QX
   Gu, ZH
   Xu, WY
   Yu, G
AF Guan, Nan
   Deng, Qingxu
   Gu, Zonghua
   Xu, Wenyao
   Yu, Ge
TI Schedulability Analysis of Preemptive and Nonpreemptive EDF on Partial
   Runtime-Reconfigurable FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
ID SYSTEMS
AB Field Programmable Gate Arrays (FPGAs) are very popular in today's embedded systems design, and Partial Runtime-Reconfigurable (PRTR) FPGAs allow HW tasks to be placed and removed dynamically at runtime. Hardware task scheduling on PRTR FPGAs brings many challenging issues to traditional real-time scheduling theory, which have not been adequately addressed by the research community compared to software task scheduling on CPUs. In this article, we consider the schedulability analysis problem of HW task scheduling on PRPR FPGAs. We derive utilization bounds for several variants of global preemptive/nonpreemptive EDF scheduling, and compare the performance of different utilization bound tests.
C1 [Guan, Nan; Deng, Qingxu; Yu, Ge] Northeastern Univ, Inst Comp Software, Shenyang 110004, Peoples R China.
   [Gu, Zonghua] Hong Kong Univ Sci & Technol, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
   [Xu, Wenyao] Zhejiang Univ, Coll Elect Engn, Hangzhou 310027, Peoples R China.
C3 Northeastern University - China; Hong Kong University of Science &
   Technology; Zhejiang University
RP Guan, N (corresponding author), Northeastern Univ, Inst Comp Software, Shenyang 110004, Peoples R China.
EM guannan0609@hotmail.com; dengqx@mail.neu.edu.cn; zgu@cse.ust.hk;
   wenyao.xu@gmail.com; yuge@mail.neu.edu.cn
RI Xu, Wenyao/C-4043-2011; Gu, Zonghua/IWD-6576-2023; Yu, Ge/AAN-8191-2021;
   Xu, Wenyao/U-8462-2019
OI Gu, Zonghua/0000-0003-4228-2774; Guan, Nan/0000-0003-3775-911X
FU National Natural Science Foundation of China [60773220, 660503036]; Hong
   Kong RGC CERG [613506]; National High Technology Research and
   Development Program of China (863 Program) [2007AA01Z181]; Ministry of
   Education of China [706016]; National Basic Research Program of China
   (973 Program) [2006CB303000]
FX This work was partially sponsored by the National Natural Science
   Foundation of China under Grant No. 60773220, Hong Kong RGC CERG Grant
   No. 613506, the National High Technology Research and Development
   Program of China (863 Program) under Grant No. 2007AA01Z181, the
   Cultivation Fund of the Key Scientific and Technical Innovation Project
   of Ministry of Education of China under Grant No. 706016, the National
   Basic Research Program of China (973 Program) Grant No. 2006CB303000,
   and the National Natural Science Foundation of China under Grant No.
   660503036.
CR Agron J, 2006, REAL TIM SYST SYMP P, P3, DOI 10.1109/RTSS.2006.45
   [Anonymous], 2005, TR050601 FLOR STAT U
   [Anonymous], 2007, P ACM SIGDA 15 INT S, DOI DOI 10.1145/1216919.1216950
   [Anonymous], P 8 INT S FIELD PROG
   [Anonymous], 1973, The art of computer programming
   BAKER T, 2006, P INT C REAL TIM NET, P119
   Baker T.P., 2005, TR051001 FLOR STAT U
   Baker TP, 2006, REAL-TIME SYST, V32, P49, DOI 10.1007/S11241-005-4686-1
   Baker TP, 2005, IEEE T PARALL DISTR, V16, P760, DOI 10.1109/TPDS.2005.88
   Baker TP, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P120, DOI 10.1109/REAL.2003.1253260
   Banerjee S, 2007, DES AUT CON, P771, DOI 10.1109/DAC.2007.375268
   BANNE K, 2006, P INT PAR DISTR PROC
   BARUAH S, 2007, P IEEE REAL TIM SYST
   Baruah SK, 2006, REAL-TIME SYST, V32, P9, DOI 10.1007/s11241-006-4961-9
   BARUAH SK, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P182, DOI 10.1109/REAL.1990.128746
   Bertogna M, 2005, EUROMICRO, P209, DOI 10.1109/ECRTS.2005.18
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Carpenter J., 2004, A categorization of real-time multiprocessor scheduling problems and algorithms
   Cirinei M, 2007, EUROMICRO, P9, DOI 10.1109/ECRTS.2007.14
   CLAUS C, 2007, P INT PAR DISTR PROC
   DANNE K, 2006, P INT C FIELD PROGR
   DANNE K, 2006, P ACM C LANG COMP TO, P93
   DYER M, 2002, P 12 INT C FIELD PRO, P292
   Goossens J, 2003, REAL-TIME SYST, V25, P187, DOI 10.1023/A:1025120124771
   GU Z, 2007, P IEEE REAL TIM EMB
   GUAN N, 2007, P WORKSH PAR DISTR R
   GUCCIONE S, 2000, P ANN MIL AER APPL P
   HORTAA E, 2002, P INT C FIELD PROGR
   JAVANOVIC S, 2007, P NASA ESA C AD HARD, P358
   Kalte H., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P223
   Kalte Heiko., 2006, CF 06, P403
   LEHOCZKY JP, 1989, P IEEE REAL TIM SYST
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Lu CY, 2002, REAL-TIME SYST, V23, P85, DOI 10.1023/A:1015398403337
   LUBBERS E, 2007, P INT C FIELD PROGR
   Phillips CynthiaA., 1997, STOC '97: Proceedings of the 29th annual ACM symposium on Theory of Computing, P140
   RAGHAVAN AK, 2002, P INT PAR DISTR PROC
   Silva ML, 2006, J SYST ARCHITECT, V52, P709, DOI 10.1016/j.sysarc.2006.04.004
   Steiger C, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P224, DOI 10.1109/REAL.2003.1253269
   Steiger C, 2004, IEEE T COMPUT, V53, P1393, DOI 10.1109/TC.2004.99
   *XIL, 2007, VIRT 4 CONF GUID
NR 41
TC 11
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 56
DI 10.1145/1391962.1391964
PG 43
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400002
DA 2024-07-18
ER

PT J
AU Sham, CW
   Young, EFY
   Zhou, H
AF Sham, Chiu-Wing
   Young, Evangeline F. Y.
   Zhou, Hai
TI Optimizing wirelength searching alternative floorplanning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE performance; floorplanning; wirelength reduction
AB Recent advances in VLSI technology have made optimization of the interconnect delay and routability of a circuit more important. We should consider interconnect planning as early as possible. We propose a postfloorplanning step to reduce the interconnect cost of a floorplan by searching alternative packings. If a packing contains a rectangular bounding box of a group, of modules, we can rearrange the blocks in the bounding box to obtain a new floorplan with the same area, but possibly with a smaller interconnect cost. Experimental results show that we can reduce the interconnect cost of a packing without any penalty in area.
C1 [Sham, Chiu-Wing] Hong Kong Polytech Univ, Dept Elect & Informat Engn, Kowloon, Hong Kong, Peoples R China.
   [Young, Evangeline F. Y.] Chinese Univ Hong Kong, Hong Kong, Hong Kong, Peoples R China.
   [Zhou, Hai] Northwestern Univ, Dept Elect Engn & Comp Sci, Evanston, IL 60208 USA.
C3 Hong Kong Polytechnic University; Chinese University of Hong Kong;
   Northwestern University
RP Sham, CW (corresponding author), Hong Kong Polytech Univ, Dept Elect & Informat Engn, Kowloon, Hong Kong, Peoples R China.
RI Zhou, Hai/B-7331-2009; Sham, Chiu-Wing/C-3819-2014
OI Sham, Chiu-Wing/0000-0001-7007-6746
CR Adya S. N., 2002, Proceedings of ISPD'02. 2002 International Symposium on Physical Design, P12, DOI 10.1145/505388.505392
   Adya SN, 2001, PR IEEE COMP DESIGN, P328, DOI 10.1109/ICCD.2001.955047
   ADYA SN, 2003, P INT C COMP DES, P1120
   Chang CC, 2000, SEVENTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, P21, DOI 10.1109/ICPADS.2000.857679
   CHEN HM, 1999, P IEEE INT C COMP AI, P354
   JESKE MC, 2003, P IEEE INT S CIRC SY, P724
   Kastner R, 2002, IEEE T COMPUT AID D, V21, P777, DOI 10.1109/TCAD.2002.1013891
   LAI STW, 2003, P DES AUT TEST EUR C
   Lou J., 2001, Proceedings of ISPD'01. 2001 International Symposium on Physical Design, P112, DOI 10.1145/369691.369749
   Ma YC, 2003, DES AUT CON, P806, DOI 10.1109/DAC.2003.1219129
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Murata H., 1998, ISPD-98. 1998 International Symposium on Physical Design, P167, DOI 10.1145/274535.274560
   Sham CW, 2003, IEEE T COMPUT AID D, V22, P470, DOI 10.1109/TCAD.2003.809649
   Wang M., 2000, P ASP ACM IEEE DES A, P185
NR 15
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 21
DI 10.1145/1297666.1297687
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500020
DA 2024-07-18
ER

PT J
AU Pomeranz, I
   Reddy, SM
AF Pomeranz, Irith
   Reddy, Sudhakar M.
TI Forming n-detection test sets without test generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE reliability; bridging faults; n-detection test sets; stuck-at faults;
   test generation
AB We describe a procedure for forming n-detection test sets for n > 1 without applying a test generation procedure to target faults. The proposed procedure accepts a one-detection test set. It extracts test cubes for target faults from the one-detection test set, and merges the test cubes to obtain new test vectors. By extracting and merging different test cubes in different iterations of this process, an n-detection test set is obtained. Merging of test cubes does not require test generation or fault simulation. Fault simulation is required for extracting test cubes for target faults. We demonstrate that the resulting test set is as effective in detecting untargeted faults as an n-detection test set generated by a deterministic test generation procedure. We also discuss the application of the proposed procedure starting from a random test set (instead of a one-detection test set).
C1 Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA.
C3 Purdue University System; Purdue University; University of Iowa
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@purdue.edu
CR Benware B, 2003, INT TEST CONF P, P1031, DOI 10.1109/TEST.2003.1271091
   Chang JTY, 1998, INT TEST CONF P, P184, DOI 10.1109/TEST.1998.743151
   Dworak J, 2000, INT TEST CONF P, P930, DOI 10.1109/TEST.2000.894304
   Grimaila MR, 1999, IEEE VLSI TEST SYMP, P268, DOI 10.1109/VTEST.1999.766675
   Ma SC, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P663, DOI 10.1109/TEST.1995.529895
   Pomeranz F, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P504, DOI 10.1109/DATE.2001.915070
   Reddy SM, 1997, IEEE T COMPUT AID D, V16, P923, DOI 10.1109/43.644620
   Tseng CW, 2001, INT TEST CONF P, P358, DOI 10.1109/TEST.2001.966652
   Venkataraman S, 2004, IEEE VLSI TEST SYMP, P23, DOI 10.1109/VTEST.2004.1299221
NR 9
TC 21
Z9 21
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 18
DI 10.1145/1230800.1230810
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300010
DA 2024-07-18
ER

PT J
AU Higgins, JT
   Aagaard, MD
AF Higgins, JT
   Aagaard, MD
TI Simplifying the design and automating the verification of pipelines with
   structural hazards
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 9th IEEE International High-Level Design Validation and Test Workshop
CY NOV 10-12, 2004
CL Sonoma Valley, CA
SP IEEE Comp Soc, Test Technol Tech Council, IEEE Comp Soc, Design Automat Tech Comm
DE verification; algorithms; experimentation; pipelined circuits; design
   automation; formal design verification
AB This article describes a technique that simplifies the design of pipelined circuits automates the specification and verification of structural-hazard and datapath correctness properties for pipelined circuits. The technique is based upon a template for pipeline stages, a control-circuit cell library, a decomposition of structural hazard and datapath correctness into a collection of simple proper-ties, and a prototype design tool that generates verification scripts for use by external tools. Our case studies include scalar and superscalar implementations of a 32-bit OpenRISC integer microprocessor.
C1 Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Higgins, JT (corresponding author), Univ Waterloo, Waterloo, ON N2L 3G1, Canada.
EM jhiggins@lsil.com; maagaard@uwaterloo.ca
CR Aagaard M., 1994, TPCD 94, P13
   Aagaard MD, 2003, LECT NOTES COMPUT SC, V2860, P66
   AAGAARD MD, 2003, SOFTWARE TOOLS TECHN, V4, P298
   Burch JerryR., 1994, P INT C COMPUTER AID, P68
   *CAD DES SYST INC, 2002, FORM US GUID PROD VE
   HIGGINS JT, 2004, THESIS U WATERLOO
   Ho PH, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P529, DOI 10.1109/ICCAD.1998.743029
   Hunt WA, 1999, IEEE MICRO, V19, P47, DOI 10.1109/40.768503
   KOHNO K, 2001, P ACM IEEE DES AUT C
   Mishra P, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P36, DOI 10.1109/DATE.2002.998247
   *OP, 2003, OP 1000 ARCH MAN
   *SYN INC, 2001, FORM US GUID VERS 20
NR 12
TC 5
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2005
VL 10
IS 4
BP 651
EP 672
DI 10.1145/1109118.1109123
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 006TK
UT WOS:000234920000005
DA 2024-07-18
ER

PT J
AU Huang, PH
   Tu, CH
   Chung, SM
   Wu, PY
   Tsai, TL
   Lin, YA
   Dai, CY
   Liao, TY
AF Huang, Po-Hsuan
   Tu, Chia-Heng
   Chung, Shen-Ming
   Wu, Pei-Yuan
   Tsai, Tung-Lin
   Lin, Yi-An
   Dai, Chun-Yi
   Liao, Tzu-Yi
TI SecureTVM: A TVM-based Compiler Framework for Selective
   Privacy-preserving Neural Inference
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Privacy-preserving inference; deep neural networks; deep neural network
   compilation; secure two-party computation
AB Privacy-preserving neural inference helps protect both the user input data and the model weights from being leaked to others during the inference of a deep learning model. To achieve data protection, the inference is often performed within a secure domain, and the final result is revealed in plaintext. Nevertheless, performing the computations in the secure domain incurs about a thousandfold overhead compared with the insecure version, especially when the involved operations of the entire model are mapped to the secure domain, which is the computation scheme adopted by the existing works. This work is inspired by the transfer learning technique, where the weights of some parts of the model layers are transferred from a publicly available, pre-built deep learning model, and it opens a door to further boost the execution efficiency by allowing us to do the secure computations selectively on parts of the transferred model. We have built a compiler framework, SecureTVM, to automatically translate a trained model into the secure version, where the model layers to be protected can be selectively configured by its model provider. As a result, SecureTVM outperforms the state of the art, CrypTFlow2, by a factor of 55 for the transfer learning model. We believe that this work takes a step forward toward the practical uses of privacy-preserving neural inference for real-world applications.
C1 [Huang, Po-Hsuan; Tu, Chia-Heng] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 70101, Taiwan.
   [Chung, Shen-Ming] Delta Elect Inc, Delta Res Ctr, Taipei 114501, Taiwan.
   [Wu, Pei-Yuan; Tsai, Tung-Lin; Lin, Yi-An; Dai, Chun-Yi; Liao, Tzu-Yi] Natl Taiwan Univ, Grad Inst Commun Engn, Dept Elect Engn, Taipei 10617, Taiwan.
C3 National Cheng Kung University; Delta Electronics; National Taiwan
   University
RP Tu, CH (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 70101, Taiwan.
EM aben20807@gmail.com; chiaheng@ncku.edu.tw; antonius.chung@deltaww.com;
   peiyuanwu@ntu.edu.tw; u08f03381@gmail.com; r09921a13@ntu.edu.tw;
   r09921a22@ntu.edu.tw; r08921a08@ntu.edu.tw
OI Huang, Po-Hsuan/0000-0002-7458-9634; Tsai, Tung-Lin/0000-0003-4987-799X
FU National Science and Technology Council [111-2221-E-006 -116 -MY3];
   "Intelligent Manufacturing Research Center" (iMRC) from The Featured
   Areas Research Center Program within Ministry of Education (MOE) in
   Taiwan
FX This work was supported in part by National Science and Technology
   Council under grant no. 111-2221-E-006 -116 -MY3. In addition, this work
   is financially supported in part by the "Intelligent Manufacturing
   Research Center" (iMRC) from The Featured Areas Research Center Program
   within the framework of the Higher Education Sprout Project by the
   Ministry of Education (MOE) in Taiwan.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   [Anonymous], 2016, EMP-toolkit: Efficient MultiParty computation toolkit
   Bellare M, 2013, P IEEE S SECUR PRIV, P478, DOI 10.1109/SP.2013.39
   Boemer F, 2019, PROCEEDINGS OF THE 7TH ACM WORKSHOP ON ENCRYPTED COMPUTING & APPLIED HOMOMORPHIC CRYPTOGRAPHY (WAHC'19), P45, DOI 10.1145/3338469.3358944
   Boemer F, 2019, CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, P3, DOI 10.1145/3310273.3323047
   Bos Joppe W., 2013, Cryptography and Coding. 14th IMA International Conference, IMACC 2013. Proceedings: LNCS 8308, P45, DOI 10.1007/978-3-642-45239-0_4
   Bozinovski S, 1976, P S INF, V3, P121
   Braun L, 2022, ACM T PRIV SECUR, V25, DOI 10.1145/3490390
   Büscher N, 2018, PROCEEDINGS OF THE 2018 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'18), P847, DOI 10.1145/3243734.3243786
   Chandran N, 2019, 2019 4TH IEEE EUROPEAN SYMPOSIUM ON SECURITY AND PRIVACY (EUROS&P), P496, DOI 10.1109/EuroSP.2019.00043
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Cheng T, 2016, AIDS BEHAV, V20, P377, DOI 10.1007/s10461-015-1101-3
   Cyphers S, 2018, Arxiv, DOI arXiv:1801.08058
   Dathathri R, 2019, PROCEEDINGS OF THE 40TH ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION (PLDI '19), P142, DOI 10.1145/3314221.3314628
   Demmler D, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23113
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Dowlin N, 2016, PR MACH LEARN RES, V48
   ELMAN JL, 1990, COGNITIVE SCI, V14, P179, DOI 10.1207/s15516709cog1402_1
   Evans D., 2018, A Pragmatic Introduction to Secure Multi-Party Computation
   Fan ZM, 2020, J HEALTHC ENG, V2020, DOI 10.1155/2020/8889412
   Gentry Craig, 2009, FULLY HOMOMORPHIC EN, V20
   Goldreich Oded, 2004, Foundations of cryptography: Basic applications, V2
   Grover K, 2019, Arxiv, DOI arXiv:1810.00602
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Huang Po-Hsuan, 2021, SAC '21: Proceedings of the 36th Annual ACM Symposium on Applied Computing, P491, DOI 10.1145/3412841.3441929
   Huang Po-Hsuan, 2022, SECURETVM TVM BASED
   Irvin J, 2019, AAAI CONF ARTIF INTE, P590
   Ishai Y, 2003, LECT NOTES COMPUT SC, V2729, P145
   Jarin Ismat, 2021, IWSPA '21: Proceedings of the 2021 ACM Workshop on Security and Privacy Analytics, P25, DOI 10.1145/3445970.3451156
   Juvekar C, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P1651
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kumar N, 2020, P IEEE S SECUR PRIV, P336, DOI 10.1109/SP40000.2020.00092
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   Liu C, 2015, P IEEE S SECUR PRIV, P359, DOI 10.1109/SP.2015.29
   Liu J, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P619, DOI 10.1145/3133956.3134056
   Micali S., 1987, ACM S THEOR COMP, P218, DOI [10.1145/28395.28420, DOI 10.1145/28395.28420]
   Minaee S, 2020, MED IMAGE ANAL, V65, DOI 10.1016/j.media.2020.101794
   Paillier P, 1999, LECT NOTES COMPUT SC, V1592, P223
   Patel R., 2020, 2020 INT C EM TECHN, DOI [10.1109/incet49848.2020.9154014, DOI 10.1109/INCET49848.2020.9154014, 10.1109/INCET49848.2020.9154014]
   Patel Sachin, 2018, A ZHANDWRITTEN ALPHA
   Qin CX, 2018, EURASIP J AUDIO SPEE, DOI 10.1186/s13636-018-0141-9
   Raghu M, 2019, ADV NEUR IN, V32
   Rathee D, 2020, CCS '20: PROCEEDINGS OF THE 2020 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P325, DOI 10.1145/3372297.3417274
   Reddy A. Sai Bharadwaj, 2019, 2019 International Conference on Communication and Signal Processing (ICCSP), P0945, DOI 10.1109/ICCSP.2019.8697909
   Riazi MS, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P1501
   Rohloff K., 2017, PALISADE LATTICE CRY
   Rouhani BD, 2018, DES AUT CON, DOI [10.1145/3195970.3196023, 10.1109/DAC.2018.8465894]
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Scarselli F, 2009, IEEE T NEURAL NETWOR, V20, P61, DOI 10.1109/TNN.2008.2005605
   SEAL, 2019, MICR SEAL REL 3 4
   Sherstinsky A, 2020, PHYSICA D, V404, DOI 10.1016/j.physd.2019.132306
   Singh Satendra, 2019, Indian J Med Ethics, V4, P29, DOI [10.20529/IJME.2018.064, 10.1109/ICCABS.2018.8542085]
   Tramer F., 2019, P 7 INT C LEARNING R, P1
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Weiss Karl, 2016, Journal of Big Data, V3, DOI 10.1186/s40537-016-0043-6
   Yao A. C., 1982, 23rd Annual Symposium on Foundations of Computer Science, P160, DOI 10.1109/SFCS.1982.38
   Zahur Samee, 2015, Cryptol. Eprint Arch, V2015, P1153
   Zhang YL, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P19, DOI [10.1145/3132747.3132768, 10.1109/SP.2017.12]
NR 60
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 61
DI 10.1145/3579049
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400014
DA 2024-07-18
ER

PT J
AU Feng, L
   Liu, WJ
   Guo, CL
   Tang, K
   Zhuo, C
   Wang, ZF
AF Feng, Lang
   Liu, Wenjian
   Guo, Chuliang
   Tang, Ke
   Zhuo, Cheng
   Wang, Zhongfeng
TI GANDSE: Generative Adversarial Network-based Design Space Exploration
   for Neural Network Accelerator Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design space exploration; generative adversarial networks
AB With the popularity of deep learning, the hardware implementation platform of deep learning has received increasing interest. Unlike the general purpose devices, e.g., CPU or GPU, where the deep learning algorithms are executed at the software level, neural network hardware accelerators directly execute the algorithms to achieve higher energy efficiency and performance improvements. However, as the deep learning algorithms evolve frequently, the engineering effort and cost of designing the hardware accelerators are greatly increased. To improve the design quality while saving the cost, design automation for neural network accelerators was proposed, where design space exploration algorithms are used to automatically search the optimized accelerator design within a design space. Nevertheless, the increasing complexity of the neural network accelerators brings the increasing dimensions to the design space. As a result, the previous design space exploration algorithms are no longer effective enough to find an optimized design. In this work, we propose a neural network accelerator design automation framework named GANDSE, where we rethink the problem of design space exploration, and propose a novel approach based on the generative adversarial network (GAN) to support an optimized exploration for high-dimension large design space. The experiments showthat GANDSE is able to find the more optimized designs in negligible time compared with approaches including multilayer perceptron and deep reinforcement learning.
C1 [Feng, Lang; Liu, Wenjian; Tang, Ke; Wang, Zhongfeng] Nanjing Univ, 163 Xianlin Rd, Nanjing 210023, Peoples R China.
   [Guo, Chuliang; Zhuo, Cheng] Zhejiang Univ, 866 Yuhangtang Rd, Hangzhou 310058, Peoples R China.
   [Zhuo, Cheng] Key Lab Collaborat Sensing & Autonomous Unmanned, Hangzhou 310027, Peoples R China.
C3 Nanjing University; Zhejiang University
RP Zhuo, C (corresponding author), Zhejiang Univ, 866 Yuhangtang Rd, Hangzhou 310058, Peoples R China.; Zhuo, C (corresponding author), Key Lab Collaborat Sensing & Autonomous Unmanned, Hangzhou 310027, Peoples R China.
EM flang@nju.edu.cn; wjliu@nju.edu.cn; chuliang007@zju.edu.cn;
   mf21230105@smail.nju.edu.cn; czhuo@zju.edu.cn; zfwang@nju.edu.cn
OI Guo, Chuliang/0000-0001-7403-0163; Wang, Zhongfeng/0000-0002-7227-4786;
   Feng, Lang/0000-0001-9943-0550
FU National Key R&D Program of China [2018YFE0126300]; National Natural
   Science Foundation of China [62204111, 62034007, 62141404]; Zhejiang
   Provincial Key RD program [2020C01052]; Shuangchuang Program of Jiangsu
   Province [JSSCBS20210003]
FX lThis work was partially supported by National Key R&D Program of China
   (Grant No. 2018YFE0126300), National Natural Science Foundation of China
   (Grants No. 62204111, No. 62034007, and No. 62141404), Zhejiang
   Provincial Key R&D program (Grant No. 2020C01052), and Shuangchuang
   Program of Jiangsu Province (Grant No. JSSCBS20210003).
CR Abdelouahab K, 2016, ICDSC 2016: 10TH INTERNATIONAL CONFERENCE ON DISTRIBUTED SMART CAMERA, P69, DOI 10.1145/2967413.2967430
   Chellapilla K., 2006, 10 INT WORKSHOP FRON
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chetlur S, 2014, Arxiv, DOI [arXiv:1410.0759, DOI 10.48550/ARXIV.1410.0759]
   DnnWeaver, 2016, DNNWEAVER V20
   Esmaeilzadeh H., 2016, Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO), P1
   Genc H, 2021, Arxiv, DOI arXiv:1911.09925
   Goodfellow I, 2020, COMMUN ACM, V63, P139, DOI 10.1145/3422622
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Kao SC, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P622, DOI 10.1109/MICRO50266.2020.00058
   Lin YJ, 2021, DES AUT CON, P1051, DOI 10.1109/DAC18074.2021.9586250
   Luo T, 2017, IEEE T COMPUT, V66, P73, DOI 10.1109/TC.2016.2574353
   Mirza M, 2014, Arxiv, DOI [arXiv:1411.1784, DOI 10.48550/ARXIV.1411.1784]
   NVDLA, 2018, US
   Paszke A, 2019, ADV NEUR IN, V32
   Samajdar A, 2021, Arxiv, DOI [arXiv:2108.08295, 10.48550/ARXIV.2108.08295, DOI 10.48550/ARXIV.2108.08295]
   Schafer BC, 2020, IEEE T COMPUT AID D, V39, P2628, DOI 10.1109/TCAD.2019.2943570
   Sohrabizadeh A, 2022, PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, P55, DOI 10.1145/3489517.3530409
   Sohrabizadeh A, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3494534
   Xu PF, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P40, DOI 10.1145/3373087.3375306
   Zeng HQ, 2018, PROCEEDINGS OF THE 2018 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'18), P117, DOI 10.1145/3174243.3174265
   Zhang XF, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415609
   Zhang XF, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240801
   Zhao YW, 2021, CONF PROC INT SYMP C, P706, DOI 10.1109/ISCA52012.2021.00061
NR 24
TC 1
Z9 1
U1 2
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 35
DI 10.1145/3570926
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhao, ZQ
   Feng, Z
AF Zhao, Zhiqiang
   Feng, Zhuo
TI A Multilevel Spectral Framework for Scalable Vectorless Power/Thermal
   Integrity Verification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Vectorless integrity verification; spectral graph theory; spectral graph
   coarsening; graph signal processing
ID POWER; GRAPHS
AB Vectorless integrity verification is becoming increasingly critical to the robust design of nanoscale integrated circuits. This article introduces a general vectorless integrity verification framework that allows computing the worst-case voltage drops or temperature (gradient) distributions across the entire chip under a set of local and global workload (power density) constraints. To address the computational challenges introduced by the large power grids and three-dimensional mesh-structured thermal grids, we propose a novel spectral approach for highly scalable vectorless verification of large chip designs by leveraging a hierarchy of almost linear-sized spectral sparsifiers of input grids that can well retain effective resistances between nodes. As a result, the vectorless integrity verification solution obtained on coarse-level problems can effectively help compute the solution of the original problem. Our approach is based on emerging spectral graph theory and graph signal processing techniques, which consists of a graph topology sparsification and graph coarsening phase, an edge weight scaling phase, as well as a solution refinement procedure. Extensive experimental results show that the proposed vectorless verification framework can efficiently and accurately obtain worst-case scenarios in even very large designs.
C1 [Zhao, Zhiqiang; Feng, Zhuo] Stevens Inst Technol, 1 Castle Point Terrace, Hoboken, NJ 07030 USA.
C3 Stevens Institute of Technology
RP Zhao, ZQ (corresponding author), Stevens Inst Technol, 1 Castle Point Terrace, Hoboken, NJ 07030 USA.
EM zzhao76@stevens.edu; zhuo.feng@stevens.edu
RI Feng, Zhuo/KQV-3715-2024
OI Feng, Zhuo/0009-0005-3497-4203; Zhao, Zhiqiang/0000-0001-7239-6604;
   Feng, Zhuo/0000-0002-2989-2597
FU National Science Foundation [CCF-2041519, CCF-2021309, CCF-2011412]
FX This work is supported in part by the National Science Foundation under
   Grants CCF-2041519 (CAREER), CCF-2021309 (SHF), and CCF-2011412 (SHF).
CR Batson J, 2013, COMMUN ACM, V56, P87, DOI 10.1145/2492007.2492029
   Briggs William, 2000, A Multigrid Tutorial, Vsecond
   Cai C., 2021, INT C LEARNING REPRE
   Chen J, 2011, SIAM J SCI COMPUT, V33, P3468, DOI 10.1137/090775087
   Chen YQ, 2008, ACM T MATH SOFTWARE, V35, DOI 10.1145/1391989.1391995
   Cochran R, 2010, DES AUT CON, P62
   Dörfler F, 2013, IEEE T CIRCUITS-I, V60, P150, DOI 10.1109/TCSI.2012.2215780
   Feng Z., 2013, P DESIGN AUTOMATION, V86
   Feng Z, 2016, DES AUT CON, DOI 10.1145/2897937.2898094
   Feng Z, 2018, DES AUT CON, DOI 10.1145/3195970.3196114
   Feng Z, 2013, IEEE T VLSI SYST, V21, P1388, DOI 10.1109/TVLSI.2012.2212033
   Ghani NHA, 2009, DES AUT CON, P184
   Goyal A, 2011, DES AUT TEST EUROPE, P257
   Gurobi Optimization, 2016, GUR OPT
   Hermsdorff G.B., 2019, Advances in Neural Information Processing Systems, P7736
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Karypis G, 1998, SIAM J SCI COMPUT, V20, P359, DOI 10.1137/S1064827595287997
   Kouroussis D, 2005, IEEE IC CAD, P358, DOI 10.1109/ICCAD.2005.1560094
   Kouroussis D, 2003, DES AUT CON, P99
   LaSalle D., 2015, Proceedings of the 5th Workshop on Irregular Applications: Architectures and Algorithms, P14, DOI DOI 10.1145/2833179.2833188
   Lewis RM, 2005, SIAM J SCI COMPUT, V26, P1811, DOI 10.1137/S1064827502407792
   Li P, 2006, IEEE T COMPUT AID D, V25, P1763, DOI 10.1109/TCAD.2005.858276
   Lin MPH, 2011, IEEE T COMPUT AID D, V30, P325, DOI 10.1109/TCAD.2010.2097308
   Livne OE, 2012, SIAM J SCI COMPUT, V34, pB499, DOI 10.1137/110843563
   Loukas A, 2018, PR MACH LEARN RES, V80
   Loukas A, 2019, J MACH LEARN RES, V20
   Najm FN, 2012, ICCAD-IEEE ACM INT, P670
   Nassif S.R., 2008, IBM power grid benchmarks
   Ozisik M.N., 2002, BOUND VALUE PROBL
   Pedram M, 2006, P IEEE, V94, P1487, DOI 10.1109/JPROC.2006.879797
   Purohit M, 2014, PROCEEDINGS OF THE 20TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING (KDD'14), P1296, DOI 10.1145/2623330.2623701
   Qian HF, 2005, IEEE T COMPUT AID D, V24, P676, DOI 10.1109/TCAD.2005.846370
   Ron D, 2011, MULTISCALE MODEL SIM, V9, P407, DOI 10.1137/100791142
   Shuman DI, 2013, IEEE SIGNAL PROC MAG, V30, P83, DOI 10.1109/MSP.2012.2235192
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Spielman DA, 2010, PROCEEDINGS OF THE INTERNATIONAL CONGRESS OF MATHEMATICIANS, VOL IV: INVITED LECTURES, P2698
   Spielman DA, 2008, ACM S THEORY COMPUT, P563
   Xiong XX, 2010, DES AUT CON, P837
   Yang J., THU power grid benchmarks
   Yang JL, 2015, IEEE T VLSI SYST, V23, P2617, DOI 10.1109/TVLSI.2014.2365520
   Zhao Z, 2019, BIOMED CIRC SYST C, DOI 10.1109/biocas.2019.8918995
   Zhao ZQ, 2021, WSDM '21: PROCEEDINGS OF THE 14TH ACM INTERNATIONAL CONFERENCE ON WEB SEARCH AND DATA MINING, P869, DOI 10.1145/3437963.3441767
   Zhao ZQ, 2017, DES AUT CON, DOI 10.1145/3061639.3062193
   Zhao ZQ, 2017, ICCAD-IEEE ACM INT, P601, DOI 10.1109/ICCAD.2017.8203832
   Zhao Zhiqiang, 2020, P DESIGN AUTOMATION
NR 45
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 11
DI 10.1145/3529534
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400011
DA 2024-07-18
ER

PT J
AU Li, TZ
   Jing, NF
   Jiang, JF
   Wang, Q
   Mao, ZG
   Chen, YR
AF Li, Taozhong
   Jing, Naifeng
   Jiang, Jianfei
   Wang, Qin
   Mao, Zhigang
   Chen, Yiran
TI A Novel Architecture Design for Output Significance Aligned Flow with
   Adaptive Control in ReRAM-based Neural Network Accelerator
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE ISA-flow; OSA-flow; FWA-control; AWA-control; sparsity exploitation
AB Resistive-RAM-based (ReRAM-based) computing shows great potential on accelerating DNN inference by its highly parallel structure. Regrettably, computing accuracy in practical is much lower than expected due to the non-ideal ReRAM device. Conventional computing flow with fixed wordline activation scheme can effectively protect computing accuracy but at the cost of significant performance and energy savings reduction. For such embarrassment of accuracy, performance and energy, this article proposes a new Adaptive-Wordline-Activation control scheme (AWA-control) and combines it with a theoretical Output-Significance-Aligned computing flow (OSA-flow) to enable fine-grained control on output significance with distinct impact on final result. We demonstrate AWA-control-supported OSA-flow architecture with maximal compatibility to conventional crossbar by input retiming and weight remapping using shifting registers to enable the newflow. However, in contrast to the conventional computing architecture, the OSA-flow architecture shows the better capability to exploit data sparsity commonly seen in DNN models. So we also design a sparsity-aware OSA-flow architecture for further DNN speedup. Evaluation results show that OSA-flow architecture can provide significant performance improvement of 21.6x, and energy savings of 96.2% over conventional computing architecture with similar DNN accuracy.
C1 [Li, Taozhong; Jing, Naifeng; Jiang, Jianfei; Wang, Qin; Mao, Zhigang] Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
   [Chen, Yiran] Duke Univ, Durham, NC 27706 USA.
C3 Shanghai Jiao Tong University; Duke University
RP Jing, NF (corresponding author), Shanghai Jiao Tong Univ, Shanghai, Peoples R China.
EM litaozhong@sjtu.edu.cn; sjtuj@sjtu.edu.cn; jiangjianfei@sjtu.edu.cn;
   qinqinwang@sjtu.edu.cn; maozhigang@sjtu.edu.cn; yiran.chen@duke.edu
RI ; Chen, Yiran/L-4812-2017
OI Jiang, Jianfei/0000-0002-5521-6197; Chen, Yiran/0000-0002-1486-8412
FU National Key Research and Development Program of China [2018YFA0701500];
   National Natural Science Foundation of China [61772331]
FX This work is supported in part by the National Key Research and
   Development Program of China (Grant No. 2018YFA0701500) and the National
   Natural Science Foundation of China (Grant No. 61772331).
CR Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   Changpinyo S, 2017, Arxiv, DOI arXiv:1702.06257
   Chen WH, 2018, ISSCC DIG TECH PAP I, P494, DOI 10.1109/ISSCC.2018.8310400
   Chen XZ, 2018, ASIA S PACIF DES AUT, P123, DOI 10.1109/ASPDAC.2018.8297293
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Fantini A, 2013, 2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), P30, DOI 10.1109/IMW.2013.6582090
   Feinberg B, 2018, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2018.00039
   Feinberg B, 2018, INT S HIGH PERF COMP, P52, DOI 10.1109/HPCA.2018.00015
   Gong YC, 2014, Arxiv, DOI arXiv:1412.6115
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hsu K.C., 2015, P INT C SOL STAT DEV
   Hu M, 2016, DES AUT CON, DOI 10.1145/2897937.2898010
   Huangfu W., 2017, P 22 ASIA S PACIFIC
   Ji HX, 2018, DES AUT TEST EUROPE, P237, DOI 10.23919/DATE.2018.8342009
   Krizhevsky A, 2014, Arxiv, DOI arXiv:1404.5997
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Lin JL, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P639, DOI 10.1145/3287624.3287715
   Lin MY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240800
   Liu BY, 2015, DES AUT CON, DOI 10.1145/2744769.2744930
   Long Y, 2019, DES AUT TEST EUROPE, P1769, DOI [10.23919/DATE.2019.8715178, 10.23919/date.2019.8715178]
   Medeiros-Ribeiro G, 2011, NANOTECHNOLOGY, V22, DOI 10.1088/0957-4484/22/9/095702
   Molas G, 2018, ECS TRANSACTIONS, V86, P35, DOI 10.1149/08603.0035ecst
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Seung Ryul Lee, 2012, 2012 IEEE Symposium on VLSI Technology, P71, DOI 10.1109/VLSIT.2012.6242466
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Wang CN, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3325067
   Wang PQ, 2018, DES AUT CON, DOI 10.1145/3195970.3196116
   Xue CX, 2020, ISSCC DIG TECH PAP I, P244, DOI 10.1109/isscc19947.2020.9063078
   Xue CX, 2019, ISSCC DIG TECH PAP I, V62, P388, DOI 10.1109/ISSCC.2019.8662395
   Yang TH, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P236, DOI 10.1145/3307650.3322271
   Zhang BG, 2020, IEEE T COMPUT AID D, V39, P2448, DOI 10.1109/TCAD.2019.2944582
   Zhang SJ, 2016, INT SYMP MICROARCH
NR 35
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 57
DI 10.1145/3510819
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700004
DA 2024-07-18
ER

PT J
AU Lee, S
   Choi, J
   Jung, W
   Kim, B
   Park, J
   Kim, H
   Ahn, JH
AF Lee, Sunjung
   Choi, Jaewan
   Jung, Wonkyung
   Kim, Byeongho
   Park, Jaehyun
   Kim, Hweesoo
   Ahn, Jung Ho
TI MVP: An Efficient CNN Accelerator with Matrix, Vector, and
   Processing-Near-Memory Units
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Neural Networks; CNN; energy-efficient AI accelerator
ID DEEP NEURAL-NETWORKS; V2
AB Mobile and edge devices become common platforms for inferring convolutional neural networks (CNNs) due to superior privacy and service quality. To reduce the computational costs of convolution (CONV), recent CNN models adopt depth-wise CONV (DW-CONV) and Squeeze-and-Excitation (SE). However, existing area-efficient CNN accelerators are sub-optimal for these latest CNN models because they were mainly optimized for compute-intensive standard CONV layers with abundant data reuse that can be pipelined with activation and normalization operations. In contrast, DW-CONV and SE are memory-intensive with limited data reuse. The latter also strongly depends on the nearby CONV layers, making an effective pipelining a daunting task. Therefore, DW-CONV and SE only occupy 10% of entire operations but become memory bandwidth bound, spending more than 60% of the processing time in systolic-array-based accelerators.
   We propose a CNN acceleration architecture called MVP, which efficiently processes both compute- and memory-intensive operations with a small area overhead on top of the baseline systolic-array-based architecture. We suggest a specialized vector unit tailored for processing DW-CONV, including multipliers, adder trees, and multi-banked buffers to meet the high memory bandwidth requirement. We augment the unified buffer with tiny processing elements to smoothly pipeline SE with the subsequent CONV, enabling concurrent processing of DW-CONV with standard CONV, thereby achieving themaximum utilization of arithmetic units. Our evaluation shows that MVP improves performance by 2.6x and reduces energy by 47% on average for EfficientNet-B0/B4/B7, MnasNet, and MobileNet-V1/V2 with only a 9% area overhead compared to the baseline.
C1 [Lee, Sunjung; Choi, Jaewan; Jung, Wonkyung; Kim, Byeongho; Park, Jaehyun; Ahn, Jung Ho] Seoul Natl Univ, Dept Intelligence & Informat, 1 Gwanak Ro, Seoul 08826, South Korea.
   [Kim, Hweesoo] Samsung Elect Co Ltd, 1-1 Samsungjeonja Ro, Hwaseong 18448, Gyeonggi, South Korea.
   [Ahn, Jung Ho] Seoul Natl Univ, Interuniv Semicond Res Ctr, Seoul, South Korea.
   [Ahn, Jung Ho] Seoul Natl Univ, Res Inst Convergence Sci, 1 Gwanak Ro, Seoul 08826, South Korea.
C3 Seoul National University (SNU); Samsung; Samsung Electronics; Seoul
   National University (SNU); Seoul National University (SNU)
RP Lee, S (corresponding author), Seoul Natl Univ, Dept Intelligence & Informat, 1 Gwanak Ro, Seoul 08826, South Korea.
EM sjlee0407@scale.snu.ac.kr; jwchoi@scale.snu.ac.kr;
   jungwk@scale.snu.ac.kr; bhkim@scale.snu.ac.kr; jhpark@scale.snu.ac.kr;
   hs5006.kim@scale.snu.ac.kr; gajh@snu.ac.kr
RI Ahn, Jung Ho/D-1298-2013
OI Ahn, Jung Ho/0000-0003-1733-1394; Kim, Byeongho/0000-0002-3227-2436;
   Park, Jaehyun/0000-0001-5623-6985; Kim, Hweesoo/0000-0002-5147-0972;
   Lee, Sunjung/0000-0002-5177-0916
FU Samsung Advanced Institute of Technology; Engineering Research Center
   Program through the National Research Foundation of Korea (NRF) - Korean
   Government MSIT [NRF-2018R1A5A1059921]; IC Design Education Center
FX This work was supported by Samsung Advanced Institute of Technology and
   the Engineering Research Center Program through the National Research
   Foundation of Korea (NRF) funded by the Korean Government MSIT
   (NRF-2018R1A5A1059921). The EDA tool was supported by the IC Design
   Education Center.
CR Angizi S., 2018, P ACMESDAIEEE DESIGN, P1, DOI DOI 10.1109/DAC.2018.8465860
   Angizi S, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240799
   Apple, 2017, OND DEEP NEUR NETW F
   Bai L, 2018, IEEE T CIRCUITS-II, V65, P1415, DOI 10.1109/TCSII.2018.2865896
   Bannon Pete., 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), Cupertino, CA, USA, August 18-20, 2019, P1, DOI DOI 10.1109/HOTCHIPS.2019.8875645
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chetlur S, 2014, Arxiv, DOI [arXiv:1410.0759, DOI 10.48550/ARXIV.1410.0759]
   Cho S, 2020, IEEE ACCESS, V8, P135223, DOI 10.1109/ACCESS.2020.3011265
   Chollet F, 2017, PROC CVPR IEEE, P1800, DOI 10.1109/CVPR.2017.195
   Ding XH, 2021, PROC CVPR IEEE, P13728, DOI 10.1109/CVPR46437.2021.01352
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Gao M, 2017, OPER SYST REV, V51, P751, DOI 10.1145/3037697.3037702
   Gartner, 2020, GARTN HIGHL 10 US AI
   Google, 2019, PIX 4 IS HER HELP TO
   Google, 2018, EDG TPU
   Gudaparthi S, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P1, DOI 10.1145/3352460.3358316
   Gupta Suyog, 2020, PROCEEDING C MACHINE
   Hall M, 2020, 2020 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2020), P56, DOI 10.1109/ICFPT51103.2020.00017
   He KM, 2016, LECT NOTES COMPUT SC, V9908, P630, DOI 10.1007/978-3-319-46493-0_38
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hinton G, 2015, Arxiv, DOI arXiv:1503.02531
   Hu J, 2018, PROC CVPR IEEE, P7132, DOI [10.1109/CVPR.2018.00745, 10.1109/TPAMI.2019.2913372]
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Jouppi NP, 2021, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA52012.2021.00010
   Jouppi NP, 2020, COMMUN ACM, V63, P67, DOI 10.1145/3360307
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim B, 2020, IEEE T COMPUT, V69, P955, DOI 10.1109/TC.2020.2984496
   Kwon H, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P754, DOI 10.1145/3352460.3358252
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Lee S, 2018, IEEE ACCESS, V6, P31387, DOI 10.1109/ACCESS.2018.2845861
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Liao Heng, 2019, IEEE HOT CHIPS S HCS, DOI [10.1109/HOTCHIPS.2019.8875654, DOI 10.1109/HOTCHIPS.2019.8875654]
   NVIDIA, 2018, IEEE HOT CHIPS S HCS
   Parashar A, 2019, INT SYM PERFORM ANAL, P304, DOI 10.1109/ISPASS.2019.00042
   Pham H, 2021, Arxiv, DOI arXiv:2003.10580
   Qizhe Xie, 2020, 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR). Proceedings, P10684, DOI 10.1109/CVPR42600.2020.01070
   Real E., 2018, AAAI CONF ARTIF INTE, DOI DOI 10.1609/AAAI.V33I01.33014780
   Ross Jonathan, 2015, US Patent App, Patent No. [62/164,908, 62164908]
   Ross Jonathan, 2015, US Patent App, Patent No. [62/164,902, 62164902]
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Simonyan K, 2015, IEEE INT C ICLR
   Song J, 2019, ISSCC DIG TECH PAP I, V62, P130, DOI 10.1109/ISSCC.2019.8662476
   Statista, 2020, FOR NUMB MOB US WORL
   Sun C, 2017, IEEE I CONF COMP VIS, P843, DOI 10.1109/ICCV.2017.97
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tan MX, 2020, Arxiv, DOI arXiv:1905.11946
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Thoziyoor S, 2008, CONF PROC INT SYMP C, P51, DOI 10.1109/ISCA.2008.16
   Touvron H, 2020, Arxiv, DOI arXiv:2003.08237
   Venkatesan Rangharajan, 2019, IEEE HOT CHIPS S HCS, DOI [10.1109/HOTCHIPS.2019.8875657, DOI 10.1109/HOTCHIPS.2019.8875657]
   Wechsler Ofri, 2019, 2019 IEEE Hot Chips 31 Symposium (HCS), DOI 10.1109/HOTCHIPS.2019.8875671
   Wu HN, 2019, DES AUT TEST EUROPE, P120, DOI [10.23919/DATE.2019.8715097, 10.23919/date.2019.8715097]
   Xie SN, 2017, PROC CVPR IEEE, P5987, DOI 10.1109/CVPR.2017.634
   Xu R, 2020, PR IEEE COMP DESIGN, P494, DOI 10.1109/ICCD50377.2020.00089
   Yang Andrew, 2019, IEEE HOT CHIPS S HCS, DOI [10.1109/HOTCHIPS.2019.8875643, DOI 10.1109/HOTCHIPS.2019.8875643]
   Yu YX, 2020, 2020 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA '20), P122, DOI 10.1145/3373087.3375311
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
NR 63
TC 2
Z9 2
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 42
DI 10.1145/3497745
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500002
OA Bronze
DA 2024-07-18
ER

PT J
AU Chen, S
   Xie, GQ
   Li, RF
   Li, KQ
AF Chen, Si
   Xie, Guoqi
   Li, Renfa
   Li, Keqin
TI Uncertainty Theory Based Partitioning for Cyber-Physical Systems with
   Uncertain Reliability Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cyber-physical system (CPS) partitioning; uncertainty theory; uncertain
   reliability analysis
ID ALGORITHMIC ASPECTS; HARDWARE/SOFTWARE; HARDWARE
AB Reasonable partitioning is a critical issue for cyber-physical system (CPS) design. Traditional CPS partitioning methods run in a determined context and depend on the parameter pre-estimations, but they ignore the uncertainty of parameters and hardly consider reliability. The state-of-the-art work proposed an uncertainty theory based CPS partitioning method, which includes parameter uncertainty and reliability analysis, but it only considers linear uncertainty distributions for variables and ignores the uncertainty of reliability. In this paper, we propose an uncertainty theory based CPS partitioning method with uncertain reliability analysis. We convert the uncertain objective and constraint into determined forms; such conversion methods can be applied to all forms of uncertain variables, not just for linear. By applying uncertain reliability analysis in the uncertainty model, we for the first time include the uncertainty of reliability into the CPS partitioning, where the reliability enhancement algorithm is proposed. We study the performance of the reliability obtained through uncertain reliability analysis, and experimental results show that the system reliability with uncertainty does not change significantly with the growth of task module numbers.
C1 [Chen, Si; Xie, Guoqi; Li, Renfa] Hunan Univ, Key Lab Embedded & Cyber Phys Syst Hunan Prov, Coll Comp Sci & Elect Engn, Lushan Rd S, Changsha 410082, Hunan, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, 1 Hawk Dr, New Paltz, NY 12561 USA.
   [Chen, Si; Xie, Guoqi] Hunan Univ Chongqing, Res Inst, Res & Innovat Ctr Convergence Automobile & Cybers, 188 Huanan Rd, Chongqing 401120, Peoples R China.
C3 Hunan University; State University of New York (SUNY) System; SUNY New
   Paltz
RP Xie, GQ (corresponding author), Hunan Univ, Key Lab Embedded & Cyber Phys Syst Hunan Prov, Coll Comp Sci & Elect Engn, Lushan Rd S, Changsha 410082, Hunan, Peoples R China.; Xie, GQ (corresponding author), Hunan Univ Chongqing, Res Inst, Res & Innovat Ctr Convergence Automobile & Cybers, 188 Huanan Rd, Chongqing 401120, Peoples R China.
EM chensi_2018@hnu.edu.cn; xgqman@hnu.edu.cn; lirenfa@hnu.edu.cn;
   lik@newpaltz.edu
OI Chen, Si/0000-0001-9030-3969
FU National Natural Science Foundation of China [61972139, 61932010,
   62133014]; Fundamental Research Funds for the Central Universities,
   Hunan University, China
FX This work was supported in part by the National Natural Science
   Foundation of China under Grants 61972139, 61932010, and 62133014, and
   the Fundamental Research Funds for the Central Universities, Hunan
   University, China.
CR Albuquerque J, 1999, HARDW SOFTW CODES, P198, DOI 10.1109/HSC.1999.777432
   Arató P, 2005, ACM T DES AUTOMAT EL, V10, P136, DOI 10.1145/1044111.1044119
   Arató P, 2003, I S INTELL SIG PR, P197
   Dartmann G., 2019, BIG DATA ANALYTICS C
   Govil N, 2017, MICROPROCESS MICROSY, V54, P83, DOI 10.1016/j.micpro.2017.09.002
   Halim ZA, 2020, IEEE 10TH SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS (ISCAIE 2020), P42, DOI [10.1109/iscaie47305.2020.9108788, 10.1109/ISCAIE47305.2020.9108788]
   Ham TJ, 2021, CONF PROC INT SYMP C, P692, DOI 10.1109/ISCA52012.2021.00060
   Hou N, 2020, FRONT COMPUT SCI-CHI, V14, DOI 10.1007/s11704-019-8184-3
   Ilavarasan E, 2007, J COMPUTER SCI, V3
   Jiang Y, 2019, 2019 INTERNATIONAL CONFERENCE ON INTERNET OF THINGS (ITHINGS) AND IEEE GREEN COMPUTING AND COMMUNICATIONS (GREENCOM) AND IEEE CYBER, PHYSICAL AND SOCIAL COMPUTING (CPSCOM) AND IEEE SMART DATA (SMARTDATA), P208, DOI 10.1109/iThings/GreenCom/CPSCom/SmartData.2019.00055
   Jiang Y, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3078623
   Jiang Y, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P243, DOI 10.1109/ISVLSI.2012.14
   Jigang W, 2010, IEEE T COMPUT, V59, P532, DOI 10.1109/TC.2009.173
   Jigang W, 2009, PROCEEDINGS OF THE 8TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE, P641, DOI 10.1109/ICIS.2009.152
   Lee Jay, 2015, Manufacturing Letters, V3, P18, DOI 10.1016/j.mfglet.2014.12.001
   Liem C, 1997, HARDWARE/SOFTWARE CO-DESIGN: PRINCIPLES AND PRACTICE, P149
   Liu B., 2010, J. Uncertain Syst., V4, P163
   Liu B., 2007, UNCERTAINTY THEORY, DOI DOI 10.1007/978-3-642-13959-8
   Ouyang AJ, 2017, INT J PARALLEL PROG, V45, P899, DOI 10.1007/s10766-016-0466-x
   Rashid N, 2019, IEEE INT CON AUTO SC, P848, DOI 10.1109/COASE.2019.8843113
   Sha E, 2015, INT J PARALLEL PROG, V43, P381, DOI 10.1007/s10766-013-0283-4
   Shi WJ, 2020, COMPUT J, V63, P688, DOI 10.1093/comjnl/bxy140
   Song H, 2017, INTELL DAT CENT SYST, P1
   Song H., 2017, SMART CITIES FDN PRI, DOI DOI 10.1002/9781119226444
   Song H., 2018, SECURITY PRIVACY CYB
   Talati N, 2021, INT S HIGH PERF COMP, P654, DOI 10.1109/HPCA51647.2021.00061
   Tosun S, 2005, 6th International Symposium on Quality Electronic Design, Proceedings, P375, DOI 10.1109/ISQED.2005.104
   Wang R, 2016, IEEE T COMPUT, V65, P3217, DOI 10.1109/TC.2016.2519895
   Xiao QC, 2021, CONF PROC INT SYMP C, P1055, DOI 10.1109/ISCA52012.2021.00086
   Yan XH, 2017, J COMPUT SCI TECH-CH, V32, P340, DOI 10.1007/s11390-017-1714-2
NR 30
TC 0
Z9 0
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 23
DI 10.1145/3490177
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400004
DA 2024-07-18
ER

PT J
AU Gnad, DRE
   Nguyen, CDK
   Gillani, SH
   Tahoori, MB
AF Gnad, Dennis R. E.
   Nguyen, Cong Dang Khoa
   Gillani, Syed Hashim
   Tahoori, Mehdi B.
TI Voltage-Based Covert Channels Using FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FPGA; multi-tenant; accelerator; SoC; covert-channel; side-channel;
   power distribution network; PDN; on-chip; remote; software; hardware;
   trojan
AB Field Programmable Gate Arrays (FPGAs) are increasingly used in cloud applications and being integrated into Systems-on-Chip. For these systems, various side-channel attacks on cryptographic implementations have been reported, motivating one to apply proper countermeasures. Beyond cryptographic implementations, maliciously introduced covert channel receivers and transmitters can allow one to exfiltrate other secret information from the FPGA. In this article, we present a fast covert channel on FPGAs, which exploits the on-chip power distribution network. This can be achieved without any logical connection between the transmitter and receiver blocks. Compared to a recently published covert channel with an estimated 4.8 Mbit/s transmission speed, we show 8 Mbit/s transmission and reduced errors from around 3% to less than 0.003%. Furthermore, we demonstrate proper transmissions of word-size messages and test the channel in the presence of noise generated from other residing tenants' modules in the FPGA. When we place and operate other co-tenant modules that require 85% of the total FPGA area, the error rate increases to 0.02%, depending on the platform and setup. This error rate is still reasonably low for a covert channel. Overall, the transmitter and receiver work with less than 3-5% FPGA LUT resources together. We also show the feasibility of other types of covert channel transmitters, in the form of synchronous circuits within the FPGA.
C1 [Gnad, Dennis R. E.; Nguyen, Cong Dang Khoa; Gillani, Syed Hashim; Tahoori, Mehdi B.] Karlsruhe Inst Technol, Kaiserstr 12, D-76131 Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Gnad, DRE (corresponding author), Karlsruhe Inst Technol, Kaiserstr 12, D-76131 Karlsruhe, Germany.
EM dennis.gnad@kit.edu; khoa-nguyen@gmx.net; hashimsyed01@gmail.com;
   mehdi.tahoori@kit.edu
CR [Anonymous], 2016, UG474
   [Anonymous], 2008, DEFCON
   [Anonymous], 2018, INST TYP FAM
   [Anonymous], 2018, Amazon ec2 f1 instance
   Arabi K, 2007, IEEE DES TEST COMPUT, V24, P236, DOI 10.1109/MDT.2007.79
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Byma S, 2014, ANN IEEE SYM FIELD P, P109, DOI 10.1109/FCCM.2014.42
   Corbett D, 2012, XILINX ISOLATION DES
   Eguro K., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P63, DOI 10.1109/FPL.2012.6339242
   Fahmy SA, 2015, INT CONF CLOUD COMP, P430, DOI 10.1109/CloudCom.2015.60
   Ge Q., 2016, YOUR PROCESSOR LEAKS
   Giechaskiel I, 2019, PR IEEE COMP DESIGN, P1, DOI 10.1109/ICCD46524.2019.00010
   GIRLING CG, 1987, IEEE T SOFTWARE ENG, V13, P292, DOI 10.1109/TSE.1987.233153
   Gnad DRE, 2018, IEEE T VLSI SYST, V26, P1817, DOI 10.1109/TVLSI.2018.2848460
   Gnad DRE, 2017, I C FIELD PROG LOGIC
   Gravellier J, 2019, CARDIS
   Guri M., 2018, POWERHAMMER EXFILTRA
   Huffmire T, 2007, P IEEE S SECUR PRIV, P281, DOI 10.1109/SP.2007.28
   Iakymchuk T., 2011, 2011 6 INT WORKSH RE, P1, DOI DOI 10.1109/RECOSOC.2011.5981510
   Johnson NF, 1998, COMPUTER, V31, P26, DOI 10.1109/MC.1998.4655281
   Khatamifard SK, 2018, IEEE COMPUT ARCHIT L, V17, P201, DOI 10.1109/LCA.2018.2860006
   Khawaja A, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P107
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Krautter J, 2018, IACR T CRYPTOGRAPHIC, V3
   Krautter J, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942094
   Krautter J, 2019, ACM T RECONFIG TECHN, V12, DOI 10.1145/3328222
   Krautter Jonas, 2020, IACR Transactions on Cryptographic Hardware and Embedded Systems, V3, P121, DOI 10.13154/tches.v2020.i3.121-146
   La TM, 2020, ACM T RECONFIG TECHN, V13, DOI 10.1145/3402937
   Lin L., 2009, CRYPTOGRAPHIC HARDWA
   Mahmoud D, 2019, DES AUT TEST EUROPE, P1745, DOI [10.23919/DATE.2019.8715263, 10.23919/date.2019.8715263]
   Mezhiba AV, 2004, IEEE T VLSI SYST, V12, P386, DOI 10.1109/TVLSI.2004.825834
   Nguyen C. D. K, 2018, THESIS KIT
   Percival C., 2005, P BSDCAN 2005
   Petitcolas FAP, 1999, P IEEE, V87, P1062, DOI 10.1109/5.771065
   Provelengios G, 2020, I C FIELD PROG LOGIC, P231, DOI 10.1109/FPL50879.2020.00046
   Provelengios G, 2019, PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), P292, DOI 10.1145/3289602.3293923
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   Rasmussen K, 2020, IEEE S SEC PRIV IEEE, V1
   Schellenberg F, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240841
   Schellenberg F, 2018, DES AUT TEST EUROPE, P1111, DOI 10.23919/DATE.2018.8342177
   Sugawara T, 2019, ELECTRON LETT, V55, P640, DOI 10.1049/el.2019.0163
   Sun J, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P267
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Tian S, 2019, S FIELD PROGR GAT AR
   Wang ZH, 2006, ANN COMPUT SECURITY, P473, DOI 10.1109/ACSAC.2006.20
   Zhao M., 2018, S SEC PRIV S P IEEE
   Zhao SZ, 2018, IEEE T IND ELECTRON, V65, P8915, DOI 10.1109/TIE.2018.2808907
   Zick K. M., 2013, P ACM SIGDA INT S FI
   Zick KM, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2133352.2133353
   Ziener D, 2010, ANN IEEE SYM FIELD P, P237, DOI 10.1109/FCCM.2010.43
NR 50
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 43
DI 10.1145/3460229
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000003
DA 2024-07-18
ER

PT J
AU Hassanpourghadi, M
   Rasul, RA
   Chen, MSW
AF Hassanpourghadi, Mohsen
   Rasul, Rezwan A.
   Chen, Mike Shuo-Wei
TI A Module-Linking Graph Assisted Hybrid Optimization Framework for Custom
   Analog and Mixed-Signal Circuit Parameter Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE CAD tool; deep neural network
ID SAR ADC; DESIGN; PLATFORM; MODELS
AB Analog and mixed-signal (AMS) computer-aided design tools are of increasing interest owing to demand for the wide range of AMS circuit specifications in the modern system on a chip and faster time to market requirement. Traditionally, to accelerate the design process, the AMS system is decomposed into smaller components (called modules) such that the complexity and evaluation of each module are more manageable. However, this decomposition poses an interface problem, where the module's input-output states deviate from when combined to construct the AMS system, and thus degrades the system expected performance. In this article, we develop a tool module-linking-graph assisted hybrid parameter search engine with neural networks (MOHSENN) to overcome these obstacles. We propose a module-finking-graph that enforces equality of the modules' interfaces during the parameter search process and apply surrogate modeling of the AMS circuit via neural networks. Further, we propose a hybrid search consisting of a global optimization with fast neural network models and a local optimization with accurate SPICE models to expedite the parameter search process while maintaining the accuracy. To validate the effectiveness of the proposed approach, we apply MOHSENN to design a successive approximation register analog-to-digital converter in 65-nm CMOS technology. This demonstrated that the search time improves by a factor of 5 and 700 compared to conventional hierarchical and flat design approaches, respectively, with improved performance.
C1 [Hassanpourghadi, Mohsen; Rasul, Rezwan A.; Chen, Mike Shuo-Wei] Univ Southern Calif, 3737 Watt Way, Los Angeles, CA 90089 USA.
C3 University of Southern California
RP Hassanpourghadi, M (corresponding author), Univ Southern Calif, 3737 Watt Way, Los Angeles, CA 90089 USA.
EM mhassanp@usc.edu; rrasul@usc.edu; swchen@usc.edu
FU Defense Advanced Research Projects Agency (DARPA) under the ERI POSH
   program
FX The work is supported by Defense Advanced Research Projects Agency
   (DARPA) under the ERI POSH program. The authors would like to thank
   Prof. Pierluigi Nuzzo, Prof. Anthony F. J. Levi, and Prof. Sandeep K.
   Gupta from the University of Southern California for valuable technical
   discussions.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Canelas Antonio Manuel Lourenco, 2020, AIDAC VARIATION AWAR, P155, DOI [10.1007/978-3-030-41536-5_5, DOI 10.1007/978-3-030-41536-5_5]
   Ceperic V, 2004, ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, P391
   Daems W, 2003, IEEE T COMPUT AID D, V22, P517, DOI 10.1109/TCAD.2003.810742
   De Bernardinis F, 2005, IEEE IC CAD, P415, DOI 10.1109/ICCAD.2005.1560104
   De Bernardinis F, 2005, DES AUT CON, P875, DOI 10.1109/DAC.2005.193938
   De Bernardinis F, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P923, DOI 10.1109/ICCAD.2004.1382708
   Eeckelaert T, 2005, DES AUT TEST EUROPE, P1070, DOI 10.1109/DATE.2005.129
   Fan QJ, 2019, IEEE SOLID-ST CIRC L, V2, P99, DOI 10.1109/LSSC.2019.2934351
   Garitselov O., 2012, Proceedings of the 25th International Conference on VLSI Design. VLSI Design 2012. Held jointly with 11th International Conference on Embedded Systems, P316, DOI 10.1109/VLSID.2012.90
   Hakhamaneshi K, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942062
   Hassanpourghadi M, 2013, IEEE T CIRCUITS-II, V60, P746, DOI 10.1109/TCSII.2013.2281908
   Hershenson MD, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P317, DOI 10.1109/ICCAD.2002.1167553
   Huo YM, 2017, IEEE ACCESS, V5, P13992, DOI 10.1109/ACCESS.2017.2727550
   Islamoglu G, 2019, INT C SYNTH MODEL AN, P9, DOI [10.1109/smacd.2019.8795293, 10.1109/SMACD.2019.8795293]
   Kingma D. P., 2014, arXiv
   Li YP, 2020, IEEE T COMPUT AID D, V39, P2640, DOI 10.1109/TCAD.2019.2961322
   Liu CC, 2010, IEEE J SOLID-ST CIRC, V45, P731, DOI 10.1109/JSSC.2010.2042254
   Liu J., 2020, P 2020 IEEE ACM INT, P1
   Lourenço N, 2019, INT C SYNTH MODEL AN, P13, DOI [10.1109/SMACD.2019.8795282, 10.1109/smacd.2019.8795282]
   Lourenço N, 2016, INTEGRATION, V55, P316, DOI 10.1016/j.vlsi.2016.04.009
   Lourenco R., 2015, AIDACMK MULTIALGORIT, DOI [10.1007/978-3-319-15955-3, DOI 10.1007/978-3-319-15955-3]
   Martins R., 2017, P 2017 14 INT C SYNT, P1
   McConaghy T, 2009, IEEE T COMPUT AID D, V28, P1162, DOI 10.1109/TCAD.2009.2021034
   Nam JW, 2018, IEEE J SOLID-ST CIRC, V53, P1765, DOI 10.1109/JSSC.2018.2808244
   Nuzzo P, 2005, IEEE INT SYMP CIRC S, P1286, DOI 10.1109/ISCAS.2005.1464830
   Nuzzo P, 2006, ANALOG INTEGR CIRC S, V49, P343, DOI 10.1007/s10470-006-9067-8
   Nuzzo P, 2012, IEEE SENS J, V12, P3329, DOI 10.1109/JSEN.2012.2211098
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Razavi B, 2002, Design of Analog CMOS Integrated Circuits
   Rios LM, 2013, J GLOBAL OPTIM, V56, P1247, DOI 10.1007/s10898-012-9951-y
   Samiei A, 2019, IEEE SOLID-ST CIRC L, V2, P17, DOI [10.1109/lssc.2019.2916754, 10.1109/LSSC.2019.2916754]
   Tang XF, 2016, ELECTRON LETT, V52, P600, DOI 10.1049/el.2015.4437
   Virtanen P, 2020, NAT METHODS, V17, P261, DOI 10.1038/s41592-019-0686-2
   Wolfe G, 2003, IEEE T COMPUT AID D, V22, P198, DOI 10.1109/TCAD.2002.806600
   Wu T., 2009, PROC 17 IFIP INT C V, P29
NR 36
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2021
VL 26
IS 5
AR 38
DI 10.1145/3456722
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5KB
UT WOS:000756201200006
OA Bronze
DA 2024-07-18
ER

PT J
AU Jain, A
   Zhou, ZQ
   Guin, U
AF Jain, Ayush
   Zhou, Ziqi
   Guin, Ujjwal
TI TAAL: Tampering Attack on Any Key-based Logic Locked Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Logic locking; IP piracy; IC overproduction; hardware Trojans; tampering
ID HARDWARE TROJAN DETECTION; PREVENTING IC PIRACY; SECURITY; THREAT
AB Due to the globalization of semiconductor manufacturing and test processes, the system-on-a-chip (SoC) designers no longer design the complete SoC and manufacture chips on their own. This outsourcing of the design and manufacturing of Integrated Circuits (ICs) has resulted in several threats, such as overproduction of ICs, sale of out-of-specification/rejected ICs, and piracy of Intellectual Properties (IPs). Logic locking has emerged as a promising defense strategy against these threats. However, various attacks about the extraction of secret keys have undermined the security of logic locking techniques. Over the years, researchers have proposed different techniques to prevent existing attacks. In this article, we propose a novel attack that can break any logic locking techniques that rely on the stored secret key. This proposed TAAL attack is based on implanting a hardware Trojan in the netlist, which leaks the secret key to an adversary once activated. As an untrusted foundry can extract the netlist of a design from the layout/mask information, it is feasible to implement such a hardware Trojan. All three proposed types of TAAL attacks can be used for extracting secret keys. We have introduced the models for both the combinational and sequential hardware Trojans that evade manufacturing tests. An adversary only needs to choose one hardware Trojan out of a large set of all possible Trojans to launch the TAAL attack.
C1 [Jain, Ayush; Zhou, Ziqi; Guin, Ujjwal] Auburn Univ, Dept Elect & Comp Engn, 341 War Eagle Way, Auburn, AL 36849 USA.
C3 Auburn University System; Auburn University
RP Jain, A (corresponding author), Auburn Univ, Dept Elect & Comp Engn, 341 War Eagle Way, Auburn, AL 36849 USA.
EM ayush.jain@auburn.edu; ziqi.zhou@auburn.edu; ujjwal.guin@auburn.edu
RI Guin, Ujjwal/Y-5061-2018
FU National Science Foundation [CNS-1755733]; United States Air Force/Air
   Force Materiel Command (USAF/AFMC) [AF-FA8650-19-1-1707]
FX This work was supported in part by the National Science Foundation under
   grant number CNS-1755733 and the United States Air Force/Air Force
   Materiel Command (USAF/AFMC) under grant AF-FA8650-19-1-1707. Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the authors and do not necessarily reflect the
   views of the NSF and USAF/AFMC.
CR Acharya A, 2009, INT CONF PERVAS COMP, P11
   AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   Adee S, 2008, IEEE SPECTRUM, V45, P34, DOI 10.1109/MSPEC.2008.4505310
   Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Alkabani Y, 2007, IEEE IC CAD, P674
   Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   [Anonymous], 2017, TETRAMAX ATPG AUT TE
   [Anonymous], 2019, DC ULTRA CONCURRENT
   [Anonymous], 2004, ESSENTIALS ELECT TES
   Banga M., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P18, DOI 10.1109/HST.2011.5954989
   Banga M, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P40, DOI 10.1109/HST.2008.4559047
   Banga M, 2009, I CONF VLSI DESIGN, P327, DOI 10.1109/VLSI.Design.2009.22
   Baumgarten A, 2010, IEEE DES TEST COMPUT, V27, P66, DOI 10.1109/MDT.2010.24
   Bhunia S., 2019, Hardware Security: A Hands-On Learning Approach, P245
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Bryan D., 1985, The ISCAS'85 benchmark circuits and netlist format, V25
   Castillo E, 2007, IEEE T VLSI SYST, V15, P578, DOI 10.1109/TVLSI.2007.896914
   Chakraborty Rajat Subhra, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P674, DOI 10.1109/ICCAD.2008.4681649
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Charbon E, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P295, DOI 10.1109/CICC.1998.694985
   Cocchi RP, 2014, DES AUT CON, DOI 10.1145/2593069.2602554
   Contreras GK, 2013, INT SYM DEFEC FAU TO, P196, DOI 10.1109/DFT.2013.6653606
   Davidson S., 1999, PROC INT TEST CONF, P1125
   Doohwang Chang, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116257
   Guin U, 2017, IEEE VLSI TEST SYMP
   Guin U, 2018, IEEE T VLSI SYST, V26, P818, DOI 10.1109/TVLSI.2018.2797019
   Guin U, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2893183
   Guo XL, 2019, DES AUT TEST EUROPE, P1727, DOI [10.23919/DATE.2019.8714906, 10.23919/date.2019.8714906]
   Haider SK, 2019, IEEE T DEPEND SECURE, V16, P18, DOI 10.1109/TDSC.2017.2654352
   He JJ, 2017, IEEE T VLSI SYST, V25, P2939, DOI 10.1109/TVLSI.2017.2727985
   Hou YM, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P195, DOI 10.1109/HST.2018.8383914
   Huang JW, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P76, DOI 10.1109/HST.2008.4559056
   Intelligence Advanced Research Projects Activity, 2011, TRUST INT CHIPS TIC
   Jarvis R., 2007, US Patent, Patent No. [7,195,931, 7195931]
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Jin Y, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.21
   Kahng AB, 2001, IEEE T COMPUT AID D, V20, P1236, DOI 10.1109/43.952740
   Karri R, 2010, COMPUTER, V43, P39, DOI 10.1109/MC.2010.299
   Khaleghi S, 2015, ASIA S PACIF DES AUT, P821, DOI 10.1109/ASPDAC.2015.7059112
   Kison C, 2019, IEEE T INF FOREN SEC, V14, P3246, DOI 10.1109/TIFS.2019.2900914
   Koushanfar F, 2001, DES AUT CON, P490, DOI 10.1109/DAC.2001.935558
   Lee YW, 2015, 2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS)
   Lesperance N, 2015, ASIA S PACIF DES AUT, P755, DOI 10.1109/ASPDAC.2015.7059101
   Li J, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P8, DOI 10.1109/HST.2008.4559038
   Liu B, 2014, DES AUT TEST EUROPE
   Liu Y, 2014, DES AUT CON
   Magaña J, 2017, IEEE T VLSI SYST, V25, P3406, DOI 10.1109/TVLSI.2017.2748018
   Nagarajan K, 2019, PROCEEDINGS OF THE 2019 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P51, DOI 10.1109/HST.2019.8740836
   Nowroz AN, 2014, IEEE T COMPUT AID D, V33, P1792, DOI 10.1109/TCAD.2014.2354293
   Plaza SM, 2015, IEEE T COMPUT AID D, V34, P961, DOI 10.1109/TCAD.2015.2404876
   Qu G., 2007, INTELLECTUAL PROPERT
   Rad R, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P3, DOI 10.1109/HST.2008.4559037
   Rahman MT, 2020, PROCEEDINGS OF THE 2020 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P262, DOI [10.1109/host45689.2020.9300258, 10.1109/HOST45689.2020.9300258]
   Rahman MT, 2014, 2014 IEEE 23RD NORTH ATLANTIC TEST WORKSHOP (NATW), P43, DOI 10.1109/NATW.2014.17
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Rajendran J, 2012, DES AUT CON, P83
   Rajendran J, 2011, IEEE VLSI TEST SYMP, P105, DOI 10.1109/VTS.2011.5783766
   Rajendran J, 2013, DES AUT TEST EUROPE, P1259
   Ramdas A., 2014, Int. Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS), P1
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Salmani H, 2012, IEEE T VLSI SYST, V20, P112, DOI 10.1109/TVLSI.2010.2093547
   Sengupta A, 2018, IEEE COMP SOC ANN, P709, DOI 10.1109/ISVLSI.2018.00133
   Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
   Shen YQ, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P179, DOI 10.1145/3060403.3060469
   Shi Q., 2017, Hardware Protection Through Obfuscation, P263
   Sinanoglu O, 2013, PROC EUR TEST SYMP
   Sirone D., 2018, ARXIV PREPRINT ARXIV
   Sturton C, 2011, P IEEE S SECUR PRIV, P64, DOI 10.1109/SP.2011.32
   Subramani KS, 2017, ICCAD-IEEE ACM INT, P722, DOI 10.1109/ICCAD.2017.8203848
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Tehranipoor M, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P1, DOI 10.1007/978-1-4419-8080-9
   Tehranipoor Mark, 2018, P INT S TEST FAIL AN
   Tehranipoor M, 2011, COMPUTER, V44, P66, DOI 10.1109/MC.2010.369
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Tehranipoor U. Guin, 2015, COUNTERFEIT INTEGRAT, P15
   Torrance R, 2009, LECT NOTES COMPUT SC, V5747, P363
   Vaidyanathan K, 2014, DES AUT CON, DOI 10.1145/2593069.2593123
   Vaidyanathan K, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P13, DOI 10.1109/HST.2014.6855561
   Vashistha N., 2018, ISTFA 2018 C P 44 IN, P1, DOI DOI 10.31399/ASM.CP.ISTFA2018P0256
   Wang HY, 2019, IEEE T VLSI SYST, V27, P1239, DOI 10.1109/TVLSI.2019.2901449
   Wang HY, 2017, IEEE DES TEST, V34, P63, DOI 10.1109/MDAT.2017.2729398
   Wang XM, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P297, DOI 10.1109/ICCD.2011.6081413
   Wang YY, 2018, IEEE T FUZZY SYST, V26, P1164, DOI 10.1109/TFUZZ.2017.2710952
   Wang YJ, 2016, DES AUT CON, DOI 10.1145/2897937.2898104
   Wei S, 2011, IEEE T INF FOREN SEC, V6, P1136, DOI 10.1109/TIFS.2011.2157341
   Xiao K, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P45, DOI 10.1109/HST.2013.6581564
   Xie Y, 2019, IEEE T COMPUT AID D, V38, P199, DOI 10.1109/TCAD.2018.2801220
   Xie Y, 2016, LECT NOTES COMPUT SC, V9813, P127, DOI 10.1007/978-3-662-53140-2_7
   Xu WB, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P45, DOI 10.1145/3287624.3287698
   Xu XL, 2017, LECT NOTES COMPUT SC, V10529, P189, DOI 10.1007/978-3-319-66787-4_10
   Ngo XT, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P82, DOI 10.1109/HST.2015.7140242
   Yang KY, 2016, P IEEE S SECUR PRIV, P18, DOI 10.1109/SP.2016.10
   Yasin M, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1601, DOI 10.1145/3133956.3133985
   Yasin M, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P351, DOI 10.1145/3060403.3060492
   Yasin M, 2016, IEEE T COMPUT AID D, V35, P1411, DOI 10.1109/TCAD.2015.2511144
   Yasin M, 2015, INT DES TEST SYMP, P1, DOI 10.1109/IDT.2015.7396725
   Yasin M, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P236, DOI 10.1109/HST.2016.7495588
   Yeh A., 2012, DIGITIMES research
   Yu Liu, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342386
   Yu Q., 2018, The Hardware Trojan War, P291
   Yu QY, 2017, MIDWEST SYMP CIRCUIT, P819
   Zhang DR, 2018, IEEE T VLSI SYST, V26, P2456, DOI 10.1109/TVLSI.2018.2850807
   Zhang YQ, 2019, PROCEEDINGS OF THE 3RD ACM WORKSHOP ON ATTACKS AND SOLUTIONS IN HARDWARE SECURITY WORKSHOP (ASHES '19), P75, DOI 10.1145/3338508.3359576
   Zhou B., 2014, Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis, P28
   Zhou Ziqi, 2018, IEEE VLSI TEST SYMP
NR 106
TC 10
Z9 14
U1 2
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2021
VL 26
IS 4
AR 28
DI 10.1145/3442379
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RW2ZP
UT WOS:000646396500004
DA 2024-07-18
ER

PT J
AU Palchaudhuri, A
   Sharma, S
   Dhar, AS
AF Palchaudhuri, Ayan
   Sharma, Sandeep
   Dhar, Anindya Sundar
TI Design Automation for Tree-based Nearest Neighborhood-aware Placement of
   High-speed Cellular Automata on FPGA with Scan Path Insertion
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cellular automata; FPGA; look-up table; placement; design automation;
   scan path
ID IMPLEMENTATION
AB CellularAutomata (CA) is attractive for high-speed VLSI implementation due tomodularity, cascadability, and locality of interconnections confined to neighboring logic cells. However, this outcome is not easily transferable to tree-structured CA, since the neighbors having half and double the index value of the current CA cell under question can be sufficiently distanced apart on the FPGA floor. Challenges to meet throughput requirements, seamlessly translate algorithmic modifications for changing application specifications to gate level architectures and to address reliability challenges of semiconductor chips are ever increasing. Thus, a proper design framework assisting automation of synthesizable, delay-optimized VLSI architecture descriptions facilitating testability is desirable. In this article, we have automated the generation of hardware description of tree-structured CA that includes a built-in scan path realized with zero area and delay overhead. The scan path facilitates seeding the CA, state modification, and fault localization on the FPGA fabric. Three placement algorithmswere proposed to ensuremaximum physical adjacency amongst neighboring CA cells, arranged in a multi-columnar fashion on the FPGA grid. Our proposed architectures outperform implementations arising out of standard placers and behavioral designs, existing tree mapping strategies, and state-of-the-art FPGA centric error detection architectures in area and speed.
C1 [Palchaudhuri, Ayan; Sharma, Sandeep; Dhar, Anindya Sundar] Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Palchaudhuri, A (corresponding author), Indian Inst Technol Kharagpur, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India.
EM ayanpalchaudhuri@gmail.com; sandeepsharma.31.10.1995@gmail.com;
   asd@ece.iitkgp.ac.in
RI Sharma, Sandeep/ABA-5451-2022; PALCHAUDHURI, AYAN/AAC-3591-2022
OI Sharma, Sandeep/0000-0001-5475-1297; PALCHAUDHURI,
   AYAN/0000-0002-4338-6404
CR Adamatzky A., 2018, CELLULAR AUTOMATA VO
   Ahmed T, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1575774.1575777
   Bakiri M, 2018, COMPUT SCI REV, V27, P135, DOI 10.1016/j.cosrev.2018.01.002
   Basha BC, 2015, IEEE INT SYMP CIRC S, P2732, DOI 10.1109/ISCAS.2015.7169251
   Camarota R.C, 2017, CIRCUIT METHOD IMPLE
   Chattopadhyay S, 2000, IEEE T VLSI SYST, V8, P724, DOI 10.1109/92.902267
   Chaudhuri P. P., 1997, ADDITIVE CELLULAR AU, V1
   del Rey A. M., 2020, P 17 INT C DISTR COM, P241
   Ehliar A., 2010, P 7 FPGAWORLD C SEP, P20
   Fang M, 2013, COMPUT MATH APPL, V66, P1836, DOI 10.1016/j.camwa.2013.05.032
   GORDON D, 1987, IEEE T COMPUT, V36, P1009, DOI 10.1109/TC.1987.5009532
   GUILD HH, 1971, ELECTRON LETT, V7, P225, DOI 10.1049/el:19710152
   Gupte A, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699838
   Halbach M, 2004, ARCS WORKSH, P309
   Källström P, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577348
   Kumm M., 2014, MBMV, P171
   Kumm M, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577374
   Kumm M, 2015, P S COMP ARITHM, P18, DOI 10.1109/ARITH.2015.17
   Kyparissas N, 2019, I C FIELD PROG LOGIC, P95, DOI 10.1109/FPL.2019.00024
   Lala PK, 2003, IEEE T INSTRUM MEAS, V52, P1391, DOI 10.1109/TIM.2003.818545
   Legenstein R. A., 2001, OPTIMIZING LAYOUT BA
   Li J, 1999, J ELECTRON TEST, V15, P297, DOI 10.1023/A:1008349210156
   Li J, 1997, INT TEST CONF P, P858, DOI 10.1109/TEST.1997.639700
   Li J., 1995, THESIS U ALBERTA
   Lin YB, 2003, DISCRETE APPL MATH, V131, P611, DOI 10.1016/S0166-218X(02)00550-4
   Mehta Nick., 2012, Xilinx 7 series FPGAs: the logical advantage
   Modi H, 2015, IEEE MILIT COMMUN C, P477, DOI 10.1109/MILCOM.2015.7357488
   Naouss M, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577328
   Navabi Z, 2011, DIGITAL SYSTEM TEST AND TESTABLE DESIGN: USING HDL MODELS AND ARCHITECTURES, P1, DOI 10.1007/978-1-4419-7548-5
   Palchaudhuri Ayan, 2020, FPGA '20: Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, DOI 10.1145/3373087.3375335
   Palchaudhuri Ayan, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P537, DOI 10.1007/978-3-319-78890-6_43
   Palchaudhuri A., 2016, P 20 INT S VLSI DES, P1
   Palchaudhuri A, 2020, J ELECTRON TEST, V36, P519, DOI 10.1007/s10836-020-05894-1
   Palchaudhuri A, 2019, CONF REC ASILOMAR C, P1555, DOI [10.1109/ieeeconf44664.2019.9049071, 10.1109/IEEECONF44664.2019.9049071]
   Palchaudhuri A, 2019, J ELECTRON TEST, V35, P779, DOI 10.1007/s10836-019-05840-w
   Palchaudhuri A, 2019, J PARALLEL DISTR COM, V130, P110, DOI 10.1016/j.jpdc.2019.03.021
   Palchaudhuri A, 2018, IEEE SYM PARA DISTR, P218, DOI 10.1109/IPDPSW.2018.00042
   Palchaudhuri A, 2018, I CONF VLSI DESIGN, P186, DOI 10.1109/VLSID.2018.60
   Palchaudhuri A, 2017, INT C HIGH PERFORM, P104, DOI 10.1109/HiPC.2017.00021
   Palchaudhuri A, 2017, J CELL AUTOM, V12, P217
   Palchaudhuri A, 2017, J ELECTRON TEST, V33, P529, DOI 10.1007/s10836-017-5671-z
   Palchaudhuri A, 2016, I CONF VLSI DESIGN, P433, DOI 10.1109/VLSID.2016.61
   Palchaudhuri A, 2014, LECT NOTES COMPUT SC, V8751, P388, DOI 10.1007/978-3-319-11520-7_40
   Perri S, 2010, IEEE MEDITERR ELECT, P309, DOI 10.1109/MELCON.2010.5476276
   Petrica L, 2018, J PARALLEL DISTR COM, V111, P251, DOI 10.1016/j.jpdc.2017.05.022
   Philofsky B, 2007, RETARGETING GUIDELIN
   Reorda MS, 2017, IEEE T COMPUT, V66, P1022, DOI 10.1109/TC.2016.2607749
   Sengar G, 2007, IEEE T COMPUT AID D, V26, P2080, DOI 10.1109/TCAD.2007.906483
   Shackleford Barry., 2002, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, P106, DOI DOI 10.1145/503048.503064
   Simkins J. M., 2007, STRUCTURES METHODS I
   Sirakoulis G.C., 2018, CELLULAR AUTOMATA VO, Vsecond, P555
   Sirakoulis GC, 2001, ADV ENG SOFTW, V32, P189, DOI 10.1016/S0965-9978(00)00085-5
   Wheeler T., 2001, Field Programmable Logic and Applications. 11th International Conference, FPL 2001. Proceedings (Lecture Notes in Computer Science Vol.2147), P483
   Worsch T, 1999, FUTURE GENER COMP SY, V16, P157, DOI 10.1016/S0167-739X(99)00044-8
   Xilinx Inc, 2016, 7 series FPGAs configurable logic block user guide (UG474)
   Zicari P, 2010, IEEE MEDITERR ELECT, P304, DOI 10.1109/MELCON.2010.5476275
NR 56
TC 2
Z9 2
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2021
VL 26
IS 4
AR 31
DI 10.1145/3446206
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RW2ZP
UT WOS:000646396500007
DA 2024-07-18
ER

PT J
AU Rahman, MS
   Nahiyan, A
   Rahman, F
   Fazzari, S
   Plaks, K
   Farahmandi, F
   Forte, D
   Tehranipoor, M
AF Rahman, M. Sazadur
   Nahiyan, Adib
   Rahman, Fahim
   Fazzari, Saverio
   Plaks, Kenneth
   Farahmandi, Farimah
   Forte, Domenic
   Tehranipoor, Mark
TI Security Assessment of Dynamically Obfuscated Scan Chain Against
   Oracle-guided Attacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE SAT attack; logic locking; scan obfuscation; mathematical model for
   satisfiability; hardware obfuscation
AB Logic locking has emerged as a promising solution to protect integrated circuits against piracy and tampering. However, the security provided by existing logic locking techniques is often thwarted by Boolean satisfiability (SAT)-based oracle-guided attacks. Criteria for successful SAT attacks on locked circuits include: (i) the circuit under attack is fully combinational, or (ii) the attacker has scan chain access. To address the threat posed by SAT-based attacks, we adopt the dynamically obfuscated scan chain (DOSC) architecture and illustrate its resiliency against the SAT attacks when inserted into the scan chain of an obfuscated design. We demonstrate, both mathematically and experimentally, that DOSC exponentially increases the resiliency against key extraction by SAT attack and its variants. Our results show that the mathematical estimation of attack complexity correlates to the experimental results with an accuracy of 95% or better. Along with the formal proof, we model DOSC architecture to its equivalent combinational circuit and perform SAT attack to evaluate its resiliency empirically. Our experiments demonstrate that SAT attack on DOSC-inserted benchmark circuits timeout at minimal test time overhead, and while DOSC requires less than 1% area and power overhead.
C1 [Rahman, M. Sazadur; Nahiyan, Adib; Rahman, Fahim; Farahmandi, Farimah; Forte, Domenic; Tehranipoor, Mark] Univ Florida, Gainesville, FL 32611 USA.
   [Fazzari, Saverio] Booz Allen Hamilton, Arlington, VA USA.
   [Plaks, Kenneth] Def Adv Res Projects Agcy, Arlington, VA USA.
C3 State University System of Florida; University of Florida; Booz Allen
   Hamilton Holding Corporation; United States Department of Defense;
   Defense Advanced Research Projects Agency (DARPA)
RP Rahman, MS (corresponding author), Univ Florida, Gainesville, FL 32611 USA.
EM mohammad.rahman@ufl.edu; adib1991@ufl.edu; fahimrahman@ece.ufl.edu;
   saverio.fazzari.ctr@darpa.mil; kenneth.plaks@darpa.mil;
   farimah@ece.ufl.edu; dforte@ece.ufl.edu; tehranipoor@ece.ufl.edu
RI Rahman, M Sazadur/ADS-3295-2022
OI Rahman, M Sazadur/0000-0002-1045-9785; Forte,
   Domenic/0000-0002-2794-7320
FU Defense Advanced Research Projects Agency (DARPA) [FA8650-18-1-7821]
FX This research was developed with funding from the Defense Advanced
   Research Projects Agency (DARPA) (Grant No. FA8650-18-1-7821).
   Disclaimer: The views, opinions, and/or findings expressed are those of
   the author and should not be interpreted as representing the official
   views or policies of the Department of Defense or the U.S. Government.
CR Alrahis L, 2021, IEEE T EMERG TOP COM, V9, P1867, DOI 10.1109/TETC.2019.2940750
   [Anonymous], 2015, AUST J EMERG MANAG, V30, P9
   [Anonymous], 2016, IEEE Standard 802.11-2020
   [Anonymous], 2016, 897 CCIT
   Atobe Y, 2012, INT SOC DESIGN CONF, P155, DOI 10.1109/ISOCC.2012.6407063
   Bard G. V., 2007, ALGORITHMS SOLVING L
   Biere A, 2013, P SAT COMP
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Chakraborty A, 2021, IEEE T COMPUT AID D, V40, P608, DOI 10.1109/TCAD.2020.3008843
   Chakraborty P, 2018, PROCEEDINGS OF THE 2018 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), P56, DOI 10.1109/AsianHOST.2018.8607163
   Chakraborty Rajat Subhra, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P674, DOI 10.1109/ICCAD.2008.4681649
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chhotaray A, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1533, DOI 10.1145/3133956.3134040
   Cimatti A., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P495
   Coarfa C., 2000, Principles and Practice of Constraint Programming - CP 2000. 6th International Conference, CP 2000. Proceedings (Lecture Notes in Computer Science Vol.1894), P143
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   Courtois NT, 2003, LECT NOTES COMPUT SC, V2656, P345
   Cui AJ, 2017, IEEE T INF FOREN SEC, V12, P363, DOI 10.1109/TIFS.2016.2613847
   Cygan M, 2016, ACM T ALGORITHMS, V12, DOI 10.1145/2925416
   Da Rolt J, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2505014
   DARPA, 2017, DARP EL RES IN
   DARPA, 2019, AUT IMPL SEC SIL
   El Massad M, 2015, 22ND ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2015), DOI 10.14722/ndss.2015.23218
   El Massad M, 2017, ICCAD-IEEE ACM INT, P33, DOI 10.1109/ICCAD.2017.8203757
   Guin U, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2893183
   Jain A., 2020, ATPG GUIDED FAULT IN
   Jarvis R., 2007, US Patent, Patent No. [7,195,931, 7195931]
   Kahng AB, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P776, DOI 10.1109/DAC.1998.724576
   Karmakar R., 2018, ENCRYPT FLIP FLOP NO
   Karmakar R, 2021, IEEE T EMERG TOP COM, V9, P2109, DOI 10.1109/TETC.2019.2963094
   Klein A., 2013, STREAM CIPHERS, P17, DOI DOI 10.1007/978-1-4471-5079-4
   Kursawe K, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P22, DOI 10.1109/HST.2009.5225058
   Li James C-M., 2009, Electronic Design Automation, P851
   Limaye N., 2020, DYNUNLOCK UNLOCKING
   MARCHOK TE, 1995, EUR CONF DESIG AUTOM, P252, DOI 10.1109/EDTC.1995.470387
   McDonald Cameron., 2008, Proceedings of the 4th International Workshop on Boolean Functions: Cryptography and Applications, P173
   Plaza SM, 2014, ICCAD-IEEE ACM INT, P262, DOI 10.1109/ICCAD.2014.7001361
   Nguyen QL, 2020, IEEE INT ON LINE, DOI 10.1109/iolts50870.2020.9159730
   Rahman MT, 2014, INT SYM DEFEC FAU TO, P46, DOI 10.1109/DFT.2014.6962096
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Rajendran J, 2012, DES AUT CON, P83
   Rajendran J, 2013, DES AUT TEST EUROPE, P1259
   Robertson J., 2018, BIG HACK CHINA USED
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Sengar G, 2007, IEEE T COMPUT AID D, V26, P2080, DOI 10.1109/TCAD.2007.906483
   Sengupta A, 2018, IEEE VLSI TEST SYMP
   Shakya B., 2017, Hardware Protection through Obfuscation, P3
   Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
   Sirone D, 2019, DES AUT TEST EUROPE, P936, DOI [10.23919/date.2019.8715163, 10.23919/DATE.2019.8715163]
   Soos Mate, 2016, P SAT COMP
   Sorensson N., 2005, SAT, V2005, P1
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Tseitin G., 1983, AUTOMATION REASONING, P466, DOI [DOI 10.1007/978-3-642-81955-1_28, 10.1007/978-3-642-81955-128, DOI 10.1007/978-3-642-81955-128, 10.1007/978-3-642-81955-1_28]
   Wang XX, 2018, IEEE T COMPUT AID D, V37, P1867, DOI 10.1109/TCAD.2017.2772817
   Xie Y, 2019, IEEE T COMPUT AID D, V38, P199, DOI 10.1109/TCAD.2018.2801220
   Xie Y, 2017, DES AUT CON, DOI 10.1145/3061639.3062226
   Xu XL, 2017, LECT NOTES COMPUT SC, V10529, P189, DOI 10.1007/978-3-319-66787-4_10
   Yasin M, 2020, IEEE T EMERG TOP COM, V8, P517, DOI 10.1109/TETC.2017.2740364
   Yasin M, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1601, DOI 10.1145/3133956.3133985
   Yasin M, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P351, DOI 10.1145/3060403.3060492
   Yasin M, 2017, ASIA S PACIF DES AUT, P342, DOI 10.1109/ASPDAC.2017.7858346
   Yasin M, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P236, DOI 10.1109/HST.2016.7495588
   Yasin M, 2016, DES AUT TEST EUROPE, P139
NR 65
TC 19
Z9 19
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2021
VL 26
IS 4
AR 29
DI 10.1145/3444960
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RW2ZP
UT WOS:000646396500005
DA 2024-07-18
ER

PT J
AU Chen, JL
   Zhu, ZR
   Zhu, WX
   Yao-Wen, C
AF Chen, Jianli
   Zhu, Ziran
   Zhu, Wenxing
   Yao-Wen, Chang
TI A Robust Modulus-Based Matrix Splitting Iteration Method for
   Mixed-Cell-Height Circuit Legalization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical design; placement; legalization; multi-row height cell;
   quadratic programming; linear complementarity problem; modulus-based
   matrix splitting iteration method
AB Modern circuits often contain standard cells of different row heights to meet various design requirements. Taller cells give larger drive strengths and higher speed at the cost of larger areas and power. Multi-rowheight standard cells incur challenging issues for layout designs, especially the mixed-cell-height legalization problem with heterogeneous cell structures. Honoring the good cell positions from global placement, we present in this article a robust modulus-based matrix splitting iteration method (RMMSIM) to solve the mixed-cell-height legalization problem. Fixing the cell ordering from global placement and relaxing the right-boundary constraints, our proposed method first converts the problem into an equivalent linear complementarity problem (LCP), and then properly splits the matrices in the LCP so that the RMMSIM can solve the LCP optimally. The RMMSIM effectively explores the sparse characteristic of a circuit, and takes only linear time per iteration; as a result, it can solve the QP very efficiently. Finally, an allocation scheme for illegal cells is used to align such cells to placement sites on rows and fix the placement of out-of-right-boundary cells, if any. Experimental results show the effectiveness and efficiency of our proposed algorithm. In addition, the RMMSIM convergence and optimality are theoretically proved and empirically validated. In particular, this article provides a new RMMSIM formulation for various optimization problems that require solving large-scale convex quadratic programming problems efficiently.
C1 [Chen, Jianli; Zhu, Ziran; Zhu, Wenxing] Fuzhou Univ, Fuzhou, Peoples R China.
   [Yao-Wen, Chang] Natl Taiwan Univ, Taipei, Taiwan.
C3 Fuzhou University; National Taiwan University
RP Chen, JL (corresponding author), Fuzhou Univ, Fuzhou, Peoples R China.
EM jlchen@fzu.edu.cn; ziranzhu24@gmail.com; wxzhu@fzu.edu.cn;
   ywchang@ntu.edu.tw
RI Zhu, Wen/KIA-0726-2024
FU National Science Foundation of China [61672005, 61977017]; Fujian
   Science Fund for Distinguished Young Scholars [2019J06010]; IBM;
   MediaTek; TSMC; MOST of Taiwan [MOST 103-2221-E-002-259-MY3, MOST
   104-2221-E-002-132-MY3, MOST 105-2221-E-002-190-MY3, MOST
   106-2911-I-002-511, MOST 106-2221-E-002-203-MY3]; NTU [NTUERP-104R8951,
   NTU-ERP-105R8951]; AnaGlobe
FX This work was partially supported by the National Science Foundation of
   China under Grants 61672005 and 61977017, the Fujian Science Fund for
   Distinguished Young Scholars under Grant 2019J06010, and supported by
   AnaGlobe, IBM, MediaTek, TSMC, and MOST of Taiwan under Grant MOST
   103-2221-E-002-259-MY3, MOST 104-2221-E-002-132-MY3, MOST
   105-2221-E-002-190-MY3, MOST 106-2911-I-002-511, and MOST
   106-2221-E-002-203-MY3, NTU under Grant NTUERP-104R8951, and NTU under
   Grant NTU-ERP-105R8951.
CR Baek Sang-Hoon, 2008, P SPIE, V7268
   Bai ZZ, 2010, NUMER LINEAR ALGEBR, V17, P917, DOI 10.1002/nla.680
   Bai ZZ, 2005, NUMER MATH, V102, P1, DOI 10.1007/s00211-005-0643-0
   Boyd S., 2004, CONVEX OPTIMIZATION
   Bustany I. S., 2015, P ISPD, P157
   Chen JL, 2017, DES AUT CON, DOI 10.1145/3061639.3062330
   Chen JL, 2012, J HEURISTICS, V18, P677, DOI 10.1007/s10732-012-9203-9
   Chen Jianli, 2018, P IEEEACM INT C COM
   Chow WK, 2016, DES AUT CON, DOI 10.1145/2897937.2898038
   Chu CCN, 1999, IEEE T COMPUT AID D, V18, P787, DOI 10.1109/43.766728
   Darav NK, 2017, ICCAD-IEEE ACM INT, P867, DOI 10.1109/ICCAD.2017.8203870
   Gertz EM, 2003, ACM T MATH SOFTWARE, V29, P58, DOI 10.1145/641876.641880
   Hill D., 2002, U.S. Patent, Patent No. 6370673
   Hung CY, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P149, DOI 10.1145/3060403.3060473
   Kiraly Z., 2012, ARXIV12076381
   Li HC, 2018, DES AUT CON, DOI 10.1145/3195970.3196107
   Li XQ, 2019, PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19), P27, DOI 10.1145/3299902.3309750
   Lin Yibo, 2016, P IEEE ACM INT C COM
   Maes C. M., 2010, THESIS
   Nocedal J, 2006, SPRINGER SER OPER RE, P1, DOI 10.1007/978-0-387-40065-5
   Spindler P, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P47
   Stone, 1992, LINEAR COMPLEMENTARI
   Tao Yudong, 2016, PROCEEDING IEEEACM, V88
   Tseng YW, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240827
   Vichik S, 2016, SYST CONTROL LETT, V88, P68, DOI 10.1016/j.sysconle.2015.11.006
   Viswanathan N, 2007, DES AUT CON, P453, DOI 10.1109/DAC.2007.375208
   Wang CH, 2017, ASIA S PACIF DES AUT, P450, DOI 10.1109/ASPDAC.2017.7858364
   Wang J, 2004, IEEE T SEMICONDUCT M, V17, P375, DOI 10.1109/TSM.2004.831522
   Wu G, 2016, IEEE T COMPUT AID D, V35, P1569, DOI 10.1109/TCAD.2015.2511141
   Wu Y.-Y., 2017, P IEEE ACM INT C COM
   Zhu Ziran, 2018, P IEEE ACM INT C COM
NR 31
TC 7
Z9 7
U1 5
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 2
AR 15
DI 10.1145/3423326
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QL3HV
UT WOS:000620972000007
DA 2024-07-18
ER

PT J
AU Yan, JT
AF Yan, Jin-Tai
TI Single-Layer Obstacle-Aware Substrate Routing via Iterative Pin
   Reassignment andWire Assignment
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE IC/Package design; single-layer obstacle-aware routing; non-crossing
   constraint; pin reassignment; region extraction
AB It is known that single-layer obstacle-aware substrate routing is necessary for modern IC/Package designs. In this article, given a set of two-pin nets and a set of rectangular obstacles inside a single-layer routing plane, a two-phase routing algorithm including an iterative routing phase and a rip-up-and-reroute phase can be proposed to maximize the number of the routed nets in single-layer obstacle-aware substrate routing. In the iterative routing phase, based on the pin and path distribution of the routing nets and the locations of the obstacles inside a single-layer routing plane, the start or target pins on some routing nets inside dense obstacle regions may be firstly reassigned to complete the partial wiring paths on the nets. Based on the region extraction of two intersected nets in single-layer routing, the private regions of some routing nets inside sparse obstacle regions can be extracted and the nets inside the extracted regions can be further routed by using maze routing. In the rip-up-and-reroute phase, the routability of the routing nets can be improved by ripping up some routed nets and rerouting the unrouted nets. Compared with Liu's modified algorithm and Yan's flow-based algorithm in single-layer obstacle-aware substrate routing, the experimental results show that the proposed algorithm can use less CPU time to increase 3.4% and 1.8% of the routability on the routing nets for eight tested examples on the average. Additionally, the percentage of the tested examples with the 100% routability of the routing nets on the eight tested examples has been improved from 25% to 62.5%.
C1 [Yan, Jin-Tai] Tainan Natl Univ Arts, Off Res & Dev, Tainan 72045, Taiwan.
RP Yan, JT (corresponding author), Tainan Natl Univ Arts, Off Res & Dev, Tainan 72045, Taiwan.
EM jtyan@tnnua.edu.tw
RI Yan, Jin-Tai/AAE-9112-2022
OI Yan, Jin-Tai/0000-0002-7614-2545
CR An S, 2006, PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL CONFERENCE ON COGNITIVE INFORMATICS, VOLS 1 AND 2, P815
   [Anonymous], 2005, INT S PHYS DES
   CHEW LP, 1989, ALGORITHMICA, V4, P97, DOI 10.1007/BF01553881
   Dehkordi P., 1993, Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93 (Cat. No.93CH3224-3), P153, DOI 10.1109/MCMC.1993.302135
   Fang JW, 2007, DES AUT CON, P606, DOI 10.1109/DAC.2007.375235
   Liu SH, 2009, ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P175
   Liu SH, 2009, IEEE T COMPUT AID D, V28, P207, DOI 10.1109/TCAD.2008.2009154
   Po-Wei Lee, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P239
   Shi R, 2006, DES AUT CON, P1003, DOI 10.1109/DAC.2006.229424
   Tsai CC, 1998, IEEE T COMPUT AID D, V17, P182, DOI 10.1109/43.681268
   Yan JT, 2019, IEEE T COMPUT AID D, V38, P2099, DOI 10.1109/TCAD.2018.2878164
   Yan JT, 2015, INTEGRATION, V51, P1, DOI 10.1016/j.vlsi.2015.04.001
   Yan JT, 2014, IEEE INT SYMP CIRC S, P393, DOI 10.1109/ISCAS.2014.6865148
   Yan JT, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P65, DOI 10.1109/ICCD.2011.6081377
   Yan JT, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003707
   Yan JT, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P401
NR 16
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 22
DI 10.1145/3378162
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800010
DA 2024-07-18
ER

PT J
AU Carpent, X
   Rattanavipanon, N
   Tsudik, G
AF Carpent, Xavier
   Rattanavipanon, Norrathep
   Tsudik, Gene
TI Remote Attestation via Self-Measurement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Internet-of-things; malware detection; real-time systems; remote
   attestation; swarm attestation
AB Remote attestation (RA) is a popular means of detecting malware in embedded and IoT devices. RA is usually realied as an interactive protocol, whereby a trusted party (verifier) measures software integrity of a potentially compromised remote device (prover). Early work focused on purely software-based and fully hardware-based techniques, neither of which is ideal for low-end embedded devices. More recent results yielded hybrid (SW/HW) architectures with a minimal set of features to support efficient and secure RA on low-end devices.
   All prior techniques require on-demand operation, i.e., RA is performed in real time. We identify some drawbacks of this general approach in the context of unattended devices: First, it fails to detect mobile malware that enters and leaves prover between successive RA instances. Second, it requires prover to engage in a potentially expensive (in terms of time and energy) computation, which can be harmful for mission-critical or real-time devices.
   To address these drawbacks, we introduce the concept of self-measurement, whereby prover periodically and securely measures and records its own software state, based on a pre-established schedule. A (possibly untrusted) verifier occasionally collects and verifies these measurements. We present the design of a concrete technique, called Efficient Remote Attestation via Self-Measurement for Unattended Settings, (ERASMUS), justify its features and evaluate its performance. In the process, we also define a new metric, Quality of Attestation (QoA). We believe that ERASMUS is well suited for time-sensitive and/or safety-critical applications that are not served well by on-demand RA. Finally, we show that ERASMUS is a promising stepping stone toward handling attestation of multiple devices (i.e., a group or swarm) with high mobility.
C1 [Carpent, Xavier] Univ Calif San Diego, Jacobs Sch Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
   [Rattanavipanon, Norrathep; Tsudik, Gene] Univ Calif Irvine, Sch Informat & Comp Sci, 6210 Donald Bren Hall, Irvine, CA 92697 USA.
   [Carpent, Xavier] Univ Calif Irvine, Irvine, CA 92717 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California Irvine;
   University of California System; University of California Irvine
RP Carpent, X (corresponding author), Univ Calif San Diego, Jacobs Sch Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM xcarpent@gmail.com; nrattana@uci.edu; gts@ics.uci.edu
OI Carpent, Xavier/0000-0003-1697-6940
FU DHS from HRL Laboratories; ARO [W911NF-16-1-0536]; NSF WiFiUS Program
   [1702911]; Direct For Computer & Info Scie & Enginr [1702911] Funding
   Source: National Science Foundation; Division Of Computer and Network
   Systems [1702911] Funding Source: National Science Foundation
FX This work was supported in part by (1) DHS, under subcontract from HRL
   Laboratories; (2) ARO under contract W911NF-16-1-0536; and (3) NSF
   WiFiUS Program Award 1702911.
CR Abera T, 2016, DES AUT CON, DOI 10.1145/2897937.2905020
   [Anonymous], P IEEE S RES SEC PRI
   [Anonymous], 2013, ISE Design Suite
   [Anonymous], 2012, P NETW DISTR SYST SE
   [Anonymous], 2009, P ACM SIGOPS 22 S OP
   [Anonymous], 2001, Technical Report
   Antonakakis M., USENIX SEC S
   Asokan N., 2015, P ACM SIGSAC C COMP
   Boundary Devices, 2018, I MX6 ARM DEV BOARD
   Brasser F, 2016, DES AUT CON, DOI 10.1145/2897937.2898083
   Brasser F, 2015, DES AUT CON, DOI 10.1145/2744769.2744922
   Carpent X, 2018, DES AUT TEST EUROPE, P1191, DOI 10.23919/DATE.2018.8342195
   Carpent Xavier, 2017, P ACM AS C COMP COMM
   ELDEFRAWY K, 2017, P 10 ACM C SEC PRIV
   Girard O., 2009, openMSP430
   Ibrahim Ahmad, 2016, P ACM C SEC PRIV WIR
   Koeberl Patrick, 2014, P ACM EUR C COMP SYS
   Lindell Yehuda, 2014, INTRO MODERN CRYPTOG, P68
   National ICT Australia and other contributors, 2014, UT LIBS
   National ICTAustralia and other contributors, 2014, SEL4 LIB
   National Institute of Standards and Technology, 2002, SEC HASH SIGN STAND
   Ostrovsky R., 1991, P 10 ANN ACM S PRINC
   Saarinen MJ, 2015, TECHNICAL REPORT
   Sadeghi Ahmad-Reza, 2016, P ACM C COMP COMM SE
   Schellekens D, 2008, SCI COMPUT PROGRAM, V74, P13, DOI 10.1016/j.scico.2008.09.005
   Seshadri A., 2006, P ACM WORKSH WIR SEC
   Stevens M., 2017, ADV CRYPTOLOGY CRYPT
   Stumpf Frederic, 2006, P WORKSH ADV TRUST C
   Texas Instruments, 2017, MSP430 GCC OPENSOURC
   Vijayan J., 2010, STUXNET RENEWS POWER
NR 30
TC 3
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 11
DI 10.1145/3279950
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700011
OA Bronze
DA 2024-07-18
ER

PT J
AU Moon, H
   Lee, J
   Hwang, D
   Jung, S
   Seo, J
   Paek, Y
AF Moon, Hyungon
   Lee, Jinyong
   Hwang, Dongil
   Jung, Seonhwa
   Seo, Jiwon
   Paek, Yunheung
TI Architectural Supports to Protect OS Kernels from Code-Injection Attacks
   and Their Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Operating system security; architectural support for security;
   code-injection attacks; return-oriented programming; shadow stack
AB The kernel code injection is a common behavior of kernel-compromising attacks where the attackers aim to gain their goals by manipulating an OS kernel. Several security mechanisms have been proposed to mitigate such threats, but they all suffer from non-negligible performance overhead. This article introduces a hardware reference monitor, called Kargos, which can detect the kernel code injection attacks with nearly zero performance cost. Kargos monitors the behaviors of an OS kernel from outside the CPU through the standard bus interconnect and debug interface available with most major microprocessors. By watching the execution traces and memory access events in the monitored target system, Kargos uncovers attempts to execute malicious code with the kernel privilege. On top of this, we also applied the architectural supports for Kargos to the detection of ROP attacks. KS-Stack is the hardware component that builds and maintains the shadow stacks using the existing supports to detect this ROP attacks. According to our experiments, Kargos detected all the kernel code injection attacks that we tested, yet just increasing the computational loads on the target CPU by less than 1% on average. The performance overhead of the KS-Stack was also less than 1%.
C1 [Hwang, Dongil; Jung, Seonhwa; Seo, Jiwon; Paek, Yunheung] Seoul Natl Univ, ECE, Sch Elect Engn, Rm 302-516-1,1 Gwanak Ro, Seoul 151744, South Korea.
   [Hwang, Dongil; Jung, Seonhwa; Seo, Jiwon; Paek, Yunheung] Seoul Natl Univ, ISRC, Sch Elect Engn, Rm 302-516-1,1 Gwanak Ro, Seoul 151744, South Korea.
   [Moon, Hyungon] Georgia Inst Technol, Klaus Adv Comp Bldg, 266 Ferst Dr NW, Atlanta, GA 30332 USA.
   [Lee, Jinyong] Elect & Telecommun Res Inst, 218 Gajeongno, Daejeon 34129, South Korea.
C3 Seoul National University (SNU); Seoul National University (SNU);
   University System of Georgia; Georgia Institute of Technology;
   Electronics & Telecommunications Research Institute - Korea (ETRI)
RP Paek, Y (corresponding author), Seoul Natl Univ, ECE, Sch Elect Engn, Rm 302-516-1,1 Gwanak Ro, Seoul 151744, South Korea.; Paek, Y (corresponding author), Seoul Natl Univ, ISRC, Sch Elect Engn, Rm 302-516-1,1 Gwanak Ro, Seoul 151744, South Korea.
EM hyungon.moon@gmail.com; jinyonglee@etri.re.kr; dihwang@sor.snu.ac.kr;
   shjung@sor.snu.ac.kr; jwseo@sor.snu.ac.kr; ypaek@snu.ac.kr
RI Moon, Hyungon/V-7341-2018
FU National Research Foundation of Korea(NRF) - Korea government(MSIP)
   [2014R1A2A1A10051792]; Institute for Information & communications
   Technology Promotion(IITP) - Korea government(MSIP) [R0190-16-2010,
   2016-0-00078]; MSIP(Ministry of Science, ICT and Future Planning),
   Korea, under the ITRC(Information Technology Research Center) support
   program [IITP-2017-2015-0-00403]
FX This work was supported by the National Research Foundation of
   Korea(NRF) grant funded by the Korea government(MSIP) (No.
   2014R1A2A1A10051792), Institute for Information & communications
   Technology Promotion(IITP) grant funded by the Korea government(MSIP)
   (No. R0190-16-2010, Development on the SW/HW modules of Processor
   Monitor for System Intrusion Detection) and (No. 2016-0-00078, Cloud
   based Security Intelligence Technology Development for the Customized
   Security Service Provisioning), and the MSIP(Ministry of Science, ICT
   and Future Planning), Korea, under the ITRC(Information Technology
   Research Center) support program (IITP-2017-2015-0-00403) supervised by
   the IITP(Institute for Information & communications Technology
   Promotion).
CR [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2012, TECH REP
   [Anonymous], 1997, Tech. Rep. TR3022
   [Anonymous], 2015, CVE20153636
   [Anonymous], 2009, WHY DONT WE REPLACE
   [Anonymous], 2016, CONTR FLOW ENF TECHN
   ARBAUGH W, 1997, P IEEE S SEC PRIV OA
   ARM, 2011, CORESIGHT PTM A9 TEC
   Azab A., 2014, P ACM SIGSAC C COMP
   Azab A.M., 2016, P NETW DISTR SYST SE
   Bletsch T., 2011, ACM S INFORM COMPUTE
   Carlini N, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P161
   Checkoway Stephen, 2010, P ACM SIGSAC C COMP
   Corliss Marc L., 2005, SIGARCH COMPUT ARCHI
   Criswell J., 2014, P IEEE S SEC PRIV OA
   Dang Thurston H. Y., 2015, P ACM S INF COMP COM
   Dautenhahn Nathan, 2015, ARCHITECTURAL SUPPOR
   Davi Lucas, 2015, P ANN DES AUT C
   Electronics Samsung, 2012, EX 4
   Fernandez Matthew, 2012, EUR C COMP SYST
   Fidalgo AV, 2011, MICROPROCESS MICROSY, V35, P441, DOI 10.1016/j.micpro.2010.10.002
   Ge X., 2016, P 2016 IEEE EUR S SE
   Ge X, 2014, P IEEE MOB SEC TECHN P IEEE MOB SEC TECHN
   Gionta Jason John, 2015, THESIS
   Giuffrida C., 2012, P 21 USENIX C SECURI, P40
   Hofmann Owen S., 2011, ARCHITECTURAL SUPPOR
   Hund R., 2009, P USENIX SEC S
   Inc. IDC Research, 2015, SMARTPH OS MARK SHAR
   Inoue K., 2006, P IEEE INT C EL CIRC
   Intel, 2014, INT QUARK SOC X1000
   Intel, 2014, INTEL64 IA 32 ARCH S
   INTEL, 2013, SYST PROGR GUID B 2, V3
   iVeia, 2015, BUILD ANDR 4 2 2 BSP
   Jang Daehee, 2014, P ACM SIGSAC C COMP
   Klein G., 2009, P ACM S OP SYST PRIN
   Larsen P., 2014, P IEEE S SEC PRIV OA
   Lee Hojoon, 2013, P USENIX SEC S
   Lee Jinyong, 2015, P C DES AUT TEST EUR
   Lee Ruby B., 2004, P C SEC PERV COMP
   Lee Yongje, 2015, P WORKSH HARDW ARCH
   Liu Ziyi, 2013, P INT S COMP ARCH
   MCVOY L, 1996, P US ANN TECHN C
   Moon Hyungon, 2012, P ACM SIGSAC C COMP
   Moon Hyungon, 2016, P C HARDW ARCH SUPP
   Murray T., 2013, P IEEE S SEC PRIV OA
   NIST, 2014, CVE20143153 NIST
   Ozdoganoglu Hilmi., 2006, IEEE T COMPUT
   PaX Team, 2004, PAX NON PAG DES IMPL
   Petroni Jr Nick L., 2007, P ACM SIGSAC C COMP
   Petroni Jr Nick L., 2004, P USENIX SEC S
   Portela-Garcia Marta, 2012, MICROPROCESSORS MICR
   Riley Ryan., 2008, RECENT ADV INTRUSION
   Schuster F., 2015, P IEEE S SEC PRIV OA
   Seshadri Arvind, 2007, P ACM S OP SYST PRIN
   Sewell Thomas, 2011, P INT C INT THEOR PR
   Sewell Thomas Arthur Leck, 2013, P ACM SIGPLAN C PROG
   Shacham Hovav, 2007, P ACM SIGSAC C COMP
   Snow Kevin Z., 2013, P IEEE S SEC PRIV OA
   Sullivan Dean, 2016, P ANN DES AUT C
   Szekeres L., 2013, P IEEE S SEC PRIV OA
   Tice C, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P941
   van der Veen V, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P927, DOI 10.1145/2810103.2813673
   Vogl Sebastian, 2014, P NETW DISTR SYST SE
   Vogl Sebastian, 2014, P USENIX SEC S USENI
   Wang X., 2015, PROC USENIX C USENIX, P347
   Wang Z, 2010, P IEEE S SECUR PRIV, P380, DOI 10.1109/SP.2010.30
   Xilinx, 2013, ZYNQ 7000 ALL PROGR
NR 67
TC 3
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 10
DI 10.1145/3110223
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900010
DA 2024-07-18
ER

PT J
AU Vatanparvar, K
   Al Faruque, MA
AF Vatanparvar, Korosh
   Al Faruque, Mohammad Abdullah
TI Electric Vehicle Optimized Charge and Drive Management
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electric vehicle; battery; smart grid; power estimation; MILP
ID SYSTEMS; ISSUES
AB Electric vehicles (EVs) have been considered as a solution to the environmental issues caused by transportation, such as air pollution and greenhouse gas emission. However, limited energy capacity, scarce EV supercharging stations, and long recharging time have brought anxiety to drivers who use EVs as their main mean of transportation. Furthermore, EV owners need to deal with a huge battery replacement cost when the battery capacity degrades. Yet in-house EV chargers affect the pattern of the power grid load, which is not favorable to the utilities. The driving route, departure/arrival time of daily trips, and electricity price influence the EV energy consumption, battery lifetime, electricity cost, and EV charger load on the power grid. The EV driving range and battery lifetime issues have been addressed by battery management systems and route optimization methodologies. However, in this article, we are proposing an optimized charge and drive management (OCDM) methodology that selects the optimal driving route, schedules daily trips, and optimizes the EV charging process while considering the driver's timing preference. Our methodology will improve the EV driving range, extend the battery lifetime, reduce the recharging cost, and diminish the influence of EV chargers on the power grid. The performance of our methodology compared to the state of the art have been analyzed by experimenting on three benchmark EVs and three drivers. Our methodology has decreased EV energy consumption by 27%, improved the battery lifetime by 24.8%, reduced the electricity cost by 35%, and diminished the power grid peak load by 17% while increasing less than 20 minutes of daily driving time. Moreover, the scalability of our OCDM methodology for different parameters (e.g., time resolution and multiday cycles) in terms of execution time and memory usage has been analyzed.
C1 [Vatanparvar, Korosh; Al Faruque, Mohammad Abdullah] Univ Calif Irvine, Elect Engn & Comp Sci Dept, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Vatanparvar, K (corresponding author), Univ Calif Irvine, Elect Engn & Comp Sci Dept, Irvine, CA 92697 USA.
EM kvatanpa@uci.edu; alfaruqu@uci.edu
OI Al Faruque, Mohammad Abdullah/0000-0002-5390-0497
CR Al Faruque MA, 2016, ASIA S PACIF DES AUT, P423, DOI 10.1109/ASPDAC.2016.7428048
   Al Faruque MA, 2014, ASIA S PACIF DES AUT, P97, DOI 10.1109/ASPDAC.2014.6742873
   [Anonymous], MATLAB SIM
   [Anonymous], LMS IMAGINELAB AM
   [Anonymous], POWER SYST TECHNOL
   [Anonymous], 2014, P SIGN INF PROC ASS, DOI DOI 10.1109/APSIPA.2014.7041651
   [Anonymous], TIM OF US RES RAT PL
   [Anonymous], 2013, P IET INT RADAR C PP
   [Anonymous], P 50 ANN DES AUT C D
   [Anonymous], TESL MOD S SPEC
   [Anonymous], NISS LEAF S SPEC
   [Anonymous], 2010, P IEEE PES T D APR, DOI [DOI 10.1109/TDC.2010.5484336, 10.1109/TDC.2010.5484336]
   [Anonymous], MOD YEAR 2008 FUEL E
   [Anonymous], TECHNICAL REPORT
   [Anonymous], NAT TRANSP STAT
   [Anonymous], 2017, ACM T DES AUTOMAT EL
   [Anonymous], LITH ION NCR18650A
   BioGrace-II, 2015, Harmonised calculations of biofuel greenhouse gas emissions in Europe
   Cao YJ, 2012, IEEE T SMART GRID, V3, P388, DOI 10.1109/TSG.2011.2159630
   Chakraborty S, 2016, IEEE DES TEST, V33, P92, DOI 10.1109/MDAT.2016.2573598
   Chakraborty S, 2012, DES AUT TEST EUROPE, P424
   Cui Tiansong., 2015, P 52 ANN DESIGN AUTO, P134
   Deilami S, 2011, IEEE T SMART GRID, V2, P456, DOI 10.1109/TSG.2011.2159816
   Dickerman L, 2010, IEEE POWER ENERGY M, V8, P55, DOI 10.1109/MPE.2009.935553
   Doerffel D, 2006, J POWER SOURCES, V155, P395, DOI 10.1016/j.jpowsour.2005.04.030
   Eberle U, 2010, ENERG ENVIRON SCI, V3, P689, DOI 10.1039/c001674h
   Ganti R. K., 2010, P 8 INT C MOB SYST A, P151, DOI DOI 10.1145/1814433.1814450
   Gould J, 1998, TRANSPORT RES D-TR E, V3, P157, DOI 10.1016/S1361-9209(97)00018-7
   Griva I, 2009, OTHER TITL APPL MATH, V108, P1, DOI 10.1137/1.9780898717730
   Kim H, 2009, REAL TIM SYST SYMP P, P13, DOI 10.1109/RTSS.2009.38
   Knoedler K, 2012, DES AUT TEST EUROPE, P683
   Lin CW, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2803174
   Lin X, 2015, ICCAD-IEEE ACM INT, P627, DOI 10.1109/ICCAD.2015.7372628
   Lu LG, 2013, J POWER SOURCES, V226, P272, DOI 10.1016/j.jpowsour.2012.10.060
   Lukic SM, 2004, IEEE T VEH TECHNOL, V53, P385, DOI 10.1109/TVT.2004.823525
   Lukic SM, 2008, IEEE T IND ELECTRON, V55, P2258, DOI 10.1109/TIE.2008.918390
   Millner A., 2010, 2010 IEEE Conference on Innovative Technologies for an Efficient and Reliable Electricity Supply, P349, DOI 10.1109/CITRES.2010.5619782
   Narayanaswamy S., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, P1
   Neubauer J, 2014, J POWER SOURCES, V257, P12, DOI 10.1016/j.jpowsour.2014.01.075
   Pang S, 2001, P AMER CONTR CONF, P1644, DOI 10.1109/ACC.2001.945964
   Park Sung Hwan, 2013, ScientificWorldJournal, V2013, P738260, DOI 10.1155/2013/738260
   Petricca M, 2014, PR IEEE COMP DESIGN, P483, DOI 10.1109/ICCD.2014.6974723
   Putrus GA, 2009, IEEE VEHICLE POWER, P736, DOI 10.1109/VPPC.2009.5289760
   Qian KJ, 2011, IEEE T POWER SYST, V26, P802, DOI 10.1109/TPWRS.2010.2057456
   Reif Konrad., 2014, Fundamentals of Automotive and Engine Technology: Standard. Drives, Hybrid Drives
   Vatanparvar Korosh, 2016, 2016 ACM/IEEE 7th International Conference on Cyber-Physical Systems (ICCPS), P1, DOI 10.1109/ICCPS.2016.7479101
   Vatanparvar K, 2015, DES AUT CON, DOI 10.1145/2744769.2744804
   Vatanparvar K, 2017, IET CYBER PHYS SYST, V2, P20, DOI 10.1049/iet-cps.2017.0006
   Vatanparvar K, 2016, DES AUT TEST EUROPE, P19
   Vatanparvar K, 2015, I SYMPOS LOW POWER E, P353, DOI 10.1109/ISLPED.2015.7273539
   Vatanparvar K, 2015, IEEE T SMART GRID, V6, P1167, DOI 10.1109/TSG.2014.2380318
   Wang J, 2011, J POWER SOURCES, V196, P3942, DOI 10.1016/j.jpowsour.2010.11.134
   Wang L, 2014, INT J BIOCHEM CELL B, V54, P1, DOI 10.1016/j.biocel.2014.06.008
   Wang Y, 2013, IEEE T INTELL TRANSP, V14, P1331, DOI 10.1109/TITS.2013.2261064
   Xie Q, 2012, DES AUT TEST EUROPE, P1060
   Xie Q, 2013, IEEE T COMPUT AID D, V32, P1003, DOI 10.1109/TCAD.2013.2250583
   Zeraoulia M, 2006, IEEE T VEH TECHNOL, V55, P1756, DOI 10.1109/TVT.2006.878719
   Zhao XY, 2015, J NANOMATER, V2015, DOI 10.1155/2015/104193
NR 58
TC 9
Z9 12
U1 0
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 3
DI 10.1145/3084686
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900003
DA 2024-07-18
ER

PT J
AU Pagliari, DJ
   Macii, E
   Poncino, M
AF Pagliari, Daniele Jahier
   Macii, Enrico
   Poncino, Massimo
TI Approximate Energy-Efficient Encoding for Serial Interfaces
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Low power; interfaces; serial communication; bus encoding; approximate
   computing
AB Serial buses are ubiquitous interconnections in embedded computing systems that are used to interface processing elements with peripherals, such as sensors, actuators, and I/O controllers. Despite their limited wiring, as off-chip connections they can account for a significant amount of the total power consumption of a system-on-chip device. Encoding the information sent on these buses is the most intuitive and affordable way to reduce their power contribution; moreover, the encoding can be made even more effective by exploiting the fact that many embedded applications can tolerate intermediate approximations without a significant impact on the final quality of results, thus trading off accuracy for power consumption. We propose a simple yet very effective approximate encoding for reducing dynamic energy in serial buses. Our approach uses differential encoding as a baseline scheme and extends it with bounded approximations to overcome the intrinsic limitations of differential encoding for data with low temporal correlation. We show that the proposed scheme, in addition to yielding extremely compact codecs, is superior to all state-of-the-art approximate serial encodings over a wide set of traces representing data received or sent from/to sensor or actuators.
C1 [Pagliari, Daniele Jahier; Macii, Enrico; Poncino, Massimo] Politecn Torino, Dipartimento Automat & Informat, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Pagliari, DJ (corresponding author), Politecn Torino, Dipartimento Automat & Informat, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
EM daniele.jahier@polito.it; enrico.macii@polito.it;
   massimo.poncino@polito.it
RI PAGLIARI, DANIELE JAHIER/Z-5988-2019; Jahier Pagliari,
   Daniele/AAU-8670-2021
OI Jahier Pagliari, Daniele/0000-0002-2872-7071
CR Alfke Peter, 2008, XILINX DESIGN HINTS
   [Anonymous], 2006, Data Compression: The Complete Reference
   [Anonymous], 2015, CONTROLLER AREA NETW
   [Anonymous], 2014, I2C BUS SPEC US MAN
   Asuni Nicola, 1998, PCB IMPEDANCE CAPACI
   Bracke W, 2007, ANALOG CIRC SIG PROC, P1, DOI 10.1007/978-1-4020-6232-2
   Chippa S. T., 2013, P 50 ACM EDAC IEEE D, P1, DOI [10.1145/2463209.2488873, DOI 10.1145/2463209.2488873]
   EIA, 1969, INT DAT TERM EQ DAT
   Freescale, 2013, XTR MAG3110 3 AX DIG
   Ghosh S, 2014, IEEE COMP SOC ANN, P125, DOI 10.1109/ISVLSI.2014.48
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   Han JM, 2013, PROCEEDINGS OF 2013 CHINA INTERNATIONAL CONFERENCE ON INSURANCE AND RISK MANAGEMENT, P1
   Ickes N, 2008, IEEE ASIAN SOLID STA, P285
   Kodak, 2013, Kodak lossless true color image suite
   LANDMAN PE, 1995, IEEE T VLSI SYST, V3, P173, DOI 10.1109/92.386219
   Manganaro G., 2011, Advanced data converters
   Maxim, 2013, MAX11102 03 05 06 10
   MIPI, 2004, DISPL INT SPEC
   Montrose MarkI., 1998, EMC PRINTED CIRCUIT, V1st
   Motorola, 1989, MC68HC11 REF MAN
   NXP, 2016, MMA8452Q 3 AX 12 BIT
   OSR, OP SPEECH REP
   Pagliari DJ, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P421, DOI 10.1145/2902961.2902974
   Pagliari DJ, 2016, P 53 ANN ACM EDAC IE, P14
   Philips, 1996, I2S BUS SPEC
   Poncino M, 2006, IEEE T CONSUM ELECTR, V52, P1004, DOI 10.1109/TCE.2006.1706500
   Ren XL, 2012, PROCEDIA ENGINEER, V29, P1618, DOI 10.1016/j.proeng.2012.01.183
   Salerno S, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P206, DOI 10.1145/1013235.1013288
   Shoaib M, 2013, 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON AND 10TH INTERNATIONAL CONFERENCE ON AUTONOMIC AND TRUSTED COMPUTING (UIC/ATC) UBIQUITOUS INTELLIGENCE AND COMPUTING, P80, DOI 10.1109/UIC-ATC.2013.43
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   Stanley-Marbell P, 2016, DES AUT CON, DOI 10.1145/2897937.2898079
   STM, 2012, A3G4250D MEMS MOT SE
   Vahid F., 2001, EMBEDDED SYSTEM DESI
   Wang Z, 2004, IEEE T IMAGE PROCESS, V13, P600, DOI 10.1109/TIP.2003.819861
   Webster JG, 2014, MEASUREMENT, INSTRUMENTATION, AND SENSORS HANDBOOK: SPATIAL, MECHANICAL, THERMAL, AND RADIATION MEASUREMENT, 2ND EDITION, pXIII
   Zeng J, 2014, IEEE I C ELECT CIRC, P634, DOI 10.1109/ICECS.2014.7050065
NR 36
TC 8
Z9 9
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 64
DI 10.1145/3041220
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Backer, J
   Hely, D
   Karri, R
AF Backer, Jerry
   Hely, David
   Karri, Ramesh
TI Secure and Flexible Trace-Based Debugging of Systems-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE System-on-chip; debug traces; secure debug
AB This work tackles the conflict between enforcing security of a system-on-chip (SoC) and providing observability during trace-based debugging. On one hand, security objectives require that assets remain confidential at different stages of the SoC life cycle. On the other hand, the trace-based debug infrastructure exposes values of internal signals that can leak the assets to untrusted third parties. We propose a secure tracebased debug infrastructure to resolve this conflict. The secure infrastructure tags each asset to identify its owner (to whom it can be exposed during debug) and nonintrusively enforces the confidentiality of the assets during runtime debug. We implement a prototype of the enhanced infrastructure on an FPGA to validate its functional correctness. ASIC estimations show that our approach incurs practical area and power costs.
C1 [Backer, Jerry; Karri, Ramesh] NYU, Tandon Sch Engn, Brooklyn, NY 11201 USA.
   [Hely, David] Univ Grenobles Alpes, LCIS, Grenoble, France.
C3 New York University; New York University Tandon School of Engineering;
   Communaute Universite Grenoble Alpes; Universite Grenoble Alpes (UGA)
RP Backer, J (corresponding author), NYU, Tandon Sch Engn, Brooklyn, NY 11201 USA.
EM jerry.backer@nyu.edu; rkarri@nyu.edu
RI HELY, Davod/ABE-1952-2021; HELY, David/S-8202-2019
OI HELY, Davod/0000-0003-3249-7667; HELY, David/0000-0003-3249-7667; Karri,
   Ramesh/0000-0001-7989-5617
CR [Anonymous], 2014, DEBUGGING SYSTEMS ON
   [Anonymous], 2013, PROC IEEE INT TEST C
   [Anonymous], 1999, AMBA SPEC REV 2 0
   *ARM, 2009, SEC TECHN BUILD SEC
   ARM, 2011, CORESIGHT PROGR FLOW
   ARM, 2008, AMBA AHB TRAC MACR T
   ARM, 2006, AMBA 3 AHB-Lite Protocol. V1.0
   ARM Ltd, 2013, 0029D ARM IHI
   Ayday E., 2011, 2011 IEEE Consumer Communications and Networking Conference (CCNC 2011), P1161, DOI 10.1109/CCNC.2011.5766359
   Blem E, 2013, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2013.6522302
   Chiu GM, 2012, IEEE T VLSI SYST, V20, P126, DOI 10.1109/TVLSI.2010.2089071
   Coburn Joel., 2005, International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P78
   Das A, 2012, DES AUT TEST EUROPE, P866
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Gaisler J., 2015, GRLIB IP LIB USERS M
   Gaisler J., 2015, GRLIB IP CORE USERS
   Goodspeed T., 2009, P USENIX C OFF TECHN, V6
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hardy D. A, 2010, United States Patent, Patent No. [7,849,315, 7849315]
   Intel, 2015, INT TRAC HUB DEV MAN
   Johnson R., 2011, 2011 IEEE Consumer Communications and Networking Conference (CCNC 2011), P313, DOI 10.1109/CCNC.2011.5766480
   Khosravi H., 2014, United States Patent, Patent No. [8,645,677, 8645677]
   Lau S., 2014, United States Patent, Patent No. [8,671,319, 8671319]
   Lee J, 2006, IEEE VLSI TEST SYMP, P94, DOI 10.1109/VTS.2006.7
   Liu X, 2009, DES AUT TEST EUROPE, P1338
   Muralimanohar N, 2008, IEEE MICRO, V28, P69, DOI 10.1109/MM.2008.2
   Orme W., 2008, DEBUG TRACE MULTICOR
   Pierce L, 2013, IEEE T VLSI SYST, V21, P1342, DOI 10.1109/TVLSI.2012.2208209
   Porquet J., 2013, P IEEE ACM IFIP INT, V4
   Ray S., 2015, P ACM IEEE DES AUT C, P1, DOI [10.1109/IN-DICON.2015.7443442, DOI 10.1109/IN-DICON.2015.7443442]
   Rosenfeld K, 2010, IEEE DES TEST COMPUT, V27, P36, DOI 10.1109/MDT.2010.9
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Srinivasan S, 2010, SYMP VLSI CIRCUITS, P203, DOI 10.1109/VLSIC.2010.5560296
   Stine JE, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, P173, DOI 10.1109/MSE.2007.44
   Uhsadel L, 2008, FDTC 2008: FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, P59, DOI 10.1109/FDTC.2008.19
   Witt David., 2009, 2009 IEEE Hot Chips 21 Symposium (HCS), P1
   Yang B, 2004, INT TEST CONF P, P339
   Zhang XW, 2007, STC'07: PROCEEDINGS OF THE 2007 ACM WORKSHOP ON SCALABLE TRUSTED COMPUTING, P7
NR 38
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 31
DI 10.1145/2994601
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800012
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, Y
   Qin, ZW
   Chen, RH
   Shao, ZL
   Yang, LT
AF Wang, Yi
   Qin, Zhiwei
   Chen, Renhai
   Shao, Zili
   Yang, Laurence T.
TI An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage
   Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE NAND flash memory; on demand; flash translation layer; garbage
   collection; storage systems
ID ADDRESS MAPPING STRATEGY; TRANSLATION LAYER; RELIABILITY; PERFORMANCE;
   IMPROVEMENT
AB During past decades, the capacity of NAND flash memory has been increasing dramatically, leading to the use of nonvolatile flash in the system's memory hierarchy. The increasing capacity of NAND flash memory introduces a large RAM footprint to store the logical to physical address mapping. The demand-based approach can effectively reduce and well control the RAM footprint. However, extra address translation overhead is also introduced which may degrade the system performance.
   In this article, we present CDFTL, an adaptive Caching mechanism for Demand-based Flash Translation Layer, for NAND flash memory storage systems. CDFTL adopts both the fine-grained entry-based caching mechanism to exploit temporal locality and the coarse-grained translation-page-based cachingmechanism to exploit spatial locality of workloads. By selectively caching the on-demand address mappings and adaptively changing the space configurations of two granularities, CDFTL can effectively utilize the RAM space and improve the cache hit ratio. We evaluate CDFTL under a real hardware embedded platform using a variety of I/O traces. Experimental results show that our technique can achieve an 11.13% reduction in average system response time and a 35.21% reduction in translation block erase counts compared with the previous work.
C1 [Wang, Yi] Capital Normal Univ, Beijing Adv Innovat Ctr Imaging Technol, Beijing, Peoples R China.
   [Wang, Yi] Capital Normal Univ, Coll Informat Engn, Beijing, Peoples R China.
   [Wang, Yi] Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen 518060, Peoples R China.
   [Qin, Zhiwei; Chen, Renhai; Shao, Zili] Hong Kong Polytech Univ, Dept Comp, CPS Lab, Hong Kong, Hong Kong, Peoples R China.
   [Chen, Renhai] Tianjin Univ, Sch Comp Sci & Technol, Tianjin Key Lab Cognit Comp & Applicat, Tianjin 300072, Peoples R China.
   [Yang, Laurence T.] St Francis Xavier Univ, Dept Comp Sci, Antigonish, NS B2G 2W5, Canada.
C3 Capital Normal University; Capital Normal University; Shenzhen
   University; Hong Kong Polytechnic University; Tianjin University; Saint
   Francis Xavier University - Canada
RP Shao, ZL (corresponding author), Hong Kong Polytech Univ, Dept Comp, CPS Lab, Hong Kong, Hong Kong, Peoples R China.
EM cszlshao@comp.polyu.edu.hk
RI Laurence T. Yang, FCAE/AAA-1898-2019; Shao, Zili/AAX-3339-2020
OI Laurence T. Yang, FCAE/0000-0002-7986-4244; Shao,
   Zili/0000-0002-2173-2847
FU Research Grants Council of the HongKong Special Administrative Region,
   China [GRF 152138/14E, GRF 15222315/15E]; National Natural Science
   Foundation of China [61272103, 61373049, 61502309]; National 863 Program
   [2013AA013202]; Hong Kong Polytechnic University [4-ZZD7, G-YK24,
   G-YM10, G-YN36]; Guangdong Natural Science Foundation [2014A030313553,
   2013B090500055, 2014A030310269, 2016A030313045]; Shenzhen Science and
   Technology Foundation [JCYJ20150529164656096, JCYJ20150525092941059];
   Natural Science Foundation of SZU [201534, 2015/827-000073]
FX This version is a revised version. A preliminary version of this work
   appeared in the Proceedings of the 17th IEEE Real-Time and Embedded
   Technology and Applications Symposium (RTAS) [Qin et al. 2011]. The work
   described in this article is partially supported by the grants from the
   Research Grants Council of the HongKong Special Administrative Region,
   China (GRF 152138/14E and GRF 15222315/15E), National Natural Science
   Foundation of China (61272103, 61373049 and 61502309), National 863
   Program 2013AA013202, and the Hong Kong Polytechnic University (4-ZZD7,
   G-YK24, G-YM10 and G-YN36), Guangdong Natural Science Foundation
   (2014A030313553, 2013B090500055, 2014A030310269 and 2016A030313045),
   Shenzhen Science and Technology Foundation (JCYJ20150529164656096 and
   JCYJ20150525092941059), and Natural Science Foundation of SZU (201534
   and 2015/827-000073).
CR [Anonymous], 2011, P 27 S MASS STOR SYS
   [Anonymous], 1997, Tech. Rep. TR3022
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Chang LP, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2820613
   Chang YH, 2011, IEEE T COMPUT, V60, P305, DOI 10.1109/TC.2010.126
   Chen RH, 2015, IEEE T COMPUT, V64, P1729, DOI 10.1109/TC.2014.2329680
   [陈宗平 Chen Zongping], 2013, [混凝土, Concrete], P10
   Chin-Hsien Wu, 2006, ACM Transaction on Storage, V2, P449, DOI 10.1145/1210596.1210600
   Choudhuri S., 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P257
   Fang HW, 2014, IEEE T COMPUT, V63, P2661, DOI 10.1109/TC.2013.158
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Hu M, 2011, ASIA S PACIF DES AUT, DOI 10.1109/ASPDAC.2011.5722193
   Huang M, 2016, IEEE T COMPUT AID D, V35, P691, DOI 10.1109/TCAD.2015.2474394
   Huang PC, 2012, DES AUT CON, P882
   Huang SM, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2815622
   Hung Chun-Hsiung, 2013, P S VLSI TECHN JUN, pC20
   Joo YS, 2007, DES AUT CON, P716, DOI 10.1109/DAC.2007.375257
   Jung D, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721706
   Katsumata R, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P136
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kuoppala Mika, 2002, TIOBENCH THREADED I
   Lee Y., 2013, ACM S APPL COMP, P1550
   Li BX, 2015, IEEE T COMPUT AID D, V34, P1905, DOI 10.1109/TCAD.2015.2445741
   Li JP, 2015, IEEE T VLSI SYST, V23, P1165, DOI 10.1109/TVLSI.2014.2332099
   Li JY, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2423636.2423642
   Li QG, 2014, IEEE T VLSI SYST, V22, P1829, DOI 10.1109/TVLSI.2013.2278295
   Liu D, 2012, IEEE T VLSI SYST, V20, P1094, DOI 10.1109/TVLSI.2011.2142015
   Mishra A. K., 2011, P 38 ANN INT S COMP, P211
   Niu DM, 2010, DES AUT CON, P877
   Niu JW, 2015, TELECOMMUN SYST, V60, P159, DOI 10.1007/s11235-014-9930-3
   Qin ZW, 2012, IEEE REAL TIME, P35, DOI 10.1109/RTAS.2012.27
   Qin ZW, 2011, IEEE REAL TIME, P157, DOI 10.1109/RTAS.2011.23
   Qiu MK, 2015, IEEE T COMPUT, V64, P3528, DOI 10.1109/TC.2015.2409857
   Qiu MK, 2013, J COMPUT SYST SCI, V79, P518, DOI 10.1016/j.jcss.2012.11.002
   Shi L, 2016, IEEE T COMPUT AID D, V35, P58, DOI 10.1109/TCAD.2015.2453369
   Shi L, 2014, IEEE T VLSI SYST, V22, P2779, DOI 10.1109/TVLSI.2013.2294462
   Sun ZY, 2014, IEEE T VLSI SYST, V22, P1281, DOI 10.1109/TVLSI.2013.2267754
   Tim B., 2013, BONNIE
   Wang C, 2013, PROC INT CONF DATA, P374, DOI 10.1109/ICDE.2013.6544840
   Wang GH, 2016, COMPUTING, V98, P279, DOI 10.1007/s00607-015-0464-7
   Wang TZ, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2697394
   Wang Y, 2014, IEEE T COMPUT AID D, V33, P1623, DOI 10.1109/TCAD.2014.2347929
   Wang Y, 2014, IEEE T VLSI SYST, V22, P2402, DOI 10.1109/TVLSI.2013.2288687
   Wang Yi, P DES AUT TEST EUR D, P14
   Wen WJ, 2014, IEEE T COMPUT AID D, V33, P1644, DOI 10.1109/TCAD.2014.2351581
   Wu CH, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159546
   Wu G, 2013, J PARALLEL DISTR COM, V73, P330, DOI 10.1016/j.jpdc.2012.09.007
   Yong Guan, SIGPLAN SIGBED C LAN, P111
   Zhang Q, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2746236
   Zhang YJ, 2015, IEEE T VLSI SYST, V23, P1170, DOI 10.1109/TVLSI.2014.2326797
   Zhao B, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2500459
   Zhao MY, 2015, IEEE T COMPUT AID D, V34, P227, DOI 10.1109/TCAD.2014.2376989
   Zhiwei Qin, 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P173
   Zhou M, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2847254
NR 54
TC 7
Z9 7
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 18
DI 10.1145/2947658
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300018
DA 2024-07-18
ER

PT J
AU Narayanaswamy, S
   Schlueter, S
   Steinhorst, S
   Lukasiewycz, M
   Chakraborty, S
   Hoster, HE
AF Narayanaswamy, Swaminathan
   Schlueter, Steffen
   Steinhorst, Sebastian
   Lukasiewycz, Martin
   Chakraborty, Samarjit
   Hoster, Harry Ernst
TI On Battery Recovery Effect in Wireless Sensor Nodes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Batteries; wireless sensor nodes; recovery effect; battery modeling;
   power management; battery-operated electronics
ID POWER MANAGEMENT; LIFETIME
AB With the perennial demand for longer runtime of battery-powered Wireless Sensor Nodes (WSNs), several techniques have been proposed to increase the battery runtime. One such class of techniques exploiting the battery recovery effect phenomenon claims that performing an intermittent discharge instead of a continuous discharge will increase the usable battery capacity. Several works in the areas of embedded systems and wireless sensor networks have assumed the existence of this recovery effect and proposed different power management techniques in the form of power supply architectures (multiple battery setup) and communication protocols (burst mode transmission) in order to exploit it. However, until now, a systematic experimental evaluation of the recovery effect has not been performed with real battery cells, using high-accuracy battery testers to confirm the existence of this recovery phenomenon. In this article, a systematic evaluation procedure is developed to verify the existence of this battery recovery effect. Using our evaluation procedure, we investigated Alkaline, Nickel-Metal Hydride (NiMH), and Lithium-Ion (Li-Ion) battery chemistries, which are commonly used as power supplies for Wireless Sensor Node (WSN) applications. Our experimental results do not show any evidence of the aforementioned recovery effect in these battery chemistries. In particular, our results show a significant deviation from the stochastic battery models, which were used by many power management techniques. Therefore, the existing power management approaches that rely on this recovery effect do not hold in practice. Instead of a battery recovery effect, our experimental results show the existence of the rate capacity effect, which is the reduction of usable battery capacity with higher discharge power, to be the dominant electrochemical phenomenon that should be considered for maximizing the runtime of WSN applications. We outline power management techniques that minimize the rate capacity effect in order to obtain a higher energy output from the battery.
C1 [Narayanaswamy, Swaminathan; Schlueter, Steffen; Steinhorst, Sebastian; Lukasiewycz, Martin] TUM CREATE Ltd, Singapore, Singapore.
   [Chakraborty, Samarjit] Tech Univ Munich, Dept Elect Engn, Inst Real Time Comp Syst RCS, Arcisstr 21, D-80290 Munich, Germany.
   [Hoster, Harry Ernst] Univ Lancaster, Dept Chem, Lancaster LA1 4YB, England.
   [Narayanaswamy, Swaminathan; Steinhorst, Sebastian; Lukasiewycz, Martin] TUM CREATE, Embedded Syst Dept, RP3, 10-02,1 CREATE WAY,CREATE TOWER, Singapore 138602, Singapore.
   [Schlueter, Steffen] TUM CREATE, Dept Electrochem & New Mat, RP1, 10-02,1 CREATE WAY,CREATE TOWER, Singapore 138602, Singapore.
C3 Technical University of Munich; Lancaster University
RP Narayanaswamy, S (corresponding author), TUM CREATE Ltd, Singapore, Singapore.; Narayanaswamy, S (corresponding author), TUM CREATE, Embedded Syst Dept, RP3, 10-02,1 CREATE WAY,CREATE TOWER, Singapore 138602, Singapore.
EM swaminathan.narayana@tum-create.edu.sg;
   steffen.schlueter@tum-create.edu.sg; sebastian@steinhorst.info;
   lukasiewycz@gmail.com; samarjit@tum.de; h.hoster@lancaster.ac.uk
RI Hoster, Harry E/A-7068-2008; Chakraborty, Samarjit/AAU-9569-2020;
   Hoster, Harry/AAC-3908-2019
OI Hoster, Harry E/0000-0001-6379-5275; Chakraborty,
   Samarjit/0000-0002-0503-6235; Steinhorst, Sebastian/0000-0002-4096-2584
FU Singapore National Research Foundation under its Campus for Research
   Excellence and Technological Enterprise (CREATE) program
FX This work was financially supported by the Singapore National Research
   Foundation under its Campus for Research Excellence and Technological
   Enterprise (CREATE) program.
CR Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   Alkaline Varta, 2003, DATASHEET AAA LR03 A
   Anastasi G, 2009, IEEE T IND INFORM, V5, P351, DOI 10.1109/TII.2009.2025863
   [Anonymous], 2002, Student solutions manual to accompany electrochemical methods: fundamentals and applicaitons
   BaSyTec Tester, 2013, DAT BASYTEC CTS BATT
   Benini L, 2003, IEEE T COMPUT, V52, P985, DOI 10.1109/TC.2003.1223633
   Benini L, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P197, DOI 10.1109/DATE.2001.915024
   Benini L, 2001, IEEE DES TEST COMPUT, V18, P53, DOI 10.1109/54.914621
   Bernardi DM, 2011, J POWER SOURCES, V196, P412, DOI 10.1016/j.jpowsour.2010.06.107
   Boker U, 2014, ACM SIGPLAN NOTICES, V49, P595, DOI 10.1145/2535838.2535875
   Castillo S, 2004, ESA'04 & VLSI'04, PROCEEDINGS, P18
   Chau CK, 2010, IEEE J SEL AREA COMM, V28, P1222, DOI 10.1109/JSAC.2010.100926
   Chiasserini C. F., 1999, WCNC. 1999 IEEE Wireless Communications and Networking Conference (Cat. No.99TH8466), P636, DOI 10.1109/WCNC.1999.796721
   Chiasserini C. F., 1999, MobiCom'99. Proceedings of Fifth Annual ACM/IEEE International Conference on Mobile Computing and Networking, P88, DOI 10.1145/313451.313488
   Chiasserini CF, 2001, IEEE J SEL AREA COMM, V19, P1385, DOI 10.1109/49.932705
   Chiasserini CF, 2001, IEEE J SEL AREA COMM, V19, P1235, DOI 10.1109/49.932692
   Choi J, 2010, IEEE T IND INFORM, V6, P255, DOI 10.1109/TII.2010.2050330
   Chowdhury P, 2005, IEEE T VLSI SYST, V13, P226, DOI 10.1109/TVLSI.2004.840771
   Dasika S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P962, DOI 10.1109/DATE.2004.1269017
   Day M., 2009, APP NOTE TEXAS INSTR
   De Pellegrini F, 2006, IEEE T IND INFORM, V2, P129, DOI 10.1109/TII.2006.872960
   Dhanaraj M, 2005, LECT NOTES COMPUT SC, V3769, P312
   Erickson R.W., 2001, FUNDAMENTALS POWER E, DOI [10.1007/978-0-306-48048-5, DOI 10.1007/978-0-306-48048-5]
   FULLER TF, 1994, J ELECTROCHEM SOC, V141, P982, DOI 10.1149/1.2054868
   GSP Li-Ion, 2012, DAT GSP062530 LI POL
   Heo J, 2009, IEEE T IND INFORM, V5, P3, DOI 10.1109/TII.2008.2011052
   Horton M., 2002, Sensors, V19, P40
   Jayashree S., 2004, MOBICOM 04, P360
   Jongerden MR, 2009, IET SOFTW, V3, P445, DOI 10.1049/iet-sen.2009.0001
   Jongerden M, 2010, IEEE T IND INFORM, V6, P276, DOI 10.1109/TII.2010.2051813
   Jossen A, 2006, J POWER SOURCES, V154, P530, DOI 10.1016/j.jpowsour.2005.10.041
   LaFollette R. M., 1995, Proceedings of the Tenth Annual Battery Conference on Applications and Advances (Cat. No.95TH8035), P43, DOI 10.1109/BCAA.1995.398511
   Lahiri T, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P261, DOI 10.1109/ASPDAC.2002.994932
   Li XY, 2011, IEEE T COMPUT, V60, P386, DOI 10.1109/TC.2010.50
   Lin P, 2004, IEEE WCNC, P1534, DOI 10.1109/WCNC.2004.1311671
   Min R, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P205, DOI 10.1109/ICVD.2001.902661
   Nelson RF, 1997, 11TH IEEE INTERNATIONAL PULSED POWER CONFERENCE - DIGEST OF TECHNICAL PAPERS, VOLS. 1 & 2, P636, DOI 10.1109/PPC.1997.679411
   Nuggehalli P, 2006, IEEE T WIREL COMMUN, V5, P531, DOI 10.1109/TWC.2006.03010
   Panasonic NiMH, 2000, DAT HHR 75AAA HT NIM
   Park M, 2010, J POWER SOURCES, V195, P7904, DOI 10.1016/j.jpowsour.2010.06.060
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   Pop V, 2008, PHILIPS RES BOOK SER, V9, P1, DOI 10.1007/978-1-4020-6945-1_1
   Qing Wu, 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P387, DOI 10.1109/ASPDAC.2000.835130
   Raghunathan V, 2002, IEEE SIGNAL PROC MAG, V19, P40, DOI 10.1109/79.985679
   Rakhmatov D., 2003, ACM Transactions on Embedded Computing Systems, V2, P277
   Rao R, 2005, IEEE IC CAD, P439
   Recovery Effect Results, 2015, REC EFF MEAS RES REP
   Rekioua D, 2014, GREEN ENERGY TECHNOL, P1, DOI 10.1007/978-1-4471-6425-8
   Rong P, 2006, IEEE T COMPUT AID D, V25, P1337, DOI 10.1109/TCAD.2005.855975
   Sarkar S, 2003, IEEE J SEL AREA COMM, V21, P179, DOI 10.1109/JSAC.2002.807335
   Shih E, 2004, J VLSI SIG PROC SYST, V37, P77, DOI 10.1023/B:VLSI.0000017004.57230.91
   Shin D., 2011, 2011 DESIGN AUTOMATI, P1, DOI DOI 10.1109/DATE.2011.5763295
   Sinha A, 2001, IEEE DES TEST COMPUT, V18, P62, DOI 10.1109/54.914626
   Tanevski M, 2013, 2013 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS), P176, DOI 10.1109/SAS.2013.6493581
   Werner-Allen G, 2006, IEEE INTERNET COMPUT, V10, P18, DOI 10.1109/MIC.2006.26
   Winter M, 2004, CHEM REV, V104, P4245, DOI 10.1021/cr020730k
   Ye W, 2004, IEEE ACM T NETWORK, V12, P493, DOI 10.1109/TNET.2004.828953
   Yi CF, 2015, IEEE SENS J, V15, P5133, DOI 10.1109/JSEN.2015.2435814
NR 58
TC 17
Z9 17
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 60
DI 10.1145/2890501
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500006
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Indrusiak, LS
   Harbin, J
   Dos Santos, OM
AF Indrusiak, Leandro Soares
   Harbin, James
   Dos Santos, Osmar Marchi
TI Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Transaction-level simulation;
   network-on-chip
AB An increasingly time-consuming part of the design flow of on-chip multiprocessors is the simulation of the interconnect architecture. The accurate simulation of state-of-the art network-on-chip interconnects can take hours, and this process is repeated for each design iteration because it provides valuable insights on communication latencies that can greatly affect the overall performance of the system. In this article, we identify a time-predictable network-on-chip architecture and show that its timing behaviour can be predicted using models which are far less complex than the architecture itself. We then explore such a feature to produce simplified and lightweight simulation models that can produce latency figures with more than 90% accuracy and simulate more than 1,000 times faster when compared to a cycle-accurate model of the same interconnect.
C1 [Indrusiak, Leandro Soares; Harbin, James] Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
   [Dos Santos, Osmar Marchi] Univ Fed Santa Maria, Dept Elect & Comp Sci, Santa Maria, RS, Brazil.
C3 University of York - UK; Universidade Federal de Santa Maria (UFSM)
RP Indrusiak, LS (corresponding author), Univ York, Dept Comp Sci, York YO10 5DD, N Yorkshire, England.
EM lsi@cs.york.ac.uk
RI dos Santos, Osmar M Marchi/A-8479-2018
OI Soares Indrusiak, Leandro/0000-0002-9938-2920
FU EPSRC [EP/J003662/1, EP/K011626/1] Funding Source: UKRI
CR Agarwal Anant, 2007, P 11 ANN WORKSH HIGH
   [Anonymous], IEEE ACM INT S NETW
   [Anonymous], 2009, Real-Time Systems and Programming Languages
   Aynsley J., 2009, TLM 2 0 LANGUAGE REF
   Bekooij M, 2005, PHILIPS RES BOOK SER, V3, P81
   Bjerregaard T, 2004, 22ND NORCHIP CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/NORCHP.2004.1423875
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   Cai LK, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P19, DOI 10.1109/CODESS.2003.1275250
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Genko N, 2005, IEEE INT SYMP CIRC S, P2365, DOI 10.1109/ISCAS.2005.1465100
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Heid K, 2014, 2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC)
   Hosseinabady Mohammad, 2010, P ECSI FOR SPEC DES
   Indrusiak L. S., 2010, P 8 IEEE INT C IND I
   Indrusiak LS, 2011, DES AUT TEST EUROPE, P1089
   Indrusiak LS, 2014, J SYST ARCHITECT, V60, P553, DOI 10.1016/j.sysarc.2014.05.002
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Kashif H, 2014, ASIA S PACIF DES AUT, P113, DOI 10.1109/ASPDAC.2014.6742875
   Kiasari AE, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480755
   Kohler A., 2009, P FOR SPEC DES LANG, P1
   Lin KL, 2010, ASIA S PACIF DES AUT, P232
   Liu WC, 2011, IEEE COMP SOC ANN, P66, DOI 10.1109/ISVLSI.2011.49
   Lokuciejewski P, 2011, EMBED SYST, P1, DOI 10.1007/978-90-481-9929-7
   Mello A, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P178
   Mello A., 2004, EVALUATION ROUTING A
   Nikolic B., 2014, P IEEE 20 INT C EMB, P1
   OST L, 2009, P 22 ANN S INT CIRC, P1
   Ost L, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442125
   Qian Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P44, DOI 10.1109/NOCS.2009.5071444
   Schirner G, 2007, IEEE T COMPUT AID D, V26, P1688, DOI 10.1109/TCAD.2007.895757
   Schirner G, 2008, ACM T EMBED COMPUT S, V8, DOI 10.1145/1457246.1457250
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   van Moll HWM, 2009, DES AUT TEST EUROPE, P316
   Viaud E, 2006, DES AUT TEST EUROPE, P92
   Yu K, 2009, IEEE I C EMBED SOFTW, P193, DOI 10.1109/ICESS.2009.9
   Zheng Shi, 2010, International Journal of Embedded and real-time Communication systems, V1, P1, DOI 10.4018/jertcs.2010040101
NR 36
TC 7
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 56
DI 10.1145/2755559
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900010
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Mirtar, A
   Dey, S
   Raghunathan, A
AF Mirtar, Ali
   Dey, Sujit
   Raghunathan, Anand
TI An Application Adaptation Approach to Mitigate the Impact of Dynamic
   Thermal Management on Video Encoding
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Performance metrics; performance
   optimization; real-time systems; dynamic voltage and frequency scaling;
   dynamic thermal management; video coding; cooling
AB Due to limitations of cooling methods such as using fan and heat sink, dynamic thermal management (DTM) is being widely adopted to manage the temperature of computing systems. However, application of DTM can reduce the system performance and thereby affect the quality of real-time applications. Real-time video encoding, which has high computational need and hard deadlines, is a commonly used application that can be severely affected by the usage of DTM. We study the effect of DTM on a widely used H.264 video encoder and formulate a multidimensional optimization problem to maximize video quality and minimize bit rate while ensuring that the video encoder can run in real time in spite of DTM effects. We model the effects of adapting encoding parameters on video quality, bit rate, and encoder speed. We propose a dynamic application adaptation method to efficiently solve the optimization problem by optimally adapting the encoding parameters in response to DTM effects. In addition, we show that the proposed dynamic application adaptation method would reduce the need for cooling methods such as forced convection cooling. We implement the proposed approach on an Intel (R) Core (TM) 2 Duo platform where dynamic voltage and frequency scaling (DVFS) is used for DTM. Our measurements with several videos reveal that when DTM is applied, the video quality is affected significantly. However, using the proposed adaptation algorithm, the encoder can run in real time, and the quality loss is minimized with only a marginal increase in the bit rate.
C1 [Mirtar, Ali; Dey, Sujit] Univ Calif San Diego, San Diego, CA 92103 USA.
   [Raghunathan, Anand] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 University of California System; University of California San Diego;
   Purdue University System; Purdue University
RP Mirtar, A (corresponding author), Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA.
EM amirtar@ucsd.edu
RI Raghunathan, Anand/HLQ-2491-2023
OI Raghunathan, Anand/0000-0002-4624-564X
FU National Science Foundation [CNS-0917354]
FX The work presented in this article was supported by the National Science
   Foundation under Grant No. CNS-0917354.
CR [Anonymous], 2010, VIDEOLAN
   [Anonymous], BEAGLEBOARD SYSTEM R
   [Anonymous], ACM T MULTIMEDIA COM
   [Anonymous], 2014, Cisco Visual Networking Index: Forecast and Methodology, 2013 - 2018
   Bresink Marcel, 2015, HARDWARE MONITOR
   Coskun A. K., 2009, THESIS U CALIFORNIA
   Forte Domenic, 2010, P ACM IEEE INT S LOW
   Frustaci F, 2014, ISSCC DIG TECH PAP I, V57, P244, DOI 10.1109/ISSCC.2014.6757419
   Ge Y, 2011, DES AUT CON, P95
   Ghasemazar M, 2012, PR IEEE COMP DESIGN, P108, DOI 10.1109/ICCD.2012.6378625
   Hanumaiah V, 2012, IEEE T COMPUT, V61, P1484, DOI 10.1109/TC.2011.156
   Holtmann Hendrik, 2015, SMCFANCONTROL
   Huang Wei., 2011, Green Computing Conference and Workshops (IGCC), 2011 International, P1
   Inchoon Yeo, 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P321, DOI 10.1145/1393921.1394007
   Ivanov YuriV., 2007, Proceedings of the 15th international conference on Multimedia, P962
   Jung HS, 2008, DES AUT CON, P728
   Jung H, 2007, PR IEEE COMP DESIGN, P452
   Kumar A, 2008, IEEE T COMPUT AID D, V27, P96, DOI 10.1109/TCAD.2007.907062
   Lee W, 2008, IEEE T VLSI SYST, V16, P662, DOI 10.1109/TVLSI.2008.2000251
   Lee W, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P316, DOI 10.1109/LPE.2006.4271856
   Lotfallah Osama., 2005, Proceedings of the ACM workshop on Advances in peer-to-peer multimedia streaming, P11
   Mirtar Ali, 2014, IEEE T VERY LARGE SC, V23, P1017
   Pakbaznia E, 2010, DES AUT TEST EUROPE, P124
   Palomino Daniel., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, P1
   Shafique M, 2010, DES AUT TEST EUROPE, P1725
   Shin D, 2010, IEEE T IND INFORM, V6, P340, DOI 10.1109/TII.2010.2052059
   Skadron K, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P10, DOI 10.1109/DATE.2004.1268820
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Skadron K., 2002, P 8 INT S HIGH PERF
   Snyman JA., 2006, PRACTICAL MATH OPTIM
   Srinivasan Vasudevan., 2010, Energy Aware Computing (ICEAC), 2010 International Conference on, P1
   Xie Q, 2013, DES AUT TEST EUROPE, P1225
   Yeo I, 2007, PR IEEE COMP DESIGN, P624
   Zhang SS, 2010, DES AUT CON, P585
   Zhou X, 2012, 2012 INTERNATIONAL CONFERENCE ON QUALITY, RELIABILITY, RISK, MAINTENANCE, AND SAFETY ENGINEERING (ICQR2MSE), P656, DOI 10.1109/ICQR2MSE.2012.6246318
NR 35
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 50
DI 10.1145/2753758
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900004
DA 2024-07-18
ER

PT J
AU Jose, J
   Mutyam, M
AF Jose, John
   Mutyam, Madhu
TI Implementation and Analysis of History-Based Output Channel Selection
   Strategies for Adaptive Routers in Mesh NoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Adaptive routing; selection strategy;
   load balancing; congestion management
ID MODEL
AB The efficiency and effectiveness of an adaptive router in an NoC-based multicore system is evaluated by the performance it achieves under varying inter-core communication traffic. A well-designed selection strategy plays an important role in an adaptive router to act upon dynamic traffic variations. The effectiveness of a selection strategy depends on what metric is used to represent congestion, how precisely this metric captures the actual congestion, and how much cost is involved in capturing the congestion on a real-time scale. Congestion is formed over a period of time due to cumulative and chain reaction effects. We propose novel history-based selection strategies that could be used with any adaptive, deadlock-free, minimal routing in mesh NoCs. Buffer occupancy time and rate of flit flow across reachable ports of neighboring routers in the recent past are captured, propagated, and maintained in a cost-effective way to compute the selection metric. Experimental results on real and synthetic workloads show that our proposed selection strategies significantly outperform state-of-the-art techniques.
C1 [Jose, John] Rajagiri Sch Engn & Technol, Dept Comp Sci & Engn, Kochi, Kerala, India.
   [Mutyam, Madhu] Indian Inst Technol, Dept Comp Sci & Engn, Madras, Tamil Nadu, India.
C3 Rajagiri School of Engineering & Technology; Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Madras
RP Jose, J (corresponding author), Rajagiri Sch Engn & Technol, Dept Comp Sci & Engn, Kochi, Kerala, India.
EM johnjose004@gmail.com
RI Mutyam, Madhu/C-3579-2015; Mutyam, Madhu/B-1717-2012
OI Mutyam, Madhu/0000-0003-1638-4195; Jose, John/0000-0002-0314-8778
FU Defence Research and Development Organization (DRDO) under IITM-DRDO MoC
FX This work is supported in part by a grant from the Defence Research and
   Development Organization (DRDO) under IITM-DRDO MoC.
CR [Anonymous], 2003, Principles and practices of interconnection networks
   Ascia G, 2008, IEEE T COMPUT, V57, P809, DOI [10.1109/TC.2008.38, 10.1109/TC.2007.38]
   Azampanah S., 2012, Proceedings of the 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP 2012), P515, DOI 10.1109/PDP.2012.60
   Chang K. K., 2012, 2012 24th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2012), P9, DOI 10.1109/SBAC-PAD.2012.44
   Chen LZ, 2012, J PARALLEL DISTR COM, V72, P1412, DOI 10.1016/j.jpdc.2012.02.004
   Chiu GM, 2000, IEEE T PARALL DISTR, V11, P729, DOI 10.1109/71.877831
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Ebrahimi M., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P19, DOI 10.1109/NOCS.2012.10
   Ebrahimi M., 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P284, DOI 10.1109/VLSISoC.2011.6081593
   Farahnakian F., 2011, PROC IEEE 2 INT C NE, P1, DOI [10.1109/NESEA.2011.6144949, DOI 10.1109/NESEA.2011.6144949]
   Farahnakian F, 2012, 2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, P236, DOI 10.1109/SAMOS.2012.6404180
   GLASS CJ, 1992, ACM COMP AR, V20, P278, DOI 10.1145/146628.140384
   Gratz P, 2008, INT S HIGH PERF COMP, P186
   Hosseini A, 2008, IEEE INT SYMP CIRC S, P2653, DOI 10.1109/ISCAS.2008.4542002
   Hu JC, 2004, DES AUT CON, P260
   Jiang N., 2012, INTRO REACTION TIME, P1, DOI [10.1109/HPCA.2012.6169047, DOI 10.1109/HPCA.2012.6169047]
   Jose J, 2012, ICCAD-IEEE ACM INT, P564
   Josephson Judith., 2011, The persian language in history (beitrage zur iranistik 33), P23
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kiasari A.E., 2010, NoCArc' 10, Proceedings of 3rd International Workshop on Network on Chip Architectures, P45
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Lan YC, 2008, IEEE INT SOC CONF, P65, DOI 10.1109/SOCC.2008.4641481
   Lotfi-Kamran P, 2010, J SYST ARCHITECT, V56, P256, DOI 10.1016/j.sysarc.2010.05.002
   Lotfi-Kamran P, 2008, DES AUT TEST EUROPE, P1212
   Ma S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P413, DOI 10.1145/2024723.2000113
   Manevich R, 2010, IEEE COMP ARCHIT L, V9, P57, DOI 10.1109/L-CA.2010.17
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Matsutani H, 2009, INT S HIGH PERF COMP, P367, DOI 10.1109/HPCA.2009.4798274
   Mejia A, 2009, IEEE T VLSI SYST, V17, P356, DOI 10.1109/TVLSI.2008.2012010
   Myong Hyon Cho, 2009, Proceedings of the 2009 2nd International Workshop on Network on Chip Architectures (NoCArc 2009), P23
   Niazmand Behrad, 2012, P NORCHIP INT C NORC, P1
   Nilsson E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1126
   Nychis G, 2012, ACM SIGCOMM COMP COM, V42, P407, DOI 10.1145/2377677.2377757
   Ogras UY, 2006, DES AUT CON, P839, DOI 10.1109/DAC.2006.229272
   Ramakrishna M., 2013, Networks on Chip (NoCS), 2013 Seventh IEEE/ACM International Symposium on, P1
   Ramanujam Rohit Sunkam, 2010, P ACM IEEE S ARCH NE, V19, P12
   Salemi Diana, 2011, P 6 INT C DES TECHN, P1
   Samman FA, 2013, IEEE T PARALL DISTR, V24, P1411, DOI 10.1109/TPDS.2012.200
   Schwiebert L, 2002, J PARALLEL DISTR COM, V62, P1121, DOI 10.1006/jpdc.2002.1837
   Tedesco L, 2010, SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P91
   Ubal R, 2007, INT SYM COMP ARCHIT, P62, DOI 10.1109/SBAC-PAD.2007.17
   Wang CF, 2013, J COMPUT SYST SCI, V79, P421, DOI 10.1016/j.jcss.2012.09.007
   Yanbin Lin, 2010, Proceedings 2010 11th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT 2010), P156, DOI 10.1109/PDCAT.2010.42
   Zhao W, 2007, ACM J EMERG TECH COM, V3, DOI 10.1145/1229175.1229176
   Zhotighai Lu, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P115, DOI 10.1109/NOCS.2012.2
NR 46
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 35
DI 10.1145/2647952
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600004
DA 2024-07-18
ER

PT J
AU Kritikakou, A
   Catthoor, F
   Kelefouras, V
   Goutis, C
AF Kritikakou, Angeliki
   Catthoor, Francky
   Kelefouras, Vasilios
   Goutis, Costas
TI Near-Optimal and Scalable Intrasignal In-Place Optimization for
   Non-Overlapping and Irregular Access Schemes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Storage size; near optimality; scalability; iteration space
ID DATA-LAYOUT; MEMORY; STORAGE; EFFICIENT; DESIGN; MANAGEMENT; TOOL
AB Storage-size management techniques aim to reduce the resources required to store elements and to concurrently provide efficient addressing during element accessing. Existing techniques are less appropriate for large iteration spaces with increased numbers of irregularly spread holes. They either have to approximate the accessed regions, leading to overestimation of the final resources, or they require prohibited exploration time to find the storage size. In this work, we present a near-optimal and scalable methodology for storage-size, intrasignal, in-place optimization, that is, to compute the minimum amount of resources required to store the elements of a group (array), for irregular complex access schemes in the target domain of non-overlapping store and load accesses.
C1 [Kritikakou, Angeliki; Kelefouras, Vasilios; Goutis, Costas] Univ Patras, Dept Elect & Comp Engn, Patras 26500, Greece.
   [Catthoor, Francky] Katholieke Univ Leuven, Louvain, Belgium.
C3 University of Patras; KU Leuven
RP Kritikakou, A (corresponding author), Univ Patras, Dept Elect & Comp Engn, Patras 26500, Greece.
EM akritikakou@ece.upatras.gr
RI Kritikakou, Angeliki/U-8919-2019
OI Kelefouras, Vasileios/0000-0001-9591-913X; Kritikakou,
   Angeliki/0000-0002-9293-469X
FU Public Welfare Foundation "Propondis" research funds; Hellenic; European
   Regional Development Fund (ERDF) under ESPA [MICRO2-SE-G]; European
   Social Fund (ESF); Greek National Funds (Heracleitus II-NSRF)
FX This work was co-financed by Public Welfare Foundation "Propondis"
   research funds, Hellenic and European Regional Development Fund (ERDF)
   under ESPA 2007-2013 (MICRO2-SE-G), and European Social Fund (ESF) and
   Greek National Funds (Heracleitus II-NSRF).
CR [Anonymous], P INT C COMP AID DES
   [Anonymous], INT J COMPUT SIMUL
   Balasa F., 1994, Parallel Processing Letters, V4, P271, DOI 10.1142/S0129626494000260
   BALASUNDARAM V, 1989, SIGPLAN NOTICES, V24, P41, DOI 10.1145/74818.74822
   Ball T, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P46, DOI 10.1109/MICRO.1996.566449
   Catthoor F, 1999, J VLSI SIG PROC SYST, V21, P219, DOI 10.1023/A:1008181319813
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Cho Doosan., 2007, CASES 07, P179
   Clauss P., 2000, Computer Architecture News, V28, P11, DOI 10.1145/346023.346031
   Cong J, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929947
   Creusillet B., 1996, LCPC 1996, V1239, P86
   Darte A, 2005, IEEE T COMPUT, V54, P1242, DOI 10.1109/TC.2005.167
   De Greef E, 1997, PARALLEL COMPUT, V23, P1811, DOI 10.1016/S0167-8191(97)00089-6
   DONGARRA J, 1990, J PARALLEL DISTR COM, V9, P185, DOI 10.1016/0743-7315(90)90045-Q
   Franssen F. H. M., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P319, DOI 10.1109/92.238445
   Gheorghita SV, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455232
   Grösslinger A, 2009, LECT NOTES COMPUT SC, V5501, P236, DOI 10.1007/978-3-642-00722-4_17
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Jang B, 2011, IEEE T PARALL DISTR, V22, P105, DOI 10.1109/TPDS.2010.107
   Janjusic T, 2011, PROCEDIA COMPUT SCI, V4, P2058, DOI 10.1016/j.procs.2011.04.225
   Jha PK, 1997, EUR CONF DESIG AUTOM, P288, DOI 10.1109/EDTC.1997.582372
   Kandemir MT, 2001, ACM SIGPLAN NOTICES, V36, P179, DOI 10.1145/373243.360219
   Kjeldsberg PG, 2004, ACM T DES AUTOMAT EL, V9, P133, DOI 10.1145/989995.989996
   Kjeldsberg PG, 2003, IEEE T COMPUT AID D, V22, P908, DOI 10.1109/TCAD.2003.814257
   KRITIKAKOU A., 2013, SCALABLE NEAR OPTIMA
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee LH, 2006, OR SPECTRUM, V28, P539, DOI 10.1007/s00291-006-0045-4
   Lefebvre V, 1998, PARALLEL COMPUT, V24, P649, DOI 10.1016/S0167-8191(98)00029-5
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Maydan D. E., 1993, Conference Record of the Twentieth Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P2, DOI 10.1145/158511.158515
   Nethercote N., 2006, IEEE INT S WORKL CHA
   Paek Y, 2002, ACM T PROGR LANG SYS, V24, P65, DOI 10.1145/509705.509708
   PALEM KV, 2002, P C LANG COMP TOOLS, V37, P28
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   POUCHET L. N., 2012, POLYBENCH C POLYHEDR
   Ramanujam J, 2001, DES AUT CON, P359, DOI 10.1109/DAC.2001.935535
   Rubin S, 2002, ACM SIGPLAN NOTICES, V37, P140, DOI 10.1145/565816.503287
   Seghir R, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2207222.2207224
   Shen Z., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P356, DOI 10.1109/71.80162
   So B, 2004, INT SYM CODE GENER, P291
   Soto Maria, 2013, MEMORY ALLOCATION PR
   VANSWAAIJ MFXB, 1992, VLSI SIGNAL PROCESSING, V, P397
   Weidendorfer J, 2004, LECT NOTES COMPUT SC, V3038, P440
   Wuytack S, 1998, IEEE T VLSI SYST, V6, P529, DOI 10.1109/92.736124
NR 44
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 4
DI 10.1145/2534383
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400004
DA 2024-07-18
ER

PT J
AU Shojaei, H
   Basten, T
   Geilen, M
   Davoodi, A
AF Shojaei, Hamid
   Basten, Twan
   Geilen, Marc
   Davoodi, Azadeh
TI A Fast and Scalable Multidimensional Multiple-Choice Knapsack Heuristic
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Runtime management and design-time
   optimization for embedded systems; design automation; combinatorial
   optimization; knapsack problems; chip multiprocessors; VLSI routing
ID ALGORITHM
AB Many combinatorial optimization problems in the embedded systems and design automation domains involve decision making in multidimensional spaces. The multidimensional multiple-choice knapsack problem (MMKP) is among the most challenging of the encountered optimization problems. MMKP problem instances appear for example in chip multiprocessor runtime resource management and in global routing of wiring in circuits. Chip multiprocessor resource management requires solving MMKP under real-time constraints, whereas global routing requires scalability of the solution approach to extremely large MMKP instances. This article presents a novel MMKP heuristic, CPH (for Compositional Pareto-algebraic Heuristic), which is a parameterized compositional heuristic based on the principles of Pareto algebra. Compositionality allows incremental computation of solutions. The parameterization allows tuning of the heuristic to the problem at hand. These aspects make CPH a very versatile heuristic. When tuning CPH for computation time, MMKP instances can be solved in real time with better results than the fastest MMKP heuristic so far. When tuning CPH for solution quality, it finds several new solutions for standard benchmarks that are not found by any existing heuristic. CPH furthermore scales to extremely large problem instances. We illustrate and evaluate the use of CPH in both chip multiprocessor resource management and in global routing.
C1 [Shojaei, Hamid; Davoodi, Azadeh] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
   [Basten, Twan; Geilen, Marc] Eindhoven Univ Technol, Dept Elect Engn, NL-5600 MB Eindhoven, Netherlands.
C3 University of Wisconsin System; University of Wisconsin Madison;
   Eindhoven University of Technology
RP Shojaei, H (corresponding author), Univ Wisconsin, Dept Elect & Comp Engn, Madison 4621 Engn Hall,1415 Engn Dr, Madison, WI 53706 USA.
EM hamid.shojaei@gmail.com
RI Basten, Twan/ABG-3430-2021
OI Basten, Twan/0000-0002-2274-7274; Geilen, Marc/0000-0002-2629-3249
FU EC [216224]
FX Part of this work was supported by the EC through FP7 IST project
   216224, MNEMEE.
CR Akbar MM, 2006, COMPUT OPER RES, V33, P1259, DOI 10.1016/j.cor.2004.09.016
   [Anonymous], 1985, COMPUTATIONAL GEOMET, DOI DOI 10.1007/978-1-4612-1098-6
   [Anonymous], 1995, Algorithms for knapsack problems
   BENTLEY JL, 1980, COMMUN ACM, V23, P214, DOI 10.1145/358841.358850
   Börzsönyi S, 2001, PROC INT CONF DATA, P421, DOI 10.1109/ICDE.2001.914855
   Cherfi Nawal, 2009, International Journal of Operational Research, V5, P89, DOI 10.1504/IJOR.2009.024531
   Cherfi N, 2010, COMPUT OPTIM APPL, V46, P51, DOI 10.1007/s10589-008-9184-7
   CHERFI N., 2009, THESIS U PARIS 1 FRA
   CPLEX, 2012, IBM ILOG CPLEX
   Crévits I, 2012, COMPUT OPER RES, V39, P32, DOI 10.1016/j.cor.2010.12.016
   Dai KR, 2012, IEEE T VLSI SYST, V20, P459, DOI 10.1109/TVLSI.2010.2102780
   Geilen M, 2005, ACSD2005: FIFTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P88, DOI 10.1109/ACSD.2005.2
   Geilen M, 2007, DES AUT TEST EUROPE, P285
   Geilen M, 2007, FUND INFORM, V78, P35
   Godfrey P., 2005, P 31 INT C VERY LARG, P229
   Hanafi S, 2009, LECT NOTES COMPUT SC, V5818, P73, DOI 10.1007/978-3-642-04918-7_6
   Hifi M, 2006, COMPUT OPTIM APPL, V33, P271, DOI 10.1007/s10589-005-3057-0
   Hifi M, 2004, J OPER RES SOC, V55, P1323, DOI 10.1057/palgrave.jors.2601796
   Hiremath Chaitr S., 2007, International Journal of Operational Research, V2, P495, DOI 10.1504/IJOR.2007.014176
   Hu Jie, 2010, Proceedings of the 2010 International Conference of Information Science and Management Engineering, P35, DOI 10.1109/ISME.2010.191
   Khan S., 2002, STUDIA INFORMATICA S, V2, P157
   Khan S, 1998, THESIS U VICTORIA VI
   KUNG HT, 1975, J ACM, V22, P469, DOI 10.1145/321906.321910
   MOSER M., 1997, IEICE T FUND ELECTR, V80, P582
   Parra-Hernández R, 2005, IEEE T SYST MAN CY A, V35, P708, DOI 10.1109/TSMCA.2005.851140
   SBIHI A., 2003, THESIS U PARIS 1 FRA
   Sbihi A, 2007, J COMB OPTIM, V13, P337, DOI 10.1007/s10878-006-9035-3
   Shojaei H., 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P407, DOI 10.1145/1840845.1840935
   Shojaei H, 2009, DES AUT CON, P917
   Suh K, 2008, 2008 5TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P338, DOI 10.1109/GROUP4.2008.4638192
   Xu Y, 2011, ICCAD-IEEE ACM INT, P250, DOI 10.1109/ICCAD.2011.6105336
   Xu Y, 2009, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2009.4796542
   YKMAN-COUVREUR C., P INT S SYST ON CHIP, P1
   Ykman-Couvreur C, 2011, ACM T EMBED COMPUT S, V10, DOI 10.1145/1952522.1952528
   Yukish M. A., 2004, THESIS PENNSYLVANIA
NR 35
TC 27
Z9 27
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 51
DI 10.1145/2541012.2541014
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100007
DA 2024-07-18
ER

PT J
AU Chen, CA
   Hsieh, SY
AF Chen, Chun-An
   Hsieh, Sun-Yuan
TI <i>t</i>/<i>t</i>-Diagnosability of Regular Graphs under the PMC Model
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Diagnosability; multiprocessor systems;
   the PMC model; pessimistic diagnosis strategy
ID CONNECTION ASSIGNMENT; N-CUBE; DIAGNOSIS; IDENTIFICATION; HYPERCUBES;
   NETWORKS; (T
AB A system is t/t-diagnosable if, given any collection of test results, the faulty nodes can be isolated to within a set of at most t nodes provided that the number of faulty nodes does not exceed t. Given an N-vertex graph G that is regular with the common degree d and has no cycle of three or four vertices, this study shows that G is (2d - 2)/(2d - 2)-diagnosable if N >= 4d - 3 > 0. Based on this result, the t/t-diagnosabilities of several classes of graphs can be computed efficiently.
C1 [Chen, Chun-An; Hsieh, Sun-Yuan] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 70101, Taiwan.
C3 National Cheng Kung University
RP Hsieh, SY (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 70101, Taiwan.
EM hsiehsy@mail.ncku.edu.tw
RI Hsieh, Sun-Yuan/AAE-1087-2022
FU National Science Council [NSC 100-2221-E-006-027-MY3]
FX This work was supported in part by the National Science Council under
   grant NSC 100-2221-E-006-027-MY3. Authors' addresses: C.-A. Chen, S.-Y.
   Hsieh (corresponding author), Department of Computer Science and
   Information Engineering, National Cheng Kung University, No. 1,
   University Road, Taiwan; email: hsiehsy@mail.ncku.edu.tw.
CR Akers S. B., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P393
   AKERS SB, 1989, IEEE T COMPUT, V38, P555, DOI 10.1109/12.21148
   ARMSTRONG JR, 1981, IEEE T COMPUT, V30, P587, DOI 10.1109/TC.1981.1675844
   BHUYAN LN, 1984, IEEE T COMPUT, V33, P323, DOI 10.1109/TC.1984.1676437
   Chang GY, 2007, SIAM J COMPUT, V37, P1280, DOI 10.1137/06065043X
   Chang GY, 2006, IEEE T COMPUT, V55, P88, DOI 10.1109/TC.2006.1
   Chang GY, 2005, IEEE T PARALL DISTR, V16, P314, DOI 10.1109/TPDS.2005.44
   CHWA KY, 1981, IEEE T COMPUT, V30, P414, DOI 10.1109/TC.1981.1675807
   CULL P, 1995, IEEE T COMPUT, V44, P647, DOI 10.1109/12.381950
   DAHBURA AT, 1984, IEEE T COMPUT, V33, P486, DOI 10.1109/TC.1984.1676472
   EFE K, 1991, IEEE T COMPUT, V40, P1312, DOI 10.1109/12.102840
   ESFAHANIAN AH, 1991, IEEE T COMPUT, V40, P88, DOI 10.1109/12.67323
   Fan JX, 2009, INFORM SCIENCES, V179, P1785, DOI 10.1016/j.ins.2008.12.023
   Fan JX, 2005, IEEE T COMPUT, V54, P176, DOI 10.1109/TC.2005.33
   Fan JX, 1998, IEEE T PARALL DISTR, V9, P923, DOI 10.1109/71.722224
   Fan JX, 2002, IEEE T PARALL DISTR, V13, P687, DOI 10.1109/TPDS.2002.1019858
   Friedman A. D., 1975, 1975 International Symposium on Fault-Tolerant Computing. Digest of papers, P167
   FRIEDMAN AD, 1980, COMPUTER, V13, P47, DOI 10.1109/MC.1980.1653532
   FUJIWARA H, 1978, IEEE T COMPUT, V27, P881, DOI 10.1109/TC.1978.1674966
   HAKIMI SL, 1974, IEEE T COMPUT, VC 23, P86, DOI 10.1109/T-C.1974.223782
   Hsieh SY, 2008, IEEE T COMPUT, V57, P721, DOI 10.1109/TC.2008.30
   JWO JS, 1993, NETWORKS, V23, P315, DOI 10.1002/net.3230230414
   Kaneko K, 2007, IEICE T INF SYST, VE90D, P306, DOI [10.1093/ietisy/e90-1.1.306, 10.1093/ietisy/e90-d.1.306]
   Kavianpour A., 1978, 3rd USA-Japan Computer Conference Proceedings, P251
   Kavianpour A, 1996, COMPUT ELECTR ENG, V22, P37, DOI 10.1016/0045-7906(95)00028-3
   KAVIANPOUR A, 1991, IEEE T COMPUT, V40, P232, DOI 10.1109/12.73595
   Lin CK, 2008, J INTERCONNECT NETW, V9, P83, DOI 10.1142/S0219265908002175
   PREPARATA FP, 1967, IEEE TRANS ELECTRON, VEC16, P848, DOI 10.1109/PGEC.1967.264748
   PREPARATA FP, 1981, COMMUN ACM, V24, P300, DOI 10.1145/358645.358660
   SAAD Y, 1988, IEEE T COMPUT, V37, P867, DOI 10.1109/12.2234
   Seo JH, 2011, SENSORS-BASEL, V11, P1959, DOI 10.3390/s110201959
   Somani AK, 1996, IEEE T COMPUT, V45, P892, DOI 10.1109/12.536232
   SOMANI AK, 1987, IEEE T COMPUT, V36, P538, DOI 10.1109/TC.1987.1676938
   TZENG N. E., 1992, IEEE T COMPUT, V41, P1386
   WANG DJ, 1994, IEEE T COMPUT, V43, P1054, DOI 10.1109/12.312114
   Wang DJ, 1999, IEEE T COMPUT, V48, P1369, DOI 10.1109/12.817401
   West D.B., 2001, INTRO GRAPH THEORY
   YANG CL, 1986, IEEE T COMPUT, V35, P639, DOI 10.1109/TC.1986.1676805
   Zheng J, 2005, INFORM PROCESS LETT, V93, P29, DOI 10.1016/j.ipl.2004.09.011
NR 39
TC 11
Z9 11
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 20
DI 10.1145/2442087.2442091
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700004
DA 2024-07-18
ER

PT J
AU Bild, DR
   Dick, RP
   Bok, GE
AF Bild, David R.
   Dick, Robert P.
   Bok, Gregory E.
TI Static NBTI Reduction Using Internal Node Control
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Algorithms; Internal node control; input vector
   control; NBTI; negative bias temperature instability
ID BIAS-TEMPERATURE INSTABILITY; PERFORMANCE DEGRADATION; LEAKAGE; IMPACT;
   MECHANISMS
AB Negative Bias Temperature Instability (NBTI) is a significant reliability concern for nanoscale CMOS circuits. Its effects on circuit timing can be especially pronounced for circuits with standby-mode equipped functional units, because these units can be subjected to static NBTI stress for extended periods of time. This article describes Internal Node Control (INC), in which the inputs to some individual gates are directly manipulated to prevent this static NBTI fatigue. We prove that the INC selection problem is NP-complete and present a linear-time heuristic that can quickly determine near-optimal placements. This near-optimality is confirmed by comparing results for small benchmarks against optimal solutions from a mixed integer linear programming formulation of our problem. We evaluate the heuristic on the ISCAS85 benchmarks and the Synopsys DesignWare Library. Our heuristic reduces static NBTI-induced delay over a ten year period by 30-60% and can reduce total path delay by an average 9.4% when NBTI degradation is severe. The INC placements and sleep signal routing require only a 1.6% increase in area.
C1 [Bild, David R.; Dick, Robert P.] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
   [Bok, Gregory E.] Nico Trading, Chicago, IL 60606 USA.
C3 University of Michigan System; University of Michigan
RP Bild, DR (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
EM drbild@umich.edu
RI Dick, Robert P/B-7137-2009
FU SRC [2007-HJ-1593]; NSF [CCF-0702761, CNS-0347941]
FX This work was supported in part by the SRC under award 2007-HJ-1593 and
   in part by the NSF under awards CCF-0702761 and CNS-0347941.
CR Abdollahi A, 2004, IEEE T VLSI SYST, V12, P140, DOI 10.1109/TVLSI.2003.821546
   Abella J, 2007, INT SYMP MICROARCH, P85, DOI 10.1109/MICRO.2007.11
   Alam MA, 2005, MICROELECTRON RELIAB, V45, P71, DOI 10.1016/j.microrel.2004.03.019
   Bhardwaj S, 2006, IEEE CUST INTEGR CIR, P189, DOI 10.1109/CICC.2006.320885
   Bild DR, 2009, DES AUT TEST EUROPE, P148
   BRGLEZ F, 1985, P IEEE INT S CIRC SY, P695
   Calimera A, 2009, IEEE T CIRCUITS-I, V56, P1979, DOI 10.1109/TCSI.2008.2010151
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Huard V, 2006, MICROELECTRON RELIAB, V46, P1, DOI 10.1016/j.microrel.2005.02.001
   IEEE, 2008, I CONF VLSI DESIGN, P137, DOI 10.1109/VLSI.2008.43
   Joseph R, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P79, DOI 10.1109/HPCA.2003.1183526
   Kang K, 2007, DES AUT CON, P358, DOI 10.1109/DAC.2007.375187
   Kumar S., 2007, DAC, P370
   Kumar S. V., 2006, P IEEE ACM INT C COM, P493
   Kumar SV, 2011, IEEE T VLSI SYST, V19, P603, DOI 10.1109/TVLSI.2009.2036628
   KUNDAREWICH P. D., 2002, THESIS U TORONTO
   Kundarewich PD, 2004, IEEE T COMPUT AID D, V23, P869, DOI 10.1109/TCAD.2004.828132
   Li MF, 2004, JPN J APPL PHYS 1, V43, P7807, DOI 10.1143/JJAP.43.7807
   Paul BC, 2005, IEEE ELECTR DEVICE L, V26, P560, DOI 10.1109/LED.2005.852523
   RALPHS T., 2005, P C INFORMS COMP SOC, P1
   Roy K, 2003, P IEEE, V91, P305, DOI 10.1109/JPROC.2002.808156
   SATO T., 2000, CICC, P201, DOI DOI 10.1109/CICC.2000.852648
   Schroder DK, 2007, MICROELECTRON RELIAB, V47, P841, DOI 10.1016/j.microrel.2006.10.006
   Schroder DK, 2003, J APPL PHYS, V94, P1, DOI 10.1063/1.1567461
   Stathis JH, 2006, MICROELECTRON RELIAB, V46, P270, DOI 10.1016/j.microrel.2005.08.001
   Tsai YF, 2004, IEEE T VLSI SYST, V12, P1221, DOI 10.1109/TVLSI.2004.836315
   TSMC, 2006, TAIW SEM MAN CO 65 N
   Usami K, 2009, I CONF VLSI DESIGN, P381, DOI 10.1109/VLSI.Design.2009.63
   Vattikonda R, 2006, DES AUT CON, P1047, DOI 10.1109/DAC.2006.229436
   Wang WP, 2007, IEEE IC CAD, P735, DOI 10.1109/ICCAD.2007.4397353
   Wang WP, 2010, IEEE T VLSI SYST, V18, P173, DOI 10.1109/TVLSI.2008.2008810
   Wang Y, 2007, DES AUT TEST EUROPE, P546
   Wang Y, 2009, DES AUT TEST EUROPE, P328
   Wang Y, 2009, INT SYM QUAL ELECT, P19, DOI 10.1109/ISQED.2009.4810264
   Zafar S., 2006, 2006 Symposium on VLSI Technology (IEEE Cat. No. 06CH37743C)
   [No title captured]
NR 36
TC 7
Z9 7
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
DI 10.1145/2348839.2348849
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000010
DA 2024-07-18
ER

PT J
AU Singh, P
   Narayanan, V
   Landis, DL
AF Singh, Padmaraj
   Narayanan, Vijaykrishnan
   Landis, David L.
TI Targeted Random Test Generation for Power-Aware Multicore Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Multiprocessing; design verification; power management;
   test generation; chip multiprocessing; functional verification; random
   test generation; ACPI; P-States; dynamic power management
ID FUNCTIONAL VERIFICATION; MICROPROCESSOR; VALIDATION
AB Multicore Register Transfer Level (RTL) model simulations are indispensable in exposing subtle memory subsystem bugs. Validating memory consistency, coherency, and atomicity is a crucial design verification task. Random MultiProcessor (MP) test generators play critical roles in pre- and post-silicon validation. The Advanced Configuration and Power Interface (ACPI) standard supports dynamic frequency and voltage scaling by controlling performance states (P-States), yet multicore verification is generally conducted with cores operating at the P0-State. Independently varying core frequencies introduces new sets of intracore and intercore traffic latencies. The article introduces targeted random MP test generation techniques for multicore P-State functional verification. It develops a simple coverage metric to evaluate MP test effectiveness. The metric is demonstrated on MIP's instruction-set-based random MP tests. A novel technique is introduced to modulate the test address space by the spherical Bessel function. The technique delivers an order of magnitude coverage improvement over completely random tests. The article then outlines minimal P-State combinations to be exercised by MP tests. It also formulates two new methodologies to set up and apply MP tests for effective multicore P-State coverage. The methodologies are termed SimInit and SimTransition. First-level analyses indicate that these methods can deliver 97% to 100% improvement over random MP test coverage.
C1 [Singh, Padmaraj] Nvidia, Portland, OR USA.
   [Narayanan, Vijaykrishnan] Penn State Univ, University Pk, PA 16802 USA.
   [Landis, David L.] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; Carnegie Mellon University
RP Singh, P (corresponding author), Nvidia, Portland, OR USA.
EM padmarajsingh@gmail.com
FU NSF [1147388, 0916887, 0903432]; Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [1147388]
   Funding Source: National Science Foundation
FX The work of V. Narayanan was supported in part by NSF grants 1147388,
   0916887, and 0903432.
CR Adir A, 2002, SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P77, DOI 10.1109/HLDVT.2002.1224432
   [Anonymous], 2007, MIPS32 ARCH PROGR
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Benjamin M., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P970, DOI 10.1109/DAC.1999.782237
   Bhadra J, 2007, IEEE DES TEST COMPUT, V24, P112, DOI 10.1109/MDT.2007.30
   BKDG, 2004, BIOS KERN DEV GUID A
   Collier WilliamW., 1992, Reasoning about Parallel Architectures
   Conway P, 2007, IEEE MICRO, V27, P10, DOI 10.1109/MM.2007.43
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   Fine S, 2003, DES AUT CON, P286
   Foster TJ, 2007, IEEE T VLSI SYST, V15, P495, DOI 10.1109/TVLSI.2007.896905
   Kantrowitz M, 1996, DES AUT CON, P325, DOI 10.1109/DAC.1996.545595
   Marr DT, 1996, COMPUTER, V29, P47, DOI 10.1109/2.544237
   OKRAFKA B, 1995, CONFERENCE PROCEEDINGS OF THE 1995 IEEE FOURTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, P38, DOI 10.1109/PCCC.1995.472514
   RAGHAVAN R, 1995, CONFERENCE PROCEEDINGS OF THE 1995 IEEE FOURTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, P396, DOI 10.1109/PCCC.1995.472462
   RIBUTZKA J, 2011, P 19 ACM SIGDA INT S, P115
   Shimizu K, 2006, DES AUT CON, P338
   Singh P., 2010, Proceedings of the 2010 11th International Workshop on Microprocessor Test and Verification (MTV), P67, DOI 10.1109/MTV.2010.20
   SINGH P., 2010, U.S. Patent, Patent No. [7,836,359, 7836359]
   SULLIVAN M, 1995, CONFERENCE PROCEEDINGS OF THE 1995 IEEE FOURTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, P389, DOI 10.1109/PCCC.1995.472463
   Taylor S, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P10, DOI 10.1109/ICCAD.2001.968591
   Victor DW, 2005, IBM J RES DEV, V49, P541, DOI 10.1147/rd.494.0541
   Wagner I, 2007, IEEE T COMPUT AID D, V26, P1126, DOI 10.1109/TCAD.2006.884494
   WELLS P. M., 2008, P 14 INT S HIGH PERF, P264
   WOOD DA, 1990, IEEE DES TEST COMPUT, V7, P13, DOI 10.1109/54.57906
NR 25
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 25
DI 10.1145/2209291.2209298
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000007
DA 2024-07-18
ER

PT J
AU Raghavan, P
   Jayapala, M
   Lambrechts, A
   Absar, J
   Catthoor, F
AF Raghavan, Praveen
   Jayapala, Murali
   Lambrechts, Andy
   Absar, Javed
   Catthoor, Francky
TI Playing the Trade-Off Game: Architecture Exploration Using COFFEE
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Energy; area; design; processors; VLIW; embedded systems;
   power estimation; architecture exploration; compiler-architecture
   interaction; power-performance trade-off; loop transformations
AB Modern mobile devices need to be extremely energy efficient. Due to the growing complexity of these devices, energy-aware design exploration has become increasingly important. Current exploration tools often do not support energy estimation, or require the design to be very detailed before estimation is possible. It is important to get early feedback on both performance and energy consumption during all phases of the design and at higher abstraction levels. This article presents a unified optimization and exploration framework to explore source-level transformation to processor architecture design space. The proposed retargetable compiler and simulator framework can map applications to a range of processors and memory configurations, simulate, and report detailed performance and energy estimates. An accurate and consistent energy modeling approach is introduced which can estimate the energy consumption of processor and memories at a component level, which can help to guide the design process. Fast energy-aware architecture exploration is illustrated by modeling both state-of-the-art processors as well as other architectures. Various design trade-offs are also illustrated on different academic as well as industrial benchmarks from both the wireless communication and multimedia domain. We also illustrate a design space exploration on different applications and show that there is large trade-off space between application performance, energy consumption, and area. We show that the proposed framework is consistent, accurate, and covers a large design space including various novel low-power extensions in a unified framework.
C1 [Raghavan, Praveen] IMEC, B-3001 Louvain, Belgium.
   [Raghavan, Praveen; Jayapala, Murali; Lambrechts, Andy; Catthoor, Francky] Katholieke Univ Leuven, ESAT, Louvain, Belgium.
   [Absar, Javed] ST Microelect, Bristol, Avon, England.
C3 IMEC; KU Leuven
RP Raghavan, P (corresponding author), IMEC, Kapeldreef 75, B-3001 Louvain, Belgium.
EM ragha@imec.be
CR AA TV, 2004, P AS PAC DES AUT C A
   [Anonymous], P 6 INT S HIGH PERF
   [Anonymous], 2005, P 19 ANN INT C SUP I, DOI DOI 10.1145/1088149.1088169
   [Anonymous], DES COMP US GUID
   Ascia G., 2003, P ESTIMEDIA, P3
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Baron M., 2005, Microprocessor Report
   BENINI L, 2002, ST J SYSTEM RES, V3, P110
   Blume H., 2004, ADV RADIO SCI, V2, P215
   BROCKMEYER E, 2000, UNIFIED LOW POWER DE
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   *CAD INC, 2006, CAD SOC ENC US GUID
   Chang N, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P185, DOI 10.1109/LPE.2000.876779
   *COWARE INC, 2008, COWARE PROC DES
   DALLY W, 2004, ACM QUEUE, V2
   Fan K, 2005, INT SYMP MICROARCH, P219
   Fan K, 2008, INT SYM CODE GENER, P124
   *FAR TECHN CORP, 2007, FAR UMC 90NM RVT STA
   GANGAWAR A, 2007, ACM T AUTOM ELECT SY, V10, P1
   Girbal S, 2006, INT J PARALLEL PROG, V34, P261, DOI 10.1007/s10766-006-0012-3
   GONZALEZ RE, 2002, IEEE MICRO, V20
   Holma H., 2001, WCDMA UMTS RADIO ACC, V1st
   JACOME MF, 2000, IEEE TEST COMPUT
   Jayapala M, 2005, IEEE T COMPUT, V54, P672, DOI 10.1109/TC.2005.92
   Kudlur M, 2004, IEEE INT CONF ASAP, P304, DOI 10.1109/ASAP.2004.1342480
   LAMBRECHTS A, 2007, P AS S PAC DES AUT C
   LIN Y, 2006, P ANN INT S COMP ARC
   *LSF, 2002, LSF LIB SIM FRAM 1 0
   MEI B, 2003, P C FIELD PROGR LOG
   Ponomarev D, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P124, DOI 10.1109/DATE.2002.998259
   Rabbah Rodric., 2004, Versatility and versabench: A new metric and a benchmark suite for flexible architectures
   RAGHAVAN P, 2006, P C DES AUT TEST EUR
   RAGHAVAN P, 2007, P C DES AUT TEST EUR
   SCHUSTER T, 2007, P INT S SYST ARCH MO
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   SINHA A, 2001, P DES AUT C DAC 01
   *STARC DSP TECH, 2000, SC140 DSP COR REF MA
   *SUIF, 2001, SUIF2 COMP SYST
   *SYN INC, 2006, PRIM POW US GUID
   *SYNF INC, 2008, PICO EXPR
   *TARG, 2008, IP DES
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   *TRIM, 1999, TRIM 2 0 INFR RES IN
   *TX INSTR INC, 2006, TMS320C64X C64X DSP
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   [No title captured]
NR 48
TC 5
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 36
DI 10.1145/1529255.1529258
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700003
DA 2024-07-18
ER

PT J
AU Huang, SH
   Chang, CM
   Nieh, YT
AF Huang, Shih-Hsu
   Chang, Chia-Ming
   Nieh, Yow-Tyng
TI Opposite-Phase Register Switching for Peak Current Minimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability; Logic synthesis; peak current; sequential circuit
   synthesis; IC testing
AB In a synchronous sequential circuit, huge current peaks are often observed at the moment of clock transition (since all registers are clocked). Previous works focus on reducing the number of switching registers. However, even though the switching registers are the same, different combinations of switching directions still result in different peak currents. Based on that observation, in this article, we propose an ECO (engineering change order) approach to minimize the peak current by considering the switching directions of registers. Our approach is well suitable for reducing the peak current in IC testing. Experimental data consistently show that our approach works well in practice.
C1 [Huang, Shih-Hsu; Chang, Chia-Ming] Chung Yuan Christian Univ, Dept Elect Engn, Chungli 32023, Taiwan.
   [Nieh, Yow-Tyng] Ind Technol Res Inst, Hsinchu 31040, Taiwan.
C3 Chung Yuan Christian University; Industrial Technology Research
   Institute - Taiwan
RP Huang, SH (corresponding author), Chung Yuan Christian Univ, Dept Elect Engn, Chungli 32023, Taiwan.
FU National Science Council of Taiwan, R.O.C. [NSC 95-2221-E-033-076]
FX This work was supported in part by the National Science Council of
   Taiwan, R.O.C., under grant number NSC 95-2221-E-033-076.
CR BENINI L, 1995, IEEE J SOLID-ST CIRC, V30, P258, DOI 10.1109/4.364440
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Gao F, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P140
   HUANG SH, 2006, P IEEE ACM INT C COM, P33
   Huang SH, 2006, ASIA S PACIF DES AUT, P254
   Kavousianos X, 2004, IEEE COMP SOC ANN, P285, DOI 10.1109/ISVLSI.2004.1339559
   Lee CR, 2003, ACM T DES AUTOMAT EL, V8, P252, DOI 10.1145/762488.762494
   Lemberski I, 2002, INT CONF MICROELECTR, P605, DOI 10.1109/MIEL.2002.1003330
   Li W, 2005, IEEE COMP SOC ANN, P156
   Nieh YT, 2005, DES AUT CON, P182, DOI 10.1109/DAC.2005.193797
   Sankaralingam R, 2002, IEEE VLSI TEST SYMP, P153, DOI 10.1109/VTS.2002.1011127
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   Vittal A, 1996, IEEE IC CAD, P395, DOI 10.1109/ICCAD.1996.569827
   ZHANG J, 2007, P INT C EL MEAS INST
   ZHANG XD, 2000, P ISQED, P425
NR 15
TC 2
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 14
DI 10.1145/1455229.1455243
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900014
DA 2024-07-18
ER

PT J
AU Kumar, Y
   Gupta, P
AF Kumar, Yokesh
   Gupta, Prosenjit
TI External Memory Layout vs. Schematic
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Graph; subgraph isomorphism; external memory
   algorithms; verification of layouts; design automation
ID ALGORITHM
AB The circuit represented by a VLSI layout must be verified by checking it against the schematic circuit as an important part of the functional verification step. This involves two central problems of matching the circuit graphs with each other (graph isomorphism) and extracting a higher level of circuit from a given level by finding subcircuits in the circuit graph (subgraph isomorphism). Modern day VLSI layouts contain millions of devices. Hence the memory requirements of the data structures required by tools for verifying them become huge and can easily exceed the amount of internal memory available on a computer. In such a scenario, a program not aware of the memory hierarchy performs badly because of its unorganized input/output operations (I/Os) as the speed of a disk access is about a million times slower than accessing a main memory location. In this article, we present I/O-efficient algorithms for the graph isomorphism and subgraph isomorphism problems in the context of verification of VLSI layouts. Experimental results show the need and utility of I/O-efficient algorithms for handling problems with large memory requirements.
C1 [Kumar, Yokesh] Univ Minnesota, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Kumar, Y (corresponding author), Univ Minnesota, Minneapolis, MN 55455 USA.
EM kumaryo@cs.umn.edu; prosenjit_gupta@acm.org
FU Department of Science and Technology, Government of India
   [SR/S3/EECE/22/2004]
FX This research is supported in part by grant SR/S3/EECE/22/2004 from the
   Department of Science and Technology, Government of India.
CR ABADIR MS, 1990, P EUR DES AUT C, P391
   AGGARWAL A, 1988, COMMUN ACM, V31, P1116, DOI 10.1145/48529.48535
   Ajwani D, 2006, PROCEEDINGS OF THE SEVENTHEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P601, DOI 10.1145/1109557.1109623
   Aloul FA, 2003, IEEE T COMPUT AID D, V22, P1117, DOI 10.1109/TCAD.2003.816218
   BARKE E, 1984, IEEE T COMPUT AID D, V3, P135, DOI 10.1109/TCAD.1984.1270067
   Boehner M., 1988, Design Automation Conference, P517
   CHANAK TS, 1995, CSLTR95681 STANF U
   CHIANG YJ, 1995, PROCEEDINGS OF THE SIXTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P139
   CORNEIL DG, 1980, SIAM J COMPUT, V9, P281, DOI 10.1137/0209025
   EBELING C, 1988, P ICCAD, P322
   Kumar Y, 2007, IEEE COMP SOC ANN, P510, DOI 10.1109/ISVLSI.2007.24
   Liao S, 2002, PR IEEE COMP DESIGN, P36, DOI 10.1109/ICCD.2002.1106744
   LUELLAU F, 1984, P IEEE ACM DES AUT C, P610
   Messmer BT, 2000, IEEE T KNOWL DATA EN, V12, P307, DOI 10.1109/69.842269
   Munagala K, 1999, PROCEEDINGS OF THE TENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P687
   OHLRICH M, 1993, ACM IEEE D, P31
   PELZ G, 1994, IEEE T COMPUT AID D, V13, P264, DOI 10.1109/43.259949
   Read RC., 1977, J GRAPH THEOR, V1, P339, DOI DOI 10.1002/JGT.3190010410
   Rubanov N, 2003, IEEE T COMPUT AID D, V22, P26, DOI 10.1109/TCAD.2002.805722
   Sharathkumar R, 2006, MIDWEST SYMP CIRCUIT, P491, DOI 10.1109/MWSCAS.2006.382320
   SHARATHKUMAR R, 2005, P 48 IEEE INT MIDW S, P740
   TYGAR JD, 1985, P 22 ACM IEEE C DES, P702
   ULLMANN JR, 1976, J ACM, V23, P31, DOI 10.1145/321921.321925
   Vitter JS, 2001, ACM COMPUT SURV, V33, P209, DOI 10.1145/384192.384193
   YANG L, 2003, P IEEE ACM INT C COM, P741
NR 25
TC 2
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 30
DI 10.1145/1497561.1497573
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400012
DA 2024-07-18
ER

PT J
AU Qiu, MK
   Sha, EHM
AF Qiu, Meikang
   Sha, Edwin H. -M.
TI Cost Minimization while Satisfying Hard/Soft Timing Constraints for
   Heterogeneous Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Embedded Systems; heterogeneous;
   high-level synthesis; real-time
ID SCHEDULING STRATEGIES; TASK ALLOCATION; DSP SYNTHESIS; IMPLEMENTATION;
   RELIABILITY; ALGORITHMS; TIME
AB In high-level synthesis for real-time embedded systems using heterogeneous functional units (FUs), it is critical to select the best FU type for each task. However, some tasks may not have fixed execution times. This article models each varied execution time as a probabilistic random variable and solves heterogeneous assignment with probability (HAP) problem. The solution of the HAP problem assigns a proper FU type to each task such that the total cost is minimized while the timing constraint is satisfied with a guaranteed confidence probability. The solutions to the HAP problem are useful for both hard real-time and soft real-time systems. Optimal algorithms are proposed to find the optimal solutions for the HAP problem when the input is a tree or a simple path. Two other algorithms, one is optimal and the other is near-optimal heuristic, are proposed to solve the general problem. The experiments show that our algorithms can effectively reduce the total cost while satisfying timing constraints with guaranteed confidence probabilities. For example, our algorithms achieve an average reduction of 33.0% on total cost with 0.90 confidence probability satisfying timing constraints compared with the previous work using worst-case scenario.
C1 [Qiu, Meikang] Univ New Orleans, Dept Elect & Comp Engn, New Orleans, LA 70148 USA.
   [Sha, Edwin H. -M.] Univ Texas Dallas, Dept Comp Sci, Richardson, TX 75083 USA.
C3 University of Louisiana System; University of New Orleans; University of
   Texas System; University of Texas Dallas
RP Qiu, MK (corresponding author), Univ New Orleans, Dept Elect & Comp Engn, New Orleans, LA 70148 USA.
EM mqiu@uno.edu; edsha@utdallas.edu
FU NSF [CCR-0309461, IIS-0513669]; HK [CERG B-Q60B]; NSFC [60728206]
FX This work was supported in part by NSF CCR-0309461, NSF IIS-0513669, HK
   CERG B-Q60B, and NSFC 60728206.
CR [Anonymous], PARALLEL PROCESSING
   Banino C, 2004, IEEE T PARALL DISTR, V15, P319, DOI 10.1109/TPDS.2004.1271181
   Beaumont O, 2003, IEEE T PARALL DISTR, V14, P897, DOI 10.1109/TPDS.2003.1233712
   Beaumont O, 2002, COMPUT INFORM, V21, P413
   BEAUMONT O, 2004, P INT PAR DISTR PROC
   BETTATI R, 1992, INT CON DISTR COMP S, P452, DOI 10.1109/ICDCS.1992.235009
   Chang YN, 1996, PR GR LAK SYMP VLSI, P2, DOI 10.1109/GLSV.1996.497583
   Chao LF, 1997, IEEE T PARALL DISTR, V8, P1259, DOI 10.1109/71.640018
   CHAO LF, 1995, J VLSI SIGNAL PROC, V10, P207, DOI 10.1007/BF02120029
   DEMAN H, 1990, P IEEE, V78, P319, DOI 10.1109/5.52215
   Dogan A, 2002, IEEE T PARALL DISTR, V13, P308, DOI 10.1109/71.993209
   Foster I., 1994, Designing and Building Parallel Programs
   GEBOTYS CH, 1993, IEEE T COMPUT AID D, V12, P1266, DOI 10.1109/43.240074
   HE Y, 2003, P IASTED INT C PAR D
   Hou CJ, 1997, IEEE T COMPUT, V46, P1338, DOI 10.1109/12.641934
   Hu XBS, 2001, IEEE T VLSI SYST, V9, P833, DOI 10.1109/92.974897
   Hua SX, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P26
   Hua SX, 2003, P IEEE RAP SYST PROT, P233
   Hua SX, 2003, DES AUT CON, P131
   HWANG CT, 1991, IEEE T COMPUT AID D, V10, P464, DOI 10.1109/43.75629
   Ito K, 1998, IEEE T VLSI SYST, V6, P582, DOI 10.1109/92.736132
   Ito K., 1995, P IEEE VLSI SIGN PRO
   Kalavade A, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P257, DOI 10.1109/DAC.1998.724478
   Lester B.P., 1993, The Art of Parallel Programming
   LI WN, 1993, IEEE T COMPUT AID D, V12, P1147, DOI 10.1109/43.238607
   MCFARLAND MC, 1990, P IEEE, V78, P301, DOI 10.1109/5.52214
   PARHI KK, 1991, IEEE T COMPUT, V40, P178, DOI 10.1109/12.73588
   PASSOS NL, 1994, ACM IEEE D, P485
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   Ramamritham K., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P184, DOI 10.1109/71.80146
   Shao ZL, 2005, IEEE T PARALL DISTR, V16, P516, DOI 10.1109/TPDS.2005.71
   SHATZ SM, 1992, IEEE T COMPUT, V41, P1156, DOI 10.1109/12.165396
   Srinivasan S, 1999, IEEE T PARALL DISTR, V10, P238, DOI 10.1109/71.755824
   Tia T.-S., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P164, DOI 10.1109/RTTAS.1995.516213
   Tongsima S, 2000, IEEE T COMPUT, V49, P65, DOI 10.1109/12.822565
   Vahid F., 2002, EMBEDDED SYSTEM DESI
   WANG CY, 1995, IEEE T COMPUT AID D, V14, P274, DOI 10.1109/43.365120
   Wolf W, 2006, INT FED INFO PROC, V225, P1
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   ZADEH LA, 1996, FUZZY SETS SYST, V1, P3
NR 40
TC 171
Z9 180
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 25
DI 10.1145/1497561.1497568
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400007
DA 2024-07-18
ER

PT J
AU Baradaran, N
   Diniz, PC
AF Baradaran, Nastaran
   Diniz, Pedro C.
TI A Compiler Approach to Managing Storage and Memory Bandwidth in
   Configurable Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
ID SYSTEMS
AB Configurable architectures offer the unique opportunity of realizing hardware designs tailored to the specific data and computational patterns of an application code. Customizing the storage structures is becoming increasingly important in mitigating the continuing gap between memory latencies and internal computing speeds. In this article we describe and evaluate a compiler algorithm that maps the arrays of a loop-based computation to internal storage structures, either RAM blocks or discrete registers. Our objective is to minimize the overall execution time while considering the capacity and bandwidth constraints of the storage resources. The novelty of our approach lies in creating a single framework that combines high-level compiler techniques with lower-level scheduling information for mapping the data. We illustrate the benefits of our approach for a set of image/signal processing kernels using a Xilinx VirtexTM Field-Programmable Gate Array (FPGA). Our algorithm leads to faster designs compared to the state-of-the-art custom data layout mapping technique, in some instances using less storage. When compared to hand-coded designs, our results are comparable in terms of execution time and resources, but are derived in a minute fraction of the design time.
C1 [Baradaran, Nastaran] Univ So Calif, Inst Informat Sci, Los Angeles, CA 90089 USA.
   [Diniz, Pedro C.] Univ Tecn Lisboa, INESC ID, Inst Super Tecn, P-1100 Lisbon, Portugal.
C3 University of Southern California; Universidade de Lisboa; INESC-ID
EM nastaranb@gmail.com; pedro.diniz@tagus.ist.utl.pt
RI Diniz, Pedro/HMO-7655-2023; Diniz, Pedro/ABC-5599-2020; Diniz, Pedro
   C./F-2470-2013
OI Diniz, Pedro/0000-0003-3131-9367
FU National Science Foundation (NSF) [0209228, 0540407]; Division Of
   Computer and Network Systems; Direct For Computer & Info Scie & Enginr
   [0540407] Funding Source: National Science Foundation; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [0209228] Funding Source: National Science Foundation
FX This work was supported by the National Science Foundation (NSF) under
   grants No. 0209228 and 0540407.
CR BAIRAGI D, 2000, P ACM WORKSH LANG CO
   Baradaran N, 2005, DES AUT TEST EUROPE, P6, DOI 10.1109/DATE.2005.35
   BARADARAN N, 2007, THESIS U SO CALIFORN
   BARADARAN N, 2004, LCPC 2004, P455
   Barua R, 1999, CONF PROC INT SYMP C, P4, DOI [10.1109/ISCA.1999.765935, 10.1145/307338.300980]
   Catthoor F., 2002, DATA ACCESS STORAGE
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   GOKHALE M, 1999, P IEEE S FPGAS CUST, P63
   GONG W, 2005, P INT C COMP AID DES
   GUO Z, 2004, P LANG COMP TOOLS EM
   Hu J., 2005, ACM Trans. on Embedded Computing Systems (TECS), V4, P851
   KANDEMIR M, 2002, P ACM IEEE DES AUT C
   Kjeldsberg PG, 2004, ACM T DES AUTOMAT EL, V9, P133, DOI 10.1145/989995.989996
   McKinley KS, 1996, ACM T PROGR LANG SYS, V18, P424, DOI 10.1145/233561.233564
   *MENT GRAPH INC, 1999, MON BEH SYNTH MAN
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   SO B, 2004, P INT S COD GEN OPT
   SO B, 2004, P INT C COMP CONSTR, P185
   Weinhardt M, 2001, IEE P-COMPUT DIG T, V148, P105, DOI 10.1049/ip-cdt:20010514
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
   Wuytack S, 1999, IEEE T VLSI SYST, V7, P433, DOI 10.1109/92.805750
NR 21
TC 16
Z9 21
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 61
DI 10.1145/1391962.1391969
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400007
DA 2024-07-18
ER

PT J
AU Moffitt, MD
   Roy, JA
   Markov, IL
   Pollack, ME
AF Moffitt, Michael D.
   Roy, Jarrod A.
   Markov, Igor L.
   Pollack, Martha E.
TI Constraint-Driven Floorplan Repair
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
AB In this work, we propose a new and efficient approach to the floorplan repair problem, where violated design constraints are satisfied by applying small changes to an existing rough floorplan. Such a floorplan can be produced by a human designer, a scalable placement algorithm, or result from engineering adjustments to an existing floorplan. In such cases, overlapping modules must be separated, and others may need to be repositioned to satisfy additional requirements. Our algorithmic framework uses an expressive graph-based encoding of constraints which can reflect fixed-outline, region, proximity and alignment constraints. By tracking the implications of existing constraints, we resolve violations by imposing gradual modifications to the floorplan, in an attempt to preserve the characteristics of its initial design. Empirically, our approach is effective at removing overlaps and repairing violations that may occur when design constraints are acquired and imposed dynamically.
C1 [Moffitt, Michael D.] IBM Austin Res Lab, Austin, TX 78758 USA.
   [Roy, Jarrod A.; Markov, Igor L.; Pollack, Martha E.] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 International Business Machines (IBM); University of Michigan System;
   University of Michigan
RP Moffitt, MD (corresponding author), IBM Austin Res Lab, 11501 Burnet Rd,MS-9460, Austin, TX 78758 USA.
EM mdmoffitt@us.ibm.com; royj@umich.edu; imarkov@umich.edu;
   pollackm@umich.edu
FU Josef Raviv Memorial Postdoctoral Fellowship
FX M. D. Moffitt was supported by the Josef Raviv Memorial Postdoctoral
   Fellowship.
CR Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Brenner U., 2004, ISPD, P2
   Chang CC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P325, DOI 10.1109/ASPDAC.2003.1195036
   Cong J, 2005, IEEE IC CAD, P165, DOI 10.1109/ICCAD.2005.1560058
   Cong J, 2005, ASIA S PACIF DES AUT, P1119, DOI 10.1145/1120725.1120838
   Cong J, 2006, ASIA S PACIF DES AUT, P188, DOI 10.1109/ASPDAC.2006.1594680
   Kahng AB, 2005, IEEE IC CAD, P891, DOI 10.1109/ICCAD.2005.1560188
   Khatkhate A, 2004, P INT S PHYS DES, P84
   Moffitt MD, 2006, DES AUT CON, P1103, DOI 10.1109/DAC.2006.229405
   Moffitt MichaelD., 2006, P 16 INT C AUTOMATED, P93
   Nag S, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P581, DOI 10.1109/DATE.1999.761186
   Ren HX, 2005, DES AUT CON, P515, DOI 10.1109/DAC.2005.193863
   Roy JA, 2006, IEEE T COMPUT AID D, V25, P1313, DOI 10.1109/TCAD.2005.855969
   Yao B, 2003, ACM T DES AUTOMAT EL, V8, P55, DOI 10.1145/606603.606607
   Young EFY, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P661, DOI 10.1109/ASPDAC.2002.995011
NR 15
TC 8
Z9 8
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 67
DI 10.1145/1391962.1391975
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400013
DA 2024-07-18
ER

PT J
AU Chakrapani, LN
   Korkmaz, P
   Akgul, BES
   Palem, KV
AF Chakrapani, Lakshmi N.
   Korkmaz, Pinar
   Akgul, Bilge E. S.
   Palem, Krishna V.
TI Probabilistic system-on-a-chip architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE performance; design; reliability; embedded systems; probabilistic
   computing
ID THERMAL NOISE; NETWORKS; ENERGY; INTEGRATION; LIMIT
AB Parameter variations, noise susceptibility, and increasing energy dissipation of cmos devices have been recognized as major challenges in circuit and microarchitecture design in the nanometer regime. Among these, parameter variations and noise susceptibility are increasingly causing cmos devices to behave in an "unreliable" or "probabilistic" manner. To address these challenges, a shift in design paradigm from current-day deterministic designs to "statistical" or "probabilistic" designs is deemed inevitable. To respond to this need, in this article, we introduce and study an entirely novel family of probabilistic architectures: the probabilistic system-on-a-chip (Psoc). Psoc architectures are based on cmos devices rendered probabilistic due to noise, referred to as probabilistic cmos or PCMOS devices. We demonstrate that in addition to harnessing the probabilistic behavior of PCMOS devices, Psoc architectures yield significant improvements, both in energy consumed as well as performance in the context of probabilistic or randomized applications with broad utility. All of our application and architectural savings are quantified using the product of the energy and performance, denoted (energy x performance): The PCMOS-based gains are as high as a substantial multiplicative factor of over 560 when compared to a competing energy-efficient CMOS-based realization. Our architectural design is application specific and involves navigating design space spanning the algorithm (application), its architecture (PSOC), and the probabilistic technology (PCMOS).
C1 Georgia Inst Technol, Ctr Res Embedded Syst & Technol, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Chakrapani, LN (corresponding author), Georgia Inst Technol, Ctr Res Embedded Syst & Technol, Atlanta, GA 30332 USA.
EM lnc@gatech.edu
CR [Anonymous], 1982, 23 ANN S FDN COMPUTE, DOI DOI 10.1109/SFCS.1982.45
   [Anonymous], ALGORITHMS COMPLEXIT
   [Anonymous], P INT S VER THEOR PR
   Bahar RI, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P480
   Beinlich I., 1989, PROC 2 EUROPEAN C ME, P247, DOI DOI 10.1007/978-3-642-93437-7_28
   BENNETT CH, 1973, IBM J RES DEV, V17, P525, DOI 10.1147/rd.176.0525
   Borkar S, 2003, DES AUT CON, P338
   CHAITIN GJ, 1977, IBM J RES DEV, V21, P350, DOI 10.1147/rd.214.0350
   Chakrapani LN, 2006, DES AUT TEST EUROPE, P1110
   CHAKRAPANI LN, 2005, P 17 INT WORKSH LANG, V3602, P32
   CHEEMALAVAGU S, 2005, P IFIP INT C VER LAR
   CORP I, 1998, SA 1100 MICROPROCESS
   Dobrushin R. L., 1977, Problems of Information Transmission, V13, P59
   Dobrushin R.L., 1977, Problems of Information Transmission, V13, P201
   FELLER W, 1984, INTRO PROBABILITY TH
   FERRENBERG AM, 1992, PHYS REV LETT, V69, P3382, DOI 10.1103/PhysRevLett.69.3382
   Fuks H, 2002, PHYS REV E, V66, DOI 10.1103/PhysRevE.66.066106
   GELENBE E, 1992, NEURAL NETWORKS ADV, V2
   Gelenbe E, 1989, NEURAL COMPUT, V1, P502, DOI 10.1162/neco.1989.1.4.502
   Jacome M, 2004, DES AUT CON, P596, DOI 10.1145/996566.996730
   Kish LB, 2002, PHYS LETT A, V305, P144, DOI 10.1016/S0375-9601(02)01365-8
   Korkmaz P, 2006, JPN J APPL PHYS 1, V45, P3307, DOI 10.1143/JJAP.45.3307
   LANDAUER R, 1961, IBM J RES DEV, V5, P183, DOI 10.1147/rd.53.0183
   MacKay David J. C, 1992, Neural computation, V4, P3
   Meindl JD, 2000, IEEE J SOLID-ST CIRC, V35, P1515, DOI 10.1109/4.871332
   Morris Mano M., 2001, Digital Design, V3rd
   Natori K, 1998, J APPL PHYS, V83, P5019, DOI 10.1063/1.367317
   Nepal K, 2005, DES AUT CON, P485
   *NIST, 2007, RAND NUMB GEN TEST
   Palem K.V., 2003, PROC IEEEACM INT C C, P113
   Palem KV, 2005, IEEE T COMPUT, V54, P1123, DOI 10.1109/TC.2005.145
   PALEM KV, 2005, Patent No. 20050240787
   PARK S, 1988, COMMUN ACM, V31
   PFEFFER AJ, 2000, THESIS STANFORD U
   PIPPENGER N, 1991, IEEE T INFORM THEORY, V37, P639, DOI 10.1109/18.79921
   PIPPENGER N, 1989, J ACM, V36, P531, DOI 10.1145/65950.77248
   PIPPENGER N, 1985, IEEE S FDN COMP SCI, V26, P30
   Sano N, 2000, IEICE T ELECTRON, VE83C, P1203
   SEIWIOREK DP, 1998, RELIABLE COMPUTER SY
   Sinha A, 2001, DES AUT CON, P220, DOI 10.1109/DAC.2001.935508
   SOLOVAY R, 1977, SISM J COMPUT
   Szilard L., 1990, MAXWELLS DEMON ENTRO
   *TRIM, 2007, TRIM INFR RES INST L
   von Neumann J., 1956, Annals of Mathematics Studies, V34, P43
   Wolfram S., 2002, A new kind of science
   Yan Zong Ding, 2002, STACS 2002. 19th Annual Symposium on Theoretical Aspects of Computer Science. Proceedings (Lecture Notes in Computer Science Vol.2285), P1
NR 46
TC 32
Z9 43
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 29
DI 10.1145/1255456.1255466
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700010
DA 2024-07-18
ER

PT J
AU Gangwar, A
   Balakrishnan, M
   Kumar, A
AF Gangwar, Anup
   Balakrishnan, M.
   Kumar, Anshul
TI Impact of intercluster communication mechanisms on ILP in clustered VLIW
   architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE performance; VLIW; ASIP; clustered VLIW processors; performance
   evaluation
AB VLIW processors have started gaining acceptance in the embedded systems domain. However, monolithic register file VLIW processors with a large number of functional units are not viable. This is because of the need for a large number of ports to support FU requirements, which makes them expensive and extremely slow. A simple solution is to break the register file into a number of smaller register files with a subset of FUs connected to it. These architectures are termed clustered VLIW processors.
   In this article, we first build a case for clustered VLIW processors with four or more clusters by showing that the achievable ILP in most of the media applications for a 16 ALU and 8 LD/ST VLIW processor is around 20. We then provide a classification of the intercluster interconnection design space, and show that a large part of this design space is currently unexplored. Next, using our performance evaluation methodology, we evaluate a subset of this design space and show that the most commonly used type of interconnection, RF-to-RF, fails to meet achievable performance by a large factor, while certain other types of interconnections can lower this gap considerably. We also establish that this behavior is heavily application dependent, emphasizing the importance of application-specific architecture exploration. We also present results about the statistical behavior of these different architectures by varying the number of clusters in our framework from 4 to 16. These results clearly show the advantages of one specific architecture over others. Finally, based on our results, we propose a new interconnection network, which should lower this performance gap.
C1 Freescale Semiconductor India Pvt Ltd, Noida 201301, India.
   Indian Inst Technol, Dept Comp Sci & Engn, New Delhi 110016, India.
C3 NXP Semiconductors; Freescale Semiconductor; Indian Institute of
   Technology System (IIT System); Indian Institute of Technology (IIT) -
   Delhi
RP Gangwar, A (corresponding author), Freescale Semiconductor India Pvt Ltd, Express Trade Tower,Plot No 15 & 16A, Noida 201301, India.
EM anup.gangwar@freescale.com; mbala@cse.iitd.ac.in; anshul@cse.iitd.ac.in
CR ADITYA S, 1998, HPL1998128
   [Anonymous], P 6 INT S HIGH PERF
   BANERJIA S, 1997, P EUR PAR97 PASS GER, P1074
   Bhargava R, 2003, CONF PROC INT SYMP C, P264
   CHANG PP, 1991, ACM COMP AR, V19, P266, DOI 10.1145/115953.115979
   CODINA JM, 2001, P INT C PAR ARCH COM
   CRUZ JL, 2000, P INT S COMP ARCH IS
   DESOLI G, 1998, HPL9813
   FARABOSCHI P, 2000, P INT S COMP ARCH IS
   FISHER JA, 1996, P IEEE S MIRC
   Fritts J., 1999, Proceedings of the 1999 International Conference on Parallel Processing, P354, DOI 10.1109/ICPP.1999.797422
   Fritts J., 2000, P 2 WORKSH MED PROC
   FRITTS J, 2002, P WORKSH MED STREAM
   Gangwar A, 2005, DES AUT TEST EUROPE, P730, DOI 10.1109/DATE.2005.141
   HWU RE, 1993, J SUPERCOMPUT, V7, P1
   HWU WMW, 1993, J SUPERCOMPUT, V7, P229, DOI 10.1007/BF01205185
   JACOME M, 2000, P IEEE ACM INT C COM
   Jacome MF, 2000, IEEE DES TEST COMPUT, V17, P40, DOI 10.1109/54.844333
   Kailas K, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P133, DOI 10.1109/HPCA.2001.903258
   Kozyrakis CE, 1997, COMPUTER, V30, P75, DOI 10.1109/2.612252
   LAPINSKII V, 2001, P IEEE ACM DES AUT C
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEE HH, 2000, P INT S PERF AN SYST
   LEE W, 1998, P 8 INT C ARCH SUPP, P46
   Leupers R, 2000, 2000 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P291, DOI 10.1109/PACT.2000.888353
   LEWIS DM, 1997, P ACM SIGDA INT S FI, P53
   MAHLKE SA, 1992, P 25 ANN INT S MICR
   MATTSON P, 2001, P 9 INT C ARCH SUPP, P82
   Özer E, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P308, DOI 10.1109/MICRO.1998.742792
   SANCHEZ J, 2000, P INT S SYST SYNTH I
   SANCHEZ J, 2002, P ACM INT C SUP ICS
   SMITH JE, 2001, IEEE COMPUT, V34, P59
   SONG P, 1998, MICROPROCESSOR REPOR, V12
   Stefanovic D, 2000, LECT NOTES COMPUT SC, V1900, P1018
   TERECHKO A, 2003, P 9 INT S HIGH PERF, P298
   *TEX INST, 2000, TMS3206000 CPU INTSR
   *TRIM CONS, 1998, TRIM COMP INFR
   Zalamea J, 2001, INT SYMP MICROARCH, P160
   Zivojnovic V., 1994, Proceedings of the 5th International Conference on Signal Processing Applications and Technology, P715
NR 39
TC 7
Z9 9
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2007
VL 12
IS 1
AR 1
DI 10.1145/1188275.1188276
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 138AY
UT WOS:000244336100001
DA 2024-07-18
ER

PT J
AU Krishna, CV
   Jas, A
   Touba, NA
AF Krishna, CV
   Jas, A
   Touba, NA
TI Achieving high encoding efficiency with partial dynamic LFSR reseeding
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; reliability; built-in self-test; compression; linear finite
   shift register; reseeding
ID FEEDBACK SHIFT REGISTERS; SCAN
AB Previous forms of LFSR reseeding have been static (i.e., test application is stopped while each seed is loaded) and have required full reseeding (i.e., the length of the seed is equal to the length of the LFSR). A new form of LFSR reseeding is described here that is dynamic (i.e., the seed is incrementally modified while test application proceeds) and allows partial reseeding (i.e. length of the seed is less than that of the LFSR). In addition to providing better encoding efficiency, partial dynamic LFSR reseeding has a simpler hardware implementation than previous schemes based on multiple-polynomial LFSRs.
C1 Univ Texas, Dept Elect & Comp Engn, Comp Engn Res Ctr, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Univ Texas, Dept Elect & Comp Engn, Comp Engn Res Ctr, Austin, TX 78712 USA.
EM krishna@ece.utexas.edu; jas@ece.utexas.edu; touba@ece.utexas.edu
CR [Anonymous], 2001, INT TECHNOLOGY ROADM
   [Anonymous], P EUR TEST C APR
   [Anonymous], P ICCAD
   [Anonymous], 1989, SYSTEMS ISCAS
   BARDELL PH, 1982, P INT TEST C, P200
   Barnhart C, 2001, INT TEST CONF P, P748, DOI 10.1109/TEST.2001.966696
   Bayraktaroglu I, 2001, DES AUT CON, P151, DOI 10.1109/DAC.2001.935494
   CHEN CL, 1986, IEEE T COMPUT, V35, P1086, DOI 10.1109/TC.1986.1676718
   HELLEBRAND S, 1995, IEEE T COMPUT, V44, P223, DOI 10.1109/12.364534
   Hellebrand S., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P120, DOI 10.1109/TEST.1992.527812
   KAY D, 2000, P INSTR MEAS TECHN C, V1, P223
   Khoche A., 2000, P INT WORKSH TEST RE, P23
   Koenemann B, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P325, DOI 10.1109/ATS.2001.990304
   KONEMANN B, 2000, P INT WORKSH TEST RE
   Krishna C, 2001, INT TEST CONF P, P885, DOI 10.1109/TEST.2001.966711
   Krishna CV, 2002, INT TEST CONF P, P321, DOI 10.1109/TEST.2002.1041775
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Rajski J, 1998, INT TEST CONF P, P1047, DOI 10.1109/TEST.1998.743303
   Rajski J, 1998, IEEE T COMPUT, V47, P1188, DOI 10.1109/12.736428
   Venkataraman S., 1993, Proc. of Int. Conf. on Comput.-Aided Design, P572
   Zacharia N, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P186, DOI 10.1109/TEST.1996.556961
   Zacharia N., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P426, DOI 10.1109/VTEST.1995.512670
NR 22
TC 22
Z9 28
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2004
VL 9
IS 4
BP 500
EP 516
DI 10.1145/1027084.1027089
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 879PF
UT WOS:000225729000005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Doboli, A
   Dhanwada, N
   Nunez-Aldana, A
   Vemuri, R
AF Doboli, A
   Dhanwada, N
   Nunez-Aldana, A
   Vemuri, R
TI A two-layer library-based approach to synthesis of analog systems from
   VHDL-AMS specifications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; algorithms; languages; analog synthesis; genetic algorithms;
   VHDL-AMS; performance estimation; branch-and-bound
ID DESIGN; CIRCUITS
AB This paper presents a synthesis methodology for analog systems described using VHDL-AMS language. Synthesis produces net-lists of analog components that are selected from a library, and sized so that specified objectives (like AC response, signal to noise ratio, dynamic range, area) are optimized. The gap between abstract specifications and implementations is bridged using a two-layered methodology. The first layer is architecture generation. The second layer is component synthesis and constraint transformation. Architecture generation employs the branch-and-bound algorithm to create architectural alternatives for a system. Component synthesis and constraint transformation use a directed interval based genetic algorithm that operates on parameter ranges. The performance estimation engine embeds technology process parameters, SPICE models for basic circuits, and symbolic composition equations for basic structural configurations. The paper discusses the VHDL-AMS subset for synthesis. The subset offers the composition semantics. As a result, specifications offer sufficient insight into the system structure to allow automated architecture generation. To justify the flexibility of the methodology, the paper presents results for three case studies, a signal conditioning system, a filter, and an analog to digital converter. Experiments show that constraint-satisfying designs can be synthesized in a short time, at a low cost, and without requesting broad knowledge on analog circuits.
C1 SUNY Stony Brook, Dept Elect & Comp Engn, Stony Brook, NY 11794 USA.
   IBM Corp, Microelect, Hopewell Jct, NY 12533 USA.
   Syracuse Univ, Dept Elect Engn & Comp Sci, Syracuse, NY 13244 USA.
   Univ Cincinnati, Dept Elect & Comp Engn & Comp Sci, Cincinnati, OH 45221 USA.
C3 State University of New York (SUNY) System; State University of New York
   (SUNY) Stony Brook; International Business Machines (IBM); Syracuse
   University; University System of Ohio; University of Cincinnati
RP SUNY Stony Brook, Dept Elect & Comp Engn, Stony Brook, NY 11794 USA.
EM adoboli@ece.sunysb.edu; nagu@us.ibm.com; anunezal@ecs.syracuse.edu;
   Ranga.Vemuri@uc.edu
OI Vemuri, Ranga/0000-0002-4903-2746
CR [Anonymous], IEEE J SOLID STATE C
   [Anonymous], 1990, Modern Control Engineering
   ANTAO BAA, 1995, IEEE T VLSI SYST, V3, P231, DOI 10.1109/92.386223
   Arsintescu BG, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P38, DOI 10.1109/DAC.1998.724436
   Astrom K. J., 2013, ADAPTIVE CONTROL
   CAMPISI P, 1998, THESIS U CINCINNATI
   Carley LR, 1996, DES AUT CON, P298, DOI 10.1109/DAC.1996.545590
   Chang H., 1997, TOP DOWN CONSTRAINT
   Cherry J.A., 2000, CONTINUOUS TIME DELT
   Christen E, 1999, IEEE T CIRCUITS-II, V46, P1263, DOI 10.1109/82.799677
   Damera-Venkata N, 1999, IEEE T CIRCUITS-II, V46, P981, DOI 10.1109/82.782038
   De Smedt B, 2003, IEEE T COMPUT AID D, V22, P213, DOI 10.1109/TCAD.2002.806598
   DHANWADA NR, 1999, P INT C VLSI DES
   Doboli A, 2003, IEEE T COMPUT AID D, V22, P1504, DOI 10.1109/TCAD.2003.818302
   Doboli A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P760, DOI 10.1109/DATE.2002.998384
   Doboli A, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P338, DOI 10.1109/DATE.1999.761143
   DOBOLI A, 1999, VLSI SYST CHIP, P305
   DOBOLI A, 1998, P IEEE VIUF INT WORK
   Doboli A., 2000, THESIS U CINCINNATI
   Donnay S, 1996, ANALOG INTEGR CIRC S, V10, P101, DOI 10.1007/BF00713982
   FERNANDEZ FV, 1993, ANALOG INTEGR CIRC S, V3, P43, DOI 10.1007/BF01239192
   FINO H, 1998, SYMBOLIC ANAL TECHNI
   Floyd Thomas L., 1999, FUNDAMENTALS ANALOG
   FRANKEN K, 2000, P ICCAD
   GANESAN S, 2000, P DES AUT TEST EUR C, P58
   Gen M., 1997, GENETIC ALGORITHM EN
   Ghezzi C., 1998, PROGRAMMING LANGUAGE
   Gielen G., 1991, SYMBOLIC ANAL AUTOMA
   Gielen GGE, 2000, P IEEE, V88, P1825, DOI 10.1109/5.899053
   Gregorian R., 1986, Analog MOS Integrated Circuits for Signal Processing
   GRIMM C, 1996, P EUR DES AUT C
   HERRERA F, 1995, DECSAI95107
   Hershenson MD, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P317, DOI 10.1109/ICCAD.2002.1167553
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   HOROWITZ E, 1985, FUNDAMENTALS COMPUTE
   HOSTICKA BJ, 1994, IEEE T CIRCUITS-I, V41, P387, DOI 10.1109/81.296332
   *IEEE, STD10761 IEEE
   Krasnicki M., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P945, DOI 10.1109/DAC.1999.782233
   KRUISKAMP W, 1995, DES AUT CON, P433
   Lampaert Koen., 1999, Analog Layout Generation for Performance and Manufacturing
   LEENAERTS DMW, 1990, IEEE T CIRCUITS SYST, V37, P803, DOI 10.1109/31.55038
   LEYN F, 1997, P IEEE ACM INT C COM, P374
   MALAVASI E, 1990, P ICCAD
   MAULIK P, 1993, P DES AUT C, P698
   Medeiro F., 1999, TOP DOWN DESIGN HIGH
   NUNEZALDANA A, 1999, P DATE MARCH, P406
   Ochotta ES, 1996, IEEE T COMPUT AID D, V15, P273, DOI 10.1109/43.489099
   Phelps R, 2000, DES AUT CON, P1
   Press W. H., 2002, Numerical Recipes in C: the Art of Scientific Computing, V2nd ed., DOI DOI 10.1119/1.14981
   RANCO S, 1998, DESIGN OPERATIONAL A
   Shi CJR, 2000, IEEE T COMPUT AID D, V19, P1, DOI 10.1109/43.822616
   Sripramong T, 2002, IEEE T COMPUT AID D, V21, P1237, DOI 10.1109/TCAD.2002.804109
   STOGDILL R, 1999, IEEE DES TEST CO APR, P17
   TANG H, 2003, P GREAT LAK S VLSI D
   TRONTELY J, 1989, ANALOG DIGITAL ASIC
   Vancorenland P, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P358, DOI 10.1109/ICCAD.2001.968647
   Vassiliou I, 1996, IEEE IC CAD, P463, DOI 10.1109/ICCAD.1996.569839
   Wambacq P, 1998, IEEE T CIRCUITS-II, V45, P1331, DOI 10.1109/82.728846
   Wambacq P, 1999, IEEE T CIRCUITS-II, V46, P335, DOI 10.1109/82.754866
NR 59
TC 13
Z9 16
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2004
VL 9
IS 2
BP 238
EP 271
DI 10.1145/989995.990000
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830KQ
UT WOS:000222121300005
DA 2024-07-18
ER

PT J
AU Bhattacharjee, A
   Panda, P
AF Bhattacharjee, Abhiroop
   Panda, Priyadarshini
TI <i>SwitchX</i>: Gmin-Gmax Switching for Energy-efficient and Robust
   Implementation of Binarized Neural Networks on ReRAM Xbars
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Binarized neural network; ReRAM crossbar; non-idealities;
   switched-mapping; adversarial robustness
ID RRAM CROSSBAR ARRAY
AB Memristive crossbars can efficiently implement Binarized Neural Networks (BNNs) wherein the weights are stored in high-resistance states (HRS) and low-resistance states (LRS) of the synapses. We propose SwitchX mapping of BNN weights onto ReRAM crossbars such that the impact of crossbar non-idealities, that lead to degradation in computational accuracy, are minimized. Essentially, SwitchX maps the binary weights in such a manner that a crossbar instance comprises of more HRS than LRS synapses. We find BNNs mapped onto crossbars with SwitchX to exhibit better robustness against adversarial attacks than the standard crossbar-mapped BNNs, the baseline. Finally, we combine SwitchX with state-aware training (that further increases the feasibility of HRS states during weight mapping) to boost the robustness of a BNN on hardware. We find that this approach yields stronger defense against adversarial attacks than adversarial training, a state-of-the-art software defense. We perform experiments on a VGG16 BNN with benchmark datasets (CIFAR-10, CIFAR-100 and TinyImagenet) and use Fast Gradient Sign Method (epsilon = 0.05 to 0.3) and Projected Gradient Descent (epsilon = 2/255 to 32/255, alpha = 2/255) adversarial attacks. We show that SwitchX combined with state-aware training can yield upto similar to 35% improvements in clean accuracy and similar to 6-16% in adversarial accuracies against conventional BNNs. Furthermore, an important by-product of SwitchX mapping is increased crossbar power savings, owing to an increased proportion of HRS synapses, which is furthered with state-aware training. We obtain upto similar to 21-22% savings in crossbar power consumption for state-aware trained BNN mapped via SwitchX on 16 x 16 and 32 x 32 crossbars using the CIFAR-10 and CIFAR-100 datasets.
C1 [Bhattacharjee, Abhiroop; Panda, Priyadarshini] Yale Univ, Dept Elect Engn, 10 Hillhouse Ave, New Haven, CT 06511 USA.
C3 Yale University
RP Bhattacharjee, A (corresponding author), Yale Univ, Dept Elect Engn, 10 Hillhouse Ave, New Haven, CT 06511 USA.
EM abhiroop.bhattacharjee@yale.edu; priya.panda@yale.edu
OI Bhattacharjee, Abhiroop/0000-0002-7721-271X
FU C-BRIC, a JUMP center - DARPA; SRC; Google Research Scholar Award;
   National Science Foundation [1947826]; TII (Abu Dhabi); DARPA AI
   Exploration (AIE) program; DoE MMICC center SEA-CROGS [DE-SC0023198];
   U.S. Department of Energy (DOE) [DE-SC0023198] Funding Source: U.S.
   Department of Energy (DOE)
FX This work was supported in part by C-BRIC, a JUMP center sponsored by
   DARPA and SRC, Google Research Scholar Award, the National Science
   Foundation (Grant 1947826), TII (Abu Dhabi), the DARPA AI Exploration
   (AIE) program, and the DoE MMICC center SEA-CROGS (Award DE-SC0023198).
CR Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   Bhattacharjee A, 2021, Arxiv, DOI arXiv:2008.11298
   Bhattacharjee A, 2022, IEEE T COMPUT AID D, V41, P2625, DOI 10.1109/TCAD.2021.3109857
   Bhattacharjee A, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P884, DOI 10.23919/DATE51398.2021.9474001
   Bocquet M., 2019, 2019 IEEE INT C ART
   Carlini N, 2019, Arxiv, DOI arXiv:1902.06705
   Chakraborty I, 2020, APPL PHYS REV, V7, DOI 10.1063/1.5113536
   Chakraborty I, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218688
   Chang MF, 2015, IEEE J EM SEL TOP C, V5, P183, DOI 10.1109/JETCAS.2015.2426531
   Chen PY, 2015, ICCAD-IEEE ACM INT, P194, DOI 10.1109/ICCAD.2015.7372570
   Chen WH, 2018, ISSCC DIG TECH PAP I, P494, DOI 10.1109/ISSCC.2018.8310400
   Chen WH, 2017, INT SYM QUAL ELECT, P23, DOI 10.1109/ISQED.2017.7918287
   Cherupally SK, 2022, SEMICOND SCI TECH, V37, DOI 10.1088/1361-6641/ac461f
   Schuman CD, 2017, Arxiv, DOI [arXiv:1705.06963, DOI 10.48550/ARXIV.1705.06963, 10.48550/arXiv.1705.06963]
   Deng YX, 2013, IEEE T ELECTRON DEV, V60, P719, DOI 10.1109/TED.2012.2231683
   Fan DL, 2015, IEEE T NANOTECHNOL, V14, P1013, DOI 10.1109/TNANO.2015.2437902
   Gui Shupeng, 2019, ADV NEUR IN, P1283
   Hajri B, 2019, IEEE ACCESS, V7, P168963, DOI 10.1109/ACCESS.2019.2954753
   He YT, 2022, IEEE T COMPUT AID D, V41, P2115, DOI 10.1109/TCAD.2021.3103147
   He YT, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218729
   Hubara I, 2016, ADV NEUR IN, V29
   Imani M, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P802, DOI 10.1145/3307650.3322237
   Goodfellow IJ, 2015, Arxiv, DOI [arXiv:1412.6572, DOI 10.48550/ARXIV.1412.6572]
   Jain S, 2021, IEEE T COMPUT AID D, V40, P326, DOI 10.1109/TCAD.2020.3000185
   Jain S, 2020, ACM T EMBED COMPUT S, V18, DOI 10.1145/3362035
   Kim Y, 2019, AIP ADV, V9, DOI 10.1063/1.5092177
   Kim Y, 2019, Arxiv, DOI arXiv:1811.02187
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Kurakin A, 2017, Arxiv, DOI arXiv:1611.01236
   Lee H, 2023, Arxiv, DOI arXiv:1705.03387
   Lin J, 2019, Arxiv, DOI arXiv:1904.08444
   Liu BY, 2014, ICCAD-IEEE ACM INT, P63, DOI 10.1109/ICCAD.2014.7001330
   Liu Beiye, 2015, P 52 ANN DESIGN AUTO, P1
   Madry A, 2019, Arxiv, DOI arXiv:1706.06083
   Mehonic A, 2019, FRONT NEUROSCI-SWITZ, V13, DOI 10.3389/fnins.2019.00593
   Ni LB, 2017, IEEE J EXPLOR SOLID-, V3, P37, DOI 10.1109/JXCDC.2017.2697910
   Nie Chen, 2022, P 2022 23 INT S QUAL, P1
   Panda P., 2020, P ACM IEEE INT S LOW, P187
   Panda P, 2019, IEEE ACCESS, V7, P70157, DOI 10.1109/ACCESS.2019.2919463
   Papernot N, 2017, PROCEEDINGS OF THE 2017 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (ASIA CCS'17), P506, DOI 10.1145/3052973.3053009
   Peng XC, 2019, INT EL DEVICES MEET
   Roy D, 2021, DES AUT CON, P565, DOI 10.1109/DAC18074.2021.9586202
   Roy Deboleena, 2020, arXiv
   Sehwag V, 2020, Advances in Neural Information Processing Systems (NeurIPS)
   Sengupta A, 2016, IEEE T BIOMED CIRC S, V10, P1152, DOI 10.1109/TBCAS.2016.2525823
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Sharad M., 2012, 2012 70th Annual Device Research Conference (DRC), P221, DOI 10.1109/DRC.2012.6257039
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Truong SN, 2014, J SEMICOND TECH SCI, V14, P356, DOI 10.5573/JSTS.2014.14.3.356
   Song LH, 2019, CCF T HIGH PERFORM C, V1, P196, DOI 10.1007/s42514-019-00014-8
   Song LH, 2017, INT S HIGH PERF COMP, P541, DOI 10.1109/HPCA.2017.55
   Tang QD, 2022, ASIA S PACIF DES AUT, P226, DOI 10.1109/ASP-DAC52403.2022.9712542
   Wong HSP, 2012, P IEEE, V100, P1951, DOI 10.1109/JPROC.2012.2190369
   Wong H-SPhilip, 2014, nHUB, Vversion 1.0.0
   Xia LX, 2016, J COMPUT SCI TECH-CH, V31, P3, DOI 10.1007/s11390-016-1608-8
   Zhang BG, 2020, IEEE T COMPUT AID D, V39, P2448, DOI 10.1109/TCAD.2019.2944582
   Zheng QL, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218590
NR 57
TC 2
Z9 2
U1 2
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 60
DI 10.1145/3576195
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400013
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Choudhury, D
   Xiang, LZ
   Rajam, A
   Kalyanaraman, A
   Pande, PP
AF Choudhury, Dwaipayan
   Xiang, Lizhi
   Rajam, Aravind
   Kalyanaraman, Anantharaman
   Pande, Partha Pratim
TI Accelerating Graph Computations on 3D NoC-Enabled PIM Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Processing-in-Memory; vertex reordering; graph analytics; ReRAM; small
   world NoC
ID OPTIMIZATION
AB Graph application workloads are dominated by random memory accesses with the poor locality. To tackle the irregular and sparse nature of computation, ReRAM-based Processing-in-Memory (PIM) architectures have been proposed recently. Most of these ReRAM architecture designs have focused on mapping graph computations into a set of multiply-and-accumulate (MAC) operations. ReRAMs also offer a key advantage in reducing memory latency between cores and memory by allowing for PIM. However, when implemented on a ReRAM-based manycore architecture, graph applications still pose two key challenges-significant storage requirements (particularly due to wasted zero cell storage), and significant amount of on-chip traffic. To tackle these two challenges, in this article, we propose the design of a 3D NoC-enabled ReRAM-based manycore architecture. Our proposed architecture incorporates a novel crossbar-aware node reordering to reduce ReRAM storage requirements. Secondly, its 3D NoC-enabled design reduces on-chip communication latency. Our architecture outperforms the state-of-the-art in ReRAM-based graph acceleration by up to 5x in performance while consuming up to 10.3x less energy for a range of graph inputs and workloads.
C1 [Choudhury, Dwaipayan; Xiang, Lizhi; Rajam, Aravind; Kalyanaraman, Anantharaman; Pande, Partha Pratim] Washington State Univ, Sch Elect Engn & Comp Sci, 642752, Pullman, WA 99164 USA.
C3 Washington State University
RP Choudhury, D (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, 642752, Pullman, WA 99164 USA.
EM choudhury@wsu.edu; lizhi.xiang@wsu.edu; aravind_sr@outlook.com;
   ananth@wsu.edu; pande@wsu.edu
OI Xiang, Lizhi/0000-0001-5685-6826; Kalyanaraman,
   Anantharaman/0000-0001-6721-233X
FU US National Science Foundation (NSF) [CCF-1815467]
FX This work was supported by the US National Science Foundation (NSF)
   grant CCF-1815467.
CR Al Maashri A, 2009, PR IEEE COMP DESIGN, P254, DOI 10.1109/ICCD.2009.5413147
   [Anonymous], 2009, ACM J EXPT ALGORITHM, DOI DOI 10.1145/1412228.141223
   Arka AI, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1667, DOI 10.23919/DATE51398.2021.9473949
   Bandyopadhyay S, 2008, IEEE T EVOLUT COMPUT, V12, P269, DOI 10.1109/TEVC.2007.900837
   Barik R, 2020, I S WORKL CHAR PROC, P240, DOI 10.1109/IISWC50251.2020.00031
   Choudhury D, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3514354
   Choudhury D, 2022, ACM J EMERG TECH COM, V18, DOI 10.1145/3482880
   Dai GH, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P120, DOI 10.1145/3287624.3287637
   Das S, 2017, IEEE T COMPUT AID D, V36, P719, DOI 10.1109/TCAD.2016.2604288
   Dong Xiangyu., 2014, Emerging Memory Technologies, P15
   Duraisamy K, 2017, DES AUT CON, DOI 10.1145/3061639.3062194
   Huang TH, 2018, DES AUT TEST EUROPE, P973, DOI 10.23919/DATE.2018.8342150
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Joardar BK, 2019, IEEE T COMPUT, V68, P852, DOI 10.1109/TC.2018.2889053
   Kalyanaraman A, 2019, DES AUT TEST EUROPE, P1307, DOI [10.23919/DATE.2019.8715024, 10.23919/date.2019.8715024]
   network, ABOUT US
   Ozdal MM, 2016, CONF PROC INT SYMP C, P166, DOI 10.1109/ISCA.2016.24
   Schultz T, 2020, IEEE T RELIAB, V69, P690, DOI 10.1109/TR.2019.2910793
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Song LH, 2018, INT S HIGH PERF COMP, P531, DOI 10.1109/HPCA.2018.00052
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   stanford.edu, About us
   Wootae Lee, 2012, 2012 IEEE Symposium on VLSI Technology, P37, DOI 10.1109/VLSIT.2012.6242449
   Zhang LQ, 2015, IEEE ELECTR DEVICE L, V36, P570, DOI 10.1109/LED.2015.2427313
   Zheng L, 2020, INT PARALL DISTRIB P, P696, DOI 10.1109/IPDPS47924.2020.00077
NR 25
TC 1
Z9 1
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 30
DI 10.1145/3564290
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800001
OA Bronze
DA 2024-07-18
ER

PT J
AU Lozano, ESA
   Gerstlauer, A
AF Lozano, Erika Susana Alcorta
   Gerstlauer, Andreas
TI Learning-based Phase-aware Multi-core CPU Workload Forecasting
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Phase classification; multi-core workload forecasting; phase prediction;
   hardware counters
ID CLASSIFICATION TECHNIQUES; PREDICTION
AB Predicting workload behavior during workload execution is essential for dynamic resource optimization in multi-processor systems. Recent studies have proposed advanced machine learning techniques for dynamic workload prediction. Workload prediction can be cast as a time series forecasting problem. However, traditional forecasting models struggle to predict abrupt workload changes. These changes occur because workloads are known to go through phases. Prior work has investigated machine-learning-based approaches for phase detection and prediction, but such approaches have not been studied in the context of dynamic workload forecasting. In this article, we propose phase-aware CPU workload forecasting as a novel approach that applies long-term phase prediction to improve the accuracy of short-term workload forecasting. Phase-aware forecasting requires machine learning models for phase classification, phase prediction, and phase-based forecasting that have not been explored in this combination before. Furthermore, existing prediction approaches have only been studied in single-core settings. This work explores phase-aware workload forecasting with multi-threaded workloads running on multi-core systems. We propose different multi-core settings differentiated by the number of cores they access and whether they produce specialized or global outputs per core. We study various advanced machine learning models for phase classification, phase prediction, and phase-based forecasting in isolation and different combinations for each setting.
   We apply our approach to forecasting of multi-threaded Parsec and SPEC workloads running on an eight-core Intel Core-i9 platform. Our results show that combining GMM clustering with LSTMs for phase prediction and phase-based forecasting yields the best phase-aware forecasting results. An approach that uses specialized models per core achieves an average error of 23% with up to 22% improvement in prediction accuracy compared to a phase-unaware setup.
C1 [Lozano, Erika Susana Alcorta; Gerstlauer, Andreas] Univ Texas Austin, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Lozano, ESA (corresponding author), Univ Texas Austin, Austin, TX 78712 USA.
EM esalcort@utexas.edu; gerstl@utexas.edu
OI Gerstlauer, Andreas/0000-0002-6748-2054
FU NSF [CCF-1763848]; Texas Advanced Computing Center (TACC)
FX This work was supported by NSF grant CCF-1763848 and the Texas Advanced
   Computing Center (TACC).
CR Ababei C, 2019, IEEE T PARALL DISTR, V30, P1184, DOI 10.1109/TPDS.2018.2878699
   Alcorta ES, 2021, 2021 ACM/IEEE 3RD WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), DOI 10.1109/MLCAD52597.2021.9531161
   Alcorta Erika S., 2021, INT C EMBEDDED COMPU
   Bank-Tavakoli E, 2020, IEEE T VLSI SYST, V28, P838, DOI 10.1109/TVLSI.2019.2947639
   Bao YK, 2014, NEUROCOMPUTING, V129, P482, DOI 10.1016/j.neucom.2013.09.010
   Chang CH, 2013, PROC INT CONF PARAL, P349, DOI 10.1109/ICPP.2013.44
   Chen Z, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3495006
   Chiu Meng Chieh, 2018, INT C MANAGED LANGUA, DOI [10.1145/3237009.3237011, DOI 10.1145/3237009.3237011]
   Chollet F, 2015, KERAS
   Cochran R, 2010, DES AUT CON, P62
   Coskun AK, 2009, IEEE T COMPUT AID D, V28, P1503, DOI 10.1109/TCAD.2009.2026357
   Criswell K, 2020, IEEE T PARALL DISTR, V31, P224, DOI 10.1109/TPDS.2019.2929781
   Cruz Miguel Tairum, 2016, INT C HIGH PERFORMAN, DOI [10.1109/HPCSim.2016.7568424, DOI 10.1109/HPCSIM.2016.7568424]
   Duesterwald E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P220
   Hadsell R, 2020, TRENDS COGN SCI, V24, P1028, DOI 10.1016/j.tics.2020.09.004
   Isci C, 2006, INT SYMP MICROARCH, P359
   Johnson TB, 2018, ADV NEUR IN, V31
   Katharopoulos A, 2018, PR MACH LEARN RES, V80
   Khan Omer, 2011, LECT NOTES COMPUTER, DOI [10.1007/978-3-642-24568-8_5, DOI 10.1007/978-3-642-24568-8_5]
   Khanna R, 2012, INT CONF ENERG AWARE
   Khoshbakht Saman, 2017, LECT NOTES COMPUTER, DOI [10.1007/978-3-319-54999-6_7, DOI 10.1007/978-3-319-54999-6_7]
   Khoshbakht Saman, 2017, INT WORKSHOP ENERGY, DOI [10.1145/3149412.3149415, DOI 10.1145/3149412.3149415]
   Kim Yeseong, 2017, INT C COMPUTER AIDED, DOI [10.1109/ICCAD.2017.8203843, DOI 10.1109/ICCAD.2017.8203843]
   Lau J, 2005, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2005.39
   Liu Q, 2018, IEEE T VLSI SYST, V26, P1575, DOI 10.1109/TVLSI.2018.2820016
   Masouros D, 2021, IEEE T PARALL DISTR, V32, P184, DOI 10.1109/TPDS.2020.3013948
   Moghadam M. R. V., 2017, PROC IEEE 18 INT WOR, P1
   Moghaddam MG, 2018, IEEE T MULTI-SCALE C, V4, P649, DOI 10.1109/TMSCS.2018.2870438
   Moghaddam MG, 2017, MICROPROCESS MICROSY, V54, P1, DOI 10.1016/j.micpro.2017.08.005
   Nomani Junaid, 2015, P 4 WORKSHOP HARDWAR, DOI [10.1145/2768566.2768575, DOI 10.1145/2768566.2768575]
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Pedregosa Fabian, 2021, MEMORY PROFILER
   Pérez-Cruz F, 2002, LECT NOTES COMPUT SC, V2415, P757
   Rapp M, 2021, IEEE T COMPUT, V70, P1691, DOI 10.1109/TC.2020.3023022
   Rodrigues R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390196
   Saeed A, 2021, 2021 ACM/IEEE 3RD WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), DOI 10.1109/MLCAD52597.2021.9531245
   Sagi M, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1685, DOI 10.23919/DATE51398.2021.9474028
   Sarikaya Ruhi, 2007, 2007 IEEE International Symposium on Workload Characterization, P25, DOI 10.1109/IISWC.2007.4362178
   Sembrant A., 2012, 2012 IEEE International Symposium on Workload Characterization (IISWC 2012), P47, DOI 10.1109/IISWC.2012.6402900
   Sembrant A, 2011, I S WORKL CHAR PROC, P104, DOI 10.1109/IISWC.2011.6114207
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Srinivasan Sudarshan, 2013, S VLSI ISVLSI 13, DOI [10.1109/ISVLSI.2013.6654634, DOI 10.1109/ISVLSI.2013.6654634]
   Suneja Kriti, 2022, 2022 INT C ADVANCEME, P1, DOI [10.1109/ICONAT53423.2022.9726002, DOI 10.1109/ICONAT53423.2022.9726002]
   Taht K, 2019, INT SYM PERFORM ANAL, P48, DOI 10.1109/ISPASS.2019.00013
   Wang MQ, 2019, IEEE J EM SEL TOP C, V9, P280, DOI 10.1109/JETCAS.2019.2911739
   Wang YQ, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3386252
   Weifeng Zhang, 2020, 2020 IEEE 20th International Conference on Communication Technology (ICCT), P1675, DOI 10.1109/ICCT50939.2020.9295665
   Yazdani R, 2022, Arxiv, DOI arXiv:1911.01258
   Zaman M, 2015, IEEE INT ON LINE, P116, DOI 10.1109/IOLTS.2015.7229843
   Zhang WH, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2629594
   Zheng XN, 2016, DES AUT CON, DOI 10.1145/2897937.2897977
   Zhuang FZ, 2021, P IEEE, V109, P43, DOI 10.1109/JPROC.2020.3004555
NR 52
TC 1
Z9 1
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 23
DI 10.1145/3564929
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900006
OA Bronze
DA 2024-07-18
ER

PT J
AU Das, S
   Sanyal, S
   Hazra, A
   Dasgupta, P
AF Das, Sourav
   Sanyal, Sayandeep
   Hazra, Aritra
   Dasgupta, Pallab
TI CoVerPlan: A Comprehensive Verification Planning Framework Leveraging
   PSS Specifications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; portable stimulus standard; testbench; SAT planner
AB With increasing design complexity, the portability of tests across different designs and platforms becomes a key criterion for accelerating verification closure. The Portable Test and Stimulus Standard (PSS) is an emerging industry standard prepared by Accellera for system-on-chip verification and testing. It provides language constructs to create a target-agnostic representation of stimulus and test scenarios reused by various users across many levels of integration. In this article, we present CoVerPlan, a comprehensive verification framework built to explore the power of action inferencing on test models written in PSS. The proposed verification framework leverages a Boolean satisfiability problem planner to unwind the actual verification flow from the PSS specifications and automatically synthesizes target-specific constraint-random testbenches and formal assertions. CoVerPlan also carries out assertion-based verification of the synthesized properties. We demonstrate the efficacy of our proposed framework over several case studies, like the Advanced Microcontroller Bus Architecture advanced peripheral bus protocol, a simple Reduced Instruction Set Computer processor, and a cache coherence protocol.
C1 [Das, Sourav; Sanyal, Sayandeep; Hazra, Aritra; Dasgupta, Pallab] Indian Inst Technol Kharagpur, Kharagpur, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Das, S (corresponding author), Indian Inst Technol Kharagpur, Kharagpur, W Bengal, India.
EM s_das@iitkgp.ac.in; sayandeep.sanyal@gmail.com;
   aritrah@cse.iitkgp.ac.in; pallab@cse.iitkgp.ac.in
OI Das, Sourav/0000-0001-9514-141X
CR Accellera Systems Initiative, 2021, PORT TEST STIM 2 0A
   [Anonymous], 2007, IEC 625312007 E, P1, DOI [10.1109/IEEESTD.2007.4288250, DOI 10.1109/IEEESTD.2007.4288250]
   [Anonymous], 2018, IEEE, DOI DOI 10.1109/IEEESTD.2018.8299595
   ARM, 2017, AMBA APB PROT V2 0 D
   Ballance Matthew, 2019, FOCUS YOUR USE PORTA
   Bartley Mike, 2019, DESIGN VERIFICATION
   Bhatnagar David Brownell Gaurav, 2018, DES VER C
   Biere A, 2009, FRONT ARTIF INTEL AP, V185, P457, DOI 10.3233/978-1-58603-929-5-457
   Clarke E, 2001, FORM METHOD SYST DES, V19, P7, DOI 10.1023/A:1011276507260
   Fitzpatrick Tom, 2019, PORTABLE STIMULUS UV
   Gurha P, 2016, 2016 INTERNATIONAL CONFERENCE ON MICRO-ELECTRONICS AND TELECOMMUNICATION ENGINEERING (ICMETE), P641, DOI 10.1109/ICMETE.2016.67
   Hamid Adnan, 2016, DESIGN VERIFICATION
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Hennessy J.L., 2014, COMPUTER ORG DESIGN
   Henry S, 2018, INT WORKSHOP MICROPR, P28, DOI 10.1109/MTV.2018.00015
   Jana RL, 2020, IET COMPUT DIGIT TEC, V14, P322, DOI 10.1049/iet-cdt.2019.0283
   Jana RL, 2016, INT SYM VLSI DES TES
   Kim Dayoung, 2020, DESIGN VERIFICATION
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   Meurer A, 2017, PEERJ COMPUT SCI, DOI 10.7717/peerj-cs.103
   Rosenberg Sharon, 2019, DESIGN VERIFICATION
   Russel S., 1995, Pearson Series, V1st, DOI [10.1017/S0269888900007724, DOI 10.1017/S0269888900007724]
   Singh Simranjit, 2021, DESIGN VERIFICATION
   Vasu Suresh, 2021, DESIGN VERIFICATION
   Venkatesan Swami, 2021, DESIGN VERIFICATION
   Wikipedia, 2002, HARVARD ARCHITECTURE
   XiaWu Jacob Sander Andersen, 2020, DESIGN VERIFICATION
   Yunfeng Tao, 2009, 2009 IEEE 8th International Conference on ASIC (ASICON), P1318, DOI 10.1109/ASICON.2009.5351246
NR 28
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 9
DI 10.1145/3543175
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400009
DA 2024-07-18
ER

PT J
AU Huang, K
   Li, BW
   Xiong, DL
   Jiang, HT
   Jiang, XW
   Yan, XL
   Claesen, L
   Liu, DH
   Chen, JJ
   Liu, ZL
AF Huang, Kai
   Li, Bowen
   Xiong, Dongliang
   Jiang, Haitian
   Jiang, Xiaowen
   Yan, Xiaolang
   Claesen, Luc
   Liu, Dehong
   Chen, Junjian
   Liu, Zhili
TI Structured Dynamic Precision for Deep Neural Networks Quantization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Neural networks; compression and acceleration; systolic array;
   algorithm-architecture co-design
AB Deep Neural Networks (DNNs) have achieved remarkable success in various Artificial Intelligence applications. Quantization is a critical step in DNNs compression and acceleration for deployment. To further boost DNN execution efficiency, many works explore to leverage the input-dependent redundancy with dynamic quantization for different regions. However, the sensitive regions in the feature map are irregularly distributed, which restricts the real speed up for existing accelerators. To this end, we propose an algorithm-architecture co-design, named Structured Dynamic Precision (SDP). Specifically, we propose a quantization scheme in which the high-order bit part and the low-order bit part of data can be masked independently. And a fixed number of term parts are dynamically selected for computation based on the importance of each term in the group. We also present a hardware design to enable the algorithm efficiently with small overheads, whose inference time mainly scales with the precision proportionally. Evaluation experiments on extensive networks demonstrate that compared to the state-of-the-art dynamic quantization accelerator DRQ, our SDP can achieve 29% performance gain and 51% energy reduction for the same level of model accuracy.
C1 [Huang, Kai; Li, Bowen; Xiong, Dongliang; Jiang, Haitian; Jiang, Xiaowen; Yan, Xiaolang] Zhejiang Univ, Inst VLSI Design, 38 Zheda Rd, Hangzhou 310030, Zhejiang, Peoples R China.
   [Claesen, Luc] Univ Hasselt, Engn Technol Elect ICT Dept, B-3590 Diepenbeek, Belgium.
   [Liu, Dehong; Chen, Junjian] China Southern Power Grid Co Ltd, Guangzhou 510670, Peoples R China.
   [Liu, Zhili] Sec Chip Technol Co Ltd, Hangzhou 310030, Peoples R China.
C3 Zhejiang University; Hasselt University; China Southern Power Grid
RP Xiong, DL (corresponding author), Zhejiang Univ, Inst VLSI Design, 38 Zheda Rd, Hangzhou 310030, Zhejiang, Peoples R China.
EM huangk@zju.edu.cn; libw@zju.edu.cn; xiongdl@zju.edu.cn;
   jianghaitian@zju.edu.cn; xiaowen_jiang@zju.edu.cn; yan@vlsi.zju.edu.cn;
   luc.claesen@uhasselt.be; liudh@csg.cn; chenjj4@csg.cn;
   liuzhili@sec-chip.com
RI Zhang, Jianjun/KEJ-3941-2024; Jiang, Haitian/HDM-4761-2022; Huang,
   Kai/JVO-5066-2024; LIU, zhe/HGD-6875-2022; Liu, Liu/JXM-8208-2024
OI Jiang, Haitian/0000-0001-8215-166X; 
FU National Key R&D Program of China [2020YFB0906000, 2020YFB0906001]
FX This work is supported by the National Key R&D Program of China
   (2020YFB0906000, 2020YFB0906001).
CR Akhlaghi V, 2018, CONF PROC INT SYMP C, P662, DOI 10.1109/ISCA.2018.00061
   Albericio J, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P382, DOI 10.1145/3123939.3123982
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   [Anonymous], 2017, COMMUN ACM, DOI DOI 10.1145/3065386
   Bengio Y, 2013, Arxiv, DOI arXiv:1308.3432
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Dong C, 2016, IEEE T PATTERN ANAL, V38, P295, DOI 10.1109/TPAMI.2015.2439281
   Dong Z, 2019, IEEE I CONF COMP VIS, P293, DOI 10.1109/ICCV.2019.00038
   Gao Xitong, 2019, P 7 INT C LEARNING R
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Gong RH, 2019, IEEE I CONF COMP VIS, P4851, DOI 10.1109/ICCV.2019.00495
   Han S., 2016, P 4 INT C LEARNING R
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hubara I, 2016, ADV NEUR IN, V29
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jiang Su, 2018, Applied Reconfigurable Computing. Architectures, Tools, and Applications. 14th International Symposium, ARC 2018. Proceedings: LNCS 10824, P29, DOI 10.1007/978-3-319-78890-6_3
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Judd P, 2016, INT SYMP MICROARCH
   Kim C, 2018, IEEE J EM SEL TOP C, V8, P770, DOI 10.1109/JETCAS.2018.2865006
   Kung HT, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P821, DOI 10.1145/3297858.3304028
   Kung Hsiang-Tsung, 2020, PROC INT C HIGH PERF, P96
   Lan S., 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture, P1, DOI [DOI 10.1109/MICRO.2016.7783723, 10.1109/MICRO.2016.7783723]
   Lascorz AD, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P28, DOI 10.1145/3352460.3358295
   Li CL, 2021, PROC CVPR IEEE, P8603, DOI 10.1109/CVPR46437.2021.00850
   Li FF, 2016, Arxiv, DOI arXiv:1605.04711
   Liu L, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P738, DOI 10.1109/MICRO50266.2020.00066
   NVIDIA, 2020, NVIDIAS AUT SPAR ASP
   Paszke A, 2019, ADV NEUR IN, V32
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sharify S, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P304, DOI 10.1145/3307650.3322255
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Shomron G, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P256, DOI 10.1109/MICRO50266.2020.00032
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song MC, 2018, CONF PROC INT SYMP C, P752, DOI 10.1109/ISCA.2018.00068
   Song ZR, 2020, ANN I S COM, P1010, DOI 10.1109/ISCA45697.2020.00086
   Umuroglu Y, 2018, I C FIELD PROG LOGIC, P307, DOI 10.1109/FPL.2018.00059
   Wang HR, 2021, INT S HIGH PERF COMP, P97, DOI 10.1109/HPCA51647.2021.00018
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wen W, 2016, ADV NEUR IN, V29
   Yao ZW, 2021, PR MACH LEARN RES, V139
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Zhang Yichi, 2020, P 8 INT C LEARNING R
   Zhou A., 2017, ARXIV170203044
   Zhou Shuchang, 2016, arXiv
NR 48
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 12
DI 10.1145/3549535
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400012
DA 2024-07-18
ER

PT J
AU Lee, J
   Killian, C
   Le Beux, S
   Chillet, D
AF Lee, Jaechul
   Killian, Cedric
   Le Beux, Sebastien
   Chillet, Daniel
TI Distance-aware Approximate Nanophotonic Interconnect
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Photonic on silicon; network-on-chip; approximate communications;
   manycore architectures
ID NETWORK-ON-CHIP; ENERGY-EFFICIENT; HIGH-PERFORMANCE; POWER-EFFICIENT;
   DESIGN; NOC
AB The energy consumption of manycore architectures is dominated by data movement, which calls for energy-efficient and high-bandwidth interconnects. To overcome the bandwidth limitation of electrical interconnects, integrated optics appear as a promising technology. However, it suffers from high power overhead related to low laser efficiency, which calls for the use of techniques and methods to improve its energy costs. Besides, approximate computing is emerging as an efficient method to reduce energy consumption and improve execution speed of embedded computing systems. It relies on allowing accuracy reduction on data at the cost of tolerable application output error. In this context, the work presented in this article exploits both features by defining approximate communications for error-tolerant applications. We propose a method to design realistic and scalable nanophotonic interconnect supporting approximate data transmission and power adaption according to the communication distance to improve the energy efficiency. For this purpose, the data can be sent by mixing low optical power signal and truncation for the Least Significant Bits (ISB) of the floating-point numbers, while the overall power is adapted according to the communication distance. We define two ranges of communications, short and long, which require only four power levels. This reduces area and power overhead to control the laser output power. A transmission model allows estimating the laser power according to the targeted BER and the number of truncated bits, while the optical network interface allows configuring, at runtime, the number of approximated and truncated bits and the laser output powers. We explore the energy efficiency provided by each communication scheme, and we investigate the error resilience of the benchmarks over several approximation and truncation schemes. The simulation results of Approx-Bench applications show that, compared to an interconnect involving only robust communications, approximations in the optical transmission led to up to 53%laser power reduction with a limited degradation at the application level with less than 9% of output error. Finally, we show that our solution is scalable and leads to 10% reduction in the total energy consumption, 35x reduction in the laser driver size, and 10x reduction in the laser controller compared to state-of-the-art solution.
C1 [Lee, Jaechul; Killian, Cedric; Chillet, Daniel] Univ Rennes, IRISA, CNRS, INRIA, 6 Rue Kerampont, F-22305 Lannion, France.
   [Le Beux, Sebastien] Concordia Univ, Dept Elect & Comp Engn, 1515 Ste Catherine St W, Montreal, PQ, Canada.
C3 Centre National de la Recherche Scientifique (CNRS); Inria; Concordia
   University - Canada
RP Lee, J (corresponding author), Univ Rennes, IRISA, CNRS, INRIA, 6 Rue Kerampont, F-22305 Lannion, France.
EM jaechul.lee@irisa.fr; cedric.killian@irisa.fr;
   slebeux@encs.concordia.ca; daniel.chillet@irisa.fr
FU French National Research Agency (ANR) [ANR18-CE25-0006,
   ANR-18-CE24-0027]; ARED Brittany Region and Lannion Tregor Community;
   Agence Nationale de la Recherche (ANR) [ANR-18-CE24-0027] Funding
   Source: Agence Nationale de la Recherche (ANR)
FX This work benefited from the support of the SHNoC ANR18-CE25-0006 and
   OpticALL2 ANR-18-CE24-0027 projects of the French National Research
   Agency (ANR). Jaechul LEE is funded by ARED Brittany Region and Lannion
   Tregor Community.
CR Agrawal Y., 2015, P INT C ICA SERIES A, V343, P527
   Agrawal Yash, 2014, P IEEE STUD C EL EL, P1, DOI [10.1109/SCEECS.2014.6804483, DOI 10.1109/SCEECS.2014.6804483]
   Alexoudi T, 2019, J LIGHTWAVE TECHNOL, V37, P363, DOI 10.1109/JLT.2018.2875995
   Bahadori M, 2016, J LIGHTWAVE TECHNOL, V34, P4043, DOI 10.1109/JLT.2016.2588459
   Bahadori M, 2016, J LIGHTWAVE TECHNOL, V34, P2975, DOI 10.1109/JLT.2015.2503120
   Bashir J, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3356585
   Benachour A., 2018, 2018 International Conference on Wind Energy and Applications in Algeria (ICWEAA), P1, DOI [10.1109/ICWEAA.2018.8605054, DOI 10.1109/ICWEAA.2018.8605054]
   Betzel F, 2018, ACM COMPUT SURV, V51, DOI 10.1145/3145812
   Boyapati R, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P666, DOI [10.1145/3079856.3080241, 10.1145/3140659.3080241]
   Carlson TE, 2014, ACM T ARCHIT CODE OP, V11, P127, DOI 10.1145/2629677
   Chen C, 2015, IEEE T COMPUT AID D, V34, P972, DOI 10.1109/TCAD.2015.2402172
   Chen C, 2013, IEEE J SEL TOP QUANT, V19, DOI 10.1109/JSTQE.2012.2228170
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Chen XQ, 2021, IEEE T COMPUT AID D, V40, P1409, DOI 10.1109/TCAD.2020.3018409
   Chen YC, 2018, PR IEEE COMP DESIGN, P480, DOI 10.1109/ICCD.2018.00078
   Choi W, 2018, IEEE T COMPUT, V67, P672, DOI 10.1109/TC.2017.2777863
   Dave M, 2013, IEEE T VLSI SYST, V21, P342, DOI 10.1109/TVLSI.2012.2185835
   Dong P, 2010, OPT EXPRESS, V18, P14474, DOI 10.1364/OE.18.014474
   Fahrenkopf NM, 2019, IEEE J SEL TOP QUANT, V25, DOI 10.1109/JSTQE.2019.2935698
   Hamedani PK, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P80, DOI 10.1109/NOCS.2014.7008765
   Hosseinabadi MT, 2014, J OPT COMMUN NETW, V6, P965, DOI 10.1364/JOCN.6.000965
   Kao TJ, 2015, IEEE PHOTONIC TECH L, V27, P2051, DOI 10.1109/LPT.2015.2450177
   Kao YH, 2014, IEEE T COMPUT, V63, P764, DOI 10.1109/TC.2012.250
   Karkar A, 2016, IEEE CIRC SYST MAG, V16, P58, DOI 10.1109/MCAS.2015.2510199
   Khudia DS, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P554, DOI 10.1145/2749469.2750371
   Killian C, 2017, DES AUT CON, DOI 10.1145/3061639.3062237
   Lan F, 2017, ASIA S PACIF DES AUT, P726, DOI 10.1109/ASPDAC.2017.7858410
   Lee J, 2019, PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), DOI 10.1145/3313231.3352365
   Li C, 2014, IEEE T COMPUT AID D, V33, P826, DOI 10.1109/TCAD.2014.2320510
   Luo JH, 2019, PUBLIC HEALTH NUTR, V22, P1019, DOI 10.1017/S1368980018003002
   Mahajan D, 2015, IEEE MICRO, V35, P16, DOI 10.1109/MM.2015.108
   Mandorlo F, 2012, J LIGHTWAVE TECHNOL, V30, P3073, DOI 10.1109/JLT.2012.2209863
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Narayan A, 2021, IEEE T COMPUT AID D, V40, P2156, DOI 10.1109/TCAD.2020.3037327
   Neel B., 2015, Proceedings of the 25th Edition on Great Lakes Symposium on VLSI, P249, DOI [DOI 10.1145/2742060, DOI 10.1145/2742060.2742118]
   Po Dong, 2010, 2010 IEEE Photonics Society Summer Topical Meeting Series, P191, DOI 10.1109/PHOSST.2010.5553679
   Postman J, 2013, IEEE T VLSI SYST, V21, P1432, DOI 10.1109/TVLSI.2012.2211904
   Radi B, 2021, IEEE J SOLID-ST CIRC, V56, P310, DOI 10.1109/JSSC.2020.3025051
   Reza MF, 2019, PR GR LAK SYMP VLSI, P399, DOI 10.1145/3299874.3319455
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Sampson Adrian, 2015, UWCSE15011, V6, P11, DOI [10.1145/1993316.1993518, DOI 10.1145/1993316.1993518]
   Solihin Y., 2015, Fundamentals of parallel multicore architecture, V1st
   Sosa Joel Ortiz, 2020, P IEEE ACM INT WORKS
   Sunny Febin, 2020, ABS200211289 CORR
   Thakkar IG, 2016, INT WORKS SYST LEVEL, DOI 10.1145/2947357.2947362
   Van Winkle S, 2018, INT S HIGH PERF COMP, P480, DOI 10.1109/HPCA.2018.00048
   Vatsavai SS, 2020, INT SYMP NETW CHIP, DOI 10.1109/nocs50636.2020.9241712
   Wang L, 2017, PR IEEE COMP DESIGN, P153, DOI 10.1109/ICCD.2017.31
   Wang XY, 2020, IEEE T IND ELECTRON, V67, P5798, DOI 10.1109/TIE.2019.2926043
   Wang YY, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942146
   Wang ZH, 2016, IEEE T VLSI SYST, V24, P2462, DOI 10.1109/TVLSI.2015.2511065
   Wang ZY, 2013, IEEE PHOTONIC TECH L, V25, P973, DOI 10.1109/LPT.2013.2257718
   Wilmart Q, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9020255
   Wolf W, 2008, IEEE T COMPUT AID D, V27, P1701, DOI 10.1109/TCAD.2008.923415
   Wu C, 2017, IEEE T PARALL DISTR, V28, P662, DOI 10.1109/TPDS.2016.2589934
   Xia FN, 2007, OPT EXPRESS, V15, P11934, DOI 10.1364/OE.15.011934
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Yang L, 2019, IEEE T COMPUT, V68, P1174, DOI 10.1109/TC.2018.2864749
   Zhou L., 2013, Seventh IEEE/ACM International Symposium on Networks on Chip (NoCS), P1
NR 59
TC 8
Z9 8
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 17
DI 10.1145/3484309
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300006
OA Green Published
DA 2024-07-18
ER

PT J
AU Mohammadzadeh, N
   Wille, R
   Keszocze, O
AF Mohammadzadeh, Naser
   Wille, Robert
   Keszocze, Oliver
TI Efficient One-pass Synthesis for Digital Microfluidic Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Digital microfluidic biochip (DMFB); design automation; one-pass
   synthesis
ID SECURE; ENCAPSULATION; PLACEMENT; ALGORITHM; DEVICE; CELLS
AB Digital microfluidics biochips are a promising emerging technology that provides fluidic experimental capabilities on a chip (i.e., following the lab-on-a-chip paradigm). However, the design of such biochips still constitutes a challenging task that is usually tackled by multiple individual design steps, such as binding, scheduling, placement, and routing. Performing these steps consecutively may lead to design gaps and infeasible results. To address these shortcomings, the concept of one-pass design for digital microfluidics biochips has recently been proposed-a holistic approach avoiding the design gaps by considering the whole synthesis process as large. But implementations of this concept available thus far suffer from either high computational effort or costly results. In this article, we present an efficient one-pass solution that is runtime efficient (i.e., rarely needing more than a second to successfully synthesize a design) while, at the same time, producing better results than previously published heuristic approaches. Experimental results confirm the benefits of the proposed solution and allow for realizing really large assays composed of thousands of operations in reasonable runtime.
C1 [Mohammadzadeh, Naser] Shahed Univ, Dept Comp Engn, Tehran, Iran.
   [Mohammadzadeh, Naser; Wille, Robert] Johannes Kepler Univ Linz, Inst Integrated Circuits, Linz, Austria.
   [Wille, Robert] Software Competence Ctr Hagenberg GmbH SCCH, Hagenberg, Austria.
   [Keszocze, Oliver] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Erlangen, Germany.
C3 Shahed University; Johannes Kepler University Linz; Softwarepark
   Hagenberg; University of Erlangen Nuremberg
RP Mohammadzadeh, N (corresponding author), Shahed Univ, Dept Comp Engn, Tehran, Iran.; Mohammadzadeh, N (corresponding author), Johannes Kepler Univ Linz, Inst Integrated Circuits, Linz, Austria.
EM mohammadzadeh@shahed.ac.ir; robert.wille@jku.at; oliver.keszoecze@fau.de
RI Mohammadzadeh, Naser/AAE-6116-2021
OI Mohammadzadeh, Naser/0000-0002-7682-3455
FU LIT Secure and Correct Systems Lab - State of Upper Austria; BMK; BMDW;
   State of Upper Austria
FX This work has partially been supported by the LIT Secure and Correct
   Systems Lab funded by the State of Upper Austria as well as by the BMK,
   BMDW, and the State of Upper Austria in the frame of the COMET program
   (managed by the FFG). Authors' addresses: N. Mohammadzadeh, Department
   of Computer Engineering, Shahed University, Tehran, Iran, Visiting
   Professor at Institute for Integrated Circuits, Johannes Kepler
   University, Linz, Austria; email: mohammadzadeh@shahed.ac.ir;R.Wille,
   Institute for Integrated Circuits, Johannes Kepler University, Linz,
   Austria, Software Competence Center Hagenberg GmbH (SCCH), Hagenberg,
   Austria; email:robert.wille@jku.at;O.Keszocze, Department of Computer
   Science, Friedrich-Alexander-Universitat Erlangen-Nurnberg (FAU),
   Erlangen, Germany; email: oliver.keszoecze@fau.de.
CR Alistar Mirela, 2017, Bioengineering-Basel, V4, DOI 10.3390/bioengineering4020045
   Bhattacharjee S, 2018, DES AUT TEST EUROPE, P1399, DOI 10.23919/DATE.2018.8342231
   Chen YH, 2013, IEEE T COMPUT AID D, V32, P1151, DOI 10.1109/TCAD.2013.2249558
   Chiang T.-W., 2013, P IEEE INT S VLSI DE, P1
   Curtis C, 2018, INT SYM CODE GENER, P365, DOI 10.1145/3168826
   Fobel R, 2013, APPL PHYS LETT, V102, DOI 10.1063/1.4807118
   Grissom D, 2015, INTEGRATION, V51, P169, DOI 10.1016/j.vlsi.2015.01.004
   Grissom D, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P413
   Grissom D, 2012, IEEE INT CONF VLSI, P177, DOI 10.1109/VLSI-SoC.2012.6379026
   Grissom D, 2012, DES AUT CON, P26
   Grissom DT, 2014, IEEE T COMPUT AID D, V33, P356, DOI 10.1109/TCAD.2013.2290582
   Guttenberg Z, 2005, LAB CHIP, V5, P308, DOI 10.1039/b412712a
   He MY, 2005, ANAL CHEM, V77, P1539, DOI 10.1021/ac0480850
   Ho TY, 2010, ICCAD-IEEE ACM INT, P578, DOI 10.1109/ICCAD.2010.5654199
   Huang TW, 2009, PR IEEE COMP DESIGN, P445, DOI 10.1109/ICCD.2009.5413119
   Hung LH, 2006, LAB CHIP, V6, P174, DOI 10.1039/b513908b
   Ibrahim M, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968516
   Jyotiranjan Swain K.R., 2019, 2019 23 INT S VLSI D, V235, P131, DOI [10.1007/978-981-32-9767-8_9, DOI 10.1007/978-981-32-9767-8_9]
   Keszocze O, 2018, I CONF VLSI DESIGN, P121, DOI 10.1109/VLSID.2018.48
   Keszocze O, 2015, ICCAD-IEEE ACM INT, P874, DOI 10.1109/ICCAD.2015.7372663
   Keszocze O, 2014, ICCAD-IEEE ACM INT, P405, DOI 10.1109/ICCAD.2014.7001383
   Keszocze O, 2014, DES AUT CON, DOI 10.1145/2593069.2593135
   Keszocze Oliver, 2017, P WORKSH DES AUT UND
   Liang T.-C., 2020, Proceedings of the 37th International Conference on Machine Learning, V119, P6050, DOI [DOI 10.1117/12.2578339.FULL, 10.1117/12.2578339.full]
   Loveless T, 2020, INT SYM CODE GENER, P171, DOI 10.1145/3368826.3377925
   Maftei E, 2010, DES AUTOM EMBED SYST, V14, P287, DOI 10.1007/s10617-010-9059-x
   O'Neal K, 2018, ACM J EMERG TECH COM, V14, DOI 10.1145/3093930
   O'Neal K, 2012, IEEE INT CONF VLSI, P7, DOI 10.1109/VLSI-SoC.2012.6378997
   Ott Jason, 2018, P ACM OBJ OR PROGR S, P1
   Paik P, 2003, LAB CHIP, V3, P253, DOI 10.1039/b307628h
   Poddar S, 2019, IEEE T COMPUT AID D, V38, P1886, DOI 10.1109/TCAD.2018.2864263
   Poddar Sudip, 2021, P C DES AUT TEST EUR
   Pollack MG, 2002, LAB CHIP, V2, P96, DOI 10.1039/b110474h
   Shayan M, 2021, IEEE T COMPUT AID D, V40, P143, DOI 10.1109/TCAD.2020.2988351
   Shayan M, 2020, IEEE T COMPUT AID D, V39, P4908, DOI 10.1109/TCAD.2020.2979972
   Song JH, 2009, MICROFLUID NANOFLUID, V7, P75, DOI 10.1007/s10404-008-0360-y
   Stoppe Jannis, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P170, DOI 10.1109/ISVLSI.2017.38
   Su F, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P223, DOI 10.1109/ICCAD.2004.1382576
   Su F, 2006, ACM T DES AUTOMAT EL, V11, P682, DOI 10.1145/1142980.1142987
   Su F, 2008, ACM J EMERG TECH COM, V3, DOI 10.1145/1324177.1324178
   Tan YC, 2006, J AM CHEM SOC, V128, P5656, DOI 10.1021/ja056641h
   Tang J, 2018, IEEE T COMPUT AID D, V37, P1119, DOI 10.1109/TCAD.2017.2748030
   Dinh TA, 2013, ASIA S PACIF DES AUT, P199, DOI 10.1109/ASPDAC.2013.6509596
   Wille R, 2015, IEEE DES TEST, V32, P41, DOI 10.1109/MDAT.2015.2455344
   Willsey M, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P183, DOI 10.1145/3297858.3304027
   Zheng B, 2003, J AM CHEM SOC, V125, P11170, DOI 10.1021/ja037166v
   Zhong Zhanwei, 2019, P AS S PAC DES AUT C
NR 47
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2021
VL 26
IS 4
AR 27
DI 10.1145/3446880
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RW2ZP
UT WOS:000646396500003
DA 2024-07-18
ER

PT J
AU Wang, H
   Xiao, T
   Huang, DR
   Zhang, L
   Zhang, C
   Tang, H
   Yuan, Y
AF Wang, Hai
   Xiao, Tao
   Huang, Darong
   Zhang, Lang
   Zhang, Chi
   Tang, He
   Yuan, Yuan
TI Runtime Stress Estimation for Three-dimensional IC Reliability
   Management Using Artificial Neural Network
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Stress estimation; 3D IC; artificial neural network; reliability
   management
ID SYSTEMS-ON-CHIP; THROUGH-SILICON; THERMOMECHANICAL STRESS;
   THERMAL-STRESS; 3-D ICS; PERFORMANCE; DESIGN; POWER
AB Heat dissipation and the related thermal-mechanical stress problems are the major obstacles in the development of the three-dimensional integrated circuit (3D IC). Reliability management techniques can be used to alleviate such problems and enhance the reliability of 3D IC. However, it is difficult to obtain the time-varying stress information at runtime, which limits the effectiveness of the reliability management. In this article, we propose a fast stress estimation method for runtime reliability management using artificial neural network (ANN). The new method builds ANN-based stress model by training offline using temperature and stress data. The ANN stress model is then used to estimate the important stress information, such as the maximum stress around each TSV, for reliability management at runtime. Since there are a variety of potential ANN structures to choose from for the ANN stress model, we analyze and test three ANN-based stress models with three major types of ANNs in this work: the normal ANN-based stress model, the ANN stress model with hand-crafted feature extraction, and the convolutional neural network-(CNN) based stress model. The structures of each ANN stress model and the functions of these structures in 3D IC stress estimation are demonstrated and explained. The new runtime stress estimation method is tested using the three ANN stress models with different layer configurations. Experiments show that the new method is able to estimate important stress information at extremely fast speed with good accuracy for runtime 3D IC reliability enhancement. Although all three ANN stress models show acceptable capabilities in runtime stress estimation, the CNN-based stress model achieves the best performance considering both stress estimation accuracy and computing overhead. Comparison with traditional method reveals that the new ANN-based stress estimation method is much more accurate with a slightly larger but still very small computing overhead.
C1 [Wang, Hai; Xiao, Tao; Huang, Darong; Zhang, Lang; Zhang, Chi; Tang, He; Yuan, Yuan] Univ Elect Sci & Technol China, 4,Sec 2,North Jianshe Rd, Chengdu 610054, Sichuan, Peoples R China.
C3 University of Electronic Science & Technology of China
RP Wang, H (corresponding author), Univ Elect Sci & Technol China, 4,Sec 2,North Jianshe Rd, Chengdu 610054, Sichuan, Peoples R China.
EM wanghai@uestc.edu.cn; xiaotao94@qq.com; drhuang93@gmail.com;
   atiatiati@126.com; zhangc@uestc.edu.cn; tanghe@uestc.edu.cn;
   yuany@uestc.edu.cn
FU National Natural Science Foundation of China [61404024]; Fundamental
   Research Funds for the Central Universities [ZYGX2016J043]; Scientific
   Research Foundation for the Returned Overseas Chinese Scholars, State
   Education Ministry
FX This research is supported in part by National Natural Science
   Foundation of China under grant No. 61404024, in part by the Fundamental
   Research Funds for the Central Universities under grant No.
   ZYGX2016J043, and in part by the Scientific Research Foundation for the
   Returned Overseas Chinese Scholars, State Education Ministry.
CR [Anonymous], 2013, ICML
   [Anonymous], 2003, JEP122H JEDEC SOL ST
   [Anonymous], 2016, DEEP LEARNING
   Athikulwongse K, 2013, IEEE T COMPUT AID D, V32, P905, DOI 10.1109/TCAD.2013.2237770
   Banerjee K, 2001, P IEEE, V89, P602, DOI 10.1109/5.929647
   Budiman AS, 2012, MICROELECTRON RELIAB, V52, P530, DOI 10.1016/j.microrel.2011.10.016
   Chen T, 2013, MATER SCI FORUM, V762, P224, DOI 10.4028/www.scientific.net/MSF.762.224
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Dow WP, 2011, ELECTROCHEM SOLID ST, V14, pD63, DOI 10.1149/1.3562278
   Esmaeilzadeh H, 2012, IEEE MICRO, V32, P122, DOI 10.1109/MM.2012.17
   Hai Wang, 2016, ACM T AUTOM ELECT SY, V22
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Jiang TF, 2013, MICROELECTRON RELIAB, V53, P53, DOI 10.1016/j.microrel.2012.05.008
   Jung M, 2014, COMMUN ACM, V57, P107, DOI 10.1145/2494536
   Jung M, 2012, DES AUT CON, P317
   Kim J, 2014, IEEE INT SYMP ELEC, P171, DOI 10.1109/ISEMC.2014.6898964
   Lang Zhang, 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED), P173, DOI 10.1109/ISQED.2016.7479196
   Lau JH, 2009, 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, P635, DOI 10.1109/ECTC.2009.5074080
   LeCun Y, 1989, NEURAL COMPUT, V1, P541, DOI 10.1162/neco.1989.1.4.541
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Liu X, 2013, MICROELECTRON RELIAB, V53, P70, DOI 10.1016/j.microrel.2012.06.140
   Long J, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1400112.1400114
   Lu KH, 2009, 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, P630, DOI 10.1109/ECTC.2009.5074079
   Marella SK, 2015, IEEE T VLSI SYST, V23, P1308, DOI 10.1109/TVLSI.2014.2335154
   Meng J, 2012, DES AUT CON, P648
   Mitra J, 2011, ELEC COMP C, P746, DOI 10.1109/ECTC.2011.5898596
   Pagani S, 2017, IEEE T COMPUT, V66, P147, DOI 10.1109/TC.2016.2564969
   Pan DZ, 2012, ASIA S PACIF DES AUT, P750, DOI 10.1109/ASPDAC.2012.6165055
   Patti RS, 2006, P IEEE, V94, P1214, DOI 10.1109/JPROC.2006.873612
   Saettler P, 2015, MICROELECTRON ENG, V137, P105, DOI 10.1016/j.mee.2015.01.024
   Singulani AP, 2013, MICROELECTRON RELIAB, V53, P1602, DOI 10.1016/j.microrel.2013.07.132
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Srinivasan J, 2004, CONF PROC INT SYMP C, P276
   Srinivasan J., 2006, THESIS
   Wang H, 2019, IEEE T COMPUT, V68, P526, DOI 10.1109/TC.2018.2875986
   Wang H, 2018, IEEE T COMPUT, V67, P617, DOI 10.1109/TC.2017.2778066
   Weerasekera R, 2007, IEEE IC CAD, P212
   Xu B., ABS151201274 CORR
   Yang JS, 2010, DES AUT CON, P803
   Yu L, 2012, INT SYM QUAL ELECT, P216, DOI 10.1109/ISQED.2012.6187497
   Zhou H, 2018, IEEE T VLSI SYST, V26, P1312, DOI 10.1109/TVLSI.2018.2811417
   Zou QS, 2017, IEEE T VLSI SYST, V25, P2678, DOI 10.1109/TVLSI.2017.2707119
NR 43
TC 4
Z9 4
U1 2
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 69
DI 10.1145/3363185
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300011
DA 2024-07-18
ER

PT J
AU Wang, HF
   He, K
AF Wang, Hongfei
   He, Kun
TI Improving Test and Diagnosis Efficiency through Ensemble Reduction and
   Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Integrated system test; test-set reduction; diagnosis; test economics;
   ensemble reduction; logic minimization; machine learning
ID TEST COMPACTION
AB Machine learning is a powerful lever for developing, improving, and optimizing test methodologies to cope with the demand from the advanced nodes. Ensemble methods are a particular learning paradigm that uses multiple models to boost performance. In this work, ensemble reduction and learning is explored for integrated circuit test and diagnosis. For testing, the proposed method is able to reduce the number of system-level tests without incurring substantial increase in defect escapes or yield losses. Significant cost from test execution and set-up preparation can thereby be saved. Experiments are performed on two designs of commercially fabricated chips, for an overall population of >264,000 chips. The results demonstrate that our method is able to reduce 29.27% and 21.74% of the number of tests for the two chips, respectively, at the cost of very low defect escapes. For failure diagnosis, the framework is able to predict an adequate amount of test data necessary for accurate failure diagnosis. Experiments performed on five standard benchmarks demonstrate that our method outperforms a state-of-the-art work in terms of data-volume reduction. The proposed ensemble-based methodology creates opportunities for improving test and diagnosis efficiency.
C1 [Wang, Hongfei; He, Kun] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Hubei, Peoples R China.
C3 Huazhong University of Science & Technology
RP He, K (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Hubei, Peoples R China.
EM hongfeiw@alumni.cmu.edu; brooklet60@hust.edu.cn
RI Wang, Hongfei/JCF-2357-2023; He, Kun/AAQ-1555-2020
OI He, Kun/0000-0001-7627-4604
FU National Natural Science Foundation of China (NSFC) [61702473]; Natural
   Science Foundation of Hubei Province of China [2016CFB611]
FX This research is supported partly by the National Natural Science
   Foundation of China (NSFC) under Grant No. 61702473, and the Natural
   Science Foundation of Hubei Province of China under Grant No.
   2016CFB611.
CR Ahmad A., 2016, P 10 INT C UB INF CO, P1
   Ahmadi A, 2015, ICCAD-IEEE ACM INT, P9, DOI 10.1109/ICCAD.2015.7372543
   Amyeen ME, 2016, ASIAN TEST SYMPOSIUM, P138, DOI 10.1109/ATS.2016.15
   [Anonymous], 2014, INT TEST C SEATTL WA
   [Anonymous], 2014, P ITC
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   Astronics test systems, 2018, SEM TEST
   Bekkerman R., 2012, SCALING MACHINE LEAR
   Bishop Christopher M, 2006, PATTERN RECOGN, V128, P1
   Biswas S, 2005, DES AUT TEST EUROPE, P164, DOI 10.1109/DATE.2005.277
   Biswas S, 2006, IEEE DES TEST COMPUT, V23, P452, DOI 10.1109/MDT.2006.154
   Biswas S, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2566666
   Biswas S, 2012, IEEE DES TEST COMPUT, V29, P19, DOI 10.1109/MDT.2011.2178387
   Blanton RD, 2002, INT TEST CONF P, P233, DOI 10.1109/TEST.2002.1041765
   Blewitt ME, 2008, NAT GENET, V40, P663, DOI 10.1038/ng.142
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   Breiman L, 2001, MACH LEARN, V45, P5, DOI 10.1023/A:1010933404324
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Bushnell MichaelL., 2002, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits
   CHAKRAVADHANULA K, 2017, P IEEE INT TEST C IT, P1, DOI DOI 10.1109/TEST.2017.8242035
   Chen H B, 2015, CHINESE J OCEANOLOGY, V33, P1
   Chen HC, 2013, INTELL SYST SER, P1, DOI [10.1155/2013/213234, 10.1007/978-3-642-38868-2_1, 10.1016/B978-0-12-404702-0.00001-X]
   Cheng WT, 2004, ASIAN TEST SYMPOSIUM, P204
   Chih-Ming Chang, 2017, 2017 IEEE 26th Asian Test Symposium (ATS), P23, DOI 10.1109/ATS.2017.17
   Davis B., 1982, The Economics of Automatic Testing
   Devarakond S., 2013, 2013 14th Latin American Test Workshop - LATW, P1
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Higami Y., 2006, P AS S PAC DES AUT C, P1
   Hsu C., 2016, A Practical Guide to Support Vector Classification, P1, DOI DOI 10.1109/APSIPA.2016.7820786
   Kahng AB, 2018, ASIA S PACIF DES AUT, P405, DOI 10.1109/ASPDAC.2018.8297357
   Lu Zhenyu, 2010, P 16 ACM SIGKDD INT, P871, DOI [10.1145/1835804.1835914, DOI 10.1145/1835804.1835914]
   Martinez-Munoz G., 2006, ICML 06, P609
   Mitchell R. L., 1980, ENG EC
   Murphy KP, 2012, MACHINE LEARNING: A PROBABILISTIC PERSPECTIVE, P1
   Ren XL, 2015, DES AUT TEST EUROPE, P109
   Rokach L, 2010, ARTIF INTELL REV, V33, P1, DOI 10.1007/s10462-009-9124-7
   Rokach Lior, 2014, Data mining with decision trees: theory and applications, V2, DOI 10.1142/9097
   Shan C., 2017, ITC, P1
   Siatkowski S., 2017, P 2017 IEEE 35 VLSI, P1
   Siatkowski S, 2015, INT TEST CONF P, DOI 10.1109/TEST.2015.7342396
   Stratigopoulos HGD, 2007, IEEE VLSI TEST SYMP, P9, DOI 10.1109/VTS.2007.41
   Sumikawa N., 2017, 2017 IEEE INT TEST C, P1
   Sumikawa N., 2013, International Test Conference, P1
   Synopsys, 2012, TETRAMAX ATPG US GUI
   Tam WC, 2012, IEEE T COMPUT AID D, V31, P918, DOI 10.1109/TCAD.2012.2184108
   Tammali Sarveswara, 2010, 2010 28th VLSI Test Symposium (VTS 2010), DOI 10.1109/VTS.2010.5469601
   Venkataraman S, 2000, INT TEST CONF P, P253, DOI 10.1109/TEST.2000.894213
   Wang HF, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2897515
   Wang HF, 2012, DES AUT CON, P567
   Wang LH, 2015, PLANT CELL PHYSIOL, V56, DOI 10.1093/pcp/pcu175
   Xue Y, 2018, IEEE T COMPUT AID D, V37, P1288, DOI 10.1109/TCAD.2016.2611499
   Zhang Y, 2006, J MACH LEARN RES, V7, P1315
   Zhou ZH, 2017, PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3553
NR 53
TC 1
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 49
DI 10.1145/3328754
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600002
DA 2024-07-18
ER

PT J
AU Lin, KW
   Lin, YS
   Li, YL
   Lin, RB
AF Lin, Kuen-Wey
   Lin, Yeh-Sheng
   Li, Yih-Lang
   Lin, Rung-Bin
TI A Maze Routing-Based Methodology With Bounded Exploration and
   Path-Assessed Retracing for Constrained Multilayer Obstacle-Avoiding
   Rectilinear Steiner Tree Construction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP Assoc Comp Machinery, ACM SIGDA, IEEE Circuits & Syst Soc
DE Layout; physical design; routing; Steiner tree
ID ALGORITHM
AB Owing to existing intellectual properties, prerouted nets, and power/ground wires, the routing of a system on chip design demands to detour around multilayer obstacles. Traditional approaches for the multilayer obstacle-avoiding rectilinear Steiner tree (ML-OARST) problem are thus nonmaze routing-based approaches for runtime issues, yet they cannot be directly applied to deal with additional constraints such as variant edge weights on a routing layer. In this article, we propose the maze routing-based methodology with bounded exploration and path-assessed retracing to reduce runtime and routing cost for the constrained ML-OARST construction problem. The exploration of maze routing is bounded to reduce the runtime; the costs of connecting pins are computed to select Steiner points in the retracing phase. To further reduce the routing cost, we develop a Steiner point-based ripping-up and rebuilding scheme for altering tree topology. Experimental results on industrial and randomly generated benchmarks demonstrate that the proposed methodology can provide a solution with good quality in terms of routing cost and has a significant speedup compared to traditional maze routing. A commercial tool is also used to show the effectiveness of the proposed methodology.
C1 [Lin, Kuen-Wey; Lin, Yeh-Sheng; Li, Yih-Lang] Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
   [Lin, Rung-Bin] Yuan Ze Univ, Dept Comp Sci & Engn, 135 Yuan Tung Rd, Chungli 320, Taiwan.
C3 National Yang Ming Chiao Tung University; Yuan Ze University
RP Lin, KW (corresponding author), Natl Chiao Tung Univ, Dept Comp Sci, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM kuenweylin.cs99g@nctu.edu.tw; victor181@gmail.com; ylli@cs.nctu.edu.tw;
   csrlin@saturn.yzu.edu.tw
RI Lin, Kuen-Wey/AAP-7309-2021
OI Lin, Kuen-Wey/0009-0003-9029-4996
FU MOST [MOST 104-2220-E-009-007]
FX This work was supported in part by the MOST under grant MOST
   104-2220-E-009-007.
CR Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   GAREY MR, 1977, SIAM J APPL MATH, V32, P826, DOI 10.1137/0132071
   HANAN M, 1966, SIAM J APPL MATH, V14, P255, DOI 10.1137/0114025
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Hentschke R, 2009, IEEE T VLSI SYST, V17, P1073, DOI 10.1109/TVLSI.2009.2019798
   Huang T, 2013, IEEE T COMPUT AID D, V32, P882, DOI 10.1109/TCAD.2013.2238291
   Lee C. Y., 1961, IRE transactions on electronic computers, VEC-10, P346
   Li LY, 2008, POLYOLEFIN COMPOSITES, P523, DOI 10.1109/ICCAD.2008.4681625
   Li LQ, 2009, PROCEEDINGS OF THE FIBER SOCIETY 2009 SPRING CONFERENCE, VOLS I AND II, P21, DOI 10.1145/1687399.1687405
   Lin CW, 2008, IEEE T COMPUT AID D, V27, P2007, DOI 10.1109/TCAD.2008.2006095
   Lin CW, 2008, IEEE T COMPUT AID D, V27, P643, DOI 10.1109/TCAD.2008.917583
   Lin KW, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P399, DOI 10.1145/3060403.3060448
   Liu CH, 2014, IEEE T COMPUT AID D, V33, P1928, DOI 10.1109/TCAD.2014.2363390
   Liu CH, 2012, IEEE T COMPUT AID D, V31, P1050, DOI 10.1109/TCAD.2012.2185050
   Liu WH, 2010, DES AUT CON, P200
   Long J, 2008, IEEE T COMPUT AID D, V27, P2169, DOI 10.1109/TCAD.2008.2006098
   Moffitt Michael D., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P805, DOI 10.1145/1687399.1687549
   Sherwani N., 1998, Algorithms for vlsi physical design automation
   Warme D., 2018, GEOSTEINER
   WU YF, 1987, IEEE T COMPUT, V36, P321, DOI 10.1109/TC.1987.1676904
   Zhe Feng, 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P48, DOI 10.1145/1123008.1123020
NR 22
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 45
DI 10.1145/3177878
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300005
DA 2024-07-18
ER

PT J
AU Emeretlis, A
   Theodoridis, G
   Alefragis, P
   Voros, N
AF Emeretlis, Andreas
   Theodoridis, George
   Alefragis, Panayiotis
   Voros, Nikolaos
TI Static Mapping of Applications on Heterogeneous Multi-Core Platforms
   Combining Logic-Based Benders Decomposition with Integer Linear
   Programming
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Task scheduling; multi-core embedded platforms; integer linear
   programming; constraint programming; Benders decomposition
ID OPTIMIZATION; CONSTRAINTS; TIME
AB The proper mapping of an application on a multi-core platform and the scheduling of its tasks are key elements to achieve the maximum performance. In this article, a novel hybrid approach based on integrating the Logic-Based Benders Decomposition (LBBD) principle with a pure Integer Linear Programming (ILP) model is introduced for mapping applications described by Directed Acyclic Graphs (DAGs) on platforms consisting of heterogeneous cores. The LBBD approach combines two optimization techniques with complementary strengths, namely ILP and Constraint Programming (CP), and is employed as a cut generation scheme. The generated constraints are utilized by the ILP model to cut possible assignment combinations aiming at improving the solution or proving the optimality of the best-found one. The introduced approach was applied both on synthetic DAGs and on DAGs derived from real applications. Through the proposed approach, many problems were optimally solved that could not be solved by any of the above methods (ILP, LBBD) alone within a time limit of 2 hours, while the overall solution time was also significantly decreased. Specifically, the hybrid method exhibited speedups equal to 4.2 x for the synthetic instances and 10 x for the real-application DAGs over the LBBD approach and two orders of magnitude over the ILP model.
C1 [Emeretlis, Andreas; Theodoridis, George] Univ Patras, VLSI Design Lab, Dept Elect & Comp Engn, Rion 26504, Greece.
   [Alefragis, Panayiotis; Voros, Nikolaos] Technol Educ Inst Western Greece, Embedded Syst Design & Applicat Lab, Comp & Informat Engn Dept, Antirrio 30020, Greece.
C3 University of Patras; Western Greece University of Applied Sciences (TEI
   of Western Greece)
RP Emeretlis, A (corresponding author), Univ Patras, VLSI Design Lab, Dept Elect & Comp Engn, Rion 26504, Greece.
EM emeretlis@ece.upatras.gr; theodor@ece.upatras.gr; alefrag@teiwest.gr;
   vorosn@teiwest.gr
RI Alefragis, Panayiotis/AAO-5092-2021; Alefragis, Panayiotis/AAM-8281-2021
OI Alefragis, Panayiotis/0000-0002-1313-1750; Voros,
   Nikolaos/0000-0003-2410-5205
FU European Union [ICT-2015-688131]
FX This work was co-funded by the European Union under the Horizon 2020
   Framework Program under grant agreement ICT-2015-688131, project
   "WCET-Aware Parallelization of Model-Based Applications for
   Heterogeneous Parallel Systems (ARGO)".
CR Akbari M, 2016, EXPERT SYST APPL, V60, P234, DOI 10.1016/j.eswa.2016.05.014
   [Anonymous], 2013, 2013 INT C COMP ARCH, DOI DOI 10.1109/CASES.2013.6662508
   [Anonymous], 2013, FICO XPRESS OPT SUIT
   [Anonymous], 2017, DATA SETS DIRECTED A
   [Anonymous], 1999, Large scale linear and integer optimization: a unified approach
   [Anonymous], WILEY ENCY OPERATION
   Baptiste P., 2001, Constraint-Based Scheduling: Applying Constraint Programming to Scheduling Problems
   Benini L, 2011, ANN OPER RES, V184, P51, DOI 10.1007/s10479-010-0718-x
   Bharathi S, 2008, 2008 THIRD WORKSHOP ON WORKFLOWS IN SUPPORT OF LARGE-SCALE SCIENCE (WORKS 2008), P11
   Bittencourt LF, 2010, EUROMICRO WORKSHOP P, P27, DOI 10.1109/PDP.2010.56
   Cambazard H, 2004, LECT NOTES COMPUT SC, V3258, P153
   Canon LC, 2008, GRID COMPUTING: ACHIEVEMENTS AND PROSPECTS, P73, DOI 10.1007/978-0-387-09457-1_7
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Choi J, 2012, DES AUT CON, P664
   Coll PE, 2006, DISCRETE APPL MATH, V154, P770, DOI 10.1016/j.dam.2004.07.009
   Dai YY, 2014, SCI WORLD J, DOI 10.1155/2014/465702
   Emeretlis A, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2838733
   Emeretlis Andreas, 2016, P 2016 INT C EMB COM
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GIRKAR M, 1994, INT J PARALLEL PROG, V22, P519, DOI 10.1007/BF02577777
   Gupta Sachi, 2010, Proceedings of the 2nd International Conference on Machine Learning and Computing (ICMLC 2010), P267, DOI 10.1109/ICMLC.2010.50
   Hooker J, 2005, CONSTRAINTS, V10, P385, DOI 10.1007/s10601-005-2812-2
   Hooker JN, 2007, OPER RES, V55, P588, DOI 10.1287/opre.1060.0371
   Hooker JN, 2003, MATH PROGRAM, V96, P33, DOI 10.1007/s10107-003-0375-9
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Jiang Yuyi, 2014, SCI WORLD J, V2014
   Jovanovic O, 2012, IEEE INT C COMPUT, P413, DOI 10.1109/ICCSE.2012.64
   Junker U, 2004, PROCEEDING OF THE NINETEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND THE SIXTEENTH CONFERENCE ON INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE, P167
   Kuchcinski K, 2003, ACM T DES AUTOMAT EL, V8, P355, DOI 10.1145/785411.785416
   Li KL, 2014, INT SYMP PARAL ARCH, P262, DOI 10.1109/PAAP.2014.34
   Maravelias CT, 2006, COMPUT CHEM ENG, V30, P407, DOI 10.1016/j.compchemeng.2005.09.011
   Martin K, 2012, ACM T RECONFIG TECHN, V5, DOI 10.1145/2209285.2209289
   Milano M., 2004, Constraint and Integer Programming: Toward a Unified Methodology. Operations Research/Computer Science Interfaces Series
   Milano M, 2011, SPRINGER SER OPTIM A, V45, P1, DOI 10.1007/978-1-4419-1644-0_1
   Ruggiero M, 2008, INT J PARALLEL PROG, V36, P3, DOI 10.1007/s10766-007-0032-7
   Sadykov R, 2006, INFORMS J COMPUT, V18, P209, DOI 10.1287/ijoc.1040.0110
   Saharidis GKD, 2010, COMPUT CHEM ENG, V34, P1237, DOI 10.1016/j.compchemeng.2009.10.002
   Sathappan O. L., 2011, International Journal of Information Technology, Communications and Convergence, V1, P146, DOI 10.1504/IJITCC.2011.039282
   Satish N, 2007, DES AUT TEST EUROPE, P57
   Singh A., 2013, National Symposium on Nematode: A Friend and Foe to Agri-horticultural Crops, P1, DOI 10.1109/WMNC.2013.6549059
   Sinnen Oliver., 2007, TASK SCHEDULING PARA
   Theodoridis G, 2009, IET COMPUT DIGIT TEC, V3, P33, DOI 10.1049/iet-cdt:20080003
   Thiele L, 2007, INT CONF APPL CONCUR, P29, DOI 10.1109/ACSD.2007.53
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   Tran TT, 2012, FRONT ARTIF INTEL AP, V242, P774, DOI 10.3233/978-1-61499-098-7-774
   Wang Guan, 2016, SCI PROGRAM, V2016
   Wolinski C, 2009, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1640457.1640458
   Wolsey L.A., 1999, WIL INT S D
NR 48
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 26
DI 10.1145/3133219
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900014
DA 2024-07-18
ER

PT J
AU Hoveida, M
   Aghaaliakbari, F
   Bashizade, R
   Arjomand, M
   Sarbazi-Azad, H
AF Hoveida, Mohaddeseh
   Aghaaliakbari, Fatemeh
   Bashizade, Ramin
   Arjomand, Mohammad
   Sarbazi-Azad, Hamid
TI Efficient Mapping of Applications for Future Chip-Multiprocessors in
   Dark Silicon Era
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dark silicon; chip-multiprocessors; network-on-chip; resource sharing;
   mapping
ID AWARE
AB The failure of Dennard scaling has led to the utilization wall that is the source of dark silicon and limits the percentage of a chip that can actively switch within a given power budget. To address this issue, a structure is needed to guarantee the limited power budget along with providing sufficient flexibility and performance for different applications with various communication requirements. In this article, we present a general-purpose platform for future many-core Chip-Multiprocessors (CMPs) that benefits from the advantages of clustering, Network-on-Chip (NoC) resource sharing among cores, and power gating the unused components of clusters. We also propose two task mapping methods for the proposed platform in which active and dark cores are dispersed appropriately, so that an excess of power budget can be obtained. Our evaluations reveal that the first and second proposed mapping mechanisms respectively reduce the execution time by up to 28.6% and 39.2% and the NoC power consumption by up to 11.1% and 10%, and gain an excess power budget of up to 7.6% and 13.4% over the baseline architecture.
C1 [Hoveida, Mohaddeseh; Aghaaliakbari, Fatemeh; Arjomand, Mohammad; Sarbazi-Azad, Hamid] Sharif Univ Technol, Dept Comp Engn, Tehran 1115511365, Iran.
   [Bashizade, Ramin] Duke Univ, Dept Comp Sci, 308 Res Dr, Durham, NC 27708 USA.
   [Arjomand, Mohammad] Penn State Univ, 355 IST Bldg, State Coll, PA 16802 USA.
   [Sarbazi-Azad, Hamid] Inst Res Fundamental Sci IPM, Sch Comp Sci, Tehran 193955746, Iran.
C3 Sharif University of Technology; Duke University; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); Pennsylvania State
   University
RP Hoveida, M (corresponding author), Sharif Univ Technol, Dept Comp Engn, Tehran 1115511365, Iran.
EM mhoveida@ce.sharif.edu; aliakbari@ce.sharif.edu; ramin@cs.duke.edu;
   mxa51@psu.edu; azad@ipm.ir
RI Bashizade, Ramin/J-9658-2019
OI Bashizade, Ramin/0000-0001-7862-994X
CR [Anonymous], 2009, P 5 ANN WORKSH MOD B
   [Anonymous], 2009, HP LAB
   Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187
   Bender MA, 2005, LECT NOTES COMPUT SC, V3608, P169
   Carlson Trevor E., 2011, P INT C HIGH PERF CO, V52
   Chen CH, 2007, 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, P161, DOI 10.1109/IMPACT.2007.4433591
   Chen LZ, 2012, INT SYMP MICROARCH, P270, DOI 10.1109/MICRO.2012.33
   Chen XN, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90
   Chou CL, 2008, IEEE T COMPUT AID D, V27, P1866, DOI 10.1109/TCAD.2008.2003301
   Dally W. J., 2004, Principles and Practices of Interconnection Networks
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fallin C, 2011, INT S HIGH PERF COMP, P144, DOI 10.1109/HPCA.2011.5749724
   Goulding-Hotta N, 2012, ASIA S PACIF DES AUT, P100, DOI 10.1109/ASPDAC.2012.6164926
   Haghbayan MH, 2014, PR IEEE COMP DESIGN, P509, DOI 10.1109/ICCD.2014.6974729
   Hoskote Y, 2007, IEEE MICRO, V27, P51, DOI 10.1109/MM.2007.4378783
   Howard J, 2011, IEEE J SOLID-ST CIRC, V46, P173, DOI 10.1109/JSSC.2010.2079450
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jiang Nan, 2011, 2013 IEEE INT S PERF, P86
   Jianhua Zhang, 2015, 2015 IEEE Power & Energy Society General Meeting, P1, DOI 10.1109/PESGM.2015.7286038
   Kanduri A, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P573, DOI 10.1109/ICCD.2015.7357167
   Kumar P, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P276, DOI 10.1109/NOCS.2009.5071477
   Li C, 2012, INT CONFER PARA, P421
   Ma K, 2012, INT CONFER PARA, P13
   Mandelli M., 2011, P 24 S INT CIRC SYST, P191, DOI DOI 10.1145/2020876.2020920
   Moazzen M., 2012, 2012 15th Euromicro Conference on Digital System Design (DSD 2012), P731, DOI 10.1109/DSD.2012.35
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Muthukaruppan Thannirmalai Somu, 2013, P 50 ANN DES AUT C A, V174
   Pagani Santiago, 2014, P INT C HARDW SOFTW, V10
   Rezaei Amin, 2016, P ANN DES AUT C ACM, V155
   Semiconductor Industry Association and others, 2009, ITRS INT TECHN ROADM
   Shafique Muhammad, 2014, P INT C HARDW SOFTW, V13
   Shafique Muhammad., 2014, Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES'14, P1
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Singh AK, 2010, J SYST ARCHITECT, V56, P242, DOI 10.1016/j.sysarc.2010.04.007
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Taylor MB, 2012, DES AUT CON, P1131
   Venkatesh G, 2011, INT SYMP MICROARCH, P163
   Venkatesh G, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P205
   Wang XH, 2010, ACM T ARCHIT CODE OP, V7, DOI 10.1145/1736065.1736066
   Yanhua Liu, 2011, 2011 3rd International Conference on Computer Research and Development (ICCRD 2011), P407, DOI 10.1109/ICCRD.2011.5764225
   Zhan J, 2014, DES AUT CON, DOI 10.1145/2593069.2593165
   Zhu D, 2015, DES AUT TEST EUROPE, P1241
NR 43
TC 3
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 70
DI 10.1145/3055202
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900013
DA 2024-07-18
ER

PT J
AU Guo, ZM
   Di, J
   Tehranipoor, MM
   Forte, D
AF Guo, Zimu
   Di, Jia
   Tehranipoor, Mark M.
   Forte, Domenic
TI Obfuscation-Based Protection Framework against Printed Circuit Boards
   Unauthorized Operation and Reverse Engineering
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Board-level obfuscation; IP protection; unauthorized operation
   prevention; Benes network
ID METHODOLOGY
AB Printed circuit boards (PCBs) are a basic necessity for all modern electronic systems but are becoming increasingly vulnerable to cloning, overproduction, tampering, and unauthorized operation. Most efforts to prevent such attacks have only focused on the chip level, leaving a void for PCBs and higher levels of abstraction. In this article, we propose the first ever obfuscation-based framework for the protection of PCBs. Central to our approach is a permutation block that hides the inter-chip connections between chips on the PCB and is controlled by a key. If the correct key is applied, then the correct connections between chips are made. Otherwise, the connections are incorrectly permuted, and the PCB/system fails to operate. We propose a permutation network added to the PCB based on a Benes network that can easily be implemented in a complex programmable logic device or field-programmable gate arrays. Based on this implementation, we analyze the security of our approach with respect to (i) brute-force attempts to reverse engineer the PCB, (ii) brute-force attempts at guessing the correct key, and (iii) physical and logistic attacks by a range of adversaries. Performance evaluation results on 12 reference designs show that brute force generally requires prohibitive time to break the obfuscation. We also provide detailed requirements for countermeasures that prevent reverse engineering, unauthorized operation, and so on, for different classes of attackers.
C1 [Guo, Zimu; Tehranipoor, Mark M.; Forte, Domenic] Univ Florida, Dept Elect & Comp Engn, 601 Gale Lemerand Dr,226 Mat Engn MAE, Gainesville, FL 32611 USA.
   [Di, Jia] Univ Arkansas, Dept Comp Sci & Comp Engn, JBHT 523, Fayetteville, AR 72701 USA.
C3 State University System of Florida; University of Florida; University of
   Arkansas System; University of Arkansas Fayetteville
RP Guo, ZM (corresponding author), Univ Florida, Dept Elect & Comp Engn, 601 Gale Lemerand Dr,226 Mat Engn MAE, Gainesville, FL 32611 USA.
OI Forte, Domenic/0000-0002-2794-7320
CR ABRAHAM DG, 1991, IBM SYST J, V30, P206, DOI 10.1147/sj.302.0206
   [Anonymous], ROBUST COUNTERFEIT P
   [Anonymous], TI DES REF DES
   [Anonymous], 1997, PARALLEL PROCESS LET
   [Anonymous], SUMMER SCH CRYPTOGRA
   [Anonymous], 2015, USING ENCRYPTION SEC
   [Anonymous], NEW MEDIA SOC
   [Anonymous], 1997, INT WORKSH SEC PROT
   [Anonymous], NOVA L REV
   [Anonymous], 2014, DAT SHEET FXLN83XXQ
   [Anonymous], CODEWARRIOR SOFTW DE
   [Anonymous], 2005, MEDIA ARTS LAW REV
   [Anonymous], SPIE SENSING TECHNOL
   [Anonymous], 2009, SECURITY VOLATILE FP
   [Anonymous], JACM
   [Anonymous], INT S MICR
   [Anonymous], IEEE DES TEST
   [Anonymous], 2014, WOOT
   [Anonymous], ROBUST COUNTERFEIT P
   [Anonymous], POL CHIN CIT CLAMP C
   [Anonymous], HIGH PERF IC SOCK AD
   [Anonymous], 2015, PROC INT S TEST FAIL
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Desai A.R., 2013, P 8 ANN CYBER SECURI, DOI [10.1145/2459976.2459985, DOI 10.1145/2459976.2459985]
   Feldman Paul, 1988, SIAM J DISCRETE MATH, V1
   Guin U, 2014, J ELECTRON TEST, V30, P25, DOI 10.1007/s10836-013-5428-2
   Hartmann K., 2013, P 2013 5 INT C CYB C, P1
   MITRA D, 1987, J ACM, V34, P802, DOI 10.1145/31846.42226
   Nassimi D., 1982, IEEE Transactions on Computers, VC-31, P148, DOI 10.1109/TC.1982.1675960
   PIPPENGER N, 1978, J COMPUT SYST SCI, V17, P145, DOI 10.1016/0022-0000(78)90001-6
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Ravi S, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P605, DOI 10.1109/ICVD.2004.1260985
   Roy JA, 2010, COMPUTER, V43, P30, DOI 10.1109/MC.2010.284
   Simpson E, 2006, LECT NOTES COMPUT SC, V4249, P311
   Tehranipoor M., 2015, Counterfeit integrated circuits
   Teoh ABJ, 2008, C IND ELECT APPL, P2145, DOI 10.1109/ICIEA.2008.4582898
   Thamarakuzhi A., 2010, 2010 International Conference on High Performance Switching and Routing (HPSR 2010), P153, DOI 10.1109/HPSR.2010.5580266
   WAKSMAN A, 1968, J ACM, V15, P159, DOI 10.1145/321439.321449
   Wayman James., 2005, INTRO BIOMETRIC AUTH
   Wei LX, 2015, ICCAD-IEEE ACM INT, P152, DOI 10.1109/ICCAD.2015.7372563
   Weingart SH, 2001, LECT NOTES COMPUT SC, V1965, P302
   Yang K, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON TECHNOLOGIES FOR HOMELAND SECURITY (HST)
   Zamanzadeh S, 2013, IEEE INT CONF VLSI, P52, DOI 10.1109/VLSI-SoC.2013.6673245
NR 43
TC 5
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 54
DI 10.1145/3035482
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200015
DA 2024-07-18
ER

PT J
AU Mehri, H
   Alizadeh, B
AF Mehri, Hossein
   Alizadeh, Bijan
TI Genetic-Algorithm-Based FPGA Architectural Exploration Using Analytical
   Models
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analytical models; genetic algorithm; general-purpose FPGA
   architectures; application-specific FPGA architectures; power
AB FPGA architectural optimization has emerged as one of the most important digital design challenges. In recent years, experimental methods have been replaced by analytical ones to find the optimized architecture. Time is the main reason for this replacement. Conventional Geometric Programming (GP) is a routine framework to solve analytical models, including area, delay, and power models. In this article, we discuss the application of the Genetic Algorithm (GA) to the design of FPGA architectures. The performance model has been integrated into the Genetic Algorithm framework in order to investigate the impact of various architectural parameters on the performance efficiency of FPGAs. This way, we are able to rapidly analyze FPGA architectures and select the best one. The main advantages of using GA versus GP are concurrency and speed. The results show that concurrent optimization of high-level architecture parameters, including lookup table size (K) and cluster size (N), and low-level parameters, like scaling of transistors, is possible for GA, whereas GP does not capture K and N under its concurrency and it needs to exhaustively search all possible combinations of K and N. The results also show that more than two orders of magnitude in runtime improvement in comparison with GP-based analysis is achieved.
C1 [Mehri, Hossein; Alizadeh, Bijan] Univ Tehran, Coll Engn, Sch Elect & Comp Engn, N Kargar Ave,POB 14395-515, Tehran, Iran.
C3 University of Tehran
RP Alizadeh, B (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, N Kargar Ave,POB 14395-515, Tehran, Iran.
EM h.mehri@ut.ac.ir; b.alizadeh@ut.ac.ir
RI Alizadeh, Bijan/I-9019-2018
FU Iran National Science Foundation (INSF) [92018585]
FX This research was in part supported by the Iran National Science
   Foundation (INSF) under grant #92018585.
CR Albrecht Christoph, 2014, IWLS 2005 BENCHMARKS
   Altera Corporation, 2011, QUART 2 U INT PROGR
   Baruch Z., 1999, P 12 INT C CONTR SYS, V2, P121
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Chin SYL, 2009, I C FIELD PROG LOGIC, P146, DOI 10.1109/FPL.2009.5272519
   Das J., 2010, IEEE T VERY LARGE SC, V19, P2229
   Das J, 2013, ACM T RECONFIG TECHN, V6, DOI 10.1145/2499625.2499627
   DEJONG KA, 1992, PARALLEL PROBLEM SOLVING FROM NATURE, 2, P3
   Fang WM, 2008, FPGA 2008: SIXTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P139
   Hung Eddie, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P96, DOI 10.1109/FPT.2009.5377673
   Kilic A, 2014, INT J RECONFIGURABLE, V2014, DOI 10.1155/2014/827613
   Mehri H, 2015, MICROPROCESS MICROSY, V39, P796, DOI 10.1016/j.micpro.2015.09.009
   Mehri H, 2014, IRAN CONF ELECTR ENG, P300, DOI 10.1109/IranianCEE.2014.6999552
   Poon KKW, 2005, ACM T DES AUTOMAT EL, V10, P279, DOI 10.1145/1059876.1059881
   Saeyang Y., 1991, LOGIC SYNTHESIS OPTI
   Smith Alastair M., 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P54, DOI 10.1109/FPT.2009.5377647
   Smith A.M., 2009, FPGA 09, P181
   Smith A. M., 2010, IEEE T COMPUT AID D, V29, P8
   Wang LP, 2005, IEEE C EVOL COMPUTAT, P2161
   Yang M, 2005, 2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, P808
NR 20
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 13
DI 10.1145/2939372
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300013
DA 2024-07-18
ER

PT J
AU Wang, H
   Ma, J
   Tan, SXD
   Zhang, C
   Tang, H
   Huang, KH
   Zhang, ZH
AF Wang, Hai
   Ma, Jian
   Tan, Sheldon X. -D.
   Zhang, Chi
   Tang, He
   Huang, Keheng
   Zhang, Zhenghong
TI Hierarchical Dynamic Thermal Management Method for High-Performance
   Many-Core Microprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dynamic thermal management; many-core microprocessor; model predictive
   control; DVFS; task migration
ID TASK MIGRATION; DVFS
AB It is challenging to manage the thermal behavior of many-core microprocessors while still keeping them running at high performance since the control complexity increases as the core number increases. In this article, a novel hierarchical dynamic thermal management method is proposed to overcome this challenge. The new method employs model predictive control (MPC) with task migration and a DVFS scheme to ensure smooth control behavior and negligible computing performance sacrifice. In order to be scalable to many-core systems, the hierarchical control scheme is designed with two levels. At the lower level, the cores are spatially clustered into blocks, and local task migration is used to match current power distribution with the optimal distribution calculated byMPC. At the upper level, global task migration is used with the unmatched powers from the lower level. A modified iterative minimum cut algorithm is used to assist the task migration decision making if the power number is large at the upper level. Finally, DVFS is applied to regulate the remaining unmatched powers. Experiments show that the new method outperforms existing methods and is very scalable to manage many-core microprocessors with small performance degradation.
C1 [Wang, Hai; Ma, Jian; Zhang, Chi; Tang, He] Univ Elect Sci & Technol China, Sch Microelect & Solid State Elect, 4,Sec 2,North Jianshe Rd, Chengdu 610054, Peoples R China.
   [Tan, Sheldon X. -D.] Univ Calif Riverside, Dept Elect & Comp Engn, 900 Univ Ave, Riverside, CA 92521 USA.
   [Huang, Keheng; Zhang, Zhenghong] Southwest China Res Inst Elect Equipment, 496 West Yingkang Rd, Chengdu 610036, Peoples R China.
C3 University of Electronic Science & Technology of China; University of
   California System; University of California Riverside
RP Wang, H (corresponding author), Univ Elect Sci & Technol China, Sch Microelect & Solid State Elect, 4,Sec 2,North Jianshe Rd, Chengdu 610054, Peoples R China.
EM wanghai@uestc.edu.cn; majian@std.uestc.edu.cn; stan@ece.ucr.edu;
   zhangc@uestc.edu.cn; tanghe@uestc.edu.cn; 39774128@qq.com;
   1274006713@qq.com
OI Tan, Sheldon/0000-0003-2119-6869
FU National Natural Science Foundation of China [61404024, 61204031];
   Scientific Research Foundation for the Returned Overseas Chinese
   Scholars, State Education Ministry; Open Foundation of State Key
   Laboratory of Electronic Thin Films and Integrated Devices [KFJJ201409];
   National Science Foundation (NSF) [CCF-1255899]; Semiconductor Research
   Corporation (SRC) [2013-TJ-2417]
FX This work is supported in part by the National Natural Science
   Foundation of China under Grant No. 61404024; in part by the Scientific
   Research Foundation for the Returned Overseas Chinese Scholars, State
   Education Ministry; in part by the Open Foundation of State Key
   Laboratory of Electronic Thin Films and Integrated Devices under Grant
   No. KFJJ201409; in part by the National Science Foundation (NSF) under
   Grant No. CCF-1255899; in part by the Semiconductor Research Corporation
   (SRC) under Grant No. 2013-TJ-2417; and in part by the National Natural
   Science Foundation of China under Grant No. 61204031.
CR [Anonymous], 1988, P PAP 25 YEARS EL DE
   [Anonymous], 2009, P 19 EUR C CIRC THEO
   Ayoub R, 2009, I SYMPOS LOW POWER E, P99
   Bartolini A, 2013, IEEE T PARALL DISTR, V24, P170, DOI 10.1109/TPDS.2012.117
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Brooks D, 2007, IEEE MICRO, V27, P49, DOI 10.1109/MM.2007.58
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Cong Jason., 2012, Proceedings of the 2012 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED '12, P345
   Cuesta D, 2010, IEEE COMP SOC ANN, P110, DOI 10.1109/ISVLSI.2010.39
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Dutt S, 1996, DES AUT CON, P100
   Ebi Thomas, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P302, DOI 10.1145/1687399.1687457
   Ge Y, 2010, DES AUT CON, P579, DOI 10.1109/HPCC.2010.49
   Hanumaiah V, 2014, IEEE T COMPUT, V63, P349, DOI 10.1109/TC.2012.213
   Hanumaiah V, 2011, IEEE T COMPUT AID D, V30, P1677, DOI 10.1109/TCAD.2011.2161308
   Henning JL, 2000, COMPUTER, V33, P28, DOI 10.1109/2.869367
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Huang W, 2011, IEEE MICRO, V31, P16, DOI 10.1109/MM.2011.42
   Jayaseelan Ramkumar, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P314, DOI 10.1145/1687399.1687459
   Kadin M, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P137
   Khdr H., 2015, P 52 ANN DES AUT C, P1
   Liu GL, 2012, DES AUT TEST EUROPE, P187
   Ma Jian, 2014, P IEEE AS PAC C CIRC
   Mutapcic A, 2009, IEEE T CIRCUITS-I, V56, P1994, DOI 10.1109/TCSI.2008.2011589
   Muthukaruppan TS, 2013, DES AUT CON
   Powell MD, 2004, ACM SIGPLAN NOTICES, V39, P260, DOI 10.1145/1037187.1024424
   Shafique Muhammad., 2014, Proceedings of the 2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES'14, P1
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Tan C, 2015, ASIA S PACIF DES AUT, P618, DOI 10.1109/ASPDAC.2015.7059077
   Taylor MB, 2013, IEEE MICRO, V33, P8, DOI 10.1109/MM.2013.90
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
NR 32
TC 30
Z9 32
U1 1
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 1
DI 10.1145/2891409
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300001
OA Bronze
DA 2024-07-18
ER

PT J
AU Kim, M
   Koo, J
   Lee, H
   Geraci, JR
AF Kim, Myungsun
   Koo, Jinkyu
   Lee, Hyojung
   Geraci, James R.
TI Memory Management Scheme to Improve Utilization Efficiency and Provide
   Fast Contiguous Allocation without a Statically Reserved Area
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Management; Algorithms; Memory fragmentation; memory management; page
   cache
AB Fast allocation of large blocks of physically contiguous memory plays a crucial role to boost the performance of multimedia applications in modern memory-constrained portable devices, such as smartphones, tablets, etc. Existing systems have addressed this issue by provisioning a large statically reserved memory area (SRA) in which only dedicated applications can allocate pages. However, this in turn degrades the performance of applications that are prohibited to utilize the SRA due to the reduced available memory pool. To overcome this drawback while maintaining the benefits of the SRA, we propose a new memory management scheme that uses a special memory region, called page-cache-preferred area (PCPA), in concert with a quick memory reclaiming algorithm. The key of the proposed scheme is to enhance the memory utilization efficiency by enabling to allocate page-cached pages of all applications in the PCPA until predetermined applications require to allocate big chunks of contiguous memory. At this point, clean page-cached pages in the PCPA are rapidly evicted without write-back to a secondary storage. Compared to the SRA scheme, experimental results show that the average launch time of real-world applications and the execution time of I/O-intensive benchmarks are reduced by 9.2% and 24.7%, respectively.
C1 [Kim, Myungsun] Seoul Natl Univ, Operating Syst Lab, Seoul, South Korea.
   [Koo, Jinkyu; Lee, Hyojung; Geraci, James R.] Samsung Elect, DMC R&D, Suwon, South Korea.
   [Kim, Myungsun] Samsung Elect, Suwon, South Korea.
C3 Seoul National University (SNU); Samsung; Samsung Electronics; Samsung
   Electronics; Samsung
RP Kim, M (corresponding author), Seoul Natl Univ, Operating Syst Lab, Seoul, South Korea.
EM mskim@redwood.snu.ac.kr
CR Amit N., 2010, International Symposium on Computer Architecture, P256
   Amit Nadav, 2011, P ANN USENIX TECHN C
   Ammendola R, 2013, PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P58, DOI 10.1109/FPT.2013.6718331
   [Anonymous], 2014, SYSBENCH SYSTEM PERF
   [Anonymous], 2014, SPECS BENCHM PUBL RE
   ARM Architecture, 2014, CORT A9 TECHN REF MA
   Berger ED, 2000, ACM SIGPLAN NOTICES, V35, P117, DOI 10.1145/384264.379232
   Corbet Jonathan, 2010, Memory compaction
   Guibin Wang, 2011, Proceedings of the 2011 12th International Conference on Parallel and Distributed Computing Applications and Technologies (PDCAT 2011), P327, DOI 10.1109/PDCAT.2011.28
   Henot Jean-Pierre, 2013, P IEEE INT S BROADB
   Inoue H, 2009, PLDI'09 PROCEEDINGS OF THE 2009 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P386, DOI 10.1145/1542476.1542520
   Jeong J, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P191
   Jeong J, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435239
   Johnstone MS, 1999, ACM SIGPLAN NOTICES, V34, P26, DOI 10.1145/301589.286864
   Kalkov I, 2012, PROCEEDINGS OF THE 10TH INTERNATIONAL WORKSHOP ON JAVA TECHNOLOGIES FOR REAL-TIME AND EMBEDDED SYSTEMS, P105
   Lee MJ, 2011, IEEE T CONSUM ELECTR, V57, P1661, DOI 10.1109/TCE.2011.6131139
   Linaro, 2013, ION INT MEM ALL
   Love Robert, 2010, Linux Kernel Development
   Lwnnet, 2012, ANDROID ION MEMORY A
   Masmano M, 2004, EUROMICRO, P79, DOI 10.1109/EMRTS.2004.1311009
   Matias R, 2011, IEEE SYS MAN CYBERN, P2431, DOI 10.1109/ICSMC.2011.6084042
   Ramadan Marwan., 2008, IEEE 19th International Symposium on Personal, Indoor and Mobile Radio Communications, P1
   Udayakumaran Sumesh, 2006, ACM Transactions on Embedded Computing Systems (TECS), V5, P472
   Wu Fengguang, 2008, Operating Systems Review, V42, P75, DOI 10.1145/1400097.1400106
   Yu CH, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-5, P80
NR 25
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 4
DI 10.1145/2770871
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700004
DA 2024-07-18
ER

PT J
AU Jiang, L
   Zhao, B
   Yang, J
   Zhang, YT
AF Jiang, Lei
   Zhao, Bo
   Yang, Jun
   Zhang, Youtao
TI Constructing Large and Fast On-Chip Cache for Mobile Processors with
   Multilevel Cell STT-MRAM Technology
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Spin-transfer torque; magnetic random access
   memory; multilevel cell
ID MEMORY; RAM; ARCHITECTURE
AB Modern mobile processors integrating an increasing number of cores into one single chip demand large-capacity, on-chip, last-level caches (LLCs) in order to achieve scalable performance improvements. However, adopting traditional memory technologies such as SRAM and embedded DRAM (eDRAM) leakage and scalability problems. Spin-transfer torque magnetic RAM (STT-MRAM) is a novel nonvolatile memory technology that has emerged as a promising alternative for constructing on-chip caches in high-end mobile processors. STT-MRAM has many advantages, such as short read latency, zero leakage from the memory cell, and better scalability than eDRAM and SRAM. Multilevel cell (MLC) STT-MRAM further enlarges capacity and reduces per-bit cost by storing more bits in one cell.
   However, MLC STT-MRAM has long write latency which limits the effectiveness of MLC STT-MRAM based LLCs. In this article, we address this limitation with three novel designs: line pairing (LP), line swapping (LS), and dynamic LP/LS enabler (DLE). LP forms fast cache lines by reorganizing MLC soft bits which are faster to write. LS dynamically stores frequently-written data into these fast cache lines. We then propose a dynamic LP/LS enabler (DLE) to enable LP and LS only if they help to improve the overall cache performance. Our experimental results show that the proposed designs improve system performance by 9-15% and reduce energy consumption by 14-21% for various types of mobile processors.
C1 [Jiang, Lei; Zhao, Bo; Yang, Jun] Univ Pittsburgh, Elect & Comp Engn Dept, Pittsburgh, PA 15260 USA.
   [Zhang, Youtao] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh
RP Jiang, L (corresponding author), Univ Pittsburgh, Elect & Comp Engn Dept, Pittsburgh, PA 15260 USA.
EM lei16.jiang@gmail.com
OI Yang, Jun/0000-0001-8372-6541
FU National Science Foundation [1012070, 0747242]; Direct For Computer &
   Info Scie & Enginr; Division Of Computer and Network Systems [1012070,
   0747242] Funding Source: National Science Foundation; Direct For
   Computer & Info Scie & Enginr; Division of Computing and Communication
   Foundations [1422331] Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   grant NSF CSR # 1012070 and NSF CAREER # 0747242.
CR Alizadeh Mohammad, 2012, Performance Evaluation Review, V40, P247, DOI 10.1145/2318857.2254787
   [Anonymous], 2013, EVID-BASED COMPL ALT
   Bi XY, 2013, ICCAD-IEEE ACM INT, P429, DOI 10.1109/ICCAD.2013.6691153
   Caulfield A. M., 2009, P 42 ANN IEEE ACM IN, P24
   Chang MT, 2013, INT S HIGH PERF COMP, P143, DOI 10.1109/HPCA.2013.6522314
   Chen YR, 2010, MIDWEST SYMP CIRCUIT, P1109, DOI 10.1109/MWSCAS.2010.5548848
   Chi P, 2014, ICCAD-IEEE ACM INT, P301, DOI 10.1109/ICCAD.2014.7001367
   Chung Suock., 2010, ELECT DEVICES M IEDM, P12
   Dong XY, 2008, DES AUT CON, P554
   Gralla Preston, 2011, MOTOROLA XOOM MISSIN
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Ishigaki T, 2010, S VLSI TECH, P47, DOI 10.1109/VLSIT.2010.5556126
   Kumar SV, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P210
   Lou XH, 2008, APPL PHYS LETT, V93, DOI 10.1063/1.3049617
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Sbiaa R, 2011, APPL PHYS LETT, V99, DOI 10.1063/1.3632075
   Sharad M, 2013, I SYMPOS LOW POWER E, P64, DOI 10.1109/ISLPED.2013.6629268
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Sun GY, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159545
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Sun ZG, 2013, INT J AEROSPACE ENG, V2013, DOI 10.1155/2013/928627
   Tullsen DM, 2001, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2001.991129
   Wang J, 2013, INT S HIGH PERF COMP, P234, DOI 10.1109/HPCA.2013.6522322
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Xu W, 2009, DES AUT CON, P87
   Yiran Chen, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P73, DOI 10.1109/ISLPED.2011.5993610
   Zhao Bo, 2013, ACM T DES AUTOMAT EL, V18, P57
NR 28
TC 3
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 54
DI 10.1145/2764903
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900008
DA 2024-07-18
ER

PT J
AU Holst, S
   Imhof, ME
   Wunderlich, HJ
AF Holst, Stefan
   Imhof, Michael E.
   Wunderlich, Hans-Joachim
TI High-Throughput Logic Timing Simulation on GPGPUs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Performance; Gate-level simulation; general purpose
   computing on graphics processing unit (GP-GPU); hazards; parallel CAD;
   pin-to-pin delay; pulse-filtering; timing simulation
AB Many EDA tasks such as test set characterization or the precise estimation of power consumption, power droop and temperature development, require a very large number of time-aware gate-level logic simulations. Until now, such characterizations have been feasible only for rather small designs or with reduced precision due to the high computational demands.
   The new simulation system presented here is able to accelerate such tasks by more than two orders of magnitude and provides for the first time fast and comprehensive timing simulations for industrialsized designs. Hazards, pulse-filtering, and pin-to-pin delay are supported for the first time in a GPGPU accelerated simulator, and the system can easily be extended to even more realistic delay models and further applications.
   A sophisticated mapping with efficient memory utilization and access patterns as well as minimal synchronizations and control flow divergence is able to use the full potential of GPGPU architectures. To provide such a mapping, we combine for the first time the versatility of event-based timing simulation and multidimensional parallelism used in GPU-based gate-level simulators. The result is a throughput-optimized timing simulation algorithm, which runs many simulation instances in parallel and at the same time fully exploits gate-parallelism within the circuit.
C1 [Holst, Stefan] Kyushu Inst Technol, Dept Creat Informat, Iizuka, Fukuoka 8208502, Japan.
   [Imhof, Michael E.; Wunderlich, Hans-Joachim] Univ Stuttgart, D-70569 Stuttgart, Germany.
C3 Kyushu Institute of Technology; University of Stuttgart
RP Holst, S (corresponding author), Kyushu Inst Technol, Dept Creat Informat, 680-4 Kawazu, Iizuka, Fukuoka 8208502, Japan.
EM holst@ci.kyutech.ac.jp; imhof@iti.uni-stuttgart.de;
   wu@iti.uni-stuttgart.de
RI Wunderlich, Hans-Joachim/AAI-1902-2019
OI Wunderlich, Hans-Joachim/0000-0003-4536-8290
FU DFG [WU 245/16-1]
FX This work has been supported in part by the DFG under contract WU
   245/16-1.
CR BAILEY ML, 1994, ACM COMPUT SURV, V26, P255, DOI 10.1145/185403.185424
   Catanzaro B, 2008, DES AUT CON, P12
   CHANDY KM, 1981, COMMUN ACM, V24, P198, DOI 10.1145/358598.358613
   Chatterjee D, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1970353.1970363
   Croix John F., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P276, DOI 10.1145/1687399.1687451
   Czutro A., 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P344, DOI 10.1109/ATS.2012.14
   Czutro A, 2008, PROC EUR TEST SYMP, P113, DOI 10.1109/ETS.2008.19
   Gulati K, 2010, J ELECTRON TEST, V26, P195, DOI 10.1007/s10836-010-5147-x
   Gulati K, 2009, ASIA S PACIF DES AUT, P260, DOI 10.1109/ASPDAC.2009.4796490
   Holst S., 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P155, DOI 10.1109/ATS.2012.23
   JEFFERSON DR, 1985, ACM T PROGR LANG SYS, V7, P404, DOI 10.1145/3916.3988
   KNOWLTON KC, 1965, COMMUN ACM, V8, P623, DOI 10.1145/365628.365655
   Knuth D.E.:, 1969, ART COMPUTER PROGRAM, V1
   Kochte MA, 2010, DES AUT CON, P380
   Li H., 2010, P IEEE INT TEST C
   Li LJ, 2000, PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), P145, DOI 10.1109/ATS.2000.893617
   Li M, 2010, ASIAN TEST SYMPOSIUM, P15, DOI 10.1109/ATS.2010.12
   LIN CJ, 1987, IEEE T COMPUT AID D, V6, P694
   Macii E, 1997, DES AUT CON, P504
   Meraji S, 2012, IEEE T PARALL DISTR, V23, P1135, DOI 10.1109/TPDS.2011.246
   Min Y., 1996, P 9 INT C VLSI DES B, P162
   MUELLERTHUNS RB, 1993, IEEE T COMPUT AID D, V12, P446, DOI 10.1109/43.215006
   Najm F. N., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P446, DOI 10.1109/92.335013
   OCL, 2011, NANGATE OP CELL LIB
   Owens JD, 2008, P IEEE, V96, P879, DOI 10.1109/JPROC.2008.917757
   Reddy S. M., 1984, P 14 INT FAULT TOL C, P4449
   Sauer M., 2014, PROC IEEE EUROP TEST, P87
   Shen A., 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.92CH03183-1), P402, DOI 10.1109/ICCAD.1992.279338
   SOULE L, 1989, IEEE DES TEST COMPUT, V6, P32, DOI 10.1109/54.41672
   Wang CY, 1998, IEEE T VLSI SYST, V6, P134, DOI 10.1109/92.661255
   Zhu YH, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1970353.1970362
NR 31
TC 26
Z9 26
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 37
DI 10.1145/2714564
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900004
DA 2024-07-18
ER

PT J
AU Huang, X
   Liu, GG
   Guo, WZ
   Niu, YZ
   Chen, GL
AF Huang, Xing
   Liu, Genggeng
   Guo, Wenzhong
   Niu, Yuzhen
   Chen, Guolong
TI Obstacle-Avoiding Algorithm in X-Architecture Based on Discrete Particle
   Swarm Optimization for VLSI Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Obstacle avoiding; particle swarm optimization
   (PSO); pretreatment strategy; adjustment; refinement; Steiner tree
ID STEINER TREE CONSTRUCTION; MINIMUM TREES; FLUTE
AB Obstacle-avoiding Steiner minimal tree (OASMT) construction has become a focus problem in the physical design of modern very large-scale integration (VLSI) chips. In this article, an effective algorithm is presented to construct an OASMT based on X-architecturex for a given set of pins and obstacles. First, a kind of special particle swarm optimization (PSO) algorithm is proposed that successfully combines the classic genetic algorithm (GA), and greatly improves its own search capability. Second, a pretreatment strategy is put forward to deal with obstacles and pins, which can provide a fast information inquiry for the whole algorithm by generating a precomputed lookup table. Third, we present an efficient adjustment method, which enables particles to avoid all the obstacles by introducing some corner points of obstacles. Finally, an excellent refinement method is discussed to further enhance the quality of the final routing tree, which can improve the quality of the solution by 7.93% on average. To our best knowledge, this is the first time to specially solve the single-layer obstacle-avoiding problem in X-architecture. Experimental results show that the proposed algorithm can further shorten wirelength in the presence of obstacles. And it achieves the best solution quality in a reasonable runtime among the existing algorithms.
C1 [Huang, Xing; Liu, Genggeng; Guo, Wenzhong; Niu, Yuzhen; Chen, Guolong] Fuzhou Univ, Coll Math & Comp Sci, Fuzhou 350002, Peoples R China.
C3 Fuzhou University
RP Guo, WZ (corresponding author), Fuzhou Univ, Coll Math & Comp Sci, Fuzhou 350002, Peoples R China.
EM fzugwz@163.com
RI Liu, Genggeng/AAB-6690-2020
OI Liu, Genggeng/0000-0002-3099-4371
FU National Basic Research Program of China [2011CB808003]; National
   Natural Science Foundation of China [11271002]; Fujian Province Key
   Laboratory of Network Computing and Intelligent Information Processing
   Project [2009J1007]; Fujian Province High School Science Fund for
   Distinguished Young Scholars [JA12016]; Fujian Natural Science Funds for
   Distinguished Young Scholar [2014J06017]; Program for New Century
   Excellent Talents in Fujian Province University [JA13021]
FX This work was supported in part by the National Basic Research Program
   of China under grant no. 2011CB808003, the National Natural Science
   Foundation of China under grant no. 11271002, the Fujian Province Key
   Laboratory of Network Computing and Intelligent Information Processing
   Project under grant no. 2009J1007, the Fujian Province High School
   Science Fund for Distinguished Young Scholars under grant no. JA12016,
   the Fujian Natural Science Funds for Distinguished Young Scholar under
   grant 2014J06017, and the Program for New Century Excellent Talents in
   Fujian Province University under grant no. JA13021.
CR Ajwani G, 2011, IEEE T COMPUT AID D, V30, P194, DOI 10.1109/TCAD.2010.2096571
   [Anonymous], 2003, P 13 ACM GREAT LAK S, DOI DOI 10.1145/764808.764810
   Chen H., 2003, Proc. System Level Interconnect Prediction Workshop, P71
   Chiang C., 2002, P INT MIDW S CIRC SY, P1
   Chow WK, 2014, INTEGRATION, V47, P105, DOI 10.1016/j.vlsi.2013.08.001
   Chu C, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P696, DOI 10.1109/ICCAD.2004.1382665
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Clerc M, 2004, STUD FUZZ SOFT COMP, V141, P219
   Eberhart R.C., 1995, Proc Int Symp Micro Mach Hum Sci, P39, DOI [DOI 10.1109/MHS.1995.494215, 10.1109/mhs.1995.494215]
   Ganley J. L., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P512, DOI 10.1145/238997.239033
   HANAN M, 1966, SIAM J APPL MATH, V14, P255, DOI 10.1137/0114025
   HO JM, 1989, ACM IEEE D, P161, DOI 10.1145/74382.74410
   Huang T, 2013, IEEE T COMPUT AID D, V32, P882, DOI 10.1109/TCAD.2013.2238291
   Huang T, 2011, DES AUT CON, P164
   Huang T, 2010, ICCAD-IEEE ACM INT, P610, DOI 10.1109/ICCAD.2010.5654220
   Jing TT, 2007, IEEE T COMPUT AID D, V26, P2073, DOI 10.1109/TCAD.2007.896291
   Kahng AB, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P827, DOI 10.1109/ASPDAC.2003.1195132
   Koh C.-K., 2000, Proc. Great Lakes Symposium on VLSI, P47
   Liang Li, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P21
   Lin CW, 2008, IEEE T COMPUT AID D, V27, P643, DOI 10.1109/TCAD.2008.917583
   Liu CH, 2012, IEEE T COMPUT AID D, V31, P1050, DOI 10.1109/TCAD.2012.2185050
   Liu CH, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529267
   Long J, 2008, IEEE T COMPUT AID D, V27, P2169, DOI 10.1109/TCAD.2008.2006098
   Ratnaweera A, 2004, IEEE T EVOLUT COMPUT, V8, P240, DOI 10.1109/tevc.2004.826071
   Shen Z, 2005, PR IEEE COMP DESIGN, P38, DOI 10.1109/ICCD.2005.45
   Shi Y., 1999, P C EV COMP CEC 99
   Teig S., 2002, P 2002 INT WORKSHOP, P33
   Yan JT, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1344418.1344422
   Yuhui Shi, 1998, Evolutionary Programming VII. 7th International Conference, EP98. Proceedings, P591, DOI 10.1007/BFb0040810
   Zhu Q, 2005, IEEE T COMPUT AID D, V24, P1066, DOI 10.1109/TCAD.2005.850862
NR 30
TC 55
Z9 56
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 24
DI 10.1145/2699862
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900008
DA 2024-07-18
ER

PT J
AU Pan, GY
   Jou, JY
   Lai, BC
AF Pan, Gung-Yu
   Jou, Jing-Yang
   Lai, Bo-Cheng
TI Scalable Power Management Using Multilevel Reinforcement Learning for
   Multiprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Management; Dynamic power management;
   multiprocessors; reinforcement learning
ID NETWORK
AB Dynamic power management has become an imperative design factor to attain the energy efficiency in modern systems. Among various power management schemes, learning-based policies that are adaptive to different environments and applications have demonstrated superior performance to other approaches. However, they suffer the scalability problem for multiprocessors due to the increasing number of cores in a system. In this article, we propose a scalable and effective online policy called MultiLevel Reinforcement Learning (MLRL). By exploiting the hierarchical paradigm, the time complexity of MLRL is O(n lg n) for n cores and the convergence rate is greatly raised by compressing redundant searching space. Some advanced techniques, such as the function approximation and the action selection scheme, are included to enhance the generality and stability of the proposed policy. By simulating on the SPLASH-2 benchmarks, MLRL runs 53% faster and outperforms the state-of-the-art work with 13.6% energy saving and 2.7% latency penalty on average. The generality and the scalability of MLRL are also validated through extensive simulations.
C1 [Pan, Gung-Yu; Jou, Jing-Yang; Lai, Bo-Cheng] Natl Chiao Tung Univ, Hsinchu, Taiwan.
   [Jou, Jing-Yang] Natl Cent Univ, Minneapolis, MN USA.
C3 National Yang Ming Chiao Tung University
RP Pan, GY (corresponding author), Natl Chiao Tung Univ, Hsinchu, Taiwan.
FU National Science Council [NSC101-2221-E-008-137-MY3]
FX This work is supported by the National Science Council under grant
   NSC101-2221-E-008-137-MY3.
CR AMD, 2013, AMD POW TECHN
   [Anonymous], P INT C COMP AID DES
   [Anonymous], P EMB WORLD C
   [Anonymous], P 19 INT S COMP ARCH
   [Anonymous], ARM INT EN CONTR TEC
   [Anonymous], ACPI ADV CONF POW IN
   ARM, 2012, CORT A9 MPCOR TECHN
   Augustine J, 2008, SIAM J COMPUT, V37, P1499, DOI 10.1137/05063787X
   Barto AG, 2003, DISCRETE EVENT DYN S, V13, P41, DOI [10.1023/A:1022140919877, 10.1023/A:1025696116075]
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Bhatti Khurram, 2010, P IEEE IFIP INT C EM
   Brockman J. B., 2009, INT S MICR ISCA
   Dhiman G, 2009, IEEE T COMPUT AID D, V28, P676, DOI 10.1109/TCAD.2009.2015740
   Golding Richard., 1996, Idleness is not sloth
   Held J., 2006, From a Few Cores to Many: A Tera-scale Computing Research Overview
   Huang GB, 2005, IEEE T NEURAL NETWOR, V16, P57, DOI 10.1109/TNN.2004.836241
   Hwang CH, 2000, ACM T DES AUTOMAT EL, V5, P226, DOI 10.1145/335043.335046
   Intel, 2013, ENH INT SPEEDST TECH
   Isci Canturk, 2006, P IEEE ACM INT S MIC
   Jha Niraj K., 2001, P IEEE ACM INT C COM
   Jung H, 2010, IEEE T COMPUT AID D, V29, P1395, DOI 10.1109/TCAD.2010.2059270
   Jung HS, 2009, IEEE T VLSI SYST, V17, P929, DOI 10.1109/TVLSI.2008.2009014
   KARLIN AR, 1994, ALGORITHMICA, V11, P542, DOI 10.1007/BF01189993
   Karypis G, 1999, IEEE T VLSI SYST, V7, P69, DOI 10.1109/92.748202
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Kveton Branislav, 2007, P 19 NAT C INN APPL
   Madan Niti, 2011, P INT S HIGH PERF CO
   Maggio M, 2012, ACM T AUTON ADAP SYS, V7, DOI 10.1145/2382570.2382572
   Mariani Giovanni, 2011, P IEEE S APPL SPEC P
   Pedram Massoud, 1996, ACM T DES AUTOMAT EL, V1, P3, DOI DOI 10.1145/225871.22587
   Platt J, 1991, NEURAL COMPUT, V3, P213, DOI 10.1162/neco.1991.3.2.213
   Qiu QR, 2007, DES AUT TEST EUROPE, P779
   Rangan K.K., 2009, P INT S COMP ARCH
   Sartori John, 2009, P DES AUT TEST EUR C
   Sharkey Joseph, 2007, P INT S LOW POW EL D
   Shen H, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442095
   Srivastav M, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390194
   Sutton R., 1998, Reinforcement Learning: An Introduction
   Tham Chen Khong, 1994, THESIS JESUS COLL CA
   Tokic Michel, 2011, P 34 ANN GERM C ADV
   Winter Jonathan A., 2010, P INT C PAR ARCH COM
   WOO SC, 1995, P 22 INT S COMP ARCH
   Wu Yue, 2012, ISRN APPL MATH, V2012
   Ye R., 2012, P AS S PAC DES AUT C
NR 44
TC 9
Z9 12
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 33
DI 10.1145/2629486
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600002
DA 2024-07-18
ER

PT J
AU Rodrigues, R
   Annamalai, A
   Koren, I
   Kundu, S
AF Rodrigues, Rance
   Annamalai, Arunachalam
   Koren, Israel
   Kundu, Sandip
TI Improving Performance per Watt of Asymmetric Multi-Core Processors via
   Online Program Phase Classification and Adaptive Core Morphing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Experimentation; Asymmetric
   multi-cores; dynamic core morphing (DCM); hardware-assisted core
   reconfiguration and thread scheduling
AB Asymmetric multi-core processors (AMPs) have been shown to outperform symmetric ones in terms of performance and performance/watt. Improved performance and power efficiency are achieved when the program threads are matched to their most suitable cores. Since the computational needs of a program may change during its execution, the best thread to core assignment will likely change with time. We have, therefore, developed an online program phase classification scheme that allows the swapping of threads when the current needs of the threads justify a change in the assignment.
   The architectural differences among the cores in an AMP can never match the diversity that exists among different programs and even between different phases of the same program. Consider, for example, a program (or a program phase) that has a high instruction-level parallelism (ILP) and will exhibit high power efficiency if executed on a powerful core. We can not, however, include such powerful cores in the designed AMP, since they will remain underutilized most of the time, and they are not power efficient when the programs do not exhibit a high degree of ILP. Thus, we must expect to see program phases where the designed cores will be unable to support the ILP that the program can exhibit. We, therefore, propose in this article a dynamic morphing scheme. This scheme will allow a core to gain control of a functional unit that is ordinarily under the control of a neighboring core during periods of intense computation with high ILP. This way, we dynamically adjust the hardware resources to the current needs of the application.
   Our results show that combining online phase classification and dynamic core morphing can significantly improve the performance/watt of most multithreaded workloads.
C1 [Rodrigues, Rance; Annamalai, Arunachalam; Koren, Israel; Kundu, Sandip] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst
RP Rodrigues, R (corresponding author), Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
EM rodrigues@ecs.umass.edu
FU SRC [1985.001]; NSF [0903191]; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [0903191] Funding
   Source: National Science Foundation
FX This work has been supported in part by a grant from the SRC (grant
   1985.001) and NSF (grant 0903191).
CR Annavaram M., 2005, PROCEEDINGS OF THE 3
   [Anonymous], 2001, TECH REP
   Balakrishnan S, 2005, CONF PROC INT SYMP C, P506, DOI 10.1109/ISCA.2005.51
   Becchi M., 2006, PROCEEDINGS OF THE 3
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   CALDER B, 2003, PROCEEDINGS OF THE 3
   CHEN J., 2009, PROCEEDINGS OF THE 4
   Contreras G, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P221, DOI 10.1109/LPE.2005.195518
   Gibson D, 2010, CONF PROC INT SYMP C, P14, DOI 10.1145/1816038.1815966
   Gupta S., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P325, DOI 10.1109/MICRO.2010.30
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   HAHN S., 2010, PROCEEDINGS OF THE 5
   Heller LC, 2004, IBM J RES DEV, V48, P425, DOI 10.1147/rd.483.0425
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Ipek E, 2007, CONF PROC INT SYMP C, P186, DOI 10.1145/1273440.1250686
   Joseph R, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P135, DOI 10.1109/LPE.2001.945389
   JOUPPI N. P., 2006, PROCEEDINGS OF THE 1
   Khan Omer, 2011, Transactions on High-Performance Embedded Architectures and Compilers IV, P84, DOI 10.1007/978-3-642-24568-8_5
   KHAN O., 2010, PROCEEDINGS OF THE 2
   Kim C, 2007, INT SYMP MICROARCH, P381, DOI 10.1109/MICRO.2007.41
   KOEHL S., 2006, WHITE PAPER FROM A F
   Kumar R, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P81
   KUMAR R., 2004, PROCEEDINGS OF THE 3
   KUNDU S., 2010, PROCEEDINGS OF THE I
   LEE C., 1997, PROCEEDINGS OF THE 3
   LI T., 2007, PROCEEDINGS OF THE A
   Luo YC, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P453, DOI 10.1145/1854273.1854329
   Najaf-Abadi HH, 2009, INT CONFER PARA, P113, DOI 10.1109/PACT.2009.44
   Najaf-Abadi HH, 2009, INT S HIGH PERF COMP, P189, DOI 10.1109/HPCA.2009.4798254
   Pericas Miquel, 2007, 2007 16th International Conference on Parallel Architectures and Compilation Techniques, P13
   Renau Jose., 2005, SESC SUPERESCALAR SI
   Rodrigues R., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P121, DOI 10.1109/PACT.2011.18
   SAEZ J. C., 2010, PROCEEDINGS OF THE 5
   Salverda Pierre, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P252, DOI 10.1109/HPCA.2008.4658644
   Shelepov Daniel, 2009, Operating Systems Review, V43, P66, DOI 10.1145/1531793.1531804
   Singh Karan, 2009, Computer Architecture News, V37, P46, DOI 10.1145/1577129.1577137
   SPEC2000, THE STANDARD PERFORM
   Srinivasan Sadagopan, 2011, Operating Systems Review, V45, P62, DOI 10.1145/1945023.1945032
   van Berkel CH, 2009, DES AUT TEST EUROPE, P1260
   Watanabe Y, 2010, CONF PROC INT SYMP C, P2, DOI 10.1145/1816038.1815965
   WINTER J. A., 2010, PROCEEDINGS OF THE 1
NR 41
TC 11
Z9 11
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 5
DI 10.1145/2390191.2390196
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500005
DA 2024-07-18
ER

PT J
AU Chatterjee, D
   Deorio, A
   Bertacco, V
AF Chatterjee, Debapriya
   Deorio, Andrew
   Bertacco, Valeria
TI Gate-Level Simulation with GPU Computing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Performance; Gate-level simulation; high-performance
   simulation; General-Purpose Graphics Processing Unit (GP-GPU); GPU
   computing; parallel CAD
ID DISTRIBUTED SIMULATION; EVENT
AB Functional verification of modern digital designs is a crucial, time-consuming task impacting not only the correctness of the final product, but also its time to market. At the heart of most of today's verification efforts is logic simulation, used heavily to verify the functional correctness of a design for a broad range of abstraction levels. In mainstream industry verification methodologies, typical setups coordinate the validation effort of a complex digital system by distributing logic simulation tasks among vast server farms for months at a time. Yet, the performance of logic simulation is not sufficient to satisfy the demand, leading to incomplete validation processes, escaped functional bugs, and continuous pressure on the EDA industry to develop faster simulation solutions.
   In this work we propose GCS, a solution to boost the performance of logic simulation, gate-level simulation in particular, by more than a factor of 10 using recent hardware advances in Graphic Processing Unit (GPU) technology. Noting the vast available parallelism in the hardware of modern GPUs and the inherently parallel structures of gate-level netlists, we propose novel algorithms for the efficient mapping of complex designs to parallel hardware.
   Our novel simulation architecture maximizes the utilization of concurrent hardware resources while minimizing expensive communication overhead. The experimental results show that our GPU-based simulator is capable of handling the validation of industrial-size designs while delivering more than an order-of-magnitude performance improvements on average, over the fastest multithreaded simulators commercially available.
C1 [Chatterjee, Debapriya; Deorio, Andrew; Bertacco, Valeria] Univ Michigan, Dept EECS, Comp Sci & Engn Div, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Chatterjee, D (corresponding author), Univ Michigan, Dept EECS, Comp Sci & Engn Div, 2260 Hayward St, Ann Arbor, MI 48109 USA.
EM dchatt@umich.edu
FU Gigascale Systems Research Center
FX The authors acknowledge the support of the Gigascale Systems Research
   Center.
CR *AMD, 2008, ATI STREAM TECHN
   [Anonymous], SURVEY PARALLEL LOGI
   [Anonymous], 2007, CUDA COMP UN DEV ARC
   Babb J, 1997, IEEE T COMPUT AID D, V16, P609, DOI 10.1109/43.640619
   Baker WI, 1996, IEE P-CIRC DEV SYST, V143, P177, DOI 10.1049/ip-cds:19960477
   BARZILAI Z, 1987, IEEE T COMPUT AID D, V6, P601, DOI 10.1109/TCAD.1987.1270308
   BAUER H, 1993, PROC ANNU SIMUL SYMP, P12
   BERRY O, 1986, P 2 WORKSH MAK DISTR, P1
   Bryant R., 1987, P IEEEACM DESIGN AUT, P9
   CHANDY KM, 1981, COMMUN ACM, V24, P198, DOI 10.1145/358598.358613
   Chatterjee D, 2009, DES AUT CON, P557
   Chatterjee D, 2009, DES AUT TEST EUROPE, P1332
   DENNEAU MM, 1982, P 19 DES AUT C JUN, P55
   Edenfeld D, 2004, COMPUTER, V37, P47, DOI 10.1109/MC.2004.1260725
   FRANK E, 1986, P DES AUT C, P20
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   Gulati K, 2008, DES AUT CON, P822
   Gulati K, 2009, ASIA S PACIF DES AUT, P260, DOI 10.1109/ASPDAC.2009.4796490
   KARTHIK S, 1992, P INT C COMP DES, P508
   Kim H. K., 1994, Proceedings Eighth International Parallel Processing Symposium (Cat. No.94TH0652-8), P942, DOI 10.1109/IPPS.1994.288193
   Kim YI, 2004, DES AUT CON, P293
   LEWIS DM, 1991, IEEE T COMPUT AID D, V10, P726, DOI 10.1109/43.137501
   Liu YF, 2009, DES AUT CON, P943
   MANJIKIAN N, 1993, 7TH WORKSHOP ON PARALLEL AND DISTRIBUTED SIMULATION (PADS '93), P76
   Matsumoto Y., 1992, Proceedings. The European Conference on Design Automation (Cat. No.92TH0414-3), P76, DOI 10.1109/EDAC.1992.205898
   MISRA J, 1986, COMPUT SURV, V18, P39, DOI 10.1145/6462.6485
   *OPENSPARC, 2011, SUN MICR OPENSPARC
   Perinkulam A., 2007, P INT TEST SYNTH WOR
   Shi J, 2009, DES AUT CON, P178
   Smith S. P., 1987, Proceedings of the 1987 IEEE International Conference on Computer Design: VLSI in Computers and Processors - ICCD '87 (Cat. No.87CH2473-7), P664
   SOULE L, 1988, P 25 ACM IEEE DES AU, P166
   Yangdong Deng, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P539, DOI 10.1145/1687399.1687501
NR 32
TC 15
Z9 18
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 30
DI 10.1145/1970353.1970363
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700010
DA 2024-07-18
ER

PT J
AU Yan, JT
AF Yan, Jin-Tai
TI IO Connection Assignment and RDL Routing for Flip-Chip Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Flip-chip designs; RDL routing; single-layer routing
AB Given a set of IO buffers and a set of bump balls with the capacity constraints between two adjacent bump balls, based on the construction of the Delaunary triangulation and a Manhattan Voronoi diagram, an O(n(2)) assignment algorithm is proposed to assign all the IO connections in a single redistribution layer for IO connection assignment, where n is the number of bump balls in a flip-chip design. Furthermore, based on the computation of the probabilistic congestion for the assigned IO connections, an O(n(2)) routing algorithm is proposed to minimize the total wirelength to route all the assigned IO connections while satisfying the capacity constraints for single-layer RDL routing. Compared with the combination of a greedy IO assignment and our RDL routing, our IO assignment reduces the total wirelength by 9.9% and improves the routability by 8.8% on the average for 6 tested circuits. Compared with the combination of a greedy 10 assignment, the single-layer BGA global router [Tomioka and Takahashi 20061 and our RDL detailed routing, our IO connection assignment and RDL routing reduces the total wirelength by 12.9% and improve the routability by 10.2% on the average for 6 tested circuits. Besides that the experimental results show that our IO connection assignment and RDL routing can reduce 52.1% of the total wirelength on the average to achieve 100% routability for 12 tested industrial circuits under reasonable CPU time.
C1 Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
C3 Chung Hua University
RP Yan, JT (corresponding author), Chung Hua Univ, Dept Comp Sci & Informat Engn, Hsinchu, Taiwan.
EM yan@chu.edu.tw
RI Yan, Jin-Tai/AAE-9112-2022
OI Yan, Jin-Tai/0000-0002-7614-2545
CR Berg M.d., 1997, COMPUTATIONAL GEOMET
   Cormen T.H., 2000, INTRO ALGORITHMS
   Dehkordi P., 1993, Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93 (Cat. No.93CH3224-3), P153, DOI 10.1109/MCMC.1993.302135
   Fang J. W., 2009, P ACM IEEE DES AUT C, P336
   Fang JW, 2007, DES AUT CON, P606, DOI 10.1109/DAC.2007.375235
   Fang JW, 2005, IEEE IC CAD, P753, DOI 10.1109/ICCAD.2005.1560165
   Hsu C., 1983, P 20 DESIGN AUTOMATI, P578
   Jia-Wei Fang, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P518, DOI 10.1109/ICCAD.2008.4681624
   Po-Wei Lee, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P239
   Tan C, 1997, P IEEE INT ASIC C&E, P265, DOI 10.1109/ASIC.1997.617018
   Tomioka Y, 2006, ASIA S PACIF DES AUT, P642, DOI 10.1109/ASPDAC.2006.1594758
   YAN J. T., 2007, P IEEE REG 10 S INT, P41
   Yan JT, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P401
   Yan JT, 2009, ASIA S PACIF DES AUT, P588, DOI 10.1109/ASPDAC.2009.4796544
   Yan JT, 2006, IEE P-COMPUT DIG T, V153, P117, DOI 10.1049/ip-cdt:20050186
NR 15
TC 4
Z9 4
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 47
DI 10.1145/2003695.2003707
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800011
DA 2024-07-18
ER

PT J
AU Kim, J
   Chou, PH
AF Kim, Jinsik
   Chou, Pai H.
TI Energy-Efficient Progressive Remote Update for Flash-Based Firmware of
   Networked Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Management; Measurement; Performance
AB Firmware update over a network connection is an essential but expensive feature for many embedded systems due to not only the relatively high power consumption and limited bandwidth, but also page-granular erasure before rewriting to flash memory. This work proposes a page-level, link-time technique that minimizes not only the size of patching scripts but also perturbation to the firmware memory, over the entire sequence of updates in the system's lifetime. We propose a tool that first clusters functions to minimize caller-callee dependency across pages, and then orders the functions within each page to minimize intrapage perturbation. Experimental results show our technique to reduce the energy consumption of firmware update by 30-42% over the state-of-the-art. Most importantly, this is the first work that has ever shown to evolve well over 41 revisions of a real-world open-source real-time operating system.
C1 [Kim, Jinsik; Chou, Pai H.] Univ Calif Irvine, Irvine, CA 92697 USA.
   [Chou, Pai H.] Natl Tsing Hua Univ, Hsinchu, Taiwan.
C3 University of California System; University of California Irvine;
   National Tsing Hua University
RP Kim, J (corresponding author), Univ Calif Irvine, Irvine, CA 92697 USA.
EM jinik@uci.edu; phchou@uci.edu
FU National Science Foundation [CNS-0712926, CNS-0448668]
FX This work was sponsored in part by National Science Foundation Grants
   CNS-0712926 and CNS-0448668. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors and
   do not necessarily reflect the views of the National Science Foundation.
   Authors' address: J. Kim and P. H. Chou, University of California,
   Irvine, CA 92697-2625; email: {jinik, phchou}@uci.edu.
CR *ATM CORP, 2008, AT29C010A FULL DAT S
   Graves TL, 2000, IEEE T SOFTWARE ENG, V26, P653, DOI 10.1109/32.859533
   Jeong J, 2004, 2004 FIRST ANNUAL IEEE COMMUNICATIONS SOCIETY CONFERENCE ON SENSOR AND AD HOC COMMUNICATIONS AND NETWORKS, P25, DOI 10.1109/SAHCN.2004.1381899
   KIM J, 2010, REMOTE PROGR FIRMWAR
   Koshy J, 2005, PROCEEDINGS OF THE SECOND EUROPEAN WORKSHOP ON WIRELESS SENSOR NETWORKS, P354, DOI 10.1109/EWSN.2005.1462027
   Li W, 2007, ACM SIGPLAN NOTICES, V42, P383, DOI 10.1145/1273442.1250778
   LITTLEFAIR T, 2006, CCCC C C CODE COUNTE
   Marrón PJ, 2006, LECT NOTES COMPUT SC, V3868, P212
   McCabe T. J., 1976, IEEE Transactions on Software Engineering, VSE-2, P308, DOI 10.1109/TSE.1976.233837
   Park Chanik, 2004, P 4 ACM INT C EMB SO, P114, DOI [10.1145/1017753.1017775, DOI 10.1145/1017753.1017775]
   Park C, 2006, BSN 2006: INTERNATIONAL WORKSHOP ON WEARABLE AND IMPLANTABLE BODY SENSOR NETWORKS, PROCEEDINGS, P162
   *REAL TIM ENG LTD, 2010, FREERTOS FREE PORT O
   Reijers N., 2003, P 2 ACM INT C WIRELE, P60, DOI DOI 10.1145/941350.941359
   *SDCC, 2009, SMALL DEV C COMP
   Tridgell A., 1996, The rsync algorithm
   von Platen C, 2006, ACM SIGPLAN NOTICES, V41, P2, DOI 10.1145/1134650.1134653
NR 16
TC 5
Z9 7
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 7
DI 10.1145/1870109.1870116
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600007
DA 2024-07-18
ER

PT J
AU Wolinski, C
   Kuchcinski, K
   Raffin, E
AF Wolinski, Christophe
   Kuchcinski, Krzysztof
   Raffin, Erwan
TI Automatic Design of Application-Specific Reconfigurable Processor
   Extensions with UPaK Synthesis Kernel
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Reconfigurable architectures; resource
   assignment; scheduling; system-level synthesis; constraint programming
ID ALGORITHM
AB This article presents a new tool for automatic design of application-specific reconfigurable processor extensions based on UPaK (Abstract Unified Patterns Based Synthesis Kernel for Hardware and Software Systems). We introduce a complete design flow that identifies new instructions, selects specific instructions and schedules a considered application on the newly created reconfigurable architecture. The identified extensions are implemented as specialized sequential or parallel instructions. These instructions are executed on a reconfigurable unit implementing all merged patterns. Our method uses specially developed algorithms for subgraph isomorphism that are implemented as graph matching constraints. These constraints together with separate algorithms are able to efficiently identify computational patterns and carry out application mapping and scheduling. Our methods can handle both time-constrained and resource-constrained scheduling. Experimental results show that the presented method provides high coverage of application graphs with small number of patterns and ensures high application execution speedup both for sequential and parallel application execution with reconfigurable processor extensions implementing selected patterns.
C1 [Wolinski, Christophe] Univ Rennes, I IRISA INRIA Ctr Rennes Bretagne Atlantique, Rennes, France.
   [Kuchcinski, Krzysztof] Lund Univ, S-22100 Lund, Sweden.
   [Raffin, Erwan] Thomson Corp Res, Rennes, France.
C3 Universite de Rennes; Lund University
RP Wolinski, C (corresponding author), Univ Rennes, I IRISA INRIA Ctr Rennes Bretagne Atlantique, Rennes, France.
EM krzysztof.kuchcinski@cs.lth.se
RI Kuchcinski, Krzysztof/IQT-4167-2023
OI Raffin, Erwan/0000-0003-0359-5372; Kuchcinski,
   Krzysztof/0000-0001-8941-459X
CR Arnold M, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P61, DOI 10.1109/HSC.2001.924652
   ATASU K, 2003, P 40 DES AUT C DAC
   BISWAS P, 2005, P 42 DES AUT C DAC
   Brisk P, 2004, DES AUT CON, P395, DOI 10.1145/996566.996679
   Brisk P., 2002, Proc. of the 2002 International Conference on Compilers, Architecture, P262
   CHOI H, 1999, P IEEE ACM DES AUT C, P939
   CLARK N, 2003, P 36 ANN INT S MICR
   Cong J., 2008, PATTERN BASED BEHAV, P107
   CORAZAO M, 2004, IEEE T COMPUT AID DE, V15, P877
   Cordella LP, 2004, IEEE T PATTERN ANAL, V26, P1367, DOI 10.1109/TPAMI.2004.75
   Goodwin D., 2003, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P137
   GUO Y, 2006, THESIS U TWENT EINDH
   GUO Y, 2003, P C LANG COMP TOOLS
   Hopcroft J. E., 1973, SIAM Journal on Computing, V2, P225, DOI 10.1137/0202019
   HUANG Z, 2004, ACM T EMBED COMPUT S, V3, P2
   KASTNER R, 2002, ACM T DES AUTOMAT EL, V7, P4
   Kountouris AA, 2002, ACM T DES AUTOMAT EL, V7, P380, DOI 10.1145/567270.567272
   Kuchcinski K, 2003, ACM T DES AUTOMAT EL, V8, P355, DOI 10.1145/785411.785416
   Larrosa J., 2002, Mathematical Structures in Computer Science, V12, P403, DOI 10.1017/S0960129501003577
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEUPERS R, 2006, P C EXH DES AUT TEST
   McKay B. D., 2004, NAUTY PAGE
   Moreano N, 2005, IEEE T COMPUT AID D, V24, P969, DOI 10.1109/TCAD.2005.850844
   Peymandoust A., 2003, P IEEE INT C APPL SP
   Rossi F, 2006, FOUND ARTIF INTELL, P1
   SORLIN S., 2004, P 1 INT C INT AI OR
   Sun F, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P641, DOI 10.1109/ICCAD.2002.1167600
   ULLMANN JR, 1976, J ACM, V23, P31, DOI 10.1145/321921.321925
   WANG G, 2004, P INT WORKSH LOG SYN
   WOLINSKI C, 2007, P INT C ENG REC SYST
   WOLINSKI C, 2008, P INT C EXH DES AUT
   WOLINSKI C, 2009, P 17 EUR C DIG SYST
   WOLINSKI C, 2007, UPAK ABSTRACT UNIFIE
   WOLINSKI C., 2007, P IEEE 18 INT C APPL
NR 34
TC 18
Z9 18
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2009
VL 15
IS 1
AR 1
DI 10.1145/1640457.1640458
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 540IA
UT WOS:000273323600001
DA 2024-07-18
ER

PT J
AU Engelke, P
   Becker, B
   Renovell, M
   Schloeffel, J
   Braitling, B
   Polian, I
AF Engelke, Piet
   Becker, Bernd
   Renovell, Michel
   Schloeffel, Juergen
   Braitling, Bettina
   Polian, Ilia
TI SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT Design, Automation and Test in Europe Conference and Exhibition (DATE
   08)
CY MAR 10-14, 2008
CL Munich, GERMANY
DE Algorithms; Reliability; Resistive bridging faults; bridging fault
   simulation; PPSFP; SPPFP; fault mapping
ID PATTERN GENERATION; FAULT MODEL
AB A high-performance resistive bridging fault simulator SUPERB (Simulator Utilizing Parallel Evaluation of Resistive Bridges) is proposed. It is based on fault sectioning in combination with parallel-pattern or parallel-fault multiple-stuck-at simulation. It outperforms a conventional interval-based resistive bridging fault simulator by three orders of magnitude while delivering identical results. Further competing tools are outperformed by several orders of magnitude. Industrial-size circuits, including a multi-million-gates design, could be simulated with runtimes within an order of magnitude of the runtimes for pattern-parallel stuck-at fault simulation.
C1 [Engelke, Piet; Becker, Bernd; Braitling, Bettina; Polian, Ilia] Univ Freiburg, D-79110 Freiburg, Germany.
   [Renovell, Michel] LIRMM UMII, F-34392 Montpellier, France.
   [Schloeffel, Juergen] Mentor Graph Dev GmbH, D-21079 Hamburg, Germany.
C3 University of Freiburg; Centre National de la Recherche Scientifique
   (CNRS); Universite Paul-Valery; Universite Perpignan Via Domitia;
   Universite de Montpellier
RP Engelke, P (corresponding author), Univ Freiburg, Georges Kohler Allee 51, D-79110 Freiburg, Germany.
EM engelke@informatik.uni-freiburg.de; becker@informatik.uni-freiburg.de;
   ren-ovell@lirmm.fr; juergen_schloeffel@mentor.com;
   braitlin@informatik.uni-freiburg.de; polian@informatik.uni-freiburg.de
RI Polian, Ilia/AAE-4821-2019
OI Polian, Ilia/0000-0002-6563-2725; Becker, Bernd/0000-0003-4031-3258
CR Aitken RC, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P498, DOI 10.1109/TEST.1995.529877
   BANERJEE P, 1985, IEEE T COMPUT AID D, V4, P312, DOI 10.1109/TCAD.1985.1270127
   Chang YS, 1999, IEEE VLSI TEST SYMP, P95, DOI 10.1109/VTEST.1999.766652
   Chen GR, 2005, PROCEEDINGS OF 2005 CHINESE CONTROL AND DECISION CONFERENCE, VOLS 1 AND 2, P22
   Cheung H, 2007, PR IEEE COMP DESIGN, P347, DOI 10.1109/ICCD.2007.4601923
   Engelke P, 2006, J ELECTRON TEST, V22, P61, DOI 10.1007/s10836-006-6392-x
   Engelke P., 2008, P DES AUT TEST EUR, P628
   Engelke P, 2007, ASIAN TEST SYMPOSIUM, P433, DOI 10.1109/ATS.2007.71
   Engelke P, 2006, IEEE T COMPUT AID D, V25, P2181, DOI 10.1109/TCAD.2006.871626
   FAVALLI M, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P865, DOI 10.1109/TEST.1993.470614
   Ferguson F. J., 1988, International Test Conference 1988 Proceedings - New Frontiers in Testing (Cat. No.88CH2610-4), P475, DOI 10.1109/TEST.1988.207759
   Ferguson F. J., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P492, DOI 10.1109/TEST.1991.519711
   GREENSTEIN GS, 1992, P INT C COMP AID DES, P268
   Grimaila MR, 1999, IEEE VLSI TEST SYMP, P268, DOI 10.1109/VTEST.1999.766675
   Hao H., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P292
   HAWKINS CF, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P413, DOI 10.1109/TEST.1994.527983
   Khare J., 1996, CONTAMINATION DEFECT
   KONUK H, 1995, DES AUT CON, P345
   Krstic A, 2001, IEEE T COMPUT AID D, V20, P416, DOI 10.1109/43.913759
   LEE C, 2000, P VLSI TEST S, P105
   Li Z, 2003, ACM T DES AUTOMAT EL, V8, P546, DOI 10.1145/944027.944036
   Liao YY, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P767, DOI 10.1109/TEST.1996.557136
   Ma SC, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P663, DOI 10.1109/TEST.1995.529895
   Maeda T, 2000, INT TEST CONF P, P510, DOI 10.1109/TEST.2000.894244
   Maly W., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P173, DOI 10.1145/37888.37914
   MAXWELL PC, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P63, DOI 10.1109/TEST.1993.470717
   MEI KCY, 1974, IEEE T COMPUT, VC-23, P720, DOI 10.1109/T-C.1974.224020
   Millman S. D., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P411, DOI 10.1109/TEST.1991.519701
   MITRA D, 2006, P VLSI DES C
   Nourani M, 2005, IEEE VLSI TEST SYMP, P439, DOI 10.1109/VTS.2005.65
   Polian I, 2005, J ELECTRON TEST, V21, P57, DOI 10.1007/s10836-005-5287-6
   Polian I, 2005, IEEE VLSI TEST SYMP, P343, DOI 10.1109/VTS.2005.72
   Polian I, 2004, IEE P-COMPUT DIG T, V151, P235, DOI 10.1049/ip-cdt:20040141
   REARICK J, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P54, DOI 10.1109/TEST.1993.470718
   Reddy SM, 1997, IEEE T COMPUT AID D, V16, P923, DOI 10.1109/43.644620
   Renovell M., 1994, Proceedings 12th IEEE VLSI Test Symposium (Cat. No.94TH0645-2), P392, DOI 10.1109/VTEST.1994.292283
   Renovell M, 1999, J ELECTRON TEST, V14, P13, DOI 10.1023/A:1008336919671
   RENOVELL M, 1995, VLSI TEST S, P184
   Rodriguez-Montanes R., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P892, DOI 10.1109/TEST.1992.527915
   Sar-Dessai V, 1998, INT SYM DEFEC FAU TO, P102, DOI 10.1109/DFTVS.1998.732156
   Sar-Dessai V. R., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P596, DOI 10.1109/TEST.1999.805784
   SENGUPTA S, 1999, INTEL TECHNOL J, V1
   Shinogi T, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P76, DOI 10.1109/ATS.2001.990263
   SPICA M, 2001, P IEEE INT WORKSH CU, P11
   VIERHAUS HT, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P83, DOI 10.1109/TEST.1993.470715
   Zachariah ST, 2000, INT TEST CONF P, P750, DOI 10.1109/TEST.2000.894271
NR 46
TC 10
Z9 11
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 56
DI 10.1145/1562514.1596831
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 487LQ
UT WOS:000269276100009
DA 2024-07-18
ER

PT J
AU Liu, CH
   Yuan, SY
   Kuo, SY
   Wang, SC
AF Liu, Chih-Hung
   Yuan, Shih-Yi
   Kuo, Sy-Yen
   Wang, Szu-Chi
TI High-Performance Obstacle-Avoiding Rectilinear Steiner Tree Construction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Routing; obstacle-avoiding;
   rectilinear; Steiner tree
ID ALGORITHM
AB Rectilinear Steiner trees are used to route signal nets by global and detail routers in VLSI design for a long time. However, in current IC industry, there are significantly increasing obstacles to be considered, such as large-scale power networks, pre-routed nets, IP blocks, and antenna jumpers. Accordingly, the obstacle-avoiding rectilinear Steiner minimal tree (OARSMT) problem has become more important. In this article, we propose a new routing graph, obstacle-avoiding routing graph (OARG), for the OARSMT problem. Due to the important properties of OARG, we construct a 3-step algorithm and a local refinement scheme, which both can take advantage of these properties, to find a suboptimal solution efficiently. Furthermore, each step of our 3-step algorithm as well as the local refinement scheme has theoretical or practical benefits. Therefore, each of them can be applicable to other existing works for general or specific considerations such as efficiency or effectiveness. Extensive experimental results show that our method outperforms all existing works in terms of wirelength and achieves the best speed performance.
C1 [Kuo, Sy-Yen] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan.
   [Liu, Chih-Hung] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan.
   [Yuan, Shih-Yi] Feng Chia Univ, Dept Commun Engn, Taichung 407, Taiwan.
   [Kuo, Sy-Yen] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
   [Wang, Szu-Chi] Natl Ilan Univ, Inst Comp Sci & Informat Engn, Yilan 260, Taiwan.
C3 National Taiwan University; National Taiwan University; Feng Chia
   University; National Taiwan University of Science & Technology; National
   Ilan University
RP Kuo, SY (corresponding author), Natl Taiwan Univ, Dept Elect Engn, 1,Sec 4,Roosevelt Rd, Taipei 106, Taiwan.
EM sykuo@cc.ee.ntu.edu.tw
OI Kuo, Sy-Yen/0000-0002-3021-8321; Yuan, Shih-Yi/0000-0002-3704-0917; Liu,
   Chih-Hung/0000-0001-9683-5982
FU NSC [97-2221-E-002-216-MY3]; National Taiwan University
   [95R0062-AE00-05]
FX This research was supported by the National Science Council, Taiwan
   under Grant NSC 97-2221-E-002-216-MY3 and Excellent Research Projects of
   National Taiwan University, 95R0062-AE00-05.
CR [Anonymous], INT TECHN ROADM SEM
   BORAH M, 1994, IEEE T COMPUT AID D, V13, P1563, DOI 10.1109/43.331412
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Dorigo M, 1996, IEEE T SYST MAN CY B, V26, P29, DOI 10.1109/3477.484436
   Feng Z., 2006, Proc. Int. Symp. Phys. Des, P48
   GANLEY JL, 1994, P INT S CIRC SYST, P113
   GAREY MR, 1977, SIAM J APPL MATH, V32, P826, DOI 10.1137/0132071
   Hu Y., 2004, Journal of Information and Computational Science, P107, DOI DOI 10.31274/ETD-180810-2776
   Hu Y, 2005, ASIA S PACIF DES AUT, P7
   Lin CW, 2007, IEEE IC CAD, P380, DOI 10.1109/ICCAD.2007.4397294
   Lin CW, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P127
   LIU CH, 2008, P ISPD, P118
   LONG J, 2008, P INT S PHYS DES, P126
   MEHLHORN K, 1988, INFORM PROCESS LETT, V27, P125, DOI 10.1016/0020-0190(88)90066-X
   Shen Z, 2005, PR IEEE COMP DESIGN, P38, DOI 10.1109/ICCD.2005.45
   Shi YY, 2006, DES AUT CON, P385, DOI 10.1109/DAC.2006.229212
   Shi YY, 2006, ASIA S PACIF DES AUT, P630
   Wu PC, 2007, ASIA S PACIF DES AUT, P262
   WU YF, 1987, IEEE T COMPUT, V36, P321, DOI 10.1109/TC.1987.1676904
   Zhou H, 2002, INFORM PROCESS LETT, V81, P271, DOI 10.1016/S0020-0190(01)00232-0
   Zhou Hai., 2003, P INT S PHYS DES, P152
NR 21
TC 5
Z9 5
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 45
DI 10.1145/1529255.1529267
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700012
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Dontharaju, S
   Tung, S
   Cain, JT
   Mats, L
   Mickle, MH
   Jones, AK
AF Dontharaju, Swapna
   Tung, Shenchih
   Cain, James T.
   Mats, Leonid
   Mickle, Marlin H.
   Jones, Alex K.
TI A Design Automation and Power Estimation Flow for RFID Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Standardization; Verification; RFID;
   prototyping; low-power; design automation
ID HARDWARE
AB While RFID has become a ubiquitous technology, there is still a need for RFID systems with different capabilities, protocols, and features depending on the application. This article describes a design automation flow and power estimation technique for fast implementation and design feedback of new RFID systems. Physical layer features are described using waveform features, which are used to automatically generate physical layer encoding and decoding hardware blocks. RFID primitives to be supported by the tag are enumerated with RFID macros and the behavior of each primitive is specified using ANSI-C within the template to automatically generate the tag controller. Case studies implementing widely used standards such as ISO 18000 Part 7 and ISO 18000 Part 6C using this automation technique are presented. The power macromodeling flow demonstrated here is shown to be within 5% to 10% accuracy, while providing results 100 times faster than traditional methods. When eliminating the need for certain features of ISO 18000 Part 6C, the design flow shows that the power required by the implementation is reduced by nearly 50%.
C1 [Dontharaju, Swapna; Tung, Shenchih; Cain, James T.; Mats, Leonid; Mickle, Marlin H.; Jones, Alex K.] Univ Pittsburgh, Pittsburgh, PA 15261 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh
RP Dontharaju, S (corresponding author), Univ Pittsburgh, 3700 OHara St, Pittsburgh, PA 15261 USA.
EM akjones@ece.pitt.edu
RI Dontharaju, Swapna R/F-9369-2013
OI Jones, Alex/0000-0001-7498-0206
FU The Technology Collaborative, ADCUS, Inc.; The Ben Franklin Technology
   Development Program of PA; University of Pittsburgh
FX This work was supported in part by The Technology Collaborative, ADCUS,
   Inc., The Ben Franklin Technology Development Program of PA, and the
   University of Pittsburgh.
CR Alu A., 2006, International Journal of Radio Frequency Identification Technology and Applications, V1, P90, DOI 10.1504/IJRFITA.2006.010710
   *AM NAT STAND I, 1994, ANSITIAEIA422B
   *AM NAT STAND I, 2002, ANSINCITS2362001
   *ATIS COMM T1A1, 2001, T15232001 ATIS COMM
   BANERJEE P, 2000, IEEE S FIELD PROGR C
   BANERJEE P, 2004, P T VER LARG INT VLS
   Barber G, 2005, IEEE MILIT COMMUN C, P245
   BLYTHE P, 1999, P C RFID TECHN
   Buck J.T., 1994, INT J COMPUTER SIMUL, V4
   BUDAK E, 2007, P RFID EUR C SEPT, P1
   CERINO A, 2000, P IEEE NAT AER EL C
   CHAN S, 1995, ISSUES STUD, V31, P1
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chen ZP, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P678, DOI 10.1109/DAC.1998.724557
   DAVIS J, 2000, PTOLEMY 2 HETEROGENE
   Delichatsios S. A., 2006, International Journal of Radio Frequency Identification Technology and Applications, V1, P24, DOI 10.1504/IJRFITA.2006.010702
   DONTHARAJU S, 2008, RFID HDB APPL TECHNO, pCH3
   Dontharaju S, 2007, IEEE COMMUN MAG, V45, P4, DOI 10.1109/MCOM.2007.348669
   ENGELS D, 2001, MITAUTOIDWH007 AUTOI
   *EPCGLOBAL, 1998, CLASS 1 GEN 2 UHF AI
   Feldhofer M, 2004, LECT NOTES COMPUT SC, V3156, P357
   Gao XX, 2004, PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON E-COMMERCE TECHNOLOGY FOR DYNAMIC E-BUSINESS, P164
   Gupta S, 1997, DES AUT CON, P365, DOI 10.1145/266021.266171
   Gupta S., 2004, SPARK PARALLELIZING
   HALAMBI A, 1999, P 6 INT C VLSI CAD, P107
   Harmon C. K., 2006, International Journal of Radio Frequency Identification Technology and Applications, V1, P41, DOI 10.1504/IJRFITA.2006.010706
   HART DR, 2002, Patent No. 6430577
   HASELSTEINER E, 2006, P WORKSH RFID SEC
   Hoare RR, 2006, EURASIP J APPL SIG P, DOI 10.1155/ASP/2006/46472
   HORNBY GS, 2006, P SPAC
   *IEEE COMP SOC, 1998, 80251998E IEEE COMP
   *IEEE COMP SOC, 2005, 80232005 IEEE COMP S
   *INT STAND ORG, 2004, ISOIECFDIS1800072004
   *INT STAND ORG, 2006, ISOIECFDIS1818512006
   *INT STAND ORG, 2006, ISOIECFDIS1800062004
   Jones A. K., 2006, International Journal of Radio Frequency Identification Technology and Applications, V1, P52, DOI 10.1504/IJRFITA.2006.010711
   JONES AK, 2005, P 2005 ACM SIGDA 13, P107
   JONES AK, 2002, PACT HDL COMPILER TA
   JONES AK, 2006, ACM T EMBED COMPUT S, V5, P1
   JONES AK, 2006, P FCCM, P165
   JONES AK, 2004, P INT C MOD SIM
   JONES AK, 2007, ACM T DESIGN AUTOMAT
   Jones AK, 2007, MICROPROCESS MICROSY, V31, P116, DOI 10.1016/j.micpro.2006.03.002
   Jones AK, 2006, DES AUT CON, P131, DOI 10.1109/DAC.2006.229191
   Juels A., 2003, P 10 ACM C COMPUTER, P103
   LAKSHMINARAYANA G, 1998, IEEE DES AUT C DAC
   LEVIS DM, 1988, IEEE J SOLID-ST CIRC, V23, P549
   LI C, 2004, P IEEE INT C NETW SE, V2
   LINDEN DS, 1997, THESIS AIR FORCE I T
   Liu WP, 2004, ENVIRON TOXICOL CHEM, V23, P7, DOI 10.1897/03-183
   Liu X, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P280, DOI 10.1109/DATE.2001.915038
   Liu XH, 2005, THESCIENTIFICWORLDJO, V5, P5, DOI 10.1100/tsw.2005.6
   Martin G, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P23, DOI 10.1109/HSC.2001.924645
   MCCLOUD S, 2004, CATAPULT C SYNTHESIS
   MOLNAR D, 2004, P 11 ACM C COMP COMM
   Muth A, 2000, P IEEE RAP SYST PROT, P134, DOI 10.1109/IWRSP.2000.855210
   Ni LM, 2004, WIREL NETW, V10, P701, DOI 10.1023/B:WINE.0000044029.06344.dd
   O'Conner M.C., 2006, RFID Journal
   Penttila K., 2006, International Journal of Radio Frequency Identification Technology and Applications, V1, P74, DOI 10.1504/IJRFITA.2006.010708
   Pereira CL, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P263, DOI 10.1109/SBCCI.2000.876040
   Porter J. D., 2006, International Journal of Radio Frequency Identification Technology and Applications, V1, P4, DOI 10.1504/IJRFITA.2006.010699
   POSKATCHEEV A, 2005, Patent No. 20050190874
   QUIDLEY A, 2002, P IEEE ANT PROP SOC, V2, P342
   Reason JM, 2006, LECT NOTES COMPUT SC, V4096, P479
   Roberti M., 2006, RFID J
   Roussos G, 2006, COMPUTER, V39, P25, DOI 10.1109/MC.2006.88
   RUMBAUGH JAMES., 1998, UNIFIED MODELING LAN
   TANG X, 2005, P IEEE INT C VLSI DE
   Tang XY, 2005, J LOW POWER ELECTRON, V1, P259, DOI 10.1166/jolpe.2005.050
   *TI, 2004, TEX INSTR RFID TECHN
   TUNG S, 2008, RFID HDB APPL TECHN, pCH33
   TUNG S, 2008, P REC ARCH WORKSH
   Ukkonen L., 2006, International Journal of Radio Frequency Identification Technology and Applications, V1, P107, DOI 10.1504/IJRFITA.2006.010709
   WANT R, 2004, ACM QUEUE
   Wong Y., 2006, Proceeding of the IEEE 17th International Zurich Symp. On Electromag. Compatibility, Feb. 27-March 3, P108
NR 75
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 7
DI 10.1145/1455229.1455236
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900007
DA 2024-07-18
ER

PT J
AU Mehta, G
   Stander, J
   Baz, M
   Hunsaker, B
   Jones, AK
AF Mehta, Gayatri
   Stander, Justin
   Baz, Mustafa
   Hunsaker, Brady
   Jones, Alex K.
TI Interconnect Customization for a Hardware Fabric
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Standardization; Verification; Reconfigurable;
   hardware fabric; low-energy; computer-aided design; architecture;
   demonstrable
AB This article describes several multiplexer-based interconnection strategies designed to improve energy consumption of stripe-based coarse-grain reconfigurable fabrics. Application requirements for the architecture as well as two dense subgraphs are extracted from a suite of signal and image processing benchmarks. These statistics are used to drive the strategy of the composition of multiplexer-based interconnect. The article compares interconnects that are fully connected between stripes, those with a cardinality of 8: 1 to 4: 1, and extensions that provide a 5: 1 cardinality, limited 6: 1 cardinality, and hybrids between 5: 1 and 3: 1 cardinalities. Additionally, dedicated vertical routes are considered replacing some computational units with dedicated pass-gates. Using a fabric interconnect model (FIM) written in XML, we demonstrate that fabric instances and mappers can be automatically generated using a Web-based design flow. Upon testing these instances, we found that using an 8: 1 cardinality interconnect with 33% of the computational units replaced with dedicated pass-gates provided the best energy versus mappability tradeoff, resulting in a 50% energy improvement over fully connected rows and 20% energy improvement over an 8: 1 cardinality interconnect without dedicated vertical routes.
C1 [Mehta, Gayatri; Jones, Alex K.] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15261 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh
RP Mehta, G (corresponding author), Univ Pittsburgh, Dept Elect & Comp Engn, 3700 OHara St,348 Benedum Hall, Pittsburgh, PA 15261 USA.
EM akjones@ece.pitt.edu
OI Jones, Alex/0000-0001-7498-0206; Hunsaker, Brady/0009-0006-8156-217X
FU Technology Collaborative
FX This work was partially supported by the Technology Collaborative.
CR AGGARWAL AA, 1994, P IEEE INT C COMP DE
   [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   [Anonymous], 2004, P 2004 ACM SIGDA 12
   BAZ M, 2008, EUROP J OPE IN PRESS
   BAZ M, 2007, 071 U PITTSB DEP IND
   Benoit P., 2003, P REC ARCH WORKSH
   Bilavarn S., 2003, P IEEE S CIRC SYST
   BOSSUET L, 2005, P REC ARCH WORKSH RA
   BRAY T, 2006, 20060816 WORLD WID W
   BRISK P, 2007, P INT C COMP AID DES, P172
   DINH Q, 2008, P INT S FIELD PROGR, P99
   Ebeling C., 1996, P 6 INT WORKSH FIELD
   EBELING C, 1997, P IEEE S FPGAS CUST
   Enzler R., 2000, P FIELD PROGR LOG AP
   Fanucci L, 2006, DES AUT TEST EUROPE, P1568, DOI 10.1109/DATE.2006.243908
   Gansner ER, 2000, SOFTWARE PRACT EXPER, V30, P1203, DOI 10.1002/1097-024X(200009)30:11<1203::AID-SPE338>3.0.CO;2-N
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   HAUCK S, 1997, IEEE S FPGAS CUST CO, P87
   Hauser JR, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P12, DOI 10.1109/FPGA.1997.624600
   Hoare RR, 2006, EURASIP J APPL SIG P, DOI 10.1155/ASP/2006/46472
   JAIN MK, 2001, P INT C VLSI DES
   JONES AK, 2005, P 2005 ACM SIGDA 13, P107
   JONES AK, 2006, ACM T EMBED COMPUT S, V5, P1
   KAVIANI A, 1998, P IEEE CUST INT CIRC
   LEVINE B, 2005, THESIS CARNEGIE MELL
   LEVINE B, 2002, HOT CHIPS, V14
   LIU X, 2004, IEEE T COMPUT AID DE
   MEHTA G, 2008, P IPDPS REC ARCH WOR
   MEHTA G, 2007, P IPDPS REC ARCH WOR
   MEHTA G, 2006, P IPDPS REC ARCH WOR
   Mehta G, 2006, J LOW POWER ELECTRON, V2, P148, DOI 10.1166/jolpe.2006.073
   MIRSKY E, 1996, P IEEE WORKSH FPGAS
   SCHMIT H, 2002, P IEEE CUST INT CIRC
   SHEN Z, 2007, P INT C VLSI DES, V2, P1
   Sheng L., 2002, P ACM INT S FIELD PR
   SINGH H, 1998, P NATO RTO S SYST CO
   Wirthlin M. J., 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.95TB8077), P99, DOI 10.1109/FPGA.1995.477415
NR 37
TC 5
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 11
DI 10.1145/1455229.1455240
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900011
DA 2024-07-18
ER

PT J
AU Liu, F
   Ozev, S
   Nikolov, PK
AF Liu, Fang
   Ozev, Sule
   Nikolov, Plamen K.
TI Parametric variability analysis for multistage analog circuits using
   analytical sensitivity modeling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE reliability; verification
ID TOLERANCE ANALYSIS
AB Process variations play an increasingly important role on the success of analog circuits. State-of-the-art analog circuits are based on complex architectures and contain many hierarchical layers and parameters. Knowledge of the parameter variances and their contribution patterns is crucial for a successful design process. This information is valuable to find solutions for many problems in design, design automation, testing, and fault tolerance. In this article, we present a hierarchical variance analysis methodology for multistage analog circuits. Starting from the process/layout level, we derive implicit hierarchical relations and extract the sensitivity information analytically. We make use of previously computed values whenever possible so as to reduce computational time. The proposed approach is particularly geared for the domain of design and test automation, where multiple runs on slightly different circuits are necessary. Experimental results indicate that the proposed method provides both accuracy and computational efficiency when compared with prior approaches.
C1 [Liu, Fang; Ozev, Sule] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27705 USA.
   [Nikolov, Plamen K.] Microsoft Corp, Redmond, WA 98052 USA.
C3 Duke University; Microsoft
RP Liu, F (corresponding author), Duke Univ, Dept Elect & Comp Engn, 129 Hudson Hall, Durham, NC 27705 USA.
EM fl8@ee.duke.edu
CR Agarwal A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P900
   Alpaydin G, 2000, IEE P-CIRC DEV SYST, V147, P243, DOI 10.1049/ip-cds:20000395
   [Anonymous], 2005, INT TECHN ROADM SEM
   ANTAO BAA, 1995, IEEE T VLSI SYST, V3, P231, DOI 10.1109/92.386223
   Augusto J. S., 1995, Proceedings. The European Design and Test Conference. ED&TC 1995 (Cat. No.95TH8058), DOI 10.1109/EDTC.1995.470324
   Balkir S., 2003, VLSI CIRC
   Bilodeau M., 1999, Theory of multivariate statistics
   Choi B., 2000, Proceedings 18th IEEE VLSI Test Symposium, P49, DOI 10.1109/VTEST.2000.843826
   DERRICO JR, 1988, TECHNOMETRICS, V30, P397, DOI 10.2307/1269802
   Evans D. H., 1975, Journal of Quality Technology, V7, P1
   Evans D. H., 1974, Journal of Quality Technology, V6, P188
   HE YG, 2002, P ISCAS 02, V1, P153
   Johns D. A., 2008, Analog integrated circuit design
   Koskinen T., 1996, IEEE T COMPUT AID D, V15, P506
   Li X, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P2, DOI 10.1109/ICCAD.2004.1382533
   Liu F, 2005, PR IEEE COMP DESIGN, P161
   Liu F, 2005, DES AUT TEST EUROPE, P126
   LIU F, 2005, P ASPDAC, V1, P465
   McConaghy T, 2005, DES AUT TEST EUROPE, P1082, DOI 10.1109/DATE.2005.89
   MCCONAGHY T, 2006, P DES AUT TEST EUR D, V1, P1
   MCKEON A, 1989, P IEEE INT TEST C, P118
   MILOR L, 1989, IEEE T COMPUT AID D, V8, P114, DOI 10.1109/43.21830
   Milor LS, 1998, IEEE T CIRCUITS-II, V45, P1389, DOI 10.1109/82.728852
   Mir S, 1996, EUR CONF DESIG AUTOM, P254, DOI 10.1109/EDTC.1996.494157
   Orshansky M, 2002, DES AUT CON, P556, DOI 10.1109/DAC.2002.1012687
   Razavi B., 2001, Design of Analog CMOS Integrated Circuits, V1st
   SLAMANI M, 1992, IEEE DES TEST COMPUT, V9, P30, DOI 10.1109/54.124515
   TAGUCHI G, 1978, INT J PROD RES, V16, P521, DOI 10.1080/00207547808930043
   Tian MW, 2000, IEEE T CIRCUITS-I, V47, P1138, DOI 10.1109/81.873869
   VANSLYKE RM, 1963, OPER RES, V11, P839, DOI 10.1287/opre.11.5.839
   Wang ZH, 1998, IEEE T COMPUT AID D, V17, P862, DOI 10.1109/43.720321
NR 31
TC 2
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 33
DI 10.1145/1344418.1344429
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500011
DA 2024-07-18
ER

PT J
AU Hsu, CJ
   Ko, MY
   Bhattacharyya, SS
   Ramasubbu, S
   Pino, JL
AF Hsu, Chia-Jui
   Ko, Ming-Yung
   Bhattacharyya, Shuvra S.
   Ramasubbu, Suren
   Pino, Jose Luis
TI Efficient simulation of critical synchronous dataflow graphs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE algorithms; design; scheduling; simulation; synchronous dataflow
AB System-level modeling, simulation, and synthesis using electronic design automation (EDA) tools are key steps in the design process for communication and signal processing systems, and the synchronous dataflow (SDF) model of computation is widely used in EDA tools for these purposes. Behavioral representations of modern wireless communication systems typically result in critical SDF graphs: These consist of hundreds of components (or more) and involve complex intercomponent connections with highly multirate relationships (i.e., with large variations in average rates of data transfer or component execution across different subsystems). Simulating such systems using conventional SDF scheduling techniques generally leads to unacceptable simulation time and memory requirements on modern workstations and high-end PCs. In this article, we present a novel simulation-oriented scheduler (SOS) that strategically integrates several techniques for graph decomposition and SDF scheduling to provide effective, joint minimization of time and memory requirements for simulating critical SDF graphs. We have implemented SOS in the advanced design system (ADS) from Agilent Technologies. Our results from this implementation demonstrate large improvements in simulating real-world, large-scale, and highly multirate wireless communication systems (e.g., 3GPP, Bluetooth, 802.16e, CDMA 2000, XM radio, EDGE, and Digital TV).
C1 Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
   Agilent Technol, Palo Alto, CA 94306 USA.
C3 University System of Maryland; University of Maryland College Park;
   Agilent Technologies
RP Hsu, CJ (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM jerryhsu@umd.edu; myko@umd.edu; ssb@umd.edu;
   suren-ramasubbu@agilent.com; jpino@agilent.com
RI Pino Villalón, Jose Luis/AAY-2449-2021
OI Pino Villalón, Jose Luis/0000-0002-1047-1426; Bhattacharyya,
   Shuvra/0000-0001-7719-1106
CR ABE M, 1997, P DES AUT C
   [Anonymous], P DES AUT TEST EUR C
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   Bhattacharyya SS, 2000, IEEE T CIRCUITS-II, V47, P849, DOI 10.1109/82.868454
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   BUCK JT, 1993, UCBERL9369 DEP EECS
   BUCK JT, 2000, P INT WORKSH HARDW S
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   CUBRIC M, 1993, P INT C CONC THEOR C, P368
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Geilen M, 2005, DES AUT CON, P819
   HSU C, 2007, UMICASTR2007 U MAR C
   Hsu C.-J., 2005, P 2005 WORKSHOP SOFT, P37, DOI DOI 10.1145/1140389.1140394
   Hsu CJ, 2006, DES AUT CON, P893, DOI 10.1109/DAC.2006.229257
   KO M, 2004, P INT WORKSH SOFTW C, P47
   LAUWEREINS R, 1995, COMPUTER, V28, P35, DOI 10.1109/2.347998
   LEE EA, 1989, IEEE T ACOUST SPEECH, V37, P1751, DOI 10.1109/29.46557
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Marwedel P., 1995, CODE GENERATION EMBE
   Murthy MVR, 1997, FOOD BIOTECHNOL, V11, P1, DOI 10.1080/08905439709549919
   MURTHY PK, 2006, MEMORY MANAGEMENT SY
   Oh H, 2006, ASIA S PACIF DES AUT, P497
   PATEL HD, 2004, SYSTEM C KERNEL EXTE
   PINO JL, 1998, P IEEE AS C SIGN SYS
   ROBBINS CB, 2002, AUTOCODING TOOLSET S
   Sung W., 1997, P INT C VLSI CAD
NR 27
TC 20
Z9 22
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 21
DI 10.1145/1255456.1255458
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700002
DA 2024-07-18
ER

PT J
AU Lee, HG
   Chang, N
   Ogras, UY
   Marculescu, R
AF Lee, Hyung Gyu
   Chang, Naehyuck
   Ogras, Umit Y.
   Marculescu, Radu
TI On-chip communication architecture exploration: A quantitative
   evaluation of point-to-point, bus, and network-on-chip approaches
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; measurement; performance; networks-on-chip; point-to-point;
   system-on-chip; MPEG-2 encoder; FPGA prototype
AB Traditionally, design-space exploration for systems-on-chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, a shift from computation-based to communication-based design becomes mandatory. As a result, the communication architecture plays a major role in the area, performance, and energy consumption of the overall system. This article presents a comprehensive evaluation of three on-chip communication architectures targeting multimedia applications. Specifically, we compare and contrast the network-on-chip (NoC) with point-to-point (P2P) and bus-based communication architectures in terms of area, performance, and energy consumption. As the main contribution, we present complete P2P, bus-, and NoC-based implementations of a real multimedia application (i.e. the MPEG-2 encoder), and provide direct measurements using an FPGA prototype and actual video clips, rather than simulation and synthetic workloads. We also support the experimental findings through a theoretical analysis. Both experimental and analysis results show that the NoC architecture scales very well in terms of area, performance, energy, and design effort, while the P2P and bus-based architectures scale poorly on all accounts except for performance and area, respectively.
C1 Seoul Natl Univ, Sch Engn & Comp Sci, Seoul, South Korea.
   Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Seoul National University (SNU); Carnegie Mellon University
RP Lee, HG (corresponding author), Seoul Natl Univ, Sch Engn & Comp Sci, 599 Kwanak Rd, Seoul, South Korea.
EM hglee@cselab.snu.ac.kr; naehyuck@cselab.snu.ac.kr; radum@ece.cmu.edu;
   uogras@ece.cmu.edu
RI Marculescu, Radu/AAR-5320-2021; Ogras, Umit/JQX-1586-2023; Chang,
   Naehyuck/J-3203-2014
OI Ogras, Umit/0000-0002-5045-5535; Marculescu, Radu/0000-0003-1826-7646
CR ABRIAHANTENAINA A, 2003, P DES AUT TEST EUR C, P11128
   Benini L., 2002, IEEE Computer, Vol, V35, No, P70
   BOLOTIN E, 2004, VLSI J, V38, P1
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Duato J., 2002, INTERCONNECTION NETW
   HEMANI C, 2000, P IEEE NORCHIP C, P166
   HU J, 2002, P AS S PAC DES AUT C
   HU J, 2005, IEEE T COMPUT AID D, V24, P4
   Jantsch A, 2003, NETWORKS ON CHIP, P3
   KIM M, 2005, P INT C COMM CIRC SY
   LEE H, 2005, ANALOG INTEGR CIRC S, V42, P3
   LEE K, 2004, P INT SOL STAT CIR C
   Liang H, 2004, IEEE T VLSI SYST, V12, P711, DOI [10.1109/tvlsi.2004.830919, 10.1109/TVLSI.2004.830919]
   Murali S, 2006, ASIA S PACIF DES AUT, P146, DOI 10.1109/ASPDAC.2006.1594673
   Ogras U, 2005, P 3 IEEE ACM IFIP
   OGRAS UY, 2005, P DES AUT TEST EUR C
   SRINIVASAN K, 2004, P IEEE INT C COMP DE
   Varatkar GV, 2004, IEEE T VLSI SYST, V12, P108, DOI 10.1109/TVLSI.2003.820523
   WANG HS, 2002, P 35 ANN INT S MICR
   WOLKOTTE PT, 2005, P INT S SYST CHIP
   XU J, 2004, P DES AUT TEST EUR C
   Ye T.T., 2002, P DES AUT C
NR 22
TC 152
Z9 172
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 23
DI 10.1145/1255456.1255460
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700004
DA 2024-07-18
ER

PT J
AU Wang, CS
   Yeh, CW
AF Wang, Chi-Shong
   Yeh, Chingwei
TI Performance-driven technology mapping with MSG partition and selective
   gate duplication
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; experimentation; performance; technology mapping; logic
   synthesis; super-gate; maximal super-gate; partition; gate duplication;
   dynamic programming; matching; covering; directed acyclic graph
AB Traditionally, technology mapping is done by first partitioning a circuit into a forest of trees. Each individual tree is then mapped using dynamic programming. The links among the mappings of different trees are provided via propagating the essential mapping information along multiple fanout branches. While this approach may achieve optimality within each tree, the overall result is compromised from the very first treatment of fanouts. In this article, we propose a new scheme that greatly improves technology mapping. Instead of a forest of trees, we partition the circuit into a set of maximal super-gates (MSGs). These are used to transform the original circuit into trees. We then apply the dynamic programming technique to the trees and allow duplication of gates in the mapping of each individual MSG. Experimental results on ISCAS'85 benchmarks show that our approach delivers an average of 20.6% reduction in delay with only a 9.5% increase on area.
C1 Natl Chung Cheng Univ, Dept Elect Engn, Chiayi 62117, Taiwan.
C3 National Chung Cheng University
RP Wang, CS (corresponding author), Natl Chung Cheng Univ, Dept Elect Engn, 160 San Hsing, Chiayi 62117, Taiwan.
EM cswang@vlsi.ee.ccu.edu.tw
CR ALI SA, 1992, P 24 SE S 3 ANN S CO, P116
   BHATTACHARYA BB, 1989, IEEE T COMPUT, V38, P1580, DOI 10.1109/12.42129
   BHATTACHARYA BB, 1987, P INT S FAULT TOL CO, P264
   Bhattacharyya U. K., 1995, Proceedings of the 8th International Conference on VLSI Design (Cat. No.95TH802), P121, DOI 10.1109/ICVD.1995.512089
   Bo H, 2003, DES AUT CON, P574, DOI 10.1109/DAC.2003.1219085
   Brasen DR, 1998, IEEE T COMPUT AID D, V17, P592, DOI 10.1109/43.709397
   CHAKRAVARTY S, 1990, IEEE T COMPUT, V39, P1369, DOI 10.1109/12.61046
   CHAUDHARY K, 1995, IEEE T COMPUT AID D, V14, P1480, DOI 10.1109/43.476578
   CHAUDHARY K, 1992, P 29 ACM IEEE DES AU
   CHENG DI, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P623, DOI 10.1109/CICC.1995.518260
   Cong J., 1995, Proceedings of the ASP-DAC'95/CHDL'95/VLSI'95. Asia and South Pacific Design Automation Conference. IFIP International Conference on Computer Hardware Description Languages and their Applications. IFIP Interntional Conference on Very Large Scale Integration (IEEE Cat. No.95TH8102), P399, DOI 10.1109/ASPDAC.1995.486251
   CONG J, 1994, ACM IEEE D, P670
   CONG J, 1993, ACM IEEE D, P213
   CONG J, 1998, P ACM SIGDA INT S FI, P179
   HACHTEL GD, 1996, LOGIC SYNTHESIS VERT
   Keutzer K., 1987, PROC 24 DESIGN AUTOM, P341
   Kukimoto Y, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P348, DOI 10.1109/DAC.1998.724495
   MARHOEFFER M, 1988, 886 STANF U
   Min HB, 1996, IEE P-CIRC DEV SYST, V143, P313, DOI 10.1049/ip-cds:19960706
   PAN Y, 1991, P PAC RIM INT S FAUL, P121
   Rudell R. L., 1989, Ph.D. thesis
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   SETH SC, 1985, P INT S FAULT TOL CO, P220
   SETH SC, 1986, P FAULT TOL COMP S
   Stok L, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P531, DOI 10.1109/DATE.1999.761178
   TOUATI HJ, 1990, ADVANCED RESEARCH IN VLSI : PROCEEDINGS OF THE SIXTH MIT CONFERENCE, P79
   Vardanian VA, 1997, IEEE VLSI TEST SYMP, P222, DOI 10.1109/VTEST.1997.600276
   ZHAO M, 2001, P ACM IEEE DES AUT C, P348
NR 28
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2006
VL 11
IS 4
BP 953
EP 973
DI 10.1145/1179461.1179469
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 121HA
UT WOS:000243147500008
DA 2024-07-18
ER

PT J
AU Shrivastava, A
   Biswas, P
   Halambi, A
   Dutt, N
   Nicolau, A
AF Shrivastava, A
   Biswas, P
   Halambi, A
   Dutt, N
   Nicolau, A
TI Compilation framework for code size reduction using reduced bit-width
   ISAs (rISAs)
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; experimentation; measurement; performance; code
   generation; compilers; optimization; retargetable compilers; dual
   instruction set; codesize reduction; code compression; rISA; thumb;
   narrow bit-width instruction set; register pressure-based code
   generation
AB For many embedded applications, program code size is a critical design factor. One promising approach for reducing code size is to employ a "dual instruction set", where processor architectures support a normal (usually 32-bit) Instruction Set, and a narrow, space-efficient (usually 16-bit) Instruction Set with a limited set of opcodes and access to a limited set of registers. This feature however, requires compilers that can reduce code size by compiling for both Instruction Sets. Existing compiler techniques operate at the routine-level granularity and are unable to make the trade-off between increased register pressure (resulting in more spills) and decreased code size. We present a compilation framework for such dual instruction sets, which uses a profitability based compiler heuristic that operates at the instruction-level granularity and is able to effectively take advantage of both Instruction Sets. We demonstrate consistent and improved code size reduction (on average 22%), for the MIPS 32/16 bit ISA. We also show that the code compression obtained by this "dual instruction set" technique is heavily dependent on the application characteristics and the narrow Instruction Set itself.
C1 Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Univ Calif Irvine, Sch Informat & Comp Sci, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
EM aviral@ics.uci.edu; partha@ics.uci.edu; halambi@ics.uci.edu;
   dutt@ics.uci.edu; nicolau@ics.uci.edu
RI Biswas, Partha/AAL-1291-2021
OI Biswas, Partha/0000-0002-9766-756X; Shrivastava,
   Aviral/0000-0002-1075-897X
CR *ADV RISC MACH LTD, 2003, ARM7TDMI REV 4 TECHN
   *ARC COR, 2005, ARCT A5 MICR TECHN M
   BENINI L, 2001, P ISLPED
   BRIGGS P, 1994, P PLDI
   HALAMBI A, 2001, P SCOPES
   HALAMBI A, 1999, P DATE
   KHARE A, 1999, P EUROMICRO
   KRISHNASWAMY A, 2003, P LCTES
   Kwon YJ, 1999, ELECTRON LETT, V35, P2098, DOI 10.1049/el:19991420
   KWON YJ, 1999, P CASES
   LEKATSAS H, 2000, P DAC 2000
   *LSI LOGIC, 2000, TIN RISC LR4102 MICR
   NICOLAU A, 1993, P ICPP
   NOVACK S, 1997, COMPUT J
   SHRIVASTAVA A, 2004, P ASPDAC
   *ST MICR, 2004, ST100 TECHN MAN
NR 16
TC 5
Z9 5
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 123
EP 146
DI 10.1145/1124713.1124722
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100008
DA 2024-07-18
ER

PT J
AU Ruan, SJ
   Tsai, KL
   Naroska, E
   Lai, FR
AF Ruan, SJ
   Tsai, KL
   Naroska, E
   Lai, FR
TI Bipartitioning and encoding in low-power pipelined circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; low-power design
AB In this article, we present a bipartition dual-encoding architecture for low-power pipelined circuits. We exploit the bipartition approach as well as encoding techniques to reduce power dissipation not only of combinational logic blocks but also of the pipeline registers. Based on Shannon expansion, we partition a given circuit into two subcircuits such that the number of different outputs of both subcircuits are reduced, and then encode the output of both subcircuits to minimize the Hamming distance for transitions with a high switching probability. We measure the benefits of four different combinational bipartitioning and encoding architectures for comparison. The transistor-level simulation results show that bipartition dual-encoding can effectively reduce power by 72.7% for the pipeline registers and 27.1% for the total power consumption on average. To the best of our knowledge, it is the first work that presents an in-depth study on bipartition and encoding techniques to optimize power for pipelined circuits.
C1 Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei 106, Taiwan.
   Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan.
   Univ Dortmund, Comp Engn Inst, D-44221 Dortmund, Germany.
   Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
C3 National Taiwan University of Science & Technology; National Taiwan
   University; Dortmund University of Technology; National Taiwan
   University
RP Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei 106, Taiwan.
EM sjruan@et.ntust.edu.tw; kunlin@orchid.ee.ntu.edu.tw;
   edwin@ds.e-technik.uni-dortmund.de; flai@cc.ee.ntu.edu.tw
OI Tsai, Kun-Lin/0000-0002-1317-6019
CR Alidina M., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P426, DOI 10.1109/92.335011
   BENINI L, 1995, IEEE J SOLID-ST CIRC, V30, P258, DOI 10.1109/4.364440
   Chenoweth P.J., 2001, P SOC THER ANN C, P49
   Choi J, 1999, IEE P-COMMUN, V146, P312, DOI 10.1049/ip-com:19990622
   Kapadia H, 1999, IEEE J SOLID-ST CIRC, V34, P405, DOI 10.1109/4.748193
   MICHELI GD, 1994, SYNTEHSIS OPTIMIZATI
   MOTEIRO J, 1993, P IEEE ACM INT C COM, P398
   Munch M., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P624, DOI 10.1109/DATE.2000.840850
   Ruan SJ, 2001, IEEE T COMPUT AID D, V20, P343, DOI 10.1109/43.908477
   RUAN SJ, 1999, P IEEE ACM INT C COM, P84
   Schimpfle CV, 1997, ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV, P2160, DOI 10.1109/ISCAS.1997.621598
   Tiwari V, 1998, IEEE T COMPUT AID D, V17, P1051, DOI 10.1109/43.728924
   YE W, 1999, P 12 ANN IEEE INT AS, P281
NR 13
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 24
EP 32
DI 10.1145/1044111.1044114
PG 9
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400003
DA 2024-07-18
ER

PT J
AU Dasdan, A
AF Dasdan, A
TI Experimental analysis of the fastest optimum cycle ratio and mean
   algorithms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; experimentation; performance; cycle mean; cycle period;
   cycle ratio; cycle time; data flow graphs; discrete event systems;
   experimental analysis; iteration bound; system performance analysis
ID PARAMETRIC SHORTEST-PATH; MINIMUM; MAXIMUM; BOUNDS
AB Optimum cycle ratio (OCR) algorithms are fundamental to the performance analysis of (digital or manufacturing) systems with cycles. Some applications in the computer-aided design field include cycle time and slack optimization for circuits, retiming, timing separation analysis, and rate analysis. There are many OCR algorithms, and since a superior time complexity in theory does not mean a superior time complexity in practice, or vice-versa, it is important to know how these algorithms perform in practice on real circuit benchmarks. A recent published study experimentally evaluated almost all the known OCR algorithms, and determined the fastest one among them. This article improves on that study in the following ways: (1) it focuses on the fastest OCR algorithms only; (2) it provides a unified theoretical framework and a few new results; (3) it runs these algorithms on the largest circuit benchmarks available; (4) it compares the algorithms in terms of many properties in addition to running times such as operation counts, convergence behavior, space requirements, generality, simplicity, and robustness; (5) it analyzes the experimental results using statistical techniques and provides asymptotic time complexity of each algorithm in practice; and (6) it provides clear guidance to the use and implementation of these algorithms together with our algorithmic improvements.
C1 Synopsys Inc, Mountain View, CA 94043 USA.
C3 Synopsys Inc
RP Synopsys Inc, M-S US241,700 E Middlefield Rd, Mountain View, CA 94043 USA.
EM Ali.Dasdan@synopsys.com
CR Ahuja RK, 1997, EUR J OPER RES, V97, P509, DOI 10.1016/S0377-2217(96)00269-X
   ALBRECHT C, 1999, P IEEE ACM INT C COM, P232
   ALPERT CJ, 1998, P INT S PHYS DES, P588
   [Anonymous], 1993, NETWORK FLOWS THEORY
   [Anonymous], 1960, DYNAMIC PROGRAMMING
   [Anonymous], 1983, Data Structures and Network Algorithms
   [Anonymous], 1984, Graphs and Algorithms
   [Anonymous], 1991, The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling
   Bacelli F., 1992, SYNCHRONIZATION LINE
   BURNS SM, 1991, THESIS CALTECH
   Carloni LP, 2000, DES AUT CON, P361, DOI 10.1145/337292.337441
   CHANDRACHOODAN N, 1999, UMIACSTR9959
   Cherkassky B. V., 1996, Algorithms - ESA '96. Fourth Annual European Symposium. Proceedings, P349
   COCHETTERRASSON.J, 1909, P IFAC C SYST STRUCT
   Cormen TH, 1991, INTRO ALGORITHMS
   CUNINGHAMEGREEN RA, 1996, APPL MATH JCU, V11, P225
   Dantzig B, 1967, THEORY GRAPHS, P77
   Dasdan A, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P127
   Dasdan A, 1998, IEEE T COMPUT AID D, V17, P889, DOI 10.1109/43.728912
   DASDAN A, 1999, P 36 DES AUT C
   Dasdan A, 1998, 9832 U CAL
   GOLDBERG AV, 2001, UNPUB SIAM J COMPUT
   HARTMANN M, 1993, NETWORKS, V23, P567, DOI 10.1002/net.3230230607
   HULGAARD H, 1995, IEEE T COMPUT, V44, P1306, DOI 10.1109/12.475126
   Ito K, 1995, J VLSI SIGNAL PROC, V11, P229, DOI 10.1007/BF02107055
   Johnson DS, 1996, PROCEEDINGS OF THE SEVENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P341
   KARP RM, 1978, DISCRETE MATH, V23, P309, DOI 10.1016/0012-365X(78)90011-0
   KARP RM, 1981, DISCRETE APPL MATH, V3, P37, DOI 10.1016/0166-218X(81)90026-3
   Lawler EL, 2001, COMBINATORIAL OPTIMI
   MADANI O, 2000, THESIS U WASHINGTON
   Mathur A., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P408, DOI 10.1145/293625.293631
   MEHLHORN K, 1995, COMMUN ACM, V38, P96, DOI 10.1145/204865.204889
   Mehlhorn K., 2000, LEDA: A Platform for Combinatorial and Geometric Computing
   Mendenhall W., 1994, INTRO PROBABILITY ST
   NIELSEN CD, 1994, ACM IEEE D, P70
   ORLIN JB, 1992, MATH PROGRAM, V54, P41, DOI 10.1007/BF01586040
   RADZIK T, 1994, ALGORITHMICA, V11, P226, DOI 10.1007/BF01240734
   RAMAMOORTHY CV, 1980, IEEE T SOFTWARE ENG, V6, P440, DOI 10.1109/TSE.1980.230492
   SHENOY N, 1994, IEEE IC CAD, P226
   SKOROBOHATYJ G, 1993, CODE FINDING MINIMUM
   Szymanski T. G., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P399, DOI 10.1109/DAC.1992.227771
   TARJAN RE, 1981, SHORTEST PATHS TECH
   Teich J, 1997, IEEE T COMPUT AID D, V16, P473, DOI 10.1109/43.631210
   YOUNG NE, 1991, NETWORKS, V21, P205, DOI 10.1002/net.3230210206
NR 44
TC 85
Z9 102
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2004
VL 9
IS 4
BP 385
EP 418
DI 10.1145/1027084.1027085
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 879PF
UT WOS:000225729000001
DA 2024-07-18
ER

PT J
AU Goel, SK
   Marinissen, EJ
AF Goel, SK
   Marinissen, EJ
TI SOC test architecture design for efficient utilization of test bandwidth
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithm; SOC test; TAM and wrapper design; lower bound; test
   scheduling; idle bits; bandwidth utilization
AB This article deals with the design of on-chip architectures for testing large system chips (SOCs) for manufacturing defects in a modular fashion. These architectures consist of wrappers and test access mechanisms (TAMs). For an SOC with specified parameters of modules and their tests, we design an architecture that minimizes the required tester vector memory depth and test application time. In this article, we formulate the test architecture design problems for both modules with fixed- and flexible-length scan chains, assuming the relevant module parameters and a maximal SOC TAM width are given. Subsequently, we derive a formulation for an architecture-independent lower bound for the SOC test time. We analyze three types of TAM under-utilization that make the theoretical lower bound unachievable in most practical architecture instances. We present a novel architecture-independent heuristic algorithm that effectively optimizes the test architecture for a given SOC. The algorithm efficiently determines the number of TAMs and their widths, the assignment of modules to TAMs, and the wrapper design per module. We show how this algorithm can be used for optimizing both test bus and TestRail architectures with either serial or parallel test schedules. Experimental results for the ITC' 02 SOC Test Benchmarks show that, compared to manual best-effort engineering approaches, we can save up to 75% in test times, while compared to previously published algorithms, we obtain comparable or better test times at negligible compute time.
C1 Philips Res Labs, IC Design Digital Design & Test, NL-5656 AA Eindhoven, Netherlands.
C3 Philips; Philips Research
RP Goel, SK (corresponding author), Philips Res Labs, IC Design Digital Design & Test, Prof Holstlaan 4,M-S WAY-41, NL-5656 AA Eindhoven, Netherlands.
EM SandeepKumar.Goel@philips.com; Erik.Jan.Marinissen@philips.com
RI Marinissen, Erik Jan/AAE-9722-2020
OI Marinissen, Erik Jan/0000-0002-5058-8303
CR Aerts J, 1998, INT TEST CONF P, P448, DOI 10.1109/TEST.1998.743185
   [Anonymous], 1995, Scheduling: Theory, Algorithms, and Systems
   Chakrabarty K., 2000, Proceedings 18th IEEE VLSI Test Symposium, P127, DOI 10.1109/VTEST.2000.843836
   Chakrabarty K, 2000, DES AUT CON, P432, DOI 10.1145/337292.337531
   Chakrabarty K, 2001, ACM T DES AUTOMAT EL, V6, P26, DOI 10.1145/371254.371258
   Ebadi ZS, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P205, DOI 10.1109/ATS.2001.990282
   Goel SK, 2002, IEEE VLSI TEST SYMP, P259, DOI 10.1109/VTS.2002.1011147
   GOEL SK, 2002, P IEEE INT TEST C IT
   GRAHAM RL, 1969, SIAM J APPL MATH, V17, P416, DOI 10.1137/0117039
   Gupta R, 1997, IEEE DES TEST COMPUT, V14, P15, DOI 10.1109/54.632877
   Huang Y, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P265, DOI 10.1109/ATS.2001.990293
   Iyengar V, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P491, DOI 10.1109/DATE.2002.998318
   Iyengar V, 2002, DES AUT CON, P685, DOI 10.1109/DAC.2002.1012712
   Iyengar V, 2002, IEEE VLSI TEST SYMP, P253, DOI 10.1109/VTS.2002.1011146
   Iyengar V, 2002, J ELECTRON TEST, V18, P213, DOI 10.1023/A:1014916913577
   Marinissen E., 2002, ITC'02 SOC Test Benchmarks
   Marinissen EJ, 2002, INT TEST CONF P, P519, DOI 10.1109/TEST.2002.1041802
   Marinissen EJ, 2002, J ELECTRON TEST, V18, P365, DOI 10.1023/A:1016585206097
   Marinissen EJ, 1998, INT TEST CONF P, P284, DOI 10.1109/TEST.1998.743166
   Marinissen EJ, 2000, INT TEST CONF P, P911, DOI 10.1109/TEST.2000.894302
   Varma P, 1998, INT TEST CONF P, P294, DOI 10.1109/TEST.1998.743167
   Zorian Y, 1998, INT TEST CONF P, P130, DOI 10.1109/TEST.1998.743146
NR 22
TC 66
Z9 72
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 399
EP 429
DI 10.1145/944027.944029
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900002
DA 2024-07-18
ER

PT J
AU Kim, KW
   Jung, SO
   Kim, T
   Kang, SM
AF Kim, KW
   Jung, SO
   Kim, T
   Kang, SM
TI Minimum delay optimization for domino logic circuits - A coupling-aware
   approach
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; logic synthesis; coupling; domino logic; delay
   minimization
AB Minimum delay associated with the hold time requirement is of concern to circuit designers, since race-through hazards are inherent in any multiple clock organization or clock distribution tree irrespective of clock frequency. The monotonic property of domino logic aggravates the min-delay path failure through coupling-induced speedup. To tackle the min-delay problem for domino logic, we propose a min-delay optimization algorithm considering coupling effects. Experimental results indicate that our algorithm yields a significant increase of min-delay without incurring max-delay violation.
C1 SiPackets Inc, Santa Clara, CA 95054 USA.
   T RAM Inc, San Jose, CA 95134 USA.
   Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea.
   Univ Calif Santa Cruz, Sch Engn, Santa Cruz, CA 95064 USA.
C3 Korea Advanced Institute of Science & Technology (KAIST); University of
   California System; University of California Santa Cruz
RP SiPackets Inc, Santa Clara, CA 95054 USA.
EM tkim@cs.kaist.ac.kr
RI Jung, Seong-Ook/AAN-2561-2020
CR [Anonymous], P INT TEST C
   Arunachalam R, 2000, DES AUT CON, P266, DOI 10.1145/337292.337415
   Bohr MT, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P241, DOI 10.1109/IEDM.1995.499187
   Cong J., 1997, SRC Design Science Concept Paper
   Dartu F, 1997, DES AUT CON, P46, DOI 10.1145/266021.266033
   Franzini B., 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525), P499, DOI 10.1109/ISQED.2000.838935
   Gross PD, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P212, DOI 10.1109/ICCAD.1998.742875
   Harris D, 1999, IEEE T COMPUT AID D, V18, P1608, DOI 10.1109/43.806806
   Hashimoto M., 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P379, DOI 10.1109/ISCAS.2001.922064
   Hassoun S, 2000, DES AUT CON, P260, DOI 10.1145/337292.337413
   Kerns KJ, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P207, DOI 10.1109/ICCAD.1995.480014
   Odabasioglu A, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P58, DOI 10.1109/ICCAD.1997.643366
   PILLAGE LT, 1990, IEEE T COMPUT AID D, V9, P352, DOI 10.1109/43.45867
   Ringe M., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P451, DOI 10.1109/DATE.2000.840310
   SASAKI Y, 1999, P ASIC SOC C, P9
   SHENOY NV, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P156, DOI 10.1109/ICCAD.1993.580048
   SILVEIRA LM, 1995, DES AUT CON, P376
   Tehrani P. F., 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525), P505, DOI 10.1109/ISQED.2000.838937
NR 18
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2003
VL 8
IS 2
BP 203
EP 213
DI 10.1145/762488.762491
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 665NA
UT WOS:000182126100003
DA 2024-07-18
ER

PT J
AU Choudhury, M
   Gao, MY
   Varna, A
   Peer, E
   Forte, D
AF Choudhury, Muhtadi
   Gao, Minyan
   Varna, Avinash
   Peer, Elad
   Forte, Domenic
TI Enhanced PATRON: Fault Injection and Power-aware FSM Encoding Through
   Linear Programming
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
ID STATE ASSIGNMENT; DESIGN
AB Since finite state machines (FSMs) regulate the control flowin circuits, a computing system's security might be breached by attacking the FSM. Physical attacks are especially worrisome because they can bypass software countermeasures. For example, an attacker can gain illegal access to the sensitive states of an FSM through fault injection, leading to privilege escalation and/or information leakage. Laser fault injection (LFI) provides one of the most effective attack vectors by enabling adversaries to precisely overturn single flip-flops states. Although conventional error correction/detection methodologies have been employed to improve FSM resiliency, their substantial overhead makes them unattractive to circuit designers. In our prior work, a novel decision diagram-based FSM encoding scheme called PATRON was proposed to resist LFI according to attack parameters, e.g., number of simultaneous faults. Although PATRON bested traditional encodings keeping overhead minimum, it provided numerous candidates for FSM designs requiring exhaustive andmanual effort to select one optimum candidate. In this article, we automatically select an optimum candidate by enhancing PATRON using linear programming (LP). First, we exploit the proportionality between dynamic power dissipation and switching activity in digital CMOS circuits. Thus, our LP objective minimizes the number of FSM bit switches per transition, for comparatively lower switching activity and hence total power consumption. Second, additional LP constraints along with incorporating the original PATRON rules, systematically enforce bidirectionality to at least two state elements per FSM transition. This bestows protection against different types of fault injection, which we capture with a new unidirectional metric. Enhanced PATRON (EP) achieves superior security at lower power consumption in average compared to PATRON, error-coding, and traditional FSM encoding on five popular benchmarks.
C1 [Choudhury, Muhtadi] Univ Florida, 322 Baywest Neighbors Cir, Orlando, FL 32835 USA.
   [Gao, Minyan; Forte, Domenic] Univ Florida, 601 Gale Lemerand Dr, Gainesville, FL 32603 USA.
   [Varna, Avinash] Intel Corp, CH7-427,5000 W Chandler Blvd, Chandler, AZ 85225 USA.
   [Peer, Elad] Intel Corp, 8 HaAyala St, IL-2067708 Yokneam Ilit, Israel.
C3 State University System of Florida; University of Florida; State
   University System of Florida; University of Florida; Intel Corporation;
   Intel Corporation
RP Choudhury, M (corresponding author), Univ Florida, 322 Baywest Neighbors Cir, Orlando, FL 32835 USA.
EM muhtadic@gmail.com; minyan.gao@ufl.edu; dforte@ece.ufl.edu;
   avinash.l.varna@intel.com; elad.peer@intel.com
OI Peer, Elad/0009-0002-6667-2937; Varna, Avinash/0009-0009-4189-5860;
   Forte, Domenic/0000-0002-2794-7320
CR Agoyan Michel, 2010, 2010 IEEE 16th International On-Line Testing Symposium (IOLTS 2010), P235, DOI 10.1109/IOLTS.2010.5560194
   Akdemir KD, 2009, LECT NOTES COMPUT SC, V5932, P226, DOI 10.1007/978-3-642-10838-9_17
   ANDERSON DA, 1973, IEEE T COMPUT, VC 22, P263, DOI 10.1109/T-C.1973.223705
   BENINI L, 1995, IEEE J SOLID-ST CIRC, V30, P258, DOI 10.1109/4.364440
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   Champeix C, 2015, INT SYM DEFEC FAU TO, P177, DOI 10.1109/DFT.2015.7315158
   Chopra Kaviraj, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P685, DOI 10.1109/ICCAD.2008.4681651
   Choudhury M, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P569, DOI 10.23919/DATE51398.2021.9474222
   Choudhury Muhtadi, 2021, P 10 INT WORKSH HARD, P1
   Dumont M, 2021, IEEE T COMPUT AID D, V40, P680, DOI 10.1109/TCAD.2020.3003287
   Dunbar C, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2638555
   Gaubatz G, 2008, IEEE T COMPUT, V57, P126, DOI 10.1109/TC.2007.70784
   Grassl M., 2022, Bounds on the Minimum Distance of EntanglementAssisted Quantum Codes
   Guneysu T., 2021, IACR Trans. Cryptogr. Hardw. Embed. Syst., P447
   HACHTEL GD, 1994, IEEE IC CAD, P70
   Huan-Kai Peng, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P157, DOI 10.1145/1687399.1687428
   Jayasena A, 2022, PR IEEE COMP DESIGN, P247, DOI 10.1109/ICCD56317.2022.00044
   Karpovsky M, 2004, IEEE T INFORM THEORY, V50, P1818, DOI 10.1109/TIT.2004.831844
   Leveugle Regis, 2014, P 2014 22 INT C VER, P1
   Lin XS, 2009, 2009 IEEE YOUTH CONFERENCE ON INFORMATION, COMPUTING AND TELECOMMUNICATION, PROCEEDINGS, P201, DOI 10.1109/YCICT.2009.5382390
   Luenberger DG, 1984, LINEAR NONLINEAR PRO
   Miskov-Zivanov Natasa, 2010, P WORKSH SIL ERR LOG
   Mohammad S. M., 2018, INTERNATIONAL JOURNAL OF CREATIVE RESEARCH THOUGHTS (IJCRT), V6
   Nahiyan A, 2019, IEEE T COMPUT AID D, V38, P1003, DOI 10.1109/TCAD.2018.2834396
   Nahiyan A, 2016, DES AUT CON, DOI 10.1145/2897937.2897992
   Nöth W, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P168, DOI 10.1109/DATE.1999.761114
   OLSON E, 1994, PROCEEDINGS OF THE IEEE 1994 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P140, DOI 10.1109/CICC.1994.379749
   openjump, 2022, about us
   Ordas S, 2017, J CRYPTOGR ENG, V7, P183, DOI 10.1007/s13389-016-0128-3
   Ordas S, 2015, 2015 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P3, DOI 10.1109/FDTC.2015.9
   Papadimitriou A, 2014, DES AUT TEST EUROPE
   Rathor VS, 2018, J ELECTRON TEST, V34, P697, DOI 10.1007/s10836-018-5762-5
   Richter-Brockmann J, 2023, IEEE T COMPUT, V72, P572, DOI 10.1109/TC.2022.3164259
   Roscian C, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P119, DOI 10.1109/HST.2013.6581576
   Selmke B, 2016, 2016 WORKSHOP ON FAULT AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P36, DOI 10.1109/FDTC.2016.16
   Shahrjerdi D, 2014, ICCAD-IEEE ACM INT, P170, DOI 10.1109/ICCAD.2014.7001348
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Skorobogatov SP, 2002, LECT NOTES COMPUT SC, V2523, P2
   Tomashevich V, 2014, INT SYM DEFEC FAU TO, P40, DOI 10.1109/DFT.2014.6962084
   Tsui CY, 1998, IEEE T COMPUT AID D, V17, P1281, DOI 10.1109/43.736568
   Veeramachaneni V., 1995, Proceedings. 1995 International Symposium on Low Power Design, P173, DOI 10.1145/224081.224112
   Washabaugh S., 1994, International Journal of High Speed Electronics and Systems, V5, P203, DOI 10.1142/S0129156494000115
   Yuan L, 2005, ASIA S PACIF DES AUT, P254
   Zussa L., 2012, P 27 C DES CIRC INT, P1
NR 44
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 93
DI 10.1145/3611669
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600006
DA 2024-07-18
ER

PT J
AU Lee, J
   Wang, PC
   Xu, R
   Jain, S
   Dasari, V
   Weston, N
   Li, Y
   Bagchi, S
   Chaterji, S
AF Lee, Jayoung
   Wang, Pengcheng
   Xu, Ran
   Jain, Sarthak
   Dasari, Venkat
   Weston, Noah
   Li, Yin
   Bagchi, Saurabh
   Chaterji, Somali
TI Virtuoso: Energy- and Latency-aware Streamlining of Streaming Videos on
   Systems-on-Chips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Adaptive inference; video object detection; energy consumption;
   efficiency-aware analytics; mobile GPUs; embedded computing;
   configuration tuning
ID TRACKING
AB Efficient and adaptive computer vision systems have been proposed to make computer vision tasks, such as image classification and object detection, optimized for embedded or mobile devices. These solutions, quite recent in their origin, focus on optimizing the model (a deep neural network) or the system by designing an adaptive system with approximation knobs. Despite several recent efforts, we show that existing solutions suffer from two major drawbacks. First, while mobile devices or systems-on-chips usually come with limited resources including battery power, most systems do not consider the energy consumption of the models during inference. Second, they do not consider the interplay between the threemetrics of interest in their configurations, namely, latency, accuracy, and energy. In this work, we propose an efficient and adaptive video object detection system-Virtuoso, which is jointly optimized for accuracy, energy efficiency, and latency. Underlying Virtuoso is a multi-branch execution kernel that is capable of running at different operating points in the accuracy-energy-latency axes, and a lightweight runtime scheduler to select the best fit execution branch to satisfy the user requirement. We position this work as a first step in understanding the suitability of various object detection kernels on embedded boards in the accuracy-latency-energy axes, opening the door for further development in solutions customized to embedded systems and for benchmarking such solutions. Virtuoso is able to achieve up to 286 FPS on the NVIDIA Jetson AGX Xavier board, which is up to 45x faster than the baseline EfficientDet D3 and 15x faster than the baseline EfficientDet D0. In addition, we also observe up to 97.2% energy reduction using Virtuoso compared to the baseline YOLO (v3)-a widely used object detector designed for mobiles. To fairly compare with Virtuoso, we benchmark 15 state-of-the-art or widely used protocols, including Faster R-CNN (FRCNN) [NeurIPS'15], YOLO v3 [CVPR'16], SSD [ECCV'16], EfficientDet [CVPR'20], SELSA [ICCV'19], MEGA [CVPR'20], REPP [IROS'20], FastAdapt [EMDL'21], and our in-house adaptive variants of FRCNN+, YOLO+, SSD+, and EfficientDet+ (our variants have enhanced efficiency for mobiles). With this comprehensive benchmark, Virtuoso has shown superiority to all the above protocols, leading the accuracy frontier at every efficiency level on NVIDIA Jetson mobile GPUs. Specifically, Virtuoso has achieved an accuracy of 63.9%, which is more than 10% higher than some of the popular object detection models, FRCNN at 51.1% and YOLO at 49.5%.
C1 [Lee, Jayoung; Wang, Pengcheng; Xu, Ran; Bagchi, Saurabh; Chaterji, Somali] Purdue Univ, W Lafayette, IN 47906 USA.
   [Jain, Sarthak] Los Gatos High Sch, Los Gatos, CA USA.
   [Dasari, Venkat; Weston, Noah] Army Res Lab, Adelphi, MD USA.
   [Li, Yin] Univ Wisconsin Madison, Madison, WI USA.
C3 Purdue University System; Purdue University; United States Department of
   Defense; United States Army; US Army Research, Development & Engineering
   Command (RDECOM); US Army Research Laboratory (ARL); University of
   Wisconsin System; University of Wisconsin Madison
RP Lee, J (corresponding author), Purdue Univ, W Lafayette, IN 47906 USA.
EM lee3716@purdue.edu; wang4495@purdue.edu; xu943@purdue.edu;
   jainsarthak101@gmail.com; venkateswara.r.dasari.civ@army.mil;
   noah.d.weston.civ@army.mil; yin.li@wisc.edu; sbagchi@purdue.edu;
   schaterji@purdue.edu
RI Xu, Ran/HOC-8077-2023
OI Xu, Ran/0000-0003-2913-9420; Lee, Jayoung/0000-0002-1011-6002; Li,
   Yin/0000-0003-4173-9453
FU National Science Foundation [CNS-2038986/2038566, CNS-2146449]; Amazon
   Research Award; Army Research Lab [W911NF-2020-221]
FX This material is based in part upon work supported by the National
   Science Foundation under Grants No. CNS-2038986/2038566 and No.
   CNS-2146449 (NSF CAREER award), an Amazon Research Award, and funding
   from the Army Research Lab (Contract No. W911NF-2020-221). Any opinions,
   findings, and conclusions or recommendations expressed in this material
   are those of the authors and do not necessarily reflect the views of the
   sponsors.
CR Apicharttrisorn K, 2019, PROCEEDINGS OF THE 17TH CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS (SENSYS '19), P96, DOI 10.1145/3356250.3360044
   Arnold E, 2019, IEEE T INTELL TRANSP, V20, P3782, DOI 10.1109/TITS.2019.2892405
   Bae SH, 2014, PROC CVPR IEEE, P1218, DOI 10.1109/CVPR.2014.159
   Buckler M, 2017, IEEE I CONF COMP VIS, P975, DOI 10.1109/ICCV.2017.111
   Chen Bo, 2020, P IEEECVF C COMPUTER
   Chen K, 2018, PROC CVPR IEEE, P7814, DOI 10.1109/CVPR.2018.00815
   Chen Y., 2020, CVPR, P10337
   Chin Ting-Wu, 2019, P MACHINE LEARNING S, V1, P431
   Chun-Han Yao, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12359), P160, DOI 10.1007/978-3-030-58568-6_10
   Chunjie Luo, 2019, Benchmarking, Measuring, and Optimizing. First BenchCouncil International Symposium, Bench 2018. Revised Selected Papers. Lecture Notes in Computer Science (LNCS 11459), P31, DOI 10.1007/978-3-030-32813-9_4
   Clemons J, 2011, I S WORKL CHAR PROC, P91, DOI 10.1109/IISWC.2011.6114206
   Dai JF, 2016, ADV NEUR IN, V29
   Deng JJ, 2019, IEEE I CONF COMP VIS, P7022, DOI 10.1109/ICCV.2019.00712
   Fang BY, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P115, DOI 10.1145/3241539.3241559
   Feichtenhofer C, 2017, IEEE I CONF COMP VIS, P3057, DOI 10.1109/ICCV.2017.330
   Feng D, 2021, IEEE T INTELL TRANSP, V22, P1341, DOI 10.1109/TITS.2020.2972974
   Ghoshal A., 2015, Proceedings of the 6th ACM Conference on Bioinformatics, Computational Biology and Health Informatics, P403
   Han K, 2020, PROC CVPR IEEE, P1577, DOI 10.1109/CVPR42600.2020.00165
   Henriques JF, 2015, IEEE T PATTERN ANAL, V37, P583, DOI 10.1109/TPAMI.2014.2345390
   Kalal Z, 2010, PROC CVPR IEEE, P49, DOI 10.1109/CVPR.2010.5540231
   Kale Kiran, 2015, 2015 4th International Conference on Reliability, Infocom Technologies and Optimization (ICRITO) (Trends and Future Directions), P1, DOI 10.1109/ICRITO.2015.7359323
   Lee J., 2021, EMDL 2021 P 2021 5 I, P19, DOI DOI 10.1145/3469116.3470010
   Li BY, 2019, PROC CVPR IEEE, P1019, DOI 10.1109/CVPR.2019.00111
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu W, 2016, LECT NOTES COMPUT SC, V9905, P21, DOI 10.1007/978-3-319-46448-0_2
   Lukezic A, 2017, PROC CVPR IEEE, P4847, DOI 10.1109/CVPR.2017.515
   Mahgoub A, 2020, PROCEEDINGS OF THE 2020 USENIX ANNUAL TECHNICAL CONFERENCE, P189
   Müller M, 2018, LECT NOTES COMPUT SC, V11205, P310, DOI 10.1007/978-3-030-01246-5_19
   NVIDIA Corporation, 2020, NVIDIA JETS AGX XAV
   NVIDIA Corporation, 2020, NVIDIA JETS XAV NX B
   NVIDIA Corporation, 2020, NVIDIA JETS LIN DEV
   NVIDIA Corporation, 2020, NVIDIA JETS TX2 BOAR
   NVIDIA Corporation, 2020, TEGR UT
   Qasaimeh M, 2021, J SYST ARCHITECT, V113, DOI 10.1016/j.sysarc.2020.101896
   Ran Xu, 2020, SenSys '20: Proceedings of the 18th Conference on Embedded Networked Sensor Systems, P449, DOI 10.1145/3384419.3431159
   Rao JM, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17091951
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Rohan A, 2019, IEEE ACCESS, V7, P69575, DOI 10.1109/ACCESS.2019.2919332
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   Sabater A, 2020, IEEE INT C INT ROBOT, P10536, DOI 10.1109/IROS45743.2020.9341600
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Tan M., 2020, P IEEECVF C COMPUTER, P10781, DOI [10.48550/arXiv.1911.09070, DOI 10.1109/CVPR42600.2020.01079]
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Tan MX, 2019, PR MACH LEARN RES, V97
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Wu HP, 2019, IEEE I CONF COMP VIS, P9216, DOI 10.1109/ICCV.2019.00931
   Xu R, 2022, ACM T SENSOR NETWORK, V18, DOI 10.1145/3463530
   Zhang S, 2018, PROC CVPR IEEE, P4203, DOI 10.1109/CVPR.2018.00442
   Zhengkai Jiang, 2020, Computer Vision - ECCV 2020 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12361), P18, DOI 10.1007/978-3-030-58517-4_2
   Zhu XZ, 2018, PROC CVPR IEEE, P7210, DOI 10.1109/CVPR.2018.00753
   Zhu XZ, 2017, IEEE I CONF COMP VIS, P408, DOI 10.1109/ICCV.2017.52
   Zhu YH, 2018, CONF PROC INT SYMP C, P547, DOI 10.1109/ISCA.2018.00052
NR 54
TC 0
Z9 0
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 31
DI 10.1145/3564289
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800002
OA Bronze
DA 2024-07-18
ER

PT J
AU Mahmoud, MMA
   Elashkar, NE
   Draz, HH
AF Mahmoud, Mervat M. A.
   Elashkar, Nahla E.
   Draz, Heba H.
TI Low-energy Pipelined Hardware Design for Approximate Medium Filter
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Application specific integrated circuits (ASIC); field programmable gate
   arrays (FPGA); hardware accelerator; image denoising; median filter;
   parallel processing system
ID IMPLEMENTATION
AB Image and video processing algorithms are currently crucial for many applications. Hardware implementation of these algorithms provides higher speed for large computation applications. Removing noise is often a typical pre-processing step to enhance the results of later analysis and processing. Median filter is a typical nonlinear filter that is very commonly used for impulse noise elimination in digital image processing. This article suggests a low-energy median filter hardware design for battery-based hardware applications. An approximate solution with high accuracy is investigated to speed up the filtering operation, reduce the area, and consume less power/energy. Pipelining and parallelism are used to optimize the speed and power of this technique. Non-pipelined, two different pipelined structures, and two parallel architectures versions are designed. The design versions are implemented first with a Virtex-5 LX110T FPGA and then using the UMC 130nm standard cell ASIC technology. The selection and the even-odd sorting-based median filters are also implemented for an equitable comparison with the standard median filtering techniques. The suggested non-pipelined median filter design enhances the throughput 35% more than the highest investigated state of the art. The pipelining enhances the throughput to more than twice its value. Additionally, the parallel architecture decreases the area and the consumed power by around 40%. The simulation results reveal that one of the suggested designs significantly decreases the area, with the same speed as the fastest design in the literature, without noticeably degrading the accuracy, and a significant decrease in energy consumption by about 60%.
C1 [Mahmoud, Mervat M. A.; Elashkar, Nahla E.; Draz, Heba H.] Elect Res Inst, Microelect Dept, Cairo, Egypt.
   [Mahmoud, Mervat M. A.; Elashkar, Nahla E.] British Univ Egypt, Dept Elect Engn, Cairo, Egypt.
C3 Egyptian Knowledge Bank (EKB); Electronics Research Institute (ERI);
   Egyptian Knowledge Bank (EKB); British University in Egypt
RP Mahmoud, MMA (corresponding author), Elect Res Inst, Microelect Dept, Cairo, Egypt.; Mahmoud, MMA (corresponding author), British Univ Egypt, Dept Elect Engn, Cairo, Egypt.
EM mervat-m@eri.sci.eg; Nahlaelazab@eri.sci.eg; hdraz@eri.sci.eg
OI Draz, Hebatullah/0000-0001-9721-8206; Mahmoud,
   Mervat/0000-0002-6924-4551; Elashkar, Nahla/0000-0002-6693-7619
CR Ben Jmaa Y, 2019, COMPUT SIST, V23, P213, DOI 10.13053/CyS-23-1-2999
   Bindal N, 2022, MULTIMED TOOLS APPL, V81, P21279, DOI 10.1007/s11042-022-12574-z
   De Smet P, 2010, PATTERN RECOGN, V43, P2359, DOI 10.1016/j.patcog.2010.01.014
   Fahad Alif A. F. M., 2019, 2019 INT C COMPUTER, P1, DOI [10.1109/IC4ME247184.2019.9036675, DOI 10.1109/IC4ME247184.2019.9036675]
   Fedewa Michael Vernon, 2020, U. S. Patent, Patent No. [20,200,345,314, 20200345314]
   Garg B, 2022, J AMB INTEL HUM COMP, V13, P2013, DOI 10.1007/s12652-021-02962-y
   Garg B, 2020, SIGNAL IMAGE VIDEO P, V14, P1555, DOI 10.1007/s11760-020-01695-3
   Ghosh Prannoy, 2014, INT J COMPUTER APPL, V97, P14
   Ghumaan RS, 2021, TURK J ELECTR ENG CO, V29, P1944, DOI 10.3906/elk-2005-12
   Gundam Madhuri, 2010, THESIS U NEW ORLEANS
   Harikiran J., 2010, INT J COMPUTER APPL, V10, P39
   Arkhipov DI, 2017, Arxiv, DOI arXiv:1709.02520
   Indu S, 2007, ICCTA 2007: INTERNATIONAL CONFERENCE ON COMPUTING: THEORY AND APPLICATIONS, PROCEEDINGS, P627
   Jelodari PT, 2020, MICROPROCESS MICROSY, V77, DOI 10.1016/j.micpro.2020.103203
   Li Jiaming, 2021, PRIDE, DOI 10.1021/acs.jproteome.1c00168
   Li Peng, 2012, THESIS U MINNESOTA
   Lu Gang, 2012, ADV ELECT ELECT, P447
   Metkar Aditi, 2020, PROCEEDING 3 INT C A, P1
   Mishra P, 2020, COMPUT ELECTRON AGR, V178, DOI 10.1016/j.compag.2020.105780
   Mittal S., 2008, NAT C RES DEV HARDW
   Mueller R, 2012, VLDB J, V21, P1, DOI 10.1007/s00778-011-0232-z
   Nadernejad E., 2008, Appl. Math. Sci, V2, P1507
   Najafi M, 2017, INT CON DISTR COMP S, P1938, DOI 10.1109/ICDCS.2017.194
   Rajni R., 2014, International Journal of Computer Applications, V86, P13
   Raju Kota Solomon, 2012, RECENT ADV COMMUNICA, P144
   Rasheed Asmaa Hameed, 2017, INT J APPL ENG RES, V12, P16100
   Ricco M, 2018, ENERGIES, V11, DOI 10.3390/en11092394
   Satti P, 2020, IEEE SIGNAL PROC LET, V27, P1475, DOI 10.1109/LSP.2020.3016868
   Scott DM., 2005, PROCESS IMAGING AUTO
   Sharma N, 2021, MULTIMED TOOLS APPL, V80, P26531, DOI 10.1007/s11042-021-10958-1
   Sharma N, 2021, WIRELESS PERS COMMUN, V119, P1975, DOI 10.1007/s11277-021-08314-5
   Sklyarov V, 2014, MICROPROCESS MICROSY, V38, P470, DOI 10.1016/j.micpro.2014.03.003
   Wnuk M, 2008, INT J APPL MATH COMP, V18, P105, DOI 10.2478/v10006-008-0010-2
NR 33
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 42
DI 10.1145/3582005
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800013
DA 2024-07-18
ER

PT J
AU Le, T
   Zhang, Z
   Zhu, ZC
AF Trung Le
   Zhang, Zhao
   Zhu, Zhichun
TI Polling-Based Memory Interface
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hybrid memory system; decentralized memory controller; diverse memory
   technology; interoperability
ID PHASE-CHANGE MEMORY; ENERGY-EFFICIENT; ARCHITECTURES; CACHE
AB Non-volatile memory has been extensively researched as the alternative for a DRAM-based system; however, the traditional memory controller cannot efficiently track and schedule operations for all the memory devices in heterogeneous systems due to different timing requirements and complex architecture supports of various memory technologies. To address this issue, we propose a hybrid memory architecture framework called POMI (POlling-based Memory Interface). It uses a small buffer chip inserted on each DIMM (Dual Inline Memory Module) to decouple operation scheduling from the controller to enable the support for diverse memory technologies in the system. Unlike the conventional DRAM-based system, POMI uses a pollingbased memory bus protocol for communication and to resolve any bus conflicts between memory modules. The buffer chip on each DIMM will provide feedback information to the main memory controller so that the polling overhead is trivial. We propose two unique designs. The first one adds additional bus lines for sending the feedback information, and the second one utilizes the Command/Address bus. The framework provides several benefits: a technology-independent memory system, higher parallelism, and better scalability. Our experimental results show that POMI can efficiently support both homogeneous and heterogeneous systems. Compared with the conventional DDR4-2400 implementation, our scheme improves the performance of memory-intensive workloads by 3.7% on average. Compared with an existing interface for hybrid memory systems, Twin-Load, it also improves performance by 22.0% on average for memory-intensive workloads.
C1 [Trung Le; Zhang, Zhao; Zhu, Zhichun] Univ Illinois, Chicago, IL 60607 USA.
C3 University of Illinois System; University of Illinois Chicago;
   University of Illinois Chicago Hospital
RP Le, T (corresponding author), Univ Illinois, Chicago, IL 60607 USA.
EM tle47@uic.edu; zhangz@uic.edu; zzhu@uic.edu
RI Chen, Jin/KBQ-0163-2024
OI Chen, Jin/0009-0005-5844-635X; Le, Trung/0000-0001-7686-4508
FU National Science Foundation [CCF-1643271]
FX This work was supported in part by the National Science Foundation under
   grant CCF-1643271. Any opinions, findings, and conclusions or
   recommendations expressed in this material are those of the authors only
   and do not necessarily reflect the views of the National Science
   Foundation.
CR Altman A, 2019, IEEE HOT CHIPS 31 S, pi
   [Anonymous], 2018, TR18051501 U TEX AUS
   [Anonymous], 2002, TR0247 U TEX AUST
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   Chandrasekar K., 2011, Proceedings of the 2011 14th Euromicro Conference on Digital System Design. Architectures, Methods and Tools. (DSD 2011), P99, DOI 10.1109/DSD.2011.17
   Cui ZH, 2016, MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P164, DOI 10.1145/2989081.2989106
   Dhiman G, 2009, DES AUT CON, P664
   Ganesh B, 2007, INT S HIGH PERF COMP, P109
   Ham TJ, 2013, INT S HIGH PERF COMP, P424, DOI 10.1109/HPCA.2013.6522338
   Hansson A, 2014, INT SYM PERFORM ANAL, P201, DOI 10.1109/ISPASS.2014.6844484
   Izraelevitz Joseph, 2019, arXiv, DOI [10.48550/ARXIV.1903.05714, DOI 10.48550/ARXIV.1903.05714]
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   Kun Fang, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P403, DOI 10.1109/PACT.2011.71
   Le T, 2021, PR IEEE COMP DESIGN, P447, DOI 10.1109/ICCD53106.2021.00076
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lim K, 2008, CONF PROC INT SYMP C, P315, DOI 10.1109/ISCA.2008.37
   MetaRAM Inc, 2015, METARAM PROD BRIEF
   Micron Technology Inc, 2015, CCMTD17258225879875
   Poremba M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P392, DOI 10.1109/ISVLSI.2012.82
   Pourshnazi B, 2018, DES AUT TEST EUROPE, P449, DOI 10.23919/DATE.2018.8342051
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Rafique MM, 2019, MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P373, DOI 10.1145/3357526.3357540
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Standard Performance Evaluation Corporation, 2019, SPEC CPU2006 CPU2017
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Synopsys Corp, 2022, SYN DES COMP
   The CXL Consortium, 2021, CXL SPEC
   UMC Library, 2022, UMC FREE STAND CELL
   Wang CN, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3325067
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Zheng HZ, 2009, CONF PROC INT SYMP C, P255, DOI 10.1145/1555815.1555788
   Zheng HZ, 2008, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2008.4771792
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 34
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 47
DI 10.1145/3572919
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800018
DA 2024-07-18
ER

PT J
AU Dai, RC
   Yavuz, T
AF Dai, Ruochen
   Yavuz, Tuba
TI A Symbolic Approach to Detecting Hardware Trojans Triggered by Don't
   Care Transitions
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Trojan detection; don't care transitions; symbolic execution
ID EXECUTION
AB Due to the globalization of Integrated Circuit supply chain, hardware Trojans and the attacks that can trigger them have become an important security issue. One type of hardware Trojans leverages the "don't care transitions" in Finite-state Machines (FSMs) of hardware designs. In this article, we present a symbolic approach to detecting don't care transitions and the hidden Trojans. Our detection approach works at both register-transfer level (RTL) and gate level, does not require a golden design, and works in three stages. In the first stage, it explores the reachable states. In the second stage, it performs an approximate analysis to find the don't care transitions and any discrepancies in the register values or output lines due to don't care transitions. The second stage can be used for both predicting don't care triggered Trojans and for guiding don't care aware reachability analysis. In the third stage, it performs a state-space exploration from reachable states that have incoming don't care transitions to explore the Trojan payload and to find behavioral discrepancies with respect to what has been observed in the first stage. We also present a pruning technique based on the reachability of FSM states. We present a methodology that leverages both RTL and gate-level for soundness and efficiency. Specifically, we show that don't care transitions and Trojans that leverage them must be detected at the gate-level, i.e., after synthesis has been performed, for soundness. However, under specific conditions, Trojan payload exploration can be performed more efficiently at RTL. Additionally, the modular design of our approach also provides a fast Trojan prediction method even at the gate level when the reachable states of the FSM is known a priori. Evaluation of our approach on a set of benchmarks from OpenCores and TrustHub and using gate-level representation generated by two synthesis tools, YOSYS and Synopsis Design Compiler (SDC), shows that our approach is both efficient (up to 10x speedup w.r.t. no pruning) and precise (0% false positives both at RTL and gate-level netlist) in detecting don't care transitions and the Trojans that leverage them. Additionally, the total analysis time can achieve up to 1.62x (using YOSYS) and 1.92x (using SDC) speedup when synthesis preserves the FSM structure, the foundry is trusted, and the Trojan detection is performed at RTL.
C1 [Dai, Ruochen] Univ Florida, ECE Dept, 317 Larsen Hall, Gainesville, FL 32611 USA.
   [Yavuz, Tuba] Univ Florida, ECE Dept, 321 Benton Hall, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida; State
   University System of Florida; University of Florida
RP Dai, RC (corresponding author), Univ Florida, ECE Dept, 317 Larsen Hall, Gainesville, FL 32611 USA.
EM ruochendai@ufl.edu; tuba@ece.ufl.edu
RI Dai, Ruochen/IZE-6995-2023
OI Dai, Ruochen/0000-0001-8393-0198
FU NSF [2019283]
FX This project has been partially funded by NSF Award 2019283.
CR AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   [Anonymous], 2013, 31 IEEE VLSI TEST S, DOI [10.1109/VTS.2013.6548922, DOI 10.1109/VTS.2013.6548922]
   [Anonymous], 2008, US
   [Anonymous], LLVM LANGUAGE REFERE
   Cadar C., 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08, (USA), P209
   Cadar C, 2013, COMMUN ACM, V56, P82, DOI 10.1145/2408776.2408795
   Dunbar C, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2638555
   Farahmandi F, 2017, PR IEEE COMP DESIGN, P313, DOI 10.1109/ICCD.2017.55
   Fern Nicole, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342387
   Golson Steve, STATE MACHINE DESIGN
   Guo XL, 2015, DES AUT CON, DOI 10.1145/2744769.2747939
   Hicks M, 2010, P IEEE S SECUR PRIV, P159, DOI 10.1109/SP.2010.18
   Hoque T, 2017, J ELECTRON TEST, V33, P107, DOI 10.1007/s10836-016-5632-y
   KING JC, 1976, COMMUN ACM, V19, P385, DOI 10.1145/360248.360252
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Liu Y, 2014, DES AUT CON
   Love E, 2012, IEEE T INF FOREN SEC, V7, P25, DOI 10.1109/TIFS.2011.2160627
   Meade T, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P90, DOI 10.1145/3287624.3288739
   Nahiyan A, 2016, DES AUT CON, DOI 10.1145/2897937.2897992
   Narasimhan S., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P71, DOI 10.1109/HST.2011.5954999
   OpenCores, ABOUT US
   Rajendran J, 2015, DES AUT CON, DOI 10.1145/2744769.2744823
   Rathmair Michael, 2014, P IEEE INT S CIRCUIT
   synopsys, About us
   TrustHub, US
   VERILATOR, US
   Wolf C., US
   Xue H, 2018, IEEE T SEMICONDUCT M, V31, P2, DOI 10.1109/TSM.2017.2763088
   Xue MF, 2019, IEEE ACCESS, V7, P5124, DOI 10.1109/ACCESS.2018.2887268
   Zarrinchian G, 2017, IEEE T COMPUT, V66, P100, DOI 10.1109/TC.2016.2576444
   Zhang J, 2015, IEEE T COMPUT AID D, V34, P1148, DOI 10.1109/TCAD.2015.2422836
   Zhang R, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P815, DOI 10.1109/MICRO.2018.00071
   Zhang XX, 2011, 2011 24TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), P67, DOI 10.1109/HST.2011.5954998
NR 33
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 28
DI 10.1145/3558392
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C8BO2
UT WOS:000964108900009
OA Green Submitted, Bronze
DA 2024-07-18
ER

PT J
AU Ferretti, L
   Cini, A
   Zacharopoulos, G
   Alippi, C
   Pozzi, L
AF Ferretti, Lorenzo
   Cini, Andrea
   Zacharopoulos, Georgios
   Alippi, Cesare
   Pozzi, Laura
TI Graph Neural Networks for High-Level Synthesis Design Space Exploration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Design space exploration; high-level synthesis; graph neural networks
ID PARETO ITERATIVE REFINEMENT; OPTIMIZATION
AB High-level Synthesis (HLS) Design-Space Exploration (DSE) aims at identifying Pareto-optimal synthesis configurations whose exhaustive search is unfeasible due to the design-space dimensionality and the prohibitive computational cost of the synthesis process. Within this framework, we address the design automation problem by proposing graph neural networks that jointly predict acceleration performance and hardware costs of a synthesized behavioral specification given optimization directives. Learned models can be used to rapidly approach the Pareto curve by guiding the DSE, taking into account performance and cost estimates. The proposed method outperforms traditional HLS-driven DSE approaches, by accounting for the arbitrary length of computer programs and the invariant properties of the input. We propose a novel hybrid control and dataflow graph representation that enables training the graph neural network on specifications of different hardware accelerators. Our approach achieves prediction accuracy comparable with that of state-of-the-art simulators without having access to analytical models of the HLS compiler. Finally, the learned representation can be exploited for DSE in unexplored configuration spaces by fine-tuning on a small number of samples from the new target domain. The outcome of the empirical evaluation of this transfer learning shows strong results against state-of-the-art baselines in relevant benchmarks.
C1 [Ferretti, Lorenzo] Univ Calif Los Angeles, Engn 6,404 Westwood Plaza, Los Angeles, CA 90095 USA.
   [Cini, Andrea; Alippi, Cesare] Univ Svizzera Italiana, IDSIA, Via Santa 1, CH-6962 Lugano, Switzerland.
   [Zacharopoulos, Georgios] Huawei Zurich Res Ctr, Comp Syst Lab, Zurich, Switzerland.
   [Pozzi, Laura] Univ Svizzera Italiana, Lugano, Switzerland.
   [Zacharopoulos, Georgios] Huawei Technol, Zurich Res Ctr, Thurgauerstr 40, CH-8050 Zurich, Switzerland.
C3 University of California System; University of California Los Angeles;
   Universita della Svizzera Italiana; Universita della Svizzera Italiana
RP Ferretti, L (corresponding author), Univ Calif Los Angeles, Engn 6,404 Westwood Plaza, Los Angeles, CA 90095 USA.
EM ferrelo@cs.ucla.edu; drea.cini@usi.ch; giorgiozacharo@gmail.com;
   cesare.alippi@usi.ch; laura.pozzi@usi.ch
OI ALIPPI, CESARE/0000-0003-3819-0025; Cini, Andrea/0000-0003-3219-9360;
   Pozzi, Laura/0000-0003-1083-8782
CR AHMAD I, 1994, 1994 IEEE 13TH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, P491
   Caruana R, 1997, MACH LEARN, V28, P41, DOI 10.1023/A:1007379606734
   Casanova Arantxa, 2018, INT C LEARNING REPRE
   Chi YZ, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240850
   Choi YK, 2020, IEEE T COMPUT AID D, V39, P4828, DOI 10.1109/TCAD.2020.2970597
   Choi YK, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240815
   Choi YK, 2017, ICCAD-IEEE ACM INT, P691
   Cong J, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240838
   Cong Jason, 2018, DESIGN AUTOMATION C, P1
   Ferretti L, 2021, IEEE EMBED SYST LETT, V13, P194, DOI 10.1109/LES.2021.3066882
   Ferretti L, 2020, IEEE T COMPUT AID D, V39, P3736, DOI 10.1109/TCAD.2020.3012750
   Ferretti L, 2021, IEEE T EMERG TOP COM, V9, P35, DOI 10.1109/TETC.2018.2794068
   Ferretti L, 2018, PR IEEE COMP DESIGN, P210, DOI 10.1109/ICCD.2018.00040
   Gilmer J, 2017, PR MACH LEARN RES, V70
   Holzer M, 2007, 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, P126, DOI 10.1109/SIES.2007.4297326
   Kirchner F, 2015, FORM ASP COMPUT, V27, P573, DOI 10.1007/s00165-014-0326-7
   Kwon J, 2020, PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), P163, DOI 10.1145/3380446.3430636
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Li YJ, 2019, PR MACH LEARN RES, V97
   Liu G, 2017, IEEE T COMPUT AID D, V36, P1817, DOI 10.1109/TCAD.2017.2664067
   Liu HY, 2013, DES AUT CON
   Mahapatra Anushree, 2014, Proceedings of the 2014 Electronic System Level Synthesis Conference, P1, DOI [10.1109/ESLsyn.2014.6850383, DOI 10.1109/ESLSYN.2014.6850383]
   Mariani G, 2012, IEEE T COMPUT AID D, V31, P740, DOI 10.1109/TCAD.2011.2177457
   Meng PF, 2016, DES AUT TEST EUROPE, P918
   Ozisikyilmaz B, 2008, DES AUT CON, P966
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Palesi M, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P67, DOI 10.1109/CODES.2002.1003603
   Piccolboni Luca, 2017, ACM T EMBED COMPUT S, V16, P1
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   de Bulnes DRF, 2020, SCI PROGRAMMING-NETH, V2020, DOI 10.1155/2020/7095048
   Schafer BC, 2020, IEEE T COMPUT AID D, V39, P2628, DOI 10.1109/TCAD.2019.2943570
   Schafer BC, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209302
   Schafer BC, 2016, IEEE T COMPUT AID D, V35, P394, DOI 10.1109/TCAD.2015.2472007
   Schafer BC, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P106, DOI 10.1109/VDAT.2009.5158106
   Shao YS, 2014, CONF PROC INT SYMP C, P97, DOI 10.1109/ISCA.2014.6853196
   Shathanaa R, 2018, ADV INTELL SYST COMP, V708, P519, DOI 10.1007/978-981-10-8636-6_55
   Si X., 2018, Neural Information Processing Systems
   Silvano C, 2010, IEEE COMP SOC ANN, P488, DOI 10.1109/ISVLSI.2010.67
   Tan MX, 2015, ICCAD-IEEE ACM INT, P78, DOI 10.1109/ICCAD.2015.7372553
   Ustun E, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415657
   Vaswani A, 2017, ADV NEUR IN, V30
   Vivado HLS, 2018, VIV HIGH LEV SYNTH
   Battaglia PW, 2018, Arxiv, DOI [arXiv:1806.01261, DOI 10.48550/ARXIV.1806.01261, 10.48550/arXiv.1806.01261]
   Wang S, 2017, DES AUT CON, DOI 10.1145/3061639.3062251
   Wang Z, 2020, DES AUT TEST EUROPE, P145, DOI 10.23919/DATE48585.2020.9116309
   Wu N., 2021, LEARNING, P39
   Xydis S, 2015, IEEE T COMPUT AID D, V34, P155, DOI 10.1109/TCAD.2014.2363392
   You Jiaxuan, 2020, ADV NEURAL INFORM PR, V33
   Zacharopoulos G, 2018, PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), P91, DOI 10.1109/HPCS.2018.00030
   Zaheer M, 2017, ADV NEUR IN, V30
   Zhao JR, 2017, ICCAD-IEEE ACM INT, P430, DOI 10.1109/ICCAD.2017.8203809
   Zhong GW, 2017, DES AUT TEST EUROPE, P1141, DOI 10.23919/DATE.2017.7927161
   Zhong GW, 2016, DES AUT CON, DOI 10.1145/2897937.2898040
   Zhong GW, 2014, PR IEEE COMP DESIGN, P456, DOI 10.1109/ICCD.2014.6974719
   Zhou Y., 2020, NEURAL INFORM PROCES
   Zuluaga M, 2012, ACM SIGPLAN NOTICES, V47, P119, DOI 10.1145/2345141.2248436
NR 56
TC 3
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 25
DI 10.1145/3570925
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900016
OA Bronze
DA 2024-07-18
ER

PT J
AU Angizi, S
   Khoshavi, N
   Marshall, A
   Dowben, P
   Fan, DL
AF Angizi, Shaahin
   Khoshavi, Navid
   Marshall, Andrew
   Dowben, Peter
   Fan, Deliang
TI MeF-RAM: A New Non-Volatile Cache Memory Based on Magneto-Electric FET
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Magneto-electric FETs; non-volatile memory; memory bit-cell; cache
   design
ID PERFORMANCE; BENCHMARKING; OPTIMIZATION; CIRCUIT; ENERGY; WSE2
AB Magneto-Electric FET (MEFET) is a recently developed post-CMOS FET, which offers intriguing characteristics for high-speed and low-power design in both logic and memory applications. In this article, we present MeF-RAM, a non-volatile cache memory design based on 2-Transistor-1-MEFET (2T1M) memory bit-cell with separate read and write paths. We show that with proper co-design across MEFET device, memory cell circuit, and array architecture, MeF-RAM is a promising candidate for fast non-volatile memory (NVM). To evaluate its cache performance in the memory system, we, for the first time, build a device-to-architecture cross-layer evaluation framework to quantitatively analyze and benchmark the MeF-RAM design with other memory technologies, including both volatile memory (i.e., SRAM, eDRAM) and other popular non-volatile emerging memory (i.e., ReRAM, STT-MRAM, and SOT-MRAM). The experiment results for the PARSEC benchmark suite indicate that, as an L2 cache memory, MeF-RAM reduces Energy Area Latency (EAT) product on average by similar to 98% and similar to 70% compared with typical 6T-SRAM and 2T1R SOT-MRAM counterparts, respectively.
C1 [Angizi, Shaahin; Fan, Deliang] Arizona State Univ, Sch Elect Comp & Energy Engn, 650 E Tyler Mall, Tempe, AZ 85287 USA.
   [Khoshavi, Navid] AMD, Orlando, FL 32817 USA.
   [Marshall, Andrew] Univ Texas Dallas, Dept Elect & Comp Engn, Richardson, TX 75080 USA.
   [Dowben, Peter] Univ Nebraska, Dept Phys & Astron, Lincoln, NE 68588 USA.
C3 Arizona State University; Arizona State University-Tempe; University of
   Texas System; University of Texas Dallas; University of Nebraska System;
   University of Nebraska Lincoln
RP Angizi, S (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, 650 E Tyler Mall, Tempe, AZ 85287 USA.
EM sangizi@asu.edu; navid.khoshavi@amd.com; andrew.marshall@utdallas.edu;
   pdowben@unl.edu; dfan@asu.edu
FU National Science Foundation [2005209, 2003749]; EPSCoR RII Track-1:
   Emergent Quantum Materials and Technologies (EQUATE) [OIA-2044049];
   Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [2003749] Funding Source: National Science
   Foundation
FX This work is supported in part by the National Science Foundation under
   Grants No. 2005209 and No. 2003749, and EPSCoR RII Track-1: Emergent
   Quantum Materials and Technologies (EQUATE), Award OIA-2044049.
CR Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   Anantram MP, 2008, P IEEE, V96, P1511, DOI 10.1109/JPROC.2008.927355
   Andreev AF, 1996, JETP LETT+, V63, P758, DOI 10.1134/1.566978
   Angizi Shaahin, 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC). Proceedings, DOI 10.1109/DAC.2018.8465706
   Angizi S, 2020, IEEE T COMPUT AID D, V39, P1123, DOI 10.1109/TCAD.2019.2907886
   Angizi S, 2019, IEEE COMP SOC ANN, P198, DOI 10.1109/ISVLSI.2019.00044
   Angizi S, 2019, DES AUT TEST EUROPE, P378, DOI [10.23919/DATE.2019.8715270, 10.23919/date.2019.8715270]
   Angizi S, 2018, DES AUT CON, DOI 10.1145/3195970.3196009
   Angizi S, 2018, ASIA S PACIF DES AUT, P111, DOI 10.1109/ASPDAC.2018.8297291
   [Anonymous], 2011, NCSU EDA FREEPDK45
   [Anonymous], 2010, DRAM power model
   Belashchenko KD, 2010, PHYS REV LETT, V105, DOI 10.1103/PhysRevLett.105.147204
   Chuang HJ, 2016, NANO LETT, V16, P1896, DOI 10.1021/acs.nanolett.5b05066
   Daneshm, 2017, IEEE MTT S INT MICR, P1
   Das S, 2011, NANO LETT, V11, P4003, DOI 10.1021/nl2023993
   Dong XY, 2008, DES AUT CON, P554
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Dowben PA, 2020, APPL PHYS LETT, V116, DOI 10.1063/1.5141371
   Dowben PA, 2018, IEEE J EXPLOR SOLID-, V4, P1, DOI 10.1109/JXCDC.2018.2809640
   Fang H, 2012, NANO LETT, V12, P3788, DOI [10.1021/nl3040674, 10.1021/nl301702r]
   Fong XY, 2016, IEEE T COMPUT AID D, V35, P1, DOI 10.1109/TCAD.2015.2481793
   Fukami S, 2016, NAT NANOTECHNOL, V11, P621, DOI [10.1038/NNANO.2016.29, 10.1038/nnano.2016.29]
   Gao LG, 2012, IEEE INT CONF VLSI, P87, DOI 10.1109/VLSI-SoC.2012.6379011
   George S, 2016, DES AUT CON, DOI 10.1145/2897937.2898050
   Gupta SK, 2012, DES AUT TEST EUROPE, P1455
   Guthaus MR, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980098
   Iyama A, 2013, PHYS REV B, V87, DOI 10.1103/PhysRevB.87.180408
   Kosub T, 2017, NAT COMMUN, V8, DOI 10.1038/ncomms13985
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Liao YC, 2020, IEEE J EXPLOR SOLID-, V6, P9, DOI 10.1109/JXCDC.2020.2999270
   Ma CL, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3398037
   Mahmood A, 2021, NAT COMMUN, V12, DOI 10.1038/s41467-021-21872-3
   Manipatruni S, 2015, SPIN ORBIT LOGIC MAG
   Ni K, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P131, DOI 10.1109/VLSIT.2018.8510622
   Nikonov DE, 2015, IEEE J EXPLOR SOLID-, V1, P3, DOI 10.1109/JXCDC.2015.2418033
   Pan CY, 2018, IEEE J EXPLOR SOLID-, V4, P69, DOI 10.1109/JXCDC.2018.2878635
   Pan CY, 2017, IEEE J EXPLOR SOLID-, V3, P10, DOI 10.1109/JXCDC.2017.2669213
   Panda AK, 2018, THIN SOLID FILMS, V660, P328, DOI 10.1016/j.tsf.2018.06.030
   Parthasarathy Arun, 2018, IEEE T MAGN, V55, P1
   Patel A, 2011, DES AUT CON, P1050
   Punugupati S, 2014, APPL PHYS LETT, V105, DOI 10.1063/1.4896975
   Razavi B., 2015, IEEE SOLID STATE CIR, V7, P12, DOI [10.1109/MSSC. 2015.2418155, DOI 10.1109/MSSC.2015.2418155]
   Reis Dayane, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P39, DOI 10.1145/3386263.3407580
   Reis D, 2019, IEEE J EXPLOR SOLID-, V5, P103, DOI 10.1109/JXCDC.2019.2930284
   Reis D, 2018, I SYMPOS LOW POWER E, P134, DOI 10.1145/3218603.3218640
   Roy U, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3440014
   Sharma N, 2020, SEMICOND SCI TECH, V35, DOI 10.1088/1361-6641/ab8438
   Sharma N, 2018, INT SOC DESIGN CONF, P146, DOI 10.1109/SOCC.2018.8618494
   Sharma N, 2015, 2015 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS)
   Sharma Nishtha, 2020, US Patent Application, Patent No. [16/581,691, 16581691]
   Shyh-Shyuan Sheu, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P200, DOI 10.1109/ISSCC.2011.5746281
   Thoziyoor Shyamkumar, 2008, HPL200820 HP LABS
   Toyoki K, 2015, APPL PHYS LETT, V106, DOI 10.1063/1.4918940
NR 53
TC 6
Z9 6
U1 2
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 18
DI 10.1145/3484222
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300005
DA 2024-07-18
ER

PT J
AU Baker, TJ
   Hayes, JP
AF Baker, Timothy J.
   Hayes, John P.
TI CeMux: Maximizing the Accuracy of Stochastic Mux Adders and an
   Application to Filter Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Stochastic computing; approximate computing; weighted addition;
   multiplexers; digital filters; electrocardiogram
ID FRAMEWORK
AB Stochastic computing (SC) is a low-cost computational paradigm that has promising applications in digital filter design, image processing, and neural networks. Fundamental to these applications is the weighted addition operation, which is most often implemented by a multiplexer (mux) tree. Mux-based adders have very low area but typically require long bitstreams to reach practical accuracy thresholds when the number of summands is large. In this work, we first identify the main contributors to mux adder error. We then demonstrate with analysis and experiment that two new techniques, precise sampling and full correlation, can target and mitigate these error sources. Implementing these techniques in hardware leads to the design of CeMux (Correlation-enhanced Multiplexer), a stochastic mux adder that is significantly more accurate and uses much less area than traditional weighted adders. We compare CeMux to other SC and hybrid designs for an electrocardiogram filtering case study that employs a large digital filter. One major result is that CeMux is shown to be accurate even for large input sizes. CeMux's higher accuracy leads to a latency reduction of 4x to 16x over other designs. Furthermore, CeMux uses about 35% less area than existing designs, and we demonstrate that a small amount of accuracy can be traded for a further 50% reduction in area. Finally, we compare CeMux to a conventional binary design and we show that CeMux can achieve a 50% to 73% area reduction for similar power and latency as the conventional design but at a slightly higher level of error.
C1 [Baker, Timothy J.; Hayes, John P.] Univ Michigan, Dept Elect Engn & Comp Sci, 2260 HAYWARD ST, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Baker, TJ (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, 2260 HAYWARD ST, Ann Arbor, MI 48109 USA.
EM bakertim@umich.edu; jhayes@umich.edu
OI Baker, Timothy/0000-0001-9427-3840
FU U.S. National Science Foundation [CCF-2006704]
FX This research was supported by the U.S. National Science Foundation
   under grant no. CCF-2006704.
CR Alaghi A., 2014, Proc. Design, Automation and Test Conference in Europe DATE, P1
   Alaghi A, 2013, DES AUT CON
   Alaghi A, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P39, DOI 10.1109/ICCD.2013.6657023
   [Anonymous], 1976, Algorithms and Complexity: New Directions and Recent Results
   Asgari S, 2017, PLOS ONE, V12, DOI 10.1371/journal.pone.0175139
   Baker T.J., 2020, P ICCAD, P1
   Baker TJ, 2020, DES AUT TEST EUROPE, P592, DOI 10.23919/DATE48585.2020.9116492
   Baker Y., 2021, PROC IEEE BIOMED CIR, P1
   Chang YN, 2013, INT CONF ACOUST SPEE, P2697, DOI 10.1109/ICASSP.2013.6638146
   Chen TH, 2014, PR IEEE COMP DESIGN, P367, DOI 10.1109/ICCD.2014.6974707
   Chong KS, 2006, IEEE T CIRCUITS-II, V53, P853, DOI 10.1109/TCSII.2006.881821
   David H. A., 2004, ORDER STAT
   Dong JW, 2015, INT CONF INSTR MEAS, P1272, DOI 10.1109/IMCCC.2015.273
   Faraji SR, 2019, DES AUT TEST EUROPE, P1757, DOI [10.23919/date.2019.8714937, 10.23919/DATE.2019.8714937]
   FRIESEN GM, 1990, IEEE T BIO-MED ENG, V37, P85, DOI 10.1109/10.43620
   Gaines B. R., 1969, Advances in Information Systems Science, P37, DOI 10.1007/978-1-4899-5841-9_2
   Goldberger AL, 2000, CIRCULATION, V101, pE215, DOI 10.1161/01.CIR.101.23.e215
   GUPTA PK, 1988, IEEE T ACOUST SPEECH, V36, P603, DOI 10.1109/29.1564
   Ichihara H, 2019, IEEE T EMERG TOP COM, V7, P31, DOI 10.1109/TETC.2016.2608825
   Kim K, 2016, DES AUT CON, DOI 10.1145/2897937.2898011
   Li Z, 2019, IEEE T COMPUT AID D, V38, P1543, DOI 10.1109/TCAD.2018.2852752
   Liu ST, 2018, IEEE T VLSI SYST, V26, P1326, DOI 10.1109/TVLSI.2018.2812214
   Ma CG, 2012, PR IEEE COMP DESIGN, P213, DOI 10.1109/ICCD.2012.6378643
   Ming Ming Wong, 2017, WSEAS Transactions on Systems and Control, V12, P246
   Moody G. B., 1984, Computers in Cardiology (Cat. No. 84CH2078-4), P381
   Moons B, 2014, IEEE INT NEW CIRC, P197, DOI 10.1109/NEWCAS.2014.6934017
   Najafi MH, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240797
   Neugebauer F, 2017, DES AUT TEST EUROPE, P1, DOI 10.23919/DATE.2017.7926949
   Qian WK, 2011, IEEE T COMPUT, V60, P93, DOI 10.1109/TC.2010.202
   Ting PS, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P356, DOI 10.1109/DSD.2014.75
   Wang R, 2016, MICROELECTRON RELIAB, V57, P111, DOI 10.1016/j.microrel.2015.11.017
   Yin YH, 2016, J IND INF INTEGR, V1, P3, DOI 10.1016/j.jii.2016.03.004
   Zhong K., 2018, P DSP, P1
NR 33
TC 11
Z9 12
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 27
DI 10.1145/3491213
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Deb, D
   Jose, J
   Palesi, M
AF Deb, Dipika
   Jose, John
   Palesi, Maurizio
TI COPE: Reducing Cache Pollution and Network Contention by Inter-tile
   Coordinated Prefetching in NoC-based MPSoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE TCMP; NoC; prefetch; prefetch filtering; useless prefetch
ID PERFORMANCE; MODEL
AB Prefetching helps in reducing the memory access latency in multi-banked NUCA architecture, where the Last Level Cache (LLC) is shared. In such systems, an application running on core generates significant traffic on the shared resources, the underlying network and LLC. While prefetching helps to increase application performance, but an inaccurate prefetcher can cause harm by generating unwanted traffic that additionally increases network and LLC contention. Increased network contention results in untimely prefetching of cache blocks, thereby reducing the effectiveness of a prefetcher. Prefetch accuracy is extensively used to reduce unwanted prefetches that can mitigate the prefetcher caused contention. However, the conventional prefetch accuracy parameter has major limitations in NUCA architectures. The article exposes that prefetch accuracy can create two major false-positive cases of prefetching, Under-estimation andOver-estimation problems, and false feedback loop that can mislead a prefetcher in generating more unwanted traffic. We propose a novel technique, Coordinated Prefetching for Efficient (COPE), which addresses these issues by redefining prefetch accuracy for such architectures and identifies additional parameters that can avoid generating unwanted prefetch requests. Experiment conducted using PARSEC benchmark on a 64-core system shows that COPE achieve 31% reduction in L1 cache miss rate, 12.64% improvement in IPC, 23.21% reduction in average packet latency and 18.56% reduction in dynamic power consumption of the underlying network.
C1 [Deb, Dipika; Jose, John] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
   [Palesi, Maurizio] Univ Catania, Dept Elect Elect & Comp Engn, Catania, Italy.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; University of Catania
RP Deb, D (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
EM d.dipika@iitg.ac.in; johnjose@iitg.ac.in; maurizio.palesi@dieei.unict.it
RI Palesi, Maurizio/ISB-0068-2023
OI Deb, Dipika/0000-0002-0832-9615
FU Department of Science and Technology (DST), Government of India
   [ECR/2016/000212]
FX This research is supported in part by Department of Science and
   Technology (DST), Government of India vide project grant
   ECR/2016/000212.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 2011, BENCHMARKING MODERN
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bhatia E, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P1, DOI 10.1145/3307650.3322207
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Cain HW, 2010, INT SYM PERFORM ANAL, P203, DOI 10.1109/ISPASS.2010.5452021
   DAHLGREN F, 1995, IEEE T PARALL DISTR, V6, P733, DOI 10.1109/71.395402
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Deb D, 2019, J PARALLEL DISTR COM, V123, P118, DOI 10.1016/j.jpdc.2018.09.009
   Ebrahimi Eiman, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P316, DOI 10.1145/1669112.1669154
   Ebrahimi E, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P141, DOI 10.1145/2024723.2000081
   Ebrahimi E, 2009, INT S HIGH PERF COMP, P7, DOI 10.1109/HPCA.2009.4798232
   Falsafi B., 2014, A Primer on Hardware Prefetching
   Fukai S, 2000, ACTA HORTIC, P167, DOI 10.17660/ActaHortic.2000.515.20
   Heirman W, 2018, 27TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT 2018), DOI 10.1145/3243176.3243181
   Huh Jaehyuk., 2005, ICS 05, P31
   Iacobovici S., 2004, P 18 INT C SUPERCOMP, P1
   Ishii Yasuo, 2009, P 1 JILP DAT PREF CH
   Jih-Kwon Peir, 2002, Conference Proceedings of the 2002 International Conference on SUPERCOMPUTING, P189, DOI 10.1145/514191.514219
   Jiménez V, 2012, INT CONFER PARA, P137
   Jimenez V, 2015, INT S HIGH PERF COMP, P39, DOI 10.1109/HPCA.2015.7056020
   JOUPPI NP, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P364, DOI 10.1109/ISCA.1990.134547
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   Kim J, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P737, DOI 10.1145/3037697.3037701
   Lai AC, 2001, ACM COMP AR, P144, DOI 10.1109/ISCA.2001.937443
   Lee J, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2133382.2133384
   Lee JH, 2016, BMB REP, V49, P1, DOI [10.5483/BMBRep.2016.49.1.258, 10.1016/j.neuron.2015.09.001]
   Liao Shih-wei, 2009, P C HIGH PERF COMP
   Mehta S, 2014, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), P73, DOI 10.1145/2597652.2597660
   Michaud P, 2016, INT S HIGH PERF COMP, P469, DOI 10.1109/HPCA.2016.7446087
   Mittal S, 2016, ACM COMPUT SURV, V49, DOI 10.1145/2907071
   Muralidhara SP, 2011, INT SYMP MICROARCH, P374
   Nachiappan NC, 2012, INT CONFER PARA, P441
   Nesbit KJ, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P96, DOI 10.1109/HPCA.2004.10030
   Pugsley SH, 2014, INT S HIGH PERF COMP, P626, DOI 10.1109/HPCA.2014.6835971
   Seshadri V, 2012, INT CONFER PARA, P355
   Seshadri V, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2677956
   Somogyi S, 2006, CONF PROC INT SYMP C, P252, DOI 10.1145/1150019.1136508
   Song Y, 2019, IEEE EMBED SYST LETT, V11, P81, DOI 10.1109/LES.2019.2897766
   Srinath S, 2007, INT S HIGH PERF COMP, P63
   Stroobant P, 2018, 2018 11TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES (NOCARC), P35
   Tendler JM, 2002, IBM J RES DEV, V46, P5, DOI 10.1147/rd.461.0005
   Vangal SR, 2008, IEEE J SOLID-ST CIRC, V43, P29, DOI 10.1109/JSSC.2007.910957
   Wang L, 2020, DES AUT TEST EUROPE, P234, DOI 10.23919/DATE48585.2020.9116377
   Wu CJ, 2011, INT SYMP MICROARCH, P442
   Wulf W. A., 1995, Computer Architecture News, V23, P20, DOI 10.1145/216585.216588
   Yedlapalli P, 2013, INT CONFER PARA, P289, DOI 10.1109/PACT.2013.6618825
   Yu JY, 2014, PR IEEE COMP DESIGN, P278, DOI 10.1109/ICCD.2014.6974694
NR 49
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 3
AR 17
DI 10.1145/3428149
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QQ1XF
UT WOS:000624319500001
DA 2024-07-18
ER

PT J
AU Chen, HL
   Potluri, S
   Koushanfar, F
AF Chen, Huili
   Potluri, Seetal
   Koushanfar, Farinaz
TI Security of Microfluidic Biochip: Practical Attacks and Countermeasures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Microfluidic biochip; security; hardware Trojans; hardware obfuscation;
   camouflaging; Trojan detection
AB With the advancement of system miniaturization and automation, Lab-on-a-Chip (LoC) technology has revolutionized traditional experimental procedures. Microfluidic Biochip (MFB) is an emerging branch of LoC with wide medical applications such as DNA sequencing, drug delivery, and point of care diagnostics. Due to the critical usage of MFBs, their security is of great importance. In this article, we exploit the vulnerabilities of two types of MFBs: Flow-based Microfluidic Biochip (FMFB) and Digital Microfluidic Biochip (DMFB). We propose a systematic framework for applying Reverse Engineering (RE) attacks and Hardware Trojan (HT) attacks on MFBs as well as for practical countermeasures against the proposed attacks. We evaluate the attacks and defense on various benchmarks where experimental results prove the effectiveness of our methods. Security metrics are defined to quantify the vulnerability of MFBs. The overhead and performance of the proposed attacks as well as countermeasures are also discussed.
C1 [Chen, Huili; Koushanfar, Farinaz] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
   [Potluri, Seetal] North Carolina State Univ, 2200 Hillsborough St, Raleigh, NC 27695 USA.
C3 University of California System; University of California San Diego;
   North Carolina State University
RP Chen, HL (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM huc044@ucsd.edu; spotlur2@ncsu.edu; farinaz@ucsd.edu
RI Potluri, Seetal/AAV-6872-2020
OI Potluri, Seetal/0000-0002-4054-7743; Koushanfar,
   Farinaz/0000-0003-0798-3794
CR AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   Ali SKS, 2016, BIOMED CIRC SYST C, P152, DOI 10.1109/BioCAS.2016.7833754
   Ali SS, 2016, COMPUTER, V49, P36, DOI 10.1109/MC.2016.224
   Ali SS, 2016, IEEE ACM T COMPUT BI, V13, P445, DOI 10.1109/TCBB.2015.2509991
   Ali SS, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P483, DOI 10.1109/ICCD.2015.7357154
   Bhattacharjee S, 2018, PROC EUR TEST SYMP
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Chen HL, 2017, PR IEEE COMP DESIGN, P9, DOI 10.1109/ICCD.2017.11
   Cheng HZ, 2019, INT J GEOMECH, V19, DOI 10.1061/(ASCE)GM.1943-5622.0001330
   Dinh TA, 2015, IEEE T COMPUT AID D, V34, P629, DOI 10.1109/TCAD.2015.2394502
   Grissom D, 2012, IEEE INT CONF VLSI, P177, DOI 10.1109/VLSI-SoC.2012.6379026
   Grissom Daniel, 2014, THESIS
   Grissom Daniel, 2013, P IEEE ACM DES AUT C, P46
   Grissom DT, 2014, IEEE T COMPUT AID D, V33, P1657, DOI 10.1109/TCAD.2014.2347931
   Guo ZM, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3035482
   Hsieh CW, 2017, ASIA S PACIF DES AUT, P512, DOI 10.1109/ASPDAC.2017.7858374
   Hu K, 2015, BIOMED CIRC SYST C, P418, DOI 10.1109/BioCAS.2015.7348390
   Hu K, 2013, DES AUT TEST EUROPE, P559
   Hu K, 2014, IEEE T COMPUT AID D, V33, P1463, DOI 10.1109/TCAD.2014.2336215
   Hu Kai, 2015, THESIS
   Ibrahim M, 2017, IEEE T COMPUT AID D, V36, P733, DOI 10.1109/TCAD.2016.2600626
   Ibrahim M, 2015, IEEE T MULTI-SCALE C, V1, P46, DOI 10.1109/TMSCS.2015.2478457
   Illumina, 2017, BIOCHIP SIMULATOR
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P59, DOI 10.1109/TCAD.2012.2211104
   Malic L, 2009, BIOSENS BIOELECTRON, V24, P2218, DOI 10.1016/j.bios.2008.11.031
   Microfluidic Innovations LLC, 2017, THIN FILM BAS MICR D
   Minhass WH, 2011, PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), P225
   MiniSAT, 2015, P SAT 05 8 INT C THE
   Nguyen T.V., 2011, 15th International Conference on Minituarized Systems for Chemistry and life Sciences, P741
   Pop P., 2016, Microfluidic Very Large Scale Integration (VLSI)
   Potluri S, 2019, IEEE DES TEST, V36, P48, DOI 10.1109/MDAT.2018.2873448
   Potluri S, 2017, DES AUT TEST EUROPE, P1799, DOI 10.23919/DATE.2017.7927284
   Potluri Seetal, 2020, P INT S QUAL EL DES
   Potluri Seetal, 2018, U.S. Patent, Patent No. [WO 2018 104 516, 104516]
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rostami M, 2013, ICCAD-IEEE ACM INT, P819, DOI 10.1109/ICCAD.2013.6691207
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Schmidt M. F., 2012, THESIS
   Shukla V, 2017, SENSORS-BASEL, V17, DOI 10.3390/s17081719
   Su F, 2006, DES AUT TEST EUROPE, P321
   Su F, 2008, ACM J EMERG TECH COM, V3, DOI 10.1145/1324177.1324178
   Tang J., 2016, Intl. Test Conf, P1
   Tang J, 2017, PR IEEE COMP DESIGN, P25, DOI 10.1109/ICCD.2017.13
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Wang Q, 2017, ASIA S PACIF DES AUT, P524, DOI 10.1109/ASPDAC.2017.7858376
   Wei Sheng, 2012, P 49 DES AUT C
   Zhang J, 2014, CCS'14: PROCEEDINGS OF THE 21ST ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P153, DOI 10.1145/2660267.2660289
NR 47
TC 2
Z9 2
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2020
VL 25
IS 3
AR 27
DI 10.1145/3382127
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TT
UT WOS:000583681400004
OA Bronze
DA 2024-07-18
ER

PT J
AU Vegesna, SMS
   Nara, AC
   Mahammad, SKN
AF Vegesna, S. M. Srinivasavarma
   Nara, Ashok Chakravarthy
   Mahammad, Noor S. K.
TI A Novel Rule Mapping on TCAM for Power Efficient Packet Classification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Packet classification; Ternary content addressable memories; power
   efficient switches and routers; rule database
ID ARCHITECTURES
AB Packet Classification is the enabling function performed in commodity switches for providing various services such as access control, intrusion detection, load balancing, and so on. Ternary Content Addressable Memories (TCAMs) are the de facto standard for performing packet classification at high speeds. However, TCAMs are highly costlier both in terms of cost and power consumption, forcing the switch vendors towards placing lots of effort for power management. Hence, power-efficient solutions for TCAM-based packet classification are highly relevant even today. In this article, we propose a novel rule placement algorithm based on the unique field values' presence within the rule databases. We evaluate the total search that is needed to be inspected with respect to the traditional placement approach and the proposed placement approach based on the information content within the fields. Simulation results showed an average reduction of 30.55% in the search space by the proposed placement approach, thereby resulting in an average reduction of 18.85% per search energy over TCAM. With typical TCAM clock speeds ranging between 200-400MHz, this reduction in the per-search energy maps to a huge reduction in the total energy consumed by the TCAM-based network switches. The proposed solution is plug-and-play type requiring only minimal pre-processing within the Network Processing Unit (NPU) of the switches and edge routers.
C1 [Vegesna, S. M. Srinivasavarma; Nara, Ashok Chakravarthy; Mahammad, Noor S. K.] IIITDM Kancheepuram, Chennai 600127, Tamil Nadu, India.
C3 Indian Institute of Information Technology, Design & Manufacturing,
   Kancheepuram
RP Vegesna, SMS (corresponding author), IIITDM Kancheepuram, Chennai 600127, Tamil Nadu, India.
EM coe16d001@iiitdm.ac.in; coe14b024@iiitdm.ac.in; noor@iiitdm.ac.in
RI Srinivasavarma, Vegesna S M/AAY-9616-2021; Mahammad Sk, Noor/C-8197-2017
OI Srinivasavarma, Vegesna S M/0000-0001-7838-9982; Mahammad Sk,
   Noor/0000-0003-4708-4769
FU Ministry of Electronics and Information Technology
FX The work is supported by the Ministry of Electronics and Information
   Technology, Govt. of India, under Visvesvaraya Ph.D scheme.
CR Agrawal B, 2008, IEEE T VLSI SYST, V16, P554, DOI 10.1109/TVLSI.2008.917538
   [Anonymous], 2005, FPGA 05
   [Anonymous], 2009, HP LAB
   Baboescu F, 2001, ACM SIGCOMM COMP COM, V31, P199, DOI 10.1145/964723.383075
   Banerjee T, 2015, IEEE T COMPUT, V64, P1104, DOI 10.1109/TC.2014.2315645
   Bremlerr-Barr A, 2012, IEEE T COMPUT, V61, P18, DOI 10.1109/TC.2010.267
   Faezipour M, 2009, IEEE T COMPUT, V58, P5, DOI 10.1109/TC.2008.159
   Gupta P, 1999, COMP COMM R, V29, P147, DOI 10.1145/316194.316217
   Gupta P, 2000, IEEE MICRO, V20, P34, DOI 10.1109/40.820051
   Han J, 2012, MOR KAUF D, P1
   HARTMANN CRP, 1982, IEEE T INFORM THEORY, V28, P565, DOI 10.1109/TIT.1982.1056522
   Jiang WR, 2012, IEEE T VLSI SYST, V20, P1668, DOI 10.1109/TVLSI.2011.2162112
   Jiang WR, 2009, SPAA'09: PROCEEDINGS OF THE TWENTY-FIRST ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P188
   Lee M, 2008, 2008 EMAP CONFERENCE PROCEEDINGS, P111, DOI 10.1109/EMAP.2008.4784242
   Li X, 2016, CELL REP, V16, P487, DOI 10.1016/j.celrep.2016.06.004
   Liu AX, 2016, IEEE ACM T NETWORK, V24, P1295, DOI 10.1109/TNET.2016.2533613
   Liu AX, 2010, IEEE ACM T NETWORK, V18, P490, DOI 10.1109/TNET.2009.2030188
   Liu H, 2002, HOT INTERCONNECTS 10, P95, DOI 10.1109/CONECT.2002.1039263
   Ma YD, 2012, ACM SIGCOMM COMP COM, V42, P335, DOI 10.1145/2377677.2377749
   McKeown N, 2008, ACM SIGCOMM COMP COM, V38, P69, DOI 10.1145/1355734.1355746
   Meiners C. R., 2011, 2011 ACM/IEEE Symposium on Architectures for Networking and Communications Systems (ANCS), P200, DOI 10.1109/ANCS.2011.36
   Meiners CR, 2011, IEEE ACM T NETWORK, V19, P237, DOI 10.1109/TNET.2010.2061864
   Meiners CR, 2010, HARDWARE BASED PACKET CLASSIFICATION FOR HIGH SPEED INTERNET ROUTERS, P1, DOI 10.1007/978-1-4419-6700-8
   Murugesan S, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3105958
   Pagiamtzis K, 2006, IEEE J SOLID-ST CIRC, V41, P712, DOI 10.1109/JSSC.2005.864128
   Pagiamtzis K, 2004, IEEE J SOLID-ST CIRC, V39, P1512, DOI 10.1109/JSSC.2004.831433
   Papaefstathiou I, 2007, IEEE INFOCOM SER, P1370, DOI 10.1109/INFCOM.2007.162
   Qi YX, 2009, IEEE INFOCOM SER, P648, DOI 10.1109/INFCOM.2009.5061972
   Rottenstreich O, 2016, IEEE ACM T NETWORK, V24, P555, DOI 10.1109/TNET.2014.2382031
   Rottenstreich O, 2013, IEEE T COMPUT, V62, P1127, DOI 10.1109/TC.2012.59
   Singh S, 2003, ACM SIGCOMM COMP COM, V33, P213
   Spitznagel E, 2003, 11TH IEEE INTERNATIONAL CONFERENCE ON NETWORK PROTOCOLS, PROCEEDINGS, P120, DOI 10.1109/ICNP.2003.1249762
   Taylor DE, 2007, IEEE ACM T NETWORK, V15, P499, DOI 10.1109/TNET.2007.893156
   Taylor DE, 2005, ACM COMPUT SURV, V37, P238, DOI 10.1145/1108956.1108958
   Taylor DE, 2005, IEEE INFOCOM SER, P269
   van Lunteren J, 2003, IEEE J SEL AREA COMM, V21, P560, DOI 10.1109/JSAC.2003.810527
   Varvello M, 2016, IEEE ACM T NETWORK, V24, P2760, DOI 10.1109/TNET.2015.2491265
   Wei R, 2016, IEEE ACM T NETWORK, V24, P968, DOI 10.1109/TNET.2015.2402093
   Xu B, 2005, 19th International Conference on Advanced Information Networking and Applications, Vol 1, Proceedings, P987
   Xu Y, 2014, IEEE ACM T NETWORK, V22, P982, DOI 10.1109/TNET.2013.2270441
   Zheng K, 2006, IEEE T COMPUT, V55, P947, DOI 10.1109/TC.2006.123
NR 41
TC 5
Z9 9
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 48
DI 10.1145/3328103
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600001
DA 2024-07-18
ER

PT J
AU Rokni, SA
   Ghasemzadeh, H
AF Rokni, Seyed Ali
   Ghasemzadeh, Hassan
TI Share-n-Learn: A Framework for Sharing Activity Recognition Models in
   Wearable Systems With Context-Varying Sensors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Wearable sensors; machine learning; transfer learning; activity
   recognition
ID MIXTURE; EXPERTS; CLASSIFICATION; INTERNET
AB Wearable sensors utilizemachine learning algorithms to infer important events such as the behavioral routine and health status of their end users from time-series sensor data. A major obstacle in large-scale utilization of these systems is that the machine learning algorithms cannot be shared among users or reused in contexts different from the setting in which the training data are collected. As a result, the algorithms need to be retrained from scratch in new sensor contexts, such as when the on-body location of the wearable sensor changes or when the system is utilized by a new user. The retraining process places significant burden on end users and system designers to collect and label large amounts of training sensor data. In this article, we challenge the current algorithm training paradigm and introduce Share-n-Learn to automatically detect and learn physical sensor contexts from a repository of shared expert models without collecting any new labeled training data. Share-n-Learn enables system designers and end users to seamlessly share and reuse machine learning algorithms that are trained under different contexts and data collection settings. We develop algorithms to autonomously identify sensor contexts and propose a gating function to automatically activate the most accurate machine learning model among the set of shared expertmodels. We assess the performance of Share-n-Learn for activity recognition when a dynamic sensor constantly migrates from one body location to another. Our analysis based on real data collected with human subjects on three datasets demonstrates that Share-n-Learn achieves, on average, 68.4% accuracy in detecting physical activities with context-varying wearables. This accuracy performance is about 19% more than 'majority voting,' 10% more than the state-of-the-art transfer learning, and only 8% less than the experimental upper bound.
C1 [Rokni, Seyed Ali; Ghasemzadeh, Hassan] Washington State Univ, Embedded & Pervas Syst Lab, Sch Elect Engn & Comp Sci EECS, 355 Spokane St,Dana 114, Pullman, WA 99164 USA.
   [Rokni, Seyed Ali] Yelp Inc, 140 New Montgomery, San Francisco, CA 94105 USA.
C3 Washington State University
RP Rokni, SA (corresponding author), Washington State Univ, Embedded & Pervas Syst Lab, Sch Elect Engn & Comp Sci EECS, 355 Spokane St,Dana 114, Pullman, WA 99164 USA.; Rokni, SA (corresponding author), Yelp Inc, 140 New Montgomery, San Francisco, CA 94105 USA.
EM alirokni@eecs.wsu.edu; hassan.ghasemzadeh@wsu.edu
FU National Science Foundation [CNS-1566359, CNS-1750679]
FX This work was supported in part by the National Science Foundation,
   under grants CNS-1566359 and CNS-1750679. Any opinions, findings,
   conclusions, or recommendations expressed in this material are those of
   the authors and do not necessarily reflect the views of the funding
   organizations.
CR Alemdar H, 2011, LECT NOTES COMPUT SC, V7040, P105, DOI 10.1007/978-3-642-25167-2_12
   Altun K, 2010, LECT NOTES COMPUT SC, V6219, P38, DOI 10.1007/978-3-642-14715-9_5
   Altun K, 2010, PATTERN RECOGN, V43, P3605, DOI 10.1016/j.patcog.2010.04.019
   Ankerst M, 1999, SIGMOD RECORD, VOL 28, NO 2 - JUNE 1999, P49
   [Anonymous], 1998, STAT LEARNING THEORY
   [Anonymous], 2014, P 36 ANN INT C IEEE
   [Anonymous], 2008, ACM International Conference Proceeding Series, DOI [DOI 10.1145/1390156.1390297, 10.1145/1390156.1390297]
   [Anonymous], 2011, P 8 INT C NETW SENS
   [Anonymous], 2016, 2016 25 INT C COMP C
   [Anonymous], P IEEE INT C BOD SEN
   [Anonymous], 2010, ACTIVE LEARNING LIT
   [Anonymous], XSENS MOV STUD US MA
   [Anonymous], 2016, IEEE International Conference on Emerging Technologies and Factory Automation, ETFA, 2016-Novem, DOI DOI 10.1109/ETFA.2016.7733702
   [Anonymous], 2010, P 7 INT C NETW SENS
   [Anonymous], 2006, PATTERN RECOGN
   [Anonymous], P 32 AAAI C ART INT
   Baousi Katerina., 2017, P 2017 CHI C HUM FAC, P2381, DOI DOI 10.1145/3027063
   Benmansour A, 2015, ACM COMPUT SURV, V48, DOI 10.1145/2835372
   Berenguer A, 2017, IEEE CONSUM ELECTR M, V6, P104, DOI 10.1109/MCE.2016.2614524
   Blum A., 1998, Proceedings of the Eleventh Annual Conference on Computational Learning Theory, P92, DOI 10.1145/279943.279962
   Brabham D. C, 2008, Convergence, V14, P75, DOI DOI 10.1177/1354856507084420
   Carlson Andrew, 2010, P 3 ACM INT C WEB SE, DOI 10.1145/ 1718487.1718501
   Chen M, 2016, MOBILE NETW APPL, V21, P825, DOI 10.1007/s11036-016-0745-1
   Cook D, 2013, KNOWL INF SYST, V36, P537, DOI 10.1007/s10115-013-0665-3
   Dai Wenyuan, 2007, P 24 INT C MACHINE L, P193
   Das B, 2012, AMB INTELL SMART ENV, V12, P137, DOI 10.3233/978-1-61499-050-5-137
   DEMPSTER AP, 1977, J ROY STAT SOC B MET, V39, P1, DOI 10.1111/j.2517-6161.1977.tb01600.x
   Ebrahimpour R, 2011, MACH VISION APPL, V22, P421, DOI 10.1007/s00138-009-0232-9
   Ester M., 1996, KDD-96 Proceedings. Second International Conference on Knowledge Discovery and Data Mining, P226
   Fallahzadeh R, 2017, ACM IEEE INT CONF CY, P293, DOI 10.1145/3055004.3055015
   Fang B., 2016, P 14 ANN INT C MOB S, P97
   Fedorov V, 2010, WIRES COMPUT STAT, V2, P581, DOI 10.1002/wics.100
   Fernández-Delgado M, 2014, J MACH LEARN RES, V15, P3133
   Fraley C, 1998, COMPUT J, V41, P578, DOI 10.1093/comjnl/41.8.578
   Freund Y, 1997, J COMPUT SYST SCI, V55, P119, DOI 10.1006/jcss.1997.1504
   Ghasemzadeh H., 2012, PROC ISLPED, P357
   Ghasemzadeh H, 2015, IEEE T MOBILE COMPUT, V14, P800, DOI 10.1109/TMC.2014.2331969
   Gjoreski M, 2016, UBICOMP'16 ADJUNCT: PROCEEDINGS OF THE 2016 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P1185, DOI 10.1145/2968219.2968306
   Isbister K, 2017, PROCEEDINGS OF THE 2017 ACM SIGCHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI'17), P465, DOI 10.1145/3025453.3025939
   JACOBS RA, 1991, COGNITIVE SCI, V15, P219, DOI 10.1207/s15516709cog1502_2
   Jacobs RA, 1991, NEURAL COMPUT, V3, P79, DOI 10.1162/neco.1991.3.1.79
   Kai KZ, 2008, PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING (UBICOMP 2008), P20, DOI 10.1145/1409635.1409639
   Kim SP, 2003, NEURAL NETWORKS, V16, P865, DOI 10.1016/S0893-6080(03)00108-4
   Kuhn HW, 2005, NAV RES LOG, V52, P7, DOI 10.1002/nav.20053
   Kurz Marc., 2011, International Journal of Sensors Wireless Communications and Control, V1, P102
   Kwapisz JR., 2011, ACM SIGKDD EXPLORATI, V12, P74, DOI [DOI 10.1145/1964897.1964918, 10.1145/1964897.1964918]
   Ma H, 2017, IEEE T NEUR SYS REH, V25, P597, DOI 10.1109/TNSRE.2016.2584923
   Mann S., 2003, SURVEILL SOC, V1, P331, DOI 10.24908/ss.v1i3.3344
   Masoudnia S, 2014, ARTIF INTELL REV, V42, P275, DOI 10.1007/s10462-012-9338-y
   Mehrotra A, 2016, UBICOMP'16 ADJUNCT: PROCEEDINGS OF THE 2016 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P1132, DOI 10.1145/2968219.2968299
   Nguyen MH, 2006, NEUROCOMPUTING, V70, P155, DOI 10.1016/j.neucom.2006.04.009
   Nigam K., 2000, Proceedings of the Ninth International Conference on Information and Knowledge Management. CIKM 2000, P86, DOI 10.1145/354756.354805
   Nunes F, 2015, ACM T COMPUT-HUM INT, V22, DOI 10.1145/2803173
   Ogonowski C, 2016, ACM T COMPUT-HUM INT, V23, DOI 10.1145/2967102
   Oh Hyunjoo., 2015, Adjunct Proceedings of the 2015 ACM International Joint Conference on Pervasive and Ubiquitous Computing and Proceedings of the 2015 ACM International Symposium on Wearable Computers, P579
   Pan SJ, 2010, IEEE T KNOWL DATA EN, V22, P1345, DOI 10.1109/TKDE.2009.191
   Pinto S, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), P1378, DOI 10.1109/ICIT.2017.7915565
   Polikar R., 2006, IEEE Circuits and Systems Magazine, V6, P21, DOI 10.1109/MCAS.2006.1688199
   Qi WQ, 2017, IEEE INT C COMPUT, P356, DOI 10.1109/CSE-EUC.2017.251
   Riboni D, 2016, UBICOMP'16: PROCEEDINGS OF THE 2016 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P1, DOI 10.1145/2971648.2971691
   Roggen D, 2013, J AMB INTEL HUM COMP, V4, P169, DOI 10.1007/s12652-011-0064-0
   Rokni SA, 2018, IEEE T MOBILE COMPUT, V17, P1764, DOI 10.1109/TMC.2018.2789890
   Rokni SA, 2017, 2017 16TH ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P79, DOI 10.1145/3055031.3055087
   Rokni SA, 2016, DES AUT CON, DOI 10.1145/2897937.2898066
   Rokni SeyedAli., 2016, Proceedings of the 35th International Conference on Computer-Aided Design, P75
   Sheng V. S., 2008, P 14 ACM SIGKDD INT, P614, DOI DOI 10.1145/1401890.1401965
   Stankovic JA, 2014, IEEE INTERNET THINGS, V1, P3, DOI 10.1109/JIOT.2014.2312291
   Sugiyama M., 2008, P 2008 SIAM INT C DA, P518
   Sun SL, 2013, NEURAL COMPUT APPL, V23, P2031, DOI 10.1007/s00521-013-1362-6
   Ul Alam MA, 2017, PERVASIVE MOB COMPUT, V34, P25, DOI 10.1016/j.pmcj.2016.06.015
   van Kasteren TLM, 2010, LECT NOTES COMPUT SC, V6030, P283, DOI 10.1007/978-3-642-12654-3_17
   Want R, 2015, COMPUTER, V48, P28, DOI 10.1109/MC.2015.12
   Ward JA, 2016, UBICOMP'16 ADJUNCT: PROCEEDINGS OF THE 2016 ACM INTERNATIONAL JOINT CONFERENCE ON PERVASIVE AND UBIQUITOUS COMPUTING, P221, DOI 10.1145/2968219.2971429
   Weitao Xu, 2017, 2017 IEEE/ACM Second International Conference on Internet-of-Things Design and Implementation (IoTDI), P59, DOI 10.1145/3054977.3054991
   Whitmore A, 2015, INFORM SYST FRONT, V17, P261, DOI 10.1007/s10796-014-9489-2
   Williams CKI, 1998, IEEE T PATTERN ANAL, V20, P1342, DOI 10.1109/34.735807
   Witkin A., 1984, Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '84, VVolume 9, P150, DOI DOI 10.1109/ICASSP.1984.1172729
   Xiao R, 2017, PROCEEDINGS OF THE 2017 ACM SIGCHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI'17), P4000, DOI 10.1145/3025453.3025828
   Zakim D, 2015, TRENDS PHARMACOL SCI, V36, P68, DOI 10.1016/j.tips.2014.11.002
NR 79
TC 4
Z9 4
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 39
DI 10.1145/3318044
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500002
OA Bronze
DA 2024-07-18
ER

PT J
AU Muhammad, S
   Rafique, MU
   Li, S
   Shao, ZL
   Wang, QX
   Liu, X
AF Muhammad, Shaheer
   Rafique, M. Usman
   Li, Shuai
   Shao, Zili
   Wang, Qixin
   Liu, Xue
TI Reconfigurable Battery Systems: A Survey on Hardware Architecture and
   Research Challenges
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reconfigurable battery systems; state of charge; state of health; cell
   imbalance
ID STATE-OF-CHARGE; MULTICELL BATTERY; IMPEDANCE MEASUREMENTS;
   MANAGEMENT-SYSTEMS; POWER ELECTRONICS; MODEL; DESIGN; EQUALIZATION;
   CAPACITY; DISCHARGE
AB In a reconfigurable battery pack, the connections among cells can be changed during operation to form different configurations. This can lead a battery, a passive two-terminal device, to a smart battery that can reconfigure itself according to the requirement to enhance operational performance. Several hardware architectures with different levels of complexities have been proposed. Some researchers have used existing hardware and demonstrated improved performance on the basis of novel optimization and scheduling algorithms. The possibility of software techniques to benefit the energy storage systems is exciting, and it is the perfect time for such methods as the need for high-performance and long-lasting batteries is on the rise. This novel field requires new understanding, principles, and evaluation metrics of proposed schemes. In this article, we systematically discuss and critically review the state of the art. This is the first effort to compare the existing hardware topologies in terms of flexibility and functionality. We provide a comprehensive review that encompasses all existing research works, starting from the details of the individual battery including modeling and properties as well as fixed-topology traditional battery packs. To stimulate further research in this area, we highlight key challenges and open problems in this domain.
C1 [Muhammad, Shaheer; Li, Shuai; Wang, Qixin] Hong Kong Polytech Univ, Dept Comp, Hung Hom, Kowloon, Hong Kong, Peoples R China.
   [Rafique, M. Usman] Univ Kentucky, Lexington, KY USA.
   [Shao, Zili] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
   [Liu, Xue] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada.
C3 Hong Kong Polytechnic University; University of Kentucky; Chinese
   University of Hong Kong; McGill University
RP Muhammad, S (corresponding author), Hong Kong Polytech Univ, Dept Comp, Hung Hom, Kowloon, Hong Kong, Peoples R China.
EM cssmuhammd@comp.polyu.edu.hk; m.usman694@gmail.com;
   cssli@comp.polyu.edu.hk; shao@cse.cuhk.edu.hk;
   csqwang@comp.polyu.edu.hk; xueliu@cs.mcgill.ca
RI Shao, Zili/AAX-3339-2020; Li, Shuai/ABD-5132-2021; Wang,
   Qixin/A-9372-2008
OI Shao, Zili/0000-0002-2173-2847; Li, Shuai/0000-0002-9574-9609; shaheer,
   muhammad/0000-0003-1928-5926; Wang, Qixin/0000-0002-1466-441X
FU Hong Kong RGC GRF [PolyU152164/14E]; RGC ECS [PolyU5328/12E]; RGC
   Germany/HK Joint Research Scheme [G-PolyU503/16]; Hong Kong Polytechnic
   University [G-YN37, G-UA7L, G-YBMW, G-YBXW, 1-BBWC, 4-ZZHD]
FX The research project related to this article is supported in part by
   Hong Kong RGC GRF PolyU152164/14E, RGC ECS PolyU5328/12E, RGC Germany/HK
   Joint Research Scheme G-PolyU503/16, and the Hong Kong Polytechnic
   University fund G-YN37, G-UA7L, G-YBMW, G-YBXW, 1-BBWC, and 4-ZZHD.
CR Ahn JH, 2011, J SEMICOND TECH SCI, V11, P1, DOI 10.5573/JSTS.2011.11.1.001
   Anbuky AH, 2000, INTELEC(R): TWENTY-SECOND INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, P713, DOI 10.1109/INTLEC.2000.884327
   [Anonymous], 2010, PROC 1 ACM IEEE INT
   [Anonymous], 2017, ENV SCI
   [Anonymous], P 15 EL VEH S
   [Anonymous], FUT CAR C CIT
   [Anonymous], LITHIUM ION BATTERY
   [Anonymous], INT WORKSH DEF BAS T
   [Anonymous], 2001, 2001010959 SAE
   Arora P, 1998, J ELECTROCHEM SOC, V145, P3647, DOI 10.1149/1.1838857
   Badam A, 2015, SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P215, DOI 10.1145/2815400.2815429
   Baronti F., 2011, 2011-IEEE Vehicle Power and Propulsion Conference, p1,6, DOI DOI 10.1109/VPPC.2011.6043074
   Baronti F, 2012, PROC IEEE INT SYMP, P1330, DOI 10.1109/ISIE.2012.6237283
   Benini L, 2003, IEEE T COMPUT, V52, P985, DOI 10.1109/TC.2003.1223633
   Berdichevsky G., 2006, Tesla Motors, V1, P1
   Bergveld H.J., 2002, Battery management systems
   Bragard M, 2010, IEEE T POWER ELECTR, V25, P3049, DOI 10.1109/TPEL.2010.2085455
   Camara MB, 2010, IEEE T IND ELECTRON, V57, P587, DOI 10.1109/TIE.2009.2025283
   Cao J, 2008, IEEE Vehicle Power and Propulsion Conference, VPPC 08, P1
   [曹军威 Cao Junwei], 2014, [中国科学. 信息科学, Scientia Sinica Informationis], V44, P714
   Cassani PA, 2010, IEEE T IND ELECTRON, V57, P3956, DOI 10.1109/TIE.2010.2050750
   Cassani PA, 2009, IEEE T VEH TECHNOL, V58, P3938, DOI 10.1109/TVT.2009.2031553
   Castelli G, 2001, ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, P959, DOI 10.1109/ICECS.2001.957632
   Chan CC, 2000, J POWER SOURCES, V87, P201, DOI 10.1016/S0378-7753(99)00502-9
   Chatzinikolaou E, 2018, IEEE T POWER ELECTR, V33, P5592, DOI 10.1109/TPEL.2017.2782675
   Chen F, 2017, APPL POWER ELECT CO, P2131, DOI 10.1109/APEC.2017.7930993
   Chen M, 2006, IEEE T ENERGY CONVER, V21, P504, DOI 10.1109/TEC.2006.874229
   Chen Z, 2014, J POWER SOURCES, V248, P416, DOI 10.1016/j.jpowsour.2013.09.085
   Chen Z, 2013, IEEE T VEH TECHNOL, V62, P1020, DOI 10.1109/TVT.2012.2235474
   Cheng F, 2017, INTERNATIONAL SYMPOSIUM 2017 - MECHANICAL AND ELECTRONICAL SYSTEMS AND CONTROL ENGINEERING, P1
   Chiasserini CF, 2001, IEEE J SEL AREA COMM, V19, P1235, DOI 10.1109/49.932692
   Ci S, 2007, GLOB TELECOMM CONF, P1043
   Ci S, 2016, IEEE ACCESS, V4, P1175, DOI 10.1109/ACCESS.2016.2545338
   [慈松 Ci Song], 2015, [中国电机工程学报, Proceedings of the Chinese Society of Electrical Engineering], V35, P3643
   Ci S, 2012, APPL POWER ELECT CO, P439, DOI 10.1109/APEC.2012.6165857
   Clement K., 2009, IEEEPES POWER SYSTEM, P1
   Clement-Nyns K, 2010, IEEE T POWER SYST, V25, P371, DOI 10.1109/TPWRS.2009.2036481
   Dogger JD, 2011, IEEE T ENERGY CONVER, V26, P256, DOI 10.1109/TEC.2009.2032579
   Dongping Xu, 2010, Proceedings of the 2010 International Conference on Electrical and Control Engineering (ICECE 2010), P4106, DOI 10.1109/iCECE.2010.998
   Doughty D, 2012, ELECTROCHEM SOC INTE, V21, P37, DOI 10.1149/2.F03122if
   Einhorn M, 2011, IEEE T VEH TECHNOL, V60, P2448, DOI 10.1109/TVT.2011.2153886
   Erdinc O, 2009, 2009 INTERNATIONAL CONFERENCE ON CLEAN ELECTRICAL POWER (ICCEP 2009), VOLS 1 AND 2, P374
   Govindan S, 2013, ACM T COMPUT SYST, V31, DOI 10.1145/2427631.2427633
   Gunlu G, 2017, IEEE T ENERGY CONVER, V32, P194, DOI 10.1109/TEC.2016.2616190
   Guo L, 2017, 2017 IEEE CONFERENCE ON CONTROL TECHNOLOGY AND APPLICATIONS (CCTA 2017), P859, DOI 10.1109/CCTA.2017.8062567
   He L., 2015, 6th International Conference on Cyber-Physical Systems (ICCPS), P169
   He L, 2018, IEEE T SMART GRID, V9, P3727, DOI 10.1109/TSG.2016.2639445
   He L, 2014, ACM IEEE INT CONF CY, P60, DOI 10.1109/ICCPS.2014.6843711
   He L, 2013, REAL TIM SYST SYMP P, P118, DOI 10.1109/RTSS.2013.20
   He YS, 2010, J POWER SOURCES, V195, P2969, DOI 10.1016/j.jpowsour.2009.11.036
   HOPKINS DC, 1991, APPL POWER ELECT CO, P493, DOI 10.1109/APEC.1991.146221
   Huang AQ, 2011, P IEEE, V99, P133, DOI 10.1109/JPROC.2010.2081330
   Huet F, 1998, J POWER SOURCES, V70, P59, DOI 10.1016/S0378-7753(97)02665-7
   HUNG ST, 1993, IEEE T IND ELECTRON, V40, P96, DOI 10.1109/41.184826
   Jin FJ, 2012, ACM IEEE INT CONF CY, P138, DOI 10.1109/ICCPS.2012.22
   Jong-Won Shin, 2010, 2010 International Power Electronics Conference (IPEC - Sapporo), P1180, DOI 10.1109/IPEC.2010.5543502
   Jongerden M, 2009, I C DEPEND SYS NETWO, P63, DOI 10.1109/DSN.2009.5270351
   Kim H, 2011, ACM IEEE INT CONF CY, P197, DOI 10.1109/ICCPS.2011.21
   Kim H, 2009, REAL TIM SYST SYMP P, P13, DOI 10.1109/RTSS.2009.38
   Kim H, 2009, 15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, P87, DOI 10.1109/RTAS.2009.13
   Kim IS, 2008, IEEE T POWER ELECTR, V23, P2027, DOI 10.1109/TPEL.2008.924629
   Kim T, 2012, APPL POWER ELECT CO, P2259, DOI 10.1109/APEC.2012.6166137
   Kim T, 2012, IEEE T POWER ELECTR, V27, P4723, DOI 10.1109/TPEL.2012.2183618
   Kim T, 2011, IEEE ENER CONV, P3549, DOI 10.1109/ECCE.2011.6064249
   Kim T, 2011, IEEE T ENERGY CONVER, V26, P1172, DOI 10.1109/TEC.2011.2167014
   Kim T, 2011, APPL POWER ELECT CO, P1382, DOI 10.1109/APEC.2011.5744772
   Kim T, 2010, IEEE ENER CONV, P4257, DOI 10.1109/ECCE.2010.5617723
   Kim T, 2012, INTEGR COMPUT-AID E, V19, P1, DOI 10.3233/ICA-2012-0394
   Kim Y, 2011, ICCAD-IEEE ACM INT, P624, DOI 10.1109/ICCAD.2011.6105395
   Kozlowski JD, 2003, AEROSP CONF PROC, P3257
   Kularatna N., 2010, IECON 2010 - 36th Annual Conference of IEEE Industrial Electronics, P1, DOI 10.1109/IECON.2010.5675405
   Kutkut NH, 1998, APPL POWER ELECT CO, P686, DOI 10.1109/APEC.1998.653973
   Kutkut NH, 1996, INTELEC - EIGHTEENTH INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, P514, DOI 10.1109/INTLEC.1996.573384
   Lawson B, 2012, EVS26 INT BATT HYBR
   Lee YS, 2005, IEEE T IND ELECTRON, V52, P1297, DOI 10.1109/TIE.2005.855673
   Lee YS, 2008, IEEE T IND ELECTRON, V55, P229, DOI 10.1109/TIE.2007.896496
   Lin N, 2017, APPL POWER ELECT CO, P2136, DOI 10.1109/APEC.2017.7930994
   Lin X, 2012, DES AUT CON, P516
   Liu MJ, 2017, IEEE T SMART GRID, V8, P2733, DOI 10.1109/TSG.2016.2536688
   Lo KY, 2011, IEEE T POWER ELECTR, V26, P1631, DOI 10.1109/TPEL.2010.2088405
   Lu LG, 2013, J POWER SOURCES, V226, P272, DOI 10.1016/j.jpowsour.2012.10.060
   Mandal SK, 2008, DES AUT CON, P872
   Manenti A, 2011, IEEE T IND ELECTRON, V58, P4314, DOI 10.1109/TIE.2010.2095398
   Manwell J., 1994, Proc. Fifth European Wind Energy Association Conference, P284
   Muhammad SS, 2018, INFORM SYST FRONT, V20, P559, DOI 10.1007/s10796-017-9802-y
   Ng KS, 2009, APPL ENERG, V86, P1506, DOI 10.1016/j.apenergy.2008.11.021
   Ouyang Q, 2018, IEEE T SUSTAIN ENERG, V9, P350, DOI 10.1109/TSTE.2017.2733342
   Park SH, 2012, IEEE T POWER ELECTR, V27, P2900, DOI 10.1109/TPEL.2011.2178040
   Pascoe PE, 2004, IEEE T POWER ELECTR, V19, P1515, DOI 10.1109/TPEL.2004.836680
   Pascual C, 1997, APPL POWER ELECT CO, P848, DOI 10.1109/APEC.1997.575744
   Patel JH, 1998, INT TEST CONF P, P1166, DOI 10.1109/TEST.1998.743358
   Pattipati B, 2014, J POWER SOURCES, V269, P317, DOI 10.1016/j.jpowsour.2014.06.152
   Peterson SB, 2010, J POWER SOURCES, V195, P2377, DOI 10.1016/j.jpowsour.2009.09.070
   Piller S, 2001, J POWER SOURCES, V96, P113, DOI 10.1016/S0378-7753(01)00560-2
   Plett G., 2009, P 24 INT BATT HYBR F, P1
   Plett GL, 2004, J POWER SOURCES, V134, P262, DOI 10.1016/j.jpowsour.2004.02.032
   Plett GL, 2004, J POWER SOURCES, V134, P277, DOI 10.1016/j jpowsour.2004.02.033
   Qian H, 2011, IEEE T POWER ELECTR, V26, P886, DOI 10.1109/TPEL.2010.2096562
   Rao R, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P44
   Rao V, 2005, I CONF VLSI DESIGN, P105, DOI 10.1109/ICVD.2005.61
   Reddy TB., 2011, LINDENS HDB BATTERIE
   Rong P, 2006, IEEE T VLSI SYST, V14, P441, DOI 10.1109/TVLSI.2006.876094
   Rothenberger MJ, 2017, J DYN SYST-T ASME, V139, DOI 10.1115/1.4035743
   Sallán J, 2009, IEEE T IND ELECTRON, V56, P2140, DOI 10.1109/TIE.2009.2015359
   Smith K, 2006, J POWER SOURCES, V160, P662, DOI 10.1016/j.jpowsour.2006.01.038
   Steinhorst Sebastian, 2014, 2014 IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, P59, DOI 10.1109/CPSNA.2014.22
   Steinhorst S, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2891407
   Steinhorst S, 2016, ASIA S PACIF DES AUT, P429, DOI 10.1109/ASPDAC.2016.7428049
   Sukumar V, 2004, J POWER SOURCES, V136, P401, DOI 10.1016/j.jpowsour.2004.03.033
   Szumanowski A, 2008, IEEE T VEH TECHNOL, V57, P1425, DOI 10.1109/TVT.2007.912176
   Tremblay O., 2009, World Electr. Veh. J., V3, P289, DOI 10.3390/wevj3020289
   Trinh TH, 2012, IEEE IND ELEC, P500, DOI 10.1109/IECON.2012.6388773
   Verbrugge M, 2004, J POWER SOURCES, V126, P236, DOI 10.1016/j.jpowsour.2003.08.042
   Visairo H., 2008, Proc. ICCDCS, P1, DOI DOI 10.1109/ICCDCS
   Xu AG, 2009, IEEE T VEH TECHNOL, V58, P3981, DOI 10.1109/TVT.2009.2028148
   Zhang FM, 2009, IEEE INT CON DIS, P51, DOI 10.1109/ICDCSW.2009.62
   Zheng MX, 2008, C IND ELECT APPL, P1180, DOI 10.1109/ICIEA.2008.4582704
   Zhou HH, 2011, IEEE T POWER ELECTR, V26, P923, DOI 10.1109/TPEL.2010.2095040
NR 118
TC 17
Z9 18
U1 9
U2 37
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 19
DI 10.1145/3301301
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300006
DA 2024-07-18
ER

PT J
AU Isenberg, T
   Platzner, M
   Wehrheim, H
   Wiersema, T
AF Isenberg, Tobias
   Platzner, Marco
   Wehrheim, Heike
   Wiersema, Tobias
TI Proof-Carrying Hardware via Inductive Invariants
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Proof-carrying hardware; inductive invariants; IC3; hardware
   certificates
AB Proof-carrying hardware (PCH) is a principle for achieving safety for dynamically reconfigurable hardware systems. The producer of a hardware module spends huge effort when creating a proof for a safety policy. The proof is then transferred as a certificate together with the configuration bitstream to the consumer of the hardware module, who can quickly verify the given proof. Previous work utilized SAT solvers and resolution traces to set up a PCH technology and corresponding tool flows. In this article, we present a novel technology for PCH based on inductive invariants. For sequential circuits, our approach is fundamentally stronger than the previous SAT-based one since we avoid the limitations of bounded unrolling. We contrast our technology to existing ones and show that it fits into previously proposed tool flows. We conduct experiments with four categories of benchmark circuits and report consumer and producer runtime and peak memory consumption, as well as the size of the certificates and the distribution of the workload between producer and consumer. Experiments clearly show that our new induction-based technology is superior for sequential circuits, whereas the previous SAT-based technology is the better choice for combinational circuits.
C1 [Isenberg, Tobias; Platzner, Marco; Wehrheim, Heike; Wiersema, Tobias] Paderborn Univ, Comp Sci Dept, Warburger Str 100, D-33098 Paderborn, Germany.
C3 University of Paderborn
RP Isenberg, T (corresponding author), Paderborn Univ, Comp Sci Dept, Warburger Str 100, D-33098 Paderborn, Germany.
EM isenberg@mail.uni-paderborn.de; platzner@uni-paderborn.de;
   wehrheim@uni-paderborn.de
OI Wiersema, Tobias/0000-0002-9720-9761; Platzner,
   Marco/0000-0002-6893-063X
FU German Research Foundation (DFG) within Collaborative Research Centre
   [SFB 901]
FX This work was partially supported by the German Research Foundation
   (DFG) within the Collaborative Research Centre "On-The- Fly Computing"
   (SFB 901). Calculations leading to the results presented here were
   partly performed on resources provided by the Paderborn Center for
   Parallel Computing.
CR Albert E, 2005, LECT NOTES COMPUT SC, V3452, P380
   Amtoft T, 2012, LECT NOTES COMPUT SC, V7215, P369, DOI 10.1007/978-3-642-28641-4_20
   Bauer L, 2003, DARPA INFORMATION SURVIVABILITY CONFERENCE AND EXPOSITION, VOL II, PROCEEDINGS, P117
   Bradley AR, 2011, LECT NOTES COMPUT SC, V6538, P70, DOI 10.1007/978-3-642-18275-4_7
   Chander A, 2005, LECT NOTES COMPUT SC, V3444, P311
   Clarke E., 2005, International Journal on Software Tools for Technology Transfer, V7, P174, DOI 10.1007/s10009-004-0182-5
   Crary K., 2000, Conference Record of POPL'00: 27th ACM SIGPLAN-SIGACT. Symposium on Principles of Programming Languages. Papers Presented at the Symposium, P184, DOI 10.1145/325694.325716
   Drzevitzky S, 2010, INT J RECONFIGURABLE, V2010, DOI 10.1155/2010/180242
   Drzevitzky S, 2009, 2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS, P189, DOI 10.1109/ReConFig.2009.31
   Een N., 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD), P125
   Hassan Z, 2013, 2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), P157
   Henzinger T. A., 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P526
   Huffmire T, 2008, COMPUT SECUR, V27, P197, DOI 10.1016/j.cose.2008.05.002
   Jakobs M.C., 2014, P SPIN, P30, DOI [10.1145/2632362.2632372, DOI 10.1145/2632362.2632372]
   Jakobs MC, 2015, LECT NOTES COMPUT SC, V9276, P159, DOI 10.1007/978-3-319-22969-0_12
   Jin Y, 2013, ICCAD-IEEE ACM INT, P824, DOI 10.1109/ICCAD.2013.6691208
   Jin YE, 2012, IEEE VLSI TEST SYMP, P252, DOI 10.1109/VTS.2012.6231062
   Love E, 2012, IEEE T INF FOREN SEC, V7, P25, DOI 10.1109/TIFS.2011.2160627
   Namjoshi KS, 2001, LECT NOTES COMPUT SC, V2102, P2
   Necula G, 1997, P IEEE S SECUR PRIV, P204, DOI 10.1109/SECPRI.1997.601335
   Necula G. C., 1998, Mobile agents and security, P61
   Necula G. C., 1997, Conference Record of POPL '97: The 24th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, P106, DOI 10.1145/263699.263712
   Peled D., 2001, Model Checking Software. 8th International SPIN Workshop. Proceedings (Lecture Notes in Computer Science Vol.2057), P1
   Rose E, 2003, J AUTOM REASONING, V31, P303, DOI 10.1023/B:JARS.0000021015.15794.82
   Suda M, 2013, ARXIV13074966
   Wiersema T, 2014, PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), P167, DOI 10.1109/FPT.2014.7082771
   Wiersema Tobias, 2015, LECT NOTES COMPUTER, V9040, P365
   Wiersema Tobias, 2016, P 11 INT S REC COMM
NR 28
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 61
DI 10.1145/3054743
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900004
DA 2024-07-18
ER

PT J
AU Saha, S
   Sarkar, A
   Chakrabarti, A
AF Saha, Sangeet
   Sarkar, Arnab
   Chakrabarti, Amlan
TI Spatio-Temporal Scheduling of Preemptive Real-Time Tasks on Partially
   Reconfigurable Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hard real-time systems; proportional-fair scheduling; FPGA; partial
   reconfiguration; task placement
ID PLACEMENT; EDF
AB Reconfigurable devices that promise to offer the twin benefits of flexibility as in general-purpose processors along with the efficiency of dedicated hardwares often provide a lucrative solution for many of today's highly complex real-time embedded systems. However, online scheduling of dynamic hard real-time tasks on such systems with efficient resource utilization in terms of both space and time poses an enormously challenging problem. We attempt to solve this problem using a combined offline-online approach. The offline component generates and stores various optional feasible placement solutions for different sub-sets of tasks that may possibly be co-mapped together. Given a set of periodic preemptive real-time tasks that requires to be executed at runtime, the online scheduler first carries out an admission control procedure and then produces a schedule, which is guaranteed to meet all timing constraints provided it is spatially feasible to place designated subsets of these tasks at specified scheduling points within a future time interval. These feasibility checks are done and actual placement solutions are obtained through a low overhead search of the statically precomputed placement solutions. Based on this approach, we have proposed a periodic preemptive real-time scheduling methodology for runtime partially reconfigurable devices. Effectiveness of the proposed strategy has been verified through simulation based experiments and we observed that the strategy achieves high resource utilization with low task rejection rates over various simulation scenarios.
C1 [Saha, Sangeet; Chakrabarti, Amlan] Univ Calcutta, AK Choudhury Sch Informat Technol, Sect 3, JD Block, Kolkata 700106, W Bengal, India.
   [Sarkar, Arnab] Indian Inst Technol, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
C3 University of Calcutta; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Guwahati
RP Saha, S (corresponding author), Univ Calcutta, AK Choudhury Sch Informat Technol, Sect 3, JD Block, Kolkata 700106, W Bengal, India.
EM sangeet.saha87@gmail.com; arnabsarkar@iitg.ernet.in;
   acakcs@caluniv.ac.in
RI Chakrabarti, Amlan/U-7020-2019
OI Chakrabarti, Amlan/0000-0003-4380-3172
FU TCS Research Fellowship Award; TEQIP Phase-II project of the University
   of Calcutta, India
FX This work was supported in part by the TCS Research Fellowship Award,
   granted to Sangeet Saha, and the TEQIP Phase-II project of the
   University of Calcutta, India.
CR Albrecht C, 2010, DYNAMICALLY RECONFIGURABLE SYSTEMS: ARCHITECTURES, DESIGN METHODS AND APPLICATIONS, P335, DOI 10.1007/978-90-481-3485-4_16
   Anderson JH, 2000, EUROMICRO, P35, DOI 10.1109/EMRTS.2000.853990
   [Anonymous], P 2014 9 INT S REC C, DOI DOI 10.1109/RECOSOC.2014.6861366
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   Berkelaar M., 2011, LP SOLVE 5 5 REFEREN
   Bhasin S, 2013, J CRYPTOGR ENG, V3, P213, DOI 10.1007/s13389-013-0048-4
   Charitopoulos George, 2015, Applied Reconfigurable Computing. 11th International Symposium, ARC 2015. Proceedings: LNCS 9040, P487, DOI 10.1007/978-3-319-16214-0_45
   Chen DM, 2006, FOUND TRENDS ELECTRO, V1, P195, DOI 10.1561/1000000003
   Chen L, 2012, DES AUT TEST EUROPE, P582
   Chiang C. C., 2007, THESIS
   Danne K, 2006, ACM SIGPLAN NOTICES, V41, P93, DOI 10.1145/1134650.1134665
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Eiche A., 2010, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP 2010), P228, DOI 10.1109/DASIP.2010.5706269
   Esmaeildoust M., 2008, P 2 INT C EL ENG MAR, P1
   Furst Simon, 2009, 14 INT VDI C EL SYST, V62
   Guan N, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391964
   Guettatfi Zakarya, 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL), P1, DOI 10.1109/FPL.2015.7293994
   Hayashi T., 2014, PROGR NUCL SAFETY SY, P41, DOI DOI 10.1007/978-4-431-54610-8
   Hsiung P.-A., 2009, RECONFIGURABLE SYSTE
   Incorporation Xilinx, 2010, Tech. Doc. DS112 (v2. 0), P1
   Jin J., 2013, P 7 INT C UB INF MAN, P80
   Jozwik K., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P352, DOI 10.1109/FPL.2010.76
   Jozwik K, 2012, IEEE EMBED SYST LETT, V4, P45, DOI 10.1109/LES.2012.2193660
   Kalte H., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P223
   Khuat QH, 2014, NASA ESA CONF, P1, DOI 10.1109/AHS.2014.6880151
   Koester M, 2005, FPT 05: 2005 IEEE International Conference on Field Programmable Technology, Proceedings, P43, DOI 10.1109/FPT.2005.1568523
   Lauzac S. M., 2000, THESIS
   Levin G, 2010, EUROMICRO, P3, DOI 10.1109/ECRTS.2010.34
   Lu Y-T, 2011, THESIS
   Marconi T, 2014, COMPUT ELECTR ENG, V40, P1215, DOI 10.1016/j.compeleceng.2013.07.004
   Rosen Kenneth., 2011, Discrete Mathematics and Its Applications
   Saha S, 2015, IEEE EMBED SYST LETT, V7, P23, DOI 10.1109/LES.2015.2396069
   Sanchez-Elez Marcos, 2012, COMPUTER SCI ENG, V2, P1
   Steiger C, 2003, RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P224, DOI 10.1109/REAL.2003.1253269
   Sutanthavibul Suphachai, 1990, P 27 ACM IEEE DAC 19, P187
   Tabero J, 2004, LECT NOTES COMPUT SC, V3203, P241
   Theodoropoulos D, 2010, FPGA 10, P107
   Xilinx, 2009, VIRT 4 FPGA CONF US
   Yang Laurence T., 2012, HDB MOBILE UBIQUITOS
NR 39
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 71
DI 10.1145/3056561
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900014
DA 2024-07-18
ER

PT J
AU Vatanparvar, K
   Al Faruque, MA
AF Vatanparvar, Korosh
   Al Faruque, Mohammad Abdullah
TI Application-Specific Residential Microgrid Design Methodology
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Smart grid; residential microgrid; microgrid; cyber-physical system
   modeling; co-simulation; model-based design; design automation; gridmat;
   GridLAB-D
ID DEMAND RESPONSE; ENERGY MANAGEMENT; RELIABILITY; SYSTEMS
AB In power systems, the traditional, non-interactive, andmanually controlled power grid has been transformed to a cyber-dominated smart grid. This cyber-physical integration has provided the smart grid with communication, monitoring, computation, and controlling capabilities to improve its reliability, energy efficiency, and flexibility. A microgrid is a localized and semi-autonomous group of smart energy systems that utilizes the above-mentioned capabilities to drive modern technologies such as electric vehicle charging, home energy management, and smart appliances. Design, upgrading, test, and verification of these microgrids can get too complicated to handle manually. The complexity is due to the wide range of solutions and components that are intended to address the microgrid problems. This article presents a novel Model-Based Design (MBD) methodology to model, co-simulate, design, and optimize microgrid and its multi-level controllers. This methodology helps in the design, optimization, and validation of a microgrid for a specific application. The application rules, requirements, and design-time constraints are met in the designed/optimized microgrid while the implementation cost is minimized. Based on our novel methodology, a design automation, co-simulation, and analysis tool, called GridMAT, is implemented. Our experiments have illustrated that implementing a hierarchical controller reduces the average power consumption by 8% and shifts the peak load for cost saving. Moreover, optimizing the microgrid design using our MBD methodology considering smart controllers has decreased the total implementation cost. Compared to the conventional methodology, the cost decreases by 14% and compared to the MBD methodology where smart controllers are not considered, it decreases by 5%.
C1 [Vatanparvar, Korosh; Al Faruque, Mohammad Abdullah] Univ Calif Irvine, Elect Engn & Comp Sci Dept, AICPS Lab, 5440 Engn Hall, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Vatanparvar, K (corresponding author), Univ Calif Irvine, Elect Engn & Comp Sci Dept, AICPS Lab, 5440 Engn Hall, Irvine, CA 92697 USA.
EM kvatanpa@uci.edu; alfaruqu@uci.edu
OI Al Faruque, Mohammad Abdullah/0000-0002-5390-0497
CR Aghaei J, 2013, RENEW SUST ENERG REV, V18, P64, DOI 10.1016/j.rser.2012.09.019
   Al Faruque M.A., 2014, Innovative Smart Grid Technologies Conference (ISGT), P1
   Al Faruque M.A., 2014, Innovative Smart Grid Technologies Conference (ISGT), P1
   Faruque MA, 2012, DES AUT TEST EUROPE, P344
   Al Faruque MA, 2016, IEEE INTERNET THINGS, V3, P161, DOI 10.1109/JIOT.2015.2471260
   Al Faruque MA, 2014, ASIA S PACIF DES AUT, P97, DOI 10.1109/ASPDAC.2014.6742873
   ALCAN, 2015, AL COND STEEL REINF
   [Anonymous], GRID IMPACT ANAL RES
   [Anonymous], MATLAB SIM
   [Anonymous], 2015, ADV INT CYB PHYS SYS
   [Anonymous], 2012, OPEN DISTRIBUTION SY
   [Anonymous], INT EL VEH C IEVC
   [Anonymous], P ACM IEEE 6 INT C C
   [Anonymous], 2013, P IEEE MSCPES
   Atzeni I, 2013, IEEE T SMART GRID, V4, P866, DOI 10.1109/TSG.2012.2206060
   Bahramirad S, 2012, IEEE T SMART GRID, V3, P2056, DOI 10.1109/TSG.2012.2217991
   Berkeley, 2015, MICROGRIDS BERKELEY
   Blume H, 2002, IEEE INT CONF ASAP, P29, DOI 10.1109/ASAP.2002.1030702
   Brand Stabiloy, 2015, ALUMINUM CONDUCTOR S
   Buck JosephT., 1994, Ptolemy: A framework for simulating and prototyping heterogeneous systems
   Chassin DP, 2008, TRANS DISTRIB CONF, P1213
   Cheung Kwok, 2012, IEEE SMART GRID NEWS
   Crawley DB, 2000, ASHRAE J, V42, P49
   DUFFEY CK, 1989, IEEE T IND APPL, V25, P1025, DOI 10.1109/28.44238
   Gajski D.D., 1994, Specification and Design of Embedded Systems''
   IEEE, 2015, IEEE PES TEST FEED
   Ilic MD, 2010, IEEE T SYST MAN CY A, V40, P825, DOI 10.1109/TSMCA.2010.2048026
   InterPSS, 2015, INTERPSS COMM
   Jensen JC, 2011, INT WIREL COMMUN, P1666, DOI 10.1109/IWCMC.2011.5982785
   Jiang IHR, 2014, ICCAD-IEEE ACM INT, P382, DOI 10.1109/ICCAD.2014.7001380
   Karnouskos S., 2011, Proceedings of the 2011 9th IEEE International Conference on Industrial Informatics (INDIN 2011), P20, DOI 10.1109/INDIN.2011.6034829
   Kleissl J., 2010, P 47 ACM IEEE DES AU
   Lavagno Luciano., 2006, ELECT DESIGN AUTOMAT
   Meliopoulos APS, 2002, 2002 IEEE POWER ENGINEERING SOCIETY WINTER MEETING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, P309, DOI 10.1109/PESW.2002.985004
   Morris T., 2009, N AM POWER S NAPS, P1, DOI [10.1109/naps.2009.5484019, DOI 10.1109/NAPS.2009.5484019]
   Nassif S, 2014, ASIA S PACIF DES AUT, P91, DOI 10.1109/ASPDAC.2014.6742872
   Nunna HSVSK, 2013, IEEE T IND ELECTRON, V60, P1678, DOI 10.1109/TIE.2012.2193857
   Pipattanasomporn M, 2012, IEEE T SMART GRID, V3, P2166, DOI 10.1109/TSG.2012.2201182
   Saxena P., 2003, P ISPD, P51
   Schaller RR, 1997, IEEE SPECTRUM, V34, P52, DOI 10.1109/6.591665
   Shao M, 2010, IEEE POW ENER SOC GE
   Shao SN, 2010, 2010 IEEE PES TRANSMISSION AND DISTRIBUTION CONFERENCE AND EXPOSITION: SMART SOLUTIONS FOR A CHANGING WORLD
   Siano P, 2014, RENEW SUST ENERG REV, V30, P461, DOI 10.1016/j.rser.2013.10.022
   Sousa T, 2012, IEEE T SMART GRID, V3, P535, DOI 10.1109/TSG.2011.2165303
   Southwire, 2015, IEEE PES TEST FEED
   Vatanparvar K, 2015, I SYMPOS LOW POWER E, P353, DOI 10.1109/ISLPED.2015.7273539
   Vatanparvar K, 2015, IEEE T SMART GRID, V6, P1167, DOI 10.1109/TSG.2014.2380318
   Vatanparvar Korosh, 2015, P IEEE PES C INN SMA
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Wang SX, 2013, IEEE T POWER SYST, V28, P2852, DOI 10.1109/TPWRS.2013.2249539
   Weng T, 2012, IEEE DES TEST COMPUT, V29, P36, DOI 10.1109/MDT.2012.2211855
   Wetter M, 2011, J BUILD PERFORM SIMU, V4, P185, DOI 10.1080/19401493.2010.518631
   Zhu J., 2012, INNOVATIVE SMART GRI, P1, DOI DOI 10.1109/ISGT-ASIA.2012.6303202
   Zimmerman RD, 2011, IEEE T POWER SYST, V26, P12, DOI 10.1109/TPWRS.2010.2051168
NR 54
TC 0
Z9 2
U1 1
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 44
DI 10.1145/3007206
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200005
DA 2024-07-18
ER

PT J
AU Zhao, QL
   Al-Bayati, Z
   Gu, ZH
   Zeng, HB
AF Zhao, Qingling
   Al-Bayati, Zaid
   Gu, Zonghua
   Zeng, Haibo
TI Optimized Implementation of Multirate Mixed-Criticality Synchronous
   Reactive Models
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Real-time scheduling; synchronous reactive model; mixed-criticality
   systems
AB Model-based design using Synchronous Reactive (SR) models enables early design and verification of application functionality in a platform-independent manner, and the implementation on the target platform should guarantee the preservation of application semantic properties. Mixed-Criticality Scheduling (MCS) is an effective approach to addressing diverse certification requirements of safety-critical systems that integrate multiple subsystems with different levels of criticality. This article considers fixed-priority scheduling of mixed-criticality SR models, and considers two scheduling approaches: Adaptive MCS and Elastic MCS. We formulate the optimization problem of minimizing the total system cost of added functional delays in the implementation while guaranteeing schedulability, and present an optimal algorithm based on branch-and-bound search, and an efficient heuristic algorithm.
C1 [Zhao, Qingling; Gu, Zonghua] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
   [Al-Bayati, Zaid] McGill Univ, Dept Comp Sci, Montreal, PQ H3A 0E9, Canada.
   [Zeng, Haibo] Virginia Tech, Dept ECE, Blacksburg, VA 24061 USA.
C3 Zhejiang University; McGill University; Virginia Polytechnic Institute &
   State University
RP Gu, ZH (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
EM zhaoqingling09@gmail.com; zaid.al-bayati@mail.mcgill.ca;
   zonghua@gmail.com; hbzeng@vt.edu
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU National Natural Science Foundation of China [61272127, 61471165]
FX This work is supported by National Natural Science Foundation of China
   Grants No. 61272127 and No. 61471165.
CR Al-bayati Zaid, 2013, 2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES), P168, DOI 10.1109/SIES.2013.6601489
   [Anonymous], 2014, INT C MULTISENSOR FU
   Audsley NC, 2001, INFORM PROCESS LETT, V79, P39, DOI 10.1016/S0020-0190(00)00165-4
   Baruah S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P3, DOI 10.1109/RTSS.2011.9
   Baruah Sanjoy, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P13, DOI 10.1109/RTAS.2010.10
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S.K., 2012, International Conference on Real-Time and Network Systems (RTNS), P11
   Baruah S, 2014, REAL-TIME SYST, V50, P317, DOI 10.1007/s11241-013-9197-x
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns Alan., 2013, Mixed criticality systems-a review. pages, P1
   Buttazzo GC, 1998, REAL TIM SYST SYMP P, P286, DOI 10.1109/REAL.1998.739754
   Davis RI, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P3, DOI 10.1109/RTSS.2007.11
   De Niz D, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2660497
   de Niz D, 2012, ACM IEEE INT CONF CY, P97, DOI 10.1109/ICCPS.2012.18
   Di Natale M, 2010, IEEE T IND INFORM, V6, P637, DOI 10.1109/TII.2010.2072511
   Di Natale M, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347376
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Fleming T., 2013, P WORKSH MIX CRIT SY
   Su H, 2013, DES AUT TEST EUROPE, P147
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 21
TC 3
Z9 3
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 23
DI 10.1145/2968445
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800004
DA 2024-07-18
ER

PT J
AU Steinhorst, S
   Kauer, M
   Meeuw, A
   Narayanaswamy, S
   Lukasiewycz, M
   Chakraborty, S
AF Steinhorst, Sebastian
   Kauer, Matthias
   Meeuw, Arne
   Narayanaswamy, Swaminathan
   Lukasiewycz, Martin
   Chakraborty, Samarjit
TI Cyber-Physical Co-Simulation Framework for Smart Cells in Scalable
   Battery Packs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Smart battery cells; battery management; co-simulation; active cell
   balancing; cell balancing strategy
ID EQUALIZATION
AB This article introduces a Cyber-physical Co-Simulation Framework (CPCSF) for design and analysis of smart cells that enable scalable battery pack and Battery Management System (BMS) architectures. In contrast to conventional cells in battery packs, where all cells are monitored and controlled centrally, each smart cell is equipped with its own electronics in the form of a Cell Management Unit (CMU). The CMU maintains the cell in a safe and healthy operating state, while system-level battery management functions are performed by cooperation of the smart cells via communication. Here, the smart cells collaborate in a self-organizing fashion without a central controller instance. This enables maximum scalability and modularity, significantly simplifying integration of battery packs. However, for this emerging architecture, system-level design methodologies and tools have not been investigated yet. By contrast, components are developed individually and then manually tested in a hardware development platform. Consequently, the systematic design of the hardware/software architecture of smart cells requires a cyber-physical multi-level co-simulation of the network of smart cells that has to include all the components from the software, electronic, electric, and electrochemical domains. This comprises distributed BMS algorithms running on the CMUs, the communication network, control circuitry, cell balancing hardware, and battery cell behavior. For this purpose, we introduce a CPCSF that enables rapid design and analysis of smart cell hardware/software architectures. Our framework is then applied to investigate request-driven active cell balancing strategies that make use of the decentralized system architecture. In an exhaustive analysis on a realistic 21.6kW h Electric Vehicle (EV) battery pack containing 96 smart cells in series, the CPCSF is able to simulate hundreds of balancing runs together with all system characteristics, using the proposed request-driven balancing strategies at highest accuracy within an overall time frame of several hours. Consequently, the presented CPCSF for the first time allows us to quantitatively and qualitatively analyze the behavior of smart cell architectures for real-world applications.
C1 [Steinhorst, Sebastian; Kauer, Matthias; Meeuw, Arne; Narayanaswamy, Swaminathan; Lukasiewycz, Martin] TUM CREATE Ltd, 1 CREATE Way,10-02 CREATE Tower, Singapore 138602, Singapore.
   [Chakraborty, Samarjit] Tech Univ Munich, RCS, Arcisstr 21, D-80290 Munich, Germany.
C3 Technical University of Munich
RP Steinhorst, S (corresponding author), TUM CREATE Ltd, 1 CREATE Way,10-02 CREATE Tower, Singapore 138602, Singapore.
EM sebastian.steinhorst@tum-create.edu.sg;
   matthias.kauer@tum-create.edu.sg; arne.meeuw@tum-create.edu.sg;
   swaminathan.narayana@tum-create.edu.sg;
   martin.lukasiewycz@tum-create.edu.sg; samarjit@tum.de
RI Chakraborty, Samarjit/AAU-9569-2020
OI Chakraborty, Samarjit/0000-0002-0503-6235
FU Singapore National Research Foundation under its Campus for Research
   Excellence And Technological Enterprise (CREATE) program
FX This work was financially supported by the Singapore National Research
   Foundation under its Campus for Research Excellence And Technological
   Enterprise (CREATE) program.
CR [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2012, ADV MICROSYSTEMS AUT
   [Anonymous], 2014, P IEEE VEH POW PROP, DOI DOI 10.1109/VPPC.2014.7007027
   [Anonymous], 2010, SAE PUBLICATION
   [Anonymous], CONTR AR NETW VERS 2
   [Anonymous], P 2011 IEEE VEH POW
   [Anonymous], SIMPY DISCR EV SIM L
   [Anonymous], 2001, 2001010959 SAE
   [Anonymous], P INT C HARDW SOFTW
   [Anonymous], P DES AUT C DAC
   Baronti F., 2012, Transportation Electrification Conference and Expo (ITEC), 2012 IEEE, P1
   Baronti F., 2014, 23 IEEE INT S IND EL, V2014, P1, DOI DOI 10.1016/J.JP0WS0UR.2014.05.007
   Baronti F, 2014, IEEE T IND INFORM, V10, P1003, DOI 10.1109/TII.2014.2299236
   Baronti F, 2013, IEEE T IND INFORM, V9, P1139, DOI 10.1109/TII.2012.2223479
   Baughman AC, 2008, IEEE T IND ELECTRON, V55, P2277, DOI 10.1109/TIE.2008.918401
   Brandl M, 2012, DES AUT TEST EUROPE, P971
   Cao J, 2008, IEEE Vehicle Power and Propulsion Conference, VPPC 08, P1
   Caspar M., 2014, IFAC Proc, V19, P10311
   Danielson C, 2013, AUTOMATICA, V49, P2612, DOI 10.1016/j.automatica.2013.05.014
   Erickson R.W., 2001, FUNDAMENTALS POWER E, DOI [10.1007/978-0-306-48048-5, DOI 10.1007/978-0-306-48048-5]
   Kauer M, 2015, ASIA S PACIF DES AUT, P267, DOI 10.1109/ASPDAC.2015.7059016
   Kutkut N. H., 1998, P IEEE APPL POW EL C, V2, P686, DOI DOI 10.1109/APEC.1998.653973
   Kutkut NH, 1996, INTELEC - EIGHTEENTH INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, P514, DOI 10.1109/INTLEC.1996.573384
   Lee YS, 2005, IEEE T IND ELECTRON, V52, P1297, DOI 10.1109/TIE.2005.855673
   Lin HT, 2011, IN C IND ENG ENG MAN, P1, DOI 10.1109/IEEM.2011.6117867
   Liu JG, 2015, P AMER CONTR CONF, P4523, DOI 10.1109/ACC.2015.7172041
   Lu LG, 2013, J POWER SOURCES, V226, P272, DOI 10.1016/j.jpowsour.2012.10.060
   Narayanaswamy S., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, P1
   Petricca M, 2013, I SYMPOS LOW POWER E, P365, DOI 10.1109/ISLPED.2013.6629324
   Preindl M, 2013, 2013 EUROPEAN CONTROL CONFERENCE (ECC), P4065
   Steinhorst Sebastian, 2014, 2014 IEEE International Conference on Cyber-Physical Systems, Networks, and Applications, P59, DOI 10.1109/CPSNA.2014.22
   Stuart TA, 2009, IEEE AERO EL SYS MAG, V24, P27, DOI 10.1109/MAES.2009.5208557
NR 32
TC 5
Z9 5
U1 0
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 62
DI 10.1145/2891407
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500008
DA 2024-07-18
ER

PT J
AU Zhang, DM
   Li, SC
   Liu, YP
   Hu, XS
   He, XY
   Zhang, YN
   Zhang, P
   Yang, HZ
AF Zhang, Daming
   Li, Shuangchen
   Liu, Yongpan
   Hu, Xiaobo Sharon
   He, Xinyu
   Zhang, Yining
   Zhang, Pei
   Yang, Huazhong
TI A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing
   for Streaming Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE System-level design and optimization; partition; parallelization; FIFO
   sizing; streaming applications
ID BUFFER MINIMIZATION; LEVEL; STAGE
AB Developing circuits for streaming applications written in C (or its variants) can benefit greatly from C-to-RTL (C2RTL) synthesis. Yet, most existing C2RTL tools lack system-level options to trade off various design constraints, such as delay and area. This article introduces a systematic way to accomplish C2RTL synthesis for streaming applications containing thousands of lines of C (or its variants) codes. Synthesizing circuits for such large applications presents serious challenges for existing C2RTL tools. Specifically, the proposed approach determines simultaneously the number of pipeline stages and the number of times that each functional block is duplicated in each pipeline stage. A mixed integer linear programming-based solution is formulated for obtaining the optimal solution. Furthermore, a heuristic algorithm is developed for large-scale problems. To accommodate the differences of the data rates between the adjacent hardwaremodules, first-in-first-out (FIFO) buffers are indispensable, but their overheads are nonnegligible. A parallelism-aware FIFO sizing method is also introduced to determine the optimal sizes of FIFOs. Experimental results on seven real-world applications demonstrate that the algorithms in the synthesis flow can make effective design trade-offs and find superior solutions in a short time compared with existing approaches. Furthermore, the algorithms achieve optimal results in most cases with subsecond running time.
C1 [Zhang, Daming; Liu, Yongpan; Yang, Huazhong] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China.
   [Li, Shuangchen] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Hu, Xiaobo Sharon] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
   [He, Xinyu] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA.
   [Zhang, Yining] Tsinghua Univ, Dept Microelect, Beijing 100084, Peoples R China.
   [Zhang, Pei] Y Explorat Inc, San Jose, CA 95134 USA.
C3 Tsinghua University; University of California System; University of
   California Santa Barbara; University of Notre Dame; Princeton
   University; Tsinghua University
RP Zhang, DM (corresponding author), Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China.
EM zdm06@mails.tsinghua.edu.cn
RI Wang, Fei/KEH-6292-2024; liu, yongpan/J-4493-2012; Zhang,
   Yining/AHB-5771-2022; Hu, Xiaobo/B-9367-2018
OI Zhang, Yining/0000-0002-3153-8407; Hu, Xiaobo/0000-0002-6636-9738
FU High-Tech Research and Development (863) Program [2013AA01320]; Huawei
   Shannon Lab; Importation and Development of High-Caliber Talents Project
   of Beijing Municipal Institutions [YETP0102]
FX This work was supported in part by the High-Tech Research and
   Development (863) Program under contract 2013AA01320 and the Huawei
   Shannon Lab and the Importation and Development of High-Caliber Talents
   Project of Beijing Municipal Institutions under contract YETP0102.
CR Alexandros P., 2013, DAC, P1
   [Anonymous], ACM TECS
   [Anonymous], PLAXIS B
   [Anonymous], 2014, P 2014 ACM SIGDA INT
   [Anonymous], 2014, PROC ACM SIGDA INT S
   Ceng J, 2008, DES AUT CON, P754
   Chen YK, 2012, ASIA S PACIF DES AUT, P127, DOI 10.1109/ASPDAC.2012.6164932
   Cong J, 2012, DES AUT TEST EUROPE, P1018
   Cong J, 2011, IEEE INT CONF ASAP, P247, DOI 10.1109/ASAP.2011.6043279
   Cong J, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929947
   Cong J, 2011, IEEE T COMPUT AID D, V30, P473, DOI 10.1109/TCAD.2011.2110592
   Cordes D, 2011, INT C PAR DISTRIB SY, P699, DOI 10.1109/ICPADS.2011.31
   Guo YB, 2006, IEEE WCNC, P958
   Gurumani ST, 2013, ASIA S PACIF DES AUT, P305, DOI 10.1109/ASPDAC.2013.6509613
   Hagiescu A, 2009, DES AUT CON, P282
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   Hara Y, 2010, IEICE T FUND ELECTR, VE93A, P488, DOI 10.1587/transfun.E93.A.488
   Hormati AH, 2009, INT CONFER PARA, P214, DOI 10.1109/PACT.2009.39
   Iyer R, 2012, ASIA S PACIF DES AUT, P106, DOI 10.1109/ASPDAC.2012.6164927
   Javad H., 2008, PROC 6 IEEEACMIFIP I, P1
   Kwon S, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1698759.1698761
   Lahiri K, 2001, IEEE T COMPUT AID D, V20, P768, DOI 10.1109/43.924830
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Li P, 2012, ICCAD-IEEE ACM INT, P488
   Li SC, 2013, ASIA S PACIF DES AUT, P225, DOI 10.1109/ASPDAC.2013.6509600
   Li SC, 2012, ASIA S PACIF DES AUT, P133, DOI 10.1109/ASPDAC.2012.6164933
   Liu F., 2014, 2014 51 ACMEDACIEEE, P1
   Liu Y., 2012, EMBEDDED SYSTEMS THE, P367
   Liu YH, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P305
   Maxiaguine A, 2004, ASIA S PACIF DES AUT, P131, DOI 10.1109/ASPDAC.2004.1337553
   Pasha MA, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071358
   Raman E, 2008, INT SYM CODE GENER, P114
   Rossler M., 2009, SPECIFICATION DESIGN, P1
   Schafer BC, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209302
   Schafer BC, 2010, ASIA S PACIF DES AUT, P800
   Wang A. P., 2012, ACM T DESI AUTOMAT E, V17, p[41, 1]
   Wang Y, 2013, ADV CIV ENG, V2013, DOI 10.1155/2013/189105
   Wiggers MH, 2008, PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, P183, DOI 10.1109/RTAS.2008.10
   Xilinx, 2015, VIV HIGH LEV SYNTH
   Yihao Zhu, 2010, 2010 International Conference on Green Circuits and Systems (ICGCS 2010), P615, DOI 10.1109/ICGCS.2010.5542990
   Zhu J, 2009, DES AUT TEST EUROPE, P1506
NR 41
TC 1
Z9 1
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 19
DI 10.1145/2797135
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400001
DA 2024-07-18
ER

PT J
AU Oboril, F
   Tahoori, MB
AF Oboril, Fabian
   Tahoori, Mehdi B.
TI Exploiting Instruction Set Encoding for Aging-Aware Microprocessor
   Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Microprocessor; aging; transistor aging; BTI; HCI; instruction set
   encoding; opcode; decoder
ID NBTI; DEGRADATION; MINIMIZATION; VARIABILITY; RELIABILITY
AB Microprocessors fabricated at nanoscale nodes are exposed to accelerated transistor aging due to bias temperature instability and hot carrier injection. As a result, device delays increase over time, reducing the mean time to failure (MTTF) and hence lifetime of the processor. To address this challenge, many (micro)architectural techniques target the execution stage of the instruction pipeline, as this one is typically most critical. However, also the decoding stages can become aging critical and limit the microprocessor lifetime, as we will show in this work. Therefore, we propose a novel aging-aware instruction set-encoding methodology (ArISE) that improves the instruction encoding iteratively using a heuristic algorithm. In addition, the switching activities of the affected memory elements are considered in order to co-optimize lifetime and energy efficiency. Our experimental results show that MTTF of the decoding stages can be improved by 2.3x with negligible implementation costs.
C1 [Oboril, Fabian; Tahoori, Mehdi B.] Karlsruhe Inst Technol, Dept Comp Sci, D-76021 Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Oboril, F (corresponding author), Karlsruhe Inst Technol, Dept Comp Sci, D-76021 Karlsruhe, Germany.
EM fabian.oboril@kit.edu
FU German Research Foundation (DFG) as part of the national focal program
   "Dependable Embedded Systems" [SPP-1500]
FX This work was partly supported by the German Research Foundation (DFG)
   as part of the national focal program "Dependable Embedded Systems"
   (SPP-1500), http://spp1500.ira.uka.de.
CR Abella J, 2007, INT SYMP MICROARCH, P85, DOI 10.1109/MICRO.2007.11
   Amrouch H, 2014, ICCAD-IEEE ACM INT, P478, DOI 10.1109/ICCAD.2014.7001394
   [Anonymous], P 17 IEEE EUR TEST S
   [Anonymous], P IEEE IRPS
   Auth C., 2012, 2012 IEEE Symposium on VLSI Technology, P131, DOI 10.1109/VLSIT.2012.6242496
   Basoglu Mehmet, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P253, DOI 10.1145/1840845.1840898
   Benini L, 1998, PR GR LAK SYMP VLSI, P8, DOI 10.1109/GLSV.1998.665191
   Bernstein K, 2006, IBM J RES DEV, V50, P433, DOI 10.1147/rd.504.0433
   Bhardwaj S, 2006, IEEE CUST INTEGR CIR, P189, DOI 10.1109/CICC.2006.320885
   Bild D. R., 2012, ACM T DES AUTOMAT EL, V17, P4
   Bild DR, 2009, DES AUT TEST EUROPE, P148
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Bowman K. A., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P218, DOI 10.1109/LPE.1999.799442
   Bravaix A, 2009, 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, P531, DOI 10.1109/IRPS.2009.5173308
   Calimera A, 2010, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1870109.1870112
   Chang N, 2010, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1870109.1870110
   Chattopadhyay A, 2007, I CONF VLSI DESIGN, P595, DOI 10.1109/VLSID.2007.129
   Choudhary NK, 2012, IEEE MICRO, V32, P48, DOI 10.1109/MM.2012.23
   DeBole M, 2009, INT J PARALLEL PROG, V37, P417, DOI 10.1007/s10766-009-0104-y
   Ebrahimi M, 2013, ICCAD-IEEE ACM INT, P61, DOI 10.1109/ICCAD.2013.6691098
   Firouzi F, 2012, DES AUT TEST EUROPE, P218
   Firouzi F, 2013, ASIA S PACIF DES AUT, P594, DOI 10.1109/ASPDAC.2013.6509663
   Gebregiorgis A, 2015, ASIA S PACIF DES AUT, P231, DOI 10.1109/ASPDAC.2015.7059010
   Grasser T, 2011, IEEE T ELECTRON DEV, V58, P3652, DOI 10.1109/TED.2011.2164543
   Guertin S., 2010, NEPP EL TECHN WORKSH
   Gunadi E., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P103, DOI 10.1109/MICRO.2010.37
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Kang K, 2007, IEEE IC CAD, P730, DOI 10.1109/ICCAD.2007.4397352
   Khan O, 2009, DES AUT TEST EUROPE, P81
   Kim S, 1999, ELECTRON LETT, V35, P1064, DOI 10.1049/el:19990752
   Kothawade S, 2012, PR IEEE COMP DESIGN, P345, DOI 10.1109/ICCD.2012.6378662
   Kumar S., 2007, DAC, P370
   Kunitake Y, 2010, INT SYM QUAL ELECT, P660, DOI 10.1109/ISQED.2010.5450504
   Li L, 2010, DES AUT TEST EUROPE, P411
   Mahapatra S., 2014, BIAS TEMPERATURE INS, P507, DOI [10.1007/978-1-4614-7909-3_19, DOI 10.1007/978-1-4614-7909-3_19]
   Mintarno E, 2011, IEEE T COMPUT AID D, V30, P760, DOI 10.1109/TCAD.2010.2100531
   Mitra S, 2011, IEEE J EM SEL TOP C, V1, P30, DOI 10.1109/JETCAS.2011.2135630
   MIURA Y, 1966, JPN J APPL PHYS, V5, P180, DOI 10.1143/JJAP.5.180
   Nigam T, 2009, 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, P634, DOI 10.1109/IRPS.2009.5173322
   Oboril F, 2013, DES AUT TEST EUROPE, P270
   Oboril F, 2013, J LOW POWER ELECTRON, V9, P389, DOI 10.1166/jolpe.2013.1284
   Oboril F, 2014, IEEE T COMPUT AID D, V33, P704, DOI 10.1109/TCAD.2014.2298333
   Oboril F, 2014, ASIA S PACIF DES AUT, P207, DOI 10.1109/ASPDAC.2014.6742891
   Pae S, 2008, INT RELIAB PHY SYM, P352, DOI 10.1109/RELPHY.2008.4558911
   Paul BC, 2006, DES AUT TEST EUROPE, P778
   Sartori J., 2012, Proceedings of the International Symposium on High Performance Computer Architecture, HPCA'12, P1
   Shah T., 2010, THESIS N CAROLINA ST
   Siddiqua T, 2012, IEEE T VLSI SYST, V20, P616, DOI 10.1109/TVLSI.2011.2109973
   Siddiqua Taniya., 2010, P 20 S GREAT LAKES S, P67
   Simon D., 2013, EVOLUTIONARY OPTIMIZ
   TAKEDA E, 1983, IEE PROC-I, V130, P144, DOI 10.1049/ip-i-1.1983.0026
   Tiwari A, 2008, INT SYMP MICROARCH, P129, DOI 10.1109/MICRO.2008.4771785
   Vattikonda R, 2006, DES AUT CON, P1047, DOI 10.1109/DAC.2006.229436
   Wang NJ, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P61
   Wang S, 2012, DES AUT TEST EUROPE, P546
   Wang WP, 2007, IEEE T DEVICE MAT RE, V7, P509, DOI 10.1109/TDMR.2007.910130
   Wang Y, 2009, INT SYM QUAL ELECT, P19, DOI 10.1109/ISQED.2009.4810264
   Wu CF, 2010, BMC PUBLIC HEALTH, V10, DOI 10.1186/1471-2458-10-44
   Yang X.S., 2019, Mathematical Foundations of Nature-Inspired Methods
   Yang XN, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P47
NR 60
TC 6
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 5
DI 10.1145/2783435
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700005
DA 2024-07-18
ER

PT J
AU Hatami, N
   Baranowski, R
   Prinetto, P
   Wunderlich, HJ
AF Hatami, Nadereh
   Baranowski, Rafal
   Prinetto, Paolo
   Wunderlich, Hans-Joachim
TI Multilevel Simulation of Nonfunctional Properties by Piecewise
   Evaluation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Verification; Reliability; Nonfunctional properties;
   Transaction-Level Modeling (TLM); multi-level simulation; parallel
   simulation; aging analysis; Negative Bias Temperature Instability
   (NBTI); Hot Carrier Injection (HCI)
ID CIRCUIT RELIABILITY; NBTI; IMPACT; MODEL
AB As the technology shrinks, nonfunctional properties (NFPs) such as reliability, vulnerability, power consumption, or heat dissipation become as important as system functionality. As NFPs often influence each other, depend on the application and workload of a system, and exhibit nonlinear behavior, NFP simulation over long periods of system operation is computationally expensive, if feasible at all.
   This article presents a piecewise evaluation method for efficient NFP simulation. Simulation time is divided into intervals called evaluation windows, within which the NFP models are partially linearized. High-speed functional system simulation is achieved by parallel execution of models at different levels of abstraction. A trade-off between simulation speed and accuracy is met by adjusting the size of the evaluation window.
   As an example, the piecewise evaluation technique is applied to analyze aging caused by two mechanisms, namely Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI), in order to identify reliability hotspots. Experiments show that the proposed technique yields considerable simulation speedup at a marginal loss of accuracy.
C1 [Hatami, Nadereh; Baranowski, Rafal; Wunderlich, Hans-Joachim] Univ Stuttgart, Inst Comp Architecture & Comp Engn, D-70569 Stuttgart, Germany.
   [Prinetto, Paolo] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, TO, Italy.
C3 University of Stuttgart; Polytechnic University of Turin
RP Hatami, N (corresponding author), Univ Stuttgart, Inst Comp Architecture & Comp Engn, Pfaffenwaldring 47, D-70569 Stuttgart, Germany.
EM hataminh@informatik.uni-stuttgart.de
RI Wunderlich, Hans-Joachim/AAI-1902-2019
OI Wunderlich, Hans-Joachim/0000-0003-4536-8290
FU German Research Foundation (DFG) [WU245/11-1]
FX This work has been supported by the German Research Foundation (DFG)
   under grant WU245/11-1 (OASIS).
CR Alam MA, 2005, MICROELECTRON RELIAB, V45, P71, DOI 10.1016/j.microrel.2004.03.019
   Bagrodia R., 1995, Proceedings. Ninth Workshop on Parallel and Distributed Simulation. (PADS'95) (Cat. No.95TB8096), P170, DOI 10.1109/PADS.1995.404303
   Baranowski R, 2011, SCI CHINA INFORM SCI, V54, P1784, DOI 10.1007/s11432-011-4366-9
   Bernstein JB, 2006, MICROELECTRON RELIAB, V46, P1957, DOI 10.1016/j.microrel.2005.12.004
   Bhardwaj S, 2006, IEEE CUST INTEGR CIR, P189, DOI 10.1109/CICC.2006.320885
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Cao Y, 2011, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-1-4614-0445-3
   CHAMBERLAIN RD, 1995, DES AUT CON, P139
   Chatterjee D, 2009, DES AUT CON, P557
   Chen J., 2012, Proceedings of the Great Lakes Symposium on VLSI, P45
   DeBole M, 2009, INT J PARALLEL PROG, V37, P417, DOI 10.1007/s10766-009-0104-y
   English T., 2008, Proceedings of the IEEE East-West Design & Test Symposium (EWDTS 2008), P45, DOI 10.1109/EWDTS.2008.5580137
   FUJIMOTO RM, 1990, COMMUN ACM, V33, P30, DOI 10.1145/84537.84545
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Ghosh A., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P253, DOI 10.1109/DAC.1992.227826
   Glinz M, 2007, INT REQUIR ENG CONF, P21, DOI 10.1109/RE.2007.45
   Hatami N., 2012, P IEEE ETS, P1
   Huang W, 2004, DES AUT CON, P878
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Ka Lok Man, 2011, 2011 International SoC Design Conference (ISOCC 2011), P321, DOI 10.1109/ISOCC.2011.6138775
   Keane J, 2010, IEEE T VLSI SYST, V18, P947, DOI 10.1109/TVLSI.2009.2017751
   Kihak Shim, 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461), P723, DOI 10.1109/SIPS.1999.822380
   Kim D., 2011, P DES AUT TEST EUR C, P1
   Kwong A. L.-C., 1999, Engineering Solutions for the Next Millennium. 1999 IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.99TH8411), P438, DOI 10.1109/CCECE.1999.807238
   Lachenal D, 2007, MICROELECTRON ENG, V84, P1921, DOI 10.1016/j.mee.2007.04.022
   LANG W, 1990, IEEE T ELECTRON DEV, V37, P958, DOI 10.1109/16.52430
   Lorenz D, 2012, MICROELECTRON RELIAB, V52, P1546, DOI 10.1016/j.microrel.2011.12.029
   Lorenz D, 2009, IEEE INT ON LINE, P3, DOI 10.1109/IOLTS.2009.5195975
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Noda Mitsumasa, 2010, 2010 15th IEEE European Test Symposium (ETS 2010), P107, DOI 10.1109/ETSYM.2010.5512772
   Oboril F., 2012, Proceedings of the 42nd Annual IEEE/IFIP international conference on Dependable Systems and Networks, P1, DOI DOI 10.1109/DSN.2012.6263957
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   Pedram M, 2006, P IEEE, V94, P1487, DOI 10.1109/JPROC.2006.879797
   Radetzki M, 2008, DES AUT TEST EUROPE, P1410
   Segura J., 2004, CMOS Electronics: How It Works, How It Fails
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Sunwoo D, 2008, INT WORKSHOP MICROPR, P8, DOI 10.1109/MTV.2007.8
   Viehl A., 2009, LANGUAGES EMBEDDED S, P309
   Wang F, 2011, IEEE T DEPEND SECURE, V8, P137, DOI 10.1109/TDSC.2009.29
   Wang WP, 2007, IEEE T DEVICE MAT RE, V7, P509, DOI 10.1109/TDMR.2007.910130
   Wang WP, 2007, DES AUT CON, P364
   Wang WP, 2007, IEEE IC CAD, P735, DOI 10.1109/ICCAD.2007.4397353
   Wang WP, 2010, IEEE T VLSI SYST, V18, P173, DOI 10.1109/TVLSI.2008.2008810
   Wang Y, 2007, DES AUT TEST EUROPE, P546
NR 45
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 37
DI 10.1145/2647955
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600006
DA 2024-07-18
ER

PT J
AU Boghrati, B
   Sapatnekar, SS
AF Boghrati, Baktash
   Sapatnekar, Sachin S.
TI Incremental Analysis of Power Grids Using Backward Random Walks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Digital circuits; architectures; reliability; low power;
   random walks; power grid; incremental analysis
AB Power grid design and analysis is a critical part of modern VLSI chip design and demands tools for accurate modeling and efficient analysis. The process of power grid design is inherently iterative, during which numerous small changes are made to an initial design, either to enhance the design or to fix design constraint violations. Due to the large sizes of power grids inmodern chips, updating the solution for these perturbations can be a computationally intensive task. In this work, we first introduce an accurate modeling methodology for power grids that, contrary to conventional models, can result in asymmetrical equations. Next, we propose an efficient and accurate incremental solver that utilizes the backward random walks to identify the region of influence of the perturbation. The solution of the network is then updated for this significantly smaller region only. The proposed algorithm is capable of handling both symmetrical and asymmetrical power grid equations. Moreover, it can handle consecutive perturbations without any degradation in the quality of the solution. Experimental results show speedups of up to 13x for our incremental solver, as compared to a full resolve of the power grid.
C1 [Boghrati, Baktash; Sapatnekar, Sachin S.] Univ Minnesota, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Boghrati, B (corresponding author), Univ Minnesota, Minneapolis, MN 55455 USA.
EM baktash@un.edu
OI Sapatnekar, Sachin/0000-0002-5353-2364
CR Anderson E., 1999, LAPACK USERSGUIDE, Vthird
   Boghrati Baktash, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P757, DOI 10.1109/ASPDAC.2010.5419787
   Boghrati B, 2012, ASIA S PACIF DES AUT, P41, DOI 10.1109/ASPDAC.2012.6164983
   Castro F, 2008, COMPUT GRAPH-UK, V32, P65, DOI 10.1016/j.cag.2007.09.003
   Chiprout E, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P485, DOI 10.1109/ICCAD.2004.1382626
   Fu Y, 2007, IEEE IC CAD, P817, DOI 10.1109/ICCAD.2007.4397366
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Guo WK, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, P173
   Hammersley John M., 1964, MONTE CARLO METHODS, DOI DOI 10.1007/978-94-009-5819-7
   Miyakawa T., 2011, Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI, P211
   Nassif SR, 2008, ASIA S PACIF DES AUT, P317
   Pillage L.T., 1994, Electronic circuit and system simulation methods
   Qian HF, 2008, SIAM J SCI COMPUT, V30, P1178, DOI 10.1137/07068713X
   Qian HF, 2005, IEEE IC CAD, P905, DOI 10.1109/ICCAD.2005.1560190
   Qian HF, 2005, IEEE T COMPUT AID D, V24, P1204, DOI 10.1109/TCAD.2005.850863
   Qian HF, 2003, DES AUT CON, P93, DOI 10.1109/DAC.2003.1218831
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Singh J., 2004, PROCEEDING INT S PHY, P116, DOI DOI 10.1145/981066.981093
   Wang J., 2012, P IEEE ACM INT C COM
   Ye ZC, 2008, DES AUT CON, P682
   Zhao M, 2000, DES AUT CON, P150, DOI 10.1145/337292.337355
NR 21
TC 4
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 31
DI 10.1145/2611763
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wu, GY
   He, XB
   Xie, ND
   Zhang, T
AF Wu, Guanying
   He, Xubin
   Xie, Ningde
   Zhang, Tong
TI Exploiting Workload Dynamics to Improve SSD Read Latency via
   Differentiated Error Correction Codes
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Measurement; Performance; Data storage; solid state drive; NAND
   flash memory; error correction code
ID FLASH TRANSLATION LAYER; ARCHITECTURE; MEMORY; SCHEME
AB This article presents a cross-layer codesign approach to reduce SSD read response latency. The key is to cohesively exploit the NAND flash memory device write speed vs. raw storage reliability trade-off at the physical layer and runtime data access workload dynamics at the system level. Leveraging runtime data access workload variation, we can opportunistically slow down NAND flash memory write speed and hence improve NAND flash memory raw storage reliability. This naturally enables an opportunistic use of weaker error correction schemes that can directly reduce SSD read access latency. We develop a disk-level scheduling scheme to effectively smooth the write workload in order to maximize the occurrence of runtime opportunistic NAND flash memory write slowdown. Using 2 bits/cell NAND flash memory with BCH-based error correction correction as a test vehicle, we carry out extensive simulations over various workloads and demonstrate that this developed cross-layer co-design solution can reduce the average SSD read latency by up to 59.4% without sacrificing the write throughput performance.
C1 [Wu, Guanying; He, Xubin] Virginia Commonwealth Univ, Richmond, VA 23284 USA.
   [Xie, Ningde] Intel Corp, Santa Clara, CA 95051 USA.
   [Zhang, Tong] Rensselaer Polytech Inst, Elect Comp & Syst Engn Dept, Troy, NY 12180 USA.
C3 Virginia Commonwealth University; Intel Corporation; Rensselaer
   Polytechnic Institute
RP He, XB (corresponding author), Virginia Commonwealth Univ, Richmond, VA 23284 USA.
EM wug@vcu.edu; xhe2@vcu.edu; n.d.ningdexie@gmail.com; tzhang@ecse.rpi.edu
RI zhang, tong/JAO-3571-2023; Zhang, tong/IAP-2587-2023; ZHANG,
   TAO/ITV-6162-2023
FU U.S. National Science Foundation (NSF) [CCF-1102605, CCF-1102624,
   CNS-1218960]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [1102605] Funding Source:
   National Science Foundation
FX This research is supported by the U.S. National Science Foundation (NSF)
   under Grant Nos. CCF-1102605, CCF-1102624, and CNS-1218960. Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the author(s) and do not necessarily reflect the
   views of the funding agency.
CR Agrawal Nitin, 2008, 2008 USENIX ANN TECH
   [Anonymous], 2010, P USENIX C FIL STOR
   [Anonymous], P USENIX C FIL STOR
   [Anonymous], P IEEE INT S WORKL C
   Bez R, 2003, P IEEE, V91, P489, DOI 10.1109/JPROC.2003.811702
   Blahut R. E., 2003, ALGEBRAIC CODES DATA
   Brewer JE, 2008, IEEE PR SER POWER, P1
   CHANG Y.-H., 2007, P IEEE ACM DES AUT C
   Chanik Park, 2006, 21st Non-Volatile Semiconductor Memory Workshop. (IEEE Cat. No. 06EX1246), P17, DOI 10.1109/.2006.1629477
   Chen F., 2011, P USENIX C FIL STOR
   Dirik C, 2009, CONF PROC INT SYMP C, P279, DOI 10.1145/1555815.1555790
   DUANN N., 2009, P FLASH MEM SUMM
   Gregori S, 2003, P IEEE, V91, P602, DOI 10.1109/JPROC.2003.811709
   Guanying Wu, 2010, Proceedings 18th IEEE/ACM International Symposium on Modelling, Analysis & Simulation of Computer and Telecommunication Systems (MASCOTS 2010), P57, DOI 10.1109/MASCOTS.2010.15
   Gupta A., 2011, P USENIX C FIL STOR
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   HP LAB, 2008, CELLO99 TRAC
   HUTSELL W., 2008, FLASH SOLID STATE DI
   Hwang CG, 2003, P IEEE, V91, P1765, DOI 10.1109/JPROC.2003.818323
   INTEL, 2010, MICR INTR 25 NANOMET
   Jo H, 2006, IEEE T CONSUM ELECTR, V52, P485, DOI 10.1109/TCE.2006.1649669
   Kadav Asim, 2010, Operating Systems Review, V44, P55, DOI 10.1145/1740390.1740403
   Kang J.-U, 2006, P INT C EMB SOFTW
   Kang SY, 2009, IEEE T COMPUT, V58, P744, DOI 10.1109/TC.2008.224
   KIM H., 2008, P USENIX C FIL STOR
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kryder MH, 2009, IEEE T MAGN, V45, P3406, DOI 10.1109/TMAG.2009.2024163
   Lee S., 2012, P USENIX C FIL STOR
   Lee S., 2009, Usenix ATC
   Lee SW, 2009, ACM SIGMOD/PODS 2009 CONFERENCE, P863
   LEE SW, 2005, P US KOR C SCI TECHN
   Lee Yong-Goo., 2008, EMSOFT '08, P21
   Li Y, 2009, IEEE J SOLID-ST CIRC, V44, P195, DOI 10.1109/JSSC.2008.2007154
   Lin S., 1983, Error Control Coding: Fundamentals and Applications
   Manning Charles., 2010, Yet another flash file system
   Min SL, 2006, ASIA S PACIF DES AUT, P332
   Nitta H, 2009, 2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, P307, DOI 10.1109/IRPS.2009.5173269
   OPREA A., 2010, P USENIX C FIL STOR
   Pan Yangyang, 2011, 9 USENIX C FIL STOR
   Park KT, 2008, IEEE J SOLID-ST CIRC, V43, P919, DOI 10.1109/JSSC.2008.917558
   Park S.-y., 2006, P 2006 INT C COMP AR, P234, DOI DOI 10.1145/1176760.1176789
   RED HAT, 2010, JOURN FLASH FIL SYST
   Ren J, 2011, INT S HIGH PERF COMP, P278, DOI 10.1109/HPCA.2011.5749736
   Saxena Mohit, 2012, P EUROSYS
   Shin YS, 2005, 2005 Symposium on VLSI Circuits, Digest of Technical Papers, P156
   Siewert Sam, 2009, Intel Technology Journal, V13, P29
   *SILICONSYSTEMS, 2005, INCR FLASH SOL STAT
   Soundararajan Gokul, 2010, P USENIX C FIL STOR
   Storage Performance Council, 2010, SPC TRAC FIL FORM SP
   Suk J, 2009, HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, P539, DOI 10.1109/HPCC.2009.69
   SUN F, 2006, P IEEE WORKSH SIGN P
   Sun GY, 2010, INT S HIGH PERF COMP, P141
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Takeuchi K, 1996, IEEE J SOLID-ST CIRC, V31, P602, DOI 10.1109/4.499738
   Takeuchi K, 2009, IEEE J SOLID-ST CIRC, V44, P1227, DOI 10.1109/JSSC.2009.2014027
   Trinh C., 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P246, DOI 10.1109/ISSCC.2009.4977400
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   Wu GY, 2012, ACM T STORAGE, V8, DOI 10.1145/2093139.2093140
   Wu Guanying, 2012, P EUROSYS
NR 59
TC 11
Z9 11
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 55
DI 10.1145/2489792
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100011
DA 2024-07-18
ER

PT J
AU Backasch, R
   Hochberger, C
   Weiss, A
   Leucker, M
   Lasslop, R
AF Backasch, Rico
   Hochberger, Christian
   Weiss, Alexander
   Leucker, Martin
   Lasslop, Richard
TI Runtime Verification for Multicore SoC with High-Quality Trace Data
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Multicore SoC; embedded system; runtime
   verification; synchronisation; trace data; test driven development
AB Multicore System-on-Chip (SoC) implementations of embedded systems are becoming very popular. In these systems it is possible to spread out computations over many cores. On one hand this leads to better energy efficiency if clock frequencies and core voltages are reduced. On the other hand this delivers very high performance to the software developer and thus enables complex software systems to be implemented. Unfortunately, debugging and validation of these systems becomes extremely difficult. Various technological approaches try to solve this dilemma. In this contribution we will show a new approach to observe multicore SoCs and make their internal operations visible to external analysis tools. Also, we show that runtime verification can be employed to analyze and validate these internal operations while the system operates in its normal environment. The combination of these two approaches delivers unprecedented options to the developer to understand and verify system behavior even in complex multicore SoCs.
C1 [Backasch, Rico] Tech Univ Dresden, Inst Comp Engn, Chair Embedded Syst, Dresden, Germany.
   [Hochberger, Christian] Tech Univ Darmstadt, Chair Comp Syst, Darmstadt, Germany.
   [Weiss, Alexander] Accemic, Kiefersfelden, Germany.
   [Leucker, Martin] Univ Lubeck, Inst Software Engn & Programming Languages, Lubeck, Germany.
   [Lasslop, Richard] Steinbichler Optotech GmbH, Wettenberg, Germany.
C3 Technische Universitat Dresden; Technical University of Darmstadt;
   University of Lubeck
RP Backasch, R (corresponding author), Tech Univ Dresden, Inst Comp Engn, Chair Embedded Syst, Dresden, Germany.
EM rico.backasch@tu-dresden.de
RI Weiss, Alexander/KRQ-5193-2024
OI Leucker, Martin/0000-0002-3696-9222
CR ARM, 2012, COR
   BARRINGER H., 2011, LECT NOTES COMPUTER, V6664
   BAUER A., 2006, LECT NOTES COMPUTER, V4260
   Bauer A, 2011, ACM T SOFTW ENG METH, V20, DOI 10.1145/2000799.2000800
   Bauer A, 2011, LECT NOTES COMPUT SC, V6617, P13, DOI 10.1007/978-3-642-20398-5_3
   Blackburn SM, 2006, ACM SIGPLAN NOTICES, V41, P169, DOI 10.1145/1167515.1167488
   Broy M., 2005, Lecture Notes in Computer Science, V3472
   Chen F, 2005, LECT NOTES COMPUT SC, V3440, P546
   Clarke EM, 1999, MODEL CHECKING, P1
   Clos C., 1953, BELL SYST TECH J, V32
   Dwyer M. B., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P411, DOI 10.1109/ICSE.1999.841031
   GAISLER, 2012, LEON3 PROC
   Hempel G, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P51, DOI 10.1109/DSD.2007.4341449
   Hempel G, 2007, I C FIELD PROG LOGIC, P761, DOI 10.1109/FPL.2007.4380763
   Hochberger Christian, 2008, 2008 International Conference on Field Programmable Logic and Applications (FPL), P551, DOI 10.1109/FPL.2008.4630006
   Hochberger C, 2008, PR IEEE COMP DESIGN, P356, DOI 10.1109/ICCD.2008.4751885
   Jin D., 2012, P 34 INT C SOFTW ENG
   LEUCKER M., 2010, HARNESSING THEORIES, P76
   Leucker M, 2009, J LOGIC ALGEBR PROGR, V78, P293, DOI 10.1016/j.jlap.2008.08.004
   LTL3 - Sourceforge.net, 2012, LTL3 SOURC NET 2012
   Stollon N, 2011, ON-CHIP INSTRUMENTATION: DESIGN AND DEBUG FOR SYSTEMS ON CHIP, P1, DOI 10.1007/978-1-4419-7563-8
   Weiss A, 2009, INT WORKSHOP MICROPR, P18, DOI 10.1109/MTV.2008.14
NR 22
TC 15
Z9 21
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 18
DI 10.1145/2442087.2442089
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700002
DA 2024-07-18
ER

PT J
AU Majzoobi, M
   Kong, J
   Koushanfar, F
AF Majzoobi, Mehrdad
   Kong, Joonho
   Koushanfar, Farinaz
TI Low-Power Resource Binding by Postsilicon Customization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; High level synthesis; low power; postsilicon optimization;
   resource binding customization
ID VARIATION-AWARE; LEAKAGE POWER; PREDICTION; REDUCTION
AB This article proposes the first postsilicon customization method for resource binding to achieve power reduction application specific integrated circuits (ASICs) design. Instead of committing to one configuration of resource binding during synthesis, our new synthesis method produces a diverse set of candidate bindings for the design. To ensure diversity of the resource usage patterns, we introduce a binding candidate formation method based on the orthogonal arrays. Additional control components are added to enable post manufacturing selection of one of the binding candidates. The resource binding candidate that minimizes the power consumption is selected by considering the specific power characteristics of each chip. An efficient methodology for embedding several binding candidates in one design is developed. Evaluations on benchmark designs show the low overhead and the effectiveness of the proposed methods. As an example, applying our method results in an average of 14.2% (up to 24.0%) power savings on benchmark circuits for a variation model in 45nm CMOS technology. The power efficiency of our customized postsilicon binding is expected to improve with scaling of the technology and the likely resulting higher process variations.
C1 [Majzoobi, Mehrdad; Kong, Joonho; Koushanfar, Farinaz] Rice Univ, Houston, TX 77005 USA.
C3 Rice University
RP Majzoobi, M (corresponding author), Rice Univ, 6100 Main St,MS 380, Houston, TX 77005 USA.
EM mehrdad.majzoobi@rice.edu; jk18@rice.edu; farinaz@rice.edu
OI Koushanfar, Farinaz/0000-0003-0798-3794
FU Office of Naval Research (ONR) YIP award [R16480]; National Scient
   Foundation CAREER award [R3A530]
FX This research is in part supported by the Office of Naval Research (ONR)
   YIP award under grant No. R16480 and National Scient Foundation CAREER
   award under grant No. R3A530.
CR Abdollahi A, 2004, IEEE T VLSI SYST, V12, P140, DOI 10.1109/TVLSI.2003.821546
   Agarwal A, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P271, DOI 10.1109/ASPDAC.2003.1195028
   Alkabani Y, 2008, DES AUT CON, P606
   Alkabani Y, 2008, DES AUT CON, P546
   Alkabani Y, 2009, I SYMPOS LOW POWER E, P331
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chang HL, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230804
   Chon H, 2009, ASIA S PACIF DES AUT, P137, DOI 10.1109/ASPDAC.2009.4796470
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Jung J, 2009, PR IEEE COMP DESIGN, P207, DOI 10.1109/ICCD.2009.5413152
   Khouri KS, 2002, IEEE T VLSI SYST, V10, P876, DOI 10.1109/TVLSI.2002.808436
   Koushanfar Farinaz, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P185, DOI 10.1109/ICCAD.2008.4681572
   Kulkarni S., 2006, INT C COMPUTER AIDED, P39
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Liu QZ, 2007, DES AUT CON, P497, DOI 10.1109/DAC.2007.375216
   Lucas G, 2010, ICCAD-IEEE ACM INT, P17, DOI 10.1109/ICCAD.2010.5654344
   Lucas G, 2009, ASIA S PACIF DES AUT, P61, DOI 10.1109/ASPDAC.2009.4796442
   Ndai P, 2008, IEEE T COMPUT, V57, P940, DOI 10.1109/TC.2008.40
   Orshansky M, 2008, INTEGR CIRCUIT SYST, P1
   Raghunathan A., 1998, High-level power analysis and optimization
   Shamsi D., 2008, 2008 ACM/IEEE International Symposium on Low Power Electronics and Design - ISLPED, P341, DOI 10.1145/1393921.1394011
   Srivastava A., 2005, STAT ANAL OPTIMIZATI
   Stine J.E., 2005, INT C MICROELECTRONI, P11
   [No title captured]
   [No title captured]
NR 25
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 26
DI 10.1145/2442087.2442097
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700010
DA 2024-07-18
ER

PT J
AU Zeng, ZY
   Lai, SM
   Li, P
AF Zeng, Zhiyu
   Lai, Suming
   Li, Peng
TI IC Power Delivery: Voltage Regulation and Conversion, System-Level
   Cooptimization and Technology Implications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Cooptimization; power delivery network;
   distributive voltage regulation; DC-DC conversion
ID DC-DC CONVERTER; LDO; INTEGRATION; NETWORK
AB Modern IC power delivery systems encompass large on-chip passive power grids and active on-chip or off-chip voltage converters and regulators. While there exists little work targeting on holistic design of such complex IC subsystems, the optimal system-level design of power delivery is critical for achieving power integrity and power efficiency. In this article, we conduct a systematic design analysis on power delivery networks that incorporate Buck Converters (BCs) and on-chip Low-Dropout voltage regulators (LDOs) for the entire chip power supply. The electrical interactions between active voltage converters, regulators as well as passive power grids and their influence on key system design specifications are analyzed comprehensively. With the derived design insights, the system-level codesign of a complete power delivery network is facilitated by a proposed automatic optimization flow in which key design parameters of buck converters and on-chip LDOs as well as on-chip decoupling capacitance are jointly optimized. The experimental results demonstrate significant performance improvements resulted from the proposed system cooptimization in terms of achievable area overhead, supply noise and power efficiency. Impacts of different decoupling capacitance technologies are also investigated.
C1 [Zeng, Zhiyu; Lai, Suming; Li, Peng] Texas A&M Univ, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Lai, SM (corresponding author), Texas A&M Univ, College Stn, TX 77843 USA.
EM zzeng@cadence.com; laisuming@neo.tamu.edu; pli@tamu.edu
FU National Science Foundation [0903485, 0747423]; Semiconductor Research
   Corporation; Texas Analog Center of Excellence [2008-HC-1836];
   Directorate For Engineering; Div Of Electrical, Commun & Cyber Sys
   [0903485] Funding Source: National Science Foundation; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [0747423] Funding Source: National Science Foundation
FX This material is based on work supported by the National Science
   Foundation under Grants No. 0903485 and No. 0747423, and by the
   Semiconductor Research Corporation and Texas Analog Center of Excellence
   under contract 2008-HC-1836.
CR Allen P.E., 2012, CMOS Analog Circuit Design
   Amelifard B, 2009, IEEE T COMPUT AID D, V28, P888, DOI 10.1109/TCAD.2009.2017437
   [Anonymous], 2007, NVIDIA CUDA PROGR GU
   Bulzacchelli JF, 2012, IEEE J SOLID-ST CIRC, V47, P863, DOI 10.1109/JSSC.2012.2185354
   Buss D. D., 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), P18, DOI 10.1109/ISSCC.2002.992920
   Conn AR, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P220, DOI 10.1109/ICCAD.1998.742876
   Gray GA, 2006, ACM T MATH SOFTWARE, V32, P485, DOI 10.1145/1163641.1163647
   Guo JP, 2010, IEEE J SOLID-ST CIRC, V45, P1896, DOI 10.1109/JSSC.2010.2053859
   Gupta M.S., 2007, Proc. IEEE/ACM DATE, P783
   Hammes M, 2008, IEEE J SOLID-ST CIRC, V43, P236, DOI 10.1109/JSSC.2007.909344
   Hazucha P, 2005, IEEE J SOLID-ST CIRC, V40, P933, DOI 10.1109/JSSC.2004.842831
   Hazucha P, 2005, IEEE J SOLID-ST CIRC, V40, P838, DOI 10.1109/JSSC.2004.842837
   Kozhaya JN, 2002, IEEE T COMPUT AID D, V21, P1148, DOI 10.1109/TCAD.2002.802271
   Kursun V, 2003, IEEE T VLSI SYST, V11, P514, DOI 10.1109/TVLSI.2003.812289
   Lai SM, 2012, ICCAD-IEEE ACM INT, P247
   Lai SM, 2012, ANALOG INTEGR CIRC S, V72, P433, DOI 10.1007/s10470-012-9841-8
   Le Hanh-Phuc, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P210, DOI 10.1109/ISSCC.2010.5433981
   Leung KN, 2003, IEEE J SOLID-ST CIRC, V38, P1691, DOI 10.1109/JSSC.2003.817256
   Man TY, 2008, IEEE T CIRCUITS-I, V55, P1392, DOI 10.1109/TCSI.2008.916568
   Milliken RJ, 2007, IEEE T CIRCUITS-I, V54, P1879, DOI 10.1109/TCSI.2007.902615
   Patel AP, 2010, IEEE T CIRCUITS-II, V57, P868, DOI 10.1109/TCSII.2010.2068110
   Pei C., 2008, P 9 INT C SOL STAT I, P1146
   Ramadass YK, 2010, IEEE J SOLID-ST CIRC, V45, P2557, DOI 10.1109/JSSC.2010.2076550
   Shi CL, 2007, IEEE J SOLID-ST CIRC, V42, P1723, DOI 10.1109/JSSC.2007.900284
   Su HH, 2003, IEEE T COMPUT AID D, V22, P428, DOI 10.1109/TCAD.2003.809658
   Wang K, 2005, IEEE T COMPUT AID D, V24, P407, DOI 10.1109/TCAD.2004.842802
   Wibben J, 2007, 2007 Symposium on VLSI Circuits, Digest of Technical Papers, P22, DOI 10.1109/VLSIC.2007.4342750
   Zeng ZY, 2010, DES AUT CON, P831
   Zhuo Feng, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P647, DOI 10.1109/ICCAD.2008.4681645
NR 29
TC 1
Z9 2
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 29
DI 10.1145/2442087.2442100
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700013
DA 2024-07-18
ER

PT J
AU Tu, CH
   Hung, SH
   Tsai, TC
AF Tu, Chia-Heng
   Hung, Shih-Hao
   Tsai, Tung-Chieh
TI MCEmu: A Framework for Software Development and Performance Analysis of
   Multicore Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Measurement; Experimentation; Design; Parallel simulation;
   performance estimation; heterogeneous multicore systems; embedded
   systems
ID FULL-SYSTEM; SIMULATION; ARCHITECTURE
AB Developing software for heterogeneous multicore systems is particularly challenging even for experienced developers. While emulators have proven useful to application development, very few heterogeneous multicore emulators have been made available by vendors so far, as building an emulator for a heterogeneous multicore system has been a time-consuming and difficult task. Thus, we proposed a framework, called MCEmu, to speed up the process of building a heterogeneous multicore emulator by integrating existing and/or new processor emulators. MCEmu is designed to help system and application development, with a basic multicore board support package, an interprocessor communication library, and tools for debugging, tracing, and performance monitoring. In addition, MCEmu can run on a multicore host system to accelerate the emulation of data parallel applications. We show that MCEmu can be very useful for developing system software before the system becomes available, as it has helped us catch numerous functional and performance bugs which could have been hard to find. In this article, we present the design of MCEmu and demonstrate its capabilities with our case studies.
C1 [Tu, Chia-Heng; Hung, Shih-Hao] Natl Taiwan Univ, Grad Inst Networking & Multimedia, Taipei 106, Taiwan.
   [Hung, Shih-Hao; Tsai, Tung-Chieh] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
C3 National Taiwan University; National Taiwan University
RP Tu, CH (corresponding author), Natl Taiwan Univ, Grad Inst Networking & Multimedia, Taipei 106, Taiwan.
EM chiaheng@gmail.com
OI HUNG, SHIH-HAO/0000-0003-2043-2663
CR [Anonymous], CONG MANG PLATF CLUS
   [Anonymous], P 4 LCI INT C LIN CL
   [Anonymous], BLUEGENE L
   [Anonymous], ESGPQEMU1 AALT U
   [Anonymous], PERFCTR LINUX PERFOR
   [Anonymous], ANDR EM
   [Anonymous], P 4 ANN WORKSH MOD B
   [Anonymous], OPROFILE SYSTEM PROF
   [Anonymous], QEMU OFF OS SUPP LIS
   [Anonymous], DINERO 4 TRACE DRIVE
   [Anonymous], PERF AN IBM FULL SYS
   [Anonymous], P S HIGH PERF CHIPS
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Barney B., 2011, POSIX Threads Programming
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Blake G, 2009, IEEE SIGNAL PROC MAG, V26, P26, DOI 10.1109/MSP.2009.934110
   Bohrer P., 2004, Performance Evaluation Review, V31, P8, DOI 10.1145/1054907.1054910
   Chang DCW, 2011, J SIGNAL PROCESS SYS, V62, P373, DOI 10.1007/s11265-010-0470-0
   Chiou D, 2007, INT SYMP MICROARCH, P249, DOI 10.1109/MICRO.2007.36
   Gropp W, 1996, PARALLEL COMPUT, V22, P789, DOI 10.1016/0167-8191(96)00024-5
   Gschwind M, 2007, COMPUTER, V40, P37, DOI 10.1109/MC.2007.192
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Kistler M, 2006, IEEE MICRO, V26, P10, DOI 10.1109/MM.2006.49
   Kun Wang, 2008, Operating Systems Review, V42, P71, DOI 10.1145/1341312.1341325
   Lafage T, 2001, SPRINGER INT SER ENG, V610, P145
   Lee J, 2008, ACM SIGPLAN NOTICES, V43, P89, DOI 10.1145/1379023.1375670
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Patel A, 2011, DES AUT CON, P1050
   ROSENBLUM M, 1995, IEEE PARALL DISTRIB, V3, P34, DOI 10.1109/88.473612
   Shafi H, 2003, IBM J RES DEV, V47, P641, DOI 10.1147/rd.475.0641
   Wang ZG, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/2038037.1941583
   Watanabe Y, 2006, ASIA S PACIF DES AUT, P860, DOI 10.1109/ASPDAC.2006.1594794
   Wen-Chang Hsu, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P2255, DOI 10.1109/CIT.2010.389
   Witchel E., 1996, Performance Evaluation Review, V24, P68, DOI 10.1145/233008.233025
   Yourst MT, 2007, INT SYM PERFORM ANAL, P23
   Zhe-Mao Hsu, 2009, Proceedings of the 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing. IIH-MSP 2009, P406, DOI 10.1109/IIH-MSP.2009.86
NR 37
TC 4
Z9 4
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 36
DI 10.1145/2348839.2348840
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000001
DA 2024-07-18
ER

PT J
AU Wu, CH
   Lin, HH
AF Wu, Chin-Hsien
   Lin, Hsin-Hung
TI Timing Analysis of System Initialization and Crash Recovery for a
   Segment-Based Flash Translation Layer
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithms; Flash-memory storage systems; embedded
   systems; system initialization and crash recovery
AB Recently, the capacity of flash-memory storage systems has grown rapidly, and flash-memory technology has advanced along with the wave of consumer electronics and embedded systems. In order to properly manage product cost and initialization performance, vendors face serious challenges in system design and analysis. Thus, the timing analysis of system initialization and crash recovery for a segment-based flash translation layer has become an important research topic. This article focuses on system initialization, crash recovery, and timing analysis. The timing analysis of system initialization involves the relationship between the size of the main memory and the system initialization time. The timing analysis of crash recovery explains the worst case recovery time. The experiments in this study show that the timing analysis of system initialization and crash recovery can be applied to the segment-based flash translation layer.
C1 [Wu, Chin-Hsien; Lin, Hsin-Hung] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
C3 National Taiwan University of Science & Technology
RP Wu, CH (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
EM chwu@mail.ntust.edu.tw; m9702117@mail.ntust.edu.tw
FU National Science Council [NSC 100-2628-E-011-014-MY3]
FX This work is supported in part by a research grant from the National
   Science Council under Grant NSC 100-2628-E-011-014-MY3.
CR Ban A., 1999, U.S. Patent, Patent No. 5937425
   Chin-Hsien Wu, 2006, ACM Transaction on Storage, V2, P449, DOI 10.1145/1210596.1210600
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   INTEL, 1995, FTL LOGG EXCH DAT FT
   INTEL, 1998, UND FLASH TRANSL LAY
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Li-Pin Chang, 2006, ACM Transaction on Storage, V1, P381, DOI 10.1145/1111609.1111610
   MANNING C, 2002, YAFFS YET ANOTHER FL
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   SAMSUNG, 2011, NAND FLASH MEM DAT
   Sun Kyoungmoon., 2008, 8th ACM IEEE Conference on Embedded Software (EMSOFT '08), P51
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
   Wu CH, 2010, IEEE T COMPUT AID D, V29, P953, DOI 10.1109/TCAD.2010.2048362
   Wu CH, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721697
   Yim Keun Soo., 2005, Proceedings of the 2005 ACM symposium on Applied computing, P843
NR 17
TC 14
Z9 14
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2012
VL 17
IS 2
AR 14
DI 10.1145/2159542.2159546
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 929ZH
UT WOS:000303104000004
DA 2024-07-18
ER

PT J
AU Liu, Y
   Wu, KJ
   Karri, R
AF Liu, Yu
   Wu, Kaijie
   Karri, Ramesh
TI Scan-Based Attacks on Linear Feedback Shift Register Based Stream
   Ciphers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Security; Stream Cipher; LFSR; Scan-based DFT; Side-channel attack; RFID
AB Stream cipher is an important class of encryption algorithm that encrypts plaintext messages one bit at a time. Various stream ciphers are deployed in wireless telecommunication applications because they have simple hardware circuitry, are generally fast and consume very low power. On the other hand, scan-based Design-for-Test (DFT) is one of the most popular methods to test IC devices. All flip-flops in the Design Under Test are connected to one or more scan chains and the states of the flip-flops can be scanned out through these chains. In this paper, we present an attack on stream cipher implementations by determining the scan chain structure of the Linear Feedback Shift Registers in their implementations. Although scan-based DFT is a powerful testing scheme, we show that it can be used to retrieve the information stored in a crypto chip thus compromising its theoretically proven security.
C1 [Liu, Yu; Wu, Kaijie] Univ Illinois, Dept Elect & Comp Engn, Chicago, IL 60607 USA.
   [Karri, Ramesh] NYU, Polytech Inst, Dept Elect & Comp Engn, Brooklyn, NY USA.
C3 University of Illinois System; University of Illinois Chicago;
   University of Illinois Chicago Hospital; New York University; New York
   University Tandon School of Engineering
RP Liu, Y (corresponding author), Univ Illinois, Dept Elect & Comp Engn, Chicago, IL 60607 USA.
EM yliu@ece.uic.edu; kaijie@ece.uic.edu; rkarri@poly.edu
OI Karri, Ramesh/0000-0001-7989-5617
FU NSF [0622039, 0621856]; Directorate For Engineering; Div Of Electrical,
   Commun & Cyber Sys [0621856] Funding Source: National Science
   Foundation; Directorate For Engineering; Div Of Electrical, Commun &
   Cyber Sys [0622039] Funding Source: National Science Foundation
FX This research is supported by NSF grants 0622039 and 0621856.
CR Berbain C., DECIM
   CLARK A, 2002, P 7 AUSTR C INF SEC, P25
   ERGULER I, 2005, P EUR SIGN PROC C
   Goering R.:., 2004, EE TIMES
   Gurkaynak F.K., HARDWARE EVALUATION
   Hély D, 2004, 10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, P219
   Jansen C.J.A., CASCADE JUMP CONTROL
   JANSEN CJA, 2004, P WORKSH ECRYPT STAT, P94
   Josephson DD, 2001, INT TEST CONF P, P451, DOI 10.1109/TEST.2001.966662
   Lee J, 2005, INT SYM DEFEC FAU TO, P51
   Lee J, 2006, IEEE VLSI TEST SYMP, P94, DOI 10.1109/VTS.2006.7
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   Mills E.:., 2008, CNET NEWS
   Nohl K., 2007, MIFARE LITTLE SECURI
   SIEGENTHALER T, 1985, IEEE T COMPUT, V34, P81, DOI 10.1109/TC.1985.1676518
   THOMAS S, 2002, W7 STREAM CI IN PRES
   WEIS SA, 2003, P 2 INT C SEC PREV C
   YANG B, 2005, P IEEE ACM DES AUT C
   Yang B, 2006, IEEE T COMPUT AID D, V25, P2287, DOI 10.1109/TCAD.2005.862745
NR 19
TC 28
Z9 33
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2011
VL 16
IS 2
AR 20
DI 10.1145/1929943.1929952
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 744CB
UT WOS:000289069700008
DA 2024-07-18
ER

PT J
AU Fournier, L
   Ziv, A
   Kutsy, E
   Strichman, O
AF Fournier, Laurent
   Ziv, Avi
   Kutsy, Ekaterina
   Strichman, Ofer
TI A Probabilistic Analysis of Coverage Methods
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Functional verification; coverage analysis; search theory
ID FAULT COVERAGE
AB Coverage is an important measure for the quality and completeness of the functional verification of hardware logic designs. Verification teams spend a significant amount of time looking for bugs in the design and in providing high-quality coverage. This process is performed through the use of various sampling strategies for selecting test inputs. The selection of sampling strategies to achieve the verification goals is typically carried out in an intuitive manner.
   We studied several commonly used sampling strategies and provide a probabilistic framework for assessing and comparing their relative values. For this analysis, we derived results for two measures of interest: first, the probability of finding a bug within a given number of samplings; and second, the expected number of samplings until a bug is detected. These results are given for both recurring sampling schemes, in which the same inputs might be selected repeatedly, and for nonrecurring sampling schemes, in which already sampled inputs are never selected again.
   By considering results from the theory of search, and more specifically, from the well-known multiarmed bandit problem, we demonstrate the optimality of a greedy sampling strategy within our defined framework.
C1 [Fournier, Laurent; Ziv, Avi] IBM Res Haifa, IL-31905 Haifa, Israel.
   [Kutsy, Ekaterina; Strichman, Ofer] Technion Israel Inst Technol, IE, Haifa, Israel.
C3 Technion Israel Institute of Technology
RP Fournier, L (corresponding author), IBM Res Haifa, IL-31905 Haifa, Israel.
EM aziv@il.ibm.com
RI Ziv, Avi/ACM-2085-2022
OI Strichman, Ofer/0000-0001-9169-3751
CR AGRAWAL V, 1990, IEEE DES TEST COMPUT, V7, P32, DOI 10.1109/54.57911
   AGRAWAL VD, 1981, J DIGITAL SYST, V5, P189
   Aharoni M, 2003, EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P17, DOI 10.1109/HLDVT.2003.1252469
   [Anonymous], 1992, The Annals of Applied Probability
   Clarke EM, 1999, MODEL CHECKING, P1
   Cui HL, 2003, J ELECTRON TEST, V19, P271, DOI 10.1023/A:1023796929359
   Dechter R., 2003, Constraints Processing
   Fine S, 2003, DES AUT CON, P286
   Gittins. JC, 1989, Multi-armed Bandit Allocation Indices
   Goel P., 1980, PROC DESIGN AUTOMATI, P77
   Gogate V, 2006, LECT NOTES COMPUT SC, V4204, P711
   IEEE, 2008, IEEE STAND FLOAT POI, P754
   IWASHITA H, 1994, IEEE IC CAD, P580
   JAIN SK, 1985, IEEE DES TEST COMPUT, V2, P38, DOI 10.1109/MDT.1985.294683
   Piziali A, 2004, FUNCTIONAL VERIFICAT
   Ur S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P175, DOI 10.1109/DAC.1999.781305
   Van Campenhout D., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P185, DOI 10.1109/DAC.1999.781307
   Wagner I, 2007, IEEE T COMPUT AID D, V26, P1126, DOI 10.1109/TCAD.2006.884494
   Wile B., 2005, Comprehensive Functional Verification: The Complete Industry Cycle
   Wunderlich H.-J., 1985, 22nd ACM/IEEE Design Automation Conference Proceedings 1985 (Cat. No.85CH2142-8), P204, DOI 10.1145/317825.317858
NR 20
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 38
DI 10.1145/2003695.2003698
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800002
DA 2024-07-18
ER

PT J
AU Healy, MB
   Mohamood, F
   Lee, HHS
   Lim, SK
AF Healy, Michael B.
   Mohamood, Fayez
   Lee, Hsien-Hsin S.
   Lim, Sung Kyu
TI Integrated Microarchitectural Floorplanning and Run-time Controller for
   Inductive Noise Mitigation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Floorplanning; microarchitecture; power supply noise
AB In this article, we propose a design methodology using two complementary techniques to address high-frequency inductive noise in the early design phase of a microprocessor. First, we propose a noise-aware floorplanning technique that uses microarchitectural profile information to create noise-aware floorplans. Second, we present the design of a dynamic inductive-noise controlling mechanism at the microarchitectural level, which limits the on-die current demand within predefined bounds, regardless of the native power and current characteristics of running applications. By dynamically monitoring the access patterns of microarchitectural modules, our mechanism can effectively limit simultaneous switching activity of close-by modules, thereby leveling voltage ringing at local power-pins. Compared to prior art, our di/dt alleviation technique is the first that takes the processor's floorplan, as well as its power-pin distribution, into account to provide a finer-grained control with minimal performance degradation. Based on the evaluation results using 2D floorplans, we show that our techniques can significantly improve inductive noise induced by current demand variation and reduce the average current variability by up to 7 times, with an average performance overhead of 4.0%. In addition, our floorplan reduces the noise margin violations using our noise-aware floorplan by an average of 56.3% while reducing the decap budget by 28%.
C1 [Healy, Michael B.] IBM Res, Yorktown Hts, NY USA.
   [Mohamood, Fayez; Lee, Hsien-Hsin S.; Lim, Sung Kyu] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA.
C3 International Business Machines (IBM); University System of Georgia;
   Georgia Institute of Technology
RP Healy, MB (corresponding author), IBM Res, Yorktown Hts, NY USA.
EM mbhealy@gatech.edu; fayez.mohamood@gmail.com; leehs@ece.gatech.edu;
   limsk@ece.gatech.edu
RI Lee, Hsien-Hsin S./AAI-4932-2020
OI Lim, Sung Kyu/0000-0002-2267-5282
FU National Science Foundation [CCF-0546382]; Center for Circuit and System
   Solutions [C2S2]; Interconnect Focus Center (IFC)
FX This work is supported by the National Science Foundation under CAREER
   grant CCF-0546382, the Center for Circuit and System Solutions (C2S2),
   and the Interconnect Focus Center (IFC).
CR [Anonymous], 2005, ECACTI
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   Austin T. M., 1995, Proceedings of the 28th Annual International Symposium on Microarchitecture (Cat. No.95TB100012), P82, DOI 10.1109/MICRO.1995.476815
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Chen HM, 2005, IEEE T COMPUT AID D, V24, P578, DOI 10.1109/TCAD.2005.844088
   Chen YR, 2005, IEEE T VLSI SYST, V13, P75, DOI 10.1109/TVLSI.2004.840404
   Eble JC, 1996, NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, P193, DOI 10.1109/ASIC.1996.551992
   Grochowski E, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P7
   Hazelwood K, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P326, DOI 10.1145/1013235.1013315
   Healy Michael, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P611
   Jacobson H, 2005, INT S HIGH PERF COMP, P238, DOI 10.1109/HPCA.2005.33
   Joseph R, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P36, DOI 10.1109/HPCA.2004.10027
   Li H, 2004, IEEE T VLSI SYST, V12, P245, DOI 10.1109/TVLSI.2004.824307
   Lu CH, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391974
   Minz JR, 2006, IEEE T COMPON PACK T, V29, P644, DOI 10.1109/TCAPT.2006.880441
   Mohamood F, 2006, INT SYMP MICROARCH, P3
   Mohamood F, 2007, ASIA S PACIF DES AUT, P786
   Murata H, 1998, IEEE T COMPUT AID D, V17, P60, DOI 10.1109/43.673633
   Pant M. D., 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design, P162, DOI 10.1109/ICVD.2000.812603
   Pant S, 2007, IEEE DES TEST COMPUT, V24, P246, DOI 10.1109/MDT.2007.78
   Powell MD, 2004, CONF PROC INT SYMP C, P288
   Powell MD, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P223
   Sato T, 2005, ASIA S PACIF DES AUT, P723, DOI 10.1145/1120725.1121003
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Wong E., 2006, P IEEEACM INT C COMP, P395
   Zhao M, 2006, IEEE T COMPUT AID D, V25, P144, DOI 10.1109/TCAD.2005.852459
   Zhao SY, 2002, IEEE T COMPUT AID D, V21, P81, DOI 10.1109/43.974140
NR 27
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 46
DI 10.1145/2003695.2003706
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Paul, S
   Mahmoodi, H
   Bhunia, S
AF Paul, Somnath
   Mahmoodi, Hamid
   Bhunia, Swarup
TI Low-Overhead <i>F<sub>max</sub></i> Calibration at Multiple Operating
   Points Using Delay-Sensitivity-Based Path Selection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Performance; Measurement; F-max calibration; frequency
   binning; temperature adaptation
ID POWER; AWARE; DIE
AB Maximum operating frequency (F-max ) of a system often needs to be determined at multiple operating points, defined by voltage and temperatures. Such calibration is important for the speed binning process, where the voltage-frequency (V-F-max ) relation needs to be accurately determined to sort chips into different bins that can be used for different applications. Moreover, adaptive systems typically require F-max calibration at multiple operating points in order to dynamically change operating condition such as supply voltage or body bias for power, temperature, or throughput management. For example, a Dynamic Voltage and Frequency Scaling (DVFS) system requires accurate delay calibration at multiple operating voltages in order to apply the correct operating frequency corresponding to a scaled supply. In this article, we propose a low-overhead design technique that allows efficient characterization of F-max at different operating voltages and temperatures. The proposed method selects a set of representative timing paths in a circuit based on their temperature and voltage sensitivities and dynamically configures them into a ring oscillator to compute the critical path delay. Compared to existing F-max calibration approaches, the proposed approach provides the following two main advantages: (1) it introduces a delay sensitivity metric to isolate few representative timing paths; (2) it considers actual timing paths instead of critical path replicas, thereby accounting for local within-die delay variations. The all-digital calibration method is robust under process variations and achieves high delay estimation accuracy (< 4% error) at the cost of negligible design overhead (1.7% in delay, 0.3% in power, and 3.5% in die-area).
C1 [Paul, Somnath; Bhunia, Swarup] Case Western Reserve Univ, Dept Elect Engn & Comp Sci, Cleveland, OH 44106 USA.
   [Mahmoodi, Hamid] San Francisco State Univ, Dept Elect & Comp Engn, San Francisco, CA 94132 USA.
C3 University System of Ohio; Case Western Reserve University; California
   State University System; San Francisco State University
RP Paul, S (corresponding author), Case Western Reserve Univ, Dept Elect Engn & Comp Sci, Cleveland, OH 44106 USA.
EM appusom@gmail.com
OI Mahmoodi, Hamid/0000-0003-4237-3086; Bhunia, Swarup/0000-0001-6082-6961
CR Azizi N, 2005, DES AUT CON, P529
   Borkar S, 2003, DES AUT CON, P338
   Bushnell M., 2000, ESSENTIALS ELECT TES
   CHAN A, 2001, P INT TEST C
   Cory BD, 2003, IEEE DES TEST COMPUT, V20, P41, DOI 10.1109/MDT.2003.1232255
   DAGA JM, 1998, P DES AUT TEST EUR C
   GHOSH S, 2006, P INT C COMP AID DES
   HA P, 1999, P IEEE C CUST INT CI, P441
   Hachiya K, 2007, IEICE T FUND ELECTR, VE90A, P741, DOI 10.1093/ietfec/e90-a.4.741
   HUISMAN L, 1998, P INT TEST C
   KARL E, 2008, P INT SOL STAT CIRC
   Keane J, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P189, DOI 10.1145/1283780.1283821
   Lasbouygues B, 2007, IEEE T COMPUT AID D, V26, P801, DOI 10.1109/TCAD.2006.884860
   LEE J, 1999, P IEEE INT S SEM MAN
   McGowen R, 2006, IEEE J SOLID-ST CIRC, V41, P229, DOI 10.1109/JSSC.2005.859902
   Ndai P, 2008, IEEE T COMPUT, V57, P940, DOI 10.1109/TC.2008.40
   Pateras S, 2003, IEEE DES TEST COMPUT, V20, P26, DOI 10.1109/MDT.2003.1232253
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   SU C, 2000, P DES AUT TEST EUR C
   TSCHANZ J, 2005, P DES AUT C
   Tschanz JW, 2002, IEEE J SOLID-ST CIRC, V37, P1396, DOI 10.1109/JSSC.2002.803949
   Zeng J, 2004, INT TEST CONF P, P31
NR 22
TC 4
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 19
DI 10.1145/1698759.1698769
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500002
DA 2024-07-18
ER

PT J
AU Kim, J
   Oh, C
   Shin, Y
AF Kim, Jaehyun
   Oh, Chungki
   Shin, Youngsoo
TI Minimizing Leakage Power of Sequential Circuits through
   Mixed-<i>V<sub>t</sub></i> Flip-Flops and Multi-<i>V<sub>t</sub></i>
   Combinational Gates
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Flip-flop; leakage current; low power; mixed-V-t;
   sequential circuit
ID VOLTAGE
AB The current use of multi-V-t to control leakage power targets combinational gates, even though sequential elements such as flip-flops and latches also contribute appreciable leakage. We can, nevertheless, apply multi-V-t to flip-flops, but few can take advantage of high-V-t, which causes abrupt changes in timing. We combine low-and high-V-t at the transistor level to design mixed-V-t flip-flops with reduced leakage, an unchanged footprint, and a small increase in either setup time or clock-to-Q delay, but not both. An allocation algorithm for two V(t)s determines the V-t (mixed, high, or low) of each flip-flop and the V-t of each combinational gate (high or low) in a sequential circuit. Experiments with 65-nm technology show an average leakage saving of 42% compared to conventional multi-V-t approaches; the leakage of flip-flops alone is cut by 78%. This saving is largely unaffected by die-to-die or within-die process variations, which we show through simulations. Standard deviation of leakage caused by process variation is also reduced due to less use of low-V-t devices. We also extend our approach to three V(t)s, and obtain a further 14% reduction in leakage.
C1 [Kim, Jaehyun; Oh, Chungki] Samsung Elect, Yongin 449711, Gyeonggi Do, South Korea.
   [Shin, Youngsoo] Korea Adv Inst Sci & Technol, Dept Elect Engn, Taejon 305701, South Korea.
C3 Samsung; Korea Advanced Institute of Science & Technology (KAIST)
RP Kim, J (corresponding author), Samsung Elect, Yongin 449711, Gyeonggi Do, South Korea.
EM youngsoo@ee.kaist.ac.kr
RI Shin, Youngsoo/C-1621-2011
CR BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
   Chiang CC, 2007, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-1-4020-5188-3
   Choi B, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P533
   Clabes J, 2004, ISSCC DIG TECH PAP I, V47, P56, DOI 10.1109/ISSCC.2004.1332591
   Clark LT, 2004, IEEE T VLSI SYST, V12, P947, DOI 10.1109/TVLSI.2004.832930
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   FRIEDRICH J, 2007, P IEEE INT SOL STAT, P96
   GEISSLER S, 2002, P 2002 INT SOL STAT, P148
   Gupta P, 2006, IEEE T COMPUT AID D, V25, P1475, DOI 10.1109/TCAD.2005.857313
   Ho YT, 2004, ASIA S PACIF DES AUT, P205, DOI 10.1109/ASPDAC.2004.1337566
   Inukai T, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P409, DOI 10.1109/CICC.2000.852696
   ITO M, 2007, P IEEE INT SOL STAT, P274
   Karnik T, 2002, DES AUT CON, P486, DOI 10.1109/DAC.2002.1012674
   Kawaguchi H, 2000, IEEE J SOLID-ST CIRC, V35, P1498, DOI 10.1109/4.871328
   Ketkar M, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P375, DOI 10.1109/ICCAD.2002.1167561
   Kim H, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON ULTRA-WIDEBAND, VOLS 1 AND 2, P109, DOI 10.1109/ICU.2006.281524
   Kuroda T, 1996, IEEE J SOLID-ST CIRC, V31, P1770, DOI 10.1109/JSSC.1996.542322
   Liou JJ, 2001, DES AUT CON, P661, DOI 10.1109/DAC.2001.935590
   MUTOH S, 1995, IEEE J SOLID-ST CIRC, V30, P847, DOI 10.1109/4.400426
   Ohkubo N, 2006, ASIA S PACIF DES AUT, P570, DOI 10.1109/ASPDAC.2006.1594746
   Roy K, 2003, P IEEE, V91, P305, DOI 10.1109/JPROC.2002.808156
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Seomun J, 2007, DES AUT CON, P103, DOI 10.1109/DAC.2007.375133
   Shah S, 2005, IEEE IC CAD, P705
   Sirichotiyakul S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P436, DOI 10.1109/DAC.1999.781356
   Sultania AK, 2004, DES AUT CON, P761, DOI 10.1145/996566.996773
   Wang Q, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P490, DOI 10.1109/ICCAD.1998.742957
   Wei LQ, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P489, DOI 10.1109/DAC.1998.724521
   Yamashita T., 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056), P414, DOI 10.1109/ISSCC.2000.839839
NR 29
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2009
VL 15
IS 1
AR 4
DI 10.1145/1640457.1640461
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 540IA
UT WOS:000273323600004
DA 2024-07-18
ER

PT J
AU Jin, ZY
   Schurgers, C
   Gupta, RK
AF Jin, Zhong-Yi
   Schurgers, Curt
   Gupta, Rajesh K.
TI A Gateway Node with Duty-Cycled Radio and Processing Subsystems for
   Wireless Sensor Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Measurement; Performance; Embedded systems;
   gateway; power savings; sensor nodes
AB Wireless sensor nodes are increasingly being tasked with computation and communication intensive functions while still subject to constraints related to energy availability. On these embedded platforms, once all low power design techniques have been explored, duty-cycling the various subsystems remains the primary option to meet the energy and power constraints. This requires the ability to provide spurts of high MIPS and high bandwidth connections. However, due to the large overheads associated with duty-cycling the computation and communication subsystems, existing high performance sensor platforms are not efficient in supporting such an option. In this article, we present the design and optimizations taken in a wireless gateway node (WGN) that bridges data from wireless sensor networks to Wi-Fi networks in an on-demand basis. We discuss our strategies to reduce duty-cycling related costs by partitioning the system and by reducing the amount of time required to activate or deactivate the high-powered components. We compare the design choices and performance parameters with those made in the Intel Stargate platform to show the effectiveness of duty-cycling on our platform. We have built a working prototype, and the experimental results with two different power management schemes show significant reductions in latency and average power consumption compared to the Stargate. The WGN running our power-gating scheme performs about six times better in terms of average system power consumption than the Stargate running the suspend-system scheme for large working-periods where the active power dominates. For short working-periods where the transition (enable/disable) power becomes dominant, we perform up to seven times better. The comparative performance of our system is even greater when the sleep power dominates.
C1 [Jin, Zhong-Yi; Schurgers, Curt; Gupta, Rajesh K.] Univ Calif San Diego, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Jin, ZY (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM zhjin@cs.ucsd.edu
RI Gupta, Raju/AAI-9979-2020
CR Agarwal Y, 2005, ASIA S PACIF DES AUT, P755, DOI 10.1145/1120725.1121010
   [Anonymous], P 4 INT C INF PROC S
   [Anonymous], 1999, IEEE STD 80211B
   BANERJEE N, 2005, 0522 U MASS
   *CROSSB, 2004, STARG
   Dam T., 2003, the 1st International Conference on Embedded Networked Sensor Systems, P171, DOI DOI 10.1145/958491.958512
   *DPACT, 2006, DPAC
   Hartung C., 2006, MobiSys2006. The Fourth International Conference on Mobile Systems, Applications and Services, P28, DOI 10.1145/1134680.1134685
   Jejurikar R, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1145/1013235.1013261
   Jin ZY, 2007, LECT NOTES COMPUT SC, V4599, P421, DOI 10.1007/978-3-540-73625-7_43
   MARGI CB, 2006, P 2 INT IEEE CREAT N
   McIntire D, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P449
   Pering T, 2005, I CONF VLSI DESIGN, P774, DOI 10.1109/ICVD.2005.97
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   Pottie GJ, 2000, COMMUN ACM, V43, P51, DOI 10.1145/332833.332838
   Raghunathan V, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P363
   RAHIMI M, 2005, P 3 INT C EMB NETW S, P192, DOI DOI 10.1145/1098918.1098939
   Schott B., 2005, P 4 INT S INF PROC S, P66
   *UBIC, 2003, IP2022 UBIC
   Ye W, 2002, IEEE INFOCOM SER, P1567, DOI 10.1109/INFCOM.2002.1019408
NR 20
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 5
DI 10.1145/1455229.1455234
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900005
DA 2024-07-18
ER

PT J
AU Keinert, J
   Streubuhr, M
   Schlichter, T
   Falk, J
   Gladigau, J
   Haubelt, C
   Teich, J
   Meredith, M
AF Keinert, Joachim
   Streubuhr, Martin
   Schlichter, Thomas
   Falk, Joachim
   Gladigau, Jens
   Haubelt, Christian
   Teich, Jurgen
   Meredith, Michael
TI SYSTEMCODESIGNER-An Automatic ESL Synthesis Approach by Design Space
   Exploration and Behavioral Synthesis for Streaming Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Languages; System design; hardware/software
   codesign
AB With increasing design complexity, the gap from ESL (Electronic System Level) design to RTL synthesis becomes more and more crucial to many industrial projects. Although several behavioral synthesis tools exist to automatically generate synthesizable RTL code from C/C++/SystemC-based input descriptions and software generation for embedded processors is automated as well, an efficient ESL synthesis methodology combining both is still missing. This article presents SYSTEMCODESIGNER, a novel SystemC-based ESL tool to automatically optimize a hardware/software SoC (System on Chip) implementation with respect to several objectives. Starting from a SystemC behavioral model, SYSTEMCODESIGNER automatically extracts the mathematical model, performs a behavioral synthesis step, and explores the multiobjective design space using state-of-the-art multiobjective optimization algorithms. During design space exploration, a single design point is evaluated by simulating highly accurate performance models, which are automatically generated from the SystemC behavioral model and the behavioral synthesis results. Moreover, SYSTEMCODESIGNER permits the automatic generation of bit streams for FPGA targets from any previously optimized SoC implementation. Thus SYSTEMCODESIGNER is the first fully automated ESL synthesis tool providing a correct-by-construction generation of hardware/software SoC implementations. As a case study, a model of a Motion-JPEG decoder was automatically optimized and implemented using SYSTEMCODESIGNER. Several synthesized SoC variants based on this model show different tradeoffs between required hardware costs and achieved system throughput, ranging from software-only solutions to pure hardware implementations that reach real-time performance for QCIF streams on a 50MHz FPGA.
C1 [Keinert, Joachim; Streubuhr, Martin; Schlichter, Thomas; Falk, Joachim; Gladigau, Jens; Haubelt, Christian; Teich, Jurgen] Univ Erlangen Nurnberg, Dept Comp Sci, D-91058 Erlangen, Germany.
   [Meredith, Michael] Forte Design Syst, San Jose, CA 95112 USA.
C3 University of Erlangen Nuremberg
RP Keinert, J (corresponding author), Univ Erlangen Nurnberg, Dept Comp Sci, Weichselgarten 3, D-91058 Erlangen, Germany.
RI Falk, Joachim/AAE-1610-2021
OI Haubelt, Christian/0000-0002-1568-5423
CR [Anonymous], P JOINT C LANG COMP
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   BALARIN F, 2003, IEEE COMPUT, V36, P4
   Chang YF, 2000, J NONDESTRUCT EVAL, V19, P1, DOI 10.1023/A:1006671706818
   FALK J, 2006, P FOR DES LANG DARMS
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   GUPTA TVK, 2000, P 13 INT C VLSI DES, P98
   Ha S, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P207
   Haubelt C., 2006, INT J COMPUT INTELL, V2, P239
   Haubelt C, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/47580
   *ITU, 1992, DIG COMPR COD CONT T
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Kim M., 2006, CODES ISSS 06, P16
   Lee EA, 2004, FORMAL METHODS AND MODELS FOR SYSTEM DESIGN, P33
   Lee EA, 2003, J CIRCUIT SYST COMP, V12, P231, DOI 10.1142/S0218126603000751
   Leupers Rainer., 2000, CODE OPTIMIZATION TE
   Mamagkakis S, 2006, DES AUT TEST EUROPE, P872
   MURTHY PK, 2006, MEMORY MANAGEMENT SY
   NIKOLOV H, 2006, P INT C HW SW COD SY, P211
   Patel HD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P39, DOI 10.1109/MEMCOD.2006.1695899
   Pimentel AD, 2006, IEEE T COMPUT, V55, P99, DOI 10.1109/TC.2006.16
   *PPM, PPM FORM SPEC
   Rosenband DL, 2004, DES AUT CON, P55, DOI 10.1145/996566.996583
   Schlichter T, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P309
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Strehl K, 2001, IEEE T VLSI SYST, V9, P524, DOI 10.1109/92.931229
   STREHL K, 2001, IEEE T VERY LARGE SC, V9, P4
   Streubühr M, 2006, DES AUT TEST EUROPE, P478
   *XILINX, 2005, EMB SYSTEMTOOLS REF
   Zitzler E., 2002, P C EVOLUTIONARY COM, P19
NR 30
TC 99
Z9 115
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 1
DI 10.1145/1455229.1455230
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900001
DA 2024-07-18
ER

PT J
AU Lu, CH
   Chen, HM
   Liu, CNJ
AF Lu, Chao-Hung
   Chen, Hung-Ming
   Liu, Chien-Nan Jimmy
TI Effective Decap Insertion in Area-Array SoC Floorplan Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
AB As VLSI technology enters the nanometer era, supply voltages continue to drop due to the reduction of power dissipation, but it makes power integrity problems even worse. Employing decoupling capacitances (decaps) in floorplan stage is a common approach to alleviating supply noise problems. Previous researches overestimate the decap budget and do not fully utilize the empty space of the floorplan. A floorplan usually has a lot of available space that can be used to insert the decap without increasing the floorplan area. Therefore, the goal of this work is to develop a better model to calculate the required decap to solve the power supply noise problem in area-array based designs, and increase the usage of available space in the floorplan to reduce the area overhead caused by decap insertion. The experimental results of this work are encouraging. Compared with previous approaches, our methodology reduces 38% of the decap budget in average for MCNC benchmarks but can still meet the power supply noise requirements. The final floorplan areas with decap are also smaller than the numbers reported in previous works.
C1 [Lu, Chao-Hung; Liu, Chien-Nan Jimmy] Natl Cent Univ, Dept Elect Engn, Tao Yuan 320, Taiwan.
   [Chen, Hung-Ming] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan.
   [Chen, Hung-Ming] Natl Chiao Tung Univ, SoC Res Ctr, Hsinchu 300, Taiwan.
C3 National Central University; National Yang Ming Chiao Tung University;
   National Yang Ming Chiao Tung University
RP Lu, CH (corresponding author), Natl Cent Univ, Dept Elect Engn, Tao Yuan 320, Taiwan.
EM chiu@ee.ncu.edu.tw; hmchen@mail.nctu.edu.tw; jimmy@ee.ncu.edu.tw
RI Liu, Chien-Nan/AFO-7998-2022
OI Liu, Chien-Nan/0000-0002-4907-898X
FU National Science Council [NSC 96-2220-E009-013, NSC 97-2220-E-009-001]
FX This work was supported in part by the National Science Council under
   contract NSC 96-2220-E009-013 and NSC 97-2220-E-009-001.
CR Chang YC, 2000, DES AUT CON, P458
   Chen HM, 2005, IEEE T COMPUT AID D, V24, P578, DOI 10.1109/TCAD.2005.844088
   CHIOU D, 2006, P IEEE ACM DES AUT C, P24
   DUTTA R, 1989, ACM IEEE D, P783, DOI 10.1145/74382.74529
   Fu JJ, 2005, ASIA S PACIF DES AUT, P735
   Guo P.-N., 1999, Proc. of ACM/IEEE Design Automation Conf, P268, DOI DOI 10.1145/309847.309928
   HONG X, 2001, P IEEE ACM DES AUT C, P764
   Jiang HL, 2005, PR IEEE COMP DESIGN, P559
   Kahng A. B., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P102, DOI 10.1145/1123008.1123028
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   LIN JM, 2001, P IEEE ACM DES AUT C
   Mitsuhashi T., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P524, DOI 10.1109/DAC.1992.227748
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Singh J, 2005, IEEE T COMPUT AID D, V24, P683, DOI 10.1109/TCAD.2005.846369
   Su H., 2002, Proc. ACM International Symposium on Physical Design, P68
   Tan XDS, 2001, DES AUT CON, P550, DOI 10.1109/DAC.2001.935569
   WEN SJ, 2002, DOUBLE BOUND L UNPUB
   YAN JT, 2005, P INT S CIRC SYST, P23
   YAN JT, 2004, P IEEE MIDW S CIRC S, P25
   Yeh CY, 2005, IEEE IC CAD, P627, DOI 10.1109/ICCAD.2005.1560143
   Zhao SY, 2002, IEEE T COMPUT AID D, V21, P81, DOI 10.1109/43.974140
NR 21
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 66
DI 10.1145/1391962.1391974
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400012
DA 2024-07-18
ER

PT J
AU Das, S
   Khatri, SP
AF Das, Sabyasachi
   Khatri, Sunil P.
TI Resource sharing among mutually exclusive sum-of-product blocks for area
   reduction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE algorithms; design; performance
AB In state-of-the-art digital designs, arithmetic blocks consume a major portion of the total area of the IC. The arithmetic sum-of-product (SOP) is the most widely used arithmetic block. Some of the examples of SOP are adder, subtractor, multiplier, multiply-accumulator (MAC), squarer, chain-of-adders, incrementor, decrementor, etc. In this article, we introduce a novel, area-efficient architecture to share different SOP blocks which are used in a mutually exclusive manner. We implement the core functions of the largest SOP only once and reuse different parts of the core subblocks for all other SOP operations with the help of multiplexers. This architecture can be used in the nontiming-critical paths of the design, to save significant amounts of area. Our experimental data shows that the proposed sharing-based architecture results in about 37% area savings compared to the results obtained from a commercially available best-in-class datapath synthesis tool. In addition, our proposed shared implementation consumes about 18% less power. These improvements were verified on placed-and-routed designs as well.
C1 [Das, Sabyasachi] Asyst Technologies Inc, Fremont, CA 94538 USA.
   [Khatri, Sunil P.] Texas A&M Univ, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Das, S (corresponding author), Asyst Technologies Inc, Fremont, CA 94538 USA.
EM sabya@asyst.com; sunilkhatri@tamu.edu
CR Dempster AG, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, P165
   DEVADAS S, 1989, IEEE T COMPUT AID D, V8, P768, DOI 10.1109/43.31534
   Flores P, 2005, IEEE IC CAD, P13, DOI 10.1109/ICCAD.2005.1560032
   Knowles S, 1999, P S COMP ARITHM, P30, DOI 10.1109/ARITH.1999.762825
   Mathur A, 2001, DES AUT CON, P462, DOI 10.1109/DAC.2001.935553
   PEIRO MM, 2002, IEEE T CIRCUITS-II, V49, P196
   RABAEY JM, 1991, IEEE DES TEST COMPUT, V8, P40, DOI 10.1109/54.82037
   WHITNEY TS, 2003, ADV SIGNAL PROCESS A, V5205, P552
   XU FCC, 2004, P IEEE C AC SPEECH S, P137
   Yoon SH, 2004, ETRI J, V26, P545, DOI 10.4218/etrij.04.0804.0010
NR 10
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 51
DI 10.1145/1367045.1367060
PG 7
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900015
DA 2024-07-18
ER

PT J
AU Chao, WC
   Mak, WK
AF Chao, Wei-Chung
   Mak, Wai-Kei
TI Low-power gated and buffered clock network construction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; experimentation; clock tree; clock gating; buffer;
   low power; zero-skew
AB We propose an efficient algorithm to construct a low-power zero-skew gated clock network, given the module locations and activity information. Unlike previous works, we consider masking logic insertion and buffer insertion simultaneously, and guarantee to yield a zero-skew clock tree. Both the logical and physical information of the modules are carefully taken into consideration when determining where masking logic should be inserted. We also account for the power overhead of the control signals so that the total average power consumption of the constructed zero-skew gated clock network can be minimized. To this end, we present a recursive approach to compute the effective switched capacitance of a general gated and buffered clock network, accounting for both the clock tree's and controller tree's switched capacitance. The power consumptions of the gated clock networks constructed by our algorithm are 20 to 36% lower than those reported in the best previous work in the literature.
C1 [Chao, Wei-Chung] Springsoft Ins, Hsinchu 300, Taiwan.
   [Mak, Wai-Kei] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Tsing Hua University
RP Chao, WC (corresponding author), Springsoft Ins, Hsinchu 300, Taiwan.
EM wkmak@cs.nthu.edu.tw
CR Boese K. D., 1992, Proceedings of Fifth Annual IEEE International ASIC Conference and Exhibit (Cat. No.92TH0475-4), P17, DOI 10.1109/ASIC.1992.270316
   Chao T.-H., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P518, DOI 10.1109/DAC.1992.227749
   CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Chaturvedi R, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P381
   Chen CH, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P279, DOI 10.1109/LPE.2002.1029621
   Chen YP, 1996, EUR CONF DESIG AUTOM, P230, DOI 10.1109/EDTC.1996.494154
   Cong J., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P341, DOI 10.1145/293625.293628
   Donno M, 2003, DES AUT CON, P622
   Duarte D, 2001, P IEEE INT ASIC C&E, P447, DOI 10.1109/ASIC.2001.954743
   EDAHIRO M, 1993, ACM IEEE D, P612
   EDAHIRO M, 1994, ACM IEEE D, P375
   ELMORE WC, 1948, J APPL PHYS, V19, P55, DOI 10.1063/1.1697872
   Farrahi AH, 2001, IEEE T COMPUT AID D, V20, P705, DOI 10.1109/43.924824
   Garrett D., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P176, DOI 10.1109/LPE.1999.799435
   Kitahara T, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P307, DOI 10.1109/ASPDAC.1998.669476
   LIU IM, 2000, P INT S PHYS DES, P33
   Luo Y, 2005, DES AUT CON, P712, DOI 10.1109/DAC.2005.193904
   Oh J, 2001, IEEE T COMPUT AID D, V20, P715, DOI 10.1109/43.924825
   PULLELA S, 1993, P IEEE INT C COMP AI, P556
   Raghavan N, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P48, DOI 10.1109/ICVD.1999.745123
   Rubinstein J., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P202, DOI 10.1109/TCAD.1983.1270037
   Tsai JL, 2004, IEEE T COMPUT AID D, V23, P565, DOI 10.1109/TCAD.2004.825875
   TSAY RS, 1993, IEEE T COMPUT AID D, V12, P242, DOI 10.1109/43.205004
   Vittal A, 1997, IEEE T COMPUT AID D, V16, P965, DOI 10.1109/43.658565
NR 24
TC 13
Z9 15
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 20
DI 10.1145/1297666.1297686
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500019
DA 2024-07-18
ER

PT J
AU Lee, JE
   Choi, K
   Dutt, ND
AF Lee, Jong-Eun
   Choi, Kiyoung
   Dutt, Nikil D.
TI Instruction set synthesis with efficient instruction encoding for
   configurable processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; application-specific instruction set processor
   (ASIP); configurable processor; ISA customization and specialization;
   instruction encoding; bitwidth-economical
AB Application-specific instructions can significantly improve the performance, energy-efficiency, and code size of configurable processors. While generating new instructions from application-specific operation patterns has been a common way to improve the instruction set (IS) of a configurable processor, automating the design of ISs for given applications poses new challenges-how to create as well as utilize new instructions in a systematic manner, and how to choose the best set of application- specific instructions considering the various effects the new instructions may have on the data path and the compilation? To address these problems, we present a novel IS synthesis framework that optimizes the IS through an efficient instruction encoding for the given application as well as for the given data path architecture. We first build a library of new instructions created with various encoding alternatives taking into account the data path architecture constraints, and then select the best set of instructions while satisfying the instruction bitwidth constraint. We formulate the problem using integer linear programming and also present an effective heuristic algorithm. Experimental results using our technique generate ISs that show improvements of up to about 40% over the native IS for several application benchmarks running on typical embedded RISC processors.
C1 Samsung Elect Co, Seoul, South Korea.
   Univ Calif Irvine, Irvine, CA 92697 USA.
   Seoul Natl Univ, Seoul, South Korea.
C3 Samsung; University of California System; University of California
   Irvine; Seoul National University (SNU)
RP Lee, JE (corresponding author), Samsung Elect Co, Seoul, South Korea.
CR Alomary A., 1993, Proceedings EURO-DAC '93. European Design Automation Conference with EURO-VHDL '93 (Cat. No.93CH3352-2), P2, DOI 10.1109/EURDAC.1993.410608
   Arnold M, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P61, DOI 10.1109/HSC.2001.924652
   Cao Y, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P231, DOI 10.1109/LPE.2001.945406
   Choi H, 1999, IEEE T COMPUT, V48, P603, DOI 10.1109/12.773797
   Choi JK, 2000, SURF COAT TECH, V131, P136, DOI 10.1016/S0257-8972(00)00751-9
   Clark N, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P129
   Cover T. M., 1991, ELEMENTS INFORM THEO
   *EXPRESS, EXPRESS RET COMP
   Fisher J. A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P253, DOI 10.1109/DAC.1999.781321
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Goudge L, 1996, DIGEST OF PAPERS: COMPCON SPRING 96, FORTY-FIRST IEEE COMPUTER SOCIETY INTERNATIONAL CONFERENCE - INTELLECTUAL LEVERAGE, P176, DOI 10.1109/CMPCON.1996.501765
   Halambi A, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P120, DOI 10.1109/ISSS.2002.1227163
   Halambi A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P402, DOI 10.1109/DATE.2002.998305
   HALAMBI A, 2001, SCOPES
   HOLMER BK, 1993, THESIS U CALIFORNIA
   HUANG IJ, 1995, IEEE T COMPUT AID D, V14, P663, DOI 10.1109/43.387728
   Kissell K., 1997, MIPS16 HIGH DENSITY
   KWON YJ, 1999, IEEE ELECT LETT, P2098
   Lee JE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P649, DOI 10.1109/ICCAD.2002.1167601
   LEUPERS R, 2001, RETARGETABLE COMPILE
   Mizuno A, 2002, PR IEEE COMP DESIGN, P2, DOI 10.1109/ICCD.2002.1106738
   ONION F, 1995, EUR CONF DESIG AUTOM, P508, DOI 10.1109/EDTC.1995.470353
   Patterson D.A., 1997, COMPUTER ORG DESIGN, VSecond
   *SH3, SH3 SH3E SHO DSP PRO
   VAN PRAET J., 1994, P 7 INT S HIGH LEV S, P11, DOI DOI 10.1109/ISHLS.1994.302348
   Zhao Y, 2001, PR IEEE COMP DESIGN, P447, DOI 10.1109/ICCD.2001.955064
NR 27
TC 3
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2007
VL 12
IS 1
AR 8
DI 10.1145/1217088.1217096
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 138AY
UT WOS:000244336100008
OA Bronze
DA 2024-07-18
ER

PT J
AU Su, F
   Chakrabarty, K
AF Su, Fei
   Chakrabarty, Krishnendu
TI Module placement for fault-tolerant microfluidics-based biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE algorithms; design; performance; reliability; physical design
   automation; module placement; microfluidics; biochips
ID BLOCK PLACEMENT; ACTUATION; DROPLETS; LAB
AB Microfluidics-based biochips are soon expected to revolutionize clinical diagnosis, DNA sequencing, and other laboratory procedures involving molecular biology. Most microfluidic biochips today are based on the principle of continuous fluid flow and they rely on permanently etched microchannels, micropumps, and microvalves. We focus here on the automated design of "digital" droplet-based microfluidic biochips. In contrast to conventional continuous-flow systems, digital microfluidics offers dynamic reconfigurability; groups of cells in a microfluidics array can be reconfigured to change their functionality during the concurrent execution of a set of bioassays. We present a simulated annealing-based technique for module placement in such biochips. The placement procedure not only addresses chip area, but also considers fault tolerance, which allows a microfluidic module to be relocated elsewhere in the system when a single cell is detected to be faulty. Simulation results are presented for case studies involving the polymerase chain reaction and multiplexed in vitro clinical diagnostics.
C1 Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 Duke University
RP Su, F (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM fs@ee.duke.edu; krish@ee.duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR Agnihotri AR, 2005, IEEE T COMPUT AID D, V24, P748, DOI 10.1109/TCAD.2005.846363
   Ahn CH, 2004, P IEEE, V92, P154, DOI 10.1109/JPROC.2003.820548
   Andronescu M., 2003, Natural Computing, V2, P391, DOI 10.1023/B:NACO.0000006770.91995.ec
   [Anonymous], 1996, An introduction to VLSI physical design
   Bazargan K, 2000, IEEE DES TEST COMPUT, V17, P68, DOI 10.1109/54.825678
   Bazargan K, 2000, DES AUTOM EMBED SYST, V5, P329, DOI 10.1023/A:1008962420726
   BOHRINGER KF, 2005, IEEE T COMPUT AIDED
   BRADLEY R, 1997, P 1 INT C COMP MOL B, P57
   CASOTTO A, 1987, IEEE T COMPUT AID D, V6, P838, DOI 10.1109/TCAD.1987.1270327
   Chandy JA, 1997, IEEE T COMPUT AID D, V16, P398, DOI 10.1109/43.602476
   Chang YC, 2000, DES AUT CON, P458
   Chatterjee AN, 2005, J MICROELECTROMECH S, V14, P81, DOI 10.1109/JMEMS.2004.839025
   Chen Tung-Chieh., 2005, P 2005 INT S PHYS DE, P104, DOI [10.1145/1055137.1055161, DOI 10.1145/1055137.1055161]
   Cho SK, 2002, PROC IEEE MICR ELECT, P32, DOI 10.1109/MEMSYS.2002.984073
   COELLO C, 1999, P IEEE EV COMP C, P140
   Cong J, 2005, ACM T DES AUTOMAT EL, V10, P3, DOI 10.1145/1044111.1044113
   Cong J, 2004, IEEE T COMPUT AID D, V23, P1684, DOI 10.1109/TCAD.2004.837718
   Ding H, 2001, IEEE T COMPUT AID D, V20, P1463, DOI 10.1109/43.969439
   Edmonds J, 2003, THEOR COMPUT SCI, V296, P435, DOI 10.1016/S0304-3975(02)00738-7
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GRIFFITH E, 2005, IEEE T COMPUT AIDED
   Guo P.-N., 1999, Proc. of ACM/IEEE Design Automation Conf, P268, DOI DOI 10.1145/309847.309928
   Handa M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P744, DOI 10.1109/DATE.2004.1268958
   Jones TB, 2001, J APPL PHYS, V89, P1441, DOI 10.1063/1.1332799
   KAHNG AB, 2005, IEEE T COMPUT AIDED
   Lin JM, 2001, DES AUT CON, P764, DOI 10.1109/DAC.2001.935608
   McCluskey P, 2002, ELEC COMP C, P760, DOI 10.1109/ECTC.2002.1008183
   Meltzer S., 1998, PCR IN BIOANALYSIS
   Mukherjee T, 1998, IEEE COMP SOC ANN, P96
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Paik P, 2003, LAB CHIP, V3, P253, DOI 10.1039/b307628h
   PFEIFFER AJ, 2005, IEEE T COMPUT AIDED
   Pollack MG, 2002, LAB CHIP, V2, P96, DOI 10.1039/b110474h
   Pollack MG., 2001, THESIS DUKE U
   Reed ML, 2004, P IEEE, V92, P56, DOI 10.1109/JPROC.2003.820542
   Sait S. M., 1999, VLSI Physical Design Automation: Theory and Practice
   Sakanushi K, 2000, 2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P829, DOI 10.1109/APCCAS.2000.913649
   SECHEN C, 1985, IEEE J SOLID-ST CIRC, V20, P510, DOI 10.1109/JSSC.1985.1052337
   Sechen C., 1988, VLSI PLACEMENT GLOBA
   Shapiro B, 2003, PROC IEEE MICR ELECT, P201
   Srinivasan V., 2003, Proc. MicroTAS, P1287
   Su F, 2004, INT TEST CONF P, P883
   Su F, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P223, DOI 10.1109/ICCAD.2004.1382576
   Su F, 2003, INT TEST CONF P, P1192
   Tang XP, 2001, IEEE T COMPUT AID D, V20, P1406, DOI 10.1109/43.969434
   Tang XP, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P521, DOI 10.1109/ASPDAC.2001.913361
   Verpoorte E, 2003, P IEEE, V91, P930, DOI 10.1109/JPROC.2003.813570
   WANG X, 2005, IEEE T COMPUT AIDED
   White J, 2004, DES AUT CON, P629, DOI 10.1145/996566.996737
   YANG P, 1993, P IEEE, V81, P730, DOI 10.1109/5.220904
   Young EFY, 2003, IEEE T COMPUT AID D, V22, P457, DOI 10.1109/TCAD.2003.809651
   Yuh PH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P300, DOI 10.1109/ICCAD.2004.1382590
   Yuh PH, 2004, ASIA S PACIF DES AUT, P725
   Zeng J, 2004, LAB CHIP, V4, P265, DOI 10.1039/b403082f
   Zhang T., 2002, NA MI EN TE
NR 55
TC 84
Z9 97
U1 2
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 682
EP 710
DI 10.1145/1142980.1142987
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300007
DA 2024-07-18
ER

PT J
AU Chen, DM
   Cong, J
   Xu, JJ
AF Chen, Deming
   Cong, Jason
   Xu, Junjuan
TI Optimal simultaneous module and multivoltage assignment for low power
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; theory; data path generation; functional unit
   binding; high-level synthesis; level conversion; low power design;
   multiple voltage; power optimization; scheduling
AB Reducing power consumption through high-level synthesis has attracted a growing interest from researchers due to its large potential for power reduction. In this work we study functional unit binding ( or module assignment) given a scheduled data flow graph under a multi-Vdd framework. We assume that each functional unit can be driven by different Vdd levels dynamically during run time to save dynamic power. We develop a polynomial-time optimal algorithm for assigning low Vdds to as many operations as possible under the resource and latency constraints, and in the same time minimizing total switching activity through functional unit binding. Our algorithm shows consistent improvement over a design flow that separates voltage assignment from functional unit binding. We also change the initial scheduling to examine power/energy-latency tradeoff scenarios under different voltage level combinations. Experimental results show that we can achieve 28.1% and 33.4% power reductions when the latency bound is the tightest with two and three-Vdd levels respectively compared with the single-Vdd case. When latency is relaxed, multi-Vdd offers larger power reductions ( up to 46.7%). We also show comparison data of energy consumption under the same experimental settings.
C1 Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
   Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
   Synopsis Shanghai Inc, Shanghai 200050, Peoples R China.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   University of California System; University of California Los Angeles
RP Chen, DM (corresponding author), Univ Illinois, Dept Elect & Comp Engn, 1406 W Green St, Urbana, IL 61801 USA.
EM dchen@uiuc.edu; cong@uiuc.edu; Junjuan.Xu@synopsys.com
CR Anderson JH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P602, DOI 10.1109/ICCAD.2004.1382647
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2003, P 2003 ACMSIGDA 11 I, DOI 10.1145/611817.611844
   Bogliolo A., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P127, DOI 10.1109/LPE.1999.799427
   Chang JM, 1997, IEEE T VLSI SYST, V5, P436, DOI 10.1109/92.645070
   Chang JM, 1996, EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, P376, DOI 10.1109/EURDAC.1996.558232
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   Chen D., 2004, INT S FIELD PROGRAMM, P109
   Chen DM, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P70
   Chen DM, 2004, ASIA S PACIF DES AUT, P68, DOI 10.1109/ASPDAC.2004.1337542
   Chen DM, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P134
   CONG J, 1991, T CAD, V10, P459
   DILWORTH RP, 1950, ANN MATH, V51, P161, DOI 10.2307/1969503
   Duarte D, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P31, DOI 10.1109/ASPDAC.2002.994881
   GELSINGER P, 2004, 41 DAC TUESD KEYN
   Gonzalez R, 1997, IEEE J SOLID-ST CIRC, V32, P1210, DOI 10.1109/4.604077
   Hamada M, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P495, DOI 10.1109/CICC.1998.695026
   JOHNSON M, 1997, T DES AUTOMAT ELECT, V2, P227
   Kao J, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P141, DOI 10.1109/ICCAD.2002.1167526
   Li F, 2004, DES AUT CON, P735
   LI F, 2001, P INT S PHYS DES, P106
   LIN YR, 1997, T DES AUTOMAT ELECT, V2, P81
   Lyuh CG, 2003, IEEE T VLSI SYST, V11, P364, DOI 10.1109/TVLSI.2003.810796
   Manzak A, 2002, IEEE T VLSI SYST, V10, P6, DOI 10.1109/92.988725
   MUTOH S, 1995, IEEE J SOLID-ST CIRC, V30, P847, DOI 10.1109/4.400426
   Raje S., 1995, Proceedings. 1995 International Symposium on Low Power Design, P9, DOI 10.1145/224081.224084
   SARRAFZADEH M, 1993, ALGORITHMICA, V9, P84, DOI 10.1007/BF01185340
   *SEM IND ASS, 2003, ITRS INT TECHN ROADM
   SRIVASTAVA MB, 1995, IEEE T VLSI SYST, V3, P2, DOI 10.1109/92.365450
   Takahashi M, 1998, IEEE J SOLID-ST CIRC, V33, P1772, DOI 10.1109/4.726575
   Usami K, 1998, IEEE J SOLID-ST CIRC, V33, P463, DOI 10.1109/4.661212
   Usami K., 1995, Proceedings. 1995 International Symposium on Low Power Design, P3, DOI 10.1145/224081.224083
NR 32
TC 16
Z9 16
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 362
EP 386
DI 10.1145/1142155.1142161
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kandemir, M
   Ramanujam, J
   Sezer, U
AF Kandemir, M
   Ramanujam, J
   Sezer, U
TI Improving the energy behavior of block buffering using compiler
   optimizations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; energy optimizations; compiler transformations;
   block buffering; embedded systems; data cache
AB chip caches consume a significant fraction of the energy in current microprocessors. As a result, architectural/circuit-level techniques such as block buffering and sub-banking have been proposed and shown to be very effective in reducing the energy consumption of on-chip caches. While there has been some work on evaluating the energy and performance impact of different block buffering schemes, we are not aware of software solutions to take advantage of on-chip cache block buffers.
   This article presents a compiler-based approach that modifies code and variable layout to take better advantage of block buffering. The proposed technique is aimed at a class of embedded codes that make heavy use of scalar variables. Unlike previous work that uses only storage pattern optimization or only access pattern optimization, we propose an integrated approach that uses both code restructuring (which affects the access sequence) and storage pattern optimization (which determines the storage layout of variables). We use a graph-based formulation of the problem and present a solution for determining suitable variable placements and accompanying access pattern transformations. The proposed technique has been implemented using an experimental compiler and evaluated using a set of complete programs. The experimental results demonstrate that our approach leads to significant energy savings. Based on these results, we conclude that compiler support is complementary to architecture and circuit-based techniques to extract the best energy behavior from a cache subsystem that employs block buffering.
C1 Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
   Louisiana State Univ, Dept Elect & Comp Engn, Baton Rouge, LA 70803 USA.
   Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park; Louisiana State University System; Louisiana State
   University; University of Wisconsin System; University of Wisconsin
   Madison
RP Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
EM kandemir@cse.psu.edu; jxr@ee.lsu.edu; sezer@ece.wisc.edu
RI Ramanujam, Jagannathan/R-3584-2019
OI Ramanujam, Jagannathan/0000-0002-4349-1327
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], P INT C MEAS MOD COM
   [Anonymous], 1982, SIGPLAN Not, DOI DOI 10.1145/872726.806984
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Cormen T.H., 1990, Introduction to Algorithms
   Edmondson J. H., 1995, Digital Technical Journal, V7, P119
   Ghose K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P70, DOI 10.1109/LPE.1999.799412
   Kamble MB, 1997, TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P261, DOI 10.1109/ICVD.1997.568087
   Kandemir M, 1999, IEEE T PARALL DISTR, V10, P115, DOI 10.1109/71.752779
   Kin J, 1997, INT SYMP MICROARCH, P184, DOI 10.1109/MICRO.1997.645809
   KULKARNI C, 2000, P WORKSH PAR DISTR C
   Su Ching-Long., 1995, P 1995 INT S LOW POW, P63
   Wolf Wayne., 2001, Computers As Components: Principles of Embedded Computing System Design
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 26
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 228
EP 250
DI 10.1145/1124713.1124727
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yao, B
   Chen, HY
   Cheng, CK
   Graham, R
AF Yao, B
   Chen, HY
   Cheng, CK
   Graham, R
TI Floorplan representations: Complexity and connections
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; theory floorplan representation; mosaic floorplan; twin
   binary trees; O-tree; number of combinations; Baxter permutation
AB Floorplan representation is a fundamental issue in designing a floorplanning algorithm. In this paper, we first present a twin binary trees structure for mosaic floorplans. It is a nonredundant representation. We then derive the exact number of configurations for mosaic floorplans and slicing floorplans. Finally, the relationships between various state-of-the-art floorplan representations are discussed and explored.
C1 Univ Calif San Diego, CSE Dept, La Jolla, CA 92093 USA.
C3 University of California System; University of California San Diego
RP Univ Calif San Diego, CSE Dept, La Jolla, CA 92093 USA.
EM byao@cs.ucsd.edu; hchen@cs.ucsd.edu; kuan@cs.ucsd.edu;
   rgraham@cs.ucsd.edu
OI Cheng, Chung-Kuan/0000-0002-9865-8390
CR [Anonymous], 1997, ART COMPUTER PROGRAM
   [Anonymous], P 19 ACM IEEE DES AU
   Baxter G., 1964, Proc. AMS, V15, P851
   Chang YC, 2000, DES AUT CON, P458
   CHUNG FRK, 1978, J COMB THEORY A, V24, P382, DOI 10.1016/0097-3165(78)90068-7
   Dulucq S, 1998, DISCRETE MATH, V180, P143, DOI 10.1016/S0012-365X(97)00112-X
   ETHERINGTON IMH, 1940, EDINBURGH MATH NOTES, V32, pR1, DOI [10.1017/S0950184300002639, DOI 10.1017/S0950184300002639]
   Grason J., 1970, DUAL LINEAR GRAPH RE
   Guo P.-N., 1999, Proc. of ACM/IEEE Design Automation Conf, P268, DOI DOI 10.1145/309847.309928
   Hong XL, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P8, DOI 10.1109/ICCAD.2000.896442
   KOZMINSKI K, 1985, NETWORKS, V15, P145, DOI 10.1002/net.3230150202
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Nakatake S, 1998, IEEE T COMPUT AID D, V17, P519, DOI 10.1109/43.703832
   Otten R. H. J. M., 2000, P INT S PHYS DES, P212
   Sakanushi K, 2000, 2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P829, DOI 10.1109/APCCAS.2000.913649
   Szepieniec A. A., 1980, Proceedings of the 17th Design Automation Conference, P535, DOI 10.1145/800139.804582
   Tang XP, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P521, DOI 10.1109/ASPDAC.2001.913361
NR 17
TC 59
Z9 62
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2003
VL 8
IS 1
BP 55
EP 80
DI 10.1145/606603.606607
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 645CX
UT WOS:000180959600004
DA 2024-07-18
ER

PT J
AU Tan, JWJ
   Wang, WR
   Ma, MD
   Wei, XH
   Yan, KG
AF Tan, Jingweijia
   Wang, Weiren
   Ma, Maodi
   Wei, Xiaohui
   Yan, Kaige
TI Improving the Performance of CNN Accelerator Architecture under the
   Impact of Process Variations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Process variation; CNN accelerator; systolic array
ID DESIGN
AB Convolutional neural network (CNN) accelerators are popular specialized platforms for efficient CNN processing. As semiconductor manufacturing technology scales down to nano scale, process variation dramatically affects the chip's quality. Process variation causes delay variation within the chip due to transistor parameter differences. CNN accelerators adopt a large number of processing elements (PEs) for parallel computing, which are highly susceptible to process variation effects. Fast CNN processing desires consistent performance among PEs; otherwise the processing speed is limited by the slowest PE within the chip. In this work, we first quantitatively model and analyze the impact of process variation on CNN accelerators' operating frequency. We further analyze the utilization of CNN accelerators and the characteristics of CNN models. We then leverage the PE underutilization to propose a sub-matrix reformation mechanism and leverage the pixel similarity of images to propose a weight transfer technique. Both techniques are able to tolerate the low-frequency PEs and achieve performance improvement at chip level. Furthermore, a novel resilience-aware mapping technique that exploits the diversity in the importance of weights is also proposed to improve the performance. Evaluation results show that our techniques are able to achieve significant processing speed improvement with negligible accuracy loss.
C1 [Tan, Jingweijia; Wang, Weiren; Ma, Maodi; Wei, Xiaohui] Jilin Univ, Coll Comp Sci & Technol, 2699 Qianjin St, Changchun 130012, Jilin, Peoples R China.
   [Yan, Kaige] Jilin Univ, Coll Commun Engn, 5372 Nanhu St, Changchun 130012, Jilin, Peoples R China.
C3 Jilin University; Jilin University
RP Tan, JWJ (corresponding author), Jilin Univ, Coll Comp Sci & Technol, 2699 Qianjin St, Changchun 130012, Jilin, Peoples R China.
EM jtan@jlu.edu.cn; wangwr21@mails.jlu.edu.cn; mamd18@mails.jlu.edu.cn;
   weixh@jlu.edu.cn; yankaige@jlu.edu.cn
FU Jilin Scientific and Technological Development Program [20220201139GX]
FX The work is supported by Jilin Scientific and Technological Development
   Program under Grant No. 20220201139GX..
CR Aguilera P, 2014, DES AUT TEST EUROPE
   BLOUGH DM, 1993, IEEE T COMPUT, V42, P518, DOI 10.1109/12.223671
   Borkar S, 2004, DES AUT CON, P75
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen YH, 2016, ISSCC DIG TECH PAP I, V59, P262, DOI 10.1109/ISSCC.2016.7418007
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Edwards Tim, 2019, Qflow 1.3: An Open-Source Digital Synthesis Flow
   Friedberg P, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P516, DOI 10.1109/ISQED.2005.82
   Guthaus MR, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980098
   He KM, 2015, Arxiv, DOI [arXiv:1512.03385, 10.48550/arxiv.1512.03385]
   itrs2, International Technology Roadmap for Semiconductors (ITRS)
   Jia KG, 2018, DES AUT CON, DOI 10.1145/3195970.3196004
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Karpuzcu UR, 2012, I C DEPEND SYS NETWO
   keralabiodiversity, US
   keras, Cifar-10 CNN
   KIM JH, 1989, IEEE T COMPUT, V38, P515, DOI 10.1109/12.21144
   Krizhevsky Alex, 2009, LEARNING MULTIPLE LA
   Kuo S., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P385, DOI 10.1145/318013.318075
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Liang XY, 2006, INT SYMP MICROARCH, P504
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Ma MD, 2019, PR IEEE COMP DESIGN, P47, DOI 10.1109/ICCD46524.2019.00015
   Russakovsky O, 2015, INT J COMPUT VISION, V115, P211, DOI 10.1007/s11263-015-0816-y
   semiconductors, 2018, Process integration, devices, and structures by semiconductor industry association
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Stine JE, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, P173, DOI 10.1109/MSE.2007.44
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Tan JWJ, 2015, INT PARALL DISTRIB P, P969, DOI 10.1109/IPDPS.2015.57
   TensorFlow, US
   Venkataramani S, 2014, I SYMPOS LOW POWER E, P27, DOI 10.1145/2627369.2627613
   Zhang J, 2018, DES AUT CON, DOI 10.1145/3195970.3196129
   Zhang J, 2018, IEEE VLSI TEST SYMP
NR 34
TC 0
Z9 0
U1 5
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 85
DI 10.1145/3604236
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700018
DA 2024-07-18
ER

PT J
AU Cheng, JW
   Xiao, Y
   Shao, Y
   Dong, GH
   Lyu, SL
   Yu, WJ
AF Cheng, Jiawen
   Xiao, Yong
   Shao, Yun
   Dong, Guanghai
   Lyu, Songlin
   Yu, Wenjian
TI Machine-learning-driven Architectural Selection of Adders and
   Multipliers in Logic Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Logic synthesis; datapath; adder/multiplier; machine learning;
   architectural selection
ID ALGORITHM
AB Designing high-performance adders and multiplier components for diverse specifications and constraints is of practical concern. However, selecting the best architecture for adder or multiplier, which largely affects the performance of synthesized circuits, is difficult. To tackle this difficulty, a machine-learning-driven approach is proposed for automatic architectural selection of adders and multipliers. It trains a machine learning model for classification through learning a number of existing design schemes and their performance data. Experimental results show that the proposed approach based on a multi-perception neural network achieves as high as 94% prediction accuracy with negligible inference time. On a CPU server, the proposed approach runs about 4x faster than a brute-force approach trying four candidate architectures and consumes 10%similar to 20% less runtime than the DesignWare datapath generator for obtaining the optimal adder/multiplier circuit. The adder (multiplier) generated with the proposed approach achieves performance metrics close to the optimal and has 1.6% (5.2%) less area and 2.2% (7.1%) more worst negative slack averagely than that generated with the DesignWare datapath generator. Our experiment also shows that the proposed approach is not sensitive to the size of training subset.
C1 [Cheng, Jiawen; Lyu, Songlin; Yu, Wenjian] Tsinghua Univ, Beijing 100084, Peoples R China.
   [Xiao, Yong; Shao, Yun; Dong, Guanghai] Giga Design Automat Co Ltd, Shenzhen 518055, Guangdong, Peoples R China.
C3 Tsinghua University
RP Yu, WJ (corresponding author), Tsinghua Univ, Beijing 100084, Peoples R China.
EM cjw21@mails.tsinghua.edu.cn; yxiao@giga-da.com; yshao@giga-da.com;
   ghdong@giga-da.com; lvst17@mails.tsinghua.edu.cn; yu-wj@tsinghua.edu.cn
RI yu, wenjian/F-5221-2019
OI Cheng, Jiawen/0000-0002-3421-1872
FU National Natural Science Foundation of China (NSFC) [62090025]
FX This work is partially supported by the National Natural Science
   Foundation of China (NSFC) Research Projects under Grant 62090025.
CR BAUGH CR, 1973, IEEE T COMPUT, VC 22, P1045, DOI 10.1109/T-C.1973.223648
   Blewitt ME, 2008, NAT GENET, V40, P663, DOI 10.1038/ng.142
   BOOTH AD, 1951, Q J MECH APPL MATH, V4, P236, DOI 10.1093/qjmam/4.2.236
   BRENT RP, 1982, IEEE T COMPUT, V31, P260, DOI 10.1109/TC.1982.1675982
   CORTES C, 1995, MACH LEARN, V20, P273, DOI 10.1007/BF00994018
   Cui GQ, 2019, DES AUT TEST EUROPE, P984, DOI [10.23919/DATE.2019.8715086, 10.23919/date.2019.8715086]
   Dadda L., 1965, Alta Freq, V34, P349
   de Abreu BA, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401664
   Geng H, 2022, IEEE T COMPUT AID D, V41, P2657, DOI 10.1109/TCAD.2021.3114262
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Kamaraju M., 2010, INT J COMPUT APPL, V11, P39
   Kingma D. P., 2014, arXiv
   KOGGE PM, 1973, IEEE T COMPUT, VC-22, P786, DOI 10.1109/TC.1973.5009159
   Liu J, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P734
   Liu JH, 2007, ASIA S PACIF DES AUT, P609
   Ma YZ, 2019, IEEE T COMPUT AID D, V38, P2298, DOI 10.1109/TCAD.2018.2878129
   Matsunaga T, 2007, GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, P435
   Pai YT, 2004, INT SYM ELECT DES TE, P434
   Parhami B., 2000, Computer Arithmetic: Algorithms and Hardware Designs
   Pytorch, 2022, Pytorch
   Quinlan J. R., 1986, Machine Learning, V1, P81, DOI 10.1007/BF00116251
   Quinlan J.R., 1993, C4 5 PROGRAMS MACHIN
   Rai S, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1026, DOI 10.23919/DATE51398.2021.9473972
   Roy S, 2017, I SYMPOS LOW POWER E
   Roy S, 2016, IEEE T COMPUT AID D, V35, P820, DOI 10.1109/TCAD.2015.2481794
   Rumelhart D.E., 2013, Learning internal representations by error propagation, P399, DOI [10.1016/b978-1-4832-1446-7.50035-2, 10.1016/B978-1-4832-1446-7.50035-2]
   scikit-learn, 2007, Machine Learning in Python:Ensembles
   Silicon Integration Initiative Inc, 2022, OP CELL LIB SIL INT
   Sklansky J., 1960, IRE Transactions on Electronic computers, VEC-9, P226, DOI DOI 10.1109/TEC.1960.5219822
   Synopsys Inc, 2022, DES COMP NXT
   WALLACE CS, 1964, IEEE T COMPUT, VEC13, P14, DOI 10.1109/PGEC.1964.263830
   Weinberger A., 1958, NBS, P3
   Yang DC, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643461
   Yi Zhu, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P131
   Zimmermann Reto, 1996, P INT WORKSHOP LOGIC
   杨云峰, 1999, [西安公路交通大学学报, Journal of Xian Highway University], P67
NR 36
TC 1
Z9 1
U1 8
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 20
DI 10.1145/3560712
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900013
OA Bronze
DA 2024-07-18
ER

PT J
AU Bai, YK
   Stern, A
   Park, J
   Tehranipoor, M
   Forte, D
AF Bai, Yunkai
   Stern, Andrew
   Park, Jungmin
   Tehranipoor, Mark
   Forte, Domenic
TI RASCv2: Enabling Remote Access to Side-Channels for Mission Critical and
   IoT Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Side-channel analysis; power; electromagnetic radiation; AES; buffer
   overflow; code injection; return-oriented program
AB The Internet of Things (IoT) and smart devices are currently being deployed in systems such as autonomous vehicles and medical monitoring devices. The introduction of IoT devices into these systems enables network connectivity for data transfer, cloud support, and more, but can also lead to malware injection. Since many IoT devices operate in remote environments, it is also difficult to protect them from physical tampering. Conventional protection approaches rely on software. However, these can be circumvented by the moving target nature of malware or through hardware attacks. Alternatively, insertion of the internal monitoring circuits into IoT chips requires a design trade-off, balancing the requirements of the monitoring circuit and the main circuit. A very promising approach to detecting anomalous behavior in the IoT and other embedded systems is side-channel analysis. To date, however, this can be performed only before deployment due to the cost and size of side-channel setups (e.g., and oscilloscopes, probes) or by internal performance counters. Here, we introduce an external monitoring printed circuit board (PCB) named RASC to provide remote access to side-channels. RASC reduces the complete side-channel analysis system into two small PCBs (2 x 2 cm), providing the ability to monitor power and electromagnetic (EM) traces of the target device. Additionally, RASC can transmit data and/or alerts of anomalous activities detected to a remote host through Bluetooth. To demonstrate RASCs capabilities, we extract keys from encryption modules such as AES implemented on Arduino and FPGA boards. To illustrate RASC's defensive capabilities, we also use it to perform malware detection. RASC's success in power analysis is comparable to an oscilloscope/probe setup but is lightweight and two orders of magnitude cheaper.
C1 [Bai, Yunkai; Stern, Andrew; Park, Jungmin; Tehranipoor, Mark; Forte, Domenic] Univ Florida, 601 Gale Lemerand Dr, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Bai, YK (corresponding author), Univ Florida, 601 Gale Lemerand Dr, Gainesville, FL 32611 USA.
EM baiyunkai@ufl.edu; andrew.stern@ufl.edu; jungminpark@ufl.edu;
   tehra-nipoor@ece.ufl.edu; dforte@ece.ufl.edu
OI Forte, Domenic/0000-0002-2794-7320
FU US Army Research Office [W911NF-19-1-0102]
FX The authors thank the US Army Research Office for grant no.
   W911NF-19-1-0102 to support this research.
CR Anandakumar NN, 2012, INT C COMPUTATIONAL, P683, DOI [10.1145/2393216.2393330, DOI 10.1145/2393216.2393330]
   [Anonymous], 2014, ANDROID RANSOM KOLER
   [Anonymous], 2008, GPCODE AK RANSOMWARE
   [Anonymous], 2014, CTB LOCKER CURVE TOR
   [Anonymous], 2011, 8 INT MULTICONFERENC
   [Anonymous], 2015, LOCKERPIN RANSOMWARE
   [Anonymous], SAKURA-G
   Bazzoli Fred, 2020, HLTHCARE IT NEWS
   Becker G., 2013, INT CRYPTOGRAPHIC MO
   Bhattacharya S, 2017, International Association for Cryptologic Research (IACR) Cryptol. ePrint Arch.
   Bridges RA, 2018, IEEE TRUST, P1680, DOI 10.1109/TrustCom/BigDataSE.2018.00250
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   Christoulakis N, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P38, DOI 10.1145/2857705.2857735
   Clark Shane S, 2013, 2013 USENIX WORKSHOP
   Cowan C, 1998, PROCEEDINGS OF THE SEVENTH USENIX SECURITY SYMPOSIUM, P63
   de Clercq R, 2017, Arxiv, DOI arXiv:1706.07257
   De Wilde P, 2013, NEURAL NETWORK MODEL
   Dizdar Admir, 2021, SQL INJECTION ATTACK
   Eisenbarth T, 2010, LECT NOTES COMPUT SC, V6340, P78, DOI 10.1007/978-3-642-17499-5_4
   Göktas E, 2014, P IEEE S SECUR PRIV, P575, DOI 10.1109/SP.2014.43
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Immler V., 2019, IACR Trans. Cryptogr. Hardw. Embed. Syst, V2019, P51, DOI [10.46586/tches.v2019.i1.51-96, DOI 10.46586/TCHES.V2019.I1.51-96]
   Jolliffe IT, 2016, PHILOS T R SOC A, V374, DOI 10.1098/rsta.2015.0202
   Kiriansky V, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE 11TH USENIX SECURITY SYMPOSIUM, P191
   LACHENBRUCH PA, 1979, BIOMETRICS, V35, P69, DOI 10.2307/2529937
   Msgna Mehari, 2014, Information Security Practice and Experience. 10th International Conference, ISPEC 2014. Proceedings: LNCS 8434, P129, DOI 10.1007/978-3-319-06320-1_11
   Nazari A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P333, DOI 10.1145/3079856.3080223
   NewAE Technology, CHIPWHISPERER LIT XM
   Park J, 2020, ACM J EMERG TECH COM, V16, DOI 10.1145/3359621
   Park J, 2018, DES AUT CON, DOI 10.1145/3195970.3196094
   Richardson R., 2017, International Management Review, V13, P10
   Sehatbakhsh N., 2016, Microarchitecture (MICRO), 2016 49th Annual IEEE/ACM International Symposium on, P1, DOI DOI 10.1109/MICRO.2016.7783762
   Sehatbakhsh N, 2016, INT SYMP MICROARCH
   Sehatbakhsh N, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2018.8383884
   Shacham H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P552
   Shen H., 2018, ISTFA, P290
   Stern A., 2019, GOMACTech
   Strobel D, 2015, DES AUT TEST EUROPE, P139
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Tektronix, TEKTR MDO3102 MIX DO
   Texas Instruments, 2013, ADC08200 8 BIT 20 MS
   Umair M, 2021, Arxiv, DOI arXiv:2101.07196
   Wikipedia, 2001, COD RED COMPUTERWORM
   Xiao YJ, 2017, FRONT INFORM TECH EL, V18, P519, DOI 10.1631/FITEE.1601540
   Xilinx, 2018, SPART 3E FPGA FAM DA
   Yang K, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3174850
   Yaqoob I, 2017, COMPUT NETW, V129, P444, DOI 10.1016/j.comnet.2017.09.003
   Yoon MK, 2015, DES AUT CON, DOI 10.1145/2744769.2744869
   Yu Han, 2008, International Journal of Communications, Networks and System Sciences, V1, P68, DOI 10.4236/ijcns.2008.11010
   Zhang C, 2013, P IEEE S SECUR PRIV, P559, DOI 10.1109/SP.2013.44
NR 50
TC 1
Z9 1
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 65
DI 10.1145/3524123
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700012
DA 2024-07-18
ER

PT J
AU Uysal, N
   Ewetz, R
AF Uysal, Necati
   Ewetz, Rickard
TI Synthesis of Clock Networks with a Mode-Reconfigurable Topology
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Clock network synthesis; robustness to variations; near-tree topology;
   non-tree topology
ID SKEW
AB Modern digital circuits are often required to operate in multiple modes to cater to variable frequency and power requirements. Consequently, the clock networks for such circuits must be synthesized, meeting different timing constraints in different operational modes. The overall power consumption and robustness to variations of a clock network are determined by the topology. However, state-of-the-art clock networks use the same topology in every mode, despite that timing constraints in low- and high-performance modes can be very different. In this article, we propose a clock network with a mode-reconfigurable topology (MRT) for circuits with positive-edge-triggered sequential elements. In high-performance modes, the MRT structure is reconfigured into a near-tree to provide the required robustness to variations. In low-performance modes, the MRT structure is reconfigured into a tree to save power. Non-tree (or near-tree) structures provide robustness to variations by appropriately constructing multiple alternative paths from the clock source to the clock sinks, which neutralizes the negative impact of variations. In MRT structures, OR-gates are used to join multiple alternative paths into a single path. Hence, the MRT structures consume no short-circuit power because there is only one gate driving each net. Moreover, it is straightforward to reconfigure an MRT structure into a tree topology using a single clock gate. In high-performance modes, the experimental results demonstrate that MRT structures have 25% lower power consumption than state-of-the-art near-tree structures. In low-performance modes, the power consumption of the MRT structure is similar to the power consumption of a clock tree.
C1 [Uysal, Necati; Ewetz, Rickard] Univ Cent Florida, 4000 Cent Florida Blvd, Orlando, FL 32816 USA.
C3 State University System of Florida; University of Central Florida
RP Uysal, N (corresponding author), Univ Cent Florida, 4000 Cent Florida Blvd, Orlando, FL 32816 USA.
EM necati@knights.ucf.edu; rickard.ewetz@ucf.edu
RI Uysal, Necati/HZI-3157-2023
OI Uysal, Necati/0000-0002-9543-3823
FU National Science Foundation [CCF-1755825]
FX This work is supported by the National Science Foundation, under grant
   CCF-1755825.
CR Agarwal A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P900
   Boese K. D., 1992, Proceedings of Fifth Annual IEEE International ASIC Conference and Exhibit (Cat. No.92TH0475-4), P17, DOI 10.1109/ASIC.1992.270316
   Bujimalla S, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P37
   Chao T.-H., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P518, DOI 10.1109/DAC.1992.227749
   Chen YP, 1996, EUR CONF DESIG AUTOM, P230, DOI 10.1109/EDTC.1996.494154
   EDAHIRO M, 1993, ACM IEEE D, P612
   Ewetz R, 2015, IEEE T COMPUT AID D, V34, P515, DOI 10.1109/TCAD.2015.2391253
   Ewetz Rickard, 2015, P DESIGN AUTOMATION, P1
   Ewetz Rickard, 2017, Benchmark Circuits for Clock Scheduling and Synthesis. (Version 3.0), DOI 10.4231/R7M32SSV
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Held S, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P232
   Lee DJ, 2011, ICCAD-IEEE ACM INT, P632, DOI 10.1109/ICCAD.2011.6105396
   Lu JC, 2009, MIDWEST SYMP CIRCUIT, P224, DOI 10.1109/MWSCAS.2009.5236113
   Mittal T, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P29
   NGSPICE, US
   Rajaram A, 2004, DES AUT CON, P18
   Rajaram Anand, 2005, P INT S PHYS DES ISP, P55
   Roy S, 2015, IEEE T COMPUT AID D, V34, P589, DOI 10.1109/TCAD.2015.2394310
   Seo H, 2015, ICCAD-IEEE ACM INT, P126, DOI 10.1109/ICCAD.2015.7372559
   Shih XW, 2010, ICCAD-IEEE ACM INT, P452, DOI 10.1109/ICCAD.2010.5653754
   Stojanovic V., 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P211
   Sze CN, 2009, ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P149
   Sze C.N., 2010, P ISPD, P143
   Tsao CWA, 2002, ACM T DES AUTOMAT EL, V7, P359, DOI 10.1145/567270.567271
   Tsay R.-S., 1991, 1991 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (91CH3026-2), P336, DOI 10.1109/ICCAD.1991.185269
   Uysal N, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P103, DOI 10.1145/3372780.3375559
   Venkataraman G, 2005, IEEE IC CAD, P592, DOI 10.1109/ICCAD.2005.1560135
   Venkataraman G., 2006, International Conference on Computer-Aided Design (ICCAD), P563, DOI [10.1109/ICCAD.2006.320175, DOI 10.1109/ICCAD.2006.320175]
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Xiao LF, 2010, ICCAD-IEEE ACM INT, P458, DOI 10.1109/ICCAD.2010.5653732
NR 30
TC 0
Z9 0
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 38
DI 10.1145/3503538
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900010
DA 2024-07-18
ER

PT J
AU Li, B
   Shi, GY
AF Li, Bo
   Shi, Guoyong
TI A Native SPICE Implementation of Memristor Models for Simulation of
   Neuromorphic Analog Signal Processing Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Memristor; circuit simulation; simulation program with IC emphasis
   (SPICE); neuromorphic; artificial neural network (ANN) circuits
ID EMULATOR
AB Since the memristor emerged as a programmable analog storage device, it has stimulated research on the design of analog/mixed-signal circuits with the memristor as the enabler of in-memory computation. Due to the difficulty in evaluating the circuit-level nonidealities of both memristors and CMOS devices, SPICE-accuracy simulation tools are necessary for perfecting the art of neuromorphic analog/mixed-signal circuit design. This article is dedicated to a native SPICE implementation of the memristor device models published in the open literature and develops case studies of applying such a circuit simulation with MOSFET models to study how device-level imperfections can make adversarial effects on the analog circuits that implement neuromorphic analog signal processing. Methods on memristor stamping in the framework of modified nodal analysis formulation are presented, and implementation results are reported. Furthermore, functional simulations on neuromorphic signal processing circuits including memristors and CMOS devices are carried out to validate the effectiveness of the native SPICE implementation of memristor models from the perspectives of simulation accuracy, efficiency, and convergence for large-scale simulation tasks.
C1 [Li, Bo; Shi, Guoyong] Shanghai Jiao Tong Univ, Dept Micro Nano Elect, 800 Dongchuan Rd Minhang Dist, Shanghai 200240, Peoples R China.
C3 Shanghai Jiao Tong University
RP Li, B (corresponding author), Shanghai Jiao Tong Univ, Dept Micro Nano Elect, 800 Dongchuan Rd Minhang Dist, Shanghai 200240, Peoples R China.
EM boli1987@sjtu.edu.cn; shiguoyong@sjtu.edu.cn
OI Li, Bo/0000-0002-9510-1087
FU National Key R&D Program of China [2019YFB2205002]; National Natural
   Science Foundation of China (NSFC) [61974087]
FX This research was supported in part by the National Key R&D Program of
   China (grant 2019YFB2205002) and the National Natural Science Foundation
   of China (NSFC) (grant 61974087).
CR Patterson GA, 2017, IEEE T COMPUT AID D, V36, P2044, DOI 10.1109/TCAD.2017.2756561
   [Anonymous], INTRO VERILOG A
   Berdan R, 2020, NAT ELECTRON, V3, P259, DOI 10.1038/s41928-020-0405-0
   Biolek D, 2016, IEEE INT SYMP CIRC S, P389, DOI 10.1109/ISCAS.2016.7527252
   Biolek D, 2021, IEEE ACCESS, V9, P30242, DOI 10.1109/ACCESS.2021.3059241
   Biolek Z, 2009, RADIOENGINEERING, V18, P210
   Cai FX, 2020, NAT ELECTRON, V3, P409, DOI 10.1038/s41928-020-0436-6
   Cai FX, 2019, NAT ELECTRON, V2, P290, DOI 10.1038/s41928-019-0270-x
   Chalkiadaki MA, 2013, INT J CIRC THEOR APP, V41, P1203, DOI 10.1002/cta.1833
   Chen BY, 2020, SCI ROBOT, V5, DOI 10.1126/scirobotics.abb6938
   Chen SC, 2020, NAT ELECTRON, V3, P638, DOI 10.1038/s41928-020-00473-w
   Depeyrot Benoit Dumas Gilles, GUID VER A COMP MOD
   Facebook, Pytorch
   Fei W, 2012, IEEE T VLSI SYST, V20, P1012, DOI 10.1109/TVLSI.2011.2136443
   Karunaratne G, 2020, NAT ELECTRON, V3, P327, DOI 10.1038/s41928-020-0410-3
   Khodabandehloo G, 2012, IEEE T VLSI SYST, V20, P750, DOI 10.1109/TVLSI.2011.2109404
   Kim HS, 2012, IEEE T CIRCUITS-I, V59, P2422, DOI 10.1109/TCSI.2012.2188957
   Krestinskaya O, 2020, SCI REP-UK, V10, DOI 10.1038/s41598-020-62676-7
   Krestinskaya O, 2019, IEEE T CIRCUITS-I, V66, P719, DOI 10.1109/TCSI.2018.2866510
   Kvatinsky S, 2015, IEEE T CIRCUITS-II, V62, P786, DOI 10.1109/TCSII.2015.2433536
   Kvatinsky Shahar., VERILOGA MODEL MEMRI
   Lemaitre L, 2003, BMAS 2003: PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL WORKSHOP ON BEHAVIORAL MODELING AND SIMULATION, P134
   Li B, 2019, NEUROCOMPUTING, V330, P437, DOI 10.1016/j.neucom.2018.11.050
   Liao Y, 2021, IEEE T COMPUT AID D, V40, P1662, DOI 10.1109/TCAD.2020.3021309
   Lin P, 2020, NAT ELECTRON, V3, P225, DOI 10.1038/s41928-020-0397-9
   Messaris I, 2018, IEEE T COMPUT AID D, V37, P3151, DOI 10.1109/TCAD.2018.2791468
   NgSpice, NGSPICE OP SOURC SPI
   Pershin YV, 2010, IEEE T CIRCUITS-I, V57, P1857, DOI 10.1109/TCSI.2009.2038539
   Raj N, 2020, IEEE T VLSI SYST, V28, P1050, DOI 10.1109/TVLSI.2020.2966292
   Saha G, 2015, IEEE T CIRCUITS-I, V62, P205, DOI 10.1109/TCSI.2014.2359715
   Sebastian A, 2020, NAT NANOTECHNOL, V15, P529, DOI 10.1038/s41565-020-0655-z
   Seo J, 2017, IEEE T VLSI SYST, V25, P1821, DOI 10.1109/TVLSI.2017.2655730
   Serb A, 2018, NAT COMMUN, V9, DOI 10.1038/s41467-018-04624-8
   Shang Y, 2012, IEEE T CIRCUITS-I, V59, P1906, DOI 10.1109/TCSI.2011.2180441
   Shin S, 2011, IEEE T NANOTECHNOL, V10, P266, DOI 10.1109/TNANO.2009.2038610
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Sun Z, 2019, P NATL ACAD SCI USA, V116, P4123, DOI 10.1073/pnas.1815682116
   Wang TS, 2016, Arxiv, DOI arXiv:1605.04897
   Wang XP, 2017, IEEE T COMPUT AID D, V36, P1226, DOI 10.1109/TCAD.2017.2648844
   Wang ZR, 2019, NAT ELECTRON, V2, P115, DOI 10.1038/s41928-019-0221-6
   Wikipedia, SPICE
   Xia LX, 2018, IEEE T COMPUT AID D, V37, P1009, DOI 10.1109/TCAD.2017.2729466
   Yakopcic C, 2020, IEEE T COMPUT AID D, V39, P1084, DOI 10.1109/TCAD.2019.2912946
   Yakopcic C, 2013, IEEE T COMPUT AID D, V32, P1201, DOI 10.1109/TCAD.2013.2252057
   Yao P, 2020, NATURE, V577, P641, DOI 10.1038/s41586-020-1942-4
   Yesil A, 2019, IEEE T COMPUT AID D, V38, P1123, DOI 10.1109/TCAD.2018.2834399
   Yin ZY, 2015, IEEE T CIRCUITS-II, V62, P402, DOI 10.1109/TCSII.2014.2387653
   Zha JX, 2016, IEEE T CIRCUITS-II, V63, P423, DOI 10.1109/TCSII.2015.2505959
   Zhang WQ, 2020, NAT ELECTRON, V3, P371, DOI 10.1038/s41928-020-0435-7
   Zhang XM, 2020, NAT COMMUN, V11, DOI 10.1038/s41467-019-13827-6
   Zidan MA, 2018, NAT ELECTRON, V1, P22, DOI 10.1038/s41928-017-0006-8
NR 51
TC 1
Z9 1
U1 5
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 6
DI 10.1145/3474364
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800006
DA 2024-07-18
ER

PT J
AU Polychronou, NF
   Thevenon, PH
   Puys, M
   Beroulle, V
AF Polychronou, Nikolaos-Foivos
   Thevenon, Pierre-Henri
   Puys, Maxime
   Beroulle, Vincent
TI A Comprehensive Survey of Attacks without Physical Access Targeting
   Hardware Vulnerabilities in IoT/IIoT Devices, and Their Detection
   Mechanisms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE IoT; IIoT; security; attacks; hardware vulnerabilities; side effects;
   detection; detection mechanisms
ID SIDE-CHANNEL ATTACKS; CACHE; MEMORY
AB With the advances in the field of the Internet of Things (IoT) and Industrial IoT (IIoT), these devices are increasingly used in daily life or industry. To reduce costs related to the time required to develop these devices, security features are usually not considered. This situation creates a major security concern. Many solutions have been proposed to protect IoT/IIoT against various attacks, most of which are based on attacks involving physical access. However, a new class of attacks has emerged targeting hardware vulnerabilities in the micro-architecture that do not require physical access. We present attacks based on micro-architectural hardware vulnerabilities and the side effects they produce in the system. In addition, we present security mechanisms that can be implemented to address some of these attacks. Most of the security mechanisms target a small set of attack vectors or a single specific attack vector. As many attack vectors exist, solutions must be found to protect against a wide variety of threats. This survey aims to inform designers about the side effects related to attacks and detection mechanisms that have been described in the literature. For this purpose, we present two tables listing and classifying the side effects and detection mechanisms based on the given criteria.
C1 [Polychronou, Nikolaos-Foivos; Thevenon, Pierre-Henri; Puys, Maxime] Univ Grenoble Alpes, CEA, LETI, DSYS, 17 Ave Martyrs, F-38000 Grenoble, Isere, France.
   [Beroulle, Vincent] Univ Grenoble Alpes, INP, LCIS, 50 Rue Barthelemy Laffemas, Valence, Drome, France.
C3 CEA; Communaute Universite Grenoble Alpes; Universite Grenoble Alpes
   (UGA); Communaute Universite Grenoble Alpes; Universite Grenoble Alpes
   (UGA); Centre National de la Recherche Scientifique (CNRS); CNRS -
   Institute of Physics (INP)
RP Polychronou, NF (corresponding author), Univ Grenoble Alpes, CEA, LETI, DSYS, 17 Ave Martyrs, F-38000 Grenoble, Isere, France.
EM nikolaos.polychronou@cea.fr; Pierre-henri.Thevenon@cea.fr;
   Maxime.Puys@cea.fr; vincent.beroulle@lcis.grenoble-inp.fr
OI Puys, Maxime/0000-0001-6127-9816
FU French government's IRT Nanoelec program [ANR-10-AIRT-05]
FX This work benefited from funding through the French government's IRT
   Nanoelec program, reference ANR-10-AIRT-05.
CR Abuelyaman Eltayeb Salih, 2005, P INT C INTERNET COM
   Akram A, 2020, IEEE ACCESS, V8, P70836, DOI 10.1109/ACCESS.2020.2980522
   Akyildiz Taha Atahan, 2019, FUTURE GENER COMP SY, V2019, P613
   ARM, 2016, ARMV8 M PROC DEB VER
   ARM, 2017, ARM CORT R52 PROC TE
   ARM, 2018, ARM CORT A76AE COR T
   ARM, 2017, ARM COMP US GUID VER
   ARM, 2013, CORESIGHT TECHN INTR
   ARM, 2009, ARM1176JZF S TECHN R
   Bar-El H, 2006, P IEEE, V94, P370, DOI 10.1109/JPROC.2005.862424
   Beringuier-Boher N, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P379, DOI 10.1109/DSD.2014.14
   Beroulle V, 2015, IFIP ADV INF COMM TE, V464, P220, DOI 10.1007/978-3-319-25279-7_12
   Brasser Ferdinand, 2017, 11 USENIX WORKSH OFF, P11
   Canella C, 2019, PROCEEDINGS OF THE 28TH USENIX SECURITY SYMPOSIUM, P249
   Canivet G, 2011, J CRYPTOL, V24, P247, DOI 10.1007/s00145-010-9083-9
   Carru P., 2017, Attack TrustZone with Rowhammer
   Chen TM, 2011, COMPUTER, V44, P91, DOI 10.1109/MC.2011.115
   Chiappetta M, 2016, APPL SOFT COMPUT, V49, P1162, DOI 10.1016/j.asoc.2016.09.014
   Cho H, 2018, 34TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2018), P441, DOI 10.1145/3274694.3274704
   Cho J, 2019, I C INF COMM TECH CO, P175, DOI 10.1109/ictc46691.2019.8939797
   Cioranesco JM, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P25, DOI 10.1109/HST.2014.6855563
   Ehret A, 2019, IEEE HIGH PERF EXTR
   Fiser D., 2018, Detecting attacks that exploit meltdown and spectre with performance counters
   Frigo P, 2018, P IEEE S SECUR PRIV, P195, DOI 10.1109/SP.2018.00022
   Frisk U., 2016, Pcileech
   Ordaz JRG, 2012, COMPUT SIST, V16, P15
   Ghasempour M., 2015, Armor: A run-time memory hot-row detector
   Gogniat G., 2006, P 39 ANN HAWAII INT, V10, p250a
   Gras B, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P955
   Graz University of Technology, 2018, MELTD SPECTR VULN MO
   Gruss Daniel, 2016, Detection of Intrusions and Malware, and Vulnerability Assessment. 13th International Conference, DIMVA 2016. Proceedings: LNCS 9721, P279, DOI 10.1007/978-3-319-40667-1_14
   Gruss D, 2018, P IEEE S SECUR PRIV, P245, DOI 10.1109/SP.2018.00031
   Gruss D, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P897
   Gruss D, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P368, DOI 10.1145/2973749.2978356
   Gruss D, 2015, LECT NOTES COMPUT SC, V9326, P108, DOI 10.1007/978-3-319-24174-6_6
   Gruss Daniel, 2020, US
   Homma N, 2014, LECT NOTES COMPUT SC, V8731, P1, DOI 10.1007/978-3-662-44709-3_1
   Horn J., 2018, Speculative execution, variant 4: speculative store bypass
   Intel Corporation, 2020, Q2 2018 SPEC EX SID
   Intel Corporation, 2017, Intel 64 and IA32 Architectures Performance Monitoring Events
   Irazoqui Gorka., 2018, CODASPY, P377
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Kiriansky Vladimir, 2018, Speculative buffer overflows: Attacks and defenses
   Kocher P., 2018, P IEEE S SEC PRIV SP
   Kocher P, 2019, P IEEE S SECUR PRIV, P1, DOI 10.1109/SP.2019.00002
   Kolias C, 2017, COMPUTER, V50, P80, DOI 10.1109/MC.2017.201
   Korak T, 2014, 2014 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2014), P104, DOI 10.1109/FDTC.2014.20
   Koruyeh Esmaeil Mohammadian, 2018, P 12 USENIXWORKSHOP
   Krishnan Deepa, 2020, Proceedings of International Conference on Wireless Communication. ICWiCOM 2019. Lecture Notes on Data Engineering and Communications Technologies (LNDECT 36), P463, DOI 10.1007/978-981-15-1002-1_47
   Kwong A, 2020, P IEEE S SECUR PRIV, P695, DOI 10.1109/SP40000.2020.00020
   Latto Nica, 2020, WHAT ARE MELTDOWN SP
   Lee E, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P385, DOI 10.1145/3307650.3322232
   Li CM, 2019, P INT COMP SOFTW APP, P588, DOI 10.1109/COMPSAC.2019.00090
   Li CM, 2018, INT SYM COMP ARCHIT, P25, DOI [10.1109/SBAC-PAD.2018.00018, 10.1109/CAHPC.2018.8645918]
   Lipp M, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P973
   Liu FF, 2015, P IEEE S SECUR PRIV, P605, DOI 10.1109/SP.2015.43
   Lokhande VG, 2019, SECUR PRIVACY, V2, DOI 10.1002/spy2.81
   Majéric F, 2018, IEEE EMBED SYST LETT, V10, P65, DOI 10.1109/LES.2017.2771206
   Markettos AT, 2019, 26TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2019), DOI 10.14722/ndss.2019.23194
   Masti RJ, 2015, PROCEEDINGS OF THE 24TH USENIX SECURITY SYMPOSIUM, P865
   Maurice Clementine, 2015, Research in Attacks, Intrusions and Defenses. 18th International Symposium, RAID 2015. Proceedings: LNCS 9404, P48, DOI 10.1007/978-3-319-26362-5_3
   Morgan B, 2016, LAT-AM SYMP DEP COMP, P145, DOI 10.1109/LADC.2016.31
   Ngabonziza B, 2016, 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON COLLABORATION AND INTERNET COMPUTING (IEEE CIC), P445, DOI [10.1109/CIC.2016.065, 10.1109/CIC.2016.63]
   Ning ZY, 2019, P IEEE S SECUR PRIV, P602, DOI 10.1109/SP.2019.00061
   Ning ZY, 2019, IEEE T INF FOREN SEC, V14, P1595, DOI 10.1109/TIFS.2018.2883027
   Ning ZY, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P33
   Oren Y, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1406, DOI 10.1145/2810103.2813708
   Osvik DA, 2006, LECT NOTES COMPUT SC, V3860, P1
   Payer Mathias, 2016, Engineering Secure Software and Systems. 8th International Symposium, ESSoS 2016. Proceedings: LNCS 9639, P138, DOI 10.1007/978-3-319-30806-7_9
   Percival C., 2005, P BSDCAN 2005
   Pessl P, 2016, PROCEEDINGS OF THE 25TH USENIX SECURITY SYMPOSIUM, P565
   Pinto S, 2019, ACM COMPUT SURV, V51, DOI 10.1145/3291047
   Prescher Thomas., 2018, ARXIV180607480
   Qiao R, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P161, DOI 10.1109/HST.2016.7495576
   Qiu PF, 2019, PROCEEDINGS OF THE 2019 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'19), P195, DOI 10.1145/3319535.3354201
   Ren XL, 2016, IEEE COMP SOC ANN, P541, DOI 10.1109/ISVLSI.2016.107
   Rosenfeld K, 2010, IEEE DES TEST COMPUT, V27, P36, DOI 10.1109/MDT.2010.9
   Sadrusham Nahi Jnanena, 2015, TIMING CONSTRAINTS
   Schink Marc, 2019, P 13 USENIXWORKSHOP
   Sengupta J, 2020, J NETW COMPUT APPL, V149, DOI 10.1016/j.jnca.2019.102481
   Seyedzadeh SM, 2017, IEEE COMPUT ARCHIT L, V16, P18, DOI 10.1109/LCA.2016.2614497
   Stewin Patrick, 2013, Detection of Intrusions and Malware, and Vulnerability Assessment. 9th International Conference, DIMVA 2012. Revised Selected Papers, P21, DOI 10.1007/978-3-642-37300-8_2
   Stewin P, 2013, LECT NOTES COMPUT SC, V8145, P1
   Szefer J., 2019, Journal of Hardware and Systems Security, V3, P219, DOI 10.1007/s41635-018-0046-1
   Tajik S, 2015, 2015 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P85, DOI 10.1109/FDTC.2015.19
   Tang A, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1057
   Van Bulck J, 2019, IEEE MICRO, V39, P66, DOI 10.1109/MM.2019.2910104
   Van Bulck J, 2018, PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, P991
   van der Veen Victor, 2016, P 2016 ACM SIGSAC C, P1675
   Willhalm Thomas., 2012, INTEL PERFORMANCE CO
   Yarom Y, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P719
   Zhang N., 2016, IACR Cryptol. ePrint Arch, V2016, P980
   Zhu ZT, 2017, PROCEEDINGS OF THE GENERAL PURPOSE GPUS (GPGPU-10), P1, DOI 10.1145/3038228.3038233
NR 93
TC 11
Z9 11
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 1
DI 10.1145/3471936
PG 35
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Szentimrey, H
   Al-Hyari, A
   Foxcroft, J
   Martin, T
   Noel, D
   Grewal, G
   Areibi, S
AF Szentimrey, Hannah
   Al-Hyari, Abeer
   Foxcroft, Jeremy
   Martin, Timothy
   Noel, David
   Grewal, Gary
   Areibi, Shawki
TI Machine Learning for Congestion Management and Routability Prediction
   within FPGA Placement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Placement; field programmable gate array; congestion; routing-aware;
   heterogeneous; UltraScale architecture
AB Placement for Field Programmable Gate Arrays (FPGAs) is one of the most important but time-consuming steps for achieving design closure. This article proposes the integration of three unique machine learning models into the state-of-the-art analytic placement tool GPlace3.0 with the aim of significantly reducing placement runtimes. The first model, MLCong, is based on linear regression and replaces the computationally expensive global router currently used in GPlace3.0 to estimate switch-level congestion. The second model, DLManage, is a convolutional encoder-decoder that uses heat maps based on the switch-level congestion estimates produced by MLCong to dynamically determine the amount of inflation to apply to each switch to resolve congestion. The third model, DLRoute, is a convolutional neural network that uses the previous heat maps to predict whether or not a placement solution is routable. Once a placement solution is determined to be routable, further optimization may be avoided, leading to improved runtimes. Experimental results obtained using 372 benchmarks provided by Xilinx Inc. show that when all three models are integrated into GPlace3.0, placement runtimes decrease by an average of 48%.
C1 [Szentimrey, Hannah; Al-Hyari, Abeer; Foxcroft, Jeremy; Martin, Timothy; Noel, David; Grewal, Gary; Areibi, Shawki] Univ Guelph, 50 Stone Rd E, Guelph, ON N1G 2W1, Canada.
C3 University of Guelph
RP Areibi, S (corresponding author), Univ Guelph, 50 Stone Rd E, Guelph, ON N1G 2W1, Canada.
EM szentimh@uoguelph.ca; aalhyari@uoguelph.ca; foxcroft@uoguelph.ca;
   tmarti14@uoguelph.ca; dnoel@uoguelph.ca; ggrewal@uoguelph.ca;
   sareibi@uoguelph.ca
RI Areibi, Shawki/AAR-9464-2021; Al-Hyari, Abeer/AAU-8046-2021
OI Areibi, Shawki/0000-0003-4832-0911; Al-Hyari, Abeer/0000-0002-0295-9691
CR Abuowaimer Z, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3233244
   Alhyari A., 2019, INT C FIELD PROGRAMM, P1
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   CHAN PK, 1993, ACM IEEE D, P326
   Chan W.-T. J., 2017, ISPD, P15
   Chan WTJ, 2016, PR IEEE COMP DESIGN, P41, DOI 10.1109/ICCD.2016.7753259
   GNL, 2002, NETL GEN TOOL
   Gort M., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P143, DOI 10.1109/FPL.2012.6339278
   Han Seung-Soo, 2014, IEEEACM P DESIGN AUT, P1, DOI 10.7873/DATE.2014.
   Hou WT, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P605, DOI 10.1109/ASPDAC.2001.913375
   Jain S, 2017, SPR GEOL, P175, DOI 10.1007/978-81-322-3658-0_6
   Kannan P, 2004, IEEE T VLSI SYST, V12, P381, DOI 10.1109/TVLSI.2004.825865
   Kannan P., 2001, Field Programmable Logic and Applications. 11th International Conference, FPL 2001. Proceedings (Lecture Notes in Computer Science Vol.2147), P37
   Li W, 1999, PR GR LAK SYMP VLSI, P256, DOI 10.1109/GLSV.1999.757428
   Li Wuxi, 2016, P IEEE ACM INT C COM, V66, P1
   Maarouf D., 2018, IEEE INT C FIELD PRO, P1
   Mao X., 2016, CoRR
   McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
   Patterson TF, 2016, CLIN INFECT DIS, V63, pE1, DOI 10.1093/cid/ciw326
   Pui CW, 2017, ICCAD-IEEE ACM INT, P929, DOI 10.1109/ICCAD.2017.8203880
   Pui Chak-Wa, 2016, ICCAD, P1
   Qi ZD, 2014, PR IEEE COMP DESIGN, P97, DOI 10.1109/ICCD.2014.6974668
   Rose J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P77
   Wood RG, 1998, IEEE T VLSI SYST, V6, P222, DOI 10.1109/92.678873
   Xie Z, 2018, UKSIM INT CONF COMP, P14, DOI 10.1109/UKSim.2018.00015
   Xilinx, 2017, ULTRASCALE ARCH CONF
   Xilinx, 2016, ISPD 2016 Routability-Driven FPGA Placement Contest.
   Xu M, 2011, INTEGRATION, V44, P192, DOI 10.1016/j.vlsi.2011.02.001
   Yang S, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P139, DOI 10.1145/2872334.2886419
   Yeager D, 2007, PROCEEDINGS OF SLIP '07: 2007 INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P33, DOI 10.1145/1231956.1231963
   Yu Chun., 2019, P 2019 CHI C HUMAN F, P1, DOI DOI 10.1145/3290605.3300935
   Zhao JR, 2019, DES AUT TEST EUROPE, P1130, DOI [10.23919/date.2019.8714724, 10.23919/DATE.2019.8714724]
   Zhou Q, 2015, PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, P119, DOI 10.1109/ACQED.2015.7274019
   Zhuo Y, 2006, I C FIELD PROG LOGIC, P683
NR 34
TC 6
Z9 6
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 37
DI 10.1145/3373269
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200002
DA 2024-07-18
ER

PT J
AU Torabi, M
   Zhang, LH
AF Torabi, Mohammad
   Zhang, Lihong
TI LDE-aware Analog Layout Migration with OPC-inclusive Routing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Integer linear programming; layout dependent effect (LDE); optical
   proximity correction (OPC); layout migration
ID ALGORITHM
AB Performance degradation in analog circuits due to layout dependent effects (LDEs) has become increasingly challenging in advanced technologies. To address this issue, LDEs have to be seriously considered as performance constraints in the physical design process. In this article, we have proposed an innovative LDE-aware retargeting methodology for analog layout migration from old technologies to new ones with LDEs optimized for performance preservation. The LDE constraints, which are first identified with the aid of a specialized sensitivity analysis scheme, are satisfied during the layout migration process. Moreover, optical proximity correction (OPC), as one of the most popular resolution enhancement techniques for subwavelength lithography in modern nanometer technology manufacturing, is also included in this study. We have developed an OPC-inclusive ILP-based analog router to route electrical nets for improving image fidelity of the final layout while the routability and other analog constraints are respected in the meantime. The experimental results show our proposed layout migration methodology along with the routing scheme is able to retarget analog layouts with better circuit performance and finer image quality compared to the previous works.
C1 [Torabi, Mohammad; Zhang, Lihong] Mem Univ Newfoundland, Dept Elect & Comp Engn, Fac Engn & Appl Sci, 240 Prince Phillip Dr,SJ Carew Bldg, St John, NF A1B 3X5, Canada.
C3 Memorial University Newfoundland
RP Torabi, M (corresponding author), Mem Univ Newfoundland, Dept Elect & Comp Engn, Fac Engn & Appl Sci, 240 Prince Phillip Dr,SJ Carew Bldg, St John, NF A1B 3X5, Canada.
EM m.torabi@mun.ca; lzhang@mun.ca
FU Natural Sciences and Engineering Research Council of Canada (NSERC);
   Canada Foundation for Innovation (CFI); Research and Development
   Corporation (RDC) of Newfoundland and Labrador (Industrial Research and
   Innovation Fund and ArcticTECH RD Award); Memorial University of
   Newfoundland
FX This work was supported in part by the Natural Sciences and Engineering
   Research Council of Canada (NSERC), Canada Foundation for Innovation
   (CFI), Research and Development Corporation (RDC) of Newfoundland and
   Labrador (through its Industrial Research and Innovation Fund and
   ArcticTECH R&D Award), and Memorial University of Newfoundland.
CR Avci E, 2009, 2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, P771, DOI 10.1109/ECCTD.2009.5275098
   Banerjee A, 2008, TENCON IEEE REGION, P473
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Dong X, 2019, IEEE T VLSI SYST, V27, P854, DOI 10.1109/TVLSI.2018.2883710
   Dong X, 2017, IEEE T COMPUT AID D, V36, P1395, DOI 10.1109/TCAD.2016.2626437
   Dong X, 2015, IEEE INT SYMP CIRC S, P2137, DOI 10.1109/ISCAS.2015.7169102
   Drennan PG, 2006, IEEE CUST INTEGR CIR, P169, DOI 10.1109/CICC.2006.320869
   Du CX, 2006, INT C COMMUN CIRCUIT, P2459, DOI 10.1109/ICCCAS.2006.285173
   El-Kenawy K, 2016, INT DES TEST SYMP, P233, DOI 10.1109/IDT.2016.7843046
   Fang S., 2013, PROC 2013 ACM INT S, P77
   Huang LD, 2004, DES AUT CON, P186
   Jiang BT, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P412, DOI 10.1145/3287624.3287682
   Li YM, 2009, COMP MATER SCI, V45, P65, DOI 10.1016/j.commatsci.2008.04.031
   Liao T., 2014, J MICROELECTRONICS S, V3, P17, DOI 10.5923/s.msse.201401.03
   Liu Z., 2010, PROC 20 S GREAT LAKE, P429
   Ma X., 2010, COMPUTATIONAL LITHOG
   Matsunawa T., 2015, P SPIE ADV LITHOGRAP, V9426
   Mitra J, 2005, DES AUT CON, P369
   Mohammed I, 2016, 2016 FOURTH INTERNATIONAL JAPAN-EGYPT CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (JEC-ECC), P107, DOI 10.1109/JEC-ECC.2016.7518979
   Ou HC, 2016, IEEE T COMPUT AID D, V35, P1243, DOI 10.1109/TCAD.2015.2501293
   Ou HC, 2014, IEEE T COMPUT AID D, V33, P1942, DOI 10.1109/TCAD.2014.2363394
   Qi YM, 2009, PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND NATURAL COMPUTING, VOL II, P513, DOI 10.1109/CINC.2009.27
   Rodrigues R, 2009, PR IEEE COMP DESIGN, P427, DOI 10.1109/ICCD.2009.5413120
   Torabi M, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3035464
   Torabi M, 2016, IEEE INT SYMP CIRC S, P1266, DOI 10.1109/ISCAS.2016.7527478
   Xue JY, 2012, IEEE T VLSI SYST, V20, P498, DOI 10.1109/TVLSI.2010.2102374
   Yang H., 2018, P ACM ESDA IEEE DESI, P1
   Yang HS, 2004, IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, P1075, DOI 10.1109/IEDM.2004.1419385
   Youssef S., 2011, 2011 IEEE 6th International Design and Test Workshop, P62, DOI 10.1109/IDT.2011.6123103
   Zhang L., 2009, Wiley Encyclopedia Computer Science and Engineering, V5, P3034
   Zhang LH, 2004, 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, P481
   Zhang LH, 2010, INT J CIRC THEOR APP, V38, P221, DOI 10.1002/cta.551
NR 32
TC 0
Z9 0
U1 4
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 6
AR 49
DI 10.1145/3398190
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OE6GE
UT WOS:000580626300002
DA 2024-07-18
ER

PT J
AU Nath, A
   Agarwal, S
   Kapoor, HK
AF Nath, Arijit
   Agarwal, Sukarn
   Kapoor, Hemangee K.
TI Reuse Distance-based Victim Cache for Effective Utilisation of Hybrid
   Main Memory System
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hybrid main memory; victim cache; last-level cache; reuse distance
ID HIGH-PERFORMANCE; ACCESS; PCM; CHALLENGES; PREDICTION; PROSPECTS;
   LIFETIME; IMPROVE; MISSES; ENERGY
AB Hybrid main memories comprising DRAM and Non-volatile memories (NVM) are projected as potential replacements of the traditional DRAM-based memories. However, traditional cache management policies designed for improving the hit rate lack awareness of the comparative latency of read-write for NVM blocks where the write latency is more than the read latency. Therefore, developing cache management techniques that reduce costly write-backs of the NVM blocks, yet maintain a fair hit rate in the cache, is of paramount importance.
   We propose two techniques based on the use of a small victim cache associated with the last-level cache that helps in retaining on the chip critical DRAM and NVM blocks. Victim cache being a scarce resource, we intend to keep only performance-critical blocks in the victim cache by exploiting the idea of reuse distance. The first technique, Victim Cache Replacement Policy, works on the replacement policy of the victim cache by preferential eviction of DRAM blocks over NVM blocks. However, the second technique, Prioritized Partitioning of victim cache, logically partitions the victim cache, giving a smaller share to the DRAM blocks and a relatively larger share to the NVM blocks. Experimental evaluation on full-system simulator shows significant improvement in system performance and reduction in the number of write-backs to the NVM partition of the main memory compared to the baseline and existing technique. Additionally, NVM reads and DRAM miss rate are also improved, leading to further performance enhancement.
C1 [Nath, Arijit; Agarwal, Sukarn; Kapoor, Hemangee K.] Indian Inst Technol, Gauhati, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Nath, A (corresponding author), Indian Inst Technol, Gauhati, Assam, India.
EM arijitnath@iitg.ac.in; sukarn@iitg.ac.in; hemangee@iitg.ac.in
RI Kapoor, Hemangee/GLN-7272-2022
OI Kapoor, Hemangee/0000-0002-9376-7686; Agarwal,
   Sukarn/0000-0003-1292-3235
CR Agarwal S, 2019, IEEE T COMPUT, V68, P1297, DOI 10.1109/TC.2019.2892424
   Agarwal S, 2018, IEEE T VLSI SYST, V26, P1881, DOI 10.1109/TVLSI.2018.2836156
   Albericio Jorge, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P310, DOI 10.1145/2540708.2540735
   Arjomand M, 2016, CONF PROC INT SYMP C, P695, DOI 10.1109/ISCA.2016.66
   Basu A, 2007, INT SYMP MICROARCH, P421
   Bhadauria M, 2009, I S WORKL CHAR PROC, P98, DOI 10.1109/IISWC.2009.5306793
   Bheda Rishiraj A., 2011, 2011 International Green Computing Conference and Workshops, P1
   Bienia C, 2008, I S WORKL CHAR PROC, P43
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chen D, 2017, DES AUT TEST EUROPE, P1086, DOI 10.23919/DATE.2017.7927151
   Chen E, 2010, IEEE T MAGN, V46, P1873, DOI 10.1109/TMAG.2010.2042041
   Collins JD, 2001, ACM T COMPUT SYST, V19, P413, DOI 10.1145/502912.502913
   Das S, 2014, MICROPROCESS MICROSY, V38, P263, DOI 10.1016/j.micpro.2013.11.005
   Dhiman G, 2009, DES AUT CON, P664
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Guo PG, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9030530
   Hameed F, 2013, DES AUT TEST EUROPE, P77
   Hong S, 2010, INT EL DEVICES MEET
   Hu ZG, 2002, CONF PROC INT SYMP C, P209, DOI 10.1109/ISCA.2002.1003579
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   Keramidas G, 2007, PR IEEE COMP DESIGN, P245, DOI 10.1109/ICCD.2007.4601909
   Khan S, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P489, DOI 10.1145/1854273.1854333
   Kim K, 2008, 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, P5, DOI 10.1109/VTSA.2008.4530774
   Kultursay Emre, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P256
   Kurian G, 2014, INT S HIGH PERF COMP, P1, DOI 10.1109/HPCA.2014.6835921
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Mandelman JA, 2002, IBM J RES DEV, V46, P187, DOI 10.1147/rd.462.0187
   Meena JS, 2014, NANOSCALE RES LETT, V9, DOI 10.1186/1556-276X-9-526
   Memik G, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P262
   Mittal S, 2015, I S MOD ANAL SIM COM, P112, DOI 10.1109/MASCOTS.2015.29
   Nath A, 2019, I CONF VLSI DESIGN, P425, DOI 10.1109/VLSID.2019.00091
   Poremba M, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P392, DOI 10.1109/ISVLSI.2012.82
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Rajarajan S., 2013, MIDDLE EAST J SCI RE, V18, P788, DOI DOI 10.5829/idosi.mejsr.2013.18.6.12500
   Salkhordeh R, 2016, DES AUT TEST EUROPE, P936
   Shi L., 2010, GLVLSI '10: Proceedings of the 20th ACM/IEEE Great Lakes Symposium on VLSI, 2010, P91
   Stiliadis D, 1997, IEEE T COMPUT, V46, P603, DOI 10.1109/12.589235
   Wang Z, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2555289.2555307
   Wei W, 2017, ACM T ARCHIT CODE OP, V14, DOI 10.1145/3106340
   Wei W, 2015, INT CONFER PARA, P163, DOI 10.1109/PACT.2015.10
   Wen W, 2018, DES AUT CON, DOI 10.1145/3195970.3196138
   Wilton SJE, 1996, IEEE J SOLID-ST CIRC, V31, P677, DOI 10.1109/4.509850
   Xie YJ, 2009, CONF PROC INT SYMP C, P174, DOI 10.1145/1555815.1555778
   Zhang DS, 2016, DES AUT CON, DOI 10.1145/2897937.2898110
   Zhang LK, 2016, CONF PROC INT SYMP C, P519, DOI 10.1109/ISCA.2016.52
   Zhang XM, 2011, BMC MICROBIOL, V11, DOI 10.1186/1471-2180-11-31
   Zhang Y, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3195799
   Zhou F, 2019, PARALLEL COMPUT, V87, P70, DOI 10.1016/j.parco.2018.12.005
   Zhou M, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086732
NR 53
TC 3
Z9 3
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2020
VL 25
IS 3
AR 24
DI 10.1145/3380732
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TT
UT WOS:000583681400001
DA 2024-07-18
ER

PT J
AU Basu, K
   Saeed, SM
   Pilato, C
   Ashraf, M
   Nabeel, MT
   Chakrabarty, K
   Karri, R
AF Basu, Kanad
   Saeed, Samah Mohamed
   Pilato, Christian
   Ashraf, Mohammed
   Nabeel, Mohammed Thari
   Chakrabarty, Krishnendu
   Karri, Ramesh
TI CAD-Base: An Attack Vector into the Electronics Supply Chain
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electronic design automation; hardware security; computer-aided design
ID HIGH-LEVEL SYNTHESIS
AB Fabless semiconductor companies design system-on-chips (SoC) by using third-party intellectual property (IP) cores and fabricate them in offshore, potentially untrustworthy foundries. Owing to the globally distributed electronics supply chain, security has emerged as a serious concern. In this article, we explore electronics computer-aided design (CAD) software as a threat vector that can be exploited to introduce vulnerabilities into the SoC. We show that all electronics CAD tools-high-level synthesis, logic synthesis, physical design, verification, test, and post-silicon validation-are potential threat vectors to different degrees. We have demonstrated CAD-based attacks on several benchmarks, including the commercial ARM Cortex M0 processor [1].
C1 [Basu, Kanad] NYU, 2 MetroTech Ctr, Brooklyn, NY 11201 USA.
   [Saeed, Samah Mohamed] CUNY, New York, NY 10021 USA.
   [Pilato, Christian] Politecn Milan, Milan, Italy.
   [Ashraf, Mohammed; Nabeel, Mohammed Thari] New York Univ, Abu Dhabi, U Arab Emirates.
   [Chakrabarty, Krishnendu] Duke Univ, Durham, NC 27706 USA.
   [Karri, Ramesh] NYU, New York, NY 10003 USA.
C3 New York University; City University of New York (CUNY) System;
   Polytechnic University of Milan; Duke University; New York University
RP Basu, K (corresponding author), NYU, 2 MetroTech Ctr, Brooklyn, NY 11201 USA.
EM kb150@nyu.edu; samahsaeed88@hotmail.com; christian.pilato@polimi.it;
   mohammed.ashraf@nyu.edu; mohammed.nabeel@nyu.edu; krish@duke.edu;
   rkarri@nyu.edu
RI Pilato, Christian/AAP-9414-2020; Chakrabarty, Krishnendu/J-6086-2012
OI Pilato, Christian/0000-0001-9315-1788; Chakrabarty,
   Krishnendu/0000-0003-4475-6435; Karri, Ramesh/0000-0001-7989-5617;
   Saeed, Samah/0000-0002-8107-3644
FU NSF [1526405]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1526405] Funding Source: National Science
   Foundation
FX This work is partially supported by NSF award 1526405.
CR AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Ali SA, 2011, PHARM BIOL, V49, P422, DOI 10.3109/13880209.2010.521164
   [Anonymous], 2008, LEET
   [Anonymous], 2015, COUNTERFEIT INTEGRAT
   [Anonymous], 2009, JIP
   [Anonymous], 2010, IEEE DESIGN TEST COM
   [Anonymous], 1993, Kluwer, DOI DOI 10.1007/978-1-4615-3190-63
   Basu K., 2011, P IEEE INT TEST C IT, P1
   Basu K, 2013, IEEE T VLSI SYST, V21, P605, DOI 10.1109/TVLSI.2012.2192457
   Becker GT, 2013, LECT NOTES COMPUT SC, V8086, P197, DOI 10.1007/978-3-642-40349-1_12
   Ben Hammouda M, 2017, IEEE T COMPUT AID D, V36, P384, DOI 10.1109/TCAD.2016.2587278
   Bhatnagar Himanshu., 2007, Advanced ASIC Chip Synthesis: Using Synopsys R Design CompilerTM Physical CompilerTM and PrimeTime
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Biere A, 2003, ADV COMPUT, V58, P117
   BIERMANN AW, 1972, IEEE T COMPUT, VC 21, P592, DOI 10.1109/TC.1972.5009015
   Bloom G, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P100, DOI 10.1109/HST.2009.5224959
   Braun A. E., 2005, Semiconductor International, V28, P53
   Chakraborty RS, 2009, INT HIGH LEVEL DESIG, P166, DOI 10.1109/HLDVT.2009.5340158
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Chatterjee D, 2011, ICCAD-IEEE ACM INT, P595, DOI 10.1109/ICCAD.2011.6105391
   Chen W, 2017, IEEE DES TEST, V34, P7, DOI 10.1109/MDAT.2017.2735383
   Collins Dean R., 2006, TECHNICAL REPORT
   Collins D, 2007, TALKING AND LISTENING IN THE AGE OF MODERNITY: ESSAYS ON THE HISTORY OF SOUND, P7
   Cook S. A., 1971, Proceedings of the 3rd annual ACM symposium on theory of computing, P151
   Cuviello M., 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), P297, DOI 10.1109/ICCAD.1999.810665
   Derbez P, 2013, LECT NOTES COMPUT SC, V7881, P371, DOI 10.1007/978-3-642-38348-9_23
   Deutsch S., 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P31, DOI 10.1109/ATS.2012.61
   Dunbar C, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2638555
   Farahmandi F, 2017, ASIA S PACIF DES AUT, P591, DOI 10.1109/ASPDAC.2017.7858388
   Fern Nicole, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342387
   Fezzardi P, 2018, IEEE DES TEST, V35, P54, DOI 10.1109/MDAT.2018.2824121
   Fezzardi P, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126564
   Gebotys C., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P16, DOI 10.1109/DAC.1988.14728
   Hicks M, 2010, P IEEE S SECUR PRIV, P159, DOI 10.1109/SP.2010.18
   Huang YW, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P130, DOI 10.1145/2976749.2978396
   Huffmire Ted, 2008, P IEEE DES TEST COMP, V25
   Koushanfar F, 2007, DES AUT CON, P268, DOI 10.1109/DAC.2007.375167
   Kuehlmann A, 1997, DES AUT CON, P263, DOI 10.1145/266021.266090
   Kumar R., 2008, FABLESS SEMICONDUCTO
   Lang Lin, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P117
   LEE HK, 1993, ASSESSMENT AND PREVENTION OF FAILURE PHENOMENA IN ROCK ENGINEERING, P93
   Li J, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P8, DOI 10.1109/HST.2008.4559038
   Lin XJ, 2006, ASIAN TEST SYMPOSIUM, P139
   Mishra P, 2004, IEEE DES TEST COMPUT, V21, P122, DOI 10.1109/MDT.2004.1277905
   NAHIYAN A, 2016, DES AUT C DAC 2016 5, P1
   Nane R, 2016, IEEE T COMPUT AID D, V35, P1591, DOI 10.1109/TCAD.2015.2513673
   Potkonjak M, 2010, DES AUT CON, P633
   Rahmani Kamran, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P148, DOI 10.1109/ISQED.2014.6783318
   Rajendran J, 2016, I CONF VLSI DESIGN, P547, DOI 10.1109/VLSID.2016.143
   Rajendran J, 2015, DES AUT CON, DOI 10.1145/2744769.2744823
   Reagen B., 2014, P IEEE INT S WORKL C
   Roy JA, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P65, DOI 10.1109/HST.2008.4559052
   Roy JA, 2010, COMPUTER, V43, P30, DOI 10.1109/MC.2010.284
   RUBIO A, 1994, IEEE T COMPUT AID D, V13, P387, DOI 10.1109/43.265680
   Sanadhya SK, 2008, LECT NOTES COMPUT SC, V5037, P130, DOI 10.1007/978-3-540-68914-0_8
   Santambrogio MD, 2013, 2013 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), P5, DOI 10.1109/ICICDT.2013.6563290
   Sato Y, 2005, ASIA S PACIF DES AUT, P305, DOI 10.1145/1120725.1120856
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Stine JE, 2007, 2007 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, P173, DOI 10.1109/MSE.2007.44
   Sturton C, 2011, P IEEE S SECUR PRIV, P64, DOI 10.1109/SP.2011.32
   Subramanyan P, 2014, DES AUT TEST EUROPE
   Tseng Allen Hui-Wan, 1999, US Patent, Patent No. [5,903,744, 5903744]
   Turpin Mike, 2003, SYN US GROUP M
   Waksman A, 2011, P IEEE S SECUR PRIV, P49, DOI 10.1109/SP.2011.27
   Wang XM, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P297, DOI 10.1109/ICCD.2011.6081413
   Wang ZH, 2006, ANN COMPUT SECURITY, P473, DOI 10.1109/ACSAC.2006.20
   Wolf Clifford, FORMAL VERIFICATION
   Yang KY, 2016, P IEEE S SECUR PRIV, P18, DOI 10.1109/SP.2016.10
   Yiu J., 2015, DEFINITIVE GUIDE ARM
   Zhang XX, 2011, 2011 24TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), P67, DOI 10.1109/HST.2011.5954998
NR 71
TC 32
Z9 34
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 38
DI 10.1145/3315574
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500001
OA Green Published, Bronze
DA 2024-07-18
ER

PT J
AU Kang, I
   Qiao, F
   Park, D
   Kane, D
   Young, EFY
   Cheng, CK
   Graham, R
AF Kang, Ilgweon
   Qiao, Fang
   Park, Dongwon
   Kane, Daniel
   Young, Evangeline Fung Yu
   Cheng, Chung-Kuan
   Graham, Ronald
TI Three-dimensional Floorplan Representations by Using Corner Links and
   Partial Order
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 3D integrated circuit; 3D IC design; 3D floorplan; floorplan
   representation
ID 3D ICS; DESIGN; CHALLENGES; SILICON; GRAPH
AB Three-dimensional integrated circuit (3D IC) technology offers a potential breakthrough to enable a paradigm-shift strategy, called "more than Moore," with novel features and advantages over the conventional 2D process technology. By having three-dimensional interconnections, 3D IC provides substantial wirelength reduction and a massive amount of bandwidth, which gives significant performance improvement to overcome many of the nontrivial challenges in semiconductor industry. Moreover, 3D integration technology enables to stack disparate technologies with various functionalities into a single system-in-package (SiP), introducing "true 3D IC" design.
   As the first physical design (PD) step, IC floorplanning takes a crucial role to determine IC's overall design qualities such as footprint area, timing closure, power distribution, thermal management, and so on. However, lack of efficient 3D floorplanning algorithms that practically implement advantages of 3D integration technology is a critical bottleneck for PD automation of 3D IC design and implementation. 3D floorplanning (or packing, block partitioning) is a well-known NP-hard problem, and most of 3D floorplanning algorithms rely on heuristics and iterative improvements. Thus, developing complete and efficient 3D floorplan representations is important, since floorplan representation provides the foundation of data structure to search the solution space for 3D IC floorplanning. A well-defined floorplan representation provides a well-organized and cost-effective methodology to design high-performance 3D IC.
   We propose a new 3D IC floorplan representation methodology using corner links and partial order. Given a fixed number of cuboidal blocks and their volume, algorithmic 3D floorplan representations describe topological structure and physical positions/orientations of each block relative to the origin in the 3D floorplan space. In this article, (1) we introduce our novel 3D floorplan representation, called corner links representation, (2) we analyze the equivalence relation between the corner links representation and its corresponding partial order representation, and (3) we discuss several key properties of the corner links representation and partial order representation. The corner links representation provides a complete and efficient structure to assemble the original 3D mosaic floorplan. Also, the corner links representation for the non-degenerate 3D mosaic floorplan can be equivalently expressed by the four trees representation. The partial order representation defines the topological structure of the 3D floorplan with three transitive closure graphs (TCG) for each direction and captures all stitching planes in the 3D floorplan in the order of their respective directions. We demonstrate that the corner links representation can be reduced to its corresponding partial order representation, indicating that the corner links representation shares well-defined and -studied features/properties of 3D TCG-based floorplan representation. If the partial order representation describes relations between any pairs of blocks in the 3D floorplan, then the floorplan is a valid floorplan. We show that the partial order representation can restore the absolute coordinates of all blocks in the 3D mosaic floorplan by using the given physical dimensions of blocks.
C1 [Kang, Ilgweon; Park, Dongwon; Kane, Daniel; Cheng, Chung-Kuan; Graham, Ronald] Univ Calif San Diego, La Jolla, CA 92093 USA.
   [Qiao, Fang] Microsoft, Redmond, WA 98052 USA.
   [Young, Evangeline Fung Yu] Chinese Univ Hong Kong, Shatin, Hong Kong, Peoples R China.
C3 University of California System; University of California San Diego;
   Microsoft; Chinese University of Hong Kong
RP Kang, I (corresponding author), Univ Calif San Diego, La Jolla, CA 92093 USA.
EM igkang@ucsd.edu; fmarkqiao@gmail.com; dwp003@ucsd.edu; dakane@ucsd.edu;
   fyyoung@cse.cuhk.edu.hk; ckcheng@ucsd.edu; graham@ucsd.edu
RI Park, Dongwon/Y-2775-2019
OI Park, Dongwon/0000-0003-1508-3315
CR [Anonymous], P ACM IEEE INT S LOW
   [Anonymous], EQ MAT 3DIC WLP APPL
   [Anonymous], P IEEE INT C 3D SYST
   [Anonymous], 2016, 2016 IEEE INT 3D SYS
   Baxter G., 1964, Proc. AMS, V15, P851
   Bernstein K, 2007, DES AUT CON, P562, DOI 10.1109/DAC.2007.375227
   Chan H.H., 2005, PROC INT S PHYS DESI, P129
   Chang K, 2017, IEEE T VLSI SYST, V25, P2118, DOI 10.1109/TVLSI.2017.2686426
   Chantara W, 2015, INT JOINT CONF COMP, P1, DOI 10.1109/JCSSE.2015.7219760
   Cheng CK, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P105
   Cheng L, 2005, ASIA S PACIF DES AUT, P405
   CHUNG FRK, 1978, J COMB THEORY A, V24, P382, DOI 10.1016/0097-3165(78)90068-7
   Cong J, 2007, ASIA S PACIF DES AUT, P780
   Cong J, 2010, THREE-DIMENSIONAL INTEGRATED CIRCUIT DESIGN, P63, DOI 10.1007/978-1-4419-0784-4_4
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   Dulucq S, 1998, DISCRETE MATH, V180, P143, DOI 10.1016/S0012-365X(97)00112-X
   Fill J. A., 1997, Combinatorics, Probability and Computing, V6, P435, DOI 10.1017/S0963548397003118
   Fujiyoshi K, 2009, IEEE T COMPUT AID D, V28, P759, DOI 10.1109/TCAD.2009.2015424
   Goplen B, 2007, DES AUT CON, P626, DOI 10.1109/DAC.2007.375239
   HILTON P, 1991, MATH INTELL, V13, P64, DOI 10.1007/BF03024089
   Hong XL, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P8, DOI 10.1109/ICCAD.2000.896442
   Hu X, 2013, IEEE T VLSI SYST, V21, P354, DOI 10.1109/TVLSI.2012.2183904
   Huang G, 2007, ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, P205
   Jung M, 2013, IEEE CUST INTEGR CIR
   Khan AK, 2014, IEEE INT ADV COMPUT, P696, DOI 10.1109/IAdCC.2014.6779409
   Kim DH, 2015, IEEE DES TEST, V32, P8, DOI 10.1109/MDAT.2015.2440317
   Klarner D. A., 1970, Journal of Combinatorial Theory, Series A, V9, P401, DOI 10.1016/S0021-9800(70)80093-X
   Knechtel J, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P3, DOI 10.1145/2872334.2872335
   Knickerbocker JU, 2008, ELEC COMP C, P538, DOI 10.1109/ECTC.2008.4550025
   Lawler EL, 2001, COMBINATORIAL OPTIMI
   Lin JM, 2001, DES AUT CON, P764, DOI 10.1109/DAC.2001.935608
   Lin S., 2004, Error Control Coding, Vsecond
   Lu JW, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P11, DOI 10.1145/2872334.2872361
   OUSTERHOUT JK, 1985, IEEE DES TEST COMPUT, V2, P19, DOI 10.1109/MDT.1985.294681
   OUSTERHOUT JK, 1984, IEEE T COMPUT AID D, V3, P87, DOI 10.1109/TCAD.1984.1270061
   Sapatnekar SS, 2009, ASIA S PACIF DES AUT, P423, DOI 10.1109/ASPDAC.2009.4796518
   Shayan A, 2009, DES AUT TEST EUROPE, P288
   Song TG, 2015, ELEC COMP C, P529, DOI 10.1109/ECTC.2015.7159641
   Waldrop MM, 2016, NATURE, V530, P144, DOI 10.1038/530144a
   Wang RS, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1835420.1835426
   Wang RS, 2009, 2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II, P1098, DOI 10.1109/ICCCAS.2009.5250323
   Wang RS, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P54
   Wu GM, 2001, PR IEEE COMP DESIGN, P501, DOI 10.1109/ICCD.2001.955075
   Yamazaki H, 2000, IEICE T FUND ELECTR, VE83A, P639
   Yao B, 2003, ACM T DES AUTOMAT EL, V8, P55, DOI 10.1145/606603.606607
   Young EFY, 2003, IEEE T COMPUT AID D, V22, P457, DOI 10.1109/TCAD.2003.809651
   Yuchun Ma, 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P1079
   Yuh PH, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P300, DOI 10.1109/ICCAD.2004.1382590
   Yuh PH, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278350
   Zhang LY, 2007, IEEE INT SYMP CIRC S, P2044, DOI 10.1109/ISCAS.2007.378499
   Zhang WP, 2009, 11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), P93
   Zhou H, 2004, PR IEEE COMP DESIGN, P572
NR 52
TC 1
Z9 1
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 13
DI 10.1145/3289179
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700013
DA 2024-07-18
ER

PT J
AU Delledonne, L
   Zaccaria, V
   Susella, R
   Bertoni, G
   Melzani, F
AF Delledonne, Lorenzo
   Zaccaria, Vittorio
   Susella, Ruggero
   Bertoni, Guido
   Melzani, Filippo
TI CASCA: A Design Automation Approach for Designing Hardware
   Countermeasures Against Side-Channel Attacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Domain specific languages; extra-functional validation
ID HIGHER-ORDER MASKING; POWER ANALYSIS
AB Implementing a cryptographic circuit poses challenges not always acknowledged in the backing mathematical theory. One of them is the vulnerability against side-channel attacks. A side-channel attack is a procedure that uses information leaked by the circuit through, for example, its own power consumption or electromagnetic emissions, to derive sensitive data (e.g, the secret key used for encryption). Nowadays, we design circuitry to keep this sensitive information from leaking (i.e., a countermeasure), but the path from specification down to implementation is far from being fully automatic. As we know, manual refinement steps can be error prone and the sheer potential of these errors can be devastating in a scenario such as the one we are dealing with.
   In this article, we investigate whether a single embedded domain specific language (EDSL) can, at the same time, help us in specifying and enforcing the functionality of the circuit as well as its protection against side-channel attacks. The EDSL is a fundamental block of an original design flow (named Countermeasure Against Side-Channel Attacks, i.e., CASCA) whose aim is to complement an existing industrial scenario and to provide the necessary guarantee that a secure primitive is not vulnerable up to a first-order attack. As a practical case study, we will show how we applied the proposed tools to ensure both functional and extra-functional correctness of a composite-field Advanced Encryption Standard (AES) S-Box. To ensure the reproducibility of this research, this article is accompanied by an open source release of the EDSL1 that contains the presented S-Box implementation and an additional 3-Shares threshold implementation of the Keccak chi function [7].
C1 [Delledonne, Lorenzo; Susella, Ruggero] STMicroelect, Via Camillo Olivetti 2, Agrate Brianza, Italy.
   [Zaccaria, Vittorio] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Piazza Leonardo Vinci 32, Milan, Italy.
   [Bertoni, Guido; Melzani, Filippo] Secur Pattern, Via Enr Stassano 29, Brescia, Italy.
C3 STMicroelectronics; Polytechnic University of Milan
RP Delledonne, L (corresponding author), STMicroelect, Via Camillo Olivetti 2, Agrate Brianza, Italy.
EM lorenzo.delledonne@gmail.com; vittorio.zaccaria@polimi.it;
   ruggero.susella@st.com; g.bertoni@securitypattern.com;
   f.melzani@securitypattern.com
OI bertoni, guido/0000-0002-5122-1589; Melzani, Filippo/0000-0002-0282-8894
FU EU's H2020 [644052-HECTOR]
FX This project has been partly funded by EU's H2020 (grant n.
   644052-HECTOR).
CR [Anonymous], IEEE T COMPUT
   [Anonymous], ASIC IMPLEMENTATION
   [Anonymous], TECHNICAL REPORT
   [Anonymous], 2004134 CRYPT EPRINT
   [Anonymous], 2015, THESIS
   [Anonymous], 2 SHA 3 CAND C
   Baaij Christiaan, 2014, Trends in Functional Programming. 14th International Symposium, TFP 2013. Revised Selected Papers: LNCS 8322, P17, DOI 10.1007/978-3-642-45340-3_2
   Barthe G, 2015, LECT NOTES COMPUT SC, V9056, P457, DOI 10.1007/978-3-662-46800-5_18
   Batina L, 2011, J CRYPTOL, V24, P269, DOI 10.1007/s00145-010-9084-8
   Bayrak AG, 2013, LECT NOTES COMPUT SC, V8086, P293, DOI 10.1007/978-3-642-40349-1_17
   Bilgin B, 2014, LECT NOTES COMPUT SC, V8419, P187, DOI 10.1007/978-3-319-08302-5_13
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Carette J, 2007, LECT NOTES COMPUT SC, V4807, P222
   Coron JS, 2007, LECT NOTES COMPUT SC, V4727, P28
   Coron JS, 2014, LECT NOTES COMPUT SC, V8424, P410, DOI 10.1007/978-3-662-43933-3_21
   Daemen J., 2013, DESIGN RIJNDAEL AES
   Hajra S, 2015, IEEE T COMPUT AID D, V34, P915, DOI 10.1109/TCAD.2014.2387830
   Hudak P, 1998, FIFTH INTERNATIONAL CONFERENCE ON SOFTWARE REUSE - PROCEEDINGS, P134, DOI 10.1109/ICSR.1998.685738
   Huss S.A., 2017, J LOW POWER ELECT AP, V7, P4
   Kiselyov Oleg., 2012, Typed Tagless Final Interpreters, P130, DOI [DOI 10.1007/978-3-642-32202-0_3, 10.1007/978-3-642-32202-0 3, DOI 10.1007/978-3-642-32202-03]
   Lomné V, 2014, LECT NOTES COMPUT SC, V8731, P35, DOI 10.1007/978-3-662-44709-3_3
   Luo P, 2017, PR IEEE COMP DESIGN, P541, DOI 10.1109/ICCD.2017.94
   MacLane S., 1978, CATEGORIES WORKING M, V5
   Mangard S, 2008, POWER ANAL ATTACKS R
   Marlow Simon, 2010, Haskell 2010 language report
   Moss A, 2012, LECT NOTES COMPUT SC, V7428, P58, DOI 10.1007/978-3-642-33027-8_4
   Oswald E, 2005, LECT NOTES COMPUT SC, V3557, P413
   Rivain M, 2010, LECT NOTES COMPUT SC, V6225, P413, DOI 10.1007/978-3-642-15031-9_28
   Schramm K, 2006, LECT NOTES COMPUT SC, V3860, P208
   Sebastiani R., 2007, J SAT, V3, P141, DOI [DOI 10.3233/978-1-58603-929-5-825, 10.3233/SAT190034, 10.3233/sat190034, DOI 10.3233/SAT190034]
   Standaert FX, 2009, LECT NOTES COMPUT SC, V5479, P443, DOI 10.1007/978-3-642-01001-9_26
   Wadler P., 1995, Advanced Functional Programming. First International Spring School on Advanced Functional Programming Techniques. Tutorial Text, P24
   Zohner M., 2012, Proceedings 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2012), P43, DOI 10.1109/HST.2012.6224317
NR 33
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 69
DI 10.1145/3241047
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200002
DA 2024-07-18
ER

PT J
AU Eslami, F
   Wilton, SJE
AF Eslami, Fatemeh
   Wilton, Steven J. E.
TI Rapid Triggering Capability Using an Adaptive Overlay during FPGA Debug
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FPGA debug; debug instruments; trace buffers; trigger; overlay fabric
ID GENERATION
AB Field Programmable Gate Array (FPGA) technology is rapidly gaining traction in a wide range of applications. Nonetheless, FPGAs still require long design and debug cycles. To debug hardware circuits, trace-based instrumentation is inserted into the design that enables capturing data during the circuit execution into onchip memories for later offline analysis. Since on-chip memories are limited, a trigger circuitry is used to only record data related to specific events during the execution. However, during debugging, a circuit recompilation is required on modifying these instruments. This can be very slow, reducing debug productivity. In this article, we propose a non-intrusive and rapid triggering solution with a tailored overlay fabric and mapping algorithm that seeks to enable fast debug iterations without performing a recompilation. This overlay is specialized for small combinational and sequential circuits with a single output; such circuits are typical of common trigger functions. We present an adaptive strategy to construct the overlay fabric using spare FPGA resources at compile time. At debug time, our proposed trigger mapping algorithms adapt to this specialized overlay to rapidly implement combinational and sequential trigger circuits. Our results show that the overlay fabric can be reconfigured to map different triggering scenarios in less than 40s instead of recompiling the circuit during debug iterations, increasing debug productivity.
C1 [Eslami, Fatemeh; Wilton, Steven J. E.] Univ British Columbia, Dept Elect & Comp Engn, 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
C3 University of British Columbia
RP Eslami, F (corresponding author), Univ British Columbia, Dept Elect & Comp Engn, 2332 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM feslami@ece.ubc.ca; stevew@ece.ubc.ca
CR Ahmed E, 2004, IEEE T VLSI SYST, V12, P288, DOI 10.1109/TVLSI.2004.824300
   Amazon, 2016, AM EC2 F1 INST RUN C
   Anis E., 2007, Proceedings IEEE International Test Conference (ITC), P1
   [Anonymous], P INT C FIELD PROGR
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Boulé M, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P613
   Brant A, 2012, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2012.25
   Calagar N., 2014, FIELD PROGRAMMABLE L, P1, DOI [DOI 10.1109/FPL.2014.6927496, 10.1109/FPL.2014.6927496]
   Cong J, 2005, ACM T DES AUTOMAT EL, V10, P3, DOI 10.1145/1044111.1044113
   Coole J., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P13
   Eslami F., 2017, SIGARCH COMPUT ARCHI, V44, P20
   Eslami F, 2015, 2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), P32, DOI 10.1109/FPT.2015.7393127
   Eslami Fatemeh., 2014, International Conference on Field Programmable Logic and Applications (FPL), P1, DOI [10.1109/FPL.2014.6927418, DOI 10.1109/FPL.2014.6927418]
   Eslami Fatemeh, 2016, P INT WORKSH OV ARCH
   Foster HarryD., 2015, Proc. IEEE/ACM Design Automation Conf, P48
   Goeders J, 2017, IEEE T COMPUT AID D, V36, P83, DOI 10.1109/TCAD.2016.2565204
   Gong J., 1996, FPGA '96. 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, P137
   Graham P., 2001, Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, P41
   HOOVER HJ, 1984, J ACM, V31, P13, DOI 10.1145/2422.322412
   Hung E, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2566668
   Hung E, 2014, IEEE T VLSI SYST, V22, P850, DOI 10.1109/TVLSI.2013.2255071
   Hung E, 2013, ANN IEEE SYM FIELD P, P45, DOI 10.1109/FCCM.2013.40
   Hung Eddie., 2013, ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P19
   Hutchings BL, 2014, ANN IEEE SYM FIELD P, P72, DOI 10.1109/FCCM.2014.29
   Hutton MD, 1998, IEEE T COMPUT AID D, V17, P985, DOI 10.1109/43.728919
   Intel Corporation, 2015, INT COMPL ACQ ALT
   Intel Corporation, 2017, QUART PRIM STAND ED, V3
   Kapre N, 2006, ANN IEEE SYM FIELD P, P205
   Ko HF, 2009, IEEE T COMPUT AID D, V28, P285, DOI 10.1109/TCAD.2008.2009158
   Koch D., 2013, Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, P1, DOI DOI 10.1109/FPL.2013.6645517
   Kourfali A, 2016, IEEE SYM PARA DISTR, P277, DOI 10.1109/IPDPSW.2016.95
   Kundarewich PD, 2004, IEEE T COMPUT AID D, V23, P869, DOI 10.1109/TCAD.2004.828132
   Landy A, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P111
   Lindtjorn O, 2011, IEEE MICRO, V31, P41, DOI 10.1109/MM.2011.17
   Luu J, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2617593
   Marquardt A., 2000, FPGA'00. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P203, DOI 10.1145/329166.329208
   McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
   Mishchenko, 2012, ABC SYSTEM SEQUENTIA
   Mitra S, 2010, DES AUT CON, P12
   Putnam A, 2014, CONF PROC INT SYMP C, P13, DOI 10.1109/ISCA.2014.6853195
   SAVAGE JE, 1987, COMPLEXITY COMPUTING
   Sirowy Scott, 2008, MSRTR2008130 MICR CO
   Synopsys, 2017, ID SIM LIK VIS HARDW
   Thakur S., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P3, DOI 10.1145/201310.201311
   Wilton SJE, 2005, IEEE J SOLID-ST CIRC, V40, P485, DOI 10.1109/JSSC.2004.841038
   Xilinx, 2017, PROGR DEB VIV DES SU
NR 46
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 72
DI 10.1145/3241045
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200005
DA 2024-07-18
ER

PT J
AU Karabacak, F
   Ogras, U
   Ozev, S
AF Karabacak, Fatih
   Ogras, Umit
   Ozev, Sule
TI Remote Detection of Unauthorized Activity via Spectral Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE IoT security; hardware/firmware trojan detection; EM emission
ID HARDWARE; SENSITIVITY; SECURITY
AB Unauthorized hardware or firmware modifications, known as trojans, can steal information, drain the battery, or damage IoT devices. Since trojans may be triggered in the field at an unknown instance, it is important to detect their presence at runtime. However, it is difficult to run sophisticated detection algorithms on these devices due to limited computational power and energy and, in some cases, lack of accessibility. This article presents a stand-off self-referencing technique for detecting unauthorized activity. The proposed technique processes involuntary electromagnetic emissions on a separate hardware, which is physically decoupled from the device under test. When the device enters the test mode, a predefined test application is run on the device repetitively for a known period. The periodicity ensures that the spectral electromagnetic power of the test application concentrates at known frequencies, leaving the remaining frequencies within the operating bandwidth at the noise level. Any deviations from the noise level for these unoccupied frequency locations indicate the presence of unknown (unauthorized) activity. Hence, we are able to differentiate trojan activity without using a golden reference, or any knowledge of the attributes of the trojan activity. Experiments based on hardware measurements show that the proposed technique achieves close to 100% detection accuracy at up to 120cm distance.
C1 [Karabacak, Fatih] Arizona State Univ, Tempe, AZ 85281 USA.
   [Karabacak, Fatih] Intel, 5000 W Chandler Blvd, Chandler, AZ 85226 USA.
   [Ogras, Umit; Ozev, Sule] Arizona State Univ, ISTB4, Tempe, AZ 85281 USA.
C3 Arizona State University; Arizona State University-Tempe; Intel
   Corporation; Arizona State University; Arizona State University-Tempe
RP Karabacak, F (corresponding author), Arizona State Univ, Tempe, AZ 85281 USA.; Karabacak, F (corresponding author), Intel, 5000 W Chandler Blvd, Chandler, AZ 85226 USA.
EM fatih.karabacak@intel.com; umit@asu.edu; sovez@asu.edu
RI Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535
FU National Science Foundation (NSF) [CNS-1651624]
FX This work was supported partially by National Science Foundation (NSF)
   grant CNS-1651624.
CR [Anonymous], TECHNICAL REPORT
   [Anonymous], P 7 INT C CYB PHYS S
   [Anonymous], P 52 ANN DES AUT C
   [Anonymous], P 20 S NETW DISTR SY
   [Anonymous], NERC DIST REP
   [Anonymous], DAT DESCR TOOLB DD T
   [Anonymous], P 11 IEEE ACM IFIP I
   [Anonymous], 2016, SICHERHEIT
   [Anonymous], MOD L 600S ELF VLF H
   [Anonymous], 17 INT S QUAL EL DES
   [Anonymous], 2013, ARXIV13045672
   [Anonymous], 2016, INT WORKSH RAD FREQ
   Aref SH, 2007, OPT COMMUN, V269, P322, DOI 10.1016/j.optcom.2006.08.009
   Backes M., 2010, P USENIX SECURITY S, P307
   Bhasin Shivam, 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS). Proceedings, P2021, DOI 10.1109/ISCAS.2015.7169073
   Bhasin S, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P15, DOI 10.1109/FDTC.2013.15
   Bidmeshki MM, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P163, DOI 10.1109/HST.2015.7140256
   Callan R, 2014, INT SYMP MICROARCH, P242, DOI 10.1109/MICRO.2014.39
   Cha B, 2013, DES AUT TEST EUROPE, P1265
   Chaves R, 2015, IEEE INT SYMP CIRC S, P2009, DOI 10.1109/ISCAS.2015.7169070
   Chongxi Bao, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P47, DOI 10.1109/ISQED.2014.6783305
   Costin A, 2014, USENIX SEC S, P95
   De Mulder E, 2005, EUROCON 2005: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOL 1 AND 2 , PROCEEDINGS, P1879
   Dohr A., 2010, Proceedings of the Seventh International Conference on Information Technology: New Generations (ITNG 2010), P804, DOI 10.1109/ITNG.2010.104
   Du DD, 2010, LECT NOTES COMPUT SC, V6225, P173, DOI 10.1007/978-3-642-15031-9_12
   Evans D., 2011, CISCO
   Genkin D, 2014, LECT NOTES COMPUT SC, V8731, P242, DOI 10.1007/978-3-662-44709-3_14
   Genkin D, 2014, LECT NOTES COMPUT SC, V8616, P444, DOI 10.1007/978-3-662-44371-2_25
   Ghosh Swaroop., 2016, P 35 INT C COMPUTER, P10
   Gupta U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126530
   He CH, 2015, INT RELIAB PHY SYM
   Hu KQ, 2013, DES AUT TEST EUROPE, P1271
   Jayakumar H, 2014, I SYMPOS LOW POWER E, P375, DOI 10.1145/2627369.2631644
   Kachman O., 2016, 2016 IEEE 19 INT S D, P1, DOI DOI 10.1109/DDECS.2016.7482473
   Keoh SL, 2014, IEEE INTERNET THINGS, V1, P265, DOI 10.1109/JIOT.2014.2323395
   Kim Lok-Won, 2009, P IEEE MILITARY COMM, P1
   Kocher P, 2004, DES AUT CON, P753
   Konstantinou C, 2015, INT CONF SMART GRID, P283, DOI 10.1109/SmartGridComm.2015.7436314
   Leander Gregor., 2016, Security and Privacy in Communication Networks: 11thInternational Conference, SecureComm 2015, Dallas, TX, USA, October 26-29, 2015, Revised Selected Papers, V164, P97
   Liu Y, 2013, ICCAD-IEEE ACM INT, P399, DOI 10.1109/ICCAD.2013.6691149
   Maglaras LA, 2014, 2014 SCIENCE AND INFORMATION CONFERENCE (SAI), P626, DOI 10.1109/SAI.2014.6918252
   Narasimhan S., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P71, DOI 10.1109/HST.2011.5954999
   Narasimhan S, 2012, IEEE DES TEST COMPUT, V29, P37, DOI 10.1109/MDT.2012.2210183
   Nowroz AN, 2014, IEEE T COMPUT AID D, V33, P1792, DOI 10.1109/TCAD.2014.2354293
   O'Neill M, 2016, ENGINEERING-PRC, V2, P48, DOI 10.1016/J.ENG.2016.01.014
   Regazzoni F, 2017, ASIA S PACIF DES AUT, P194, DOI 10.1109/ASPDAC.2017.7858319
   Sauvage L, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1502781.1502785
   Shiltz Dylan, 2016, 2016 IEEE Power and Energy Society General Meeting (PESGM), DOI 10.1109/PESGM.2016.7741870
   Sklavos Nicolas., 2017, Hardware Security and Trust: Design and Deployment of Integrated Circuits in a Threatened Environment
   Standaert FX, 2009, LECT NOTES COMPUT SC, V5479, P443, DOI 10.1007/978-3-642-01001-9_26
   Stepanov S., 2008, 2008 Canadian Conference on Electrical and Computer Engineering - CCECE, P000523, DOI 10.1109/CCECE.2008.4564589
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Vlacheas P, 2013, IEEE COMMUN MAG, V51, P102, DOI 10.1109/MCOM.2013.6525602
   Wang XY, 2015, ICCAD-IEEE ACM INT, P544, DOI 10.1109/ICCAD.2015.7372617
   Xiao K, 2014, IEEE T COMPUT AID D, V33, P1778, DOI 10.1109/TCAD.2014.2356453
   Xiao K, 2013, IEEE DES TEST, V30, P26, DOI 10.1109/MDAT.2013.2249555
   Yan B, 2009, 2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL IV, P166, DOI 10.1109/CCCM.2009.5267755
   Yu QY, 2013, INT SYM DEFEC FAU TO, P266, DOI 10.1109/DFT.2013.6653617
NR 58
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 81
DI 10.1145/3276770
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200015
DA 2024-07-18
ER

PT J
AU Abella, J
   Padilla, M
   Del Castillo, J
   Cazorla, FJ
AF Abella, Jaume
   Padilla, Maria
   Del Castillo, Joan
   Cazorla, Francisco J.
TI Measurement-Based Worst-Case Execution Time Estimation Using the
   Coefficient of Variation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Worst-case execution time; extreme value theory; probabilistic analysis;
   randomisation
AB Extreme Value Theory (EVT) has been historically used in domains such as finance and hydrology to model worst-case events (e.g., major stock market incidences). EVT takes as input a sample of the distribution of the variable to model and fits the tail of that sample to either the Generalised Extreme Value (GEV) or the Generalised Pareto Distribution (GPD). Recently, EVT has become popular in real-time systems to derive worst-case execution time (WCET) estimates of programs. However, the application of EVT is not straightforward and requires a detailed analysis of, and customisation for, the particular problem at hand. In this article, we tailor the application of EVT to timing analysis. To that end, (1) we analyse the response time of different hardware resources (e.g., cache memories) and identify those that may lead to radically different types of execution time distributions. (2) We show that one of these distributions, known as mixture distribution, causes problems in the use of EVT. In particular, mixture distributions challenge not only properly selecting GEV/GPD parameters (i.e., location, scale and shape) but also determining the size of the sample to ensure that enough tail values are passed to EVT and that only tail values are used by EVT to fit GEV/GPD. Failing to select these parameters has a negative impact on the quality of the derived WCET estimates. We tackle these problems, by (3) proposing Measurement-Based Probabilistic Timing Analysis using the Coefficient of Variation (MBPTA-CV), a new mixture-distribution aware, WCET-suited MBPTA method that builds on recent EVT developments in other fields (e.g., finance) to automatically select the distribution parameters that best fit the maxima of the observed execution times. Our results on a simulation environment and a real board show that MBPTA-CV produces high-quality WCET estimates.
C1 [Abella, Jaume; Cazorla, Francisco J.] BSC, Barcelona, Spain.
   [Padilla, Maria; Del Castillo, Joan] Univ Autonoma Barcelona, Dept Math, Cerdanyola Del Valles 08193, Spain.
   [Cazorla, Francisco J.] IIIA CSIC, Barcelona, Spain.
   [Abella, Jaume; Cazorla, Francisco J.] Nexus 2 Bldg,C Jordi Girona 29, Barcelona 08034, Spain.
C3 Autonomous University of Barcelona; Consejo Superior de Investigaciones
   Cientificas (CSIC); CSIC - Instituto de Investigacion en Inteligencia
   Artificial (IIIA)
RP Abella, J (corresponding author), BSC, Barcelona, Spain.; Abella, J (corresponding author), Nexus 2 Bldg,C Jordi Girona 29, Barcelona 08034, Spain.
RI Abella, Jaume/B-7422-2016; del Castillo, Joan/H-7506-2015; Cazorla,
   Francisco J/D-7261-2016
FU European Community's FP7 [FP7] under the PROXIMA Project [611085];
   Spanish Ministry of Science and Innovation [TIN2015-65316-P]; HiPEAC
   Network of Excellence; Ministry of Economy and Competitiveness under
   Ramon y Cajal postdoctoral fellowship [RYC-2013-14717]
FX The research leading to these results has received funding from the
   European Community's FP7 [FP7/20072013] under the PROXIMA Project
   (www.proxima-project.eu), grant 611085. This work has also been
   partially supported by the Spanish Ministry of Science and Innovation
   under grant TIN2015-65316-P and the HiPEAC Network of Excellence. Jaume
   Abella was partially supported by the Ministry of Economy and
   Competitiveness under Ramon y Cajal postdoctoral fellowship
   RYC-2013-14717.
CR Abella J., 2015, P INT C RISK AN ICRA
   Altmeyer S., 2014, DATE
   [Anonymous], 2012, ECRTS
   [Anonymous], ECRTS
   [Anonymous], RTSS
   [Anonymous], RTSS
   [Anonymous], 2014, ECRTS
   Anwar H., 2015, NEWCAS
   Benedicte P., 2016, INDIN
   Bernat G., 2005, J EMBED COMPUT, V1, P179
   Betts Adam, 2010, 10 INT WORKSHOP WORS
   Box G.E., 1970, J AM STAT ASSOC, V65, P1509
   BSC, 2017, UPCDACRRCAP20173 BSC
   Buttle D., 2012, ECRTS
   Cai YZ, 2011, COMMUN STAT-SIMUL C, V40, P99, DOI 10.1080/03610918.2010.530368
   Cazorla F. J., 2013, P WORST CAS EX TIM A
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Clarke RT, 2002, HYDROL EARTH SYST SC, V6, P17, DOI 10.5194/hess-6-17-2002
   Coles S., 2001, INTRO STAT MODELING, V208, DOI DOI 10.1007/978-1-4471-3675-0
   Cucu L., 2013, PROARTIS D3 6 PROBAB
   Del Castillo J, 2014, SCAND J STAT, V41, P382, DOI 10.1111/sjos.12037
   Edelin G., 2009, ARTIST
   Edgar S., 2001, RTSS
   Feller W., 1996, An introduction to probability theory and its applications
   Gaisler Cobham, 2013, NGMP PRELIMINARY DAT
   Garrido M., 2000, P C MATH METH REL ME
   Hansen J., 2009, P WORST CAS EX TIM A
   International Organization for Standardization, 2009, 26262 ISODIS
   Jalle J., 2014, DATE
   JEDEC, 2008, JESD792E
   Kirner R., 2004, P SOFTW TECHN FUT EM
   Kosmidis L., 2013, DATE
   Kosmidis L., 2013, DATE
   Kosmidis L., 2014, P EUR DIG SYST DES
   Kotz S., 2000, Extreme Value Distributions: Theory and Applications
   Lima G., 2016, ECRTS
   Lu Y., 2011, ACM SIGBED REV, V8, P11, DOI [10.1145/2038617.2038619, DOI 10.1145/2038617.2038619]
   Lu Y, 2012, REAL TIM SYST SYMP P, P351, DOI 10.1109/RTSS.2012.85
   Mezzetti E., 2011, P WORST CAS EX TIM W
   Mezzetti E., 2013, RTAS
   Milutinovic S., 2016, ISORC
   Nowotsch J., 2014, ECRTS
   Owens J., 2015, DAC
   Paolieri M., 2009, IEEE EMBEDDED SYSTEM, V1, P4
   Paolieri M., 2009, ISCA
   Patte M., 2011, 4200023100 EUR SPAC
   Paulitsch M., 2015, P EUR DIG SYST DES
   Petters S. M., 2003, P WORST CAS CAS EX T
   Poovey J., 2007, Characterization of the EEMBC Benchmark Suite
   Reineke Jan., 2014, Leibniz Transactions on Embedded Systems, V1, P03
   Santinelli L., 2014, P WORST CAS EX TIM A
   Society of Automotive Engineers (SAE) International, 2001, ARP4761 SAE
   Wartel F., 2015, DATE
   Wenzel I., 2008, ISOLA
   Wenzel I., 2005, DATE
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
NR 56
TC 32
Z9 34
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 72
DI 10.1145/3065924
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900015
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wang, Y
   Gao, D
   Tannir, D
   Dong, N
   Fang, GP
   Dong, W
   Li, P
AF Wang, Ya
   Gao, Di
   Tannir, Dani
   Dong, Ning
   Fang, G. Peter
   Dong, Wei
   Li, Peng
TI Multiharmonic Small-Signal Modeling of Low-Power PWM DC-DC Converters
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Integrated circuit modeling; multiharmonic averaging; switched mode
   power supplies; DC-DC converters
ID SWITCH
AB Small-signal models of pulse-width modulation (PWM) converters are widely used for analyzing stability and play an important role in converter design and control. However, existing small-signal models either are based on averaged DC behaviors, and hence are unable to capture frequency responses that are faster than the switching frequency, or greatly approximate these high-frequency responses. We address the severe limitations of the existing models by proposing a multiharmonic model that provides a complete small-signal characterization of both DC averages and high-order harmonic responses. The proposed model captures important high-frequency overshoots and undershoots of the converter response, which are otherwise unaccounted for by the existing techniques. In two converter examples, the proposed model corrects the misleading results of the existing models by providing truthful characterization of the overall converter AC response and offers important guidance for converter design and closed-loop control.
C1 [Wang, Ya; Li, Peng] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
   [Gao, Di] Cadence Design Syst Inc, San Jose, CA USA.
   [Tannir, Dani] Lebanese Amer Univ, Dept Elect & Comp Engn, POB 36, Byblos, Lebanon.
   [Dong, Ning; Fang, G. Peter; Dong, Wei] Texas Instruments Inc, Dallas, TX 75266 USA.
C3 Texas A&M University System; Texas A&M University College Station; ASML
   Holding; Lebanese American University; Texas Instruments
RP Wang, Y (corresponding author), Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
EM tonywang@tamu.edu; dgao63@hotmail.com; dani.tannir@lau.edu.lb;
   ningd@ti.com; gfang1@ti.com; weidong@ti.com; pli@tamu.edu
FU National Science Foundation [CCF-1117660]; Semiconductor Research
   Corporation through the Texas Analog Center of Excellence at the
   University of Texas at Dallas [1836.115]; NPRP from the Qatar National
   Research Fund (Qatar Foundation) [NPRP 8-274-2-107]
FX This work is supported by the National Science Foundation (grant no.
   CCF-1117660) and by the Semiconductor Research Corporation through the
   Texas Analog Center of Excellence at the University of Texas at Dallas
   (Task ID: 1836.115). This publication was also made possible by NPRP
   grant no. NPRP 8-274-2-107 from the Qatar National Research Fund (a
   member of the Qatar Foundation). The statements made herein are solely
   the responsibility of the authors.
CR Caliskan VA, 1999, IEEE T POWER ELECTR, V14, P124, DOI 10.1109/63.737600
   Erickson R.W., 2007, FUNDAMENTALS POWER E, DOI DOI 10.1007/B100747
   Feldmann P, 1996, IEEE IC CAD, P295, DOI 10.1109/ICCAD.1996.569712
   Groves J., 1991, P 1991 IEEE POW EL S
   Hahn J., 2001, Chem. Eng. Educ., V35, P208
   NOWOROLSKI JM, 1991, APPL POWER ELECT CO, P445, DOI 10.1109/APEC.1991.146212
   PEREZARRIAGA IJ, 1990, AUTOMATICA, V26, P215, DOI 10.1016/0005-1098(90)90117-Z
   Qiu Y, 2006, IEEE T POWER ELECTR, V21, P1185, DOI 10.1109/TPEL.2006.880354
   Sanders SR, 1991, IEEE T POWER ELECTR, V6, P251, DOI 10.1109/63.76811
   Scandola L., 2015, P CONTR MOD POW EL P CONTR MOD POW EL, P1
   Shortt D. J., 1982, IEEE Power Electronics Specialists Conference. PESC '82 Record, P199
   Sun J, 2001, IEEE T POWER ELECTR, V16, P482, DOI 10.1109/63.931052
   Tannir D, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2890500
   Verghese G. C., 1986, IEEE T POWER ELECTR, V2, P76
   VORPERIAN V, 1990, IEEE T AERO ELEC SYS, V26, P497, DOI 10.1109/7.106127
   VORPERIAN V, 1990, IEEE T AERO ELEC SYS, V26, P490, DOI 10.1109/7.106126
   Wang Y., 2016, P 2016 DES AUT TEST
   WESTER GW, 1973, IEEE T AERO ELEC SYS, VAES9, P376, DOI 10.1109/TAES.1973.309723
   Zeng Zhiyu, 2013, ACM T AUTOM ELECT SY, V18, P1
NR 19
TC 7
Z9 8
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 68
DI 10.1145/3057274
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lu, TT
   Srivastava, A
AF Lu, Tiantao
   Srivastava, Ankur
TI Low-Power Clock Tree Synthesis for 3D-ICs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 3D-ICs; TSV; clock tree synthesis; clock gating; optimization
ID OPTIMIZATION
AB We propose efficient algorithms to construct a low-power clock tree for through-silicon-via (TSV)-based 3DICs. We use shutdown gates to save clock trees' dynamic power, which selectively turn off certain clock tree branches to avoid unnecessary clock activities when the modules in these tree branches are inactive. While this clock gating technique has been extensively studied in 2D circuits, its application in 3D-ICs is unclear. In 3D-ICs, a shutdown gate is connected to a control signal unit through control TSVs, which may cause placement conflicts with existing clock TSVs in the layout due to TSV's large physical dimension. We develop a two-phase clock tree synthesis design flow for 3D-ICs: (1) 3D abstract clock tree generation based on K-means clustering and (2) clock tree embedding with simultaneous shutdown gates' insertion based on simulated annealing (SA) and a force-directed TSV placer. Experimental results indicate that (1) the K-means clustering heuristic significantly reduces the clock power by clustering modules with similar switching behavior and close proximity, and (2) the SA algorithm effectively inserts the shutdown gates to a 3D clock tree, while considering control TSV's placement. Compared with previous 3D clock tree synthesis techniques, our Kmeans clustering-based approach achieves larger reduction in clock tree power consumption while ensuring zero clock skew.
C1 [Lu, Tiantao; Srivastava, Ankur] Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Lu, TT (corresponding author), Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
EM ttlu@umd.edu; ankurs@umd.edu
OI SRIVASTAVA, ANKUR/0000-0002-5445-904X
FU National Science Foundation [CCF-0917057]
FX This work is supported by the National Science Foundation, under grant
   CCF-0917057.
CR [Anonymous], 2009, ISPD 2009 CLOCK NETW
   Benini L., 1999, ACM T DES AUTOMAT EL, V4, P351
   Bolzani L, 2009, DES AUT TEST EUROPE, P334
   CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Chao WC, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297686
   Donno Monica, 2003, P 40 DES AUT C DAC 0
   EDAHIRO M, 1993, ACM IEEE D, P612
   Farrahi AH, 2001, IEEE T COMPUT AID D, V20, P705, DOI 10.1109/43.924824
   Inaba M., 1994, Proceedings of the Tenth Annual Symposium on Computational Geometry, P332, DOI 10.1145/177424.178042
   Jackson M. A. B., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P573, DOI 10.1109/DAC.1990.114920
   Jung MG, 2012, IEEE T COMPUT AID D, V31, P1194, DOI 10.1109/TCAD.2012.2188400
   Kim TY, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003708
   Kim TY, 2010, ASIA S PACIF DES AUT, P479
   Li H, 2004, IEEE T VLSI SYST, V12, P245, DOI 10.1109/TVLSI.2004.824307
   Liu C, 2011, DES AUT CON, P783
   LLOYD SP, 1982, IEEE T INFORM THEORY, V28, P129, DOI 10.1109/TIT.1982.1056489
   Lu JW, 2012, IEEE T VLSI SYST, V20, P2094, DOI 10.1109/TVLSI.2011.2168834
   Lu T, 2016, I SYMPOS LOW POWER E, P82, DOI 10.1145/2934583.2934589
   Lu TT, 2016, IEEE COMP SOC ANN, P158, DOI 10.1109/ISVLSI.2016.69
   Lu TT, 2016, INT SYM QUAL ELECT, P35, DOI 10.1109/ISQED.2016.7479173
   Lu TT, 2015, IEEE T VLSI SYST, V23, P3129, DOI 10.1109/TVLSI.2014.2384042
   Lu TT, 2014, I SYMPOS LOW POWER E, P319, DOI 10.1145/2627369.2627665
   Lu Tiantao., 2015, P 25 EDITION GREAT L, P27
   Lung CL, 2013, IEEE T COMPUT AID D, V32, P1100, DOI 10.1109/TCAD.2013.2245375
   Massberg J, 2008, ACM T ALGORITHMS, V4, DOI 10.1145/1383369.1383381
   Oh J, 2001, IEEE T COMPUT AID D, V20, P715, DOI 10.1109/43.924825
   Park H, 2015, IEEE T COMPUT AID D, V34, P266, DOI 10.1109/TCAD.2014.2379645
   Sematech, 2010, 3D INT TECHN US TSV
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   Shelar RS, 2012, IEEE T COMPUT AID D, V31, P1781, DOI 10.1109/TCAD.2012.2206592
   Shelar Rupesh S., 2010, P ACM INT S PHYS DES
   Shen WX, 2010, IEEE T VLSI SYST, V18, P1639, DOI 10.1109/TVLSI.2009.2030156
   Viswanathan N, 2005, IEEE T COMPUT AID D, V24, P722, DOI 10.1109/TCAD.2005.846365
   Xie Y, 2016, IEEE T MULTI-SCALE C, V2, P108, DOI 10.1109/TMSCS.2016.2550460
   Yang JJ, 2011, CLIN ORTHOP SURG, V3, P16, DOI 10.4055/cios.2011.3.1.16
   Zhao X, 2011, IEEE T COMP PACK MAN, V1, P247, DOI 10.1109/TCPMT.2010.2099590
NR 36
TC 1
Z9 1
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 50
DI 10.1145/3019610
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200011
OA Bronze
DA 2024-07-18
ER

PT J
AU Zhang, XW
   Zhang, YT
   Childers, BR
   Yang, J
AF Zhang, Xianwei
   Zhang, Youtao
   Childers, Bruce R.
   Yang, Jun
TI On the Restore Time Variations of Future DRAM Memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; DRAM; memory access; restore; process variation;
   further scaling; remapping
ID MANAGEMENT; POWER; ECC
AB As the de facto main memory standard, DRAM (Dynamic Random Access Memory) has achieved dramatic density improvement in the past four decades, along with the advancements in process technology. Recent studies reveal that one of the major challenges in scaling DRAM into the deep sub-micron regime is its significant variations on cell restore time, which affect timing constraints such as write recovery time. Adopting traditional approaches results in either low yield rate or large performance degradation. In this article, we propose schemes to expose the variations to the architectural level. By constructing memory chunks with different access speeds and, in particular, exploiting the performance benefits of fast chunks, a variation-aware memory controller can effectively mitigate the performance loss due to relaxed timing constraints. We then proposed restore-time-aware rank construction and page allocation schemes to make better use of fast chunks. Our experimental results show that, compared to traditional designs such as row sparing and Error Correcting Codes, the proposed schemes help to improve system performance by about 16% and 20%, respectively, for 20nm and 14nm technology nodes on a four-core multiprocessor system.
C1 [Zhang, Xianwei; Zhang, Youtao; Childers, Bruce R.] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
   [Yang, Jun] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15261 USA.
C3 Pennsylvania Commonwealth System of Higher Education (PCSHE); University
   of Pittsburgh; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh
RP Zhang, XW (corresponding author), Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA 15260 USA.
EM xianeizhang@cs.pitt.edu; zhangyt@cs.pitt.edu; childers@cs.pitt.edu;
   juy9@pitt.edu
OI Yang, Jun/0000-0001-8372-6541
FU National Science Foundation [CCF-1422331, CNS-1012070, CCF-1535755,
   CCF-1617071]; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [1422331, 1617071] Funding
   Source: National Science Foundation
FX This work was supported by the National Science Foundation, under grants
   CCF-1422331, CNS-1012070, CCF-1535755 and CCF-1617071.
CR Agrawal A, 2014, INT S HIGH PERF COMP, P84, DOI 10.1109/HPCA.2014.6835978
   Ahn JH, 2009, IEEE COMPUT ARCHIT L, V8, P5, DOI 10.1109/L-CA.2008.13
   [Anonymous], STRONG 14NM FINFET L
   [Anonymous], 2010, FAULT TOLERANT SYSTE
   [Anonymous], 2GB DDR3 SDRAM DAT S
   [Anonymous], 2009, P C HIGH PERFORMANCE, DOI [10.1145/1654059.1654101, DOI 10.1145/1654059.1654101]
   [Anonymous], TN0455 MICR
   [Anonymous], WHAT IS TWR
   [Anonymous], 2007, Memory Systems: Cache, DRAM, Disk
   [Anonymous], TN4614 MICR
   [Anonymous], ACM T DES AUTOM ELEC
   [Anonymous], TECHNICAL REPORT
   [Anonymous], REPLACEMENT FAULTY M
   [Anonymous], ACM T DES AUTOM ELEC
   [Anonymous], 2012, INT TECHN ROADM SEM
   [Anonymous], DEF SSTE32882 REG CL
   [Anonymous], TECHNICAL REPORT
   Maestro JA, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003705
   Asadinia M, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699867
   Ayoub R, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2534381
   Bhattacharjee A, 2009, CONF PROC INT SYMP C, P290, DOI 10.1145/1555815.1555792
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Chandrasekar K, 2014, DES AUT TEST EUROPE
   Cong J, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929947
   Kang U., 2014, THE MEMORY FORUM
   Karnik T, 2004, 2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, P175, DOI 10.1109/ICICDT.2004.1309939
   Kim J, 2001, P IEEE INT ASIC C&E, P193, DOI 10.1109/ASIC.2001.954696
   Kim K, 2005, 2005 IEEE Intelligent Transportation Systems Conference (ITSC), P332
   Kim K, 2009, IEEE ELECTR DEVICE L, V30, P846, DOI 10.1109/LED.2009.2023248
   Kim Y, 2012, CONF PROC INT SYMP C, P368
   Kirihata T, 1996, IEEE J SOLID-ST CIRC, V31, P558, DOI 10.1109/4.499733
   Lee D, 2001, IEEE T COMPUT, V50, P1352, DOI 10.1109/tc.2001.970573
   Lee D, 2015, INT S HIGH PERF COMP, P489, DOI 10.1109/HPCA.2015.7056057
   Lee D, 2013, INT S HIGH PERF COMP, P615, DOI 10.1109/HPCA.2013.6522354
   Liang X, 2007, INT SYMP MICROARCH, P15, DOI 10.1109/MICRO.2007.40
   Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
   Luo YX, 2014, I C DEPEND SYS NETWO, P467, DOI 10.1109/DSN.2014.50
   Mandelman JA, 2002, IBM J RES DEV, V46, P187, DOI 10.1147/rd.462.0187
   Mueller W, 2005, INT EL DEVICES MEET, P347
   Ohsawa T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P82, DOI 10.1109/LPE.1998.708160
   Ramos Luiz E, 2011, P INT C SUP, P85
   Reviriego P, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1698759.1698768
   Sarangi SR, 2008, IEEE T SEMICONDUCT M, V21, P3, DOI 10.1109/TSM.2007.913186
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Seshadri Vivek, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P185, DOI 10.1145/2540708.2540725
   Shin WY, 2014, INT S HIGH PERF COMP, P464, DOI 10.1109/HPCA.2014.6835956
   Smith G., 2007, Proceedings - International Fertiliser Society, P1, DOI 10.1007/978-3-7643-7557-7_1
   Son Y.H., 2013, INT S COMPUTER ARCHI, V41, P380
   Su CL, 2005, INT SYM DEFEC FAU TO, P81, DOI 10.1109/DFTVS.2005.18
   Teodorescu R, 2008, CONF PROC INT SYMP C, P363, DOI 10.1109/ISCA.2008.40
   Venkatesan RK, 2006, INT S HIGH PERF COMP, P157, DOI 10.1109/HPCA.2006.1598122
   Verbree Jouke, 2010, 2010 15th IEEE European Test Symposium (ETS 2010), P36, DOI 10.1109/ETSYM.2010.5512785
   Vogelsang T., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P363, DOI 10.1109/MICRO.2010.42
   Wang J, 2014, PR IEEE COMP DESIGN, P22, DOI 10.1109/ICCD.2014.6974657
   Wong K., 2008, IEEE International Test Conference (ITC), P1
   Wu L., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, P249
   Zhang XW, 2015, DES AUT TEST EUROPE, P477
   Zhao B, 2013, IEEE T COMPUT, V62, P2252, DOI 10.1109/TC.2012.129
   Zhao XY, 2015, J NANOMATER, V2015, DOI 10.1155/2015/104193
   Zheng HZ, 2008, INT SYMP MICROARCH, P210, DOI 10.1109/MICRO.2008.4771792
NR 60
TC 3
Z9 3
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 26
DI 10.1145/2967609
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800007
DA 2024-07-18
ER

PT J
AU Ho, CH
   Chen, YC
   Wang, CY
   Huang, CY
   Datta, S
   Narayanan, V
AF Ho, Ching-Hsuan
   Chen, Yung-Chih
   Wang, Chun-Yao
   Huang, Ching-Yi
   Datta, Suman
   Narayanan, Vijaykrishnan
TI Area-Aware Decomposition for Single-Electron Transistor Arrays
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Circuit synthesis; low-power electronics; minimization methods;
   single-electron devices; single-electron transistors
ID MINIMIZATION; FPGA
AB Single-electron transistor SET) at room temperature has been demonstrated as a promising device for extending Moore's law due to its ultra-low power consumption. Existing SET synthesis methods synthesize a Boolean network into a large reconfigurable SET array where the height of SET array equals the number of primary inputs. However, recent experiments on device level have shown that this height is restricted to a small number, say, 10, rather than arbitrary value due to the ultra-low driving strength of SET devices. On the other hand, the width of an SET array is also suggested to be a small value. Consequently, it is necessary to decompose a large SET array into a set of small SET arrays where each of them realizes a sub-function of the original circuit with no more than 10 inputs. Thus, this article presents two techniques for achieving area-efficient SET array decomposition: One is a width minimization algorithm for reducing the area of a single SET array; the other is a depth-bounded mapping algorithm, which decomposes a Boolean network into many sub-functions such that the widths of the corresponding SET arrays are balanced. The width minimization algorithm leads to a 25%-41% improvement compared to the state of the art, and the mapping algorithm achieves a 60% reduction in total area compared to a naive approach.
C1 [Ho, Ching-Hsuan; Wang, Chun-Yao; Huang, Ching-Yi] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
   [Chen, Yung-Chih] Yuan Ze Univ, Dept Comp Sci & Engn, Taoyuan, Taiwan.
   [Datta, Suman] Penn State Univ, Dept Elect Engn, University Pk, PA 16802 USA.
   [Narayanan, Vijaykrishnan] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
C3 National Tsing Hua University; Yuan Ze University; Pennsylvania
   Commonwealth System of Higher Education (PCSHE); Pennsylvania State
   University; Pennsylvania State University - University Park;
   Pennsylvania Commonwealth System of Higher Education (PCSHE);
   Pennsylvania State University; Pennsylvania State University -
   University Park
RP Ho, CH (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
EM hchings@gmail.com; ycchen.cse@saturn.yzu.edu.tw; wcyao@cs.nthu.edu.tw;
   s9862516@m98.nthu.edu.tw; sdatta@engr.psu.edu; vijay@cse.psu.edu
RI Chang, Yu-Chan/W-3582-2019
OI Chang, Yu-Chan/0000-0003-0474-9935; Datta, Suman/0000-0001-6044-5173
FU Ministry of Science and Technology of Taiwan [MOST
   103-2221-E-007-125-MY3, MOST 103-2221-E-155-069, NSC
   100-2628-E-007-031-MY3, NSC 101-2221-E-155-077, NSC 101-2628-E-007-005,
   NSC 102-2221-E-007-140-MY3, NSC 102-2221-E-155-087]; National Tsing Hua
   University [NTHU 102N2726E1]
FX This work was supported by the Ministry of Science and Technology of
   Taiwan under Grant No. MOST 103-2221-E-007-125-MY3, Grant No. MOST
   103-2221-E-155-069, Grant No. NSC 100-2628-E-007-031-MY3, Grant No. NSC
   101-2221-E-155-077, Grant No. NSC 101-2628-E-007-005, Grant No. NSC
   102-2221-E-007-140-MY3, and Grant No. NSC 102-2221-E-155-087, and by
   National Tsing Hua University under Grant No. NTHU 102N2726E1.
CR [Anonymous], DES AUT TEST EUR C E
   [Anonymous], 2013, INT J INTEGR MED, DOI DOI 10.1063/1.4791601
   [Anonymous], ABC SYST SEQ SYNTH V
   [Anonymous], 2009, Cudd: Cu decision diagram package-release 2.4. 0
   [Anonymous], IWLS 2005 BENCHM
   [Anonymous], J EMERG TECHNOL COMP
   [Anonymous], MIXED GRAPH
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Chen YC, 2013, IEEE T COMPUT AID D, V32, P1473, DOI 10.1109/TCAD.2013.2267453
   Chen YC, 2011, DES AUT CON, P878
   Chiang CE, 2013, DES AUT TEST EUROPE, P1807
   Cong J., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P29, DOI 10.1145/296399.296425
   Du FQ, 2013, I C FIELD PROG LOGIC
   Eachempati Soumya, 2008, 2008 IEEE International Symposium on Nanoscale Architectures (NANOARCH), P61, DOI 10.1109/NANOARCH.2008.4585793
   Fey G, 2006, IEEE T COMPUT AID D, V25, P4, DOI 10.1109/TCAD.2005.852662
   Ghosh A, 2014, IEEE T VLSI SYST, V22, P1314, DOI 10.1109/TVLSI.2013.2271696
   Hasegawa H, 2001, PHYSICA E, V11, P149, DOI 10.1016/S1386-9477(01)00193-X
   Heyse K., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P315, DOI 10.1109/FPL.2012.6339224
   Kasai S, 2001, 2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, P622, DOI 10.1109/ISDRS.2001.984596
   Liu CW, 2015, IEEE T VLSI SYST, V23, P2862, DOI 10.1109/TVLSI.2014.2386331
   Liu CW, 2014, DES AUT TEST EUROPE
   Liu L, 2015, IEEE T ELECTRON DEV, V62, P1052, DOI 10.1109/TED.2015.2395252
   Manohararajah V, 2006, IEEE T COMPUT AID D, V25, P2331, DOI 10.1109/TCAD.2006.882119
   Mishchenko A, 2007, IEEE IC CAD, P354, DOI 10.1109/ICCAD.2007.4397290
   Mishchenko A, 2007, IEEE T COMPUT AID D, V26, P240, DOI 10.1109/TCAD.2006.887925
   Postma HWC, 2001, SCIENCE, V293, P76, DOI 10.1126/science.1061797
   Saripalli V, 2010, J LOW POWER ELECTRON, V6, P415, DOI 10.1166/jolpe.2010.1089
   Souza VL, 2013, IEEE I C ELECT CIRC, P485, DOI 10.1109/ICECS.2013.6815459
   Tan YT, 2003, J APPL PHYS, V94, P633, DOI 10.1063/1.1569994
   Yi-Hang Chen, 2015, 2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT). Proceedings, P1, DOI 10.1109/VLSI-DAT.2015.7114494
   Zhao Z, 2014, ICCAD-IEEE ACM INT, P47, DOI 10.1109/ICCAD.2014.7001328
   Zhuang L, 1998, APPL PHYS LETT, V72, P1205, DOI 10.1063/1.121014
NR 32
TC 2
Z9 2
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 70
DI 10.1145/2898998
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500016
DA 2024-07-18
ER

PT J
AU Chen, L
   Ebrahimi, M
   Tahoori, MB
AF Chen, Liang
   Ebrahimi, Mojtaba
   Tahoori, Mehdi B.
TI Reliability-Aware Resource Allocation and Binding in High-Level
   Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Automatic synthesis; optimization; redundant
   design; binding; soft error; high-level synthesis
ID SOFT ERROR RATE; DESIGN; IMPACT
AB Soft error is nowadays a major reliability issue for nanoscale VLSI, and addressing it during high-level synthesis is essential to improve the efficiency of error mitigation. Motivated by the observation that for behavioral designs, especially control-flow intensive ones, variables and operations have non-uniform soft error vulnerabilities, we propose a novel reliability-aware allocation and binding technique to explore more effective soft error mitigation during high level synthesis. We first perform a comprehensive vulnerability analysis at the behavioral level by considering error propagation and masking in both control and data flows. Then the optimizations based on integer linear programming, as well as heuristic algorithm, are employed to incorporate the behavioral vulnerabilities into the register and functional unit binding phases to achieve cost-efficient error mitigation. The experimental results reveal that compared with the previous techniques which ignored behavioral vulnerabilities, the proposed approach can achieve up to 85% reliability improvement with the same amount of area budget in the RTL design.
C1 [Chen, Liang; Ebrahimi, Mojtaba; Tahoori, Mehdi B.] Karlsruhe Inst Technol, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
C3 Helmholtz Association; Karlsruhe Institute of Technology
RP Chen, L (corresponding author), Karlsruhe Inst Technol, Haid & Neu Str 7, D-76131 Karlsruhe, Germany.
EM liang.chen@kit.edu
FU German Research Foundation (DFG), national focal program "Dependable
   Embedded Systems" [SPP-1500]
FX This work was supported by the German Research Foundation (DFG) as part
   of the national focal program "Dependable Embedded Systems" (SPP-1500,
   http://spp1500.itec.kit.edu).
CR Alfred V.A., 2007, Compilers principles, techniques & tools
   [Anonymous], IEEE T CAD
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], P 50 ANN DES AUT C D
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2009, JIP
   [Anonymous], P INT REL PHYS S
   [Anonymous], P INT C COMP AID DES
   [Anonymous], P INT C COMP AID VER
   [Anonymous], 2014, Proceedings of Technical Program-2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)
   [Anonymous], 2004, P INT S COD GEN OPT
   Baeg S, 2009, IEEE T NUCL SCI, V56, P2111, DOI 10.1109/TNS.2009.2015312
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Bergaoui S, 2010, IEEE T NUCL SCI, V57, P1992, DOI 10.1109/TNS.2010.2043540
   Calin T, 1996, IEEE T NUCL SCI, V43, P2874, DOI 10.1109/23.556880
   Canis A, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514740
   Chen L, 2013, J ELECTRON TEST, V29, P143, DOI 10.1007/s10836-013-5365-0
   Chen L, 2015, MED IMAGE ANAL, V23, P1, DOI 10.1016/j.media.2015.03.004
   Chen LZ, 2014, ADV DIFFER EQU-NY, DOI 10.1186/1687-1847-2014-251
   CHEUNG RC, 1980, IEEE T SOFTWARE ENG, V6, P118, DOI 10.1109/TSE.1980.234477
   Cong J, 2005, ASIA S PACIF DES AUT, P856, DOI 10.1145/1120725.1121055
   Ebrahimi M, 2015, IEEE T COMPUT AID D, V34, P1586, DOI 10.1109/TCAD.2015.2422845
   Ebrahimi M, 2015, ASIA S PACIF DES AUT, P743, DOI 10.1109/ASPDAC.2015.7059099
   Ferlet-Cavrois V, 2013, IEEE T NUCL SCI, V60, P1767, DOI 10.1109/TNS.2013.2255624
   Filieri A, 2010, LECT NOTES COMPUT SC, V6092, P1, DOI 10.1007/978-3-642-13238-4_1
   Gajski DD, 2009, EMBEDDED SYSTEM DESIGN: MODELING, SYNTHESIS AND VERIFICATION, P1, DOI 10.1007/978-1-4419-0504-8_1
   Gao F, 2006, IEEE T COMPUT AID D, V25, P2564, DOI 10.1109/TCAD.2006.875711
   Glass M, 2007, DES AUT TEST EUROPE, P409
   Golshan S, 2011, IEEE T COMPUT AID D, V30, P829, DOI 10.1109/TCAD.2011.2106851
   Hsu FF, 1996, IEEE IC CAD, P322, DOI 10.1109/ICCAD.1996.569720
   Ibe E, 2010, IEEE T ELECTRON DEV, V57, P1527, DOI 10.1109/TED.2010.2047907
   Imagawa T, 2013, DES AUT TEST EUROPE, P701
   Kruse L, 2001, IEEE T VLSI SYST, V9, P3, DOI 10.1109/92.920813
   Lakshminarayana G, 2000, IEEE T COMPUT, V49, P865, DOI 10.1109/12.869319
   Lee J, 2011, IEEE T COMPUT AID D, V30, P607, DOI 10.1109/TCAD.2010.2095630
   Luo H, 2004, IEEE T COMPUT AID D, V23, P1175, DOI 10.1109/TCAD.2004.831597
   Mahatme NN, 2013, IEEE T NUCL SCI, V60, P4200, DOI 10.1109/TNS.2013.2288782
   Mahatme NN, 2011, IEEE T NUCL SCI, V58, P2719, DOI 10.1109/TNS.2011.2171993
   Meaney PJ, 2005, IEEE T DEVICE MAT RE, V5, P419, DOI 10.1109/TDMR.2005.859577
   Mukherjee S, 2008, ARCHITECTURE DESIGN FOR SOFT ERRORS, P1, DOI 10.1016/B978-012369529-1.50003-3
   Rim M., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P211, DOI 10.1109/92.285747
   Seshia S. A., 2007, P C DESIGN AUTOMATIO, P1
   Tosun S, 2005, DES AUT TEST EUROPE, P1258, DOI 10.1109/DATE.2005.258
   Zhou QM, 2008, PROC EUR TEST SYMP, P179, DOI 10.1109/ETS.2008.39
NR 44
TC 9
Z9 9
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 30
DI 10.1145/2839300
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400012
DA 2024-07-18
ER

PT J
AU Lin, CW
   Zheng, BW
   Zhu, Q
   Sangiovanni-Vincentelli, A
AF Lin, Chung-Wei
   Zheng, Bowen
   Zhu, Qi
   Sangiovanni-Vincentelli, Alberto
TI Security-Aware Design Methodology and Optimization for Automotive
   Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Security; Design; Algorithms; Methodology; mapping; cyber-physical
   systems; automotive systems; controller area network; time division
   multiple access; time-triggered ethernet; dedicated short-range
   communication
ID AUTHENTICATION; CHALLENGES
AB In this article, we address both security and safety requirements and solve security-aware design problems for the controller area network (CAN) protocol and time division multiple access (TDMA)-based protocols. To provide insights and guidelines for other similar security problems with limited resources and strict timing constraints, we propose a general security-aware design methodology to address security with other design constraints in a holistic framework and optimize design objectives. The security-aware design methodology is further applied to solve a security-aware design problem for vehicle-to-vehicle (V2V) communications with dedicated short-range communication (DSRC) technology. Experimental results demonstrate the effectiveness of our approaches in system design without violating design constraints and indicate that it is necessary to consider security together with other metrics during design stages.
C1 [Lin, Chung-Wei; Sangiovanni-Vincentelli, Alberto] Univ Calif Berkeley, Dept EECS, 545P Cory Hall, Berkeley, CA 94720 USA.
   [Zheng, Bowen; Zhu, Qi] Univ Calif Riverside, ECE Dept, Riverside, CA 92521 USA.
C3 University of California System; University of California Berkeley;
   University of California System; University of California Riverside
RP Lin, CW (corresponding author), Univ Calif Berkeley, Dept EECS, 545P Cory Hall, Berkeley, CA 94720 USA.
EM cwlin@eecs.berkley.edu
RI Sangiovanni-Vincentelli, Alberto/S-3822-2019; Zheng,
   Bowen/ABA-2025-2020; Zhu, Qi/P-6063-2017; Sangiovanni-Vincentelli,
   Alberto/F-5742-2018
OI Sangiovanni-Vincentelli, Alberto/0000-0003-1298-8389; Zhu,
   Qi/0000-0002-7700-4099
FU TerraSwarm Research Center; STARnet phase of the Focus Center Research
   Program (FCRP), a Semiconductor Research Corporation program - MARCO;
   STARnet phase of the Focus Center Research Program (FCRP), a
   Semiconductor Research Corporation program - DARPA; Industrial
   Cyber-Physical Systems Center (iCyPhy); Office of Naval Research (ONR)
   [N00014-14-1-0815, N00014-14-1-0816]
FX This work was supported in part by the TerraSwarm Research Center, one
   of six centers supported by the STARnet phase of the Focus Center
   Research Program (FCRP), a Semiconductor Research Corporation program
   sponsored by MARCO and DARPA. This work was supported in part by the
   Industrial Cyber-Physical Systems Center (iCyPhy). This work was also
   supported in part by the Office of Naval Research (ONR) grants
   N00014-14-1-0815 and N00014-14-1-0816.
CR Ahmed-Zaid F., 2011, 811492A DOT HS NAT H
   [Anonymous], 2008, P 2008 IEEE 68 VEH T
   [Anonymous], 2010, FlexRay Communications System Protocol Specification
   [Anonymous], 1991, CAN SPEC VERS 2 0
   [Anonymous], 2011, 2011 IEEE 13th International Conference on e-Health Networking, Applications and Services, DOI [DOI 10.1109/HEALTH.2011.6026732, 10.1109/HEALTH.2011.6026732]
   [Anonymous], P C IASE INT C CYB S
   Bosch, 2011, CAN FLEX DAT RAT
   Checkoway D., 2011, P USENIX C SEC
   De Cerchio R., 2012, P INT COMM NAV SURV, P1
   Gong SP, 2012, INT CONF SMART GRID, P300, DOI 10.1109/SmartGridComm.2012.6486000
   Groza B., 2012, P INT C CRYPT NETW S, P185, DOI DOI 10.1007/978-3-642-35404-5_15
   Halperin D, 2008, P IEEE S SECUR PRIV, P129, DOI 10.1109/SP.2008.31
   Harding J., 2014, 812014 DOT H
   Hoppe T, 2008, LECT NOTES COMPUT SC, V5219, P235, DOI 10.1007/978-3-540-87698-4_21
   IEEE, 2013, IEEE Standard 1609.2-2013 (Revision of IEEE Standard 1609.2-2006
   Kenney JB, 2011, P IEEE, V99, P1162, DOI 10.1109/JPROC.2011.2132790
   Khurana H, 2010, IEEE SECUR PRIV, V8, P81, DOI 10.1109/MSP.2010.49
   Kleberger P, 2011, IEEE INT VEH SYM, P528, DOI 10.1109/IVS.2011.5940525
   Koscher K, 2010, P IEEE S SECUR PRIV, P447, DOI 10.1109/SP.2010.34
   Koushanfar F, 2012, DES AUT CON, P220
   Krishnan H, 2011, SAE INT J PASSEN CAR, V4, P536, DOI 10.4271/2011-01-0584
   Lin CW, 2014, ICCAD-IEEE ACM INT, P24, DOI 10.1109/ICCAD.2014.7001325
   Lin CW, 2013, ICCAD-IEEE ACM INT, P115, DOI 10.1109/ICCAD.2013.6691106
   McDaniel P, 2009, IEEE SECUR PRIV, V7, P75, DOI 10.1109/MSP.2009.76
   Perrig A, 2000, P IEEE S SECUR PRIV, P56, DOI 10.1109/SECPRI.2000.848446
   Perrig A., 2001, P NETW DISTR SYST SE, P35
   Rouf I., 2010, P USENIX C SEC
   Rührmair U, 2013, P IEEE S SECUR PRIV, P286, DOI 10.1109/SP.2013.27
   SAE, 2011, AS6003 SAE
   SAE, 2015, J2735 SAE
   Sampigethaya K, 2011, P IEEE, V99, P2040, DOI 10.1109/JPROC.2011.2162209
   Sangiovanni-Vincentelli A, 2007, P IEEE, V95, P467, DOI 10.1109/JPROC.2006.890107
   Seifert S, 2014, IEEE INTL CONF IND I, P213, DOI 10.1109/INDIN.2014.6945510
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   TTTech, 2011, AS6802 SAE
   Van Herrewege A., 2011, P WORKSH EMB SEC CAR
   Wasicek A., 2011, 2011 Proceedings of IEEE 14th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing (ISORC 2011), P31, DOI 10.1109/ISORC.2011.14
   Wasicek A., 2014, P ACM IEEE DES AUT C
   Wolf M., 2012, P 14 INT C INFORM SE, P302, DOI DOI 10.1007/978-3-642-31912-9_20
   Yu MD, 2010, IEEE DES TEST COMPUT, V27, P48, DOI 10.1109/MDT.2010.25
   [曾庆轩 Zeng Qingxuan], 2012, [火工品, Initiators & Pyrotechnics], P1
   Zhu Q, 2010, IEEE T IND INFORM, V6, P621, DOI 10.1109/TII.2010.2053938
NR 42
TC 31
Z9 35
U1 0
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 18
DI 10.1145/2803174
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700017
DA 2024-07-18
ER

PT J
AU Mitra, D
   Ghoshal, S
   Rahaman, H
   Chakrabarty, K
   Bhattacharya, BB
AF Mitra, Debasis
   Ghoshal, Sarmishtha
   Rahaman, Hafizur
   Chakrabarty, Krishnendu
   Bhattacharya, Bhargab B.
TI Offline Washing Schemes for Residue Removal in Digital Microfluidic
   Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Biochips; digital microfluidics; contamination; washing
ID DROPLET ROUTING ALGORITHM; ERROR RECOVERY; MINIMUM
AB A digital microfluidic biochip (DMB) is often deployed for multiplexing several assays in space and in time. The residue left by one assay may contaminate the droplets used for subsequent assays. Biochemical assays involving cell culture and those based on particle microfluidics also require sweeping of residual media from an active droplet on-chip. Thus, fluidic operations such as washing or residue removal need to be performed routinely either to clean contamination from the droplet pathways or to rinse off certain droplets on the chip. In this work, several graph-based techniques are presented for offline washing of biochips that may have either a regular geometry (e.g., a 2Darray of electrodes), or an irregular geometry (e.g., an application-specific layout). The schemes can be used for total washing, that is, for cleaning the entire biochip or for selective washing of sites or pathways located sparsely on the chip. The problem of reducing the path length and washing time of the droplets is investigated with or without capacity constraints. The proposed algorithms for offline washing make use of several techniques such as graph traversal, integer linear programming (ILP) modeling, and customized heuristics based on the nature of the geometric distribution of the contamination profile. The contaminated pathways are assumed to be Manhattan or curved, and hence the techniques are applicable to the conventional field-actuated DMBs as well as to the emerging classes of light-actuated and active-matrix DMBs. These techniques will be useful in enhancing the reliability of a wide class of emerging digital microfluidic healthcare devices.
C1 [Mitra, Debasis] Natl Inst Technol, Dept Informat Technol, Durgapur 713209, India.
   [Ghoshal, Sarmishtha] Indian Inst Engn Sci & Technol, Sch VLSI Technol, Sibpur 711103, Howrah, India.
   [Rahaman, Hafizur] Indian Inst Engn Sci & Technol, Dept Informat Technol, Sibpur 711103, Howrah, India.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Bhattacharya, Bhargab B.] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Durgapur; Indian Institute of Engineering Science Technology
   Shibpur (IIEST); Indian Institute of Engineering Science Technology
   Shibpur (IIEST); Duke University; Indian Statistical Institute; Indian
   Statistical Institute Kolkata
RP Mitra, D (corresponding author), Natl Inst Technol, Dept Informat Technol, Durgapur 713209, India.
EM debasis.mitra@gmail.com
RI Bhattacharya, Bhargab/AAE-6130-2020; Chakrabarty,
   Krishnendu/J-6086-2012; Rahaman, Hafizur/V-5091-2019
OI Rahaman, Hafizur/0000-0001-9012-5437; Chakrabarty,
   Krishnendu/0000-0003-4475-6435
FU VLSI Design Project, DIT, Goverment of West Bengal; U.S. National
   Science Foundation [CNS-1135853]; JSPS Invitational Fellowship, Japan;
   Indian Statistical Institute, Kolkata
FX The work of S. Ghoshal and H. Rahaman was supported in part by the VLSI
   Design Project, DIT, Goverment of West Bengal. The work of K.
   Chakrabarty was supported in part by the U.S. National Science
   Foundation under grant CNS-1135853. The work of B. B. Bhattacharya was
   supported in part by the JSPS Invitational Fellowship, Japan, and by a
   special grant to Nanotechnology Research Triangle from the Indian
   Statistical Institute, Kolkata.
CR [Anonymous], 2003, HDB GRAPH THEORY
   [Anonymous], 2014, P 51 ANN DES AUT C
   [Anonymous], 2011, PROC 21 GREAT LAKES
   [Anonymous], 1990, Implementing Discrete Mathematics: Combinatorics and Graph Theory with Mathematica
   Arkin EM, 2006, J ALGORITHMS, V59, P1, DOI 10.1016/j.jalgor.2005.01.007
   Barbulovic-Nad I, 2010, LAB CHIP, V10, P1536, DOI 10.1039/c002147d
   Chakrabarty K., 2007, Digital microfluidic biochips : synthesis, testing, and reconfiguration techniques
   COHEN DIA, 1979, BASIC TECHNIQUES COM
   Cook W, 1999, INFORMS J COMPUT, V11, P138, DOI 10.1287/ijoc.11.2.138
   Deo N., 1994, GRAPH THEORY APPL EN
   Dilyx, 2012, PROT SOL
   EDMONDS J, 1965, CANADIAN J MATH, V17, P449, DOI 10.4153/CJM-1965-045-4
   Eikland K., 2004, LP SOLVE 5 5 OPEN SO
   Fair RB, 2007, IEEE DES TEST COMPUT, V24, P10, DOI 10.1109/MDT.2007.8
   GABOW HN, 1990, PROCEEDINGS OF THE FIRST ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P434
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Griffith EJ, 2006, IEEE T COMPUT AID D, V25, P340, DOI 10.1109/TCAD.2005.859515
   Grissom D, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P413
   Hadwen B, 2012, LAB CHIP, V12, P3305, DOI 10.1039/c2lc40273d
   Hsieh YL, 2014, IEEE T COMPUT AID D, V33, P183, DOI 10.1109/TCAD.2013.2284010
   Hu K., 2014, P INT C COMP ARCH SY
   Huang TW, 2010, IEEE T COMPUT AID D, V29, P1682, DOI 10.1109/TCAD.2010.2062770
   Huang TW, 2009, PR IEEE COMP DESIGN, P445, DOI 10.1109/ICCD.2009.5413119
   Jin C., 2014, P COMSOL C, P1, DOI DOI 10.1109/MSST.2014.6855539
   Kahng AB, 2004, OPER RES LETT, V32, P499, DOI 10.1016/j.orl.2004.04.001
   Koyama N., 2011, 2011 IEEE International Conference on Automation Science and Engineering, P678, DOI 10.1109/CASE.2011.6042486
   Kwon JW, 2006, IEEE T AUTOM SCI ENG, V3, P152, DOI 10.1109/TASE.2006.871483
   Lin CCY, 2011, IEEE T COMPUT AID D, V30, P817, DOI 10.1109/TCAD.2011.2108010
   Luo Y, 2012, DES AUT TEST EUROPE, P1239
   Maftei E, 2012, DES AUTOM EMBED SYST, V16, P19, DOI 10.1007/s10617-012-9083-0
   Mitra D., 2012, 2012 IEEE International Conference on Automation Science and Engineering (CASE 2012), P115, DOI 10.1109/CoASE.2012.6386419
   Mitra D, 2011, J ELECTRON TEST, V27, P657, DOI 10.1007/s10836-011-5239-2
   Nelson WC, 2012, J ADHES SCI TECHNOL, V26, P1747, DOI 10.1163/156856111X599562
   Ng AHC, 2012, ANAL CHEM, V84, P8805, DOI 10.1021/ac3020627
   Pamula V. K., 2012, COMMUNICATION
   Pei SN, 2010, PROC IEEE MICR ELECT, P252, DOI 10.1109/MEMSYS.2010.5442519
   Roy P., 2010, Proceedings of the Great Lakes Symposium on VLSI, Providence, RI, P441
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Sapuppo F., 2011, 2011 IEEE International Conference on Automation Science and Engineering, P381, DOI 10.1109/CASE.2011.6042504
   Singha Kamalesh, 2010, 2010 IEEE/ASME International Conference on Mechatronic and Embedded Systems and Applications (MESA 2010), P251, DOI 10.1109/MESA.2010.5552059
   Sista R, 2008, LAB CHIP, V8, P2091, DOI 10.1039/b814922d
   Su F, 2007, J ELECTRON TEST, V23, P219, DOI 10.1007/s10836-006-0554-8
   Su F, 2006, ACM T DES AUTOMAT EL, V11, P442, DOI 10.1145/1142155.1142164
   Teh SY, 2008, LAB CHIP, V8, P198, DOI 10.1039/b715524g
   Toussaint GT, 1983, PATTERN RECOGN LETT, V2, P79, DOI 10.1016/0167-8655(83)90041-7
   [王琪 Wang Qi], 2014, [高分子通报, Polymer Bulletin], P1
   Wheeler AR, 2005, ANAL CHEM, V77, P534, DOI 10.1021/ac048754+
   Xu T, 2009, IEEE VLSI TEST SYMP, P309, DOI 10.1109/VTS.2009.16
   Zhao Y, 2012, IEEE T COMPUT AID D, V31, P817, DOI 10.1109/TCAD.2012.2183369
   Zhao Y, 2010, DES AUT CON, P635
NR 50
TC 4
Z9 4
U1 1
U2 20
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 17
DI 10.1145/2798726
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700016
DA 2024-07-18
ER

PT J
AU Kahng, AB
   Kang, S
   Li, JJ
   De Gyvez, JP
AF Kahng, Andrew B.
   Kang, Seokhyeong
   Li, Jiajia
   De Gyvez, Jose Pineda
TI An Improved Methodology for Resilient Design Implementation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Resilience; energy reduction; design optimization
ID SITU ERROR-DETECTION; EFFICIENT; PATH; PROCESSOR; COST
AB Resilient design techniques are used to (i) ensure correct operation under dynamic variations and to (ii) improve design performance (e.g., timing speculation). However, significant overheads (e.g., 16% and 14% energy penalties due to throughput degradation and additional circuits) are incurred by existing resilient design techniques. For instance, resilient designs require additional circuits to detect and correct timing errors. Further, when there is an error, the additional cycles needed to restore a previous correct state degrade throughput, which diminishes the performance benefit of using resilient designs. In this work, we describe an improved methodology for resilient design implementation to minimize the costs of resilience in terms of power, area, and throughput degradation. Our methodology uses two levers: selective-endpoint optimization (i. e., sensitivity-based margin insertion) and clock skew optimization. We integrate the two optimization techniques in an iterative optimization flow which comprehends toggle rate information and the trade-off between cost of resilience and margin on combinational paths. Since the error-detection network can result in up to 9% additional wirelength cost, we also propose a matching-based algorithm for construction of the error-detection network to minimize this resilience overhead. Further, our implementations comprehend the impacts of signoff corners (in particular, hold constraints, and use of typical vs. slow libraries) and process variation, which are typically omitted in previous studies of resilience trade-offs. Our proposed flow achieves energy reductions of up to 21% and 10% compared to a conventional (with only margin used to attain robustness) design and a brute-force implementation (i.e., a typical resilient design, where resilient endpoints are (greedily) instantiated at timing-critical endpoints), respectively. We show that these benefits increase in the context of an adaptive voltage scaling strategy.
C1 [Kahng, Andrew B.] Univ Calif San Diego, Dept Comp Sci & Engn & Elect & Comp Engn, La Jolla, CA 92093 USA.
   [Kang, Seokhyeong] Ulsan Natl Inst Sci & Technol, Sch Elect & Comp Engn, Ulsan, South Korea.
   [Li, Jiajia] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA.
   [De Gyvez, Jose Pineda] NXP Semicond, Eindhoven, Netherlands.
C3 University of California System; University of California San Diego;
   Ulsan National Institute of Science & Technology (UNIST); University of
   California System; University of California San Diego; NXP
   Semiconductors
RP Li, JJ (corresponding author), Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA.
EM jil150@ucsd.edu
CR Albrecht C, 2002, DISCRETE APPL MATH, V123, P103, DOI 10.1016/S0166-218X(01)00339-0
   Chandra V., 2014, COMMUNICATION
   Austin D.B. T., 2005, Proc. Asia South Pacific Design Automation, P2
   Austin TM, 1999, INT SYMP MICROARCH, P196, DOI 10.1109/MICRO.1999.809458
   Avirneni NDP, 2012, IEEE T COMPUT, V61, P488, DOI 10.1109/TC.2011.31
   Bowman K, 2009, DES AUT CON, P4
   Bowman KA, 2009, IEEE J SOLID-ST CIRC, V44, P49, DOI 10.1109/JSSC.2008.2007148
   Chen CH, 2013, IEEE INT SYMP CIRC S, P773, DOI 10.1109/ISCAS.2013.6571961
   Chen HW, 2014, TOXICOL APPL PHARM, V280, P1, DOI 10.1016/j.taap.2014.07.024
   Choudhury M, 2010, DES AUT TEST EUROPE, P1554
   Choudhury MR, 2009, DES AUT TEST EUROPE, P87
   Cong J, 2014, J COMPUT SCI TECH-CH, V29, P656, DOI 10.1007/s11390-014-1457-2
   Das S, 2006, IEEE J SOLID-ST CIRC, V41, P792, DOI 10.1109/JSSC.2006.870912
   Das S, 2009, IEEE J SOLID-ST CIRC, V44, P32, DOI 10.1109/JSSC.2008.2007145
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fabrie S., 2014, COMMUNICATION
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Fojtik M, 2013, IEEE J SOLID-ST CIRC, V48, P66, DOI 10.1109/JSSC.2012.2220912
   Ghosh S, 2007, IEEE T COMPUT AID D, V26, P1947, DOI 10.1109/TCAD.2007.896305
   Greskamp B., 2007, PROC INT C PARALLEL, P213, DOI DOI 10.1109/PACT.2007.52
   Greskamp B, 2009, INT S HIGH PERF COMP, P213, DOI 10.1109/HPCA.2009.4798256
   Kahng AB, 2010, DES AUT CON, P825, DOI 10.1109/ASPDAC.2010.5419690
   Kahng AB, 2014, PR GR LAK SYMP VLSI, P157, DOI 10.1145/2591513.2591600
   Kim S, 2013, ISSCC DIG TECH PAP I, V56, P264, DOI 10.1109/ISSCC.2013.6487728
   Liu YX, 2012, ICCAD-IEEE ACM INT, P591
   Liu YX, 2011, DES AUT CON, P158
   Lu Wan, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P172
   Rong Y, 2011, ICCAD-IEEE ACM INT, P442, DOI 10.1109/ICCAD.2011.6105366
   Subramanian Viswanathan, 2008, 2008 14th IEEE Pacific Rim International Symposium on Dependable Computing, P9, DOI 10.1109/PRDC.2008.54
   Wu KC, 2010, DES AUT TEST EUROPE, P717
   Yang Y.-M., 2013, Proc. ACM International Symposium on Physical Design, P50
   Ye R, 2012, DES AUT TEST EUROPE, P929
   YOUNG NE, 1991, NETWORKS, V21, P205, DOI 10.1002/net.3230210206
   Yuan F., 2013, P ACM IEEE DES AUT C, P183
   Zhang G., 2014, P IEEE DES AUT TEST, P109
NR 36
TC 6
Z9 9
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 66
DI 10.1145/2749462
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900020
DA 2024-07-18
ER

PT J
AU Yonga, F
   Mefenza, M
   Bobda, C
AF Yonga, Franck
   Mefenza, Michael
   Bobda, Christophe
TI ASP-Based Encoding Model of Architecture Synthesis for Smart Cameras in
   Distributed Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Measurement; Performance; Theory; System design; architecture
   synthesis; answer set programming; multiobjective optimization;
   technology mapping; power minimization; FPGA; reconfigurable systems;
   distributed smart cameras
ID MULTIPROCESSOR SYSTEMS
AB A synthesis approach based on Answer Set Programming (ASP) for heterogeneous system-on-chips to be used in distributed camera networks is presented. In such networks, the tight resource limitations represent a major challenge for application development. Starting with a high-level description of applications, the physical constraints of the target devices, and the specification of network configuration, our goal is to produce optimal computing infrastructures made of a combination of hardware and software components for each node of the network. Optimization aims at maximizing speed while minimizing chip area and power consumption. Additionally, by performing the architecture synthesis simultaneously for all cameras in the network, we are able to minimize the overall utilization of communication resources and consequently reduce power consumption. Because of its reconfiguration capabilities, a Field Programmable Gate Array (FPGA) has been chosen as the target device, which enhances the exploration of several design alternatives. We present several realistic network scenarios to evaluate and validate the proposed synthesis approach.
C1 [Yonga, Franck; Mefenza, Michael; Bobda, Christophe] Univ Arkansas, Dept Comp Sci & Comp Engn, Fayetteville, AR 72701 USA.
C3 University of Arkansas System; University of Arkansas Fayetteville
RP Yonga, F (corresponding author), Univ Arkansas, Dept Comp Sci & Comp Engn, Fayetteville, AR 72701 USA.
EM yfrancku@uark.edu
FU National Science Foundation [CNS-1302596]; Direct For Computer & Info
   Scie & Enginr; Division Of Computer and Network Systems [1302596]
   Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation under grant
   CNS-1302596.
CR Aghajan H, 2009, MULTI-CAMERA NETWORKS: PRINCIPLES AND APPLICATIONS, P1
   Ainsworth T., 2002, Security Oz, V19, P18
   [Anonymous], 2012, IEEE COMPUTER SOC C
   [Anonymous], J REAL TIME IMAGE PR
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Calimeri F., 2013, ASP CORE 2 INPUT LAN
   Calimeri Francesco, 2012, 3 OPEN ANSWER SET PR
   Chakrabarty K, 2002, IEEE T COMPUT, V51, P1448, DOI 10.1109/TC.2002.1146711
   Coban Elvin, 2008, COMPARING ASP CP ILP
   Dieber B, 2011, IEEE T CIRC SYST VID, V21, P1424, DOI 10.1109/TCSVT.2011.2162770
   Dwivedi BK, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P60
   Gebser M., 2014, CLINGO ASP CONTROL P
   Gebser M, 2011, ELECTRON PROC THEOR, P12, DOI 10.4204/EPTCS.65.2
   Gebser M, 2011, THEOR PRACT LOG PROG, V11, P323, DOI 10.1017/S1471068410000554
   Gelfond M., 1991, New Generation Computing, V9, P365, DOI 10.1007/BF03037169
   Grasso G, 2010, LECT NOTES COMPUT SC, V5937, P40, DOI 10.1007/978-3-642-11503-5_5
   Irurozki E, 2011, IEEE ACM T COMPUT BI, V8, P1183, DOI 10.1109/TCBB.2010.125
   Ishebabi H, 2009, LECT NOTES COMPUT SC, V5753, P598, DOI 10.1007/978-3-642-04238-6_64
   Ishebabi H, 2009, MICROPROCESS MICROSY, V33, P63, DOI 10.1016/j.micpro.2008.08.009
   Ishebabi Harold, 2009, INT J RECONFIG COMPU, V2009, P1
   Lifschitz V, 2002, ARTIF INTELL, V138, P39, DOI 10.1016/S0004-3702(02)00186-8
   Lifschitz V., 2008, AAAI, V3, P1594
   Mefenza Michael, 2013, P INT WORKSH MOB COM
   Meyer Berthold., 2007, PEACE RES I FRANKFUR, P1
   Mühlbauer F, 2011, P IEEE RAP SYST PROT, P16, DOI 10.1109/RSP.2011.5929970
   Murali S, 2007, IEEE T COMPUT AID D, V26, P1283, DOI 10.1109/TCAD.2006.888284
   Niemelä I, 1999, LECT NOTES ARTIF INT, V1730, P317, DOI 10.1007/3-540-46767-X_23
   Nogueira M., 2000, PADL 2001, P169
   Osais Y., 2008, P IEEE 68 VEHICULAR, P1
   PRAKASH S, 1992, J PARALLEL DISTR COM, V16, P338, DOI 10.1016/0743-7315(92)90017-H
   Savage C., 2007, Boston Globe
   Shen E., 2011, Distributed Smart Cameras (ICDSC), 2011 Fifth ACM/IEEE International Conference on, P1, DOI 10.1109/ICDSC.2011.6042920
   Syrjnen Tommi, 2002, LPARSE 1 0 USERS MAN
   Vivekanandarajah K, 2008, IEEE INT C ENG COMP, P56, DOI 10.1109/ICECCS.2008.18
NR 34
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 27
DI 10.1145/2701419
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900011
DA 2024-07-18
ER

PT J
AU Ganeshpure, K
   Kundu, S
AF Ganeshpure, Kunal
   Kundu, Sandip
TI Performance-Driven Dynamic Thermal Management of MPSoC Based on Task
   Rescheduling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Reliability; Algorithms; Temperature prediction; wavelet
   transform; runtime task scheduling; scheduling; multiprocessor system on
   chip; thermal management; task graph
AB High level of integration has led to the advent of Multiprocessor System-on-Chip (MPSoC) which consists of multiple processor cores and accelerators on the same die. A MPSoC programming model is based on a task graph where tasks are assigned to cores to maximize performance. To address thermal hotspots in MPSoCs, coarse-grain power management techniques based on Dynamic Frequency Scaling (DFS) are widely used. DFS is reactive in nature and has detrimental effects on performance. We propose an alternative solution based on dynamic task rescheduling where a temperature prediction scheme is built into the scheduler. The temperature look-ahead scheme is used for task reassignment or delay insertion in scheduling. Since temperature prediction and task assignment are done at runtime, both must be simple and extremely fast. To that end, we propose a heuristic solution based on a limited branch-and-bound search and compare results against an optimal Integer Linear Programming (ILP)-based solution. The proposed approach is shown to be superior to frequency scaling, and the resulting schedule length is within 5% to 10% of the optimal solution as obtained from ILP formulation.
C1 [Ganeshpure, Kunal; Kundu, Sandip] Univ Massachusetts, Amherst, MA 01003 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst
RP Ganeshpure, K (corresponding author), Univ Massachusetts, Amherst, MA 01003 USA.
EM kganeshpure@gmail.com
OI Kundu, Sandip/0000-0001-8221-3824
CR Ajami AH, 2005, IEEE T COMPUT AID D, V24, P849, DOI 10.1109/TCAD.2005.847944
   [Anonymous], 2002, The illustrated wavelet transform handbook
   [Anonymous], P 20 INT C COMP COMM
   Ayoub R, 2009, I SYMPOS LOW POWER E, P99
   Bartolini A., 2012, IEEE T PARALLEL DIST, V99
   Beneventi F., 2012, IEEE T COMPUT PREPRI
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Chantem Thidapat, 2008, Design, Automation & Test in Europe. DATE'08, P246
   Cochran R, 2010, DES AUT CON, P62
   COSKUN A, 2008, ISLPED, P165
   Coskun A.K., 2007, 2007 DESIGN AUTOMATI, P1
   Coskun AK, 2008, ASIA S PACIF DES AUT, P452
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Ferzli IA, 2010, IEEE T COMPUT AID D, V29, P92, DOI 10.1109/TCAD.2009.2034563
   Gschwind M., 2005, P HOT CHIPS S
   Han Y, 2007, J LOW POWER ELECTRON, V3, P13, DOI 10.1166/jolpe.2007.106
   Huang W, 2004, DES AUT CON, P878
   Huang W., 2005, IEEE T COMPON PACK T, V14, P501
   Khan O., 2010, THESIS
   Lee K, 2005, RENEW PHILOS, P4, DOI 10.1109/ISAP.2005.1599229
   Lu Z., 2004, CS200408 U VIRG
   Lu Z., 2002, INT C COMPILERS ARCH, P156, DOI DOI 10.1145/581630.581654
   Murali S, 2008, DES AUT TEST EUROPE, P108
   Ortego P., 2004, SUPER ESCALAR SIMULA
   Proakis J G., 2007, DIGITAL SIGNAL PROCE
   Puschini Diego, 2008, 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P235, DOI 10.1109/ReConFig.2008.22
   Puschini Diego, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P375, DOI 10.1109/ISVLSI.2008.33
   ROYCE BSH, 1988, IEEE T COMPON HYBR, V11, P454, DOI 10.1109/33.16683
   Shivakumar P., 2001, Technical report
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Tiwari V, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P732, DOI 10.1109/DAC.1998.724568
   Tosun S, 2006, LECT NOTES COMPUT SC, V4263, P267
   Vallerio KS, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P480, DOI 10.1109/ICVD.2003.1183180
   Zanini F, 2011, IEEE INT SYMP CIRC S, P2481
NR 34
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 11
DI 10.1145/2566661
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400002
DA 2024-07-18
ER

PT J
AU Cabodi, G
   Nocco, S
   Quer, S
AF Cabodi, Gianpiero
   Nocco, Sergio
   Quer, Stefano
TI Thread-Based Multi-Engine Model Checking for Multicore Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Model checking; multi-engine verification;
   multi-threaded verification
ID PARALLEL; VERIFICATION
AB This article describes a multithreaded, portfolio-based approach to model checking, where multiple cores are exploited as the underlying computing framework to support concurrent execution of cooperative engines.
   We introduce a portfolio-based approach to model checking. Our portfolio is first driven by an approximate runtime predictor that provides a heuristic approximation to a perfect oracle and suggests which engines are more suitable for each verification instance. Scalability and robustness of the overall model-checking effort highly rely on a concurrent, multithreaded model of execution.
   Following similar approaches in related application fields, we dovetail data partitioning, focused on proving several properties in parallel, and engine partitioning, based on concurrent runs of different model-checking engines competing for completion of the same problem.
   We investigate concurrency not only to effectively exploit several available engines, which operate independently, but also to show that a cooperative effort is possible. In this case, we adopt a straightforward, light-weight, model of inter-engine communication and data sharing.
   We provide a detailed description of the ideas, algorithms, and experimental results obtained on the benchmarks from the Hardware Model Checking Competition suites (HWMCC'10 and HWMCC'11).
C1 [Cabodi, Gianpiero; Nocco, Sergio; Quer, Stefano] Politecn Torino, I-10129 Turin, Italy.
C3 Polytechnic University of Turin
RP Quer, S (corresponding author), Politecn Torino, Dipartimento Automat & Informat, Cso Duca Abruzzi 24, I-10129 Turin, Italy.
EM stefano.quer@polito.it
RI Cabodi, Gianpiero/I-6558-2012
OI Cabodi, Gianpiero/0000-0001-5839-8697; QUER, Stefano/0000-0001-6835-8277
CR Barnat J, 2007, LECT NOTES COMPUT SC, V4595, P187
   BAUMGARTNER J, 2006, P 24 INT C COMP DES
   Biere, 2008, HARDWARE MODEL CHECK
   Biere A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P317, DOI 10.1109/DAC.1999.781333
   Biere A., 2010, LINGELING PLINGELING
   Biere A., 2007, Hardware model checking competition
   Biere A., 2010, HARDWARE MODEL CHECK
   Biere A., 2011, Hardware Model Checking Competition (HWMCC) 2011 Benchmarks
   BJESSE P, 2000, FORMAL METHODS COMPU, P409
   Bordeaux L, 2009, 21ST INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI-09), PROCEEDINGS, P443
   Bradley A., 2010, IC3 SAT BASED MODEL
   Brayton R, 2010, LECT NOTES COMPUT SC, V6174, P24, DOI 10.1007/978-3-642-14295-6_5
   Cabodi G., 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P129, DOI 10.1109/ICCAD.2008.4681563
   Cabodi G, 2008, 2008 FORMAL METHODS IN COMPUTER-AIDED DESIGN, P205
   CABODI G, 2006, P INT C COMP AID DES, P772
   CABODI G., 2011, ACM T DES AUTOM ELEC
   CABODI G., 1994, P IEEE ISCAS 94 LOND, P25
   Cabodi G, 2011, FORM METHOD SYST DES, V39, P205, DOI 10.1007/s10703-011-0123-3
   Cabodi G, 2010, IEEE T COMPUT AID D, V29, P382, DOI 10.1109/TCAD.2010.2041847
   Cabodi G, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297669
   Cabodi G, 2009, IEEE T COMPUT AID D, V28, P154, DOI 10.1109/TCAD.2008.2009147
   Chockler H., 2011, 2011 Formal Methods in Computer-Aided Design (FMCAD), P135
   CHRABAKH W., 2003, P C SUP
   Een N., 2003, ELECT NOTES THEORETI, V89, P543, DOI 10.1016/s1571-0661(05)82542-3
   Feldman Y, 2005, ELECTRON NOTES THEOR, V128, P75, DOI 10.1016/j.entcs.2004.10.020
   Guo L, 2010, LECT NOTES COMPUT SC, V6308, P252, DOI 10.1007/978-3-642-15396-9_22
   Hamadi Youssef, 2009, Journal on Satisfiability, Boolean Modeling and Computation, DOI DOI 10.3233/SAT190070
   Heyman T, 2002, FORM METHOD SYST DES, V21, P317, DOI 10.1023/A:1020373206491
   Huberman BA, 1997, SCIENCE, V275, P51, DOI 10.1126/science.275.5296.51
   Lewis M, 2007, ASIA S PACIF DES AUT, P926
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   Mony H, 2004, LECT NOTES COMPUT SC, V3312, P159
   Sheeran M, 2000, LECT NOTES COMPUT SC, V1954, P108
   SINZ C., 2001, P INT C THEOR APPL S
   STERIN B., 2011, P INT WORKSH LOG SYN
   Stornetta T, 1996, DES AUT CON, P641, DOI 10.1109/DAC.1996.545653
   Wieringa S, 2009, ELECTRON P THEOR COM, P62, DOI 10.4204/EPTCS.14.5
   Yang B, 1997, ACM SIGPLAN NOTICES, V32, P145, DOI 10.1145/263767.263784
NR 38
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 36
DI 10.1145/2491477.2491480
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700003
DA 2024-07-18
ER

PT J
AU Gupta, S
   Sapatnekar, SS
AF Gupta, Saket
   Sapatnekar, Sachin S.
TI Employing Circadian Rhythms to Enhance Power and Reliability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; BTI; power dissipation; low-power design; aging guardbands;
   supply voltage; power gating; digital circuits; architectures; low power
ID PERFORMANCE DEGRADATION; CIRCUIT; LIFETIME; DESIGN
AB This article presents a novel scheme for saving architectural power by mitigating delay degradations in digital circuits due to bias temperature instability (BTI), inspired by the notion of human circadian rhythms. The method works in two alternating phases. In the first, the compute phase, the circuit is awake and active, operating briskly at a greater-than-nominal supply voltage which causes tasks to complete more quickly. In the second, the idle phase, the circuit is power-gated and put to sleep, enabling BTI recovery. Since the wakeful stage works at an elevated supply voltage, it results in greater aging than operation at the nominal supply voltage, but the sleep state involves a recovery that more than compensates for this differential. We demonstrate, both at the circuit and the architectural levels, that at about the same performance, this approach can result in appreciable BTI mitigation, thus reducing the guardbands necessary to protect against aging, which results in power savings over the conventional design.
C1 [Sapatnekar, Sachin S.] Univ Minnesota, St Paul, MN USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
EM sgrefreshing@gmail.com
OI Sapatnekar, Sachin/0000-0002-5353-2364
FU NSF [CCF-1017778, CCF-1162267]; SRC [2012-TJ-2234]; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1017778] Funding Source: National Science Foundation
FX This work was supported in part by the NSF under awards CCF-1017778 and
   CCF-1162267, and by the SRC under contract 2012-TJ-2234. Corresponding
   author's email: sgrefreshing@gmail.com.
CR Abella J, 2007, INT SYMP MICROARCH, P85, DOI 10.1109/MICRO.2007.11
   Basoglu Mehmet, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P253, DOI 10.1145/1840845.1840898
   BERKELEY, 2007, ABC SYST SEQ SYNTH V
   Bhardwaj S, 2006, IEEE CUST INTEGR CIR, P189, DOI 10.1109/CICC.2006.320885
   BHUNIA S., 2010, P CUST INT CIRC C
   Bild DR, 2009, DES AUT TEST EUROPE, P148
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Calimera A, 2010, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1870109.1870112
   Chen XM, 2009, I SYMPOS LOW POWER E, P39
   DeBole M, 2009, INT J PARALLEL PROG, V37, P417, DOI 10.1007/s10766-009-0104-y
   Gupta S, 2012, ASIA S PACIF DES AUT, P271, DOI 10.1109/ASPDAC.2012.6164957
   Howard J, 2011, IEEE J SOLID-ST CIRC, V46, P173, DOI 10.1109/JSSC.2010.2079450
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Karpuzcu Ulya R., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P447, DOI 10.1145/1669112.1669169
   Kim NS, 2004, IEEE T VLSI SYST, V12, P167, DOI 10.1109/TVLSI.2003.821550
   KleinOsowski D Lilja A., 2002, IEEE Computer Architecture Letters (CAL), V1, P7
   Kumar S., 2007, DAC, P370
   Kumar S. V., 2006, P IEEE ACM INT C COM, P493
   Kumar SV, 2011, IEEE T VLSI SYST, V19, P603, DOI 10.1109/TVLSI.2009.2036628
   Li L, 2010, DES AUT TEST EUROPE, P411
   Meng Y., 2005, ACM Trans. Archit. Code Optim, V2, P221
   Mintarno E, 2010, DES AUT TEST EUROPE, P586
   Mitra S, 2011, IEEE J EM SEL TOP C, V1, P30, DOI 10.1109/JETCAS.2011.2135630
   Shin J, 2008, CONF PROC INT SYMP C, P353, DOI 10.1109/ISCA.2008.30
   SPEC, 2000, CPU UT PROGR
   Srinivasan J, 2005, IEEE MICRO, V25, P70, DOI 10.1109/MM.2005.54
   Tiwari A, 2008, INT SYMP MICROARCH, P129, DOI 10.1109/MICRO.2008.4771785
   Wang WP, 2007, IEEE T DEVICE MAT RE, V7, P509, DOI 10.1109/TDMR.2007.910130
   Wang Y, 2011, IEEE T DEPEND SECURE, V8, P756, DOI 10.1109/TDSC.2010.41
   Zhan Y, 2007, FOUND TRENDS ELECTRO, V2, P255, DOI 10.1561/1000000007
   Zhang L, 2009, ASIA S PACIF DES AUT, P492, DOI 10.1109/ASPDAC.2009.4796528
NR 32
TC 9
Z9 10
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 38
DI 10.1145/2491477.2491482
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Gester, M
   Müller, D
   Nieberg, T
   Panten, C
   Schulte, C
   Vygen, J
AF Gester, Michael
   Mueller, Dirk
   Nieberg, Tim
   Panten, Christian
   Schulte, Christian
   Vygen, Jens
TI BonnRoute: Algorithms and Data Structures for Fast and Good VLSI Routing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Global routing; detailed routing; routing
   optimization
ID GLOBAL ROUTER; APPROXIMATION ALGORITHMS; MULTICOMMODITY FLOW; LAYER
   ASSIGNMENT; PACKING
AB We present the core elements of BonnRoute: advanced data structures and algorithms for fast and high-quality routing in modern technologies. Global routing is based on a combinatorial approximation scheme for min-max resource sharing. Detailed routing uses exact shortest path algorithms, based on a shape-based data structure for pin access and a two-level track-based data structure for long-distance connections. All algorithms are very fast. Compared to an industrial router (on 32nm and 22nm chips), BonnRoute is over two times faster, has 5% less netlength, 20% less vias, and reduces detours by more than 90%.
C1 [Gester, Michael; Mueller, Dirk; Nieberg, Tim; Panten, Christian; Schulte, Christian; Vygen, Jens] Univ Bonn, Res Inst Discrete Math, D-53113 Bonn, Germany.
C3 University of Bonn
RP Gester, M (corresponding author), Univ Bonn, Res Inst Discrete Math, Lennestr 2, D-53113 Bonn, Germany.
EM gester@or.uni-bonn.de; mueller@or.uni-bonn.de; nieberg@or.uni-bonn.de;
   panten@or.uni-bonn.de; schulte@or.uni-bonn.de; vygen@or.uni-bonn.de
CR Albrecht C, 2001, IEEE T COMPUT AID D, V20, P622, DOI 10.1109/43.920691
   Alpert C.J., 2010, INT S PHYS DESIGN, P7
   [Anonymous], 1985, COMPUTATIONAL GEOMET, DOI DOI 10.1007/978-1-4612-1098-6
   Batterywala S, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P59, DOI 10.1109/ICCAD.2002.1167514
   Carden RC, 1996, IEEE T COMPUT AID D, V15, P208, DOI 10.1109/43.486666
   Chang CC, 2001, IEEE T COMPUT AID D, V20, P598, DOI 10.1109/43.920686
   Chen HY, 2009, ASIA S PACIF DES AUT, P582, DOI 10.1109/ASPDAC.2009.4796543
   Chen HY, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P13
   Chen TC, 2007, IEEE T COMPUT AID D, V26, P1041, DOI 10.1109/TCAD.2006.884492
   Cho M, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497575
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Cong J, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P396, DOI 10.1109/ICCAD.2001.968655
   Cross D., 2007, Inter- national Symposium on Physical Design (ISPD), P171
   Dijkstra EW., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   DION J., 1995, 953 WRL
   Garg N, 2007, SIAM J COMPUT, V37, P630, DOI 10.1137/S0097539704446232
   GESTER M., 2009, THESIS U BONN
   Goldberg AV, 2005, PROCEEDINGS OF THE SIXTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P156
   GRIGORIADIS MD, 1994, SIAM J OPTIMIZ, V4, P86, DOI 10.1137/0804004
   Grigoriadis MD, 1996, MATH OPER RES, V21, P321, DOI 10.1287/moor.21.2.321
   HADLOCK FO, 1977, NETWORKS, V7, P323, DOI 10.1002/net.3230070404
   HANAN M, 1966, SIAM J APPL MATH, V14, P255, DOI 10.1137/0114025
   HART PE, 1968, IEEE T SYST SCI CYB, VSSC4, P100, DOI 10.1109/TSSC.1968.300136
   Hetzel A, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P332, DOI 10.1109/DATE.1998.655877
   Ho TY, 2005, DES AUT CON, P597, DOI 10.1109/DAC.2005.193880
   HOEL JH, 1976, IEEE T COMPUT, V25, P19, DOI 10.1109/TC.1976.5009200
   Hu J, 2001, INTEGRATION, V31, P1, DOI 10.1016/S0167-9260(01)00020-7
   Humpola J., 2009, THESIS U BONN
   ICCAD, 2009 GLOB ROUT BENCH
   ISPD, 2007, GLOB ROUT CONT BENCH
   ISPD, 2008, GLOB ROUT CONT BENCH
   Jansen K, 2008, MATH PROGRAM, V114, P183, DOI 10.1007/s10107-007-0106-8
   Johann M, 2000, 13TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P144, DOI 10.1109/SBCCI.2000.876022
   Korte B, 2007, P IEEE, V95, P555, DOI 10.1109/JPROC.2006.889373
   Lee C. Y., 1961, IRE transactions on electronic computers, VEC-10, P346
   Lee DT, 1996, DISCRETE APPL MATH, V70, P185, DOI 10.1016/0166-218X(96)80467-7
   LEE TH, 2011, P INT S PHYS DES, P53
   Lee TH, 2008, IEEE T COMPUT AID D, V27, P1643, DOI 10.1109/TCAD.2008.927733
   Li YL, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929951
   Lomonosov M.V., 1990, PATHS FLOWS VLSI LAY, P215
   MASSBERG J., 2012, DISCRETE AP IN PRESS
   Mitchell Joseph S.B., 1989, P 1 CAN C COMP GEOM
   Moffitt M. D., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P545, DOI 10.1109/ASPDAC.2011.5722249
   Moffitt Michael D., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P805, DOI 10.1145/1687399.1687549
   Moffitt MD, 2008, IEEE T COMPUT AID D, V27, P2017, DOI 10.1109/TCAD.2008.2006082
   Moffitt MD, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P148
   Müller D, 2006, IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, P648
   Müller D, 2011, MATH PROGRAM COMPUT, V3, P1, DOI 10.1007/s12532-011-0023-y
   Muller D., 2009, THESIS U BONN
   Nieberg T, 2011, DES AUT CON, P170
   Ozdal MM, 2009, IEEE T COMPUT AID D, V28, P528, DOI 10.1109/TCAD.2009.2013991
   Papadopoulou E, 2001, INT J COMPUT GEOM AP, V11, P503, DOI 10.1142/S0218195901000626
   Peyer S, 2009, J DISCRET ALGORITHMS, V7, P377, DOI 10.1016/j.jda.2007.08.003
   PLOTKIN SA, 1995, MATH OPER RES, V20, P257, DOI 10.1287/moor.20.2.257
   RAGHAVAN P, 1987, COMBINATORICA, V7, P365, DOI 10.1007/BF02579324
   Roy JA, 2008, IEEE T COMPUT AID D, V27, P1066, DOI 10.1109/TCAD.2008.923255
   RUBIN F, 1974, IEEE T COMPUT, VC 23, P907, DOI 10.1109/T-C.1974.224054
   SCHULTE C., 2012, THESIS U BONN
   SHAHROKHI F, 1990, J ACM, V37, P318, DOI 10.1145/77600.77620
   SHRAGOWITZ E, 1987, INTEGRATION, V5, P3, DOI 10.1016/S0167-9260(87)80003-2
   Suh K, 2008, 2008 5TH IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, P338, DOI 10.1109/GROUP4.2008.4638192
   Teig S., 2002, P 2002 INT WORKSHOP, P33
   Ting B. S., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P301, DOI 10.1109/TCAD.1983.1270048
   Vygen J, 2004, LECT NOTES COMPUT SC, V3064, P308
   Wei YG, 2012, DES AUT CON, P768
   Wu TH, 2011, IEEE T COMPUT AID D, V30, P72, DOI 10.1109/TCAD.2010.2066030
   Wu Tianji., 2011, Design, Automation Test in Europe Conference Exhibition (DATE), P1, DOI [DOI 10.1109/VETECS.2011.5956239, 10.1109/DATE.2011.5763119., DOI 10.1109/DATE.2011.5763119]
   Xu Y, 2009, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2009.4796542
   Young NE, 2001, ANN IEEE SYMP FOUND, P538, DOI 10.1109/SFCS.2001.959930
NR 69
TC 23
Z9 27
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 32
DI 10.1145/2442087.2442103
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700016
DA 2024-07-18
ER

PT J
AU Mukherjee, S
   Dasgupta, P
   Mukhopadhyay, S
   Little, S
   Havlicek, J
   Chandrasekaran, S
AF Mukherjee, Subhankar
   Dasgupta, Pallab
   Mukhopadhyay, Siddhartha
   Little, Scott
   Havlicek, John
   Chandrasekaran, Srikanth
TI Synchronizing AMS Assertions with AMS Simulation: From Theory to
   Practice
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Satisfiability; simulation; mixed-signal; temporal logic
ID TEMPORAL PROPERTIES; SPECIFICATIONS; LOGIC
AB The verification community anticipates the adoption of assertions in the Analog and Mixed-Signal (AMS) domain in the near future. Several questions need to be answered before AMS assertions are brought into practice, such as: (a) How will the languages for AMS assertions be different from the ones in the digital domain? (b) Does the analog simulator have to be assertion aware? (c) If so, then how and where on the time line will the AMS assertion checker synchronize with the analog simulator? and (d) What will be the performance penalty for monitoring AMS assertions accurately over analog simulation? This article attempts to answer these questions through theoretical analysis and empirical results obtained from industrial test cases. We study logics which extend Linear Temporal Logic (LTL) with predicates over real variables, and show that further extensions allowing the binding of real-valued variables across time makes the logic undecidable. We present a toolkit which can integrate with existing AMS simulators for checking AMS assertions on practical designs. We study the problem of synchronizing the AMS simulator with the AMS assertion checker and demonstrate the performance penalty of different synchronization options.
C1 [Mukherjee, Subhankar; Dasgupta, Pallab; Mukhopadhyay, Siddhartha] Indian Inst Technol, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Mukherjee, S (corresponding author), Indian Inst Technol, Kharagpur 721302, W Bengal, India.
EM subho.mukerji@gmail.com
FU Freescale Semiconductor, through SRC/GRC research grant [2008-TJ-1835]
FX This work was partially supported by Freescale Semiconductor, through
   SRC/GRC research grant (Project Code: 2008-TJ-1835).
CR Alur R., 1990, Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science (90CH2897-7), P390, DOI 10.1109/LICS.1990.113764
   ALUR R, 1994, J ACM, V41, P181, DOI 10.1145/174644.174651
   Alur R, 1996, J ACM, V43, P116, DOI 10.1145/227595.227602
   [Anonymous], 2010, 18002009 IEEE
   [Anonymous], 2010, 18502010 IEEE
   BUSTAN D., 2006, P C COMP AID VER, V4144
   DASGUPTA P, 2006, ROADMAP FORMAL PROPE
   Dastidar TR, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255468
   de la Banda MariaGarcia., 2003, P 5 ACM SIGPLAN INT, P32
   Fainekos GE, 2009, THEOR COMPUT SCI, V410, P4262, DOI 10.1016/j.tcs.2009.06.021
   Huang JF, 2003, FIRST ACM AND IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P163
   Jesser Alexander, 2007, SASIMI, V7, P507
   Li GY, 2003, LECT NOTES COMPUT SC, V2895, P322
   Maler O, 2004, LECT NOTES COMPUT SC, V3253, P152, DOI 10.1007/978-3-540-30206-3_12
   MALER O., 2005, P INT C FORM MOD AN
   Maler O, 2008, LECT NOTES COMPUT SC, V4800, P475, DOI 10.1007/978-3-540-78127-1_26
   Markey N, 2006, THEOR COMPUT SCI, V358, P273, DOI 10.1016/j.tcs.2006.01.019
   MUKHERJEE S., 2011, AMS LTL PROPERTIES S
   Mukherjee S, 2011, IEEE T COMPUT AID D, V30, P1446, DOI 10.1109/TCAD.2011.2155065
   Mukhopadhyay R, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497564
   NICKOVIC D., 2008, THESIS U JOSEPH FOUR, P1
   Nickovic D, 2007, LECT NOTES COMPUT SC, V4763, P304
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Steinhorst S, 2008, DES AUT TEST EUROPE, P282
   Sundararajan, 2003, DIGITAL SIGNAL PROCE, DOI 10.1142/5147
   VERILOG-AMS, 2010, VER AMS LANG REF MAN
   Weems B. P., 1989, SIGCSE Bulletin, V21, P174, DOI 10.1145/65294.71210
   Yan J, 2006, LECT NOTES ARTIF INT, V4120, P226
NR 28
TC 7
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 38
DI 10.1145/2348839.2348842
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000003
DA 2024-07-18
ER

PT J
AU Zhou, PQ
   Yuh, PH
   Sapatnekar, SS
AF Zhou, Pingqiang
   Yuh, Ping-Hung
   Sapatnekar, Sachin S.
TI Optimized 3D Network-on-Chip Design Using Simulated Allocation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; 3D; NoC; application-specific;
   simulated allocation
ID TOPOLOGY; COMMUNICATION; SYSTEMS; ROUTER
AB Three-dimensional (3D) silicon integration technologies have provided new opportunities for Network-on-Chip (NoC) architecture design in Systems-on-Chip (SoCs). In this article, we consider the application-specific NoC architecture design problem in a 3D environment. We present an efficient floorplan-aware 3D NoC synthesis algorithm based on simulated allocation (SAL), a stochastic method for traffic flow routing, and accurate power and delay models for NoC components. We demonstrate that this method finds greatly improved solutions compared to a baseline algorithm reflecting prior work. To evaluate the SAL method, we compare its performance with the widely used simulated annealing (SA) method and show that SAL is much faster than SA for this application, while providing solutions of very similar quality. We then extend the approach from a single-path routing to a multipath routing scheme and explore the trade-off between power consumption and runtime for these two schemes. Finally, we study the impact of various factors on the network performance in 3D NoCs, including the TSV count and the number of 3D tiers. Our studies show that link power and delay can be significantly improved when moving from a 2D to a 3D implementation, but the improvement flattens out as the number of 3D tiers goes beyond a certain point.
C1 [Zhou, Pingqiang; Sapatnekar, Sachin S.] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
   [Yuh, Ping-Hung] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   National Taiwan University
RP Zhou, PQ (corresponding author), Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
EM pingqiang@umn.edu
RI Zhou, Pingqiang/S-8391-2019
OI Sapatnekar, Sachin/0000-0002-5353-2364
FU SRC [2008-TJ-1819]
FX This work was supported in part by the SRC under contract 2008-TJ-1819.
CR Addo-Quaye C, 2005, IEEE INT SOC CONF, P25
   Ahonen T., 2004, Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, P53
   [Anonymous], P INT C PAR PROC
   [Anonymous], 2006, IEEE ACM INT C COMP
   Banerjee K, 2001, P IEEE, V89, P602, DOI 10.1109/5.929647
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Feero B, 2007, IEEE COMP SOC ANN, P305, DOI 10.1109/ISVLSI.2007.79
   Greenfield D, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P283
   Hansson A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P75
   Hu YF, 2005, PR IEEE COMP DESIGN, P111
   Hu YF, 2006, DES AUT CON, P574, DOI 10.1109/DAC.2006.229293
   Hung WL, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P98
   Kahng A. B., 2009, P DES AUT TEST EUR
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Lim SK, 2005, IEEE DES TEST COMPUT, V22, P532, DOI 10.1109/MDT.2005.149
   LITTLE JDC, 1961, OPER RES, V9, P383, DOI 10.1287/opre.9.3.383
   Loi I., 2007, P 2 INT C NANONETWOR, V15, P1
   MORROW P, 2007, P MAT RES SOC S
   Murali S, 2009, ASIA S PACIF DES AUT, P242, DOI 10.1109/ASPDAC.2009.4796487
   Ogras UY, 2007, DES AUT TEST EUROPE, P1096
   Pavlidis VF, 2007, IEEE T VLSI SYST, V15, P1081, DOI 10.1109/TVLSI.2007.893649
   Pioro M, 1997, TELECOMMUN SYST, V7, P17, DOI 10.1023/A:1019151707785
   Pioro M., 2004, ROUTING FLOW CAPACIT
   Seiculescu C, 2009, DES AUT TEST EUROPE, P9
   Shan Yan, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P277
   Srinivasan K, 2005, IEEE IC CAD, P231, DOI 10.1109/ICCAD.2005.1560070
   Starobinski D, 2003, IEEE ACM T NETWORK, V11, P411, DOI 10.1109/TNET.2003.813040
   Wang HS, 2002, INT SYMP MICROARCH, P294, DOI 10.1109/MICRO.2002.1176258
   Xue L, 2003, IEEE T ELECTRON DEV, V50, P601, DOI 10.1109/TED.2003.810465
   Yan S, 2008, PR IEEE COMP DESIGN, P142, DOI 10.1109/ICCD.2008.4751853
   Zhou PQ, 2010, ASIA S PACIF DES AUT, P509
NR 34
TC 9
Z9 9
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2012
VL 17
IS 2
AR 12
DI 10.1145/2159542.2159544
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 929ZH
UT WOS:000303104000002
DA 2024-07-18
ER

PT J
AU Cabodi, G
   Lavagno, L
   Murciano, M
   Kondratyev, A
   Watanabe, Y
AF Cabodi, Gianpiero
   Lavagno, Luciano
   Murciano, Marco
   Kondratyev, Alex
   Watanabe, Yosinori
TI Speeding-Up Heuristic Allocation, Scheduling and Binding with SAT-Based
   Abstraction/Refinement Techniques
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; High level synthesis; resource estimation;
   scheduling; binding; allocation; satisfiability
ID FLOW
AB Hardware synthesis is the process by which system-level, Register Transfer (RT)-level, or behavioral descriptions can be turned into real implementations, in terms of logic gates. Scheduling is one of the most time-consuming steps in the overall design flow, and may become much more complex when performing hardware synthesis from high-level specifications. Exploiting a single scheduling strategy on very large designs is often reductive and potentially inadequate. Furthermore, finding the "best" single candidate among all possible scheduling algorithms is practically infeasible. In this article we introduce a hybrid scheduling approach that is a preliminary step towards a comprehensive solution not yet provided by industrial or by academic solutions. Our method relies on an abstract symbolic representation of data flow nodes (operations) bound to control flow paths: it produces a more realistic lower bound during the prescheduling resource estimation step and speeds up slower but accurate heuristic scheduling techniques, thus achieving a globally improved result.
C1 [Cabodi, Gianpiero; Lavagno, Luciano; Murciano, Marco] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy.
   [Kondratyev, Alex; Watanabe, Yosinori] Cadence Design Syst, San Jose, CA USA.
C3 Polytechnic University of Turin
RP Cabodi, G (corresponding author), Politecn Torino, Dipartimento Automat & Informat, Corso Duca Abruzzi 24, I-10129 Turin, Italy.
EM gianpiero.cabodi@polito.it; luciano.lavagno@polito.it;
   marco.murciano@polito.it; kalex@cadence.com; watanabe@cadence.com
RI Cabodi, Gianpiero/I-6558-2012
OI Cabodi, Gianpiero/0000-0001-5839-8697; Katkoori,
   Srinivas/0000-0002-7589-5836
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 1990, COMPUT INTRACTABILIT
   Bergamaschi RA, 1997, IEEE T VLSI SYST, V5, P82, DOI 10.1109/92.555989
   Biere A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P317, DOI 10.1109/DAC.1999.781333
   BUNING HK, 1995, INFORM COMPUT, V117, P12, DOI 10.1006/inco.1995.1025
   Cabodi G, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P237, DOI 10.1109/ISSS.2002.1227184
   CAMPOSANO R, 1991, IEEE T COMPUT AID D, V10, P85, DOI 10.1109/43.62794
   CAMPOSANO R, 1990, P 27 DA C, P450
   CHAUDHURI S, 1994, IEEE T VLSI SYST, P36
   Clarke E, 2003, J ACM, V50, P752, DOI 10.1145/876638.876643
   Cooper K.D., 1998, An experimental evaluation of list scheduling
   DAVIS M, 1960, J ACM, V7, P201, DOI 10.1145/321033.321034
   DAVIS M, 1962, COMMUN ACM, V5, P394, DOI 10.1145/368273.368557
   EEN N, 2003, ELECT NOT THEOR COMP, V89, P4
   Een N., 2003, MINISAT SAT SOLVER
   FANG JZ, 1997, P 9 INT WORKSH LANG, P135
   HAYNAL SP, 2000, THESIS
   Hennessy J., 2017, Computer Architecture, Sixth Edition: A Quantitative Approach, V6th
   HOOKER JN, 1993, J LOGIC PROGRAM, V15, P177, DOI 10.1016/0743-1066(93)90018-C
   Katkoori S, 1999, PR GR LAK SYMP VLSI, P338, DOI 10.1109/GLSV.1999.757449
   LY T, 1995, DES AUT CON, P101, DOI 10.1109/DAC.1995.250072
   MARQUESSILVA JP, 1996, P INT C TOOLS ART IN
   Memik SO, 2002, PR IEEE COMP DESIGN, P395, DOI 10.1109/ICCD.2002.1106801
   MOSKEWICZ MW, 2001, P 38 DES AUT C
   Namballa R, 2004, IEEE COMP SOC ANN, P187, DOI 10.1109/ISVLSI.2004.1339528
   PANGRLE BM, 1987, IEEE T COMPUT AID D, V6, P1098, DOI 10.1109/TCAD.1987.1270350
   Pauly Philip., 1987, PHYSL AM CONTEXT 185, P195, DOI DOI 10.1007/978-1-4614-7528-6_9
   RABAEY JM, 1991, IEEE DES TEST COMPUT, V8, P40, DOI 10.1109/54.82037
   SAFIR A, 1990, PP EUROPEAN DESIGN A, P283
   Selman B., 1993, Cliques, coloring, and satisfiability, V26, P521, DOI DOI 10.1090/DIMACS/026
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   SYSWERDA G., 1991, PROC 4 INT C GENETIC, P502
   Tiruvuri G., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P162, DOI 10.1145/290833.290839
   ZHAOXUAN S, 2002, J COMPU SCI TECHNOL, V17, P718
NR 35
TC 5
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 12
DI 10.1145/1698759.1698762
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500004
DA 2024-07-18
ER

PT J
AU Chen, PY
   Fang, CC
   Hwang, TT
   Ma, HP
AF Chen, Po-Yuan
   Fang, Chiao-Chen
   Hwang, Tingting
   Ma, Hsi-Pin
TI Leakage Reduction, Delay Compensation Using Partition-Based Tunable
   Body-Biasing Techniques
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Body biasing; leakage current; low-power design; process
   variations
AB In recent years, fabrication technology of CMOS has scaled to nanometer dimensions. As scaling progresses, several new challenges follow. Among them, the most noticeable two are process variations and leakage current of the circuit. To tackle the problems of process variations and leakage current, an effective way is to use a body-biasing technique. In substance, using the RBB technique can minimize leakage current but increase the delay of a gate. Contrary to RBB, the FBB technique decreases the delay but increases leakage current of a gate. In the previous work, a single body-biasing is applied to the whole circuit. In a slow circuit, since the FBB is applied to the whole circuit, the leakage current of all gates in the circuit increases dramatically. On the other hand, in a fast circuit, RBB is applied to decrease the leakage current. However, without violating the timing specification, the value of body-biasing is restricted by the critical paths, and the saving of leakage current is limited. In this article, we propose a design flow to partition the circuit into subcircuits so that each subcircuit can be applied its individual RBB or FBB. Experiments show that our method is able to save leakage current from 42% to 47% as compared to designs not using a body-biasing technique. Under process variations, our method can save 42% to 49% leakage on fast circuits and 20% to 35% on slow circuits.
C1 [Chen, Po-Yuan; Fang, Chiao-Chen; Hwang, Tingting] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
   [Ma, Hsi-Pin] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu 300, Taiwan.
C3 National Tsing Hua University; National Tsing Hua University
RP Chen, PY (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, 101,Sect 2 Kuang Fu Rd, Hsinchu 300, Taiwan.
EM pychen@cs.nthu.edu.tw
CR Amin CS, 2005, DES AUT CON, P652
   Chang SC, 2004, DES AUT CON, P814
   CHEN C, 2000, P INT C COMP AID DES, P198
   GAMMIE G, 2008, P INT SOL STAT CIRC, P258
   HELOUE K, 2008, P INT C COMP AID DES, P173
   Heloue KR, 2008, DES AUT CON, P403
   Jayakumar N, 2005, DES AUT CON, P43, DOI 10.1109/DAC.2005.193770
   Keshavarzi A, 2002, 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P312, DOI 10.1109/VLSIC.2002.1015113
   KHANDELWAL V, 2004, P INT S LOW POW EL D, P116
   Kulkarni S., 2006, INT C COMPUTER AIDED, P39
   Kulkarni SH, 2008, IEEE T COMPUT AID D, V27, P481, DOI 10.1109/TCAD.2008.915529
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   Neau C, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P116
   Troccoli M, 2003, J APPL PHYS, V94, P7101, DOI 10.1063/1.1625090
   Tsai YF, 2005, I CONF VLSI DESIGN, P374
   TSCHANZ J, 2007, P IEEE INT SOL STAT, P292
   Wang F, 2008, ASIA S PACIF DES AUT, P227
   YANG K, UCSB STAT TIMING SIM
   ZHUO C, 2008, P INT S LOW POW EL D, P105
NR 19
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 53
DI 10.1145/1562514.1562521
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 487LQ
UT WOS:000269276100006
DA 2024-07-18
ER

PT J
AU Gheorghita, SV
   Palkovic, M
   Hamers, J
   Vandecappelle, A
   Mamagkakis, S
   Basten, T
   Eeckhout, L
   Corporaal, H
   Catthoor, F
   Vandeputte, F
   De Bosschere, K
AF Gheorghita, Stefan Valentin
   Palkovic, Martin
   Hamers, Juan
   Vandecappelle, Arnout
   Mamagkakis, Stelios
   Basten, Twan
   Eeckhout, Lieven
   Corporaal, Henk
   Catthoor, Francky
   Vandeputte, Frederik
   De Bosschere, Koen
TI System-Scenario-Based Design of Dynamic Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Design methodology; dynamic nature;
   embedded systems; energy reduction; real-time systems; system scenarios
ID WORKLOAD CHARACTERIZATION; ENERGY; MULTIMEDIA; SELECTION; LEVEL
AB In the past decade, real-time embedded systems have become much more complex due to the introduction of a lot of new functionality in one application, and due to running multiple applications concurrently. This increases the dynamic nature of today's applications and systems, and tightens the requirements for their constraints in terms of deadlines and energy consumption. State-of-theart design methodologies try to cope with these novel issues by identifying several most used cases and dealing with them separately, reducing the newly introduced complexity. This article presents a generic and systematic design-time/run-time methodology for handling the dynamic nature of modern embedded systems, which can be utilized by existing design methodologies to increase their efficiency. It is based on the concept of system scenarios, which group system behaviors that are similar from a multidimensional cost perspective-such as resource requirements, delay, and energy consumption-in such a way that the system can be configured to exploit this cost similarity. At design-time, these scenarios are individually optimized. Mechanisms for predicting the current scenario at run-time, and for switching between scenarios, are also derived. This design trajectory is augmented with a run-time calibration mechanism, which allows the system to learn on-the-fly during its execution, and to adapt itself to the current input stimuli, by extending the scenario set, changing the scenario definitions, and both the prediction and switching mechanisms. To show the generality of our methodology, we show how it has been applied on four very different real-life design problems. In all presented case studies, substantial energy reductions were obtained by exploiting scenarios.
C1 [Gheorghita, Stefan Valentin; Basten, Twan; Corporaal, Henk; Vandeputte, Frederik; De Bosschere, Koen] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
   [Hamers, Juan; Eeckhout, Lieven] Univ Ghent, Ghent, Belgium.
C3 Eindhoven University of Technology; Ghent University
RP Gheorghita, SV (corresponding author), Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands.
EM s.v.gheorghita@tue.nl; palkovic@imec.be; juan.hamers@elis.ugent.be;
   vdcappel@imec.be; mamagka@imec.be; a.a.basten@tue.nl;
   lieven.eeckhout@elis.ugent.be; h.corporaal@tue.nl; catthoor@imec.be;
   frederik.vandeputte@elis.ugent.be; koen.debosschere@elis.ugent.be
RI De Bosschere, Koen OM/P-6865-2014; Basten, Twan/ABG-3430-2021
OI Basten, Twan/0000-0002-2274-7274
FU Dutch Science Foundation, NWO [612.064.101]
FX This work was supported in part by the Dutch Science Foundation, NWO,
   project FAME, number 612.064.101.
CR A S, 2004, IEEE COMPUTER SOC PR, V185, P194
   [Anonymous], 1995, Scenario-based design: Envisioning work and technology in system development
   [Anonymous], 2002, ASPLOS
   Arenaz M, 2004, LECT NOTES COMPUT SC, V3358, P4
   Bougard B, 2006, SIGNAL PROCESS, V86, P1792, DOI 10.1016/j.sigpro.2005.09.035
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   CALZAROSSA M, 1993, P IEEE, V81, P1136, DOI 10.1109/5.236191
   Catthoor F., 2000, UNIFIED LOW POWER DE
   Choi KW, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P732, DOI 10.1109/ICCAD.2002.1167613
   Chung EY, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P42, DOI 10.1109/LPE.2002.1029515
   DAYLIGHT EG, 2002, P ISLPED MONT CA AUG, P76
   De Sutter B, 2005, ACM T PROGR LANG SYS, V27, P882, DOI 10.1145/1086642.1086645
   Debray SK, 2000, ACM T PROGR LANG SYS, V22, P378, DOI 10.1145/349214.349233
   Douglass BrucePowell., 2004, REAL TIME UML ADV UM
   Dumont GA, 2002, P AMER CONTR CONF, V1-6, P1137, DOI 10.1109/ACC.2002.1023173
   FERRARI D, 1972, COMPUTER, V5, P18, DOI 10.1109/C-M.1972.216939
   FOWLER M, 2003, UML DISTILLED BRIEF, V9, P99
   Geilen M, 2007, FUND INFORM, V78, P35
   Gheorghita SV, 2008, J SIGNAL PROCESS SYS, V50, P137, DOI 10.1007/s11265-007-0086-1
   Gheorghita SV, 2005, DES AUT CON, P101
   GHEORGHITA SV, 2008, IEEE DESIGN IN PRESS
   GHEORGHITA SV, 2005, P INT C COMP ARCH SY, P177
   GHEORGHITA SV, 2008, P INT S SYST ON CHIP, P175
   Goossens K, 2003, NETWORKS ON CHIP, P61
   HAMERS J, 2008, ACM T EMBED IN PRESS
   Hamers J, 2007, DES AUT TEST EUROPE, P594
   Hamers J, 2007, LECT NOTES COMPUT SC, V4352, P11
   Hansson A, 2007, DES AUT TEST EUROPE, P954
   Huang M., 2003, P INT S COMP ARCH IS
   Hughes CJ, 2001, INT SYMP MICROARCH, P250, DOI 10.1109/MICRO.2001.991123
   *IEEE, 2000, IEEE STAND 1471 REC
   *INT CORP, 2003, 278796 INT CORP
   IONITA MT, 2005, THESIS TECHNISCHE U
   Jha NK, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P259, DOI 10.1109/ICCAD.2001.968629
   Kotz D, 2005, WIREL NETW, V11, P115, DOI 10.1007/s11276-004-4750-0
   LEE R, 1991, INTRO WORKLOAD CHARA
   Lee S, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P84, DOI 10.1109/LPE.2002.1029555
   MAMAGKAKIS S, 2007, P DES AUT TEST EUR C, P118
   MARCHAL P, 2000, P 1 INT WORKSH POW A, P40
   Murali S, 2006, DES AUT TEST EUROPE, P116
   Murali S, 2006, ASIA S PACIF DES AUT, P146, DOI 10.1109/ASPDAC.2006.1594673
   OKABE T, 2003, P IEEE C EV COMP, V2, P878
   PALKOVIC M, 2005, P 9 INT WORKSH SOFTW, P72
   Palkovic M, 2006, J LOW POWER ELECTRON, V2, P9, DOI 10.1166/jolpe.2006.002
   Pareto V., 1906, Manuale di Economia Politica
   Paul JM, 2006, IEEE T VLSI SYST, V14, P868, DOI 10.1109/TVLSI.2006.878474
   PEONQUIROS M, 2007, P 17 INT WORKSH POW, P373
   Pollin S, 2007, IEEE T WIREL COMMUN, V6, P617, DOI 10.1109/TWC.2007.05356
   Poplavko P, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P228, DOI 10.1109/DSD.2007.4341473
   RAMAN B, 2006, P 4 INT C HARDW SOFT, P4
   Sachs DG, 2003, 2003 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL 3, PROCEEDINGS, P109
   SALTZ JH, 1991, IEEE T COMPUT, V40, P603, DOI 10.1109/12.88484
   Sanz C, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P376
   SASANKA R, 2002, ACM SIGARCH COMPUTER, V30, P144
   Shin D, 2005, ASIA S PACIF DES AUT, P703
   Tack K, 2006, VISUAL COMPUT, V22, P577, DOI 10.1007/s00371-006-0036-0
   Temmerman M, 2007, J SYST ARCHITECT, V53, P539, DOI 10.1016/j.sysarc.2006.11.008
   Theelen BD, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P185, DOI 10.1109/MEMCOD.2006.1695924
   Vandeputte F, 2005, LECT NOTES COMPUT SC, V3648, P571
   Vandeputte F, 2007, J SYST ARCHITECT, V53, P489, DOI 10.1016/j.sysarc.2006.11.004
   VANDERMARK P, 2004, P ACM S APPL COMP SA, P229
   VOGEL A, 1995, IEEE MULTIMEDIA, V2, P10, DOI 10.1109/93.388195
   Wandeler E, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P46
   Wegener I, 2000, SIAM MONOG DISCR MAT, DOI 10.1137/1.9780898719789
   Yang P, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P120, DOI 10.1109/CODESS.2003.1275270
   Yang P, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P112, DOI 10.1109/ISSS.2002.1227162
   Yang P, 2001, IEEE DES TEST COMPUT, V18, P46, DOI 10.1109/54.953271
   YANG P, 2004, THESIS CATHOLIC U LE
   Ykman-Couvreur C, 2006, 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, P195
   Ykman-Couvreur C, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P66, DOI 10.1109/ISSOC.2005.1595646
   Yokota Daisuke., 2002, PROC INT C PARALLEL, P706
NR 71
TC 79
Z9 84
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 3
DI 10.1145/1455229.1455232
PG 45
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900003
OA Green Published
DA 2024-07-18
ER

PT J
AU Su, YS
   Chang, PH
   Chang, SC
   Hwang, TT
AF Su, Yu-Shih
   Chang, Po-Hsien
   Chang, Shih-Chieh
   Hwang, Tingting
TI Synthesis of a novel timing-error detection architecture
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; logic synthesis; fault tolerance
AB Delay variation can cause a design to fail its timing specification. Ernst et al. [2003] observe that the worst delay of a design is least probable to occur. They propose a mechanism to detect and correct occasional errors while the design can be optimized for the common cases. Their experimental results show significant performance (or power) gain as compared with the worst-case design.. However, the architecture in Ernst et al. [2003] suffers the short path problem, which is difficult to resolve. In this article, we propose a novel error-detecting architecture to solve the short path problem. Our experimental results show considerable performance gain can be achieved with reasonable area overhead.
C1 [Su, Yu-Shih; Chang, Po-Hsien; Chang, Shih-Chieh; Hwang, Tingting] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Tsing Hua University
RP Su, YS (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
EM cc@nthucad.cs.nthu.edu.tw
CR Agarwal A, 2003, IEEE T COMPUT AID D, V22, P1243, DOI 10.1109/TCAD.2003.816217
   Agarwal A., 2002, P ACMIEEE WORKSHOP T, P16
   Austin TM, 2004, DES AUT CON, P78, DOI 10.1145/996566.996591
   DHAR S, 2002, INT S LOW POW EL DES
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Hegde R., 1999, INT S LOW POW EL DES
   Jess JAG, 2003, DES AUT CON, P932
   KEHL T, 1993, INT C COMP DES ICCD
   Liou JJ, 2003, IEEE T COMPUT AID D, V22, P756, DOI 10.1109/TCAD.2003.811442
   SHENOY NV, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P156, DOI 10.1109/ICCAD.1993.580048
   UHT A, 2003, INT C ADV INFR EBUS
   Visweswariah C, 2003, DES AUT CON, P343
NR 12
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 14
DI 10.1145/1297666.1297680
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500013
DA 2024-07-18
ER

PT J
AU Herrera, F
   Villar, E
AF Herrera, Fernando
   Villar, Eugenio
TI A framework for heterogeneous specification and design of electronic
   embedded systems in SystemC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; languages; heterogeneous specification; models of computation;
   SystemC
AB This work proposes a methodology which enables heterogeneous specification of complex, electronic systems in SystemC supporting the integration of components under different models of computation (MoCs). This feature is necessary in order to deal with the growing complexity, concurrency, and heterogeneity of electronic embedded systems. The specification methodology is based on the SystemC standard language. Nevertheless, the use of SystemC for heterogeneous system specification is not straightforward. The first problem to be addressed is the efficient and predictable mapping of untimed events required by abstract MoCs over the discrete-event MoC on which the SystemC simulation kernel is based. This mapping is essential in order to understand the simulation results provided by the SystemC model of those MoCs. The specification methodology proposes the set of rules and guidelines required by each specific MoC. Moreover, the methodology supports a smooth integration of several MoCs in the same system specification. A set of facilities is provided covering the deficiencies of the language. These facilities constitute the methodology-specific library called HetSC. The methodology and associated library have been demonstrated to be useful for the specification of complex, heterogeneous embedded systems supporting essential design tasks such as performance analysis and SW generation.
C1 Univ Cantabria, Dept Elect Technol Syst & Automat Engn, E-39005 Santander, Cantabria, Spain.
C3 Universidad de Cantabria
RP Herrera, F (corresponding author), Univ Cantabria, Dept Elect Technol Syst & Automat Engn, Avda Castros S-N, E-39005 Santander, Cantabria, Spain.
EM fherrera@teisa.unican.es
RI Villar, Eugenio/C-4603-2012
OI Villar, Eugenio/0000-0002-6541-6176
CR AMDAHL GM, 1967, P AM FED INF PROC SO, P133
   [Anonymous], T LEVEL MODELING SYS
   BALARIN F, 2003, METROPOLIS INTEGRATE
   BENVENISTE EA, 1991, P IEEE, V79, P9
   BROOKS C, 2005, M0521 UCBERL
   *ETSI EN, 1998, 301250 ETSIEN
   *ETSI EN, 1998, 301244 ETSIEN
   *ETSI EN, 1998, 301245 ETSIEN
   Geppert L, 2000, IEEE SPECTRUM, V37, P19
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Herrera F, 2003, SYSTEM C: METHODOLOGIES AND APPLICATIONS, P247
   HERRERA F, 2004, MODELING DESIGN CSP, P133
   HERRERA F, 2006, P DED AUT C DAC SAN
   HERRERA F, 2006, APPL SPECIFICATION D
   HERRERA F, 2005, ADV DESIGN SPECIFICA
   HOARE CAR, 1978, CACM, V21, P8
   *IEEE COMP SOC, 2006, IEEE STAND SYST C LA
   Jantsch Axel., 2004, MODELING EMBEDDED SY
   KAHN G, 1974, P INT FED INF PROC W
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1995, P IEEE
   Lee E, 2006, COMPUTER, V39, P5
   MATHAIKUTTY D, 2004, 200423 FERMAT
   MUELLER W, 2003, SYSTEM C MEHTODOLOGI
   *OSCI, 2000, SYST C VER STAND
   *OSCI, 2004, SYST C SYNTH SUBS DR
   PATEL H, 2004, IMPLEMENTING MULTI M
   PINO JL, 1995, J VLSI SIGNAL PROC, V9, P7, DOI 10.1007/BF02406468
   Posadas H, 2004, DES AUTOM EMBED SYST, V9, P293, DOI 10.1007/s10617-005-1199-z
   POSADAS H, 2004, SYSTEM LEVEL PERFORM
   SANDER I, 2003, THESIS ROYAL TECHNIC
   *UC BERK EECS DEP, UCBEECS20061
NR 34
TC 28
Z9 28
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 22
DI 10.1145/1255456.1255459
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700003
DA 2024-07-18
ER

PT J
AU Su, F
   Ozev, S
   Chakrabarty, K
AF Su, Fei
   Ozev, Sule
   Chakrabarty, Krishnendu
TI Concurrent testing of digital microfluidics-based biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; design; reliability; concurrent testing;
   catastrophic faults; microfluidics; biochips
ID ELECTROWETTING-BASED ACTUATION; LIQUID DROPLETS; BIOTERRORISM;
   BIOSENSOR; HEALTH
AB We present a concurrent testing methodology for detecting catastrophic faults in digital microfluidics-based biochips and investigate the related problems of test planning and resource optimization. We first show that an integer linear programming model can be used to minimize testing time for a given hardware overhead, for example, droplet dispensing sources and capacitive sensing circuitry. Due to the NP-complete nature of the problem, we also develop efficient heuristic procedures to solve this optimization problem. We apply the proposed concurrent testing methodology to a droplet-based microfluidic array that was fabricated and used to perform multiplexed glucose and lactate assays. Experimental results show that the proposed test approach interleaves test application with the biomedical assays and prevents resource conflicts. The proposed method is therefore directed at ensuring high reliability and availability of bio-MEMS and lab-on-a-chip systems, as they are increasingly deployed for safety-critical applications.
C1 Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 Duke University
RP Su, F (corresponding author), Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
EM fs@ee.duke.edu; sule@ee.duke.edu; krish@ee.duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR [Anonymous], INT TECHNOLOGY ROADM
   BALCH T, 1993, PROCEEDINGS : IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND AUTOMATION, VOLS 1-3, P678, DOI 10.1109/ROBOT.1993.292057
   BERKELAAR M, IPSOLVE
   Cho SK, 2002, PROC IEEE MICR ELECT, P32, DOI 10.1109/MEMSYS.2002.984073
   DAVIES B, 1995, P IEE C KEYH MICR MI
   Deb N, 2004, IEEE VLSI TEST SYMP, P139, DOI 10.1109/VTEST.2004.1299237
   Deb N, 2000, INT TEST CONF P, P739, DOI 10.1109/TEST.2000.894270
   Dhayni A, 2004, ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P66
   DUMAS N, 2004, P EUR TEST S ETS 04, P60
   Graham R. L., 1979, Discrete Optimisation, P287
   Henning AK, 1998, AEROSP CONF PROC, P471, DOI 10.1109/AERO.1998.686945
   Hull HF, 2003, J LAB CLIN MED, V142, P221, DOI 10.1016/S0022-2143(03)00144-6
   Kerkhoff HG, 2003, IEEE VLSI TEST SYMP, P403, DOI 10.1109/VTEST.2003.1197681
   Kerkhoff HG, 1999, PROC SPIE, V3680, P78, DOI 10.1117/12.341224
   Kerkhoff HG, 2001, J ELECTRON TEST, V17, P427, DOI 10.1023/A:1012707303725
   Kolpekwar A, 1997, INT TEST CONF P, P923, DOI 10.1109/TEST.1997.639707
   Mir S, 2000, J ELECTRON TEST, V16, P279, DOI 10.1023/A:1008303717862
   Paik P, 2003, LAB CHIP, V3, P253, DOI 10.1039/b307628h
   Pollack M.G., 2003, 7th lnternational Conference on Miniaturized Chemical and Biochemical Analysis Systems, P619
   Pollack MG, 2002, LAB CHIP, V2, P96, DOI 10.1039/b110474h
   Pollack MG, 2000, APPL PHYS LETT, V77, P1725, DOI 10.1063/1.1308534
   POUL J, 2002, J INFECTION, V44, P59
   Ren H, 2002, PROCEEDINGS OF THE 2002 2ND IEEE CONFERENCE ON NANOTECHNOLOGY, P369, DOI 10.1109/NANO.2002.1032267
   Schulte TH, 2002, CLIN CHIM ACTA, V321, P1, DOI 10.1016/S0009-8981(02)00093-1
   Srinivasan V, 2004, LAB CHIP, V4, P310, DOI 10.1039/b403341h
   Srinivasan V, 2003, PROC IEEE MICR ELECT, P327
   Srinivasan V., 2003, Proc. MicroTAS, P1287
   Su F, 2005, DES AUT TEST EUROPE, P1202
   Su F, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P223, DOI 10.1109/ICCAD.2004.1382576
   Su F, 2005, IEEE SENS J, V5, P763, DOI 10.1109/JSEN.2005.848127
   Su F, 2004, ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P72
   Thorsen T, 2002, SCIENCE, V298, P580, DOI 10.1126/science.1076996
   Trinder P., 1969, Journal of Clinical Pathology, V22, P158, DOI 10.1136/jcp.22.2.158
   Venkatesh S, 2003, INT J ANTIMICROB AG, V21, P200, DOI 10.1016/S0924-8579(02)00366-7
   Verpoorte E, 2003, P IEEE, V91, P930, DOI 10.1109/JPROC.2003.813570
   Zhang T., 2002, NA MI EN TE
NR 36
TC 30
Z9 35
U1 3
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 442
EP 464
DI 10.1145/1142155.1142164
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100009
DA 2024-07-18
ER

PT J
AU Su, Q
   Kawa, J
   Chiang, C
   Massoud, Y
AF Su, Q
   Kawa, J
   Chiang, C
   Massoud, Y
TI Accurate modeling of substrate resistive coupling for floating
   substrates
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; experimentation; performance; analog and mixed signal;
   floating substrate; substrate coupling; substrate modeling;
   system-on-chip
ID INTEGRATED-CIRCUITS; SIMULATION; NOISE; ICS
AB This article focuses on the formulation of the substrate resistive coupling using boundary element methods, specifically for substrates without grounded backplates ( floating substrates). An accurate and numerically stable formulation is presented. Numerical results are shown to demonstrate the correctness and the numerical robustness of the formulation.
C1 Synopsys Inc, Adv Technol Grp, Mountain View, CA 94043 USA.
   Rice Univ, ECE Dept, Houston, TX 77005 USA.
C3 Synopsys Inc; Rice University
RP Synopsys Inc, Adv Technol Grp, 700 E Middlefield Rd, Mountain View, CA 94043 USA.
EM qsu@synopsys.com; jamil@synopsys.com; clc@synopsys.com; massoud@rice.edu
CR Aragonès X, 1999, IEEE J SOLID-ST CIRC, V34, P1405, DOI 10.1109/4.792616
   Charbon E., 2001, Substrate Noise Analysis and Optimization for IC Design
   Chou M. C., 1998, THESIS MIT CAMBRIDGE
   Costa JP, 1999, IEEE T COMPUT AID D, V18, P597, DOI 10.1109/43.759076
   Gharpurey R, 1996, IEEE J SOLID-ST CIRC, V31, P344, DOI 10.1109/4.494196
   GHARPUREY R, 2004, P ISQED INT S QUAL E
   GHARPUREY R, 1995, THESIS U CALIFORNIA
   HOUSEHOLDER AS, 1972, THEORY MATRICES NUME
   KANAPKA JD, 2002, THESIS MIT CAMBRIDGE
   KIMURA T, 2002, P INT S CIRC SYST, P834
   SAAD Y, 1986, SIAM J SCI STAT COMP, V7, P856, DOI 10.1137/0907058
   Silveira LM, 2002, IEEE DES TEST COMPUT, V19, P4, DOI 10.1109/54.990437
   STANISIC BR, 1994, IEEE J SOLID-ST CIRC, V29, P226, DOI 10.1109/4.278344
   SU DK, 1993, IEEE J SOLID-ST CIRC, V28, P420, DOI 10.1109/4.210024
   SU Q, 2003, P IEEE INT SOC C
   Verghese NK, 1996, IEEE J SOLID-ST CIRC, V31, P354, DOI 10.1109/4.494197
NR 16
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 44
EP 51
DI 10.1145/1124713.1124717
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100003
DA 2024-07-18
ER

PT J
AU Singh, AD
   Seuring, M
   Gössel, M
   Sogomonyan, ES
AF Singh, AD
   Seuring, M
   Gössel, M
   Sogomonyan, ES
TI Multimode scan:: Test per clock BIST for IP cores
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; BIST; digital testing; scan; SoC
ID CIRCUITS
AB Built-in self-test (BIST) is an attractive design-for-test methodology for core-based SoC design because of the minimal need for test access when tests are generated and evaluated within the core itself. However, the scan based logic BIST approach being widely considered for this application suffers from two significant weaknesses: slow test-per-scan execution, and a limited capability for detecting realistic timing and delay faults, critical in deep submicron technologies. The new multimode scan based approach presented here supports test-per-clock BIST, which runs orders of magnitude faster, and also provides significantly better delay fault coverage.
C1 Auburn Univ, Auburn, AL 36849 USA.
   AMD Saxony LLC & Co KG, Dresden Design Ctr, D-01330 Dresden, Germany.
   Univ Potsdam, Inst Comp Sci, Fault Tolerant Comp Grp, D-14439 Potsdam, Germany.
C3 Auburn University System; Auburn University; Advanced Micro Devices;
   University of Potsdam
RP Auburn Univ, 200 Broun Hall, Auburn, AL 36849 USA.
EM adsingh@eng.auburn.edu
CR CORNO F, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P949, DOI 10.1109/TEST.1994.528044
   Foote TG, 1997, INT TEST CONF P, P106, DOI 10.1109/TEST.1997.639601
   HELLEBRAND S, 1995, IEEE T COMPUT, V44, P223, DOI 10.1109/12.364534
   Hetherington G., 1999, PROC INT TEST CONF, P358
   KOENEMANN B, 1979, P INT TEST C, P37
   KRASNIEWSKI A, 1989, IEEE T COMPUT AID D, V8, P46, DOI 10.1109/43.21818
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   SINGH A, 1999, P INT TEST C, P227
   Sogomonyan ES, 1999, J ELECTRON TEST, V15, P87, DOI 10.1023/A:1008328101088
   STROUD CE, 1988, P 25 ACM IEEE DES AU, P3
NR 10
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 491
EP 505
DI 10.1145/944027.944033
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900006
DA 2024-07-18
ER

PT J
AU Constantinides, GA
   Cheung, PYK
   Luk, W
AF Constantinides, GA
   Cheung, PYK
   Luk, W
TI Synthesis of saturation arithmetic architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; signal processing; saturation
   arithmetic; synthesis
ID WORD-LENGTH
AB This paper describes a synthesis technique for automating the design of linear Digital Signal Processing (DSP) systems such as digital filters. The proposed methodology makes optimized use of saturation arithmetic to produce a small design implemented directly in hardware. An analytical technique is proposed to estimate the saturation error resulting from a particular implementation, and an optimization procedure is introduced to aim for the smallest implementation satisfying user-specified bounds on saturation and roundoff error. Results are presented illustrating significant speedup and area reduction compared with standard DSP design techniques: up to 22% improvement in area and 28% improvement in speed have been obtained on Field Programmable Gate Array (FPGA) implementations.
C1 Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2BT, England.
   Univ London Imperial Coll Sci Technol & Med, Dept Comp, London SW7 2AZ, England.
C3 Imperial College London; Imperial College London
RP Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, Exhibit Rd, London SW7 2BT, England.
EM g.constantinides@ic.ac.uk; p.cheung@ic.ac.uk; wl@doc.ic.ac.uk
CR *ALT CORP, 1998, ALT DAT
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   BENEDETTI A, 2000, P 34 AS C SIGN SYST
   Chung K. L., 2000, A Course in Probability Theory
   CMAR R, 1999, P DES AUT TEST EUR M
   Constantinides G., 2003, P IEEE S FIELD PROGR
   Constantinides G., 2001, P IEEE S FIELD PROGR
   CONSTANTINIDES GA, 2001, THESIS U LONDON
   ERCEGOVAC M, 1999, P 37 DES AUT C
   *FREETEL, 1993, 6166 FREETEL ESPR
   JOHNSON KK, 1995, IEEE T CIRCUITS-I, V42, P541, DOI 10.1109/81.414829
   Kim P, 1998, NEUROL DIS, V45, P11
   Kum KI, 2001, IEEE T COMPUT AID D, V20, P921, DOI 10.1109/43.936374
   Leong M. P., 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375), P240, DOI 10.1109/FPGA.1999.803686
   LIU B, 1971, IEEE T CIRCUITS SYST, VCT18, P670, DOI 10.1109/TCT.1971.1083365
   Mitra S., 1998, Digital Signal Processing
   OPPENHEIM AV, 1972, PR INST ELECTR ELECT, V60, P957, DOI 10.1109/PROC.1972.8820
   STEPHENSON M, 2000, P SIGPLAN PROGR LANG
   Willems M, 1997, DES AUT CON, P293, DOI 10.1145/266021.266105
NR 19
TC 17
Z9 21
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2003
VL 8
IS 3
BP 334
EP 354
DI 10.1145/785411.785415
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 696JX
UT WOS:000183884800004
DA 2024-07-18
ER

PT J
AU Blanton, RDS
   Hayes, JP
AF Blanton, RDS
   Hayes, JP
TI On the properties of the input pattern fault model
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; reliability; verification; ATPG;
   faults; defects; fault models; fault testing; testing digital circuits
ID PERMISSIBLE FUNCTIONS; CIRCUITS; TESTABILITY
AB A review of traditional IC failure analysis techniques strongly indicates the need for fault models that directly analyze the function of circuit primitives. The input pattern (IP) fault model is a functional fault model that allows for both complete and partial functional verification of every circuit module, independent of the design level. We describe the IP fault model and provide a method for analyzing IP faults using standard single stuck-line- (SSL-) based fault simulators and test generation tools. The method is used to generate test sets that target the IP faults of the ISCAS85 benchmark circuits and a carry-lookahead adder. Improved IP fault coverage for the benchmarks and the adder is obtained by adding a small number of test patterns to tests that target only SSL faults. We also conducted fault simulation experiments that show IP test patterns are effective in detecting nontargeted faults such as bridging and transistor stuck-on faults. Finally, we discuss the notion of IP redundancy and show how large amounts of this redundancy exist in the benchmarks and in SSL-irredundant adder circuits.
C1 Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 Carnegie Mellon University; University of Michigan System; University of
   Michigan
RP Carnegie Mellon Univ, Dept Elect & Comp Engn, 2109 Hamerschlag Hall,5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM blanton@ece.cmu.edu; jhayes@eecs.umich.edu
CR ABRAMOVICI M, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P594, DOI 10.1109/TEST.1993.470648
   Abramovici M., 1990, DIGITAL SYSTEMS TEST
   Blanton RD, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P9, DOI 10.1109/VTEST.1996.510829
   Blanton RDS, 1996, IEEE T COMPUT, V45, P950, DOI 10.1109/12.536237
   BRGLEZ F, 1985, P IEEE INT S CIRC SY, P695
   CHESS B, 1994, P EUR TEST C 1994
   CHESS B, 1993, P DES AUT C DAC, P458
   FERGUSON FJ, 1985, IEEE DES TEST COMPUT, V2, P13
   GALIAY J, 1980, IEEE T COMPUT, V29, P527, DOI 10.1109/TC.1980.1675614
   Hayes J.P., 1993, INTRO DIGITAL LOGIC
   HAYES JP, 1985, IEEE DES TEST COMPUT, V2, P88, DOI 10.1109/MDT.1985.294873
   KAUTZ WH, 1967, P 8 ANN S SWITCH AUT, P161
   Khare J, 1996, 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, P405, DOI 10.1109/VTEST.1996.510886
   Larrabee T, 1989, P INT TEST C, P795
   Lee H. K., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P946
   LEE HK, 1993, 1293 VIRG POL I STAT
   LEE HK, 1990, P DES AUT C, P660
   LYNCH T, 1992, IEEE T COMPUT, V41, P931, DOI 10.1109/12.156535
   MALY W, 1987, 24 ACM IEEE DES AUT, P340
   MUROGA S, 1989, IEEE T COMPUT, V38, P1404, DOI 10.1109/12.35836
   Pomeranz I, 1998, IEEE T COMPUT AID D, V17, P1017, DOI 10.1109/43.728921
   Reddy SM, 1997, IEEE T COMPUT AID D, V16, P923, DOI 10.1109/43.644620
   Watanabe Y, 1996, IEEE T COMPUT AID D, V15, P732, DOI 10.1109/43.503942
NR 23
TC 11
Z9 13
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2003
VL 8
IS 1
BP 108
EP 124
DI 10.1145/606603.606609
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 645CX
UT WOS:000180959600006
DA 2024-07-18
ER

PT J
AU Li, BZ
   Zhang, X
   You, HL
   Qi, ZD
   Zhang, YM
AF Li, Benzheng
   Zhang, Xi
   You, Hailong
   Qi, Zhongdong
   Zhang, Yuming
TI Machine Learning Based Framework for Fast Resource Estimation of RTL
   Designs Targeting FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Resource estimation; machine learning; FPGA; RTL design
ID REGRESSION
AB Field-programmable gate arrays (FPGAs) have grown to be an important platform for integrated circuit design and hardware emulation. However, with the dramatic increase in design scale, it has become a key challenge to partition very large scale integration into multi-FPGA systems. Fast estimation of FPGA on-chip resource usage for individual sub-circuit blocks early in the circuit design flowwill provide an essential basis for reasonable circuit partition. It will also help FPGA designers to tune the circuits in hardware description language. In this article, we propose a framework for fast estimation of the on-chip resources consumed by register transfer level (RTL) designs with machine learning methods. We extensively collect RTL designs as a dataset, extract features from the result of a parser tool and analyze their roles, and train a targeted three-stage ensemble learning model. A 5,513x speedup is achievedwhile having 27% relative absolute error. Although the effect is sufficient to support RTL circuit partition, we discuss how the estimation quality continues to be improved.
C1 [Li, Benzheng; Zhang, Xi; You, Hailong; Qi, Zhongdong; Zhang, Yuming] Xidian Univ, Sch Microelect, 2 South Taibai Rd, Xian 710071, Shaanxi, Peoples R China.
C3 Xidian University
RP You, HL (corresponding author), Xidian Univ, Sch Microelect, 2 South Taibai Rd, Xian 710071, Shaanxi, Peoples R China.
EM lbz789@163.com; 290705951@qq.com; hlyou@mail.xidian.edu.cn;
   zdqi@xidian.edu.cn; Zhangym@xidian.edu.cn
RI liu, xinyi/KFB-4466-2024; zhang, chen/JES-0371-2023; Lu,
   Wang/JVO-0416-2024; Yang, Jie/JDM-6213-2023; yuan, lin/JDW-7387-2023;
   wu, p/JDW-5015-2023; zhang, hao/JOJ-7093-2023; Sun, Jia/JXM-0311-2024;
   li, wenjing/JMP-7498-2023; Yang, Jing/JFK-4046-2023; yang,
   li/JGM-1009-2023; Wei, Wei/JVM-8876-2024; li, xiang/JCN-9316-2023; Zhou,
   heng/JCN-6493-2023; Ding, Yang/JUV-4842-2023; Liu, yujing/JQI-7225-2023;
   wang, yingying/JSK-6741-2023; wang, KiKi/JFZ-3334-2023; Zhang,
   Shiwei/JIY-4344-2023; zhou, yang/JED-3951-2023; Wang, He/JCO-3900-2023;
   li, liu/JXN-7328-2024; xu, chen/JNE-5010-2023; chen, Chen/JKJ-2122-2023;
   zhang, yan/JGL-8022-2023; liu, xingwang/KCY-1277-2024; yang,
   peng/JEZ-8452-2023; Li, Benzheng/GRF-2480-2022; xu, wei/JZD-2112-2024
OI Yang, Jie/0000-0002-3941-0053; Yang, Jing/0009-0004-8274-9863; Wei,
   Wei/0000-0002-4109-3878; Qi, Zhongdong/0000-0002-9110-4248; Li,
   Benzheng/0000-0002-1227-3909
FU Key-Area Research and Development Program of Guangdong Province
   [2019B010140001]; National 111 Center [B12026]
FX This research was supported by Key-Area Research and Development Program
   of Guangdong Province (2019B010140001) and the National 111 Center
   (B12026).
CR Awad M., 2015, Neural Information Processing-Letters and Reviews, P67, DOI [DOI 10.1007/978-1-4302-5990-94, 10.1007/978-1-4302-5990-9_4, DOI 10.1007/978-1-4302-5990-9_4]
   Babb J., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P142, DOI 10.1109/FPGA.1993.279469
   Bilavarn S, 2006, IEEE T COMPUT AID D, V25, P1950, DOI 10.1109/TCAD.2005.862742
   Bilavarn Sebastien, 2003, P 2003 INT S CIRCUIT, V5
   Brandolese C, 2004, DES AUT CON, P129, DOI 10.1145/996566.996606
   Chen C, 2020, ANN I S COM, P52, DOI 10.1109/ISCA45697.2020.00016
   Chen Tianqi, 2015, R package version 0.4-2 1.4, V1, P1
   Dai S, 2018, ANN IEEE SYM FIELD P, P129, DOI 10.1109/FCCM.2018.00029
   Dietterich TG, 2000, MACH LEARN, V40, P139, DOI 10.1023/A:1007607513941
   Drucker H, 1997, ADV NEUR IN, V9, P155
   Enzler R., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P525
   Friedman J, 2000, ANN STAT, V28, P337, DOI 10.1214/aos/1016218223
   GitHub, 2008, US
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   HORNIK K, 1989, NEURAL NETWORKS, V2, P359, DOI 10.1016/0893-6080(89)90020-8
   Huang GY, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3451179
   Hung WNN, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P26, DOI 10.1145/3177540.3177542
   Keras, 2015, About us
   Li BZ, 2022, INTEGRATION, V83, P67, DOI 10.1016/j.vlsi.2021.11.005
   Makni Mariem, 2017, P 32 ACM S APPL COMP
   Makrani H. M., 2019, P 2019 29 INT C FIEL
   Meeuws R, 2013, ACM T RECONFIG TECHN, V6, DOI 10.1145/2457443.2457446
   Nayak A, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P862, DOI 10.1109/DATE.2002.998400
   OpenCores, 1999, US
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Schumacher P, 2008, I C FIELD PROG LOGIC, P59, DOI 10.1109/FPL.2008.4629908
   Shahshahani M, 2021, IEEE COMP SOC ANN, P43, DOI 10.1109/ISVLSI51109.2021.00019
   Shi CC, 2004, LECT NOTES COMPUT SC, V3203, P424
   sXilinx, 2021, VIV ML STAND ED
   Ustun E, 2019, ANN IEEE SYM FIELD P, P74, DOI 10.1109/FCCM.2019.00020
   Verific, 2000, VER DES AUT
   Xilinx, 2021, UG1399 VIT HIGH LEV
NR 33
TC 2
Z9 2
U1 5
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 24
DI 10.1145/3555047
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900015
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Increasing the Fault Coverage of a Truncated Test Set
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Gate-exhaustive faults; test compaction; test generation; stuck-at
   faults
AB Defect-aware, cell-aware, and gate-exhaustive faults are described by input patterns of subcircuits or cells that are expected to activate defects. Even with single-cycle faults, an n-input subcircuit can have up to 2n faults with unique fault detection conditions, resulting in a large test set. Such a test set may have to be truncated to fit in the tester memory or satisfy constraints on test application time. In this case, a loss of fault coverage is inevitable. This article considers the test set denoted by T-1 obtained after truncating a larger test set denoted by T-0. Suppose that the truncation reduces the set of detected faults from the set denoted by D-0 to the set denoted by D-1. The procedure described in this article modifies the tests in T-1 to gain the detection of faults from D-0\D-1, even at the cost of losing the detection of faults from D-1. The goal is to reduce the fault coverage loss by computing a test set denoted by T-2 that detects a set of faults denoted by D-2 such that |T-2| = |T-1 | and |D-2 | > |D-1 |. Experimental results for benchmark circuits demonstrate the ability of the procedure to increase the coverage of gate-exhaustive faults over several iterations.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU SRC [2020-CT-2967]
FX This work was supported in part by SRC grant 2020-CT-2967.
CR Alampally S, 2011, IEEE VLSI TEST SYMP, P285, DOI 10.1109/VTS.2011.5783735
   Chen G, 2005, ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, P22
   Desineni R, 2000, INT TEST CONF P, P812, DOI 10.1109/TEST.2000.894283
   Di Carlo S, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2659001
   Dixit SP, 2018, PROC EUR TEST SYMP
   Goel P., 1979, 1979 Test Conference. LSI & Boards, P189
   Guo RF, 2006, IEEE VLSI TEST SYMP, P66, DOI 10.1109/ISSM.2006.4493024
   Hapke F, 2012, PROC EUR TEST SYMP
   Hsieh CY, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218573
   Huang SY, 2012, DES AUT CON, P1031
   Huang Y.-H, 2017, PROC VLSI TEST S, P1
   Jas A, 2007, ASIAN TEST SYMPOSIUM, P13, DOI 10.1109/ATS.2007.78
   Jiang WL, 1999, IEEE VLSI TEST SYMP, P433, DOI 10.1109/VTEST.1999.766700
   KAJIHARA S, 1995, IEEE T COMPUT AID D, V14, P1496, DOI 10.1109/43.476580
   Kim D, 2007, INT TEST CONF P, P403
   Lin XJ, 2001, INT TEST CONF P, P1088, DOI 10.1109/TEST.2001.966735
   MCCLUSKEY EJ, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P597, DOI 10.1109/TEST.1993.470645
   Mohammadi HG, 2015, DES AUT TEST EUROPE, P453
   Pomeranz I, 2021, IEEE T COMPUT AID D, V40, P598, DOI 10.1109/TCAD.2020.3003289
   Pomeranz I, 2019, INT TEST CONF P, DOI 10.1109/itc44170.2019.9000124
   Reddy L. N., 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.92CH03183-1), P568, DOI 10.1109/ICCAD.1992.279311
   Simsir Muzaffer O., 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2010), P41, DOI 10.1109/NANOARCH.2010.5510927
   Singh Adit D., 2016, 2016 21st IEEE European Test Symposium (ETS), P1, DOI 10.1109/ETS.2016.7519316
   Sinha A., 2017, 2017 IEEE International Test Conference (ITC), P1
   Sreedhar A, 2008, DES AUT TEST EUROPE, P533
   Wu C, 2016, INT J ADV MANUF TECH, DOI [10.1007/s00170-016-8594-4, DOI 10.1007/S00170-016-8594-4]
   Xiang D, 2016, IEEE T COMPUT AID D, V35, P499, DOI 10.1109/TCAD.2015.2474365
   Xiang D, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491488
   Yang F, 2014, ASIAN TEST SYMPOSIUM, P101, DOI 10.1109/ATS.2014.29
   Zha J, 2012, DES AUT TEST EUROPE, P527
NR 30
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 54
DI 10.1145/3508459
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700001
OA Bronze
DA 2024-07-18
ER

PT J
AU Deepsita, SS
   Kumar, MD
   Mahammad, SKN
AF Deepsita, Skandha S.
   Kumar, Dhayala M.
   Mahammad, Noor S. K.
TI Energy Efficient Error Resilient Multiplier Using Low-power Compressors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate hardware; approximate compressors; approximate multipliers;
   energy efficient hardware; discrete cosine transform (DCT)
ID APPROXIMATION
AB The approximate hardware design can save huge energy at the cost of errors incurred in the design. This article proposes the approximate algorithm for low-power compressors, utilized to build approximate multiplier with low energy and acceptable error profiles. This article presents two design approaches (DA1 and DA2) for higher bit size approximate multipliers. The proposed multiplier of DA1 have no propagation of carry signal from LSB to MSB, resulted in a very high-speed design. The increment in delay, power, and energy are not exponential with increment of multiplier size (n) for DA1 multiplier. It can be observed that the maximum combinations lie in the threshold Error Distance of 5% of the maximum value possible for any particular multiplier of size n. The proposed 4-bit DA1 multiplier consumes only 1.3 fJ of energy, which is 87.9%, 78%, 94%, 67.5%, and 58.9% less when compared to M1, M2, LxA, MxA, accurate designs respectively. The DA2 approach is recursive method, i.e., n-bit multiplier built with n/2-bit sub-multipliers. The proposed 8-bit multiplication has 92% energy savings with Mean Relative Error Distance (MRED) of 0.3 for the DA1 approach and at least 11% to 40% of energy savings with MRED of 0.08 for the DA2 approach. The proposed multipliers are employed in the image processing algorithm of DCT, and the quality is evaluated. The standard PSNR metric is 55 dB for less approximation and 35 dB for maximum approximation.
C1 [Deepsita, Skandha S.; Kumar, Dhayala M.; Mahammad, Noor S. K.] IIITD&M Kancheepuram, Chennai, Tamil Nadu, India.
C3 Indian Institute of Information Technology, Design & Manufacturing,
   Kancheepuram
RP Deepsita, SS (corresponding author), IIITD&M Kancheepuram, Chennai, Tamil Nadu, India.
EM skandha.deepsita5@gmail.com; dhayalakumar.m@gmail.com; noor@iiitdm.ac.in
RI Sk, Noor Mahammad/C-8197-2017
OI SARVEPALLI, SKANDHA DEEPSITA/0000-0002-7581-5138
CR Ansari MS, 2018, IEEE J EM SEL TOP C, V8, P404, DOI 10.1109/JETCAS.2018.2832204
   Ansari Mohammad Saeed, 2018, IEEE J EMERG SELECT, V2018
   Bhardwaj K, 2015, INT SYM QUAL ELECT, P263
   Bhardwaj K, 2013, 2013 8TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC)
   Chippa V., 2013, CUSTOM INTEGRATED CI, P1
   Chippa VK, 2014, IEEE T VLSI SYST, V22, P2004, DOI 10.1109/TVLSI.2013.2276759
   Garg B, 2021, WIRELESS PERS COMMUN, V118, P919, DOI 10.1007/s11277-020-08051-1
   Garg B, 2020, J ELECTRON TEST, V36, P429, DOI 10.1007/s10836-020-05883-4
   Ha M, 2018, IEEE EMBED SYST LETT, V10, P6, DOI 10.1109/LES.2017.2746084
   Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
   Kulkarni P., 2011, Trading accuracy for power with an underdesigned multiplier architecture
   Kyaw K. Y., 2010, Low-power high-speed multiplier for error-tolerant application
   Li S, 2018, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2018), P341, DOI 10.1145/3205289.3205317
   Liu WQ, 2017, IEEE T COMPUT, V66, P1435, DOI 10.1109/TC.2017.2672976
   Liu Weiqiang., RETROSPECTIVE PROSPE
   Low JYL, 2015, IEEE T COMPUT, V64, P1783, DOI 10.1109/TC.2014.2329683
   Mahdiani HR, 2010, IEEE T CIRCUITS-I, V57, P850, DOI 10.1109/TCSI.2009.2027626
   Mitchell J.N., 1962, IRE Trans. Electron. Comput., P512, DOI DOI 10.1109/TEC.1962.5219391
   Momeni A, 2015, IEEE T COMPUT, V64, P984, DOI 10.1109/TC.2014.2308214
   Narayanamoorthy S, 2015, IEEE T VLSI SYST, V23, P1180, DOI 10.1109/TVLSI.2014.2333366
   Rehman S, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967005
   Saadat H, 2018, IEEE T COMPUT AID D, V37, P2623, DOI 10.1109/TCAD.2018.2857262
   Samadi M, 2014, ACM SIGPLAN NOTICES, V49, P35, DOI 10.1145/2541940.2541948
   Vahdat S, 2017, COMPUT ELECTR ENG, V63, P1, DOI 10.1016/j.compeleceng.2017.08.019
   Vasudevan M, 2014, IEEE INT SYMP CIRC S, P1544, DOI 10.1109/ISCAS.2014.6865442
   Venkatachalam S, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351708
   Venkataramani S, 2015, DES AUT TEST EUROPE, P748
   Waris Haroon., 2020, IEEE T EMERG TOP COM, V2020
   Yang ZX, 2015, INT SYM DEFEC FAU TO, P183, DOI 10.1109/DFT.2015.7315159
   Zendegani R, 2017, IEEE T VLSI SYST, V25, P393, DOI 10.1109/TVLSI.2016.2587696
NR 30
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 21
DI 10.1145/3488837
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400002
DA 2024-07-18
ER

PT J
AU Gade, SH
   Deb, S
AF Gade, Sri Harsha
   Deb, Sujay
TI A Novel Hybrid Cache Coherence with Global Snooping for Many-core
   Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cache coherence; hybrid protocol; many core processors; mm-wave wireless
   links
ID OPTIMIZATION; DESIGN
AB Cache coherence ensures correctness of cached data in multi-core processors. Traditional implementations of existing protocols make them unscalable for many core architectures. While snoopy coherence requires unscalable ordered networks, directory coherence is weighed down by high area and energy overheads. In this work, we propose Wireless-enabled Share-aware Hybrid (WiSH) to provide scalable coherence in many core processors. WiSH implements a novel Snoopy over Directory protocol using on-chip wireless links and hierarchical, clustered Network-on-Chip to achieve low-overhead and highly efficient coherence. A local directory protocol maintains coherence within a cluster of cores, while coherence among such clusters is achieved through global snoopy protocol. The ordered network for global snooping is provided through low-latency and low-energy broadcast wireless links. The overheads are further reduced through share-aware cache segmentation to eliminate coherence for private blocks. Evaluations show thatWiSH reduces traffic by 59.83% and runtime by 2.2x, while requiring 99% smaller storage and 58.55% lower energy as compared to existing hierarchical and hybrid coherence protocols. Owing to itsmodularity, WiSH provides highly efficient and scalable coherence for many core processors.
C1 [Gade, Sri Harsha; Deb, Sujay] Indraprastha Inst Informat Technol Delhi, New Delhi 110020, India.
C3 Indraprastha Institute of Information Technology Delhi
RP Gade, SH (corresponding author), Indraprastha Inst Informat Technol Delhi, New Delhi 110020, India.
EM harshag@iiitd.ac.in; sdeb@iiitd.ac.in
CR Agarwal Niket, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P232, DOI 10.1145/1669112.1669143
   Agarwal N, 2009, INT S HIGH PERF COMP, P67, DOI 10.1109/HPCA.2009.4798238
   Alisafaee M, 2012, INT SYMP MICROARCH, P341, DOI 10.1109/MICRO.2012.39
   [Anonymous], 2016, IEEE INFOCOM SER, DOI [DOI 10.1109/INFOCOM.2016.7524372, 10.1109/INFOCOM.2016.7524372]
   Beck N, 2018, ISSCC DIG TECH PAP I, P40, DOI 10.1109/ISSCC.2018.8310173
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Caheny P, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P275, DOI 10.1145/2967938.2967962
   Cuesta B, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P93, DOI 10.1145/2024723.2000076
   Daya BK, 2017, DES AUT CON, DOI 10.1145/3061639.3062278
   Daya BK, 2014, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2014.6853232
   Deb S, 2013, IEEE T COMPUT, V62, P2382, DOI 10.1109/TC.2012.224
   Dreslinski RG, 2012, INT CONFER PARA, P75
   Gade Sri Harsha, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P483, DOI 10.1109/ISVLSI.2017.90
   Gade SH, 2019, INTEGRATION, V64, P127, DOI 10.1016/j.vlsi.2018.09.004
   García-Guirado A, 2015, IEEE T COMPUT, V64, P995, DOI 10.1109/TC.2014.2308185
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hongzhou Zhao, 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P33, DOI 10.1109/PACT.2011.10
   Hruska Joel, 2018, INTEL USES NEW FOVER
   Huang LB, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2611756
   Jouppi Norman P., 2009, CACTI 6 0 TOOL MODEL
   Kaushik S, 2017, MIDWEST SYMP CIRCUIT, P132, DOI 10.1109/MWSCAS.2017.8052878
   Kayi A, 2015, IEEE T COMPUT, V64, P316, DOI 10.1109/TC.2013.217
   Kayi Abdullah, 2010, P 2 INT FORUM NEXT G, DOI [10.1145/1882453.1882458, DOI 10.1145/1882453.1882458]
   Kurian G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P477, DOI 10.1145/1854273.1854332
   Mahajan R, 2016, ELEC COMP C, P557, DOI 10.1109/ECTC.2016.201
   Markish O., 2015, P 9 INT S NETWORKS O, p11:1, DOI [10.1145/2786572.2789983, DOI 10.1145/2786572.2789983]
   Martin MMK, 2012, COMMUN ACM, V55, P78, DOI 10.1145/2209249.2209269
   Martin MMK, 2003, CONF PROC INT SYMP C, P182, DOI 10.1109/ISCA.2003.1206999
   Peng YC, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3015770
   Ros A, 2016, IEEE T PARALL DISTR, V27, P3101, DOI 10.1109/TPDS.2016.2528241
   Ros A, 2015, INT S HIGH PERF COMP, P186, DOI 10.1109/HPCA.2015.7056032
   Ros A, 2010, IEEE T PARALL DISTR, V21, P1779, DOI 10.1109/TPDS.2010.43
   Sanchez D, 2012, INT S HIGH PERF COMP, P129
   Schor David, 2018, AMD ANN THREADRIPPER
   Shreedhar T, 2016, I CONF VLSI DESIGN, P63, DOI 10.1109/VLSID.2016.54
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Strauss K, 2007, INT SYMP MICROARCH, P327, DOI 10.1109/MICRO.2007.37
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   Ubal R, 2012, INT CONFER PARA, P335
   Volos S., 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P67, DOI 10.1109/NOCS.2012.15
   Woo S., 1995, P 22 INT S COMPUTER
   Zebchuk Jason, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P359, DOI 10.1145/2540708.2540739
   Zebchuk Jason, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P423, DOI 10.1145/1669112.1669166
   Zhao HZ, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P135, DOI 10.1145/1854273.1854294
   Zhao H, 2012, DES AUT CON, P834
   Zhou XR, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297682
NR 46
TC 0
Z9 0
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 2
DI 10.1145/3462775
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800002
DA 2024-07-18
ER

PT J
AU He, JY
   Xiao, Y
   Bogdan, C
   Nazarian, S
   Bogdan, P
AF He, Jingyu
   Xiao, Yao
   Bogdan, Corina
   Nazarian, Shahin
   Bogdan, Paul
TI A Design Methodology for Energy-Aware Processing in Unmanned Aerial
   Vehicles
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Unmanned aerial vehicles; complex networks; community detection;
   ollivier-ricci curvature; load balancing; pipeline parallelism; manycore
   systems
ID NETWORK; CHIP; SYSTEM
AB Unmanned Aerial Vehicles (UAVs) have rapidly become popular for monitoring, delivery, and actuation in many application domains such as environmental management, disaster mitigation, homeland security, energy, transportation, and manufacturing. However, the UAV perception and navigation intelligence (PNI) designs are still in their infancy and demand fundamental performance and energy optimizations to be eligible for mass adoption. In this article, we present a generalizable three-stage optimization framework for PNI systems that (i) abstracts the high-level programs representing the perception, mining, processing, and decision making of UAVs into complexweighted networks tracking the interdependencies between universal low-level intermediate representations; (ii) exploits a differential geometry approach to schedule and map the discovered PNI tasks onto an underlying manycore architecture. To mine the complexity of optimal parallelization of perception and decision modules in UAVs, this proposed design methodology relies on an Ollivier-Ricci curvature-based load-balancing strategy that detects the parallel communities of the PNI applications for maximum parallel execution, while minimizing the inter-core communication; and (iii) relies on an energy-aware mapping scheme to minimize the energy dissipation when assigning the communities onto tile-based networks-on-chip. We validate this approach based on various drone PNI designs including flight controller, path planning, and visual navigation. The experimental results confirm that the proposed framework achieves 23% flight time reduction and up to 34% energy savings for the flight controller application. In addition, the optimization on a 16-core platform improves the on-time visit rate of the path planning algorithm by 14% while reducing 81% of run time for ConvNet visual navigation.
C1 [He, Jingyu; Xiao, Yao; Nazarian, Shahin; Bogdan, Paul] Univ Southern Calif, 3740 McClintock Ave, Los Angeles, CA 90007 USA.
   [Nazarian, Shahin] Northeastern Univ, 360 Huntington Ave, Boston, MA 02115 USA.
C3 University of Southern California; Northeastern University
RP He, JY (corresponding author), Univ Southern Calif, 3740 McClintock Ave, Los Angeles, CA 90007 USA.
EM jingyuhe@usc.edu; xiaoyao@usc.edu; i.bogdan@northeastern.edu;
   shahin.nazarian@usc.edu; pbogdan@usc.edu
RI Bogdan, Ioana Corina/HZH-7987-2023; Bogdan, Paul/ITT-2991-2023
OI Bogdan, Ioana Corina/0000-0002-5299-8453; 
FU National Science Foundation [CPS/CNS-1453860]; NSF [CCF-1837131,
   MCB-1936775, CNS-1932620, CMMI 1936624]; DARPA Young Faculty Award;
   DARPA Director's Fellowship Award [N66001-17-1-4044]; Northrop Grumman
   grant
FX The authors gratefully acknowledge the support by the National Science
   Foundation under the Career Award CPS/CNS-1453860, the NSF award under
   Grant Numbers CCF-1837131, MCB-1936775, CNS-1932620, and CMMI 1936624,
   the DARPA Young Faculty Award and DARPA Director's Fellowship Award,
   under Grant Number N66001-17-1-4044, and a Northrop Grumman grant. The
   views, opinions, and/or findings contained in this article are those of
   the authors and should not be interpreted as representing the official
   views, or policies, either expressed, or implied by the Defense Advanced
   Research Projects Agency, the Department of Defense, or the National
   Science Foundation.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 2007, P AIAA GUIDANCE NAVI
   [Anonymous], 2013, Encyclopedia of Operations Research and Management Science
   Armah Stephen, 2016, AM J APPL SCI, V13, P779
   Avramenko S, 2015, IEEE INT ON LINE, P26, DOI 10.1109/IOLTS.2015.7229823
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bogdan P, 2015, ICCAD-IEEE ACM INT, P170, DOI 10.1109/ICCAD.2015.7372566
   Bogdan Paul, 2015, PROC 9 INT S NETW ON, P21, DOI DOI 10.1145/2786572.2786592
   Chen JC, 2018, J SYST ARCHITECT, V90, P72, DOI 10.1016/j.sysarc.2018.09.002
   Corke Peter, 2017, FLYING ROBOTS BOOK R
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Ebeid E, 2018, MICROPROCESS MICROSY, V61, P11, DOI 10.1016/j.micpro.2018.05.002
   Esposito S, 2017, J ELECTRON TEST, V33, P65, DOI 10.1007/s10836-016-5636-7
   Estrada Mario Ruiz, 2020, USES DRONES CASE MAS, DOI [10.2139/ssrn.3546547, DOI 10.2139/SSRN.3546547]
   Fortunato S, 2010, PHYS REP, V486, P75, DOI 10.1016/j.physrep.2009.11.002
   Goldberger J, 2008, PATTERN RECOGN LETT, V29, P1632, DOI 10.1016/j.patrec.2008.04.003
   Guindani G., 2013, SYSTEM CHIP SOC 2013, P1
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hu JC, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P688
   Kumar S, 2002, IEEE COMP SOC ANN, P117, DOI 10.1109/ISVLSI.2002.1016885
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Li WC, 2018, J SCI COMPUT, V75, P182, DOI 10.1007/s10915-017-0529-1
   Loquercio A, 2018, IEEE ROBOT AUTOM LET, V3, P1088, DOI 10.1109/LRA.2018.2795643
   Marculescu R, 2007, FOUND TRENDS ELECTRO, V2, P371, DOI 10.1561/1000000011
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Newman MEJ, 2003, SIAM REV, V45, P167, DOI 10.1137/S003614450342480
   Nowotsch J., 2014, 2014 Design, Automation Test in Europe Conference Exhibition (DATE), P1
   Nowotsch J, 2014, EUROMICRO, P109, DOI 10.1109/ECRTS.2014.20
   Palossi D, 2016, PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS (CF'16), P392, DOI 10.1145/2903150.2911712
   Rajappa S, 2015, IEEE INT CONF ROBOT, P4006, DOI 10.1109/ICRA.2015.7139759
   Razavian AS, 2014, IEEE COMPUT SOC CONF, P512, DOI 10.1109/CVPRW.2014.131
   Reinelt G., 1991, ORSA Journal on Computing, V3, P376, DOI 10.1287/ijoc.3.4.376
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sia J, 2019, SCI REP-UK, V9, DOI 10.1038/s41598-019-46079-x
   Tan C, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3122786
   Tariq U. U., 2018, P 51 HAWAII INT C SY
   Ullman David, 2017, COMP ELECT SKY TAXI, DOI [10.13140/RG.2.2.14819.50729, DOI 10.13140/RG.2.2.14819.50729]
   Wang C, 2014, P AMER CONTR CONF, P3536, DOI 10.1109/ACC.2014.6858912
   Xiao Y, 2017, ICCAD-IEEE ACM INT, P217, DOI 10.1109/ICCAD.2017.8203781
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
NR 40
TC 1
Z9 1
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 4
DI 10.1145/3470451
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800004
OA Bronze
DA 2024-07-18
ER

PT J
AU Park, N
   Ryu, S
   Kung, J
   Kim, JJ
AF Park, Naebeom
   Ryu, Sungju
   Kung, Jaeha
   Kim, Jae-Joon
TI High-throughput Near-Memory Processing on CNNs with 3D HBM-like Memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Neural network accelerator; HBM
ID DEEP NEURAL-NETWORKS
AB This article discusses the high-performance near-memory neural network (NN) accelerator architecture utilizing the logic die in three-dimensional (3D) High Bandwidth Memory- (HBM) like memory. As most of the previously reported 3D memory-based near-memory NN accelerator designs used the Hybrid Memory Cube (HMC) memory, we first focus on identifying the key differences between HBM and HMC in terms of near-memory NN accelerator design. One of the major differences between the two 3D memories is that HBM has the centralized through-silicon-via (TSV) channels while HMC has distributed TSV channels for separate vaults. Based on the observation, we introduce the Round-Robin Data Fetching and Groupwise Broadcast schemes to exploit the centralized TSV channels for improvement of the data feeding rate for the processing elements. Using synthesized designs in a 28-nm CMOS technology, performance and energy consumption of the proposed architectures with various dataflow models are evaluated. Experimental results show that the proposed schemes reduce the runtime by 16.4-39.3% on average and the energy consumption by 2.1-5.1% on average compared to conventional data fetching schemes.
C1 [Park, Naebeom; Ryu, Sungju; Kim, Jae-Joon] Pohang Univ Sci & Technol, Pohang, South Korea.
   [Kung, Jaeha] DGIST, Daegu, South Korea.
C3 Pohang University of Science & Technology (POSTECH); Daegu Gyeongbuk
   Institute of Science & Technology (DGIST)
RP Park, N (corresponding author), Pohang Univ Sci & Technol, Pohang, South Korea.
EM naebeom.park@postech.ac.kr; sungju.ryu@postech.ac.kr;
   jhkung@dgist.ac.kr; jaejoon@postech.ac.kr
RI Ryu, Sungju/JQW-7449-2023; KIM, JIN-SUNG/W-1974-2019; Kim,
   Jaejoon/KHD-0962-2024; Kim, Jin/AAS-5810-2021
OI Kim, Jin/0000-0002-7667-9588; Kung, Jaeha/0000-0001-6151-8602
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [NRF-2019R1A5A1027055, NRF-2020R1A2C2004329]; Institute of Information &
   communications Technology Planning & Evaluation (IITP) - Korea
   government (MSIT) [2020-0-01309]
FX This work was in part supported by the National Research Foundation of
   Korea (NRF) grant funded by the Korea government (MSIT)
   (NRF-2019R1A5A1027055, NRF-2020R1A2C2004329) and the Institute of
   Information & communications Technology Planning & Evaluation (IITP)
   grant funded by the Korea government (MSIT)(2020-0-01309, Development of
   artificial intelligence deep learning processor technology for complex
   transaction processing server).
CR [Anonymous], COMPUT VIS PATTERN R
   [Anonymous], 2021, ACM T DES AUTOMAT EL, V26
   [Anonymous], 2017, ARXIV171104325
   Azarkhish E, 2018, IEEE T PARALL DISTR, V29, P420, DOI 10.1109/TPDS.2017.2752706
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cho JH, 2018, ISSCC DIG TECH PAP I, P208, DOI 10.1109/ISSCC.2018.8310257
   Dean Jeff, 2017, P IEEE HOT CHIPS 29, P1
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Eckert Yasuko, 2014, 2 WORKSH NEAR DAT PR
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hazarika Devamanyu, 2017, IEEE COMPUT INTELL M, DOI DOI 10.1109/MCI.2018.2840738
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Jeddeloh J., 2012, 2012 IEEE Symposium on VLSI Technology, P87, DOI 10.1109/VLSIT.2012.6242474
   JEDEC Standard, 2013, J ED SUST DEV, V235
   Jia Z, 2018, DISSECTING NVIDIA VO
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kerbyson Darren J., 2008, P 2008 IEEE INT S PA, P1
   Kim D, 2016, CONF PROC INT SYMP C, P380, DOI 10.1109/ISCA.2016.41
   Köster U, 2017, ADV NEUR IN, V30
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Lee J, 2019, ISSCC DIG TECH PAP I, V62, P142, DOI 10.1109/ISSCC.2019.8662302
   Lee JC, 2016, ISSCC DIG TECH PAP I, V59, P318, DOI 10.1109/ISSCC.2016.7418035
   Li S, 2011, ICCAD-IEEE ACM INT, P694, DOI 10.1109/ICCAD.2011.6105405
   Moons B, 2017, ISSCC DIG TECH PAP I, P246, DOI 10.1109/ISSCC.2017.7870353
   O'Connor M, 2017, 50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P41, DOI 10.1145/3123939.3124545
   Pawlowski J. Thomas, 2011, 2011 IEEE Hot Chips 23 Symposium (HCS), P1, DOI 10.1109/HOTCHIPS.2011.7477494
   Schlapka A., 2018, Micron Announces Shift in High Performance Memory Roadmap Strategy
   Shixiang Gu, 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA), P3389, DOI 10.1109/ICRA.2017.7989385
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Simonyan K., 2014, 14091556 ARXIV
   Sohn K, 2017, IEEE J SOLID-ST CIRC, V52, P250, DOI 10.1109/JSSC.2016.2602221
   Synopsys, 2017, PRIMETIME STAT TIM A
   Synopsys, 2018, DES COMP
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Williams S., 2008, P IEEE HOT CHIPS 20, P1
   Xu XW, 2018, NAT ELECTRON, V1, P216, DOI 10.1038/s41928-018-0059-3
   Zeiler MD, 2014, LECT NOTES COMPUT SC, V8689, P818, DOI 10.1007/978-3-319-10590-1_53
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang JF, 2019, SYMP VLSI CIRCUITS, pC306, DOI 10.23919/VLSIC.2019.8778193
NR 44
TC 5
Z9 5
U1 4
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 48
DI 10.1145/3460971
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000008
DA 2024-07-18
ER

PT J
AU Charles, S
   Mishra, P
AF Charles, Subodha
   Mishra, Prabhat
TI Reconfigurable Network-on-Chip Security Architecture
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware security; machine learning
AB Growth of the Internet-of-things has led to complex system-on-chips (SoCs) being used in the edge devices in IoT applications. The increased complexity is demanding designers to consider several critical factors, such as dynamic requirement changes, long application life, mass production, and tight time-to-market deadlines. These requirements lead to more complex security concerns. SoC manufacturers outsource some of the intellectual property cores integrated on the SoC to untrusted third-party vendors. The untrusted intellectual properties can contain malicious implants, which can launch attacks using the resources provided by the on-chip interconnection network, commonly known as the network-on-chip (NoC). Existing efforts on securing NoC have considered lightweight encryption, authentication, and other attack detection mechanisms such as denial-of-service and buffer overflows. Unfortunately, these approaches focus on designing statically optimized security solutions. As a result, they are not suitable for many IoT systems with long application life and dynamic requirement changes. There is a critical need to design reconfigurable security architectures that can be dynamically tuned based on changing requirements. In this article, we propose a tier-based reconfigurable security architecture that can adapt to different use-case scenarios. We explore how to design an efficient reconfigurable architecture that can support three popular NoC security mechanisms (encryption, authentication, and denial-of-service attack detection and localization) and implement suitable dynamic reconfiguration techniques. We evaluate our proposed framework by running standard benchmarks enabling different tiers of security and provide a comprehensive analysis of how different levels of security can affect application performance, energy efficiency, and area overhead.
C1 [Charles, Subodha; Mishra, Prabhat] Univ Florida, 432 Newell Dr, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Charles, S (corresponding author), Univ Florida, 432 Newell Dr, Gainesville, FL 32611 USA.
EM subodha96@ufl.edu; prabhat@ufl.edu
OI Mishra, Prabhat/0000-0003-3653-6221
FU National Science Foundation (NSF) [SaTC-1936040]
FX This work was partially supported by National Science Foundation (NSF)
   grant SaTC-1936040.
CR Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   [Anonymous], 1976, TECHNICAL REPORT
   [Anonymous], 2011, INTERNET THINGS NEXT
   [Anonymous], 2016, US TINYCRYPT LIB INT
   [Anonymous], 2002, COUNTER MODE SECURIT
   ARM, 2008, SEC ARM TRUSTZONE
   Bellare M., 1994, Advances in Cryptology - CRYPTO '94. 14th Annual International Cryptology Conference. Proceedings, P341
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Boraten T, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P45, DOI 10.1145/2902961.2903032
   Chakraborty S, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P190
   Charles S., 2018, 2018 12 IEEEACM INT, P1, DOI DOI 10.1016/j.neuroscience.2018.01.047
   Charles S., 2020, IEEE T COMPUTER AIDE
   Charles S, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3350422
   Charles S, 2019, DES AUT TEST EUROPE, P1160, DOI [10.23919/date.2019.8715009, 10.23919/DATE.2019.8715009]
   Charles Subodha, 2020, P 2020 DES AUT TEST
   Charles Subodha, 2020, P 2020 IEEE COMP SOC
   Chaudhury S, 2009, INTEGRATION, V42, P376, DOI 10.1016/j.vlsi.2008.11.005
   CWE, 2017, COMM WEAKN EN HOM PA
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DARPA, 2017, DARPA SYST SEC INT H
   Diguet JP, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P223
   Elashry IF, 2012, INF SECUR J, V21, P193, DOI 10.1080/19393555.2011.654319
   Engels Daniel, 2009, CTR APPL CRYPTOGRAPH, V29, P1
   Fiorin L, 2008, P 6 IEEE ACM IFIP IN, P197
   Fiorin L, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P539, DOI 10.1109/DSD.2007.4341520
   Gilbert H, 2004, LECT NOTES COMPUT SC, V3006, P175
   Gilbert H, 2008, LECT NOTES COMPUT SC, V5126, P679, DOI 10.1007/978-3-540-70583-3_55
   Gogniat G, 2005, 2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P23, DOI 10.1109/ISSOC.2005.1595635
   Gogniat Guy, 2006, P 39 ANN HAW INT C S, V10, p250a
   GRAMPP FT, 1984, AT&T TECH J, V63, P1649, DOI 10.1002/j.1538-7305.1984.tb00058.x
   Grecu Cristian, 2006, P 12 IEEE INT ON LIN, P1
   Hesse J, 2016, LECT NOTES COMPUT SC, V9562, P416, DOI 10.1007/978-3-662-49096-9_18
   Hsu RH, 2018, IEEE NETWORK, V32, P92, DOI 10.1109/MNET.2018.1700284
   Hung SH, 2011, SECUR COMMUN NETW, V4, P395, DOI 10.1002/sec.167
   JS R., 2015, P 9 INT S NETW ON CH, P8
   Lebiednik B, 2018, INT SYMP NETW CHIP
   McGrew David, 2004, SUBMISSION NIST MODE, V20
   Monemi A, 2017, MICROPROCESS MICROSY, V54, P60, DOI 10.1016/j.micpro.2017.08.007
   Naru ER, 2017, 2017 INTERNATIONAL CONFERENCE ON I-SMAC (IOT IN SOCIAL, MOBILE, ANALYTICS AND CLOUD) (I-SMAC), P887, DOI 10.1109/I-SMAC.2017.8058307
   Ogras U.Y., 2013, Modeling, Analysis and Optimization of Network-OnChip Communication Architectures, V184
   Pereniguez-Garcia F., 2017, P 2 INT WORKSHOP ADV, P27
   Rivest R., 1992, MD5 MESSAGE DIGEST A
   Sajeesh K., 2011, Proceedings of the 2011 International Symposium on Electronic System Design (ISED 2011), P134, DOI 10.1109/ISED.2011.17
   Sepulveda Johanna, 2015, 2015 10th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), P1, DOI 10.1109/ReCoSoC.2015.7238098
   Sepúlveda J, 2017, PROCEDIA COMPUT SCI, V108, P1103, DOI 10.1016/j.procs.2017.05.139
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Stallings William, 2012, COMPUTER SECURITY PR
   Thulasimani L., 2010, INT J COMPUTER SCI E, V2, P1375
   Usman M., 2017, ARXIV170408688
   Wang ZH, 2019, GEOCHEM-EXPLOR ENV A, V19, P1, DOI 10.1144/geochem2017-046
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   Winternitz R. S., 1984, Proceedings of the 1984 Symposium on Security and Privacy, P88
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Yoon YJ, 2013, IEEE T COMPUT AID D, V32, P1906, DOI 10.1109/TCAD.2013.2276399
NR 55
TC 10
Z9 10
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 6
AR 53
DI 10.1145/3406661
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OE6GE
UT WOS:000580626300006
DA 2024-07-18
ER

PT J
AU Lezos, C
   Dimitroulakos, G
   Latifis, I
   Masselos, K
AF Lezos, Christakis
   Dimitroulakos, Grigoris
   Latifis, Ioannis
   Masselos, Konstantinos
TI A Locality Optimizer for Loop-dominated Applications Based on Reuse
   Distance Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reuse distance analysis; data locality optimization; MATLAB-to-C;
   source-to-source optimization
ID CACHE; ALGORITHM
AB Source code optimization can heavily improve software code implementation quality while still being complementary to conventional compilers' optimizations. Source code analysis tools are very useful in supporting source code optimization. This article discusses MemAssist, a source-level optimization environment for semi-automatic locality optimization of loop-dominated code. MemAssist applies reuse distance analysis and a relevant optimization algorithm to explore the design space. It generates a set of suggestions for locality optimizing loop transformations that reduce data cache miss rate and execution time. MemAssist has been used to optimize a number of applications. Experimental results show that MemAssist leads to cache miss rate reduction at all cache layers, memory accesses reduction by up to 42%, and to a speedup of up to three times. Therefore, MemAssist can be used for efficient early-stage software optimization leading to development effort and time reduction.
C1 [Lezos, Christakis; Dimitroulakos, Grigoris; Latifis, Ioannis; Masselos, Konstantinos] Univ Peloponnese, Dept Informat & Telecommun, Tripoli 22100, Arcadia, Greece.
C3 University of Peloponnese
RP Lezos, C (corresponding author), Univ Peloponnese, Dept Informat & Telecommun, Tripoli 22100, Arcadia, Greece.
EM lezos@uop.gr; dhmhgre@uop.gr; latifis@uop.gr; kmas@uop.gr
CR Almasi George., 2002, Proceedings of the ACM SIGPLAN Workshop on Memory System Performance, P37
   [Anonymous], 2004, THESIS
   Balasubramanian P, 2013, 2013 INTERNATIONAL CONFERENCE ON ADVANCED NANOMATERIALS AND EMERGING ENGINEERING TECHNOLOGIES (ICANMEET), P279, DOI 10.1109/ICANMEET.2013.6609291
   BARYOSSEF Z, 2002, LECT NOTES COMPUTER, V2483, P00001, DOI DOI 10.1007/3-540-45726-7_1
   BENNETT BT, 1975, IBM J RES DEV, V19, P353, DOI 10.1147/rd.194.0353
   Berg E, 2004, INT SYM PERFORM ANAL, P20, DOI 10.1109/ISPASS.2004.1291352
   Beyls K., 2001, Proceedings of the IASTED International Conference. Parallel and Distributed Computing and Systems, P617
   Beyls K., 2006, CF 06, P373
   Beyls K, 2006, LECT NOTES COMPUT SC, V4208, P220
   Beyls K, 2009, COMPUTER, V42, P62, DOI 10.1109/MC.2009.57
   Beyls Kristof, 2008, J INSTRUCT LEVEL PAR, V10
   Burtscher H, 2010, NANOPARTICLES IN MEDICINE AND ENVIRONMENT, P1, DOI 10.1007/978-90-481-2632-3_1
   CARR S, 1994, SIGPLAN NOTICES, V29, P252
   Catthoor F, 2001, IEEE DES TEST COMPUT, V18, P70, DOI 10.1109/54.922804
   Ceballos German, 2015, P 2015 WORKSH RAP SI, DOI [10.1145/2693433.2693434, DOI 10.1145/2693433.2693434]
   Chauhan Arun, 2010, 24th ACM International Conference on Supercomputing 2010, P295
   Cui HM, 2012, INT PARALL DISTRIB P, P1080, DOI 10.1109/IPDPS.2012.100
   Dhanachandra N, 2015, PROCEDIA COMPUT SCI, V54, P764, DOI 10.1016/j.procs.2015.06.090
   Dimitroulakos Grigoris, 2012, P C DES ARCH SIGN IM, P405
   Dimitroulakos Grigoris, 2012, 2012 C DES ARCH SIGN, P385
   Edler J., 1998, DINERO 4 TRACE DRIVE
   Eklov D, 2010, INT SYM PERFORM ANAL, P55, DOI 10.1109/ISPASS.2010.5452069
   Fu X, 2006, LECT NOTES COMPUT SC, V4097, P858
   Ge JC, 2019, INT SYM PERFORM ANAL, P145, DOI 10.1109/ISPASS.2019.00025
   Gibbons PB, 2016, DATA CENTRIC SYST AP, P121, DOI 10.1007/978-3-540-28608-0_6
   Han H.-K., 1997, HIGH PERF COMP INF, P151
   Ji KC, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3233182
   Jiang YL, 2010, LECT NOTES COMPUT SC, V6011, P264, DOI 10.1007/978-3-642-11970-5_15
   Kennedy Ken, 2002, OPTIMIZING COMPILERS, DOI [10.5555/502981., DOI 10.5555/502981]
   Lezos C., 2016, P 19 INT WORKSHOP SO, P6, DOI [10.1145/2906363.2906378, DOI 10.1145/2906363.2906378]
   Lezos C, 2015, DES AUT TEST EUROPE, P1237
   Lezos Christakis, 2016, P 1 INT WORKSH REAL, DOI 10.1145/2889420.2889422
   Liu X, 2014, INT CONFER PARA, P405, DOI 10.1145/2628071.2628102
   Liu X, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503297
   MATTSON RL, 1970, IBM SYST J, V9, P78, DOI 10.1147/sj.92.0078
   McConnell Steve, 2004, CODE COMPLETE PRACTI, DOI [10.5555/1096143, DOI 10.5555/1096143]
   Moreno C, 2017, IEEE EMBED SYST LETT, V9, P17, DOI 10.1109/LES.2017.2654160
   Mueller Steffen, 2010, YOUR BENCHMARKS SUCK
   Niu QP, 2012, INT PARALL DISTRIB P, P1284, DOI 10.1109/IPDPS.2012.117
   Olken F, 1981, Technical Report LBL- 12370
   ParaTools Inc, 2018, THREADSPOTTER
   Pericàs M, 2014, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), P353, DOI 10.1145/2597652.2597674
   Quaing B, 2005, LECT NOTES COMPUT SC, V3726, P694
   Ragan-Kelley J, 2013, ACM SIGPLAN NOTICES, V48, P519, DOI 10.1145/2499370.2462176
   Roy P, 2016, INT SYM CODE GENER, P36, DOI 10.1145/2854038.2854053
   Sabarimuthu JM, 2018, IEEE T COMPUT, V67, P9, DOI 10.1109/TC.2017.2723878
   Saghir Mazen A. R., 1998, THESIS
   Schuff DL, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P53, DOI 10.1145/1854273.1854286
   Shen XP, 2007, CONFERENCE RECORD OF POPL 2007: THE 34TH ACM SIGPLAN SIGACT SYMPOSIUM ON PRINCIPLES OF PROGAMMING LANGUAGES, P55
   Skodras A, 2001, IEEE SIGNAL PROC MAG, V18, P36, DOI 10.1109/79.952804
   Sopeju Olalekan A., 2011, Proceedings of the 2011 International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA 2011), P19
   Sugumar R. A., 1993, Performance Evaluation Review, V21, P24, DOI 10.1145/166962.166974
   The Linux Kernel Archives, 2018, PERF LIN PROF PERF C
   Tille Y, 2006, SPR S STAT
   vanderDeijl E, 1997, COMPUTER, V30, P71, DOI 10.1109/2.596631
   VITTER JS, 1985, ACM T MATH SOFTWARE, V11, P37, DOI 10.1145/3147.3165
   WALLACE GK, 1991, COMMUN ACM, V34, P30, DOI 10.1145/103085.103089
   Wang QS, 2019, INT S HIGH PERF COMP, P440, DOI 10.1109/HPCA.2019.00056
   WILSON RP, 1994, SIGPLAN NOTICES, V29, P31, DOI 10.1145/193209.193217
   Xu Liu, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P183
   Zhong YT, 2004, ACM SIGPLAN NOTICES, V39, P255, DOI 10.1145/996893.996872
   Zhong YT, 2007, IEEE T COMPUT, V56, P328, DOI 10.1109/TC.2007.50
   Zhong YT, 2009, ACM T PROGR LANG SYS, V31, DOI 10.1145/1552309.1552310
   Zhong YT, 2008, ISMM'08: PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, P91
NR 64
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 6
AR 51
DI 10.1145/3398189
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OE6GE
UT WOS:000580626300004
DA 2024-07-18
ER

PT J
AU Alam, MM
   Nahiyan, A
   Sadi, M
   Forte, D
   Tehranipoor, M
AF Alam, Md Mahbub
   Nahiyan, Adib
   Sadi, Mehdi
   Forte, Domenic
   Tehranipoor, Mark
TI Soft-HaT: Software-Based Silicon Reprogramming for Hardware Trojan
   Implementation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware Trojan; unauthorized memory accesses; kill switch
ID PROGRAMMABLE FUSE EFUSE; SECURITY
AB A hardware Trojan is a malicious modification to an integrated circuit (IC) made by untrusted third-party vendors, fabrication facilities, or rogue designers. Although existing hardware Trojans are designed to be stealthy, they can, in theory, be detected by post-manufacturing and acceptance tests due to their physical connections to IC logic. Manufacturing tests can potentially trigger the Trojan and propagate its payload to an output. Even if the Trojan is not triggered, the physical connections to the IC can enable detection due to additional side-channel activity (e.g., power consumption). In this article, we propose a novel hardware Trojan design, called Soft-HaT, which only becomes physically connected to other IC logic after activation by a software program. Using an electrically programmable fuse (E-fuse), the hardware can be "re-programmed" remotely. We illustrate how Soft-HaT can be used for offensive applications in system-on-chips. Examples of Soft-HaT attacks are demonstrated on an open source system-on-chip (OrpSoC) and implemented in Virtex-7 FPGA to show their efficacy in terms of stealthiness.
C1 [Alam, Md Mahbub; Nahiyan, Adib; Forte, Domenic; Tehranipoor, Mark] Univ Florida, Florida Inst Cybersecur Res, POB 116200, Gainesville, FL 32611 USA.
   [Sadi, Mehdi] Auburn Univ, Auburn, AL 36849 USA.
C3 State University System of Florida; University of Florida; Auburn
   University System; Auburn University
RP Alam, MM (corresponding author), Univ Florida, Florida Inst Cybersecur Res, POB 116200, Gainesville, FL 32611 USA.
EM mahbub.alam@ufl.edu; adib1991@ufl.edu; mehdi.sadi@auburn.edu;
   dforte@ece.ufl.edu; tehranipoor@ece.ufl.edu
OI Forte, Domenic/0000-0002-2794-7320
CR Aarestad J, 2010, IEEE T INF FOREN SEC, V5, P893, DOI 10.1109/TIFS.2010.2061228
   AdamWaksman Matthew Suozzo, 2013, P ACM SIGSAC C COMP, P697, DOI [DOI 10.1145/2508859.2516654, 10.1145/2508859.2516654]
   Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   Alam Md Mahbub, 2019, 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC). Proceedings, P48, DOI 10.1109/FDTC.2019.00015
   Anagha EG, 2018, PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), P55, DOI 10.1109/ICISC.2018.8398891
   [Anonymous], 2011, TECHNICAL REPORT
   Baderna D, 2006, MICROELECTRON J, V37, P1128, DOI 10.1016/j.mejo.2005.12.013
   Balard Eric, 2009, US Patent, Patent No. [7,539,868, 7539868]
   Banga M, 2009, I CONF VLSI DESIGN, P327, DOI 10.1109/VLSI.Design.2009.22
   Becker GT, 2013, LECT NOTES COMPUT SC, V8086, P197, DOI 10.1007/978-3-642-40349-1_12
   Bhasin S, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P15, DOI 10.1109/FDTC.2013.15
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Chakraborty RS, 2009, INT HIGH LEVEL DESIG, P166, DOI 10.1109/HLDVT.2009.5340158
   Chakraborty RS, 2009, LECT NOTES COMPUT SC, V5747, P396
   Deskin Brian P., 2010, US Patent, Patent No. [7,724,022, 7724022]
   Farahmandi F, 2017, ASIA S PACIF DES AUT, P591, DOI 10.1109/ASPDAC.2017.7858388
   Favrat P, 1998, IEEE J SOLID-ST CIRC, V33, P410, DOI 10.1109/4.661206
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   He JJ, 2017, IEEE T VLSI SYST, V25, P2939, DOI 10.1109/TVLSI.2017.2727985
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Hoque T, 2017, J ELECTRON TEST, V33, P107, DOI 10.1007/s10836-016-5632-y
   Hou Yumin, 2018, P 2018 IEEE INT S HA
   Ieong M, 2006, MATER TODAY, V9, P26, DOI 10.1016/S1369-7021(06)71540-1
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Johansson Petri Mikael, 2011, US Patent, Patent No. [8,060,748, 8060748]
   Kocher P., 2018, P IEEE S SEC PRIV SP
   Kothandaraman C, 2002, IEEE ELECTR DEVICE L, V23, P523, DOI 10.1109/LED.2002.802657
   Krstic A., 2012, Delay Fault Testing for VLSI Circuits, V14
   Kulkarni S, 2015, 2015 IEEE CONFERENCE ON STANDARDS FOR COMMUNICATIONS AND NETWORKING (CSCN), P174, DOI 10.1109/CSCN.2015.7390440
   Kulkarni SH, 2010, IEEE J SOLID-ST CIRC, V45, P863, DOI 10.1109/JSSC.2010.2040115
   Lang Lin, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P117
   Li KX, 2019, J APPL PHYS, V125, DOI 10.1063/1.5064385
   Lipp M., 2018, arXiv
   Mabuza Bongani Christopher, 2012, THESIS
   MIT Lincoln Laboratory, Common evaluation platform
   Mohsen Amr M., 1989, US Patent, Patent No. [4,823,181, 4823181]
   Nahid AA, 2017, P IEEE INT TEST C IT, P1
   NAHIYAN A, 2016, DES AUT C DAC 2016 5, P1
   Nahiyan A., 2017, Hardware IP security and trust, P53
   Narasimhan S., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P71, DOI 10.1109/HST.2011.5954999
   Oh N., 2011, U.S. Patent, Patent No. [7,962,876, 7962876]
   Park Jungmin, 2018, P 55 ANN DES AUT C, P119
   Rajendran J, 2010, IEEE INT SYMP CIRC S, P1871, DOI 10.1109/ISCAS.2010.5537869
   Rajendran J, 2013, IEEE INT ON LINE, P232, DOI 10.1109/IOLTS.2013.6604087
   Robon N, 2007, IEEE CUST INTEGR CIR, P799, DOI 10.1109/CICC.2007.4405850
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Salmani H, 2013, INT SYM DEFEC FAU TO, P190
   Salmani H, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P471, DOI 10.1109/ICCD.2013.6657085
   Semiconductor Engineering, 2016, BEN ANT OTP
   Shiyanovskii Y., 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2010), P215, DOI 10.1109/AHS.2010.5546257
   Söll O, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P84, DOI 10.1109/HST.2014.6855574
   Starzyk JA, 2001, IEEE T CIRCUITS-I, V48, P350, DOI 10.1109/81.915390
   Sugawara T, 2014, LECT NOTES COMPUT SC, V8731, P112, DOI 10.1007/978-3-662-44709-3_7
   Tonti W.R., 2008, 2008 IEEE International Integrated Reliability Workshop Final Report.  2008 IEEE, P114
   Wu JT, 1998, IEEE J SOLID-ST CIRC, V33, P592, DOI 10.1109/4.663564
   Wu TF, 2016, IEEE T COMPUT AID D, V35, P521, DOI 10.1109/TCAD.2015.2474373
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Xiao K, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P45, DOI 10.1109/HST.2013.6581564
   Xilinx, VIRT 7
   Yang KY, 2016, P IEEE S SECUR PRIV, P18, DOI 10.1109/SP.2016.10
NR 60
TC 2
Z9 2
U1 6
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2020
VL 25
IS 4
AR 35
DI 10.1145/3396521
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TX
UT WOS:000583681800006
DA 2024-07-18
ER

PT J
AU Oh, DK
   Choi, MJ
   Kim, JH
AF Oh, Deok Keun
   Choi, Mu Jun
   Kim, Ju Ho
TI Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE TSV; clock skew; routing; clock tree synthesis; thermal variation
ID DESIGN
AB The semiconductor industry has accepted three-dimensional integrated circuits (3D ICs) as a possible solution to address speed and power management problems. In addition, 3D ICs have recently demonstrated a huge potential in reducing wire length and increasing the density of a chip. However, the growing density in chips such as TSV-based 3D ICs has brought the increased temperature on chip and temperature gradients depending on location. Thus, through silicon via (TSV)-based 3D clock tree synthesis (CTS) causes thermal problems leading to large clock skew. We propose a novel 3D symmetrical buffered clock tree synthesis considering thermal variation. First, 31) abstract tree topology based on nearest-neighbor selection with median cost (3D-NNM) is constructed by pairing sinks that have similar power consumption. Second, the layer assignment of internal nodes is determined for uniform TSV distribution. Third, in thermal-aware 3D deferred merging embedding (DME), the exact location of TSV is determined and wire routing/buffer insertion are performed after the thermal profile based on grid is obtained. The proposed method is verified using a 45nm process technology and utilized a predictive technology model (PTM) with HSPICE. It is also evaluated for the IBM benchmarks and ISPD'09 benchmarks with no blockages. In experimental result, we achieve on average 19% of clock skew reduction compared to existing thermal-aware 3D CTS. Therefore, thermal-aware 3D symmetrical buffered clock tree synthesis presented in this work is very efficient for circuit reliability.
C1 [Oh, Deok Keun; Choi, Mu Jun; Kim, Ju Ho] Sogang Univ, Sch Comp Sci & Engn, Seoul 04107, South Korea.
C3 Sogang University
RP Oh, DK (corresponding author), Sogang Univ, Sch Comp Sci & Engn, Seoul 04107, South Korea.
EM pci123@sogang.ac.kr; kundamjun@sogang.ac.kr; jhkim@sogang.ac.kr
RI Oh, Deok Keun/HTR-9885-2023
OI Oh, Deok Keun/0000-0002-3714-4484
FU MIST (Ministry of Science, ICT & Future Planning), Korea, under the
   National Program for Excellence in SW [2015-0-00910]; IC Design
   Education Center (IDEC), Korea
FX This research was supported by the MIST (Ministry of Science, ICT &
   Future Planning), Korea, under the National Program for Excellence in SW
   (2015-0-00910) supervised by the IITP (Institute for Information &
   communications Technology Promotion). Also, the EDA tool was supported
   by the IC Design Education Center (IDEC), Korea. We thank Samsung
   Electronics Foundry team for their support with the research grant.
CR Ajami AH, 2005, IEEE T COMPUT AID D, V24, P849, DOI 10.1109/TCAD.2005.847944
   ALPERT CJ, 1995, IEEE T COMPUT AID D, V14, P890, DOI 10.1109/43.391737
   [Anonymous], EMPIRICAL METHODS NA
   Athikulwongse Krit, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P474, DOI 10.1109/ASPDAC.2010.5419835
   Banerjee K., 2001, Proceedings of ISPD'01. 2001 International Symposium on Physical Design, P230, DOI 10.1145/369691.369779
   Chakraborty A., 2006, P 37 IEEE POW EL SPE, P1
   Chakraborty A, 2008, IEEE T VLSI SYST, V16, P639, DOI 10.1109/TVLSI.2008.2000248
   Chakraborty A, 2010, IEEE T CIRCUITS-I, V57, P2741, DOI 10.1109/TCSI.2010.2046959
   CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Cho M, 2005, IEEE IC CAD, P582, DOI 10.1109/ICCAD.2005.1560133
   EDAHIRO M, 1993, ACM IEEE D, P612
   ELMORE WC, 1948, J APPL PHYS, V19, P55, DOI 10.1063/1.1697872
   Guthaus MR, 2008, ASIA S PACIF DES AUT, P446
   Jackson M. A. B., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P573, DOI 10.1109/DAC.1990.114920
   Kim T.-Y., 2011, ACM T DES AUTOMAT EL, V16
   Kim TY, 2010, DES AUT CON, P723
   Kim TY, 2010, ASIA S PACIF DES AUT, P479
   Lin CW, 2014, I SYMPOS LOW POWER E, P111, DOI 10.1145/2627369.2627640
   Liu CC, 2008, IEEE INT SYMP CIRC S, P1204, DOI 10.1109/ISCAS.2008.4541640
   Liu CC, 2008, PR IEEE COMP DESIGN, P107, DOI 10.1109/ICCD.2008.4751848
   Liu WL, 2013, INT SYM QUAL ELECT, P300, DOI 10.1109/ISQED.2013.6523626
   Lu TT, 2014, I SYMPOS LOW POWER E, P319, DOI 10.1145/2627369.2627665
   Minz J, 2008, ASIA S PACIF DES AUT, P458
   Mondal Mosin, 2007, P DATE, P1
   Pathak M, 2009, IEEE T COMPUT AID D, V28, P1373, DOI 10.1109/TCAD.2009.2024707
   Shang Y, 2013, ASIA S PACIF DES AUT, P693, DOI 10.1109/ASPDAC.2013.6509681
   Shih XW, 2013, ASIA S PACIF DES AUT, P447, DOI 10.1109/ASPDAC.2013.6509637
   Shih XW, 2010, DES AUT CON, P80
   Tak-Yung Kim, 2010, 2010 International Conference on Green Computing (Green Comp), P525, DOI 10.1109/GREENCOMP.2010.5598269
   Wang TY, 2002, IEEE T COMPUT AID D, V21, P1434, DOI 10.1109/TCAD.2002.804385
   Xin Zhao, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P184, DOI 10.1145/1687399.1687433
   Yu H, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P173
   Zhang T, 2006, ASIA S PACIF DES AUT, P309
   Zhao X, 2011, IEEE T COMPUT AID D, V30, P732, DOI 10.1109/TCAD.2010.2098130
   Zhao X, 2011, IEEE T COMP PACK MAN, V1, P247, DOI 10.1109/TCPMT.2010.2099590
   Zhao X, 2010, ASIA S PACIF DES AUT, P172
NR 36
TC 2
Z9 2
U1 6
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 28
DI 10.1145/3313798
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700002
OA Bronze
DA 2024-07-18
ER

PT J
AU Winograd, T
   Shenoy, G
   Salmani, H
   Mahmoodi, H
   Rafatirad, S
   Homayoun, H
AF Winograd, Ted
   Shenoy, Gaurav
   Salmani, Hassan
   Mahmoodi, Hamid
   Rafatirad, Setareh
   Homayoun, Houman
TI Programmable Gates Using Hybrid CMOS-STT Design to Prevent IC Reverse
   Engineering
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reverse Engineering; Hybrid CMOS-STT; Reconfigurable Gates; Hardware
   Security; Standard IC Design Flow
ID SCAN
AB This article presents a rigorous step towards design-for-assurance by introducing a new class of logically reconfigurable design resilient to design reverse engineering. Based on the non-volatile spin transfer torque (STT) magnetic technology, we introduce a basic set of non-volatile reconfigurable Look-Up-Table (LUT) logic components (NV-STT-based LUTs). An STT-based LUT with a significantly different set of characteristics compared to CMOS provides new opportunities to enhance design security yet makes it challenging to remain highly competitive with custom CMOS or even SRAM-based LUT in terms of power, performance, and area. To address these challenges, we propose several algorithms to select and replace custom CMOS gates with reconfigurable STT-based LUTs during design implementation such that the functionality of STT-based components and therefore the entire design cannot be determined in any manageable time, rendering any design reverse engineering attack ineffective. Our study, conducted on a large number of standard circuit benchmarks, concludes significant resiliency of hybrid STT-CMOS circuits against various types of attacks. Furthermore, the selection algorithms on average have a small impact on the performance of the circuit. We also tested these techniques against satisfiability attacks developed recently and show that these techniques also render more advanced reverse-engineering techniques computationally infeasible.
C1 [Winograd, Ted; Shenoy, Gaurav; Homayoun, Houman] George Mason Univ, 4400 Univ Dr, Fairfax, VA 22030 USA.
   [Salmani, Hassan; Mahmoodi, Hamid] Howard Univ, Washington, DC 20059 USA.
   [Rafatirad, Setareh] San Francisco State Univ, San Francisco, CA 94132 USA.
C3 George Mason University; Howard University; California State University
   System; San Francisco State University
RP Winograd, T (corresponding author), George Mason Univ, 4400 Univ Dr, Fairfax, VA 22030 USA.
EM twinogra@gmu.edu; gshenoy@inasonlive.gmu.edu; hassan.salmani@howard.edu;
   mahmoodi@sfsu.edu; srafatir@gmu.edu; hhomayou@gmu.edu
OI Mahmoodi, Hamid/0000-0003-4237-3086
CR Abera Tigist, 2016, P 53 ANN DES AUT C, V121
   Alex B., 2010, IEEE DES TEST COMPUT, V27, P66
   Almasi D, 2016, 2016 29TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P259, DOI 10.1109/SOCC.2016.7905481
   Anderson R., 2008, Security engineering, V2nd
   [Anonymous], PROC ACM 53RD ANNU D
   [Anonymous], P IEEE INT S CIRC SY
   [Anonymous], 2011, CISCO VISUAL NETWORK
   Ashammagari AR, 2014, PR GR LAK SYMP VLSI, P249, DOI 10.1145/2591513.2591535
   Ashammagari Adarsh Reddy, 2014, DES AUT TEST EUROPE, V335
   Attaran A, 2016, PR IEEE COMP DESIGN, P348, DOI 10.1109/ICCD.2016.7753300
   Baukus R J. P., 2012, US Patent, Patent No. [13/ 370,118, 13370118]
   BAUMGARTEN A., 2010, IEEE DESIGN TEST, V27, P1, DOI DOI 10.1109/MDT.2010.24
   Brglez F., 1985, P IEEE INT S CIRC SY
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   DARPA, 2014, SUPPL CHAIN HARDW IN
   Dofe J, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P69, DOI 10.1145/2902961.2903014
   El Massad Mohamed, 2015, P NDSS S
   Giordano S., 2013, J APPL PHYS, V46, P32, DOI DOI 10.1088/0022-3727/46/32/
   Guin U., 2014, J ELECT TEST
   GUO X., 2010, P INT S COMP ARCH IS
   Hill B., 2013, P 2013 IEEE CUST INT, P1
   Imeson F., 2013, P USENIX SEC S, P495
   Kamali Hadi Mardani, 2018, ARXIV180411275
   Kuttappa R, 2016, IEEE INT SYMP CIRC S, P606, DOI 10.1109/ISCAS.2016.7527313
   Kuttappa R, 2016, MICROELECTRON RELIAB, V62, P156, DOI 10.1016/j.microrel.2016.03.003
   Lam Siew- Kei, 2014, IEEE RECOSOC, V7, P26
   Lee J, 2006, IEEE VLSI TEST SYMP, P94, DOI 10.1109/VTS.2006.7
   Lewis J.M., 2012, US Patent, Patent No. [8,159,259, 8159259]
   Liu B, 2015, IEEE J EM SEL TOP C, V5, P98, DOI 10.1109/JETCAS.2014.2372431
   Liu Bao., 2014, P C DESIGN AUTOMATIO, P243
   Liu D, 2016, DES AUT TEST EUROPE, P433
   Mahmoodi H, 2014, IEEE COMPUT ARCHIT L, V13, P89, DOI 10.1109/L-CA.2013.23
   Makosiej A, 2013, IEEE INT SYMP CIRC S, P1460, DOI 10.1109/ISCAS.2013.6572132
   Makrani Hosein Mohammadi, 2017, 2017 IEEE International Symposium on Workload Characterization (IISWC), P112, DOI 10.1109/IISWC.2017.8167763
   Makrani H.M., 2017, Green and Sustainable Computing Conference (IGSC), 2017 Eighth International, P1
   Makrani HM, 2017, I S WORKL CHAR PROC, P2, DOI 10.1109/IISWC.2017.8167751
   Makrani Hosein Mohammadi, 2018, P 2018 18 IEEE ACM I
   Makrani Hosein Mohammadi, 2014, P 7 C DEP, P51
   Massad M.E., 2015, INTEGRATED CIRCUIT I
   Mishra DK, 2015, ANNU IEEE IND CONF
   Otero CTO, 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), P56, DOI 10.1109/HST.2015.7140237
   Patel N., 2017, P 54 ANN DES AUT C 2, P25
   Rajendran J, 2012, DES AUT CON, P83
   Rasquinha M., 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P389, DOI 10.1145/1840845.1840931
   Ren FB, 2010, IEEE T ELECTRON DEV, V57, P1023, DOI 10.1109/TED.2010.2043389
   Roshanisefat Shervin, 2018, ARXIV180500054
   Rostami M, 2013, ICCAD-IEEE ACM INT, P819, DOI 10.1109/ICCAD.2013.6691207
   Sayadi H, 2018, DES AUT CON
   Sayadi H, 2018, ASIA S PACIF DES AUT, P70, DOI 10.1109/ASPDAC.2018.8297285
   Sayadi H, 2017, PR IEEE COMP DESIGN, P129, DOI 10.1109/ICCD.2017.28
   Sayadi H, 2014, INT SYM DEFEC FAU TO, P228, DOI 10.1109/DFT.2014.6962091
   Sayadi Hossein, 2018, P ACM INT C COMP FRO
   Shahrjerdi D, 2014, ICCAD-IEEE ACM INT, P170, DOI 10.1109/ICCAD.2014.7001348
   Shenoy Gaurav, 2016, THESIS
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Suzuki D., 2009, P S VLSI
   Tehranipoor M., 2014, HARDWARE TROJANS COU
   Winograd T, 2016, INT SYM QUAL ELECT, P242, DOI 10.1109/ISQED.2016.7479207
   Wurm J, 2016, ASIA S PACIF DES AUT, P519, DOI 10.1109/ASPDAC.2016.7428064
   Xiao K, 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), P14, DOI 10.1109/HST.2015.7140229
   Xu T, 2014, ICCAD-IEEE ACM INT, P417, DOI 10.1109/ICCAD.2014.7001385
   Yang B, 2006, IEEE T COMPUT AID D, V25, P2287, DOI 10.1109/TCAD.2005.862745
   Yang K, 2015, ICCAD-IEEE ACM INT, P351, DOI 10.1109/ICCAD.2015.7372591
   Yuan L, 2006, AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P469
   Zhao WS, 2009, ACM T EMBED COMPUT S, V9, DOI 10.1145/1596543.1596548
NR 65
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 76
DI 10.1145/3236622
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200010
DA 2024-07-18
ER

PT J
AU Huang, HT
   Xu, H
   Cai, YH
   Khalid, RS
   Yu, H
AF Huang, Hantao
   Xu, Hang
   Cai, Yuehua
   Khalid, Rai Suleman
   Yu, Hao
TI Distributed Machine Learning on Smart-Gateway Network toward Real-Time
   Smart-Grid Energy Management with Behavior Cognition
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Distributed machine learning; behavior cognition; smart-gateway network;
   energy management system
ID MODEL
AB Real-time data analytics for smart-grid energy management is challenging with consideration of both occupant behavior profiles and energy profiles. This article proposes a distributed and networked machine-learning platform on smart-gateway-based smart-grid in residential buildings. It can analyze occupant behaviors, provide short-term load forecasting, and allocate renewable energy resources. First, occupant behavior profile is captured by real-time indoor positioning system with WiFi data analytics; and the energy profile is extracted by real-time meter system with electricity load data analytics. Then, the 24-hour occupant behavior profile and energy profile are fused with prediction using an online distributed machine-learning algorithm with real-time data update. Based on the forecasted occupant behavior profile and energy profile, solar energy source is allocated to reduce peak demand on the main electricity power-grid. The whole management flow can be operated on the distributed smart-gateway network with limited computational resources but with a supported general machine-learning engine. Experimental results on occupant behavior extraction show that the proposed algorithm can achieve 91.2% positioning accuracy within 3.64m. Moreover, 50x and 38x speed-up is obtained during data testing and training, respectively, when compared to traditional support vector machine (SVM) method. For short-term load forecasting, it is 14.83% more accurate when compared to SVM-based data analytics. Based on the predicted occupant behavior profile and energy profile, our proposed energy management system can achieve 19.66% more peak load reduction and 26.41% more cost saving as compared to the SVM-based method.
C1 [Huang, Hantao; Xu, Hang; Khalid, Rai Suleman] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 39798, Singapore.
   [Cai, Yuehua] Xiamen Inst Standardizat, Xiamen 361004, Peoples R China.
   [Yu, Hao] Southern Univ Sci & Technol, Dept Elect & Elect Engn, Shenzhen 518055, Peoples R China.
C3 Nanyang Technological University; Southern University of Science &
   Technology
RP Huang, HT (corresponding author), Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 39798, Singapore.
EM hhuang013@e.ntu.edu.sg; hxu011@e.ntu.edu.sg; yuehust@hotmail.com;
   suleman@ntu.edu.sg; yuh3@sustc.edu.cn
RI Huang, Hantao/AAS-6224-2021; Yu, Hao/GZG-6984-2022
OI Huang, Hantao/0000-0002-2533-2082; 
CR Ahmad AS, 2014, RENEW SUST ENERG REV, V33, P102, DOI 10.1016/j.rser.2014.01.069
   [Anonymous], 2012, P SUSTKDD
   [Anonymous], 1997, NUMERICAL LINEAR ALG
   Anvari-Moghaddam A, 2015, IEEE T SMART GRID, V6, P324, DOI 10.1109/TSG.2014.2349352
   Bahl P., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P775, DOI 10.1109/INFCOM.2000.832252
   Brunato M, 2005, COMPUT NETW, V47, P825, DOI 10.1016/j.comnet.2004.09.004
   Cai YH, 2015, INT C INDOOR POSIT
   Cheng QQ, 2013, CHIN AUTOM CONGR, P316, DOI 10.1109/CAC.2013.6775750
   Corrado G., 2012, P 25 INT C NEUR INF, P1223
   Drane C, 1998, IEEE COMMUN MAG, V36, P46, DOI 10.1109/35.667413
   Ergin MO, 2013, 2013 9TH IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING IN SENSOR SYSTEMS (IEEE DCOSS 2013), P394, DOI 10.1109/DCOSS.2013.24
   Feng GR, 2009, IEEE T NEURAL NETWOR, V20, P1352, DOI 10.1109/TNN.2009.2024147
   Gupta G, 2017, ACM IEEE INT CONF CY, P71, DOI 10.1145/3055004.3055030
   Harvey L. D. Danny, 2010, ENERGY NEW REALITY 1, V1
   Hippert HS, 2001, IEEE T POWER SYST, V16, P44, DOI 10.1109/59.910780
   Hoverstad BA, 2015, IEEE T SMART GRID, V6, P1904, DOI 10.1109/TSG.2015.2395822
   Huang GB, 2000, IEEE T NEURAL NETWOR, V11, P799, DOI 10.1109/72.846750
   Huang GB, 2006, NEUROCOMPUTING, V70, P489, DOI 10.1016/j.neucom.2005.12.126
   Huang HT, 2017, STUD BIG DATA, V24, P231, DOI 10.1007/978-3-319-53474-9_11
   Huang HT, 2017, IEEE T COMPUT AID D, V36, P573, DOI 10.1109/TCAD.2016.2571847
   Inc. Ekahau, 2016, EK POS ENG 2 0
   Jia Wang, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P369
   Johnson Brandon J., 2014, INN SMART GRID TECHN
   Labeodan T, 2015, ENERG BUILDINGS, V93, P303, DOI 10.1016/j.enbuild.2015.02.028
   Lämmel R, 2008, SCI COMPUT PROGRAM, V70, P1, DOI 10.1016/j.scico.2007.07.001
   Li S, 2016, IEEE T POWER SYST, V31, P1788, DOI 10.1109/TPWRS.2015.2438322
   Liang NY, 2006, IEEE T NEURAL NETWOR, V17, P1411, DOI 10.1109/TNN.2006.880583
   Liu H, 2007, IEEE T SYST MAN CY C, V37, P1067, DOI 10.1109/TSMCC.2007.905750
   Mehmood Hamid, 2010, Journal of Computer Sciences, V6, P1219, DOI 10.3844/jcssp.2010.1219.1225
   Miller DJ, 1999, IEEE T SIGNAL PROCES, V47, P2833, DOI 10.1109/78.790663
   Minku LL, 2010, IEEE T KNOWL DATA EN, V22, P730, DOI 10.1109/TKDE.2009.156
   Minor BD, 2017, IEEE T KNOWL DATA EN, V29, P2744, DOI 10.1109/TKDE.2017.2750669
   New Hampshire Electric Co-op, 2015, PRIC STRAT NEW HAMPS
   Polinder Henk, 2013, INT ENERGY AGENCY PR
   Richardson I, 2008, ENERG BUILDINGS, V40, P1560, DOI 10.1016/j.enbuild.2008.02.006
   Sandels C, 2014, APPL ENERG, V131, P267, DOI 10.1016/j.apenergy.2014.06.048
   Shalalfeh Laith, 2016, 2016 IEEE International Conference on Smart Grid Communications (SmartGridComm), P466, DOI 10.1109/SmartGridComm.2016.7778805
   Solar Energy Generation, 2016, SOL EN GEN PROF
   Stella M, 2007, CONTEL 2007: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS, P301
   Ye F, 2016, IEEE T PARALL DISTR, V27, P329, DOI 10.1109/TPDS.2015.2403833
   Ye Ning, 2012, P WORLD AUT C WAC 12
   Zhang Chun, 2012, P DES AUT C EUR
   Ziekow H, 2013, INT CONF SMART GRID, P229, DOI 10.1109/SmartGridComm.2013.6687962
NR 43
TC 12
Z9 12
U1 7
U2 33
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 56
DI 10.1145/3209888
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900001
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Dynamically Determined Preferred Values and a Design-for-Testability
   Approach for Multiplexer Select Inputs under Functional Test Sequences
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design-for-testability; functional test sequence; multiplexer; preferred
   value; sequential test generation
ID TEST-GENERATION; FAULT COVERAGE; NONSCAN DESIGN; CIRCUITS; SCAN
AB Earlier works observed that certain primary inputs have preferred values, which help increase the gate-level fault coverage when they appear in a functional test sequence. This article observes that multiplexers present additional opportunities for increasing the fault coverage of a functional test sequence, which are not captured by preferred primary input values. Because multiplexers are prevalent, their effect on the fault coverage can be significant. A static analysis that is independent of any functional test sequence is performed in this article to identify preferred values for the outputs of multiplexers. This is followed by a dynamic analysis that adjusts the select inputs of the multiplexers for a given functional test sequence to ensure that the preferred values appear on the outputs of the multiplexers more often. The analysis yields design-for-testability logic for the select inputs of the multiplexers that have preferred values. The logic is independent of the functional test sequence, and it allows the fault coverage to be increased when the select inputs are not primary inputs, or when the same select inputs are used for different multiplexers. Experimental results are presented to demonstrate that this approach has a significant effect on the fault coverage of functional test sequences.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR [Anonymous], P DES AUT TEST EUR C
   [Anonymous], P ACM S INT CIRC SYS
   [Anonymous], 2008, P IEEE INT TEST C
   [Anonymous], 2006, PAPER 271
   [Anonymous], DIFFER
   [Anonymous], 2013, ACM SIGSOFT SOFTWARE
   Baeg S, 1999, IEEE T COMPUT AID D, V18, P850, DOI 10.1109/43.766732
   Chakraborty TJ, 2000, IEEE T VLSI SYST, V8, P736, DOI 10.1109/92.902268
   Das DK, 2001, VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, P128, DOI 10.1109/ICVD.2001.902651
   Fang HX, 2009, IEEE VLSI TEST SYMP, P264, DOI 10.1109/VTS.2009.12
   Fujiwara H, 2008, IEEE T COMPUT AID D, V27, P1535, DOI 10.1109/TCAD.2008.927757
   Gotlieb Arnaud., 2014, Proceedings of the 2014 International Symposium on Software Testing and Analysis, P171
   Guo RF, 2003, IEEE T COMPUT AID D, V22, P1080, DOI 10.1109/TCAD.2003.814953
   Guzey O, 2008, DES AUT CON, P262
   Kodakara Sreekumar Vadakke, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116259
   Maxwell PC, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P250, DOI 10.1109/TEST.1996.556969
   Niermann T., 1991, EDAC. Proceedings of the European Conference on Design Automation, P214, DOI 10.1109/EDAC.1991.206393
   Pan Liu, 2017, ACM SIGSOFT Software Engineering Notes, V42, P1, DOI 10.1145/3127360.3127371
   Pomeranz I, 2003, IEEE T COMPUT AID D, V22, P1663, DOI 10.1109/TCAD.2003.819424
   Pomeranz I, 2008, IEEE T COMPUT AID D, V27, P193, DOI 10.1109/TCAD.2007.907229
   Pomeranz I, 2017, IEEE T COMPUT AID D, V36, P1231, DOI 10.1109/TCAD.2016.2622622
   Pomeranz I, 2017, IEEE T COMPUT AID D, V36, P351, DOI 10.1109/TCAD.2016.2568210
   Pomeranz I, 2007, ASIAN TEST SYMPOSIUM, P25, DOI 10.1109/ATS.2007.18
   Sauer M, 2012, INT TEST CONF P
   Xiang D, 2003, IEEE T COMPUT, V52, P1063, DOI 10.1109/TC.2003.1223640
   Xiang D, 2001, IEEE VLSI TEST SYMP, P82, DOI 10.1109/VTS.2001.923422
   Xiang D, 2007, IEEE T COMPUT, V56, P1619, DOI 10.1109/TC.2007.70767
NR 27
TC 0
Z9 0
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 59
DI 10.1145/3219778
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900004
DA 2024-07-18
ER

PT J
AU Knechtel, J
   Lienig, J
   Elfadel, IAM
AF Knechtel, Johann
   Lienig, Jens
   Elfadel, Ibrahim (Abe) M.
TI Multi-Objective 3D Floorplanning with Integrated Voltage Assignment
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Voltage assignment; power-performance optimization
ID POWER; DESIGN
AB Voltage assignment is a well-known technique for circuit design, which has been applied successfully to reduce power consumption in classical 2D integrated circuits (ICs). Its usage in the context of 3D ICs has not been fully explored yet although reducing power in 3D designs is of crucial importance, for example, to tackle the ever-present challenge of thermal management. In this article, we investigate the effective and efficient partitioning of 3D designs into multiple voltage domains during the floorplanning step of physical design. In particular, we introduce, implement, and evaluate novel algorithms for effective integration of voltage assignment into the inner floorplanning loops. Our algorithms are compatible not only with the traditional objectives of 2D floorplanning but also with the additional objectives and constraints of 3D designs, including the planning of through-silicon vias (TSVs) and the thermal management of stacked dies. We test our 3D floorplanner extensively on the GSRC benchmarks as well as on an augmented version of the IBM-HB+ benchmarks. The 3D floorplans are shown to achieve effective trade-offs for power and delays throughout different configurations-our results surpass naive low-power and high-performance voltage assignment by 17% and 10%, on average. Finally, we release our 3D floorplanning framework as open-source code.
C1 [Knechtel, Johann; Elfadel, Ibrahim (Abe) M.] Khalifa Univ Sci & Technol, Masdar Inst, Abu Dhabi, U Arab Emirates.
   [Lienig, Jens] Tech Univ Dresden, Dresden, Germany.
C3 Khalifa University of Science & Technology; Technische Universitat
   Dresden
RP Knechtel, J (corresponding author), Khalifa Univ Sci & Technol, Masdar Inst, Abu Dhabi, U Arab Emirates.
EM johann@nyu.edu; jens.lienig@tu-dresden.de; ielfadel@masdar.ac.ae
RI Knechtel, Johann/AAD-5007-2021
OI Knechtel, Johann/0000-0001-5093-2939; Elfadel,
   Ibrahim/0000-0003-3220-9987
CR Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Ahmed Mohammad A., 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P189, DOI 10.1109/ISQED.2014.6783324
   [Anonymous], 2010, THESIS
   [Anonymous], P ASME INTERPACK C J
   [Anonymous], 2013, IEEE VEHICULAR TECHN
   Beneventi F, 2016, IEEE T COMPUT AID D, V35, P623, DOI 10.1109/TCAD.2015.2474382
   Beyne E, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2016.2544837
   Borkar S, 2011, DES AUT CON, P214
   Chen H., 2011, ISRN Obstet, V2011, P1, DOI DOI 10.1016/J.YDBIO.2011.07.003
   Chu ZF, 2014, MICROELECTRON J, V45, P382, DOI 10.1016/j.mejo.2014.01.006
   Dai W., 2000, GSRC Benchmarks
   Hong XL, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P8, DOI 10.1109/ICCAD.2000.896442
   Jain P, 2010, THREE-DIMENSIONAL INTEGRATED CIRCUIT DESIGN, P33, DOI 10.1007/978-1-4419-0784-4_3
   Kahng AB, 2011, VLSI PHYSICAL DESIGN: FROM GRAPH PARTITIONING TO TIMING CLOSURE, P1, DOI 10.1007/978-90-481-9591-6
   Knechtel J., 2017, CORBLIVAR FLOORPLANN
   Knechtel J, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P3, DOI 10.1145/2872334.2872335
   Knechtel J, 2015, IEEE T COMPUT AID D, V34, P1808, DOI 10.1109/TCAD.2015.2432141
   Lee B., 2014, P INT C CIRC SYS COM, P267
   Lee WP, 2009, ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P5
   Lim S.K., 2013, Design for High Performance, Low Power, and Reliable 3D Integrated Circuits, DOI DOI 10.1007/978-1-4419-9542-1
   LIM SK, 2014, J INF COMMUN CONVERG, V12, P46
   Lin JM, 2014, IEEE T COMPUT AID D, V33, P1681, DOI 10.1109/TCAD.2014.2351571
   Ma Q, 2011, IEEE T COMPUT AID D, V30, P1152, DOI 10.1109/TCAD.2011.2131890
   Meister T., 2011, P INT WORKSH SYS LEV, P1
   Nain RK, 2011, IEEE T VLSI SYST, V19, P1667, DOI 10.1109/TVLSI.2010.2055247
   Ng A. N., 2006, IBM-HB+ Benchmarks
   Puri R, 2005, IEEE INT SYMP CIRC S, P21, DOI 10.1109/ISCAS.2005.1464514
   Puri R, 2003, DES AUT CON, P788
   Roy JA, 2009, INTEGRATION, V42, P262, DOI 10.1016/j.vlsi.2008.09.003
   Samal SK, 2016, IEEE T COMPUT AID D, V35, P1707, DOI 10.1109/TCAD.2016.2523983
   Sengupta D, 2008, DES AUT CON, P155
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Todri-Sanial A, 2016, IEEE T VLSI SYST, V24, P3218, DOI 10.1109/TVLSI.2016.2549275
   Wang K., 2017, T COMP AIDED DES INT, P1
   Zhang R., 2015, TECHNICAL REPORT
NR 35
TC 3
Z9 3
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 22
DI 10.1145/3149817
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900010
DA 2024-07-18
ER

PT J
AU Rosvall, K
   Sander, I
AF Rosvall, Kathrin
   Sander, Ingo
TI Flexible and Tradeoff-Aware Constraint-Based Design Space Exploration
   for Streaming Applications on Heterogeneous Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Constraint programming; correct-by-construction; design space
   exploration; performance analysis
ID MAXIMUM
AB Due to its complexity, the problem of mapping and scheduling streaming applications on heterogeneous MPSoCs under real-time and performance constraints has traditionally been tackled by incomplete heuristic algorithms. In recent years, approaches based on Constraint Programming (CP) have shown promising results as complete methods for finding optimal mappings, in particular concerning throughput. However, so far none of the available CP approaches consider the tradeoff between throughput and buffer requirements or throughput and power consumption. This article integrates tradeoff awareness into the CP model and introduces a two-step solving approach that utilizes the advantages of heuristics, while still keeping the completeness property of CP. With a number of experiments considering several streaming applications and different platform models, the article illustrates not only the efficiency of the presented model but also its suitability for solving different problems with various combinations of performance constraints.
C1 [Rosvall, Kathrin; Sander, Ingo] KTH Royal Inst Technol, Sch ICT, Dept Elect, Electrum 229, SE-16440 Kista, Sweden.
C3 Royal Institute of Technology
RP Rosvall, K (corresponding author), KTH Royal Inst Technol, Sch ICT, Dept Elect, Electrum 229, SE-16440 Kista, Sweden.
EM krosvall@kth.se; ingo@kth.se
OI Sander, Ingo/0000-0003-4859-3100
FU EU FP7 project CONTREX [611146]; Artemis project EMC2 [621429]; EU H2020
   project SAFEPOWER [687902]
FX This work has been partially supported by the EU FP7 project CONTREX
   (611146), the Artemis project EMC<SUP>2</SUP> (621429), and the EU H2020
   project SAFEPOWER (687902).
CR Ahmad Waheed, 2014, 2014 14th International Conference on Application of Concurrency to System Design, P72, DOI 10.1109/ACSD.2014.13
   [Anonymous], 2006, Application of Concurrency to System Design
   [Anonymous], 2013, SIGBED REV
   Bambha N, 2002, DES AUTOM EMBED SYST, V7, P307, DOI 10.1023/A:1020307222052
   Bhattacharyya SS, 1997, IEEE INT CONF ASAP, P250, DOI 10.1109/ASAP.1997.606831
   BILSEN G, 1995, INT CONF ACOUST SPEE, P3255, DOI 10.1109/ICASSP.1995.479579
   Bonfietti A, 2013, J PARALLEL DISTR COM, V73, P1337, DOI 10.1016/j.jpdc.2013.05.004
   Bonfietti A, 2010, DES AUT TEST EUROPE, P897
   Dasdan A, 1998, IEEE T COMPUT AID D, V17, P889, DOI 10.1109/43.728912
   de Groote R, 2013, P ACM IEEE INT CONF, P35
   Fakih Maher, 2013, P DES AUT TEST EUR C
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   Ito K, 1995, J VLSI SIGNAL PROC, V11, P229, DOI 10.1007/BF02107055
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lickly B., 2008, COMPILERS ARCHITECTU, P137
   Mirza UM, 2014, COMPUT ELECTR ENG, V40, P276, DOI 10.1016/j.compeleceng.2014.08.015
   Moreira O, 2005, RTAS 2005: 11th IEEE Real Time and Embedded Technology and Applications Symposium, Proceedings, P332
   Pitter C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1814539.1814548
   Rossi Francesca, 2007, HDB KNOWLEDGE REPRES
   Rosvall K., 2014, DATE, P1
   Rosvall Kathrin, 2017, P 2015 WORKSH RAP SI
   Schulte C., 2017, MODELING PROGRAMMING
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   van Beek P, 2006, FOUND ARTIF INTELL, P85
   Van Eijk K, 2000, ACM T DES AUTOMAT EL, V5, P774, DOI 10.1145/362652.362660
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Zhu X.-Y., 2014, P 17 DES AUT TEST EU, P1
NR 30
TC 10
Z9 13
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 21
DI 10.1145/3133210
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900009
DA 2024-07-18
ER

PT J
AU Behera, L
   Bhaduri, P
AF Behera, Lalatendu
   Bhaduri, Purandar
TI Time-Triggered Scheduling of Mixed-Criticality Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Real-time scheduling; mixed-criticality; OCBP; time-triggered; EDF;
   scheduling tables; MCEDF
AB Real-time and embedded systems are moving from the traditional design paradigm to integration of multiple functionalities onto a single computing platform. Some of the functionalities are safety critical and subject to certification. The rest of the functionalities are nonsafety critical and do not need to be certified. Designing efficient scheduling algorithms which can be used to meet the certification requirement is challenging. Our research considers the time-triggered approach to scheduling of mixed-criticality jobs with two criticality levels. The first proposed algorithm for the time-triggered approach is based on the OCBP scheduling algorithm which finds a fixed-priority order of jobs. Based on this priority order, the existing algorithm constructs two scheduling tables S-LO(oc) and S-HI(oc). The scheduler uses these tables to find a scheduling strategy. Another time-triggered algorithm called MCEDF was proposed as an improvement over the OCBP-based algorithm. Here we propose an algorithm which directly constructs two scheduling tables without using a priority order. Furthermore, we show that our algorithm schedules a strict superset of instances which can be scheduled by the OCBP-based algorithm as well as by MCEDF. We show that our algorithm outperforms both the OCBP-based algorithm and MCEDF in terms of the number of instances scheduled in a randomly generated set of instances. We generalize our algorithm for jobs with m criticality levels. Subsequently, we extend our algorithm to find scheduling tables for periodic and dependent jobs. Finally, we show that our algorithm is also applicable to mixed-criticality synchronous programs upon uniprocessor platforms and schedules a bigger set of instances than the existing algorithm.
C1 [Behera, Lalatendu; Bhaduri, Purandar] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati
RP Behera, L (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, India.
EM lalatendu@iitg.ernet.in; pbhaduri@iitg.ernet.in
RI Behera, Lalatendu/AAS-9207-2020; Bhaduri, Purandar/AAW-4661-2020
OI Bhaduri, Purandar/0000-0002-8847-0394; Behera,
   Lalatendu/0000-0002-5932-6596
CR [Anonymous], 2013, TECHNICAL REPORT
   Barhorst James., 2009, Cyber-Physical Systems Week
   Baruah S., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P3, DOI 10.1109/RTSS.2011.9
   Baruah S.K., 2012, International Conference on Real-Time and Network Systems (RTNS), P11
   Baruah S, 2008, ECRTS 2008: PROCEEDINGS OF THE 20TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, P147, DOI 10.1109/ECRTS.2008.26
   Baruah S, 2014, REAL-TIME SYST, V50, P317, DOI 10.1007/s11241-013-9197-x
   Baruah S, 2012, IEEE T COMPUT, V61, P1140, DOI 10.1109/TC.2011.142
   Behera Lalatendu, 2017, TIME TRIGGERED SCHED
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   Burns Alan, 2011, Dependable and Historic Computing. Essays Dedicated to Brian Randell on the Occasion of his 75th Birthday, P147, DOI 10.1007/978-3-642-24541-1_12
   Chen YL, 2013, ECON POLIT STUD-EPS, V1, P5, DOI 10.1080/20954816.2013.11673867
   Davis RI, 2008, IEEE T COMPUT, V57, P1261, DOI 10.1109/TC.2008.66
   Huang HM, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584612
   Li Hui, 2010, Proceedings of the 2010 2nd International Conference on Networks Security, Wireless Communications and Trusted Computing (NSWCTC 2010), P99, DOI 10.1109/NSWCTC.2010.31
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Socci D, 2015, IEEE I C EMBED SOFTW, P684, DOI 10.1109/HPCC-CSS-ICESS.2015.321
   Socci D, 2013, EUROMICRO, P93, DOI 10.1109/ECRTS.2013.20
   Taeju Park, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P253
   Theis J., 2013, P WMC RTSS, P79
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
NR 20
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 74
DI 10.1145/3073415
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900017
DA 2024-07-18
ER

PT J
AU Chen, G
   Fujimura, T
   Dong, Q
   Nakatake, S
   Yang, B
AF Chen, Gong
   Fujimura, Toru
   Dong, Qing
   Nakatake, Shigetoshi
   Yang, Bo
TI DC Characteristics and Variability on 90nm CMOS Transistor Array-Style
   Analog Layout
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Direct current characteristics; transistor array-style analog layout;
   diffusion sharing; isolation gates; variability of threshold voltage
AB In the MOS analog layout, variability suppression is becoming a major issue, as is layout efficiency. Introducing a transistor array (TA) style to analog layout, this article addresses the layout-dependent variability based on the measurement results of test chips on 90nm CMOS process. In TA style, a large transistor is decomposed into a set of unified subtransistors, which are connected in series or parallel. Focusing on one row layout of diffusion sharing for the multiple gates, we analyze the current direction-dependent variability and the leakage current via off-gates for the electrical isolation. Furthermore, we present several analog design cases on TA including analysis of the impact on the DC characteristics caused by the transistor channel decomposition.
C1 [Chen, Gong] Chengdu Univ Informat Technol, Coll Commun Engn, Chengdu 610225, Peoples R China.
   [Fujimura, Toru; Dong, Qing; Nakatake, Shigetoshi] Univ Kitakyushu, Dept Medium Syst, Kitakyushu, Fukuoka 8080135, Japan.
   [Yang, Bo] Design Algorithm Lab, Kitakyushu, Fukuoka 8080135, Japan.
C3 Chengdu University of Information Technology; University of Kitakyushu
RP Chen, G (corresponding author), Chengdu Univ Informat Technol, Coll Commun Engn, Chengdu 610225, Peoples R China.
EM chg@cuit.edu.cn; fujimura@kitakyu-u.ac.jp; QingDong@kitakyu-u.ac.jp;
   nakatake@kitakyu-u.ac.jp; boyang@da-lab.com
RI Nakatake, Shigetoshi/J-4966-2014
FU Semiconductor Technology Academic Research Center (STARC)
FX This study is supported by the Semiconductor Technology Academic
   Research Center (STARC) in the topic of the university research
   collaboration program: Variability-Tolerant Analog LSI Design
   Methodology Based on Fine Grain Transistor Array.
CR Basaran B, 1996, DES AUT CON, P221, DOI 10.1109/DAC.1996.545576
   Bastos J., 1995, P IEEE INT C ONM TES, P211
   Dai X, 2005, IEEE INT SYMP CIRC S, P4835
   Dong Q, 2012, INT SYM QUAL ELECT, P656, DOI 10.1109/ISQED.2012.6187562
   Dunga M. V., 2006, BSIM4 6 0 MOSFET MOD
   Gray PR, 2009, ANAL DESIGN ANALOG I
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   Joshi V, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P168
   Kahng AB, 2007, IEEE IC CAD, P83, DOI 10.1109/ICCAD.2007.4397248
   Lan MF, 2001, ANALOG INTEGR CIRC S, V28, P9, DOI 10.1023/A:1011237602078
   Li J, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P209
   Liu B, 2012, IEICE T ELECTRON, VE95C, P696, DOI [10.1587/transele.E95.C.696, 10.1587/transele.E95.C696]
   Liu B, 2010, ASIA S PACIF DES AUT, P847
   Long D, 2005, IEEE INT SYMP CIRC S, P2999
   Masuda H, 2005, IEEE CUST INTEGR CIR, P593
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Ohkawa S, 2004, IEEE T SEMICONDUCT M, V17, P155, DOI 10.1109/TSM.2004.827001
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   Razavi B., 2001, Design of Analog CMOS Integrated Circuits, V1st
   Sayed D, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P576, DOI 10.1109/DATE.2002.998358
   Schulz S., 2013, BSIM4 6 COMPACT MODE
   Steyaert M, 1997, PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P285, DOI 10.1109/CICC.1997.606631
   Tsuno H, 2007, 2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P204, DOI 10.1109/VLSIT.2007.4339693
   Wu PH, 2014, IEEE T COMPUT AID D, V33, P879, DOI 10.1109/TCAD.2014.2305831
   Yamamoto M, 2003, ICMTS 2003: PROCEEDINGS OF THE 2003 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, P53
   Yang B, 2010, ICCAD-IEEE ACM INT, P721, DOI 10.1109/ICCAD.2010.5654264
NR 26
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 45
DI 10.1145/2888395
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000010
DA 2024-07-18
ER

PT J
AU Jin, S
   Pei, SW
   Han, YH
   Li, HW
AF Jin, Song
   Pei, Songwei
   Han, Yinhe
   Li, Huawei
TI A Cost-Effective Energy Optimization Framework of Multicore SoCs Based
   on Dynamically Reconfigurable Voltage-Frequency Islands
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE System energy; dynamic voltage-frequency island; task scheduling; VFI
   partitioning; multicore system-on-chip; energy
AB Voltage-frequency island (VFI)-based design has been widely exploited for optimizing system energy of embedded multicore chip in recent years. The existing work either constructed a single static VFI partition for all kinds of applications or required per-core voltage domain configuration. However, the former solution is hard to find one optimal VFI partition for diverse applications while the latter one suffers from high hardware cost. In this article, we propose a cost effective energy optimization framework based on dynamically reconfigurable VFI (D-VFI). Our framework treats a small number of cores as dynamic cores (D-cores) and configures each of them with an independent voltage domain. At runtime, the D-cores can be pieced together with neighboring static VFIs by scaling their operating voltages. This can dynamically construct the optimal VFI partitions for different kinds of applications, thus achieving more aggressive energy optimization under low cost. To identify the D-cores, we propose a rules constrained task scheduling and VFI partitioning algorithm. Moreover, we analyze the task schedules to determine the optimal scaling intervals which can accommodate voltage scaling induced latency. Experimental results demonstrate that the effectiveness of the proposed scheme.
C1 [Jin, Song] North China Elect Power Univ, Dept Elect & Commun Engn, Beijing 071001, Peoples R China.
   [Pei, Songwei] Beijing Univ Chem Technol, Dept Comp Sci & Technol, Beijing 100029, Peoples R China.
   [Han, Yinhe; Li, Huawei] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China.
C3 North China Electric Power University; Beijing University of Chemical
   Technology; Chinese Academy of Sciences; Institute of Computing
   Technology, CAS
RP Pei, SW (corresponding author), Beijing Univ Chem Technol, Dept Comp Sci & Technol, Beijing 100029, Peoples R China.
EM jinsong@ncepu.edu.cn
RI Li, Huawei/A-3306-2013; lan, lan/JWO-3679-2024; LU, CX/KFB-9510-2024
FU National Basic Research Program of China (973) [2011CB302503]; National
   Natural Science Foundation of China [61204027, 61432017, 61402031];
   Natural Science Foundation of Hebei province of China [F2013502274];
   Fundamental Research Funds for the Central Universities [2014ZD32]
FX The work was supported in part by National Basic Research Program of
   China (973) under grant No. 2011CB302503, in part by the National
   Natural Science Foundation of China under Grants No. (61204027,
   61432017, 61402031), in part by Natural Science Foundation of Hebei
   province of China under Grant No. F2013502274, in part by the
   Fundamental Research Funds for the Central Universities under Grant No.
   2014ZD32.
CR [Anonymous], 2008, Solid-State Circuits Conference, DOI DOI 10.1109/ISSCC.2008.4523070
   Chelcea T., 2000, Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era, P119, DOI 10.1109/IWV.2000.844540
   Cheng YQ, 2013, IEEE T VLSI SYST, V21, P239, DOI 10.1109/TVLSI.2011.2182067
   Dick R., Embedded system synthesis benchmarks suites
   Dorsey J., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P102
   Herbert S, 2008, DES AUT CON, P313
   Howard J, 2011, IEEE J SOLID-ST CIRC, V46, P173, DOI 10.1109/JSSC.2010.2079450
   Hu J, 2005, IEE P-COMPUT DIG T, V152, P643, DOI 10.1049/ip-cdt:20045092
   Kang K, 2011, IEEE T COMPUT AID D, V30, P905, DOI 10.1109/TCAD.2010.2101371
   Kim W., 2011, P IEEE INT SOL STAT, p9C10
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Musoll E, 2009, IEEE COMP ARCHIT L, V8, P52, DOI 10.1109/L-CA.2009.48
   Nawathe U. M., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P108, DOI 10.1109/ISSCC.2007.373611
   Ogras UY, 2007, DES AUT CON, P110, DOI 10.1109/DAC.2007.375135
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Wooyoung Jang, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P264, DOI 10.1109/ICCAD.2008.4681584
   Yan GH, 2012, INT S HIGH PERF COMP, P287
   Zhang YM, 2002, DES AUT CON, P183, DOI 10.1109/DAC.2002.1012617
NR 18
TC 3
Z9 3
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 27
DI 10.1145/2817207
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400009
DA 2024-07-18
ER

PT J
AU Yi, QP
   Yang, ZJ
   Liu, J
   Zhao, C
   Wang, C
AF Yi, Qiuping
   Yang, Zijiang
   Liu, Jian
   Zhao, Chen
   Wang, Chao
TI Explaining Software Failures by Cascade Fault Localization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Reliability; Algorithms; fault localization; weakest
   precondition; constraint; satisfiability modulo theory (SMT)
AB During software debugging, a significant amount of effort is required for programmers to identify the root cause of a manifested failure. In this article, we propose a cascade fault localization method to help speed up this labor-intensive process via a combination of weakest precondition computation and constraint solving. Our approach produces a cause tree, where each node is a potential cause of the failure and each edge represents a casual relationship between two causes. There are two main contributions of this article that differentiate our approach from existing methods. First, our method systematically computes all potential causes of a failure and augments each cause with a proper context for ease of comprehension by the user. Second, our method organizes the potential causes in a tree structure to enable on-the-fly pruning based on domain knowledge and feedback from the user. We have implemented our new method in a software tool called CaFL, which builds upon the LLVM compiler and KLEE symbolic virtual machine. We have conducted experiments on a large set of public benchmarks, including real applications from GNU Coreutils and Busybox. Our results show that in most cases the user has to examine only a small fraction of the execution trace before identifying the root cause of the failure.
C1 [Yi, Qiuping; Liu, Jian; Zhao, Chen] Inst Software, Natl Engn Res Ctr Fundamental Software, Beijing, Peoples R China.
   [Yi, Qiuping] Univ Chinese Acad Sci, Beijing, Peoples R China.
   [Yang, Zijiang] Western Michigan Univ, Dept Comp Sci, Kalamazoo, MI 49008 USA.
   [Yang, Zijiang] Xian Univ Technol, Sch Comp Sci & Engn, Xian, Peoples R China.
   [Wang, Chao] Virginia Polytech Inst & State Univ, Dept Elect & Comp Engn, Blacksburg, VA 24061 USA.
C3 Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS; Western Michigan University; Xi'an University of Technology;
   Virginia Polytechnic Institute & State University
RP Yang, ZJ (corresponding author), Western Michigan Univ, Dept Comp Sci, Kalamazoo, MI 49008 USA.
EM zijiang.yang@wmich.edu; liujian@iscas.ac.cn
FU National Science Foundation of China (NSFC) [61472318]; National Science
   and Technology Major Project of China [2012ZX01039-004]; National
   Science Foundation (NSF) [CCF-1149454, CCF-1500365, CCF-1500024];
   Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [1149454] Funding Source: National Science
   Foundation
FX This work was supported in part by the National Science Foundation of
   China (NSFC) under grant 61472318, the National Science and Technology
   Major Project of China under grant 2012ZX01039-004, and the National
   Science Foundation (NSF) under grants CCF-1149454, CCF-1500365, and
   CCF-1500024. Any opinions, findings, and conclusions expressed in this
   material are those of the authors and do not necessarily reflect the
   views of the funding agencies.
CR AGRAWAL H, 1990, SIGPLAN NOTICES, V25, P246, DOI 10.1145/93548.93576
   [Anonymous], 1990, Software testing techniques {
   [Anonymous], 2012, International Symposium on Software Testing and Analysis, ISSTA 2012, Minneapolis, MN, USA, July 15-20, 2012, DOI DOI 10.1145/2338965.2336790
   [Anonymous], 2002, THESIS U ILLINOIS UR
   [Anonymous], CSSE0310040 CORR
   Balakrishnan G, 2008, SEFM 2008: SIXTH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND FORMAL METHODS, PROCEEDINGS, P268, DOI 10.1109/SEFM.2008.35
   Ball T, 2003, ACM SIGPLAN NOTICES, V38, P97, DOI 10.1145/640128.604140
   Banerjee Ansuman., 2010, P 18 ACM SIGSOFT INT, P177
   Befrouei MT, 2014, LECT NOTES COMPUT SC, V8734, P162, DOI 10.1007/978-3-319-11164-3_14
   Cadar C., 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08, (USA), P209
   Christ U, 2013, LECT NOTES COMPUT SC, V7737, P189
   Cleve H, 2005, PROC INT CONF SOFTW, P342
   Craig W., 1957, J SYMBOLIC LOGIC, V22, P269
   Dijkstra E. W., 1976, A Discipline of Pro-gramming
   Do HS, 2005, EMPIR SOFTW ENG, V10, P405, DOI 10.1007/s10664-005-3861-2
   Dongyoon Lee, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P564
   Ermis Evren, 2012, FM 2012: Formal Methods. Proceedings of the 18th International Symposium, P187, DOI 10.1007/978-3-642-32759-9_17
   Ganesh V, 2007, LECT NOTES COMPUT SC, V4590, P519
   Griesmayer A, 2006, LECT NOTES COMPUT SC, V4144, P358, DOI 10.1007/11817963_33
   Griesmayer A, 2007, ELECTRON NOTES THEOR, V174, P95, DOI 10.1016/j.entcs.2006.12.032
   Groce A, 2004, LECT NOTES COMPUT SC, V3114, P453
   Groce A, 2003, LECT NOTES COMPUT SC, V2648, P121
   Groce A., 2006, International Journal on Software Tools for Technology Transfer, V8, P229, DOI 10.1007/s10009-005-0202-0
   Gyimóthy T, 1999, LECT NOTES COMPUT SC, V1687, P303, DOI 10.1145/318774.319248
   Jose Manu, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P504, DOI 10.1007/978-3-642-22110-1_40
   Jose M, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P437
   KOREL B, 1988, INFORM PROCESS LETT, V29, P155, DOI 10.1016/0020-0190(88)90054-3
   Lee Dongyoon, 2011, P IEEE INT S HIGH PE
   Liffiton MH, 2008, J AUTOM REASONING, V40, P1, DOI 10.1007/s10817-007-9084-z
   Liu YM, 2010, AAAI CONF ARTIF INTE, P327
   Lynce Ines, 2004, P INT C THEOR APPL S
   Murali Vijayaraghavan, 2014, Verified Software: Theories, Tools and Experiments. 6th International Conference, VSTTE 2014. Revised Selected Papers: LNCS 8471, P270, DOI 10.1007/978-3-319-12154-3_17
   Qi DW, 2009, 7TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING, P33, DOI 10.1145/1595696.1595704
   Renieris M, 2003, 18TH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, P30, DOI 10.1109/ASE.2003.1240292
   Sahoo SK, 2013, ACM SIGPLAN NOTICES, V48, P139, DOI 10.1145/2499368.2451131
   Wang C, 2006, LECT NOTES COMPUT SC, V4218, P82
   Xiangyu Zhang, 2006, 28th International Conference on Software Engineering Proceedings, P272, DOI 10.1145/1134285.1134324
   Zeller A., 2002, Software Engineering Notes, V27, P1, DOI 10.1145/605466.605468
   Zhang LT, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P880
   Zhang X, 2007, ACM SIGPLAN NOTICES, V42, P415, DOI 10.1145/1273442.1250782
NR 40
TC 2
Z9 2
U1 0
U2 32
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 41
DI 10.1145/2738038
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900008
DA 2024-07-18
ER

PT J
AU Asadinia, M
   Arjomand, M
   Azad, HS
AF Asadinia, Marjan
   Arjomand, Mohammad
   Azad, Hamid Sarbazi
TI Prolonging Lifetime of PCM-Based Main Memories through On-Demand Page
   Pairing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Phase-change memory; multilevel cell; page pairing;
   Design; Performance
ID PHASE-CHANGE MEMORY; NONVOLATILE MEMORY; RESISTANCE DRIFT; SYSTEM;
   ARCHITECTURE; HARD
AB With current memory scalability challenges, Phase-Change Memory (PCM) is viewed as an attractive replacement to DRAM. The preliminary concern for PCM applicability is its limited write endurance that results in fast wear-out of memory cells. Worse, process variation in the deep-nanometer regime increases the variation in cell lifetime, resulting in an early and sudden reduction in main memory capacity due to the wear-out of a few cells. Recent studies have proposed redirection or correction schemes to alleviate this problem, but all suffer poor throughput or latency. In this article, we show that one of the inefficiency sources in current schemes, even when wear-leveling algorithms are used, is the nonuniform write endurance limit incurred by process variation, that is, when some memory pages have reached their endurance limit, other pages may be far from their limit. In this line, we present a technique that aims to displace a faulty page to a healthy page. This technique, called On-Demand Page Paired PCM (OD3P, for short), when applied at page level, can improve PCM time-to-failure by 20% on average for different multithreaded and multiprogrammed workloads while also improving IPC by 14% on average compared to previous page-level techniques. The comparison between line-level OD3P and previous line-level techniques reveals about 2x improvement of lifetime and performance.
C1 [Asadinia, Marjan] Sharif Univ Technol, Dept Sci & Engn, Int Branch, Kish, Iran.
   [Arjomand, Mohammad; Azad, Hamid Sarbazi] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
C3 Sharif University of Technology; Sharif University of Technology
RP Asadinia, M (corresponding author), Sharif Univ Technol, Dept Sci & Engn, Int Branch, Kish, Iran.
EM asadinia@ipm.ir
CR [Anonymous], P WIND HARDW ENG C W
   [Anonymous], P INT C DEP SYST NET
   [Anonymous], P INT S COMP ARCH IS
   [Anonymous], P 2014 51 ACM EDAC I
   [Anonymous], P USENIX C ANN TECHN
   [Anonymous], 2012, 2012 INT JT C NEUR N, DOI DOI 10.1109/HPCA.2012.6169027
   [Anonymous], 2011, Emerging Research Devices
   [Anonymous], P INT C COMP DES ICC
   Awasthi Manu, 2012, P INT S HIGHPERFORMA, P1
   Azevedo R., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, ACM, New York, NY, USA, P452
   Bienia C., 2009, P ANN WORKSH MOD BEN
   Cheng J., 2012, Peptide-Based Materials, P1
   Condit J, 2009, SOSP'09: PROCEEDINGS OF THE TWENTY-SECOND ACM SIGOPS SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P133
   Hay A, 2011, INT SYMP MICROARCH, P186
   Hoseinzadeh M, 2014, CONF PROC INT SYMP C, P277, DOI 10.1109/ISCA.2014.6853228
   Hudgens S, 2004, MRS BULL, V29, P829, DOI 10.1557/mrs2004.236
   Ielmini D, 2007, INT EL DEVICES MEET, P939, DOI 10.1109/IEDM.2007.4419107
   Ipek E, 2010, ACM SIGPLAN NOTICES, V45, P3, DOI 10.1145/1735971.1736023
   Jiang L, 2011, I C DEPEND SYS NETWO, P221, DOI 10.1109/DSN.2011.5958221
   Joshi M, 2011, INT S HIGH PERF COMP, P345, DOI 10.1109/HPCA.2011.5749742
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Micheloni R., 2008, ERROR CORRECTION COD
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2011, INT SYMP MICROARCH, P318
   Qureshi MK, 2011, INT S HIGH PERF COMP, P478, DOI 10.1109/HPCA.2011.5749753
   Qureshi MK, 2010, CONF PROC INT SYMP C, P153, DOI 10.1145/1816038.1815981
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Qureshi Moinuddin K., 2010, P INT S HIGH PERFORM, P1
   Sampson Adrian, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P25, DOI 10.1145/2540708.2540712
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Seong N.H., 2013, Proceedings of the International Symposium on Computer Architecture (ISCA), P440
   Spradling C. D., 2007, Computer Architecture News, V35, P130, DOI 10.1145/1241601.1241625
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Xiangyu Dong, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P31, DOI 10.1109/ASPDAC.2011.5722206
   Xu W, 2010, INT SYM QUAL ELECT, P356, DOI 10.1109/ISQED.2010.5450549
   Yoon DH, 2011, INT S HIGH PERF COMP, P466, DOI 10.1109/HPCA.2011.5749752
   Zhang WY, 2011, I C DEPEND SYS NETWO, P197, DOI 10.1109/DSN.2011.5958219
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 41
TC 9
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 23
DI 10.1145/2699867
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900007
DA 2024-07-18
ER

PT J
AU Guo, Q
   Chen, TS
   Zhou, ZH
   Temam, O
   Li, L
   Qian, DP
   Chen, YJ
AF Guo, Qi
   Chen, Tianshi
   Zhou, Zhi-Hua
   Temam, Olivier
   Li, Ling
   Qian, Depei
   Chen, Yunji
TI Robust Design Space Modeling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation
ID PERFORMANCE; REGRESSION; ARCHITECTURE
AB Architectural design spaces of microprocessors are often exponentially large with respect to the pending processor parameters. To avoid simulating all configurations in the design space, machine learning and statistical techniques have been utilized to build regression models for characterizing the relationship between architectural configurations and responses (e.g., performance or power consumption). However, this article shows that the accuracy variability of many learning techniques over different design spaces and benchmarks can be significant enough to mislead the decision-making. This clearly indicates a high risk of applying techniques that work well on previous modeling tasks (each involving a design space, benchmark, and design objective) to a new task, due to which the powerful tools might be impractical.
   Inspired by ensemble learning in the machine learning domain, we propose a robust framework called ELSE to reduce the accuracy variability of design space modeling. Rather than employing a single learning technique as in previous investigations, ELSE employs distinct learning techniques to build multiple base regression models for each modeling task. This is not a trivial combination of different techniques (e.g., always trusting the regression model with the smallest error). Instead, ELSE carefully maintains the diversity of base regression models and constructs a metamodel from the base models that can provide accurate predictions even when the base models are far from accurate. Consequently, we are able to reduce the number of cases in which the final prediction errors are unacceptably large. Experimental results validate the robustness of ELSE: compared with the widely used artificial neural network over 52 distinct modeling tasks, ELSE reduces the accuracy variability by about 62%. Moreover, ELSE reduces the average prediction error by 27% and 85% for the investigated MIPS and POWER design spaces, respectively.
C1 [Guo, Qi] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
   [Chen, Tianshi; Chen, Yunji] Chinese Acad Sci, State Key Lab Comp Architecture, Inst Comp Technol, Beijing 100190, Peoples R China.
   [Zhou, Zhi-Hua] Nanjing Univ, Natl Key Lab Novel Software Technol, Nanjing 210023, Peoples R China.
   [Temam, Olivier] Inria, Paris, France.
   [Li, Ling] Chinese Acad Sci, Inst Automat, Beijing 100190, Peoples R China.
   [Qian, Depei] Beihang Univ, Beijing 100191, Peoples R China.
C3 Carnegie Mellon University; Chinese Academy of Sciences; Institute of
   Computing Technology, CAS; Nanjing University; Inria; Chinese Academy of
   Sciences; Institute of Automation, CAS; Beihang University
RP Chen, YJ (corresponding author), Chinese Acad Sci, State Key Lab Comp Architecture, Inst Comp Technol, Beijing 100190, Peoples R China.
EM cyj@ict.ac.cn
OI Chen, Yunji/0000-0003-3925-5185
FU NSF of China [61100163, 61133004, 61222204, 61221062, 61333014,
   61321491, 61303158]; 863 Program of China [2012AA012202, 2012AA010902];
   Strategic Priority Research Program of the CAS [XDA06010403];
   Internatioanal Collaboration Key Program of the CAS
   [171111KYSB20130002]; 10000 Talent Program; DARPA PERFECT program
FX This work is partially supported by the NSF of China under grants nos.
   61100163, 61133004, 61222204, 61221062, 61333014, 61321491, and
   61303158, the 863 Program of China under grant nos. 2012AA012202 and
   2012AA010902, the Strategic Priority Research Program of the CAS under
   grant no. XDA06010403, the Internatioanal Collaboration Key Program of
   the CAS under grant no. 171111KYSB20130002, the 10000 Talent Program,
   and the DARPA PERFECT program.
CR [Anonymous], P EUR C MACH LEARN E
   [Anonymous], P 22 INT JOINT C ART
   [Anonymous], P 1 WORKSH STAT MACH
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], 2007, 16 INT C PARALLEL AR
   [Anonymous], 2006, HPL200686
   [Anonymous], P C HIGH PERF COMP N
   Azizi O, 2010, CONF PROC INT SYMP C, P26, DOI 10.1145/1816038.1815967
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Buja A., 2000, The effect of bagging on variance, bias, and mean squared error
   Cho CB, 2007, INT SYMP MICROARCH, P274, DOI 10.1109/MICRO.2007.26
   Dietterich TG, 1997, AI MAG, V18, P97
   Dubach C., 2008, Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, P31
   Dubach C, 2007, INT SYMP MICROARCH, P262, DOI 10.1109/MICRO.2007.12
   ElMoustapha OAV, 2007, INT SYM PERFORM ANAL, P116, DOI 10.1109/ISPASS.2007.363742
   Friedman J, 2000, ANN STAT, V28, P337, DOI 10.1214/aos/1016218223
   Hardavellas N, 2011, IEEE MICRO, V31, P6, DOI 10.1109/MM.2011.77
   Ipek E, 2006, ACM SIGPLAN NOTICES, V41, P195, DOI 10.1145/1168918.1168882
   Joseph PJ, 2006, INT SYMP MICROARCH, P161
   Kuncheva LI, 2002, IEEE T PATTERN ANAL, V24, P281, DOI 10.1109/34.982906
   Lee BC, 2006, ACM SIGPLAN NOTICES, V41, P185, DOI [10.1145/1168917.1168881, 10.1145/1168919.1168881]
   Lee BC, 2010, ACM T ARCHIT CODE OP, V7, DOI 10.1145/1839667.1839670
   Lee BC, 2008, INT SYMP MICROARCH, P270, DOI 10.1109/MICRO.2008.4771797
   Mariani G, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2514641.2514647
   Moudgill M, 1999, IEEE MICRO, V19, P15, DOI 10.1109/40.768496
   Opitz D., 1999, J ARTIF INTELL RES, V11, P169, DOI DOI 10.1613/JAIR.614
   Palermo G, 2009, IEEE T COMPUT AID D, V28, P1816, DOI 10.1109/TCAD.2009.2028681
   Renau J., 2005, SESC Simulator
   SCHAPIRE RE, 1990, MACH LEARN, V5, P197, DOI 10.1023/A:1022648800760
   Vapnik V., 1999, NATURE STAT LEARNING
   Witten I. H., 2005, DATA MINING PRACTICA
   Wolpert D. H., 1997, IEEE Transactions on Evolutionary Computation, V1, P67, DOI 10.1109/4235.585893
   WOLPERT DH, 1992, NEURAL NETWORKS, V5, P241, DOI 10.1016/S0893-6080(05)80023-1
   Wolpert DH, 1996, NEURAL COMPUT, V8, P1341, DOI 10.1162/neco.1996.8.7.1341
   Yi JJ, 2006, COMPUTER, V39, P22, DOI 10.1109/MC.2006.404
   Zhou Z.-H., 2012, ENSEMBLE METHODS FDN, DOI DOI 10.1201/B12207
NR 36
TC 6
Z9 7
U1 0
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 18
DI 10.1145/2668118
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900002
DA 2024-07-18
ER

PT J
AU Gange, G
   Sondergaard, H
   Stuckey, PJ
AF Gange, Graeme
   Sondergaard, Harald
   Stuckey, Peter J.
TI Synthesizing Optimal Switching Lattices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; SAT; switching lattice; logic synthesis
AB The use of nanoscale technologies to create electronic devices has revived interest in the use of regular structures for defining complex logic functions. One such structure is the switching lattice, a two-dimensional lattice of four-terminal switches. We show how to directly construct switching lattices of polynomial size from arbitrary logic functions; we also show how to synthesize minimal-sized lattices by translating the problem to the satisfiability problem for a restricted class of quantified Boolean formulas. The synthesis method is an anytime algorithm that uses modern SAT solving technology and dichotomic search. It improves considerably on an earlier proposal for creating switching lattices for arbitrary logic functions.
C1 [Gange, Graeme; Sondergaard, Harald; Stuckey, Peter J.] Univ Melbourne, Dept Comp & Informat Syst, Melbourne, Vic 3010, Australia.
C3 University of Melbourne
RP Gange, G (corresponding author), Univ Melbourne, Dept Comp & Informat Syst, Melbourne, Vic 3010, Australia.
EM gkgange@unimelb.edu.au
OI Stuckey, Peter/0000-0003-2186-0459; Gange, Graeme/0000-0002-1354-431X;
   Sondergaard, Harald/0000-0002-2352-1883
FU ARC [DP140102194]
FX This work was supported through ARC grant DP140102194.
CR AKERS SB, 1972, IEEE T COMPUT, VC 21, P848, DOI 10.1109/TC.1972.5009040
   Altun M, 2012, IEEE T COMPUT, V61, P1588, DOI 10.1109/TC.2011.170
   [Anonymous], 1999, LOGIC PROGRAMMING PA, DOI [10.1007/978-3-642-60085-2_17, DOI 10.1007/978-3-642-60085-2_17]
   [Anonymous], 2014, P 51 ANN DES AUT C
   [Anonymous], 2010, JSAT
   Asín R, 2011, CONSTRAINTS, V16, P195, DOI 10.1007/s10601-010-9105-0
   Backes JD, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348848
   Biere Armin, 2013, PLINGELING TREENGELI
   Brayton R. K., 1984, LOGIC MINIMIZATION A, V2
   Chen Y, 2003, NANOTECHNOLOGY, V14, P462, DOI 10.1088/0957-4484/14/4/311
   Cui Y, 2001, SCIENCE, V291, P851, DOI 10.1126/science.291.5505.851
   Eshaghian-Wilner Mary M., 2006, HDB NATURE INSPIRED, P477
   Gelfound M., 1988, Logic Programming: Proceedings of the Fifth International Conference and Symposium, P1070
   GU J, 1995, IEEE T COMPUT AID D, V14, P961, DOI 10.1109/43.402496
   Hu Y, 2007, IEEE IC CAD, P350, DOI 10.1109/ICCAD.2007.4397289
   LEE CC, 2007, P INT C COMP AID DES, P227
NR 16
TC 23
Z9 24
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 6
DI 10.1145/2661632
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Liu, LY
   Vasudevan, S
AF Liu, Lingyi
   Vasudevan, Shobha
TI Scaling Input Stimulus Generation through Hybrid Static and Dynamic
   Analysis of RTL
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability; Verification; Static analysis; symbolic execution;
   design verification; coverage; SMT
ID DIRECTED TEST-GENERATION; HARDWARE; VERIFICATION; ABSTRACTION;
   VALIDATION
AB We enhance STAR, an automatic technique for functional input vector generation for design validation. STAR statically analyzes the source code of the Register-Transfer Level (RTL) design. The STAR approach is a hybrid between RTL symbolic execution and concrete simulation that offsets the disadvantages of both. The symbolic execution, which follows the concrete simulation path, extracts constraints for that path. The guard in the path constraints is then mutated and passed to an SMT solver. A satisfiable assignment generates a valid input vector. However, STAR suffers the problem of path explosion during symbolic execution. In this article, we present an explored symbolic state caching method to attack path explosion. Explored symbolic states are states starting from which all subpaths have been explored. Each explored symbolic state is stored in the form of bitmap encoding of branches to ease comparison. When the explored symbolic state is reached again in the following symbolic execution, all subpaths can be pruned. In addition, we use two types of optimizations: (a) dynamic UD chain slicing; and (b) local conflict resolution to improve the running efficiency of STAR. We demonstrate that the results of the enhanced STAR are promising in showing high coverage on benchmark RTL designs, and the runtime of the test generation process is reduced from several hours to less than 20 minutes.
C1 [Liu, Lingyi; Vasudevan, Shobha] Univ Illinois, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Liu, LY (corresponding author), Univ Illinois, 1308 West Main St, Urbana, IL 61801 USA.
EM liul8@illinois.edu
FU National Science Foundation [CCF-0953767]; Direct For Computer & Info
   Scie & Enginr; Division of Computing and Communication Foundations
   [0953767] Funding Source: National Science Foundation
FX This work was supported by the National Science Foundation under grant
   CCF-0953767.
CR [Anonymous], LNCS
   [Anonymous], 2006, P 13 ACM C COMPUTER
   Boonstoppel P, 2008, LECT NOTES COMPUT SC, V4963, P351, DOI 10.1007/978-3-540-78800-3_27
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Burnim Jacob, 2008, 2008 23rd IEEE/ACM International Conference on Automated Software Engineering, P443, DOI 10.1109/ASE.2008.69
   Cadar C., 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08, (USA), P209
   Chen M., 2008, P 18 ACM GREAT LAK S, P139, DOI [10.1145/1366110.1366145, DOI 10.1145/1366110.1366145]
   Cimatti Alessandro, 2012, Computer Aided Verification. Proceedings 24th International Conference, CAV 2012, P277, DOI 10.1007/978-3-642-31424-7_23
   Clarke E, 2008, LECT NOTES COMPUT SC, V4171, P251
   Clarke EM, 1999, LECT NOTES COMPUT SC, V1703, P298
   Clarke L. A., 1976, IEEE Transactions on Software Engineering, VSE-2, P215, DOI 10.1109/TSE.1976.233817
   De Paula FM, 2007, DES AUT CON, P63, DOI 10.1109/DAC.2007.375126
   Di Guglielmo G., 2011, 2011 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2011), P201, DOI 10.1109/MEMCOD.2011.5970527
   Fallah F., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P666, DOI 10.1109/DAC.1999.782026
   Fine S, 2003, DES AUT CON, P286
   Ganai M, 2001, J ELECTRON TEST, V17, P11, DOI 10.1023/A:1011189608077
   Ganai M, 2008, DES AUT CON, P137
   Ghosh I, 2001, IEEE T COMPUT AID D, V20, P402, DOI 10.1109/43.913758
   Godefroid P., 2007, SIGPLAN Notices, V42, P47, DOI [10.1145/1190216.1190226, 10.1145/1190215.1190226]
   Godefroid P, 2005, ACM SIGPLAN NOTICES, V40, P213, DOI 10.1145/1064978.1065036
   Godefroid P, 2010, ACM SIGPLAN NOTICES, V45, P43, DOI 10.1145/1707801.1706307
   Godefroid Patrice, 2008, Network and Distributed Systems Security
   Gupta A, 2008, LECT NOTES COMPUT SC, V4899, P14
   Guzey O, 2007, INT HIGH LEVEL DESIG, P151
   Jain H, 2005, DES AUT CON, P445, DOI 10.1109/DAC.2005.193850
   Jones R.B., 1999, Applications of symbolic simulation to the formal verification of microprocessors
   Kölbl A, 2001, DES AUT CON, P47, DOI 10.1109/DAC.2001.935475
   Koo H.-M., 2006, Proceedings of ACM Great Lakes Symposium on VLSI, P362
   Kuznetsov V, 2012, ACM SIGPLAN NOTICES, V47, P193, DOI 10.1145/2345156.2254088
   Liu L., 2011, Proceedings of the Conference on Design, Automation and Test in Europe, P1
   Liu LY, 2009, INT HIGH LEVEL DESIG, P32, DOI 10.1109/HLDVT.2009.5340179
   Majumdar R, 2009, LECT NOTES COMPUT SC, V5643, P555, DOI 10.1007/978-3-642-02658-4_41
   McMillan K. L., 1992, SYMBOLIC MODEL CHECK
   Mishra P, 2005, DES AUT TEST EUROPE, P678, DOI 10.1109/DATE.2005.162
   Mishra P., 2007, ACM T DES AUTOMAT EL, V13, P1
   Mneimneh M, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P87, DOI 10.1109/ASPDAC.2003.1194998
   Qin XK, 2012, DES AUT TEST EUROPE, P3
   Sen K., 2005, P 10 EUR SOFTW ENG C, V30, P263, DOI DOI 10.1145/1081706.1081750
   Shyam S, 2006, DES AUT TEST EUROPE, P1211
   Sunkari S, 2008, INT WORKSHOP MICROPR, P51, DOI 10.1109/MTV.2007.13
   Tasiran S, 2001, PR IEEE COMP DESIGN, P82, DOI 10.1109/ICCD.2001.955007
   Tillmann N, 2008, LECT NOTES COMPUT SC, V4966, P134
   VASUDEVAN S, 2007, THESIS U TEXAS AUSTI
   Vasudevan S., 2010, PROC ACMIEEE DATE, P545
   Vedula VM, 2003, J ELECTRON TEST, V19, P149, DOI 10.1023/A:1022885523034
   Verma S, 2005, ASIA S PACIF DES AUT, P317, DOI 10.1145/1120725.1120858
   Ward D., 2006, P IEEE ACM INT C COM, P779
   Weixin Wu, 2008, Design, Automation & Test in Europe. DATE'08, P402
   YICES, 2014, YIC SMT SOLV
NR 49
TC 10
Z9 12
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 4
DI 10.1145/2676549
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400004
DA 2024-07-18
ER

PT J
AU Agarwal, A
   Cong, J
   Tagiku, B
AF Agarwal, Amit
   Cong, Jason
   Tagiku, Brian
TI The Survivability of Design-Specific Spare Placement in FPGA
   Architectures with High Defect Rates
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Reliability; Theory; Complexity; Fault
   Tolerance; FPGA; Hardness; Nanoelectronics; NP-complete; Placement;
   Reconfiguration; Survivability
ID TOLERANT PROCESSOR ARRAYS; FAULT-TOLERANCE; VLSI CIRCUITS;
   RECONFIGURATION
AB We address the problem of optimizing fault tolerance in FPGA architectures with high defect rates (such as nano-FPGAs) without significantly degrading performance. Our methods address fault tolerance during the placement and reconfiguration stages of FPGA programming. First, we provide several complexity results for both the fault reconfiguration and fault-tolerance placement problems. Then, we propose a placement algorithm which, in the presence of randomly generated faults, optimizes spare placement to maximize the probability that the FPGA can be reconfigured to meet a specified timing constraint. We also give heuristics for reconfiguration after faults have been detected. Despite the hardness results for both the placement and reconfiguration problems, we show our heuristics perform well in simulation (in one scenario, increasing the probability of successful reconfiguration by as much as 55% compared to a uniform spare placement).
C1 [Agarwal, Amit] Microsoft, Redmond, WA 98052 USA.
   [Agarwal, Amit; Cong, Jason; Tagiku, Brian] Univ Calif Los Angeles, Los Angeles, CA 90024 USA.
   [Tagiku, Brian] Google, Mountain View, CA USA.
C3 Microsoft; University of California System; University of California Los
   Angeles; Google Incorporated
RP Agarwal, A (corresponding author), Microsoft, Redmond, WA 98052 USA.
EM btagiku@gmail.com
FU NSF [CCF-0530261]
FX This work was partially supported by NSF Grant CCF-0530261.
CR Agarwal A.K., 2008, P INT C COMP AID DES
   [Anonymous], P INT C VLSI DES
   [Anonymous], P ACM SIGDA INT S FI
   BAREISA E., 2004, ELEKT IR ELEKT
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   CHEAN M, 1990, COMPUTER, V23, P55, DOI 10.1109/2.48799
   CHEATHAM J. A., 2006, ACM T DES AUTOM ELEC
   CHEN G., 2005, P ACM SIGDA INT S FI
   CHEN G., 2004, P INT C FIELD PROGR
   Chen Y, 2003, NANOTECHNOLOGY, V14, P462, DOI 10.1088/0957-4484/14/4/311
   Durand S., 1994, P ACM INT WORKSH FPG
   EMMERT J., 1998, P 11 ANN IEEE INT AS
   Emmert JM, 2007, IEEE T VLSI SYST, V15, P216, DOI 10.1109/TVLSI.2007.891102
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Hanchek F, 1996, PR IEEE COMP DESIGN, P326, DOI 10.1109/ICCD.1996.563574
   HATORI F., 1993, P IEEE CUST INT CIRC, V7, P1
   Howard N. J., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P115, DOI 10.1109/92.273147
   Huang Y, 2001, SCIENCE, V291, P630, DOI 10.1126/science.291.5504.630
   Izadi BA, 2003, IEEE T COMPUT, V52, P1443, DOI 10.1109/TC.2003.1244942
   KOREN I, 1990, COMPUTER, V23, P73, DOI 10.1109/2.56854
   Koren I, 1998, P IEEE, V86, P1819, DOI 10.1109/5.705525
   Libeskind-Hadas R., 1992, FAULT COVERING PROBL
   Lu SK, 2002, VLSI DES, V15, P397, DOI 10.1080/1065514021000012011
   MARQUARDT A, 2000, P INT S FIELD PROGR, P203, DOI DOI 10.1145/329166.329208>
   Marquardt A., 1999, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, DOI [10.1145/296399.296426, DOI 10.1145/296399.296426]
   MATHUR A., 1996, P C EXH DES AUT TEST
   MISHRA M, 2003, P INT TEST C
   NARASIMHAN J, 1994, IEEE T COMPUT AID D, V13, P976, DOI 10.1109/43.298034
   STOTT E., 2010, P ACM SIGDA INT S FI
   Tsuda N, 2000, INT SYM DEFEC FAU TO, P222, DOI 10.1109/DFTVS.2000.887160
   Tsuda N, 2000, I-SPAN 2000: INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES ALGORITHMS AND NETWORKS, PROCEEDINGS, P24, DOI 10.1109/ISPAN.2000.900256
   Tsuda N, 2000, IEEE T COMPUT, V49, P431, DOI 10.1109/12.859538
   WU C., 1999, P INT S VLSI TECHN S
NR 33
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 33
DI 10.1145/2442087.2442104
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700017
DA 2024-07-18
ER

PT J
AU Huang, C
   Miller, B
   Vahid, F
   Givargis, T
AF Huang, Chen
   Miller, Bailey
   Vahid, Frank
   Givargis, Tony
TI Synthesis of Networks of Custom Processing Elements for Real-Time
   Physical System Emulation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation; Custom processor;
   field-programmable gate array (FPGA); ordinary differential equation
   (ODE) solving; high-level synthesis; physical models; real-time
   emulation
AB Emulating a physical system in real-time or faster has numerous applications in cyber-physical system design and deployment. For example, testing of a cyber-device's software (e.g., a medical ventilator) can be done via interaction with a real-time digital emulation of the target physical system (e.g., a human's respiratory system). Physical system emulation typically involves iteratively solving thousands of ordinary differential equations (ODEs) that model the physical system. We describe an approach that creates custom processing elements (PEs) specialized to the ODEs of a particular model while maintaining some programmability, targeting implementation on field-programmable gate arrays (FPGAs). We detail the PE micro-architecture and accompanying automated compilation and synthesis techniques. Furthermore, we describe our efforts to use a high-level synthesis approach that incorporates regularity extraction techniques as an alternative FPGA-based solution, and also describe an approach using graphics processing units (GPUs). We perform experiments with five models: a Weibel lung model, a Lutchen lung model, an atrial heart model, a neuron model, and a wave model; each model consists of several thousand ODEs and targets a Xilinx Virtex 6 FPGA. Results of the experiments show that the custom PE approach achieves 4X-9X speedups (average 6.7X) versus our previous general ODE-solver PE approach, and 7X-10X speedups (average 8.7X) versus high-level synthesis, while using approximately the same or fewer FPGA resources. Furthermore, the approach achieves speedups of 18X-32X (average 26X) versus an Nvidia GTX 460 GPU, and average speedups of more than 100X compared to a six-core TI DSP processor or a four-core ARM processor, and 24X versus an Intel I7 quad core processor running at 3.06 GHz. While an FPGA implementation costs about 3X-5X more than the non-FPGA approaches, a speedup/dollar analysis shows 10X improvement versus the next best approach, with the trend of decreasing FPGA costs improving speedup/dollar in the future.
C1 [Huang, Chen; Miller, Bailey; Vahid, Frank] Univ Calif Riverside, Riverside, CA 92521 USA.
   [Givargis, Tony] Univ Calif Irvine, Irvine, CA USA.
C3 University of California System; University of California Riverside;
   University of California System; University of California Irvine
RP Huang, C (corresponding author), Univ Calif Riverside, Riverside, CA 92521 USA.
EM chuang@cs.ucr.edu
FU National Science Foundation [CNS1016792, CPS1136146]; Semiconductor
   Research Corporation [GRC 2143.001]; U.S. Department of Education GAANN
   fellowship
FX This work was supported in part by the National Science Foundation
   (CNS1016792, CPS1136146), the Semiconductor Research Corporation (GRC
   2143.001), and a U.S. Department of Education GAANN fellowship. Author's
   address: C. Huang; email: chuang@cs.ucr.edu.
CR [Anonymous], T EMBED COM IN PRESS
   [Anonymous], P INT C AC SPEECH SI
   [Anonymous], 2008, UCBEECS20088
   [Anonymous], 2011, ATI GRAPHICS CARDS
   [Anonymous], P IEEE S FPGAS CUST
   [Anonymous], INTERNET J EMERG MED
   [Anonymous], P AS S PAC DES AUT C
   [Anonymous], MATH MARK LANG
   [Anonymous], LABVIEW FPGA MOD
   [Anonymous], P IEEE INT S FIELD P
   [Anonymous], P 28 ANN INT C ENG M
   [Anonymous], P IEEE INT C COMP DE
   [Anonymous], MATL SIM
   Atkinson K., 1993, ELEMENTARY NUMERICAL, V2nd
   Butcher J. C., 2016, NUMERICAL METHODS OR, DOI DOI 10.1002/9780470753767
   Huang C, 2011, IEEE EMBED SYST LETT, V3, P113, DOI 10.1109/LES.2011.2170152
   Hucka M., 2004, Systems Biology, V1, P41, DOI 10.1049/sb:20045008
   Kum KI, 2000, IEEE T CIRCUITS-II, V47, P840, DOI 10.1109/82.868453
   LUTCHEN KR, 1982, IEEE T BIO-MED ENG, V29, P629, DOI 10.1109/TBME.1982.324936
   Meyer J, 2007, IEEE T VLSI SYST, V15, P182, DOI 10.1109/TVLSI.2007.893581
   Paulin P. G., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P263, DOI 10.1145/318013.318055
   RAO DS, 1993, IEEE T COMPUT AID D, V12, P1198, DOI 10.1109/43.238612
   Terman D, 2008, PHYSICA D, V237, P324, DOI 10.1016/j.physd.2007.09.011
   Weibel E., 1965, Anesthesiology
   Yoshimi M, 2004, LECT NOTES COMPUT SC, V3203, P105
   Zhang H, 2001, CIRCULATION, V103, P584, DOI 10.1161/01.CIR.103.4.584
NR 26
TC 4
Z9 4
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 21
DI 10.1145/2442087.2442092
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Huang, SH
   Tu, WP
   Chang, CM
   Pan, SB
AF Huang, Shih-Hsu
   Tu, Wen-Pin
   Chang, Chia-Ming
   Pan, Song-Bin
TI Low-Power Anti-Aging Zero Skew Clock Gating
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability; Clock skew minimization; clock tree; gated clock
   design; power minimization; reliability
ID OPTIMIZATION; NBTI
AB In advanced CMOS technology, the NBTI (negative bias temperature instability) effect results in delay degradations of PMOS transistors. Further, because of clock gating, PMOS transistors in a clock tree often have different active probabilities, leading to different delay degradations. If the degradation difference is not properly controlled, this clock skew may cause the circuit fails to function at some point later in time. Intuitively, the degradation difference can be eliminated, if we increase the active probability of the low-probability clock gates to ensure the clock gates at the same level always having the same active probability. However, this intuitive method may suffer from large power consumption overhead. In this article, we point out, by carefully planning the transistor-level clock signal propagation path, we can have many clock gates whose active probabilities do not affect the degradation difference. Based on that observation, we propose a critical-PMOS-aware clock tree design methodology to eliminate the degradation difference with minimum power consumption overhead. Benchmark data consistently show our approach achieves very good results in terms of both the NBTI-induced clock skew (i.e., the degradation difference) and the power consumption overhead.
C1 [Huang, Shih-Hsu; Tu, Wen-Pin; Chang, Chia-Ming; Pan, Song-Bin] Chung Yuan Christian Univ, Dept Elect Engn, Chungli 32023, Taiwan.
C3 Chung Yuan Christian University
RP Huang, SH (corresponding author), Chung Yuan Christian Univ, Dept Elect Engn, Chungli 32023, Taiwan.
EM shhuang@cycu.edu.tw
FU National Science Council of Taiwan, R.O.C. [NSC 97-2221-E-033-053-MY3]
FX This work was supported in part by the National Science Council of
   Taiwan, R.O.C., under grant number NSC 97-2221-E-033-053-MY3.
CR CHAKRABORTY A., 2010, P ISPD, P127
   Chakraborty A, 2009, DES AUT TEST EUROPE, P296
   CHANG C. M., 2008, P IEEE ACM DES AUT C, P217
   CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Chao WC, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297686
   Cheng CH, 2008, IEICE ELECTRON EXPR, V5, P762, DOI 10.1587/elex.5.762
   COHN J. M., 2003, United States Patent, Patent No. 6651230
   Cong J., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P341, DOI 10.1145/293625.293628
   Donno M, 2003, DES AUT CON, P622
   Farrahi AH, 2001, IEEE T COMPUT AID D, V20, P705, DOI 10.1109/43.924824
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Friedman EG, 2001, P IEEE, V89, P665, DOI 10.1109/5.929649
   GARRET D., 2002, P IEEE INT S LOW POW, P176
   Huang SH, 2009, J INF SCI ENG, V25, P1651
   Kumar S., 2007, DAC, P370
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Mehta AD, 1997, PR IEEE COMP DESIGN, P217, DOI 10.1109/ICCD.1997.628871
   MICHELI G. D., 1995, SYNTHESIS OPTIMIZATI
   Oh J, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P692, DOI 10.1109/DATE.1998.655933
   Paul BC, 2005, IEEE ELECTR DEVICE L, V26, P560, DOI 10.1109/LED.2005.852523
   RODGERS R. S., 2004, United States Patent, Patent No. 6769104
   Schroder DK, 2003, J APPL PHYS, V94, P1, DOI 10.1063/1.1567461
   Shih-Hsu Huang, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P480, DOI 10.1109/ASPDAC.2010.5419836
   TSAY RS, 1993, IEEE T COMPUT AID D, V12, P242, DOI 10.1109/43.205004
NR 24
TC 7
Z9 8
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 27
DI 10.1145/2442087.2442098
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700011
DA 2024-07-18
ER

PT J
AU Mondal, A
   Chakrabarti, PP
   Dasgupta, P
AF Mondal, Arijit
   Chakrabarti, P. P.
   Dasgupta, Pallab
TI Symbolic-Event-Propagation-Based Minimal Test Set Generation for Robust
   Path Delay Faults
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Performance; Robust delay faults; minimal test set; fault
   coverage; symbolic methods
AB We present a symbolic-event-propagation-based scheme to generate hazard-free tests for robust path delay faults. This approach identifies all robustly testable paths in a circuit and the corresponding complete set of test vectors. We address the problem of finding a minimal set of test vectors that covers all robustly testable paths. We propose greedy and simulated-annealing-based algorithms to find the same. Results on ISCAS89 benchmark circuits show a considerable reduction in test vectors for covering all robustly testable paths.
C1 [Chakrabarti, P. P.; Dasgupta, Pallab] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Mondal, A (corresponding author), Berkeley Design Automat India Pvt Ltd, Berkeley, CA USA.
EM amondal@gmail.com
CR [Anonymous], 2001, INTRO ALGORITHMS
   BHATTACHARYA D, 1995, IEEE T COMPUT, V44, P434, DOI 10.1109/12.372035
   Chakraborty D, 2006, LECT NOTES COMPUT SC, V4148, P573
   CHEN HC, 1993, IEEE T COMPUT AID D, V12, P196, DOI 10.1109/43.205001
   Eggersglüss S, 2007, MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P181, DOI 10.1109/MEMCOD.2007.371226
   Fuchs K., 1993, Proceedings of ETC 93. Third European Test Conference (Cat. No.93TH0494-5), P89, DOI 10.1109/ETC.1993.246529
   FUCHS K, 1994, EURO-DAC '94 WITH EURO-VHDL 94, PROCEEDINGS, P316
   Gharaybeh MA, 1997, J ELECTRON TEST, V11, P55, DOI 10.1023/A:1008247801050
   Huh KH, 2003, ETRI J, V25, P187, DOI 10.4218/etrij.03.0102.0304
   Jayaraman D., 2008, PROC IEEE INT TEST C, P1
   Joonyoung Kim, 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P380, DOI 10.1109/DATE.2000.840299
   McGeer P. C., 1991, 1991 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (91CH3026-2), P180, DOI 10.1109/ICCAD.1991.185225
   Mondal A, 2006, IEEE T COMPUT AID D, V25, P1793, DOI 10.1109/TCAD.2005.859508
   Pomeranz I, 1998, INTEGRATION, V26, P21, DOI 10.1016/S0167-9260(98)00019-4
   Roy S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255473
   RUDELL RL, 1987, IEEE T COMPUT AID D, V6, P727, DOI 10.1109/TCAD.1987.1270318
   Saldanha A., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P173, DOI 10.1109/DAC.1992.227841
   Schulz M. H., 1989, FTCS 19 Digest of Papers. The Nineteenth International Symposium on Fault-Tolerant Computing (Cat. No.89CH2754-0), P44, DOI 10.1109/FTCS.1989.105541
   Somenzi F., 2005, CUDD CU DECISION DIA
NR 19
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 47
DI 10.1145/2348839.2348851
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000012
DA 2024-07-18
ER

PT J
AU Lee, K
   Shrivastava, A
   Dutt, N
   Venkatasubramanian, N
AF Lee, Kyoungwoo
   Shrivastava, Aviral
   Dutt, Nikil
   Venkatasubramanian, Nalini
TI Partitioning Techniques for Partially Protected Caches in
   Resource-Constrained Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; Reliability; Page partitioning
   technique; partially protected cache; soft error; vulnerability;
   embedded systems
ID DESIGN; SEU
AB Increasing exponentially with technology scaling, the soft error rate even in earth-bound embedded systems manufactured in deep subnanometer technology is projected to become a serious design consideration. Partially protected cache (PPC) is a promising microarchitectural feature to mitigate failures due to soft errors in power, performance, and cost sensitive embedded processors. A processor with PPC maintains two caches, one protected and the other unprotected, both at the same level of memory hierarchy. The intuition behind PPCs is that not all data in the application is equally prone to soft errors. By finding and mapping the data that is more prone to soft errors to the protected cache, and error-resilient data to the unprotected cache, failures induced by soft errors can be significantly reduced at aminimal power and performance penalty. Consequently, the effectiveness of PPCs critically hinges on the compiler's ability to partition application data into error-prone and error-resilient data. The effectiveness of PPCs has previously been demonstrated on multimedia applications-where an obvious partitioning of data exists, the multimedia data is inherently resilient to soft errors, and the rest of the data and the entire code is assumed to beerror-prone. Since the amount of multimedia data is a quite significant component of the entire application data, this obvious partitioning is quite effective. However, no such obvious data and code partitioning exists for general applications. This severely restricts the applicability of PPCs to data caches and instruction caches in general. This article investigates vulnerability-based partitioning schemes that are applicable to applications in general and effectively reduce failures due to soft errors at minimal power and performance overheads.
   Our experimental results on an HP iPAQ-like processor enhanced with PPC architecture, running benchmarks from the MiBench suite demonstrate that our partitioning heuristic efficiently finds page partitions for data PPCs that can reduce the failure rate by 48% at only 2% performance and 7% energy overhead, and finds page partitions for instruction PPCs that reduce the failure rate by 50% at only 2% performance and 8% energy overhead, on average.
C1 [Lee, Kyoungwoo; Dutt, Nikil; Venkatasubramanian, Nalini] Univ Calif Irvine, Dept Comp Sci, Irvine, CA 92697 USA.
   [Shrivastava, Aviral] Arizona State Univ, Dept Comp Sci & Engn, Tempe, AZ 85281 USA.
C3 University of California System; University of California Irvine;
   Arizona State University; Arizona State University-Tempe
RP Lee, K (corresponding author), Univ Calif Irvine, Dept Comp Sci, Irvine, CA 92697 USA.
EM kyoungwl@ics.uci.edu
OI Venkatasubramanian, Nalini/0000-0001-7011-2268; Shrivastava,
   Aviral/0000-0002-1075-897X
CR Anghel L., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P591, DOI 10.1109/DATE.2000.840845
   [Anonymous], P INT S COMP ARCH
   [Anonymous], INT TECHN ROADM SEM
   Asadi GH, 2005, INT SYM PERFORM ANAL, P269, DOI 10.1109/ISPASS.2005.1430581
   Baumann R, 2005, IEEE DES TEST COMPUT, V22, P258, DOI 10.1109/MDT.2005.69
   Baze MP, 2000, IEEE T NUCL SCI, V47, P2603, DOI 10.1109/23.903815
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   CHEN G, 2005, P AS S PAC DES AUT C
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   GAISLER J, 1997, P IEEE INT S FAULL T
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hazucha P, 2000, IEEE T NUCL SCI, V47, P2586, DOI 10.1109/23.903813
   *HEWL PACK, HP IPAQ H4000 SER SY
   Hu JS, 2005, DES AUT TEST EUROPE, P1056, DOI 10.1109/DATE.2005.98
   Kim S, 2006, DES AUT TEST EUROPE, P1282
   Krishnamohan S, 2004, IEEE INT SOC CONF, P227, DOI 10.1109/SOCC.2004.1362416
   Krueger Dan, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P94
   Lee K., 2006, P 2006 INT C COMPILE, P411, DOI DOI 10.1145/1176760.1176810
   Lee K, 2009, IEEE T VLSI SYST, V17, P1343, DOI 10.1109/TVLSI.2008.2002427
   Li L, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P132
   LIDEN P, 1994, P IEEE INT S FAULT T
   LUCCHETTI D, 2005, P ACM S OP SYST PRIN
   MASTIPURAM R, 2004, SOFT ERR IMP SYST RE
   Mitra S, 2005, COMPUTER, V38, P43, DOI 10.1109/MC.2005.70
   Mohanram K, 2003, INT SYM DEFEC FAU TO, P433, DOI 10.1109/DFTVS.2003.1250141
   MOHR K, 2006, P IEEE INT C COMP DE
   Mukherjee SS, 2004, 10TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P37, DOI 10.1109/PRDC.2004.1276550
   Mukherjee SS, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P29
   Musseau O, 1996, IEEE T NUCL SCI, V43, P603, DOI 10.1109/23.490904
   Ngo Q, 2005, IEEE INT INTERC TECH, P153, DOI 10.1109/IITC.2005.1499960
   Nicolaidis M, 1999, IEEE VLSI TEST SYMP, P86, DOI 10.1109/VTEST.1999.766651
   Nieuwland A.K., 2006, Proc. IEEE Int. On- Line Testing Symp, P99
   Phelan Richard., 2003, ADDRESSING SOFT ERRO
   Pradhan D.K., 1996, Fault-tolerant computer system design
   QUACH N, 2000, P INT S MICR SEP OCT, P61
   Reis G. A., 2005, P INT S COD GEN OPT
   Roche P, 2003, IEEE T NUCL SCI, V50, P2046, DOI 10.1109/TNS.2003.821588
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Shivakumar P., 2001, 20012 WRL
   Stackhouse Blaine, 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
   Sugihara M, 2007, DES AUT TEST EUROPE, P1490
   Sugihara M, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P757, DOI 10.1109/ISQED.2008.126
   SYNOPSYS INC, 2001, DES COMP REF MAN
   Wang S, 2006, 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, P14, DOI 10.1109/ICSAMOS.2006.300803
   Wrobel F, 2001, IEEE T NUCL SCI, V48, P1946, DOI 10.1109/23.983155
   Zhang W, 2005, INT SYM DEFEC FAU TO, P427, DOI 10.1109/DFTVS.2005.23
   Zhang W, 2005, IEEE T COMPUT, V54, P1547
   ZHANG W, 2003, P IEEE IFIP INT C DE
   Zorian Y, 2005, 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, P63, DOI 10.1109/IOLTS.2005.36
NR 49
TC 3
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2010
VL 15
IS 4
AR 30
DI 10.1145/1835420.1835423
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WD
UT WOS:000282762400003
DA 2024-07-18
ER

PT J
AU Zhang, YF
   Srivastava, A
   Zahran, M
AF Zhang, Yufu
   Srivastava, Ankur
   Zahran, Mohamed
TI On-Chip Sensor-Driven Efficient Thermal Profile Estimation Algorithms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Measurement; Reliability; Thermal profile; on-chip sensor;
   statistical; estimation
ID GREEN-FUNCTION; SIMULATION
AB This article addresses the problem of chip-level thermal profile estimation using runtime temperature sensor readings. We address the challenges of: (a) availability of only a few thermal sensors with constrained locations (sensors cannot be placed just anywhere); (b) random chip power density characteristics due to unpredictable workloads and fabrication variability. Firstly we model the random power density as a probability density function. Given such statistical characteristics and the runtime thermal sensor readings, we exploit the correlation in power dissipation among different chip modules to estimate the expected value of temperature at each chip location. Our methods are optimal if the underlying power density has Gaussian nature. We give a heuristic method to estimate the chip-level thermal profile when the underlying randomness is non-Gaussian. An extension of our method has also been proposed to address the dynamic case. Several speedup strategies are carefully investigated to improve the efficiency of the estimation algorithm. Experimental results indicated that, given only a few thermal sensors, our method can generate highly accurate chip-level thermal profile estimates within a few milliseconds.
C1 [Zhang, Yufu; Srivastava, Ankur] Univ Maryland, College Pk, MD 20742 USA.
   [Zahran, Mohamed] CUNY, New York, NY 10021 USA.
C3 University System of Maryland; University of Maryland College Park; City
   University of New York (CUNY) System
RP Zhang, YF (corresponding author), Univ Maryland, College Pk, MD 20742 USA.
EM yufuzh@gmail.com
RI Zahran, Mohammed/AAI-4284-2021; Zahran, Mohamed/JUF-5227-2023
OI Zahran, Mohammed/0000-0002-4082-814X; SRIVASTAVA,
   ANKUR/0000-0002-5445-904X; Zahran, Mohamed/0000-0003-0190-7643
FU NSF [CCF-0917057, CCF-0728969]
FX This work is partly supported by NSF grants CCF-0917057 and CCF-0728969.
CR BROOKS D, 2000, P INT S COMP ARCH
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   CHEN Q, 2006, P IEEE INT S QUAL EL, V6
   CHOI J, 2007, P IEEE INT S LOW POW
   Gharpurey R, 1996, IEEE J SOLID-ST CIRC, V31, P344, DOI 10.1109/4.494196
   Hamerly G., 2005, Journal of Instruction Level Parallelism
   Jung H, 2008, ASIA S PACIF DES AUT, P416
   Li P, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P319, DOI 10.1109/ICCAD.2004.1382594
   Liu P, 2006, IEEE T COMPUT AID D, V25, P2882, DOI 10.1109/TCAD.2006.882594
   Mukherjee R., 2006, IEEE INT C COMP AID, P437
   Mukherjee R, 2006, DES AUT CON, P542, DOI 10.1109/DAC.2006.229218
   Niknejad AM, 1998, IEEE T COMPUT AID D, V17, P305, DOI 10.1109/43.703820
   Poor H. Vincent, 1994, An introduction to signal detection and estimation
   Sharifi S, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P137, DOI 10.1109/ISQED.2008.159
   Skadron K, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P17
   Wang J, 2004, PROCEEDINGS OF THE IEEE 6TH CIRCUITS AND SYSTEMS SYMPOSIUM ON EMERGING TECHNOLOGIES: FRONTIERS OF MOBILE AND WIRELESS COMMUNICATION, VOLS 1 AND 2, P409, DOI 10.1109/CASSET.2004.1321910
   Wang TY, 2002, IEEE T COMPUT AID D, V21, P1434, DOI 10.1109/TCAD.2002.804385
   Yang Y., 2006, PROC INT C COMPUT AI, P575
   Zhan Y, 2007, IEEE T COMPUT AID D, V26, P1661, DOI 10.1109/TCAD.2007.895754
NR 19
TC 5
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2010
VL 15
IS 3
AR 25
DI 10.1145/1754405.1754410
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 618NC
UT WOS:000279361400005
DA 2024-07-18
ER

PT J
AU Li, D
   Tan, SXD
   Pacheco, EH
   Tirumala, M
AF Li, Duo
   Tan, Sheldon X. -D.
   Pacheco, Eduardo H.
   Tirumala, Murli
TI Parameterized Architecture-Level Dynamic Thermal Models for Multicore
   Microprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Multicore; chip-multiprocessor; thermal modeling;
   architecture; behavioral modeling
ID PENCIL
AB In this article, we propose a new architecture-level parameterized dynamic thermal behavioral modeling algorithm for emerging thermal-related design and optimization problems for high-performance multicore microprocessor design. We propose a new approach, called ParThermPOF, to build the parameterized thermal performance models from the given accurate architecture thermal and power information. The new method can include a number of variable parameters such as the locations of thermal sensors in a heat sink, different components (heat sink, heat spreader, core, cache, etc.), thermal conductivity of heat sink materials, etc. The method consists of two steps: first, a response surface method based on low-order polynomials is applied to build the parameterized models at each time point for all the given sampling nodes in the parameter space. Second, an improved Generalized Pencil-Of-Function (GPOF) method is employed to build the transfer-function-based behavioral models for each time-varying coefficient of the polynomials generated in the first step. Experimental results on a practical quad-core microprocessor show that the generated parameterized thermal model matches the given data very well. The compact models by ParThermPOF offer two order of magnitudes speedup over the commercial thermal analysis tool FloTHERM on the given examples. ParThermPOF is very suitable for design space exploration and optimization where both time and system parameters need to be considered.
C1 [Li, Duo; Tan, Sheldon X. -D.] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
   [Pacheco, Eduardo H.; Tirumala, Murli] Intel Corp, Hillsboro, OR 97124 USA.
C3 University of California System; University of California Riverside;
   Intel Corporation
RP Li, D (corresponding author), Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
EM dli@ee.ucr.edu; stan@ee.ucr.edu
OI Tan, Sheldon/0000-0003-2119-6869
CR *ADV MICR DEV, 2006, MULT PROC NEXT EVOLU
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   DOOREN SV, 2000, IEEE T COMPON PACK T, V23, P3
   Duo Li, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P611, DOI 10.1109/ICCAD.2008.4681640
   HUA Y, 1989, IEEE T ANTENN PROPAG, V37, P229, DOI 10.1109/8.18710
   HUA Y, 2004, SIGNAL PROCESSING CO, V19
   HUA YB, 1991, IEEE T SIGNAL PROCES, V39, P892, DOI 10.1109/78.80911
   Huang W, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P245, DOI 10.1109/LPE.2005.195522
   Huang W, 2004, DES AUT CON, P878
   *INT, 2006, INT MULT PROC
   Li D, 2009, IEEE T VLSI SYST, V17, P1495, DOI 10.1109/TVLSI.2008.2005193
   Li D, 2008, ASIA S PACIF DES AUT, P404
   Li YM, 2006, INT S HIGH PERF COMP, P15
   Myers R.H., 2016, Response Surface Methodology: Process and Product Optimization Using Designed Experiments
   Pedram M, 2006, P IEEE, V94, P1487, DOI 10.1109/JPROC.2006.879797
   Pillage L.T., 1994, Electronic circuit and system simulation methods
   Sarkar T. K., 1994, Digital Signal Processing, V4, P127, DOI 10.1006/dspr.1994.1011
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Wang JM, 2005, IEEE IC CAD, P728, DOI 10.1109/ICCAD.2005.1560161
   Wu W, 2006, DES AUT CON, P554, DOI 10.1109/DAC.2006.229220
   [No title captured]
NR 21
TC 24
Z9 28
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 16
DI 10.1145/1698759.1698766
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500008
DA 2024-07-18
ER

PT J
AU Pomeranz, I
   Reddy, SM
AF Pomeranz, Irith
   Reddy, Sudhakar M.
TI Using Stuck-At Tests to Form Scan-Based Tests for Transition Faults in
   Standard-Scan Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Broadside tests; scan circuits; skewed-load tests; stuck-at
   faults; transition faults
AB In enhanced-scan circuits, a two-pattern test < t(i), t(j) > for a transition fault can be obtained by using a test t(j) that detects a stuck-at fault, and preceding it by a test t(i) that activates another stuck-at fault. Thus, test generation for transition faults can be done by combining pairs of stuck-at tests. This provides an alternative to deterministic test generation, as well as reduces the test storage requirements for transition fault tests. We study the possibility of generating scan-based tests for transition faults in standard-scan circuits in a similar way, by combining pairs of stuck-at tests. Since it is not always possible to obtain a standard-scan test that is equivalent to a two-pattern test < t(i), t(j) > based on stuck-at tests t(i) and t(j), it is not always possible to guarantee that the combination of t(i) and t(j) will detect a transition fault. To compensate for this, it is necessary to try combinations of different stuck-at test pairs, resulting in an increased simulation effort to compute effective standard-scan tests. Our focus in this work is on reducing this simulation effort by reducing the number of stuck-at test pairs that need to be considered.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Reddy, Sudhakar M.] Univ Iowa, Iowa City, IA 52242 USA.
C3 Purdue University System; Purdue University; University of Iowa
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@purdue.edu
FU Semiconductor Research Corporation [2007-TJ-1643, 2007-TJ-1642]
FX The research of I. Pomeranz was supported in part by Semiconductor
   Research Corporation Grant No. 2007-TJ-1643. The research of S. M. Reddy
   was supported in part by Semiconductor Research Corporation Grant No.
   2007-TJ-1642.
CR Barzilai Z., 1983, International Test Conference 1983. Proceedings, P89
   Benware B, 2003, INT TEST CONF P, P1031, DOI 10.1109/TEST.2003.1271091
   CHAKRAVARTY S, 1990, IEEE T COMPUT AID D, V9, P329, DOI 10.1109/43.46808
   CHANDRAMOULI R, 1983, P INT S FAULT TOLERA, P258
   Dasgupta S., 1981, Proc. Fault-Tolerant Compt. Symp, P880
   GEUZEBROEK J, 2007, P INT TEST C
   KUNDU S, 1991, IEEE T COMPUT AID D, V10, P1036, DOI 10.1109/43.85740
   LEE HK, 1990, P DES AUT C, P660
   Li W, 2004, DES AUT CON, P504
   Liu DL, 2002, CHINESE SCI BULL, V47, P52, DOI 10.1360/02tb9010
   Pomeranz I, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P198, DOI 10.1109/ATS.1998.741614
   Pomeranz I, 2001, IEEE T COMPUT AID D, V20, P1262, DOI 10.1109/43.952743
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   SAVIR J, 1993, IEEE T COMPUT AID D, V12, P1232, DOI 10.1109/43.238615
   Venkataraman S, 2004, IEEE VLSI TEST SYMP, P23, DOI 10.1109/VTEST.2004.1299221
   WAICUKAUSKI JA, 1987, IEEE DESIGN TEST APR, P32
NR 16
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2009
VL 15
IS 1
AR 7
DI 10.1145/1640457.1640464
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 540IA
UT WOS:000273323600007
DA 2024-07-18
ER

PT J
AU Avnit, K
   D'Silva, V
   Sowmya, A
   Ramesh, S
   Parameswaran, S
AF Avnit, K.
   D'Silva, V.
   Sowmya, A.
   Ramesh, S.
   Parameswaran, S.
TI Provably Correct On-Chip Communication: A Formal Approach to Automatic
   Protocol Converter Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT Design, Automation and Test in Europe Conference and Exhibition (DATE
   08)
CY MAR 10-14, 2008
CL Munich, GERMANY
DE Algorithms; Design; Reliability; System-on-chip; automatic design;
   converter synthesis; protocol compatibility
ID SYSTEM MODELS
AB Hardware module reuse is a standard solution to the problems of increasing complexity of chip architectures and pressure to reduce time to market. In the absence of a single module interface standard, predesigned modules for "plug-and-play" usually require a converter between incompatible interface protocols. Current approaches to automatic synthesis of protocol converters mostly lack formal foundations and either employ abstractions far removed from the HDL implementation level or grossly simplify the structure of the protocols considered. This work presents a state-machine-based formalism for modeling bus-based communication protocols and a notion of protocol compatibility and of correct conversion between incompatible protocols. This formalism is used to derive algorithms for checking protocol compatibility and for provably correct, automatic converter synthesis. Experiments with automatic converter synthesis between different configurations of widely used commercial bus protocols, such as AMBA AHB, ASB APB, and the Open Core Protocol (OCP) are discussed. The work here is unique in its combination of a completely formal approach and the use of a low abstraction level that enables precise modeling of protocol characteristics that is also close to HDL.
C1 [Avnit, K.; Sowmya, A.; Parameswaran, S.] Univ New S Wales, Sydney, NSW 2052, Australia.
   [D'Silva, V.] Univ Oxford, Oxford OX1 2JD, England.
C3 University of New South Wales Sydney; University of Oxford
RP Avnit, K (corresponding author), Univ New S Wales, Sydney, NSW 2052, Australia.
EM kavnit@cse.unsw.edu.au; vijay.dsilva@comlab.ox.ac.uk;
   sowmya@cse.unsw.edu.au; rameshari1958@gmail.com;
   sridevan@cse.unsw.edu.au
RI Ramesh, S/AAN-8294-2021; Parameswaran, Srikanth/J-3824-2016
OI Ramesh, S/0000-0002-5493-0313; Parameswaran, Sri/0000-0003-0435-9080
CR ABDELHAMID AT, 2004, P IEEE CAN C EL COMP, V4, P1907
   Akella J., 1991, P IEEE INT C COMP DE, P410
   Androutsopoulos V, 2004, IEE P-COMPUT DIG T, V151, P391, DOI 10.1049/ip-cdt:20041100
   [Anonymous], 1999, AMBA SPEC
   AVNIT K, 2008, P C DES AUT TEST EUR, P294
   D'silva V, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P189, DOI 10.1109/ICVD.2004.1260923
   Davey B. A., 2002, INTRO LATTICES ORDER, V2nd, DOI DOI 10.1017/CBO9780511809088
   Doucet F, 2003, IEEE T COMPUT AID D, V22, P1597, DOI 10.1109/TCAD.2003.819385
   DSILVA V, 2005, P COMP DIG TECHN, P390
   GAJSKI D, 2005, 0508 TR U CAL CECS C
   GANSNER EK, 2002, DRAWING GRAPHS DOT T
   Lee E., PTOLEMY PROJECT
   Mathaikutty D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255470
   Mathaikutty DA, 2008, IEEE T VLSI SYST, V16, P792, DOI 10.1109/TVLSI.2008.2000344
   Passerone R, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P132, DOI 10.1109/ICCAD.2002.1167525
   PASSERONE R, 1998, P C DES AUT DAC 98 I
   Sander I, 2004, IEEE T COMPUT AID D, V23, P17, DOI 10.1109/TCAD.2003.819898
   SHIN DW, 2002, CECS0213 U CAL
   Smith J, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P14, DOI 10.1109/DAC.1998.724432
   WATANABE S, 2007, P C AS S PAC DES AUT
   [No title captured]
NR 21
TC 6
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 19
DI 10.1145/1497561.1497562
PG 41
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 444XO
UT WOS:000266014400001
DA 2024-07-18
ER

PT J
AU Rakhmatov, D
AF Rakhmatov, Daler
TI Battery Voltage Modeling for Portable Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Low-power design; battery-powered systems; battery
   performance; analytical modeling; accuracy-complexity tradeoff
ID PERFORMANCE; CAPACITY
AB Limited battery life imposes stringent constraints on the operation of battery-powered portable systems. During battery discharge, the battery voltage decreases, until a certain cutoff value is reached, marking the end of battery life. The amount of discharge capacity and energy delivered by the battery during its life depends not only on the battery characteristics, but also on the load conditions. A different system design may result in a different battery current (load) profile over time, leading to a different battery voltage profile over time. This article presents an analytical model that relates the battery voltage to the battery current, thus facilitating system design optimizations with respect to the battery performance. It captures well-known nonlinear phenomena of capacity loss at high discharge rates, charge recovery, and capacity fading. The proposed model has been validated against measurements taken on Li-ion batteries. We also describe techniques for efficient calculations of model's estimates, which lets a user exploit accuracy-complexity tradeoffs.
C1 Univ Victoria, Dept Elect & Comp Engn, Victoria, BC V8P 5C2, Canada.
C3 University of Victoria
RP Rakhmatov, D (corresponding author), Univ Victoria, Dept Elect & Comp Engn, EOW 440,3800 Finnerty Rd, Victoria, BC V8P 5C2, Canada.
EM daler@uvic.ca
CR [Anonymous], 2008, FORTRAN PROGRAMS SIM
   Bard L.R.F.AllenJ., 2001, ELECTROCHEMICAL METH, V2nd
   Chen M, 2006, IEEE T ENERGY CONVER, V21, P504, DOI 10.1109/TEC.2006.874229
   Dubarry M, 2007, J POWER SOURCES, V174, P856, DOI 10.1016/j.jpowsour.2007.06.157
   Gao LJ, 2002, IEEE T COMPON PACK T, V25, P495, DOI 10.1109/TCAPT.2002.803653
   Hamburgen WR, 2001, COMPUTER, V34, P28, DOI 10.1109/2.917534
   Jossen A, 2006, J POWER SOURCES, V154, P530, DOI 10.1016/j.jpowsour.2005.10.041
   Krintz C, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P224, DOI 10.1145/1013235.1013292
   Newman J., 2012, ELECTROCHEMICAL SYST
   Pop V, 2008, PHILIPS RES BOOK SER, V9, P1, DOI 10.1007/978-1-4020-6945-1_1
   Rakhmatov D, 2003, IEEE T VLSI SYST, V11, P1019, DOI 10.1109/TVLSI.2003.819320
   Rakhmatov D, 2008, IEEE T VLSI SYST, V16, P985, DOI 10.1109/TVLSI.2008.2000725
   Rakhmatov DN, 2005, IEEE INT SYMP CIRC S, P4098, DOI 10.1109/ISCAS.2005.1465532
   Ramadass P, 2002, J POWER SOURCES, V112, P606, DOI 10.1016/S0378-7753(02)00474-3
   Ramasamy RP, 2005, J POWER SOURCES, V141, P298, DOI 10.1016/j.jpowsour.2004.09.024
   Rao R, 2003, COMPUTER, V36, P77, DOI 10.1109/MC.2003.1250886
   Rao V, 2005, I CONF VLSI DESIGN, P105, DOI 10.1109/ICVD.2005.61
   Rong P, 2006, IEEE T VLSI SYST, V14, P441, DOI 10.1109/TVLSI.2006.876094
   Santhanagopalan S, 2006, J POWER SOURCES, V156, P620, DOI 10.1016/j.jpowsour.2005.05.070
   Smith KA, 2007, ENERG CONVERS MANAGE, V48, P2565, DOI 10.1016/j.enconman.2007.03.015
   Szumanowski A, 2008, IEEE T VEH TECHNOL, V57, P1425, DOI 10.1109/TVT.2007.912176
   VIREDAZ M, 2001, TN59 WRL HEWL PACK W
NR 22
TC 30
Z9 32
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 29
DI 10.1145/1497561.1497572
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400011
DA 2024-07-18
ER

PT J
AU Mukherjee, R
   Liu, S
   Memik, SO
   Mondal, S
AF Mukherjee, Rajarshi
   Liu, Song
   Memik, Seda Ogrenci
   Mondal, Somsubhra
TI A High-Level Clustering Algorithm Targeting Dual V<sub>dd</sub> FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
ID POWER; CIRCUITS; TECHNOLOGY
AB Recent advanced power optimizations deployed in commercial FPGAs, laid out a roadmap towards FPGA devices that can be integrated into ultra low power systems. In this article, we present a high-level design tool to support the process of mapping an application onto a FPGA device with dual supply voltages. Our main contribution in this paper is an algorithm, which creates voltage scaling ready clusters by utilizing the timing slack available in the designs. We propose to first create clusters of CLBs within a given CLB-level netlist. This clustering algorithm intends to group chains of CLBs possessing similar amounts of timing slack along their critical path together. Once these clusters are identified, they are placed onto respective V-dd partitions on the device. We have evaluated different dual Vdd fabrics and the potential gain in power consumption is explored. When a subset of the logic blocks on the device can be driven by low Vdd levels (either with a dedicated low Vdd supply or with a programmable selection between low and high Vdd levels for these blocks) this affects placement and routing. As a result the maximum frequency of the designs may be affected. In order to evaluate the overall impact of creating voltage islands, we measured the Energy-Delay Product for our benchmark designs. We observed that the Energy-Delay product can be decreased by 26.9% when the placement of the designs into different voltage levels is guided by our clustering algorithm.
C1 [Mukherjee, Rajarshi] Synopsys Inc, Mountain View, CA 94043 USA.
   [Liu, Song; Memik, Seda Ogrenci] Northwestern Univ, Dept EECS, Evanston, IL 60208 USA.
   [Mondal, Somsubhra] Neokast Inc, Evanston, IL 60201 USA.
C3 Synopsys Inc; Northwestern University
RP Mukherjee, R (corresponding author), Synopsys Inc, Mountain View, CA 94043 USA.
EM sli646@eecs.northwestern.edu; seda@eecs.northwestern.edu
RI Memik, Seda Ogrenci/B-7252-2009
FU NSF [CNS-0546305]
FX This research was partially supported by the NSF Grant CNS-0546305.
CR Akrout C, 1998, IEEE J SOLID-ST CIRC, V33, P1609, DOI 10.1109/4.726544
   [Anonymous], P IEEE ACM INT C COM
   [Anonymous], P IEEE INT S CIRC SY
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   BOEMO EI, 1995, LECT NOTES COMPUTER
   Bozorgzadeh E, 2004, IEEE T COMPUT AID D, V23, P1184, DOI 10.1109/TCAD.2004.829812
   Brasen DR, 1998, IEEE T COMPUT AID D, V17, P592, DOI 10.1109/43.709397
   CHAN PK, 1995, P INT S FIELD PROGR
   Chang D, 1999, IEEE T COMPUT, V48, P565, DOI 10.1109/12.773794
   CHEN C, 1997, P DES AUT C DAC
   CHEN D, 2004, P INT S FIELD PROGR
   CHEN D, 2003, P INT S LOW POW EL D
   Chen JY, 2001, CHINESE J CHEM ENG, V9, P5
   CHENG L, 2005, P IEEE ACM DES AUT C
   Gayasen A., 2004, Field Programmable Logic and its Applications
   GAYASEN A, 2004, P INT S FIELD PROGR
   GOVIL K, 1995, P INT C MOB COMP NET
   HAMADA M, 1998, P CUST INT CIRC C
   HU Y, 2006, P IEEE ACM DES AUT C
   IYER A, 2002, P INT C COMP AID DES
   Kao JT, 2000, IEEE J SOLID-ST CIRC, V35, P1009, DOI 10.1109/4.848210
   KUZNAR R, 1993, P DES AUT C DAC
   LI F, 2004, P INT S FIELD PROGR
   LI F, 2004, P IEEE ACM DES AUT C
   LI F, 2004, P IEEE ACM INT C COM
   Li H, 2004, ACM T DES AUTOMAT EL, V9, P33, DOI 10.1145/966137.966139
   LIN Y, 2005, P C AS S PAC DES AUT
   LIN Y, 2006, P INT S LOW POW EL D
   Lin Y, 2006, IEEE T COMPUT AID D, V25, P2023, DOI 10.1109/TCAD.2006.870858
   LIU H, 1999, P INT S FIELD PROGR
   MUKHERJEE R, 2004, P FIELD PROGR LOG IT
   POON KKW, 2005, ACM T DES AUTOMA ELE, V10, P119
   PURI R, 2003, P IEEE ACM DES AUT C
   SIMUNIC T, 2001, P IEEE ACM DES AUT C
   SIRICHOTIYAKUL S, 1999, P DES AUT C DAC
   USAMI K, 1995, P INT S LOW POW EL D
   USAMI K, 2000, P AS S PAC DES AUT C
   Wang Q, 2002, IEEE T COMPUT AID D, V21, P306, DOI 10.1109/43.986424
   WANG ZH, 2001, P AS S PAC DES AUT C
   YEH C, 1999, P IEEE ACM DES AUT C
NR 40
TC 1
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 57
DI 10.1145/1391962.1391965
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400003
DA 2024-07-18
ER

PT J
AU Resano, J
   Clemente, JA
   Gonzalez, C
   Mozos, D
   Catthoor, F
AF Resano, Javier
   Antonio Clemente, Juan
   Gonzalez, Carlos
   Mozos, Daniel
   Catthoor, Francky
TI Efficiently Scheduling Runtime Reconfigurations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
AB Due to the emergence of portable devices that must run complex dynamic applications there is a need for flexible platforms for embedded systems. Runtime reconfigurable hardware can provide this flexibility but the reconfiguration latency can significantly decrease the performance. When dealing with task graphs, runtime support that schedules the reconfigurations in advance can drastically reduce this overhead. However, executing complex scheduling heuristics at runtime may generate an excessive penalty. Hence, we have developed a hybrid design-time/runtime reconfiguration scheduling heuristic that generates its final schedule at runtime but carries out most computations at design-time. We have tested our approach in a PowerPC 405 processor embedded on a FPGA demonstrating that it generates a very small runtime penalty while providing almost as good schedules as a full runtime approach.
C1 [Resano, Javier; Antonio Clemente, Juan; Gonzalez, Carlos; Mozos, Daniel] Univ Complutense Madrid, Dept Comp Architecture, E-28040 Madrid, Spain.
   [Catthoor, Francky] Katholieke Univ Leuven, Dept Elect Engn ESAT, B-3001 Heverlee, Belgium.
C3 Complutense University of Madrid; KU Leuven
RP Resano, J (corresponding author), Univ Complutense Madrid, Dept Comp Architecture, E-28040 Madrid, Spain.
RI Mozos, Daniel/I-2822-2019; Gonzalez, Carlos/A-8452-2018; Clemente, Juan
   Antonio/G-5853-2019; mozos, daniel/K-1867-2017; Resano Ezcaray, Jesus
   Javier/F-3343-2016
OI Clemente, Juan Antonio/0000-0002-7855-1051; Resano Ezcaray, Jesus
   Javier/0000-0002-7532-2720; Gonzalez Calvo, Carlos/0000-0002-6826-2600
FU  [PR34/07-15821];  [TIN2006-03274]
FX This research was supported by PR34/07-15821 and TIN2006-03274.
CR [Anonymous], P 8 INT S FIELD PROG
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   *EDK, 2007, EMB SYST TOOLS MAN
   Lysaght P, 2006, I C FIELD PROG LOGIC, P12
   Marescaux T, 2002, LECT NOTES COMPUT SC, V2438, P795
   MARKOVSKIY Y, 2006, P ACM SIGDA 10 INT S, P196
   Noguera J., 2004, Trans. Embed. Comput. Syst, V3, P385, DOI [10.1145/993396.993404, DOI 10.1145/993396.993404]
   Qu Y, 2006, DES AUT TEST EUROPE, P963
   Resano J, 2005, DES AUT TEST EUROPE, P106, DOI 10.1109/DATE.2005.18
   Resano J, 2005, IEEE DES TEST COMPUT, V22, P452, DOI 10.1109/MDT.2005.100
   Resano J, 2004, MICROPROCESS MICROSY, V28, P291, DOI 10.1016/j.micpro.2004.03.015
   Shang L, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P345
   WALDER H, 2004, P 14 INT C FIELD PRO, P831
   Wong C, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P170, DOI 10.1109/HSC.2001.924670
   Yang P, 2004, LECT NOTES COMPUT SC, V3199, P167
   Yang P, 2001, IEEE DES TEST COMPUT, V18, P46, DOI 10.1109/54.953271
NR 16
TC 15
Z9 17
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 58
DI 10.1145/1391962.1391966
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400004
OA Bronze
DA 2024-07-18
ER

PT J
AU Krashinsky, R
   Batten, C
   Asanovic, K
AF Krashinsky, Ronny
   Batten, Christopher
   Asanovic, Krste
TI Implementing the scale vector-thread processor
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; verification; vector processors; multithreaded processors;
   vector-thread processors; iterative VLSI design flow; hybrid C plus plus
   /Verilog simulation; procedural datapath preplacement
AB The Scale vector-thread processor is a complexity-effective solution for embedded computing which flexibly supports both vector and highly multithreaded processing. The 7.1-million transistor chip has 16 decoupled execution clusters, vector load and store units, and a nonblocking 32KB cache. An automated and iterative design and verification flow enabled a performance-, power-, and area-efficient implementation with two person-years of development effort. Scale has a core area of 16.6mm(2) in 180nm technology, and it consumes 400 mW - 1.1 W while running at 260 MHz.
C1 [Krashinsky, Ronny] MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA.
   [Asanovic, Krste] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT); Massachusetts Institute of
   Technology (MIT)
RP Krashinsky, R (corresponding author), MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA.
EM ronny@alum.mit.edu; cbatten@mit.edu; krste@eecs.berkeley.edu
CR Batten C, 2004, INT SYMP MICROARCH, P331
   BATTEN C, 2007, MITCSAILTR2007003
   Chinnery D., 2002, CLOSING GAP ASIC CUS
   Flachs B, 2006, IEEE J SOLID-ST CIRC, V41, P63, DOI 10.1109/JSSC.2005.859332
   HAMPTON M, 2008, P 6 INT S COD GEN OP
   KRASHINSKY R, 2007, THESIS MIT CAMBRIDGE
   SANKARALINGAM K, 2006, MICRO 39
   TAYLOR MB, 2003, P INT SOL STAT CIRC
   Turpin Mike, 2003, SYN US GROUP M
NR 9
TC 2
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 41
DI 10.1145/1367045.1367050
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Taktak, S
   Desbarbieux, JL
   Encrenaz, E
AF Taktak, Sami
   Desbarbieux, Jean-Lou
   Encrenaz, Emmanuelle
TI A tool for automatic detection of deadlock in wormhole networks on chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; verification; Deadlock; interconnection networks; networks
   on chip; worm-hole routing
ID SUFFICIENT CONDITION; MODEL
AB We present an extension of Duato's necessary and sufficient condition a routing function must satisfy in order to be deadlock-free, to support environment constraints inducing extra-dependencies between messages. We also,present an original algorithm to automatically check the deadlock-freeness of a network with a given routing function. A prototype tool has been developed and automatic deadlock checking of large scale networks with various routing functions have been successfully achieved. We provide comparative results with standard approach, highlighting the benefits of our method.
C1 [Taktak, Sami; Desbarbieux, Jean-Lou] Univ Paris 06, Lab Informat Paris 6, F-75252 Paris 05, France.
   [Encrenaz, Emmanuelle] Ecole Super Cachan, Lab Specificat & Verificat, CNRS, UMR 8643, F-94235 Cachan, France.
C3 Sorbonne Universite; Universite Paris Saclay; Centre National de la
   Recherche Scientifique (CNRS)
RP Taktak, S (corresponding author), Univ Paris 06, Lab Informat Paris 6, 4 Pl Jussiex, F-75252 Paris 05, France.
CR Bjerregaard T, 2005, DES AUT TEST EUROPE, P1226, DOI 10.1109/DATE.2005.36
   Bolotin E, 2004, J SYST ARCHITECT, V50, P105, DOI 10.1016/j.sysarc.2003.07.004
   BOLOTIN E, 2007, P C DES AUT TEST EUR
   CHARLERY H, 2004, P 11 INT C MIX DES I, P571
   Chien AA, 1998, IEEE T PARALL DISTR, V9, P150, DOI 10.1109/71.663877
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DUATO J, 1995, IEEE T PARALL DISTR, V6, P1055, DOI 10.1109/71.473515
   DUATO J, 1991, LECT NOTES COMPUT SC, V505, P390
   Fleury E, 1998, IEEE T PARALL DISTR, V9, P626, DOI 10.1109/71.707539
   Goossens K, 2005, DES AUT TEST EUROPE, P1182, DOI 10.1109/DATE.2005.11
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   Jayasimha DN, 2003, J ACM, V50, P250, DOI 10.1145/636865.636869
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Knuth D.E, 1993, The Stanford graph base: A platform for combinatorial computing, P577
   LANNI MD, 1997, LECT NOTES COMPUTER, V1300, P188
   LIN XL, 1995, IEEE T PARALL DISTR, V6, P755, DOI 10.1109/71.395404
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   PANDES IM, 2006, NANONET
   Schwiebert L, 1996, J PARALLEL DISTR COM, V32, P103, DOI 10.1006/jpdc.1996.0008
   Stergiou S, 2005, DES AUT TEST EUROPE, P1188, DOI 10.1109/DATE.2005.1
NR 22
TC 13
Z9 15
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 6
DI 10.1145/1297666.1297672
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Atienza, D
   Del Valle, PG
   Paci, G
   Poletti, F
   Benini, L
   De Micheli, G
   Mendias, JM
   Hermida, R
AF Atienza, David
   Del Valle, Pablo G.
   Paci, Giacomo
   Poletti, Francesco
   Benini, Luca
   De Micheli, Giovanni
   Mendias, Jose M.
   Hermida, Roman
TI HW-SW emulation framework for temperature-aware design in MPSoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; measurement; performance; thermal-aware design; FPGA; emulation;
   MPSoC; temperature
AB New tendencies envisage multiprocessor systems-on-chips (MPSoCs) as a promising solution for the consumer electronics market. MPSoCs are complex to design, as they must execute multiple applications (games, video) while meeting additional design constraints (energy consumption, time-to-market). Moreover, the rise of temperature in the die for MPSoCs can seriously affect their final performance and reliability. In this article, we present a new hardware-software emulation framework that allows designers a complete exploration of the thermal behavior of final MPSoC designs early in the design flow. The proposed framework uses FPGA emulation as the key element to model hardware components of the considered MPSoC platform at multimegahertz speeds. It automatically extracts detailed system statistics that are used as input to our software thermal library running in a host computer. This library calculates at runtime the temperature of on-chip components, based on the collected statistics from the emulated system and final floorplan of the MPSoC. This enables fast testing of various thermal management techniques. Our results show speedups of three orders of magnitude compared to cycle-accurate MPSoC simulators.
C1 Univ Complutense Madrid, DACYA, E-28040 Madrid, Spain.
   Univ Bologna, Dipartimento Elettr Informat & Sistemist, I-40126 Bologna, Italy.
   EPFL IC ISIM LSI, Lausanne, Switzerland.
C3 Complutense University of Madrid; University of Bologna; Swiss Federal
   Institutes of Technology Domain; Ecole Polytechnique Federale de
   Lausanne
RP Atienza, D (corresponding author), Univ Complutense Madrid, DACYA, Ciudad Univ, E-28040 Madrid, Spain.
EM datienza@dacya.ucm.es
RI Alonso, David Atienza/F-3964-2011; De Micheli, Giovanni/E-1634-2011;
   Hermida, Roman/M-6281-2015
OI Alonso, David Atienza/0000-0001-9536-4947; BENINI,
   LUCA/0000-0001-8068-3806; Hermida, Roman/0000-0002-8022-6098
CR *AMD, 2004, THERM PERF COMP
   *ARM, 2002, PRIMEXSYS PLATF ARCH
   *ARM, 2004, ARM7TDMI STR71XF
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   BRAUN G, 2003, P DATE
   BROOKS D, 2001, P HPCA
   *CAD, 2005, CAD PALL 2
   Chen G., 2003, PARTITION DRIVEN STA
   Chu CCN, 1998, IEEE T COMPUT AID D, V17, P1166, DOI 10.1109/43.736189
   *COWARE, 2004, CONV LIS PROD LIN
   FLOYD RW, 1999, P FDO
   GOPLEN B, 2005, P ISPD
   HEO S, 2003, P ISLPED
   *HER ENG, 2004, HER MPSOC EM
   Jalabert A., 2004, P DATE
   Jerraya A., 2005, MULTIPROCESSOR SYSTE
   Lopez-Buedo S, 2000, IEEE DES TEST COMPUT, V17, P84, DOI 10.1109/54.825679
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   *MENT GRAPH, 2003, PALTF EXPR PRIMC
   NAKAMURA Y, 2004, P DAC
   NAVA MD, 2005, IEEE COMPUT, P60
   PACI G, 1956, P DATE
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   *SIA, 2004, INT TEHN ROADM SEM
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   SKADRON K, 2002, P HPCA
   SRINIVASAN J, 2003, P ICS
   Su HH, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78
   VANDEVELDE B, 2001, P SMTA
NR 29
TC 18
Z9 18
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 26
DI 10.1145/1255456.1255463
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chang, KH
   Markov, IL
   Bertacco, V
AF Chang, Kai-Hui
   Markov, Igor L.
   Bertacco, Valeria
TI Postplacement rewiring by exhaustive search for functional symmetries
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE algorithms; design; performance; VLSI; placement; rewiring
AB We propose two new algorithms for rewiring: a postplacement optimization that reconnects pins of a given netlist without changing the logic function and gate locations. In the first algorithm, we extract small subcircuits consisting of several gates from the design and reconnect pins according to the symmetries of the subcircuits. To enhance the power of symmetry detection, we also propose a graph-based symmetry detector that can identify permutational and phase-shift symmetries on multiple input and output wires, as well as hybrid symmetries, creating abundant opportunities for rewiring. Our second algorithm, called long-range rewiring, is based on reconnecting equivalent pins and can augment the first approach for further optimization. We apply our techniques for wirelength optimization and observe that they provide wirelength reduction comparable to that achieved by detailed placement.
C1 Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Chang, KH (corresponding author), Univ Michigan, Dept Elect Engn & Comp Sci, 2260 Hayward Ave, Ann Arbor, MI 48109 USA.
EM changkh@eecs.umich.edu; imarkov@eecs.umich.edu; valeria@eecs.umich.edu
RI Chang, Kai-hui/AAF-7159-2020
CR Adya SN, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P550, DOI 10.1109/ICCAD.2004.1382639
   Aloul FA, 2003, IEEE T COMPUT AID D, V22, P1117, DOI 10.1109/TCAD.2003.816218
   BERTACCO V, 1997, P INT C COMP AID DES, P78
   Caldwell AE, 2002, IEEE DES TEST COMPUT, V19, P72
   Caldwell AE, 2000, DES AUT CON, P477
   CHAI D, 2005, P IWLS, P391
   CHAI D, 2006, P IWLS, P228
   Chan DJ, 2004, J INFRARED MILLIM W, V23, P1
   Chang CW, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P606, DOI 10.1109/ICCAD.2001.968723
   Chang KH, 2005, IEEE IC CAD, P56, DOI 10.1109/ICCAD.2005.1560040
   CHANG KH, 2006, CSETR52206 U MICH
   Chang SC, 1999, IEEE T COMPUT, V48, P962, DOI 10.1109/12.795224
   Chang SC, 1997, IEEE T COMPUT AID D, V16, P587, DOI 10.1109/43.640617
   CONG J, 2001, P IWLS, P150
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Hrkic M, 2004, DES AUT CON, P711, DOI 10.1145/996566.996761
   Jiang YM, 1997, DES AUT CON, P662, DOI 10.1145/266021.266313
   Kravets VN, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P526, DOI 10.1109/ICCAD.2000.896526
   Lu F, 2004, J UNIVERS COMPUT SCI, V10, P1629
   Mishchenko A, 2003, IEEE T COMPUT AID D, V22, P1588, DOI 10.1109/TCAD.2003.818371
   PANDA S, 1994, IEEE IC CAD, P628
   POMERANZ I, 1994, IEEE T COMPUT AID D, V13, P1428, DOI 10.1109/43.329273
   Wang GQ, 2003, PR IEEE COMP DESIGN, P498, DOI 10.1109/ICCD.2003.1240946
   WLLLACE DE, 2001, P IWLS, P207
   WU QH, 1994, PR IEEE COMP DESIGN, P36, DOI 10.1109/ICCD.1994.331849
   WU YL, 2000, P IEEE INT C VLSI DE, P268
NR 26
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 32
DI 10.1145/1255456.1255469
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Das, D
   Chakrabarti, PP
   Kumar, R
AF Das, Dipankar
   Chakrabarti, P. P.
   Kumar, Rajeev
TI Functional verification of task partitioning for multiprocessor embedded
   systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE verification; algorithms; containment checking; state space reduction;
   multiprocessor embedded systems; UML activity diagrams
ID TOOL
AB With the advent of multiprocessor embedded platforms, application partitioning and mapping have gained primacy as a design step. The output of this design step is a multithreaded partitioned application where each thread is mapped to a processing element (processor or ASIC) in the multiprocessor platform. This partitioned application must be verified to be consistent with the native unpartitioned application. This verification task is called application (or task) partitioning verification.
   This work proposes a code-block-level containment-checking-based methodology for application partitioning verification. We use a UML-based code-block-level modeling language which is rich enough to model most designs. We formulate the application partitioning verification problem as a special case of the containment checking problem, which we call the complete containment checking problem. We propose a state space reduction technique specific to the containment checking, reachability analysis, and deadlock detection problems. We propose novel data structures and token propagation methodologies which enhance the efficiency of containment checking. We present an efficient containment checking algorithm for the application partitioning verification problem. We develop a containment checking tool called TraceMatch and present experimental results. We present a comparison of the state space reduction achieved by TraceMatch with that achieved by formal analysis and verification tools like Spin, PEP, PROD, and LoLA.
C1 Indian Inst Technol, Kharagpur, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Das, D (corresponding author), Indian Inst Technol, Kharagpur, W Bengal, India.
EM ddas@cse.iitkgp.ernet.in; ppchak@cse.iitkgp.ernet.in;
   rkumar@cse.iitkgp.ernet.in
RI Kumar, Rajeev/I-3506-2019
OI Kumar, Rajeev/0000-0001-5545-6919; Kumar, Rajeev/0000-0003-0233-6563
CR Alur R, 1998, LECT NOTES COMPUT SC, V1427, P521, DOI 10.1007/BFb0028774
   [Anonymous], 1980, Principles of Artificial Intelligence
   [Anonymous], 1973, P 5 S THEOR COMP, DOI [10.1145/800125.804029, DOI 10.1145/800125.804029]
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   BEST E, 1997, FEMSYS C
   BLOOM B, 1995, J ASSOC COMPUT MACH, V42, P232, DOI 10.1145/200836.200876
   BROOKES SD, 1984, J ACM, V31, P560, DOI 10.1145/828.833
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   CLEAVELAND R, 1993, ACM T PROGR LANG SYS, V15, P36, DOI 10.1145/151646.151648
   COUDERT O, 1990, P INT C COMP AID DES, P126
   Demillo R. A., 1993, ACM Transactions on Software Engineering and Methodology, V2, P109, DOI 10.1145/151257.151258
   Dwyer MB, 2004, ACM T SOFTW ENG METH, V13, P359, DOI 10.1145/1040291.1040292
   Edmund M. Clarke., 2001, Model Checking
   Ellson J, 2004, MATH VIS, P127
   Eshuis R, 2006, ACM T SOFTW ENG METH, V15, P1, DOI 10.1145/1125808.1125809
   Eshuis R, 2004, IEEE T SOFTWARE ENG, V30, P437, DOI 10.1109/TSE.2004.33
   Esparza J, 2002, FORM METHOD SYST DES, V20, P285, DOI 10.1023/A:1014746130920
   ESPARZA J, 2006, MODEL CHECKING KIT
   FINKBEINER B, 2001, P 7 INT C TOOLS ALG, V2031, P24
   Finkel A., 1993, Advances in Petri Nets 1993, P210
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   HAUGEN O, 2003, STRUCTURAL MODELING, P53
   HENNESSY M, 1985, J ACM, V32, P137, DOI 10.1145/2455.2460
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   Hopcroft John E., 2000, INTRO AUTOMATA THEOR
   *INT, 2006, INT PRO WIR 5116 BRO
   JOHNSONBAUGH R, 1991, SIGCSE 91, P151
   Juan EYT, 1998, ACM T PROGR LANG SYS, V20, P917, DOI 10.1145/293677.293681
   Karkowski I, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P82, DOI 10.1109/DAC.1998.724444
   Kern C., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P123, DOI 10.1145/307988.307989
   MCKEAG RM, 1980, CONSTRUCTION PROGRAM
   Moore SK, 2006, IEEE SPECTRUM, V43, P20
   *OMG, 2006, UML RES PAG
   *OMG TOMG, 2005, 080704 OMG TOMG
   Peled D, 1996, FORM METHOD SYST DES, V8, P39, DOI 10.1007/BF00121262
   PETERSON JL, 1977, COMPUT SURV, V9, P223, DOI 10.1145/356698.356702
   Rackoff C., 1978, Theoretical Computer Science, V6, P223, DOI 10.1016/0304-3975(78)90036-1
   RongChen Marco Sgroi, 2003, UML REAL, P107
   Schmidt K, 2003, FUND INFORM, V54, P253
   Selic Bran., 1998, Using UML for Modeling Complex Real-Time Systems
   Störrle H, 2004, 2004 IEEE SYMPOSIUM ON VISUAL LANGUAGES AND HUMAN CENTRIC COMPUTING: PROCEEDINGS, P235, DOI 10.1109/VLHCC.2004.46
   Sun F, 2005, I CONF VLSI DESIGN, P551
   VALMARI A, 1991, LECT NOTES COMPUT SC, V483, P491
   VanGlabbeek RJ, 1996, J ACM, V43, P555, DOI 10.1145/233551.233556
   Varpaaniemi K, 1997, LECT NOTES COMPUT SC, V1254, P472
   Zhu H, 1997, ACM COMPUT SURV, V29, P366, DOI 10.1145/267580.267590
NR 46
TC 6
Z9 8
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 44
DI 10.1145/1278349.1278357
PG 53
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600008
DA 2024-07-18
ER

PT J
AU Gopalakrishnan, S
   Kalla, P
AF Gopalakrishnan, Sivaram
   Kalla, Priyank
TI Optimization of polynomial datapaths using finite ring algebra
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; high-level synthesis; polynomial datapaths; arithmetic
   datapaths; modulo arithmetic; finite ring algebra
AB This article presents an approach to area optimization of arithmetic datapaths at register-transfer level (RTL). The focus is on those designs that perform polynomial computations (ADD, MULT) over finite word-length operands (bit-vectors). We model such polynomial computations over m-bit vectors as algebra over finite integer rings of residue classes Z(2m). Subsequently, we use the number-theoretic and algebraic properties of such rings to transform a given datapath computation into another, bit-true equivalent computation. We also derive a cost model to estimate, at RTL, the area cost of the computation. Using the transformation procedure along with the cost model, we devise algorithmic procedures to search for a lower-cost implementation. We show how these theoretical concepts can be applied to RTL optimization of arithmetic datapaths within practical CAD settings. Experiments conducted over a variety of benchmarks demonstrate substantial optimizations using our approach.
C1 Univ Utah, Salt Lake City, UT 84112 USA.
C3 Utah System of Higher Education; University of Utah
RP Gopalakrishnan, S (corresponding author), Univ Utah, Salt Lake City, UT 84112 USA.
EM sgopalak@ece.utah.edu; kalla@ece.utah.edu
CR ALLEENBY RJB, 1983, RINGS FIELDS GROUPS
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], IEEE 4 ANN WORKSH WO
   Arvind, 1999, IEEE MICRO, V19, P36, DOI 10.1109/40.768501
   Chen CC, 2001, IEEE J SEL AREA COMM, V19, P1029, DOI 10.1109/49.926359
   CHEN ZB, 1995, DISCRETE MATH, V137, P137, DOI 10.1016/0012-365X(93)E0162-W
   Chen ZB, 1996, DISCRETE MATH, V162, P67, DOI 10.1016/0012-365X(95)00305-G
   CONSTANTINIDES G, 2001, P DES AUT TEST EUR D
   GROUTE IA, 2000, IFAC S COMP AID CONT
   Hosangadi A, 2005, I CONF VLSI DESIGN, P653, DOI 10.1109/ICVD.2005.90
   Hosangadi A, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P169, DOI 10.1109/ICCAD.2004.1382566
   Huang CY, 2001, IEEE T COMPUT AID D, V20, P381, DOI 10.1109/43.913756
   Hungerbuhler N., 2006, Integers: Electronic Journal Combinatorial Number Theory, V6, P1
   JERAJ J, 2005, THESIS U UTAH SALT L
   KELLER G, 1968, DUKE MATH J, V35, P835, DOI 10.1215/S0012-7094-68-03589-8
   KEMPNER A. J., 1918, AM MATH MONTHLY, V25, P201
   Kempner AJ, 1921, T AM MATH SOC, V22, P240, DOI 10.2307/1989020
   Koren I., 2002, COMPUTER ARITHMETIC
   KUM K, 1998, INT WORKSH SIGN PROC
   Lucas E., 1883, MATHESIS, V3, P232
   Mathews V. G., 2000, POLYNOMIAL SIGNAL PR
   MENARD D, 2002, INT C COMP ARCH SYNT
   Peymandoust A, 2003, IEEE T COMPUT AID D, V22, P1154, DOI 10.1109/TCAD.2003.816213
   Power D., 2002, Smarandache Notions Journal, V13, P72
   PRADHAN DK, 1978, IEEE T COMPUT, V27, P239, DOI 10.1109/TC.1978.1675077
   Pradhan DK, 2003, EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P135, DOI 10.1109/HLDVT.2003.1252487
   RAJAPRABHU T, 2004, IEEE INT HIGH LEV DE
   SHEKHAR N, 2006, P DES AUT TEST EUR D
   SHEKHAR N, 2005, P INT C COMP AID DES
   Singmaster D., 1974, J NUMBER THEORY, V6, P345, DOI DOI 10.1016/0022-314X(74)90031-6
   SMARANDACHE F, 1980, ANALELE U TIMISOARA, V1, P79
   Smith J, 2001, IEEE T VLSI SYST, V9, P783, DOI 10.1109/92.974892
   SMITH J, 1998, P INT C COMP AID DES
   SMITH J, 1999, P DES AUT TEST EUR D
   *SYN, 2007, SYN MOD COMP DES LIB
   Thornton M., 2001, SPECTRAL TECHNIQUES
   VERMA AK, 2004, P INT C COMP AID DES
   VERMA AK, 2006, P DES AUT C DAC SAN
NR 38
TC 8
Z9 9
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 49
DI 10.1145/1278349.1278362
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600013
DA 2024-07-18
ER

PT J
AU Majumder, S
   Sur-Kolay, S
   Bhattacharya, BB
   Das, SK
AF Majumder, Subhashis
   Sur-Kolay, Susmita
   Bhattacharya, Bhargab B.
   Das, Swarup Kumar
TI Hierarchical partitioning of VLSI floorplans by staircases
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT IEEE International Symposium on Circuits and Systems (ISCAS 2001)
CY MAY 06-09, 2001
CL SYDNEY, AUSTRALIA
SP IEEE
DE algorithms; design; floorplanning; global routing; network flow;
   NP-completeness; balanced bipartitioning
AB This article addresses the problem of recursively bipartitioning a given floorplan F using monotone staircases. At each level of the hierarchy, a monotone staircase from one corner of F to its opposite corner is identified, such that (i) the two parts of the bipartition are nearly equal in area (or in the number of blocks), and (ii) the number of nets crossing the staircase is minimal. The problem of area-balanced bipartitioning is shown to be NP-hard, and a maxflow-based heuristic is proposed. Such a hierarchy may be useful to repeater placement in deep-submicron physical design, and also to global routing.
C1 Int Inst Informat Technol, Kolkata 700091, W Bengal, India.
   Indian Stat Inst, Kolkata 700035, W Bengal, India.
   Calcutta Tech Inst, Kolkata 700013, W Bengal, India.
C3 Indian Statistical Institute; Indian Statistical Institute Kolkata
RP Majumder, S (corresponding author), Int Inst Informat Technol, Int Tower,X-1,8-3 Block EP,Salt Lake Elect Comple, Kolkata 700091, W Bengal, India.
EM subhashis.majumder@gmail.com; ssk@isical.ac.in; bhargab@isical.ac.in;
   oswarup@yahoo.com
RI Bhattacharya, Bhargab/AAE-6130-2020
CR [Anonymous], 1982, COMBINATORIAL OPTIMI
   BURMAN S, 1991, P 29 ANN ALL C COMM
   Chang CC, 2003, IEEE T COMPUT AID D, V22, P395, DOI 10.1109/TCAD.2003.809661
   CHU C.C.N., 1997, International Symposium on Physical Design, P192
   Cong J, 1996, INTEGRATION, V21, P1, DOI 10.1016/S0167-9260(96)00008-9
   Cong J, 1999, PROCEEDINGS OF ASP-DAC '99, P97, DOI 10.1109/ASPDAC.1999.759720
   CONG J, 1999, INT C COMP AID DES, P358
   CONG J, 1997, FRONTIER SEMICONDUCT
   Das S, 2004, ACM T DES AUTOMAT EL, V9, P75, DOI 10.1145/966137.966141
   Dasgupta P, 2002, ACM T DES AUTOMAT EL, V7, P231, DOI 10.1145/544536.544537
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Guruswamy M., 1988, IEEE International Conference on Computer-Aided Design, ICCAD-88. Digest of Technical Papers (IEEE Cat. No.88CH2657-5), P184, DOI 10.1109/ICCAD.1988.122490
   KING V, 1994, J ALGORITHM, V17, P447, DOI 10.1006/jagm.1994.1044
   Majumder S, 2004, J CIRCUIT SYST COMP, V13, P1019, DOI 10.1142/S0218126604001854
   MAJUMDER S, 1996, THESIS INDIAN STAT I
   Nandy SC, 2003, COMP GEOM-THEOR APPL, V26, P143, DOI 10.1016/S0925-7721(03)00015-4
   OKAMOTO T, 1996, P ACM SIGDA PHYS DES, P1
   Sarkar P, 2001, IEEE T COMPUT AID D, V20, P660, DOI 10.1109/43.920700
   SHERWANI N, 1993, ALGORITHMS VLSI PHYS
   SUN R, 1996, P 5 PHYS DES WORKSH, P163
   SURKOLAY S, 1991, IEEE INTERNATIONAL CONFERENCE ON COMPUTER-DESIGN : VLSI IN COMPUTERS AND PROCESSORS, P524, DOI 10.1109/ICCD.1991.139964
   SURKOLAY S, 1991, THESIS JADAVPUR U CA
   Yang HH, 1996, IEEE T COMPUT AID D, V15, P1533, DOI 10.1109/43.552086
   [No title captured]
NR 24
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2007
VL 12
IS 1
AR 7
DI 10.1145/1217088.1217095
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 138AY
UT WOS:000244336100007
DA 2024-07-18
ER

PT J
AU Chabini, N
   Aboulhamid, EM
   Chabini, I
   Savaria, Y
AF Chabini, N
   Aboulhamid, EM
   Chabini, I
   Savaria, Y
TI Scheduling and optimal register placement for synchronous circuits
   derived using software pipelining techniques
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE retiming; software pipelining; multiphase; clock; sequential circuit
AB Data dependency constraints constitute a lower bound P on the minimal clock period of single-phase clocked sequential circuits. In contrast to methods based on basic retiming, clocked sequential circuits with clock period P can always be obtained using software pipelining techniques. Such circuits can be derived by any method that can be framed in the following four-step process: Step 1, determine P; Step 2, compute a valid periodic schedule of the computational elements; Step 3, place registers back to the circuit; Step 4, assign the clock signals to control registers.
   Methods with polynomial run-time to implement this process are proposed in the literature. They implement these steps sequentially, starting with Step 1. These methods do not know how to optimally place registers which leads to an unnecessary number of registers. In this article, we address the problem of how to simultaneously implement Steps 2 and 3 in order to minimize the total number of registers. We conjecture that the problem is NP-hard in its general form. We formulate the problem for the first time in the literature, and devise a Mixed Integer Linear Program (MILP) to solve it. From this MILP, we derive a linear program to determine approximate solutions to the problem for large general circuits. We show that the proposed approach can handle nonzero clock skew. Experimental results confirm the effectiveness of the approach and show that significant reductions of the number of registers can be obtained although register sharing is not used. When the schedule is given, the proposed approach provides solutions to the problem of how to place the minimal number of registers in Step 3.
C1 Royal Mil Coll Canada, Dept Elect & Comp Engn, Kingston, ON K7K 7B4, Canada.
   Univ Montreal, DIRO, Montreal, PQ H3C 3J7, Canada.
   MIT, Dept Civil & Environm Engn, Cambridge, MA 02139 USA.
   Ecole Polytech, Dept Elect Engn, Montreal, PQ H3C 3A7, Canada.
C3 Royal Military College - Canada; Universite de Montreal; Massachusetts
   Institute of Technology (MIT); Universite de Montreal; Polytechnique
   Montreal
RP Royal Mil Coll Canada, Dept Elect & Comp Engn, POB 17000, Kingston, ON K7K 7B4, Canada.
EM aboulham@iro.umontreal.ca; savaria@vlsi.polymtl.ca
CR Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   Allan VH, 1995, ACM COMPUT SURV, V27, P367, DOI 10.1145/212094.212131
   [Anonymous], P 1994 IEEE ACM INT
   [Anonymous], P CIRCUITS SYSTEMS
   [Anonymous], P 19 ANN ACM S THEOR
   Boyer FR, 2001, ACM T DES AUTOMAT EL, V6, P516, DOI 10.1145/502175.502180
   Cormen T.H., 1990, Introduction to Algorithms
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   GEREZ SH, 1992, IEEE T CIRCUITS-I, V39, P49, DOI 10.1109/81.109243
   Ishii AT, 1997, J ACM, V44, P148, DOI 10.1145/256292.256301
   Lawler EL, 2001, COMBINATORIAL OPTIMI
   LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
   Liu X, 2002, IEEE T COMPUT AID D, V21, P184, DOI 10.1109/43.980258
   LOCKYEAR B, 1994, IEEE T COMPUT AID D, V13, P1097, DOI 10.1109/43.310899
   Maheshwari N, 1999, IEEE T COMPUT AID D, V18, P1249, DOI 10.1109/43.784118
   Maheshwari N, 1997, DES AUT CON, P2, DOI 10.1145/266021.266025
   Sapatnekar SS, 1996, IEEE T COMPUT AID D, V15, P1237, DOI 10.1109/43.541443
   TSAY RS, 1993, IEEE T COMPUT AID D, V12, P242, DOI 10.1109/43.205004
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 34
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 187
EP 204
DI 10.1145/1059876.1059877
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800001
DA 2024-07-18
ER

PT J
AU Gupta, S
   Gupta, RK
   Dutt, ND
   Nicolau, A
AF Gupta, S
   Gupta, RK
   Dutt, ND
   Nicolau, A
TI Coordinated parallelizing compiler optimizations and high-level
   synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; code motions; common subexpression
   elimination; embedded systems; dynamic CSE; high-level synthesis;
   parallelizing transformations; presynthesis
ID ELIMINATION
AB We present a high-level synthesis methodology that applies a coordinated set of coarse-grain and fine-grain parallelizing transformations. The transformations are applied both during a presynthesis phase and during scheduling, with the objective of optimizing the results of synthesis and reducing the impact of control flow constructs on the quality of results. We first apply a set of source level presynthesis transformations that include common sub-expression elimination (CSE), copy propagation, dead code elimination and loop-invariant code motion, along with more coarse-level code restructuring transformations such as loop unrolling. We then explore scheduling techniques that use a set of aggressive speculative code motions to maximally parallelize the design by re-ordering, speculating and sometimes even duplicating operations in the design. In particular, we present a new technique called "Dynamic CSE" that dynamically coordinates CSE and code motions such as speculation and conditional speculation during scheduling. We implemented our parallelizing high-level synthesis in the SPARK framework. This framework takes a behavioral description in ANSI-C as input and generates synthesizable register-transfer level VHDL. Our results from computationally expensive portions of three moderately complex design targets, namely, MPEG-1, MPEG-2 and the GIMP image processing too], validate the utility of our approach to the behavioral synthesis of designs with complex control flows.
C1 Tallwood Venture Capital, Palo Alto, CA 94301 USA.
   Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 University of California System; University of California San Diego;
   University of California System; University of California Irvine
RP Tallwood Venture Capital, 635 Waverley St, Palo Alto, CA 94301 USA.
EM sumit@tallwoodvc.com; rgupta@ucsd.edu; dutt@ics.uci.edu;
   nicolau@ics.uci.edu
RI Gupta, Ratnesh K/K-3169-2015
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   BERGAMASCHI R, 1999, DESIGN AUTOMATION C, P213
   BRAYTON R, 1988, YORKTOWN SILICON COM
   Camposano R., 1991, HIGH LEVEL VLSI SYNT
   *CEL INC, CELOXICA
   CHAIYAKUL V, 1992, ICSTR9234 U CAL
   DOSSANTOS L, 1998, THESIS EINDHOVEN U T
   EBCIOGLU K, 1989, 3RD P INT C SUP CRET, P154
   FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
   *FORT DES SYST, FORTE
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   *GET2CHIP INC, GET2CHIP
   GIRKAR M, 1992, IEEE T PARALL DISTR, V3, P166, DOI 10.1109/71.127258
   *GNU IM MAN PROGR, GIMP WEBS
   Gupta S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P461, DOI 10.1109/ICVD.2003.1183177
   Gupta S, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P261, DOI 10.1109/ISSS.2002.1227188
   Gupta S, 2002, DES AUT CON, P898, DOI 10.1109/DAC.2002.1012749
   Gupta S, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P171, DOI 10.1109/ISSS.2001.957934
   Gupta S, 2001, DES AUT CON, P269, DOI 10.1109/DAC.2001.935518
   GUPTA S, 2000, DATE 00, P9
   Gupta S., 2004, SPARK PARALLELIZING
   GUPTA S, 2003, IEEE T CAD, V23, P2
   HAYNAL S, 2000, THESIS U CALIFORNIA
   Janssen M., 1994, Proceedings of the Seventh International Symposium on High-Level Synthesis (Cat. No.94TH0641-1), P146, DOI 10.1109/ISHLS.1994.302328
   Kennedy R, 1999, ACM T PROGR LANG SYS, V21, P627, DOI 10.1145/319301.319348
   KOUNTOURIS A, 1999, P EUR C, P1290
   KU D, 1990, P 27 ACM IEEE DES AU, P59
   Lakshminarayana G, 1999, IEEE T COMPUT AID D, V18, P505, DOI 10.1109/43.759064
   LI J, 1997, P INT C COMP AID DES, P22
   LOBO D, 1991, P DES AUT C, P775
   MCFARLAND MC, 1978, DRC01480 CARN MELL U
   Miranda MA, 1998, IEEE T VLSI SYST, V6, P677, DOI 10.1109/92.736141
   Muchnick S., 1997, ADV COMPILER DESIGN
   NICOLAU A, 1993, P INT C PAR PROC, P87
   NICOLAU A, 1985, TR86722 CORN U DEP C
   Novack S, 1996, PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), P87, DOI 10.1109/PACT.1996.552637
   NOVACK S, 1994, LANGUAGES COMPILERS, P16
   Orailoglu A., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P503, DOI 10.1145/318013.318093
   PARK S, 2001, IEEE T CAD, V20, P1999
   Pasko R, 1999, IEEE T COMPUT AID D, V18, P58, DOI 10.1109/43.739059
   PEYMANDOUST A, 2001, P INT C COMP AID DES, P300
   POTKONJAK M, 1994, IEEE T COMPUT AID D, V13, P277, DOI 10.1109/43.265670
   POTKONJAK M, 1996, IEEE T CAD, V15, P141
   Radivojevic I, 1996, IEEE T COMPUT AID D, V15, P45, DOI 10.1109/43.486271
   RIM M, 1995, IEEE T VLSI SYST, V3, P379, DOI 10.1109/92.406996
   SREEDHAR V, 1996, P ACM SIGPLAN C PLDI, P279
   Sreedhar VC, 1997, ACM T PROGR LANG SYS, V19, P239, DOI 10.1145/244795.244799
   Wakabayashi K., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P112, DOI 10.1109/DAC.1992.227852
   Wakabayashi K, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P390, DOI 10.1109/DATE.1999.761153
   WALKER RA, 1989, IEEE T COMPUT AID D, V8, P1115, DOI 10.1109/43.39073
   SPARK WEBSITE SPARK
   [No title captured]
NR 54
TC 36
Z9 41
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2004
VL 9
IS 4
BP 441
EP 470
DI 10.1145/1027084.1027087
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 879PF
UT WOS:000225729000003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Pereira, D
   Ghose, A
   Ghosh, S
   Dey, S
AF Pereira, Danny
   Ghose, Anirban
   Ghosh, Sumana
   Dey, Soumyajit
TI Inferencing on Edge Devices: A Time- and Space-aware Co-scheduling
   Approach
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Convolutional neural network; edge device; GPU; Satisfiability Modulo
   Theories
AB Neural Network (NN)-based real-time inferencing tasks are often co-scheduled on GPGPU-style edge platforms. Existingworks advocate using different NNparameters for the same detection task in different environments. However, realizing such approaches remains challenging, given accelerator devices' limited on-chip memory capacity. As a solution, we propose a multi-pass, time- and space-aware scheduling infrastructure for embedded platforms with GPU accelerators. The framework manages the residency of NN parameters in the limited on-chip memory while simultaneously dispatching relevant compute operations. The mapping decisions for memory operations and compute operations to the underlying resources of the platform are first determined in an offline manner. For this, we proposed a constraint solver-assisted scheduler that optimizes for schedule makespan. This is followed by memory optimization passes, which take the memory budget into account and accordingly adjust the start times of memory and compute operations. Our approach reports a 74%-90% savings in peak memory utilization with 0%-33% deadline misses for schedules that suffer miss percentage in ranges of 25%-100% when run using existing methods.
C1 [Pereira, Danny; Ghose, Anirban; Dey, Soumyajit] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
   [Ghosh, Sumana] Indian Stat Inst, Elect & Commun Sci Unit, Kolkata 700108, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur; Indian Statistical Institute; Indian
   Statistical Institute Kolkata
RP Pereira, D (corresponding author), Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM dannyjpereira@kgpian.iitkgp.ac.in; anirban@cse.iitkgp.ac.in;
   sumana@isical.ac.in; soumya@cse.iitkgp.ac.in
OI Pereira, Danny/0000-0002-4401-7862
CR Amert T, 2017, REAL TIM SYST SYMP P, P104, DOI 10.1109/RTSS.2017.00017
   Barrett C.W., 2018, Handbook of Model Checking, P305, DOI DOI 10.1007/978-3-319-10575-8_11
   Baruah S, 2014, REAL-TIME SYST, V50, P142, DOI 10.1007/s11241-013-9184-2
   Bateni S, 2020, IEEE REAL TIME, P310, DOI 10.1109/RTAS48715.2020.00007
   Capodieci N, 2018, REAL TIM SYST SYMP P, P119, DOI 10.1109/RTSS.2018.00021
   Chakraborty S, 2016, IEEE DES TEST, V33, P92, DOI 10.1109/MDAT.2016.2573598
   Chen TYH, 2015, SENSYS'15: PROCEEDINGS OF THE 13TH ACM CONFERENCE ON EMBEDDED NETWORKED SENSOR SYSTEMS, P155, DOI 10.1145/2809695.2809711
   Chen XM, 2019, IEEE T PARALL DISTR, V30, P646, DOI 10.1109/TPDS.2018.2866582
   Dakkak A, 2019, IEEE INT CONF CLOUD, P372, DOI 10.1109/CLOUD.2019.00067
   Dasgupta M., 2019, 2019 IEEE C INF COMM, P1
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Fang SX, 2018, 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), P392, DOI 10.1109/FPT.2018.00081
   Howard AG, 2017, Arxiv, DOI arXiv:1704.04861
   Ghose A, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1757, DOI 10.23919/DATE51398.2021.9474186
   Gómez-Luna J, 2017, INT SYM PERFORM ANAL, P43, DOI 10.1109/ISPASS.2017.7975269
   Han XH, 2021, PROCEDIA COMPUT SCI, V183, P61, DOI 10.1016/j.procs.2021.02.031
   Huang R, 2018, IEEE INT CONF BIG DA, P2503, DOI 10.1109/BigData.2018.8621865
   Huynh LN, 2017, MOBISYS'17: PROCEEDINGS OF THE 15TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS, APPLICATIONS, AND SERVICES, P82, DOI 10.1145/3081333.3081360
   Hwu Wen-mei W, 2016, PROGRAMMING MASSIVEL
   Intel corporation, 2020, OPENVINO
   Ji C, 2021, J SYST ARCHITECT, V118, DOI 10.1016/j.sysarc.2021.102183
   Jiang JC, 2018, PROCEEDINGS OF THE 2018 CONFERENCE OF THE ACM SPECIAL INTEREST GROUP ON DATA COMMUNICATION (SIGCOMM '18), P253, DOI 10.1145/3230543.3230574
   Jiang Z., 2018, Efficient Deep Learning Inference on Edge Devices
   Jinyang Li, 2021, MILCOM 2021 - 2021 IEEE Military Communications Conference (MILCOM), P904, DOI 10.1109/MILCOM52596.2021.9652907
   Kang Woosung, 2021, 2021 IEEE Real-Time Systems Symposium (RTSS), P329, DOI 10.1109/RTSS52674.2021.00038
   Kim KH, 2016, Arxiv, DOI arXiv:1608.08021
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Li C, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P633, DOI 10.1109/SC.2016.53
   Maity S, 2021, ACM T EMBED COMPUT S, V20, DOI 10.1145/3477028
   Maity S, 2020, I CONF VLSI DESIGN, P125, DOI 10.1109/VLSID49098.2020.00039
   Majumdar A, 2017, INT S HIGH PERF COMP, P613, DOI 10.1109/HPCA.2017.34
   Mohammadi A., 2005, Scheduling algorithms for real-time systems
   Iandola FN, 2016, Arxiv, DOI arXiv:1602.07360
   Nvidia, 2020, Cuda c++ programming guide
   Nvidia, 2020, NVIDIA DRIV PERC
   Olmedo IS, 2020, IEEE REAL TIME, P213, DOI 10.1109/RTAS48715.2020.000-5
   Pan QS, 2019, CHIN CONTR CONF, P8544, DOI [10.23919/chicc.2019.8866632, 10.23919/ChiCC.2019.8866632]
   Pisarchyk Y, 2020, Arxiv, DOI arXiv:2001.03288
   Rajbhandari S, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00024
   Rammig F., 2009, Hardware-dependent Software, P15, DOI [10.1007/978-1-4020-9436-1_2, DOI 10.1007/978-1-4020-9436-1_2]
   Redmon J., 2018, arXiv, DOI DOI 10.48550/ARXIV.1804.02767
   Redmon J, 2017, PROC CVPR IEEE, P6517, DOI 10.1109/CVPR.2017.690
   Redmon J, 2016, PROC CVPR IEEE, P779, DOI 10.1109/CVPR.2016.91
   Rhu M., 2016, P 49 ANN IEEEACM INT, P1
   Zaki PS, 2020, Arxiv, DOI arXiv:2003.03256
   Saranya KC, 2020, ADV INTELL SYST COMP, V1057, P969, DOI 10.1007/978-981-15-0184-5_82
   Seidaliyeva U, 2020, 2020 FOURTH IEEE INTERNATIONAL CONFERENCE ON ROBOTIC COMPUTING (IRC 2020), P490, DOI 10.1109/IRC.2020.00093
   Shriram SB, 2019, INT PARALL DISTRIB P, P200, DOI 10.1109/IPDPS.2019.00030
   Tensorflow, 2020, TENSORFLOW LIT
   Wahib M, 2020, PROCEEDINGS OF SC20: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC20), DOI 10.1109/SC41405.2020.00023
   Wang LN, 2018, ACM SIGPLAN NOTICES, V53, P41, DOI 10.1145/3200691.3178491
   Wei J, 2020, IEEE T INTELL TRANSP, V21, P1572, DOI 10.1109/TITS.2019.2910643
   Xiang YC, 2019, REAL TIM SYST SYMP P, P392, DOI 10.1109/RTSS46320.2019.00042
   Yang M, 2019, IEEE REAL TIME, P305, DOI 10.1109/RTAS.2019.00033
   Yao SC, 2017, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON WORLD WIDE WEB (WWW'17), P351, DOI 10.1145/3038912.3052577
   Zheng YY, 2021, MATEC WEB CONF, V336, DOI 10.1051/matecconf/202133603002
   Zhou HS, 2018, IEEE REAL TIME, P190, DOI 10.1109/RTAS.2018.00028
NR 57
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 38
DI 10.1145/3576197
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800009
DA 2024-07-18
ER

PT J
AU Liu, YT
   Ju, ZY
   Li, ZM
   Dong, MZ
   Zhou, H
   Wang, J
   Yang, F
   Zeng, X
   Shang, L
AF Liu, Yiting
   Ju, Ziyi
   Li, Zhengming
   Dong, Mingzhi
   Zhou, Hai
   Wang, Jia
   Yang, Fan
   Zeng, Xuan
   Shang, Li
TI GraphPlanner: Floorplanning with Graph Neural Network
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Floorplanning; physical design; electronic design automation; graph
   neural network; deep learning
ID PLACEMENT
AB Chip floorplanning has long been a critical task with high computation complexity in the physical implementation of VLSI chips. Its key objective is to determine the initial locations of large chip modules with minimized wirelength while adhering to the density constraint, which in essence is a process of constructing an optimized mapping from circuit connectivity to physical locations. Proven to be an NP-hard problem, chip floorplanning is difficult to be solved efficiently using algorithmic approaches. This article presents Graph-Planner, a variational graph-convolutional-network-based deep learning technique for chip floorplanning. GraphPlanner is able to learn an optimized and generalized mapping between circuit connectivity and physical wirelength and produce a chip floorplan using efficient model inference. GraphPlanner is further equipped with an efficient clustering method, a unification of hyperedge coarsening with graph spectral clustering, to partition a large-scale netlist into high-quality clusters with minimized inter-cluster weighted connectivity. GraphPlanner has been integrated with two state-of-the-art mixed-size placers. Experimental studies using both academic benchmarks and industrial designs demonstrate that compared to state-of-the-art mixed-size placers alone, GraphPlanner improves placement runtime by 25% with 4% wirelength reduction on average.
C1 [Liu, Yiting; Ju, Ziyi; Li, Zhengming; Dong, Mingzhi; Shang, Li] Fudan Univ, Sch Comp Sci, 2005 Songhu Rd, Shanghai 200441, Peoples R China.
   [Dong, Mingzhi] Fudan Univ, Zhangjiang Fudan Int Innovat Ctr, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
   [Zhou, Hai] ICBench Inc, Shanghai 201315, Peoples R China.
   [Wang, Jia] IIT, Dept Elect & Comp Engn, 3301 South Dearborn St, Chicago, IL 60616 USA.
   [Yang, Fan; Zeng, Xuan] Fudan Univ, Sch Microelect, Zhangheng Rd, Shanghai 201203, Peoples R China.
C3 Fudan University; Fudan University; Illinois Institute of Technology;
   Fudan University
RP Dong, MZ; Shang, L (corresponding author), Fudan Univ, Sch Comp Sci, 2005 Songhu Rd, Shanghai 200441, Peoples R China.; Dong, MZ (corresponding author), Fudan Univ, Zhangjiang Fudan Int Innovat Ctr, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
EM yitingliu20@fudan.edu.cn; zyju20@fudan.edu.cn;
   zhengmingli21@m.fudan.edu.cn; mingzhidong@gmail.com; hai@icbench.com;
   jwang@ece.iit.edu; yangfan@fudan.edu.cn; xzeng@fudan.edu.cn;
   lishang@fudan.edu.cn
RI zeng, xuan/KFR-4309-2024
OI Zhou, Hai/0000-0003-4824-7179; Ju, Ziyi/0000-0003-3702-7373; DONG,
   MINGZHI/0000-0002-8897-5931; Wang, Jia/0000-0002-6159-6085
FU National Natural Science Foundation of China (NSFC) [62090025, 62141407,
   61822402, 61974032, 61929102]; National Key R&D Program of China
   [2020YFA0711900, 2020YFA0711901]; MOE innovation platform
FX This research is supported partly by National Natural Science Foundation
   of China (NSFC) research projects 62090025, 62141407, 61822402,
   61974032, and 61929102, National Key R&D Program of China
   2020YFA0711900, 2020YFA0711901, and the young scientist project of MOE
   innovation platform.
CR Agnesina A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415690
   Agnesina Anthony, 2020, NEURIPS 2020 WORKSHO
   [Anonymous], 1988, P PAP 25 YEARS EL DE
   Breuer M.A., 1977, Proc. Design Automation Conf, P284
   Caldwell AE, 2002, IEEE DES TEST COMPUT, V19, P72
   Chan T. R., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P212, DOI 10.1145/1123008.1123055
   Chang YC, 2000, DES AUT CON, P458
   Chen GL, 2008, 2008 3RD INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEM AND KNOWLEDGE ENGINEERING, VOLS 1 AND 2, P1020, DOI 10.1109/ISKE.2008.4731079
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Cheng CK, 2019, IEEE T COMPUT AID D, V38, P1717, DOI 10.1109/TCAD.2018.2859220
   Cheng Ruoyu, 2021, 35 C NEURAL INFORM P, P1
   Chung F. R., 1997, Spectral Graph Theory, V92, DOI DOI 10.1090/CBMS/092
   DUNLOP AE, 1985, IEEE T COMPUT AID D, V4, P92, DOI 10.1109/TCAD.1985.1270101
   Golub G. H., 1983, MATRIX COMPUTATIONS
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Gu JQ, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415691
   Han S.K., 2011, SLIP, P1
   Jain L., 2013, INT J COMPUTER APPL, V71, P12
   Kahng A. B., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P207, DOI 10.1145/332357.332401
   Kahng AB, 2011, VLSI PHYSICAL DESIGN: FROM GRAPH PARTITIONING TO TIMING CLOSURE, P1, DOI 10.1007/978-90-481-9591-6
   Karypis G, 1999, IEEE T VLSI SYST, V7, P69, DOI 10.1109/92.748202
   Kennedy James, 2007, GENET PROGRAM EVOL M, V8, P107
   King DB, 2015, ACS SYM SER, V1214, P1
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Kiyota K, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III, P77, DOI 10.1109/ISCAS.2000.856000
   Lin CT, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, P879
   Lin YH, 2019, 2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT AUTONOMOUS SYSTEMS (ICOIAS 2019), P1, DOI [10.1109/ICoIAS.2019.00007, 10.1109/iedm19573.2019.8993504]
   Liu Y., 2022, ANN OPER RES, P1, DOI DOI 10.1007/s10479-021-04383-8
   Lu J., 2010, THESIS HONG KONG POL
   Lu JW, 2015, IEEE T COMPUT AID D, V34, P685, DOI 10.1109/TCAD.2015.2391263
   Lu JW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699873
   Lu Yi-Chen, 2020, 34 C NEURAL INFORM P, P1
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Kipf TN, 2016, Arxiv, DOI [arXiv:1611.07308, DOI 10.48550/ARXIV.1611.07308]
   Kipf TN, 2017, Arxiv, DOI arXiv:1609.02907
   Nam G.-J., 2005, P 2005 INT S PHYS DE, P216
   Rebaudengo M, 1996, IEEE T COMPUT AID D, V15, P943, DOI 10.1109/43.511573
   Sechen C., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P432, DOI 10.1145/318013.318083
   Sham CW, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455241
   Spielman DA, 2007, ANN IEEE SYMP FOUND, P29, DOI 10.1109/FOCS.2007.56
   Spindler P, 2007, INTEGR CIRCUIT SYST, P59, DOI 10.1007/978-0-387-68739-1_4
   Su YF, 2012, DES AUT CON, P295
   Sun TY, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P7
   Velickovic Petar, 2018, INT C LEARN REPR
   Xie ZY, 2021, ASIA S PACIF DES AUT, P671, DOI 10.1145/3394885.3431562
   Yan JZ, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2611761
NR 47
TC 2
Z9 2
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 21
DI 10.1145/3555804
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C8BO2
UT WOS:000964108900014
DA 2024-07-18
ER

PT J
AU Liu, L
   Isaacman, S
   Kremer, U
AF Liu, Liu
   Isaacman, Sibren
   Kremer, Ulrich
TI An Adaptive Application Framework with Customizable Quality Metrics
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; configuration management; QoS
ID SOFTWARE; POWER; LANGUAGE; MEMOIZATION; PERFORMANCE; SUPPORT
AB Many embedded environments require applications to produce outcomes under different, potentially changing, resource constraints. Relaxing application semantics through approximations enables trading off resource usage for outcome quality. Although quality is a highly subjective notion, previous work assumes given, fixed low-level quality metrics that often lack a strong correlation to a user's higher-level quality experience. Users may also change their minds with respect to their quality expectations depending on the resource budgets they are willing to dedicate to an execution. This motivates the need for an adaptive application framework where users provide execution budgets and a customized quality notion. This article presents a novel adaptive program graph representation that enables user-level. customizable quality based on basic quality aspects defined by application developers. Developers also define application configuration spaces, with possible customization to eliminate undesirable configurations. At runtime, the graph enables the dynamic selection of the configuration with maximal customized quality within the user-provided resource budget.
   An adaptive application framework based on our novel graph representation has been implemented on Android and Linux platforms and evaluated on eight benchmark programs, four with fully customizable quality. Using custom quality instead of the default quality, users may improve their subjective quality experience value by up to 3.59x, with 1.76x on average under different resource constraints. Developers are able to exploit their application structure knowledge to define configuration spaces that are on average 68.7% smaller as compared to existing, structure-oblivious approaches. The overhead of dynamic reconfiguration averages less than 1.84% of the overall application execution time.
C1 [Liu, Liu; Kremer, Ulrich] Rutgers State Univ, 110 Frelinghuysen Rd, Piscataway, NJ 08854 USA.
   [Isaacman, Sibren] Loyola Univ Maryland, 4501 N Charles St, Baltimore, MD 21210 USA.
C3 Rutgers University System; Rutgers University New Brunswick; Loyola
   University Maryland
RP Liu, L (corresponding author), Rutgers State Univ, 110 Frelinghuysen Rd, Piscataway, NJ 08854 USA.
EM ll557@scarletmail.rutgers.edu; snisaacman@loyola.edu; uli@cs.rutgers.edu
FU National Science Foundation [1617551, 1730043]; Division Of Computer and
   Network Systems; Direct For Computer & Info Scie & Enginr [1617551,
   1730043] Funding Source: National Science Foundation
FX The presented material is based upon work supported by the National
   Science Foundation under Grant No. 1617551 and partially supported by
   the National Science Foundation under Grant No. 1730043.
CR Acharya S, 1999, SIGMOD RECORD, VOL 28, NO 2 - JUNE 1999, P574, DOI 10.1145/304181.304581
   Akturk Ismail, 2015, V15
   Alvarez C, 2005, IEEE T COMPUT, V54, P922, DOI 10.1109/TC.2005.119
   Anam MA, 2013, IEEE SYM EMBED SYST, P21, DOI 10.1109/ESTIMedia.2013.6704499
   Andersson Jesper, 2013, Software Engineering Processes Systems, P51, DOI DOI 10.1007/978-3-642-35813-53
   [Anonymous], Convolutional Neural Networks for Visual Recognition
   [Anonymous], 2008, Resolving numerical anomalies in scientific computation
   [Anonymous], 2012, INT C ARCH SUPP PROG
   [Anonymous], EUR SOFTW ENG C ACM
   [Anonymous], 2011, MITCSAILTR2011046
   [Anonymous], 2009, INT BUS MACH CORP, V46, P157
   Ansel J, 2014, INT CONFER PARA, P303, DOI 10.1145/2628071.2628092
   Ansel J, 2011, INT SYM CODE GENER, P85, DOI 10.1109/CGO.2011.5764677
   Ansel J, 2009, PLDI'09 PROCEEDINGS OF THE 2009 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P38, DOI 10.1145/1542476.1542481
   Baek W, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P198, DOI 10.1145/1806596.1806620
   Bar-Ilan J, 2006, COMPUT NETW, V50, P1448, DOI 10.1016/j.comnet.2005.10.020
   Barati S, 2019, IEEE SOFTWARE, V36, P73, DOI 10.1109/MS.2018.2884864
   Bienia C., 2011, Ph.D. dissertation
   Bixby R. E., 1992, ORSA Journal on Computing, V4, P267, DOI 10.1287/ijoc.4.3.267
   Borgström J, 2013, LOG METH COMPUT SCI, V9, DOI 10.2168/LMCS-9(3:11)2013
   Bornholt J, 2014, ACM SIGPLAN NOTICES, V49, P51, DOI 10.1145/2541940.2541958
   Bradski G, 2000, DR DOBBS J, V25, P120
   Buttari A, 2008, ACM T MATH SOFTWARE, V34, DOI 10.1145/1377596.1377597
   Buttari Alfredo., 2007, EXPLOITING MIXED PRE, V16
   Cadambi Srihari, 2010, Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, P86
   Carbin M, 2012, ACM SIGPLAN NOTICES, V47, P169, DOI 10.1145/2345156.2254086
   CHINCHOR N, 1992, FOURTH MESSAGE UNDERSTANDING CONFERENCE (MUC-4), P22
   Constandache I, 2009, IEEE INFOCOM SER, P2716, DOI 10.1109/INFCOM.2009.5062218
   Dalibard V, 2017, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE ON WORLD WIDE WEB (WWW'17), P479, DOI 10.1145/3038912.3052662
   de Lemos R., 2013, Lecture Notes in Computer Science, V7475, P1, DOI DOI 10.1007/978-3-642-35813-5_1
   Dean J, 2004, USENIX ASSOCIATION PROCEEDINGS OF THE SIXTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDE '04), P137
   Dong M., 2011, Proceedings of the 9th international conference on Mobile systems, applications, and services, MobiSys '11, P85
   Düben P, 2015, DES AUT TEST EUROPE, P764
   Esmaeilzadeh H, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P301
   Farrell A, 2016, PROCEEDINGS OF USENIX ATC '16: 2016 USENIX ANNUAL TECHNICAL CONFERENCE, P421
   GILKS WR, 1994, STATISTICIAN, V43, P169, DOI 10.2307/2348941
   Goiri I, 2015, ACM SIGPLAN NOTICES, V50, P383, DOI [10.1145/2694344.2694351, 10.1145/2775054.2694351]
   Goodman ND., 2008, UAI, P220
   Gordon Andrew D., 2014, P FUTURE SOFTWARE EN, P167, DOI [10.1145/2593882.2593900, DOI 10.1145/2593882.2593900]
   Han S, 2016, Harvard Yenching Ins, V101, P123
   Hegde R., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P30, DOI 10.1109/LPE.1999.799405
   Hellerstein Joseph L, 2004, Feedback control of computing systems
   Hoffmann H, 2015, SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P198, DOI 10.1145/2815400.2815403
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Hu GY, 2019, I S MOD ANAL SIM COM, P61, DOI 10.1109/MASCOTS.2019.00017
   IBM Knowledge Center, MIQCP MIX INT PROGR
   Jain V., 2010, Fddb: A benchmark for face detection in unconstrained settings
   Jamshidi Pooyan, 2017, 2017 IEEE/ACM 12th International Symposium on Software Engineering for Adaptive and Self-Managing Systems (SEAMS). Proceedings, P31, DOI 10.1109/SEAMS.2017.11
   Kennedy Ken., 2002, Optimizing compilers for modern architectures: a dependence-based approach
   Khudia DS, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P554, DOI 10.1145/2749469.2750371
   KNIGHT JC, 1986, IEEE T SOFTWARE ENG, V12, P96, DOI 10.1109/TSE.1986.6312924
   Kramer J, 2007, FOSE 2007: FUTURE OF SOFTWARE ENGINEERING, P259, DOI 10.1109/FOSE.2007.19
   Krizhevsky A., 2009, LEARNING MULTIPLE LA, DOI DOI 10.1145/3065386
   Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
   Laptev N, 2012, PROC VLDB ENDOW, V5, P1028, DOI 10.14778/2336664.2336675
   Li XYS, 2002, ACM T MATH SOFTWARE, V28, P152, DOI 10.1145/567806.567808
   Liu Liu., 2020, P 28 ACM JOINT M EUR
   Liu Liu., 2019, RAPIDS REPOSITORY GI
   Liu S, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/1961296.1950391
   Lv Q, 2007, P 33 INT C VER LARG, P950
   Mahajan D., 2015, 2 WORKSH APPR COMP S
   McAfee L, 2015, INT SYM CODE GENER, P125, DOI 10.1109/CGO.2015.7054193
   Misailovic S, 2014, ACM SIGPLAN NOTICES, V49, P309, DOI [10.1145/10.1145/2660193.2660231, 10.1145/2714064.2660231]
   Mishra Asit K, 2014, WORKSHOP APPROXIMATE, P52
   Mishra N, 2018, ACM SIGPLAN NOTICES, V53, P184, DOI [10.1145/3296957.3173184, 10.1145/3173162.3173184]
   Mishra N, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON AUTOMATIC COMPUTING (ICAC), P125, DOI 10.1109/ICAC.2017.29
   Mishra Nikita., 2018, COMMUNICATION
   Mixed Integer Programming Tool, 2017, GUR OPT 7 25
   Navidpour Sara., 2011, EUR SOFTW ENG C ACM
   NVIDIA Corporation, 2017, NVIDIA JETS TX1 DEV
   Park J, 2015, 2015 10TH JOINT MEETING OF THE EUROPEAN SOFTWARE ENGINEERING CONFERENCE AND THE ACM SIGSOFT SYMPOSIUM ON THE FOUNDATIONS OF SOFTWARE ENGINEERING (ESEC/FSE 2015) PROCEEDINGS, P745, DOI 10.1145/2786805.2786807
   Park S, 2005, ACM SIGPLAN NOTICES, V40, P171, DOI 10.1145/1047659.1040320
   Pedregosa F, 2011, J. Mach. Learn. Res., V12, P2825
   Pei Y, 2020, INT CONFER PARA, P373, DOI 10.1145/3410463.3414636
   Pei Y, 2019, INT CONFER PARA, P295, DOI 10.1109/PACT.2019.00031
   Pfeffer A., 2001, IJCAI
   Qt for Python, 2020, QT PYTH
   Rahimi A, 2015, DES AUT TEST EUROPE, P1497
   Rahimi A, 2013, IEEE T CIRCUITS-II, V60, P847, DOI 10.1109/TCSII.2013.2281934
   Ramsey N, 2002, ACM SIGPLAN NOTICES, V37, P154, DOI 10.1145/565816.503288
   Ranjan A, 2015, DES AUT CON, DOI 10.1145/2744769.2744799
   Rinard Martin, 2006, Proceedings of the 20th annual international conference on Supercomputing, P324, DOI 10.1145/1183401.1183447
   Rubio-González C, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503296
   Rubner Y, 2000, INT J COMPUT VISION, V40, P99, DOI 10.1023/A:1026543900054
   Samavatian M.H., 2014, Proceedings of the Design Automation Conference (DAC), P1
   Sampson A, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2644808
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   San Miguel J, 2014, INT SYMP MICROARCH, P127, DOI 10.1109/MICRO.2014.22
   Shim BY, 2004, IEEE T VLSI SYST, V12, P497, DOI 10.1109/TVLSI.2004.826201
   Sidiroglou Stelios, 2011, ESEC FSE 11
   Sui X, 2016, ACM SIGPLAN NOTICES, V51, P607, DOI 10.1145/2954679.2872402
   Tawhid R, 2008, LECT NOTES COMPUT SC, V5301, P490, DOI 10.1007/978-3-540-87875-9_35
   Vassiliadis V, 2015, ACM SIGPLAN NOTICES, V50, P275, DOI [10.1145/2858788.2688546, 10.1145/2688500.2688546]
   Wang S, 2018, ACM SIGPLAN NOTICES, V53, P154, DOI [10.1145/3173162.3173206, 10.1145/3296957.3173206]
   Wang Z, 2004, SIGNAL PROCESS-IMAGE, V19, P121, DOI 10.1016/S0923-5965(03)00076-6
   Whaley RC, 2001, PARALLEL COMPUT, V27, P3, DOI 10.1016/S0167-8191(00)00087-9
   Wolfe M.J., 1990, Optimizing Supercompilers for Supercomputers
   Xu R, 2018, PROCEEDINGS OF THE 2018 USENIX ANNUAL TECHNICAL CONFERENCE, P43
   Yuntan Fang, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P131, DOI 10.1109/ATS.2012.57
   Zeng K, 2014, SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, P277, DOI 10.1145/2588555.2588579
   Zhang HZ, 2016, ACM SIGPLAN NOTICES, V51, P545, DOI 10.1145/2954679.2872375
   Zima Hans., 1991, SUPERCOMPILERS PARAL
NR 102
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 13
DI 10.1145/3477428
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300003
DA 2024-07-18
ER

PT J
AU Dey, S
   Nandi, S
   Trivedi, G
AF Dey, Sukanta
   Nandi, Sukumar
   Trivedi, Gaurav
TI Machine Learning Approach for Fast Electromigration Aware Aging
   Prediction in Incremental Design of Large Scale On-chip Power Grid
   Network
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electromigration; machine learning; MTTF; neural network; power grid
   network; regression; reliability
ID STRESS EVOLUTION; CHECKING
AB With the advancement of technology nodes, Electromigration (EM) signoff has become increasingly difficult, which requires a considerable amount of time for an incremental change in the power grid (PG) network design in a chip. The traditional Black's empirical equation and Blech's criterion are still used for EM assessment, which is a tune-consuming process. In this article, for the first time, we propose a machine learning (ML) approach to obtain the EM-aware aging prediction of the PG network. We use neural network based regression as our core ML technique to instantly predict the lifetime of a perturbed PG network. The performance and accuracy of the proposed model using neural network are compared with the well-known standard regression models. We also propose a new failure criterion based on which the EM-aging prediction is done. Potential EM-affected metal segments of the PG network is detected by using a logistic-regression-based classification ML technique. Experiments on different standard PG benchmarks show a significant speedup for our ML model compared to the state-of-the-art models. The predicted value of MTTF for different PG benchmarks using our approach is also better than some of the state-of-the-art MTTF prediction models and comparable to the other accurate models.
C1 [Dey, Sukanta; Nandi, Sukumar] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
   [Trivedi, Gaurav] Indian Inst Technol Guwahati, Dept Elect & Elect Engn, Gauhati 781039, Assam, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Guwahati
RP Dey, S (corresponding author), Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
EM sukanta.dey@iitg.ac.in; sukumar@iitg.ac.in; trivedi@iitg.ac.in
RI Trivedi, Gaurav/J-9069-2019; Nandi, Sukumar/AGV-8994-2022; Dey,
   Sukanta/R-3306-2017; Trivedi, Gaurav/ABX-6534-2022
OI Trivedi, Gaurav/0000-0001-8472-2139; Nandi, Sukumar/0000-0002-5869-1057;
   Dey, Sukanta/0000-0003-2981-4051; 
CR [Anonymous], 2018, DEEP LEARNING WIKIPE
   Bailey Brian, 2018, Chip Aging Becomes Design Problem
   BLACK JR, 1969, IEEE T ELECTRON DEV, VED16, P338, DOI 10.1109/T-ED.1969.16754
   BLECH IA, 1976, J APPL PHYS, V47, P1203, DOI 10.1063/1.322842
   Boghrati B, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2611763
   Chang CC, 2011, ACM T INTEL SYST TEC, V2, DOI 10.1145/1961189.1961199
   Chatterjee S, 2018, IEEE T COMPUT AID D, V37, P1317, DOI 10.1109/TCAD.2017.2666723
   Chatterjee S, 2017, ICCAD-IEEE ACM INT, P659, DOI 10.1109/ICCAD.2017.8203840
   Chatterjee S, 2015, IEEE T COMPUT AID D, V34, P1509, DOI 10.1109/TCAD.2015.2419215
   Cook C, 2018, IEEE T VLSI SYST, V26, P969, DOI 10.1109/TVLSI.2018.2800707
   Cournapeau David., 2007, Scikit-learn: Machine learning in Python
   Davis TA, 2010, ACM T MATH SOFTWARE, V37, DOI 10.1145/1824801.1824814
   Dey S, 2018, IEEE COMP SOC ANN, P40, DOI 10.1109/ISVLSI.2018.00018
   Dey S, 2017, I CONF VLSI DESIGN, P107, DOI 10.1109/VLSID.2017.8
   Elfadel I.A. M., 2018, Machine learning in VLSI computer-aided design
   Hastie T., 2009, The Elements of Statistical Learning
   Huang X, 2016, IEEE T COMPUT AID D, V35, P1848, DOI 10.1109/TCAD.2016.2524540
   Huang YJ, 2018, IEEE T COMP PACK MAN, V8, P699, DOI 10.1109/TCPMT.2017.2788896
   Inna P., 2016, ON CHIP POWER DELIVE, P373
   Jadon U, 2016, 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), P43, DOI 10.1109/RTEICT.2016.7807779
   Kahng AB, 2013, ASIA S PACIF DES AUT, P527, DOI 10.1109/ASPDAC.2013.6509650
   Köse S, 2012, INTEGRATION, V45, P149, DOI 10.1016/j.vlsi.2011.09.003
   KORHONEN MA, 1993, J APPL PHYS, V73, P3790, DOI 10.1063/1.354073
   Lee K.-D., 2012, INT RELIABILITY PHYS, p6B
   Murphy KP, 2012, MACHINE LEARNING: A PROBABILISTIC PERSPECTIVE, P1
   Nair S. M., 2019, P IEEE INT REL PHYS, P1
   Najm FN, 2019, INT RELIAB PHY SYM
   Najm Farid N., 2015, P 2015 S INT S PHYS, P101
   Nassif SR, 2008, ASIA S PACIF DES AUT, P317
   Qian HF, 2005, IEEE T COMPUT AID D, V24, P1204, DOI 10.1109/TCAD.2005.850863
   Rasmussen CE, 2004, LECT NOTES ARTIF INT, V3176, P63, DOI 10.1007/978-3-540-28650-9_4
   Sardar S, 2021, J COMPOS MATER, V55, P873, DOI 10.1177/0021998320960520
   Sukharev V, 2018, IEEE T DEVICE MAT RE, V18, P498, DOI 10.1109/TDMR.2018.2874244
   Sukharev V, 2014, ICCAD-IEEE ACM INT, P428, DOI 10.1109/ICCAD.2014.7001387
   Synopsys Inc, 2019, GOLD STAND ACC CIRC
   Tan SXD, 2018, INTEGRATION, V60, P132, DOI 10.1016/j.vlsi.2017.08.009
   Tin Kam Ho, 1995, Proceedings of the Third International Conference on Document Analysis and Recognition, P278, DOI 10.1109/ICDAR.1995.598994
   Wang XY, 2017, ICCAD-IEEE ACM INT, P169, DOI 10.1109/ICCAD.2017.8203775
   Wang XY, 2017, DES AUT TEST EUROPE, P1727, DOI 10.23919/DATE.2017.7927272
   Yu B, 2016, SCI CHINA INFORM SCI, V59, DOI 10.1007/s11432-016-5560-6
   Zhong Y, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P194, DOI 10.1109/ISQED.2008.57
NR 41
TC 5
Z9 5
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 42
DI 10.1145/3399677
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200007
DA 2024-07-18
ER

PT J
AU Hoque, T
   Yang, K
   Karam, R
   Tajik, S
   Forte, D
   Tehranipoor, M
   Bhunia, S
AF Hoque, Tamzidul
   Yang, Kai
   Karam, Robert
   Tajik, Shahin
   Forte, Domenic
   Tehranipoor, Mark
   Bhunia, Swarup
TI Hidden in Plaintext: An Obfuscation-based Countermeasure against FPGA
   Bitstream Tampering Attacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FPGA bitstream tampering; FPGA security; Trojan prevention
ID DESIGN
AB Field Programmable Gate Arrays (FPGAs) have become an attractive choice for diverse applications due to their reconfigurability and unique security features. However, designs mapped to FPGAs are prone to malicious modifications or tampering of critical functions. Besides, targeted modifications have demonstrably compromised FPGA implementations of various cryptographic primitives. Existing security measures based on encryption and authentication can be bypassed using their side-channel vulnerabilities to execute bitstream tampering attacks. Furthermore, numerous resource-constrained applications are now equipped with low-end FPGAs, which may not support power-hungry cryptographic solutions. In this article, we propose a novel obfuscation-based approach to achieve strong resistance against both random and targeted pre-configuration tampering of critical functions in an FPGA design. Our solution first identifies the unique structural and functional features that separate the critical function from the rest of the design using a machine learning guided framework. The selected features are eliminated by applying appropriate obfuscation techniques, many of which take advantage of "FPGA dark silicon"-unused lookup table resources-to mask the critical functions. Furthermore, following the same obfuscation principle, a redundancy-based technique is proposed to thwart targeted, rule-based, and random tampering. We have developed a complete methodology and custom software toolflow that integrates with commercial tools. By applying the masking technique on a design containing AES, we show the effectiveness of the proposed framework in hiding the critical S-Box function. We implement the redundancy integrated solution in various cryptographic designs to analyze the overhead. To protect 16.2% critical component of a design, the proposed approach incurs an average area overhead of only 2.4% over similar redundancy-based approaches, while achieving strong security.
C1 [Hoque, Tamzidul; Yang, Kai; Karam, Robert; Tajik, Shahin; Forte, Domenic; Tehranipoor, Mark; Bhunia, Swarup] Univ Florida, 968 Ctr Dr, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Hoque, T (corresponding author), Univ Florida, 968 Ctr Dr, Gainesville, FL 32611 USA.
EM thoque@ufl.edu; kyang84@ufl.edu; robkaram@ufl.edu; stajik@ufl.edu;
   dforte@ece.ufl.edu; tehranipoor@ece.ufl.edu; swarup@ece.ufl.edu
RI Karam, Robert/AAX-5098-2020
OI Karam, Robert/0000-0002-2713-029X; Hoque, Tamzidul/0000-0002-6845-0361;
   Bhunia, Swarup/0000-0001-6082-6961; Forte, Domenic/0000-0002-2794-7320
FU Cisco; National Science Foundation (NSF) [1603483]; Direct For Computer
   & Info Scie & Enginr; Division Of Computer and Network Systems [1603483]
   Funding Source: National Science Foundation
FX This work is funded in part by Cisco and National Science Foundation
   (NSF) Grant #1603483.
CR Al-Omary A., 2018, PROC SUSTAIN RESILIE, P52
   Albrecht C., 2005, PROC INT WORKSHOP LO
   [Anonymous], 2018, IEEE 36 VLSI TEST S
   [Anonymous], 2018, IOT TIMES
   Basto L, 2000, IEEE DES TEST COMPUT, V17, P54, DOI 10.1109/54.867895
   Chakraborty P, 2018, PROCEEDINGS OF THE 2018 ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST), P56, DOI 10.1109/AsianHOST.2018.8607163
   Chakraborty RS, 2013, IEEE DES TEST, V30, P45, DOI 10.1109/MDT.2013.2247460
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chakravarty P, 2019, IDEA OF THE UNIVERSITY: HISTORIES AND CONTEXTS, P181, DOI 10.1109/HST.2019.8741028
   Drimer S., 2008, IEEE Computer Society Annual Volume, P292
   Ebrahimi M, 2016, IEEE T VLSI SYST, V24, P932, DOI 10.1109/TVLSI.2015.2425653
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Hoffmann M., 2018, IACR Transactions on Cryptographic Hardware and Embedded Systems, V2018, P277, DOI [10.13154/tches.v2018.i2.277-297, DOI 10.13154/TCHES.V2018.I2.277-297]
   Karam R., 2016, 2016 INT C RECONFIGU, P1, DOI DOI 10.1109/SCEECS.2016.7509283
   Karam R, 2017, ASIA S PACIF DES AUT, P611, DOI 10.1109/ASPDAC.2017.7858391
   Pham DK, 2017, DES AUT TEST EUROPE, P894, DOI 10.23919/DATE.2017.7927114
   Lee Y.W., 2015, Language Testing, V32, P1, DOI DOI 10.1177//0265532214565387
   Liu H, 2005, IEEE T KNOWL DATA EN, V17, P491, DOI 10.1109/TKDE.2005.66
   Lohrke H., 2018, IACR T CRYPTOGRAPHIC, DOI DOI 10.46586/TCHES.V2018.I3.573-595
   Mal-Sarkar S, 2016, IEEE T MULTI-SCALE C, V2, P186, DOI 10.1109/TMSCS.2016.2584052
   Moradi Amir., 2013, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, 2013, P91, DOI DOI 10.1145/2435264.2435282
   OpenCores, 2018, REF COMM FREE OP SOU
   Skorobogatov SP, 2002, LECT NOTES COMPUT SC, V2523, P2
   Sosa P M., 2016, Calculating Nonlinearity of Boolean Functions with Walsh-Hadamard Transform
   Swierczynski P, 2018, IEEE T COMPUT, V67, P348, DOI 10.1109/TC.2016.2646367
   Swierczynski P, 2015, IEEE T COMPUT AID D, V34, P1236, DOI 10.1109/TCAD.2015.2399455
   Swierczynski P, 2015, ANN IEEE SYM FIELD P, P151, DOI 10.1109/FCCM.2015.55
   Swierczynski Pawel, 2018, THESIS
   Synplify Pro, 2018, LOG SYNTH FPGA DES
   Tajik S, 2017, CCS'17: PROCEEDINGS OF THE 2017 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1661, DOI 10.1145/3133956.3134039
   Trimberger SM, 2014, P IEEE, V102, P1248, DOI 10.1109/JPROC.2014.2331672
   Trimberger S, 2007, DES AUT CON, P5, DOI 10.1109/DAC.2007.375042
   Xilinx, 2018, Vivado Design Suite
   Xilinx, 2015, SEC MON IP COR
   Xilinx, 2019, APPL VEH NETW CONN
NR 35
TC 10
Z9 10
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 4
DI 10.1145/3361147
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700004
OA Bronze
DA 2024-07-18
ER

PT J
AU Pourshirazi, B
   Beigi, MV
   Zhu, ZC
   Memik, G
AF Pourshirazi, Bahareh
   Beigi, Majed Valad
   Zhu, Zhichun
   Memik, Gokhan
TI Writeback-Aware LLC Management for PCM-Based Main Memory Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Phase change memory; write endurance; energy consumption; performance;
   last level cache
ID PHASE-CHANGE MEMORY; PERFORMANCE
AB With the increase in the number of data-intensive applications on today's workloads, DRAM-based main memories are struggling to satisfy the growing data demand capacity. Phase Change Memory (PCM) is a type of non-volatile memory technology that has been explored as a promising alternative for DRAM-based main memories due to its better scalability and lower leakage energy. Despite its many advantages, PCM also has shortcomings such as long write latency, high write energy consumption, and limited write endurance, which are all related to the write operations.
   In this article, we propose a novel writeback-aware Last Level Cache (LLC) management scheme named WALL to reduce the number of LLC writebacks and consequently improve performance, energy efficiency, and lifetime of a PCM-based main memory system. First, we investigate the writeback behavior of LLC sets and show that writebacks are not uniformly distributed among sets; some sets observe much higher writeback rates than others. We then propose a writeback-aware set-balancing mechanism, which employs the underutilized LLC sets with few writebacks as an auxiliary storage for the evicted dirty lines from sets with frequent writebacks. We also propose a simple and effective writeback-aware replacement policy to avoid the eviction of the dirty blocks that are highly reused after being evicted from the cache.
   Our experimental results show that WALL achieves an average of 30.9% reduction in the total number of LLC writebacks, compared to the baseline scheme, which uses the LRU replacement policy. As a result, WALL can reduce the memory energy consumption by 23.1% and enhance PCM lifetime by 1.29x, on average, on an 8-core system with a 4GB PCM main memory, running memory-intensive applications.
C1 [Pourshirazi, Bahareh; Zhu, Zhichun] Univ Illinois, Elect & Comp Engn Dept, Chicago, IL 60607 USA.
   [Beigi, Majed Valad; Memik, Gokhan] Northwestern Univ, Elect Engn & Comp Sci Dept, Evanston, IL 60208 USA.
C3 University of Illinois System; University of Illinois Chicago;
   University of Illinois Chicago Hospital; Northwestern University
RP Pourshirazi, B (corresponding author), Univ Illinois, Elect & Comp Engn Dept, Chicago, IL 60607 USA.
EM bpours2@uic.edu; majed.beigi@northwestern.edu; zzhu@uic.edu;
   memik@eecs.northwestern.edu
RI Memik, Gokhan/B-7251-2009
FU National Science Foundation [CCF-1513899]
FX This work is supported in part by the National Science Foundation under
   Grant No. CCF-1513899.
CR Arjomand M.., 2016, P ISCA
   Beigi M. V., 2018, P IPDPS
   Beigi MV, 2016, MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P415, DOI 10.1145/2989081.2989085
   BIENIA C, 2009, PACT, P72
   Chen D., 2017, P DATE
   Condit J., 2009, P SOSP
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   IBM, PROT PHASE CHANG MEM
   Joshi A., 2015, P MICRO
   Kultursay Emre, 2013, P ISPASS
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee H. H. S., P MICRO
   Lim K, 2008, CONF PROC INT SYMP C, P315, DOI 10.1109/ISCA.2008.37
   Lu Y., 2014, P ICCD
   nas, NAS Parallel Benchmarks
   Poremba M, 2015, IEEE COMPUT ARCHIT L, V14, P140, DOI 10.1109/LCA.2015.2402435
   Pourshirazi B., 2018, P DATE
   Pourshirazi B., 2016, P IPDPS
   Pourshirazi B., 2017, P MEMSYS
   Qureshi MK, 2012, CONF PROC INT SYMP C, P380, DOI [10.1109/ISCA.2012.6237033, 10.1145/2366231.2337203]
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Qureshi MoinuddinK., 2010, Proceedings of HPCA
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Rolan Dyer, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P529, DOI 10.1145/1669112.1669178
   Wang XL, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2555289.2555304
   Wang Z., 2014, P HPCA
   Wong HSP, 2010, P IEEE, V98, P2201, DOI 10.1109/JPROC.2010.2070050
   Wu Xiaoxia., 2009, Proceedings of ISCA
   Xia F, 2014, PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), P211
   Xia F, 2015, J COMPUT SCI TECH-CH, V30, P121, DOI 10.1007/s11390-015-1509-2
   Xu C, 2015, INT S HIGH PERF COMP, P476, DOI 10.1109/HPCA.2015.7056056
   Youngdon Choi, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P46, DOI 10.1109/ISSCC.2012.6176872
   Zhang D., 2016, P DAC
   Zhang L., 2016, P ISCA
   Zhang MZ, 2017, INT S HIGH PERF COMP, P385, DOI 10.1109/HPCA.2017.45
   Zhou P, 2014, IEEE T COMPUT, V63, P2080, DOI 10.1109/TC.2013.76
NR 36
TC 2
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 18
DI 10.1145/3292009
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300005
OA Bronze
DA 2024-07-18
ER

PT J
AU Gomez, AF
   Champac, V
AF Gomez, Andres F.
   Champac, Victor
TI Selection of Critical Paths for Reliable Frequency Scaling under
   BTI-Aging Considering Workload Uncertainty and Process Variations
   Effects
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Aging of circuits and systems; Statistical timing analysis; Failure
   prediction; Dynamic Frequency Scaling
ID TIMING ANALYSIS; NBTI; PREDICTION
AB Conventional clock guardbanding to assure a circuit's reliable operation under device aging due to NBTI/PBTI and process variations introduce significant performance loss in modern nanometer circuits. Dynamic Frequency Scaling (DFS) is a more efficient technique that allows us to adjust the system clock frequency according to the process condition and aging deterioration of the circuit. At the design phase, the DFS technique requires the identification of the logic paths to be monitored to introduce the required circuitry to monitor their delay. However, critical path identification is a complex problem due to three major challenges: (1) The critical paths of the circuit depend on the stress duty cycle of the devices, which are unknown in advance at design phase; (2) the critical paths of the circuit depend on the process parameters variations, whose impact on delay depend on the spatial correlation due to proximity at the circuit layout; and (3) the critical paths reordering probability may change over time due to aging. This article presents a methodology for efficient selection of the critical paths to be monitored under a DFS framework, addressing the aforementioned challenges. Experimental results on ISCAS 85/89 benchmark circuits show the feasibility of the proposed approach to select a restricted path set while providing reliable aging monitoring.
C1 [Gomez, Andres F.; Champac, Victor] Natl Inst Astrophys Opt & Elect, Luis Enrique Erro 1, Puebla, Mexico.
C3 Instituto Nacional de Astrofisica, Optica y Electronica
RP Gomez, AF (corresponding author), Natl Inst Astrophys Opt & Elect, Luis Enrique Erro 1, Puebla, Mexico.
EM fgomez@inaoep.mx; champac@inaoep.mx
FU CONACYT (Mexico) [420129/264560]
FX This work was supported by CONACYT (Mexico) through the Ph.D.
   scholarship number 420129/264560.
CR Agarwal M, 2007, IEEE VLSI TEST SYMP, P277, DOI 10.1109/vts.2007.22
   [Anonymous], 2007 ACM INT WORKSH
   [Anonymous], IEEE T CIRCUITS SYST
   [Anonymous], 2010, INCORPORATING EFFECT
   [Anonymous], 2015, COMPACT MODELING BTI
   [Anonymous], 2006, P ACM IEEE DATE MUN
   [Anonymous], REACTION DIFFUSION M
   [Anonymous], 2012 IEEE INT M FUT
   [Anonymous], 2008, WHITHE PAPER FREESCA
   [Anonymous], 2014 INT TEST C
   Baba AH, 2009, IEEE VLSI TEST SYMP, P215, DOI 10.1109/VTS.2009.56
   Blaauw D, 2008, IEEE T COMPUT AID D, V27, P589, DOI 10.1109/TCAD.2007.907047
   Burden R. L., 2015, Cengage Learning
   Chen J., 2012, Proceedings of the Great Lakes Symposium on VLSI, P45
   Firouzi F, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2746237
   Gherman V, 2011, DES AUT TEST EUROPE, P1626
   Gomez AF, 2016, IEEE T VLSI SYST, V24, P2438, DOI 10.1109/TVLSI.2015.2513379
   Jin S, 2011, INTEGRATION, V44, P185, DOI 10.1016/j.vlsi.2011.03.004
   Jin S, 2010, ASIAN TEST SYMPOSIUM, P117, DOI 10.1109/ATS.2010.29
   Kerber A, 2014, IEEE ELECTR DEVICE L, V35, P294, DOI 10.1109/LED.2014.2298096
   Khan S, 2012, IEEE INT SYMP DESIGN, P348, DOI 10.1109/DDECS.2012.6219086
   Khoshavi N, 2017, INTEGRATION, V59, P10, DOI 10.1016/j.vlsi.2017.03.013
   Kiamehr S, 2013, INT SYM QUAL ELECT, P53, DOI 10.1109/ISQED.2013.6523590
   Kostin S, 2014, LATIN AMER TEST WORK
   Lorenz D, 2014, MICROELECTRON RELIAB, V54, P1075, DOI 10.1016/j.microrel.2014.01.013
   Sivadasan A, 2016, DES AUT TEST EUROPE, P1020
   Tudor B, 2012, MICROELECTRON RELIAB, V52, P1565, DOI 10.1016/j.microrel.2011.12.008
   Wang WP, 2008, IEEE CUST INTEGR CIR, P13, DOI 10.1109/CICC.2008.4672007
   Wu KC, 2011, DES AUT TEST EUROPE, P1572
   Wu KC, 2009, DES AUT TEST EUROPE, P75
   Xiong JJ, 2007, IEEE T COMPUT AID D, V26, P619, DOI 10.1109/TCAD.2006.884403
   Yang HI, 2011, IEEE T CIRCUITS-I, V58, P1239, DOI 10.1109/TCSI.2010.2096112
   Zafar S, 2005, IEEE T DEVICE MAT RE, V5, P45, DOI 10.1109/TDMR.2005.845880
   Zandian B, 2010, I C DEPEND SYS NETWO, P151, DOI 10.1109/DSN.2010.5544916
NR 34
TC 6
Z9 7
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 27
DI 10.1145/3177864
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200001
DA 2024-07-18
ER

PT J
AU Han, M
   Han, Y
   Kim, SW
   Lee, H
   Park, I
AF Han, Miseon
   Han, Youngsun
   Kim, Seon Wook
   Lee, Hokyoon
   Park, Il
TI Content-Aware Bit Shuffling for Maximizing PCM Endurance
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Bit shuffling; PCM; lifetime; bit flips; stuck-at fault; endurance
ID PHASE-CHANGE MEMORY; MAIN MEMORY; COSET CODES; LIFETIME; ACCESS
AB Recently, phase change memory (PCM) has been emerging as a strong replacement for DRAM owing to its many advantages such as nonvolatility, high capacity, low leakage power, and so on. However, PCM is still restricted for use as main memory because of its limited write endurance. There have been many methods introduced to resolve the problem by either reducing or spreading out bit flips. Although many previous studies have significantly contributed to reducing bit flips, they still have the drawback that lower bits are flipped more often than higher bits because the lower bits frequently change their bit values. Also, interblock wear-leveling schemes are commonly employed for spreading out bit flips by shifting input data, but they increase the number of bit flips per write. In this article, we propose a noble content-aware bit shuffling (CABS) technique that minimizes bit flips and evenly distributes them to maximize the lifetime of PCM at the bit level. We also introduce two additional optimizations, namely, addition of an inversion bit and use of an XOR key, to further reduce bit flips. Moreover, CABS is capable of recovering from stuck-at faults by restricting the change in values of stuck-at cells. Experimental results showed that CABS outperformed the existing state-of-the-art methods in the aspect of PCM lifetime extension with minimal overhead. CABS achieved up to 48.5% enhanced lifetime compared to the data comparison write (DCW) method only with a few metadata bits. Moreover, CABS obtained approximately 9.7% of improved write throughput than DCW because it significantly reduced bit flips and evenly distributed them. Also, CABS reduced about 5.4% of write dynamic energy compared to DCW. Finally, we have also confirmed that CABS is fully applicable to BCH codes as it was able to reduce the maximum number of bit flips in metadata cells by 32.1%.
C1 [Han, Miseon; Kim, Seon Wook] Korea Univ, Int Ctr Converging Technol 513, Seoul 02841, South Korea.
   [Han, Youngsun] Kyungil Univ, 202 2nd Engn Bldg, Yangsan 38428, South Korea.
   [Lee, Hokyoon; Park, Il] SK Hynix, Icheon, South Korea.
C3 Korea University; Kyungil University; SK Group; SK Hynix
RP Kim, SW (corresponding author), Korea Univ, Int Ctr Converging Technol 513, Seoul 02841, South Korea.
EM mesunyyam@korea.ac.kr; youngsun@kiu.kr; seon@korea.ac.kr;
   hokyoon.lee@sk.com; il.park@sk.com
OI Han, Youngsun/0000-0001-7712-2514; Kim, Seon/0000-0001-6555-1741
FU SK hynix Inc.
FX This article was the result of the research project supported by SK
   hynix Inc.
CR Alsuwaiyan A, 2015, IEEE INT SYMP NANO, P13, DOI 10.1109/NANOARCH.2015.7180577
   [Anonymous], 2008, P 18 ACM GREAT LAK S
   Chen CH, 2012, DES AUT CON, P453
   Chen Shimin, 2011, P 5 BIENN C INN DAT, P21, DOI DOI 10.1145/2029956.2029964
   Di Carlo S, 2014, ACM T ARCHIT CODE OP, V11, P75, DOI 10.1145/2631919
   FORNEY GD, 1988, IEEE T INFORM THEORY, V34, P1123, DOI 10.1109/18.21245
   FORNEY GD, 1988, IEEE T INFORM THEORY, V34, P1152, DOI 10.1109/18.21246
   Han JW, 2000, SIGMOD RECORD, V29, P1
   Han Miseon, 2016, IEIE Transactions on Smart Processing & Computing, V5, P337
   Heng I, 1998, APPL MATH LETT, V11, P77, DOI 10.1016/S0893-9659(98)00059-7
   Jacobvitz AN, 2013, INT S HIGH PERF COMP, P222, DOI 10.1109/HPCA.2013.6522321
   Jiang L, 2014, I C DEPEND SYS NETWO, P216, DOI 10.1109/DSN.2014.32
   Khouzani HA, 2015, ASIA S PACIF DES AUT, P508, DOI 10.1109/ASPDAC.2015.7059057
   LAWRIE DH, 1975, IEEE T COMPUT, V24, P1145, DOI 10.1109/T-C.1975.224157
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lin Y., 2016, 2016 45 INT C PAR PR
   Liu D., 2016, IEEE T PARALL DISTR, V99, P1
   Liu D, 2014, IEEE T COMPUT AID D, V33, P1450, DOI 10.1109/TCAD.2014.2341922
   Maddah R, 2015, INT S HIGH PERF COMP, P320, DOI 10.1109/HPCA.2015.7056043
   MASSEY JL, 1965, IEEE T INFORM THEORY, V11, P580, DOI 10.1109/TIT.1965.1053833
   Micheloni R., 2010, ERROR CORRECTION COD, V1st
   Nak Hee Seong, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P115, DOI 10.1109/MICRO.2010.46
   NanGate, 2008, NANG 45NM OP CELL LI
   Phansalkar A, 2007, CONF PROC INT SYMP C, P412, DOI 10.1145/1273440.1250713
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Synopsys, 2010, DES COMP US GUID
   Synopsys, 2016, PRIMETIME GOLD TIM S
   Wang J, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P175, DOI 10.1109/ICCD.2011.6081394
   Wang RJ, 2015, ACM SIGPLAN NOTICES, V50, P19, DOI 10.1145/2694344.2694352
   Xiangyu Dong, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P31, DOI 10.1109/ASPDAC.2011.5722206
   Xu W, 2009, I SYMPOS LOW POWER E, P237
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yoon DH, 2013, INT CONF HIGH PERFOR, DOI 10.1145/2503210.2503221
   Youngdon Choi, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P46, DOI 10.1109/ISSCC.2012.6176872
   Yu M, 2013, 2013 10TH INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (FSKD), P428, DOI 10.1109/FSKD.2013.6816235
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 39
TC 9
Z9 11
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 48
DI 10.1145/3017445
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200009
DA 2024-07-18
ER

PT J
AU Chen, GQ
   Xu, Y
   Hu, X
   Guo, XY
   Ma, J
   Hu, Y
   Xie, Y
AF Chen, Guoqing
   Xu, Yi
   Hu, Xing
   Guo, Xiangyang
   Ma, Jun
   Hu, Yu
   Xie, Yuan
TI TSocket: Thermal Sustainable Power Budgeting
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Management; Performance; Reliability; Power budgeting;
   performance optimization; thermal modeling; multicore system
ID PERFORMANCE; DVFS
AB As technology scales, thermal management for multicore architectures becomes a critical challenge due to increasing power density. Existing power budgeting techniques focus on maximizing performance under a given power budget by optimizing the core configurations. In multicore era, a chip-wide power budget, however, is not sufficient to ensure thermal constraints because the thermal sustainable power capacity varies with different threading strategies and core configurations. In this article, we propose two models to dynamically estimate the thermal sustainable power capacity in homogeneous multicore systems: uniform power model and nonuniform power model. These two models convert the thermal effect of threading strategies and core configurations into power capacity, which provide a context-based core power capacity for power budgeting. Based on these models, we introduce a power budgeting framework aiming to improve the performance within thermal constraints, named as TSocket. Compared to the chip-wide power budgeting solution, TSocket shows 19% average performance improvement for the PARSEC benchmarks in single program scenario and up to 11% performance improvement in multiprogram scenario. The performance improvement is achieved by reducing thermal violations and exploring thermal headrooms.
C1 [Chen, Guoqing] Adv Micro Devices Inc, AMD Res China Lab, Beijing, Peoples R China.
   [Xu, Yi] Macau Univ Sci & Technol, Space Sci Inst, Macau, Peoples R China.
   [Hu, Xing] Huawei Technol Co Ltd, Shannon Lab, Shenzhen, Peoples R China.
   [Guo, Xiangyang] N Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA.
   [Ma, Jun] China Natl Petr Corp, Beijing, Peoples R China.
   [Hu, Yu] Chinese Acad Sci, Inst Comp Technol, Beijing, Peoples R China.
   [Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
C3 Advanced Micro Devices; Macau University of Science & Technology; Huawei
   Technologies; North Carolina State University; China National Petroleum
   Corporation; Chinese Academy of Sciences; Institute of Computing
   Technology, CAS; University of California System; University of
   California Santa Barbara
RP Chen, GQ (corresponding author), Adv Micro Devices Inc, AMD Res China Lab, Beijing, Peoples R China.
EM guoqingl.chen@amd.com
RI Chen, Guoqing/A-8553-2010
CR [Anonymous], P INT C PAR ARCH COM
   [Anonymous], BID APPL POW MAN
   [Anonymous], INT PENT M PROC
   [Anonymous], CSLTR20081052 CORN U
   Bartolini A, 2013, IEEE T PARALL DISTR, V24, P170, DOI 10.1109/TPDS.2012.117
   Bartolini Andrea., 2011, Design, Automation Test in Europe Conference Exhibition DATE, P1
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chadha G, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P141
   Cochran R, 2011, INT SYMP MICROARCH, P175
   Dagum L, 1998, IEEE COMPUT SCI ENG, V5, P46, DOI 10.1109/99.660313
   Elfadel IM, 2013, DES AUT TEST EUROPE, P1879
   Esmaeilzadeh H, 2012, IEEE MICRO, V32, P122, DOI 10.1109/MM.2012.17
   Henkel J, 2015, DES AUT CON, DOI 10.1145/2744769.2747938
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Isci C, 2006, INT SYMP MICROARCH, P347
   Kim J, 2002, IEEE J SOLID-ST CIRC, V37, P639, DOI 10.1109/4.997858
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Li J, 2006, INT S HIGH PERF COMP, P77
   Ma K, 2012, INT CONFER PARA, P13
   Pagani S., 2014, 2014 INT C HARDWARES, P1
   Paul Indrani., 2013, P 40 ANN INT S COMPU, P285, DOI [10.1145/2485922.2485947, DOI 10.1145/2485922.2485947]
   Rangan KK, 2011, INT S HIGH PERF COMP, P3, DOI 10.1109/HPCA.2011.5749712
   Rotem E, 2012, IEEE MICRO, V32, P20, DOI 10.1109/MM.2012.12
   Shafiei Mahnaz, 2015, 2015 IEEE Sensors. Proceedings, P1, DOI 10.1109/ICSENS.2015.7370331
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Su B, 2014, INT SYMP MICROARCH, P445, DOI 10.1109/MICRO.2014.17
   Wang XR, 2011, IEEE T PARALL DISTR, V22, P1681, DOI 10.1109/TPDS.2011.39
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Xiuyi Zhou, 2008, 2008 37th International Conference on Parallel Processing (ICPP), P115, DOI 10.1109/ICPP.2008.51
NR 29
TC 3
Z9 3
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 29
DI 10.1145/2837023
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400011
DA 2024-07-18
ER

PT J
AU Wang, R
   Chakrabarty, K
   Bhawmik, S
AF Wang, Ran
   Chakrabarty, Krishnendu
   Bhawmik, Sudipta
TI Built-In Self-Test and Test Scheduling for Interposer-Based 2.5D IC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; 2.5D IC; silicon interposer; built-in
   self-test; test-path scheduling
ID SILICON INTERPOSER; BIST; SCAN
AB Interposer-based 2.5D integrated circuits (ICs) are seen today as a precursor to 3D ICs based on through-silicon vias (TSVs). All the dies and the interposer in a 2.5D IC must be adequately tested for product qualification. We present an efficient built-in self-test (BIST) architecture for targeting defects in dies and in the interposer interconnects. The proposed BIST architecture can also be used for fault diagnosis during interconnect testing. To reduce the overall test cost, we describe a test scheduling and optimization technique under power constraints. We present simulation results to validate the BIST architecture and demonstrate fault detection, synthesis results to evaluate the area overhead of the proposed BIST architecture, and test scheduling results to highlight the effectiveness of the optimization approach.
C1 [Wang, Ran; Chakrabarty, Krishnendu] Duke Univ, Elect & Comp Engn, Durham, NC 27708 USA.
   [Bhawmik, Sudipta] Qualcomm Inc, San Diego, CA USA.
C3 Duke University; Qualcomm
RP Wang, R (corresponding author), Duke Univ, Elect & Comp Engn, Box 90291,130 Hudson Hall, Durham, NC 27708 USA.
EM ran.wang531@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU National Science Foundation [CCF-1017391]; Semiconductor Research
   Corporation [2470]
FX This work was supported in part by the National Science Foundation under
   grant no. CCF-1017391, and by the Semiconductor Research Corporation
   under contract no. 2470.
CR Albrecht C., 2005, PROC INT WORKSHOP LO
   [Anonymous], 2012, LIFTING VEIL SILICON
   [Anonymous], 2010, XILINX STACKED SILIC
   [Anonymous], P 3D ARCH SEM INT PA
   [Anonymous], P DES AUT TEST EUR C
   [Anonymous], 2010, CHIP SCALE REV
   Banijamali B, 2011, ELEC COMP C, P285, DOI 10.1109/ECTC.2011.5898527
   Bruce R. H., 1989, 26th ACM/IEEE Design Automation Conference (ACM No.477890 and IEEE Cat. No.89CH2734-2), P389, DOI 10.1145/74382.74447
   BUSHNELL ML, 2000, FRONTIERS ELECT TEST, V17
   Chi C.-C., 2013, VLSI Test Symp, P118
   Chi Chun-Chuan, 2011, P INT TEST C
   Chiang CH, 1997, IEEE VLSI TEST SYMP, P376, DOI 10.1109/VTEST.1997.600311
   Dorsey Patrick., 2010, Xilinx White Paper: Virtex-7 FPGAs, P1
   Goel Sandeep Kumar, 2013, P IEEE INT TEST C
   HASSAN ASM, 1992, IEEE T COMPUT AID D, V11, P1278, DOI 10.1109/43.170990
   Huang S.-Y., 2013, P INT ON LIN TEST S
   Huang Shi-Yu, 2013, P IEEE INT TEST C
   IEEE Computer Society, 2001, 114912001 IEEE COMP
   Jones Handel H., 2010, CISC VIS NETW IND GL
   Kapoor A, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P626, DOI 10.1109/ICCAD.2004.1382651
   Kumagai K, 2008, ELEC COMP C, P571
   Li L, 2003, INT TEST CONF P, P460, DOI 10.1109/TEST.2003.1270871
   Parulkar I, 2001, ACM T DES AUTOMAT EL, V6, P423, DOI 10.1145/383251.383253
   Shamshiri S, 2005, ACM T DES AUTOMAT EL, V10, P673, DOI 10.1145/1109118.1109124
   Singh AD, 2003, ACM T DES AUTOMAT EL, V8, P491, DOI 10.1145/944027.944033
   Sunohara M, 2008, ELEC COMP C, P847
   Sunter S., 2010, IEEE International Test Conference (ITC), P1
   Tai K. L., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P191, DOI 10.1109/ASPDAC.2000.835095
   Wagner P. T., 1987, International Test Conference 1987 Proceedings: Integration of Test with Design and Manufacturing (Cat. No.87CH2347-2), P52
   Wang R., 2013, IEEE AS TEST S
   Wang R., 2014, P IEEE VLSI TEST S V
   Wang RS, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1835420.1835426
   Wang S, 2002, INT TEST CONF P, P834, DOI 10.1109/TEST.2002.1041837
   Wen X., 2011, IEEE International Green Computing Conference and Workshops, P1
   Yannou Jean-Marc, 2011, 3D PACKAGING MAG, P11
NR 35
TC 15
Z9 16
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 58
DI 10.1145/2757278
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900012
DA 2024-07-18
ER

PT J
AU Beznia, K
   Bounceur, A
   Euler, R
   Mir, S
AF Beznia, Kamel
   Bounceur, Ahcene
   Euler, Reinhardt
   Mir, Salvador
TI A Tool for Analog/RF BIST Evaluation Using Statistical Models of Circuit
   Parameters
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Reliability; BIST evaluation; analog/RF test;
   computer-aided test; copula theory; statistical modeling; test metrics
   estimation
ID OF-FIT TESTS; TEST METRICS; COPULAS; DESIGN
AB Testing analog integrated circuits is expensive in terms of both test equipment and time. To reduce the cost, Design-For-Test techniques (DFT) such as Built-In Self-Test (BIST) have been developed. For a given Circuit Under Test (CUT), the choice of a suitable technique should be made at the design stage as a result of the analysis of test metrics such as test escapes and yield loss. However, it is very hard to carry out this estimation for analog/RF circuits by using fault simulation techniques. Instead, the estimation of parametric test metrics is made possible by Monte Carlo circuit-level simulations and the construction of statistical models. These models represent the output parameter space of the CUT in which the test metrics are defined. In addition, models of the input parameter space may be required to accelerate the simulations and obtain higher confidence in the DFT choices. In this work, we describe a methodological flow for the selection of most adequate statistical models and several techniques that can be used for obtaining these models. Some of these techniques have been integrated into a Computer-Aided Test (CAT) tool for the automation of the process of test metrics estimation. This estimation is illustrated for the case of a BIST solution for CMOS imager pixels that requires the use of advanced statistical modeling techniques.
C1 [Beznia, Kamel; Bounceur, Ahcene; Euler, Reinhardt] Univ Brest, Lab STICC Lab, F-29238 Brest, France.
   [Mir, Salvador] TIMA Lab, F-38031 Grenoble, France.
C3 Universite de Bretagne Occidentale; Communaute Universite Grenoble
   Alpes; Institut National Polytechnique de Grenoble; Universite Grenoble
   Alpes (UGA); Centre National de la Recherche Scientifique (CNRS)
RP Bounceur, A (corresponding author), Univ Brest, Lab STICC Lab, 20 Ave Victor Le Gorgeu, F-29238 Brest, France.
EM ahcene.bounceur@univ-brest.fr
RI Euler, Reinhardt/AAE-4497-2020
OI Euler, Reinhardt/0000-0002-4294-286X
CR Baringhaus L., 1988, METRIKA, V35, P339, DOI DOI 10.1007/BF02613322
   Beznia K., 2011, Proceedings of the 2011 IEEE 17th International Mixed-Signals, Sensors and Systems Test Workshop (IMS3TW 2011), P48, DOI 10.1109/IMS3TW.2011.19
   Beznia K., 2013, P 28 IEEE INT C DES
   Beznia K., 2013, THESIS U BREST UBO B
   Beznia K., 2012, P IEEE INT C EL CIRC, P272
   Beznia K, 2013, 2013 8TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), P25, DOI 10.1109/DTIS.2013.6527772
   Bounceur A., 2006, P 12 INT MIX SIGN TE, P19
   Bounceur A., 2007, P 14 INT C VER LARG, V249, P281
   Bounceur A, 2007, J ELECTRON TEST, V23, P471, DOI 10.1007/s10836-007-5006-6
   Bounceur A, 2011, IEEE T COMPUT AID D, V30, P1400, DOI 10.1109/TCAD.2011.2149522
   CLAYTON DG, 1978, BIOMETRIKA, V65, P141, DOI 10.1093/biomet/65.1.141
   Fan YQ, 1997, J MULTIVARIATE ANAL, V62, P36, DOI 10.1006/jmva.1997.1672
   GENEST C, 1986, CAN J STAT, V14, P145, DOI 10.2307/3314660
   Genest C, 2009, INSUR MATH ECON, V44, P199, DOI 10.1016/j.insmatheco.2007.10.005
   Huang K, 2013, 2013 8TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), P6, DOI 10.1109/DTIS.2013.6527768
   Lechuga Y., 2008, P 23 INT C DES CIRC
   Lizarraga L, 2009, IEEE VLSI TEST SYMP, P189, DOI 10.1109/VTS.2009.30
   Malevergne Y, 2003, QUANT FINANC, V3, P231, DOI 10.1088/1469-7688/3/4/301
   Nelsen RB, 1999, INTRO COPULAS
   Rivoirard V., 2009, STAT MATH ACTION
   Singhee A, 2009, IEEE T COMPUT AID D, V28, P1176, DOI 10.1109/TCAD.2009.2020721
   Stratigopoulos HG, 2010, ICCAD-IEEE ACM INT, P241, DOI 10.1109/ICCAD.2010.5654165
   Stratigopoulos HG, 2009, IEEE T COMPUT AID D, V28, P582, DOI 10.1109/TCAD.2009.2016136
NR 23
TC 5
Z9 5
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 31
DI 10.1145/2699837
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900015
DA 2024-07-18
ER

PT J
AU Taouil, M
   Hamdioui, S
   Marinissen, EJ
AF Taouil, Mottaqiallah
   Hamdioui, Said
   Marinissen, Erik Jan
TI Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer Matching
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 3D integration; wafer matching; matching criterion; Algorithms;
   Economics
ID DESIGN; DIE
AB Three-Dimensional Stacked IC (3D-SIC) using Through-Silicion Vias (TSVs) is an emerging technology that provides heterogeneous integration, higher performance, and lower power consumption compared to traditional ICs. Stacking 3D-SICs usingWafer-to-Wafer (W2W) has several advantages such as high stacking throughput, high TSV density, and the ability to handle thin wafers and small dies. However, it suffers from low-compound yield as the stacking of good dies on bad dies and vice versa cannot be prevented. This article investigates wafer matching as a means for yield improvement. It first defines a complete wafer matching framework consisting of different scenarios, each a combination of a matching process (defines the order of wafer selection), a matching criterion (defines whether good or bad dies are matched), wafer rotation (defines either wafers are rotated or not), and a repository type. The repository type specifies whether either the repository is filled immediately after each wafer selection (i.e., running repository) or after all wafers are matched (i.e., static repository). A mapping of prior work on the framework shows that existing research has mainly explored scenarios based on static repositories. Therefore, the article analyzes scenarios based on running repositories. Simulation results show that scenarios based on running repositories improve the compound yield with up to 13.4% relative to random W2W stacking; the improvement strongly depends on the number of stacked dies, die yield, repository size, as well as on the used matching process. Moreover, the results reveal that scenarios based on running repositories outperform those of static repositories in terms of yield improvement at significant runtime reduction (three orders of magnitude) and lower memory complexity (from exponential to linear in terms of stack size).
C1 [Taouil, Mottaqiallah; Hamdioui, Said] Delft Univ Technol, Dept Software & Comp Technol, NL-2628 CN Delft, Netherlands.
   [Marinissen, Erik Jan] IMEC VZW, B-3001 Louvain, Belgium.
C3 Delft University of Technology; IMEC
RP Taouil, M (corresponding author), Delft Univ Technol, Dept Software & Comp Technol, Stevinweg 1, NL-2628 CN Delft, Netherlands.
EM m.taouil@tudelft.nl
RI Marinissen, Erik Jan/AAE-9722-2020
OI Marinissen, Erik Jan/0000-0002-5058-8303
CR Agrawal V.D., 2000, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits
   Baliga J, 2004, IEEE SPECTRUM, V41, P43, DOI 10.1109/MSPEC.2004.1270547
   Davis JA, 2001, P IEEE, V89, P305, DOI 10.1109/5.915376
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   de Vries DK, 2005, IEEE T SEMICONDUCT M, V18, P136, DOI 10.1109/TSM.2004.836656
   Ferri C, 2008, ACM J EMERG TECH COM, V4, DOI 10.1145/1412587.1412592
   Garrou P. E., 2008, HDB 3D INTEGRATION, V1
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Loh GH, 2007, IEEE MICRO, V27, P31, DOI 10.1109/MM.2007.59
   Patti RS, 2006, P IEEE, V94, P1214, DOI 10.1109/JPROC.2006.873612
   Puttaswamy K, 2009, IEEE T COMPUT, V58, P1369, DOI 10.1109/TC.2009.92
   Reda S, 2009, IEEE T VLSI SYST, V17, P1357, DOI 10.1109/TVLSI.2008.2003513
   Singh E., 2012, Proc. International Test Conference, P1
   Singh E, 2011, IEEE VLSI TEST SYMP, P32, DOI 10.1109/VTS.2011.5783751
   Smith G., 2007, Proceedings - International Fertiliser Society, P1, DOI 10.1007/978-3-7643-7557-7_1
   Taouil M., 2010, Proc. IEEE International Test Conference, P1
   Tsai YF, 2008, IEEE T VLSI SYST, V16, P444, DOI 10.1109/TVLSI.2007.915429
   Verbree Jouke, 2010, 2010 15th IEEE European Test Symposium (ETS 2010), P36, DOI 10.1109/ETSYM.2010.5512785
NR 18
TC 4
Z9 4
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
DI 10.1145/2699832
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900003
DA 2024-07-18
ER

PT J
AU Baek, S
   Lee, HG
   Nicopoulos, C
   Kim, J
AF Baek, Seungcheol
   Lee, Hyung Gyu
   Nicopoulos, Chrysostomos
   Kim, Jongman
TI Designing Hybrid DRAM/PCM Main Memory Systems Utilizing Dual-Phase
   Compression
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Design; Algorithms; Phase-change memory; data compression;
   durability; low power
ID RANDOM-ACCESS MEMORY; CACHE COMPRESSION; CAPACITY
AB The last few years have witnessed the emergence of a promising new memory technology, namely Phase-Change Memory (PCM). Due to its inherent ability to scale deeply into the nanoscale regime and its low power consumption, PCM is increasingly viewed as an attractive alternative for the memory subsystem of future microprocessor architectures. However, PCM is marred by a duo of potentially show-stopping deficiencies, that is, poor write performance (especially when compared to the prevalent and ubiquitous DRAM technology) and limited durability. These weaknesses have urged designers to develop various supporting architectural techniques to aid and complement the operation of the PCM while mitigating its innate flaws. One promising such solution is the deployment of hybridized memory architectures that fuse DRAM and PCM, in order to combine the best attributes of each technology. In this article, we introduce a novel Dual-Phase Compression (DPC) scheme and its architectural design aimed at DRAM/PCM hybrids, which caters to the limitations of PCM technology while optimizing memory performance. The DPC technique is specifically optimized for PCM-based environments and is transparent to the operation of the remaining components of the memory subsystem. Furthermore, the proposed architecture is imbued with a multifaceted wear-leveling technique to enhance the durability and prolong the lifetime of the PCM. Extensive simulations with traces from real applications running on a full-system simulator demonstrate 20.4% performance improvement and 46.9% energy reduction, on average, as compared to a baseline DRAM/PCM hybrid implementation. Additionally, the multifaceted wear-leveling technique is shown to significantly prolong the lifetime of the PCM.
C1 [Baek, Seungcheol; Kim, Jongman] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Lee, Hyung Gyu] Daegu Univ, Gyongsan 712714, Gyeongsanbuk Do, South Korea.
   [Nicopoulos, Chrysostomos] Univ Cyprus, CY-1678 Nicosia, Cyprus.
C3 University System of Georgia; Georgia Institute of Technology; Daegu
   University; University of Cyprus
RP Lee, HG (corresponding author), Daegu Univ, 201 Daegudae Ro, Gyongsan 712714, Gyeongsanbuk Do, South Korea.
EM hgichon2@hotmail.com
OI Nicopoulos, Chrysostomos/0000-0001-6389-6068; Baek,
   Seungcheol/0009-0007-1624-4586
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education [NRF-2013R1A1A2063350]
FX This research was supported by Basic Science Research Program through
   the National Research Foundation of Korea (NRF) funded by the Ministry
   of Education (NRF-2013R1A1A2063350). S. Baek and H. G. Lee are primary
   co-authors.
CR Alameldeen AR, 2007, INT S HIGH PERF COMP, P228
   Alameldeen AR, 2004, CONF PROC INT SYMP C, P212
   [Anonymous], DDR2667 SAMS
   [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], PROC INT DEV STRUCT
   [Anonymous], INTR POW PROC
   [Anonymous], 2004, 1500 U WISC MAD
   Arjomand M, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P373, DOI 10.1109/ICCD.2011.6081426
   Baek S, 2013, INT S HIGH PERF COMP, P131, DOI 10.1109/HPCA.2013.6522313
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Bheda Rishiraj A., 2011, 2011 International Green Computing Conference and Workshops, P1
   Bivens A., 2010, 2010 IEEE INT MEMORY, P1
   Chang MT, 2013, INT S HIGH PERF COMP, P143, DOI 10.1109/HPCA.2013.6522314
   Chen X, 2010, IEEE T VLSI SYST, V18, P1196, DOI 10.1109/TVLSI.2009.2020989
   Das Reetuparna, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P215, DOI 10.1109/HPCA.2008.4658641
   Dhiman G, 2009, DES AUT CON, P664
   Dusser J, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P46, DOI 10.1145/1542275.1542288
   Ekman M, 2005, CONF PROC INT SYMP C, P74, DOI 10.1109/ISCA.2005.6
   Freitas RF, 2008, IBM J RES DEV, V52, P439, DOI 10.1147/rd.524.0439
   Guangyu Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P211, DOI 10.1109/ASPDAC.2011.5722186
   Islam MM, 2009, INT CONFER PARA, P237, DOI 10.1109/PACT.2009.29
   Kong JF, 2010, I C DEPEND SYS NETWO, P333, DOI 10.1109/DSN.2010.5544298
   Kurd N, 2015, IEEE J SOLID-ST CIRC, V50, P49, DOI [10.1109/JSSC.2014.2368126, 10.1109/ISSCC.2014.6757361]
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi M. K., 2010, P 16 INT S HIGH PERF, P1
   Qureshi MK, 2011, INT SYMP MICROARCH, P318
   Qureshi MK, 2007, INT S HIGH PERF COMP, P250
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Raoux S, 2008, IBM J RES DEV, V52, P465, DOI 10.1147/rd.524.0465
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Seong NH, 2010, CONF PROC INT SYMP C, P383, DOI 10.1145/1816038.1816014
   Villa L, 2000, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2000.898072
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Xie YJ, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P135, DOI 10.1109/ICCD.2011.6081388
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yang J, 2000, INT SYMP MICROARCH, P258, DOI 10.1109/MICRO.2000.898076
   Youngdon Choi, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P46, DOI 10.1109/ISSCC.2012.6176872
   Zhang WY, 2009, INT CONFER PARA, P101, DOI 10.1109/PACT.2009.30
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 42
TC 6
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 11
DI 10.1145/2658989
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400011
DA 2024-07-18
ER

PT J
AU Bolchini, C
   Sandionigi, C
AF Bolchini, Cristiana
   Sandionigi, Chiara
TI Design of Hardened Embedded Systems on Multi-FPGA Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Fault tolerance; multi-FPGA; partitioning
AB The aim of this article is the definition of a reliability-aware methodology for the design of embedded systems on multi-FPGA platforms. The designed system must be able to detect the occurrence of faults globally and autonomously, in order to recover or to mitigate their effects. Two categories of faults are identified, based on their impact on the device elements; (i) recoverable faults, transient problems that can be fixed without causing a lasting effect namely and (ii) nonrecoverable faults, those that cause a permanent problem, making the portion of the fabric unusable. While some aspects can be taken from previous solutions available in literature, several open issues exist. In fact, no complete design methodology handling all the peculiar issues of the considered scenario has been proposed yet, a gap we aim at filling with our work. The final system exposes reliability properties and increases its overall lifetime and availability.
C1 [Bolchini, Cristiana] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Milan, Italy.
   [Sandionigi, Chiara] CEA, LIST, Embedded Comp Lab, F-91191 Gif Sur Yvette, France.
C3 Polytechnic University of Milan; CEA; Universite Paris Saclay
RP Sandionigi, C (corresponding author), CEA, LIST, Embedded Comp Lab, F-91191 Gif Sur Yvette, France.
EM Chiara.sandionigi@cea.fr
RI bolchini, cristiana/N-4973-2019
OI bolchini, cristiana/0000-0001-5065-7906
CR Alaghi A, 2006, ASIAN TEST SYMPOSIUM, P293
   Alfke P., 1998, XILINX FPGAS TECHNIC
   [Anonymous], SER MORGAN KAUFMANN
   Atmel, 2007, F280E 2007 RAD HARD
   Bolchini C., 2011, 2011 International Conference on Field Programmable Logic and Applications, P532, DOI 10.1109/FPL.2011.104
   Bolchini C., 2011, 2011 IEEE 17th International On-Line Testing Symposium (IOLTS 2011), P92, DOI 10.1109/IOLTS.2011.5993817
   Bolchini C., 2010, Proceedings of the 2010 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2010), P191, DOI 10.1109/DFT.2010.30
   BOLCHINI C, 2011, P INT S DEF FAULT TO, P34
   Bolchini C, 2008, INT SYM DEFEC FAU TO, P332, DOI 10.1109/DFT.2008.8
   Bolchini C, 2011, IEEE T COMPUT, V60, P1744, DOI 10.1109/TC.2010.281
   Bolchini C, 2010, IEEE EMBED SYST LETT, V2, P107, DOI 10.1109/LES.2010.2073441
   Carmichael C., 2009, CORRECTING SINGLE EV
   Carmichael C., 2000, CORRECTING SINGLE EV
   Emmert J, 2000, ANN IEEE SYM FIELD P, P165, DOI 10.1109/FPGA.2000.903403
   European Cooperation for Space Standardization, 2008, METH CALC RAD REC IT
   Fossati L., 2011, Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), P113, DOI 10.1109/AHS.2011.5963924
   MAY TC, 1979, IEEE T ELECTRON DEV, V26, P2, DOI 10.1109/T-ED.1979.19370
   Mitra S, 2004, IEEE DES TEST COMPUT, V21, P228, DOI 10.1109/MDT.2004.18
   Montminy DP, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P701
   Morgan K. S., 2006, SEU INDUCED PERSISTE
   Petrick D., 2004, P MIL AER APPL PROGR
   Poivey C., 2007, HEAVY ION SEE TEST V
   Renovell M, 2002, 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P385, DOI 10.1109/SBCCI.2002.1137687
   Samudrala PK, 2004, IEEE T NUCL SCI, V51, P2957, DOI 10.1109/TNS.2004.834955
   SMITH GE, 2006, P CIE INT C RAD SHAN, P1
   Srinivasan S, 2008, IEEE T DEPEND SECURE, V5, P115, DOI 10.1109/TDSC.2007.70235
   Srinivasan S, 2006, DES AUT CON, P630, DOI 10.1109/DAC.2006.229305
   Synplicity, 2014, HAPS 34
   Xilinx, 2006, TMRTOOL
   Ziegler JF, 1996, IBM J RES DEV, V40, P19, DOI 10.1147/rd.401.0019
NR 30
TC 2
Z9 2
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 16
DI 10.1145/2676551
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400016
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Sinha, R
   Girault, A
   Goessler, G
   Roop, PS
AF Sinha, Roopak
   Girault, Alain
   Goessler, Gregor
   Roop, Partha S.
TI A Formal Approach to Incremental Converter Synthesis for System-on-Chip
   Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Verification; Correct-by-construction
   design; system-on-a-chip; protocol conversion; two-player games
ID PROTOCOL CONVERTER; GENERATION; VERIFICATION
AB A system-on-chip (SoC) contains numerous intellectual property blocks, or IPs. Protocol mismatches between IPs may affect the system-level functionality of the SoC. Mismatches are addressed by introducing converters to control inter-IP interactions. Current approaches towards converter generation find limited practical application as they use restrictive models, lack formal rigour, handle a small subset of commonly encountered mismatches, and/or are not scalable. We propose a formal technique for SoC design using incremental converter synthesis. The proposed formulation provides precise models for protocols and requirements, and provides a scalable algorithm that allows adding multiple components and requirements to an SoC incrementally. We prove that the technique is sound and complete. Experimental results obtained using real-life AMBA benchmarks show the scalability and wide range of mismatches handled by our approach.
C1 [Girault, Alain; Goessler, Gregor] INRIA, F-38330 Montbonnot St Martin, France.
   [Girault, Alain; Goessler, Gregor] Univ Grenoble Alpes, F-38330 Montbonnot St Martin, France.
   [Roop, Partha S.] Univ Auckland, Auckland 1010, New Zealand.
C3 Inria; Communaute Universite Grenoble Alpes; Universite Grenoble Alpes
   (UGA); University of Auckland
RP Sinha, R (corresponding author), Auckland Univ Technol, 55 Wellesley St E, Auckland 1010, New Zealand.
EM rsinha@aut.ac.nz
RI Roop, Partha/AAL-2839-2020; Sinha, Roopak/T-3740-2019
OI Sinha, Roopak/0000-0001-9486-7833
CR Akella J., 1991, P IEEE INT C COMP DE, P410
   Androutsopoulos V, 2004, IEE P-COMPUT DIG T, V151, P391, DOI 10.1049/ip-cdt:20041100
   [Anonymous], 2008, ATHENAUM
   [Anonymous], 2011, XCELL J
   [Anonymous], HDB THEORETICAL COMP
   Avnit K, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497562
   Benveniste A, 2003, P IEEE, V91, P64, DOI 10.1109/JPROC.2002.805826
   Berardi D., 2005, 31 INT C VERY LARGE, P613
   BORRIELLO G, 1988, THESIS U CALIFORNIA
   Borriello Gaetano., 1987, P INT C CONPUTER AID, P481
   Cao J, 2009, LECT NOTES COMPUT SC, V5642, P249
   Chatterjee K, 2010, LECT NOTES COMPUT SC, V6199, P599, DOI 10.1007/978-3-642-14162-1_50
   D'silva V, 2005, IEE P-COMPUT DIG T, V152, P20, DOI 10.1049/ip-cdt:20045097
   Daveau JM, 1997, IEEE T VLSI SYST, V5, P136, DOI 10.1109/92.555993
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   Dobkin RR, 2004, INT SYMP ASYNCHRON C, P170, DOI 10.1109/ASYNC.2004.1299298
   Fujita M, 2010, INT SYM QUAL ELECT, P515, DOI 10.1109/ISQED.2010.5450526
   Gerstlauer A, 2007, IEEE T COMPUT AID D, V26, P1676, DOI 10.1109/TCAD.2007.895794
   Gierds C, 2012, IEEE T SERV COMPUT, V5, P72, DOI 10.1109/TSC.2010.57
   GREEN PE, 1986, IEEE T COMMUN, V34, P257, DOI 10.1109/TCOM.1986.1096529
   Hofmann R, 2002, P IEEE INT ASIC C&E, P221, DOI 10.1109/ASIC.2002.1158060
   Keating M., 2002, REUSE METHODOLOGY MA
   Kumar R, 1996, PROCEEDINGS OF THE 1996 IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER-AIDED CONTROL SYSTEM DESIGN, P32, DOI 10.1109/CACSD.1996.555193
   Kumar R, 1997, DISCRETE EVENT DYN S, V7, P295, DOI 10.1023/A:1008258331497
   Kupferman O, 2001, INFORM COMPUT, V164, P322, DOI 10.1006/inco.2000.2893
   Madl G, 2009, IEEE T IND INFORM, V5, P241, DOI 10.1109/TII.2009.2026896
   Mead C., 1980, INTRO VLSI SYSTEMS
   Milner R., 1989, Communication and concurrency
   NARAYAN S, 1995, DES AUT CON, P468
   Passerone R, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P132, DOI 10.1109/ICCAD.2002.1167525
   Passerone R, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P8, DOI [10.1145/277044.277047, 10.1109/DAC.1998.724431]
   Roop PS, 2009, NINTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P148, DOI 10.1109/ACSD.2009.25
   Saleh R, 2006, P IEEE, V94, P1050, DOI 10.1109/JPROC.2006.873611
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Sinha R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/296206
   Sinha R, 2009, DES AUT TEST EUROPE, P123
   Tivoli M, 2007, LECT NOTES COMPUT SC, V4424, P185
   TRIPAKIS S, 2009, P 7 ACM INT C EMB SO, P67
   Vyatkin VV, 2005, IEEE T IND INFORM, V1, P4, DOI 10.1109/TII.2005.843829
   Watanabe S, 2007, ASIA S PACIF DES AUT, P280
   ZIMMERMANN H, 1980, IEEE T COMMUN, V28, P425, DOI 10.1109/TCOM.1980.1094702
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 57
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 13
DI 10.1145/2663344
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400013
DA 2024-07-18
ER

PT J
AU Sinha, S
   Srikanthan, T
AF Sinha, Sharad
   Srikanthan, Thambipillai
TI Dataflow Graph Partitioning for Area-Efficient High-Level Synthesis with
   Systems Perspective
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Automatic synthesis; computer-aided design;
   high-level synthesis; FPGA; design-space exploration; datapath synthesis
AB Area efficiency in datapath synthesis is a widely accepted goal of high-level synthesis. Applications represented by their dataflow graphs are synthesized using resource sharing principles to reduce the area. However, existing resource sharing algorithms focus on absolute area reduction and maximal resource sharing. This kind of a design approach leads to constraints on how often, in terms of number of clock cycles, a new set of input data can be fed to an application. It also leads to very large multiplexers in case of very big dataflow graphs with hundreds of nodes. An adaptive dataflow graph partitioning algorithm is proposed that partitions a graph taking into account a user-defined constraint on how often a new set of input data (generally referred to as data initiation interval) is available. At the same time, a resource sharing algorithm is applied to such partitions in order to reduce area. Multiple design points are generated for a given dataflow graph with different area and time measures to enable a designer to make decisions. We demonstrate our graph partitioning algorithm using synthetically generated large dataflow graphs and on some benchmark applications.
C1 [Sinha, Sharad; Srikanthan, Thambipillai] Nanyang Technol Univ, Sch Comp Engn, Ctr High Performance Embedded Syst CHiPES, Singapore 639798, Singapore.
C3 Nanyang Technological University
RP Sinha, S (corresponding author), Nanyang Technol Univ, Sch Comp Engn, Ctr High Performance Embedded Syst CHiPES, N4-02A-32,Nanyang Ave, Singapore 639798, Singapore.
EM sharad-sinha@pmail.ntu.edu.sg
RI SINHA, SHARAD/R-2575-2017; SINHA, SHARAD/J-6775-2019
OI SINHA, SHARAD/0000-0002-4532-2017
CR [Anonymous], PLAXIS B
   Calypto Catapult, 2012, CAT PROD FAM
   Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33
   Cardoso J. M. P., 2001, P 9 ANN IEEE S FIELD, P31
   Chen DM, 2004, ASIA S PACIF DES AUT, P68, DOI 10.1109/ASPDAC.2004.1337542
   Chongyong Yin, 2009, 2009 12th International Symposium on Integrated Circuits (ISIC 2009), P659
   Chu-Yi Huang, 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P499, DOI 10.1109/DAC.1990.114907
   Cong J., 2008, Proc. Design, P1057, DOI DOI 10.1145/1403375.1403629
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Dhawan Udit, 2010, 2010 2nd Asia Symposium on Quality Electronic Design (ASQED 2010), P151, DOI 10.1109/ASQED.2010.5548235
   Express DFG Benchmarks, 2014, EXPR SPEC
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   Gupta R., 2004, SPARK PARALLELIZING
   Inagi M, 2006, 2006 IEEE International Conference on Field Programmable Technology, Proceedings, P361, DOI 10.1109/FPT.2006.270348
   Jiang YC, 2007, IEEE T VLSI SYST, V15, P1351, DOI 10.1109/TVLSI.2007.909806
   Kim TM, 2007, IEEE IC CAD, P435, DOI 10.1109/ICCAD.2007.4397304
   Kurdahi F. J., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P210, DOI 10.1145/37888.37920
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Mohan R, 2001, PROC SPIE, V4525, P27, DOI 10.1117/12.434382
   Pangrle B. M., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P536, DOI 10.1109/DAC.1988.14812
   Purna KMG, 1999, IEEE T COMPUT, V48, P579, DOI 10.1109/12.773795
   Sivaraman M., 2002, Proc. of the 2002 International Conference on Compilers, Architecture, P35
   Srinivasan V, 2001, IEEE T VLSI SYST, V9, P140, DOI 10.1109/92.920829
   Trimaran A., 2007, RES COMPILER SPECIFI
   TSENG CJ, 1986, IEEE T COMPUT AID D, V5, P379, DOI 10.1109/TCAD.1986.1270207
   Vivadohls/Xilinx Autoesl, 2012, VIV HLS FORM AUT SPE
   Zaretsky DC, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P595
   Zhou RZ, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P513, DOI 10.1109/ASPDAC.1998.669539
NR 28
TC 4
Z9 6
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 5
DI 10.1145/2660769
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400005
DA 2024-07-18
ER

PT J
AU Schneider, R
   Goswami, D
   Chakraborty, S
   Bordoloi, U
   Eles, P
   Peng, ZB
AF Schneider, Reinhard
   Goswami, Dip
   Chakraborty, Samarjit
   Bordoloi, Unmesh
   Eles, Petru
   Peng, Zebo
TI Quantifying Notions of Extensibility in FlexRay Schedule Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; FlexRay; extensibility; schedule
   synthesis; automotive
ID SCHEDULABILITY ANALYSIS; PERFORMANCE ANALYSIS; COMMUNICATION; NETWORK;
   SEGMENT; DESIGN
AB FlexRay has now become a well-established in-vehicle communication bus at most original equipment manufacturers (OEMs) such as BMW, Audi, and GM. Given the increasing cost of verification and the high degree of crosslinking between components in automotive architectures, an incremental design process is commonly followed. In order to incorporate FlexRay-based designs in such a process, the resulting schedules must be extensible, that is: (i) when messages are added in later iterations, they must preserve deadline guarantees of already scheduled messages, and (ii) they must accommodate as many new messages as possible without changes to existing schedules. Apart from extensible scheduling having not received much attention so far, traditional metrics used for quantifying them cannot be trivially adapted to FlexRay schedules. This is because they do not exploit specific properties of the FlexRay protocol. In this article we, for the first time, introduce new notions of extensibility for FlexRay that capture all the protocol-specific properties. In particular, we focus on the dynamic segment of FlexRay and we present a number of metrics to quantify extensible schedules. Based on the introduced metrics, we propose strategies to synthesize extensible schedules and compare the results of different scheduling algorithms. We demonstrate the applicability of the results with industrial-size case studies and also show that the proposed metrics may also be visually represented, thereby allowing for easy interpretation.
C1 [Schneider, Reinhard; Chakraborty, Samarjit] Tech Univ Munich, Dept Elect Engn, D-80290 Munich, Germany.
   [Goswami, Dip] Eindhoven Univ Technol, Dept Elect Engn, NL-5600 MB Eindhoven, Netherlands.
   [Bordoloi, Unmesh; Eles, Petru; Peng, Zebo] Linkoping Univ, Dept Comp Sci, Linkoping, Sweden.
C3 Technical University of Munich; Eindhoven University of Technology;
   Linkoping University
RP Schneider, R (corresponding author), Tech Univ Munich, Dept Elect Engn, D-80290 Munich, Germany.
EM reinhard.schneider@res.ei.tum.de
RI Chakraborty, Samarjit/AAU-9569-2020
OI Chakraborty, Samarjit/0000-0002-0503-6235
CR Anand M, 2008, ACM SIGPLAN NOTICES, V43, P61, DOI 10.1145/1379023.1375666
   [Anonymous], 2010, P 15 INT C EL MACH I
   [Anonymous], P 4 EUR C EMB REAL T
   Armengaud E, 2008, IEEE T IND INFORM, V4, P146, DOI 10.1109/TII.2008.2002704
   Autosarxcp, 2013, SPEC MOD XCP
   Baker TP, 2009, EUROMICRO, P141, DOI 10.1109/ECRTS.2009.25
   Baruah S, 2006, REAL TIM SYST SYMP P, P159, DOI 10.1109/RTSS.2006.47
   BENDAVID S, 1994, ALGORITHMICA, V11, P2, DOI 10.1007/BF01294260
   Bordoloi U. D., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P94, DOI 10.1109/SIES.2012.6356574
   Burns Alan, 2008, Journal of Computing Science and Engineering, V2, P74, DOI 10.5626/JCSE.2008.2.1.074
   FlexRay, 2013, FLEXRAY COMM SYST SP
   Fuchs E., 2010, FLEXRAY BEYOND CONSO
   Ghosal A, 2010, DES AUT TEST EUROPE, P550
   Hagiescu A, 2007, DES AUT CON, P284, DOI 10.1109/DAC.2007.375173
   Haibo Zeng, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P1932, DOI 10.1109/CIT.2010.329
   Lim HT, 2011, LECT NOTES COMPUT SC, V6596, P165, DOI 10.1007/978-3-642-19786-4_15
   Lukasiewycz M., 2009, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, P363
   Neukirchner M., 2012, 2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES 2012). Proceedings, P21, DOI 10.1109/SIES.2012.6356566
   Poon WC, 2010, IEEE INT CONF EMBED, P349, DOI 10.1109/RTCSA.2010.26
   Pop P, 2004, IEEE T VLSI SYST, V12, P793, DOI 10.1109/tvlsi.2004.831467
   Pop T., 2006, P 18 EUR REAL TIM SY
   Rausch M., 2008, FLEXRAY GRUNDLAGEN F
   Sangiovanni-Vincentelli A, 2007, COMPUTER, V40, P42, DOI 10.1109/MC.2007.344
   Sangiovanni-Vincentelli A, 2009, IEEE T COMPUT AID D, V28, P937, DOI 10.1109/TCAD.2009.2024982
   Schedl A., 2007, GOALS ARCHITECTURE F
   Scheler F., 2006, P GI IT G WORKSH NON
   Schliecker S, 2009, IEEE T COMPUT AID D, V28, P979, DOI 10.1109/TCAD.2009.2013286
   Schmidt EG, 2009, IEEE T VEH TECHNOL, V58, P2160, DOI 10.1109/TVT.2008.2008653
   Schneider R., 2010, Proceedings 2010 IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing (EUC 2010), P31, DOI 10.1109/EUC.2010.15
   SLEATOR DD, 1985, COMMUN ACM, V28, P202, DOI 10.1145/2786.2793
   Tanasa B, 2012, IEEE REAL TIME, P185, DOI 10.1109/RTAS.2012.10
   Tanasa B, 2010, REAL TIM SYST SYMP P, P385, DOI 10.1109/RTSS.2010.31
   Zeng H, 2009, DES AUT CON, P874
   Zheng W, 2005, ACSD2005: FIFTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, P132, DOI 10.1109/ACSD.2005.13
NR 34
TC 5
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 32
DI 10.1145/2647954
PG 37
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Rosales, R
   Glass, M
   Teich, J
   Wang, B
   Xu, Y
   Hasholzner, R
AF Rosales, Rafael
   Glass, Michael
   Teich, Juergen
   Wang, Bo
   Xu, Yang
   Hasholzner, Ralph
TI MAESTRO-Holistic Actor-Oriented Modeling of Nonfunctional Properties and
   Firmware Behavior for MPSoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Languages; Performance; Hardware/software interfaces; interface
   definition languages; simulation support systems; nonfunctional
   properties; firmware
ID SYSTEM; DESIGN; FRAMEWORK
AB Modeling and evaluating nonfunctional properties such as performance, power, and reliability of embedded systems are tasks of utmost importance. In this article, we introduce MAESTRO, a methodology for the modeling and evaluation of nonfunctional properties and embedded firmware of MPSoC architecture components at the Electronic System Level (ESL). In contrast to existing design flows that provide predefined performance models, MAESTRO defines a flexible approach that allows to define virtual prototypes that can be easily customized and extended to evaluate multiple nonfunctional properties of interest at different levels of abstraction. In MAESTRO, a design is composed purely from actor-oriented models. This enables typical ESL features such as automatic design space exploration and synthesizability of HW and SW components, typically missing in very general design flows. Unique to MAESTRO is the separation and coordination of the interaction between application functionality, firmware, and performance models for the evaluation of nonfunctional properties, and their complex interactions within a single Model-of-Computation (MoC). The main advantages of MAESTRO are: (I) Extensible modeling of interdependent nonfunctional properties of heterogeneous MPSoC components; (II) high flexibility to investigate the appropriate trade-off between modeling effort and accuracy of nonfunctional property evaluators; (III) a holistic approach for modeling application functionality as well as firmware affecting the evaluation of nonfunctional properties. Regarding (II), we present a mobile baseband processor platform use-case, executing a GSM paging application. To demonstrate (I) and (III), we present the modeling of a complex ESL processor virtual prototype, running a soft real-time application and equipped with both a power and reliability manager.
C1 [Rosales, Rafael; Glass, Michael; Teich, Juergen] Univ Erlangen Nurnberg, Dept Comp Sci, Erlangen, Germany.
   [Wang, Bo; Xu, Yang; Hasholzner, Ralph] Intel Mobile Commun GmbH, Mobile & Commun Grp, Munich, Germany.
C3 University of Erlangen Nuremberg; Intel Corporation
RP Rosales, R (corresponding author), Univ Erlangen Nurnberg, Dept Comp Sci, Erlangen, Germany.
EM rafael.rosales@cs.fau.de
RI Rosales, Rafael/JCE-7184-2023; Glaß, Michael/AAY-4451-2020
OI Rosales, Rafael/0000-0002-3917-8776; Glaß, Michael/0000-0002-8006-8843
FU Project PowerEval - Bayerisches Wirtashaftsministerium [IUK31/001]
FX This work was supported in part by the Project PowerEval (funded by
   Bayerisches Wirtashaftsministerium, support code IUK31/001).
CR [Anonymous], 2004, 62380 IEC
   [Anonymous], 2012, LTE ADV
   [Anonymous], 2002, APPROXIMATION THEORY
   [Anonymous], 2011, P FOR SPEC DES LANG
   Bakshi A, 2001, ACM SIGPLAN NOTICES, V36, P82, DOI 10.1145/384196.384210
   Balarin F, 2003, COMPUTER, V36, P45, DOI 10.1109/MC.2003.1193228
   Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   Cofluent Design, 2011, COFLUENT STUD
   Davare A., 2007, P NEXT GEN DES FRAM
   Davis J., 2003, Companion of the 18th annual ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications, P82
   Derler P, 2012, P IEEE, V100, P13, DOI 10.1109/JPROC.2011.2160929
   DUGAN JB, 1992, IEEE T RELIAB, V41, P363, DOI 10.1109/24.159800
   Erbas C, 2007, EURASIP J EMBED SYST, DOI 10.1155/2007/82123
   Falk J., 2006, FORUM SPECIFICATION, P129
   GELERNTER D, 1992, COMMUN ACM, V35, P96, DOI 10.1145/129630.129635
   Graf S., 2011, GMM FACHBERICHT 69 A, P10
   Ha S, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255461
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Keutzer K, 2000, IEEE T COMPUT AID D, V19, P1523, DOI 10.1109/43.898830
   Kienhuis B., 1997, METHOD CONSTRUCT REC
   Kunzli S., 2006, Proceedings of the Design Automation Test in Europe Conference, V1, P1, DOI [10.1109/DATE.2006.244109.8, DOI 10.1109/DATE.2006.244109.8]
   Ledeczi A., 2003, ACM Transactions on Modeling and Computer Simulation, V13, P82, DOI 10.1145/778553.778557
   Lee EA, 1998, IEEE T COMPUT AID D, V17, P1217, DOI 10.1109/43.736561
   Lee EA, 2004, FORM ASP COMPUT, V16, P210, DOI 10.1007/s00165-004-0043-8
   Lukasiewycz M, 2009, DES AUT TEST EUROPE, P472
   LYONS RE, 1962, IBM J RES DEV, V6, P200, DOI 10.1147/rd.62.0200
   Manna Z., 1993, Hybrid Systems, P4
   Mathaikutty D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255470
   Mirabilis Design Inc, 2008, VIS SIM
   Nikolov H, 2008, DES AUT CON, P574
   Papadopoulos G. A., 1998, ADV COMPUT, V46, P329, DOI [DOI 10.1016/S0065-2458(08)60208-9, 10.1016/S0065-2458(08)60208-9]
   Salehi ME, 2011, IEEE T VLSI SYST, V19, P1931, DOI 10.1109/TVLSI.2010.2057520
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Streubuhr M., 2009, P EMB WORLD C NUR GE, P1
   Teich J, 2012, P IEEE, V100, P1411, DOI 10.1109/JPROC.2011.2182009
   Webyog, 2011, VIS
   Yang Xu, 2012, Architecture of Computing Systems - ARCS 2012. Proceedings 25th International Conference, P37, DOI 10.1007/978-3-642-28293-5_4
   Zhu D, 2006, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, P397
NR 38
TC 11
Z9 11
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 23
DI 10.1145/2594481
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000002
DA 2024-07-18
ER

PT J
AU Nadakuditi, RR
   Markov, IL
AF Nadakuditi, Raj Rao
   Markov, Igor L.
TI On Bottleneck Analysis in Stochastic Stream Processing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Theory; Performance; Stream processing; stochasticity; random matrices
ID LARGEST EIGENVALUE; PERFORMANCE; CHALLENGES; POWER
AB Past improvements in clock frequencies have traditionally been obtained through technology scaling, but most recent technology nodes do not offer such benefits. Instead, parallelism has emerged as the key driver of chip-performance growth. Unfortunately, efficient simultaneous use of on-chip resources is hampered by sequential dependencies, as illustrated by Amdahl's law. Quantifying achievable parallelism in terms of provable mathematical results can help prevent futile programming efforts and guide innovation in computer architecture toward the most significant challenges. To complement Amdahl's law, we focus on stream processing and quantify performance losses due to stochastic runtimes. Using spectral theory of random matrices, we derive new analytical results and validate them by numerical simulations. These results allow us to explore unique benefits of stochasticity and show how and when they outweigh the costs for software streams.
C1 [Nadakuditi, Raj Rao; Markov, Igor L.] Univ Michigan, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Nadakuditi, RR (corresponding author), Univ Michigan, Ann Arbor, MI 48109 USA.
EM rajnrao@umich.edu
OI Nadakuditi, Raj Rao/0000-0002-5506-1631
FU NSF [CCF-1116115]; Direct For Computer & Info Scie & Enginr [1116115]
   Funding Source: National Science Foundation; Division of Computing and
   Communication Foundations [1116115] Funding Source: National Science
   Foundation
FX This work was partially supported by NSF CCF-1116115.
CR Amdahl G.M., 1967, Validity of the single processor approach to achieving large scale computing capabilities. Proceedings of the Spring Joint Computer Conference, P483, DOI DOI 10.1145/1465482.1465560
   [Anonymous], 2006, Elements of Information Theory
   [Anonymous], 2010, Markov Process. Related Fields
   [Anonymous], 1991, Ann. Appl. Probab.
   [Anonymous], 2007, arXiv:math-ph/0603038, DOI DOI 10.4171/022-1/7
   [Anonymous], P 8 IEEE ACM IFIP IN
   [Anonymous], 2005, PROBABILITY STAT ENG
   Asanovic K, 2009, COMMUN ACM, V52, P56, DOI 10.1145/1562764.1562783
   Baik J, 1999, J AM MATH SOC, V12, P1119, DOI 10.1090/S0894-0347-99-00307-0
   Baik J, 2005, ANN PROBAB, V33, P1643, DOI 10.1214/009117905000000233
   Bogdan P, 2011, IEEE DES TEST COMPUT, V28, P78, DOI 10.1109/MDT.2010.142
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P508, DOI 10.1109/TCAD.2011.2111270
   Bogdan Paul., 2009, Proceedings, P461
   Borodin A, 2008, J STAT PHYS, V132, P275, DOI 10.1007/s10955-008-9553-8
   Cameron KW, 2010, COMPUTER, V43, P82, DOI 10.1109/MC.2010.145
   Dong W, 2009, DES AUT CON, P382
   Edelman A, 2005, ACT NUMERIC, V14, P233, DOI 10.1017/S0962492904000236
   El Karoui N, 2007, ANN PROBAB, V35, P663, DOI 10.1214/009117906000000917
   Ghasemazar M, 2011, IEEE T COMPUT AID D, V30, P1493, DOI 10.1109/TCAD.2011.2159218
   Hill MD, 2008, COMPUTER, V41, P33, DOI 10.1109/MC.2008.209
   Johansson K, 2000, COMMUN MATH PHYS, V209, P437, DOI 10.1007/s002200050027
   Johnstone IM, 2001, ANN STAT, V29, P295, DOI 10.1214/aos/1009210544
   Kerbyson DJ, 2011, COMPUTER, V44, P37, DOI 10.1109/MC.2011.298
   Manolache S, 2007, INT J PARALLEL PROG, V35, P125, DOI 10.1007/s10766-006-0029-7
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   RAJSBAUM S, 1994, IEEE T PARALL DISTR, V5, P939, DOI 10.1109/71.308532
   Ryckbosch F, 2011, COMPUTER, V44, P69, DOI 10.1109/MC.2011.130
   SRINIVASAN R, 1993, MATH OPER RES, V18, P39, DOI 10.1287/moor.18.1.39
   Tan W, 2010, COMPUTER, V43, P54, DOI 10.1109/MC.2010.262
   Tao T, 2010, COMMUN MATH PHYS, V298, P549, DOI 10.1007/s00220-010-1044-5
   TEMBE SV, 1974, OPER RES, V22, P824, DOI 10.1287/opre.22.4.824
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 43
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 34
DI 10.1145/2491477.2491478
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700001
DA 2024-07-18
ER

PT J
AU Tsai, MH
   Hsu, PY
   Li, HY
   Hung, YH
   Liu, YY
AF Tsai, Mei-Hsiang
   Hsu, Po-Yang
   Li, Hung-Yi
   Hung, Yi-Huang
   Liu, Yi-Yu
TI Routability Optimization for Crossbar-Switch Structured ASIC Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Structured ASIC; crossbar switch
ID GLOBAL ROUTER
AB In the routing architecture of a structured application-specific integrated circuit (ASIC), the crossbar is one of the most area-efficient switch blocks. Nevertheless, a dangling wire occurs when there is a routing bend in a crossbar switch. Dangling wires incur longer wire lengths as well as a higher interconnection capacitance. In this article, we tackle dangling wire issues for structured ASIC routability optimization. We first propose a compact graph model for crossbar-switch routing. With our graph model, switch connectivity relations can be removed to keep the 2D structured ASIC routing graph efficient and to speed up the runtime of our routing algorithm. Furthermore, we propose a heuristic dangling-wire-avoidance routing framework containing deferred pin assignment, Steiner point reassignment, and anchor pair insertion in order to minimize dangling wires and channel width. Finally, in order to take routing bends and channel width into account simultaneously, we propose concurrent and sequential integer linear programming (ILP) formulations and ILP variable/constraint degeneration techniques. The experimental results demonstrate that our proposed heuristic routing framework reduces dangling wires by 19%, channel width by 38%, and wire length by 13% to VPR using the crossbar switch (VPR-C). In addition, our sequential ILP router reduces dangling wires by 38%, channel width by 40%, and wire length by 15% compared to VPR-C. Thus, the runtime efficiency of our sequential ILP router is attractive for crossbar-switch structured ASIC routing.
C1 [Tsai, Mei-Hsiang; Hsu, Po-Yang; Li, Hung-Yi; Hung, Yi-Huang; Liu, Yi-Yu] Yuan Ze Univ, Dept Comp Sci & Engn, Tao Yuan, Taiwan.
C3 Yuan Ze University
RP Liu, YY (corresponding author), Yuan Ze Univ, Dept Comp Sci & Engn, Tao Yuan, Taiwan.
EM yyliu@saturn.edu.tw
RI Pei, Jiaxin/ACL-2462-2022
FU National Science Council of Taiwan [NSC-96-2221-E-155-070,
   NSC-97-2221-E-155-071-MY2]
FX This work was supported in part by the National Science Council of
   Taiwan under Grants NSC-96-2221-E-155-070 and NSC-97-2221-E-155-071-MY2.
CR [Anonymous], 2011, IBM ILOG CPLEX Optimization Studio CPLEX User's Manual
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Bozorgzadeh E, 2003, IEEE T COMPUT AID D, V22, P605, DOI 10.1109/TCAD.2003.810747
   Chang YJ, 2010, IEEE T COMPUT AID D, V29, P1931, DOI 10.1109/TCAD.2010.2061590
   Chen DM, 2006, FOUND TRENDS ELECTRO, V1, P195, DOI 10.1561/1000000003
   Cho M, 2007, IEEE T COMPUT AID D, V26, P2130, DOI 10.1109/TCAD.2007.907003
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Fan HB, 2003, IEEE T COMPUT AID D, V22, P1637, DOI 10.1109/TCAD.2003.819430
   Fan HB, 2002, ACM T DES AUTOMAT EL, V7, P526, DOI 10.1145/605440.605443
   Gulati K, 2007, IEEE INT SYMP CIRC S, P1787, DOI 10.1109/ISCAS.2007.378019
   Hu B., 2003, PROC INT S PHYS DESI, P197
   Jayakumar N, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P590, DOI 10.1109/ICCAD.2004.1382645
   Kheterpal V, 2004, DES AUT CON, P204, DOI 10.1145/996566.996625
   McMurchie L., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P111, DOI 10.1145/201310.201328
   Mei-Chen Li, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P381, DOI 10.1109/ISVLSI.2008.50
   Moffitt Michael D., 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P226
   Ozdal MM, 2009, IEEE T COMPUT AID D, V28, P528, DOI 10.1109/TCAD.2009.2013991
   Pan M., 2006, ICCAD '06, P464
   Patel C., 2003, PROC INT S PHYS DESI, P184
   Pileggi L, 2003, DES AUT CON, P782
   Ran Y, 2006, IEEE T VLSI SYST, V14, P1, DOI 10.1109/TVLSI.2005.863196
   RAN Y., 2006, IEEE T VERY LARGE SC, V14, p[996, 9]
   Roy JA, 2008, IEEE T COMPUT AID D, V27, P1066, DOI 10.1109/TCAD.2008.923255
   Schmit H., 2002, FPGA 2002. Tenth ACM International Symposium on Field-Programmable Gate Arrays, P11, DOI 10.1145/503048.503051
   SHERWANI N., 1998, ALGORITHMS FOR VLSI
   Wang G, 2006, IEEE T COMPUT AID D, V25, P2088, DOI 10.1109/TCAD.2005.859485
   WANG L., 2009, ELECTRONIC DESIGN AU
   Wu TH, 2011, IEEE T COMPUT AID D, V30, P72, DOI 10.1109/TCAD.2010.2066030
   Xu Y, 2009, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2009.4796542
   Yao-Wen Chang, 1996, FPGA '96. 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, P80, DOI 10.1145/228370.228382
NR 30
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 39
DI 10.1145/2491477.2491483
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700006
DA 2024-07-18
ER

PT J
AU Lee, J
   Youn, JM
   Cho, D
   Paek, Y
AF Lee, Jongwon
   Youn, Jonghee M.
   Cho, Doosan
   Paek, Yunheung
TI Reducing Instruction Bit-Width for Low-Power VLIW Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; VLIW architecture; reduced bit-width
   ISA; code generation; power consumption; code size
ID CODE GENERATION; COMPRESSION; PROCESSORS
AB VLIW (very long instruction word) architectures have proven to be useful for embedded applications with abundant instruction level parallelism. But due to the long instruction bus width it often consumes more power and memory space than necessary. One way to lessen this problem is to adopt a reduced bit-width instruction set architecture (ISA) that has a narrower instruction word length. This facilitates a more efficient hardware implementation in terms of area and power by decreasing bus-bandwidth requirements and the power dissipation associated with instruction fetches. In practice, however, it is impossible to convert a given ISA fully into an equivalent reduced bit-width one because the narrow instruction word, due to bit-width restrictions, can encode only a small subset of normal instructions in the original ISA. Consequently, existing processors provide narrow instructions in very limited cases along with severe restrictions on register accessibility. The objective of this work is to explore the possibility of complete conversion, as a case study, of an existing 32-bit VLIW ISA into a 16-bit one that supports effectively all 32-bit instructions. To this objective, we attempt to circumvent the bit-width restrictions by dynamically extending the effective instruction word length of the converted 16-bit operations. Further, we will show that our proposed ISA conversion can create a synergy effect with a VLES (variable length execution set) architecture that is adopted in most recent VLIW processors. According to our experiment, the code size becomes significantly smaller after the conversion to 16-bit VLIW code. Also at a slight run time cost, the machine with the 16-bit ISA consumes much less energy than the original machine.
C1 [Lee, Jongwon; Youn, Jonghee M.; Paek, Yunheung] Seoul Natl Univ, Sch EECS, Seoul, South Korea.
   [Cho, Doosan] Sunchon Natl Univ, Dept Elect Engn, Sunchon, South Korea.
C3 Seoul National University (SNU); Sunchon National University
RP Youn, JM (corresponding author), Seoul Natl Univ, Sch EECS, Seoul, South Korea.
EM jhyoun@sor.snu.ac.kr; dscho@sunchon.ac.kr
OI Youn, Jonghee M./0000-0001-7408-3804
FU Korea Science and Engineering Foundation (KOSEF) NRL Program; Korea
   government (MEST) [0421-2012-0047]; Engineering Research Center of
   Excellence Program of Korea Ministry of Education, Science and
   Technology (MEST)/Korea Science and Engineering Foundation (KOSEF)
   [2012-0000470]; IDEC; Center for Integrated Smart Sensors; MEST
   [CISS-0543-20110012]; National Research Foundation of Korea (NRF);
   Ministry of Education, Science and Technology [2010-0024529]
FX This work was supported in part by the Korea Science and Engineering
   Foundation (KOSEF) NRL Program grant funded by the Korea government
   (MEST) (No. 0421-2012-0047), the Engineering Research Center of
   Excellence Program of Korea Ministry of Education, Science and
   Technology (MEST)/Korea Science and Engineering Foundation (KOSEF)
   (Grant 2012-0000470), IDEC, the Center for Integrated Smart Sensors
   funded by the MEST as Global Frontier Project (CISS-0543-20110012), and
   in part by Basic Science Research Program through the National Research
   Foundation of Korea (NRF) funded by the Ministry of Education, Science
   and Technology (No. 2010-0024529).
CR Ahn M, 2009, LECT NOTES COMPUT SC, V5470, P149
   [Anonymous], 1986, UCRL53745 LAWR LIV N
   BERKELY DESIGN TECHNOLOGY INC, 2003, DSP BENCHM RES LAT V
   COLLIN M, 2009, P IEEE ACM INT S COD, P231, DOI DOI 10.1109/CGO.2009.16
   Conte TM, 1996, PROCEEDINGS OF THE 29TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE - MICRO-29, P201, DOI 10.1109/MICRO.1996.566462
   DEARAUJO GCS, 1997, THESIS PRINCETON U
   FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
   FREESCALE SEMICONDUCTOR INC, 2005, SC140 DSP COR REF MA
   Gurumurthi S, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P141
   Haga S., 2005, J. Embedded Comput., V1, P415
   Hines S, 2005, CONF PROC INT SYMP C, P260, DOI 10.1109/ISCA.2005.32
   HWU WMW, 1993, J SUPERCOMPUT, V7, P229, DOI 10.1007/BF01205185
   JEE S., 2002, P 2002 ACM S APPL CO, P913
   Krishnaswamy A, 2002, ACM SIGPLAN NOTICES, V37, P56, DOI 10.1145/566225.513840
   Lefurgy C, 1997, INT SYMP MICROARCH, P194, DOI 10.1109/MICRO.1997.645810
   Lin H., 2008, P C DES AUT TEST EUR, P758
   Mahlke S. A., 1992, SIGMICRO Newsletter, V23, P45
   MIPS TECHNOLOGY INC., 2001, MIPS32 ARCH PROGR A, VIV-a
   Muralimanohar N., 2009, HPL200985 HP LAB
   Patterson DavidA., 2005, Computer organization and design: The hardware/software interface, Vthird, pB
   Seal D., 2001, ARM ARCHITECTURE REF
   SGS-THOMSON MICROELECTRONICS, 1995, D950 CORE SPEC
   Shrivastava A, 2004, ASIA S PACIF DES AUT, P475, DOI 10.1109/ASPDAC.2004.1337622
   SUCHER R., 1998, INT C SIGN PROC TECH, P499
   Suga A, 2000, IEEE MICRO, V20, P21, DOI 10.1109/40.865863
   SYNOPSYS INC, 2001, DES COMP REF MAN
   TENSILICA INC, XTENS ARCH WHIT PAP
   TEXAS INSTRUMENTS INC, 2010, TMS320C64X C64X DSP
   TULLSEN DM, 1995, ACM COMP AR, P392, DOI 10.1109/ISCA.1995.524578
   UZIVOJNOVIC V., 1994, P INT C SIGN PROC AP
   Xie Y, 2006, IEEE T VLSI SYST, V14, P525, DOI 10.1109/TVLSI.2006.876105
NR 31
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 25
DI 10.1145/2442087.2442096
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700009
DA 2024-07-18
ER

PT J
AU Mok, S
   Lee, J
   Gupta, P
AF Mok, Santiago
   Lee, John
   Gupta, Puneet
TI Discrete Sizing for Leakage Power Optimization in Physical Design: A
   Comparative Study
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Discrete sizing; gate sizing algorithms;
   leakage power optimization; greedy; linear programming; Lagrangian
   relaxation; peephole; sensitivity-based sizing
ID BENCHMARKS
AB While sizing has been studied for over three decades, the absence of a common framework with which to compare methods has made progress difficult to measure. In this article, we compare popular sizing techniques in which gates are chosen from a discrete standard cell library and slew and interconnect effects are accounted for. The difference between sizing methods reduces from roughly 53% to 8% between best and worst case after slew propagation is taken into account. In our benchmarks, no one sizing technique consistently outperforms the others.
C1 [Mok, Santiago; Lee, John; Gupta, Puneet] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA.
C3 University of California System; University of California Los Angeles
RP Mok, S (corresponding author), Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA.
EM santiago.mok@gmail.com
OI Gupta, Puneet/0000-0002-6188-1134
FU National Science Foundation [CCF-0811832]
FX This work was supported in part by the National Science Foundation under
   grant CCF-0811832. Author's addresses: S. Mok, J. Lee, and P. Gupta,
   Electrical Engineering Department, University of California at Los
   Angeles; Corresponding author's email: santiago.mok@gmail.com.
CR Berkelaar M. R. C. M., 1990, EDAC. Proceedings of the European Design Automation Conference, P217, DOI 10.1109/EDAC.1990.136648
   Chen CP, 1999, IEEE T COMPUT AID D, V18, P1014, DOI 10.1109/43.771182
   Chinnery DG, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P149, DOI 10.1109/LPE.2005.195505
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   Coudert O, 1996, DES AUT CON, P734, DOI 10.1109/DAC.1996.545670
   COUDERT O., 1997, IEEE T VLSI SYST
   Fishburn J.P., 1985, P INT C COMP AID DES
   GUPTA P., 2005, P INT S QUAL EL DES
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Jeong K, 2009, INT SYM QUAL ELECT, P127, DOI 10.1109/ISQED.2009.4810282
   Lee J, 2010, PR IEEE COMP DESIGN, P215, DOI 10.1109/ICCD.2010.5647778
   LI WN, 1994, IEEE T COMPUT AID D, V13, P1045, DOI 10.1109/43.298040
   Liu YF, 2009, ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P27
   Mok Santiago., 2011, Propagation Delay Approximation considering Effective Ca- pacitance and Slew Degradation
   Nguyen D, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P158
   Sirichotiyakul S, 2002, IEEE T VLSI SYST, V10, P79, DOI 10.1109/92.994980
   Sirichotiyakul S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P436, DOI 10.1109/DAC.1999.781356
   Srivastava A, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P146
   Wei LQ, 1999, IEEE T VLSI SYST, V7, P16, DOI 10.1109/92.748196
NR 19
TC 5
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 15
DI 10.1145/2390191.2390206
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500015
DA 2024-07-18
ER

PT J
AU Alizadeh, B
AF Alizadeh, Bijan
TI Formal Verification and Debugging of Precise Interrupts on High
   Performance Microprocessors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Algorithms; Design; Formal verification; debugging;
   precise interrupt; out-of-order processors
AB The increased parallelism provided by Out-Of-Order (OOO) and superscalar mechanisms have made the control portion of advanced processors more complicated so that the state-of-the-art formal verification techniques for Register-Transfer-Level (RTL) and gate-level designs cannot scale to the complexity of such complicated processors. Moreover, verification and debugging of exceptions and external interrupts on such processors are nontrivial tasks. Because the exceptions arrival time, the external interrupt arrival time, as well as the microprocessor response time must be precise, verification and debugging require sophisticated hardware and software capabilities. This article proposes techniques for effective verification and debugging of cycle-accurate OOO processors in the event of exceptions and external interrupts. The results show that our te chniques reduce the complexity of the verification and debugging processes by reducing the number of simulation cycles (3.3 x average reduction) and the number of state variables (8.7 x average reduction) to be traced for localizing bugs.
C1 Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran 14174, Iran.
C3 University of Tehran
RP Alizadeh, B (corresponding author), Univ Tehran, Coll Engn, Sch Elect & Comp Engn, Tehran 14174, Iran.
EM b.alizadeh@ut.ac.ir
RI Alizadeh, Bijan/I-9019-2018
CR Alizadeh B, 2011, INT SYM QUAL ELECT, P297
   [Anonymous], P COMP AID VER CAV
   Arons T, 2000, LECT NOTES COMPUT SC, V1785, P487
   Burch J. R., 1994, Computer Aided Verification. 6th International Conference, CAV '94. Proceedings, P68
   Jhala R, 2001, LECT NOTES COMPUT SC, V2102, P396
   Lahiri SK, 2002, LECT NOTES COMPUT SC, V2517, P142
   MIRZAEIAN S., 2008, P INT TEST C ITC 08, P1
   Smith A, 2005, IEEE T COMPUT AID D, V24, P1606, DOI 10.1109/TCAD.2005.852031
   Velev MN, 2010, ASIA S PACIF DES AUT, P608
NR 9
TC 6
Z9 6
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 37
DI 10.1145/2348839.2348841
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000002
DA 2024-07-18
ER

PT J
AU Deniz, E
   Sen, A
   Holt, J
AF Deniz, Etem
   Sen, Alper
   Holt, Jim
TI Verification and Coverage of Message Passing Multicore Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Reliability; Algorithms; Multicore software; message
   passing communication; predictive verification; coverage; mutation
   testing
AB We describe verification and coverage methods for multicore software that uses message passing libraries for communication. Specifically, we provide techniques to improve reliability of software using the new industry standard MCAPI by the Multicore Association. We develop dynamic predictive verification techniques that allow us to find actual and potential errors in a multicore software. Some of these error types are deadlocks, race conditions, and violation of temporal assertions. We complement our verification techniques with a mutation-testing-based coverage metric. Coverage metrics enable measuring the quality of verification tests. We implemented our techniques in tools and validated them on several multicore programs that use the MCAPI standard. We implement our techniques in tools and experimentally show the effectiveness of our approach. We find errors that are not found using traditional dynamic verification techniques and we can potentially explore execution schedules different than the original program with our coverage tool. This is the first time such predictive verification and coverage metrics have been developed for MCAPI.
C1 [Deniz, Etem; Sen, Alper] Bogazici Univ, Dept Comp Engn, TR-34342 Istanbul, Turkey.
   [Holt, Jim] Freescale Semicond Inc, Austin, TX 78729 USA.
C3 Bogazici University; NXP Semiconductors; Freescale Semiconductor
RP Sen, A (corresponding author), Bogazici Univ, Dept Comp Engn, TR-34342 Istanbul, Turkey.
EM alper.sen@boun.edu.tr
RI Sen, Alper/A-7868-2009; Deniz, Etem/F-8548-2015
OI Deniz, Etem/0000-0002-9534-5639
FU Semiconductor Research Corporation [task 2082.001]; European Community;
   Bogazici University [5483]; Turkish Academy of Sciences
FX This research was supported by Semiconductor Research Corporation under
   task 2082.001, Marie Curie European Reintegration Grant within the 7th
   European Community Framework Programme, Bogazici University Research
   Fund 5483, and the Turkish Academy of Sciences.
CR [Anonymous], [No title captured]
   Bradbury Jeremy S., MUTATION 06, DOI [10.1109/MUTATION.2006.10, DOI 10.1109/MUTATION.2006.10]
   DESOUZA J., 2005, P WORKSH SOFTW ENG H
   Elwakil M, 2010, LECT NOTES COMPUT SC, V6252, P353
   FIDGE C, 1991, COMPUTER, V24, P28, DOI 10.1109/2.84874
   Flanagan C, 2005, ACM SIGPLAN NOTICES, V40, P110, DOI 10.1145/1047659.1040315
   Hilbrich T, 2009, ICS'09: PROCEEDINGS OF THE 2009 ACM SIGARCH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P296, DOI 10.1145/1542275.1542319
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   Krammer B, 2004, LECT NOTES COMPUT SC, V3038, P464
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Mattern F., 1989, Parallel and Distributed Algorithms. Proceedings of the International Workshop, P215
   Mi-Young Park, 2007, Advances in Grid and Pervasive Computing. Second International Conference, GPC 2007. Proceedings (Lecture Notes in Computer Science Vol.4459), P322
   Ogale VA, 2007, LECT NOTES COMPUT SC, V4731, P420
   OPEN MCAPI, 2011, MENT GRAPH
   Rosu G, 2007, CONCURR COMP-PRACT E, V19, P311, DOI 10.1002/cpe.1066
   Sen A, 2008, DES AUT CON, P948
   Sen A, 2007, IEEE T COMPUT, V56, P511, DOI 10.1109/tc.2007.1011
   Sen A, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003697
   Sen A, 2010, INT HIGH LEVEL DESIG, P75, DOI 10.1109/HLDVT.2010.5496659
   Sen K, 2005, LECT NOTES COMPUT SC, V3535, P211
   Sharma Subodh, 2009, Proceedings of the 2009 9th International Conference Formal Methods in Computer-Aided Design (FMCAD), P41, DOI 10.1109/FMCAD.2009.5351145
   SHARMA S., 2009, P IEEE INT HIGH LEV
   SHARMA S, 2009, FORMAL VERIFICATION
   SHARMA SV, 2007, UUCS07015
   VETTER J. S, 2000, P INT C SUP 00
   YANG Y, 2009, THESIS U UTAH
NR 26
TC 5
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 23
DI 10.1145/2209291.2209296
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000005
DA 2024-07-18
ER

PT J
AU Guthaus, MR
   Hu, XC
   Wilke, G
   Flach, G
   Reis, R
AF Guthaus, Matthew R.
   Hu, Xuchu
   Wilke, Gustavo
   Flach, Guilherme
   Reis, Ricardo
TI High-Performance Clock Mesh Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Clock mesh optimization; robust design
ID SKEW; BUFFER
AB Clock meshes are extremely effective at producing low-skew regional clock networks that are tolerant of environmental and process variations. For this reason, clock meshes are used in most high-performance designs, but this robustness consumes significant power. In this work, we present two techniques to optimize high-performance clock meshes. The first technique is a mesh perturbation methodology for nonuniform mesh routing. The second technique is a skew-aware buffer placement through iterative buffer deletion. We demonstrate how these optimizations can achieve significant power reductions and a near elimination of short-circuit power. In addition, the total wire length is decreased, the number of required buffers is decreased, and both skew and robustness are improved on average when variation is considered.
C1 [Guthaus, Matthew R.; Hu, Xuchu] Univ Calif Santa Cruz, Dept Comp Engn, Santa Cruz, CA 95064 USA.
   [Wilke, Gustavo; Flach, Guilherme; Reis, Ricardo] Univ Fed Rio Grande do Sul, PGMicro, BR-90046900 Porto Alegre, RS, Brazil.
C3 University of California System; University of California Santa Cruz;
   Universidade Federal do Rio Grande do Sul
RP Guthaus, MR (corresponding author), Univ Calif Santa Cruz, Dept Comp Engn, Santa Cruz, CA 95064 USA.
EM mrg@soe.ucsc.edu
RI Reis, Ricardo/AAS-3125-2021
OI Reis, Ricardo/0000-0001-5781-5858
FU National Science Foundation [CCF-1053838]; Direct For Computer & Info
   Scie & Enginr; Division of Computing and Communication Foundations
   [1053838] Funding Source: National Science Foundation
FX This work is supported by the National Science Foundation under grant
   CCF-1053838.
CR BAKOGLU H. B., 1986, IEEE INT C COMP DES, P118
   BOESE K, 1992, P ASIC C
   CADENCE, 2005, SOC ENC US GUID
   Desai MP, 1996, DES AUT CON, P389, DOI 10.1109/DAC.1996.545607
   Guthaus MR, 2006, DES AUT CON, P1041, DOI 10.1109/DAC.2006.229435
   Guthaus MR, 2006, ASIA S PACIF DES AUT, P84, DOI 10.1109/ASPDAC.2006.1594650
   Guthaus MR, 2010, DES AUT CON, P74
   Guthaus MR, 2008, ASIA S PACIF DES AUT, P446
   Hart JM, 2006, IEEE J SOLID-ST CIRC, V41, P210, DOI 10.1109/JSSC.2005.859895
   Hu XC, 2011, DES AUT CON, P516
   LLOYD SP, 1982, IEEE T INFORM THEORY, V28, P129, DOI 10.1109/TIT.1982.1056489
   Rajaram A, 2010, IEEE T COMPUT AID D, V29, P1945, DOI 10.1109/TCAD.2010.2061130
   Restle P. J., 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), P144, DOI 10.1109/ISSCC.2002.992977
   SZE C. N, 2010, P INT S PHYS DES ISP
   Tellez GE, 1997, IEEE T COMPUT AID D, V16, P333, DOI 10.1109/43.602470
   THOMSON M. G. R, 2006, P IEEE INT SOL STAT, P1522, DOI DOI 10.1109/ISSCC.2006.1696203
   Venkataraman G, 2005, IEEE IC CAD, P592, DOI 10.1109/ICCAD.2005.1560135
   Venkataraman G., 2006, International Conference on Computer-Aided Design (ICCAD), P563, DOI [10.1109/ICCAD.2006.320175, DOI 10.1109/ICCAD.2006.320175]
   Wang K, 2004, DES AUT CON, P159, DOI 10.1145/996566.996614
   Xanthopoulos T., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P402, DOI 10.1109/ISSCC.2001.912693
NR 20
TC 10
Z9 10
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 33
DI 10.1145/2209291.2209306
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000015
DA 2024-07-18
ER

PT J
AU Liu, YF
   Hu, J
AF Liu, Yifang
   Hu, Jiang
TI GPU-Based Parallelization for Fast Circuit Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Circuit optimization; General-Purpose
   Graphics Computing Unit (GPGPU); parallelization
AB The progress of GPU (Graphics Processing Unit) technology opens a new avenue for boosting computing power. This work is an attempt to exploit the GPU for accelerating VLSI circuit optimization. We propose GPU-based parallel computing techniques and apply them on simultaneous gate sizing and threshold voltage assignment, which is a popular method for VLSI performance and power optimization. These techniques include efficient task scheduling and memory organization, all of which are aimed to fully utilize the advantages of GPUs. Compared to conventional sequential computation, our techniques can provide up to 56x (39x on average) speedup without any sacrifice on solution quality.
C1 [Liu, Yifang; Hu, Jiang] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Liu, YF (corresponding author), Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
EM yfliu@tamu.edu
FU Intel
FX This work is partially supported by Intel.
CR [Anonymous], P INT S PHYS DES ISP
   CONG J, 2010, P IEEE INT S CIRC SY
   COUDERT O, 1997, IEEE T VLSI SYST, V5
   FENG Z, 2008, P IEEE ACM INT C COM
   FENG Z, 2010, P IEEE ACM DES AUT C
   GULATI K, 2008, P 45 ANN DES AUT C D
   NGUYEN D, 2003, P INT S LOW POW EL D
   Nvidia Corp, 2011, CUDA
   OWENS J, 2005, P EUR EUR
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Sirichotiyakul S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P436, DOI 10.1109/DAC.1999.781356
   *UCLA, 2011, COMP SCI DEP CPMO CO
   VANGINNEKEN L, 1990, P INT S CIRC SYST IS
   Wei LQ, 1999, IEEE T VLSI SYST, V7, P16, DOI 10.1109/92.748196
   WU TH, 2008, P IEEE ACM INT C COM
NR 15
TC 3
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 24
DI 10.1145/1970353.1970357
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700004
DA 2024-07-18
ER

PT J
AU Kim, Y
   Lee, J
   Shrivastava, A
   Paek, Y
AF Kim, Yongjoo
   Lee, Jongeun
   Shrivastava, Aviral
   Paek, Yunheung
TI Memory Access Optimization in Compilation for Coarse-Grained
   Reconfigurable Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Coarse-grained reconfigurable architecture; Compilation; multibank
   memory; bank conflict; array mapping
AB Coarse-grained reconfigurable architectures (CGRAs) promise high performance at high power efficiency. They fulfil this promise by keeping the hardware extremely simple, and moving the complexity to application mapping. One major challenge comes in the form of data mapping. For reasons of power-efficiency and complexity, CGRAs use multibank local memory, and a row of PEs share memory access. In order for each row of the PEs to access any memory bank, there is a hardware arbiter between the memory requests generated by the PEs and the banks of the local memory. However, a fundamental restriction remains in that a bank cannot be accessed by two different PEs at the same time. We propose to meet this challenge by mapping application operations onto PEs and data into memory banks in a way that avoids such conflicts. To further improve performance on multibank memories, we propose a compiler optimization for CGRA mapping to reduce the number of memory operations by exploiting data reuse. Our experimental results on kernels from multimedia benchmarks demonstrate that our local memory-aware compilation approach can generate mappings that are up to 53% better in performance (26% on average) compared to a memory-unaware scheduler.
C1 [Lee, Jongeun] Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan, South Korea.
   [Kim, Yongjoo; Paek, Yunheung] Seoul Natl Univ, Sch EECS, Seoul, South Korea.
   [Shrivastava, Aviral] Arizona State Univ, Dept CSE, Tempe, AZ 85287 USA.
C3 Ulsan National Institute of Science & Technology (UNIST); Seoul National
   University (SNU); Arizona State University; Arizona State
   University-Tempe
RP Lee, J (corresponding author), Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan, South Korea.
EM jlee@unist.ac.kr
OI Shrivastava, Aviral/0000-0002-1075-897X
FU Engineering Research Center program [2011-0000975]; NRL [2010-0018465];
   Ministry of Education, Science and Technology (MEST) of the Korea
   government/the Korea Science and Engineering Foundation (KOSEF); IDEC;
   National Research Foundation of Korea (NRF); MEST [2010-0011534];
   National Science Foundation [CCF-0916652, CCF-1055094]; NSF I/UCRC
   [IIP-0856090]; Raytheon; Intel; Microsoft Research; SFAz; Stardust
   Foundation; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [0916652] Funding Source: National
   Science Foundation
FX This work was supported in part by the Engineering Research Center
   program (grant 2011-0000975) and the NRL Program (grant 2010-0018465)
   funded by the Ministry of Education, Science and Technology (MEST) of
   the Korea government/the Korea Science and Engineering Foundation
   (KOSEF) and the IDEC, in part by the Basic Science Research Program
   through the National Research Foundation of Korea (NRF) funded by MEST,
   under grant 2010-0011534, and in part by funding from the National
   Science Foundation grants CCF-0916652, CCF-1055094 (CAREER), NSF I/UCRC
   for Embedded Systems (IIP-0856090), Raytheon, Intel, Microsoft Research,
   SFAz, and Stardust Foundation.
CR ABSAR M. J., 2003, P 4 IEEE INT PAC RIM
   Ahn M, 2006, DES AUT TEST EUROPE, P361
   Bougard B, 2008, IEEE MICRO, V28, P41, DOI 10.1109/MM.2008.49
   BOUWENS F, 2006, THESIS DELFT U TECHN
   Dimitroulakos G, 2005, IEEE INT CONF ASAP, P161
   Dimitroulakos G, 2009, MICROPROCESS MICROSY, V33, P91, DOI 10.1016/j.micpro.2008.07.002
   Hatanaka A., 2007, Parallel and Distributed Processing Symposium, P1
   Kim Y, 2005, DES AUT TEST EUROPE, P12
   Kim Y, 2010, LECT NOTES COMPUT SC, V5952, P171
   Kim Y, 2010, ACM SIGPLAN NOTICES, V45, P17, DOI 10.1145/1755951.1755892
   Lee JE, 2003, ACM SIGPLAN NOTICES, V38, P183, DOI 10.1145/780731.780758
   Lee JE, 2003, IEEE DES TEST COMPUT, V20, P26, DOI 10.1109/MDT.2003.1173050
   Lee JE, 2008, INT J EMBED SYST, V3, P119, DOI 10.1504/IJES.2008.020293
   Mei BF, 2002, 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, P166, DOI 10.1109/FPT.2002.1188678
   Mei BF, 2003, LECT NOTES COMPUT SC, V2778, P61
   Oh T, 2009, ACM SIGPLAN NOTICES, V44, P21, DOI 10.1145/1543136.1542456
   Park H., 2006, Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES '06, P136
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   SHIELDS JR C.O., 2001, THESIS U TEXAS DALLA
   Singh H, 2000, DES AUT CON, P573, DOI 10.1145/337292.337583
   TAMIR Y, 1992, IEEE T COMPUT, V41, P725, DOI 10.1109/12.144624
   Venkataramani G., 2001, PROC 2001 INT C COMP, P116
   Wang M, 2009, IEEE WRK SIG PRO SYS, P139, DOI 10.1109/SIPS.2009.5336239
   WOLF ME, 1991, SIGPLAN NOTICES, V26, P30
   Xue C.J., 2008, Proceedings of the Conference on Design, Automation and Test in Europe (DATE'08), P1202
   Yoon JW, 2008, ASIA S PACIF DES AUT, P752
NR 26
TC 15
Z9 19
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 42
DI 10.1145/2003695.2003702
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800006
DA 2024-07-18
ER

PT J
AU Wang, XF
   Gupta, P
AF Wang, Xiaofang
   Gupta, Pallav
TI Resource-Constrained Multiprocessor Synthesis for Floating-Point
   Applications on FPGAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Multiprocessor-on-programmable-chip; heterogeneous multiprocessors;
   resource-constrained optimization; FPGA design and synthesis; mixed-mode
   parallel processing
ID ARCHITECTURE; OPERATIONS; DESIGN
AB Although state-of-the-art field-programmable gate arrays offer exciting new opportunities in exploring low-cost high-performance architectures for data-intensive scientific applications, they also present serious challenges. Multiprocessor-on-programmable-chip, which integrates software programmability and hardware reconfiguration, provides substantial flexibility that results in shorter design cycles, higher performance, and lower cost. In this article, we present an application-specific design methodology for multiprocessor-on-programmable-chip architectures that target applications involving large matrices and floating-point operations. Given an application with specific energy-performance and resource constraints, our methodology aims to customize the architecture to match the diverse computation and communication requirements of the application tasks. Graph-based analysis of the application drives system synthesis that employs a precharacterized, parameterized hardware component library of functional units. Extensive experimental results for three diverse applications are presented to demonstrate the efficacy of our design methodology.
C1 [Wang, Xiaofang; Gupta, Pallav] Villanova Univ, Dept Elect & Comp Engn, Villanova, PA 19085 USA.
C3 Villanova University
RP Wang, XF (corresponding author), Villanova Univ, Dept Elect & Comp Engn, Villanova, PA 19085 USA.
EM xiaofang.wang@villanova.edu
CR ALTERA NIOS H., 2001, ALT NIOS 2
   [Anonymous], 2007, MATRIX MARKET
   [Anonymous], 2007, VIRTEX 2 FPGA DATASH
   Bower JA, 2006, MICROPROCESS MICROSY, V30, P388, DOI 10.1016/j.micpro.2006.02.006
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Cardoso JMP, 2009, COMPILATION TECHNIQUES FOR RECONFIGURABLE ARCHITECTURES, P1, DOI 10.1007/978-0-387-09671-1
   Choi S, 2003, J SUPERCOMPUT, V26, P259, DOI 10.1023/A:1025647031327
   Clarke J. A., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P626
   Cong J, 2007, FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P99
   Cosoroaba A., 2006, ACHIEVING HIGHER SYS
   CRAVEN S., 2006, P INT C SYST SCI
   EGHAN A., 2006, XILINX XCELL J, V59, P38
   El-Ghazawi T, 2008, COMPUTER, V41, P69, DOI 10.1109/MC.2008.65
   Esam E.-A., 2009, ACM T RECONFIG TECHN, V1, P1
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Golub G. H., 1965, SIAM J. Numer. Anal., V2, P205
   Ho CH, 2009, IEEE T VLSI SYST, V17, P1709, DOI 10.1109/TVLSI.2008.2006616
   Hofstee HP, 2005, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2005.26
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Ishebabi H, 2009, MICROPROCESS MICROSY, V33, P63, DOI 10.1016/j.micpro.2008.08.009
   Kapre N, 2009, I C FIELD PROG LOGIC, P65, DOI 10.1109/FPL.2009.5272548
   Krashinsky R, 2004, IEEE MICRO, V24, P84, DOI 10.1109/MM.2004.90
   Kumar A, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367049
   Kuon I, 2007, FOUND TRENDS ELECTRO, V2, P135, DOI 10.1561/1000000005
   Lysecky R, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1509288.1509294
   Ronen R, 2001, P IEEE, V89, P325, DOI 10.1109/5.915377
   Salminen E, 2005, IEEE INT SYMP CIRC S, P3351, DOI 10.1109/ISCAS.2005.1465346
   SANGIOVANNIVINCENTELLI A, 1977, IEEE T CIRCUITS SYST, V24, P709, DOI 10.1109/TCS.1977.1084298
   Shang L., 2002, FPGA 2002. Tenth ACM International Symposium on Field-Programmable Gate Arrays, P157, DOI 10.1145/503048.503072
   Siegel HJ, 1996, SECOND INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN '96), PROCEEDINGS, P529, DOI 10.1109/ISPAN.1996.509036
   Sun F, 2006, IEEE T COMPUT AID D, V25, P1589, DOI 10.1109/TCAD.2005.858269
   TINNEY WF, 1967, IEEE T POWER AP SYST, VPA86, P1449, DOI 10.1109/TPAS.1967.291823
   Tiwari V., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P437, DOI 10.1109/92.335012
   Todman TJ, 2005, IEE P-COMPUT DIG T, V152, P193, DOI 10.1049/ip-cdt:20045086
   Underwood K., 2004, FPGA 04, P171
   Unnikrishnan D, 2009, ANN IEEE SYM FIELD P, P123, DOI 10.1109/FCCM.2009.41
   VIRTEX-6 FAMILY OVERVIEW, 2010, VIRTEX 6 FAMILY OVER
   Wang X, 2006, IEE P-COMPUT DIG T, V153, P249, DOI 10.1049/ip-cdt:20045136
   Wang XF, 2007, INT J ELEC POWER, V29, P422, DOI 10.1016/j.ijepes.2006.10.006
   XILINX, 2006, POW VS PERF 90 NM IN
   XILINX, 2010, XPOWER EST US GUID
   XILINX MICROBLAZE, 2001, XIL MICR
   Zhuo L, 2008, IEEE T COMPUT, V57, P1057, DOI 10.1109/TC.2008.55
NR 43
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 41
DI 10.1145/2003695.2003701
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800005
DA 2024-07-18
ER

PT J
AU Wu, CH
AF Wu, Chin-Hsien
TI An Energy-Efficient I/O Request Mechanism for Multi-Bank Flash-Memory
   Storage Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Algorithm; Flash Memory; storage systems; embedded
   systems; energy-efficient; programmed I/O
AB Emerging critical issues for flash-memory storage systems, especially with regard to implementation within many embedded systems, are the programmed I/O nature of data transfers and their energy-efficient nature. We propose an I/O request mechanism in the Memory-Technology-Device (MTD) layer to exploit the programmed I/O-based data transfers for flash-memory storage systems. We propose to revise the waiting function in the Memory-Technology-Device ( MTD) layer to relieve the microprocessor from busy-waiting, in order to make more CPU cycles available for other tasks. An energy-efficient mechanism based on the I/O request mechanism is also presented for multi-bank flash-memory storage systems, which particularly focuses on switching the power state of each flash-memory bank. We demonstrate that the energy-efficient I/O request mechanism not only saves more CPU cycles to execute other tasks, but also reduces the energy consumption of flash-memory, based on experiments incorporating realistic system workloads.
C1 Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
C3 National Taiwan University of Science & Technology
RP Wu, CH (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
EM chwu@mail.ntust.edu.tw
FU National Science Council [NSC 96-2218-E-011-011]
FX Supported in part by a research grant from the National Science Council
   under Grant NSC 96-2218-E-011-011.
CR Bez R, 2003, P IEEE, V91, P489, DOI 10.1109/JPROC.2003.811702
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   CHANG LP, 2001, P C CONS EL ICCE
   CHANG LP, 2004, ACM T EMBED COMPUT S, V3
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Chin-HsienWu, 2003, GIS, P17
   De La Luz V, 2002, DES AUT CON, P213, DOI 10.1109/DAC.2002.1012622
   DELALUZ V, 2001, P INT S HIGH PERF CO, P130
   Douglis F., 1994, Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (OSDI), P25
   FAN X, 2002, P 2 INT WORKSH POW A, P130
   Fan XB, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P129, DOI 10.1109/LPE.2001.945388
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Intel Corporation, 1998, UND FLASH TRANSL LAY
   JOO Y, 2007, P DES AUT C, P716
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   KIM HJ, 1999, P ANN INT COMP SOFTW
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Lee Sang-Won., 2007, P 2007 ACM SIGMOD IN, P55
   LI K, 1994, P USENIX WINT TECHN, P22
   Lu YH, 2001, IEEE DES TEST COMPUT, V18, P10, DOI 10.1109/54.914592
   MARSH B, 1994, POWER MEASUREMENT TY, P94
   PARK C, 2003, IFIP
   PARK C, 2003, P INT C HARDW SOFTW
   PARK C, 2004, P INT S LOW POW EL D
   RUYS TC, 2003, P INT C COMP ARCH SY
   Vazirani V.V., 2001, Approximation algorithms, V1
   Wu C. H., 2006, ACM T STORAGE, V2, P449
   WU CH, 2006, P IEEE ACM INT C COM, P601
   Wu CH, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275991
   WU M, 1994, P 6 INT C ARCH SUPP, P86, DOI DOI 10.1145/195473.195506
NR 30
TC 4
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 6
DI 10.1145/1455229.1455235
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900006
DA 2024-07-18
ER

PT J
AU Boulé, M
   Zilic, Z
AF Boule, Marc
   Zilic, Zeljko
TI Automata-based assertion-checker synthesis of PSL properties
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE verification; algorithms PSL; assertion-based verification; automata;
   hardware; emulation; assertion checkers
AB Assertion-based verification with languages such as PSL is gaining in importance. From assertions, one can generate hardware assertion checkers for use in emulation, simulation acceleration and silicon debug. We present techniques for checker generation of the complete set of PSL properties, including all variants of operators, both strong and weak. A full automata-based approach allows an entire assertion to be represented by a single automaton, hence allowing optimizations that can not be done in a modular approach where subcircuits are created only for individual operators. For this purpose, automata algorithms are developed for the base cases, and a complete set of rewrite rules is derived for other operators. Automata splitting is introduced for an efficient implementation of the eventually! operator.
C1 [Boule, Marc; Zilic, Zeljko] McGill Univ, Montreal, PQ H3A 2K6, Canada.
C3 McGill University
RP Boulé, M (corresponding author), McGill Univ, McConnell Bldg,Room 633,3480 Univ St, Montreal, PQ H3A 2K6, Canada.
EM marc.boule@elf.mcgill.ca
CR Abarbanel Y., 2000, COMPUTER AIDED VERIF, P538
   Borrione Dominique., 2005, P 3 ITI INT C INFORM, P123
   Boulé M, 2007, PR IEEE COMP DESIGN, P294
   Boulé M, 2006, INT HIGH LEVEL DESIG, P69
   Boulé M, 2007, ASIA S PACIF DES AUT, P324
   CLAESSEN K, 2004, P 5 INT C FORM METH, P337
   Cohen B., 2004, Using PSL/ Sugar for Formal and Dynamic Verification
   Das Sayantan., 2006, P 2006 C DESIGN AUTO, P70
   Foster Harry., 2004, ASSERTION BASED DESI, Vsecond
   GHEORGHITA SV, 2005, P 15 INT C CONTR SYS, V2, P757
   Gordon M, 2003, LECT NOTES COMPUT SC, V2860, P200
   HOPCROFT JE, 2000, INTRO AUT THEOR LANG
   *IBM ALPHAWORKS, 2006, FOCS PROP CHECK GEN
   *IEEE STAND PSL, 2005, 1850 IEEE STD
   Morin-Allory K., 2006, Forum on Specification Design Languages (FDL)
   Morin-Allory K, 2006, DES AUT TEST EUROPE, P1246
   Ziv A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P834
NR 17
TC 53
Z9 58
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 4
DI 10.1145/1297666.1297670
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500003
DA 2024-07-18
ER

PT J
AU Zhou, H
AF Zhou, Hai
TI A new efficient retiming algorithm derived by formal manipulation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithm; design clockperiod minimization; retiming; algorithm
   derivation
ID CIRCUITS
AB A new efficient algorithm is derived for the minimal period retiming by formal manipulation. Contrary to all previous algorithms, which used fixed period feasibility checking to binary-search a candidate range, the derived algorithm checks the optimality of a feasible period directly. It is much simpler and more efficient than previous algorithms. Experimental results showed that it is even faster than ASTRA, an efficient heuristic algorithm. Since the derived algorithm is incremental by nature, it also opens the opportunity to be combined with other optimization techniques.
C1 Northwestern Univ, Dept Elect Engn & Comp Sci, Evanston, IL 60208 USA.
C3 Northwestern University
RP Zhou, H (corresponding author), Northwestern Univ, Dept Elect Engn & Comp Sci, Evanston, IL 60208 USA.
RI Zhou, Hai/B-7331-2009
CR [Anonymous], 1998, P IFAC C SYST STRUCT
   Cocchini P, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P268, DOI 10.1109/ICCAD.2002.1167545
   CONG J, 2000, P INT C COMP AID DES
   DASDAN A, 1999, P DES AUT C
   Dijkstra E. W., 1976, A Discipline of Pro-gramming
   DIJKSTRA EW, 1975, COMMUN ACM, V18, P453, DOI [10.1145/360933.360975, 10.1145/390016.808417]
   Even G, 1996, IEEE T COMPUT AID D, V15, P348, DOI 10.1109/43.489105
   Floyd R.W., 1967, P S APPL MATH, V19, P19
   FORD JLR, 1962, FLOW NETWORKS
   GOLDBERG AV, 1988, J ACM, V35, P921, DOI 10.1145/48014.61051
   Gries D., 1993, LOGICAL APPROACH DIS
   Hassoun S, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P247, DOI 10.1109/ICCAD.2002.1167542
   HOARE CAR, 1969, COMMUN ACM, V12, P576, DOI 10.1145/363235.363259
   Ishii AT, 1997, J ACM, V44, P148, DOI 10.1145/256292.256301
   LEISERSON CE, 1983, J VLSI COMPUT SYST, V1, P41
   LEISERSON CE, 1991, ALGORITHMICA, V6, P5, DOI 10.1007/BF01759032
   LOCKYEAR B, 1994, IEEE T COMPUT AID D, V13, P1097, DOI 10.1109/43.310899
   Maheshwari N, 1999, IEEE T COMPUT AID D, V18, P1249, DOI 10.1109/43.784118
   MALIK S, 1993, IEEE T COMPUT AID D, V12, P568, DOI 10.1109/43.277605
   Pan PC, 1998, IEEE T COMPUT AID D, V17, P489, DOI 10.1109/43.703830
   PAPAEFTHYMIOU MC, 1993, P ACM IEEE DES AUT C, P497
   Sapatnekar SS, 1996, IEEE T COMPUT AID D, V15, P1237, DOI 10.1109/43.541443
   SHENOY N, 1994, IEEE IC CAD, P226
   SINGHAL V, 1995, DES AUT CON, P316
   Zhou H, 2004, IEEE T COMPUT AID D, V23, P1338, DOI 10.1109/TCAD.2004.833615
NR 25
TC 4
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 7
DI 10.1145/1297666.1297673
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500006
DA 2024-07-18
ER

PT J
AU Gorjiara, B
   Bagherzadeh, N
   Chou, PH
AF Gorjiara, Bita
   Bagherzadeh, Nader
   Chou, Pai H.
TI Ultra-fast and efficient algorithm for energy optimization by
   gradient-based Stochastic voltage and task scheduling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; power management; voltage and task
   scheduling; slack distribution
AB This paper presents a new technique, called Adaptive Stochastic Gradient Voltage-and-Task Scheduling (ASG-VTS), for power optimization of multicore hard realtime systems. ASG-VTS combines stochastic and energy-gradient techniques to simultaneously solve the slack distribution and task reordering problem. It produces very efficient results with few mode transitions. Our experiments show that ASG-VTS reduces number of mode transitions by 4.8 times compared to traditional energy-gradient-based approaches. Also, our heuristic algorithm can quickly find a solution that is as good as the optimal for a real-life GSM encoder/decoder benchmark. The runtime of ASG-VTS is 150 times and 1034 times faster than energy-gradient based and optimal ILP algorithms, respectively. Since the runtime of ASG-VTS is very low, it is ideal for design space exploration in system-level design tools. We have also developed a web-based interface for ASG-VTS algorithm.
C1 Univ Calif Irvine, Irvine, CA 92717 USA.
   Natl Tsing Hua Univ, Hsinchu 30013, Taiwan.
C3 University of California System; University of California Irvine;
   National Tsing Hua University
RP Gorjiara, B (corresponding author), Univ Calif Irvine, Irvine, CA 92717 USA.
EM bgorjiar@ece.uci.edu; nader@ece.uci.edu; chou@ece.uci.edu
OI Bagherzadeh, Nader/0000-0001-7216-0546
CR ABDI S, 2003, CECSTR0341 U CAL IRV
   Andrei A, 2005, IEE P-COMPUT DIG T, V152, P28, DOI 10.1049/ip-cdt:20045055
   ANDREI A, 2004, P DATE
   [Anonymous], 2003, INTRO STOCHASTIC SEA, DOI DOI 10.1002/0471722138
   Bambha HK, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P243, DOI 10.1109/HSC.2001.924683
   CAI L, 2003, CECSTR0404 U CAL IRV
   Dick RP, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P263, DOI 10.1109/DATE.1999.761132
   *ETSI, 1993, DIG CELL TEL CAT SYS
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   GAREY MR, 1979, COMPUTERS INTRATABIL
   Gorjiara B, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P381, DOI 10.1145/1013235.1013326
   Gruian F, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P449, DOI 10.1109/ASPDAC.2001.913349
   *INT, 2007, INT XSC MICR
   Jejurikar R, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1145/1013235.1013261
   LEUNG LF, 2004, P ASPDAC
   Luo J, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P369, DOI 10.1109/ICVD.2003.1183164
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   Schmitz M.T., 2002, P DATE
   Schmitz M.T., 2004, System-Level Design Techniques for Energy- Efficient Embedded Systems
   Schmitz MT, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P250, DOI 10.1109/ISSS.2001.957950
   VONWEYMARN M, 2001, ICSTR0135 U CAL IRV
   ZHANG Y, 2002, P DAC
   Zhang YM, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P65, DOI 10.1109/ASPDAC.2003.1194995
NR 23
TC 9
Z9 10
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 39
DI 10.1145/1278349.1278352
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600003
DA 2024-07-18
ER

PT J
AU Hsieh, AC
   Lin, TT
   Chang, TW
   Hwang, TT
AF Hsieh, Ang-Chih
   Lin, Tzu-Teng
   Chang, Tsuang-Wei
   Hwang, Tingting
TI A functionality-directed clustering technique for low-power MTCMOS
   design - Computation of simultaneously discharging current
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; MTCMOS; low power; sleep transistor; DSTN
AB Multithreshold CMOS (MTCMOS) is a circuit style that can effectively reduce leakage power consumption. Sleep transistor sizing is the key issue when a MTCMOS circuit is designed. If the size of sleep transistor is large enough, the circuit performance can surely be maintained but the area and dynamic power consumption of the sleep transistor may increase. On the other hand, if the sleep transistor size is too small, there will be significant performance degradation because of the increased resistance to ground. Previous approaches [Kao et al. 1998; Anis et al. 20021 to designing sleep transistor size are based mainly on mutually-exclusive discharge patterns. However, these approaches considered only the topology of a circuit (i.e., interconnections of nodes in the circuit-graph saving the functionality of node). We observed that any two possible simultaneously switching gates may not discharge at the same time in terms of functionality. Thus, we propose an algorithm to determine how to cluster cells to share sleep transistors, while taking both topology and functionality into consideration. Moreover, one placement refinement algorithm that takes clustering information into account will be presented. At the logic level, the results show that the proposed clustering method can achieve an average of 22% reduction in terms of the number of unit-size sleep transistors as compared to a method that does not consider functionality. At the physical level, two placement results are discussed. The first is produced by a traditional placement tool plus topology check (functionality check) for insertion of sleep transistors. It shows that the functionality check algorithm produces 9% less chip area as compared with the topology check algorithm. The second result is produced by a placement refinement algorithm where the initial placement is done in the first placement experiment. It shows that the placement refinement algorithm achieves 5% more reduction in area at the expense of 4% increase in wire length. Totally, around 14% reduction is achieved by utilizing the clustering information.
C1 Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Tsing Hua University
RP Hsieh, AC (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, 101 Sect 2 Kuang Fu Rd, Hsinchu 300, Taiwan.
EM achsieh@cs.nthu.edu.tw
CR Anis M, 2002, DES AUT CON, P480, DOI 10.1109/DAC.2002.1012673
   Borkar S, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P293, DOI 10.1109/ASPDAC.2001.913321
   GEREZ SH, 1997, ALGORITHMS VLSI DESI
   Ho YT, 2004, ASIA S PACIF DES AUT, P205, DOI 10.1109/ASPDAC.2004.1337566
   Kao J, 1997, DES AUT CON, P409, DOI 10.1145/266021.266182
   Kao J, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P141, DOI 10.1109/ICCAD.2002.1167526
   Kao J, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P495, DOI 10.1109/DAC.1998.724522
   KRIPLANI H, 1995, IEEE T COMPUT AID D, V14, P998, DOI 10.1109/43.402499
   Lee D, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P494, DOI 10.1109/DATE.2004.1268894
   Lee D, 2003, DES AUT CON, P191, DOI 10.1109/DAC.2003.1218953
   Long CB, 2003, DES AUT CON, P181
   MUTOH S, 1995, IEEE J SOLID-ST CIRC, V30, P847, DOI 10.1109/4.400426
   Rao RM, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P689
   Wang MG, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P260, DOI 10.1109/ICCAD.2000.896483
   Won HS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P110
NR 15
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 30
DI 10.1145/1255456.1255467
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700011
DA 2024-07-18
ER

PT J
AU Hu, Q
   Kjeldsberg, PG
   Vandecappelle, A
   Palkovic, M
   Catthoor, F
AF Hu, Q.
   Kjeldsberg, P. G.
   Vandecappelle, A.
   Palkovic, M.
   Catthoor, F.
TI Incremental hierarchical memory size estimation for steering of loop
   transformations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; data optimization; memory size
   estimation; code transformation; memory architecture exploration;
   high-level synthesis
AB Modern embedded multimedia and telecommunications systems need to store and access huge amounts of data. This becomes a critical factor for the overall energy consumption, area, and performance of the systems. Loop transformations are essential to improve the data access locality and regularity in order to optimally design or utilize a memory hierarchy. However, due to abstract high-level cost functions, current loop transformation steering techniques do not take the memory platform sufficiently into account. They usually also result in only one final transformation solution. On the other hand, the loop transformation search space for real-life applications is huge, especially if the memory platform is still not fully fixed. Use of existing loop transformation techniques will therefore typically lead to suboptimal end-products. It is critical to find all interesting loop transformation instances. This can only be achieved by performing an evaluation of the effect of later design stages at the early loop transformation stage. This article presents a fast incremental hierarchical memory-size requirement estimation technique. It estimates the influence of any given sequence of loop transformation instances on the mapping of application data onto a hierarchical memory platform. As the exact memory platform instantiation is often not yet defined at this high-level design stage, a platform-independent estimation is introduced with a Pareto curve output for each loop transformation instance. Comparison among the Pareto curves helps the designer, or a steering tool, to find all interesting loop transformation instances that might later lead to low-power data mapping for any of the many possible memory hierarchy instances. Initially, the source code is used as input for estimation. However, performing the estimation repeatedly from the source code is too slow for large search space exploration. An incremental approach, based on local updating of the previous result, is therefore used to handle sequences of different loop transformations. Experiments show that the initial approach takes a few seconds, which is two orders of magnitude faster than state-of-the-art solutions but still too costly to be performed interactively many times. The incremental approach typically takes just a few milliseconds, which is another two orders of magnitude faster than the initial approach. This huge speedup allows us for the first time to handle real-life industrial-size applications and get realistic feedback during loop transformation exploration.
C1 Norwegian Univ Sci & Technol, N-7491 Trondheim, Norway.
   IMEC, DESICS, Louvain, Belgium.
C3 Norwegian University of Science & Technology (NTNU); IMEC
RP Hu, Q (corresponding author), Norwegian Univ Sci & Technol, N-7491 Trondheim, Norway.
EM qubo.hu@iet.ntnu.no; pgk@iet.ntnu.no; vdcappel@imec.be;
   palkovic@imec.be; catthoor@imec.be
RI Palkovits, Miklos/F-2707-2013
OI Palkovits, Miklos/0000-0003-0578-0387
CR BACON DF, 1994, ACM COMPUT SURV, V26, P345, DOI 10.1145/197405.197406
   BALASA F, 1995, IEEE T VLSI SYST, V3, P157, DOI 10.1109/92.386218
   Banerjee U., 1993, LOOP TRANSFORMATION
   BELADY LA, 1966, IBM SYST J, V5, P78, DOI 10.1147/sj.52.0078
   Benini L, 2000, IEEE DES TEST COMPUT, V17, P74, DOI 10.1109/54.844336
   Beyls K., 2001, Proceedings of the IASTED International Conference. Parallel and Distributed Computing and Systems, P617
   Brockmeyer E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1070
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Catthoor F., 2002, DATA ACCESS STORAGE
   Cohen A, 2004, LECT NOTES COMPUT SC, V3149, P292
   Danckaert K, 2000, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, P2591
   DARTE A, 1995, J PARALLEL DISTR COM, V29, P43, DOI 10.1006/jpdc.1995.1105
   Darte A, 2000, PARALLEL COMPUT, V26, P1175, DOI 10.1016/S0167-8191(00)00034-X
   Fraboulet A., 1999, Proceedings 12th International Symposium on System Synthesis, P71, DOI 10.1109/ISSS.1999.814263
   Girbal S, 2006, INT J PARALLEL PROG, V34, P261, DOI 10.1007/s10766-006-0012-3
   Grun P, 1998, HARDW SOFTW CODES, P145, DOI 10.1109/HSC.1998.666252
   HU Q, 2007, P 10 ACM IEEE DES TE
   HU Q, 2004, P IEEE NORCH C OSL N, P301
   Hu Q, 2006, ASIA S PACIF DES AUT, P606
   Issenin I, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P202, DOI 10.1109/DATE.2004.1268849
   Kandemir M, 2002, DES AUT CON, P628, DOI 10.1109/DAC.2002.1012701
   KELLY W, 1993, UMIACSTR921261 I ADV
   Kim HS, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P40
   Kjeldsberg PG, 2003, IEEE T COMPUT AID D, V22, P908, DOI 10.1109/TCAD.2003.814257
   MCKLNLEY K, 1996, ACM T PROGR LANG SYS, V18, P4
   NGUYEN N, 2006, ACM T EMBED COMPUT S, V5, P472
   Panda PR, 1997, EUR CONF DESIG AUTOM, P7, DOI 10.1109/EDTC.1997.582323
   Panda PR, 2001, ACM T DES AUTOMAT EL, V6, P149, DOI 10.1145/375977.375978
   Song YH, 2004, IEEE T COMPUT, V53, P1073, DOI 10.1109/TC.2004.62
   Steinke S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P409, DOI 10.1109/DATE.2002.998306
   Udayakumaran S., 2006, C DESIGN AUTOMATION, P925
   Van Achteren T, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P428, DOI 10.1109/DATE.2002.999206
   VERBAUWHEDE I, 1989, P VLSI 89 INT C VLSI, P209
   VERBAUWHEDE IM, 1994, ACM IEEE D, P143
   Verdoolaege S, 2003, IEEE INT CONF ASAP, P17, DOI 10.1109/ASAP.2003.1212826
   WILDE DK, 1993, PI785 IRISA OR STAT
   WOLF ME, 1991, IEEE T PARALL DISTR, V2, P452, DOI 10.1109/71.97902
   Wuytack S, 1998, IEEE T VLSI SYST, V6, P529, DOI 10.1109/92.736124
   ZHAO Y, 1999, P 36 ACM IEEE DES AU, P811
   Zhu H, 2006, ASIA S PACIF DES AUT, P802
NR 40
TC 8
Z9 8
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 50
DI 10.1145/1278349.1278363
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600014
DA 2024-07-18
ER

PT J
AU Kuo, WA
   Hwang, TT
   Wu, ACH
AF Kuo, Wu-An
   Hwang, Tingting
   Wu, Allen C. -H.
TI Decomposition of instruction decoders for low-power designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; low power; instruction decoder
AB During the execution of processor instruction, decoding the instructions is a major task in identifying instructions and generating control signals for data paths. In this article, we propose two instruction decoder decomposition techniques for low-power designs. First, by tracing program execution sequences, we propose an algorithm that explores the relations between frequently executed instructions. Second, we propose a two-stage low-power decomposition structure for decoding instructions. Experimental results demonstrate that our proposed techniques achieve an average of 34.18% in power reduction and 12.93% in critical-path delay reduction for the instruction decoder.
C1 Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Tsing Hua University
RP Kuo, WA (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, 101,Sect 2 Kuang Fu Rd, Hsinchu 300, Taiwan.
EM d908307@02.ntnu.edu.tw
CR *ARM LTD, 1995, INTRO THUMB
   Chow S.-H., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P315, DOI 10.1145/234860.234862
   GOLDENBERG C, 1996, SMALL AREA LOW POWER
   HENNESSY J, 1996, COMPUTER ARCHITECTUR, P103
   Holmer B. K., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P282, DOI 10.1109/ISCA.1990.134537
   *INT CORP, 1995, PENT FAM DEV MAN, V2
   KISSELL DK, 1997, MIPS16 HIGH DENS MIP
   Kuo WA, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P664, DOI 10.1109/DATE.2004.1268920
   Lin B., 1989, P IFIP INT C VLSI, P187
   Tang WY, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P443, DOI 10.1109/DATE.2002.998311
NR 10
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2006
VL 11
IS 4
BP 880
EP 889
DI 10.1145/1179461.1179465
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 121HA
UT WOS:000243147500004
DA 2024-07-18
ER

PT J
AU Cong, J
   Shinnerl, JR
   Xie, M
   Kong, T
   Xin, Y
AF Cong, J
   Shinnerl, JR
   Xie, M
   Kong, T
   Xin, Y
TI Large-scale circuit placement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE placement; optimality; scalability; large-scale optimization
ID ALGORITHM
AB Placement is one of the most important steps in the RTL-to-GDSII synthesis process, as it directly defines the interconnects, which have become the bottleneck in circuit and system performance in deep submicron technologies. The placement problem has been studied extensively in the past 30 years. However, recent studies show that existing placement solutions are surprisingly far from optimal. The first part of this tutorial summarizes results from recent optimality and scalability studies of existing placement tools. These studies show that the results of leading placement tools from both industry and academia may be up to 50% to 150% away from optimal in total wirelength. If such a gap can be closed, the corresponding performance improvement will be equivalent to several technology-generation advancements. The second part of the tutorial highlights the recent progress on large-scale circuit placement, including techniques for wirelength minimization, routability optimization, and performance optimization.
C1 Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
   Magma Design Automat, Los Angeles, CA 90025 USA.
   IBM Corp, Microelect Div, Essex Jct, VT 05452 USA.
C3 University of California System; University of California Los Angeles;
   International Business Machines (IBM)
RP Univ Calif Los Angeles, Dept Comp Sci, Campus Mailcode 159610, Los Angeles, CA 90095 USA.
EM cong@ca.ucla.edu; shinnerl@ca.ucla.edu; xie@ca.ucla.edu;
   kongtm@magma-da.com; xinyuan@us.ibm.com
CR Adya S. N., 2002, Proceedings of ISPD'02. 2002 International Symposium on Physical Design, P12, DOI 10.1145/505388.505392
   Adya S.N., 2003, Proc. Inti Symposium on Physical Design, P95
   Adya SN, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P550, DOI 10.1109/ICCAD.2004.1382639
   Agnihotri A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P307, DOI 10.1109/ICCAD.2003.1257685
   ALPERT CJ, 1998, P INT S PHYS DES, P85
   [Anonymous], 99034 U MINN DEP COM
   Arrow Kenneth Joseph, 1958, STUDIES LINEAR NONLI, P5
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   BRANDT A, 2002, MULTILEVEL OPTIMIZAT, pCH1
   BRANNIGAN A, 1986, AUST NZ J CRIMINOL, V19, P23, DOI 10.1016/0096-3003(86)90095-0
   Brenner U, 2003, IEEE T COMPUT AID D, V22, P387, DOI 10.1109/TCAD.2003.809662
   BRENNER U, 2002, P INT S PHYS DES
   Brenner U., 2004, ISPD, P2
   BREUER MA, 1977, J DES AUTOM FAULT, V1, P343
   Briggs William, 2000, A Multigrid Tutorial, Vsecond
   Burstein Michael., 1985, Proceedings of the 22nd ACM/IEEE Design Automation Conference, P124
   *CAD DES SYST INC, 1999, QPLAC VERS 5 1 55 CO
   CALDWELL A, 2000, P AS S PAC DES AUT C
   Caldwell AE, 2000, VLSI DES, V11, P249, DOI 10.1155/2000/15862
   Caldwell AE, 2000, DES AUT CON, P477
   Caldwell AE, 2000, IEEE T COMPUT AID D, V19, P1304, DOI 10.1109/43.892854
   CHAN T, 2003, MULTILEVEL OPTIMIZAT, pCH4
   CHAN T, 2003, P IEEE INT C COMP AI
   CHAN T, 2005, P INT S PHYS DES
   Chan TF, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P171, DOI 10.1109/ICCAD.2000.896469
   Chang CC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P621, DOI 10.1109/ASPDAC.2003.1195099
   Chang CC, 2003, IEEE T COMPUT AID D, V22, P395, DOI 10.1109/TCAD.2003.809661
   CHANG CC, 1994, P AS PAC C CIRC SYST, P560
   CHEN C, 2000, CHENEE ACM INT C COM, P198
   Chen HY, 2003, DES AUT CON, P794
   CHENG C, 1984, IEEE T CAD, V3, P3
   CHENG CLE, 1994, IEEE IC CAD, P690
   CHU C, 2004, P INT S PHYS DES APR, P26
   Cong J., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P429, DOI 10.1109/ASPDAC.2000.835138
   Cong J, 2001, P IEEE, V89, P505, DOI 10.1109/5.920581
   Cong J., 2003, P ACMIEEE INT S PHYS, P88
   CONG J, 2005, P AS AS S PAC DES SA
   CONG J, 2004, UCLA OPTIMALITY STUD
   DUNLOP A, 1985, IEEE T CAD CAD, V4, P1
   DUNLOP AE, 1984, P DES AUT C, P133
   Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
   EVANS LC, 2002, PARTICAL DIFERENTIAL
   Fiduccia C. M., 1982, DES AUT C P, P175, DOI DOI 10.1109/DAC.1982.1585498
   GAO T, 1991, IEEE ACM INT C COMP, P44
   Golub G.H., 2013, Matrix Computations, DOI DOI 10.56021/9781421407944
   GOTO S, 1981, IEEE T CIRCUITS SYST, V28, P12, DOI 10.1109/TCS.1981.1084903
   Hagen LW, 1997, IEEE T COMPUT AID D, V16, P1199, DOI 10.1109/43.662682
   HAGEN LW, 1995, DES AUT CON, P216
   Halpin B, 2001, DES AUT CON, P780, DOI 10.1109/DAC.2001.935611
   HAMADA T, 1993, ACM IEEE D, P531
   HAUGE PS, 1987, P INT C COMPUTER AID, P88
   Hu B, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P739, DOI 10.1109/ICCAD.2002.1167614
   HU B, 2003, P DES AUT C
   HU B, 2004, IEEE T CAD, V23, P1264
   Hur SW, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P165, DOI 10.1109/ICCAD.2000.896468
   JACKSON MAB, 1989, ACM IEEE D, P370, DOI 10.1145/74382.74444
   Kahng A.B., 2004, Proc. of ACM Intl. Symp. on Physical Design, P18
   Kahng AB, 2004, DES AUT CON, P357, DOI 10.1145/996566.996670
   KARYPIS G, 2003, MULTILEVEL OPTIMIZAT, pCH3
   KHATKHATE A, 2004, P INT S PHYS DES
   KLEINHANS JM, 1991, IEEE T COMPUT AID D, V10, P356, DOI 10.1109/43.67789
   Kong T, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P172, DOI 10.1109/ICCAD.2002.1167530
   Li C, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P394, DOI 10.1109/ICCAD.2004.1382607
   LI C, 2003, TRECE0314 PURD U
   Lou JN, 2002, IEEE T COMPUT AID D, V21, P32, DOI 10.1109/43.974135
   Luk W. K., 1991, P 28 ACM IEEE DES AU, P626
   MAREKSADOWSKA M, 1989, 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P94, DOI 10.1109/ICCAD.1989.76912
   MARQUARDT A, 2000, P INT S FIELD PROGR, P203, DOI DOI 10.1145/329166.329208>
   MAYRHOFER S, 1990, P INT C COMP AID DES, P332
   Morton K.W., 2005, Numerical Solution of Partial Differential Equations: An Introduction
   NAIR R, 1989, IEEE T COMPUT AID D, V8, P860, DOI 10.1109/43.31546
   NAYLOR WC, 2001, NONLINEAR OPTIMIZATI
   ONO S, 2005, P AS S PAC DES AUT C
   Parakh PN, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P275, DOI 10.1109/DAC.1998.724481
   QUINN NR, 1979, IEEE T CIRCUITS SYST, V26, P377, DOI 10.1109/TCS.1979.1084652
   RAMACHANDARAN P, 2005, P AS S PAC DES AUT C
   Ren H., 2004, PROC INT S PHYS DESI, P10
   Saad Y., 1996, Iterative Methods for Sparse Linear Systems
   Sankar Y., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P157, DOI 10.1145/296399.296449
   Sarrafzadeh M, 1997, IEEE T COMPUT AID D, V16, P1332, DOI 10.1109/43.663823
   Sarrafzadeh M, 1997, DES AUT CON, P758, DOI 10.1145/266021.266364
   Sarrafzadeh M., 2002, MODERN PLACEMENT TEC
   SENN M, 2002, P ACM S FPGAS
   SIGL G, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P427, DOI 10.1145/127601.127707
   Srinivasan A., 1991, Proc. of IEEE/ACM Intl. Conf. on Computer-Aided Design, P48
   SWARTZ W, 1995, DES AUT CON, P211
   TELLEZ GE, 1996, P INT S CIRC SYSTR, P504
   TSAY RS, 1988, IEEE DES TEST COMPUT, V5, P44, DOI 10.1109/54.9271
   TSAY YH, 1991, MOL CELL BIOL, V11, P620, DOI 10.1128/MCB.11.2.620
   Vorwerk K, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P573, DOI 10.1109/ICCAD.2004.1382642
   Yang S, 2002, J MATER SCI LETT, V21, P1, DOI 10.1023/A:1014211022224
   Yang XJ, 2003, IEEE T COMPUT AID D, V22, P410, DOI 10.1109/TCAD.2003.809660
   YOUSSEF H, 1992, IEEE T CIRCUITS-II, V39, P815, DOI 10.1109/82.204129
NR 93
TC 26
Z9 45
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 389
EP 430
DI 10.1145/1059876.1059886
PG 42
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lepak, KM
   Xu, M
   Chen, J
   He, L
AF Lepak, KM
   Xu, M
   Chen, J
   He, L
TI Simultaneous shield insertion and net ordering for capacitive and
   inductive coupling minimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; reliability; VLSI physical design automation; signal
   integrity; noise minimization; shielding; net ordering; on-chip
   inductance
AB In this article, we first show that existing net ordering formulations to minimize noise are no longer sufficient with the presence of inductive noise, and shield insertion is needed to minimize inductive noise. Using a K-eff model as the figure of merit for inductive coupling, we then formulate two simultaneous shield insertion and net ordering (SINO) problems: the optimal SINO/NF problem to find a minimal area SINO solution that is free of capacitive and inductive noise, and the optimal SINO/NB problem to find a minimal area SINO solution that is free of capacitive noise and is under the given inductive noise bound. We reveal that both optimal SINO problems are NP-hard, and propose effective approximate algorithms for the two problems. Experiments show that our SINO/NB algorithm uses from 51% to 82% fewer shields compared to uniform shield insertion and net ordering (US+NO), and uses from 4% to 47% fewer shields compared to separated net ordering and shield insertion (NO+SI). Furthermore, the SINO/NB solutions under practical noise bounds use from 38% to 61% fewer shields compared to SINO/NF solutions, and use up to 36% fewer shields compared to the theoretical lower bound for optimal SINO/NF solutions. Moreover, we show that the K-eff model has a high fidelity versus the noise voltage computed using accurate RLC circuit models and SPICE simulations. To the best of our knowledge, it is the first work that presents an in-depth study on the automatic layout optimization of multiple nets to minimize both capacitive and inductive noise.
C1 Univ Wisconsin, Madison, WI 53706 USA.
C3 University of Wisconsin System; University of Wisconsin Madison
RP Univ Calif Los Angeles, Dept Elect Engn, 66-117 Engn IV,Box 951594, Los Angeles, CA 90095 USA.
EM lhe@ee.ucla.edu
CR CHANG C, 2000, P INT S PHYS DES APR
   CHEN J, 2002, P ACM IEEE INT WORKS
   COUDERT O, 1997, P DES AUT C
   GAO T, 1993, P INT C COMP AID DES, P692
   GAO T, 1994, P IEEE ACM INT C COM, P610
   Garey M.R., 1979, COMPUTERS INTRACTABI
   He L, 1999, PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P457, DOI 10.1109/CICC.1999.777322
   KAMON M, 1994, IEEE T MIT
   KAY R, 2000, P INT S PHYS DES APR
   KIROVSKI D, 1998, P DES AUT C
   LEPAK KM, 2000, P INT S PHYS DES
   LEPAK KM, 2001, P DES AUT C
   Lillis J., 1999, High-performance interconnect analysis and synthesis
   RUEHLI A, 1974, IEEE T MIT
   SECHEN C, 1997, P INT C COMP AID DES, P478
   *SEM IND ASS, 2000, INT TECHN ROADM SEM
   Sherwani N., 2005, ALGORITHMVLSI PHYS
   XIONG J, 2004, IEEE T COMPUTER AIDE, V23
   Xue T, 1997, IEEE T COMPUT AID D, V16, P1418, DOI 10.1109/43.664224
   YIM JS, 1999, P DES AUT C JUN
NR 20
TC 14
Z9 15
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2004
VL 9
IS 3
BP 290
EP 309
DI 10.1145/1013948.1013950
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 847DU
UT WOS:000223373700002
DA 2024-07-18
ER

PT J
AU Kjeldsberg, PG
   Catthoor, F
   Aas, EJ
AF Kjeldsberg, PG
   Catthoor, F
   Aas, EJ
TI Storage requirement estimation for optimized design of data intensive
   applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; experimentation; performance; size estimation; data
   optimization; code transformation; memory architecture exploration;
   high-level synthesis
AB A novel storage requirement estimation methodology is presented for use in the early system design phases when the data transfer ordering is only partially fixed. At that stage, none of the existing estimation tools are adequate, as they either assume a fully specified execution order or ignore it completely. A prototype CAD tool has been developed that includes major parts of the storage requirement estimation and optimization methodology. Using representative application demonstrators, we show how our techniques and tool can effectively guide the designer to achieve a transformed specification with low storage requirement.
C1 Norwegian Univ Sci & Technol, Dept Phys Elect, N-7491 Trondheim, Norway.
   Interuniv Microelect Ctr, B-3001 Louvain, Belgium.
   Katholieke Univ Leuven, Louvain, Belgium.
C3 Norwegian University of Science & Technology (NTNU); Interuniversity
   Microelectronics Centre; KU Leuven
RP Norwegian Univ Sci & Technol, Dept Phys Elect, OS Bragstads Plass 2A, N-7491 Trondheim, Norway.
EM pgk@fysel.ntnu.no; catthoor@imec.be; aas@fysel.ntnu.no
CR [Anonymous], 1999, MATLAB LANG TECHN CO
   BALASA F, 1995, IEEE T VLSI SYST, V3, P157, DOI 10.1109/92.386218
   Banerjee U.K., 1988, Dependence Analysis for Supercomputing
   BORMANS J, 1999, PATMOS 99 9 INT WORK, P19
   Brockmeyer E, 1999, IEEE T MULTIMEDIA, V1, P202, DOI 10.1109/6046.766740
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Chakrabarti C, 2001, IEEE IPCCC, P135, DOI 10.1109/IPCCC.2001.918645
   Danckaert K, 2000, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, P2591
   DANCKAERT K, 2001, THESIS KU LEUVEN LEU
   DANCKAERT K, 2000, P INT C COMP ARCH SY, P34
   DeGreef E, 1997, IEEE INT CONF ASAP, P66, DOI 10.1109/ASAP.1997.606813
   FEAUTRIER P, 1991, INT J PARALLEL PROG, V20, P23, DOI 10.1007/BF01407931
   Gajski D.D., 1994, Specification and Design of Embedded Systems''
   GEBOTYS CH, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P2, DOI 10.1145/127601.127609
   Grun P, 1998, HARDW SOFTW CODES, P145, DOI 10.1109/HSC.1998.666252
   Kirovski D, 1999, IEEE T COMPUT AID D, V18, P1316, DOI 10.1109/43.784123
   KJELDSBERG P, 2001, THESIS NORWEGIAN U S
   Kjeldsberg P. G., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P56, DOI 10.1109/HSC.2000.843707
   Kjeldsberg PG, 2003, IEEE T COMPUT AID D, V22, P908, DOI 10.1109/TCAD.2003.814257
   Kjeldsberg PG, 2001, DES AUT CON, P365, DOI 10.1109/DAC.2001.935536
   KJELDSBERG PG, 2000, P IEEE INT C COMP AI, P44
   KULKARNI D, 1993, CSRI337 U TOR
   Kurdahi F., 1987, P 24 DESIGN AUTOMATI, P210
   LEFEBVRE V, 1997, LECT NOTES COMPUTER, V1300, P356
   OHM SY, 1994, IEEE IC CAD, P182
   Panda PR, 1999, IEEE T COMPUT AID D, V18, P3, DOI 10.1109/43.739054
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   Pugh W., 1993, LCPC 1993, V768, P546
   Quilleré F, 2000, ACM T PROGR LANG SYS, V22, P773, DOI 10.1145/365151.365152
   Ramanujam J, 2001, DES AUT CON, P359, DOI 10.1109/DAC.2001.935535
   Shang WJ, 1996, IEEE T COMPUT, V45, P827, DOI 10.1109/12.508321
   Sikora T, 1997, IEEE T CIRC SYST VID, V7, P19, DOI 10.1109/76.554415
   TSENG CJ, 1986, IEEE T COMPUT AID D, V5, P379, DOI 10.1109/TCAD.1986.1270207
   VERBAUWHEDE IM, 1994, ACM IEEE D, P143
   Wolfe M.J., 1996, High Performance Compilers For Parallel Computing
   ZHAO Y, 1999, P 36 ACM IEEE DES AU, P811
NR 36
TC 14
Z9 14
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2004
VL 9
IS 2
BP 133
EP 158
DI 10.1145/989995.989996
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830KQ
UT WOS:000222121300001
DA 2024-07-18
ER

PT J
AU Parthasarathy, K
   Kuyel, T
   Price, D
   Jin, L
   Chen, DG
   Geiger, R
AF Parthasarathy, K
   Kuyel, T
   Price, D
   Jin, L
   Chen, DG
   Geiger, R
TI BIST and production testing of ADCs using imprecise stimulus
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; measurement; analog and mixed-signal testing; imprecision
   stimulus; imprecision measurement; production test; built-in self-test;
   ADC linearity
AB A new approach for testing mixed-signal circuits based upon using imprecise stimuli is introduced. Unlike most existing Built-In Self-Test (BIST) and production test approaches that require excitation signals that are at least 3 bits or more linear than the Device-Under-Test (DUT), the proposed approach can work with stimuli that are several bits less linear than the DUT. This dramatically reduces the requirements on stimulus generation for BIST applications and offers potential for using inexpensive signal generators in production test, or for testing DUTs that have a linearity performance exceeding that of the available test equipment. As a proof of concept, a histogram-based algorithm for linearity testing for Analog-to-Digital Converters (ADCs) has been proposed. It can estimate the Integral Nonlinearity (INL) and Differential Nonlinearity (DNL) of an n-bit ADC by using a ramp signal of much less than n-bit linearity and a shifted version of the same nonlinear ramp as excitation. The performance of the algorithm is comparable to that of the traditional method which uses (n+3)-bits or a decade more linear input signals. Complete algorithm description, extensive simulation results and experimental results obtained from using a production tester on commercially available ICs are presented to validate the potential of this algorithm.
C1 Texas Instruments Inc, Dallas, TX 75266 USA.
   Motorola Inc, Tempe, AZ 85284 USA.
   Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA.
C3 Texas Instruments; Iowa State University
RP Texas Instruments Inc, Dallas, TX 75266 USA.
EM ljin@iastate.edu
CR Azaïs F, 2001, IEEE VLSI TEST SYMP, P266, DOI 10.1109/VTS.2001.923449
   BLAIR J, 1994, IEEE T INSTRUM MEAS, V43, P373, DOI 10.1109/19.293454
   Burns M., 2000, An Introduction to Mixed-Signal IC Test and Measurement
   DOERNBERG J, 1984, IEEE J SOLID-ST CIRC, V19, P820, DOI 10.1109/JSSC.1984.1052232
   HUANG JL, 2000, P DES AUT TEST EUR C, P216
   Jin L, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, P788
   Johns D. A., 2008, Analog integrated circuit design
   KUYEL T, 1999, P INT TEST C, P747
   Parthasarathy KL, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, P376
   Parthasarathy KL, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P537
   Parthasarathy KL, 2002, 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, P274
   Parthasarathy KL, 2001, PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, P276, DOI 10.1109/MWSCAS.2001.986167
   PROVOST B, 1999, P INT TEST C, P541
   Wang J, 2000, PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, P908, DOI 10.1109/MWSCAS.2000.952901
NR 14
TC 12
Z9 15
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 522
EP 545
DI 10.1145/944027.944035
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900008
DA 2024-07-18
ER

PT J
AU Yang, X
   Wang, M
   Kastner, R
   Ghiasi, S
   Sarrafzadeh, M
AF Yang, X
   Wang, M
   Kastner, R
   Ghiasi, S
   Sarrafzadeh, M
TI Congestion reduction during placement with provably good approximation
   bound
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT International Conference on Computer Aided Design (ICCAD 2001)
CY NOV 04-08, 2001
CL SAN JOSE, CA
SP IEEE, ACM SIGDA, IEEE Comp Soc, IEEE Circuits & Syst Soc, Electron Devices Soc
DE algorithms; experimentation; physical design; placement; routability;
   congestion
ID EFFICIENT
AB This paper presents a novel method to reduce routing congestion during placement stage. The proposed approach is used as a post-processing step in placement. Congestion reduction is based on local improvement on the existing layout. However, the approach has a global view of the congestion over the entire design. It uses integer linear programming (ILP) to formulate the problem of conflicts between multiple congested regions, and performs local improvement according to the solution of the ILP problem. The approximation algorithm of the formulated ILP problem is studied and good approximation bounds are given and proved. Experiments show that the proposed approach can effectively alleviate the congestion of global routing results. The low computational complexity of the proposed approach indicates its scalability on large designs.
C1 Symplic Inc, Sunnyvale, CA 94086 USA.
   Cadence Design Syst Inc, San Jose, CA 95134 USA.
   Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
C3 ASML Holding; University of California System; University of California
   Santa Barbara; University of California System; University of California
   Los Angeles
RP Symplic Inc, 600 Calif Ave, Sunnyvale, CA 94086 USA.
EM xjyang@synplicity.com; mgwang@cadence.com; kastner@ece.ucsb.edu;
   soheil@cs.ucla.edu; majid@cs.ucla.edu
CR Caldwell AE, 2000, DES AUT CON, P477
   CHENG CLE, 1994, IEEE IC CAD, P690
   Cong J, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P356, DOI 10.1109/DAC.1998.724497
   DUNLOP AE, 1985, IEEE T COMPUT AID D, V4, P92, DOI 10.1109/TCAD.1985.1270101
   KAHNG AB, 2000, INT S PHYS DES ACM A, P4
   KLEINHANS JM, IEEE T COMPUT AIDED, V10, P365
   LOU J, 2001, INT S PHYS DES, P112
   MAYRHOFER S, 1990, INT C COMP AID DES, P332
   Parakh PN, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P275, DOI 10.1109/DAC.1998.724481
   SUN WJ, 1995, IEEE T COMPUT AID D, V14, P349, DOI 10.1109/43.365125
   TSAY RS, 1992, INT C ASIC, P50
   WANG M, 2000, INT S PHYS DES, P147
   Wang MG, 2000, IEEE T COMPUT AID D, V19, P1140, DOI 10.1109/43.875296
   Wang MG, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P260, DOI 10.1109/ICCAD.2000.896483
   YANG X, 2001, INT S PHYS DES, P164
NR 15
TC 7
Z9 8
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2003
VL 8
IS 3
BP 316
EP 333
DI 10.1145/785411.785414
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 696JX
UT WOS:000183884800003
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Naseer, M
   Hasan, O
   Shafique, M
AF Naseer, Mahum
   Hasan, Osman
   Shafique, Muhammad
TI QuanDA: GPU AcceleratedQuantitative Deep Neural Network Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE ACAS xu; confidence interval; GPU; neural networks; quantitative
   analysis; safety properties
ID SUM
AB Over the past years, numerous studies demonstrated the vulnerability of deep neural networks (DNNs) to make correct classifications in the presence of small noise. This motivated the formal analysis of DNNs to ensure that they delineate acceptable behavior. However, in the case that the DNN's behavior is unacceptable for the desired application, these qualitative approaches are ill equipped to determine the precise degree to which the DNN behaves unacceptably.
   We propose a novel quantitative DNN analysis framework, QuanDA, which not only checks whether the DNN delineates certain behavior but also provides the estimated probability of the DNN to delineate this particular behavior. Unlike the (few) available quantitative DNN analysis frameworks, QuanDA does not use any implicit assumptions on the probability distribution of the hidden nodes, which enables the framework to propagate close to real probability distributions of the hidden node values to each proceeding DNN layer. Furthermore, our framework leverages CUDA to parallelize the analysis, enabling high-speed GPU implementation for fast analysis. The applicability of the framework is demonstrated using the ACAS Xu benchmark, to provide reachability probability estimates for all network nodes. This paper also provides potential applications of QuanDA for the analysis of DNN safety properties.
C1 [Naseer, Mahum] Vienna Univ Technol, Inst Comp Engn, Treitlstr 1-3, A-1040 Vienna, Austria.
   [Hasan, Osman] Natl Univ Sci & Technol NUST, Sch Elect Engn & Comp Sci SEECS, Sector H-12, Islamabad 44000, Pakistan.
   [Shafique, Muhammad] New York Univ Abu Dhabi NYUAD, Div Engn, Abu Dhabi 129188, U Arab Emirates.
C3 Technische Universitat Wien; National University of Sciences &
   Technology - Pakistan
RP Naseer, M (corresponding author), Vienna Univ Technol, Inst Comp Engn, Treitlstr 1-3, A-1040 Vienna, Austria.
EM mahum.naseer@tuwien.ac.at; hasan@seecs.nust.edu.pk;
   muhammad.shafique@nyu.edu
RI Sadiq, Muhammad/HMP-3877-2023
OI Hasan, osman/0000-0003-2562-2669; Shafique,
   Muhammad/0000-0002-2607-8135; Naseer, Mahum/0000-0003-3096-9536
FU Doctoral College Resilient Embedded Systems; Moore4Medical project -
   ECSEL Joint Undertaking [H2020-ECSEL-2019-IA-876190]; NYUAD's Research
   Enhancement Fund (REF) Award on "eDLAuto: An Automated Framework for
   Energy-Efficient Embedded Deep Learning in Autonomous Systems"; NYUAD
   Center for Artificial Intelligence and Robotics (CAIR) - Tamkeen under
   the NYUAD Research Institute Award [CG010]
FX This work was partially supported by Doctoral College Resilient Embedded
   Systems, which is run jointly by TU Wien's Faculty of Informatics and
   FH-Technikum Wien, and partially by Moore4Medical project funded by the
   ECSEL Joint Undertaking under grant no. H2020-ECSEL-2019-IA-876190. This
   work was also supported in part by the NYUAD's Research Enhancement Fund
   (REF) Award on "eDLAuto: An Automated Framework for Energy-Efficient
   Embedded Deep Learning in Autonomous Systems", and by the NYUAD Center
   for Artificial Intelligence and Robotics (CAIR), funded by Tamkeen under
   the NYUAD Research Institute Award CG010.
CR ANDERSON NH, 1964, PSYCHON SCI, V1, P189, DOI 10.3758/BF03342857
   Bastani O, 2016, ADV NEUR IN, V29
   Botoeva E, 2020, AAAI CONF ARTIF INTE, V34, P3291
   Bradley DM, 2002, ANN I STAT MATH, V54, P689, DOI 10.1023/A:1022483715767
   Bunel R, 2020, J MACH LEARN RES, V21
   Chih-Hong Cheng, 2018, Verified Software: Theories, Tools, and Experiments. 10th International Conference, VSTTE 2018 Revised Selected Papers: Lecture Notes in Computer Science (LNCS 11294), P279, DOI 10.1007/978-3-030-03592-1_16
   Converse H, 2020, PROC INT SYMP SOFTW, P148, DOI 10.1109/ISSRE5003.2020.00023
   Dutta S, 2018, LECT NOTES COMPUT SC, V10811, P121, DOI 10.1007/978-3-319-77935-5_9
   Ehlers R, 2017, LECT NOTES COMPUT SC, V10482, P269, DOI 10.1007/978-3-319-68167-2_19
   Esteva A, 2019, NAT MED, V25, P24, DOI 10.1038/s41591-018-0316-z
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Hickey T, 2001, J ACM, V48, P1038, DOI 10.1145/502102.502106
   Tran HD, 2021, FORM ASP COMPUT, V33, P519, DOI 10.1007/s00165-021-00553-4
   HOEFFDING W, 1963, J AM STAT ASSOC, V58, P13, DOI 10.2307/2282952
   Huang G, 2017, PROC CVPR IEEE, P2261, DOI 10.1109/CVPR.2017.243
   Huang XW, 2017, LECT NOTES COMPUT SC, V10426, P3, DOI 10.1007/978-3-319-63387-9_1
   Katz G, 2019, LECT NOTES COMPUT SC, V11561, P443, DOI 10.1007/978-3-030-25540-4_26
   Katz G, 2017, LECT NOTES COMPUT SC, V10426, P97, DOI 10.1007/978-3-319-63387-9_5
   Lam S.K., 2015, P 2 WORKSH LLVM COMP, P1, DOI [10.1145/2833157.2833162, DOI 10.1145/2833157.2833162]
   Li GF, 2021, KNOWL-BASED SYST, V213, DOI 10.1016/j.knosys.2020.106617
   Müller MN, 2022, P ACM PROGRAM LANG, V6, DOI 10.1145/3498704
   Narodytska N, 2018, AAAI CONF ARTIF INTE, P6615
   Naseer M, 2020, DES AUT TEST EUROPE, P666, DOI 10.23919/DATE48585.2020.9116247
   Owen MP, 2019, IEEEAAIA DIGIT AVION, DOI 10.1109/dasc43569.2019.9081758
   Pei KX, 2017, PROCEEDINGS OF THE TWENTY-SIXTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '17), P1, DOI 10.1145/3132747.3132785
   Pengfei Yang, 2021, Tools and Algorithms for the Construction and Analysis of Systems. 27th International Conference, TACAS 2021. Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2021. Proceedings. Lecture Notes in Computer Science (LNCS 12651), P389, DOI 10.1007/978-3-030-72016-2_21
   Pulina L, 2011, ANN MATH ARTIF INTEL, V62, P403, DOI 10.1007/s10472-011-9243-0
   Ratasich D, 2019, IEEE ACCESS, V7, P13260, DOI 10.1109/ACCESS.2019.2891969
   Scheibler K., 2015, MBMV, P30
   Shih Andy, 2019, AAAI SPRING S VER NE
   Singh G, 2019, P ACM PROGRAM LANG, V3, DOI 10.1145/3290354
   Song XD, 2021, Arxiv, DOI arXiv:2111.13110
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C, 2014, Arxiv, DOI [arXiv:1312.6199, DOI 10.1109/CVPR.2015.7298594]
   Vu HN, 2022, APPL INTELL, V52, P5497, DOI 10.1007/s10489-021-02728-1
   Wang SQ, 2018, ADV NEUR IN, V31
NR 36
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 95
DI 10.1145/3611671
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600008
OA hybrid
DA 2024-07-18
ER

PT J
AU Gopalakrishnan, RS
   Madhusudan, M
   Sharma, AK
   Poojary, J
   Yaldiz, S
   Harjani, R
   Burns, SM
   Sapatnekar, SS
AF Gopalakrishnan, Ramprasath Srinivasa
   Madhusudan, Meghna
   Sharma, Arvind K.
   Poojary, Jitesh
   Yaldiz, Soner
   Harjani, Ramesh
   Burns, Steven M.
   Sapatnekar, Sachin S.
TI A Generalized Methodology for Well Island Generation and Well-tap
   Insertion in Analog/Mixed-signal Layouts
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Well island generation; well tap sharing; analog circuits; mixed-signal
   circuits; AMS layout automation; circle graph; Jordan curve
ID PLACEMENT; SYMMETRY
AB Well island generation and well tap placement is an important problem in analog/mixed-signal (AMS) circuits. Well taps can only prevent latchups within a certain radius of influence within a well island, and hence must be appropriately inserted to cover all devices. However, existing automated AMS layout paradigms typically defer the insertion of well taps and creation of well islands to a post-processing step after placement. This alters the placement, resulting in increased area and wire length, as well as circuit performance degradation. Therefore, there is a strong need for a solution that generates well islands and inserts well taps during placement so the placer can account for well overheads in optimizing placement metrics. In this work, we propose a modular solution using a graph-based optimization scheme that can be used within multiple placement paradigms with minimal intrusion. We demonstrate the integration of this scheme into stochastic, analytical, and designer-driven row-based placement. The method is demonstrated in advanced FinFET technologies. Layouts generated using this scheme show better area, wire length, and performance metrics at the cost of a marginal runtime degradation when compared to the post-processing approach. Using our scheme, there is an average improvement of 3% and 4% and a maximum improvement of 23% and 11% in area and wirelength, respectively, of layouts of various classes of AMS circuits at the cost of 17% average and 29% maximum increase in total runtime.
C1 [Gopalakrishnan, Ramprasath Srinivasa; Madhusudan, Meghna; Sharma, Arvind K.; Poojary, Jitesh; Harjani, Ramesh; Sapatnekar, Sachin S.] Univ Minnesota, Minneapolis, MN 55417 USA.
   [Yaldiz, Soner; Burns, Steven M.] Intel Labs, Hillsboro, OR USA.
C3 University of Minnesota System; University of Minnesota Twin Cities;
   Intel Corporation
RP Gopalakrishnan, RS (corresponding author), Univ Minnesota, Minneapolis, MN 55417 USA.
EM rampras@umn.edu; madhu028@umn.edu; arvuce22@gmail.com; jary0001@umn.edu;
   soner.yaldiz@intel.com; harjani@umn.edu; steven.m.burns@intel.com;
   sachin@umn.edu
RI Poojary, Jitesh/JTT-5845-2023; Sharma, Arvind K./ACY-4615-2022; S,
   Ramprasath/GON-5632-2022
OI Poojary, Jitesh/0000-0001-7548-9064; Sharma, Arvind
   K./0000-0002-4602-9728; S, Ramprasath/0000-0001-9487-9340; Burns,
   Steven/0000-0003-0248-5403; Sapatnekar, Sachin/0000-0002-5353-2364
FU DARPA IDEA program, as part of the ALIGN project, under SPAWAR Contract
   [N660011824048]
FX This work is supported in part by the DARPA IDEA program, as part of the
   ALIGN project, under SPAWAR Contract N660011824048.
CR Balasa F, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P777, DOI 10.1109/ASPDAC.2003.1195124
   Balasa F, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P13, DOI 10.1109/ICCAD.2000.896443
   Berkelaar Michel, 2004, lp_solve 5.5, Open source (Mixed-Integer) Linear Programming system
   Chang E, 2018, IEEE CUST INTEGR CIR
   COHN JM, 1991, IEEE J SOLID-ST CIRC, V26, P330, DOI 10.1109/4.75012
   Dhar T, 2021, IEEE DES TEST, V38, P8, DOI 10.1109/MDAT.2020.3042177
   Farbiz F, 2011, IEEE T DEVICE MAT RE, V11, P417, DOI 10.1109/TDMR.2011.2159504
   FLETCHER R, 1964, COMPUT J, V7, P149, DOI 10.1093/comjnl/7.2.149
   Fomin Fedor V., 2005, P INT S ALG COMP, DOI [10.1007/11602613_58, DOI 10.1007/11602613_58]
   Han J, 2021, IEEE T CIRCUITS-I, V68, P1012, DOI 10.1109/TCSI.2020.3046524
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   Koda S, 2007, IEEE T COMPUT AID D, V26, P659, DOI 10.1109/TCAD.2007.891365
   Lim A, 1997, IEEE T COMPUT AID D, V16, P651, DOI 10.1109/43.640623
   Lin YS, 2022, DES AUT TEST EUROPE, P154, DOI 10.23919/DATE54114.2022.9774498
   Loke ALS, 2018, IEEE CUST INTEGR CIR
   Ma QA, 2011, IEEE T COMPUT AID D, V30, P85, DOI 10.1109/TCAD.2010.2064490
   Marek-Sadowska M., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P246, DOI 10.1109/TCAD.1983.1270042
   Massier T, 2008, IEEE T COMPUT AID D, V27, P2209, DOI 10.1109/TCAD.2008.2006143
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Nakatake Shigetoshi, 2010, P AS S PAC DES AUT C, DOI [10.1109/ASPDAC.2010.5419878, DOI 10.1109/ASPDAC.2010.5419878]
   Nesterov Yu. E., 1983, Doklady Akademii Nauk SSSR, V269, P543
   Ou HC, 2016, IEEE T COMPUT AID D, V35, P1243, DOI 10.1109/TCAD.2015.2501293
   Sriram P., 2018, Cadence Virtuoso: Doing Placement in a Row-based Environment
   SUPOWIT KJ, 1987, IEEE T COMPUT AID D, V6, P93, DOI 10.1109/TCAD.1987.1270250
   Tam Y., 2006, Proc. of IEEE/ACM International Conference on Computer-Aided Design, P349, DOI 10.1109/ICCAD.2006.320057
   Troutman R.R., 1986, LATCHUP CMOS TECHNOL
   Xu BY, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317930
   Yang B, 2010, ICCAD-IEEE ACM INT, P721, DOI 10.1109/ICCAD.2010.5654264
   Zhu Keren, 2020, P IEEE ACM INT C COM
   Zhu Keren, 2022, P AS S PAC DES AUT C, DOI [10.1109/ASPDAC52403.2022.9712592, DOI 10.1109/ASPDAC52403.2022.9712592]
NR 30
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 69
DI 10.1145/3580477
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700002
DA 2024-07-18
ER

PT J
AU Khan, MI
AF Khan, Muhammad Imran
TI Harmonic Estimation and Comparative Analysis of Ultra-High Speed
   Flip-Flop and Latch Topologies for Low Power and High Performance Future
   Generation Micro-/Nano Electronic Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Integrated circuits; flip-flops; latches; high performance systems;
   switching harmonics; digital noise
ID DESIGN; ACCELERATOR; NOISE
AB This paper presents estimation and analysis of the higher order harmonics, power features, and real performance of flip-flop and master-slave latch topologies. This research article outlines the impact of transistor model quality and input signal selection on the estimate of higher order harmonic contents of switching waveform emitted by the digital integrated circuits. Highly integrated systems require accurate estimation of higher order harmonics to control noise. This work presents simulations of 12 kinds of flip-flop and latch topologies on different process technologies i.e., 28 nm, 45 nm, 65 nm, and 130 nm. It is implied that the steeper the spectrum roll-off, the fewer the contents of higher order harmonics. Results of 28 nm process design kit are improved compared to 45 nm, 65 nm, and 130 nm process design kits. Furthermore, the results of the comparison of representative flip-flop and latch topologies illustrate the advantage of the approach and the suitability for high performance and low power consumption.
C1 [Khan, Muhammad Imran] Univ Hail, Dept Elect Engn, Coll Engn, Hail 2440, Saudi Arabia.
   [Khan, Muhammad Imran] Univ Sci & Technol China USTC, Micro Nano Elect Syst Integrat R&D Ctr MESIC, Hefei, Anhui, Peoples R China.
C3 University Ha'il; Chinese Academy of Sciences; University of Science &
   Technology of China, CAS
RP Khan, MI (corresponding author), Univ Hail, Dept Elect Engn, Coll Engn, Hail 2440, Saudi Arabia.; Khan, MI (corresponding author), Univ Sci & Technol China USTC, Micro Nano Elect Syst Integrat R&D Ctr MESIC, Hefei, Anhui, Peoples R China.
EM imran@alumni.chalmers.se
RI Khan, Dr. Muhammad Imran/ABF-1487-2021
OI Khan, Dr. Muhammad Imran/0000-0002-7844-9567
CR Alrashdi AF, 2022, ENG TECHNOL APPL SCI, V12, P8426
   Bendix P, 2004, PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P9, DOI 10.1109/CICC.2004.1358719
   Buzdar AR, 2017, INT J ADV COMPUT SC, V8, P402
   Buzdar AR, 2017, INT J ADV COMPUT SC, V8, P321
   CHERKAUER BS, 1995, IEEE T VLSI SYST, V3, P99, DOI 10.1109/92.365457
   Durrani YA, 2016, COMPEL, V35, P1218, DOI 10.1108/COMPEL-08-2015-0283
   Ferain I, 2011, NATURE, V479, P310, DOI 10.1038/nature10676
   Gaidhane A., 2023, IEEE T COMPUTER AIDE
   Gan ZH, 2015, IEEE T VLSI SYST, V23, P2945, DOI 10.1109/TVLSI.2014.2386315
   Haartsen J, 1998, ERICSSON REV, V75, P110
   Huang D, 2018, AEU-INT J ELECTRON C, V84, P192, DOI 10.1016/j.aeue.2017.12.003
   Huang XH, 2022, NPJ 2D MATER APPL, V6, DOI 10.1038/s41699-022-00327-3
   Iannacci J, 2021, MICROSYST TECHNOL, V27, P4193, DOI 10.1007/s00542-021-05230-3
   Johnson H.W., 1993, HIGH SPEED DIGITAL D
   Kayssi A. I., 1992, IEEE T CAS, V39, P4245
   KAYSSI AI, 1992, IEEE T CIRCUITS-I, V39, P42, DOI 10.1109/81.109241
   Khan M., 2014, Solid-State and Integrated Circuit Technology (ICSICT), 12th IEEE International Conference on, P1, DOI [10.1109/ICSICT.2014.7021443, DOI 10.1109/ICSICT.2014.7021443]
   Khan M. I., 2014, EUTROPHICATION CAUSE, P1, DOI [10.1109/EDSSC.2014. 7061282, DOI 10.1007/978-94-007-7814-6_1, 10.1007/978-94-007-7814-6_1, DOI 10.1109/ICSICT.2014.7021476]
   Khan MI, 2021, MICROMACHINES-BASEL, V12, DOI 10.3390/mi12050541
   Khan MI, 2014, IEEE C ELEC DEVICES
   Khan MI, 2018, MICROSYST TECHNOL, V24, P869, DOI 10.1007/s00542-017-3586-3
   Khan MI, 2017, MICROSYST TECHNOL, V23, P6005, DOI 10.1007/s00542-017-3550-2
   Khan MI, 2018, MICROSYST TECHNOL, V24, P1201, DOI 10.1007/s00542-017-3486-6
   Khan Muhammad Imran, 2014, 2014 12 IEEE C SOL S
   Kundert K., 2004, DESIG GUIDE BOOK SER
   Kundert K.S., 1995, DESIGNERS GUIDE SPIC
   Liu A, 2020, NAT COMMUN, V11, DOI 10.1038/s41467-020-18006-6
   Liu Y, 2021, NATURE, V591, P43, DOI 10.1038/s41586-021-03339-z
   Meinhardt Cristina, 2013, VLSI ISVLSI 2013 IEE, P221
   Meinhardt Cristina, 2014, CIRCUITS SYSTEMS LAS, P1
   Mutapcic A, 2009, IEEE T CIRCUITS-I, V56, P1994, DOI 10.1109/TCSI.2008.2011589
   Nedovic N, 2000, PR IEEE COMP DESIGN, P323, DOI 10.1109/ICCD.2000.878303
   Nikoofard A, 2021, IEEE J SOLID-ST CIRC, V56, P1299, DOI 10.1109/JSSC.2020.3045382
   Pahwa G., 2023, IEEE T COMPUT AID D
   Pandey N, 2022, IEEE T ELECTRON DEV, V69, P4659, DOI 10.1109/TED.2022.3179462
   Posser Gracieli, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P418, DOI 10.1109/ISVLSI.2014.13
   Qing Xie, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P424, DOI 10.1109/ISVLSI.2014.101
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Salman E, 2009, IEEE T VLSI SYST, V17, P1405, DOI 10.1109/TVLSI.2008.2003518
   Saputra N, 2014, IEEE RAD FREQ INTEGR, P21, DOI 10.1109/RFIC.2014.6851647
   SASAKI N, 1982, IEEE T ELECTRON DEV, V29, P280, DOI 10.1109/T-ED.1982.20696
   Shi S, 2022, NAT COMMUN, V13, DOI 10.1038/s41467-022-32083-9
   SHICHMAN H, 1968, IEEE J SOLID-ST CIRC, VSC 3, P285, DOI 10.1109/JSSC.1968.1049902
   Shoukat R, 2018, MICROSYST TECHNOL, V24, P1025, DOI 10.1007/s00542-017-3453-2
   Shoukat R, 2018, MICROSYST TECHNOL, V24, P989, DOI 10.1007/s00542-017-3444-3
   Singh PK, 2022, MICROSYST TECHNOL, V28, P2807, DOI 10.1007/s00542-022-05378-6
   Stojanovic V, 1999, IEEE J SOLID-ST CIRC, V34, P536, DOI 10.1109/4.753687
   Stojanovic V, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P264, DOI 10.1109/ICCD.1998.727060
   Svensson Lars J., 1999, SW S MIXED SIGNAL DE
   Tahmasbi Oskuii S., 2004, P SPIE, V5274
   Verghese NK, 1998, IEEE J SOLID-ST CIRC, V33, P314, DOI 10.1109/4.661197
   Waldrop MM, 2016, NATURE, V530, P144, DOI 10.1038/530144a
   Wang PHP, 2021, IEEE J SOLID-ST CIRC, V56, P1288, DOI 10.1109/JSSC.2021.3051142
   Weste N., 2005, CMOS VLSI DESIGN
   Wu P, 2021, NAT ELECTRON, V4, P45, DOI 10.1038/s41928-020-00511-7
   Xue Lin, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P341, DOI 10.1109/ISQED.2014.6783346
   Ying LF, 2022, IEEE T EMERG TOP COM, V10, P973, DOI 10.1109/TETC.2021.3057395
   Zhuang HL, 2013, IET POWER ELECTRON, V6, P404, DOI 10.1049/iet-pel.2012.0279
NR 59
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 64
DI 10.1145/3590770
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400017
DA 2024-07-18
ER

PT J
AU Lu, YC
   Nath, S
   Pentapati, S
   Lim, SK
AF Lu, Yi-Chen
   Nath, Siddhartha
   Pentapati, Sai
   Lim, Sung Kyu
TI ECO-GNN: Signoff Power Prediction Using Graph Neural Networks with
   Subgraph Approximation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Engineering Change Order (ECO); power prediction; Graph Neural Networks
   (GNNs)
AB Modern electronic design automation flows depend on both implementation and signoff tools to perform timing-constrained power optimization through Engineering Change Orders (ECOs), which involve gate sizing and threshold-voltage (Vth)-assignment of standard cells. However, the signoff ECO optimization is highly time-consuming, and the power improvement is hard to predict in advance. Ever since the industrial benchmarks released by the ISPD-2012 gate-sizing contest, active research has been conducted extensively to improve the optimization process. Nonetheless, previous works were mostly based on heuristics or analytical methods whose timing models were oversimplified and lacked of formal validations from commercial signoff tools. In this article, we propose ECO-graph neural networks (GNN), a transferable graph-learning-based framework, which harnesses GNNs to perform commercial-quality signoff power optimization through discrete Vth-assignment. One of the highlights of our framework is that it generates tool-accurate optimization results instantly on unseen netlists that are not utilized in the training process. Furthermore, we propose a subgraph approximation technique to improve training and inferencing time of the proposed GNN model. We show that design instances with non-overlapping subgraphs can be optimized in parallel so as to improve the inference time of the learning-based model. Finally, we implement a GNN-based explanation method to interpret the optimization results achieved by our framework. Experimental results on 14 industrial designs, including a RISC-V-based multi-core system and the renowned ISPD-2012 benchmarks, demonstrate that our framework achieves up to 14x runtime improvement with similar signoff power optimization quality compared with Synopsys PrimeTime, an industry-leading signoff tool.
C1 [Lu, Yi-Chen; Pentapati, Sai; Lim, Sung Kyu] Georgia Inst Technol, Atlanta, GA 30332 USA.
   [Nath, Siddhartha] Intel, Santa Clara, CA USA.
C3 University System of Georgia; Georgia Institute of Technology; Intel
   Corporation
RP Lu, YC (corresponding author), Georgia Inst Technol, Atlanta, GA 30332 USA.
EM yclu@gatech.edu; siddhartha.nath@intel.com; sai.pentapati@gatech.edu;
   limsk@ece.gatech.edu
OI Lim, Sung Kyu/0000-0002-2267-5282; Lu, Yi-Chen/0000-0003-1481-9167
CR Asanovic K, 2016, Tech. Rep. UCB/EECS-2016-17
   Bao Shuhan, 2010, CS229 Final Project
   Chen DL, 2020, AAAI CONF ARTIF INTE, V34, P3438
   FRUCHTERMAN TMJ, 1991, SOFTWARE PRACT EXPER, V21, P1129, DOI 10.1002/spe.4380211102
   Guo ZJ, 2022, IEEE SYST J, V16, P1548, DOI 10.1109/JSYST.2020.3043342
   Hamilton WL, 2017, ADV NEUR IN, V30
   Hasimoto M, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P221, DOI 10.1109/LPE.1998.708192
   Hu J, 2012, ICCAD-IEEE ACM INT, P233
   Huang TW, 2022, IEEE T PARALL DISTR, V33, P1303, DOI 10.1109/TPDS.2021.3104255
   Kingma D. P., 2014, arXiv
   Li L, 2012, ICCAD-IEEE ACM INT, P226
   LI WN, 1994, IEEE T COMPUT AID D, V13, P1045, DOI 10.1109/43.298040
   Lin Yibo, 2019, P 56 ANN DESIGN AUTO, P1
   Liu YF, 2010, IEEE T COMPUT AID D, V29, P223, DOI 10.1109/TCAD.2009.2035575
   Lu YC, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415711
   Mallappa U, 2021, ASIA S PACIF DES AUT, P697, DOI 10.1145/3394885.3431574
   Mok S, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390206
   Ozdal MM, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P161
   Ozdal MM, 2011, ICCAD-IEEE ACM INT, P724, DOI 10.1109/ICCAD.2011.6105409
   Patanjali SLPSK, 2018, J LOW POWER ELECTRON, V14, P285, DOI 10.1166/jolpe.2018.1549
   Rahman M, 2012, DES AUT TEST EUROPE, P99
   Reimann T, 2013, IEEE INT SYMP CIRC S, P2549, DOI 10.1109/ISCAS.2013.6572398
   Roy S, 2007, IEEE T COMPUT AID D, V26, P1637, DOI 10.1109/TCAD.2007.895793
   Roy Subhendu, 2015, P DESIGN AUTOMATION, P129
   Sharma A, 2015, ICCAD-IEEE ACM INT, P426, DOI 10.1109/ICCAD.2015.7372601
   Singh J, 2005, DES AUT CON, P315
   Sirichotiyakul S., 2005, PRIMETIME USER GUIDE
   Wang K, 2022, ASIA S PACIF DES AUT, P196, DOI 10.1109/ASP-DAC52403.2022.9712486
   White JB, 1997, FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, P66, DOI 10.1109/HIPC.1997.634472
   Wonjae Lee, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P187, DOI 10.1145/3386263.3406916
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
   Ying RX, 2019, Arxiv, DOI [arXiv:1903.03894, 10.48550/arXiv.1903.03894]
   Zhou J, 2020, AI OPEN, V1, P57, DOI 10.1016/j.aiopen.2021.01.001
NR 33
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 55
DI 10.1145/3569942
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400008
OA Bronze
DA 2024-07-18
ER

PT J
AU Jeong, E
   Jeong, D
   Ha, S
AF Jeong, Eunjin
   Jeong, Dowhan
   Ha, Soonhoi
TI Dataflow Model-based Software Synthesis Framework for Parallel and
   Distributed Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Code generation; fault tolerance; synchronous dataflow; embedded
   soft-ware development
ID GRAPHS
AB Existing software development methodologies mostly assume that an application runs on a single device without concern about the non-functional requirements of an embedded system such as latency and resource consumption. Besides, embedded software is usually developed after the hardware platform is determined, since a non-negligible portion of the code depends on the hardware platform. In this article, we present a novel model-based software synthesis framework for parallel and distributed embedded systems. An application is specified as a set of tasks with the given rules for execution and communication. Having such rules enables us to perform static analysis to check some software errors at compile-time to reduce the verification difficulty. Platform-specific programs are synthesized automatically after the mapping of tasks onto processing elements is determined. The proposed framework is expandable to support new hardware platforms easily. The proposed communication code synthesis method is extensible and flexible to support various communication methods between devices. In addition, the fault-tolerant feature can be added by modifying the task graph automatically according to the selected fault-tolerance configurations by the user. The viability of the proposed software development methodology is evaluated with a real-life surveillance application that runs on six processing elements.
C1 [Jeong, Eunjin; Jeong, Dowhan; Ha, Soonhoi] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
C3 Seoul National University (SNU)
RP Ha, S (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
EM chjej202@snu.ac.kr; dowhancool@snu.ac.kr; sha@snu.ac.kr
RI Jeong, EunJin/HSE-5749-2023
OI Jeong, EunJin/0000-0002-9585-3369
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [NRF-2019R1A2B5B02069406]
FX This work is supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MSIT)
   (NRF-2019R1A2B5B02069406).
CR Adam S, 2017, ACM SIGPLAN NOTICES, V52, P104, DOI [10.1145/3093335.2993247, 10.1145/2993236.2993247]
   Adam S, 2014, LECT NOTES COMPUT SC, V8810, P207, DOI 10.1007/978-3-319-11900-7_18
   Afonso Francisco, 2008, P AOSD WORKSH ASP CO, DOI [10.1145/1404891.1404893, DOI 10.1145/1404891.1404893]
   [Anonymous], 2017, ACT LANG FDN UML
   [Anonymous], 2008, P 6 IEEE ACM IFIP IN, DOI DOI 10.1145/1450135.1450190
   [Anonymous], 2009, PROC IEEE INT ELECT
   Apvrille L., 2008, P 8 INT C NEW TECHN, P1, DOI [10.1145/1416729.1416764, DOI 10.1145/1416729.1416764]
   Apvrille Ludovic, 2012, EMBEDDED REAL TIME S
   Arbab Farhad, 2016, Theory and Practice of Formal Methods. Essays Dedicated to Frank de Boer on the Occasion of His 60th Birthday. LNCS 9660, P65, DOI 10.1007/978-3-319-30734-3_7
   AskariHemmat M, 2016, IEEE INT SYMP CIRC S, P970, DOI 10.1109/ISCAS.2016.7527404
   Augonnet C, 2011, CONCURR COMP-PRACT E, V23, P187, DOI 10.1002/cpe.1631
   Bambagini M., 2012, Emerging Technologies Factory Automation (ETFA), 2012 IEEE 17th Conference on, vol, P1, DOI DOI 10.1109/ETFA.2012.6489586
   Battacharyya S. S., 1996, Software Synthesis from Dataflow Graphs
   Berrouyne I, 2019, SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, P832, DOI 10.1145/3297280.3297362
   Bilsen G, 1996, IEEE T SIGNAL PROCES, V44, P397, DOI 10.1109/78.485935
   Buckl Christian, 2008, 2008 IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing (SUTC '08), P162, DOI 10.1109/SUTC.2008.57
   Buckl C., 2010, EM TECHN FACT AUT ET, P1, DOI DOI 10.1109/ETFA.2010.5641211
   Castrillon J, 2013, IEEE T IND INFORM, V9, P527, DOI 10.1109/TII.2011.2173941
   Cedersjo G., 2014, P 17 INT WORKSHOP SO, P31, DOI [10.1145/2609248.2609260, DOI 10.1145/2609248.2609260]
   Charfi A., 2012, 2012 IEEE 15th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, P172, DOI 10.1109/ISORC.2012.30
   Ciccozzi F, 2018, SOFTW SYST MODEL, V17, P1311, DOI 10.1007/s10270-016-0556-7
   Ciccozzi F, 2016, IEEE ACCESS, V4, P6528, DOI 10.1109/ACCESS.2016.2604018
   Ciccozzi F, 2015, 2015 12TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY - NEW GENERATIONS, P81, DOI 10.1109/ITNG.2015.19
   Desnos K., 2014, 1 WORKSH METH TOOLS
   Didehban M, 2016, DES AUT CON, DOI 10.1145/2897937.2898054
   Dömer R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/647953
   dSPACE, 2013, TARGETLINK
   Eclipse Foundation, 2019, ACC
   Enrici A, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2999537
   Evrard H, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P459, DOI 10.1109/PDP.2015.96
   Fakih Maher, 2017, P INT WORKSH HIGH PE
   Falk Joachim, 2017, SYSTEMOC DATA FLOW P, P59, DOI [10.1007/978-94-017-7267-9_4, DOI 10.1007/978-94-017-7267-9_4]
   Feiler P., 2006, COMPUTER AIDED CONTR, P1206
   Feiler Peter, 2016, OPEN SOURCE AADL TOO
   Fu HJ, 2018, SOFTWARE QUAL J, V26, P855, DOI 10.1007/s11219-017-9385-3
   Gajski DanielD., 2012, SpecC: Specification language and methodology
   Google, 2019, COR USB ACC
   Gropp W, 1996, PARALLEL COMPUT, V22, P789, DOI 10.1016/0167-8191(96)00024-5
   HA SH, 1991, IEEE T COMPUT, V40, P1225, DOI 10.1109/12.102826
   Harrand N, 2016, 19TH ACM/IEEE INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS (MODELS'16), P125, DOI 10.1145/2976767.2976812
   Hasanagic M, 2019, DES AUTOM EMBED SYST, V23, P153, DOI 10.1007/s10617-019-09227-0
   Hong H, 2017, DES AUT CON, DOI 10.1145/3061639.3062260
   Jeong E, 2017, IEEE INT CONF SOFTW, P23, DOI 10.1109/ICST.2017.10
   Jung H, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584658
   Kalal Z, 2012, IEEE T PATTERN ANAL, V34, P1409, DOI 10.1109/TPAMI.2011.239
   Karnati V, 2009, IEEE IMAGE PROC, P3873, DOI 10.1109/ICIP.2009.5414044
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kuvaiskii Dmitrii, 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Proceedings, P646, DOI 10.1109/DSN.2016.65
   Lasnier G, 2009, LECT NOTES COMPUT SC, V5570, P237, DOI 10.1007/978-3-642-01924-1_17
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   MathWorks, 2017, Simulink Coder
   Morin B, 2017, IEEE SOFTWARE, V34, P30, DOI 10.1109/MS.2017.11
   National Instruments, 2017, LabVIEW C Generator
   Nikolov H, 2008, DES AUT CON, P574
   Object Management Group, 2018, Standard
   Object Management Group, 2019, OMG SYST MOD LANG
   Object Management Group, 2019, UML Profile for MARTE
   Oh H, 2002, ACM SIGPLAN NOTICES, V37, P12, DOI 10.1145/566225.513834
   Park CI, 1999, P IEEE RAP SYST PROT, P196, DOI 10.1109/IWRSP.1999.779053
   Pelcat M, 2014, 2014 6TH EUROPEAN EMBEDDED DESIGN IN EDUCATION AND RESEARCH CONFERENCE (EDERC), P36, DOI 10.1109/EDERC.2014.6924354
   Posadas H, 2015, J SYST ARCHITECT, V61, P341, DOI 10.1016/j.sysarc.2015.07.002
   Rebaya Asma, 2018, P 26 INT C SOFTW TEL, P1, DOI [10.23919/SOFTCOM.2018.8555777, DOI 10.23919/SOFTCOM.2018.8555777]
   Reis GA, 2005, INT SYM CODE GENER, P243, DOI 10.1109/CGO.2005.34
   Reis GA, 2007, IEEE MICRO, V27, P36, DOI 10.1109/MM.2007.4
   ROBOTIS, 2017, OPENCR 1 0 E MAN
   ROBOTIS, 2017, TURTLEBOT3 OV
   Salman A.J., 2016, 2016 8th IFIP International Conference on New Technologies, Mobility and Security (NTMS), P1, DOI [DOI 10.1109/NTMS.2016.7792476, 10.1109/NTMS.2016, DOI 10.1109/NTMS.2016]
   Schor L, 2013, IEEE SYM EMBED SYST, P41, DOI 10.1109/ESTIMedia.2013.6704502
   Schor L, 2012, CASES'12: PROCEEDINGS OF THE 2012 ACM INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS, P71
   Shamis P, 2015, PROCEEDINGS 2015 IEEE 23RD ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS - HOTI 2015, P40, DOI 10.1109/HOTI.2015.13
   Shrivastava A, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3323487
   So H, 2019, DES AUT TEST EUROPE, P1559, DOI [10.23919/date.2019.8715089, 10.23919/DATE.2019.8715089]
   So H, 2018, DES AUT TEST EUROPE, P533, DOI 10.23919/DATE.2018.8342065
   Soonhoi Ha, 2018, Principles of Modeling - Essays Dedicated to Edward A. Lee on the Occasion of His 60th Birthday. Lecture Notes in Computer Science (LNCS 10760), P306, DOI 10.1007/978-3-319-95246-8_18
   Sorel Y., 2004, J ERCIM NEWS, V59, P31
   Sorin A., 2016, Journal of Software Engineering for Robotics, V7, P120, DOI [10.6092/JOSER_2016_07_01_P120, DOI 10.6092/JOSER_2016_07_01_P120]
   Sriram Sundararajan, 2018, EMBEDDED MULTIPROCES, DOI [10.1201/9781420048025, DOI 10.1201/9781420048025]
   Stuijk S., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P404, DOI 10.1109/SAMOS.2011.6045491
   Suriano L, 2019, MICROPROCESS MICROSY, V71, DOI 10.1016/j.micpro.2019.102882
   Tripakis S, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442133
   Tsay Jeffrey J., 2000, CODE GENERATION FRAM
   Wang C, 2007, INT SYM CODE GENER, P244
   Zhou G, 2007, LECT NOTES COMPUT SC, V4523, P193
NR 83
TC 4
Z9 5
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2021
VL 26
IS 5
AR 35
DI 10.1145/3447680
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5KB
UT WOS:000756201200003
DA 2024-07-18
ER

PT J
AU Ma, CL
   Wang, Y
   Shen, ZY
   Chen, RH
   Wang, Z
   Shao, ZL
AF Ma, Chenlin
   Wang, Yi
   Shen, Zhaoyan
   Chen, Renhai
   Wang, Zhu
   Shao, Zili
TI MNFTL: An Efficient Flash Translation Layer for MLC NAND Flash Memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE MLC NAND flash memory; flash translation layer; address mapping; garbage
   collection
ID MANAGEMENT SCHEME; PERFORMANCE
AB The write constraints of Multi-Level Cell (MLC) NAND flash memory make most of the existing flash translation layer (FTL) schemes inefficient or inapplicable. In this article, we solve several fundamental problems in the design of MLC flash translation layer. The objective is to reduce the garbage collection overhead to reduce the average system response time. We make the key observation that the valid pages copy is the essential garbage collection overhead. Based on this observation, we propose two approaches, namely, concentrated mapping and postponed reclamation, to effectively reduce the valid pages copy. Besides, we propose a progressive garbage collection that can well utilize the system idle time to reclaim more spaces. We conduct a series of experiments on an embedded developing board with a set of benchmarks. The experimental results show that our scheme can achieve a significant reduction in the average system response time compared with the previous work.
C1 [Ma, Chenlin] Shenzhen Technol Univ, RM207,2-F,Common Bldg,Lantian Rd 3002, Shenzhen, Peoples R China.
   [Wang, Yi] Shenzhen Univ, RM1304,13-F,Technol Bldg,Nanhai Ave 3688, Shenzhen, Peoples R China.
   [Shen, Zhaoyan] Shandong Univ, RM 414,4-F,N3 Bldg,Binhai Rd 72, Qingdao, Peoples R China.
   [Chen, Renhai] Tianjin Univ, Shenzhen Res Inst, Tianjin, Peoples R China.
   [Wang, Zhu] Hong Kong Polytech Univ, RM515,5-F,Q Bldg, Hong Kong, Peoples R China.
   [Shao, Zili] Chinese Univ Hong Kong, RM 909,9-F,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
C3 Shenzhen Technology University; Shenzhen University; Shandong
   University; Tianjin University; Hong Kong Polytechnic University;
   Chinese University of Hong Kong
RP Chen, RH (corresponding author), Tianjin Univ, Shenzhen Res Inst, Tianjin, Peoples R China.; Shao, ZL (corresponding author), Chinese Univ Hong Kong, RM 909,9-F,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
EM machenlin@sztu.edu.cn; yiwang@szu.edu.cn; shenzhaoyan@sdu.edu.cn;
   renhai.chen@tju.edu.cn; wangzhu981712@163.com; zilishao@cuhk.edu.hk
RI Zhang, Yonghui/AGY-9072-2022
FU National Natural Science Foundation of China [61702357, 61972259,
   61902218]; Shenzhen Science and Technology Foundation
   [JCYJ20170816093943197, JCYJ20170817100300603]; Natural Science
   Foundation of Tianjin [18JCQNJC00300]; Guangdong Basic and Applied Basic
   Research Foundation [2019B151502055, 2017B030314073, 2018B030325002];
   Fundamental Research Funds of Shandong University [2019HW032];
   Scientific Research Platforms and Projects in Universities in Guangdong
   Province [2019KTSCX204]; Research Grants Council of the Hong Kong
   Special Administrative Region, China [GRF 15273616, GRF 15206617, GRF
   15224918]; Direct Grant for Research, The Chinese University of Hong
   Kong [4055096]
FX The work described in this article is partially supported by National
   Natural Science Foundation of China (Grants No. 61702357, No. 61972259,
   and No. 61902218), Shenzhen Science and Technology Foundation (Grants
   No. JCYJ20170816093943197 and No. JCYJ20170817100300603), Natural
   Science Foundation of Tianjin (Grant No. 18JCQNJC00300), Guangdong Basic
   and Applied Basic Research Foundation (Grants No. 2019B151502055, No.
   2017B030314073, and No. 2018B030325002), the Fundamental Research Funds
   of Shandong University (Grant No. 2019HW032), Scientific Research
   Platforms and Projects in Universities in Guangdong Province (Grant No.
   2019KTSCX204), the grants from Research Grants Council of the Hong Kong
   Special Administrative Region, China (Grants No. GRF 15273616, No. GRF
   15206617, and No. GRF 15224918), and Direct Grant for Research, The
   Chinese University of Hong Kong (Project No. 4055096).
CR [Anonymous], 1997, Tech. Rep. TR3022
   [Anonymous], 2019, RESEARCH, DOI DOI 10.1155/2019/2583047
   [Anonymous], 2014, ACM SIGBED REV
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Boukhobza J, 2014, COMPUTERS, V3, P36, DOI 10.3390/computers3010036
   Boukhobza J, 2011, COMM COM INF SC, V167, P599
   Chang HL, 2016, BMC PULM MED, V16, DOI 10.1186/s12890-015-0163-3
   Chang Y.-M., 2015, Proceedings of the 52nd Annual Design Automation Conference, P192
   Chang YM, 2015, ICCAD-IEEE ACM INT, P479, DOI 10.1109/ICCAD.2015.7372608
   Chang YH, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2512467
   Chang YH, 2009, DES AUT CON, P858
   Chen RH, 2017, IEEE T COMPUT AID D, V36, P1203, DOI 10.1109/TCAD.2016.2618881
   Chen RH, 2015, ASIA S PACIF DES AUT, P340, DOI 10.1109/ASPDAC.2015.7059028
   Cho Hyunjin, 2009, DATE 09, P393
   Choudhury S, 2008, MOL CELL BIOCHEM, V313, P19, DOI 10.1007/s11010-008-9737-1
   Cui JH, 2018, DES AUT TEST EUROPE, P1247, DOI 10.23919/DATE.2018.8342206
   Cui Jinhua, 2017, T COMPUT AIDED DESIG, V37, P1957
   [崔晋龙 Cui Jinlong], 2017, [微生物学杂志, Journal of Mirobiology], V37, P8
   FriendlyARM, 2019, TINY210 SP5V210 ARM1
   Garrett T., 2018, PROC INT S LOW POWER, P1
   Guan Y, 2017, IEEE T COMPUT, V66, P1464, DOI 10.1109/TC.2017.2679180
   Guo J, 2013, DES AUT TEST EUROPE, P859
   Guo Jie, 2016, T COMPUT AIDED DESIG, V36, P1167
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Han L, 2018, ACM T STORAGE, V14, DOI 10.1145/3177916
   Ho CC, 2018, ACM T STORAGE, V14, DOI 10.1145/3129257
   Kang J., 2006, Proceedings of the International Conference on Embedded Software (EMSOFT), P161
   Kuoppala Mika, 2002, TIOBENCH THREADED I
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Li QH, 2017, IEEE INT CONF COMMUN, P430
   Liang Shi, 2011, 2011 International Conference on Embedded Software (EMSOFT 2011), P339
   Olivier P., 2015, ACM SIGBED REV, V11, P43
   Olivier P, 2016, ACM T EMBED COMPUT S, V15, DOI 10.1145/2903139
   Park C, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1376804.1376806
   Qin Z., 2010, P 8 IEEE ACM IFIP IN, P173
   Qin ZW, 2011, DES AUT CON, P17
   Samsung, 2009, SAMS EL K9LBG08UOM 1
   Samsung, 2011, SAMS EL K9G4G080OF 1
   Samsung, 2009, SAMS EL PAG PROGR AD
   Shi L, 2014, IEEE T VLSI SYST, V22, P2779, DOI 10.1109/TVLSI.2013.2294462
   Tim B., 2013, BONNIE
   Wang Y, 2010, LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, P163
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   Zhang M, 2017, PR IEEE COMP DESIGN, P657, DOI 10.1109/ICCD.2017.115
   Zhang ZY, 2016, DES AUT TEST EUROPE, P942
NR 45
TC 9
Z9 9
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 6
AR 50
DI 10.1145/3398037
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OE6GE
UT WOS:000580626300003
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Target Faults for Test Compaction Based on Multicycle Tests
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Multicycle tests; test compaction; test generation; transition faults
ID SIMULATION
AB The use of multicycle tests, with several functional capture cycles between scan operations, contributes significantly to the ability to compact a test set. Multicycle tests have the added benefit that they can contribute to the detection of defects with complex behaviors that are not detected by single-cycle or two-cycle tests. To ensure that this benefit is materialized when test compaction is applied to transition faults, this article suggests to incorporate into the test compaction procedure an additional fault model whose fault coverage increases when multicycle tests are used. To ensure that the computational complexity of test compaction is not increased by a fault model with a large number of faults, or faults with complex behaviors, the added fault model is required to have the same characteristics as the transition fault model. A type of transition fault called unspecified transition fault satisfies these requirements. The article describes a test compaction procedure for transition faults that incorporates unspecified transition faults, and presents experimental results for benchmark circuits to demonstrate the levels of test compaction and fault coverage that can be achieved.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU National Science Foundation [CCF-1714147]
FX The work was supported in part by the National Science Foundation under
   Grant Number CCF-1714147.
CR Barzilai Z., 1983, International Test Conference 1983. Proceedings, P89
   Bhargava G., 2007, P INT TEST C 2007
   Carter J. L., 1987, International Test Conference 1987 Proceedings: Integration of Test with Design and Manufacturing (Cat. No.87CH2347-2), P418
   CHENG KT, 1993, IEEE T COMPUT AID D, V12, P1971, DOI 10.1109/43.251160
   Di Carlo S, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2659001
   Erb Dominik, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116296
   Huang SY, 2012, DES AUT CON, P1031
   LEE SY, 1995, IEEE T COMPUT AID D, V14, P1128, DOI 10.1109/43.406714
   Lin XJ, 2003, DES AUT CON, P662, DOI 10.1109/DAC.2003.1219101
   Maxwell PC, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P250, DOI 10.1109/TEST.1996.556969
   Moghaddam Elham K., 2010, 2010 28th VLSI Test Symposium (VTS 2010), P177, DOI 10.1109/VTS.2010.5469580
   Mohammadi HG, 2015, DES AUT TEST EUROPE, P453
   Mondal A, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348851
   Park I., 2008, IEEE Int. Test Conf, P1
   Pomeranz I, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P198, DOI 10.1109/ATS.1998.741614
   Pomeranz I, 2015, IEEE T COMPUT AID D, V34, P1124, DOI 10.1109/TCAD.2015.2408257
   Pomeranz I, 2013, IET COMPUT DIGIT TEC, V7, P21, DOI 10.1049/iet-cdt.2012.0081
   Pomeranz T, 2008, IEEE T COMPUT AID D, V27, P137, DOI 10.1109/TCAD.2007.907000
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Sauer M, 2012, ICCAD-IEEE ACM INT, P30
   Simsir Muzaffer O., 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2010), P41, DOI 10.1109/NANOARCH.2010.5510927
   Smith G. L., 1985, International Test Conference 1985 Proceedings. The Future of Test (Cat. No.85CH2230-1), P342
   Sreedhar A, 2008, DES AUT TEST EUROPE, P533
   Trinadh AS, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084684
   [王斌 Wang Bin], 2013, [中国海洋大学学报. 自然科学版, Journal of Ocean University of China], V43, P1
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Zha J, 2012, DES AUT TEST EUROPE, P527
   Zhang Y, 2015, DES AUT TEST EUROPE, P423
NR 28
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 18
DI 10.1145/3375278
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800006
OA Bronze
DA 2024-07-18
ER

PT J
AU Jiang, L
   Song, ZR
   Song, HY
   Xu, CW
   Xu, Q
   Jing, NF
   Zhang, WF
   Liang, XY
AF Jiang, Li
   Song, Zhuoran
   Song, Haiyue
   Xu, Chengwen
   Xu, Qiang
   Jing, Naifeng
   Zhang, Weifeng
   Liang, Xiaoyao
TI Energy-Efficient and Quality-Assured Approximate Computing Framework
   Using a Co-Training Method
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; error control
AB Approximate computing is a promising design paradigm that introduces a new dimension-error-into the original design space. By allowing the inexact computation in error-tolerance applications, approximate computing can gain both performance and energy efficiency. A neural network (NN) is a universal approximator in theory and possesses a high level of parallelism. The emerging deep neural network accelerators deployed with NN-based approximator is thereby a promising candidate for approximate computing. Nevertheless, the approximation result must satisfy the users' requirement, and the approximation result varies across different applications. We normally deploy an NN-based classifier to ensure the approximation quality. Only the inputs predicted to meet the quality requirement can be executed by the approximator. The potential of these two NNs, however, is fully explored; the involving of two NNs in approximate computing imposes critical optimization questions, such as two NNs' distinct views of the input data space, how to train the two correlated NNs, and what are their topologies.
   In this article, we propose a novel NN-based approximate computing framework with quality insurance. We advocate a co-training approach that trains the classifier and the approximator alternately to maximize the agreement of the two NNs on the input space. In each iteration, we coordinate the training of the two NNs with a judicious selection of training data. Next, we explore different selection policies and propose to select training data from multiple iterations, which can enhance the invocation of the approximate accelerator. In addition, we optimize the classifier by integrating a dynamic threshold tuning algorithm to improve the invocation of the approximate accelerator further. The increased invocation of accelerator leads to higher energy efficiency under the same quality requirement. We propose two efficient algorithms to explore the smallest topology of the NN-based approximator and the classifier to achieve the quality requirement. The first algorithm straightforward searches the minimum topology using a greedy strategy. However, the first algorithm incurs too much training overhead. To solve this issue, the second one gradually grows the topology of NNs to match the quality requirement by transferring the learned parameters. Experimental results show significant improvement on the quality and the energy efficiency compared to the existing NN-based approximate computing frameworks.
C1 [Jiang, Li; Song, Zhuoran; Song, Haiyue; Xu, Chengwen; Jing, Naifeng; Liang, Xiaoyao] Shanghai Jiao Tong Univ, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Xu, Qiang] Chinese Univ Hong Kong, Shatin, Hong Kong, Peoples R China.
   [Zhang, Weifeng] Alibaba Grp, 969 Wenyi West Rd, Hangzhou, Zhejiang, Peoples R China.
C3 Shanghai Jiao Tong University; Chinese University of Hong Kong; Alibaba
   Group
RP Jiang, L (corresponding author), Shanghai Jiao Tong Univ, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
EM jiangli@cs.sjtu.edu.cn; songzhuoran@sjtu.edu.cn; shyyhs@sjtu.edu.cn;
   asd4876@sjtu.edu.cn; qxu@cse.cuhk.edu.hk; sjtuj@sjtu.edu.cn;
   weifeng.z@alibaba-inc.com; liang-xy@cs.sjtu.edu.cn
RI Song, Zhuoran/AAI-9283-2021
OI Xu, Qiang/0000-0001-6747-126X
FU National Natural Science Foundation of China [61332001, 61834006,
   61772331, 61602300]; Shanghai Science and Technology Committee
   [18ZR1421400]; National Key Research and Development Program of China
   [2018YFB1403400]; Alibaba Group through the Alibaba Innovative Research
   (AIR) Program; State Key Laboratory of Computer Architecture, Institute
   of Computing Technology, Chinese Academy of Sciences
FX This research was partially supported by National Natural Science
   Foundation of China (grant nos. 61332001, 61834006, 61772331, and
   61602300); Shanghai Science and Technology Committee (no. 18ZR1421400);
   National Key Research and Development Program of China (no.
   2018YFB1403400); Alibaba Group through the Alibaba Innovative Research
   (AIR) Program; and State Key Laboratory of Computer Architecture,
   Institute of Computing Technology, Chinese Academy of Sciences.
CR Alawad Mohammed, 2016, IEEE T EMERG TOP COM, V7, P98
   [Anonymous], 2015, WORKSH APPR COMP STA
   [Anonymous], 2011, P DESIGN AUTOMAT TES, DOI DOI 10.1109/DATE.2011.5763154
   Baek W, 2010, ACM SIGPLAN NOTICES, V45, P198, DOI 10.1145/1809028.1806620
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Du ZD, 2014, ASIA S PACIF DES AUT, P201, DOI 10.1109/ASPDAC.2014.6742890
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Han, 2015, LEARNING BOTH WEIGHT
   Han JM, 2013, PROCEEDINGS OF 2013 CHINA INTERNATIONAL CONFERENCE ON INSURANCE AND RISK MANAGEMENT, P1
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hanif MA, 2018, J LOW POWER ELECTRON, V14, P520, DOI 10.1166/jolpe.2018.1575
   HORNIK K, 1991, NEURAL NETWORKS, V4, P251, DOI 10.1016/0893-6080(91)90009-T
   Imani M, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317774
   Imani M, 2019, DES AUT TEST EUROPE, P586, DOI [10.23919/DATE.2019.8715112, 10.23919/date.2019.8715112]
   Imani M, 2016, DES AUT TEST EUROPE, P1327
   Khudia DS, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P554, DOI 10.1145/2749469.2750371
   Kim Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898005
   Liang JH, 2013, IEEE T COMPUT, V62, P1760, DOI 10.1109/TC.2012.146
   Lotfi A, 2016, DES AUT TEST EUROPE, P1279
   Mahajan D, 2016, CONF PROC INT SYMP C, P66, DOI 10.1109/ISCA.2016.16
   Mohapatra D, 2009, I SYMPOS LOW POWER E, P195
   Raja R, 2013, 2013 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), P1, DOI 10.1109/ISED.2013.7
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Shafique Muhammad, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P627, DOI 10.1109/ISVLSI.2017.124
   Sinha S, 2016, IEEE T VLSI SYST, V24, P2665, DOI 10.1109/TVLSI.2016.2520979
   Sui X, 2016, ACM SIGPLAN NOTICES, V51, P607, DOI 10.1145/2954679.2872402
   Wang T, 2016, I SYMPOS LOW POWER E, P156, DOI 10.1145/2934583.2934608
   Yao Y, 2007, CONSTR APPROX, V26, P289, DOI 10.1007/s00365-006-0663-2
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
   Zhang H, 2014, PLANT BIOTECHNOL J, V12, P797, DOI 10.1111/pbi.12200
NR 30
TC 1
Z9 1
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 59
DI 10.1145/3342239
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300001
DA 2024-07-18
ER

PT J
AU Song, Y
   Hyun, D
   Lee, J
   Jung, J
   Shin, Y
AF Song, Youngsoo
   Hyun, Daijoon
   Lee, Jingon
   Jung, Jinwook
   Shin, Youngsoo
TI Cut Optimization for Redundant Via Insertion in Self-Aligned Double
   Patterning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Redundant via insertion; self-aligned double patterning; cut mask
   optimization
AB Redundant via (RV) insertion helps prevent via defects and hence leads to yield enhancement. However, RV insertion in self-aligned double patterning (SADP) processes is challenging since cut optimization has to be considered together. In SADP, parallel one-dimensional metal lines are divided into signal wires and dummy wires by line-end cuts. If an RV is inserted, signal wires need to be extended to connect to the RV. To this end, an additional cut, which we call RV cut, is introduced to make a space for the extension. Since RV cuts and line-end cuts are manufactured with the same mask set, design rules between those cuts have to be honored, which incurs proper distribution and mask assignment to individual cuts. In this article, we address a problem of integrated RV insertion and cut optimization. We show that the problem can be formulated as an integer linear programming (ILP). We also propose a heuristic algorithm is presented for practical application, in which potential locations of RVs are first identified and used to properly insert as many RVs as possible while minimizing the conflict between RV cuts. Our experimental results demonstrate that 75% of vias receive RVs with 8% increase in total wire length, which is only slightly worse than the optimal result obtained by ILP.
C1 [Song, Youngsoo; Hyun, Daijoon; Lee, Jingon; Jung, Jinwook; Shin, Youngsoo] Korea Adv Inst Sci & Technol, Sch Elect Engn, 291 Daehak Ro, Daejeon 34141, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST)
RP Song, Y (corresponding author), Korea Adv Inst Sci & Technol, Sch Elect Engn, 291 Daehak Ro, Daejeon 34141, South Korea.
EM realyaps@kaist.ac.kr; ars0130@kaist.ac.kr; ljg1501@kaist.ac.kr;
   jinwookjung@kaist.ac.kr; youngsoo@ee.kaist.ac.kr
FU National Research Foundation of Korea (NRF) of MSIP [2019R1A2C2003402];
   World Class 300 R&D Project of MSS [S2435123]
FX This work was partly supported by the National Research Foundation of
   Korea (NRF) of MSIP (No. 2019R1A2C2003402) and World Class 300 R&D
   Project of MSS (No. S2435123).
CR Ausiello Giorgio, 2012, Complexity and Approximation: Combinatorial Optimization Problems and Their Approximability Properties
   Bigalke S, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P99, DOI 10.1145/2872334.2872355
   Calzals F, 2008, THEOR COMPUT SCI, V407, P564, DOI 10.1016/j.tcs.2008.05.010
   Cho M., 2006, IEEE/ACM International Conference on Computer-Aided Design, P487
   Ding YX, 2018, IEEE T COMPUT AID D, V37, P657, DOI 10.1109/TCAD.2017.2712660
   Eilert Andre, 2018, P SPIE ADV LITHOGRAP
   Gao JR, 2014, ASIA S PACIF DES AUT, P143, DOI 10.1109/ASPDAC.2014.6742880
   Huo D, 2014, PROC IEEE INT CONF S, P1, DOI 10.1109/ICSME.2014.22
   Hyun Daijoon, 2019, ACM T DES AUTOMAT EL, V24
   Junxiong Z., 2010, J SEMICONDUCTORS, V31, P1
   Kuang J, 2016, DES AUT TEST EUROPE, P43
   Kurokawa A, 2004, PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P485, DOI 10.1109/CICC.2004.1358863
   LEE B, 2000, P CMP MIC SANT CLAR, P255
   Lee JY, 2002, PROC SPIE, V4562, P609, DOI 10.1117/12.458341
   Lee KY, 2008, IEEE T COMPUT AID D, V27, P2197, DOI 10.1109/TCAD.2008.2006151
   Lei CK, 2009, ASIA S PACIF DES AUT, P468, DOI 10.1109/ASPDAC.2009.4796524
   Lv WJ, 2013, 2013 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND APPLICATIONS (ITA), P1, DOI 10.1109/ITA.2013.6
   Misaka A, 1997, IEEE T ELECTRON DEV, V44, P751, DOI 10.1109/16.568036
   Mohyeldin Ahmed, 2017, P SPIE ADV LITHOGRAP
   Yan JT, 2006, IEEE I C ELECT CIRC, P874
NR 20
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 61
DI 10.1145/3355391
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300003
DA 2024-07-18
ER

PT J
AU Raval, RK
   Badii, A
AF Raval, Rajkumar K.
   Badii, Atta
TI Investigating the Impact of Image Content on the Energy Efficiency of
   Hardware-accelerated Digital Spatial Filters
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Energy efficiency; FPGA; hardware acceleration; image processing;
   spatial frequency; sinusoidal grating; power consumption; energy
   consumption
ID DYNAMICALLY PARAMETERIZED ALGORITHMS; POWER; ARCHITECTURES; CIRCUITS;
   DESIGN
AB Battery-operated low-power portable computing devices are becoming an inseparable part of human daily life. One of the major goals is to achieve the longest battery life in such a device. Additionally, the need for performance in processing multimedia content is ever increasing. Processing image and video content consume more power than other applications. A widely used approach to improving energy efficiency is to implement the computationally intensive functions as digital hardware accelerators. Spatial filtering is one of the most commonly used methods of digital image processing. As per the Fourier theory, an image can be considered as a two-dimensional signal that is composed of spatially extended two-dimensional sinusoidal patterns called gratings. Spatial frequency theory states that sinusoidal gratings can be characterised by its spatial frequency, phase, amplitude, and orientation. This article presents results from our investigation into assessing the impact of these characteristics of a digital image on the energy efficiency of hardware-accelerated spatial filters employed to process the same image. Two greyscale images each of size 128 x 128 pixels comprising two-dimensional sinusoidal gratings at maximum spatial frequency of 64 cycles per image orientated at 0 degrees and 90 degrees, respectively, were processed in a hardware implemented Gaussian smoothing filter. The energy efficiency of the filter was compared with the baseline energy efficiency of processing a featureless plain black image. The results show that energy efficiency of the filter drops to 12.5% when the gratings are orientated at 0 degrees whilst rises to 72.38% at 90 degrees.
C1 [Raval, Rajkumar K.; Badii, Atta] Univ Reading, Dept Comp Sci, Polly Vacher Bldg, Reading RG6 6AY, Berks, England.
C3 University of Reading
RP Raval, RK (corresponding author), Univ Reading, Dept Comp Sci, Polly Vacher Bldg, Reading RG6 6AY, Berks, England.
EM rajkumar.raval@gmail.com; atta.badii@reading.ac.uk
CR Ammar M., 2016, INT J COMPUT SCI INF, V14, P381
   [Anonymous], THESIS
   [Anonymous], 2015, VIRT 6 FAM OV SUMM V
   [Anonymous], 1967, AFIPS, DOI 10.1145/1465482.1465560
   Bellizia D, 2017, IEEE T EMERG TOP COM, V5, P329, DOI 10.1109/TETC.2016.2563322
   BURLESON W, 2001, ACOUST SPEECH SIG PR, P901
   CHANDRAKASAN AP, 1995, P IEEE, V83, P498, DOI 10.1109/5.371964
   Dennard RH, 1999, P IEEE, V87, P668, DOI 10.1109/JPROC.1999.752522
   Dougherty G., 2009, DIGITAL IMAGE PROCES
   Eklund J., 1995, Proceedings Eighth Annual IEEE International ASIC Conference and Exhibit (Cat. No.95TH8087), P83, DOI 10.1109/ASIC.1995.580687
   Esmaeilzadeh H, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P365, DOI 10.1145/2024723.2000108
   Fanucci L, 2002, ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, P541, DOI 10.1109/ICECS.2002.1046221
   Gorden M, 1965, Electronics, V38, P114, DOI [DOI 10.1109/N-SSC.2006.4785860, DOI 10.1109/JPROC.1998.658762]
   Greveler Dennis, 2012, P INT C INF KNOWL EN
   Gupta A, 2013, VITERBI INDIA 2013 P
   Hadizadeh H, 2017, IEEE T IMAGE PROCESS, V26, P2882, DOI 10.1109/TIP.2017.2690523
   Halpern M, 2016, INT S HIGH PERF COMP, P64, DOI 10.1109/HPCA.2016.7446054
   Hedberg Hugo, 2008, THESIS
   Jain P, 2004, J VLSI SIG PROC SYST, V36, P27, DOI 10.1023/B:VLSI.0000008068.26922.0b
   Koomey JG, 2011, IEEE ANN HIST COMPUT, V33, P46, DOI 10.1109/MAHC.2010.28
   Lehar Steven, 2014, INTUITIVE EXPLANATIO, P2
   Lian CJ, 2007, IEEE CIRC SYST MAG, V7, P26, DOI 10.1109/MCAS.2007.4299440
   Mittal S, 2008, 3 INT INN C EMB SYST, P187
   Nebel Wolfgang, 1997, LOW POWER DESIGN DEE, DOI [10.1007/978-1-4615-5685-5, DOI 10.1007/978-1-4615-5685-5]
   Palmer S., 1999, VISION SCI PHOTONS P
   Poon KKW, 2005, ACM T DES AUTOMAT EL, V10, P279, DOI 10.1145/1059876.1059881
   Rabaey J. M., 2003, DIGITAL INTEGRATED C, V7
   Sall John, 1989, JMP STAT
   Sall John., 2012, JMP start statistics: a guide to statistics and data analysis using JMP
   Sarwar A., 1997, CMOS POWER CONSUMPTI
   Satapathy S., 2016, Data path implementation for a spatially programmable architecture customized for image processing applications
   Tiemann Brigitte Marco, 2013, REPORT IOT LIVING LA
   Ulusel O, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2567661
   Walker A., 2003, FOURIER TRANSFORM HI
   Walker A., 2003, CONTRAST STRETCHING
   Westheimer G, 2001, PERCEPTION, V30, P531, DOI 10.1068/p3193
   Xilinx, 2013, XIL VIRT 6 FPGA ML60
   Xilinx, 2014, XIL POW EST US GUID, P1
   Xilinx, 2013, XIL SYST GEN
   Xilinx Inc, 2013, 36742 AR XIL INC
   Young I.T., 1998, FUNDAMENTALS IMAGE P
   Yu HQ, 2006, ANN IEEE SYM FIELD P, P76
NR 42
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2019
VL 24
IS 5
AR 57
DI 10.1145/3341819
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2OZ
UT WOS:000496741600010
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Smirnov, F
   Reimann, F
   Teich, J
   Glass, M
AF Smirnov, Fedor
   Reimann, Felix
   Teich, Juergen
   Glass, Michael
TI Automatic Optimization of the VLAN Partitioning in Automotive
   Communication Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Packet-switching networks; automotive ethernet; design automation;
   virtual local area networks
AB Dividing the communication network into so-called Virtual Local Area Networks (VLANs), i.e., subnetworks that are isolated at the data link layer (OSI layer 2), is a promising approach to address the increasing security challenges in automotive networks. The automation of the VLAN partitioning is a well-researched problem in the domain of local or metropolitan area networks. However, the approaches used there are hardly applicable for the design of automotive networks as they mainly focus on reducing the amount of broadcast traffic and cannot capture the many design objectives of automotive networks like the message timing or the link load, which are affected by the VLAN partitioning. As a remedy, this article proposes an approach based on a set of Pseudo-Boolean constraints to generate a message routing which is feasible with respect to the VLAN-related routing restrictions in automotive networks. This approach can be used for a design space exploration to optimize not only the VLAN partitioning but also other routing-related objectives. We demonstrate both the efficiency of our message routing approach and the now accessible optimization potential for the complete Electric/Electronic architecture with a mixed-criticality system from the automotive domain. There we thoroughly investigate the impact of the VLAN partitioning on the message timing and the link loads by optimizing these design objectives concurrently. During the exploration of the huge design space, where each resource can be assigned to one of four VLANs, our approach requires less than 40ms for the creation of a valid solution and ensures that all messages satisfy their deadlines and link load bounds.
C1 [Smirnov, Fedor; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg FAU, Hardware Software Codesign, Cauerstr 11, D-91058 Bavaria, Germany.
   [Reimann, Felix] Audi Elect Venture GmbH, Sachsstr 20, D-85080 Bavaria, Germany.
   [Glass, Michael] Ulm Univ, Inst Embedded Syst Real Time Syst, Albert Einstein Allee 11, D-89069 Baden Wurttemberg, Germany.
C3 Ulm University
RP Smirnov, F (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg FAU, Hardware Software Codesign, Cauerstr 11, D-91058 Bavaria, Germany.
EM fedor.smirnov@fau.de; felix.reimann@audi.de; juergen.teich@fau.de;
   michael.glass@uni-ulm.de
RI Glaß, Michael/AAY-4451-2020
OI Glaß, Michael/0000-0002-8006-8843
CR Andres B, 2013, LECT NOTES COMPUT SC, V8148, P79, DOI 10.1007/978-3-642-40564-8_9
   [Anonymous], P 53 ACM EDAC IEEE D
   [Anonymous], P DES AUT C ASP DAC
   [Anonymous], P 2007 SIGCOMM WORKS
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2010, Journal on Satisfiability, Boolean Modeling and Computation, DOI DOI 10.3233/SAT190075
   [Anonymous], 2016, P 24 INT C REAL TIM
   [Anonymous], COMPUTER
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2015, OP DES SPAC EXPL FRA
   [Anonymous], 2018, P 21 INT WORKSH SOFT
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 2009, Proceedings of the 2nd ACM Workshop on Assurable and Usable Security Configuration, DOI DOI 10.1145/1655062.1655075
   Blickle T, 1998, DES AUTOM EMBED SYST, V3, P23, DOI 10.1023/A:1008899229802
   Daryabar F., 2011, 2011 International Symposium on Humanities, Science and Engineering Research (SHUSER 2011), P73, DOI 10.1109/SHUSER.2011.6008503
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Diemer J., 2012, IFAC Proceedings, V45, P848
   Jiajia Liu, 2010, 2010 International Conference on Educational and Network Technology (ICENT 2010), P301, DOI 10.1109/ICENT.2010.5532167
   Kiravuo T, 2013, IEEE COMMUN SURV TUT, V15, P1477, DOI 10.1109/SURV.2012.121112.00190
   Laumanns M, 2002, EVOL COMPUT, V10, P263, DOI 10.1162/106365602760234108
   Lee C, 2010, J SIGNAL PROCESS SYS, V58, P193, DOI 10.1007/s11265-009-0351-6
   Lukasiewycz M, 2014, INT SYMP INTEGR CIRC, P468, DOI 10.1109/ISICIR.2014.7029545
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Lukasiewycz M, 2007, IEEE C EVOL COMPUTAT, P935, DOI 10.1109/CEC.2007.4424570
   Reimann F., 2013, P IEEE INT C EM TECH, P1, DOI DOI 10.1109/ETFA.2013.6648024
   Rooney S., 1999, Computer Communication Review, V29, P50, DOI 10.1145/505724.505731
   Schwarzer T, 2018, IEEE T COMPUT AID D, V37, P297, DOI 10.1109/TCAD.2017.2695894
   Smirnov F, 2017, DES AUT CON, DOI 10.1145/3061639.3062298
   Steiner W, 2010, REAL TIM SYST SYMP P, P375, DOI 10.1109/RTSS.2010.25
   Sun X, 2010, IEEE INFOCOM SER
   Zai Jian Jia, 2010, 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia 2010), P41, DOI 10.1109/ESTMED.2010.5666979
NR 33
TC 3
Z9 4
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 9
DI 10.1145/3278120
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700009
DA 2024-07-18
ER

PT J
AU Abuowaimer, Z
   Maarouf, D
   Martin, T
   Foxcroft, J
   Grewal, G
   Areibi, S
   Vannelli, A
AF Abuowaimer, Ziad
   Maarouf, Dani
   Martin, Timothy
   Foxcroft, Jeremy
   Grewal, Gary
   Areibi, Shawki
   Vannelli, Anthony
TI GPlace3.0: Routability-Driven Analytic Placer for UltraScale FPGA
   Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Placement; field programmable gate array; congestion; routing-aware;
   heterogeneous; ultrascale architecture
AB Optimizing for routability during FPGA placement is becoming increasingly important, as failure to spread and resolve congestion hotspots throughout the chip, especially in the case of large designs, may result in placements that either cannot be routed or that require the router to work excessively hard to obtain success. In this article, we introduce a new, analytic routability-aware placement algorithm for Xilinx UltraScale FPGA architectures. The proposed algorithm, called GPlace3.0, seeks to optimize both wirelength and routability. Our work contains several unique features including a novel window-based procedure for satisfying legality constraints in lieu of packing, an accurate congestion estimation method based on modifications to the pathfinder global router, and a novel detailed placement algorithm that optimizes both wirelength and external pin count. Experimental results show that compared to the top three winners at the recent ISPD'16 FPGA placement contest, GPlace3.0 is able to achieve (on average) a 7.53%, 15.15%, and 33.50% reduction in routed wirelength, respectively, while requiring less overall runtime. As well, an additional 360 benchmarks were provided directly from Xilinx Inc. These benchmarks were used to compare GPlace3.0 to the most recently improved versions of the first- and second-place contest winners. Subsequent experimental results show that GPlace3.0 is able to outperform the improved placers in a variety of areas including number of best solutions found, fewest number of benchmarks that cannot be routed, runtime required to perform placement, and runtime required to perform routing.
C1 [Abuowaimer, Ziad; Maarouf, Dani; Martin, Timothy; Foxcroft, Jeremy; Grewal, Gary; Areibi, Shawki; Vannelli, Anthony] Univ Guelph, 50 Stone Rd E, Guelph, ON N1G 2W1, Canada.
C3 University of Guelph
RP Abuowaimer, Z (corresponding author), Univ Guelph, 50 Stone Rd E, Guelph, ON N1G 2W1, Canada.
EM abuowaiz@uoguelph.ca; dmaarouf@uoguelph.ca; tmarti14@uoguelph.ca;
   jfoxcrof@uoguelph.ca; ggrewal@uoguelph.ca; sareibi@uoguelph.ca;
   vannelli@uoguelph.ca
RI Maarouf, Dani/AAY-7109-2020; Areibi, Shawki/AAR-9464-2021
OI Areibi, Shawki/0000-0003-4832-0911; Maarouf, Dani/0000-0002-7552-6272
CR Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Bian HM, 2010, FPGA 10, P147
   Bozorgzadeh E, 2004, J CIRCUIT SYST COMP, V13, P77, DOI 10.1142/S0218126604001222
   Chen S., 2015, DAC, p27:1
   Chen Yu-Chen, P 2014 IEEE ACM INT, P647
   GNL. n. d, NETL GEN TOOL
   Gopalakrishnan P, 2006, DES AUT CON, P460, DOI 10.1109/DAC.2006.229237
   Gort M., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P143, DOI 10.1109/FPL.2012.6339278
   Grewal G, 2017, IEEE SYM PARA DISTR, P115, DOI 10.1109/IPDPSW.2017.54
   Hou WT, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P605, DOI 10.1109/ASPDAC.2001.913375
   Hu Jie, 2010, Proceedings of the 2010 International Conference of Information Science and Management Engineering, P35, DOI 10.1109/ISME.2010.191
   Li W, 2017, IEEE INT SYMP ELEC
   Li Wuxi, 2016, P IEEE ACM INT C COM, V66, P1
   Liu WH, 2013, IEEE T COMPUT AID D, V32, P709, DOI 10.1109/TCAD.2012.2235124
   McMurchie L., P 1995 ACM 3 INT S F, P111
   Pan Min., 2012, VLSI Design, V362, P1
   Pattison R., 2016, INT C COMP AID DES A, P1
   Pui Chak-Wa, 2016, ICCAD, P1
   Spindler P, 2007, INTEGR CIRCUIT SYST, P59, DOI 10.1007/978-0-387-68739-1_4
   Tessier R., 2000, Field-Programmable Logic and Applications. Roadmap to Reconfigurable Computing. 10th International Conference, FPL 2000. Proceedings (Lecture Notes in Computer Science Vol.1896), P535
   Tom Marvin., 2006, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P680
   Xie D, 2009, 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P742, DOI 10.1109/ASICON.2009.5351312
   Xilinx, ULTR ARCH CONF LOG B
   Xilinx, ISPD 2016 ROUT DRIV
   Xu M, 2011, INTEGRATION, V44, P192, DOI 10.1016/j.vlsi.2011.02.001
   Yang S, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P139, DOI 10.1145/2872334.2886419
   Yeager D, 2007, PROCEEDINGS OF SLIP '07: 2007 INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P33, DOI 10.1145/1231956.1231963
   Yonghong Xu, 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P555
NR 28
TC 39
Z9 47
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 66
DI 10.1145/3233244
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900011
DA 2024-07-18
ER

PT J
AU Pereira-Santos, L
   Nazar, GL
   Carro, L
AF Pereira-Santos, Leonardo
   Nazar, Gabriel Luca
   Carro, Luigi
TI Repair of FPGA-Based Real-Time Systems With Variable Slacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Field-programmable gate arrays (FPGAs); scrubbing; fault diagnosis;
   fault tolerance; real time
AB Field-programmable gate arrays ((FPGAs) based on SRAM cells are an attractive alternative for real-time system designers, as they offer high density, low cost, and high performance. The use of SRAM cells in the FPGA's configuration memory, while enabling these desirable characteristics, also creates a reliability hazard as RAM cells are susceptible to single-event upsets ((SEUs). The usual approach is the use of double or triple redundancy allied with a correction mechanism, such as periodic scrubbing. Although scrubbing is an effective technique to remove SEU-induced errors, the repair of real-time systems presents specific challenges, such as avoiding failures by missing real-time deadlines. In this article, a novel approach is proposed to use a deadline-aware scrubbing scheme with negligible area costs that dynamically chooses the scrubbing starting position. Such a scheme allows us to avoid missing real-time deadlines while maximizing the repair probability given a bounded repair time. Our approach reduces the failure rate, considering the probability of missing deadlines due to faults, by 33.39% on average, with an average area cost of 1.23%.
C1 [Pereira-Santos, Leonardo] Inst Fed Educ Ciencia & Tecnol Rio Grande Sul, Rua Alberto Hoffmann 285, BR-91791508 Porto Alegre, RS, Brazil.
   [Pereira-Santos, Leonardo; Nazar, Gabriel Luca; Carro, Luigi] Univ Fed Rio Grande do Sul, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil.
C3 Instituto Federal do Rio Grande do Sul (IFRS); Universidade Federal do
   Rio Grande do Sul
RP Pereira-Santos, L (corresponding author), Inst Fed Educ Ciencia & Tecnol Rio Grande Sul, Rua Alberto Hoffmann 285, BR-91791508 Porto Alegre, RS, Brazil.; Pereira-Santos, L (corresponding author), Univ Fed Rio Grande do Sul, Av Bento Goncalves 9500, BR-91501970 Porto Alegre, RS, Brazil.
EM leonardo.santos@restinga.ifrs.edu.br; glnazar@inf.ufrgs.br;
   carro@inf.ufrgs.br
RI Carro, Luigi/I-4144-2013; Carro, Luigi/AAR-8819-2020; Nazar, Gabriel
   Luca/AAR-8490-2021
OI Carro, Luigi/0000-0002-7402-4780; 
FU Conselho Nacional de Desenvolvimento Cientifco e Tecnologico (CNPq)
   [402188/2013-6]; Fundacao de Amparo a Pesquisa do Estado do Rio Grande
   do Sul (FAPERGS); Instituto Federal de Educacao, Ciencia e Tecnologia do
   Rio Grande do Sul (IFRS)
FX This work was sponsored by the Conselho Nacional de Desenvolvimento
   Cientifco e Tecnologico (CNPq) under grant 402188/2013-6, Fundacao de
   Amparo a Pesquisa do Estado do Rio Grande do Sul (FAPERGS) and received
   support from the Instituto Federal de Educacao, Ciencia e Tecnologia do
   Rio Grande do Sul (IFRS).
CR Actel Corporation, 2005, RAD HARD FPGAS
   Altera Corporation, 2016, INT ARR 10 FPGAS SOC
   Altera Corporation, 2010, CYCLONE3 HDB, P1
   Altera Corporation, 2016, MED
   [Anonymous], TEST S ETS 2013 18 I
   [Anonymous], 2013, P 52 C MET
   Atmel Corporation, 2016, ATFEE560
   Atmel Corporation, 2016, ATF280
   Atmel Corporation, 2015, ATM AER
   Bolchini C, 2011, IEEE T COMPUT, V60, P1744, DOI 10.1109/TC.2010.281
   Carmichael Carl, 2000, Xilinx Application Notes, V216, pv1
   Carmichael Carl, 2009, TECHNICAL REPORT, P1
   GOKHALE M, 2004, P 18 INT PAR DISTR P
   JEDEC, 2006, JESD89A JEDEC, P1
   Koester M, 2011, IEEE T VLSI SYST, V19, P1048, DOI 10.1109/TVLSI.2010.2044902
   Nazar G. L., 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2012), P152, DOI 10.1109/DFT.2012.6378216
   Nazar GL, 2015, MICROELECTRON RELIAB, V55, P1109, DOI 10.1016/j.microrel.2015.04.003
   Nazar GL, 2015, IEEE T VLSI SYST, V23, P893, DOI 10.1109/TVLSI.2014.2330742
   Nazar Gabriel Luca, 2013, THESIS
   Psarakis M, 2012, P 2012 17 IEEE EUR T
   Psarakis M, 2014, INT SYM DEFEC FAU TO, P165, DOI 10.1109/DFT.2014.6962076
   Santos LP, 2016, LECT NOTES COMPUT SC, P144, DOI 10.1007/978-3-319-30481-6_12
   Santos R, 2015, P IEEE RAP SYST PROT, P112, DOI 10.1109/RSP.2015.7416555
   Santos R, 2015, DES AUT CON, DOI 10.1145/2744769.2744827
   Sari A, 2013, P IEEE VLSI TEST S
   Sterpone L, 2005, IEEE T NUCL SCI, V52, P2217, DOI 10.1109/TNS.2005.860745
   Sterpone L, 2013, 2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), P9, DOI 10.1109/AHS.2013.6604220
   Ullah A, 2014, J ELECTRON TEST, V30, P425, DOI 10.1007/s10836-014-5463-7
   von Neumann J., 1956, Annals of Mathematics Studies, V34, P43
   WANG WJ, 2013, EMBEDDED SYSTEMS, V4, DOI DOI 10.1007/978-1-4614-0278-7
   Xilinx, 2012, TECHNICAL REPORT
   Xilinx Inc, 2016, AER DEF
   Xilinx Inc, 2016, TECHNICAL REPORT
   Xilinx Inc, 2015, TMRTOOL
   Xilinx Inc, 2014, TECHNICAL REPORT
   Xilinx Inc, 2012, TECHNICAL REPORT, P1
NR 36
TC 1
Z9 1
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 19
DI 10.1145/3144533
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900007
DA 2024-07-18
ER

PT J
AU Jeong, JW
   Natarajan, V
   Sen, S
   Mak, TM
   Kitchen, J
   Ozev, S
AF Jeong, Jae Woong
   Natarajan, Vishwanath
   Sen, Shreyas
   Mak, T. M.
   Kitchen, Jennifer
   Ozev, Sule
TI A Comprehensive BIST Solution for Polar Transceivers Using On-Chip
   Resources
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE IQ mismatch; delay skew; envelope bandwidth
ID KAHN EER TECHNIQUE; DISTORTION; DESIGN
AB This article presents a Built-in self-test (BIST) solution for polar transceivers with low cost and high accuracy. Radio frequency (RF) Polar transceivers are desirable for portable devices due to higher power efficiency compared to traditional RF Cartesian transceivers. Unfortunately, their design is quite challenging due to substantially different signal paths that need to work coherently to ensure signal quality. In the receiver, phase and gain mismatches degrade sensitivity and error vector magnitude. In the transmitter, delay skew between the envelope and phase signals and the finite envelope bandwidth can create intermodulation distortion, which leads to violation of spectral mask requirements. Typically, these parameters are not directly measured but calibrated through spectral analysis using expensive RF equipment, leading to lengthy and costly measurement/calibration cycles. However, characterization and calibration of these parameters with analytical model would reduce the test time and cost considerably. In this article, we propose a technique to measure with the intent to calibrate impairments of the polar transceiver in the loop-back mode. Simulation and hardware measurement results show that the proposed technique can characterize the targeted impairments accurately.
C1 [Jeong, Jae Woong] NXP Semicond, 6501 W William Cannon Dr, Austin, TX 78735 USA.
   [Natarajan, Vishwanath] Intel Corp, 5000 W Chandler Blvd, Chandler, AZ 85226 USA.
   [Sen, Shreyas] Purdue Univ, Sch Elect & Comp Engn, Elect Engn Bldg, 465 Northwest Ave, W Lafayette, IN 47907 USA.
   [Mak, T. M.] Globalfoundries, 30574 Valle Pl, Union City, CA 94587 USA.
   [Kitchen, Jennifer; Ozev, Sule] Arizona State Univ, Sch Elect Comp & Energy Engn, Goldwater Ctr 208,650 E Tyler Mall,POB 875706, Tempe, AZ 85287 USA.
C3 NXP Semiconductors; Intel Corporation; Purdue University System; Purdue
   University; GlobalFoundries; Arizona State University; Arizona State
   University-Tempe
RP Jeong, JW (corresponding author), NXP Semicond, 6501 W William Cannon Dr, Austin, TX 78735 USA.
EM jjeong8@asu.edu; wanath.natarajan@intel.com; shreyas@purdue.edu;
   tmmak12@gmail.com; kitchen.jennifer@asu.edu; sule.ozev@asu.edu
RI Mak, TM/HJI-8685-2023
FU National Science Foundation [1617562]; Semiconductor Research
   Corporation [2712.003]; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [1617562] Funding
   Source: National Science Foundation
FX This work is supported by the National Science Foundation with award
   number 1617562 and the Semiconductor Research Corporation with task
   Number 2712.003.
CR Abdallah L., 2013, P IEEE VLSI TEST S
   Andraud M, 2016, IEEE T CIRCUITS-I, V63, P2022, DOI 10.1109/TCSI.2016.2598184
   [Anonymous], IEEE T VERY LARGE SC
   Bensmida S., 2014, P IEEE INT MICR S IM, P1
   Bhattacharya S, 2004, ASIAN TEST SYMPOSIUM, P68, DOI 10.1109/ATS.2004.7
   Cimino M, 2008, IEEE J SOLID-ST CIRC, V43, P1187, DOI 10.1109/JSSC.2008.920354
   Erdogan ES, 2010, IEEE T VLSI SYST, V18, P901, DOI 10.1109/TVLSI.2009.2017542
   Georgiadis A, 2004, IEEE T VEH TECHNOL, V53, P443, DOI 10.1109/TVT.2004.823477
   Halder A, 2005, I CONF VLSI DESIGN, P289
   Halder A, 2005, IEEE VLSI TEST SYMP, P255, DOI 10.1109/VTS.2005.53
   Huang HZ, 2001, IEEE J SOLID-ST CIRC, V36, P1168, DOI 10.1109/4.938367
   Jeong J.H., 2013, P 39 EUR C EXH OPT C, P1
   Jeong J. W., 2012, P IEEE DES AUT TEST
   KAHN LR, 1952, P IRE, V40, P803, DOI 10.1109/JRPROC.1952.273844
   Kim B, 2010, IEEE MICROW MAG, V11, P87, DOI 10.1109/MMM.2010.937099
   Kitchen Jennifer, 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium, P417, DOI 10.1109/RFIC.2008.4561467
   Kupp N, 2011, IEEE DES TEST COMPUT, V28, P64, DOI 10.1109/MDT.2010.119
   Lee D, 2008, ASIAN TEST SYMPOSIUM, P55, DOI 10.1109/ATS.2008.87
   Lee R.E., 2008, Phycology, VFourth, P1, DOI [10.1017/CBO9780511812897, DOI 10.1017/CBO9780511812897]
   Nassery A, 2012, IEEE T COMPUT AID D, V31, P958, DOI 10.1109/TCAD.2012.2183370
   Nassery A, 2012, DES AUT TEST EUROPE, P1084
   Raab FH, 1996, IEEE T MICROW THEORY, V44, P2273, DOI 10.1109/22.556466
   Razavi B., 2012, RF Microelectronics, V2nd ed.
   Reynaert P, 2005, IEEE J SOLID-ST CIRC, V40, P2598, DOI 10.1109/JSSC.2005.857425
   Rudolph D, 2003, IEEE T MICROW THEORY, V51, P548, DOI 10.1109/TMTT.2002.807810
   Rudolph D, 2002, IEEE T MICROW THEORY, V50, P1979, DOI 10.1109/TMTT.2002.801349
   Sarbishaei H, 2014, IEEE MICROW WIREL CO, V24, P430, DOI 10.1109/LMWC.2014.2313579
   Staszewski RB, 2007, IEEE T CIRCUITS-II, V54, P186, DOI 10.1109/TCSII.2006.886202
   Valdes-Garcia A, 2006, IEEE DES TEST COMPUT, V23, P268, DOI 10.1109/MDT.2006.100
   Youssef M, 2011, IEEE J SOLID-ST CIRC, V46, P3061, DOI 10.1109/JSSC.2011.2166432
NR 30
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 2
DI 10.1145/3084689
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900002
DA 2024-07-18
ER

PT J
AU Latifis, I
   Parashar, K
   Dimitroulakos, G
   Cappelle, H
   Lezos, C
   Masselos, K
   Catthoor, F
AF Latifis, Ioannis
   Parashar, Karthick
   Dimitroulakos, Grigoris
   Cappelle, Hans
   Lezos, Christakis
   Masselos, Konstantinos
   Catthoor, Francky
TI A MATLAB Vectorizing Compiler Targeting Application-Specific Instruction
   Set Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE MATLAB; compilation; application specific instruction set processor
   (ASIP); embedded systems; system-on-chip (SoC)
AB This article discusses a MATLAB-to-C vectorizing compiler that exploits custom instructions, for example, for Single Instruction Multiple Data (SIMD) processing and instructions for complex arithmetic present in Application-Specific Instruction Set Processors (ASIPs). Custom instructions are represented via specialized intrinsic functions in the generated code, and the generated code can be used as input to any C/C++ compiler supporting the target processor. Furthermore, the specialized instruction set of the target processor is described in a parameterized way using a target processor-independent architecture description approach, thus allowing the support of any processor. The compiler has been used for the generation of application code for two different ASIPs for several benchmarks. The code generated by the compiler achieves a speedup between 2x-74x and 2x-97x compared to the code generated by the MathWorks MATLAB-to-C compiler. Experimental results also prove that the compiler efficiently exploits SIMD custom instructions achieving a 3.3 factor speedup compared to cases where no SIMD processing is used. Thus the compiler can be employed to reduce the development time/effort/cost and time to market through raising the abstraction of application design in an embedded systems/system-on-chip development context.
C1 [Latifis, Ioannis; Dimitroulakos, Grigoris; Lezos, Christakis; Masselos, Konstantinos] Univ Peloponnese, Dept Informat & Telecommun, Karaiskaki 70, Tripolis 22100, Greece.
   [Parashar, Karthick; Cappelle, Hans; Catthoor, Francky] Interuniv Microelect Ctr IMEC, Kapeldreef 75, B-3001 Leuven, Belgium.
   [Catthoor, Francky] Katholieke Univ Leuven, Leuven, Belgium.
C3 University of Peloponnese; IMEC; KU Leuven
RP Latifis, I (corresponding author), Univ Peloponnese, Dept Informat & Telecommun, Karaiskaki 70, Tripolis 22100, Greece.
EM latifis@uop.gr; Karthick.Parashar@imec.be; dhmhgre@uop.gr;
   Hans.Cappelle@imec.be; Lezos@uop.gr; kmas@uop.gr; catthoor@imec.be
RI Masselos, Kostantinos/X-1747-2019
OI Masselos, Kostantinos/0000-0001-9311-4696
FU FP7 ALMA [FP7ICT-2011.287733]; European Community
FX This work was partially supported by the FP7 ALMA ( FP7ICT-2011.287733)
   project, funded by the European Community.
CR 3GPP-LTE, 2016, IEEE GET PROGR
   Almási G, 2002, ACM SIGPLAN NOTICES, V37, P294, DOI 10.1145/543552.512564
   ANDERSON E, 1992, LINEAR ALGEBRA APPL, V162, P243, DOI 10.1016/0024-3795(92)90379-O
   Andraka R., 1998, FPGA'98. ACM/SIGDA International Symposium on Field Programmable Gate Arrays, P191, DOI 10.1145/275107.275139
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2006, COMPILERS PRINCIPLES
   ASIP Designer, 2016, SYNOPSYS ASIP DESIGN
   Banerjee P, 2004, IEEE T VLSI SYST, V12, P312, DOI 10.1109/TVLSI.2004.824301
   Banerjee P, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P477, DOI 10.1109/ASPDAC.2003.1195063
   Banerjee P., 1999, TECHNICAL REPORT
   Banerjee P., 2000, FCCM 00
   Benincasa M., 1998, Proceedings of the First Merged International Parallel Processing Symposium and Symposium on Parallel and Distributed Processing (Cat. No.98TB100227), P594, DOI 10.1109/IPPS.1998.669986
   Bispo J, 2015, P 2 ACM SIGPLAN INT, DOI [10.1145/2774959.2774961, DOI 10.1145/2774959.2774961]
   Bispo J. A., 2014, P ACM SIGPLAN INT WO
   BoT, 2014, BOT A LOW POW PROC W
   Cardoso J.M. P., 2012, Proceedings of the 11th Annual International Conference on Aspect-oriented Software Development, AOSD '12, P179
   Chauveau S., 1999, Scientific Programming, V7, P303
   Chun-Yu Shei, 2011, 2011 INTERACT-15: Proceedings of the 15th Workshop on Interaction between Compilers and Computer Architectures (INTERACT 2011), P44, DOI 10.1109/INTERACT.2011.18
   De Rose L, 1999, ACM T PROGR LANG SYS, V21, P286, DOI 10.1145/316686.316693
   De Rose L. A., 1996, THESIS
   Fasthuber R., 2013, Energy-Efficient Communication Processors: Design and Implementation for Emerging Wireless Systems
   GCC, 2016, GCC GNU COMP COLL
   IEEE, 1990, IEEE GET PROGR GET 8
   Joisha PG, 2007, SOFTWARE PRACT EXPER, V37, P535, DOI 10.1002/spc.781
   Joisha Pramod G., 2003, P 12 INT C COMP CONS, P121
   Kennedy Ken., 2002, Optimizing compilers for modern architectures: a dependence-based approach
   Lopes BrunoCardoso., 2014, GETTING STARTED LLVM
   Maleki S., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P372, DOI 10.1109/PACT.2011.68
   MATLAB coder, 2016, MATLAB CODER GENERAT
   MATLAB compiler, 2016, MATLAB COMPILER BUIL
   MATLAB embedded coder, 2016, MATLAB EMBEDDED CODE
   MATLAB fi, 2016, CONSTRUCT FIXED POIN
   Prasad A, 2011, PLDI 11: PROCEEDINGS OF THE 2011 ACM CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P152
   Quinn MJ, 1998, SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING - PROCEEDINGS, P114, DOI 10.1109/HPDC.1998.709963
   Quinn MJ, 1998, FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, P81, DOI 10.1109/IPPS.1998.669894
NR 35
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 32
DI 10.1145/2996182
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800013
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Computation of Seeds for <i>LFSR-</i>Based <i>n-</i>Detection Test
   Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE LFSR-based test generation; scan circuits; test data compression;
   transition faults
ID TEST SETS; PATTERNS; SCAN
AB This article describes a new procedure that generates seeds for LFSR-based test generation when the goal is to produce an n-detection test set. The procedure does not use test cubes in order to avoid the situation where a seed does not exist for a given test cube with a given LFSR. Instead, the procedure starts from a set of seeds that produces a one-detection test set. It modifies seeds to obtain new seeds such that the tests they produce increase the numbers of detections of target faults. The modification procedure also increases the number of faults that each additional seed detects. Experimental results are presented to demonstrate the effectiveness of the procedure.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR Acevedo O., 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2012), P233, DOI 10.1109/DFT.2012.6378229
   Alampally S, 2011, IEEE VLSI TEST SYMP, P285, DOI 10.1109/VTS.2011.5783735
   [Anonymous], 2007, P IEEE INT TEST C IT
   [Anonymous], 2015, P EUR C OPT COMM VAL
   Bardell Paul H., 1987, Builtin Test for VLSI: Pseudorandom Techniques.
   Barnhart C, 2001, INT TEST CONF P, P748, DOI 10.1109/TEST.2001.966696
   Benware B, 2003, INT TEST CONF P, P1031, DOI 10.1109/TEST.2003.1271091
   BUTLER KM, 1991, ETC 91, P91
   Chandra A, 2011, ASIAN TEST SYMPOSIUM, P432, DOI 10.1109/ATS.2011.70
   Chang JTY, 1998, INT TEST CONF P, P184, DOI 10.1109/TEST.1998.743151
   Czysz D, 2011, IEEE T COMPUT AID D, V30, P1225, DOI 10.1109/TCAD.2011.2126574
   Grimaila MR, 1999, IEEE VLSI TEST SYMP, P268, DOI 10.1109/VTEST.1999.766675
   Hellebrand S., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P120, DOI 10.1109/TEST.1992.527812
   Kantipudi K. R., 2006, 19 INT C VLSI DES HE
   KONEMANN B, 1991, ETC 91, P237
   Krishna CV, 2004, ACM T DES AUTOMAT EL, V9, P500, DOI 10.1145/1027084.1027089
   Nelson JE, 2006, DES AUT CON, P1099, DOI 10.1109/DAC.2006.229404
   Pomeranz I, 2000, IEEE T COMPUT AID D, V19, P372, DOI 10.1109/43.833205
   Pomeranz I, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230810
   Pomeranz I, 2016, IEEE COMP SOC ANN, P361, DOI 10.1109/ISVLSI.2016.20
   Pomeranz I, 2015, IEEE T COMPUT AID D, V34, P2004, DOI 10.1109/TCAD.2015.2459031
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Reddy SM, 1997, IEEE T COMPUT AID D, V16, P923, DOI 10.1109/43.644620
   Sun XY, 2004, DES AUT CON, P944, DOI 10.1145/996566.996816
   Tang HX, 2005, DES AUT TEST EUROPE, P450
   Tenentes V, 2008, DES AUT TEST EUROPE, P431
   Touba NA, 2006, IEEE DES TEST COMPUT, V23, P294, DOI 10.1109/MDT.2006.105
   Venkataraman S, 2004, IEEE VLSI TEST SYMP, P23, DOI 10.1109/VTEST.2004.1299221
   Xijiang Lin, 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P83, DOI 10.1109/ATS.2012.41
NR 29
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 29
DI 10.1145/2994144
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800010
DA 2024-07-18
ER

PT J
AU He, X
   Wang, Y
   Guo, Y
   Young, EFY
AF He, Xu
   Wang, Yao
   Guo, Yang
   Young, Evangeline F. Y.
TI Ripple 2.0: Improved Movement of Cells in Routability-Driven Placement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Routability; placement; routing; VLSI; EDA
AB Routability is one of the most important problems in high-performance circuit designs. From the viewpoint of placement design, two major factors cause routing congestion: (i) interconnections between cells and (ii) connections on macro blockages. In this article, we present a routability-driven placer, Ripple 2.0, which emphasizes both kinds of routing congestion. Several techniques will be presented, including (i) cell inflation with routing path consideration, (ii) congested cluster optimization, (iii) routability-driven cell spreading, and (iv) simultaneous routing and placement for routability refinement. With the official evaluation protocol, Ripple 2.0 outperforms other published academic routability-driven placers. Compared with top results in the ICCAD 2012 contest, Ripple 2.0 achieves a better detailed routing solution obtained by a commercial router.
C1 [He, Xu] Hunan Univ, Sch Informat Sci & Technol, Changsha 410082, Hunan, Peoples R China.
   [He, Xu; Wang, Yao; Guo, Yang] Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China.
   [Young, Evangeline F. Y.] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 Hunan University; National University of Defense Technology - China;
   Chinese University of Hong Kong
RP He, X (corresponding author), Hunan Univ, Sch Informat Sci & Technol, Changsha 410082, Hunan, Peoples R China.; He, X (corresponding author), Natl Univ Def Technol, Sch Comp, Changsha, Hunan, Peoples R China.
EM dawn.hx@gmail.com; wangyaobsz@nudt.edu.cn; guoyang@nudt.edu.cn;
   fyyoung@cse.cuhk.edu.hk
FU National Natural Science Foundation of China [61402505, 61133007]
FX This work is supported by the National Natural Science Foundation of
   China, under grant 61402505 and grant 61133007.
CR [Anonymous], ASP DAC
   [Anonymous], 2012 CONT
   [Anonymous], 2005, SLIP 05
   [Anonymous], DATE
   [Anonymous], P 50 ANN DES AUT C
   [Anonymous], 2014, J SOLID STATE LIGHTI
   [Anonymous], ISDP
   Brenner U, 2003, IEEE T COMPUT AID D, V22, P387, DOI 10.1109/TCAD.2003.809662
   Chan T. R., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P212, DOI 10.1145/1123008.1123055
   Chuang YL, 2010, ICCAD-IEEE ACM INT, P663, DOI 10.1109/ICCAD.2010.5654234
   Gi-Joon Nam, 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design
   He X, 2013, MATH PROBL ENG, V2013, DOI 10.1155/2013/282168
   He X, 2013, IEEE T COMPUT AID D, V32, P1546, DOI 10.1109/TCAD.2013.2265371
   He X, 2011, ICCAD-IEEE ACM INT, P74, DOI 10.1109/ICCAD.2011.6105308
   Hou WT, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P605, DOI 10.1109/ASPDAC.2001.913375
   Hsu MK, 2012, IEEE T COMPUT AID D, V31, P1366, DOI 10.1109/TCAD.2012.2193582
   Hsu MK, 2011, ICCAD-IEEE ACM INT, P80, DOI 10.1109/ICCAD.2011.6105309
   Hu J., 2013, Design Automation Conference (DAC), P1
   Hu Jie, 2010, Proceedings of the 2010 International Conference of Information Science and Management Engineering, P35, DOI 10.1109/ISME.2010.191
   Jiang ZW, 2008, DES AUT CON, P167
   Jindal T, 2010, DES AUT CON, P603
   Kahng A.B., 2003, PROC ACM INT WORKSHO, P61
   Kahng AB, 2005, IEEE T COMPUT AID D, V24, P734, DOI 10.1109/TCAD.2005.846366
   Kim MC, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P193
   Kim MC, 2011, ICCAD-IEEE ACM INT, P67, DOI 10.1109/ICCAD.2011.6105307
   Kim MC, 2012, IEEE T COMPUT AID D, V31, P50, DOI 10.1109/TCAD.2011.2170567
   Li C, 2007, IEEE T COMPUT AID D, V26, P858, DOI 10.1109/TCAD.2006.884575
   Lin T, 2013, ICCAD-IEEE ACM INT, P357, DOI 10.1109/ICCAD.2013.6691143
   Lin Tao, 2014, P THE 51 ANN DESIGN, P1
   Liu W, 2013, ART HSE NANO SCI ENG, P1
   Liu W.-H., 2013, P 2013 ACM INT S INT, P114
   Liu WH, 2010, DES AUT CON, P200
   Lu J, 2014, J CHEMINFORMATICS, V6, DOI 10.1186/1758-2946-6-26
   Pan M, 2005, IEEE IC CAD, P48, DOI 10.1109/ICCAD.2005.1560039
   Pan M., 2006, ICCAD '06, P464
   Pan M, 2007, DES AUT CON, P59, DOI 10.1109/DAC.2007.375125
   Roy Jarrod A., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P357, DOI 10.1145/1687399.1687467
   Spindler P, 2008, IEEE T COMPUT AID D, V27, P1398, DOI 10.1109/TCAD.2008.925783
   Struzyna M, 2013, DES AUT TEST EUROPE, P1867
   Tsota Kalliopi, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P212, DOI 10.1109/ICCAD.2008.4681576
   Viswanathan N, 2012, ICCAD-IEEE ACM INT, P345
   Viswanathan N, 2012, DES AUT CON, P774
   Viswanathan N, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P141
   Wei YG, 2012, DES AUT CON, P768
   Westra J., 2004, Proc. Int. Symp. on Physical Design, P204, DOI DOI 10.1145/981066.981110
   Yang XJ, 2003, IEEE T COMPUT AID D, V22, P410, DOI 10.1109/TCAD.2003.809660
   Yutsis Vladimir., 2014, ISPD '14, P161, DOI DOI 10.1145/2560519.2565877
   Zhang YT, 2009, INT C COMP AID DES C, P344, DOI 10.1109/CADCG.2009.5246878
NR 48
TC 11
Z9 13
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 10
DI 10.1145/2925989
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300010
DA 2024-07-18
ER

PT J
AU Liu, QX
   Moreto, M
   Abella, J
   Cazorla, FJ
   Valero, M
AF Liu, Qixiao
   Moreto, Miquel
   Abella, Jaume
   Cazorla, Francisco J.
   Valero, Mateo
TI DReAM: An Approach to Estimate per-Task DRAM Energy in Multicore Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dynamic Memory; Design; Measurement; Power and Energy; Processor and
   Memory Architecture; Chip multiprocessors; modeling and simulation;
   power modeling; performance; benchmark characterization
AB Accurate per-task energy estimation in multicore systems would allow performing per-task energy-aware task scheduling and energy-aware billing in data centers, among other applications. Per-task energy estimation is challenged by the interaction between tasks in shared resources, which impacts tasks' energy consumption in uncontrolled ways. Some accurate mechanisms have been devised recently to estimate per-task energy consumed on-chip in multicores, but there is a lack of such mechanisms for DRAM memories. This article makes the case for accurate per-task DRAM energy metering in multicores, which opens new paths to energy/performance optimizations. In particular, the contributions of this article are (i) an ideal per-task energy metering model for DRAM memories; (ii) DReAM, an accurate yet low cost implementation of the ideal model (less than 5% accuracy error when 16 tasks share memory); and (iii) a comparison with standard methods (even distribution and access-count based) proving that DReAM is much more accurate than these other methods.
C1 [Liu, Qixiao; Moreto, Miquel; Abella, Jaume] Univ Politecn Cataluna, Barcelona Supercomp Ctr, E-08028 Barcelona, Spain.
   [Cazorla, Francisco J.; Valero, Mateo] BSC, E-08028 Barcelona, Spain.
   [Cazorla, Francisco J.] Univ Politecn Cataluna, E-08028 Barcelona, Spain.
   [Cazorla, Francisco J.] Spanish Natl Res Council IIIACSIC, E-08028 Barcelona, Spain.
   [Liu, Qixiao; Moreto, Miquel; Abella, Jaume; Cazorla, Francisco J.; Valero, Mateo] C Jordi Girona 29, Barcelona 08034, Spain.
C3 Universitat Politecnica de Catalunya; Universitat Politecnica de
   Catalunya
RP Liu, QX (corresponding author), Univ Politecn Cataluna, Barcelona Supercomp Ctr, E-08028 Barcelona, Spain.
EM qx.liu@siat.ac.cn; miquel.moreto@bsc.es; jaume.abella@bsc.es;
   francisco.cazorla@bsc.es; mateo.valero@bsc.es
RI Moreto, Miquel/HDM-6173-2022; Moretó, Miquel/C-1823-2016; Cazorla,
   Francisco J/D-7261-2016; Abella, Jaume/B-7422-2016; Valero,
   Mateo/L-5709-2014
OI Moreto, Miquel/0000-0002-9848-8758; Abella, Jaume/0000-0001-7951-4028;
   Valero, Mateo/0000-0003-2917-2482
FU Spanish Ministry of Science and Innovation [TIN2015-65316-P]; HiPEAC
   Network of Excellence; European Research Council under the European
   Union's 7th FP ERC [321253]; Chinese Scholarship Council [2010608015];
   Ministry of Economy and Competitiveness under Ramon y Cajal postdoctoral
   fellowship [RYC-2013-14717]; IBM [W1361154]; BSC [W1361154]; European
   Research Council (ERC) [321253] Funding Source: European Research
   Council (ERC)
FX This work has been partially supported by the Spanish Ministry of
   Science and Innovation under grant TIN2015-65316-P, the HiPEAC Network
   of Excellence, the European Research Council under the European Union's
   7th FP ERC Grant Agreement n. 321253, and by a joint study agreement
   between IBM and BSC (number W1361154). Qixiao Liu has also been funded
   by the Chinese Scholarship Council under grant 2010608015. Jaume Abella
   has been partially supported by the Ministry of Economy and
   Competitiveness under Ramon y Cajal postdoctoral fellowship number
   RYC-2013-14717.
CR Aggarwal Nidhi, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P317, DOI 10.1109/HPCA.2008.4658649
   [Anonymous], 2000, SER EW
   [Anonymous], 2009, HP LAB
   [Anonymous], 2009, UPCDACRRCAP200915
   [Anonymous], 2010, P USENIX ANN TECH C
   [Anonymous], 2011, P USENIX ANN TECH C
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   Beloglazov A, 2011, ADV COMPUT, V82, P47, DOI 10.1016/B978-0-12-385512-1.00003-7
   Bertran R, 2012, FUTURE GENER COMP SY, V28, P457, DOI 10.1016/j.future.2011.03.007
   Bircher WL, 2007, INT SYM PERFORM ANAL, P158, DOI 10.1109/ISPASS.2007.363746
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Chung YF, 2011, INT C PAR DISTRIB SY, P372, DOI 10.1109/ICPADS.2011.28
   David Howard, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P189, DOI 10.1145/1840845.1840883
   David H., 2011, Proceedings of the 8th International Conference on Autonomic Computing, ICAC 2011, Karlsruhe, Germany, June 14-18, 2011, P31
   DENG QY, 2011, ASPL 16 16 INT C, P225, DOI DOI 10.1145/1950365.1950392
   Gonzalez J, 2011, IEEE MICRO, V31, P32, DOI 10.1109/MM.2011.58
   Hamilton J, 2009, CONF PROC INT SYMP C, P232, DOI 10.1145/1555815.1555756
   Henning J. L., 2006, SIGARCH COMPUT ARCHI, V34, P1, DOI [DOI 10.1145/1186736.1186737, 10.1145/1186736.1186737]
   Intel Corp, 2012, INT 64 IA 32 ARCH SO
   Intel Corporation, 2012, INT XEON PROC E5 260
   Jaleel A., 2007, Technical Report
   JEDEC Solid State Technology Association, 2012, JEDEC DDR3 SDRAM STA
   Jiménez V, 2011, IEEE MICRO, V31, P60, DOI 10.1109/MM.2011.35
   Juang TB, 2008, IEEE INT SYMP CIRC S, P3358
   Kansal A., 2010, 1 ACM S CLOUD COMP, P39
   Kestor G, 2013, I S WORKL CHAR PROC, P56, DOI 10.1109/IISWC.2013.6704670
   Liu QX, 2014, IEEE COMPUT ARCHIT L, V13, P85, DOI 10.1109/L-CA.2013.24
   Liu QX, 2014, LECT NOTES COMPUT SC, V8632, P111, DOI 10.1007/978-3-319-09873-9_10
   Liu QX, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2555289.2555291
   Michalakes J, 2005, Use of High Performance Computing in Meteorology, P156, DOI 10.1142/9789812701831_0012
   Micron, 2007, TN4101DDR3POWER MICR
   Nesbit KJ, 2008, IEEE MICRO, V28, P6, DOI 10.1109/MM.2008.43
   Nokia, 2012, EN PROF
   Pathak A, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P153
   Phansalkar A, 2007, CONF PROC INT SYMP C, P412, DOI 10.1145/1273440.1250713
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   SANTORO MR, 1989, IEEE J SOLID-ST CIRC, V24, P487, DOI 10.1109/4.18614
   Shen K, 2013, ACM SIGPLAN NOTICES, V48, P65, DOI 10.1145/2499368.2451124
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Tullsen DM, 1995, ISCA 95 P 22 ANN INT, P533
   Vogelsang T., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P363, DOI 10.1109/MICRO.2010.42
   Weste N., 1988, PRINCIPLES CMOS VLSI
NR 42
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 16
DI 10.1145/2939370
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300016
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Won, JY
   Gratz, PV
   Shakkottai, S
   Hu, J
AF Won, Jae-Yeon
   Gratz, Paul V.
   Shakkottai, Srinivas
   Hu, Jiang
TI Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP
   Cores, Uncore, and Memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Chip multi-processor; dynamic voltage frequency scaling; power
   management; cores; memory; resource sharing; coordination
ID ON-CHIP; MANAGEMENT; PERFORMANCE; POWER
AB With the breakdown of Dennard's scaling over the past decade, performance growth of modern microprocessor design has largely relied on scaling core count in chip multiprocessors (CMPs). The challenge of chip power density, however, remains and demands new power management solutions. This work investigates a coordinated CMP systemwide Dynamic Voltage and Frequency Scaling (DVFS) policy centered around shared resource utilization. This approach represents a new angle on the problem, differing from the conventional core-workload-driven approaches. The key component of our work is per-core DVFS leveraging a technique similar to TCP Vegas congestion control from networking. This TCP Vegas-based DVFS can potentially identify the synergy between power reduction and performance improvement. Further, this work includes uncore (on-chip interconnect and shared last level cache) and main memory DVFS policies coordinated with the per-core DVFS policy. Full system simulations on PARSEC benchmarks show that our technique reduces total energy dissipation by over 47% across all benchmarks with less than 2.3% performance degradation. Our work also leads to 12% more energy savings compared to a prior work CMP DVFS policy.
C1 [Won, Jae-Yeon; Gratz, Paul V.; Shakkottai, Srinivas; Hu, Jiang] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Won, JY (corresponding author), Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
EM jaeyeon9@tamu.edu; pgratz@tamu.edu; sshakkot@tamu.edu; jianghu@tamu.edu
OI Gratz, Paul/0000-0001-7120-7189
FU AFOSR [FA9550-13-1-0008]; NSF [CNS-1149458]; Intel Corporation
FX This work was funded in part by the grants AFOSR FA9550-13-1-0008, NSF
   CNS-1149458 and Intel Corporation.
CR [Anonymous], IEEE T COMPUT AIDED
   Bhattacharjee A, 2009, CONF PROC INT SYMP C, P290, DOI 10.1145/1555815.1555792
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   BRAKMO LS, 1995, IEEE J SEL AREA COMM, V13, P1465, DOI 10.1109/49.464716
   Chang K. K. - W., 2012, P IEEE INT S COMP AR, P24
   Chen X, 2013, DES AUT CON
   Clidaras J., 2009, SYNTHESIS LECT COMPU
   Deng Q., 2012, P IEEE ACM INT S MIC, P143
   DENG QY, 2011, ASPL 16 16 INT C, P225, DOI DOI 10.1145/1950365.1950392
   DENNARD RH, 1974, IEEE J SOLID-ST CIRC, VSC 9, P256, DOI 10.1109/JSSC.1974.1050511
   Dhiman G, 2009, IEEE T COMPUT AID D, V28, P676, DOI 10.1109/TCAD.2009.2015740
   Ebrahimi E, 2010, ASPLOS XV: FIFTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P335
   Eyerman S, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/1952998.1952999
   Grot Boris, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P268, DOI 10.1145/1669112.1669149
   Gunther S., 2010, INTEL TECHNOL J, V14, P3
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   Iqbal MF, 2012, PROCEEDINGS OF THE EIGHTH ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS'12), P123
   Isci C, 2006, INT SYMP MICROARCH, P347
   Iyer R., 2004, Proc. 18th Annual Int'l Conf. Supercomputing, P257
   Juan D.-C., 2012, Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and De- sign, P97
   Juang P, 2005, ISLPED '05: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, P127, DOI 10.1109/LPE.2005.195501
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Kim W, 2008, INT S HIGH PERF COMP, P115
   Kowaliski Cyril., 2008, Gelsinger reveals details of nehalem, larrabee, dunnington
   Kumar Rajesh, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P58, DOI 10.1109/ISSCC.2009.4977306
   Lee JW, 2008, CONF PROC INT SYMP C, P89, DOI 10.1109/ISCA.2008.31
   Lee M. M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P509, DOI 10.1109/MICRO.2010.18
   Lefurgy CR, 2013, IEEE MICRO, V33, P35, DOI 10.1109/MM.2013.52
   Li B, 2011, J PARALLEL DISTR COM, V71, P700, DOI 10.1016/j.jpdc.2010.10.013
   Liang G, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P649
   Low SH, 2002, J ACM, V49, P207, DOI 10.1145/506147.506152
   Martínez JF, 2009, IEEE MICRO, V29, P8, DOI 10.1109/MM.2009.77
   Michaud P., 2013, IEEE COMPUT ARCH LET, V12, P2
   Micron, 2007, CALC MEM SYST POW DD
   Muralimanohar N, 2009, Technical Report
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   Nesbit KJ, 2006, INT SYMP MICROARCH, P208
   Nesbit KJ, 2007, CONF PROC INT SYMP C, P57, DOI 10.1145/1273440.1250671
   Ogras UY, 2008, DES AUT CON, P614
   Semeraro G, 2002, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2002.1176263
   SHAKKOTTAI S, 2007, FDN TRENDS NETWORKIN
   Shen H, 2014, CLIMACTERIC, V17, P319, DOI 10.3109/13697137.2013.856401
   Spiliopoulos Vasileios, 2011, Proceedings of the 2011 International Green Computing Conference and Workshops, IGCC'11, P1, DOI [10.1109/IGCC.2011.6008552, DOI 10.1109/IGCC.2011.6008552]
   Suyi Li, 2009, 2009 WRI World Congress on Computer Science and Information Engineering, CSIE, P469, DOI 10.1109/CSIE.2009.999
   Won J. - Y., 2014, P IEEE INT S HIGH PE
   Won JY, 2015, I SYMPOS LOW POWER E, P255, DOI 10.1109/ISLPED.2015.7273523
   Wu Q, 2004, ACM SIGPLAN NOTICES, V39, P248, DOI 10.1145/1037187.1024423
   Xi Chen, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P43, DOI 10.1109/NOCS.2012.12
   Zhai B, 2004, DES AUT CON, P868, DOI 10.1145/996566.996798
NR 49
TC 2
Z9 2
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 69
DI 10.1145/2897394
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500015
DA 2024-07-18
ER

PT J
AU Huang, X
   Guo, WZ
   Liu, GG
   Chen, GL
AF Huang, Xing
   Guo, Wenzhong
   Liu, Genggeng
   Chen, Guolong
TI FH-OAOS: A Fast Four-Step Heuristic for Obstacle-Avoiding Octilinear
   Steiner Tree Construction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Octilinear architecture; VLSI design; router; Steiner tree; obstacle
ID ALGORITHM; FLUTE
AB With the sharp increase of very large-scale integrated (VLSI) circuit density, we are faced with many knotty issues. Particularly in the routing phase of VLSI physical design, the interconnection effects directly relate to the final performance of circuits. However, the optimization capability of traditional rectilinear architecture is limited; thus, both academia and industry have been devoted to nonrectilinear architecture in recent years, especially octilinear architecture, which is the most promising because it can greatly improve the performance of modern chips. In this article, we design FH-OAOS, an obstacle-avoiding algorithm in octilinear architecture, by constructing an obstacle-avoiding the octilinear Steiner minimal tree (OAOSMT). Our approach first constructs an obstacle-free Euclidean minimal spanning tree (OFEMST) on the given pins based on Delaunay triangulation (DT). Then, two lookup tables about OFEMST's edge are generated, which can be seen as the information center of FH-OAOS and can provide information support for algorithm operation. Next, an efficient obstacle-avoiding strategy is proposed to convert the OFEMST into an obstacle-avoiding octilinear Steiner tree (OAOST). Finally, the generated OAOST is refined to construct the final OAOSMT by applying three effective strategies. Experimental results on various benchmarks show that FH-OAOS achieves 66.39 times speedup on average, while the average wirelength of the final OAOSMT is only 0.36% larger than the best existing solution.
C1 [Huang, Xing; Guo, Wenzhong; Liu, Genggeng; Chen, Guolong] Fuzhou Univ, Coll Math & Comp Sci, Fuzhou 350116, Fujian, Peoples R China.
   [Huang, Xing; Guo, Wenzhong; Liu, Genggeng; Chen, Guolong] Key Lab Network Comp & Intelligent Informat Proc, Fuzhou 350116, Fujian, Peoples R China.
C3 Fuzhou University
RP Guo, WZ (corresponding author), Fuzhou Univ, Coll Math & Comp Sci, Fuzhou 350116, Fujian, Peoples R China.; Guo, WZ (corresponding author), Key Lab Network Comp & Intelligent Informat Proc, Fuzhou 350116, Fujian, Peoples R China.
EM fzu_hx@163.com; fzugwz@163.com; liu_genggeng@126.com; fzucgl@163.com
RI Liu, Genggeng/AAB-6690-2020
FU National Basic Research Program of China [2011CB808000]; National
   Natural Science Foundation of China [11271002, 11501114]; Fujian
   Province High School Science Fund for Distinguished Young Scholars
   [JA12016]; Fujian Natural Science Funds for Distinguished Young Scholars
   [2014J06017]; Program for New Century Excellent Talents in Fujian
   Province University [JA13021]; development foundation of the Education
   Committee of Fujian Province [JA13356]
FX This work was supported in part by the National Basic Research Program
   of China under Grant 2011CB808000, the National Natural Science
   Foundation of China under Grant 11271002 and Grant 11501114, the Fujian
   Province High School Science Fund for Distinguished Young Scholars under
   Grant JA12016, the Fujian Natural Science Funds for Distinguished Young
   Scholars under Grant 2014J06017, the Program for New Century Excellent
   Talents in Fujian Province University under Grant JA13021, and the
   development foundation of the Education Committee of Fujian Province
   under Grant JA13356.
CR Ajwani G, 2011, IEEE T COMPUT AID D, V30, P194, DOI 10.1109/TCAD.2010.2096571
   Arora T, 2009, 2009 IEEE SWARM INTELLIGENCE SYMPOSIUM, P137, DOI 10.1109/SIS.2009.4937856
   BORAH M, 1994, IEEE T COMPUT AID D, V13, P1563, DOI 10.1109/43.331412
   Chow WK, 2014, INTEGRATION, V47, P105, DOI 10.1016/j.vlsi.2013.08.001
   Chu C, 2008, IEEE T COMPUT AID D, V27, P70, DOI 10.1109/TCAD.2007.907068
   Cinel S, 2008, IEEE T COMPUT AID D, V27, P2083, DOI 10.1109/TCAD.2008.2006085
   Coulston C. S., 2003, P GREAT LAK S VLSI G, P597
   De M. B., 2000, COMPUTATIONAL GEOMET
   FORTUNE S, 1987, ALGORITHMICA, V2, P153, DOI 10.1007/BF01840357
   Ganley J. L., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P512, DOI 10.1145/238997.239033
   GAREY MR, 1977, SIAM J APPL MATH, V32, P826, DOI 10.1137/0132071
   HANAN M, 1966, SIAM J APPL MATH, V14, P255, DOI 10.1137/0114025
   Hashimotao A., 1988, P 8 ACM IEEE DES AUT, P35
   HO JM, 1989, ACM IEEE D, P161, DOI 10.1145/74382.74410
   Ho T. Y., 2005, P 42 ANN DES AUT C A, P28
   Ho TY, 2007, ANALOG CIRC SIG PROC, P1, DOI 10.1007/978-1-4020-6195-0
   Hong Xianlong, 2003, Chinese Journal of Semiconductors, V24, P225
   Hu J, 2001, INTEGRATION, V31, P1, DOI 10.1016/S0167-9260(01)00020-7
   Huang HH, 2009, ELE COM ENG, P31
   Huang T, 2011, DES AUT CON, P164
   Huang T, 2011, IEEE T COMPUT AID D, V30, P718, DOI 10.1109/TCAD.2010.2098930
   Huang T, 2010, ICCAD-IEEE ACM INT, P610, DOI 10.1109/ICCAD.2010.5654220
   Huang X, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699862
   Jing TT, 2007, IEEE T COMPUT AID D, V26, P2073, DOI 10.1109/TCAD.2007.896291
   Kahng AB, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P827, DOI 10.1109/ASPDAC.2003.1195132
   Koh C.-K., 2000, Proc. Great Lakes Symposium on VLSI, P47
   Koren I, 2000, IEEE T COMPUT, V49, P532, DOI 10.1109/12.862213
   Lin CW, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P127
   Liu CH, 2009, DES AUT CON, P314
   Liu CH, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529267
   Liu GG, 2015, SOFT COMPUT, V19, P1153, DOI 10.1007/s00500-014-1329-2
   Long J, 2008, IEEE T COMPUT AID D, V27, P2169, DOI 10.1109/TCAD.2008.2006098
   Schmiedle F, 2003, IEEE T COMPUT, V52, P815, DOI 10.1109/TC.2003.1204836
   Teig S., 2000, P INT WORKSH SYST LE, P33
   TONG CC, 1995, IEEE T COMPUT, V44, P106
   Warme DM, 2000, COMB OPT (SER), V6, P81
   WU YF, 1987, IEEE T COMPUT, V36, P321, DOI 10.1109/TC.1987.1676904
   Yan JT, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1344418.1344422
   Zhou H, 2004, IEEE T COMPUT AID D, V23, P704, DOI 10.1109/TCAD.2004.826557
   Zhu Q, 2005, IEEE T COMPUT AID D, V24, P1066, DOI 10.1109/TCAD.2005.850862
NR 40
TC 46
Z9 48
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 48
DI 10.1145/2856033
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000013
DA 2024-07-18
ER

PT J
AU Kim, S
   Kang, S
   Shin, Y
AF Kim, Sangmin
   Kang, Seokhyeong
   Shin, Youngsoo
TI Synthesis of Dual-Mode Circuits Through Library Design, Gate Sizing, and
   Clock-Tree Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Clock-tree optimization; dual-mode circuit; gate sizing; near-threshold
   voltage; timing optimization
AB A dual-mode circuit is a circuit that has two operating modes: a default high-performance mode at nominal voltage and a secondary low-performance near-threshold voltage (NTV) mode. A key problem that we address is to maximize NTV mode clock frequency. Some cells that are particularly slow in NTV mode are optimized through transistor sizing and stack removal; static noise margin of each gate is extracted and appended in a library so that function failures can be checked and removed during synthesis. A new gate-sizing algorithm is proposed that takes account of timing slacks at both modes. A new sensitivity measure is introduced for this purpose; binary search is then applied to find the maximum NTV mode frequency. Clock-tree synthesis is reformulated to minimize clock skew at both modes. This is motivated by the fact that the proportion of load-dependent delay along clock paths, as well as clock-path delays themselves, should be made equal. Experiments on some test circuits indicate that NTV mode clock period is reduced by 24%, on average; clock skew at NTV decreases by 13%, on average; and NTV mode energy-delay product is reduced by 20%, on average.
C1 [Kim, Sangmin; Shin, Youngsoo] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 305701, South Korea.
   [Kang, Seokhyeong] UNIST, Sch Elect & Comp Engn, Ulsan 689798, South Korea.
C3 Korea Advanced Institute of Science & Technology (KAIST); Ulsan National
   Institute of Science & Technology (UNIST)
RP Kim, S (corresponding author), Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 305701, South Korea.
EM sangminkim@kaist.ac.kr; shkang@unist.ac.kr; youngsoo@ee.kaist.ac.kr
RI Shin, Youngsoo/C-1621-2011
OI Kwon, Ahreum/0000-0002-9692-2135; JUNG, MO KYUNG/0000-0001-5904-4946;
   Chae, Hyun Wook/0000-0001-5016-8539; Kim, Ho-Seong/0000-0003-1135-099X
FU National Research Foundation of Korea (NRF) grant - Korean government
   (MSIP) [2015R1A2A2A01008037]; Research Fund of UNIST (Ulsan National
   Institute of Science Technology) [1.150121.01]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korean government (MSIP) (No.
   2015R1A2A2A01008037). This work was also supported by the 2015 Research
   Fund (No. 1.150121.01) of UNIST (Ulsan National Institute of Science &
   Technology).
CR [Anonymous], DES COMP US GUID
   [Anonymous], 2015, GUR OPT REF MAN
   [Anonymous], ABC SYST SEQ SYNTH V
   [Anonymous], FUNDAMENTALS LOGIC D
   [Anonymous], IC COMP US GUID
   Deokar R., 2015, CISC VIS NETW IND GL
   Gupta P, 2010, DES AUT CON, P597
   Ickes N, 2012, IEEE J SOLID-ST CIRC, V47, P35, DOI 10.1109/JSSC.2011.2169689
   Jain S., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P66, DOI 10.1109/ISSCC.2012.6176932
   Karlsson Andreas, 2012, IEEE SUBTHRESHOLD MI
   Kaul H, 2012, DES AUT CON, P1149
   Liu B, 2012, DES AUT CON, P962
   Manuzzato A, 2013, INT WORKS POW TIM, P251, DOI 10.1109/PATMOS.2013.6662184
   Martin O., 1991, Complex Systems, V5, P299
   Mentor Graphics, 2013, CISC VIS NETW IND GL
   Nose K, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P228, DOI 10.1109/LPE.2000.876790
   Paul BC, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P96, DOI 10.1145/1013235.1013266
   Pu Y., 2014, P DES AUT TEST EUR C
   Sangwon Seo, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P79
   SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
   Su YS, 2010, IEEE T COMPUT AID D, V29, P1921, DOI 10.1109/TCAD.2010.2061654
   Synopsys, 2013, CUSTOMSIM US GUID
NR 22
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 51
DI 10.6065/apem.2016.21.1.51
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000016
PM 27104181
OA Green Submitted, gold, Green Published
DA 2024-07-18
ER

PT J
AU Huang, SH
   Yeh, HH
   Nieh, YT
AF Huang, Shih-Hsu
   Yeh, Hua-Hsin
   Nieh, Yow-Tyng
TI Clock Period Minimization with Minimum Leakage Power
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Clock period minimization; clock skew scheduling;
   hold constraint; leakage power; low power; short-path delay; sequential
   timing optimization
ID ALGORITHM; TIME
AB In the design of nonzero clock skew circuits, an increase of the short-path delay may improve circuit speed or reduce leakage power. However, the impact of increasing the short-path delay on the trade-off between circuit speed and leakage power has not been well studied. An analysis of previous works shows that they can be classified into two independent groups. One group uses extra buffers to increase the short-path delay for achieving the lower bound of the clock period; however, this group has a large overhead of leakage power. The other group uses the combination of threshold voltage assignment and gate sizing (TVA/GS) to increase the short-path delay as possible for reducing leakage power; however, this group often does not work with the lower bound of the clock period. Accordingly, this article considers the simultaneous application of buffer insertion and TVA/GS during clock skew scheduling. Our objective is to minimize the leakage power for working with the lower bound of the clock period. To the best of our knowledge, our approach is the first leakage-power-aware clock skew scheduling that guarantees working with the lower bound of the clock period. Benchmark data consistently show that our approach achieves good results in terms of both the circuit speed and the leakage power.
C1 [Huang, Shih-Hsu; Yeh, Hua-Hsin] Chung Yuan Christian Univ, Dept Elect Engn, Chungli 32023, Taiwan.
   [Nieh, Yow-Tyng] Ind Technol Res Inst, Informat & Commun Res Labs, Hsinchu 31040, Taiwan.
C3 Chung Yuan Christian University; Industrial Technology Research
   Institute - Taiwan
RP Huang, SH (corresponding author), Chung Yuan Christian Univ, Dept Elect Engn, Chungli 32023, Taiwan.
EM shhuang@cycu.edu.tw
FU Ministry of Science and Technology of Taiwan, R.O.C.
   [99-2221-E-033-061-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology of Taiwan, R.O.C., under grant number 99-2221-E-033-061-MY3.
CR Deokar R. B., 1994, 1994 IEEE International Symposium on Circuits and Systems (Cat. No.94CH3435-5), P407, DOI 10.1109/ISCAS.1994.408825
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Huang SH, 2006, IEEE T COMPUT AID D, V25, P961, DOI 10.1109/TCAD.2005.855923
   Huang SH, 2011, J INF SCI ENG, V27, P1513
   Jeong K, 2009, INT SYM QUAL ELECT, P127, DOI 10.1109/ISQED.2009.4810282
   Kahng AB, 2013, ICCAD-IEEE ACM INT, P450, DOI 10.1109/ICCAD.2013.6691156
   KARMARKAR N, 1984, COMBINATORICA, V4, P373, DOI 10.1007/BF02579150
   Ketkar M, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P375, DOI 10.1109/ICCAD.2002.1167561
   Li Li, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P515, DOI 10.1109/ASPDAC.2011.5722244
   LI WN, 1994, IEEE T COMPUT AID D, V13, P1045, DOI 10.1109/43.298040
   Lin C. H., 2014, ACM J EMERG TECH COM, V11, P1
   Liu YF, 2010, IEEE T COMPUT AID D, V29, P223, DOI 10.1109/TCAD.2009.2035575
   Maheshwari N., 1999, Timing Analysis and Optimization of Sequential Circuits
   Ni M, 2008, DES AUT CON, P610
   Ozdal M.M., 2013, International Symposium on Physical Design, P168
   PAPAEFTHYMIOU MC, 1994, MATH SYST THEORY, V27, P65, DOI 10.1007/BF01187093
   Rahman M, 2012, DES AUT TEST EUROPE, P99
   Shah S, 2005, IEEE IC CAD, P705
   SHENOY NV, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P156, DOI 10.1109/ICCAD.1993.580048
   Taskin B, 2006, IEEE T COMPUT AID D, V25, P651, DOI 10.1109/TCAD.2006.870072
   Tie M, 2010, DES AUT TEST EUROPE, P520
   Tu WP, 2013, DES AUT TEST EUROPE, P1831
   Yeh H. H., 2014, P IEEE DES AUT TEST, P1
NR 23
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 9
DI 10.1145/2778954
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700009
DA 2024-07-18
ER

PT J
AU Potluri, S
   Trinadh, AS
   Babu, S
   Kamakoti, CHV
   Chandrachoodan, N
AF Potluri, Seetal
   Trinadh, A. Satya
   Babu, Sobhan
   Kamakoti, V. C. H.
   Chandrachoodan, Nitin
TI DFT Assisted Techniques for Peak Launch-to-Capture Power Reduction
   during Launch-On-Shift At-Speed Testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Reliability; Digital systems testing; peak
   launch-to-capture switching activity; scan flip-flop; C-element;
   X-filling; critical path matching
ID SCAN; GENERATION
AB Scan-based testing is crucial to ensuring correct functioning of chips. In this scheme, the scan and capture phases are interleaved. It is well known that for large designs, excessive switching activity during the launch-to-capture window leads to high voltage droop on the power grid, ultimately resulting in false delay failures during at-speed test. This article proposes a new design-for-testability (DFT) scheme for launch-on-shift (LOS) testing, which ensures that the combinational logic remains undisturbed between the interleaved capture phases, providing computer-aided-design (CAD) tools with extra search space for minimizing launch-to-capture switching activity through test pattern ordering (TPO). We further propose a new TPO algorithm that keeps track of the don't cares during the ordering process, so that the don't care filling step after the ordering process yields a better reduction in launch-to-capture switching activity compared to any other technique in the literature. The proposed DFT-assisted technique, when applied to circuits in ITC99 benchmark suite, produces an average reduction of 17.68% in peak launch-to-capture switching activity (CSA) compared to the best known lowpower TPO technique. Even for circuits whose test cubes are not rich in don't care bits, the proposed technique produces an average reduction of 15% in peak CSA, while for the circuits with test cubes rich in don't care bits (>= 75%), the average reduction is 24%. The proposed technique also reduces the average power dissipation (considering both scan cells and combinational logic) during the scan phase by about 43.5% on an average, compared to the adjacent filling technique.
C1 [Potluri, Seetal; Chandrachoodan, Nitin] Indian Inst Technol Madras, Dept Elect Engn, Madras, Tamil Nadu, India.
   [Kamakoti, V. C. H.] Indian Inst Technol Madras, Dept Comp Sci & Engn, Madras, Tamil Nadu, India.
   [Trinadh, A. Satya; Babu, Sobhan] Indian Inst Technol Hyderabad, Dept Comp Sci & Engn, Hyderabad, Andhra Pradesh, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Madras; Indian Institute
   of Technology System (IIT System); Indian Institute of Technology (IIT)
   - Hyderabad
RP Potluri, S (corresponding author), Indian Inst Technol Madras, Dept Elect Engn, Madras, Tamil Nadu, India.
EM potluri6@gmail.com
RI Chandrachoodan, Nitin/ABG-6714-2021; Potluri, Seetal/IXW-8316-2023;
   Potluri, Seetal/AAV-6872-2020
OI Chandrachoodan, Nitin/0000-0002-9258-7317; Potluri,
   Seetal/0000-0002-4054-7743; Potluri, Seetal/0000-0002-4054-7743
CR Abramovici M., 1983, ACM IEEE 20th Design Automation Conference Proceedings, P214, DOI 10.1109/DAC.1983.1585651
   [Anonymous], IEEE INT C REHABIL R
   [Anonymous], 2007, 2007 IEEE INT TEST C
   Bhunia S, 2005, DES AUT TEST EUROPE, P1136, DOI 10.1109/DATE.2005.27
   Dervisoglu B. I., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P365, DOI 10.1109/TEST.1991.519696
   Devanathan VR, 2007, IEEE VLSI TEST SYMP, P167, DOI 10.1109/VTS.2007.34
   Ganesan S., 2008, P INT TEST SYNTH WOR
   Girard P., 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), P296, DOI 10.1109/ISCAS.1998.706917
   Girard P, 2002, IEEE DES TEST COMPUT, V19, P82, DOI 10.1109/MDT.2002.1003802
   Glover C. T., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P90, DOI 10.1109/DAC.1988.14740
   Kavousianos X, 2004, IEEE COMP SOC ANN, P285, DOI 10.1109/ISVLSI.2004.1339559
   Kurian G, 2009, J LOW POWER ELECTRON, V5, P58, DOI 10.1166/jolpe.2009.1001
   LaRusic J, 2012, J HEURISTICS, V18, P473, DOI 10.1007/s10732-012-9194-6
   Lin XJ, 2001, INT TEST CONF P, P1088, DOI 10.1109/TEST.2001.966735
   Liu X., 2004, THESIS VIRGINIA POLY
   Mishra A, 2010, ASIAN TEST SYMPOSIUM, P367, DOI 10.1109/ATS.2010.69
   Najeeb K, 2007, I CONF VLSI DESIGN, P407, DOI 10.1109/VLSID.2007.55
   Pant P., 2010, P ITC, P1
   Pant S., 2008, THESIS U MICHIGAN
   Pei S, 2010, DES AUT TEST EUROPE, P1353
   Potluri Seetal, 2013, PROC EUR TEST SYMP
   Reddy L. N., 1992, Proceedings. Euro ASIC '92 (Cat. No.92TH0442-4), P189, DOI 10.1109/EUASIC.1992.228026
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   SCHULZ MH, 1988, IEEE T COMPUT AID D, V7, P126, DOI 10.1109/43.3140
   Sparso J, 2001, PRINCIPLES OF ASYNCHRONOUS CIRCUIT DESIGN: A SYSTEMS PERSPECTIVE, P3
   Xu Gefu, 2007, THESIS AUBURN U
NR 26
TC 6
Z9 6
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 14
DI 10.1145/2790297
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700013
DA 2024-07-18
ER

PT J
AU Delshadtehrani, L
   Farbeh, H
   Miremadi, SG
AF Delshadtehrani, Leila
   Farbeh, Hamed
   Miremadi, Seyed Ghassem
TI In-Scratchpad Memory Replication: Protecting Scratchpad Memories in
   Multicore Embedded Systems against Soft Errors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Performance; Design; Scratchpad memory; multicore embedded
   system; soft errors
ID MULTIMEDIA; REDUCTION; BENCHMARK
AB Scratchpad memories (SPMs) are widely employed in multicore embedded processors. Reliability is one of the major constraints in the embedded processor design, which is threatened with the increasing susceptibility of memory cells to multiple-bit upsets (MBUs) due to continuous technology down-scaling. This article proposes a low-cost and efficient data replication mechanism, called In-Scratchpad Memory Replication (ISMR), to correct MBUs in SPMs of multicore embedded processors. The main feature of ISMR is a smart controller, called Replication Management Unit (RMU), which is responsible for dynamically analyzing the activity of the SPM blocks at runtime and efficiently replicating the vulnerable SPM blocks into currently inactive SPM blocks. RMU exploits a 2-bit tag for each SPM block, where the value of each tag is determined by RMU according to the SPM access pattern. Accordingly, the proposed mechanism guarantees the replication of all vulnerable SPM blocks to provide error correction without decreasing the SPM utilization. To detect errors in SPM blocks, ISMR uses a 2-bit interleaved-parity code. As compared with the previous E-RAID 1 mechanism, the simulation results illustrate that for an 8-core embedded processor, the ISMR mechanism experiences 81% less energy consumption overhead and 48% less performance overhead.
C1 [Delshadtehrani, Leila; Farbeh, Hamed; Miremadi, Seyed Ghassem] Sharif Univ Technol, Dept Comp Engn, Tehran 1136511155, Iran.
C3 Sharif University of Technology
RP Delshadtehrani, L (corresponding author), Sharif Univ Technol, Dept Comp Engn, Tehran 1136511155, Iran.
EM delshad@ce.sharif.edu; farbeh@mehr.sharif.edu; miremadi@sharif.edu
RI Farbeh, Hamed/F-7740-2018
OI Farbeh, Hamed/0000-0002-4204-9131
CR Agarwal A, 2006, IEEE MICRO, V26, P68, DOI 10.1109/MM.2006.39
   [Anonymous], 2009, HP LAB
   [Anonymous], P INT REL PHYS S IRP
   Maestro JA, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003705
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Bathen L. A. D., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P79
   Bathen LAD, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2533316
   Bathen LAD, 2012, DES AUT TEST EUROPE, P284
   Bathen LAD, 2008, EMB SYST REAL TIME M, P89, DOI 10.1109/ESTMED.2008.4697003
   Cho DS, 2009, IEEE T COMPUT AID D, V28, P554, DOI 10.1109/TCAD.2009.2014002
   Damavandpeyma M, 2010, PR IEEE COMP DESIGN, P118, DOI 10.1109/ICCD.2010.5647616
   Eles Petru., 2008, Proceedings of the conference on Design, automation and test in Europe, P1117
   Farbeh H., 2014, P C DES AUT TEST EUR, P164
   Farbeh H, 2012, 2012 NINTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2012), P218, DOI 10.1109/EDCC.2012.13
   Fazeli M., 2011, PROC DESIGN AUTOMATI, P1, DOI DOI 10.1109/DATE.2011.5763020
   Ferreira C., 2011, Physiological changes induced by the quaternary ammonium compound benzyldimethyldodecylammonium chloride on Pseudomonas fluorescens, P1
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hara Y, 2008, IEEE INT SYMP CIRC S, P1192
   Hyman R, 2009, IEEE INT SYMP CIRC S, P2217, DOI 10.1109/ISCAS.2009.5118238
   Iqbal SMZ, 2010, IEEE COMP ARCHIT L, V9, P45, DOI 10.1109/L-CA.2010.14
   Jeyapaul R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2505012
   Kandemir M, 2002, DES AUT CON, P219, DOI 10.1109/DAC.2002.1012623
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee I., 2008, HDB REAL TIME EMBEDD
   Li F, 2005, IEEE IC CAD, P1002, DOI 10.1109/ICCAD.2005.1560208
   Lokuciejewski P, 2011, EMBED SYST, P1, DOI 10.1007/978-90-481-9929-7
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Meng Wang, 2009, 2009 IEEE 6th International Conference on Mobile Adhoc and Sensor Systems. MASS 2009, P825, DOI 10.1109/MOBHOC.2009.5336913
   Monazzah A.M. H., 2013, DEPENDABLE SYSTEMS N, P1
   Panda PR, 2000, ACM T DES AUTOMAT EL, V5, P682, DOI 10.1145/348019.348570
   Papagiannopoulou D, 2013, INT SYM QUAL ELECT, P60, DOI 10.1109/ISQED.2013.6523591
   Pop P, 2009, IEEE T VLSI SYST, V17, P389, DOI 10.1109/TVLSI.2008.2003166
   Sabry MM, 2012, DES AUT TEST EUROPE, P1110
   Sabry MM, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2584667
   Sayadi H, 2014, INT SYM DEFEC FAU TO, P228, DOI 10.1109/DFT.2014.6962091
   Suh Jinho, 2012, P INT S HIGH PERFORM, P1, DOI [10.1109/HPCA.2012.6168940, DOI 10.1109/HPCA.2012.6168940]
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Wei Zhang, 2010, International Journal of High Performance Systems Architecture, V2, P229, DOI 10.1504/IJHPSA.2010.034543
   Zhang W, 2003, 2003 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P291
NR 39
TC 6
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 61
DI 10.1145/2770874
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900015
DA 2024-07-18
ER

PT J
AU Kim, LW
   Lee, DU
   Villasenor, J
AF Kim, Lok-Won
   Lee, Dong-U
   Villasenor, John
TI Automated Iterative Pipelining for ASIC Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Timing error resolution; design area optimization; ASIC designs;
   pipelining; pipelined hardware architecture
AB We describe an automated pipelining approach for optimally balanced pipeline implementation that achieves low area cost as well as meeting timing requirements. Most previous automatic pipelining methods have focused on Instruction Set Architecture (ISA)-based designs and the main goal of such methods generally has been maximizing performance as measured in terms of instructions per clock (IPC). By contrast, we focus on datapath-oriented designs (e.g., DSP filters for image or communication processing applications) in ASIC design flows. The goal of the proposed pipelining approach is to find the optimally pipelined design that not only meets the user-specified target clock frequency, but also seeks to minimize area cost of a given design. Unlike most previous approaches, the proposed methods incorporate the use of accurate area and timing information (iteratively achieved by synthesizing every interim pipelined design) to achieve higher accuracy during design exploration. When compared with exhaustive design exploration that considers all possible pipeline patterns, the two heuristic pipelining methods presented here involve only a small area penalty (typically under 5%) while offering dramatically reduced computational complexity. Experimental validation is performed with commercial ASIC design tools and described for applications including polynomial function evaluation, FIR filters, matrix multiplication, and discrete wavelet transform filter designs with a 90nm standard cell library.
C1 [Kim, Lok-Won] Cisco Syst Inc, San Jose, CA 95134 USA.
   [Lee, Dong-U] Broadcom Corp, Irvine, CA 92617 USA.
   [Villasenor, John] Univ Calif Los Angeles, Los Angeles, CA 90095 USA.
C3 Cisco Systems Inc; Broadcom; University of California System; University
   of California Los Angeles
RP Kim, LW (corresponding author), Cisco Syst Inc, San Jose, CA 95134 USA.
EM knoublok@ucla.edu
CR [Anonymous], P AS S PAC DES AUT C
   Campbell JPL, 2003, EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P43, DOI 10.1109/HLDVT.2003.1252473
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Cong J, 2004, DES AUT CON, P602, DOI 10.1145/996566.996731
   Cong S, 1997, DES AUT CON, P644, DOI 10.1145/266021.266309
   DEVADAS S, 1989, IEEE T COMPUT AID D, V8, P768, DOI 10.1109/43.31534
   DHODHI MK, 1995, IEEE T COMPUT AID D, V14, P934, DOI 10.1109/43.402494
   Galceran-Oms M, 2010, DES AUT TEST EUROPE, P961
   Kroening D., 2001, P DES AUT C DAC 01
   Lee DU, 2012, IEEE T IMAGE PROCESS, V21, P768, DOI 10.1109/TIP.2011.2163519
   Ma YC, 2007, ASIA S PACIF DES AUT, P920
   Marinescu MCV, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P215, DOI 10.1109/ISSS.2001.957944
   NESTOR JA, 1993, IEEE T COMPUT AID D, V12, P1107, DOI 10.1109/43.238604
   Nurvitadhi E, 2010, DES AUT CON, P314
   STRASSEN V, 1969, NUMER MATH, V13, P354, DOI 10.1007/BF02165411
   Zhou H, 2004, IEEE T COMPUT AID D, V23, P1338, DOI 10.1109/TCAD.2004.833615
NR 16
TC 1
Z9 1
U1 1
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 28
DI 10.1145/2660768
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900012
DA 2024-07-18
ER

PT J
AU Kuo, HK
   Lai, BCC
   Jou, JY
AF Kuo, Hsien-Kai
   Lai, Bo-Cheng Charles
   Jou, Jing-Yang
TI Reducing Contention in Shared Last-Level Cache for Throughput Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Throughput processors; thread-level
   parallelism; cache contention; shared last-level cache; thread
   scheduling
ID OPTIMIZATION
AB Deploying the Shared Last-Level Cache (SLLC) is an effective way to alleviate the memory bottleneck in modern throughput processors, such as GPGPUs. A commonly used scheduling policy of throughput processors is to render the maximum possible thread-level parallelism. However, this greedy policy usually causes serious cache contention on the SLLC and significantly degrades the system performance. It is therefore a critical performance factor that the thread scheduling of a throughput processor performs a careful trade-off between the thread-level parallelism and cache contention. This article characterizes and analyzes the performance impact of cache contention in the SLLC of throughput processors. Based on the analyses and findings of cache contention and its performance pitfalls, this article formally formulates the aggregate working-set-size-constrained thread scheduling problem that constrains the aggregate working-set size on concurrent threads. With a proof to be NP-hard, this article has integrated a series of algorithms to minimize the cache contention and enhance the overall system performance on GPGPUs. The simulation results on NVIDIA's Fermi architecture have shown that the proposed thread scheduling scheme achieves up to 61.6% execution time enhancement over a widely used thread clustering scheme. When compared to the state-of-the-art technique that exploits the data reuse of applications, the improvement on execution time can reach 47.4%. Notably, the execution time improvement of the proposed thread scheduling scheme is only 2.6% from an exhaustive searching scheme.
C1 [Kuo, Hsien-Kai; Lai, Bo-Cheng Charles; Jou, Jing-Yang] Natl Chiao Tung Univ, Hsinchu 300, Taiwan.
   [Jou, Jing-Yang] Natl Cent Univ, Taipei, Taiwan.
C3 National Yang Ming Chiao Tung University; National Central University
RP Kuo, HK (corresponding author), Natl Chiao Tung Univ, Hsinchu 300, Taiwan.
EM hsienkai.kuo@gmail.com
FU National Science Council, Taiwan [NSC 102-2220-E-009]
FX This work was supported in part by the National Science Council, Taiwan,
   under the grant NSC 102-2220-E-009.
CR Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Baskaran MM, 2008, ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, P225
   Bo-Cheng Charles Lai, 2014, IEEE T COMPUT, p[99, 1]
   Chen Shimin, 2007, P 19 ANN ACM S PAR A
   DAS R, 1994, J PARALLEL DISTR COM, V22, P462, DOI 10.1006/jpdc.1994.1104
   Diamos G, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P353, DOI 10.1145/1854273.1854318
   Garey M. R., 1972, P 4 ANN ACM S THEOR, P143
   Garland M, 2010, COMMUN ACM, V53, P58, DOI 10.1145/1839676.1839694
   Gupta Kshitij, 2012, P C INN PAR COMP INP
   Han H, 2006, IEEE T PARALL DISTR, V17, P606, DOI 10.1109/TPDS.2006.88
   Jog A, 2013, ACM SIGPLAN NOTICES, V48, P395, DOI 10.1145/2499368.2451158
   Johnson DR, 2011, IEEE MICRO, V31, P30, DOI 10.1109/MM.2011.40
   Kayiran Onur, 2012, NEITHER MORE NOR LES
   Keckler SW, 2011, IEEE MICRO, V31, P7, DOI 10.1109/MM.2011.89
   Khronos, 2011, OP SPEC VERS 1 1
   KRAUSE KL, 1975, J ACM, V22, P522, DOI 10.1145/321906.321917
   KUO HK, 2012, P 17 AS S PAC DES AU, P659
   Nickolls J, 2010, IEEE MICRO, V30, P56, DOI 10.1109/MM.2010.41
   Nvidia, 2012, NVIDIA KEPL COMP ARC
   Nvidia, 2012, NVIDIA CUD C PROGR G
   Rogers Timothy G., 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P99, DOI 10.1145/2540708.2540718
   Rogers T, 2012, ART ASIA, V42, P12
   Ryoo S, 2008, INT SYM CODE GENER, P195
   Shin Jinuk Luke, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P98, DOI 10.1109/ISSCC.2010.5434030
   Wittenbrink CM, 2011, IEEE MICRO, V31, P50, DOI 10.1109/MM.2011.24
   Wong H, 2010, INT SYM PERFORM ANAL, P235
   Wu B, 2013, ACM SIGPLAN NOTICES, V48, P57, DOI 10.1145/2517327.2442523
   Wu-chun Feng, 2010, 2010 IEEE International Symposium on Circuits and Systems. ISCAS 2010, P3801, DOI 10.1109/ISCAS.2010.5537722
   Yang M, 2003, OPER RES, V51, P759, DOI 10.1287/opre.51.5.759.16753
   Yang Y, 2010, ACM SIGPLAN NOTICES, V45, P86, DOI 10.1145/1809028.1806606
   Yangdong Deng, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P539, DOI 10.1145/1687399.1687501
   Zhang EZ, 2011, ACM SIGPLAN NOTICES, V46, P369, DOI [10.1145/1961296.1950408, 10.1145/1961295.1950408]
   Zhang EZ, 2012, IEEE T PARALL DISTR, V23, P367, DOI 10.1109/TPDS.2011.130
   Zhang W, 2011, PROCEEDINGS OF THE STLE/ASME INTERNATIONAL JOINT TRIBOLOGY CONFERENCE, 2010, P25
NR 34
TC 0
Z9 0
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 12
DI 10.1145/2676550
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400012
DA 2024-07-18
ER

PT J
AU Lee, S
   Choi, K
AF Lee, Seokhyun
   Choi, Kiyoung
TI Critical-Path-Aware High-Level Synthesis with Distributed Controller for
   Fast Timing Closure
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; High-level synthesis; distributed
   controller architecture; register binding; controller optimization
ID BINDING
AB Centralized controllers commonly used in high-level synthesis often require long wires and cause high load capacitance, and that is why critical paths typically occur on paths from controllers to data registers instead of paths from data registers to data registers. However, conventional high-level synthesis has focused on delays within a datapath, making it difficult to solve the timing closure problem during physical synthesis. This article presents hardware architecture with a distributed controller, which makes the timing closure problem much easier. A novel critical-path-aware high-level synthesis flow is also presented for synthesizing such hardware through datapath partitioning, register binding, and controller optimization. We explore the design space related to the number of partitions, which is an important design parameter for target architecture. According to our experiments, the proposed approach reduces the critical path delay excluding FUs by 29.3% and that including FUs by 10.0%, with 2.2% area overhead on average compared to centralized controller architecture.
C1 [Lee, Seokhyun; Choi, Kiyoung] Seoul Natl Univ, Seoul 151, South Korea.
C3 Seoul National University (SNU)
RP Choi, K (corresponding author), Seoul Natl Univ, Seoul 151, South Korea.
EM kchoi@snu.ac.kr
OI Katkoori, Srinivas/0000-0002-7589-5836
FU National Research Foundation of Korea (NRF); Korea government (MEST)
   [2012R1A2A2A0647297]; Ministry of Trade, Industry Energy (MOTIE); IDEC
   Platform center (IPC) for Smart car
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MEST) (No.
   2012R1A2A2A0647297) and by Ministry of Trade, Industry & Energy (MOTIE)
   and IDEC Platform center (IPC) for Smart car.
CR Abe S.-Y., 2012, P ISCAS 2012, P576
   [Anonymous], 1988, P PAP 25 YEARS EL DE
   [Anonymous], 2008, HIGH LEVEL SYNTHESIS
   Avakian A., 2005, P INT C REC COMP FPG, P8
   Celik M., 2002, IC INTERCONNECT ANAL, P25
   Cong J, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P536, DOI 10.1109/ICCAD.2003.1257863
   Cong J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529257
   DUNLOP AE, 1985, IEEE T COMPUT AID D, V4, P92, DOI 10.1109/TCAD.1985.1270101
   Garey M.R., 1979, COMPUTERS INTRACTABI
   GAUT, 2006, GAUT HIGH LEVEL SYNT
   Gu ZY, 2007, IEEE T COMPUT AID D, V26, P1576, DOI 10.1109/TCAD.2007.895774
   Huang C, 2005, IEEE T COMPUT AID D, V24, P1694, DOI 10.1109/TCAD.2005.852276
   Huang S. C.-Y., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P68, DOI 10.1109/92.273151
   Jeon J., 2001, SNUEETR20028
   Kim DH, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P320, DOI 10.1109/ICCAD.2001.968640
   Kollig P, 1997, ELECTRON LETT, V33, P1516, DOI 10.1049/el:19971039
   Krishnan V, 2008, I CONF VLSI DESIGN, P641, DOI 10.1109/VLSI.2008.85
   Lee S, 2011, ICCAD-IEEE ACM INT, P193, DOI 10.1109/ICCAD.2011.6105325
   Li JB, 2006, LECT NOTES COMPUT SC, V4112, P459
   Mitra S, 1999, IEEE T COMPUT AID D, V18, P761, DOI 10.1109/43.766726
   Ohchi A, 2010, IEEE INT SYMP CIRC S, P921, DOI 10.1109/ISCAS.2010.5537401
   Papachristou C, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P774, DOI 10.1109/DATE.1999.761225
   Sanghun Park, 1999, ICVC '99. 6th International Conference on VLSI and CAD (Cat. No.99EX361), P25, DOI 10.1109/ICVC.1999.820808
   Seawright A, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P770, DOI 10.1109/DAC.1998.724575
   SUIF, 1994, SUIF 1 X COMP SYST
   Synopsys, 2010, SYN DES COMP
   Synopsys, 2010, SYN IC COMP
   Taemin Kim, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P695, DOI 10.1109/ASPDAC.2010.5419797
   TSMC, 2009, TSMC STAND CELL LIB
   WALLACE GK, 1991, COMMUN ACM, V34, P30, DOI 10.1145/103085.103089
   Zivojnovic V., 1994, Proceedings of the 5th International Conference on Signal Processing Applications and Technology, P715
NR 31
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 16
DI 10.1145/2566670
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400007
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Built-In Generation of Multicycle Functional Broadside Tests with
   Observation Points
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Built-in test generation; functional broadside tests;
   multicycle tests; observation points; transition faults
ID FAULT COVERAGE; CIRCUITS; DESIGN
AB Functional broadside tests allow overtesting to be avoided as part of a scheme that considers both test generation and the analysis of output responses, by ensuring that delay faults are detected under functional operation conditions. Compared with two-cycle tests, multicycle tests allow more faults to be detected with each test, thus reducing the number of tests that need to be applied. They also provide an opportunity for nonfunctional electrical effects, which are caused by switching between modes of operation, to subside before the clock cycles where delay faults are detected. Built-in test generation facilitates at-speed testing and reduces the test data volume. Motivated by these observations, this article describes the modification of a built-in test generation method for two-cycle functional broadside tests so as to generate multicycle functional broadside tests. The size of the hardware is not increased by the modification. The article investigates the following issues related to this method: (1) the effect of using multicycle tests on the number of tests that need to be applied; (2) fault simulation for tailoring the test generation hardware to a circuit that takes into account, to different extents, the need to allow nonfunctional electrical effects to subside; (3) the insertion of observation points in order to increase the transition fault coverage.
C1 Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU Semiconductor Research Corporation [2011-TJ-2135]
FX This work was supported in part by Semiconductor Research Corporation
   Grant No. 2011-TJ-2135.
CR Abramovici M., 1995, DIGITAL SYSTEMS TEST
   [Anonymous], 2008, P IEEE INT TEST C
   [Anonymous], 2007, PROC INT TEST CONF
   Basturkmen NZ, 2002, ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P604, DOI 10.1109/ASPDAC.2002.995003
   Carbine A, 1997, INT TEST CONF P, P294
   CHENG KT, 1993, IEEE T COMPUT AID D, V12, P1971, DOI 10.1109/43.251160
   IYENGAR VS, 1992, IEEE T COMPUT AID D, V11, P1439, DOI 10.1109/43.177406
   Josephson DD, 2001, INT TEST CONF P, P451, DOI 10.1109/TEST.2001.966662
   Lai LY, 2004, IEEE VLSI TEST SYMP, P199
   LEE SY, 1995, IEEE T COMPUT AID D, V14, P1128, DOI 10.1109/43.406714
   Lin XJ, 2003, DES AUT CON, P662, DOI 10.1109/DAC.2003.1219101
   Mao W.-W., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P728, DOI 10.1109/DAC.1990.114949
   Maxwell PC, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P250, DOI 10.1109/TEST.1996.556969
   Needham W., 1995, P INT TEST C, P157
   POMERANZ I, 1994, ACM IEEE D, P358
   Pomeranz I., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P177, DOI 10.1109/DAC.1992.227840
   Pomeranz I., 2011, P DES AUT TEST EUR C, P1
   Pomeranz I, 2008, IEEE T VLSI SYST, V16, P931, DOI 10.1109/TVLSI.2008.2000453
   Pomeranz I, 2006, IEEE T COMPUT AID D, V25, P2207, DOI 10.1109/TCAD.2005.860959
   Pomeranz I, 2013, IEEE T VLSI SYST, V21, P124, DOI 10.1109/TVLSI.2011.2179682
   Pomeranz I, 2011, IEEE T COMPUT AID D, V30, P1253, DOI 10.1109/TCAD.2011.2138470
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Rearick J., 2005, PROC INT TEST C, P1
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
NR 25
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 8
DI 10.1145/2534396
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400008
DA 2024-07-18
ER

PT J
AU Da Rolt, J
   Di Natale, G
   Flottes, ML
   Rouzeyre, B
AF Da Rolt, Jean
   Di Natale, Giorgio
   Flottes, Marie-Lise
   Rouzeyre, Bruno
TI A Novel Differential Scan Attack on Advanced DFT Structures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Security; Scan-based DFT; side-channel attacks
ID SIDE-CHANNEL ATTACK; DESIGN
AB Scan chains insertion is the most common technique to ensure the testability of digital cores, providing high fault coverage. However, for ICs dealing with secret information, scan chains can be used as back doors for accessing secret data thus becoming a threat to system security. So far, advanced test structures used to reduce test costs (e. g., response compaction) and achieve high fault coverage (e. g., X's masking decoder) have been considered as intrinsic countermeasures against these threats. This work proposes a new generic scan-based attack demonstrating that these test structures are not sufficiently effective to prevent leakage through the test infrastructure. This generic attack can be easily adapted to several cryptographic implementations for both symmetric and public key algorithms. The proposed attack is demonstrated on several ciphers.
C1 [Da Rolt, Jean; Di Natale, Giorgio; Flottes, Marie-Lise; Rouzeyre, Bruno] Lab Robot Informat & Microelect Montpellier, Montpellier, France.
RP Da Rolt, J (corresponding author), Lab Robot Informat & Microelect Montpellier, Montpellier, France.
EM darolt@lirmm.fr
CR Barreto P.S.L.M., 2000, P 1 OP NESSIE WORKSH
   Da Rolt J, 2012, J CRYPTOGR ENG, V2, P207, DOI 10.1007/s13389-012-0045-z
   DaRolt J., 2011, Proceedings of IEEE International Symposium on Hardware-Oriented Security and Trust, P110
   Das A, 2012, DES AUT TEST EUROPE, P866
   Di Natale G, 2010, IEEE T VLSI SYST, V18, P329, DOI 10.1109/TVLSI.2008.2010045
   Fujiwara H, 2010, ASIA S PACIF DES AUT, P408
   Hankerson Darrel, 2006, Guide to Elliptic Curve Cryptography
   Hely D., 2006, International On-Line Testing Symposium, P6
   KOBLITZ N, 1987, MATH COMPUT, V48, P203, DOI 10.1090/S0025-5718-1987-0866109-5
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Lee J., 2005, P IEEE VLSI TEST S, P94
   Liu CS, 2007, IEEE VLSI TEST SYMP, P461, DOI 10.1109/VTS.2007.29
   Liu Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929952
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   Mentor Graphics, 2010, SIL TEST YIELD AN WH
   Mitra S, 2002, INT TEST CONF P, P311, DOI 10.1109/TEST.2002.1041774
   MONTGOMERY PL, 1987, MATH COMPUT, V48, P243, DOI 10.1090/S0025-5718-1987-0866113-7
   Nara R, 2010, IEICE T FUND ELECTR, VE93A, P2481, DOI 10.1587/transfun.E93.A.2481
   Nara R, 2010, ASIA S PACIF DES AUT, P402
   *NAT BUR STAND, 2001, FED INF PROC STAND P, V197
   *NAT BUR STAND, 1977, FED INF PROC STAND P, V46
   Novak F, 2006, J ELECTRON TEST, V22, P301, DOI 10.1007/s10836-006-7720-x
   RIVEST RL, 1978, COMMUN ACM, V21, P120, DOI [10.1145/359340.359342, 10.1145/357980.358017]
   Rosenfeld K, 2010, IEEE DES TEST COMPUT, V27, P36, DOI 10.1109/MDT.2010.9
   Sengar Gaurav, 2007, 2007 15th International Conference on Advanced Computing and Communications, P21, DOI 10.1109/ADCOM.2007.110
   Yang B, 2004, INT TEST CONF P, P339
   Yang B, 2006, IEEE T COMPUT AID D, V25, P2287, DOI 10.1109/TCAD.2005.862745
NR 27
TC 45
Z9 48
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 58
DI 10.1145/2505014
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100014
DA 2024-07-18
ER

PT J
AU Kadayif, I
   Turkcan, M
   Kiziltepe, S
   Ozturk, O
AF Kadayif, Ismail
   Turkcan, Mahir
   Kiziltepe, Seher
   Ozturk, Ozcan
TI Hardware/Software Approaches for Reducing the Process Variation Impact
   on Instruction Fetches
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Process variation; instruction cache; address
   translation; encoding
ID ADAPTIVE BODY BIAS; DIE-TO-DIE; PARAMETER FLUCTUATIONS; YIELD; CACHE;
   DELAY; FREQUENCY
AB As technology moves towards finer process geometries, it is becoming extremely difficult to control critical physical parameters such as channel length, gate oxide thickness, and dopant ion concentration. Variations in these parameters lead to dramatic variations in access latencies in Static Random Access Memory (SRAM) devices. This means that different lines of the same cache may have different access latencies. A simple solution to this problem is to adopt the worst-case latency paradigm. While this egalitarian cache management is simple, it may introduce significant performance overhead during instruction fetches when both address translation (instruction Translation Lookaside Buffer (TLB) access) and instruction cache access take place, making this solution infeasible for future high-performance processors. In this study, we first propose some hardware and software enhancements and then, based on those, investigate several techniques to mitigate the effect of process variation on the instruction fetch pipeline stage in modern processors. For address translation, we study an approach that performs the virtual-to-physical page translation once, then stores it in a special register, reusing it as long as the execution remains on the same instruction page. To handle varying access latencies across different instruction cache lines, we annotate the cache access latency of instructions within themselves to give the circuitry a hint about how long to wait for the next instruction to become available.
C1 [Kadayif, Ismail; Turkcan, Mahir; Kiziltepe, Seher] Canakkale Onsekiz Mart Univ, Dept Comp Engn, TR-17100 Canakkale, Turkey.
   [Ozturk, Ozcan] Bilkent Univ, Dept Comp Engn, TR-06800 Ankara, Turkey.
C3 Canakkale Onsekiz Mart University; Ihsan Dogramaci Bilkent University
RP Kadayif, I (corresponding author), Canakkale Onsekiz Mart Univ, Dept Comp Engn, TR-17100 Canakkale, Turkey.
EM kadayif@comu.edu.tr; ozturk@cs.bilkent.edu.tr
RI Ozturk, Ozcan/G-5184-2011
CR Agarwal A, 2005, IEEE J SOLID-ST CIRC, V40, P1804, DOI 10.1109/JSSC.2005.852159
   Agarwal A, 2005, IEEE T VLSI SYST, V13, P27, DOI 10.1109/TVLSI.2004.840407
   AGARWAL A., 2002, P INT C COMP AID DES, P900
   Alam M, 2008, MICROELECTRON RELIAB, V48, P1114, DOI 10.1016/j.microrel.2008.07.039
   Borkar S, 2003, DES AUT CON, P338
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Chang H, 2005, DES AUT CON, P523, DOI 10.1109/DAC.2005.193865
   Chen QK, 2005, IEEE VLSI TEST SYMP, P292
   Chen T, 2003, IEEE T VLSI SYST, V11, P888, DOI 10.1109/TVLSI.2003.817120
   Chishti Z, 2004, CONF PROC INT SYMP C, P40
   CHIUEH TC, 1992, SIGPLAN NOTICES, V27, P137, DOI 10.1145/143371.143501
   Devgan A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P607
   Fu X, 2009, INT S HIGH PERF COMP, P93, DOI 10.1109/HPCA.2009.4798241
   Gregg J, 2007, IEEE T VLSI SYST, V15, P366, DOI 10.1109/TVLSI.2007.893626
   Hamerly Greg, 2005, Journal of Instruction Level Parallelism, V7, P1
   Kadayif I, 2002, INT SYMP MICROARCH, P185, DOI 10.1109/MICRO.2002.1176249
   Kadayif I, 2007, IEEE T COMPUT AID D, V26, P312, DOI 10.1109/TCAD.2006.882599
   KNIGHT J, 1984, IBM TECHNICAL DISCLO, V27, P1077
   Liang X, 2007, INT SYMP MICROARCH, P15, DOI 10.1109/MICRO.2007.40
   Liang XY, 2006, INT SYMP MICROARCH, P504
   Maddock R. F., 1981, IBM Technical Disclosure Bulletin, V23, P5186
   Manne S, 1998, CONF PROC INT SYMP C, P132, DOI 10.1109/ISCA.1998.694769
   Meng K, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P262, DOI 10.1109/LPE.2006.4271847
   MUTYAM M., 2007, P DES AUT TEST EUR C, P1
   Nassif SR, 2001, PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P223, DOI 10.1109/CICC.2001.929760
   Ozdemir S, 2006, INT SYMP MICROARCH, P15
   Papanikolaou A, 2005, 2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P117
   Perelman E, 2003, 12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P244
   Raj S, 2004, DES AUT CON, P448
   Sarangi SR, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P647
   Sherwood T, 2001, 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P3, DOI 10.1109/PACT.2001.953283
   Shirvani PP, 1999, IEEE VLSI TEST SYMP, P440, DOI 10.1109/VTEST.1999.766701
   SIMPLESCALAR, 2012, SIMPLESCALAR TOOLS
   Sinha D, 2005, IEEE IC CAD, P1037, DOI 10.1109/ICCAD.2005.1560214
   SPEC, 2012, SPEC2000 SPEC2006 BE
   Strecker W. D., 1978, AFIPS Conference Proceedings vol.47. 1978 National Computer Conference, P967
   Tang XH, 1997, IEEE T VLSI SYST, V5, P369, DOI 10.1109/92.645063
   Tiwari A, 2007, CONF PROC INT SYMP C, P323, DOI 10.1145/1273440.1250703
   Tschanz JW, 2002, IEEE J SOLID-ST CIRC, V37, P1396, DOI 10.1109/JSSC.2002.803949
   Zhan YP, 2005, DES AUT CON, P77
   ZUCHOWSKI PS, 2005, P IEEE ACM INT C COM, P336
NR 41
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 54
DI 10.1145/2489778
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100010
DA 2024-07-18
ER

PT J
AU Guthaus, MR
   Wilke, G
   Reis, R
AF Guthaus, Matthew R.
   Wilke, Gustavo
   Reis, Ricardo
TI Revisiting Automated Physical Synthesis of High-Performance Clock
   Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Clock optimization; physical synthesis; robust
   design
ID STATISTICAL TIMING ANALYSIS; LINE-EDGE ROUGHNESS; BUFFER INSERTION;
   SKEW; TREE; OPTIMIZATION; DESIGN
AB High-performance clock distribution has been a challenge for nearly three decades. During this time, clock synthesis tools and algorithms have strove to address a myriad of important issues helping designers to create faster, more reliable, and more power efficient chips. This work provides a complete discussion of the high-performance ASIC clock distribution using information gathered from both leading industrial clock designers and previous research publications. While many techniques are only briefly explained, the references summarize the most influential papers on a variety of topics for more in-depth investigation. This article also provides a thorough discussion of current issues in clock synthesis and concludes with insight into future research and design challenges for the community at large.
C1 [Guthaus, Matthew R.] Univ Calif Santa Cruz, Santa Cruz, CA 95064 USA.
   [Wilke, Gustavo; Reis, Ricardo] Univ Fed Rio Grande do Sul, BR-90046900 Porto Alegre, RS, Brazil.
C3 University of California System; University of California Santa Cruz;
   Universidade Federal do Rio Grande do Sul
RP Guthaus, MR (corresponding author), Univ Calif Santa Cruz, Santa Cruz, CA 95064 USA.
EM mrg@soe.ucsc.edu
RI Reis, Ricardo/AAS-3125-2021
OI Reis, Ricardo/0000-0001-5781-5858
FU National Science Foundation [CCF-1053838]; Division of Computing and
   Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1053838] Funding Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   grant CCF-1053838.
CR Abdelhadi A., 2010, P ACM GREAT LAK S VL, P15, DOI [10.1145/1785481.1785487, DOI 10.1145/1785481.1785487]
   Agarwal A, 2003, IEEE T COMPUT AID D, V22, P1243, DOI 10.1109/TCAD.2003.816217
   Ajami AH, 2005, IEEE T COMPUT AID D, V24, P849, DOI 10.1109/TCAD.2005.847944
   Alpert C, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P408, DOI 10.1109/ICCAD.2001.968659
   [Anonymous], 1998, Digital Systems Engineering
   Bailey DW, 1998, IEEE J SOLID-ST CIRC, V33, P1627, DOI 10.1109/4.726547
   BAKOGLU H. B., 1986, IEEE INT C COMP DES, P118
   Bansal S, 2010, DES AUT CON, P298
   Benschneider BJ, 1995, IEEE J SOLID-ST CIRC, V30, P1203, DOI 10.1109/4.475708
   Blaauw D, 2008, IEEE T COMPUT AID D, V27, P589, DOI 10.1109/TCAD.2007.907047
   Boese K., 1992, PROC IEEE INT C ASIC, P1
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   Chakraborty A, 2006, DES AUT TEST EUROPE, P830
   Chakraborty A, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P162, DOI 10.1109/LPE.2006.4271829
   CHAKRABORTY A., 2010, P ISPD, P127
   Chakraborty A, 2009, DES AUT TEST EUROPE, P296
   CHAN D., 2010, P INT S QUAL EL DES
   CHAN S. C., 2003, P INT C COMP DES
   CHAN S. C., 2009, IEEE J SOLID STATE C, V44, P1
   Chan SC, 2004, ISSCC DIG TECH PAP I, V47, P342, DOI 10.1109/ISSCC.2004.1332734
   Chang CM, 2008, DES AUT CON, P714
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   Chao T.-H., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P518, DOI 10.1109/DAC.1992.227749
   Chao WC, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297686
   Chen CP, 1996, DES AUT CON, P487, DOI 10.1109/DAC.1996.545625
   Chen YY, 2010, DES AUT CON, P86
   Chen YP, 1996, EUR CONF DESIG AUTOM, P230, DOI 10.1109/EDTC.1996.494154
   CHI VL, 1994, IEEE T COMPUT, V43, P597, DOI 10.1109/12.280806
   CHO JD, 1993, ACM IEEE D, P537
   Cho M, 2005, IEEE IC CAD, P582, DOI 10.1109/ICCAD.2005.1560133
   Cho M, 2010, ICCAD-IEEE ACM INT, P438, DOI 10.1109/ICCAD.2010.5653737
   CHU C., 2008, HDB ALGORITHMS PHYS
   CHUNG J, 1994, IEEE IC CAD, P280
   CONDLEY W., 2010, P SYST LEV INT PRED
   Condley WJ, 2011, ICCAD-IEEE ACM INT, P503, DOI 10.1109/ICCAD.2011.6105376
   CONG J, 1995, IEEE INT SYMP CIRC S, P215, DOI 10.1109/ISCAS.1995.521489
   Cong J, 1996, INTEGRATION, V21, P1, DOI 10.1016/S0167-9260(96)00008-9
   Desai MP, 1996, DES AUT CON, P389, DOI 10.1109/DAC.1996.545607
   Devgan A, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P147, DOI 10.1109/ICCAD.1997.643399
   DOBBERPUHL DW, 1992, IEEE J SOLID-ST CIRC, V27, P1555, DOI 10.1109/4.165336
   Drake AJ, 2004, IEEE J SOLID-ST CIRC, V39, P1520, DOI 10.1109/JSSC.2004.831435
   EDAHIRO M, 1993, ACM IEEE D, P612
   Edahiro M., 1993, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, P563
   EDAHIRO M, 1992, P IEEE AS PAC C CIRC, P41
   ELMORE WC, 1948, J APPL PHYS, V19, P55, DOI 10.1063/1.1697872
   Farrahi AH, 2001, IEEE T COMPUT AID D, V20, P705, DOI 10.1109/43.924824
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   FLACH G., 2010, P INT S VLSI
   FLACH G., 2010, P LAT AM S CIRC SYST
   Forzan C, 2009, INTEGRATION, V42, P409, DOI 10.1016/j.vlsi.2008.10.002
   Friedman EG, 2001, P IEEE, V89, P665, DOI 10.1109/5.929649
   GEANNOPOULOS G., 1998, P INT SOL STAT CIRC
   Golden M., 2006, International Solid-State Circuit Conference, P104
   Gupta P, 2004, DES AUT CON, P321
   GUTHAUS M., 2012, P INT C COMP AID DES
   Guthaus MR, 2006, DES AUT CON, P1041, DOI 10.1109/DAC.2006.229435
   Guthaus MR, 2011, IEEE INT SYMP CIRC S, P1215
   Guthaus MR, 2010, DES AUT CON, P74
   Guthaus MR, 2008, ASIA S PACIF DES AUT, P446
   Hashimoto M, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P402, DOI 10.1109/ISQED.2005.114
   Hathaway D. J., 1997, U.S. Patent, Patent No. [5 636 372, 5636372]
   Hériz VM, 2007, 13TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATION OF ICS AND SYSTEMS, PROCEEDINGS, P18
   Hu X. C., 2012, IEEE T CIRCUITS SYST
   Hu XC, 2012, DES AUT CON, P145
   Hu XC, 2011, DES AUT CON, P516
   HUANG DJH, 1995, DES AUT CON, P508
   I-Min Liu, 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P33
   Im S, 2005, IEEE T ELECTRON DEV, V52, P2710, DOI 10.1109/TED.2005.859612
   Jackson M. A. B., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P573, DOI 10.1109/DAC.1990.114920
   KAHNG A, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P322, DOI 10.1145/127601.127688
   Kapoor A, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P626, DOI 10.1109/ICCAD.2004.1382651
   Kay R, 1998, IEEE T COMPUT AID D, V17, P40, DOI 10.1109/43.673631
   Kim SD, 2004, IEEE T SEMICONDUCT M, V17, P192, DOI 10.1109/TSM.2004.826935
   Kourtev I. S., 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454), P210, DOI 10.1109/ASIC.1999.806506
   Kozhaya J, 2011, ICCAD-IEEE ACM INT, P271, DOI 10.1109/ICCAD.2011.6105340
   KURD N., 2001, P INT SOL STAT CIRC, P404
   Lee DJ, 2010, ICCAD-IEEE ACM INT, P444, DOI 10.1109/ICCAD.2010.5653738
   Lee DJ, 2010, DES AUT TEST EUROPE, P1468
   Li RM, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P581
   Liu WH, 2010, ASIA S PACIF DES AUT, P384
   Long JY, 2007, IEEE IC CAD, P75, DOI 10.1109/ICCAD.2007.4397247
   Lu B., 2003, ISPD 03, P174
   Markov IL, 2011, ICCAD-IEEE ACM INT, P279, DOI 10.1109/ICCAD.2011.6105342
   MEKALA V. R., 2010, P ISPD, P135
   Menezes N, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P144, DOI 10.1109/ICCAD.1995.480005
   MESA-MARTINEZ F., 2010, P INT C ARCH SUPP PR
   Minz J, 2008, ASIA S PACIF DES AUT, P458
   MITTAL T, 2011, P INT S PHYS DES, P29
   Movimento Sem Terra MST, 2010, COMMUNICATION
   Nassif SR, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P145, DOI 10.1109/ASPDAC.2001.913295
   Neves JL, 1996, DES AUT CON, P623, DOI 10.1109/DAC.1996.545650
   Nowka KJ, 2002, IEEE J SOLID-ST CIRC, V37, P1441, DOI 10.1109/JSSC.2002.803941
   O'Mahony F, 2003, DES AUT CON, P682
   Oh J, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P692, DOI 10.1109/DATE.1998.655933
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   Pullela S, 1996, IEEE T COMPUT AID D, V15, P691, DOI 10.1109/43.503938
   PULLELA S, 1993, ACM IEEE D, P165
   Rajaram A, 2004, DES AUT CON, P18
   Rajaram Anand, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P250
   Rajaram A, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P676, DOI 10.1109/ISQED.2008.171
   Rao R.R., 2005, Proc. ACM International Symposium on Physical Design, P86
   Restle P. J., 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315), P144, DOI 10.1109/ISSCC.2002.992977
   ROSENFELD J., 2006, P INT S CIRC SYST
   Rusu S., 2006, International Solid-State Circuits Conference, P102
   Saaied H, 2005, IEEE T COMPUT AID D, V24, P1637, DOI 10.1109/TCAD.2005.852034
   Sapatnekar S., 2004, Timing, P97
   Sathe V., 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P68, DOI 10.1109/ISSCC.2012.6176933
   Sathe VS, 2007, 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P44, DOI 10.1109/VLSIC.2007.4342759
   Sekar DC, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P548, DOI 10.1109/ISQED.2005.31
   Shelar RS, 2009, ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P141
   Shih XW, 2010, ICCAD-IEEE ACM INT, P452, DOI 10.1109/ICCAD.2010.5653754
   Shih XW, 2010, DES AUT CON, P80
   SKINNER H., 2012, P INT C VER LARG SCA
   Steinhögl W, 2004, MICROELECTRON ENG, V76, P126, DOI 10.1016/j.mee.2004.07.005
   Stine BE, 1998, IEEE T ELECTRON DEV, V45, P665, DOI 10.1109/16.661228
   Sze C., 2009, International Symposium on Physical Design (ISPD), P149
   SZE C., 2010, COMMUNICATION
   SZE C. N., 2010, P INT S PHYS DES
   TAM S., 2006, P INT SOL STAT CIRC, P382
   Taskin B, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529266
   Tellez GE, 1997, IEEE T COMPUT AID D, V16, P333, DOI 10.1109/43.602470
   TEODORESCU T., 2010, COMMUNICATION
   THOMSON M. G. R, 2006, P IEEE INT SOL STAT, P1522, DOI DOI 10.1109/ISSCC.2006.1696203
   Ting-Yuan Wang, 2001, Proceedings of ISPD'01. 2001 International Symposium on Physical Design, P238, DOI 10.1145/369691.369794
   Tolbert JR, 2009, I SYMPOS LOW POWER E, P15
   Tsai JL, 2005, IEEE IC CAD, P575, DOI 10.1109/ICCAD.2005.1560132
   Tsai JL, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P611, DOI 10.1109/ICCAD.2004.1382649
   Tsai JL, 2004, IEEE T COMPUT AID D, V23, P565, DOI 10.1109/TCAD.2004.825875
   Tsao CWA, 2002, ACM T DES AUTOMAT EL, V7, P359, DOI 10.1145/567270.567271
   Tsao CWA, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P400, DOI 10.1109/ICCAD.2000.896505
   Tsay R.-S., 1991, 1991 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (91CH3026-2), P336, DOI 10.1109/ICCAD.1991.185269
   Vandenberghe L, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P252, DOI 10.1109/ICCAD.1997.643528
   VANGINNEKEN LPPP, 1990, 1990 IEEE INTERNATIONAL SYMP ON CIRCUITS AND SYSTEMS, VOLS 1-4, P865, DOI 10.1109/ISCAS.1990.112223
   Venkataraman G, 2005, IEEE IC CAD, P592, DOI 10.1109/ICCAD.2005.1560135
   Venkataraman G., 2006, International Conference on Computer-Aided Design (ICCAD), P563, DOI [10.1109/ICCAD.2006.320175, DOI 10.1109/ICCAD.2006.320175]
   Venkataraman G, 2005, ASIA S PACIF DES AUT, P594, DOI 10.1145/1120725.1120972
   Visweswariah C, 2004, DES AUT CON, P331, DOI 10.1145/996566.996663
   Visweswariah C, 2003, DES AUT CON, P343
   VITTAL A, 1995, DES AUT CON, P497
   Wang K, 2004, DES AUT CON, P159, DOI 10.1145/996566.996614
   WILKE G, 2008, P S INT CIRC SYST DE, P117
   Wood J, 2001, IEEE J SOLID-ST CIRC, V36, P1654, DOI 10.1109/4.962285
   Wood J, 2008, ANALOG INTEGR CIRC S, V55, P139, DOI 10.1007/s10470-008-9160-2
   Xanthopoulos T, 2009, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-1-4419-0261-0
   Xanthopoulos T., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P402, DOI 10.1109/ISSCC.2001.912693
   XI JG, 1995, DES AUT CON, P491
   Xiao LF, 2010, ICCAD-IEEE ACM INT, P458, DOI 10.1109/ICCAD.2010.5653732
   Yu H, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P173
   Yu ZT, 2009, IEEE T VLSI SYST, V17, P1593, DOI 10.1109/TVLSI.2008.2006477
   Zejda J, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P632, DOI 10.1109/ICCAD.2002.1167599
   Zeng X., 1999, Proceedings. 1999 International Symposium on Physical Design, P36, DOI 10.1145/299996.300015
   Zhan Y, 2007, IEEE T COMPUT AID D, V26, P1661, DOI 10.1109/TCAD.2007.895754
   Zhao W, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P585
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
   ZHU Q., 2010, HIGH SPEED CLOCK NET
   Zhu Q. K., 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P418, DOI 10.1109/ISCAS.2001.922262
NR 156
TC 17
Z9 19
U1 4
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 31
DI 10.1145/2442087.2442102
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700015
DA 2024-07-18
ER

PT J
AU Cong, J
   Jiang, W
   Liu, B
   Zou, Y
AF Cong, Jason
   Jiang, Wei
   Liu, Bin
   Zou, Yi
TI Automatic Memory Partitioning and Scheduling for Throughput and Power
   Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithm; Design; Experimentation; Behavioral synthesis; memory
   partition
AB Memory bottleneck has become a limiting factor in satisfying the explosive demands on performance and cost in modern embedded system design. Selected computation kernels for acceleration are usually captured by nest loops, which are optimized by state-of-the-art techniques like loop tiling and loop pipelining. However, memory bandwidth bottlenecks prevent designs from reaching optimal throughput with respect to available parallelism. In this paper we present an automatic memory partitioning technique which can efficiently improve throughput and reduce energy consumption of pipelined loop kernels for given throughput constraints and platform requirements. Also, our proposed algorithm can handle general array access beyond affine array references.
   Our partition scheme consists of two steps. The first step considers cycle accurate scheduling information to meet the hard constraints on memory bandwidth requirements specifically for synchronized hardware designs. An ILP formulation is proposed to solve the memory partitioning and scheduling problem optimally for small designs, followed by a heuristic algorithm which is more scalable and equally effective for solving large scale problems. Experimental results show an average 6x throughput improvement on a set of real-world designs with moderate area increase (about 45% on average), given that less resource sharing opportunities exist with higher throughput in optimized designs. The second step further partitions the memory banks for reducing the dynamic power consumption of the final design. In contrast to previous approaches, our technique can statically compute memory access frequencies in polynomial time with little or no profiling. Experimental results show about 30% power reduction on the same set of benchmarks.
C1 [Cong, Jason; Jiang, Wei; Liu, Bin; Zou, Yi] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles
RP Cong, J (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
EM cong@cs.ucla.edu; wjiang@cs.ucla.edu; bliu@cs.ucla.edu;
   zouyi@cs.ucla.edu
RI jiang, wei/ABD-7395-2021; xu, mingyu/KMX-9517-2024
OI jiang, wei/0000-0002-1601-236X; 
FU GSRC; SRC [2009-TJ-1879]; NSF [CNS-0725354]; Magma; AutoESL Inc.
FX This work is partly supported by GSRC, SRC Contract 2009-TJ-1879, and
   NSF grant CNS-0725354. Support from Magma and AutoESL Inc. is also
   gratefully acknowledged.
CR AGARWAL A, 1995, IEEE T PARALL DISTR, V6, P943, DOI 10.1109/71.466632
   Allan VH, 1995, ACM COMPUT SURV, V27, P367, DOI 10.1145/212094.212131
   ANDERSON J, 1993, P SIGPLAN 93 C PROGR, P112
   [Anonymous], 2009, P INT C COMP AID DES
   Baradaran N, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391969
   Bomze I. M., 1999, HDB COMBINATORIAL OP, P1, DOI DOI 10.1007/978-1-4757-3023-4_1
   CONG J, 2008, P INT S FIELD PRO GA
   CONG J, 2006, P IEEE SYST CHIP C S
   GONG W, 2005, P INT C COMP AID DES
   Gupta S, 1997, DES AUT CON, P365, DOI 10.1145/266021.266171
   Kennedy Ken., 2002, Optimizing compilers for modern architectures: a dependence-based approach
   LANDMAN PE, 1995, IEEE T VLSI SYST, V3, P173, DOI 10.1109/92.386219
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LYUH CG, 2004, P DES AUT C DAC
   PONCINO M, 2000, P IEEE ACM INT S LOW, P78
   RAMANUJAM J, 1991, IEEE T PARALL DISTR, V2, P472, DOI 10.1109/71.97903
   Rau B. R., 1994, P 27 ANN INT S MICR
   Tatsumi Y, 1999, ELECTRON LETT, V35, P2185, DOI 10.1049/el:19991511
   Verdoolaege S, 2007, ALGORITHMICA, V48, P37, DOI 10.1007/s00453-006-1231-0
   WANG Z, 2004, P DES AUT TEST EUR C
NR 20
TC 40
Z9 48
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2011
VL 16
IS 2
AR 15
DI 10.1145/1929943.1929947
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 744CB
UT WOS:000289069700003
DA 2024-07-18
ER

PT J
AU Wang, RS
   Young, E
   Cheng, CK
AF Wang, Renshen
   Young, Evangeline
   Cheng, Chung-Kuan
TI Complexity of 3-D Floorplans by Analysis of Graph Cuboidal Dual Hardness
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Theory; 3-D integration; floorplanning; cuboidal dual;
   hardness
ID ALGORITHM
AB Interconnect dominated electronic design stimulates a demand for developing circuits on the third dimension, leading to 3-D integration. Recent advances in chip fabrication technology enable 3-D circuit manufacturing. However, there is still a possible barrier of design complexity in exploiting 3-D technologies. This article discusses the impact of migrating from 2-D to 3-D on the difficulty of floorplanning and placement. By looking at a basic formulation of the graph cuboidal dual problem, we show that the 3-D cases and the 3-layer 2.5-D cases are fundamentally more difficult than the 2-D cases in terms of computational complexity. By comparison among these cases, the intrinsic complexity in 3-D floorplan structures is revealed in the hard-to-decide relations between topological connections and geometrical contacts. The results show possible challenges in the future for physical design and CAD of 3-D integrated circuits.
C1 [Wang, Renshen; Cheng, Chung-Kuan] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   [Young, Evangeline] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
C3 University of California System; University of California San Diego;
   Chinese University of Hong Kong
RP Wang, RS (corresponding author), Univ Calif San Diego, Dept Comp Sci & Engn, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM rewnang@cs.ucsd.edu
OI Cheng, Chung-Kuan/0000-0002-9865-8390
CR Bhasker J., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P108, DOI 10.1145/318013.318031
   CHIBA N, 1985, J COMPUT SYST SCI, V30, P54, DOI 10.1016/0022-0000(85)90004-2
   Cook S. A., 1971, P 3 ANN ACM S THEOR, P151, DOI [10.1145/800157.805047, DOI 10.1145/800157.805047]
   Deng YD, 2003, PR IEEE COMP DESIGN, P211, DOI 10.1109/ICCD.2003.1240897
   Goplen B, 2007, DES AUT CON, P626, DOI 10.1109/DAC.2007.375239
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Kant G, 1997, THEOR COMPUT SCI, V172, P175, DOI 10.1016/S0304-3975(95)00257-X
   Karp R, 1972, COMPLEXITY COMPUTER, V40, P85, DOI 10.1007/978-3-540-68279-08
   Kozminshi K., 1984, Proceedings of the 21st Design Automation Conference, Albuquerque, New Mexico, United States, P655
   LICHTENSTEIN D, 1982, SIAM J COMPUT, V11, P329, DOI 10.1137/0211025
   LIM SK, 2005, P DES AUT TEST EUR, P532
   SCHNYDER W, 1990, PROCEEDINGS OF THE FIRST ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P138
   Wu GM, 2001, PR IEEE COMP DESIGN, P501, DOI 10.1109/ICCD.2001.955075
   Yamazaki H, 2000, IEICE T FUND ELECTR, VE83A, P639
   Yu H, 2006, IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, P808, DOI 10.1109/ICCAD.2006.320123
NR 15
TC 2
Z9 3
U1 3
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2010
VL 15
IS 4
AR 33
DI 10.1145/1835420.1835426
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WD
UT WOS:000282762400006
DA 2024-07-18
ER

PT J
AU Clarke, JA
   Constantinides, GA
   Cheung, PYK
AF Clarke, Jonathan A.
   Constantinides, George A.
   Cheung, Peter Y. K.
TI Word-Length Selection for Power Minimization via Nonlinear Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Power consumption; signal processing;
   word length; bitwidth; synthesis; power consumption
AB This article describes the first method for minimizing the dynamic power consumption of a Digital Signal Processing (DSP) algorithm implemented on reconfigurable hardware via word-length optimization. Fast models for estimating the power consumption of the arithmetic components and the routing power of these algorithm implementations are used within a constrained nonlinear optimization formulation that solves a relaxed version of word-length optimization. Tight lower and upper bounds on the cost of the integer word-length problem can be obtained using the proposed solution, with typical upper bounds being 2.9% and 5.1% larger than the lower bounds for area and power consumption, respectively. Heuristics can then use the upper bound as a starting point from which to get even closer to the known lower bound. Results show that power consumption can be improved by up to 40% compared to that achieved when using simple word-length selection techniques, and further comparisons are made between the minimization of different cost functions that give insight into the advantages offered by multiple word-length optimization.
C1 [Clarke, Jonathan A.; Constantinides, George A.; Cheung, Peter Y. K.] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2AZ, England.
C3 Imperial College London
RP Clarke, JA (corresponding author), Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2AZ, England.
EM jclarke@e-ip.com; g.constantinides@imperial.ac.uk;
   p.cheung@imperial.ac.uk
RI Clarke, Jonathan/S-8958-2019
OI Clarke, Jonathan/0000-0003-1495-7746
CR Anderson JH, 2004, IEEE T VLSI SYST, V12, P1015, DOI 10.1109/TVLSI.2004.831478
   [Anonymous], P IEEE S FIELD PROGR
   [Anonymous], P INT C FIELD PROGR
   BENEDETTI A, 2000, P AS C SIGN SYST COM, V1, P355
   Bhoj S, 2007, I C FIELD PROG LOGIC, P159, DOI 10.1109/FPL.2007.4380641
   Bobba S, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P358, DOI 10.1109/ICVD.1999.745182
   Boggs P.T., 1995, ACTA NUMER, V4, P1, DOI 10.1017/s0962492900002518
   Chan SC, 2006, IEEE INT SYMP CIRC S, P5211
   Choy NCK, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P253
   Clarke J. A., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P626
   CLARKE JA, 2008, THESIS IMPERIAL COLL
   Clarke JA, 2008, IEEE INT SYMP CIRC S, P1792, DOI 10.1109/ISCAS.2008.4541787
   Clarke JA, 2006, IEEE INT SYMP CIRC S, P1299
   Clarke JA, 2007, I C FIELD PROG LOGIC, P234, DOI 10.1109/FPL.2007.4380653
   Constantinides GA, 2006, ACM T DES AUTOMAT EL, V11, P26, DOI 10.1145/1124713.1124716
   Constantinides GA, 2002, ANN IEEE SYM FIELD P, P219, DOI 10.1109/FPGA.2002.1106676
   Constantinides GA, 2003, ANN IEEE SYM FIELD P, P81
   Constantinides GA, 2002, APPL MATH LETT, V15, P137, DOI 10.1016/S0893-9659(01)00107-0
   Constantinides GA, 1999, ELECTRON LETT, V35, P2012, DOI 10.1049/el:19991375
   Doi N, 2006, IEICE T FUND ELECTR, VE89A, P3427, DOI 10.1093/ietfec/e89-a.12.3427
   Gaffar AA, 2004, ANN IEEE SYM FIELD P, P79, DOI 10.1109/FCCM.2004.59
   Jiang T., 2004, P 14 ACM GREAT LAK S, P162
   Kim P, 1998, NEUROL DIS, V45, P11
   Knuth Donald Ervin, 1997, ART COMPUTER PROGRAM, V3
   Landman PE, 1996, IEEE T COMPUT AID D, V15, P571, DOI 10.1109/43.503928
   Lee DU, 2006, IEEE T COMPUT AID D, V25, P1990, DOI 10.1109/TCAD.2006.873887
   OZER E, 2004, P INT C COMP CONSTR, P250
   Roy K., 2000, LOW POWER CMOS VLSI
   Shang L, 2001, PR IEEE COMP DESIGN, P46, DOI 10.1109/ICCD.2001.955002
   Sung WY, 1995, IEEE T SIGNAL PROCES, V43, P3087, DOI 10.1109/78.476465
   Wadekar SA, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P54, DOI 10.1109/ICCD.1998.727023
   *XIL INC, 2004, VIRT 2 PRO VIRT 2 PR
   *XIL INC, 2007, XIL POW EST US GUID
NR 33
TC 5
Z9 6
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 39
DI 10.1145/1529255.1529261
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700006
DA 2024-07-18
ER

PT J
AU Zhou, XR
   Yu, CJ
   Petrov, P
AF Zhou, Xiangrong
   Yu, Chenjie
   Petrov, Peter
TI Temperature-Aware Register Reallocation for Register File Power-Density
   Minimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Experimentation
AB Increased chip temperature has been known to cause severe reliability problems and to significantly increase leakage power. The register file has been previously shown to exhibit the highest temperature compared to all other hardware components in a modern high-end embedded processor, which makes it particularly susceptible to faults and elevated leakage power. We show that this is mostly due to the highly clustered register file accesses where a set of few registers physically placed close to each other are accessed with very high frequency. We propose compile-time temperature-aware register reallocation methodologies for breaking such groups of registers and to uniformly distribute the accesses to the register file. This is achieved with no performance and no hardware overheads. We show that the underlying problem is NP-hard, and subsequently introduce and evaluate two efficient algorithmic heuristics. Our extensive experimental study demonstrates the efficiency of the proposed methodology.
C1 [Zhou, Xiangrong; Petrov, Peter] Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
C3 University System of Maryland; University of Maryland College Park
RP Zhou, XR (corresponding author), Univ Maryland, ECE Dept, College Pk, MD 20742 USA.
EM ppetrov@ece.umd.edu
RI Petrov, Peter/HGT-9584-2022
CR AGRAWAL B, 2006, P INT C COMP DES ICC
   Amrutur BS, 2000, IEEE J SOLID-ST CIRC, V35, P175, DOI 10.1109/4.823443
   [Anonymous], 1976, Computer and job-shop scheduling theory
   Atienza D, 2006, LECT NOTES COMPUT SC, V4148, P107
   Babel L, 1998, MATH METHOD OPER RES, V47, P59, DOI 10.1007/BF01193837
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Fisher J.A., 2005, Embedded Computing: A VLIW Approach to Architecture, Compilers, and Tools
   Ganapathy S, 2003, PROCEEDINGS OF THE 2003 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P1013, DOI 10.1109/WSC.2003.1261524
   GUNTHER S, 2001, INTEL TECHN J
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Heo S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P217
   KANDEMIR M, 2000, P WORKSH COMP OP SYS
   Ku JC, 2005, INT SYMP MICROARCH, P283
   Kursun E, 2006, P WORKSH TEMP AW COM
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Li P, 2005, PR IEEE COMP DESIGN, P7
   MAHAJAN R, 2002, P THERMINIC 8
   Mehta H, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P72, DOI 10.1109/LPE.1997.621242
   Mukherjee R, 2006, DES AUT CON, P542, DOI 10.1109/DAC.2006.229218
   NARAYANAN S, 2006, P INT S QUAL EL DES, P570
   Patel K, 2007, GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, P231
   Skadron K, 2003, IEEE MICRO, V23, P52, DOI 10.1109/MM.2003.1261387
   TARJAN D, 2006, CACTI 4 0 INTEGRATED
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   Yeh L.T., 2001, THERMAL MANAGEMENT M
   ZHANG Y, 2003, CS200305 U VIRG
NR 27
TC 4
Z9 4
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 26
DI 10.1145/1497561.1497569
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400008
DA 2024-07-18
ER

PT J
AU Wang, SJ
   Peng, KL
   Hsiao, KC
   Li, KSM
AF Wang, Sying-Jyan
   Peng, Kuo-Lin
   Hsiao, Kuang-Cyun
   Li, Katherine Shu-Min
TI Layout-Aware Scan Chain Reorder for Launch-Off-Shift Transition Test
   Coverage
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
AB Launch-off-shift (LOS) is a popular delay test technique for scan-based designs. However, it is usually not possible to achieve good delay fault coverage in LOS test due to conflicts in test vectors. In this article, we propose a layout-based scan chain ordering method to improve fault coverage for LOS test with limited routing overhead. A fast and effective algorithm is used to eliminate conflicts in test vectors while at the same time restrict the extra scan chain routing. This approach provides many advantages. (1) The proposed method can improve delay fault coverage for LOS test. (2) With layout information taken into account, the routing penalty is limited, and thus the impact on circuit performance will not be significant. Experimental results show that the proposed LOS test method achieves about the same level of delay fault coverage as enhanced scan does, while the average scan chain wire length is about 2.2 times of the shortest scan chain.
C1 [Wang, Sying-Jyan; Peng, Kuo-Lin; Hsiao, Kuang-Cyun] Natl Chung Hsing Univ, Dept Comp Sci & Engn, Taichung 40227, Taiwan.
   [Li, Katherine Shu-Min] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan.
C3 National Chung Hsing University; National Sun Yat Sen University
RP Wang, SJ (corresponding author), Natl Chung Hsing Univ, Dept Comp Sci & Engn, Taichung 40227, Taiwan.
EM sjwang@cs.nchu.edu.tw; s9356009@cs.nchu.edu.tw; s9456064@cs.nchu.edu.tw;
   smli@cse.nsysu.edu.tw
OI Wang, Sying-Jyan/0000-0002-9517-3582
FU National Science Council, Taiwan [NSC95-2221-E-005-153-MY2]
FX This research was partially supported by the National Science Council,
   Taiwan, under grant NSC95-2221-E-005-153-MY2.
CR [Anonymous], 1994, SCAN CHAIN OPTIMIZAT
   Bonhomme Y, 2003, INT TEST CONF P, P488
   Bonhomme Y, 2002, INT TEST CONF P, P796, DOI 10.1109/TEST.2002.1041833
   Cheng K.-T., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P403, DOI 10.1109/TEST.1991.519700
   Gupta P, 2005, IEEE T COMPUT AID D, V24, P1104, DOI 10.1109/TCAD.2005.850900
   GUPTA P, 2003, P AS PAC DES AUT C
   Hsiao Michael S., 2006, VLSI TEST PRINCIPLES, P161, DOI [10.1016/B978-012370597-6/50008-1, DOI 10.1016/B978-012370597-6/50008-1]
   KAJIHARA S, 2006, P INT TEST C
   Kristic A., 1998, DELAY FAULT TESTING
   Leenstra J., 1993, Proceedings of ETC 93. Third European Test Conference (Cat. No.93TH0494-5), P201, DOI 10.1109/ETC.1993.246553
   Li W, 2005, I CONF VLSI DESIGN, P471
   MAO WW, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P387, DOI 10.1109/TEST.1990.114046
   Polian I, 2003, J ELECTRON TEST, V19, P37, DOI 10.1023/A:1021991828423
   Pomeranz I, 2002, PR IEEE COMP DESIGN, P206, DOI 10.1109/ICCD.2002.1106771
   SAVIR J, 1994, IEEE T COMPUT AID D, V13, P1057, DOI 10.1109/43.298042
   SAVIR J, 1992, INTERNATIONAL TEST CONFERENCE 1992 : PROCEEDINGS, P705, DOI 10.1109/TEST.1992.527892
   WAICUKAUSKI JA, 1987, IEEE DES TEST COMPUT, V4, P32, DOI 10.1109/MDT.1987.295104
   Xiao L, 2005, ACM T DES AUTOMAT EL, V10, P258, DOI 10.1145/1059876.1059880
NR 18
TC 7
Z9 8
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 64
DI 10.1145/1391962.1391972
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400010
DA 2024-07-18
ER

PT J
AU Raabe, A
   Hartmann, PA
   Anlauf, JK
AF Raabe, Andreas
   Hartmann, Philipp A.
   Anlauf, Joachim K.
TI ReChannel: Describing and simulating reconfigurable hardware in systemC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; languages; reconfigurable hardware; dynamic reconfiguration;
   systemC; refinement; simulation; hardware description
AB With the ongoing integration of (dynamic) reconfiguration into current system models, new methodologies and tools are needed to help the designer during the development process. This article introduces a language extension for SystemC along with a design methodology for describing and simulating dynamically reconfigurable systems at all levels of abstraction. The presented library provides maximum, freedom of description of reconfiguration behavior and its control, while featuring simulation of runtime configuration, removal, and exchange of custom modules as well as third-party IP-cores during the complete architecture refinement process. When designing at RT-level, the resulting hardware description can easily be synthesized by standard synthesis tools.
C1 [Raabe, Andreas; Hartmann, Philipp A.; Anlauf, Joachim K.] Univ Bonn, Dept Tech Comp Sci, D-53117 Bonn, Germany.
C3 University of Bonn
RP Raabe, A (corresponding author), Univ Bonn, Dept Tech Comp Sci, Romerstr 164, D-53117 Bonn, Germany.
EM raabe@cs.uni-bonn.de; anlauf@cs.uni-bonn.de; philipp.hartmann@offis.de
OI Hartmann, Philipp A./0000-0003-0150-684X
CR [Anonymous], ADV METH DES REC SOC
   [Anonymous], 20 C DES CIRC INT SY
   [Anonymous], FORUM SPECIFICATION
   Bellows P, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P175, DOI 10.1109/FPGA.1998.707895
   BOULDIN D, 2005, P ENG REC SYST ALG E, P7
   Compton K, 2002, ACM COMPUT SURV, V34, P171, DOI 10.1145/508352.508353
   De Brito AV, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P434
   Grimpe E, 2002, SYSTEM ON CHIP DESIGN LANGUAGES, P213
   HARTMANN PA, 2004, FORUM SPECIFICATION
   *IEEE STAND ASS, 2005, 16662005 IEEE STD
   Lysaght P, 1996, IEEE T VLSI SYST, V4, P381, DOI 10.1109/92.532038
   PELKONEN A, 2003, P INT S PAR DISTR PR
   Raabe A, 2005, DES AUT TEST EUROPE, P130, DOI 10.1109/DATE.2005.167
   RAABE A, 2006, P 14 INT C CENTR EUR, P17
   Raabe A, 2006, DES AUT TEST EUROPE, P1541
   TIENSYRJA K, 2004, FORUM DESIGN LANGUAG
   Tredennick N, 2003, ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P3
   Wolf W, 2003, COMPUTER, V36, P38, DOI 10.1109/MC.2003.1193227
NR 18
TC 20
Z9 20
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 15
DI 10.1145/1297666.1297681
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500014
DA 2024-07-18
ER

PT J
AU Fan, HB
   Liu, JP
   Wu, YL
   Cheung, CC
AF Fan, Hongbing
   Liu, Jiping
   Wu, Yu-Liang
   Cheung, Chak-Chung
TI The exact channel density and compound design for generic universal
   switch blocks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE theory; design
AB A switch block of k sides W terminals on each side is said to be universal (a (k, W)-USB) if it is routable for every set of 2-pin nets of channel density at most W. The generic optimum universal switch block design problem is to design a (k, W)-USB with the minimum number of switches for every pair of (k, W). This problem was first proposed and solved for k = 4 in Chang et al. [1996], and then solved for even W or for k <= 6 in Shyu et al. [2000] and Fan et al. [2002b]. No optimum (k, W)-USB is known for k >= 7 and odd W >= 3. But it is already known that when W is a large odd number, a near-optimum (k, W)-USB can be obtained by a disjoint union of(W - f(2)(k))/2 copies of the optimum (k, 2)-USB and a noncompound (k, f(2)(k))-USB, where the value of f(2)(k) is unknown for k >= 8. In this article, we show that f(2)(k) = k+3-i/3 where 1 <= i <= 6 and i  k (mod 6), and present an explicit design for the noncompound (k, f(2)(k))-USB. Combining these two results we obtain the exact designs of (k, W)-USBs for all k >= 7 and odd W >= 3. The new (k, W)-USB designs also yield an efficient detailed routing algorithm.
C1 Wilfrid Laurier Univ, Dept Phys & Comp Sci, Waterloo, ON N2L 3C5, Canada.
   Univ Lethbridge, Dept Math & Comp Sci, Lethbridge, AB T1K 3M4, Canada.
   Chinese Univ Hong Kong, Dept Comp Sci & Engn, Shatin, Hong Kong, Peoples R China.
   Univ London Imperial Coll Sci Technol & Med, Dept Comp, London, England.
C3 Wilfrid Laurier University; University of Lethbridge; Chinese University
   of Hong Kong; Imperial College London
RP Fan, HB (corresponding author), Wilfrid Laurier Univ, Dept Phys & Comp Sci, Waterloo, ON N2L 3C5, Canada.
EM hfan@wlu.ca; ylw@ese.cuhk.edu.hk; rcheung@doe.ic.ac.uk
OI CHEUNG, Chak Chung Ray/0000-0002-6764-0729
CR [Anonymous], 1986, Matching theory
   [Anonymous], 1992, Field-Programmable Gate Arrays
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Chang Yao-Wen., 1996, ACM Trans. Design Autom. Electron. Syst.
   FAN H, 2000, P IEEE INT C COMP AI, P93
   Fan HB, 2006, SCI CHINA SER A, V49, P158, DOI 10.1007/s11425-004-5192-y
   Fan HB, 2002, ACM T DES AUTOMAT EL, V7, P526, DOI 10.1145/605440.605443
   Fan HB, 2002, IEEE T COMPUT, V51, P93, DOI 10.1109/12.980020
   Fan HB, 2001, DES AUT CON, P203, DOI 10.1109/DAC.2001.935505
   Lemieux G., 2003, DESIGN INTERCONNECTI
   Pan JF, 1998, INTEGRATION, V25, P137, DOI 10.1016/S0167-9260(98)00011-X
   ROSE J, 1991, IEEE J SOLID-ST CIRC, V26, P277, DOI 10.1109/4.75006
   Shyu M, 2000, IEEE T COMPUT, V49, P348, DOI 10.1109/12.844347
   Wilton Steven J. E., 1997, Ph.D. Dissertation
   Wu YL, 1996, IEEE T COMPUT AID D, V15, P33, DOI 10.1109/43.486270
NR 16
TC 1
Z9 1
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 19
DI 10.1145/1230800.1230811
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300011
DA 2024-07-18
ER

PT J
AU Kang, KY
   Paul, BC
   Roy, K
AF Kang, Kunhyuk
   Paul, Bipul C.
   Roy, Kaushik
TI Statistical timing analysis using levelized covariance propagation
   considering systematic and random variations of process parameters
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; verification; process variation; spatial correlation;
   statistical timing analysis
ID FLUCTUATIONS
AB Variability in process parameters is making accurate timing analysis of nano-scale integrated circuits an extremely challenging task. In this article, we propose a new algorithm for statistical static timing analysis (SSTA) using levelized covariance propagation (LCP). The algorithm simultaneously considers the effect of die-to-die variations in process parameters as well as within-die variation, including systematic and random variations. In order to efficiently handle complicated process variation models while contending with the arbitrary correlation among timing signals, we employ a compact form of the levelized statistical data structure. Furthermore, we propose two enhancements to the LCP algorithms to the make it practical for the analysis of large sized circuits. Results on several ISCAS'85 benchmark circuits in predictive 70nm technology show an average of 0.19% and 0.57% errors in the mean and standard deviation, respectively, of timing analysis using the proposed technique, as compared to the Monte Carlo-based approach.
C1 Purdue Univ, W Lafayette, IN 47907 USA.
   Toshiba Amer Res, San Jose, CA 95131 USA.
C3 Purdue University System; Purdue University; Toshiba Corporation
RP Kang, KY (corresponding author), Purdue Univ, 1285 Elect Engn Bldg, W Lafayette, IN 47907 USA.
EM kang18@ecn.purdue.edu; bpaul@tari.toshiba.com; kaushik@ecn.purdue.edu
CR Agarwal A, 2003, IEEE T COMPUT AID D, V22, P1243, DOI 10.1109/TCAD.2003.816217
   Agarwal A., 2002, P TAU C
   [Anonymous], 1998, Fundamentals of Modern VLSI Devices
   *BERK, 1996, PRED TECHN MOD
   BERKELAAR M, 1997, P TAU C
   Borkar S, 2003, DES AUT CON, P338
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Chang E, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P499, DOI 10.1109/IEDM.1995.499247
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   CLARK CE, 1961, OPER RES, V9, P85
   Devgan A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P607
   Gupta P, 2004, DES AUT CON, P321
   Hitchcock R. B.  Sr., 1982, ACM IEEE Nineteenth Design Automation Conference Proceedings, P594, DOI 10.1145/800263.809264
   Jess JAG, 2003, DES AUT CON, P932
   JOUPPI NP, 1987, IEEE T COMPUT AID D, V6, P650, DOI 10.1109/TCAD.1987.1270311
   Jyu H.-F., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P126, DOI 10.1109/92.238423
   Le JY, 2004, DES AUT CON, P343, DOI 10.1145/996566.996665
   McWilliams T. M., 1980, Proceedings of the 17th Design Automation Conference, P139, DOI 10.1145/800139.804523
   Nassif SR, 2001, PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P223, DOI 10.1109/CICC.2001.929760
   ORSHANSKY M, 1997, IEEE T COMPUT AID D, V5, P369
   Papoulis A., 1991, Probability, Random Variables and Stochastic Processes
   Rubinstein R. Y., 1981, Simulation and the Monte Carlo Method
   SAKURAI T, 1991, IEEE J SOLID-ST CIRC, V26, P122, DOI 10.1109/4.68126
   Tang XH, 1997, IEEE T VLSI SYST, V5, P369, DOI 10.1109/92.645063
   Visweswariah C, 2004, DES AUT CON, P331, DOI 10.1145/996566.996663
   Visweswariah C, 2003, DES AUT CON, P343
NR 26
TC 14
Z9 20
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2006
VL 11
IS 4
BP 848
EP 879
DI 10.1145/1179461.1179464
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 121HA
UT WOS:000243147500003
DA 2024-07-18
ER

PT J
AU Lysecky, R
   Stitt, G
   Vahid, F
AF Lysecky, Roman
   Stitt, Greg
   Vahid, Frank
TI Warp processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 41st Design Automation Conference
CY JUN 07-11, 2004
CL San Diego, CA
SP ACM SIGDA, EDA, IEEE, IEEE Circuits & Syst Soc, IEEE CASS CANDE
DE design; experimentation; performance; warp processors; hardware/software
   partitioning; FPGA; configurable logic; just-in-time (JIT) compilation;
   dynamic optimization; hardware/software codesign
AB We describe a new processing architecture, known as a warp processor, that utilizes a field-programmable gate array (FPGA) to improve the speed and energy consumption of a software binary executing on a microprocessor. Unlike previous approaches that also improve software using an FPGA but do so using a special compiler, a warp processor achieves these improvements completely transparently and operates from a standard binary. A warp processor dynamically detects the binary's critical regions, reimplements those regions as a custom hardware circuit in the FPGA, and replaces the software region by a call to the new hardware implementation of that region. While not all benchmarks can be improved using warp processing, many can, and the improvements are dramatically better than those achievable by more traditional architecture improvements. The hardest part of warp processing is that of dynamically reimplementing code regions on an FPGA, requiring partitioning, decompilation, synthesis, placement, and routing tools, all having to execute with minimal computation time and data memory so as to coexist on chip with the main processor. We describe the results of developing our warp processor. We developed a custom FPGA fabric specifically designed to enable lean place and route tools, and we developed extremely fast and efficient versions of partitioning, decompilation, synthesis, technology mapping, placement, and routing. Warp processors achieve overall application speedups of 6.3X with energy savings of 66% across a set of embedded benchmark applications. We further show that our tools utilize acceptably small amounts of computation and memory which are far less than traditional tools. Our work illustrates the feasibility and potential of warp processing, and we can foresee the possibility of warp processing becoming a feature in a variety of computing domains, including desktop, server, and embedded applications.
C1 Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
   Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
   Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA USA.
C3 University of Arizona; University of California System; University of
   California Riverside; University of California System; University of
   California Irvine
RP Lysecky, R (corresponding author), Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
EM rlysecky@ece.arizona.edu
CR *ALT CORP, 2005, EXC EMB PROC SOL
   *ALT CORP, 2005, FPSLIC AVR FPGA
   *ALT CORP, 2006, CUST SHOWC
   [Anonymous], SIGARCH COMPUT ARCHI
   Balboni A, 1996, FOURTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CO-DESIGN (CODES/CASHE '96), PROCEEDINGS, P62, DOI 10.1109/HCS.1996.492227
   BANERJEE P, 2004, P EMB SIGN PROC C GS
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Böhm W, 2002, J SUPERCOMPUT, V21, P117, DOI 10.1023/A:1013623303037
   BRELAZ D, 1979, COMMUN ACM, V22, P251, DOI 10.1145/359094.359101
   CHEN W, 2004, P INT S FIELD PROGR, P97
   Chow P, 1999, IEEE T VLSI SYST, V7, P191, DOI 10.1109/92.766746
   CHRISTENSEN F, 2004, XCELL J          WIN
   CIFUENTES C, 1999, P WORKSH BIN TRANSL, P12
   CIFUENTES C, 1996, LECT NOTES COMPUTER, V1060, P91
   Cifuentes Cristina, 1998, 439 U QUEENSL DEP CO
   *DH BROWN ASS, 2004, CRAY XD1 BRINGS HIGH
   *EEMBC, 2005, EMB MICR BENCHM CONS
   ELES P, 1997, KLUWERS DESIGN AUTOM, V2, P5
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   Gajski DD, 1998, IEEE T VLSI SYST, V6, P84, DOI 10.1109/92.661251
   Gokhale MB, 1998, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P126, DOI 10.1109/FPGA.1998.707890
   Gordon-Ross A., 2003, P 2003 INT C COMP AR, P117
   Guo Z, 2005, DES AUT TEST EUROPE, P112
   Hauser JR, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P12, DOI 10.1109/FPGA.1997.624600
   Henkel J, 1997, DES AUT CON, P691, DOI 10.1145/266021.266323
   Kean J.F., 2004, P FPGA04, P233
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lysecky R, 2005, ANN IEEE SYM FIELD P, P57
   Lysecky R, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P480, DOI 10.1109/DATE.2004.1268892
   Lysecky R, 2004, DES AUT CON, P954, DOI 10.1145/996566.996819
   Lysecky R, 2004, IEEE T VLSI SYST, V12, P120, DOI 10.1109/TVLSI.2003.820522
   Lysecky R, 2003, DES AUT CON, P334
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Marquardt A, 2000, IEEE T VLSI SYST, V8, P84, DOI 10.1109/92.820764
   Matsushima S, 2000, POLYM J, V32, P828, DOI 10.1295/polymj.32.828
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   Mittal G, 2004, DES AUT CON, P389, DOI 10.1145/996566.996678
   MORRIS K, 2005, FPGA PROGRAMMABL APR
   Press W. H., 2002, Numerical Recipes in C: the Art of Scientific Computing, V2nd ed., DOI DOI 10.1119/1.14981
   SINGH S, 1992, IEEE J SOLID-ST CIRC, V27, P3
   Stitt G, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P285
   Stitt G, 2003, DES AUT CON, P250
   Stitt G, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P164, DOI 10.1109/ICCAD.2002.1167529
   STITT G, 2005, P INT C COMP AID DES
   *TENS INC, 2006, XPRES COMP AUT GEN P
   Venkataramani G., 2001, PROC 2001 INT C COMP, P116
   VISSERS K, 2004, P C COMP ARCH SYNTH
   *XIL INC, 2005, VIRT 4 FPGAS
   *XIL INC, 2005, CUST SUCC STOR
   *XIL INC, 2004, PARTN SUCC XIL PHOT
   *XIL INC, 2004, VIRT 2 PRO PROX FPGA
   ZAGHA M, 1996, P 1996 ACM IEEE SUP
   Zhang C.X., 1997, S OPERATING SYSTEMS, P15
   Zilles CB, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P241, DOI 10.1109/HPCA.2001.903267
NR 55
TC 75
Z9 84
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2006
VL 11
IS 3
BP 659
EP 681
DI 10.1145/1142980.1142986
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 063YH
UT WOS:000239055300006
DA 2024-07-18
ER

PT J
AU Lee, JJ
   Mooney, VJ
AF Lee, JJ
   Mooney, VJ
TI An <i>O</i>(<i>min</i>(<i>m</i>, <i>n</i>)) parallel deadlock detection
   algorithm
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE deadlock detection
AB This article presents a novel Parallel Deadlock Detection Algorithm (PDDA) and its hardware implementation, Deadlock Detection Unit (DDU). PDDA uses simple Boolean representations of request, grant, and no activity so that the hardware implementation of PDDA becomes easier and operates faster. We prove the correctness of PDDA and that the DDU has a runtime complexity of 0(min(m, n)), where m is the number of resources and n is the number of processes. The DDU reduces deadlock detection time by 99%, (i.e., 100X) or more compared to software implementations of deadlock detection algorithms. An experiment involving a practical situation with an early deadlock condition showed that the time measured from application initialization to deadlock detection was reduced by 46% by employing the DDU as compared to detecting deadlock in software.
C1 Georgia Inst Technol, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Georgia Inst Technol, Atlanta, GA 30332 USA.
EM jaehwan@ece.gatech.edu; mooney@ece.gatech.edu
OI Lee, John/0000-0002-5335-9071
CR *AMIS, 2003, AMI SEM
   [Anonymous], ACM COMPUT SURVEYS
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   Coffman E. G., 1971, ACM COMPUT SURV, V3, P67, DOI DOI 10.1145/356586.356588
   COUDERT O, 1993, P 30 ACM IEEE DES AU, P625
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   *ITRS, 2004, INT TECHN ROADM SEM
   Kim J., 1991, IEEE TENCON '91, P219
   LEE JM, 2004, THESIS GEORGIA I TEC
   Leibfried T. F.  Jr., 1989, Operating Systems Review, V23, P45, DOI 10.1145/858344.858348
   MAEKAWA M, 1987, OPERATING SYSTEMS AD, pCH4
   MCCLUSKEY EL, 1959, BELL SYSTEM TECHNIQU, V35, P1417
   *MG, 2004, XRAY DEB
   *MG, 2004, MENT GRAPH HARDW SOF
   Morgan S, 2000, IEEE SPECTRUM, V37, P44, DOI 10.1109/6.833027
   Shiu PH, 2001, PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/HSC.2001.924654
   SHOSHANI A, 1970, 4 ANN PRINC C INF SC
   SUN D, 2002, GITCC0219
   *SYNOPSYS, 2004, DES COMP
   *SYNOPSYS, 2004, VCS VER SIM
NR 20
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2005
VL 10
IS 3
BP 573
EP 586
DI 10.1145/1080334.1080341
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 960AL
UT WOS:000231562500007
DA 2024-07-18
ER

PT J
AU Hung, WNN
   Song, XY
   Aboulhamid, EM
   Kennings, A
   Coppola, A
AF Hung, WNN
   Song, XY
   Aboulhamid, EM
   Kennings, A
   Coppola, A
TI Segmented channel routability via satisfiability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; verification; satisfiability
AB Segmented channel routing is fundamental to the routing of row-based FPGAs. In this paper, we study segmented channel routability via satisfiability. Our method encodes the horizontal and vertical constraints of the routing problem as Boolean conditions. The routability constraint is satisfiable if and only if the net connections in the segmented channel are routable. Empirical results show that the method is time-efficient and applicable to large problem instances.
C1 Intel Corp, Santa Clara, CA 95051 USA.
   Portland State Univ, Dept ECE, Portland, OR 97207 USA.
   Univ Montreal, Dept Informat & Rech Operat, Montreal, PQ H3C 3J7, Canada.
   Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada.
   Cypress Semicond Inc, Beaverton, OR 97124 USA.
C3 Intel Corporation; Portland State University; Universite de Montreal;
   University of Waterloo; Infineon Technologies; Infineon Technologies
   Americas Corp.
RP Synpl Inc, 600 W Calif Ave, Sunnyvale, CA 94086 USA.
EM william_hung@alunmi.utexas.net
CR *ACTEL CORP, 1991, ACT FAM FPGA DAT
   Aloul FA, 2002, DES AUT CON, P731, DOI 10.1109/DAC.2002.1012719
   BROWN S, 1992, IEEE T COMPUT AID D, V11, P620, DOI 10.1109/43.127623
   DEVADAS S, 1989, 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P294, DOI 10.1109/ICCAD.1989.76956
   Junttila TA, 2000, LECT NOTES ARTIF INT, V1861, P553
   LIMIEUX G, 1993, P ACM PHYS DES WORKS
   MASSOUD P, 1994, IEEE T CAD, V13, P12
   Moskewicz M., 2001, P DES AUT C
   Nam G., 2001, P INT S PHYS DESIGN, P222
   NAM G, 1999, P IEEE INT C VLSI DE
   ROY K, 1993, IEEE T COMPUT AID D, V12, P1695, DOI 10.1109/43.248080
   ROYCHOWDHURY VP, 1993, IEEE T COMPUT AID D, V12, P79, DOI 10.1109/43.184845
   Song XY, 2003, IEEE T VLSI SYST, V11, P511, DOI 10.1109/TVLSI.2003.812322
   THAKUR S, 1997, IEEE T CAD, V16
   TRIMBERGER S, 1995, P ACM IEEE DES AUT C
   Wood RG, 1998, IEEE T VLSI SYST, V6, P222, DOI 10.1109/92.678873
   Wu Y.-L., 1993, Proceedings EURO-DAC '93. European Design Automation Conference with EURO-VHDL '93 (Cat. No.93CH3352-2), P104, DOI 10.1109/EURDAC.1993.410623
   XU H, 2003, IEEE T CAD, P635
   Yang CH, 2000, ACM T DES AUTOMAT EL, V5, P735, DOI 10.1145/348019.348574
   Zhang LT, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P279, DOI 10.1109/ICCAD.2001.968634
   ZHU K, 1992, P INT C COMP AID DES
NR 21
TC 10
Z9 10
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2004
VL 9
IS 4
BP 517
EP 528
DI 10.1145/1027084.1027090
PG 12
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 879PF
UT WOS:000225729000006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Dandalis, A
   Prasanna, VK
AF Dandalis, A
   Prasanna, VK
TI An adaptive cryptographic engine for Internet protocol security
   architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; adaptive computing; configurable; high
   performance; performance tradeoffs; reconfigurable components;
   reconfigurable computing; reconfigurable systems; cryptography; IPSec;
   AES
AB Architectures that implement the Internet Protocol Security (IPSec) standard have to meet the enormous computing demands of cryptographic algorithms. In addition, IPSec architectures have to be flexible enough to adapt to diverse security parameters. This article proposes an FPGA-based Adaptive Cryptographic Engine ( ACE) for IPSec architectures. By taking advantage of FPGA technology, ACE can adapt to diverse security parameters on the fly while providing superior performance compared with software-based solutions. In this paper, we focus on performance issues. A diverse set of private-key cryptographic algorithms is utilized to demonstrate the applicability of the proposed cryptographic engine. The time performance metrics are throughput and key-setup latency. The latency metric is the most important measure for IPSec where a small amount of data is processed per key and key context switching occurs repeatedly. We are not aware of any published results that include extensive key-setup latency results.
C1 Univ So Calif, Dept EES Syst, Los Angeles, CA 90089 USA.
   Intel Corp, Hillsboro, OR 97124 USA.
C3 University of Southern California; Intel Corporation
RP Univ So Calif, Dept EES Syst, 3740 McClintock Ave,EEB 200C, Los Angeles, CA 90089 USA.
EM prasanna@ganges.usc.edu
CR Anderson Ross J., 1998, Serpent: A Proposal for the Advanced Encryption Standard
   [Anonymous], 1999, RIJNDAEL BLOCK CIPHE
   [Anonymous], SCI AM JUN
   AOKI K, 2000, P 3 AES CAND C
   BASSHAM LE, 2000, P 3 AES CAND C
   BROWN S, 1996, P IEEE DES TEST COMP
   Burwick Carolynn., 1999, MARS CANDIDATE CIPHE
   CHU YJ, 1965, SCI SINICA, V14, P1396
   DANDALIS A, 1999, P REC ARCH WORKSH
   DANDALIS A, 2001, THESIS U SO CALIFORN
   DANDALIS A, 2001, P INT S FIELD PROGR
   Dowd PW, 1998, COMPUTER, V31, P24, DOI 10.1109/2.708446
   EDMONDS J, 1967, J RES NBS B MATH SCI, VB 71, P233, DOI 10.6028/jres.071B.032
   ELBIRT AJ, 2000, P 3 AES CAND C
   FARRAHI AH, 1994, IEEE T COMPUT AID D, V13, P1319, DOI 10.1109/43.329262
   Fowler Dennis:., 1999, Virtual Private Networks Making The Right Connection
   GAJ K, 2000, P 3 AES CAND C
   GOKHALE M, 1997, P IEEE S FIELD PROGR
   HADLEY JD, 1995, P IEEE S FIELD PROGR
   HUDSON R, 1998, P IEEE S FIELD PROGR
   Kim H, 2001, IEEE T VLSI SYST, V9, P509, DOI 10.1109/92.931228
   Klimesh M., 2001, HARDWARE IMPLEMENTAT
   McHenry J. T., 1997, P IEEE S FIELD PROGR
   MCMILLAN S, 2001, P INT C FIELD PROGR
   PERIYAYACHERI S, 1999, P PAR DISTR COMP SYS
   Rivest RonaldL., 1998, RC6 BLOCK CIPHER
   Rose J., 1993, P IEEE
   Schneier B., 1998, TWOFISH 128 BIT BLOC
   Schneier B., 2015, APPL CRYPTOGRAPHY, VSecond
   SWANCHARA S, 1998, P IEEE S FIELD PROGR
   TAYLOR R, 1999, P WORKSH CRYPT HARDW
   WEEKS B, 2000, P 3 AES CAND C
   *XIL, XIL VIRT SER FPGAS
   *XIL JBITS, XIL JBITS SDK
   AES ADV ENCRYPTION S
NR 35
TC 17
Z9 21
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2004
VL 9
IS 3
BP 333
EP 353
DI 10.1145/1013948.1013952
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 847DU
UT WOS:000223373700004
DA 2024-07-18
ER

PT J
AU Dahiya, A
   Mittal, P
   Rohilla, R
AF Dahiya, Ayush
   Mittal, Poornima
   Rohilla, Rajesh
TI Modified Decoupled Sense Amplifier with Improved Sensing Speed for
   Low-Voltage Differential SRAM
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Low voltage SRAM; sensing delay; sense amplifier; SRAM sensing;
   transient analysis
ID BIT-LINE; OPTIMIZATION; IMPACT
AB A modified decoupled sense amplifier (MDSA) and modified decoupled sense amplifier with NMOS footswitch is proposed for improved sensing in differential SRAM for low-voltage operation at the 22-nm technology node. The MDSA and MDSANF both offer notable improvements to read delay over conventional voltage and current sense amplifiers. At an operating voltage of 0.8 V, the MDSA exhibited a reduced delay of 28.6%, 41.79%, 37.74%, and 30.94% compared to modified clamped sense amplifier (MCSA), double tail sense amplifier (DTSA), modified hybrid sense amplifier (MHSA), and conventional latch-type sense amplifier (LSA), respectively. Similarly, the MDSANF demonstrated a delay reduction of 26.13%, 39.78%, 35.58%, and 28.55% over MCSA, DTSA, MHSA, and LSA, respectively. To validate the performance, the MDSA and MDSANF are evaluated using the variation in delay and power consumption across various supply voltages, process corners, input differential bit line voltage (Delta V-BL), bit line capacitance (C-BL), and the sizing of decoupling transistors. Monte Carlo simulations were conducted to analyse the impact of voltage threshold variations on transistor mismatch which leads to an increased occurrence of read failures and a decline in SRAM yield. The performance analysis of various voltage and current sense amplifiers is presented along with MDSA and MDSANF. Area consideration for selection of sensing scheme is important and as such layout of MDSA and MDSANF was performed conforming to the design rules and estimated area for MDSA is 0.297 mu m(2) whereas MDSANF occupies 0.5192 mu m(2).
C1 [Dahiya, Ayush; Mittal, Poornima; Rohilla, Rajesh] Delhi Technol Univ, Dept Elect & Commun Engn, Bawana Rd, New Delhi 110042, Delhi, India.
C3 Delhi Technological University
RP Dahiya, A (corresponding author), Delhi Technol Univ, Dept Elect & Commun Engn, Bawana Rd, New Delhi 110042, Delhi, India.
EM ayushdahiya010@gmail.com; poornimamittal@dtu.ac.in; rajesh@dce.ac.in
CR Abbasian E, 2022, INT J CIRC THEOR APP, V50, P1537, DOI 10.1002/cta.3231
   Bhavnagarwala AJ, 2001, IEEE J SOLID-ST CIRC, V36, P658, DOI 10.1109/4.913744
   BLALOCK TN, 1991, IEEE J SOLID-ST CIRC, V26, P542, DOI 10.1109/4.75052
   CHEE PY, 1992, ELECTRON LETT, V28, P871, DOI 10.1049/el:19920550
   Chen J, 2021, IEEE T CIRCUITS-I, V68, P1520, DOI 10.1109/TCSI.2021.3054972
   Do AT, 2007, ELECTRON LETT, V43, P1421, DOI 10.1049/el:20072927
   Dutt D, 2022, ADV ELECTR ELECTRON, V20, P285, DOI 10.15598/aeee.v20i3.4373
   Fragasse R, 2019, IEEE T CIRCUITS-I, V66, P2037, DOI 10.1109/TCSI.2019.2902102
   Hernández C, 2011, J PARALLEL DISTR COM, V71, P651, DOI 10.1016/j.jpdc.2010.09.006
   Khellah MM, 2001, IEEE T VLSI SYST, V9, P590, DOI 10.1109/92.953493
   KOBAYASHI T, 1993, IEICE T ELECTRON, VE76C, P863
   Lorenzo R, 2022, INT J CIRC THEOR APP, V50, P1557, DOI 10.1002/cta.3232
   Mittal P, 2022, MICROPROCESS MICROSY, V90, DOI 10.1016/j.micpro.2022.104491
   Nanoscale Integration Arizona State University and Modeling Group, 2008, Predictive Technology Models
   Naveen Verma, 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P328
   Patel D, 2021, IEEE T CIRCUITS-I, V68, P3265, DOI 10.1109/TCSI.2021.3081917
   Rawat B, 2023, ACM T DES AUTOMAT EL, V28, DOI 10.1145/3576198
   Rawat B, 2022, CIRC SYST SIGNAL PR, V41, P2779, DOI 10.1007/s00034-021-01912-5
   Rawat B, 2021, INT J CIRC THEOR APP, V49, P1435, DOI 10.1002/cta.2960
   Rawat Bhawna, 2022, Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences, V478, P2259
   Reniwal BS, 2019, CIRC SYST SIGNAL PR, V38, P1482, DOI 10.1007/s00034-018-0934-1
   Reyserhove H, 2017, IEEE J SOLID-ST CIRC, V52, P1904, DOI 10.1109/JSSC.2017.2693241
   Schinkel D., 2007, 2007 IEEE INT SOL ST, P314, DOI DOI 10.1109/ISSCC.2007.373420
   SEEVINCK E, 1991, IEEE J SOLID-ST CIRC, V26, P525, DOI 10.1109/4.75050
   Shah JS, 2013, IEEE T CIRCUITS-II, V60, P477, DOI 10.1109/TCSII.2013.2268312
   Sharma V, 2011, IEEE J SOLID-ST CIRC, V46, P2416, DOI 10.1109/JSSC.2011.2159056
   Shen S, 2023, IEEE T CIRCUITS-II, V70, P1139, DOI 10.1109/TCSII.2022.3219136
   Wang JS, 1998, P IEEE INT ASIC C&E, P163
   Wicht B, 2004, IEEE J SOLID-ST CIRC, V39, P1148, DOI 10.1109/JSSC.2004.829399
   Zhao Y, 2022, MICROELECTRON J, V128, DOI 10.1016/j.mejo.2022.105578
   Zhu H, 2014, IEEE T CIRCUITS-I, V61, P1473, DOI 10.1109/TCSI.2013.2289411
   Zhu JF, 2013, IETE TECH REV, V30, P72, DOI 10.4103/0256-4602.107343
NR 32
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 94
DI 10.1145/3611672
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600007
DA 2024-07-18
ER

PT J
AU Monjur, M
   Calzadillas, J
   Yu, QY
AF Monjur, Mohammad
   Calzadillas, Joshua
   Yu, Qiaoyan
TI Hardware Security Risks and Threat Analyses in Advanced Manufacturing
   Industry
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Security threats; sensor; hardware Trojan; side-channel analysis;
   communication; cybersecurity
ID CYBERSECURITY
AB The advanced manufacturing industry (AMI) faces many unique challenges from the cyber-physical domain. Security threats are originated from two integral parts: software and hardware. Over the past decade, software security has been addressed extensively, but hardware security has not received enough attention. This work analyzes the security vulnerabilities of typical electronic devices deployed to AMI and proposes three attack models for sensing nodes, local storage and processing edge devices, and wired/wireless communication interfaces, respectively. Practical security attacks on hardware are demonstrated in this work to inspire the development of feasible countermeasures against hardware Trojans, fault injection attacks, and external signal interference. Moreover, this work highlights the unique security challenges posed by advanced manufacturing applications. To mitigate those security attacks in AMI, this work suggests guidelines for the defense method design that can effectively protect the hardware in AMI.
C1 [Monjur, Mohammad; Calzadillas, Joshua; Yu, Qiaoyan] Univ New Hampshire, Durham, NH 03824 USA.
C3 University System Of New Hampshire; University of New Hampshire
RP Monjur, M (corresponding author), Univ New Hampshire, Durham, NH 03824 USA.
EM mmm1143@wildcats.unh.edu; joshua.calzdillas@unh.edu; qiaoyan.yu@unh.edu
OI Calzadillas, Joshua/0009-0001-2434-0339; Monjur,
   Mohammad/0000-0003-1310-8910; Yu, Qiaoyan/0000-0002-7232-8529
FU National Science Foundation [CNS-1652474, DGE-2154606]
FX This project is partially supported by National Science Foundation
   Awards CNS-1652474 and DGE-2154606.
CR Abdullahi M, 2022, ELECTRONICS-SWITZ, V11, DOI 10.3390/electronics11020198
   Antonopoulos A, 2017, PROC EUR TEST SYMP
   Aouedi O, 2023, IEEE T IND INFORM, V19, P286, DOI 10.1109/TII.2022.3156642
   Aras E, 2017, PROCEEDINGS OF THE 14TH EAI INTERNATIONAL CONFERENCE ON MOBILE AND UBIQUITOUS SYSTEMS: COMPUTING, NETWORKING AND SERVICES (MOBIQUITOUS 2017), P363, DOI 10.1145/3144457.3144478
   Berman DS, 2019, INFORMATION, V10, DOI 10.3390/info10040122
   Cavallo Christian, 2022, What is Advanced Manufacturing?
   Chang D, 2015, IEEE VLSI TEST SYMP
   Chao Gao, 2019, 2019 IEEE International Conference on Industrial Internet (ICII). Proceedings, P200, DOI 10.1109/ICII.2019.00045
   Chen BT, 2018, IEEE ACCESS, V6, P6505, DOI 10.1109/ACCESS.2017.2783682
   Choi CS, 2018, 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), P184
   Cojocar L, 2019, P IEEE S SECUR PRIV, P55, DOI 10.1109/SP.2019.00089
   Corallo A, 2023, IEEE T ENG MANAGE, V70, P3745, DOI 10.1109/TEM.2021.3084687
   Cruz J, 2018, DES AUT TEST EUROPE, P1598, DOI 10.23919/DATE.2018.8342270
   Forte D., 2017, Journal of Hardware and Systems Security, V1, P85, DOI [10.1007/s41635-017-0001-6, DOI 10.1007/S41635-017-0001-6]
   Ginter Andrew., 2018, The Top 20 Cyberattacks on Industrial Control Systems
   de Azambuja AJG, 2023, ELECTRONICS-SWITZ, V12, DOI 10.3390/electronics12081920
   Hasegawa K, 2018, IEEE TRUST BIG, P1891, DOI 10.1109/TrustCom/BigDataSE.2018.00287
   Hasegawa K, 2017, IEEE INT SYMP CIRC S, P2154
   Hasegawa K, 2016, IEEE INT ON LINE, P203, DOI 10.1109/IOLTS.2016.7604700
   Hou YM, 2018, PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P195, DOI 10.1109/HST.2018.8383914
   Hu TF, 2019, PROC INT CONF ANTI, P202, DOI [10.1109/icasid.2019.8924992, 10.1109/ICASID.2019.8924992]
   Hutchins MJ, 2015, PROCEDIA MANUF, V1, P47, DOI 10.1016/j.promfg.2015.09.060
   Jain A, 2020, IEEE VLSI TEST SYMP, DOI 10.1109/vts48691.2020.9107641
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Khan MNI, 2019, DES AUT TEST EUROPE, P396, DOI [10.23919/DATE.2019.8714843, 10.23919/date.2019.8714843]
   Kim M, 2019, IEEE T COMPUT, V68, P1428, DOI 10.1109/TC.2019.2907248
   Kim S, 2021, IEEE T IND INFORM, V17, P7412, DOI 10.1109/TII.2021.3052182
   Laghari SU, 2021, IEEE ACCESS, V9, P154380, DOI 10.1109/ACCESS.2021.3127515
   Lehmhus D, 2016, PROC TECH, V26, P284, DOI 10.1016/j.protcy.2016.08.038
   Li S, 2022, 2022 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT), DOI 10.1109/ICMMT55580.2022.10022934
   Mahesh P, 2021, P IEEE, V109, P495, DOI 10.1109/JPROC.2020.3032074
   Monjur M.M.R., 2022, Front. Sens, V3, P850056, DOI [10.3389/fsens.2022.850056, DOI 10.3389/FSENS.2022.850056]
   Monjur MR, 2020, MIDWEST SYMP CIRCUIT, P1064, DOI 10.1109/MWSCAS48704.2020.9184680
   Monjur M, 2022, PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, P469, DOI 10.1145/3526241.3530829
   Monjur M, 2022, INT SYM QUAL ELECT, P263, DOI 10.1109/ISQED54688.2022.9806290
   Monjur MMR, 2021, 2021 IEEE VIRTUAL IEEE INTERNATIONAL SYMPOSIUM ON TECHNOLOGIES FOR HOMELAND SECURITY, DOI 10.1109/HST53381.2021.9619847
   Narasimhan S, 2013, IEEE T COMPUT, V62, P2183, DOI 10.1109/TC.2012.200
   Neshenko N, 2019, IEEE COMMUN SURV TUT, V21, P2702, DOI 10.1109/COMST.2019.2910750
   NXP Semiconductors, 2018, IoTDevice Secure Connectionwith LoRa
   Park J. M., 2015, Advanced High Performance Research Reactor Fuel Development., P1, DOI DOI 10.1145/2735960.2735984
   Pavlidis A, 2022, IEEE VLSI TEST SYMP, DOI 10.1109/VTS52500.2021.9794208
   Rao VV, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P161, DOI 10.1109/HST.2017.7951825
   Rao VV, 2017, 2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017)
   Rebane Jackson C., 2011, The Stuxnet ComputerWorm and Industrial Control System Security
   Ruize Wang, 2020, ASHES'20: Proceedings of the 4th Workshop on Attacks and Solutions in Hardware Security, P35, DOI 10.1145/3411504.3421214
   Shoukry Y, 2013, LECT NOTES COMPUT SC, V8086, P55, DOI 10.1007/978-3-642-40349-1_4
   Stine Deborah, 2010, PCAST Launches Policy Forum on the Future of U. S. Advanced Manufacturing
   Stoffer V., 2013, Outdated computers and operating systems
   Suragani R, 2022, 2022 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HOST54066.2022.9839919
   Wang JF, 2017, INT TEST CONF P
   Wang YC, 2019, PR IEEE COMP DESIGN, P672, DOI 10.1109/ICCD46524.2019.00097
   Wu DZ, 2018, J MANUF SYST, V48, P3, DOI 10.1016/j.jmsy.2018.03.006
   Wu XC, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P645, DOI 10.1145/3297858.3304039
   Xiong Q, 2015, IEEE T INF FOREN SEC, V10, P932, DOI 10.1109/TIFS.2015.2392564
   Yan MT, 2018, MIDWEST SYMP CIRCUIT, P857, DOI 10.1109/MWSCAS.2018.8623865
   Yang KY, 2016, P IEEE S SECUR PRIV, P18, DOI 10.1109/SP.2016.10
   Zhang Yuanyuan, 2022, 2022 IEEE 10 JOINT I, V10, P2290, DOI [10.1109/ITAIC54216.2022.9836937, DOI 10.1109/ITAIC54216.2022.9836937]
NR 57
TC 1
Z9 1
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 83
DI 10.1145/3603502
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700016
DA 2024-07-18
ER

PT J
AU Yang, DC
   Li, HY
   Yu, WJ
   Guo, YB
   Liang, WJ
AF Yang, Dingcheng
   Li, Haoyuan
   Yu, Wenjian
   Guo, Yuanbo
   Liang, Wenjie
TI CNN-Cap: Effective Convolutional Neural Network-based Capacitance Models
   for Interconnect Capacitance Extraction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Interconnect capacitance extraction; pattern matching; machine learning;
   convolutional neural network
ID SOLVER
AB Accurate capacitance extraction is becoming more important for designing integrated circuits under advanced process technology. The pattern matching-based full-chip extraction methodology delivers fast computational speed but suffers from large error and tedious efforts on building capacitance models of the increasing structure patterns. In this work, we propose an effective method for building convolutional neural network (CNN)-based capacitance models (called CNN-Cap) for two-dimensional (2-D) and three-dimensional (3-D) interconnect structures. With a novel grid-based data representation, the proposed method is able to model 2-D pattern structure and 3-D window structure with a variable number of conductors to largely reduce the number of patterns or increase the accuracy. Based on the ability of ResNet architecture on capturing spatial information and the proposed training skills, the obtained CNN-Cap exhibits much better performance over the multilayer perception neural network-based capacitance model while being more versatile. Extensive experiments on a 55 nm and a 15 nm process technologies have demonstrated that the error of total capacitance produced with 2-D CNN-Cap is always within 1.3%, and the error of produced coupling capacitance is less than 10% in over 99.5% probability. For 3-D structures, CNN-Cap predicts the total capacitance with less than 5% error in 99% probability and with a maximum error of 7.7%. For the tested 2-D and 3-D structures, the CNN-Cap run on a GPU server is more than 4,000x and 12,000x, respectively, faster than the conventional field solver Raphael, while consuming negligible memory.
C1 [Yang, Dingcheng; Li, Haoyuan; Yu, Wenjian; Guo, Yuanbo; Liang, Wenjie] Tsinghua Univ, Dept Comp Sci & Technol, BNRist, Beijing 100084, Peoples R China.
C3 Tsinghua University
RP Yu, WJ (corresponding author), Tsinghua Univ, Dept Comp Sci & Technol, BNRist, Beijing 100084, Peoples R China.
EM ydc19@mails.tsinghua.edu.cn; lihaoyua17@mails.tsinghua.edu.cn;
   yu-wj@tsinghua.edu.cn; guoyb17@mails.tsinghua.edu.cn;
   liang-wj18@tsinghua.org.cn
RI Yang, Dingcheng/GON-7211-2022; yu, wenjian/F-5221-2019
OI Li, Haoyuan/0000-0001-9135-4346; Yang, Dingcheng/0000-0001-6117-554X;
   Guo, Yuanbo/0000-0003-0185-203X
FU National Key R&D Program of China [2021ZD0114703]; National Natural
   Science Foundation of China [62090025]
FX This work is partially supported by the National Key R&D Program of
   China (Grant No. 2021ZD0114703) and the National Natural Science
   Foundation of China (Grant No. 62090025). The preliminary version has
   been presented at the IEEE/ACM International Conference on
   Computer-Aided Design (ICCAD) in 2021.
CR Abouelyazid MS, 2022, ASIA S PACIF DES AUT, P371, DOI 10.1109/ASP-DAC52403.2022.9712514
   [Anonymous], 2005, Encyclopedia of rf and microwave engineering
   Bhanushali K., 2015, P 2015 S INT S PHYS, P165
   CHOUDHURY U, 1995, IEEE T COMPUT AID D, V14, P470, DOI 10.1109/43.372374
   Cong J, 1997, DES AUT CON, P627, DOI 10.1145/266021.266303
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   Kasai R, 2019, PROCEEDINGS OF 2019 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION ENGINEERING AND TECHNOLOGY (ICCET 2019), P168, DOI [10.1109/iccet.2019.8726919, 10.1109/ICCET.2019.8726919]
   Kingma Diederik P., 2015, P 3 INT C LEARN
   Lavagno L., 2006, EDA IC IMPLEMENTATIO
   LECOZ YL, 1992, SOLID STATE ELECTRON, V35, P1005, DOI 10.1016/0038-1101(92)90332-7
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Li ZX, 2020, INT SYM QUAL ELECT, P457, DOI [10.1109/ISQED48828.2020.9136970, 10.1109/isqed48828.2020.9136970, 10.21437/Interspeech.2020-1960]
   NABORS K, 1991, IEEE T COMPUT AID D, V10, P1447, DOI 10.1109/43.97624
   NCSU EDA group, 2020, FreePDK15
   Sen P, 2006, IEEE T MICROW THEORY, V54, P2604, DOI 10.1109/TMTT.2006.872926
   Shook B, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218495
   Synopsys Inc, 2021, TCAD RAPH
   The-OpenROAD-Project, 2021, OPENRCX
   Wang XR, 2005, IEICE T ELECTRON, VE88C, P232, DOI 10.1093/ietele/E88-C.2.232
   Weibing Gong, 2010, 2010 International Conference on Communications, Circuits and Systems (ICCCAS), P871, DOI 10.1109/ICCCAS.2010.5581853
   Wen WY, 2014, IEEE T COMPUT AID D, V33, P1671, DOI 10.1109/TCAD.2014.2351273
   Yang DC, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643461
   Yang M, 2020, IEEE T COMPUT AID D, V39, P4935, DOI 10.1109/TCAD.2020.2968544
   Yao HM, 2016, IEEE C ELECTR PERFOR, P171, DOI 10.1109/EDAPS.2016.7893155
   Yu W., 2014, Advanced Field-Solver Techniques for RC Extraction of Integrated Circuits
   Yu WJ, 2021, ASIA S PACIF DES AUT, P841, DOI 10.1145/3394885.3431626
   Yu WJ, 2016, DES AUT TEST EUROPE, P1225
   Yu WJ, 2013, IEEE T COMPUT AID D, V32, P353, DOI 10.1109/TCAD.2012.2224346
NR 28
TC 4
Z9 4
U1 4
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 56
DI 10.1145/3564931
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400009
OA Bronze
DA 2024-07-18
ER

PT J
AU Fan, SZ
   Zhang, S
   Liu, JB
   Cao, NY
   Guo, XX
   Li, J
   Zhang, X
AF Fan, Shaoze
   Zhang, Shun
   Liu, Jianbo
   Cao, Ningyuan
   Guo, Xiaoxiao
   Li, Jing
   Zhang, Xin
TI Power Converter Circuit Design Automation Using Parallel Monte Carlo
   Tree Search
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Design automation; circuit synthesis; power converter; circuit topology
   design; Monte Carlo Tree Search (MCTS); upper-confidence-bound tree
   (UCT)
ID TOPOLOGY SYNTHESIS
AB The tidal waves of modern electronic/electrical devices have led to increasing demands for ubiquitous application-specific power converters. A conventional manual design procedure of such power converters is computation- and labor-intensive, which involves selecting and connecting component devices, tuning component-wise parameters and control schemes, and iteratively evaluating and optimizing the design. To automate and speed up this design process, we propose an automatic framework that designs custom power converters from design specifications using Monte Carlo Tree Search. Specifically, the framework embraces the upper-confidence-bound-tree (UCT), a variant of Monte Carlo Tree Search, to automate topology space exploration with circuit design specification-encoded reward signals. Moreover, our UCT-based approach can exploit small offline data via the specially designed default policy and can run in parallel to accelerate topology space exploration. Further, it utilizes a hybrid circuit evaluation strategy to substantially reduce design evaluation costs. Empirically, we demonstrated that our framework could generate energy-efficient circuit topologies for various target voltage conversion ratios. Compared to existing automatic topology optimization strategies, the proposed method is much more computationally efficient-the sequential version can generate topologies with the same quality while being up to 67% faster. The parallelization schemes can further achieve high speedups compared to the sequential version.
C1 [Fan, Shaoze; Li, Jing] New Jersey Inst Technol, Newark, NJ 07102 USA.
   [Zhang, Shun] IBM TJ Watson Res Ctr, 75 Binney St, Cambridge, MA 02142 USA.
   [Liu, Jianbo; Cao, Ningyuan] Univ Notre Dame, 275 Fitzpatrick Hall Engn, Notre Dame, IN 46556 USA.
   [Guo, Xiaoxiao] Meta Platforms Inc, 1 Hacker Way, Menlo Pk, CA 94025 USA.
   [Zhang, Xin] IBM TJ Watson Res Ctr, 1101 Kitchawan Rd, Yorktown Hts, NY 10598 USA.
C3 New Jersey Institute of Technology; International Business Machines
   (IBM); University of Notre Dame; International Business Machines (IBM)
RP Li, J (corresponding author), New Jersey Inst Technol, Newark, NJ 07102 USA.; Zhang, X (corresponding author), IBM TJ Watson Res Ctr, 1101 Kitchawan Rd, Yorktown Hts, NY 10598 USA.
EM jingli@njit.edu
RI Cao, Ningyuan/AAR-8759-2020
OI Zhang, Xin/0000-0002-0579-2268; Liu, Jianbo/0000-0003-4768-7797
FU Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of
   Energy [DE-AR0001210]; U.S. National Science Foundation [CNS-1948457]
FX The information, data, or work presented herein was funded in part by
   the Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department
   of Energy, under Award No. DE-AR0001210 and in part by the U.S. National
   Science Foundation, under Grant No. CNS-1948457. The views and opinions
   of authors expressed herein do not necessarily state or reflect those of
   the United States Government or any agency thereof.
CR Bi ZR, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084685
   Bourki Amine., 2010, Computers and Games - 7th International Conference, CG 2010, Kanazawa, Japan, September 24-26, 2010, Revised Selected Papers, P48
   Browne CB, 2012, IEEE T COMP INTEL AI, V4, P1, DOI 10.1109/TCIAIG.2012.2186810
   Cazenave Tristan, 2007, P COMPUTER GAMES WOR
   Chang E, 2018, IEEE CUST INTEGR CIR
   Chaslot GMJB, 2008, LECT NOTES COMPUT SC, V5131, P60, DOI 10.1007/978-3-540-87608-3_6
   Chen H, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415660
   Coulom R, 2007, LECT NOTES COMPUT SC, V4630, P72
   Gelly S., 2007, P 24 INT C MACHINE L, P273, DOI 10.1145/1273496.1273531
   Graeb H, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P343, DOI 10.1109/ICCAD.2001.968645
   Graf T, 2011, LECT NOTES COMPUT SC, V6853, P365, DOI 10.1007/978-3-642-23397-5_36
   Guo XX, 2014, ADV NEUR IN, V27
   Hakhamaneshi K, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942062
   Hakhamaneshi K, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3322468
   Kim B., 2020, P 57 ACMIEEE DESIGN, P1
   Kim J, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P863, DOI 10.1109/ICCAD.2004.1382695
   Kocsis L, 2006, LECT NOTES COMPUT SC, V4212, P282, DOI 10.1007/11871842_29
   Kurzer Karl, 2020, arXiv
   Lee Wook, 2020, P NEURIPS WORKSHOP M
   Liu Anji, 2020, INT C LEARNING REPRE
   Liu M., 2020, P 25THASIA S PACIFIC
   Lu Yi-Chen, 2020, ACM/IEEE Design Automation Conference (DAC), P1, DOI DOI 10.1109/DAC18072.2020.9218582
   Lyu WL, 2018, PR MACH LEARN RES, V80
   McConaghy T, 2011, IEEE T EVOLUT COMPUT, V15, P557, DOI 10.1109/TEVC.2010.2093581
   Mirsoleimani SA, 2015, IEEE TRUST, P77, DOI 10.1109/Trustcom.2015.615
   Nenzi Paolo, 2011, Ngspice users manual version 23
   Nikolic B, 2018, PROC EUR SOLID-STATE, P6, DOI 10.1109/ESSCIRC.2018.8494310
   Polivka W. M., 1980, PESC '80 Record. IEEE Power Electronics Specialists Conference, P119
   Rojec Z, 2019, ENG APPL ARTIF INTEL, V80, P48, DOI 10.1016/j.engappai.2019.01.012
   Segal RB, 2011, LECT NOTES COMPUT SC, V6515, P36, DOI 10.1007/978-3-642-17928-0_4
   Settaluri K, 2020, DES AUT TEST EUROPE, P490, DOI 10.23919/DATE48585.2020.9116200
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Singh AK, 2012, IEEE T COMPUT AID D, V31, P1485, DOI 10.1109/TCAD.2012.2199115
   Tesla, 2021, Tesla AI Day
   Wang HR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218757
   Wang Ye, 2014, P 51 ANN DESIGN AUTO, P1
   Wu T, 2019, IEEE T POWER ELECTR, V34, P5027, DOI 10.1109/TPEL.2018.2881454
   Yang KE, 2021, Arxiv, DOI arXiv:2009.13772
   Yang X, 2003, ACM T DES AUTOMAT EL, V8, P316, DOI 10.1145/785411.785414
   Yoshizoe Kazuki, 2011, P INT S COMB SEARCH
   Zhang G, 2019, PR MACH LEARN RES, V97
   Zhang Shuhan, 2020, P 57 ACMIEEE DESIGN, P1
   Zhang Shun, 2021, P IEEEACMINTERNATION, P1
   Zhang Y, 2020, IEEE T POWER ELECTR, V35, P9998, DOI 10.1109/TPEL.2020.2980240
   Zhao S, 2021, IEEE T POWER ELECTR, V36, P4633, DOI 10.1109/TPEL.2020.3024914
   Zhao ZX, 2020, IEEE T COMPUT AID D, V39, P4325, DOI 10.1109/TCAD.2020.2977605
   Zhou Hongxia, 2017, ACM T DES AUTOMAT EL, V23, P1
   Zhou ZY, 2020, DES AUT TEST EUROPE, P502, DOI 10.23919/DATE48585.2020.9116413
NR 48
TC 0
Z9 0
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 17
DI 10.1145/3549538
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900011
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Shiri, A
   Kallakuri, U
   Rashid, HA
   Prakash, B
   Waytowich, NR
   Oates, T
   Mohsenin, T
AF Shiri, Aidin
   Kallakuri, Uttej
   Rashid, Hasib-Al
   Prakash, Bharat
   Waytowich, Nicholas R.
   Oates, Tim
   Mohsenin, Tinoosh
TI E2HRL: An Energy-efficient Hardware Accelerator for Hierarchical Deep
   Reinforcement Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reinforcement Learning; CNN; energy efficient hardware accelerator;
   FPGA; CPU
AB Recently, Reinforcement Learning (RL) has shown great performance in solving sequential decision-making and control in dynamic environment problems. Despite its achievements, deploying Deep Neural Network (DNN)-based RL is expensive in terms of time and power due to the large number of episodes required to train agents with high dimensional image representations. Additionally, at the interference the large energy footprint of deep neural networks can be a major drawback. Embedded edge devices as the main platform for deploying RL applications are intrinsically resource-constrained and deploying deep neural network-based RL on them is a challenging task. As a result, reducing the number of actions taken by the RL agent to learn desired policy, along with the energy-efficient deployment of RL, is crucial. In this article, we propose Energy Efficient Hierarchical Reinforcement Learning (E2HRL), which is a scalable hardware architecture for RL applications. E2HRL utilizes a cross-layer design methodology for achieving better energy efficiency, smaller model size, higher accuracy, and system integration at the software and hardware layers. Our proposed model for RL agent is designed based on the learning hierarchical policies, which makes the network architecture more efficient for implementation on mobile devices. We evaluated our model in three different RL environments with different level of complexity. Simulation results with our analysis illustrate that hierarchical policy learning with several levels of control improves RL agents training efficiency and the agent learns the desired policy faster compared to a non-hierarchical model. This improvement is specifically more observable as the environment or the task becomes more complex with multiple objective subgoals. We tested our model with different hyperparameters to achieve the maximum reward by the RL agent while minimizing the model size, parameters, and required number of operations. E2HRL model enables efficient deployment of RL agent on resource-constraint-embedded devices with the proposed custom hardware architecture that is scalable and fully parameterized with respect to the number of input channels, filter size, and depth. The number of processing engines (PE) in the proposed hardware can vary between 1 to 8, which provides the flexibility of tradeoff of different factors such as latency, throughput, power, and energy efficiency. By performing a systematic hardware parameter analysis and design space exploration, we implemented the most energyefficient hardware architectures of E2HRL on Xilinx Artix-7 FPGA and NVIDIA Jetson TX2. Comparing the implementation results shows Jetson TX2 boards achieve 0.1 similar to 1.3 GOP/S/W energy efficiency while Artix-7 FPGA achieves 1.1 similar to 11.4 GOP/S/W, which denotes 8.8x similar to 11x better energy efficiency of E2HRL when model is implemented on FPGA. Additionally, compared to similar works our design shows better performance and energy efficiency.
C1 [Shiri, Aidin; Kallakuri, Uttej; Rashid, Hasib-Al; Prakash, Bharat; Oates, Tim; Mohsenin, Tinoosh] Univ Maryland Baltimore Cty, Baltimore, MD 21228 USA.
   [Waytowich, Nicholas R.] Army Res Lab, Adelphi, MD USA.
C3 University System of Maryland; University of Maryland Baltimore County;
   United States Department of Defense; United States Army; US Army
   Research, Development & Engineering Command (RDECOM); US Army Research
   Laboratory (ARL)
RP Shiri, A (corresponding author), Univ Maryland Baltimore Cty, Baltimore, MD 21228 USA.
EM aidin.shiri@umbc.edu; ukalla1@umbc.edu; hrashid1@umbc.edu;
   bhp1@umbc.edu; oates@cs.umbc.edu; tinoosh@umbc.edu;
   nick.waytowich@gmail.com
FU U.S. Army Research Laboratory [W911NF-10-2-0022]
FX This project was sponsored by the U.S. Army Research Laboratory under
   Cooperative Agreement Number W911NF-10-2-0022. The views and conclusions
   contained in this document are those of the authors and should not be
   interpreted as representing the official policies, either expressed or
   implied, of the U.S. Government. The U.S. Government is authorized to
   reproduce and distribute reprints for Government purposes
   notwithstanding any copyright notation herein.
CR Andreas J, 2017, PR MACH LEARN RES, V70
   Bacon PL, 2017, AAAI CONF ARTIF INTE, P1726
   Chevalier-Boisvert Maxime, 2018, gym-miniworld environment for OpenAI Gym
   Cho H, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P499, DOI 10.1145/3297858.3304058
   Da Silva LMD, 2019, IEEE ACCESS, V7, P2782, DOI 10.1109/ACCESS.2018.2885950
   Dally WJ, 2020, COMMUN ACM, V63, P48, DOI 10.1145/3361682
   Ejaz MM, 2021, ELECTRON LETT, V57, P50, DOI 10.1049/ell2.12057
   Gandhi S, 2019, AAMAS '19: PROCEEDINGS OF THE 18TH INTERNATIONAL CONFERENCE ON AUTONOMOUS AGENTS AND MULTIAGENT SYSTEMS, P1970
   Hegde G, 2016, 2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), DOI 10.1145/2968455.2968511
   Hochreiter S, 1997, NEURAL COMPUT, V9, P1735, DOI [10.1162/neco.1997.9.1.1, 10.1007/978-3-642-24797-2]
   Hosseini Morteza, 2021, UMBC STUD COLLECT
   Jafari A, 2019, IEEE T CIRCUITS-I, V66, P274, DOI 10.1109/TCSI.2018.2848647
   Khatwani M., 2019, P IEEE EMBS C NEURAL
   Kim C, 2019, IEEE SOLID-ST CIRC L, V2, P228, DOI 10.1109/LSSC.2019.2941252
   Kim C, 2019, ISSCC DIG TECH PAP I, V62, P136, DOI [10.1109/ISSCC.2019.8662447, 10.1109/isscc.2019.8662447]
   Kohl N, 2004, IEEE INT CONF ROBOT, P2619, DOI 10.1109/ROBOT.2004.1307456
   Kulkarni Amey, 2017, THESIS U MARYLAND BA
   Li SC, 2015, ANN IEEE SYM FIELD P, P111, DOI 10.1109/FCCM.2015.50
   Liu SS, 2021, IEEE T CIRCUITS-I, V68, P4102, DOI 10.1109/TCSI.2021.3103926
   Manjunath Nitheesh Kumar, 2021, IEEE Open Journal of Circuits and Systems, V2, P182, DOI 10.1109/OJCAS.2020.3043737
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Ng AY, 2006, SPRINGER TRAC ADV RO, V21, P363
   NVIDIA, 2020, NVIDIA Jetson TX2.
   Prakash Bharat, 2020, P 34 AAAI C ARTIFICI
   Reviriego Pedro, 2021, IEEE T EMERG TOPICS, V2021
   Rusu A. A., 2017, C ROBOT LEARNING, P262
   Schulman J, 2017, Arxiv, DOI arXiv:1707.06347
   Shahshahani M, 2021, IEEE COMP SOC ANN, P43, DOI 10.1109/ISVLSI51109.2021.00019
   Shahshahani M, 2021, I CONF VLSI DESIGN, P322, DOI 10.1109/VLSID51830.2021.00060
   Shao SJ, 2018, IEEE INT CONF ASAP, P135
   Shiri Aidin, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P131, DOI 10.1145/3386263.3407652
   Shiri A., 2021, IEEE DES TEST
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Singh S, 2002, J ARTIF INTELL RES, V16, P105, DOI 10.1613/jair.859
   Su J., 2017, ACM SIGARCH Computer Architecture News, V44, P68, DOI DOI 10.1145/3039902.3039915
   Sutton R., 1998, Reinforcement Learning: An Introduction
   Tsukada M, 2020, IEEE T COMPUT, V69, P1027, DOI 10.1109/TC.2020.2973631
   Tzeng E., 2020, Adapting Deep Visuomotor Representations with Weak Pairwise Constraints, VXII, P688, DOI DOI 10.1007/978-3-030-43089-4_44
   Wang Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898003
   Watanabe H, 2021, Arxiv, DOI arXiv:2005.04646
   Watanabe H, 2021, 2021 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), P96, DOI 10.1109/IPDPSW52791.2021.00022
   Yang M, 2019, IEEE REAL TIME, P305, DOI 10.1109/RTAS.2019.00033
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhong GW, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3301278
   Zhu YK, 2017, INT CONF ACOUST SPEE, P5335, DOI 10.1109/ICASSP.2017.7953175
NR 45
TC 2
Z9 2
U1 2
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 45
DI 10.1145/3498327
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500005
OA Bronze
DA 2024-07-18
ER

PT J
AU Sinha, M
   Gade, H
   Bhattacharyya, P
   Deb, S
AF Sinha, Mitali
   Gade, Harsha
   Bhattacharyya, Pramit
   Deb, Sujay
TI Design Space Optimization of Shared Memory Architecture in
   Accelerator-rich Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Hardware accelerator; multi-accelerator SoC; design space optimization
ID PERFORMANCE; ALGORITHM
AB Shared memory architectures, as opposed to private-only memories, provide a viable alternative to meet the ever-increasing memory requirements of multi-accelerator systems to achieve high performance under stringent area and energy constraints. However, an impulsive memory sharing degrades performance due to network contention and latency to access shared memory. We propose the Accelerator Shared Memory (ASM) framework to provide an optimal private/shared memory configuration and shared data allocation under a system's resource and network constraints. Evaluations show ASM provides up to 34.35% and 31.34% improvement in performance and energy, respectively, over baseline systems.
C1 [Sinha, Mitali; Gade, Harsha; Bhattacharyya, Pramit; Deb, Sujay] Indraprastha Inst Informat Technol Delhi, Delhi, India.
   [Sinha, Mitali; Gade, Harsha; Bhattacharyya, Pramit; Deb, Sujay] Indraprastha Inst Informat Technol Delhi IIITD, A-607,RnD Block,Okhla Phase 3, Delhi 110020, India.
C3 Indraprastha Institute of Information Technology Delhi; Indraprastha
   Institute of Information Technology Delhi
RP Sinha, M (corresponding author), Indraprastha Inst Informat Technol Delhi, Delhi, India.; Sinha, M (corresponding author), Indraprastha Inst Informat Technol Delhi IIITD, A-607,RnD Block,Okhla Phase 3, Delhi 110020, India.
EM mitails@iiitd.ac.in; harshag@iiitd.ac.in; sdeb@iiitd.ac.in
CR [Anonymous], 2009, HP LAB
   Barry B, 2015, IEEE MICRO, V35, P56, DOI 10.1109/MM.2015.10
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Byrd RH, 2000, MATH PROGRAM, V89, P149, DOI 10.1007/PL00011391
   Byrd RH, 1999, SIAM J OPTIMIZ, V9, P877, DOI 10.1137/S1052623497325107
   Catania V, 2015, IEEE INT CONF ASAP, P162, DOI 10.1109/ASAP.2015.7245728
   Chen T, 2007, IBM J RES DEV, V51, P559, DOI 10.1147/rd.515.0559
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YT, 2015, I SYMPOS LOW POWER E, P359, DOI 10.1109/ISLPED.2015.7273540
   Cong J., 2011, 2 WORKSHOP SOC ARCHI
   Cong J., 2013, P ACM SIGDA INT S FI, P231
   Cong Jason., 2012, Pro- ceedings of the 2012 ACM/IEEE International Symposium on Low Power Elec- tronics and Design, ISLPED '12, P225
   CONNOLLY D, 1991, J OPER RES SOC, V42, P513
   Fu HH, 2016, SCI CHINA INFORM SCI, V59, DOI 10.1007/s11432-016-5588-7
   Garibotti R, 2019, IET COMPUT DIGIT TEC, V13, P302, DOI 10.1049/iet-cdt.2018.5136
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Gwennap Linley., 2011, MICROPROCESSOR REPOR, V6, P11
   Henkel J, 2001, IEEE T VLSI SYST, V9, P273, DOI 10.1109/92.924041
   Henkel Jorg, 2011, P DES AUT TEST EUR C, P1
   *ITRS, 2007, SYST DRIV
   Kannan A, 2009, ASIA S PACIF DES AUT, P612, DOI 10.1109/ASPDAC.2009.4796548
   Kao WC, 2006, IEEE T CONSUM ELECTR, V52, P1144, DOI 10.1109/TCE.2006.273126
   Kleinrock L., 2007, Communication Nets: Stochastic Message Flow and Delay
   Kluter T, 2010, LECT NOTES COMPUT SC, V5952, P126, DOI 10.1007/978-3-642-11515-8_11
   Koenig R, 2010, DES AUT TEST EUROPE, P819
   Kwon H, 2020, IEEE MICRO, V40, P20, DOI 10.1109/MM.2020.2985963
   Lee HG, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255460
   Li J., 2018, ACM T AUTOM ELECT SY, V24, P1
   Liu XY, 2014, INT CONF FRONT INFO, P214, DOI 10.1109/FIT.2014.48
   Lu Jing., 2013, P DAC, P149
   Lyons MJ, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086727
   Murray S, 2016, INT SYMP MICROARCH
   Pilato C, 2017, IEEE T COMPUT AID D, V36, P435, DOI 10.1109/TCAD.2016.2611506
   Prakash A, 2018, IEEE T VLSI SYST, V26, P445, DOI 10.1109/TVLSI.2017.2769125
   Reagen B, 2014, I S WORKL CHAR PROC, P110, DOI 10.1109/IISWC.2014.6983050
   Reddy BK, 2018, IEEE T MULTI-SCALE C, V4, P369, DOI 10.1109/TMSCS.2017.2755619
   Shao Y.S., 2015, HPCA Sensors and Cloud Architectures Workshop (SCAW), P1
   Shao YS, 2016, 2016 2ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), P1, DOI [10.1109/CompComm.2016.7924653, 10.1109/ETS.2016.7519291]
   Shaw DE, 2008, COMMUN ACM, V51, P91, DOI 10.1145/1364782.1364802
   Sinha M, 2018, IEEE INT CONF ASAP, P101
   Sundarapandian V, 2009, Probability, statistics and queuing theory
   Tan See-Kam., 2009, Chinese Connections: Critical Perspectives on Film, Identity, and Diaspora, P1
   Tatsumi Y, 1999, ELECTRON LETT, V35, P2185, DOI 10.1049/el:19991511
   Venkataramani V, 2019, ACM T EMBED COMPUT S, V18, DOI 10.1145/3301308
   Waltz RA, 2006, MATH PROGRAM, V107, P391, DOI 10.1007/s10107-004-0560-5
NR 45
TC 3
Z9 3
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2021
VL 26
IS 4
AR 30
DI 10.1145/3446001
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RW2ZP
UT WOS:000646396500006
DA 2024-07-18
ER

PT J
AU Liao, TT
   Zhang, LH
AF Liao, Tuotian
   Zhang, Lihong
TI Efficient Parasitic-aware <i>g<sub>m</sub>/I<sub>D</sub></i>-based
   Hybrid Sizing Methodology for Analog and RF Integrated Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Analog and RF ICs; circuit sizing; circuit modeling; floorplan
   optimization; g(m)/I-D; many-objective evolutionary algorithm;
   mixed-integer nonlinear programming; parasitic modeling
ID EVOLUTIONARY ALGORITHMS; DESIGN; OPTIMIZATION
AB As the primary second-order effect, parasitic issues have to be seriously addressed when synthesizing high-performance analog and RF integrated circuits (ICs). In this article, a two-phase hybrid sizing methodology for analog and RF ICs is proposed to take into account parasitic effect in the early design stage. It involves symbolic modeling and mixed-integer nonlinear programming (MINLP) in the first phase, and a many-objective evolutionary algorithm (many-OEA)-based sizing refiner in the second phase. With the aid of our proposed current density factor and piecewise curve fitting technique, the g(m)/I-D concept, which is typically utilized to solve the analog circuit design problem, can provide theoretical support to our accurate symbolic modeling. Thus, the intrinsic and interconnect parasitics can be accurately considered in our work with moderate modeling effort. A variety of electrical, geometric, and parasitic (including parasitic mismatch) constraints can be conveniently integrated into our MINLP problem formulation. Moreover, numerical simulations are embedded into the many-OEA-based sizing phase, which is able to tackle floorplan co-optimization. With such dynamic floorplan variation, the parasitics accuracy can be sustained along the evolution. The experimental results demonstrate high efficacy of our proposed parasitic-aware hybrid sizing methodology.
C1 [Liao, Tuotian; Zhang, Lihong] Mem Univ Newfoundland, Fac Engn & Appl Sci, Dept Elect & Comp Engn, St John, NF A1B 3X5, Canada.
C3 Memorial University Newfoundland
RP Liao, TT (corresponding author), Mem Univ Newfoundland, Fac Engn & Appl Sci, Dept Elect & Comp Engn, St John, NF A1B 3X5, Canada.
EM tl4528@mun.ca; lzhang@mun.ca
FU Natural Sciences and Engineering Research Council of Canada (NSERC);
   Canada Foundation for Innovation (CFI); Research and Development
   Corporation (RDC) of NL; Memorial University of Newfoundland
FX This work was supported in part by the Natural Sciences and Engineering
   Research Council of Canada (NSERC), Canada Foundation for Innovation
   (CFI), Research and Development Corporation (RDC) of NL (through its
   Industrial Research and Innovation Fund and ArcticTECH R&D Award), and
   Memorial University of Newfoundland.
CR Agarwal A, 2004, DES AUT CON, P145
   Ahmed AA, 2012, IEEE INT SYMP CIRC S, P2155, DOI 10.1109/ISCAS.2012.6271714
   Binkley DM, 2007, MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, P47
   Binkley DM, 2003, IEEE T COMPUT AID D, V22, P225, DOI 10.1109/TCAD.2002.806606
   Castro-López R, 2008, IEEE T COMPUT AID D, V27, P1179, DOI 10.1109/TCAD.2008.923417
   Deb K, 2014, IEEE T EVOLUT COMPUT, V18, P577, DOI 10.1109/TEVC.2013.2281535
   Dong X., 2018, BIOTECHNOLOGY BIOTEC, V6, P1
   Dong X, 2019, IEEE T VLSI SYST, V27, P854, DOI 10.1109/TVLSI.2018.2883710
   Enz Christian, 2017, IEEE Solid-State Circuits Magazine, V9, P26, DOI 10.1109/MSSC.2017.2712318
   Fiorelli R., 2012, WIRELESS RADIO FREQU, P15
   Flandre D, 1997, IEEE J SOLID-ST CIRC, V32, P1006, DOI 10.1109/4.597291
   Girardi A, 2006, IEEE INT SYMP CIRC S, P4643
   Habal H, 2011, IEEE T COMPUT AID D, V30, P1089, DOI 10.1109/TCAD.2011.2158732
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   Jespers PGA, 2010, ANALOG CIRC SIG PROC, P1, DOI 10.1007/978-0-387-47101-3
   Liao T., 2014, J MICROELECTRONICS S, V3, P17, DOI 10.5923/s.msse.201401.03
   Liao TT, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351431
   Liao TT, 2018, INT SYM QUAL ELECT, P100, DOI 10.1109/ISQED.2018.8357272
   Liao TT, 2017, ASIA S PACIF DES AUT, P475, DOI 10.1109/ASPDAC.2017.7858368
   Liao Y.-C., 2013, P 23 ACM INT C GREAT, P107, DOI DOI 10.1145/2483028.2483071
   Lin CW, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P118, DOI 10.1109/VDAT.2009.5158109
   Lourenço N, 2016, INTEGRATION, V55, P316, DOI 10.1016/j.vlsi.2016.04.009
   Lourenço N, 2015, INTEGRATION, V48, P183, DOI 10.1016/j.vlsi.2014.07.002
   Lu QY, 2013, CANCER CELL INT, V13, DOI 10.1186/1475-2867-13-1
   Pollissard-Quatremère G, 2014, ANALOG INTEGR CIRC S, V78, P771, DOI 10.1007/s10470-013-0166-z
   Póvoa R, 2016, INTEGRATION, V52, P243, DOI 10.1016/j.vlsi.2015.04.005
   Ranjan M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P604, DOI 10.1109/DATE.2004.1268911
   Sabry MN, 2018, MICROELECTRON J, V75, P87, DOI 10.1016/j.mejo.2018.02.002
   Shomalnasab G, 2013, IEEE INT SYMP CIRC S, P2553, DOI 10.1109/ISCAS.2013.6572399
   Silveira F, 1996, IEEE J SOLID-ST CIRC, V31, P1314, DOI 10.1109/4.535416
   Tlelo-Cuautle E, 2016, INT J ELECTRON, V103, P1665, DOI 10.1080/00207217.2016.1138522
   Tlelo-Cuautle E, 2011, STUD COMPUT INTELL, V366, P109
   Torabi M, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3035464
   Vancorenland P, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P358, DOI 10.1109/ICCAD.2001.968647
   von Lücken C, 2014, COMPUT OPTIM APPL, V58, P707, DOI 10.1007/s10589-014-9644-1
   Yuan Y, 2016, IEEE T EVOLUT COMPUT, V20, P16, DOI 10.1109/TEVC.2015.2420112
   Zhang G, 2004, DES AUT CON, P155, DOI 10.1145/996566.996612
   Zhang L., 2004, P IEEE INT S CIRC SY, pV77
   Zhang LH, 2004, 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, P481
   Zhang LH, 2010, INT J CIRC THEOR APP, V38, P221, DOI 10.1002/cta.551
   Zhang QF, 2007, IEEE T EVOLUT COMPUT, V11, P712, DOI 10.1109/TEVC.2007.892759
   Zhao Z., 2018, PROC IEEE INT S CIRC, P1
NR 42
TC 0
Z9 0
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 2
AR 10
DI 10.1145/3416946
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QL3HV
UT WOS:000620972000002
DA 2024-07-18
ER

PT J
AU Wang, HF
   Li, JW
   He, K
AF Wang, Hongfei
   Li, Jianwen
   He, Kun
TI Hierarchical Ensemble Reduction and Learning for Resource-constrained
   Computing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Ensemble reduction; hierarchical learning; hardware and energy
   efficiency; hardware implementation; edge computing; Boolean logic;
   logic minimization; machine learning
ID IMPLEMENTATION
AB Generic tree ensembles (such as Random Forest, RE) rely on a substantial amount of individual models to attain desirable performance. The cost of maintaining a large ensemble could become prohibitive in applications where computing resources are stringent. In this work, a hierarchical ensemble reduction and learning framework is proposed. Experiments show our method consistently outperforms RF in terms of both accuracy and retained ensemble size. In other words, ensemble reduction is achieved with enhancement in accuracy rather than degradation. The method can be executed efficiently, up to >590x time reduction than a recent ensemble reduction work. We also developed Boolean logic encoding techniques to directly tackle multiclass problems. Moreover, our framework bridges the gap between software-based ensemble methods and hardware computing in the IoT era. We developed a novel conversion paradigm that supports the automatic deployment of >500 trees on a chip. Our proposed method reduces power consumption and overall area utilization by >21.5% and >62%, respectively, comparing with RF. The hierarchical approach provides rich opportunities to balance between the computation (training and response time), the hardware resource (memory and energy), and accuracy.
C1 [Wang, Hongfei; Li, Jianwen; He, Kun] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Peoples R China.
C3 Huazhong University of Science & Technology
RP Wang, HF (corresponding author), Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Peoples R China.
EM hongfeiw@alumni.cmu.edu; lijianwen@hust.edu.cn; brooklet60@hust.edu.cn
RI He, Kun/AAQ-1555-2020; Wang, Hongfei/JCF-2357-2023
OI He, Kun/0000-0001-7627-4604; 
FU National Natural Science Foundation of China (NSFC) [61702473,
   CODES+ISSS 2018, 430074]
FX This research is supported partly by the National Natural Science
   Foundation of China (NSFC) under Grant No. 61702473. A preliminary
   version of this work was presented at the International Conference on
   Hardware/Software Codesign and System Synthesis (CODES+ISSS 2018) as a
   2-page Work-in-Progress paper. This article is a significant extension.
   Authors' addresses: H. Wang, J. Li, and K. He, School of Computer
   Science and Technology, Huazhong University of Science and Technology,
   Wuhan, 430074, China; emails: hongfeiw@alumni.cmu.edu, {lijianwen,
   brooklet60}@hust.edu.cn.Permission to make digital or hard copies of all
   or part of this work for personal or classroom use is granted without
   fee provided that copies are not made or distributed for profit or
   commercial advantage and that copies bear this notice and the full
   citation on the first page. Copyrights for components of this work owned
   by others than ACM must be honored. Abstracting with credit is
   permitted. To copy otherwise, or republish, to post on servers or to
   redistribute to lists, requires prior specific permission and/or a fee.
   Request permissions from permissions@acm.org.
CR Agrawal A, 2017, DES AUT CON, DOI 10.1145/3061639.3072944
   [Anonymous], ACM T DESIGN AUTOMAT
   [Anonymous], 2010, Technical Report
   [Anonymous], 2019, WORLD SCI
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], P GREAT LAK S VLSI G
   [Anonymous], 2017, P 54 ANN DESIGN AUTO
   [Anonymous], 2018, ISSCC
   Arthur D, 2007, PROCEEDINGS OF THE EIGHTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P1027
   Bekkerman R., 2012, SCALING MACHINE LEAR
   Blewitt ME, 2008, NAT GENET, V40, P663, DOI 10.1038/ng.142
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   Breiman L., 2001, Mach. Learn., V45, P5
   Chen Chaochao., 2013, Prognostics and Health Management (PHM), 2013 IEEE Conference on, P1
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Daigneault MA, 2018, ACM T RECONFIG TECHN, V11, DOI 10.1145/3243930
   Dietterich TG, 1994, J ARTIF INTELL RES, V2, P263
   García-Pedrajas N, 2011, INFORM FUSION, V12, P111, DOI 10.1016/j.inffus.2010.06.010
   Hubara I, 2016, ADV NEUR IN, V29
   James G, 1998, J COMPUT GRAPH STAT, V7, P377, DOI 10.2307/1390710
   Jia BL, 2019, MICROSYST NANOENG, V5, DOI 10.1038/s41378-018-0040-3
   Kargupta H, 2004, IEEE T KNOWL DATA EN, V16, P216, DOI 10.1109/TKDE.2004.1269599
   Lu Zhenyu, 2010, P 16 ACM SIGKDD INT, P871, DOI [10.1145/1835804.1835914, DOI 10.1145/1835804.1835914]
   Martinez-Munoz G., 2006, ICML 06, P609
   Narayanan R, 2007, DES AUT TEST EUROPE, P189
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Ren XL, 2015, DES AUT TEST EUROPE, P109
   Rokach L, 2010, ARTIF INTELL REV, V33, P1, DOI 10.1007/s10462-009-9124-7
   Rokni SA, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3318044
   Sabzevari M, 2018, PATTERN RECOGN, V83, P119, DOI 10.1016/j.patcog.2018.05.022
   Saqib F, 2015, IEEE T COMPUT, V64, P280, DOI 10.1109/TC.2013.204
   Struharik R, 2015, I S INTELL SYST INFO, P101, DOI 10.1109/SISY.2015.7325359
   Wang H, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2891409
   Wang HF, 2018, 2018 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS)
   Wei XC, 2017, DES AUT CON, DOI 10.1145/306l639.3062207
   Xuanle Ren, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116280
   Zhang Y, 2006, J MACH LEARN RES, V7, P1315
   Zhao ZR, 2018, IEEE T COMPUT AID D, V37, P2348, DOI 10.1109/TCAD.2018.2858384
   Zhou Z., 2017, IJCAI, P3553
NR 39
TC 3
Z9 3
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 12
DI 10.1145/3365224
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700012
DA 2024-07-18
ER

PT J
AU Vinco, S
   Bombieri, N
   Pagliari, DJ
   Fummi, F
   Macii, E
   Poncino, M
AF Vinco, Sara
   Bombieri, Nicola
   Pagliari, Daniele Jahier
   Fummi, Franco
   Macii, Enrico
   Poncino, Massimo
TI A Cross-level Verification Methodology for Digital IPs Augmented with
   Embedded Timing Monitors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Timing monitors; code abstraction; systemc TLM; razor sensor;
   verification
ID ERROR-DETECTION; DELAY; SIMULATION; EFFICIENT; SELECTION; CIRCUITS;
   PLATFORM
AB Smart systems are characterized by the integration in a single device of multi-domain subsystems of different technological domains, namely, analog, digital, discrete and power devices, MEMS, and power sources. Such challenges, emerging from the heterogeneous nature of the whole system, combined with the traditional challenges of digital design, directly impact on performance and on propagation delay of digital components.
   This article proposes a design approach to enhance the RTL model of a given digital component for the integration in smart systems with the automatic insertion of delay sensors, which can detect and correct timing failures. The article then proposes a methodology to verify such added features at system level. The augmented model is abstracted to SystemC TLM, which is automatically injected with mutants (i.e., code mutations) to emulate delays and timing failures. The resulting TLM model is finally simulated to identify timing failures and to verify the correctness of the inserted delay monitors. Experimental results demonstrate the applicability of the proposed design and verification methodology, thanks to an efficient sensor-aware abstraction methodology, by applying the flow to three complex case studies.
C1 [Vinco, Sara; Pagliari, Daniele Jahier; Poncino, Massimo] Politecn Torino, Dept Control & Comp Engn, Turin, Italy.
   [Bombieri, Nicola; Fummi, Franco] Univ Verona, Dept Comp Sci, Verona, Italy.
   [Macii, Enrico] Politecn Torino, Interuniv Dept Reg & Urban Studies & Planning, Turin, Italy.
C3 Polytechnic University of Turin; University of Verona; Polytechnic
   University of Turin
RP Vinco, S (corresponding author), Politecn Torino, Dept Control & Comp Engn, Turin, Italy.
EM sara.vinco@polito.it; nicola.bombieri@univr.it;
   daniele.jahier@polito.it; franco.fummi@univr.it; enrico.macii@polito.it;
   massimo.poncino@polito.it
RI Jahier Pagliari, Daniele/AAU-8670-2021; Bombieri, Nicola/AAD-9726-2019;
   PAGLIARI, DANIELE JAHIER/Z-5988-2019
OI Jahier Pagliari, Daniele/0000-0002-2872-7071; Bombieri,
   Nicola/0000-0003-3256-5885
CR Accellera, 2006, IEEE STAND SYSTEMC L
   Alam MA, 2007, MICROELECTRON RELIAB, V47, P853, DOI 10.1016/j.microrel.2006.10.012
   [Anonymous], PLASMA CPU CORE
   [Anonymous], PRIMETIME STAT TIM A
   Armstrong J. R., 1992, TEST GENERATION FAUL
   Baraza JC, 2008, IEEE T VLSI SYST, V16, P693, DOI 10.1109/TVLSI.2008.2000254
   Bergeron J, 2003, WRITING TESTBENCHES
   Bombieri N., 2013, IEEE TCOMP, V99, P1
   Bombieri N., 2013, P 50 ACM EDAC IEEE D, P1
   Bombieri N., 2011, FDL 2011 Proceedings, P1
   Bombieri N, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2720019
   Bombieri N, 2012, DES AUTOM EMBED SYST, V16, P115, DOI 10.1007/s10617-012-9092-z
   Bombieri N, 2011, IEEE T COMPUT, V60, P1730, DOI 10.1109/TC.2010.187
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   Bowman KA, 2009, IEEE J SOLID-ST CIRC, V44, P49, DOI 10.1109/JSSC.2008.2007148
   Das S, 2006, IEEE J SOLID-ST CIRC, V41, P792, DOI 10.1109/JSSC.2006.870912
   Das S, 2009, IEEE J SOLID-ST CIRC, V44, P32, DOI 10.1109/JSSC.2008.2007145
   Datta R, 2006, IEEE VLSI TEST SYMP, P24, DOI 10.1109/VTS.2006.11
   DEMILLO RA, 1978, COMPUTER, V11, P34, DOI 10.1109/C-M.1978.218136
   Do H, 2006, IEEE T SOFTWARE ENG, V32, P733, DOI 10.1109/TSE.2006.92
   Ecker W, 2007, INT FED INFO PROC, V231, P1
   Fummi F., 2014, P ACM IEEE DATE, P1
   Fummi F., 2015, CODE GENERATION ALTE, V311, P103
   Ghosh S, 2006, IEEE T COMPUT AID D, V25, P2934, DOI 10.1109/TCAD.2006.882523
   Guarnieri V., 2014, P ACM IEEE DATE, P1
   Guarnieri V., 2011, Test Workshop (LATW), 2011 12th Latin American, P1
   Guderlei Ralph, 2008, 2008 IEEE International Conference on Software Testing Verification and Validation Workshop (ICSTW), P360, DOI 10.1109/ICSTW.2008.11
   Hatami N., 2012, P IEEE ETS, P1
   He D, 2012, OPT LETT, V37, P3060, DOI 10.1364/OL.37.003060
   He ZJ, 2013, IEEE T VLSI SYST, V21, P1210, DOI 10.1109/TVLSI.2012.2208661
   Jenn E., 1994, Digest of Papers. The Twenty-Fourth International Symposium on Fault-Tolerant Computing (Cat. No.94CH3441-3), P66, DOI 10.1109/FTCS.1994.315656
   Le HM, 2012, IEEE T COMPUT AID D, V31, P1249, DOI 10.1109/TCAD.2012.2188800
   Leveugle R, 2004, 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, P451, DOI 10.1109/DFTVS.2004.1347870
   Lisherness P, 2012, ASIA S PACIF DES AUT, P292, DOI 10.1109/ASPDAC.2012.6164962
   Lisherness P, 2010, DES AUT CON, P228
   Offutt AJ, 2001, KLUW INT S ADV DATA, V24, P34
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   Pei SW, 2012, IEEE T VLSI SYST, V20, P1565, DOI 10.1109/TVLSI.2011.2161353
   Pravadelli G., 2017, HDB HARDWARE SOFTWAR, P683
   Sato T, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P539, DOI 10.1109/isqed.2007.23
   Scheffer L., 2010, EDA IC SYSTEM DESIGN
   Sen A, 2010, INT HIGH LEVEL DESIG, P75, DOI 10.1109/HLDVT.2010.5496659
   Shim K, 2012, INT SOC DESIGN CONF, P402, DOI 10.1109/ISOCC.2012.6407126
   Somashekar AM, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2940327
   Tsai MC, 2008, IEEE VLSI TEST SYMP, P249, DOI 10.1109/VTS.2008.25
   Unsal OS, 2006, IEEE MICRO, V26, P30, DOI 10.1109/MM.2006.122
   Vinco S, 2017, IEEE T COMPUT AID D, V36, P1702, DOI 10.1109/TCAD.2017.2650980
   Vinco S, 2016, IEEE T COMPUT, V65, P2694, DOI 10.1109/TC.2015.2500573
   Wang XX, 2012, IEEE T VLSI SYST, V20, P1405, DOI 10.1109/TVLSI.2011.2158124
NR 49
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 27
DI 10.1145/3308565
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700001
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Boundary-Functional Broadside and Skewed-Load Tests
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Functional broadside tests; functional test sequences; skewed-load
   tests; switching activity; test generation; transition faults
ID GENERATION
AB Close-to-functional broadside tests are used for avoiding overtesting of delay faults that can result from nonfunctional operation conditions, while avoiding test escapes because of faults that cannot be detected under functional operation conditions. When a close-to-functional broadside test deviates from functional operation conditions, the deviation can affect the entire circuit. This article defines the concept of a boundary-functional broadside test where non-functional operation conditions are prevented from crossing a pre-selected boundary. Using the procedure described in this article, the boundary maintains the same values under a boundary-functional broadside test as under a functional broadside test from which it is derived. Indirectly, this ensures that the deviations from functional operation conditions throughout the entire circuit are limited. The concept of a boundary-functional broadside test is extended to skewed-load tests, and to partial-boundary-functional tests. Experimental results are presented for benchmark circuits to demonstrate the fault coverage improvements that can be achieved using boundary-functional broadside and skewed-load tests as well as partial-boundary-functional tests of both types.
C1 [Pomeranz, Irith] Purdue Univ, Sch ECE, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch ECE, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR [Anonymous], 2008, P IEEE INT TEST C
   Di Carlo S, 2015, ACM T RECONFIG TECHN, V8, DOI 10.1145/2659001
   Huang SY, 2012, DES AUT CON, P1031
   Kodakara Sreekumar Vadakke, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116259
   Lin YC, 2005, ASIA S PACIF DES AUT, P166
   Moghaddam Elham K., 2010, 2010 28th VLSI Test Symposium (VTS 2010), P177, DOI 10.1109/VTS.2010.5469580
   Mondal A, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348851
   Polian I., 2006, Proc. Design, P1
   Pomeranz I, 2004, DES AUT CON, P928, DOI 10.1145/996566.996813
   Pomeranz I, 2009, IET COMPUT DIGIT TEC, V3, P1, DOI 10.1049/iet-cdt:20070144
   Pomeranz I, 2008, IEEE T COMPUT AID D, V27, P193, DOI 10.1109/TCAD.2007.907229
   Pomeranz I, 2006, IEEE T COMPUT AID D, V25, P2207, DOI 10.1109/TCAD.2005.860959
   Pomeranz I, 2018, IET COMPUT DIGIT TEC, V12, P233, DOI 10.1049/iet-cdt.2017.0239
   Pomeranz I, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3201405
   Pomeranz I, 2015, DES AUT CON, DOI 10.1145/2744769.2744844
   Pomeranz I, 2015, IEEE T COMPUT, V64, P2415, DOI 10.1109/TC.2014.2360538
   Pomeranz I, 2011, IEEE T COMPUT AID D, V30, P1416, DOI 10.1109/TCAD.2011.2149890
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Sauer M, 2012, ICCAD-IEEE ACM INT, P30
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Simsir Muzaffer O., 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH 2010), P41, DOI 10.1109/NANOARCH.2010.5510927
   Touati A, 2015, DES AUT TEST EUROPE, P1277
   Trinadh AS, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084684
   Valka M, 2011, PROC EUR TEST SYMP, P153, DOI 10.1109/ETS.2011.21
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Zhang Tao., 2013, Proceedings of the Visualization Workshop, P1
   Zhang Y, 2015, DES AUT TEST EUROPE, P423
   Zhang Z, 2005, INT SYM DEFEC FAU TO, P398, DOI 10.1109/DFTVS.2005.49
   Zhao W, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491487
NR 29
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 7
DI 10.1145/3276976
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700007
DA 2024-07-18
ER

PT J
AU Song, Y
   Alavoine, O
   Lin, B
AF Song, Yang
   Alavoine, Olivier
   Lin, Bill
TI Harvesting Row-Buffer Hits via Orchestrated Last-Level Cache and DRAM
   Scheduling for Heterogeneous Multicore Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Row-buffer hit; DRAM efficiency; memory scheduling
AB In heterogeneous multicore systems, the memory subsystem, including the last-level cache and DRAM, is widely shared among the CPU, the GPU, and the real-time cores. Due to their distinct memory traffic patterns, heterogeneous cores result in more frequent cache misses at the last-level cache. As cache misses travel through the memory subsystem, two schedulers are involved for the last-level cache and DRAM, respectively. Prior studies treated the scheduling of the last-level cache and DRAM as independent stages. However, with no orchestration and limited visibility of memory traffic, neither scheduling stage is able to ensure optimal scheduling decisions for memory efficiency. Unnecessary precharges and row activations happen in DRAM when the memory scheduler is ignorant of incoming cache misses, and DRAM row-buffer states are invisible to the last-level cache. In this article, we propose a unified memory controller for the the last-level cache and DRAM with orchestrated schedulers. The memory scheduler harvests row-buffer hit opportunities in cache request buffers during spare time without inducing significant implementation cost. We further introduce a dynamic orchestrated scheduling policy to improve memory efficiency while achieving target CPU IPC. Extensive evaluations show that the proposed controller improves the total memory bandwidth of DRAM by 16.8% on average and saves DRAM energy by up to 29.7% while achieving comparable CPU IPCs. With the dynamic scheduling policy, the unified controller achieves the same IPC as the conventional design and increases DRAM bandwidth by 9.2%. In addition, we explore the potential of the proposed memory controller to attain improvements on both memory bandwidth and CPU IPC.
C1 [Song, Yang; Lin, Bill] Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
   [Alavoine, Olivier] Qualcomm Inc, San Diego, CA 92121 USA.
C3 University of California System; University of California San Diego;
   Qualcomm
RP Song, Y (corresponding author), Univ Calif San Diego, 9500 Gilman Dr, La Jolla, CA 92093 USA.
EM y6song@eng.ucsd.edu; oliviera@qti.qualcomm.com; billlin@eng.ucsd.edu
OI Song, Yang/0000-0003-3455-2885
CR [Anonymous], 2007, Memory Systems: Cache, DRAM, Disk
   [Anonymous], 2005, SIGARCH Comput. Archit. News
   Ausavarungnirun R, 2012, CONF PROC INT SYMP C, P416, DOI 10.1109/ISCA.2012.6237036
   Chandrasekar K., 2014, DRAMPOWER OPEN SOURC
   Chen XH, 2014, INT SYMP MICROARCH, P343, DOI 10.1109/MICRO.2014.11
   Hoffmann H, 2012, DES AUT CON, P259
   Jalle J, 2014, REAL TIM SYST SYMP P, P207, DOI 10.1109/RTSS.2014.23
   JEDEC, 2017, LOW POW DOUBL DAT RA
   Jeon M, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2555289.2555300
   Jeong MK, 2012, DES AUT CON, P850
   Jia WH, 2014, INT S HIGH PERF COMP, P272, DOI 10.1109/HPCA.2014.6835938
   Kaseridis D, 2011, INT SYMP MICROARCH, P24
   Kayiran O, 2014, INT SYMP MICROARCH, P114, DOI 10.1109/MICRO.2014.62
   Kim S., 2012, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, ISLPED '12, P397, DOI DOI 10.1145/2333660.2333751
   Kim YJ, 2010, INT J STEEL STRUCT, V10, P65, DOI 10.1007/BF03249512
   Kim Y, 2011, PSYCHIAT GENET, V21, P69, DOI 10.1097/YPG.0b013e328341e051
   Lee HHS, 2000, INT SYMP MICROARCH, P11, DOI 10.1109/MICRO.2000.898054
   Lee J., 2012, International Symposium on High-Performance Computer Architecture (HPCA), P1, DOI [10.1109/hpca.2012.6168947, DOI 10.1109/HPCA.2012.6168947]
   Li A, 2015, PROCEEDINGS OF SC15: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, DOI 10.1145/2807591.2807606
   Mekkat V, 2013, INT CONFER PARA, P225, DOI 10.1109/PACT.2013.6618819
   Mutlu O, 2008, CONF PROC INT SYMP C, P63, DOI 10.1109/ISCA.2008.7
   NVIDIA, 2015, TEGR 11
   Qualcomm, 2017, SNAPDR 845
   Rixner S, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P128, DOI [10.1145/342001.339668, 10.1109/ISCA.2000.854384]
   Sharifi Akbar, 2011, Performance Evaluation Review, V39, P13, DOI 10.1145/2007116.2007119
   Song Y, 2016, DES AUT CON, DOI 10.1145/2897937.2898093
   Stuecheli J, 2010, CONF PROC INT SYMP C, P72, DOI 10.1145/1816038.1815972
   Wang PH, 2016, DES AUT CON, DOI 10.1145/2897937.2898036
   Wang Z, 2012, CONF PROC INT SYMP C, P309
   Xie XL, 2015, INT S HIGH PERF COMP, P76, DOI 10.1109/HPCA.2015.7056023
   Xie XL, 2013, ICCAD-IEEE ACM INT, P516, DOI 10.1109/ICCAD.2013.6691165
NR 31
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 5
DI 10.1145/3269982
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700005
DA 2024-07-18
ER

PT J
AU Dong, X
   Zhang, LH
AF Dong, Xuan
   Zhang, Lihong
TI PV-Aware Analog Sizing for Robust Analog Layout Retargeting with Optical
   Proximity Correction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Deterministic circuit sizing; optical proximity correction; hybrid OPC;
   process variation; analog layout retargeting
ID DRIVEN; OPTIMIZATION; CIRCUITS
AB For analog integrated circuits (ICs) in nanometer technology nodes, process variation (PV) induced by lithography may not only cause serious wafer pattern distortion, but also result in device mismatch, which can readily ruin circuit performance. Although the conventional optical proximity correction (OPC) operations can effectively improve the wafer image fidelity, an analog circuit without robust device sizes is still highly vulnerable to such a mismatch effect. In this article, a PV-aware sizing-inclusive analog layout retargeting framework, which encloses an efficient hybrid OPC scheme for yield enhancement, is proposed. The device sizes are tuned during the layout retargeting process by using a deterministic circuit-sizing algorithm considering PV conditions. Our hybrid OPC method combines global rule-based OPC with local model-based OPC functions to boost the wafer image quality improvement but without degrading the computational efficiency. The experimental results show that our proposed framework can achieve the best wafer image quality and circuit performance preservation compared to any other alternative approaches.
C1 [Dong, Xuan; Zhang, Lihong] Mem Univ Newfoundland, Fac Engn & Appl Sci, Dept Elect & Comp Engn, St John, NF A1C 5S7, Canada.
C3 Memorial University Newfoundland
RP Dong, X (corresponding author), 4-360 Gerstmar Rd, Kelowna, BC V1X 4A9, Canada.
EM dx2747@mun.ca; lzhang@mun.ca
FU Natural Sciences and Engineering Research Council of Canada (NSERC);
   Canada Foundation for Innovation (CFI); Research and Development
   Corporation (RDC) of Newfoundland and Labrador (Industrial Research and
   Innovation Fund); Research and Development Corporation (RDC) of
   Newfoundland and Labrador (ArcticTECH RD Award); Memorial University of
   Newfoundland
FX This work was supported in part by the Natural Sciences and Engineering
   Research Council of Canada (NSERC), Canada Foundation for Innovation
   (CFI), Research and Development Corporation (RDC) of Newfoundland and
   Labrador (through its Industrial Research and Innovation Fund and
   ArcticTECH R&D Award), and Memorial University of Newfoundland.
CR Antreich K., 2000, P IEEE CUST INT CIRC, P217
   ANTREICH KJ, 1988, IEEE T CIRCUITS SYST, V35, P1501, DOI 10.1109/31.9913
   ANTREICH KJ, 1994, IEEE T COMPUT AID D, V13, P57, DOI 10.1109/43.273749
   Berkol G., 2015, IEEE INT NEW CIRC
   Chen Y. L., 2013, INT SYMPOS VLSI DES
   Dong X, 2017, IEEE T COMPUT AID D, V36, P1395, DOI 10.1109/TCAD.2016.2626437
   Dong X, 2016, IEEE T COMPUT AID D, V35, P232, DOI 10.1109/TCAD.2015.2459041
   Eissa H, 2013, IEEE T VLSI SYST, V21, P807, DOI 10.1109/TVLSI.2012.2201759
   Elshawy M, 2015, IEEE I C ELECT CIRC, P486, DOI 10.1109/ICECS.2015.7440354
   Fakhry M., 2009, P SOC PHOTO-OPT INS, V7488
   Gao J.-R., 2014, Proceedings of the 51st Annual Design Automation Conference, P1, DOI 10.1109/DAC.2014.6881379
   Gupta P, 2006, IEEE T COMPUT AID D, V25, P2747, DOI 10.1109/TCAD.2006.882604
   Habal H, 2011, IEEE T COMPUT AID D, V30, P1089, DOI 10.1109/TCAD.2011.2158732
   Li YM, 2009, COMP MATER SCI, V45, P65, DOI 10.1016/j.commatsci.2008.04.031
   Liao T., 2014, J MICROELECTRONICS S, V3, P17, DOI 10.5923/s.msse.201401.03
   Liao TT, 2017, ASIA S PACIF DES AUT, P475, DOI 10.1109/ASPDAC.2017.7858368
   Ma X., 2010, COMPUTATIONAL LITHOG
   Martins R., 2015, P INT C SYNTH MOD AN
   Pornbacher F., 1989, European Conference on Circuit Theory and Design (Conf. Publ. no.308), P614
   Robles J. A. T., 2005, THESIS
   SageMath, CREAT VIABL FREE OP
   Schwencker R., 2000, P DES AUT TEST EUR C, P718
   Stas F., 2016, IEEE INT NEW CIRC
   Su YH, 2016, IEEE T COMPUT AID D, V35, P1345, DOI 10.1109/TCAD.2015.2514082
   Teh SH, 2010, IEEE T COMPUT AID D, V29, P51, DOI 10.1109/TCAD.2009.2032360
   Verma P, 2015, PROC SPIE, V9426, DOI 10.1117/12.2087094
   Zhang L., 2009, Wiley Encyclopedia Computer Science and Engineering, V5, P3034
   Zheng Liu, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P293, DOI 10.1109/ASPDAC.2010.5419880
NR 28
TC 2
Z9 2
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 71
DI 10.1145/3236624
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200004
DA 2024-07-18
ER

PT J
AU Lee, D
   Das, S
   Doppa, JR
   Pane, PP
   Chakrabarty, K
AF Lee, Dongjin
   Das, Sourav
   Doppa, Janardhan Rao
   Pane, Partha Pratim
   Chakrabarty, Krishnendu
TI Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D
   Network-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 3D NoC; monolithic 3D; VFI power management; thermal hotspots
ID BIAS TEMPERATURE INSTABILITY; DESIGN; AWARE; MANAGEMENT; VOLTAGE; NOC;
   OPTIMIZATION; METHODOLOGY; SYSTEMS
AB Three-dimensional (3D) integration enables the design of high-performance and energy-efficient network on chip (NoC) architectures as communication backbones for manycore chips. To exploit the benefits of the vertical dimension of 3D integration, through-silicon-via (TSV) has been predominantly used in state-of-theart manycore chip design. However, for TSV-based systems, high power density and the resultant thermal hotspot remain major concerns from the perspectives of chip functionality and overall reliability. The power consumption and thermal profiles of 3D NoCs can be improved by incorporating a Voltage-Frequency-Island (VFI)-based power management strategy. However, due to inherent thermal constraints of a TSV-based 3D system, we are unable to fully exploit the benefits offered by the power management methodology. In this context, emergence of monolithic 3D (M3D) integration has opened up new possibility of designing ultra-lowpower and high-performance circuits and systems. The smaller dimensions of the inter-layer dielectric (ILD) and monolithic inter-tier vias (MIVs) offer high-density integration, flexibility of partitioning logic blocks across multiple tiers, and significant reduction of total wire-length. In this work, we present the first-ever study of the performance-thermal tradeoffs for energy efficient monolithic 3D manycore chips. In particular, we present a comparative performance evaluation of M3D NoCs with respect to their conventional TSVbased counterparts. We demonstrate that the proposed M3D-based NoC architecture incorporating VFI-based power management achieves a maximum of 29.4% lower energy-delay-product (EDP) compared to the TSVbased designs for a large set of benchmarks. We also demonstrate that the M3D-based NoC shows up to 29.1% lower maximum temperature than the TSV-based counterpart for these benchmarks.
C1 [Lee, Dongjin; Das, Sourav; Doppa, Janardhan Rao; Pane, Partha Pratim] Washington State Univ, Sch Elect Engn & Comp Sci, Box 642752, Pullman, WA 99164 USA.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Box 90291,130 Hudson Hall, Durham, NC 27708 USA.
C3 Washington State University; Duke University
RP Lee, D (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, Box 642752, Pullman, WA 99164 USA.
EM dongjin.lee@wsu.edu; souray.das@wsu.edu; janadoppa@wsu.edu;
   pande@wsu.edu; krishnendu.chakrabarty@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU US National Science Foundation (NSF) [CNS-1564014, CCF 1514269]; USA
   Army Research Office [W911NF-17-1-0485]; Direct For Computer & Info Scie
   & Enginr; Division of Computing and Communication Foundations [1514269]
   Funding Source: National Science Foundation
FX This work was supported by the US National Science Foundation (NSF)
   grants CNS-1564014 and CCF 1514269 and USA Army Research Office grant
   W911NF-17-1-0485.
CR [Anonymous], 2011, BENCHMARKING MODERN
   [Anonymous], P 25 ED GREAT LAK S
   [Anonymous], 2015, ITRS REP
   [Anonymous], 2013, DESIGN AUTOMATION C
   [Anonymous], ARXIVCONDMAT0501420
   [Anonymous], 2012, P IEEE 11 INT C SOLI
   Batude P, 2014, IEEE INT INTERC TECH, P373, DOI 10.1109/IITC.2014.6831837
   Batude P, 2012, IEEE J EM SEL TOP C, V2, P714, DOI 10.1109/JETCAS.2012.2223593
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bobba S., 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P336, DOI 10.1109/ASPDAC.2011.5722210
   BUI T, 1989, ACM IEEE D, P775, DOI 10.1145/74382.74527
   Chelcea T., 2000, Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era, P119, DOI 10.1109/IWV.2000.844540
   Chen Tung-Chieh., 2005, P 2005 INT S PHYS DE, P104, DOI [10.1145/1055137.1055161, DOI 10.1145/1055137.1055161]
   Cong J, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P306, DOI 10.1109/ICCAD.2004.1382591
   Coskun AK, 2009, DES AUT TEST EUROPE, P1410
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   Dang B, 2010, IEEE T ADV PACKAGING, V33, P79, DOI 10.1109/TADVP.2009.2035999
   Das S., 2004, GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSI, P338
   Das S, 2017, PR IEEE COMP DESIGN, P233, DOI 10.1109/ICCD.2017.43
   Furumi K, 2017, INT SYM QUAL ELECT, P283, DOI 10.1109/ISQED.2017.7918329
   Huang W, 2004, DES AUT CON, P878
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jang W, 2011, IEEE J EM SEL TOP C, V1, P420, DOI 10.1109/JETCAS.2011.2165756
   Juan D.-C., 2013, P INT C HARDW SOFTW
   Juan D.-C., 2014, ACM T DES AUTOMAT EL, V19, P4
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Kim RG, 2016, IEEE T VLSI SYST, V24, P2488, DOI 10.1109/TVLSI.2015.2512611
   Kumar P., 2014, P C DES AUT TEST EUR
   Kumar SS, 2014, IEEE T VLSI SYST, V22, P1606, DOI 10.1109/TVLSI.2013.2273003
   Lau JH, 2010, ELEC COMP C, P1031, DOI 10.1109/ECTC.2010.5490828
   Lee HHS, 2009, IEEE DES TEST COMPUT, V26, P26, DOI 10.1109/MDT.2009.125
   Liu C, 2012, INT SYM QUAL ELECT, P529, DOI 10.1109/ISQED.2012.6187545
   Lysne O, 2006, IEEE T PARALL DISTR, V17, P51, DOI 10.1109/TPDS.2006.12
   Marcon C, 2014, I CONF VLSI DESIGN, P228, DOI 10.1109/VLSID.2014.46
   Murali S, 2009, ASIA S PACIF DES AUT, P242, DOI 10.1109/ASPDAC.2009.4796487
   Nayak D.K., 2015, Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), P1, DOI 10.1109/S3S.2015.7333538
   Nguyen V, 2005, PROCEEDINGS OF THE SIXTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P311
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Ogras UY, 2009, IEEE T VLSI SYST, V17, P330, DOI 10.1109/TVLSI.2008.2011229
   Oh D, 2012, IEEE T COMPUT AID D, V31, P1767, DOI 10.1109/TCAD.2012.2196435
   Panth S, 2014, I SYMPOS LOW POWER E, P171, DOI 10.1145/2627369.2627642
   Rahmani AM, 2013, J COMPUT SYST SCI, V79, P440, DOI 10.1016/j.jcss.2012.09.004
   Rao RN, 2007, 2007 SECOND INTERNATIONAL CONFERENCE IN COMMUNICATIONS AND NETWORKING IN CHINA, VOLS 1 AND 2, P259
   Sabry MM, 2013, IEEE T COMPUT AID D, V32, P524, DOI 10.1109/TCAD.2012.2226032
   Samal S, 2016, S3S, P1
   Samal S.K., 2014, P 51 ANN DES AUT C D
   Santa C, 2016, PROTEOMICS, V16, P1847, DOI 10.1002/pmic.201600024
   Schroder DK, 2007, MICROELECTRON RELIAB, V47, P841, DOI 10.1016/j.microrel.2006.10.006
   Schroder DK, 2003, J APPL PHYS, V94, P1, DOI 10.1063/1.1567461
   Seiculescu C, 2010, IEEE T CIRCUITS-II, V57, P364, DOI 10.1109/TCSII.2010.2047320
   Seiculescu C, 2009, DES AUT TEST EUROPE, P9
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Shi B, 2011, DES AUT CON, P658
   Souriau JC, 2012, 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P1047, DOI 10.1109/ECTC.2012.6248965
   Turkyilmaz O., 2014, P C DES AUT TEST EUR
   Uhrmann T., 2014, SOI-3DSubthreshold Microelectronics Technology Unified Conference (S3S), P1
   Watanabe N., 2016, P IEEE INT 3D SYST I, P1
   Watanabe N., 2017, JAPAN J APPL PHYS, V56
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Xu Y, 2009, INT S HIGH PERF COMP, P30, DOI 10.1109/HPCA.2009.4798234
   Yaghini P.M., 2015, Proceedings of the 9th International Symposium on Networks-on-Chip, P3
   Zhou PQ, 2010, ASIA S PACIF DES AUT, P509
NR 62
TC 16
Z9 21
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 60
DI 10.1145/3223046
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900005
OA Bronze
DA 2024-07-18
ER

PT J
AU Chen, YC
AF Chen, Yung-Chih
TI Enhancements to SAT Attack: Speedup and Breaking Cyclic Logic Encryption
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE IC protection; IC camouflaging; logic encryption; logic decryption;
   satisfiability attack
ID SECURITY
AB Logic encryption is an IC protection technique for preventing an IC design from overproduction and unauthorized use. It hides a design's functionality by inserting key gates and key inputs, such that a secret key is required to activate the design and make it functioncorrectly. The security of a logic encryption algorithm is evaluated according to the difficulty of cracking the secret key. The state-of-the-art attack method identifies a secret key with a series of SAT-solving calls to prune all the incorrect keys. Although it can break most of the existing logic encryption algorithms within a few hours, we observe that there exist two enhancements for increasing its efficiency. First, we introduce a preprocess to identify and eliminate redundant key inputs and simplify SAT problems. Second, we present a key checking process for increasing the pruned incorrect keys in each SAT-solving iteration. We conducted the experiments on a set of benchmark circuits encrypted by six different logic encryption algorithms. The simulation results show that the enhanced method can successfully unlock 10 benchmark circuits which originally could not be cracked within 1 hour. For all the benchmark circuits, the average speedup is approximately 2.2x in terms of simulation time. Furthermore, a recent logic encryption method locks a design by creating cyclic paths, which can invalidate the SAT-based attack method. We analyze the impact of cyclic paths and propose an enhancement to break the cyclic logic encryption method.
C1 [Chen, Yung-Chih] Yuan Ze Univ, Dept Comp Sci & Engn, 135 Yuan Tung Rd, Taoyuan, Taiwan.
C3 Yuan Ze University
RP Chen, YC (corresponding author), Yuan Ze Univ, Dept Comp Sci & Engn, 135 Yuan Tung Rd, Taoyuan, Taiwan.
EM ycchen.cse@saturn.yzu.edu.tw
FU Ministry of Science and Technology, R.O.C. [MOST 106-2221-E-155-056]
FX This work was supported by the Ministry of Science and Technology,
   R.O.C., under Grant No. MOST 106-2221-E-155-056.
CR [Anonymous], 2017, P CRYPT HARDW EMB SY
   [Anonymous], 2003, INTELLECTUAL PROPERT
   [Anonymous], 2016, P INT C COMP AID DES
   [Anonymous], 2014, PH DISSERTATION, DOI 10.7873/DATE.2014.256
   [Anonymous], 2013, Proceedings of SAT Competition 2013
   [Anonymous], P C DES AUT TEST EUR
   Baumgarten A, 2010, IEEE DES TEST COMPUT, V27, P66, DOI 10.1109/MDT.2010.24
   Chang SC, 1999, IEEE T COMPUT, V48, P962, DOI 10.1109/12.795224
   Dupuis S, 2014, IEEE INT ON LINE, P49, DOI 10.1109/IOLTS.2014.6873671
   Guin U, 2014, P IEEE, V102, P1207, DOI 10.1109/JPROC.2014.2332291
   Khaleghi S, 2015, ASIA S PACIF DES AUT, P821, DOI 10.1109/ASPDAC.2015.7059112
   Koushanfar F, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P103, DOI 10.1007/978-1-4419-8080-9_5
   Lee Y.W., 2015, Language Testing, V32, P1, DOI DOI 10.1177//0265532214565387
   Li M., 2016, Proceedings of the 35th International Conference on Computer-Aided Design, P28
   *OFF UND SECR DEF, 2005, DEF SCI BOARD TASK F
   Pecht M, 2006, IEEE SPECTRUM, V43, P37, DOI 10.1109/MSPEC.2006.1628506
   Plaza SM, 2015, IEEE T COMPUT AID D, V34, P961, DOI 10.1109/TCAD.2015.2404876
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Rajendran J, 2012, DES AUT CON, P83
   Rajendran JeyavijayanJV., 2017, HARDWARE PROTECTION, P71
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Shamsi K, 2017, PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), P173, DOI 10.1145/3060403.3060458
   Shamsi K, 2017, 2017 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P95, DOI 10.1109/HST.2017.7951805
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Tseitin G., 1983, AUTOMATION REASONING, P466, DOI [DOI 10.1007/978-3-642-81955-1_28, 10.1007/978-3-642-81955-128, DOI 10.1007/978-3-642-81955-128, 10.1007/978-3-642-81955-1_28]
   Villasenor J., 2013, IEEE Spectrum
   Xie Y, 2016, LECT NOTES COMPUT SC, V9813, P127, DOI 10.1007/978-3-662-53140-2_7
   Yasin M, 2017, ASIA S PACIF DES AUT, P342, DOI 10.1109/ASPDAC.2017.7858346
   Yasin M, 2016, IEEE T COMPUT AID D, V35, P1411, DOI 10.1109/TCAD.2015.2511144
   Yasin M, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P236, DOI 10.1109/HST.2016.7495588
   Yasin M, 2016, DES AUT TEST EUROPE, P139
   Zhou H, 2017, ICCAD-IEEE ACM INT, P49, DOI 10.1109/ICCAD.2017.8203759
NR 32
TC 10
Z9 13
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 52
DI 10.1145/3190853
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZK
UT WOS:000455950300012
DA 2024-07-18
ER

PT J
AU Sadat, SA
   Canbolat, M
   Köse, S
AF Sadat, Sayed Abdullah
   Canbolat, Mustafa
   Kose, Selcuk
TI Optimal Allocation of LDOs and Decoupling Capacitors within a
   Distributed On-Chip Power Grid
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM on International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP ACM
DE Power delivery network (PDN); distributed on-chip voltage regulator;
   current sharing; physical design; decoupling capacitors
ID DC-DC CONVERTER; OPTIMIZATION; STABILITY; REGULATOR; DELIVERY
AB Parallel on-chip voltage regulation, where multiple regulators are connected to the same power grid, has recently attracted significant attention with the proliferation of small on-chip voltage regulators. In this article, the number, size, and location of parallel low-dropout (LDO) regulators and intentional decoupling capacitors are optimized using mixed integer non-linear programming formulation. The proposed optimization function concurrently considers multiple objectives such as area, power noise, and overall power consumption. Certain objectives are optimized by putting constraints on the other objectives with the proposed technique. Additional constraints have been added to avoid the overlap of LDOs and decoupling capacitors in the optimization process. The results of an optimized LDO allocation in the POWER8 chip is compared with the recent LDO allocation in the same IBM chip in a case study where a 20% reduction in the noise is achieved. The results of the proposed multi-criteria objective function under a different area, power, and noise constraints are also evaluated with a sample ISPD'11 benchmark circuits in another case study.
C1 [Sadat, Sayed Abdullah] Univ Utah, Dept Elect & Comp Engn, Coll Engn, Salt Lake City, UT 84112 USA.
   [Canbolat, Mustafa] SUNY Coll Brockport, Brockport, NY 14420 USA.
   [Kose, Selcuk] Univ S Florida, Coll Engn, Dept Elect Engn, Tampa, FL USA.
C3 Utah System of Higher Education; University of Utah; State University of
   New York (SUNY) System; State University of New York (SUNY) Brockport;
   State University System of Florida; University of South Florida
RP Sadat, SA (corresponding author), Univ Utah, Dept Elect & Comp Engn, Coll Engn, Salt Lake City, UT 84112 USA.
EM ssadat@mail.usf.edu; mcanbolat@brockport.edu; kose@usf.edu
RI Kose, Selcuk/AAF-6950-2020; Sadat, Sayed Abdullah/ABD-9190-2020
OI Sadat, Sayed Abdullah/0000-0001-8290-6065; Canbolat,
   Mustafa/0000-0002-6835-0440; Kose, Selcuk/0000-0001-8095-6691
FU National Science Foundation CAREER Award [CCF-1350451]; Cisco Research
   Award; Direct For Computer & Info Scie & Enginr; Division of Computing
   and Communication Foundations [1350451] Funding Source: National Science
   Foundation
FX This work was supported in part by the National Science Foundation
   CAREER Award under Grant CCF-1350451 and in part by a Cisco Research
   Award.
CR Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Brooke Anthony., 1998, A User's Guide
   Chiprout E, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P485, DOI 10.1109/ICCAD.2004.1382626
   Daskin M., 1995, NETWORK DISCRETE LOC
   Drezner Z., 2002, FACILITY LOCATION
   Farahani RZ, 2010, APPL MATH MODEL, V34, P1689, DOI 10.1016/j.apm.2009.10.005
   Fluhr EJ, 2014, ISSCC DIG TECH PAP I, V57, P96, DOI 10.1109/ISSCC.2014.6757353
   Guo JP, 2010, IEEE J SOLID-ST CIRC, V45, P1896, DOI 10.1109/JSSC.2010.2053859
   Hazucha P, 2005, IEEE J SOLID-ST CIRC, V40, P933, DOI 10.1109/JSSC.2004.842831
   Karnik T., 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), P1, DOI [10.1145/2463209.2488931, DOI 10.1145/2463209.2488931]
   Khatamifard SK, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P120, DOI 10.1145/3079856.3080250
   Köse S, 2013, IEEE T VLSI SYST, V21, P680, DOI 10.1109/TVLSI.2012.2190539
   Köse S, 2012, IEEE J EM SEL TOP C, V2, P704, DOI 10.1109/JETCAS.2012.2226378
   Köse S, 2011, IEEE T CIRCUITS-II, V58, P739, DOI 10.1109/TCSII.2011.2168016
   Köse S, 2010, IEEE INT SYMP CIRC S, P2718, DOI 10.1109/ISCAS.2010.5537035
   Kose S., 2011, P ACM IEEE INT WORKS, DOI [10.1109/SLIP.2011.6135434, DOI 10.1109/SLIP.2011.6135434]
   Kose S., 2010, P IEEE INT SYST ON C, DOI [10.1109/SOCC.2010.5784662, DOI 10.1109/SOCC.2010.5784662]
   Kurd N, 2015, IEEE J SOLID-ST CIRC, V50, P49, DOI [10.1109/JSSC.2014.2368126, 10.1109/ISSCC.2014.6757361]
   Lai SM, 2013, IEEE T COMPUT AID D, V32, P1321, DOI 10.1109/TCAD.2013.2256393
   Lai SM, 2012, ANALOG INTEGR CIRC S, V72, P433, DOI 10.1007/s10470-012-9841-8
   Leung KN, 2003, IEEE J SOLID-ST CIRC, V38, P1691, DOI 10.1109/JSSC.2003.817256
   Li HR, 2017, IEEE T COMPUT AID D, V36, P449, DOI 10.1109/TCAD.2016.2584056
   Pant MD, 2002, IEEE T VLSI SYST, V10, P319, DOI 10.1109/TVLSI.2002.1043335
   Popovich M, 2007, IEEE IC CAD, P811, DOI 10.1109/ICCAD.2007.4397365
   Ramadass YK, 2010, IEEE J SOLID-ST CIRC, V45, P2557, DOI 10.1109/JSSC.2010.2076550
   Sanders SR, 2013, IEEE T POWER ELECTR, V28, P4146, DOI 10.1109/TPEL.2012.2235084
   Tan XDS, 2001, DES AUT CON, P550, DOI 10.1109/DAC.2001.935569
   Tavana MK, 2015, DES AUT CON, DOI 10.1145/2744769.2744833
   Toprak-Deniz Z, 2014, ISSCC DIG TECH PAP I, V57, P98, DOI 10.1109/ISSCC.2014.6757354
   Vaisband I., 2016, ON CHIP POWER DELIVE, DOI [10.1007/978-3-319-29395-0_5, DOI 10.1007/978-3-319-29395-0_5]
   Vaisband I, 2016, IEEE T POWER ELECTR, V31, P5625, DOI 10.1109/TPEL.2015.2493512
   Viswanathan N, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P141
   Wang K, 2005, IEEE T COMPUT AID D, V24, P407, DOI 10.1109/TCAD.2004.842802
   Wang L, 2018, ASIA-PAC POWER ENERG
   Wang LF, 2017, IEEE T VLSI SYST, V25, P3019, DOI 10.1109/TVLSI.2017.2742944
   Yu T, 2014, ASIA S PACIF DES AUT, P531, DOI 10.1109/ASPDAC.2014.6742946
   Zeng ZY, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442100
   Zeng ZY, 2010, DES AUT CON, P831
   Zhan X, 2016, DES AUT CON, DOI 10.1145/2897937.2898008
   Zhangt RJ, 2015, I SYMPOS LOW POWER E, P152, DOI 10.1109/ISLPED.2015.7273506
   Zhou PQ, 2014, IEEE T VLSI SYST, V22, P1954, DOI 10.1109/TVLSI.2013.2280139
NR 41
TC 2
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 49
DI 10.1145/3177877
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300009
DA 2024-07-18
ER

PT J
AU Zhai, JY
   Yan, CH
   Wang, SG
   Zhou, D
   Zhou, H
   Zeng, X
AF Zhai, Jinyuan
   Yan, Changhao
   Wang, Sheng-Guo
   Zhou, Dian
   Zhou, Hai
   Zeng, Xuan
TI An Efficient Non-Gaussian Sampling Method for High Sigma SRAM Yield
   Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Failure rate; SRAM; cross entropy minimization; generalized pareto
   distribution
ID RARE CIRCUIT EVENTS; STATISTICAL BLOCKADE; FAILURE; SIMULATION
AB Yield(1) analysis of SRAM is a challenging issue, because the failure rates of SRAM cells are extremely small. In this article, an efficient non-Gaussian sampling method of cross entropy optimization is proposed for estimating the high sigma SRAM yield. Instead of sampling with the Gaussian distribution in existing methods, a non-Gaussian distribution, i.e., a joint one-dimensional generalized Pareto distribution and (n-1)-dimensional Gaussian distribution, is taken as the function family of practical distribution, which is proved to be more suitable to fit the ideal distribution in the view of extreme failure event. To minimize the cross entropy between practical and ideal distributions, a sequential quadratic programing solver with multiple starting points strategy is applied for calculating the optimal parameters of practical distributions. Experimental results show that the proposed non-Gaussian sampling is a 2.2-4.1x speedup over the Gaussian sampling, on the whole, it is about a 1.6-2.3x speedup over state-of-the-art methods with low- and high-dimensional cases without loss of accuracy
C1 [Zhai, Jinyuan; Yan, Changhao; Zhou, Dian; Zhou, Hai; Zeng, Xuan] Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China.
   [Wang, Sheng-Guo] Univ North Carolina Charlotte, Dept Engn Technol, Charlotte, NC 28223 USA.
   [Zhou, Dian] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA.
   [Zhou, Hai] Northwestern Univ, Dept Elect Engn & Comp Sci, 2145 Sheridan Rd, Evanston, IL 60208 USA.
C3 Fudan University; University of North Carolina; University of North
   Carolina Charlotte; University of Texas System; University of Texas
   Dallas; Northwestern University
RP Zhai, JY; Yan, CH; Zeng, X (corresponding author), Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China.
EM jydi15@fudan.edu.cn; yanch@fudan.edu.cn; swang@uncc.edu;
   zhoud@utdallas.edu; haizhou@northwestern.edu; xzeng@fudan.edu.cn
RI zeng, xuan/KFR-4309-2024; yan, ch/JCE-8484-2023; Zhou, Hai/B-7331-2009
FU National Key Research and Development Program of China [2016YFB0201304];
   National Major Science and Technology Special Project of China
   [2017ZX01028-101-003]; National Natural Science Foundation of China
   (NSFC) [61674042, 61574046, 61574044, 61774045, 61628402]; Recruitment
   Program of Global Experts (the Thousand Talents Plan); National Science
   Foundation (NSF) [CNS-1441695, CCF-1533656, CNS-1651695]; NSF [1115564];
   Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [1115564] Funding Source: National Science
   Foundation
FX This research was supported partly by National Key Research and
   Development Program of China 2016YFB0201304; partly by the National
   Major Science and Technology Special Project of China
   (2017ZX01028-101-003); partly by National Natural Science Foundation of
   China (NSFC) research projects 61674042, 61574046, 61574044, 61774045,
   and 61628402; partly by the Recruitment Program of Global Experts (the
   Thousand Talents Plan); partly by National Science Foundation (NSF)
   under CNS-1441695, CCF-1533656, and CNS-1651695; and partly by NSF Grant
   1115564.
CR [Anonymous], SOLIDO WHITE PAPER
   [Anonymous], 2001, Probability, Random Variables and Stochastic Processes
   BALKEMA AA, 1974, ANN PROBAB, V2, P792, DOI 10.1214/aop/1176996548
   Boggs P.T., 1995, ACTA NUMER, V4, P1, DOI 10.1017/s0962492900002518
   Chenjie Gu, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P754
   Cover Tomas M., 2003, ELEMENTS INFORM THEO, P1600
   Dolecek Lara, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P322, DOI 10.1109/ICCAD.2008.4681593
   Dong CD, 2011, DES AUT CON, P200
   Fonseca RA, 2010, DES AUT CON, P853
   Gong F, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P41
   Gong F, 2010, DES AUT CON, P392
   Gong Fparametric_ yieldang, 2010, P DES AUT C
   HOUSEHOLDER AS, 1958, J ACM, V5, P339, DOI 10.1145/320941.320947
   Johnson N. L., 1994, Continous Univariate Distributions, V1, P173
   Kanj R, 2006, DES AUT CON, P69, DOI 10.1109/DAC.2006.229167
   Peng B, 2016, DES AUT TEST EUROPE, P1417
   PICKANDS J, 1975, ANN STAT, V3, P119
   Qazi M, 2010, DES AUT TEST EUROPE, P801
   Shahid MA, 2012, DES AUT TEST EUROPE, P230
   Singhee A, 2007, DES AUT TEST EUROPE, P1379
   Singhee A, 2009, IEEE T COMPUT AID D, V28, P1176, DOI 10.1109/TCAD.2009.2020721
   Srivastava S, 2007, IEEE CUST INTEGR CIR, P229, DOI 10.1109/CICC.2007.4405720
   Sun SP, 2014, ICCAD-IEEE ACM INT, P324, DOI 10.1109/ICCAD.2014.7001370
   Sun SP, 2012, IEEE T COMPUT AID D, V31, P1831, DOI 10.1109/TCAD.2012.2209884
   Waltz RA, 2006, MATH PROGRAM, V107, P391, DOI 10.1007/s10107-004-0560-5
   Wang MS, 2017, IEEE T VLSI SYST, V25, P806, DOI 10.1109/TVLSI.2016.2601606
   Wu ZY, 2015, INTEGRATION, V50, P1, DOI 10.1016/j.vlsi.2014.12.002
   Yao Jian, 2011, T COMPUT AID DES INT, V31, P1831
   Zhang JZ, 2014, ASIAN TEST SYMPOSIUM, P149, DOI 10.1109/ATS.2014.43
NR 29
TC 2
Z9 2
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 36
DI 10.1145/3174866
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200010
DA 2024-07-18
ER

PT J
AU Liu, D
   Yu, B
   Chowdhury, S
   Pan, DZ
AF Liu, Derong
   Yu, Bei
   Chowdhury, Salim
   Pan, David Z.
TI Incremental Layer Assignment for Timing Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Layer assignment; critical path timing;
   semidefinite programming
ID PERFORMANCE
AB With VLSI technology nodes scaling into the nanometer regime, interconnect delay plays an increasingly critical role in timing. For layer assignment, most works deal with via counts or total net delays, ignoring critical paths of each net and resulting in potential timing issues. In this article, we propose an incremental layer assignment framework targeting delay optimization in timing the critical path of each net. A set of novel techniques are presented: self-adaptive quadruple partition based on KxK division benefits the runtime; semidefinite programming is utilized for each partition; and the sequential mapping algorithm guarantees integer solutions while satisfying edge capacities; additionally, concurrent mapping offers a global view of assignment and post delay optimization reduces the path timing violations. The effectiveness of our work is verified by ISPD'08 benchmarks.
C1 [Liu, Derong; Pan, David Z.] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Yu, Bei] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 University of Texas System; University of Texas Austin; Chinese
   University of Hong Kong
RP Liu, D (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM deronliu@cerc.utexas.edu; byu@cse.cuhk.edu.hk; salimuc@gmail.com;
   dpan@cerc.utexas.edu
RI Yu, Bei/ABB-3824-2020
OI Yu, Bei/0000-0001-6406-4810
FU NSF SRC; NSFC; Oracle; Chinese University of Hong Kong (CUHK)
FX This work is supported in part by NSF SRC, NSFC, Oracle, and the Chinese
   University of Hong Kong (CUHK) Direct Grant for Research.
CR Ao J., 2013, Proc. ISPD, P101
   Borchers B, 1999, OPTIM METHOD SOFTW, V11-2, P613, DOI 10.1080/10556789908805765
   Chandra R., 2001, PARALLEL PROGRAMMING, DOI DOI 10.5555/355074
   Chen JHC, 2014, IEEE INT INTERC TECH, P93, DOI 10.1109/IITC.2014.6831843
   Chin-Hsiung Hsu, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P350, DOI 10.1109/ICCAD.2008.4681597
   Cong Jason, 2012, ACM IEEE DES AUT C D, P1239
   Dai KR, 2009, ASIA S PACIF DES AUT, P570, DOI 10.1109/ASPDAC.2009.4796541
   Du Peng, 2011, INT C ASIC ASICON 11, P337
   GUNAWARDENA AD, 1991, LINEAR ALGEBRA APPL, V154, P123, DOI 10.1016/0024-3795(91)90376-8
   Gurobi Optimization Inc, 2016, GUR OPT REF MAN
   Hsu MK, 2014, ICCAD-IEEE ACM INT, P574, DOI 10.1109/ICCAD.2014.7001408
   Hu J, 2001, INTEGRATION, V31, P1, DOI 10.1016/S0167-9260(01)00020-7
   Kahng Andrew B., 2006, ACM INT S PHYS DES I, P102
   Kohira Y, 2015, ASIA S PACIF DES AUT, P665, DOI 10.1109/ASPDAC.2015.7059084
   Lee TH, 2008, IEEE T COMPUT AID D, V27, P1643, DOI 10.1109/TCAD.2008.927733
   Lee TH, 2010, ICCAD-IEEE ACM INT, P312, DOI 10.1109/ICCAD.2010.5654184
   Liu D., 2016, PROC AUTOM C, P1
   Liu Derong, 2017, IEEE T COMP AID DES
   Livramento Vinicius, 2017, IEEE T COMP AID DES
   Nam GJ, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P156
   QUEYRANNE M, 1986, OPER RES LETT, V4, P231, DOI 10.1016/0167-6377(86)90007-6
   Shi DH, 2016, ASIA S PACIF DES AUT, P372, DOI 10.1109/ASPDAC.2016.7428040
   Vandenberghe L, 1996, SIAM REV, V38, P49, DOI 10.1137/1038003
   Vandenberghe Lieven, 1997, IEEE ACM INT C COMP, P252
   Wen-Hao Liu, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P539, DOI 10.1109/ASPDAC.2011.5722248
   Yu B, 2015, IEEE T COMPUT AID D, V34, P433, DOI 10.1109/TCAD.2014.2387840
   Yu B, 2015, INT J HEAT MASS TRAN, V91, P110, DOI 10.1016/j.ijheatmasstransfer.2015.07.109
NR 27
TC 3
Z9 5
U1 11
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 75
DI 10.1145/3083727
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900018
DA 2024-07-18
ER

PT J
AU Hankendi, C
   Coskun, AK
AF Hankendi, Can
   Coskun, Ayse Kivilcim
TI Scale & Cap: Scaling-Aware Resource Management for Consolidated
   Multi-threaded Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Multi-threaded; multi-core; power; energy efficiency; virtual machines
ID POWER; SYSTEM
AB As the number of cores per server node increases, designing multi-threaded applications has become essential to efficiently utilize the available hardware parallelism. Many application domains have started to adopt multi-threaded programming; thus, efficient management of multi-threaded applications has become a significant research problem. Efficient execution of multi-threaded workloads on cloud environments, where applications are often consolidated by means of virtualization, relies on understanding the multi-threaded specific characteristics of the applications. Furthermore, energy cost and power delivery limitations require data center server nodes to work under power caps, which bring additional challenges to runtime management of consolidated multi-threaded applications. This article proposes a dynamic resource allocation technique for consolidated multi-threaded applications for power-constrained environments. Our technique takes into account application characteristics specific to multi-threaded applications, such as power and performance scaling, to make resource distribution decisions at runtime to improve the overall performance, while accurately tracking dynamic power caps. We implement and evaluate our technique on state-of-the-art servers and show that the proposed technique improves the application performance by up to 21% under power caps compared to a default resource manager.
C1 [Hankendi, Can; Coskun, Ayse Kivilcim] Boston Univ, 8 St Marys St, Boston, MA 02215 USA.
C3 Boston University
RP Hankendi, C (corresponding author), Boston Univ, 8 St Marys St, Boston, MA 02215 USA.
EM hankendi@bu.edu; acoskun@bu.edu
CR [Anonymous], XEN MAN TOOLS
   [Anonymous], BENEFITS VIRTUALIZED
   [Anonymous], VSPHERE SDK PERL DOC
   [Anonymous], 2008, INT C PAR ARCH COMP
   [Anonymous], DES AUT TEST EUR C E
   [Anonymous], RES MAN VMWARE DRS
   [Anonymous], KERN BAS VIRT MACH
   Beloglazov A., 2010, P 8 INT WORKSH MIDDL, p1 890 799
   Beloglazov A, 2012, FUTURE GENER COMP SY, V28, P755, DOI 10.1016/j.future.2011.04.017
   Bonvin Nicolas, 2011, 2011 Proceedings of 11th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid 2011), P434, DOI 10.1109/CCGrid.2011.24
   Chen H, 2013, ICCAD-IEEE ACM INT, P122, DOI 10.1109/ICCAD.2013.6691107
   Cochran R, 2011, INT SYMP MICROARCH, P175
   Congfeng Jiang, 2010, Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications (GreenCom) and Int'l Conference on Cyber, Physical and Social Computing (CPSCom), P313, DOI 10.1109/GreenCom-CPSCom.2010.86
   David Howard, 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P189, DOI 10.1145/1840845.1840883
   Delimitrou C, 2013, ACM SIGPLAN NOTICES, V48, P77, DOI 10.1145/2499368.2451125
   Dhiman G, 2007, INT S LOW POW EL DES
   Dhiman G, 2009, I SYMPOS LOW POWER E, P243
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Hankendi C, 2012, DES AUT TEST EUROPE, P994
   Hankendi C, 2013, I SYMPOS LOW POWER E, P415, DOI 10.1109/ISLPED.2013.6629334
   Hoffmann H, 2011, ACM SIGPLAN NOTICES, V46, P199, DOI 10.1145/1961296.1950390
   Hwang I., 2012, Proceedings of International Symposium on Low PowerElectronics and Design (ISLPED), P339
   Isci C, 2010, IEEE IFIP NETW OPER, P381, DOI 10.1109/NOMS.2010.5488495
   Kim J, 2013, DES AUT TEST EUROPE, P1345
   Kusic Dara, 2008, 2008 International Conference on Autonomic Computing (ICAC '08), P3, DOI 10.1109/ICAC.2008.31
   Li J, 2006, INT S HIGH PERF COMP, P77
   Ma K, 2012, INT CONFER PARA, P13
   Merkel A, 2010, EUROSYS'10: PROCEEDINGS OF THE EUROSYS 2010 CONFERENCE, P153
   Nathuji R., 2008, Proceedings of the 17th international symposium on High performance distributed computing, HPDC '08, P119
   Nathuji R, 2009, CLUSTER COMPUT, V12, P189, DOI 10.1007/s10586-009-0077-z
   Raghavendra R, 2008, ACM SIGPLAN NOTICES, V43, P48, DOI 10.1145/1353536.1346289
   Reda S, 2012, IEEE MICRO, V32, P64, DOI 10.1109/MM.2012.59
   Romosan A., 2005, P 17 INT C SCI STAT, P103
   Shafique M, 2013, DES AUT TEST EUROPE, P51
   Vasic N, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P423
   von Laszewski G., 2009, CLUSTER COMPUTING WO, P1
   Wang L, 2014, INT S HIGH PERF COMP, P488, DOI 10.1109/HPCA.2014.6835958
   Wang W, 2012, ACM SIGPLAN NOTICES, V47, P27, DOI 10.1145/2365864.2151031
   Zha YB, 2014, IEEE RAD CONF, P406, DOI 10.1109/RADAR.2014.6875624
   Zheng W., 2009, USENIX Annual Technical Conference, P18
NR 40
TC 6
Z9 6
U1 2
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 30
DI 10.1145/2994145
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800011
DA 2024-07-18
ER

PT J
AU Bernasconi, A
   Ciriani, V
AF Bernasconi, Anna
   Ciriani, Valentina
TI Index-Resilient Zero-Suppressed BDDs: Definition and Operations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Data structures for logic synthesis; error resilient data structures;
   binary decision diagrams; zero-suppressed binary decision diagrams
AB Zero-Suppressed Binary Decision Diagrams (ZDDs) are widely used data structures for representing and handling combination sets and Boolean functions. In particular, ZDDs are commonly used in CAD for the synthesis and verification of integrated circuits. The purpose of this article is to design an error-resilient version of this data structure: a self-repairing ZDD. More precisely, we design a new ZDD canonical form, called index-resilient reduced ZDD, such that a faulty index can be reconstructed in time O(k), where k is the number of nodes with a corrupted index. Moreover, we propose new versions of the standard algorithms for ZDD manipulation and construction that are error resilient during their execution and produce an index-resilient ZDD as output. The experimental results validate the proposed approach.
C1 [Bernasconi, Anna] Univ Pisa, Dipartimento Informat, Largo Bruno Pontecorvo 3, I-56127 Pisa, Italy.
   [Ciriani, Valentina] Univ Milan, Dipartimento Informat, Via Bramante 65, I-26013 Crema, CR, Italy.
C3 University of Pisa; University of Milan
RP Bernasconi, A (corresponding author), Univ Pisa, Dipartimento Informat, Largo Bruno Pontecorvo 3, I-56127 Pisa, Italy.
EM anna.bernasconi@unipi.it; valentina.ciriani@unimi.it
RI Ciriani, Valentina/I-3449-2012
OI Ciriani, Valentina/0000-0002-0469-4201
FU Italian Ministry of Education, University, and Research (MIUR) [PRIN
   2012C4E3KT]
FX This work was supported in part by the Italian Ministry of Education,
   University, and Research (MIUR) under PRIN 2012C4E3KT national research
   project "AMANDA" Algorithmics for MAssive and Networked DAta.
CR Akers S., 1978, IEEE T COMPUT, V27, P6
   Aumann Y, 1996, AN S FDN CO, P580, DOI 10.1109/SFCS.1996.548517
   Becker B, 1997, FORM METHOD SYST DES, V11, P5, DOI 10.1023/A:1008635324476
   Bernasconi A, 2015, THEOR COMPUT SCI, V595, P11, DOI 10.1016/j.tcs.2015.05.050
   Bernasconi A, 2013, IEEE INT SYMP DESIGN, P246, DOI 10.1109/DDECS.2013.6549826
   Bernasconi Anna, 2014, P 8 IFIP TC1 WG 2 2, P1
   Bryant Randal E., 1986, IEEE T COMPUTERS
   Drechsler N, 1998, LECT NOTES COMPUT SC, V1516, P380
   Ebendt Ruediger., 2005, Advanced BDD Optimization
   Finocchi I, 2005, LECT NOTES COMPUT SC, V3669, P1
   Finocchi I., 2008, ALGORITHMICA
   Finocchi I, 2009, THEOR COMPUT SCI, V410, P4457, DOI 10.1016/j.tcs.2009.07.026
   Finocchi I, 2007, COMPUT SCI REV, V1, P77, DOI 10.1016/j.cosrev.2007.10.001
   Requeno JI, 2012, ADV INTEL SOFT COMPU, V154, P231
   Italiano GF, 2010, LECT NOTES COMPUT SC, V6078, P13, DOI 10.1007/978-3-642-13073-1_3
   Jacob B., 2008, CACHE DRAM DISK
   Kebschull U., 1993, [1993] Proceedings The European Conference on Design Automation with the European Event in ASIC Design, P278, DOI 10.1109/EDAC.1993.386463
   Knuth D. E, 2009, ART COMPUTER PROGRAM, V4
   Liaw Heh-Tyan, 1992, IEEE T COMPUTERS
   MINATO S, 1993, ACM IEEE D, P272
   Minato S., 2010, PROGR REPRESENTATION, P97
   Minato S., 2007, INF MEDIA TECHNOL, V2, P300
   Minato S, 2013, IEICE T INF SYST, VE96D, P1419, DOI 10.1587/transinf.E96.D.1419
   Mishchenko A, 2001, P 12 S INT SYMB COMP
   Sasao T., 2014, APPL ZERO SUPPRESSED
   Taylor D. J., 1990, P 20 INT S FAULT TOL
   Yang S., 1991, LOGIC SYNTHESIS OPTI
   Yoon S, 2005, IEEE ACM T COMPUT BI, V2, P339, DOI 10.1109/TCBB.2005.55
NR 28
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 72
DI 10.1145/2905363
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500018
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhao, Y
   Kim, T
   Shin, H
   Tan, SXD
   Li, X
   Chen, HB
   Wang, H
AF Zhao, Yue
   Kim, Taeyoung
   Shin, Hosoon
   Tan, Sheldon X. -D.
   Li, Xin
   Chen, Haibao
   Wang, Hai
TI Statistical Rare-Event Analysis and Parameter Guidance by Elite Learning
   Sample Selection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Process variations; rare event analysis; statistical analysis; Monte
   Carlo method
ID DESIGN
AB Accurately estimating the failure region of rare events for memory-cell and analog circuit blocks under process variations is a challenging task. In this article, we propose a new statistical method, called EliteScope, to estimate the circuit failure rates in rare-event regions and to provide conditions of parameters to achieve targeted performance. The new method is based on the iterative blockade framework to reduce the number of samples, but consists of two new techniques to improve existingmethods. First, the new approach employs an elite-learning sample-selection scheme, which can consider the effectiveness of samples and well coverage for the parameter space. As a result, it can reduce additional simulation costs by pruning less effective samples while keeping the accuracy of failure estimation. Second, the EliteScope identifies the failure regions in terms of parameter spaces to provide a good design guidance to accomplish the performance target. It applies variance-based feature selection to find the dominant parameters and then determine the in-spec boundaries of those parameters. We demonstrate the advantage of our proposed method using several memory and analog circuits with different numbers of process parameters. Experiments on four circuit examples show that EliteScope achieves a significant improvement on failure-region estimation in terms of accuracy and simulation cost over traditional approaches. The 16b 6T-SRAM column example also demonstrates that the new method is scalable for handling large problems with large numbers of process variables.
C1 [Zhao, Yue; Tan, Sheldon X. -D.] Univ Calif Riverside, Dept Elect Engn, Suite 343 Winston Chung Hall, Riverside, CA 92521 USA.
   [Kim, Taeyoung] Univ Calif Riverside, Dept Comp Sci, 351 Winston Chung Hall, Riverside, CA 92521 USA.
   [Li, Xin] Carnegie Mellon Univ, Dept Elect & Comp Engn, 2123 Hamerschlag Hall,5000 Forbes Ave, Pittsburgh, PA 15213 USA.
   [Chen, Haibao] Shanghai Jiao Tong Univ, Dept Micro Nanoelect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Wang, Hai] Univ Elect Sci & Technol China, Sch Microelect & Solid State Elect, 4,Sec 2,North Jianshe Rd, Chengdu 610054, Peoples R China.
   [Shin, Hosoon] Qualcomm, 5775 Morehouse Dr, San Diego, CA 92121 USA.
C3 University of California System; University of California Riverside;
   University of California System; University of California Riverside;
   Carnegie Mellon University; Shanghai Jiao Tong University; University of
   Electronic Science & Technology of China; Qualcomm
RP Zhao, Y (corresponding author), Univ Calif Riverside, Dept Elect Engn, Suite 343 Winston Chung Hall, Riverside, CA 92521 USA.
EM yzhao011@ee.ucr.edu; dashin@qti.qualcomm.com; stan@ee.ucr.edu;
   xinli@cmu.edu; haibaochen@sjtu.edu.cn; wanghai@uestc.edu.cn
RI Chen, Hai-Bao/Q-2368-2017
OI Tan, Sheldon/0000-0003-2119-6869; Kim, Taeyoung/0000-0002-8353-1776
FU NSF [CCF-1116882, OISE-1130402]; 985 research funds from Shanghai Jiao
   Tong University; University of Electronic Science and Technology of
   China
FX This work is supported in part by NSF grant No. CCF-1116882 and in part
   by NSF grant No. OISE-1130402. Haibao Chen and Hai Wang are supported by
   985 research funds from Shanghai Jiao Tong University and University of
   Electronic Science and Technology of China.
CR Agarwal K, 2006, DES AUT CON, P57, DOI 10.1109/DAC.2006.229176
   Calhoun BH, 2008, P IEEE, V96, P343, DOI 10.1109/JPROC.2007.911072
   Gong F, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071366
   Hastie T., 2009, The Elements of Statistical Learning
   Hocevar D. E., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P180, DOI 10.1109/TCAD.1983.1270035
   HOSKING JRM, 1985, J R STAT SOC C-APPL, V34, P301
   HOSKING JRM, 1987, TECHNOMETRICS, V29, P339, DOI 10.2307/1269343
   IEEE, 2008, I CONF VLSI DESIGN, P131, DOI 10.1109/VLSI.2008.54
   Joe S, 2003, ACM T MATH SOFTWARE, V29, P49, DOI 10.1145/641876.641879
   Kanj R, 2006, DES AUT CON, P69, DOI 10.1109/DAC.2006.229167
   Masuda H, 2005, IEEE CUST INTEGR CIR, P593
   Montgomery D., 2013, DESIGN ANAL EXPT
   Mukhopadhyay S, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P10, DOI 10.1109/ICCAD.2004.1382534
   Nenzi Paolo., 2010, Ngspice users manual
   Qazi M, 2010, DES AUT TEST EUROPE, P801
   Shen R., 2012, Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs
   Shen RJ, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2348839.2348855
   Singhee A, 2009, IEEE T COMPUT AID D, V28, P1176, DOI 10.1109/TCAD.2009.2020721
   Sun SP, 2014, ICCAD-IEEE ACM INT, P324, DOI 10.1109/ICCAD.2014.7001370
   Sun SP, 2013, ICCAD-IEEE ACM INT, P478, DOI 10.1109/ICCAD.2013.6691160
   Wu W, 2014, PROC INT CONF ANTI, P1
   Wu W, 2014, ASIA S PACIF DES AUT, P424, DOI 10.1109/ASPDAC.2014.6742928
NR 22
TC 0
Z9 0
U1 3
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 56
DI 10.1145/2875422
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500002
DA 2024-07-18
ER

PT J
AU Xiang, D
   Shen, KL
AF Xiang, Dong
   Shen, Kele
TI A New Unicast-Based Multicast Scheme for Network-on-Chip Router and
   Interconnect Testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; On-chip networks; router testing; interconnect
   testing; unicast-based multicast
ID COMMUNICATION; COST; NOCS
AB 3D technology for networks-on-chip (NOCs) becomes attractive. It is important to present an effective scheme for 3D stacked NOC router and interconnect testing. A new approach to testing of NOC routers is proposed by classifying the routers. Routers with the same number of input/output ports fall into the same class. Routers of the same class are identical if their tests are the same. A test packet is delivered to all the identical routers by a simple unicast-based multicast scheme. It is found that the depth of the consumption buffer at each router has great impact on the test delivery time because test application and test delivery for router testing cannot be handled concurrently. Test delivery must set a router to operational mode. A mathematical model is presented to evaluate the impact of consumption buffer depth on the test delivery time. A new and simple test application scheme is proposed for interconnect testing. Some interesting extensions are presented for further test time reduction and thermal considerations. Sufficient experimental results are presented by comparison with one previous method. The proposed method works for single stuck-at, transition, even small delay faults at routers, and single bridging faults at physical, consumption and injection channels.
C1 [Xiang, Dong] Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
   [Shen, Kele] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
C3 Tsinghua University; Tsinghua University
RP Xiang, D (corresponding author), Tsinghua Univ, Sch Software, Beijing 100084, Peoples R China.
EM dx-iang@tsinghua.edu.cn
FU National Science Foundation of China [60910003, 61170063, 61373021];
   Ministry of Education [20111081042]
FX This work is supported in part by the National Science Foundation of
   China under gants 60910003, 61170063, and 61373021, and a research grant
   from the Ministry of Education under grant 20111081042.
CR [Anonymous], ACM T DES AUTOM ELEC
   [Anonymous], P EUR TEST S
   [Anonymous], P VLSI TEST S
   [Anonymous], P DES AUT TEST EUR
   [Anonymous], P INT NETW ARCH ON C
   [Anonymous], P IEEE INT TEST C IT
   [Anonymous], P DES AUT TEST EUR
   [Anonymous], P 20 IEEE IFIP INT C
   [Anonymous], P 21 IEEE IFIP VLSI
   [Anonymous], P AS TEST S
   [Anonymous], ACM T DES AUTOM ELEC
   [Anonymous], 2007, P INT S MICR
   [Anonymous], P IEEE INT TEST C IT
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bogdan P., 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P231
   Bogdan P, 2007, VLSI DES, DOI 10.1155/2007/95348
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P1197, DOI 10.1109/TCAD.2011.2138430
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Cota É, 2004, ACM T DES AUTOMAT EL, V9, P471, DOI 10.1145/1027084.1027088
   Cota É, 2008, IEEE T COMPUT, V57, P1202, DOI 10.1109/TC.2008.62
   Dalmasso Julien, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P139, DOI 10.1109/ISVLSI.2008.86
   Emma P, 2009, IEEE DES TEST COMPUT, V26, P6, DOI 10.1109/MDT.2009.119
   Feero BS, 2009, IEEE T COMPUT, V58, P32, DOI 10.1109/TC.2008.142
   Froese Viktor, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P227, DOI 10.1109/VTS.2010.5469570
   Ganeshpure K, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2566661
   Grecu C, 2007, IEEE T COMPUT AID D, V26, P2201, DOI 10.1109/TCAD.2007.907263
   Hervé MB, 2011, J ELECTRON TEST, V27, P635, DOI 10.1007/s10836-011-5246-3
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Juan DC, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2633606
   Kakoee MR, 2014, IEEE T COMPUT, V63, P703, DOI 10.1109/TC.2013.202
   Kim J, 2007, CONF PROC INT SYMP C, P138, DOI 10.1145/1273440.1250680
   Marculescu R, 2007, FOUND TRENDS ELECTRO, V2, P371, DOI 10.1561/1000000011
   MCKINLEY PK, 1994, IEEE T PARALL DISTR, V5, P1252, DOI 10.1109/71.334899
   Panda DK, 1999, IEEE T PARALL DISTR, V10, P76, DOI 10.1109/71.744844
   Pande PP, 2005, IEEE DES TEST COMPUT, V22, P404, DOI 10.1109/MDT.2005.108
   Richter M, 2014, IEEE T COMPUT, V63, P691, DOI 10.1109/TC.2013.82
   Wang LT, 2008, MORG KAUF SER SYST, P1
   Xiang D, 2007, IEEE T COMPUT, V56, P557, DOI 10.1109/tc.2007.1002
   Xiang D, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2564922
   Xiang D, 2011, IEEE T COMPUT AID D, V30, P135, DOI 10.1109/TCAD.2010.2066070
   Xiang D, 2011, IEEE T DEPEND SECURE, V8, P74, DOI 10.1109/TDSC.2009.3
   Xuan-Tu Tran, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P149
   Zhang Z, 2011, IEEE VLSI TEST SYMP, P229, DOI 10.1109/VTS.2011.5783726
NR 43
TC 14
Z9 14
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 24
DI 10.1145/2821506
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400006
DA 2024-07-18
ER

PT J
AU More, A
   Taskin, B
AF More, Ankit
   Taskin, Baris
TI Locality-Aware Network Utilization Balancing in NoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance Network-on-chip (NoC); hierarchical
   networks; network utilization balancing
ID DESIGN
AB Hierarchical and multi-network networks-on-chip (NoCs) have been proposed in the literature to improve the energy-and performance-efficient scalability of the traditional flat-mesh NoC architecture. Theoretically, based on a small-world network-based analysis, traditional hierarchical NoCs are expected to provide good scalability. However, the traditional theoretical analysis (e.g. for small-worldness) does not take into account the congestion phenomenon experienced in such networks. Counterintuitively, as shown in this work, breaking the hierarchy in traditional hierarchical NoCs and utilizing the proposed locality-aware network utilization (NU) balancing technique performs better. This improvement in performance is observed through experimental analysis, which is contrasted with the theoretical analysis that does not account for congestion. In addition to the novelties for hierarchical networks, the application of the proposed locality-aware NU balancing scheme is extended to multi-network NoC topologies (with already separated networks). Results of the analysis show the superiority of applying the locality-aware NU balancing technique for a throughput and energy-efficient scaling of the multi-network NoC architectures, much like those of the hierarchical NoCs. For instance, for a NoC with 1024 nodes, the proposed NU balancing technique provides up to 95% higher throughput efficiency and consumes up to 29% less energy per flit compared to the best NoC topology without the NU balancing technique. The analysis also helps to render the choice of a NoC topology for traffic patterns varying in locality and nonlocality on exascale computing CMPs.
C1 [More, Ankit; Taskin, Baris] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA.
C3 Drexel University
RP More, A (corresponding author), Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA.
EM ankitmore@gmail.com
FU National Science Foundation [EECS-1232164, CNS-1004936, CNS-1305350]
FX This material is based upon work supported by the National Science
   Foundation under Grants No. EECS-1232164, CNS-1004936 and CNS-1305350.
CR [Anonymous], 2008, EXASCALE COMPUTING S
   [Anonymous], 2006, Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS'06), DOI DOI 10.1109/MASCOTS.2006.9
   Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187
   Barrat A, 2004, P NATL ACAD SCI USA, V101, P3747, DOI 10.1073/pnas.0400087101
   Bezerra G.B.P., 2010, P INT WORKSHOP SYSTE, P3
   Borkar S, 2007, DES AUT CON, P746, DOI 10.1109/DAC.2007.375263
   Bourduas S, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P195
   Das R, 2009, INT S HIGH PERF COMP, P175, DOI 10.1109/HPCA.2009.4798252
   Heirman W, 2008, SLIP '08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION, P87
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kemmerer J., 2014, P IEEE ACM INT WORKS, P1
   Kim John, 2007, IEEE Computer Architecture Letters, V6, P37, DOI 10.1109/L-CA.2007.10
   Manevich R., 2012, P INT WORKSHOP SYSTE, P40
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Saramäki J, 2007, PHYS REV E, V75, DOI 10.1103/PhysRevE.75.027105
   Strang T, 2007, 21ST INTERNATIONAL CONFERENCE ON ADVANCED NETWORKING AND APPLICATIONS WORKSHOPS/SYMPOSIA, VOL 2, PROCEEDINGS, P276
   Wang H, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P105
   Yoon YJ, 2010, DES AUT CON, P162
NR 19
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2015
VL 21
IS 1
AR 6
DI 10.1145/2743012
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CZ1WX
UT WOS:000366897700006
OA Bronze
DA 2024-07-18
ER

PT J
AU Samavatian, MH
   Arjomand, M
   Bashizade, R
   Sarbazi-Azad, H
AF Samavatian, Mohammad Hossein
   Arjomand, Mohammad
   Bashizade, Ramin
   Sarbazi-Azad, Hamid
TI Architecting the Last-Level Cache for GPUs using STT-RAM Technology
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; GPU; GPGPU application; STT-RAM; retention time
ID POWER; OPTIMIZATION; PERFORMANCE; COST
AB Future GPUs should have larger L2 caches based on the current trends in VLSI technology and GPU architectures toward increase of processing core count. Larger L2 caches inevitably have proportionally larger power consumption. In this article, having investigated the behavior of GPGPU applications, we present an efficient L2 cache architecture for GPUs based on STT-RAM technology. Due to its high-density and low-power characteristics, STT-RAM technology can be utilized in GPUs where numerous cores leave a limited area for on-chip memory banks. They have, however, two important issues, high energy and latency of write operations, that have to be addressed. Low retention time STT-RAMs can reduce the energy and delay of write operations. Nevertheless, employing STT-RAMs with low retention time in GPUs requires a thorough study on the behavior of GPGPU applications. Based on this investigation, we have architectured a two-part STT-RAM-based L2 cache with low-retention (LR) and high-retention (HR) parts. The proposed two-part L2 cache exploits a dynamic threshold regulator (DTR) to efficiently regulate the write threshold for migration of the data blocks from HR to LR, based on the behavior of the applications. Also, a Data and Access type Aware Cache Search mechanism (DAACS) is hired for handling the search of the requested data blocks in two parts of the cache. The STT-RAM L2 cache architecture proposed in this article can improve IPC by up to 171% (20% on average), and reduce the average consumed power by 28.9% compared to a conventional L2 cache architecture with equal on-chip area.
C1 [Samavatian, Mohammad Hossein; Arjomand, Mohammad; Bashizade, Ramin; Sarbazi-Azad, Hamid] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
C3 Sharif University of Technology
RP Samavatian, MH (corresponding author), Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
EM mh.samavatian@gmail.com
RI Bashizade, Ramin/J-9658-2019; Samavatian, Mohammad/AAF-7197-2019
OI Bashizade, Ramin/0000-0001-7862-994X; 
CR Al Maashri A, 2009, PR IEEE COMP DESIGN, P254, DOI 10.1109/ICCD.2009.5413147
   [Anonymous], 2011, EMERG APPL MANY CORE
   [Anonymous], 2009, S Q J MODERN FOREIGN
   [Anonymous], 2012, CTR RELIABLE HIGH PE
   [Anonymous], 2011, Emerging Research Devices
   Asadinia Marjan, 2014, IEEE T VLSI SYST, P99
   Bakhoda A, 2009, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2009.4919648
   Che SA, 2009, I S WORKL CHAR PROC, P44, DOI 10.1109/IISWC.2009.5306797
   Dong XY, 2008, DES AUT CON, P554
   Gebhart M, 2012, INT SYMP MICROARCH, P96, DOI 10.1109/MICRO.2012.18
   Ham TJ, 2013, INT S HIGH PERF COMP, P424, DOI 10.1109/HPCA.2013.6522338
   Jadidi A., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P79, DOI 10.1109/ISLPED.2011.5993611
   Jaekyu Lee, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P213, DOI 10.1109/MICRO.2010.44
   Jia Wenhao., PROC 26 ACM INT C SU
   Jog A, 2013, ACM SIGPLAN NOTICES, V48, P395, DOI 10.1145/2499368.2451158
   Jog A, 2012, DES AUT CON, P243
   Jog Adwait., PROC 40 IEEEACM INT, DOI [10.1145/2508148.2485951, DOI 10.1145/2485922.2485951]
   Khouzani HA, 2014, I SYMPOS LOW POWER E, P327, DOI 10.1145/2627369.2627667
   Kuo HK, 2013, ASIA S PACIF DES AUT, P338, DOI 10.1109/ASPDAC.2013.6509618
   Lakshminarayana NB, 2012, IEEE COMPUT ARCHIT L, V11, P33, DOI 10.1109/L-CA.2011.32
   Lee J., 2012, International Symposium on High-Performance Computer Architecture (HPCA), P1, DOI [10.1109/hpca.2012.6168947, DOI 10.1109/HPCA.2012.6168947]
   Li JH, 2013, DES AUT TEST EUROPE, P1247
   Lindholm E, 2008, IEEE MICRO, V28, P39, DOI 10.1109/MM.2008.31
   Mao M., 2014, Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, P1
   Moazeni M, 2009, 2009 IEEE 7TH SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS (SASP 2009), P43, DOI 10.1109/SASP.2009.5226334
   Narasiman V, 2011, INT SYMP MICROARCH, P308, DOI 10.1145/2155620.2155656
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Rasquinha M., 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P389, DOI 10.1145/1840845.1840931
   Rogers Timothy G., 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P99, DOI 10.1145/2540708.2540718
   Rogers TG, 2012, INT SYMP MICROARCH, P72, DOI 10.1109/MICRO.2012.16
   Ryoo S, 2008, INT SYM CODE GENER, P195
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Sung IJ, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P513, DOI 10.1145/1854273.1854336
   Tarjan D., 2010, Proceedings of 2010 International Conference High Performance Computing, Networking, Storage and Analysis, P1
   Venkatesan R, 2014, CONF PROC INT SYMP C, P253, DOI 10.1109/ISCA.2014.6853233
   Wang J, 2013, INT S HIGH PERF COMP, P234, DOI 10.1109/HPCA.2013.6522322
   Wilkerson C, 2010, CONF PROC INT SYMP C, P83, DOI 10.1145/1816038.1815973
   Wu XX, 2009, DES AUT TEST EUROPE, P737
   Yang Y, 2012, INT CONFER PARA, P283
   Yang Y, 2010, ACM SIGPLAN NOTICES, V45, P86, DOI 10.1145/1809028.1806606
   Yoon DH, 2011, INT S HIGH PERF COMP, P466, DOI 10.1109/HPCA.2011.5749752
   Yoon DH, 2009, CONF PROC INT SYMP C, P116, DOI 10.1145/1555815.1555771
   Yoon Doe Hyun, 2009, P C HIGH PERF COMP N
   Young V, 2015, ACM SIGPLAN NOTICES, V50, P33, DOI [10.1145/2775054.2694387, 10.1145/2694344.2694387]
   Zhang EddyZ., 2010, P 24 ACM INT C SUPER, P115
   Zhao J., 2010, INT C COMP AID DES, P48
NR 47
TC 8
Z9 9
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 55
DI 10.1145/2764905
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900009
DA 2024-07-18
ER

PT J
AU Firouzi, F
   Ye, FM
   Chakrabarty, K
   Tahoori, MB
AF Firouzi, Farshad
   Ye, Fangming
   Chakrabarty, Krishnendu
   Tahoori, Mehdi B.
TI Aging- and Variation-Aware Delay Monitoring Using Representative
   Critical Path Selection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Performance; Design; Reliability; performance; variations;
   transistor aging; monitoring
ID PERFORMANCE; PREDICTION; NBTI; DEGRADATION
AB Process together with runtime variations in temperature and voltage, as well as transistor aging, degrade path delay and may eventually induce circuit failure due to timing variations. Therefore, in-field tracking of path delays is essential, and to respond to this need, several delay sensor designs have been proposed in the literature. However, due to the significant overhead of these sensors and the large number of critical paths in today's IC, it is infeasible to monitor the delay of every critical path in silicon. We present an aging-and variationaware representative path selection technique based on machine learning that allows to measure the delay of a small set of paths and infer the delay of a larger pool of paths that are likely to fail due to delay variations. Simulation results for benchmark circuits highlight the accuracy of the proposed approach for predicting critical-path delay based on the selected representative paths.
C1 [Firouzi, Farshad; Tahoori, Mehdi B.] Karlsruhe Inst Technol, D-76021 Karlsruhe, Germany.
   [Ye, Fangming; Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC USA.
C3 Helmholtz Association; Karlsruhe Institute of Technology; Duke
   University
RP Firouzi, F (corresponding author), Karlsruhe Inst Technol, D-76021 Karlsruhe, Germany.
EM firouzi@ira.uka.de
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR Agarwal M, 2007, IEEE VLSI TEST SYMP, P277, DOI 10.1109/vts.2007.22
   [Anonymous], 2013, 2013 IEEE INT TEST C
   [Anonymous], 2013, INT TECHN ROADM SEM
   Baba AH, 2009, IEEE VLSI TEST SYMP, P215, DOI 10.1109/VTS.2009.56
   Bastani P, 2008, DES AUT CON, P217
   BEZDEK JC, 1984, COMPUT GEOSCI, V10, P191, DOI 10.1016/0098-3004(84)90020-7
   Bhardwaj S, 2006, IEEE CUST INTEGR CIR, P189, DOI 10.1109/CICC.2006.320885
   Cabe AC, 2009, INT SYM QUAL ELECT, P1, DOI 10.1109/ISQED.2009.4810261
   Cai WL, 2007, PATTERN RECOGN, V40, P825, DOI 10.1016/j.patcog.2006.07.011
   Callegari N, 2009, ASIA S PACIF DES AUT, P781, DOI 10.1109/ASPDAC.2009.4796575
   CHAKROBORTY S, 2010, ELSEVIER SPEECH COMM, V52, P693
   Chen M., 2011, P IEEE INT REL PHYS
   Drake A., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P398, DOI 10.1109/ISSCC.2007.373462
   Fayyad U., 1998, Proceedings Fourth International Conference on Knowledge Discovery and Data Mining, P194
   Firouzi F, 2013, DES AUT TEST EUROPE, P1022
   Firouzi F, 2013, ASIA S PACIF DES AUT, P594, DOI 10.1109/ASPDAC.2013.6509663
   Firouzi F, 2013, IEEE T COMPUT AID D, V32, P100, DOI 10.1109/TCAD.2012.2211103
   Firouzi F, 2011, ICCAD-IEEE ACM INT, P537, DOI 10.1109/ICCAD.2011.6105382
   Hayes J, 2008, IEEE INT C MICROELEC, P17, DOI 10.1109/ICMTS.2008.4509308
   Haykin S., 2003, Adaptive filter theory (ISE)
   Holmes M., 2007, WORKSH EFF MACH LEAR
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   ITC, 1999, INT TEST C 1999 BENC
   IWLS, 2005, INT WORKSH LOG SYNTH
   James N., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P298, DOI 10.1109/ISSCC.2007.373412
   Karl E., 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P410, DOI 10.1109/ISSCC.2008.4523231
   Kim TH, 2008, IEEE J SOLID-ST CIRC, V43, P874, DOI 10.1109/JSSC.2008.917502
   Kumar SV, 2009, ASIA S PACIF DES AUT, P284, DOI 10.1109/ASPDAC.2009.4796494
   Lai LZ, 2013, DES AUT TEST EUROPE, P282
   Mintarno E, 2011, IEEE T COMPUT AID D, V30, P760, DOI 10.1109/TCAD.2010.2100531
   Mouzouris GC, 1996, FUZZ-IEEE '96 - PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS 1-3, P295, DOI 10.1109/FUZZY.1996.551757
   Nassif SR, 2008, ASIA S PACIF DES AUT, P317
   Omaña M, 2013, IEEE T COMPUT, V62, P496, DOI 10.1109/TC.2011.246
   Tschanz J, 2009, SYMP VLSI CIRCUITS, P112
   Wang S, 2012, ICCAD-IEEE ACM INT, P736
   Wang S, 2011, DES AUT CON, P706
   Wang WP, 2007, DES AUT CON, P364
   Wang WP, 2010, IEEE T VLSI SYST, V18, P173, DOI 10.1109/TVLSI.2008.2008810
   Wang XX, 2012, IEEE T VLSI SYST, V20, P1405, DOI 10.1109/TVLSI.2011.2158124
   Xie L, 2010, DES AUT CON, P386
   Xiong JJ, 2007, IEEE T COMPUT AID D, V26, P619, DOI 10.1109/TCAD.2006.884403
   Yanjing Li, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P232, DOI 10.1109/VTS.2010.5469571
   Ye F., 2014, Proc. IEEE International Test Conference (ITC), P1
   Ye Y., 2008, T VLSI, V19, P987
   Yen J, 1999, IEEE T SYST MAN CY B, V29, P13, DOI 10.1109/3477.740162
   Zheng R, 2009, IEEE CUST INTEGR CIR, P427, DOI 10.1109/CICC.2009.5280814
NR 46
TC 24
Z9 27
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 39
DI 10.1145/2746237
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900006
DA 2024-07-18
ER

PT J
AU Jafari, F
   Lu, ZH
   Jantsch, A
AF Jafari, Fahimeh
   Lu, Zhonghai
   Jantsch, Axel
TI Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual
   Channels
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Network-on-chip (NoC); performance evaluation;
   network calculus; worst-case delay bound; FIFO multiplexing
ID PERFORMANCE BOUNDS; RATE SERVERS
AB Real-time applications such as multimedia and gaming require stringent performance guarantees, usually enforced by a tight upper bound on the maximum end-to-end delay. For FIFO multiplexed on-chip packet switched networks we consider worst-case delay bounds for Variable Bit-Rate (VBR) flows with aggregate scheduling, which schedules multiple flows as an aggregate flow. VBR Flows are characterized by a maximum transfer size (L), peak rate (p), burstiness (sigma), and average sustainable rate (rho). Based on network calculus, we present and prove theorems to derive per-flow end-to-end Equivalent Service Curves (ESC), which are in turn used for computing Least Upper Delay Bounds (LUDBs) of individual flows. In a realistic case study we find that the end-to-end delay bound is up to 46.9% more accurate than the case without considering the traffic peak behavior. Likewise, results also show similar improvements for synthetic traffic patterns. The proposed methodology is implemented in C++ and has low run-time complexity, enabling quick evaluation for large and complex SoCs.
C1 [Jafari, Fahimeh; Lu, Zhonghai] KTH Royal Inst Technol, Sch Informat & Commun Technol, Dept Elect & Comp Syst, Stockholm, Sweden.
   [Jantsch, Axel] Vienna Univ Technol, A-1040 Vienna, Austria.
C3 Royal Institute of Technology; Technische Universitat Wien
RP Jafari, F (corresponding author), KTH Royal Inst Technol, Sch Informat & Commun Technol, Dept Elect & Comp Syst, Stockholm, Sweden.
EM fjafari@kth.se; zhonghai@kth.se; jantsch@ict.tuwien.ac.at
RI Jafari, Fahimeh/GRR-4385-2022; Lu, Zhonghai/AAP-2154-2020
OI Lu, Zhonghai/0000-0003-0061-3475; Jantsch, Axel/0000-0003-2251-0004
CR Bakhouya M, 2011, SIMUL MODEL PRACT TH, V19, P1496, DOI 10.1016/j.simpat.2010.10.008
   Bauer H, 2010, IEEE T IND INFORM, V6, P521, DOI 10.1109/TII.2010.2055877
   Ben-Itzhak Y., 2011, Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, P161
   Bennett JCR, 2002, IEEE ACM T NETWORK, V10, P529, DOI 10.1109/TNET.2002.801404
   Bertozzi D, 2005, IEEE T PARALL DISTR, V16, P113, DOI 10.1109/TPDS.2005.22
   Bisti L, 2010, LECT NOTES COMPUT SC, V6415, P152, DOI 10.1007/978-3-642-16558-0_15
   Blake S., 1998, 2475 IETF RFC
   Bogdan Paul, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P241, DOI 10.1109/NOCS.2010.34
   Bogdan P, 2007, DES AUT CON, P266, DOI 10.1109/DAC.2007.375166
   Bouillard A., 2011, 5 INT ICST C PERF EV, P381, DOI [10.4108/icst.valuetools.2011.245603, DOI 10.4108/ICST.VALUETOOLS.2011.245603]
   BOUILLARD A, 2010, P 29 IEEE INT C COM, P1316
   Boyer M., 2010, P INT C REAL TIM NET
   Chang C.-S., 2000, TELEC NETW COMP SYST
   Charny A, 2000, LECT NOTES COMPUT SC, V1922, P1
   Ciucu F, 2012, ACM SIGCOMM COMP COM, V42, P311, DOI 10.1145/2377677.2377747
   Gebali F., 2009, NETWORKS CHIP THEORY
   Hansson Andreas, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P211, DOI 10.1109/NOCS.2008.17
   Jafari F, 2012, DES AUT TEST EUROPE, P538
   Jafari F, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P445, DOI 10.1109/ICCD.2011.6081442
   Jafari F, 2010, IEEE T COMPUT AID D, V29, P1973, DOI 10.1109/TCAD.2010.2063130
   Jiang N, 2013, 2013 IEEE INT S PERF, P86, DOI DOI 10.1109/ISPASS.2013.6557149
   Jiang YM, 2002, COMPUT NETW, V40, P683, DOI 10.1016/S1389-1286(02)00297-9
   Kiasari AE, 2013, ACM COMPUT SURV, V45, DOI 10.1145/2480741.2480755
   Kiefer A, 2010, LECT NOTES COMPUT SC, V5987, P227
   Le Boudec J. Y., 2004, LECT NOTES COMPUTER, V2050
   Lee S, 2003, J PARALLEL DISTR COM, V63, P299, DOI 10.1016/S0743-7315(02)00055-2
   Lenzini L, 2008, PERFORM EVALUATION, V65, P922, DOI 10.1016/j.peva.2008.04.002
   Lenzini L, 2006, PERFORM EVALUATION, V63, P956, DOI 10.1016/j.peva.2005.10.003
   Martin S, 2004, LECT NOTES COMPUT SC, V3026, P51
   Martin S., 2006, P 5 INT MEA M REUTL, P25
   Moadeli M, 2007, 21ST INTERNATIONAL CONFERENCE ON ADVANCED NETWORKING AND APPLICATIONS, PROCEEDINGS, P1014, DOI 10.1109/AINA.2007.31
   Ogras UY, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P69
   Qian Y, 2010, PR IEEE COMP DESIGN, P52, DOI 10.1109/ICCD.2010.5647577
   Qian Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P44, DOI 10.1109/NOCS.2009.5071444
   Rahmati Dara, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P579, DOI 10.1145/1687399.1687507
   Rahmati D, 2013, IEEE T COMPUT, V62, P452, DOI 10.1109/TC.2011.240
   Rizk A, 2012, COMPUT NETW, V56, P127, DOI 10.1016/j.comnet.2011.07.027
   Schmitt Jens B., 2008, P IEEE C COMP COMM I, P1669
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Stiliadis D, 1998, IEEE ACM T NETWORK, V6, P611, DOI 10.1109/90.731196
   van der Tol EB, 2002, PROC SPIE, V4674, P1
   Wang H., 2002, P 35 ANN ACM IEEE IN
   Wroclawski John T., 1997, The Use of RSVP with IETF Integrated Services. RFC 2210, DOI [10.17487/RFC2210, DOI 10.17487/RFC2210]
   Zhao X., 2013, P 7 ACM IEEE INT S N
NR 44
TC 7
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 35
DI 10.1145/2733374
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900002
OA Green Submitted, Green Accepted
DA 2024-07-18
ER

PT J
AU Srivastav, M
   Ehteshamuddin, M
   Stegner, K
   Nazhandali, L
AF Srivastav, Meeta
   Ehteshamuddin, Mohammed
   Stegner, Kyle
   Nazhandali, Leyla
TI Design of Ultra-Low Power Scalable-Throughput Many-Core DSP Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Experimentation; Process variation; low-power;
   voltage scaling; active unit scaling; multi-core; DVFS; 90nm;
   energy-efficient; ASIC chip; implementation; many core; DSP; near
   threshold; temperature variation
ID CIRCUITS; IMPACT
AB We propose a system-level solution in designing process variation aware (PVA) scalable-throughput many-core systems for energy constrained applications. In our proposed methodology, we leverage the benefits of voltage scaling for obtaining energy efficiency while compensating for the loss in throughput by exploiting parallelism present in various DSP designs. We demonstrate that such a hybrid method consumes 6.27%-28.15% less power as compared to simple dynamic voltage scaling over different workload environments. Design details of a prototype chip fabricated on 90nm technology node and its findings are presented. Chip consists of 8 homogeneous FIR cores, which are capable of running from near-threshold to nominal voltages. In our 20 chip population, we observe 7% variation in speed among the cores at nominal voltage (0.9V) and 26% at near threshold voltage (0.55V). We also observe 54% variation in power consumption of the cores. For any desired throughput, the optimum number of cores and their optimum operating voltage is chosen based on the speed and power characteristics of the cores present inside the chip. We will also present analysis on energy-efficiency of such systems based on changes in ambient temperature.
C1 [Srivastav, Meeta; Ehteshamuddin, Mohammed; Stegner, Kyle; Nazhandali, Leyla] Virginia Polytech Inst & State Univ, Blacksburg, VA 24061 USA.
C3 Virginia Polytechnic Institute & State University
RP Srivastav, M (corresponding author), Virginia Tech, Bradley Dept Elect & Comp Engn, CESCA, Blacksburg, VA 24061 USA.
EM meeta@vt.edu
FU National Science Foundation [CCF-1218816]
FX This material is based in part on work supported by the National Science
   Foundation under Grant Number CCF-1218816.
CR Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Borkar S, 2003, DES AUT CON, P338
   Bowman KA, 2002, IEEE J SOLID-ST CIRC, V37, P183, DOI 10.1109/4.982424
   Bowman KA, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P50, DOI 10.1145/1283780.1283792
   Calhoun BH, 2010, P IEEE, V98, P267, DOI 10.1109/JPROC.2009.2037211
   Calhoun BH, 2006, IEEE J SOLID-ST CIRC, V41, P238, DOI 10.1109/JSSC.2005.859886
   Calhoun BH, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1145/1013235.1013265
   Dighe Saurabh, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P174, DOI 10.1109/ISSCC.2010.5433997
   Herbert S, 2012, IEEE T VLSI SYST, V20, P1392, DOI 10.1109/TVLSI.2011.2160001
   Herbert S, 2009, INT S HIGH PERF COMP, P301, DOI 10.1109/HPCA.2009.4798265
   Humenay E., 2007, PROC DESIGN AUTOMATI, P1
   Jejurikar R, 2006, IEEE T COMPUT, V55, P1588, DOI 10.1109/TC.2006.204
   Le Sueur Etienne, 2010, Proceedings of the 2010 international conference on Power aware computing and systems, HotPower'10, P1, DOI DOI 10.5555/1924920.1924921
   Nikolic B., 2006, 8 INT C SOLID STATE, P505
   Rafeei L, 2013, IEEE T CIRCUITS-I, V60, P1501, DOI 10.1109/TCSI.2012.2226506
   Sartori J, 2010, INT SYM QUAL ELECT, P307, DOI 10.1109/ISQED.2010.5450442
   Seok M, 2011, DES AUT CON, P990
   Shin Y, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P365, DOI 10.1109/ICCAD.2000.896499
   Srivastav M, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390194
   Srivastav M, 2012, INT SYM QUAL ELECT, P609, DOI 10.1109/ISQED.2012.6187556
   Wang A, 2005, IEEE J SOLID-ST CIRC, V40, P310, DOI 10.1109/JSSC.2004.837945
   Wang A, 2006, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-34501-7
   Weste N. H. E., 2011, CIRCUITS SYSTEMS PER
   Wirnshofer M., 2013, SPRINGER SERIES ADV, V41
   Wonyoung Kim, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P268, DOI 10.1109/ISSCC.2011.5746313
   Wooters SN, 2010, IEEE T CIRCUITS-II, V57, P290, DOI 10.1109/TCSII.2010.2043471
   Zhai B, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P20, DOI 10.1109/LPE.2005.195479
NR 27
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 34
DI 10.1145/2720018
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900001
DA 2024-07-18
ER

PT J
AU Zhang, Q
   Li, XD
   Wang, LZ
   Zhang, T
   Wang, Y
   Shao, ZL
AF Zhang, Qi
   Li, Xuandong
   Wang, Linzhang
   Zhang, Tian
   Wang, Yi
   Shao, Zili
TI Lazy-RTGC: A Real-Time Lazy Garbage Collection Mechanism with Jointly
   Optimizing Average and Worst Performance for NAND Flash Memory Storage
   Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; NAND flash memory; real-time system; garbage
   collection; storage systems
ID TRANSLATION LAYER; EMBEDDED SYSTEMS; MANAGEMENT
AB Due to many attractive and unique properties, NAND flash memory has been widely adopted in mission-critical hard real-time systems and some soft real-time systems. However, the nondeterministic garbage collection operation in NAND flash memory makes it difficult to predict the system response time of each data request. This article presents Lazy-RTGC, a real-time lazy garbage collection mechanism for NAND flash memory storage systems. Lazy-RTGC adopts two design optimization techniques: on-demand page-level address mappings, and partial garbage collection. On-demand page-level address mappings can achieve high performance of address translation and can effectively manage the flash space with the minimum RAM cost. On the other hand, partial garbage collection can provide the guaranteed system response time. By adopting these techniques, Lazy-RTGC jointly optimizes both the average and the worst system response time, and provides a lower bound of reclaimed free space. Lazy-RTGC is implemented in FlashSim and compared with representative real-time NAND flash memory management schemes. Experimental results show that our technique can significantly improve both the average and worst system performance with very low extra flash-space requirements.
C1 [Zhang, Qi; Li, Xuandong; Wang, Linzhang; Zhang, Tian] Nanjing Univ, Dept Comp Sci, State Key Lab Novel Software Technol, Nanjing 210008, Jiangsu, Peoples R China.
   [Wang, Yi] Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen, Peoples R China.
   [Wang, Yi; Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Hong Kong, Hong Kong, Peoples R China.
C3 Nanjing University; Shenzhen University; Hong Kong Polytechnic
   University
RP Wang, Y (corresponding author), Shenzhen Univ, Coll Comp Sci & Software Engn, Shenzhen, Peoples R China.
EM ssywang@comp.polyu.edu.hk
RI Shao, Zili/AAX-3339-2020
OI Shao, Zili/0000-0002-2173-2847
FU National Key Basic Research Program of China [2014CB340703]; National
   Natural Science Foundation of China [91318301, 6132141, 61272103,
   61373049]; Research Grants Council of the Hong Kong Special
   Administrative Region, China [GRF 152138/14E]; Research Grants Council
   of Hong Kong; Germany Academic Exchange Service of Germany [G-HK021/12];
   National 863 Program [2013AA013202]; Hong Kong Polytechnic University
   [4-ZZD7, G-YK24, G-YM10, G-YN36]; Guangdong Natural Science Foundation
   [2014A030310269]
FX The work described in this article is partially supported by National
   Key Basic Research Program of China (2014CB340703) and the National
   Natural Science Foundation of China (no. 91318301, no. 6132141, no.
   61272103, no. 61373049), the grants from the Research Grants Council of
   the Hong Kong Special Administrative Region, China (GRF 152138/14E), the
   Germany/Hong Kong Joint Research Scheme sponsored by the Research Grants
   Council of Hong Kong and the Germany Academic Exchange Service of
   Germany (ref. no. G-HK021/12), National 863 Program 2013AA013202, the
   Hong Kong Polytechnic University (4-ZZD7, G-YK24, G-YM10, and G-YN36),
   and Guangdong Natural Science Foundation (2014A030310269).
CR Airlines Electronic Engineering Committee (AEEC) and Aeronautical Radio Inc. ARINC Specification, 1991, 651 AEEC ARINC
   [Anonymous], 2009, P 1 WORKSH INT SOL S
   [Anonymous], 2010, 2010 IEEE 16 INT S H, DOI DOI 10.1109/HPCA.2010.5416650
   Bacon DF, 2003, ACM SIGPLAN NOTICES, V38, P285, DOI 10.1145/640128.604155
   Ban Amir, 1995, US Patent, Patent No. [5,404,485, 5404485]
   Bucy John S., 2003, CMUCS03102 CARN MELL
   Chang CW, 2014, IEEE T COMPUT, V63, P847, DOI 10.1109/TC.2013.96
   Chang DW, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2555616
   Chang HS, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699831
   Chang L.-P., 2004, ACM Trans. on Embedded Computing Syst, V3, P837
   Chang LP, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2544375.2544383
   Chang LP, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2539036.2539051
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chang Y, 2010, IEEE T COMPUT, V59, P1063, DOI 10.1109/TC.2010.13
   Chang YH, 2013, ACM T EMBED COMPUT S, V13, DOI 10.1145/2512467
   Chen Ren., 2013, 2013 IEEE High Performance Extreme Computing Conference (HPEC), P1, DOI DOI 10.1109/HPEC.2013.6670343
   Choudhuri S., 2008, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, P19, DOI DOI 10.1145/1450135.1450141
   Chung TS, 2009, J SYST ARCHITECT, V55, P332, DOI 10.1016/j.sysarc.2009.03.005
   Craciunas Silviu S., 2008, Operating Systems Review, V42, P44, DOI 10.1145/1400097.1400103
   Ding Xiaoning, 2007, ACM T STORAGE, V3, P2
   DiskMon, 2013, DISKMON FOR WIND
   Guan Y, 2013, ACM SIGPLAN NOTICES, V48, P111, DOI 10.1145/2499369.2465560
   Guo J, 2013, DES AUT TEST EUROPE, P859
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   *HP LAB, 2009, CACTI INT CACH MEM A
   Hsieh JW, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435256
   Hsieh Jen-Wei, 2014, IEEE T COMPUT, V99, P1
   Hu JT, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442127
   Hu JT, 2010, DES AUT CON, P350
   Huang PC, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2611757
   Huang YZ, 2014, IEEE T VLSI SYST, V22, P168, DOI 10.1109/TVLSI.2012.2236114
   Jung D, 2010, ACM T EMBED COMPUT S, V9, DOI 10.1145/1721695.1721706
   Kim T, 2000, SIXTH IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P46, DOI 10.1109/RTTAS.2000.852450
   Kim Y, 2009, SIMUL: 2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SYSTEM SIMULATION, P125, DOI 10.1109/SIMUL.2009.17
   Lee J, 2013, IEEE T COMPUT AID D, V32, P247, DOI 10.1109/TCAD.2012.2227479
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Lee YM, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491485
   Liu D, 2012, IEEE T VLSI SYST, V20, P1094, DOI 10.1109/TVLSI.2011.2142015
   Micron, 2012, MICR NAND FLASH MEM
   Mohan V, 2013, IEEE T COMPUT AID D, V32, P1031, DOI 10.1109/TCAD.2013.2249557
   Qin ZW, 2012, IEEE REAL TIME, P35, DOI 10.1109/RTAS.2012.27
   Qin ZW, 2011, IEEE REAL TIME, P157, DOI 10.1109/RTAS.2011.23
   Samsung Electronics, 2007, SAMS K9G408U0A V1 0
   Seong YJ, 2010, IEEE T COMPUT, V59, P905, DOI 10.1109/TC.2010.63
   Shi L, 2014, IEEE T VLSI SYST, V22, P2779, DOI 10.1109/TVLSI.2013.2294462
   Shi L, 2013, IEEE T VLSI SYST, V21, P706, DOI 10.1109/TVLSI.2012.2193909
   Shyamkumar Thoziyoor, 2008, CACTI 5 1
   Spansion, 2013, SPANS SLC NAND FLASH
   Sungjin Lee, 2008, Operating Systems Review, V42, P36, DOI 10.1145/1453775.1453783
   Toshiba, 2008, TOSH CMOS NAND E2PRO
   Toshiba, 2012, TOSHIBA NAND FLASH M
   UMASS, 2013, TRAC UMASS TRAC REP
   Wang Y, 2014, IEEE T VLSI SYST, V22, P2402, DOI 10.1109/TVLSI.2013.2288687
   Wang Y, 2011, INT CONF ACOUST SPEE, P1, DOI 10.1109/PLASMA.2011.5993071
   Wu CH, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159546
   Wu CH, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275991
   Wu Chin-Hsien., 2006, Proceedings of the 2006 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), P601
   Wu G, 2013, ASCE J COMPOSITES CO, V18
   YANG C.-L., 2006, P 9 IEEE INT S OBJ C
   Zhang C, 2014, DES AUT CON
   Zhang Q, 2013, ASIA S PACIF DES AUT, P326, DOI 10.1109/ASPDAC.2013.6509616
NR 61
TC 19
Z9 20
U1 1
U2 18
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 43
DI 10.1145/2746236
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900010
DA 2024-07-18
ER

PT J
AU Chen, X
   Xu, Z
   Kim, H
   Gratz, P
   Hu, J
   Kishinevsky, M
   Ogras, U
AF Chen, Xi
   Xu, Zheng
   Kim, Hyungjun
   Gratz, Paul
   Hu, Jiang
   Kishinevsky, Michael
   Ogras, Umit
TI In-Network Monitoring and Control Policy for DVFS of CMP
   Networks-on-Chip and Last Level Caches
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Networks-on-chip; dynamic voltage/frequency
   scaling; last-level cache; chip multiprocessor
ID NOC
AB In chip design today and for a foreseeable future, the last-level cache and on-chip interconnect is not only performance critical but also a substantial power consumer. This work focuses on employing dynamic voltage and frequency scaling (DVFS) policies for networks-on-chip (NoC) and shared, distributed last-level caches (LLC). In particular, we consider a practical system architecture where the distributed LLC and the NoC share a voltage/frequency domain that is separate from the core domain. This architecture enables the control of the relative speed between the cores and memory hierarchy without introducing synchronization delays within the NoC. DVFS for this architecture is more complex than individual link/core-based DVFS since it involves spatially distributed monitoring and control. We propose an average memory access time (AMAT)-based monitoring technique and integrate it with DVFS based on PID control theory. Simulations on PARSEC benchmarks yield a 27% energy savings with a negligible impact on system performance.
C1 [Chen, Xi; Xu, Zheng; Kim, Hyungjun; Gratz, Paul; Hu, Jiang] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
   [Kishinevsky, Michael; Ogras, Umit] Intel Corp, Strateg CAD Labs, Hillsboro, OR 97124 USA.
C3 Texas A&M University System; Texas A&M University College Station; Intel
   Corporation
RP Chen, X (corresponding author), Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
EM xchen19@neo.tamu.edu
RI Ogras, Umit/JQX-1586-2023
OI Ogras, Umit/0000-0002-5045-5535; Gratz, Paul/0000-0001-7120-7189
FU Intel Corp.
FX This research is supported by a gift from Intel Corp.
CR Abts D, 2010, CONF PROC INT SYMP C, P338, DOI 10.1145/1816038.1816004
   [Anonymous], 2009, S Q J MODERN FOREIGN
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Bogdan P, 2012, ACM IEEE INT CONF CY, P23, DOI 10.1109/ICCPS.2012.11
   Fadali MS, 2009, DIGITAL CONTROL ENGINEERING: ANALYSIS AND DESIGN, P1
   Gratz Paul, 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture, P203, DOI 10.1109/HPCA.2008.4658640
   GRATZ P., 2010, P WORKSH CHIP MULT M
   Gratz P, 2007, IEEE MICRO, V27, P41, DOI 10.1109/MM.2007.4378782
   Guang L, 2009, LECT NOTES COMPUT SC, V5455, P183, DOI 10.1007/978-3-642-00454-4_19
   Iyer A, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P379, DOI 10.1109/ICCAD.2002.1167562
   Juan D.-C., 2012, Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and De- sign, P97
   Jung H, 2010, IEEE T COMPUT AID D, V29, P1395, DOI 10.1109/TCAD.2010.2059270
   Kahng AB, 2012, IEEE T VLSI SYST, V20, P191, DOI 10.1109/TVLSI.2010.2091686
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Kumar Rajesh, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P58, DOI 10.1109/ISSCC.2009.4977306
   Liang G, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P649
   Ma S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P413, DOI 10.1145/2024723.2000113
   Marculescu R, 2009, IEEE T COMPUT AID D, V28, P3, DOI 10.1109/TCAD.2008.2010691
   Mishra Asit K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P292, DOI 10.1145/1669112.1669151
   Ogras UY, 2008, DES AUT CON, P614
   Pingqiang Zhou, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P403, DOI 10.1109/ISLPED.2011.5993674
   PRABHU S., 2010, P WORKSH SOC ARCH AC
   Rahimi A, 2011, MICROELECTRON J, V42, P889, DOI 10.1016/j.mejo.2011.03.016
   Rotem Efraim, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P459, DOI 10.1145/1669112.1669170
   Semeraro G, 2002, INT SYMP MICROARCH, P356, DOI 10.1109/MICRO.2002.1176263
   Shang L, 2002, IEEE COMPUT ARCHIT L, V1, P1
   Singh A, 2003, CONF PROC INT SYMP C, P194
   Singh A., 2004, IEEE COMPUT ARCHIT L, V3, P2
   SON S. W., 2006, P ACM IEEE INT PAR D
   SYNOPSYS, 2007, LOW POW METH MAN
   Towles B., 2003, Proc. of the fteenth annual ACM symposium on Parallel algorithms and architectures, P200, DOI DOI 10.1145/777412.777444
   Wu Q, 2004, ACM SIGPLAN NOTICES, V39, P248, DOI 10.1145/1037187.1024423
   YIN A. W., 2008, P INT WORKSH NETW CH, P58
NR 33
TC 14
Z9 18
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 47
DI 10.1145/2504905
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100003
DA 2024-07-18
ER

PT J
AU Yoon, JW
   Lee, J
   Park, S
   Kim, Y
   Lee, J
   Paek, Y
   Cho, D
AF Yoon, Jonghee W.
   Lee, Jongeun
   Park, Sanghyun
   Kim, Yongjoo
   Lee, Jinyong
   Paek, Yunheung
   Cho, Doosan
TI Architecture Customization of On-Chip Reconfigurable Accelerators
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Coarse-grained reconfigurable array;
   interconnect architecture customization; inexact matching; graph edit;
   customization
ID EXPLORATION; DATAPATH; ARRAY
AB Integrating coarse-grained reconfigurable architectures (CGRAs) into a System-on-a-Chip (SoC) presents many benefits as well as important challenges. One of the challenges is how to customize the architecture for the target applications efficiently and effectively without performing explicit design space exploration. In this article we present a novel methodology for incremental interconnect customization of CGRAs that can suggest a new interconnection architecture which is able to maximize the performance for a given set of application kernels while minimizing the hardware cost. In our methodology, we translate the problem of interconnect customization into that of inexact graph matching, and we devised a heuristic for A* search algorithm to efficiently solve the inexact graph matching problem. Our experimental results demonstrate that our customization method can quickly find application-optimized interconnections that exhibit 80% higher performance on average compared to the base architecture which has mesh interconnections, with little energy and hardware increase in interconnections and muxes.
C1 [Yoon, Jonghee W.; Park, Sanghyun; Lee, Jinyong; Paek, Yunheung] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151600, South Korea.
   [Kim, Yongjoo] ETRI, Embedded SW Res Dept, Next Generat OS Team, Taejon 305350, South Korea.
   [Lee, Jongeun] UNIST, Sch Elect & Comp Engn, Ulsan 689798, South Korea.
   [Cho, Doosan] Sunchon Natl Univ, Sch Elect Engn, Sunchon 540742, South Korea.
C3 Seoul National University (SNU); Electronics & Telecommunications
   Research Institute - Korea (ETRI); Ulsan National Institute of Science &
   Technology (UNIST); Sunchon National University
RP Lee, J (corresponding author), Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151600, South Korea.
EM jlee@unist.ac.kr
FU Engineering Research Center of Excellence Program [2012-0000470]; Korea
   Science and Engineering Foundation (KOSEF) NRL Program [0421-2012-0047];
   National Research Foundation of Korea (NRF) of Korea Ministry of
   Education, Science and Technology (MEST) [2010-0024529, 2010-0011534];
   Center for Integrated Smart Sensors; MEST as Global Frontier Project
   [CISS-0543-20110012]; IDEC; Sunchon National University
FX This work was supported in part by the Engineering Research Center of
   Excellence Program (Grant 2012-0000470), the Korea Science and
   Engineering Foundation (KOSEF) NRL Program (No. 0421-2012-0047) and
   Basic Science Research Program (No. 2010-0024529 and 2010-0011534)
   through the National Research Foundation of Korea (NRF) of Korea
   Ministry of Education, Science and Technology (MEST). This work was also
   supported by the Center for Integrated Smart Sensors funded by the MEST
   as Global Frontier Project (CISS-0543-20110012), IDEC and Sunchon
   National University Research Fund in 2011.
CR [Anonymous], THESIS
   Ansaloni G, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P26, DOI 10.1109/SASP.2008.4570782
   Bansal N, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P474, DOI 10.1109/DATE.2004.1268891
   Bouwens F, 2007, LECT NOTES COMPUT SC, V4419, P1
   Brisk P, 2004, DES AUT CON, P395, DOI 10.1145/996566.996679
   Bunke H, 1983, PATTERN RECOGN LETT, V1, P245, DOI 10.1016/0167-8655(83)90033-8
   Di Battista G, 1998, LECT NOTES COMPUT SC, V1547, P87
   Gajski D., 1993, HIGH LEVEL SYNTHESIS
   HART P. E., 1991, AUTONOMOUS MOBILE RO, V1, P375
   Hartenstein R, 2000, LECT NOTES COMPUT SC, V1918, P118
   Hartenstein R, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P642, DOI 10.1109/DATE.2001.915091
   Henkel J., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P122, DOI 10.1109/DAC.1999.781296
   Huang Z., 2004, ACM T EMBED COMPUT S, V3, P361
   Karuri K, 2008, IEEE T VLSI SYST, V16, P1281, DOI 10.1109/TVLSI.2008.2002685
   KHAWAM S., 2003, P IEEE INT S CIRC SY
   Kim Y, 2005, DES AUT TEST EUROPE, P12
   Lambrechts A, 2009, IEEE T VLSI SYST, V17, P151, DOI 10.1109/TVLSI.2008.2002993
   Lodi A, 2005, ANN IEEE SYM FIELD P, P303
   Mehta G, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455240
   MEI B., 2002, P INT C FIELD PROGR
   Mei BF, 2005, IEEE DES TEST COMPUT, V22, P90, DOI 10.1109/MDT.2005.27
   NVIDIA, 2010, BEN MULT CPU COR MOB
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Palermo G, 2007, IEEE INT CONF ASAP, P61
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   THORESEN S., 2007, THESIS
   Ye TT, 2002, DES AUT CON, P524, DOI 10.1109/DAC.2002.1012681
   Yiannacouras Peter., 2006, FPGA 06, P201
   Yoon Jonghee W., 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P776
NR 29
TC 1
Z9 2
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 52
DI 10.1145/2493384
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100008
DA 2024-07-18
ER

PT J
AU Lee, YM
   Huang, PY
AF Lee, Yu-Min
   Huang, Pei-Yu
TI An Efficient Method for Analyzing On-Chip Thermal Reliability
   Considering Process Variations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Reliability; Electrothermal simulation;
   thermal analysis; chip temperature; thermal reliability; process
   variation; simulation
ID KARHUNEN-LOEVE; SKEW
AB This work provides an efficient statistical electrothermal simulator for analyzing on-chip thermal reliability under process variations. Using the collocation-based statistical modeling technique, first, the statistical interpolation polynomial for on-chip temperature distribution can be obtained by performing deterministic electrothermal simulation very few times and by utilizing polynomial interpolation. After that, the proposed simulator not only provides the mean and standard deviation profiles of on-chip temperature distribution, but also innovates the concept of thermal yield profile to statistically characterize the on-chip temperature distribution more precisely, and builds an efficient technique for estimating this figure of merit. Moreover, a mixed-mesh strategy is presented to further enhance the efficiency of the developed statistical electrothermal simulator.
   Experimental results demonstrate that (1) the developed statistical electrothermal simulator can obtain accurate approximations with orders of magnitude speedup over the Monte Carlo method; (2) comparing with a well-known cumulative distribution function estimation method, APEX [Li et al. 2004], the developed statistical electrothermal simulator can achieve 215x speedup with better accuracy; (3) the developed mixed-mesh strategy can achieve an order of magnitude faster over our baseline algorithm and still maintain an acceptable accuracy level.
C1 [Lee, Yu-Min] Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Lee, YM (corresponding author), Natl Chiao Tung Univ, Dept Elect & Comp Engn, Hsinchu, Taiwan.
EM yumin@nctu.edu.tw
FU National Science Council of Taiwan [NSC 99-2220-E-009-035,
   100-2221-E-009-074, 101-2221-E-009-168]; Industrial Technology Research
   Institute, Taiwan
FX This work was supported in part by the National Science Council of
   Taiwan under grants NSC 99-2220-E-009-035, 100-2221-E-009-074, and
   101-2221-E-009-168, and by the Industrial Technology Research Institute,
   Taiwan.
CR [Anonymous], 2010, INT TECHNOLOGY ROADM
   [Anonymous], 2003, Interpolation and Approximation by Polynomials
   [Anonymous], 1963, DOKL AKAD NAUK SSSR
   Azzalini A, 2005, SCAND J STAT, V32, P159, DOI 10.1111/j.1467-9469.2005.00426.x
   Barthelmann V, 2000, ADV COMPUT MATH, V12, P273, DOI 10.1023/A:1018977404843
   Bhardwaj S, 2008, IEEE T COMPUT AID D, V27, P1812, DOI 10.1109/TCAD.2008.927671
   Bienacel J, 2004, MAT SCI SEMICON PROC, V7, P181, DOI 10.1016/j.mssp.2004.09.014
   Bota SA, 2004, INT TEST CONF P, P1276
   Chakraborty A, 2008, IEEE T VLSI SYST, V16, P639, DOI 10.1109/TVLSI.2008.2000248
   CHANG H., 2007, ACM T DES AUTOMAT EL, V12, P2
   CHANG H. C., 2010, P IEEE INT SOC C, P139
   Cheng LR, 2011, IEEE T COMPUT AID D, V30, P388, DOI 10.1109/TCAD.2010.2089568
   Cline B., 2006, Proceedings of International Conference on Computer-Aided Design, P60
   Haghdad K, 2012, IEEE T VLSI SYST, V20, P1794, DOI 10.1109/TVLSI.2011.2163535
   Han Y, 2007, J LOW POWER ELECTRON, V3, P141, DOI 10.1166/jolpe.2007.128
   HUANG P. Y., 2009, P AS S PAC DES AUT C, P55
   Huang PY, 2012, ASIA S PACIF DES AUT, P603, DOI 10.1109/ASPDAC.2012.6165028
   Huang PY, 2009, IEEE T VLSI SYST, V17, P613, DOI 10.1109/TVLSI.2008.2006043
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jaffari J, 2008, IEEE T COMPUT AID D, V27, P1027, DOI 10.1109/TCAD.2008.923251
   Kumar R, 2006, IEEE T CIRCUITS-II, V53, P1078, DOI 10.1109/TCSII.2006.882218
   Lallement F, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P178
   Li X, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P2, DOI 10.1109/ICCAD.2004.1382533
   Liu CC, 2008, IEEE INT SYMP CIRC S, P1204, DOI 10.1109/ISCAS.2008.4541640
   Liu F, 2007, DES AUT CON, P817, DOI 10.1109/DAC.2007.375277
   Mingzhi Gao, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P677, DOI 10.1109/ASPDAC.2011.5722273
   Pang LT, 2009, IEEE J SOLID-ST CIRC, V44, P1655, DOI 10.1109/JSSC.2009.2015789
   Raphaeli D, 1996, IEEE T INFORM THEORY, V42, P1002, DOI 10.1109/18.490565
   Reda S, 2011, IEEE T COMPUT, V60, P841, DOI 10.1109/TC.2011.45
   Schwab C, 2006, J COMPUT PHYS, V217, P100, DOI 10.1016/j.jcp.2006.01.048
   Shen RJ, 2010, DES AUT CON, P481
   Shen RJ, 2010, INTEGRATION, V43, P156, DOI 10.1016/j.vlsi.2009.09.003
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Tsai JL, 2006, P IEEE, V94, P1502, DOI 10.1109/JPROC.2006.879804
   Tutuianu B, 1996, DES AUT CON, P611, DOI 10.1109/DAC.1996.545648
   Vassighi A, 2006, IEEE T DEVICE MAT RE, V6, P300, DOI 10.1109/TDMR.2006.876577
   Wang TY, 2003, IEEE T VLSI SYST, V11, P691, DOI 10.1109/TVLSI.2003.812372
   Yang YH, 2007, IEEE T COMPUT AID D, V26, P86, DOI 10.1109/TCAD.2006.882589
   Yu SA, 2009, ASIA S PACIF DES AUT, P55, DOI 10.1109/ASPDAC.2009.4796441
   Zhang DX, 2004, J COMPUT PHYS, V194, P773, DOI 10.1016/j.jcp.2003.09.015
NR 40
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 41
DI 10.1145/2491477.2491485
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700008
DA 2024-07-18
ER

PT J
AU Gately, MB
   Yeary, MB
   Tang, CY
AF Gately, Matthew B.
   Yeary, Mark B.
   Tang, Choon Yik
TI An Algorithm for Jointly Optimizing Quantization and Multiple Constant
   Multiplication
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Theory; Digital circuits; digital
   signal processing; finite impulse response filters; fixed-point
   arithmetic; multiple constant multiplication; multiplying circuits;
   quantization
ID PHASE FIR FILTERS; EFFICIENT; DESIGN; NUMBER
AB This article presents a joint framework for quantization and Multiple Constant Multiplication (MCM) optimization, which yields a computationally efficient implementation of multiplierless multiplication in hardware and software. Frameworks of this nature have been developed in the context of Finite Impulse Response (FIR) filters, where frequency response specifications are used to drive the design. In this work, we look at a general case, considering as given a vector of ideal, real constants, which may come from any application and do not necessarily represent FIR filter coefficients. We first formulate a joint optimization problem for finding a fixed-point vector and a shift-add network that are optimal in terms of quantization error and MCM complexity. We then describe ways to finitize and prune the search space, leading to an efficient algorithm called JOINT_SOLVE that solves the problem. Finally, via extensive randomized experiments, we show that our joint framework is notably more computationally efficient than a disjointed one, reducing the MCM cost by 15%-60% on moderate size problems.
C1 [Gately, Matthew B.; Yeary, Mark B.; Tang, Choon Yik] Univ Oklahoma, Sch Elect & Comp Engn, Norman, OK 73019 USA.
C3 University of Oklahoma System; University of Oklahoma - Norman
RP Gately, MB (corresponding author), Univ Oklahoma, Sch Elect & Comp Engn, Norman, OK 73019 USA.
EM matthew.b.gately-1@ou.edu
FU National Science Foundation [ECCS-0925873]; Robert Hughes Centennial
   Fellowship from the College of Engineering at the University of
   Oklahoma; Directorate For Engineering; Div Of Electrical, Commun & Cyber
   Sys [0925873] Funding Source: National Science Foundation
FX This work was partially supported by the National Science Foundation
   under grant ECCS-0925873 and the Robert Hughes Centennial Fellowship
   from the College of Engineering at the University of Oklahoma.
CR Aksoy L, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2071356.2071359
   Aksoy L, 2010, MICROPROCESS MICROSY, V34, P151, DOI 10.1016/j.micpro.2009.10.001
   Aktan M, 2008, IEEE T CIRCUITS-I, V55, P1536, DOI 10.1109/TCSI.2008.917997
   [Anonymous], 2003, Handbook of Graph Theory
   CAPPELLO PR, 1984, IEEE T ACOUST SPEECH, V32, P1037, DOI 10.1109/TASSP.1984.1164433
   Chen HY, 2009, J OPT A-PURE APPL OP, V11, DOI 10.1088/1464-4258/11/7/075102
   DEMPSTER AG, 1995, IEEE T CIRCUITS-II, V42, P569, DOI 10.1109/82.466647
   Dempster AG, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, P773
   Franklin GF, 1997, DIGITAL CONTROL DYNA, V3rd
   Gately MB, 2011, INT CONF ACOUST SPEE, P4368
   Gustafsson O, 2007, IEEE INT SYMP CIRC S, P1097, DOI 10.1109/ISCAS.2007.378201
   Gustafsson O, 2007, IEEE T CIRCUITS-II, V54, P974, DOI 10.1109/TCSII.2007.903212
   INTEL, 2011, INT XEON PROC E5405
   JOHANSSON K., 2009, 43 AS C SIGN SYST CO
   Johansson K, 2007, IEEE I C ELECT CIRC, P713, DOI 10.1109/ICECS.2007.4511091
   Kang HJ, 2001, IEEE T CIRCUITS-II, V48, P770, DOI 10.1109/82.959867
   Maskell DL, 2007, IET CIRC DEVICE SYST, V1, P175, DOI 10.1049/iet-cds:20060201
   MATHWORKS, 2011, PARKS MCCLELLAN OPT
   MCCLELLAN JH, 1973, IEEE T ACOUST SPEECH, VAU21, P506, DOI 10.1109/TAU.1973.1162525
   Mitra S.K., 2010, Digital Signal Processing, V4th ed.
   Potkonjak M, 1996, IEEE T COMPUT AID D, V15, P151, DOI 10.1109/43.486662
   POTKONJAK M, 1994, ACM IEEE D, P189
   Shi D, 2011, IEEE T CIRCUITS-I, V58, P126, DOI 10.1109/TCSI.2010.2055290
   Trelewicz JQ, 2004, IEEE T SIGNAL PROCES, V52, P1343, DOI 10.1109/TSP.2004.826172
   Voronenko Y., 2009, SPIRAL multiplier block generator
   Voronenko Y, 2007, ACM T ALGORITHMS, V3, DOI 10.1145/1240233.1240234
   Wang KW, 2011, IEEE T CIRCUITS-II, V58, P432, DOI 10.1109/TCSII.2011.2158265
   Xu F, 2007, IEEE T COMPUT AID D, V26, P1898, DOI 10.1109/TCAD.2007.895615
   Yeary MB, 2006, IEEE T INSTRUM MEAS, V55, P1839, DOI 10.1109/TIM.2006.880255
   Yli-Kaakinen J., 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196), P185, DOI 10.1109/ISCAS.2001.921038
   Yu YJ, 2007, IEEE T CIRCUITS-I, V54, P2330, DOI 10.1109/TCSI.2007.904599
NR 31
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
DI 10.1145/2348839.2348846
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000007
DA 2024-07-18
ER

PT J
AU Lin, KY
   Lin, HT
   Ho, TY
   Tsai, CC
AF Lin, Kuan-Yu
   Lin, Hong-Ting
   Ho, Tsung-Yi
   Tsai, Chia-Chun
TI Load-Balanced Clock Tree Synthesis with Adjustable Delay Buffer
   Insertion for Clock Skew Reduction in Multiple Dynamic Supply Voltage
   Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithm; Design; Performance; Load balanced; clock tree synthesis; low
   power; multiple dynamic supply voltage; adjustable delay buffer
ID OPTIMIZATION
AB Power consumption is known to be a crucial issue in current IC designs. To tackle this problem, Multiple Dynamic Supply Voltage (MDSV) designs are proposed as an efficient solution for power savings. However, the increasing variability of clock skew during the switching of power modes leads to an increase in the complication of clock skew reduction in MDSV designs. In this article, we propose a load-balanced clock tree synthesizer with Adjustable Delay Buffer (ADB) insertion for clock skew reduction in MDSV designs. The clock tree synthesizer adopts the Minimum Spanning Tree (MST) metric to estimate the interconnect capacitance and execute the graph-theoretic clustering. The power-mode-guided optimization is also embedded into the clock tree synthesizer for improving additional area overhead in the step of ADB insertion. After constructing the initial buffered clock tree, we insert the ADBs with delay value assignments to reduce clock skew in MDSV designs. The ADBs can be used to produce additional delays, hence the clock latencies and skew become tunable in a clock tree. An efficient algorithm of ADB insertion for the minimization of clock skew, area, and runtime in MDSV designs has been presented. Comparing with the state-of-the-art algorithm of ADB insertion, experimental results show maximum 42.40% area overhead improvement. With the power-mode-guided optimization, the maximum improvement of area overhead can increase to 47.87%.
C1 [Lin, Kuan-Yu; Lin, Hong-Ting; Ho, Tsung-Yi] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, Tainan 701, Taiwan.
   [Tsai, Chia-Chun] Nanhua Univ, Dept Comp Sci & Informat Engn, Dailin Township 62248, Chiayi County, Taiwan.
C3 National Cheng Kung University
RP Ho, TY (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 701, Taiwan.
EM tyho@csie.ncku.edu.tw
RI Lin, Kuan-Yu/JXM-6653-2024; Ho, Tsung-Yi/ABF-9929-2021
OI Ho, Tsung-Yi/0000-0001-7348-5625
CR CHAO TH, 1992, IEEE T CIRCUITS-II, V39, P799, DOI 10.1109/82.204128
   Chen YP, 1996, EUR CONF DESIG AUTOM, P230, DOI 10.1109/EDTC.1996.494154
   EDAHIRO M, 1993, ACM IEEE D, P612
   EDAHIRO M, 1994, ACM IEEE D, P375
   Hu SY, 2007, IEEE IC CAD, P125, DOI 10.1109/ICCAD.2007.4397254
   I-Min Liu, 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P33
   Jain AK, 1999, ACM COMPUT SURV, V31, P264, DOI 10.1145/331499.331504
   JOHNSTON T. K., 1999, U.S. Patent, Patent No. [7571406B2, 7571406]
   Khandelwal V, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P11
   Kurd NA, 2001, IEEE J SOLID-ST CIRC, V36, P1647, DOI 10.1109/4.962284
   Lung CL, 2010, DES AUT TEST EUROPE, P1474
   Mehta AD, 1997, PR IEEE COMP DESIGN, P217, DOI 10.1109/ICCD.1997.628871
   Roberts G. N., 1994, U.S. Patent, Patent No. [5 361 003, 5361003]
   Shelar RS, 2007, ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P181
   Su YS, 2010, IEEE T COMPUT AID D, V29, P1921, DOI 10.1109/TCAD.2010.2061654
   Takahashi E, 2003, 2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P13, DOI 10.1109/VLSIC.2003.1221149
   Tam S, 2004, IEEE J SOLID-ST CIRC, V39, P636, DOI 10.1109/JSSC.2004.825121
   Tam S, 2000, IEEE J SOLID-ST CIRC, V35, P1545, DOI 10.1109/4.881198
   Tsai JL, 2005, IEEE IC CAD, P575, DOI 10.1109/ICCAD.2005.1560132
   Tsai JL, 2004, IEEE T COMPUT AID D, V23, P565, DOI 10.1109/TCAD.2004.825875
   TSAY RS, 1993, IEEE T COMPUT AID D, V12, P242, DOI 10.1109/43.205004
NR 21
TC 7
Z9 7
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 34
DI 10.1145/2209291.2209307
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000016
DA 2024-07-18
ER

PT J
AU Milder, P
   Franchetti, F
   Hoe, JC
   Püschel, M
AF Milder, Peter
   Franchetti, Franz
   Hoe, James C.
   Pueschel, Markus
TI Computer Generation of Hardware for Linear Digital Signal Processing
   Transforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Digital signal processing transform; discrete
   Fourier transform; fast Fourier transform; hardware generation;
   high-level synthesis; linear transform
ID FOURIER-TRANSFORM; ALGORITHMS; ARCHITECTURE
AB Linear signal transforms such as the discrete Fourier transform (DFT) are very widely used in digital signal processing and other domains. Due to high performance or efficiency requirements, these transforms are often implemented in hardware. This implementation is challenging due to the large number of algorithmic options (e. g., fast Fourier transform algorithms or FFTs), the variety of ways that a fixed algorithm can be mapped to a sequential datapath, and the design of the components of this datapath. The best choices depend heavily on the resource budget and the performance goals of the target application. Thus, it is difficult for a designer to determine which set of options will best meet a given set of requirements.
   In this article we introduce the Spiral hardware generation framework and system for linear transforms. The system takes a problem specification as input as well as directives that define characteristics of the desired datapath. Using a mathematical language to represent and explore transform algorithms and datapath characteristics, the system automatically generates an algorithm, maps it to a datapath, and outputs a synthesizable register transfer level Verilog description suitable for FPGA or ASIC implementation. The quality of the generated designs rivals the best available handwritten IP cores.
C1 [Milder, Peter; Franchetti, Franz; Hoe, James C.] Carnegie Mellon Univ, Dept ECE, Pittsburgh, PA 15213 USA.
   [Pueschel, Markus] ETH, Dept Comp Sci, CH-8092 Zurich, Switzerland.
C3 Carnegie Mellon University; Swiss Federal Institutes of Technology
   Domain; ETH Zurich
RP Milder, P (corresponding author), Carnegie Mellon Univ, Dept ECE, 5000 Forbes Ave, Pittsburgh, PA 15213 USA.
EM pam@ece.cmu.edu
OI Hoe, James/0000-0002-9302-5287
FU NSF [0702386]; ONR [N000141110112, 102191808]; ARO [W911NF0710416];
   Direct For Computer & Info Scie & Enginr; Division of Computing and
   Communication Foundations [0702386] Funding Source: National Science
   Foundation
FX This work was supported by NSF through award 0702386, ONR through grant
   N000141110112 and 102191808, and the ARO grant W911NF0710416. The author
   would like to thank their sponsors for their support.
CR 4DSP LLC, 2007, 4DSP FLOAT POINT FAS
   [Anonymous], 2009, HP LAB
   Astola J, 1999, IEEE T SIGNAL PROCES, V47, P1109, DOI 10.1109/78.752608
   BLUESTEIN LI, 1970, IEEE T ACOUST SPEECH, VAU18, P451, DOI 10.1109/TAU.1970.1162132
   COHEN D, 1976, IEEE T ACOUST SPEECH, V24, P577, DOI 10.1109/TASSP.1976.1162854
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   Cortés A, 2009, IEEE T SIGNAL PROCES, V57, P2824, DOI 10.1109/TSP.2009.2016276
   Dave N, 2006, FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P59, DOI 10.1109/MEMCOD.2006.1695901
   Dershowitz N., 2001, Handbook of Automated Reasoning, VI, P535, DOI [10.1016/b978-044450813-3/50011-4, DOI 10.1016/B978-044450813-3/50011-4]
   FRANCHETTI F., 2006, P ACM IEEE C SUP
   Franchetti F, 2007, LECT NOTES COMPUT SC, V4395, P363
   GORMAN SF, 1995, IEEE T CIRCUITS-II, V42, P414, DOI 10.1109/82.392316
   He SS, 1996, 10TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM - PROCEEDINGS OF IPPS '96, P766
   Jarvinen T.S., 2004, IEEE INT C APPL SPEC, P51
   JOHNSON JR, 1990, CIRC SYST SIGNAL PR, V9, P449, DOI 10.1007/BF01189337
   Kee H, 2008, INT CONF ACOUST SPEE, P1413, DOI 10.1109/ICASSP.2008.4517884
   Kumhom P, 2000, P IEEE INT ASIC C&E, P182, DOI 10.1109/ASIC.2000.880698
   Milder P.A., 2006, PROC ACMSIGDA INT S, P211
   MILDER P. A., 2010, THESIS CARNEGIE MELL
   Milder PA, 2008, DES AUT CON, P385
   Milder PA, 2009, DES AUT TEST EUROPE, P1118
   Nikara JA, 2006, SIGNAL PROCESS, V86, P230, DOI 10.1016/j.sigpro.2005.05.014
   PEASE MC, 1968, J ACM, V15, P252, DOI 10.1145/321450.321457
   Püschel M, 2009, J ACM, V56, DOI 10.1145/1502793.1502799
   Püschel M, 2005, P IEEE, V93, P232, DOI 10.1109/JPROC.2004.840306
   Sukhsawas S, 2004, IEEE COMP SOC ANN, P229, DOI 10.1109/ISVLSI.2004.1339538
   Takala J, 2000, IEEE T SIGNAL PROCES, V48, P1840, DOI 10.1109/78.845951
   Van Loan C., 1992, COMPUTATIONAL FRAMEW
   Voronenko Y, 2009, IEEE T SIGNAL PROCES, V57, P205, DOI 10.1109/TSP.2008.2006152
   Xilinx Inc, 2010, XIL LOGICORE IP FAST
   Xiong JX, 2001, ACM SIGPLAN NOTICES, V36, P298, DOI 10.1145/381694.378860
   ZAPATA EL, 1992, IEEE T PARALL DISTR, V3, P58, DOI 10.1109/71.113082
NR 32
TC 96
Z9 114
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2012
VL 17
IS 2
AR 15
DI 10.1145/2159542.2159547
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 929ZH
UT WOS:000303104000005
DA 2024-07-18
ER

PT J
AU Pasha, MA
   Derrien, S
   Sentieys, O
AF Pasha, Muhammad Adeel
   Derrien, Steven
   Sentieys, Olivier
TI System-Level Synthesis for Wireless Sensor Node Controllers: A Complete
   Design Flow
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performance; System-level design-flow; design
   space exploration; domain-specific language; hardware specialization;
   low-power design; microcoded FSM; power gating; WSN node controller
ID SELECTION; NETWORK; PROCESSOR
AB Wireless sensor networks (WSN) is a new and very challenging research field for embedded system design automation. Engineering a WSN node hardware platform is known to be a tough challenge, as the design must enforce many severe constraints, among which energy dissipation is by far the most important one. WSN node devices have until now been designed using off-the-shelf low-power microcontroller units (MCUs), even if their power dissipation is still an issue and hinders the widespread use of this new technology. In this work, we propose a complete system-level flow for an alternative approach based on the concept of hardware microtasks, which relies on hardware specialization and power gating to drastically improve the energy efficiency of the computational/control part of the node. Our case study shows that power savings between one to two orders of magnitude are possible w.r.t. MCU-based implementations.
C1 [Pasha, Muhammad Adeel] LUMS, SSE, EE Dept, Lahore, Pakistan.
   [Derrien, Steven; Sentieys, Olivier] Univ Rennes 1, IRISA INRIA, F-35014 Rennes, France.
C3 Lahore University of Management Sciences; Universite Paris Saclay;
   Universite de Rennes
RP Pasha, MA (corresponding author), LUMS, SSE, EE Dept, Lahore, Pakistan.
EM adeelpasha@gmail.com
OI Sentieys, Olivier/0000-0003-4334-6418
CR Akyildiz IF, 2002, COMPUT NETW, V38, P393, DOI 10.1016/S1389-1286(01)00302-4
   [Anonymous], 1914, LPC1111 12 13 14 32
   Atmel Corporation, 2007, ATMEGA 103L 8 BIT AV
   Atmel Corporation, 2009, ATMEGA 128L 8 BIT AV
   Babighian P, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P138, DOI 10.1145/1013235.1013275
   Bhatti S, 2005, MOBILE NETW APPL, V10, P563, DOI 10.1007/s11036-005-1567-8
   Cong J, 2007, FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P99
   Dunkels A, 2004, CONF LOCAL COMPUT NE, P455
   Dutta P, 2005, 2005 FOURTH INTERNATIONAL SYMPOSIUM ON INFORMATION PROCESSING IN SENSOR NETWORKS, P497
   Ekanayake V, 2004, ACM SIGPLAN NOTICES, V39, P27, DOI 10.1145/1037187.1024397
   Fin A, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P227, DOI 10.1109/ISSS.2001.957946
   Fonseca R., 2008, OSDI, P323
   FRASER CW, 1992, SIGPLAN NOTICES, V27, P68
   Gorjiara B, 2008, DES AUT CON, P379
   Gorjiara B, 2007, PR IEEE COMP DESIGN, P356
   Gupta S, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P461, DOI 10.1109/ICVD.2003.1183177
   HEMPSTEAD M, 2009, P 2009 INT C COMP AR, P215
   Hill J, 2000, ACM SIGPLAN NOTICES, V35, P93, DOI 10.1145/384264.379006
   Hu ZG, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32
   INRIA, 2010, POWWOW PROT LOW POW
   INRIA, 2010, WSNET EV DRIV SIM LA
   Kwong J, 2009, IEEE J SOLID-ST CIRC, V44, P115, DOI 10.1109/JSSC.2008.2007160
   L'Hours L, 2005, IEEE INT CONF ASAP, P127
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Liao S, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P393, DOI 10.1109/ICCAD.1995.480146
   Lin EYA, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-7, P3769, DOI 10.1109/ICC.2004.1313259
   Long CB, 2003, DES AUT CON, P181
   Martin K, 2009, IEEE INT CONF ASAP, P145, DOI 10.1109/ASAP.2009.19
   Mohanty Saraju., 2008, Low-power high-level synthesis for nanoscale cmos circuits
   Mysore S, 2008, I CONF VLSI DESIGN, P59, DOI 10.1109/VLSI.2008.72
   Nazhandali L, 2005, I S WORKL CHAR PROC, P197, DOI 10.1109/IISWC.2005.1526017
   Nguyen TD, 2007, IEEE VTS VEH TECHNOL, P85, DOI 10.1109/VETECS.2007.30
   Pasha MA, 2009, IEEE INT SYMP CIRC S, P1577, DOI 10.1109/ISCAS.2009.5118071
   Polastre J., 2004, SenSys '04, P95, DOI [DOI 10.1145/1031495.1031508, 10.1145/1031495.1031508]
   Pradhan Sambhu Nath, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P269, DOI 10.1109/ISVLSI.2008.7
   Raghunathan V, 2002, IEEE SIGNAL PROC MAG, V19, P40, DOI 10.1109/79.985679
   Raval RK, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1754405.1754408
   Roundy S, 2004, ENERGY SCAVENGING FOR WIRELESS SENSOR NETWORKS WITH SPECIAL FOCUS ON VIBRATIONS, pXI
   Schurgers C, 2001, 2001 MILCOM, VOLS 1 AND 2, PROCEEDINGS, P357, DOI 10.1109/MILCOM.2001.985819
   Seok M, 2008, SYMP VLSI CIRCUITS, P188, DOI 10.1109/VLSIC.2008.4586001
   Sheets M., 2006, A power-managed protocol processor for wireless sensor networks, P212
   Tan C.H., 1994, Proceedings of the 1994 International Workshop on Low Power Design, P75
   TEXAS INSTRUMENTS, 2009, MSP430 US GUID TECH
   UC Berkeley, 1999, TECH PROJ SMART DUST
NR 44
TC 8
Z9 8
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 2
DI 10.1145/2071356.2071358
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800002
DA 2024-07-18
ER

PT J
AU Maestro, JA
   Reviriego, P
   Baeg, S
   Wen, SJ
   Wong, R
AF Antonio Maestro, Juan
   Reviriego, Pedro
   Baeg, Sanghyeon
   Wen, Shijie
   Wong, Richard
TI Mitigating the Effects of Large Multiple Cell Upsets (MCUs) in Memories
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Fault-tolerant memory; Error-correcting codes; high-level protection
   technique; protection against radiation
ID RELIABILITY; SELECTION
AB Reliability is a critical issue for memories. Radiation particles that hit the device can cause errors in some cells, which can lead to data corruption. To avoid this problem, memories are protected with per-word error correction codes (ECCs). Typically, single-error correction and double-error detection (SEC-DED) codes are used. As technology scales, errors caused by radiation particles on memories tend to affect more than one cell-what is known as a multiple cell upset (MCU). To ensure that only a single cell is affected in each word, interleaving is used. With interleaving, cells that belong to the same word are placed at a sufficient distance such that an MCU will only affect a single cell on each word. The use of interleaving significantly increases the cost of the device. Also, determining the interleaving distance (ID) required to avoid MCUs causing double errors is not trivial. Typically, accelerated radiation experiments with a limited number of particle hits are used. They provide a lower bound on the required ID, but larger MCUs may occur with a low probability. But even if the percentage of such large MCUs is very low, the impact on reliability can be significant. This article presents a technique to mitigate the effects of large MCUs that is, those that exceed the ID, on memory reliability. The proposed approach is able to correct most double errors caused by large MCUs by exploiting the locality of the errors within an MCU.
C1 [Antonio Maestro, Juan; Reviriego, Pedro] Univ Antonio de Nebrija, Dept Ingn Informat, Madrid 28040, Spain.
   [Baeg, Sanghyeon] Hanyang Univ, Sch Elect Engn & Comp Sci, Ansan, Kyung Gi Do, South Korea.
   [Wen, Shijie; Wong, Richard] Cisco Syst Inc, Component Engn Grp, San Jose, CA 95134 USA.
C3 Universidad Antonio de Nebrija; Hanyang University; Cisco Systems Inc
RP Maestro, JA (corresponding author), Univ Antonio de Nebrija, Dept Ingn Informat, Calle Pirineos 55, Madrid 28040, Spain.
EM jmaestro@nebrija.es; previrie@nebrija.es; bau@hanyang.ac.kr;
   shwen@cisco.com; rickwon@cisco.com
RI Reviriego, Pedro/B-8353-2009; Reviriego, Pedro/ABE-4167-2020; Maestro,
   Juan Antonio/L-6091-2014
OI Reviriego, Pedro/0000-0003-2540-5234; Maestro, Juan
   Antonio/0000-0001-7133-9026
FU Spanish Ministry of Education and Science [AYA2009-13300-C03]
FX This research was supported by the Spanish Ministry of Education and
   Science under project AYA2009-13300-C03.
CR [Anonymous], 2003, P 2003 IEEE INT EL D
   Baeg S, 2009, IEEE T NUCL SCI, V56, P2111, DOI 10.1109/TNS.2009.2015312
   CHEN CL, 1984, IBM J RES DEV, V28, P124, DOI 10.1147/rd.282.0124
   Dutta A, 2007, IEEE VLSI TEST SYMP, P349, DOI 10.1109/VTS.2007.40
   Lawrence RK, 2008, IEEE T NUCL SCI, V55, P3367, DOI 10.1109/TNS.2008.2005981
   Radaelli D, 2005, IEEE T NUCL SCI, V52, P2433, DOI 10.1109/TNS.2005.860675
   Reviriego P, 2007, IEEE T DEVICE MAT RE, V7, P592, DOI 10.1109/TDMR.2007.910443
   Reviriego P, 2010, IEEE T NUCL SCI, V57, P2124, DOI 10.1109/TNS.2010.2042818
   Richter M, 2008, IEEE INT ON LINE, P37, DOI [10.1109/IOLTS.2009.27, 10.1109/IOLTS.2008.27]
   SALEH AM, 1990, IEEE T RELIAB, V39, P114, DOI 10.1109/24.52622
   Satoh S, 2000, IEEE ELECTR DEVICE L, V21, P310, DOI 10.1109/55.843160
   Tipton AD, 2006, IEEE T NUCL SCI, V53, P3259, DOI 10.1109/TNS.2006.884789
   YANG GC, 1995, IEE P-COMPUT DIG T, V142, P337, DOI 10.1049/ip-cdt:19952162
NR 13
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 45
DI 10.1145/2003695.2003705
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800009
DA 2024-07-18
ER

PT J
AU Al Khatib, I
   Poletti, F
   Bertozzi, D
   Benini, L
   Bechara, M
   Khalifeh, H
   Jantsch, A
   Nabiev, R
AF Al Khatib, Iyad
   Poletti, Francesco
   Bertozzi, Davide
   Benini, Luca
   Bechara, Mohamed
   Khalifeh, Hasan
   Jantsch, Axel
   Nabiev, Rustam
TI A multiprocessor system-on-chip for real-time biomedical monitoring and
   analysis: ECG prototype architectural design space exploration
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE performance; design; experimentation
AB In this article we focus on multiprocessor system-on- chip ( MPSoC) architectures for human heart electrocardiogram ( ECG) real time analysis as a hardware/ software ( HW/SW) platform offering an advance relative to state-of-the- art solutions. This is a relevant biomedical application with good potential market, since heart diseases are responsible for the largest number of yearly deaths. Hence, it is a good target for an application-specific system-on- chip (SoC) and HW/ SW codesign.
   We investigate a symmetric multiprocessor architecuture based on STMicroelecronics VLIW DSPs that process in real time 12-lead ECG signals. This architecture improves upon state-of-the-art SoC designs for ECG analysis in its ability to analyze the full 12 leads in real time, even with high sampling frequencies, and its ability to detect heart malfunction for the whole ECG signal interval. We explore the design space by considering a number of hardware and software architectural options. Comparing our design with present-day solutions from an SoC and application point-ofview shows that our platform can be used in real time and without failures.
C1 [Al Khatib, Iyad; Jantsch, Axel] Royal Inst Technol, ICT, KTH, Stockholm, Sweden.
   [Poletti, Francesco; Benini, Luca] Univ Bologna, DEIS, Bologna, Italy.
   [Bertozzi, Davide] Univ Ferrara, ENDIF, I-44100 Ferrara, Italy.
   [Bechara, Mohamed; Khalifeh, Hasan] Amer Univ Beirut, ECE, Beirut, Lebanon.
   [Nabiev, Rustam] Karolinska Univ Hosp, Stockholm, Sweden.
C3 Royal Institute of Technology; University of Bologna; University of
   Ferrara; American University of Beirut; Karolinska Institutet;
   Karolinska University Hospital
RP Al Khatib, I (corresponding author), Royal Inst Technol, ICT, KTH, Stockholm, Sweden.
EM ikhatib@imit.kth.se
OI BENINI, LUCA/0000-0001-8068-3806
CR *AMBU INC, 2007, AMBU HOM PAG
   [Anonymous], ADJ P 3 INT C PERV C
   *BIOPAC SYST INC, 1988, BIOP HOM PAG
   Bona A, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P318, DOI 10.1109/DATE.2004.1269258
   CHANG M, 2004, P IEEE AS PAC C CIRC
   *CIMIT, 2006, COD BLUE MED WIR SEN
   COMPANYBOSCH E, 2003, J ANALOG DIALOG, V37, P10
   Desel T, 1996, 1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, P115, DOI 10.1109/ICASIC.1996.562765
   Dong J, 2004, 17TH IEEE SYMPOSIUM ON COMPUTER-BASED MEDICAL SYSTEMS, PROCEEDINGS, P485, DOI 10.1109/CBMS.2004.1311761
   *FREESCLAE SEMICON, 2007, PERS EL ECG MON
   Fuster V, 1999, CIRCULATION, V99, P1132, DOI 10.1161/01.CIR.99.9.1132
   Harland CJ, 2003, MEAS SCI TECHNOL, V14, P923, DOI 10.1088/0957-0233/14/7/305
   *HSFC, 1999, CHANG FAC HEART DIS
   Hung K, 2004, P ANN INT IEEE EMBS, V26, P5384
   KHATIE AI, 2006, P COMP FRONT CF ISC, P21
   Loghi M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P752, DOI 10.1109/DATE.2004.1268966
   Loghi M., 2004, P ACM GREAT LAK S VL, P401, DOI DOI 10.1145/988952.989049
   *MIT BIH ARRHYTHMI, 1980, TR00 BMEC MIT BIH AR
   PAN J, 1985, IEEE T BIO-MED ENG, V32, P230, DOI 10.1109/TBME.1985.325532
   *PHYSIOBANK, 2000, PHYS SIGN ARCH BIOM
   RUGGIERO M, 2005, P INT C COMP DES ICC
   SEGAL A, 1997, EKG TUTORIAL EMT P
NR 22
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 2
AR 31
DI 10.1145/1344418.1344427
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 293XA
UT WOS:000255367500009
DA 2024-07-18
ER

PT J
AU Issenin, I
   Brockmeyer, E
   Miranda, M
   Dutt, N
AF Issenin, Ilya
   Brockmeyer, Erik
   Miranda, Miguel
   Dutt, Nikil
TI DRDU: A data reuse analysis technique for efficient scratch-pad memory
   management
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; algorithms; scratch-pad memory management; memory
   hierarchy; data reuse analysis; compiler analysis
AB In multimedia and other streaming applications, a significant portion of energy is spent on data transfers. Exploiting data reuse opportunities in the application, we can reduce this energy by making copies of frequently used data in a small local memory and replacing speed- and power-inefficient transfers from main off-chip memory by more efficient local data transfers. In this article we present an automated approach for analyzing these opportunities in a program that allows modification of the program to use custom scratch-pad memory configurations comprising a hierarchical set of buffers for local storage of frequently reused data. Using our approach we are able to both reduce energy consumption of the memory subsystem when using a scratch-pad memory by about a factor of two, on average, and improve memory system performance compared to a cache of the same size.
C1 Univ Calif Irvine, Ctr Embedded Comp Syst, Sch Informat & Comp Sci, Irvine, CA 92697 USA.
   IMEC, B-3001 Louvain, Belgium.
C3 University of California System; University of California Irvine; IMEC
RP Issenin, I (corresponding author), Univ Calif Irvine, Ctr Embedded Comp Syst, Sch Informat & Comp Sci, Irvine, CA 92697 USA.
EM isse@ics.uci.edu; brockmey@imec.be; miranda@imec.be; dutt@ics.uci.edu
CR [Anonymous], 1342 U WISC MAD DEP
   [Anonymous], 1974, COMPLEXITY COMPUTATI
   AVISSAR O, 2002, IEEE T EMBEDDED COMP, V1, P1
   BACON DF, 1994, ACM COMPUT SURV, V26, P4
   BANAKAR R, 2002, P 10 INT WORKSH HARD
   BROCKMEYER E, 2003, P DES AUT TEST EUR C
   COOPER KD, 1998, P 8 INT C ARCH SUPP, P2
   Diguet JP, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P30, DOI 10.1109/LPE.1997.621203
   FALK H, 2003, P DES AUT TEST EUR C
   GHEZ C, 2000, WORKSHOP SIGNAL PROC
   GUTHAUS M, 2001, 4 ANN WORKSH WORKL C
   ISSENIN I, 2005, P DES AUT TEST EUR C
   ISSENIN I, 2004, P DES AUT TEST EUR C
   KANDEMIR M, 2002, P 39 DES AUT C NEW O
   KANDEMIR M, 2001, P 38 DES AUT C LAS V
   KELLY W, 1995, CSTR3445 U MAR DEP C
   KULKARNI C, 2001, P DES AUT TEST EUR C
   LILLEVOLD KO, 1995, TELENOR R D H263 TES
   McKinley KS, 1996, ACM T PROGR LANG SYS, V18, P424, DOI 10.1145/233561.233564
   OZTURK O, 2004, P DES AUT C SAN DIEG
   PANDA P, 1997, P DES AUT TEST EUR C
   Shivakumar P., 2001, 20012 WRL
   Sjodin J., 2001, CASES '01: Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, P15
   Steinke S., 2002, P DES AUT TEST EUR C
   STOBACH P, 1988, P EUSIPCO
   Udayakumaran S., 2003, P INT C COMP ARCH SY
   Van Achteren T, 2003, ACM T DES AUTOMAT EL, V8, P125, DOI 10.1145/606603.606610
   VANACHTEREN T, 2002, IEEE ACM DES AUT TES
   VERMA M, 2004, P INT WORKSH HARDW S
   Verma M., 2003, P AS S PAC DES AUT C
   Wilde Dorn K., 1993, 785 IRISA
NR 31
TC 33
Z9 34
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 15
DI 10.1145/1230800.1230807
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300007
DA 2024-07-18
ER

PT J
AU Li, W
   Blakely, D
   Van Sooy, S
   Dunn, K
   Kidd, D
   Rogenmoser, R
   Zhou, D
AF Li, Wei
   Blakely, Daniel
   Van Sooy, Scott
   Dunn, Keven
   Kidd, David
   Rogenmoser, Robert
   Zhou, Dian
TI LVS verification across multiple power domains for a quad-core
   microprocessor
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; verification; LVS; physical verification; multi-core
   microprocessor
AB A unique LVS (layout-versus-schematic) methodology has been developed for the verification of a four-core microprocessor with multiple power domains using a triple-well 90-nm CMOS technology. The chip is migrated from its previous generation that is for a twin-well process. Due to the design reuse, VDD and GND are designed as global nets but they are not globally connected across the entire chip. The standard LVS flow is unable to handle the additional design complexity and there seems to be no published literature tackling the problem. This paper presents a two-phase LVS methodology: a standard LVS phase where power and ground nets are defined as global nets and a multi-power-domain LVS phase where power and ground nets are treated as local nets. The first phase involves verifying LVS at the block level as well as the full-chip level. The second phase aims at verifying the integrity of the multi-power-domain power grid that is not covered in the first phase LVS. The proposed LVS methodology was successfully verified by real silicon.
C1 Broadcom Corp, Santa Clara, CA 95054 USA.
   Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75083 USA.
C3 Broadcom; University of Texas System; University of Texas Dallas
RP Li, W (corresponding author), Broadcom Corp, 2451 Mission Coll Blvd, Santa Clara, CA 95054 USA.
EM Weili@broadcom.com
CR Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Iyer A, 2002, IEEE T VLSI SYST, V10, P230, DOI 10.1109/TVLSI.2002.1043326
   Kam T, 2000, IEEE T COMPUT AID D, V19, P1498, DOI 10.1109/43.898828
   Karnik T, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P203, DOI 10.1109/ICCAD.2002.1167535
   MOLL L, 2004, P FALL MICR FOR SAN
   SANO B, 2002, MICROPROCESSOR REPOR
   *SYN INC, 2003, HERCULES US REF MAN
NR 7
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 490
EP 500
DI 10.1145/1142155.1142166
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100011
DA 2024-07-18
ER

PT J
AU Cota, É
   Carro, L
   Lubaszewski, M
AF Cota, É
   Carro, L
   Lubaszewski, M
TI Reusing an on-chip network for the test of core-based systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; economics; experimentation; reliability; core-based
   test; network-on-chip; SoC test; TAM and wrapper design; test reuse;
   test scheduling
AB Networks-on-chip are likely to become the main communication platform of systems-on-chip. To cope with the growing complexity of the test of such systems, the authors propose the reuse of the on-chip network as a test access mechanism to the cores embedded into systems that use this communication platform. An algorithm exploiting the network characteristics to minimize test time is presented. Then, the reuse strategy is evaluated considering a number of system configurations, such as different positions of the cores in the network, power consumption constraints and number of interfaces with the tester. Experimental results for the ITC'02 SOC Test Benchmarks show that the parallelization capability of the network can be exploited to reduce the system test time, whereas area and pin overhead are strongly minimized.
C1 Univ Fed Rio Grande do Sul, PPGC, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil.
   Univ Fed Rio Grande do Sul, Dept Elect Engn, PPGC, Informat Inst,PPGEE, BR-90035190 Porto Alegre, RS, Brazil.
C3 Universidade Federal do Rio Grande do Sul; Universidade Federal do Rio
   Grande do Sul
RP Univ Fed Rio Grande do Sul, PPGC, Inst Informat, POB 15064, BR-91501970 Porto Alegre, RS, Brazil.
EM erika@inf.ufrgs.br; fcarro@eletro.ufrgs.br; luba@eletro.ufrgs.br
RI Carro, Luigi/I-4144-2013; Cota, Érika/G-3252-2012; Carro,
   Luigi/AAR-8819-2020
OI Cota, Érika/0000-0001-7431-7738; Carro, Luigi/0000-0002-7402-4780
CR Aktouf C, 2002, IEEE DES TEST COMPUT, V19, P18, DOI 10.1109/54.980050
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Bhattacharya D, 1998, IEEE VLSI TEST SYMP, P8, DOI 10.1109/VTEST.1998.670842
   Cota E, 2003, IEEE VLSI TEST SYMP, P128, DOI 10.1109/VTEST.2003.1197643
   Cota É, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P478, DOI 10.1109/DATE.2002.998316
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Duato J., 1997, INTERCONNECTION NETW
   Gerez S.H., 1998, Algorithms for VLSI Design Automation
   Ghosh I, 1997, INT TEST CONF P, P50, DOI 10.1109/TEST.1997.639593
   Goel SK, 2002, INT TEST CONF P, P529, DOI 10.1109/TEST.2002.1041803
   Guerrier P., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P250, DOI 10.1109/DATE.2000.840047
   Iyengar V, 2001, INT TEST CONF P, P1023, DOI 10.1109/TEST.2001.966728
   Iyengar V, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P491, DOI 10.1109/DATE.2002.998318
   Iyengar V, 2001, IEEE VLSI TEST SYMP, P368
   Larsson E, 2002, ETW'02: 7TH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P119, DOI 10.1109/ETW.2002.1029648
   Larsson E, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P138, DOI 10.1109/DATE.2001.915014
   Marinissen EJ, 1998, INT TEST CONF P, P284, DOI 10.1109/TEST.1998.743166
   Marinissen EJ, 2000, INT TEST CONF P, P770, DOI 10.1109/TEST.2000.894273
   MARINISSEN EJ, 2003, ICT 02 SOC TEST BENC
   Nahvi M, 2001, ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P81
   Nourani M, 1999, J ELECTRON TEST, V15, P129, DOI 10.1023/A:1008340519743
   Ravi S, 2001, IEEE T COMPUT AID D, V20, P426, DOI 10.1109/43.913760
   Whetsel L, 1997, INT TEST CONF P, P69, DOI 10.1109/TEST.1997.639596
   Zeferino CA, 2003, 16TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2003, PROCEEDINGS, P169, DOI 10.1109/SBCCI.2003.1232824
   Zeferino CA, 2002, 15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P121, DOI 10.1109/SBCCI.2002.1137647
   Zorian Y, 1997, INT TEST CONF P, P191, DOI 10.1109/TEST.1997.639613
NR 26
TC 52
Z9 60
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2004
VL 9
IS 4
BP 471
EP 499
DI 10.1145/1027084.1027088
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 879PF
UT WOS:000225729000004
DA 2024-07-18
ER

PT J
AU Yang, J
   Gupta, R
   Zhang, CJ
AF Yang, J
   Gupta, R
   Zhang, CJ
TI Frequent value encoding for low power data buses
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; measurement; low power data buses; I/O pin
   capacitance; internal capacitance; switching; encoding
ID ADDRESS
AB Since the I/O pins of a CPU are a significant source of energy consumption, work has been done on developing encoding schemes for reducing switching activity on external buses. Modest reductions in switching can be achieved for data and address buses using a number of general purpose encoding schemes. However, by exploiting the characteristic of memory reference locality, switching activity on the address bus can be reduced by as much as 66%. Till now no characteristic has been identified that can be used to achieve similar reductions in switching activity on the data bus. We have discovered a characteristic of values transmitted over the data bus according to which a small number of distinct values, called frequent values, account for 32% of transmissions over the external data bus. Exploiting this characteristic we have developed an encoding scheme that we call the FV encoding scheme. To implement this scheme we have also developed a technique for dynamically identifying the frequent values which compares quite favorably with an optimal offline algorithm. Our experiments show that FV encoding of 32 frequent values yields an average reduction of 30% (with on-chip data cache) and 49% (without on-chip data cache) in data bus switching activity for SPEC95 and mediabench programs. Moreover the reduction in switching achieved by FV encoding is 2 to 4 times the reduction achieved by the bus-invert coding scheme and 1.5 to 3 times the reduction achieved by the adaptive method. The overall energy savings on data bus we attained considering the coder overhead is 29%.
C1 Univ Calif Riverside, Riverside, CA 92521 USA.
   Univ Arizona, Tucson, AZ 85721 USA.
C3 University of California System; University of California Riverside;
   University of Arizona
RP Univ Calif Riverside, SURGE Bldg, Riverside, CA 92521 USA.
EM junyang@cs.ucr.edu; gupta@cs.arizona.edu; chzhzang@cs.ucr.edu
OI Yang, Jun/0000-0001-8372-6541; Gupta, Rajiv/0000-0002-9348-3974
CR Benini L, 1997, PR GR LAK SYMP VLSI, P77, DOI 10.1109/GLSV.1997.580414
   Benini L., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P128, DOI 10.1109/DAC.1999.781297
   Chang N, 2000, DES AUT CON, P800
   Cheng WC, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P250, DOI 10.1109/LPE.2000.876797
   *KENTR TECHN, QUAD BAND MEM QBM MA
   KOMATSU S, 2000, P INT WORKSH IP BAS
   KRETZSCHMAR C, 2001, P INT C ENG REC SYST
   Musoll E, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P202, DOI 10.1109/LPE.1997.621283
   Ramprasad S, 1999, IEEE T VLSI SYST, V7, P212, DOI 10.1109/92.766748
   STAN MR, 1995, IEEE T VLSI SYST, V3, P49, DOI 10.1109/92.365453
   STAN MR, 1995, PR GR LAK SYMP VLSI, P70, DOI 10.1109/GLSV.1995.516027
   SU CL, 1994, IEEE DES TEST COMPUT, V11, P24, DOI 10.1109/54.329448
   Yang J., 2002, ACM Trans. on Embedded Computing Systems, V1, P79
   ZHANG Y, 2000, P 9 INT C ARCH SUPP, P150
NR 14
TC 34
Z9 48
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2004
VL 9
IS 3
BP 354
EP 384
DI 10.1145/1013948.1013953
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 847DU
UT WOS:000223373700005
DA 2024-07-18
ER

PT J
AU Murthy, PK
   Bhattacharyya, SS
AF Murthy, PK
   Bhattacharyya, SS
TI Buffer merging - A powerful technique for reducing memory requirements
   of synchronous dataflow specifications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; languages; synchronous dataflow; memory
   optimization; lifetime analysis; graph coloring; buffer overlaying; path
   covering; array lifetime; design methodology; DSP and embedded systems;
   block diagram compiler; dataflow
AB We develop a new technique called buffer merging for reducing memory requirements of synchronous dataflow (SDF) specifications. SDF has proven to be an attractive model for specifying DSP systems, and is used in many commercial tools like System Canvas, SPW, and Cocentric. Good synthesis from an SDF specification depends crucially on scheduling, and memory is an important metric for generating efficient schedules. Previous techniques on memory minimization have either not considered buffer sharing at all, or have done so at a fairly coarse level (the meaning of this will be made more precise in the article). In this article, we develop a buffer overlaying strategy that works at the level of an input/output edge pair of an actor. It works by algebraically encapsulating the lifetimes of the tokens on the input/output edge pair, and determines the maximum amount of the input buffer space that can be reused by the output. We develop the mathematical basis for performing merging operations, and develop several algorithms and heuristics for using the merging technique for generating efficient implementations. We show improvements of up to 48% over previous techniques.
C1 Fujitsu Labs Amer, Sunnyvale, CA 94085 USA.
   Univ Maryland, Dept Elect & Comp Engn, College Pk, MD 20742 USA.
   Univ Maryland, Inst Adv Comp Studies, College Pk, MD 20742 USA.
C3 Fujitsu Ltd; Fujitsu Laboratories Ltd; University System of Maryland;
   University of Maryland College Park; University System of Maryland;
   University of Maryland College Park
RP Murthy, PK (corresponding author), Fujitsu Labs Amer, 1240 E Arques Ave,M-S 345, Sunnyvale, CA 94085 USA.
EM pmurthy@fla.fujitsu.com; ssb@eng.umd.edu
OI Bhattacharyya, Shuvra/0000-0001-7719-1106
CR ADE M, 1996, IEEE WORKSH RAP SYST
   Bhattacharyya S.S., 1996, Software Synthesis from Dataflow Graphs
   BHATTACHARYYA SS, 2000, P ISCAS MAY GEN SWIT
   BUCK J, 2000, CODES            MAY
   BUCK J, 1995, INT J COMPUT SIM JAN
   DEGREEF E, 1997, INT C APPL SPEC SYST
   Garey M.R., 1979, COMPUTERS INTRACTABI
   LAUWEREINS R, 1994, P IEEE WORKWH RAP SY
   LEE EA, 1987, IEEE T COMPUT    FEB
   LIAO S, 1998, DAES, V3
   Marwedel P., 1995, CODE GENERATION EMBE
   MORAN S, 1990, NETWORKS, V20, P55, DOI 10.1002/net.3230200106
   Murthy PK, 2001, IEEE T COMPUT AID D, V20, P177, DOI 10.1109/43.908427
   MURTHY PK, 2000, UMIACSTR200020
   MURTHY PK, 1997, J FORMAL METHODS JUL
   MURTHY PK, 1994, P ICASSP AUSTR
   Papadimitriou C.H., 1998, COMBINATORIAL OPTIMI
   RITZ S, 1993, P INT C ASAP OCT
   RITZ S, 1995, P ICASSP 95 MAY
   SUNG W, 1998, MEMORY EFFICIENT SYN
   VERBAUWHEDE I, 1991, J VLSI SP
   ZIVOJINOVIC V, 1994, DSPSTONE A DSP ORIEN
   ZIVOJINOVIC V, 1994, P ICASSP APR
   [No title captured]
NR 24
TC 24
Z9 32
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1515 BROADWAY, NEW YORK, NY 10036 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2004
VL 9
IS 2
BP 212
EP 237
DI 10.1145/989995.989999
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830KQ
UT WOS:000222121300004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Riepe, MA
   Sakallah, KA
AF Riepe, MA
   Sakallah, KA
TI Transistor placement for noncomplementary digital VLSI cell synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; experimentation; performance; cell synthesis;
   digital circuits; noncomplementary circuits; transistor placement;
   transistor chaining; Euler graphs; sequence pair optimization; benchmark
   circuits
ID ALGORITHM; LAYOUT
AB There is an increasing need in modern VLSI designs for circuits implemented in high-performance logic families such as Cascode Voltage Switch Logic (CVSL), Pass Transistor Logic (PTL), and domino CMOS. Circuits designed in these noncomplementary ratioed logic families can be highly irregular, with complex diffusion sharing and nontrivial routing. Traditional digital cell layout synthesis tools derived from the highly stylized "functional cell" style break down when confronted with such circuit topologies. These cells require a full-custom, two-dimensional layout style which currently requires skilled manual design. In this work we propose a methodology for the synthesis of such complex noncomplementary digital cell layouts. We describe a new algorithm which permits the concurrent optimization of transistor chain placement and the ordering of the transistors within these diffusion-sharing chains. The primary mechanism for supporting this concurrent optimization is the placement of transistor subchains, diffusion-break-free components of the full transistor chains. When a chain is reordered, transistors may move from one subchain (and therefore one placement component) to another. We will demonstrate how this permits the chain ordering to be optimized for both intra-chain and inter-chain routing. We combine our placement algorithms with third-party routing and compaction tools, and present the results of a series of experiments which compare our technique with a commercial cell synthesis tool. These experiments make use of a new set of benchmark circuits which provide a rich sample of representative examples in several noncomplementary digital logic families.
C1 Magma Design Automat Inc, Cupertino, CA 95014 USA.
   Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA.
C3 University of Michigan System; University of Michigan
RP Magma Design Automat Inc, 2 Results Way, Cupertino, CA 95014 USA.
EM riepe@magma-da.com; karem@eecs.umich.edu
OI Sakallah, Karem/0000-0002-5819-9089
CR ASKAR S, 1999, P ICCAD, P98
   BASARAN B, 1997, THESIS CARNEGIE MELL
   BASARAN B, 1997, CMUCAD9721
   Bernhardt B, 1995, GAAS IC SYMPOSIUM TECHNICAL DIGEST 1995 - 17TH ANNUAL, P18, DOI 10.1109/GAAS.1995.528953
   Blair GM, 1997, IEEE J SOLID-ST CIRC, V32, P1610, DOI 10.1109/4.634673
   BURNS J, 1998, P 1998 S VLSI CIRC, P115
   BURNS J, 1988, IEEE T CAD, V17, P14
   CHOW S, 1992, P 1992 CICC
   COHN J, 1992, THESIS CARNEGIE MELL
   COHN J, 1992, CMUCAD9207
   Cohn J.M., 1994, ANALOG DEVICE LEVEL
   CORMEN T, 1990, INTRO ALGORITHMS, P88
   FRIEDMAN V, 1984, IEEE J SOLID-ST CIRC, V19, P263, DOI 10.1109/JSSC.1984.1052129
   Fukui M., 1995, Proceedings of the ASP-DAC'95/CHDL'95/VLSI'95. Asia and South Pacific Design Automation Conference. IFIP International Conference on Computer Hardware Description Languages and their Applications. IFIP Interntional Conference on Very Large Scale Integration (IEEE Cat. No.95TH8102), P259, DOI 10.1109/ASPDAC.1995.486232
   Gupta A, 1997, DES AUT CON, P452, DOI 10.1145/266021.266198
   HANAWA M, 1996, P 1996 INT SOL STAT, P265
   HELLER L, 1984, P 1984 INT SOL STAT, P17
   HSIEH YC, 1991, IEEE T COMPUT AID D, V10, P994, DOI 10.1109/43.85737
   KLASS F, 1998, P 1998 S VLSI CIR, P109
   KOWALESKI J, 1996, P 1996 INT SOL STAT, P359
   Lefebvre M, 1997, DES AUT CON, P446, DOI 10.1145/266021.266196
   LEFEVBRE M, 1992, P 1992 MCNC INT WORK, V2, P207
   LU F, 1993, IEEE J SOLID-ST CIRC, V28, P123, DOI 10.1109/4.192043
   Makino H, 1996, IEEE J SOLID-ST CIRC, V31, P504, DOI 10.1109/4.499726
   MATSUI M, 1994, IEEE J SOLID-ST CIRC, V29, P1482, DOI 10.1109/4.340421
   Maziasz R. L., 1992, LAYOUT MINIMIZATION
   MONTANERO J, 1996, P 1996 INT SOL STAT, P215
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   PAPADIMITRIOU CH, 1982, COMBINATORIAL OPTIMI, P413
   POIRIER CJ, 1989, IEEE T COMPUT AID D, V8, P744, DOI 10.1109/43.31532
   RIEPE M, 1999, THESIS U MICHIGAN AN
   Riepe M. A., 1999, Proceedings. 1999 International Symposium on Physical Design, P74, DOI 10.1145/299996.300028
   Rogenmoser R, 1996, IEEE J SOLID-ST CIRC, V31, P401, DOI 10.1109/4.494202
   RUTENBAR RA, 1989, IEEE CIRCUITS DEVICE, V5, P19, DOI 10.1109/101.17235
   Saika S, 1997, IEICE T FUND ELECTR, VE80A, P1883
   SECHEN C, 1985, IEEE J SOLID-ST CIRC, V20, P510, DOI 10.1109/JSSC.1985.1052337
   Serdar T., 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), P91, DOI 10.1109/ICCAD.1999.810628
   Shams AM, 1998, PR GR LAK SYMP VLSI, P45, DOI 10.1109/GLSV.1998.665198
   SHIMAZU Y, 1989, P 1996 INT SOL STAT, P45
   SILBERMAN J, 1998, P 1998 INT SOL STATE, P231
   Somasekhar D, 1996, IEEE J SOLID-ST CIRC, V31, P981, DOI 10.1109/4.508212
   STEPHANY R, 1998, P 1998 INT SOL STAT, P239
   STETSON S, 1997, COMMUNICATION
   SUZUKI M, 1993, P 1993 INT SOL STAT, P91
   Tani K., 1991, 1991 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (91CH3026-2), P490, DOI 10.1109/ICCAD.1991.185312
   UEHARA T, 1981, IEEE T COMPUT, V30, P305, DOI 10.1109/TC.1981.1675787
   Vahia D., 1999, Proceedings. 1999 International Symposium on Physical Design, P158, DOI 10.1145/299996.300049
   Wang ZD, 1997, IEEE J SOLID-ST CIRC, V32, P206, DOI 10.1109/4.551912
   XIA HX, 1994, IEEE J SOLID-ST CIRC, V29, P1227, DOI 10.1109/4.315208
   Yano K, 1996, IEEE J SOLID-ST CIRC, V31, P792, DOI 10.1109/4.509865
   [No title captured]
NR 51
TC 10
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2003
VL 8
IS 1
BP 81
EP 107
DI 10.1145/606603.606608
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 645CX
UT WOS:000180959600005
DA 2024-07-18
ER

PT J
AU Esper, K
   Wildermann, S
   Teich, J
AF Esper, Khalil
   Wildermann, Stefan
   Teich, Juergen
TI Automatic Synthesis of FSMs for Enforcing Non-functional Requirements on
   MPSoCs Using Multi-objective Evolutionary Algorithms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Enforcement FSM; runtime requirement enforcement; verification; finite
   state machine; markov chain; evolutionary algorithm; design space
   exploration; genetic algorithm; optimization; probabilistic model
   cheking; PCTL; steady state; MPSoC
ID MANAGEMENT
AB Embedded system applications often require guarantees regarding non-functional properties when executed on a given MPSoC platform. Examples of such requirements include real-time, energy, or safety properties on corresponding programs. One option to implement the enforcement of such requirements is by a reactive control loop, where an enforcer decides based on a system response (feedback) how to control the system, e.g., by adapting the number of cores allocated to a program or by scaling the voltage/frequency mode of involved processors.
   Typically, a violation of a requirement must either never happen in case of strict enforcement, or only happen temporally (in case of so-called loose enforcement). However, it is a challenge to design enforcers for which it is possible to give formal guarantees with respect to requirements, especially in the presence of typically largely varying environmental input (workload) per execution. Technically, an enforcement strategy can be formally modeled by a finite state machine (FSM) and the uncertain environment determining the workload by a discrete-time Markov chain. It has been shown in previous work that this formalization allows the formal verification of temporal properties (verification goals) regarding the fulfillment of requirements for a given enforcement strategy.
   In this article, we consider the so-far-unsolved problem of design space exploration and automatic synthesis of enforcement automata that maximize a number of deterministic and probabilistic verification goals formulated on a given set of non-functional requirements. For the design space exploration (DSE), an approach based on multi-objective evolutionary algorithms is proposed in which enforcement automata are encoded as genes of states and state transition conditions. For each individual, the verification goals are evaluated using probabilistic model checking. At the end, the DSE returns a set of efficient FSMs in terms of probabilities of meeting given requirements. As experimental results, we present three use cases while considering requirements on latency and energy consumption.
C1 [Esper, Khalil; Wildermann, Stefan; Teich, Juergen] Friedrich Alexander Univ Erlangen Nurnberg, Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Esper, K (corresponding author), Friedrich Alexander Univ Erlangen Nurnberg, Erlangen, Germany.
EM khalil.esper@fau.de; stefan.wildermann@fau.de; juergen.teich@fau.de
OI Wildermann, Stefan/0000-0002-4324-2187; Esper,
   Khalil/0000-0002-6376-4337
FU Deutsche Forschungsgemeinschaft (DFG, German Research Foundation)
   [146371743 -TRR 89]
FX This work has been funded by the Deutsche Forschungsgemeinschaft (DFG,
   German Research Foundation) - Project Number 146371743 -TRR 89 Invasive
   Computing.
CR Anantharajaiah Nidhi, 2022, Invasive Computing, DOI [10.25593/ 978- 3- 96147- 571-1, DOI 10.25593/978-3-96147-571-1]
   Baier C, 2000, LECT NOTES COMPUT SC, V1853, P780
   Baier C, 1999, LECT NOTES COMPUT SC, V1664, P146
   Biswas D, 2017, DES AUT TEST EUROPE, P1588, DOI 10.23919/DATE.2017.7927243
   Bloem Roderick, 2015, Tools and Algorithms for the Construction and Analysis of Systems. 21st International Conference, TACAS 2015, held as part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2015. Proceedings: LNCS 9035, P533, DOI 10.1007/978-3-662-46681-0_51
   Bonhoure F, 1994, NUMER LINEAR ALGEBR, V1, P265, DOI 10.1002/nla.1680010305
   BROWNE MC, 1988, THEOR COMPUT SCI, V59, P115, DOI 10.1016/0304-3975(88)90098-9
   Calinescu R, 2011, IEEE T SOFTWARE ENG, V37, P387, DOI 10.1109/TSE.2010.92
   Calinescu R, 2009, PROC INT CONF SOFTW, P100, DOI 10.1109/ICSE.2009.5070512
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Das Abhishek., 2014, Electrical Engineering Congress (iEECON), 2014 International, P1, DOI [DOI 10.7873/DATE.2014.074, DOI 10.7873/DATE.2014.115]
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Deng QY, 2012, INT SYMP MICROARCH, P143, DOI 10.1109/MICRO.2012.22
   Esper K, 2022, 2021 19TH ACM-IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR SYSTEM DESIGN (MEMOCODE), P21, DOI 10.1145/3487212.3487348
   Esper Khalil, 2023, OASIcs, V108, DOI [10.4230/OASIcs.NG-RES.2023.7, DOI 10.4230/OASICS.NG-RES.2023.7]
   Esper Khalil, 2022, 3 WORKSH NEXT GEN RE, V2, P1, DOI [10.4230/OASIcs.NG-RES.2022, DOI 10.4230/OASICS.NG-RES.2022]
   Falcone Y, 2011, FORM METHOD SYST DES, V38, P223, DOI 10.1007/s10703-011-0114-4
   Gerasimou S, 2018, AUTOMAT SOFTW ENG, V25, P785, DOI 10.1007/s10515-018-0235-8
   Gerasimou S, 2015, IEEE INT CONF AUTOM, P319, DOI 10.1109/ASE.2015.22
   Hansson H., 1994, Formal Aspects of Computing, V6, P512, DOI 10.1007/BF01211866
   Imes C, 2015, 21ST IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2015), P75, DOI 10.1109/RTAS.2015.7108419
   Iqbal SMZ, 2010, IEEE COMP ARCHIT L, V9, P45, DOI 10.1109/L-CA.2010.14
   Jiang ZH, 2012, LECT NOTES COMPUT SC, V7214, P188, DOI 10.1007/978-3-642-28756-5_14
   Johnson CG, 2007, LECT NOTES COMPUT SC, V4445, P114
   Kim DHK, 2015, 2015 IEEE 3RD INTERNATIONAL CONFERENCE ON CYBER-PHYSICAL SYSTEMS, NETWORKS, AND APPLICATIONS CPSNA 2015, P78, DOI 10.1109/CPSNA.2015.23
   Kwiatkowska Marta, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P585, DOI 10.1007/978-3-642-22110-1_47
   Kwiatkowska M, 2007, LECT NOTES COMPUT SC, V4486, P220
   Lefticaru R, 2009, PROCEEDINGS OF THE 2009 FOURTH BALKAN CONFERENCE IN INFORMATICS, P79, DOI 10.1109/BCI.2009.15
   Liao Yiyi, 2021, arXiv
   Ligatti J, 2009, ACM T INFORM SYST SE, V12, DOI 10.1145/1455526.1455532
   Lowe, 1999, P INT C COMP VIS, P1150, DOI DOI 10.1109/ICCV.1999.790410
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Mandal SK, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3386359
   Mandal SK, 2019, IEEE T VLSI SYST, V27, P2842, DOI 10.1109/TVLSI.2019.2926106
   Mirka M, 2020, 2020 9TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), DOI 10.1109/mocast49295.2020.9200292
   Mukherjee A, 2018, IEEE T COMPUT AID D, V37, P2416, DOI 10.1109/TCAD.2018.2857323
   Muthukaruppan TS, 2013, DES AUT CON
   Petrucci V, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2566618
   Pinisetty S, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126500
   Roloff S, 2019, COMPUT ARCHIT DES ME, P1, DOI 10.1007/978-981-13-8387-8
   Schneider F. B., 2000, ACM Transactions on Information and Systems Security, V3, P30, DOI 10.1145/353323.353382
   Teich J, 2020, ASIA S PACIF DES AUT, P629, DOI 10.1109/ASP-DAC47756.2020.9045536
   Teich J, 2016, 2016 IEEE 10TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC), P313, DOI 10.1109/MCSoC.2016.30
   Teich J, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P241, DOI 10.1007/978-1-4419-6460-1_11
   Teich Jurgen, 2021, A Journey of Embedded and Cyber-Physical Systems, P125
   Tsarev Fedor, 2011, P 13 ANN C COMP GEN, P759, DOI DOI 10.1145/2001858
   Zhou JL, 2019, IEEE T COMPUT AID D, V38, P2215, DOI 10.1109/TCAD.2018.2883993
NR 47
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2023
VL 28
IS 6
AR 98
DI 10.1145/3617832
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA X6LH1
UT WOS:001099539600011
DA 2024-07-18
ER

PT J
AU Du, YJ
   Huang, SY
   Zhou, Y
   Li, Q
AF Du, Yajuan
   Huang, Siyi
   Zhou, Yao
   Li, Qiao
TI Towards LDPC Read Performance of 3D Flash Memories with Layer-induced
   Error Characteristics
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE 3D flash memories; read performance; Low-Density Parity-Check codes;
   layer RBERs variation
ID MIN-SUM ALGORITHM; CODES; OPTIMIZATION
AB 3D flash memories have been widely developed to further increase the storage capacity of SSDs by vertically stacking multiple layers. However, this special physical structure brings new error characteristics. Existing studies have discovered that there exist significant Raw Bit Error Rate (RBER) variations among different layers and RBER similarity inside the same layer due to the manufacturing process. These error characteristics would introduce a new data reliability issue. Currently, Low-Density Parity-Check (LDPC) code has been widely used to ensure the data reliability of flashmemories. It can provide stronger error correction capability for high RBERs by trading with longer read latency. Traditional LDPC codes designed for planar flash memories do not consider the layer RBER characteristics of 3D flash memories, which may induce sub-optimal read performance.
   This article first investigates the effect of RBER characteristics of 3D flash memories on read performance and then obtains two observations. On one hand, we observe that LDPC read latencies are largely diverse in different flash layers and increase in diverse speeds along with data retention. This phenomenon is caused by the inter-layer RBER variation. On the other hand, we also compare RBERs between different pages of the same flash layer and observe that read latencies with LDPC codes are quite similar, which is caused by the intra-layer RBER similarity. Then, by exploiting these two observation results, this article proposes a Multi-Granularity LDPC (MG-LDPC) read method to adapt read latency increase characteristics across 3D flash layers. In detail, we design five LDPC decoding engines with varied read level increase granularity (higher level induces higher latency) and assign these engines to each layer dynamically according to prior information, or in a fixed way. A series of experimental results demonstrate that the fixed and dynamic MG-LDPC methods can reduce SSD read response time by 21% and 51% on average, respectively.
C1 [Du, Yajuan; Huang, Siyi; Zhou, Yao] Wuhan Univ Technol, 21 Gongda Rd, Wuhan, Hubei, Peoples R China.
   [Li, Qiao] Xiamen Univ, 422 South Siming Rd, Xiamen, Peoples R China.
C3 Wuhan University of Technology; Xiamen University
RP Li, Q (corresponding author), Xiamen Univ, 422 South Siming Rd, Xiamen, Peoples R China.
EM dyj@whut.edu.cn; huangsiyi@whut.edu.cn; zhouyao@whut.edu.cn;
   qiaoli045@gmail.com
OI Li, Qiao/0000-0002-4579-4268; Huang, Siyi/0000-0001-7551-9606
FU Shenzhen Fundamental Research Program [JCYJ20210324122406017]; National
   Natural Science Foundation of China [62202396]
FX This research was funded by the Shenzhen Fundamental Research Program
   under Grant No. JCYJ20210324122406017 and partially supported by the
   National Natural Science Foundation of China (Grant No. 62202396).
CR Agrawal Nitin, 2008, P USENIX ANN TECHN C, P57
   [Anonymous], OPEN NAND FLASH SPEC
   [Anonymous], 2007, Umass trace repository
   [Anonymous], 2016, 2016 32 S ONMASS STO
   Bucy J.S., 2008, DISKSIM SIMULATION E
   Cai Y, 2018, Arxiv, DOI arXiv:1805.03283
   Cai Y, 2017, P IEEE, V105, P1666, DOI 10.1109/JPROC.2017.2713127
   Chen Shuo Han, 2017, DAC, P83
   Chou HF, 2018, IEEE COMMUN LETT, V22, P1976, DOI 10.1109/LCOMM.2018.2863363
   Cui JH, 2023, IEEE T COMPUT AID D, V42, P768, DOI 10.1109/TCAD.2022.3191256
   Di Y., 2019, P 20 ACM SIGPLAN SIG, P45, DOI DOI 10.1145/3316482.3326359
   Dong GQ, 2013, IEEE T CIRCUITS-I, V60, P2412, DOI 10.1109/TCSI.2013.2244361
   Dong GQ, 2011, IEEE T CIRCUITS-I, V58, P429, DOI 10.1109/TCSI.2010.2071990
   Du Y., 2017, P 33 INT C MASS STOR, P1
   FORNEY GD, 1965, IEEE T INFORM THEORY, V11, P549, DOI 10.1109/TIT.1965.1053825
   Fossorier MPC, 1999, IEEE T COMMUN, V47, P673, DOI 10.1109/26.768759
   Hu JT, 2015, IEEE T VLSI SYST, V23, P654, DOI 10.1109/TVLSI.2014.2321571
   Jang J, 2009, 2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P192
   Jia MH, 2022, IEEE T COMPUT AID D, V41, P4797, DOI 10.1109/TCAD.2021.3134900
   Jiang M, 2006, IEEE COMMUN LETT, V10, P483, DOI 10.1109/LCOMM.2006.06025
   Kang D, 2019, ISSCC DIG TECH PAP I, V62, P216, DOI 10.1109/ISSCC.2019.8662493
   Kim C, 2018, IEEE J SOLID-ST CIRC, V53, P124, DOI 10.1109/JSSC.2017.2731813
   Kim J, 2012, EURASIP J ADV SIG PR, P1, DOI 10.1186/1687-6180-2012-195
   Lee S, 2018, ISSCC DIG TECH PAP I, P340, DOI 10.1109/ISSCC.2018.8310323
   Li H, 2017, 2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), P102
   Li Q, 2020, IEEE T COMPUT, V69, P475, DOI 10.1109/TC.2019.2959318
   Li Q, 2017, ASIA S PACIF DES AUT, P560, DOI 10.1109/ASPDAC.2017.7858383
   Liu R.-S., 2014, 2014 51 ACMEDACIEEE, P1
   Liu WH, 2022, DES AUT TEST EUROPE, P56, DOI 10.23919/DATE54114.2022.9774514
   Longyu Ma, 2019, 2019 IEEE 8th Global Conference on Consumer Electronics (GCCE), P897, DOI 10.1109/GCCE46687.2019.9015393
   Luo YX, 2018, P ACM MEAS ANAL COMP, V2, DOI [10.1145/3224432, 10.1145/3292040.3219659]
   MacKay DJC, 1999, IEEE T INFORM THEORY, V45, P399, DOI 10.1109/18.748992
   Marelli A, 2016, 3D FLASH MEMORIES, P281, DOI 10.1007/978-94-017-7512-0_10
   Micheloni R, 2016, 3D FLASH MEMORIES, P1, DOI 10.1007/978-94-017-7512-0
   Micheloni R, 2017, COMPUTERS, V6, DOI 10.3390/computers6030027
   Mohan V, 2013, IEEE T COMPUT AID D, V32, P1031, DOI 10.1109/TCAD.2013.2249557
   MSR, 2009, MSR CAMBR TRAC
   Papandreou N., 2019, INT RELIAB PHY SYM, P1
   Petrovic VL, 2020, IEEE T CIRCUITS-I, V67, P5454, DOI 10.1109/TCSI.2020.3018048
   Shao W, 2018, IEEE T CIRCUITS-II, V65, P1014, DOI 10.1109/TCSII.2017.2783438
   Shi L, 2016, IEEE T COMPUT AID D, V35, P58, DOI 10.1109/TCAD.2015.2453369
   Shi L, 2014, IEEE T COMPUT AID D, V33, P343, DOI 10.1109/TCAD.2013.2288691
   Shim Y, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P211, DOI 10.1145/3352460.3358311
   Siau C, 2019, ISSCC DIG TECH PAP I, V62, P218, DOI 10.1109/ISSCC.2019.8662445
   Silvagni A, 2017, COMPUTERS, V6, DOI 10.3390/computers6040028
   Sun HB, 2016, IEEE T VLSI SYST, V24, P2654, DOI 10.1109/TVLSI.2016.2535224
   Suzuki S, 2018, INT RELIAB PHY SYM
   Taranalli V., 2017, Error characterization, channel modeling and coding for flash memories
   Wang JD, 2014, IEEE J SEL AREA COMM, V32, P880, DOI 10.1109/JSAC.2014.140508
   Wang Y, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126554
   Wei DB, 2018, MICROPROCESS MICROSY, V60, P65, DOI 10.1016/j.micpro.2018.04.001
   Wu F, 2018, PR IEEE COMP DESIGN, P51, DOI 10.1109/ICCD.2018.00018
   Xie MM, 2016, 2016 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), DOI 10.1145/2968456.2968477
   Ye M., 2022, CCF T HIGH PERFORM C, V2022, P1
   Yu T., 2022, IEEE T DEPENDABLE SE, P1
   Zhang M, 2019, IEEE T COMPUT AID D, V38, P2312, DOI 10.1109/TCAD.2018.2878132
   Zhao JG, 2005, IEEE T COMMUN, V53, P549, DOI 10.1109/TCOMM.2004.836563
   Zhao K., 2013, P 11 USENIX C FILE S, P243
   Zuolo L, 2019, IEEE T EMERG TOP COM, V7, P507, DOI 10.1109/TETC.2017.2688079
NR 59
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 44
DI 10.1145/3585075
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800015
OA hybrid
DA 2024-07-18
ER

PT J
AU Xing, WW
   Jin, X
   Feng, T
   Niu, D
   Zhao, WS
   Jin, Z
AF Xing, Wei W.
   Jin, Xiang
   Feng, Tian
   Niu, Dan
   Zhao, Weisheng
   Jin, Zhou
TI BoA-PTA: A Bayesian Optimization Accelerated PTA Solver for SPICE
   Simulation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Bayesian optimization; Gaussian process; deep learning; SPICE; PTA;
   CEPTA; circuit simulation
ID DC OPERATING POINTS; HOMOTOPY METHOD; EFFICIENT; ALGORITHM;
   IMPLEMENTATION; CIRCUITS
AB One of the greatest challenges in integrated circuit design is the repeated executions of computationally expensive SPICE simulations, particularly when highly complex chip testing/verification is involved. Recently, pseudo-transient analysis (PTA) has shown to be one of the most promising continuation SPICE solvers. However, the PTA efficiency is highly influenced by the inserted pseudo-parameters. In this work, we proposed BoA-PTA, a Bayesian optimization accelerated PTA that can substantially accelerate simulations and improve convergence performance without introducing extra errors. Furthermore, our method does not require any pre-computation data or offline training. The acceleration framework can either speed up ongoing, repeated simulations (e.g., Monte-Carlo simulations) immediately or improve new simulations of completely different circuits. BoA-PTA is equipped with cutting-edge machine learning techniques, such as deep learning, Gaussian process, Bayesian optimization, non-stationary monotonic transformation, and variational inference via reparameterization. We assess BoA-PTA in 43 benchmark circuits and real industrial circuits against other SOTA methods and demonstrate an average of 1.5x (maximum 3.5x) for the benchmark circuits and up to 250x speedup for the industrial circuit designs over the original CEPTA without sacrificing any accuracy.
C1 [Xing, Wei W.; Jin, Xiang; Zhao, Weisheng] Beihang Univ, Sch Integrated Circuit Sci & Engn, 37 Xueyuan Rd, Beijing, Peoples R China.
   [Feng, Tian; Jin, Zhou] China Univ Petr, Beijing, Peoples R China.
   [Niu, Dan] Southeast Univ, Sch Automat, Nanjing, Peoples R China.
   [Feng, Tian; Jin, Zhou] Univ Petr Beijing, Dept Comp Sci & Technol, 18 Changping Restrict Fuxue Rd, Beijing, Peoples R China.
   [Xing, Wei W.] Beihang Hangzhou Innovat Inst Yuhang, Hangzhou 310023, Peoples R China.
C3 Beihang University; China University of Petroleum; Southeast University
   - China
RP Jin, Z (corresponding author), China Univ Petr, Beijing, Peoples R China.; Jin, Z (corresponding author), Univ Petr Beijing, Dept Comp Sci & Technol, 18 Changping Restrict Fuxue Rd, Beijing, Peoples R China.
EM wxing@buaa.edu.cn; zy2141113@buaa.edu.cn; fengtian@student.cup.edu.cn;
   danniu1@163.com; wszhao@buaa.edu.cn
RI JIN, Zhou/GQZ-7034-2022; ZHAO, Weisheng/B-5418-2011
OI JIN, Zhou/0000-0002-0632-9494; feng, tian/0000-0001-5180-6002; XING,
   WEI/0000-0002-3177-8478
FU Zhongguancun open laboratory concept verification project [20210421085];
   National Natural Science Foundation of China [11804016, 62006011];
   Natural Science Foundation of Jiangsu Province of China [BK20202006];
   Science Foundation of China University of Petroleum [2462020YXZZ024]
FX This work was supported in part by the Zhongguancun open laboratory
   concept verification project (20210421085), the National Natural Science
   Foundation of China (11804016 and 62006011), the Natural Science
   Foundation of Jiangsu Province of China (BK20202006), and the Science
   Foundation of China University of Petroleum (2462020YXZZ024).
CR Adams R., 2008, Proceedings of the 25th International Conference on Machine Learn- ing, P1
   Akbari M, 2018, IEEE T VLSI SYST, V26, P1812, DOI 10.1109/TVLSI.2018.2830749
   Barby J. A., 1993, Proceedings Sixth Annual IEEE International ASIC Conference and Exhibit, P531, DOI 10.1109/ASIC.1993.410775
   Bishop Christopher M., 2006, Pattern Recognition and Machine Learning, V4
   Bornn L, 2012, J AM STAT ASSOC, V107, P281, DOI 10.1080/01621459.2011.646919
   Boyd S., 2004, CONVEX OPTIMIZATION
   Brochu E, 2010, Arxiv, DOI arXiv:1012.2599
   Chen Xiaoming, 2017, Parallel Sparse Direct Solver for Integrated Circuit Simulation
   Udave DEC, 2012, INT J ELECTRON TELEC, V58, P285, DOI 10.2478/v10177-012-0040-4
   Gunther M, 1995, MATH COMPUT SIMULAT, V39, P573, DOI 10.1016/0378-4754(95)00120-0
   Hernández-Lobato JM, 2014, ADV NEUR IN, V27
   Huang GY, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3451179
   Hutter Frank, 2011, Learning and Intelligent Optimization. 5th International Conference, LION 5. Selected Papers, P507, DOI 10.1007/978-3-642-25566-3_40
   Jin Z, 2015, IEICE NONLINEAR THEO, V6, P499
   Jones DR, 1998, J GLOBAL OPTIM, V13, P455, DOI 10.1023/A:1008306431147
   Kaelbling LP, 1996, J ARTIF INTELL RES, V4, P237, DOI 10.1613/jair.301
   Kennedy MC, 2001, J R STAT SOC B, V63, P425, DOI 10.1111/1467-9868.00294
   Kingma D. P., 2014, arXiv
   Laung-TerngWang Yao-Wen, 2009, ELECT DESIGN AUTOMAT
   LeCun Y, 2015, NATURE, V521, P436, DOI 10.1038/nature14539
   Liu B, 2010, DES AUT TEST EUROPE, P1106
   Lyu WL, 2018, PR MACH LEARN RES, V80
   Ma YZ, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317838
   Mockus J., 2012, Bayesian approach to global optimization: Theory and applications, V37
   Negel L. W., 1975, COMPUTER PROGRAM SIM
   Paul BC, 2002, INT TEST CONF P, P384, DOI 10.1109/TEST.2002.1041782
   Rasmussen CE, 2005, ADAPT COMPUT MACH LE, P1
   Ren HX, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218515
   Rezvani MA, 2017, CHEM ENG J, V312, P243, DOI 10.1016/j.cej.2016.11.137
   Roychowdhury J, 2006, IEEE T COMPUT AID D, V25, P66, DOI 10.1109/TCAD.2005.852461
   Scott W, 2011, SIAM J OPTIMIZ, V21, P996, DOI 10.1137/100801275
   Shahriari B, 2016, P IEEE, V104, P148, DOI 10.1109/JPROC.2015.2494218
   Snoek J., 2012, Advances in Neural Information Processing Systems, V25, DOI DOI 10.48550/ARXIV.1206.2944
   Snoek J, 2014, PR MACH LEARN RES, V32, P1674
   Srinivas Niranjan, 2010, ICML, V27, P1015, DOI DOI 10.1109/TIT.2011.2182033
   ter Maten E. J. W., 2012, PROC INT C SCI COMPU, P39
   Titsias, 2009, ARTIFICIAL INTELLIGE, P567
   Trajkovic L, 2012, IEICE NONLINEAR THEO, V3, P287
   Ushida A, 2002, IEEE T COMPUT AID D, V21, P337, DOI 10.1109/43.986427
   Wang Z, 2017, PR MACH LEARN RES, V70
   Wilson AG, 2016, JMLR WORKSH CONF PRO, V51, P370
   Wu X, 2014, IEICE NONLINEAR THEO, V5, P512, DOI 10.1587/nolta.5.512
   Xing WW, 2016, J COMPUT PHYS, V326, P666, DOI 10.1016/j.jcp.2016.07.040
   Yamamura K, 1999, IEEE T CIRCUITS-I, V46, P654, DOI 10.1109/81.768822
   Yamamura K, 2006, ASIA S PACIF DES AUT, P408, DOI 10.1109/ASPDAC.2006.1594717
   Yilmaz E, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6, P286, DOI 10.1109/ISCAS.1999.780151
   Yu H, 2007, IEICE T FUND ELECTR, VE90A, P2124, DOI 10.1093/ietfec/e90-a.10.2124
   Zhang SH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317765
   Zhang SH, 2019, DES AUT TEST EUROPE, P1463, DOI [10.23919/DATE.2019.8714788, 10.23919/date.2019.8714788]
   Zhang Shuhan, 2020, P 2020 57 ACM IEEE D, P1
   Zhu CY, 1997, ACM T MATH SOFTWARE, V23, P550, DOI 10.1145/279232.279236
NR 51
TC 1
Z9 1
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 27
DI 10.1145/3555805
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900008
DA 2024-07-18
ER

PT J
AU Last, F
   Haeberlein, M
   Schlichtmann, U
AF Last, Felix
   Haeberlein, Max
   Schlichtmann, Ulf
TI Predicting Memory Compiler Performance Outputs Using Feed-forward Neural
   Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electronic design automation; memory compiler; PPA optimization; neural
   networks; machine learning; supervised learning
ID GRADIENT
AB Typical semiconductor chips include thousands of mostly small memories. As memories contribute an estimated 25% to 40% to the overall power, performance, and area (PPA) of a product, memories must be designed carefully to meet the system's requirements. Memory arrays are highly uniform and can be described by approximately 10 parameters depending mostly on the complexity of the periphery. Thus, to improve PPA utilization, memories are typically generated by memory compilers. A key task in the design flow of a chip is to find optimal memory compiler parametrizations that, on the one hand, fulfill system requirements while, on the other hand, they optimize PPA. Although most compiler vendors also provide optimizers for this task, these are often slow or inaccurate. To enable efficient optimization in spite of long compiler runtimes, we propose training fully connected feed-forward neural networks to predict PPA outputs given a memory compiler parametrization. Using an exhaustive search-based optimizer framework that obtains neural network predictions, PPA-optimal parametrizations are found within seconds after chip designers have specified their requirements. Average model prediction errors of less than 3%, a decision reliability of over 99%, and productive usage of the optimizer for successful, large volume chip design projects illustrate the effectiveness of the approach.
C1 [Last, Felix; Schlichtmann, Ulf] Tech Univ Munich TUM, Dept Elect & Comp Engn, Chair Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
   [Last, Felix; Haeberlein, Max] Intel Deutschland GmbH, Campeon 10, D-85579 Neubiberg, Germany.
C3 Technical University of Munich; Intel Corporation
RP Last, F (corresponding author), Tech Univ Munich TUM, Dept Elect & Comp Engn, Chair Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
EM mail@felixlast.de; max.haeberlein@intel.com; ulf.schlichlmann@tum.de
RI ; Schlichtmann, Ulf/C-9036-2019
OI Last, Felix/0000-0003-4852-4500; Schlichtmann, Ulf/0000-0003-4431-7619
CR [Anonymous], 1908, BIOMETRIKA, V6, P1
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Caruana R, 2001, ADV NEUR IN, V13, P402
   Domhan T, 2015, PROCEEDINGS OF THE TWENTY-FOURTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE (IJCAI), P3460
   Erickson BJ, 2017, J DIGIT IMAGING, V30, P400, DOI 10.1007/s10278-017-9965-6
   Freund Y, 1997, J COMPUT SYST SCI, V55, P119, DOI 10.1006/jcss.1997.1504
   Friedman JH, 2001, ANN STAT, V29, P1189, DOI 10.1214/aos/1013203451
   Friedman S, 2001, IND REL RES, P1, DOI 10.1097/00054725-200102000-00001
   Guthaus MR, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980098
   Kingma D. P., 2014, arXiv
   Kotsiantis SB, 2006, PROC WRLD ACAD SCI E, V12, P278
   Morley SK, 2018, SPACE WEATHER, V16, P69, DOI 10.1002/2017SW001669
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   SHAPIRO SS, 1965, BIOMETRIKA, V52, P591, DOI 10.1093/biomet/52.3-4.591
   TERRELL GR, 1992, ANN STAT, V20, P1236, DOI 10.1214/aos/1176348768
   Tofallis Chris, 2014, 2635088 SSRN
   Wang MS, 2018, IEEE T COMPUT AID D, V37, P1929, DOI 10.1109/TCAD.2017.2778061
   Weste Neil H. E., 2015, CMOS VLSI DESIGN CIR
   Yao J, 2015, IEEE T VLSI SYST, V23, P1245, DOI 10.1109/TVLSI.2014.2336851
NR 19
TC 6
Z9 6
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 39
DI 10.1145/3385262
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Jana, RL
   Dey, S
   Dasgupta, P
AF Jana, Rajib Lochan
   Dey, Soumyajit
   Dasgupta, Pallab
TI A Hierarchical HVAC Control Scheme for Energy-aware Smart Building
   Automation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Smart buildings; energy-aware HVAC control; economicmodel predictive
   control; CAD for green building energy automation
ID DEMAND RESPONSE; PREDICTIVE CONTROL; MANAGEMENT; MODEL; STRATEGIES;
   SIMULATION
AB Heating ventilation and air conditioning (HVAC) systems usually account for the highest percentage of overall energy usage in large-sized smart building infrastructures. The performance of HVAC control systems for large buildings strongly depend on the outside environment, building architecture, and (thermal) zone usage pattern of the building. In large buildings, HVAC system with multiple air handling units (AHUs) is required to fulfill the cooling/heating requirements.
   In the present work, we propose an energy-aware building resource allocation and economic model predictive control (eMPC) framework for multi-AHU-based HVAC system. The energy consumption of a multi-AHU-based HVAC system significantly depends on how long the AHUs are running, which again is governed by the zone usage demands. Our approach comprises a two-step hierarchical technique where we first minimize the running time of AHUs by suitably allocating building resources (thermal zones) to usage demands for zones. Next, we formulate a finite receding horizon control problem for trading off energy consumption against thermal comfort during HVAC operations. Given a high-level building specification and usage demand, our computer-aided design framework generates building thermal models, allocates usage demands, formulates the control scheme, and simulates it to generate power consumption statistics for the given building with usage demands. We believe that the proposed framework will help in early analysis during the design phase of energy-aware building architecture and HVAC control. The framework can also be useful from a building operator point of view for energy-aware HVAC control as well as for satisfying smart grid demand-response events by HVAC system peak power reduction through automated control actions.
C1 [Jana, Rajib Lochan; Dey, Soumyajit; Dasgupta, Pallab] Indian Inst Technol, Comp Sci & Engn Dept, Kharagpur, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Jana, RL (corresponding author), Indian Inst Technol, Comp Sci & Engn Dept, Kharagpur, W Bengal, India.
EM jlrajib.cse@gmail.com; soumya@cse.iitkgp.ernet.in;
   pallab@cse.iitkgp.ernet.in
FU Imprint India [6158]
FX The authors acknowledge generous support from Imprint India Project No.
   6158, titled "A Software Tool for the Planning and Design of Smart Micro
   Power Grids."
CR Agarwal Yuvraj, 2011, Proceedings 2011 10th International Conference on Information Processing in Sensor Networks (IPSN 2010), P246
   Althaher S, 2015, IEEE T SMART GRID, V6, P1874, DOI 10.1109/TSG.2014.2388357
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   Ardakanian O, 2016, BUILDSYS'16: PROCEEDINGS OF THE 3RD ACM CONFERENCE ON SYSTEMS FOR ENERGY-EFFCIENT BUILT ENVIRONMENTS, P21, DOI 10.1145/2993422.2993574
   ASHRAE, 2018, 55 ASHRAE
   Behrmann G., 2001, Hybrid Systems: Computation and Control. 4th International Workshop, HSCC 2001. Proceedings (Lecture Notes in Computer Science Vol.2034), P147
   Brooks J, 2014, P AMER CONTR CONF, P424, DOI 10.1109/ACC.2014.6859151
   Cao K, 2019, IEEE T COMPUT AID D, V38, P1799, DOI 10.1109/TCAD.2018.2873239
   Deng RL, 2015, IEEE T IND INFORM, V11, P570, DOI 10.1109/TII.2015.2414719
   Dounis AI, 2009, RENEW SUST ENERG REV, V13, P1246, DOI 10.1016/j.rser.2008.09.015
   EnergyPlus, 2018, BUILD EN SIM PROGR
   Erickson V. L., 2011, Proceedings 2011 10th International Conference on Information Processing in Sensor Networks (IPSN 2010), P258
   Erickson VL, 2013, 2013 ACM/IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS (IPSN), P203, DOI 10.1109/IPSN.2013.6917563
   Escrivá-Escrivá G, 2010, ENERG BUILDINGS, V42, P2258, DOI 10.1016/j.enbuild.2010.07.023
   Factsheet, 2013, HVAC ENERGY BREAKDOW
   Fasiuddin M, 2011, ENERG BUILDINGS, V43, P3457, DOI 10.1016/j.enbuild.2011.09.004
   Fernandes F, 2014, ENERG BUILDINGS, V82, P592, DOI 10.1016/j.enbuild.2014.07.067
   Forouzandehmehr N, 2015, IEEE T SMART GRID, V6, P291, DOI 10.1109/TSG.2014.2357346
   gbXML, 2018, GREEN BUILD XML SCHE
   GitHub, 2018, MOD BUILD LIB
   Gorecki TT, 2015, IEEE INTL CONF CONTR, P1522, DOI 10.1109/CCA.2015.7320826
   Goyal S, 2012, ENERG BUILDINGS, V47, P332, DOI 10.1016/j.enbuild.2011.12.005
   Haghighi Mehdi Maasoumy, 2011, THESIS
   Huang HT, 2017, IEEE T COMPUT AID D, V36, P573, DOI 10.1109/TCAD.2016.2571847
   Iyengar S, 2019, ACM TRANS CYBER-PHYS, V3, DOI 10.1145/3226031
   Jain A, 2018, ACM TRANS CYBER-PHYS, V2, DOI 10.1145/3127023
   Jana Rajib Lochan, 2019, USE CASE SAMPLE FILE
   Ji YC, 2019, ENERG BUILDINGS, V191, P224, DOI 10.1016/j.enbuild.2019.03.001
   Jindal A, 2018, IEEE T IND INFORM, V14, P5074, DOI 10.1109/TII.2018.2802454
   Karmakar G, 2018, E-ENERGY'18: PROCEEDINGS OF THE 9TH ACM INTERNATIONAL CONFERENCE ON FUTURE ENERGY SYSTEMS, P477, DOI 10.1145/3208903.3212068
   Kelman A., 2011, IFAC Proc., V44, P9869
   Kircher KJ, 2016, P AMER CONTR CONF, P1472, DOI 10.1109/ACC.2016.7525124
   Lim B, 2016, LECT NOTES COMPUT SC, V9892, P683, DOI 10.1007/978-3-319-44953-1_43
   Lim B, 2015, AAAI CONF ARTIF INTE, P679
   Phan L, 2014, ENERG BUILDINGS, V77, P364, DOI 10.1016/j.enbuild.2014.03.060
   Long YS, 2016, P AMER CONTR CONF, P2385, DOI 10.1109/ACC.2016.7525274
   Ma YD, 2012, IEEE CONTR SYST MAG, V32, P44, DOI 10.1109/MCS.2011.2172532
   Modelica, 2018, MOD LANG
   Murphy J, 2009, ASHRAE J, V51, P42
   Oldewurtel F, 2012, ENERG BUILDINGS, V45, P15, DOI 10.1016/j.enbuild.2011.09.022
   OpenModelica, 2018, MOD BAS MOD SIM ENV
   OpenStudio, 2018, SOFTW TOOLS
   Palensky P, 2011, IEEE T IND INFORM, V7, P381, DOI 10.1109/TII.2011.2158841
   Radhakrishnan N, 2016, APPL ENERG, V173, P67, DOI 10.1016/j.apenergy.2016.04.023
   Salimi S, 2019, ENERG BUILDINGS, V182, P214, DOI 10.1016/j.enbuild.2018.10.007
   Salsbury T, 2013, COMPUT CHEM ENG, V51, P77, DOI 10.1016/j.compchemeng.2012.08.003
   Siano P, 2014, RENEW SUST ENERG REV, V30, P461, DOI 10.1016/j.rser.2013.10.022
   Soudbakhsh D, 2013, P AMER CONTR CONF, P1715
   Sturzenegger D, 2014, P AMER CONTR CONF, P1063, DOI 10.1109/ACC.2014.6858967
   U.S. Department of Energy (DOE), 2018, COMM REF BUILD
   UPPAAL CORA, 2014, UPPAAL PLANN SCHED
   Vakiloroaya V, 2014, ENERG CONVERS MANAGE, V77, P738, DOI 10.1016/j.enconman.2013.10.023
   Wang F, 2018, IEEE T IND APPL, V54, P1017, DOI 10.1109/TIA.2017.2781639
   WHO, 2013, Preconception Care: Maximizing the Gains for Maternal and Child Health, P1, DOI [10.1145/2517351.2517370, DOI 10.1145/2517351.2517370]
   Zhang D, 2016, IEEE T SMART GRID, V7, P1790, DOI 10.1109/TSG.2016.2552169
NR 55
TC 8
Z9 8
U1 2
U2 27
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2020
VL 25
IS 4
AR 31
DI 10.1145/3393666
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TX
UT WOS:000583681800002
DA 2024-07-18
ER

PT J
AU Yang, YJ
   Chen, Z
   Liu, Y
   Ho, TY
   Jin, Y
   Zhou, PQ
AF Yang, Yajun
   Chen, Zhang
   Liu, Yuan
   Ho, Tsung-Yi
   Jin, Yier
   Zhou, Pingqiang
TI How Secure Is Split Manufacturing in Preventing Hardware Trojan?
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Split manufacturing; hardware trojan; proximity-based attak; simulated
   annealing attack
AB With the trend of outsourcing fabrication, split manufacturing is regarded as a promising way to both acquire the high-end nodes in untrusted external foundries and protect the design from potential attackers. However, in this article, we show that split manufacturing is not inherently secure, that a hardware Trojan attacker can still recover necessary information with a proximity-based or a simulated-annealing-based mapping approach together with a probability-based or net-based pruning method at the placement level. We further propose a defense approach by moving the insecure gates away from their easily attacked candidate locations. Results on benchmark circuits show the effectiveness of our proposed methods.
C1 [Yang, Yajun; Chen, Zhang; Liu, Yuan; Zhou, Pingqiang] ShanghaiTech Univ, Shanghai, Peoples R China.
   [Ho, Tsung-Yi] Natl Tsinghua Univ, Hsinchu, Taiwan.
   [Jin, Yier] Univ Florida, Orlando, FL USA.
C3 ShanghaiTech University; National Tsing Hua University; State University
   System of Florida; University of Florida
RP Yang, YJ (corresponding author), ShanghaiTech Univ, Shanghai, Peoples R China.
EM yangyj@shanghaitech.edu.cn; chenzhang@shanghaitech.edu.cn;
   liuyuan1@shanghaitech.edu.cn; tyho@cs.nthu.edu.tw; yier.jin@ece.ufl.edu;
   zhoupq@shanghaitech.edu.cn
RI Ho, Tsung-Yi/ABF-9929-2021
OI Ho, Tsung-Yi/0000-0001-7348-5625; Jin, Yier/0000-0002-8791-0597
CR [Anonymous], 2011, TRUST INT CIRC PROGR
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chatterjee Abhijit, 1991, P 27 ACM IEEE DES AU, P36
   Chen L, 2016, ADV NONLINEAR STUD, V16, P1, DOI 10.1515/ans-2015-5005
   Chen XM, 2017, IEEE T COMPUT AID D, V36, P1633, DOI 10.1109/TCAD.2016.2638442
   Cozzie A., 2008, P USENIX C, P51
   Francq J, 2015, DES AUT TEST EUROPE, P770
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   He JJ, 2017, IEEE T VLSI SYST, V25, P2939, DOI 10.1109/TVLSI.2017.2727985
   Huang AH, 2012, INT C MANAGE SCI ENG, P83, DOI 10.1109/ICMSE.2012.6414165
   Imeson F., 2013, P USENIX SEC S, P495
   Jagasivamani M, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P7, DOI 10.1109/HST.2014.6855560
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Jin YE, 2015, ELECTRONICS-SWITZ, V4, P763, DOI 10.3390/electronics4040763
   Li H, 2015, INT C COMP AID DES C, P173, DOI 10.1109/CADGRAPHICS.2015.41
   Magaña J, 2017, IEEE T VLSI SYST, V25, P3406, DOI 10.1109/TVLSI.2017.2748018
   Oklahoma State University, 2015, SYST CHIP SOC DES FL
   Rajendran J, 2010, IEEE INT SYMP CIRC S, P1871, DOI 10.1109/ISCAS.2010.5537869
   Rajendran J, 2013, DES AUT TEST EUROPE, P1259
   Rostami M, 2013, ICCAD-IEEE ACM INT, P819, DOI 10.1109/ICCAD.2013.6691207
   Roy JA, 2010, COMPUTER, V43, P30, DOI 10.1109/MC.2010.284
   Sechen C., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P73, DOI 10.1109/DAC.1988.14737
   Torrance R, 2007, IEEE CUST INTEGR CIR, P429, DOI 10.1109/CICC.2007.4405767
   Torrance R, 2011, DES AUT CON, P333
   Vaidyanathan K, 2014, DES AUT CON, DOI 10.1145/2593069.2593123
   Vaidyanathan K, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2014.6855559
   Viswanathan N, 2007, ASIA S PACIF DES AUT, P135
   Wang YJ, 2018, IEEE T VLSI SYST, V26, P805, DOI 10.1109/TVLSI.2017.2787754
   Wang YJ, 2016, DES AUT CON, DOI 10.1145/2897937.2898104
   Xiao K, 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), P14, DOI 10.1109/HST.2015.7140229
   Xie Y, 2017, COMPUTER, V50, P62, DOI 10.1109/MC.2017.121
   Xu WB, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P45, DOI 10.1145/3287624.3287698
NR 32
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 20
DI 10.1145/3378163
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800008
DA 2024-07-18
ER

PT J
AU Bhattacharjee, S
   Tang, J
   Poddar, S
   Ibrahim, M
   Karri, R
   Chakrabarty, K
AF Bhattacharjee, Sukanta
   Tang, Jack
   Poddar, Sudip
   Ibrahim, Mohamed
   Karri, Ramesh
   Chakrabarty, Krishnendu
TI Bio-chemical Assay Locking to Thwart Bio-IP Theft
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Digital microfluidic biochip; bioassay; IP-theft; locking
ID SAMPLE PREPARATION; SECURITY; DILUTION
AB It is expected that as digital microfluidic biochips (DMFBs) mature, the hardware design flow will begin to resemble the current practice in the semiconductor industry: design teams send chip layouts to third-party foundries for fabrication. These foundries are untrusted and threaten to steal valuable intellectual property (IP). In a DMFB, the IP consists of not only hardware layouts but also of the biochemical assays (bioassays) that are intended to be executed on-chip. DMFB designers therefore must defend these protocols against theft. We propose to "lock" biochemical assays by inserting dummy mix-split operations. We experimentally evaluate the proposed locking mechanism, and show how a high level of protection can be achieved even on bioassays with low complexity. We also demonstrate a new class of attacks that exploit the side-channel information to launch sophisticated attacks on the locked bioassay.
C1 [Bhattacharjee, Sukanta] New York Univ Abu Dhabi, Ctr Cyber Secur, Abu Dhabi 129188, U Arab Emirates.
   [Tang, Jack; Karri, Ramesh] NYU, Tandon Sch Engn, New York, NY 11201 USA.
   [Poddar, Sudip] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei, Taiwan.
   [Ibrahim, Mohamed] Intel Corp, Centralized Design & Test Engn Grp, San Jose, CA 95134 USA.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   [Poddar, Sudip] Indian Stat Inst, Adv Comp & Microelect Unit, Kolkata 700108, W Bengal, India.
C3 New York University Abu Dhabi; New York University; New York University
   Tandon School of Engineering; National Taiwan University of Science &
   Technology; Intel Corporation; Duke University; Indian Statistical
   Institute; Indian Statistical Institute Kolkata
RP Bhattacharjee, S (corresponding author), New York Univ Abu Dhabi, Ctr Cyber Secur, Abu Dhabi 129188, U Arab Emirates.
EM sb6538@nyu.edu; jtang@ece.ufl.edu; sudippoddar2006@gmail.com;
   Mohamed.ibrahim@intel.com; rkarri@nyu.edu; krish@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012; Poddar, Sudip/GXA-3105-2022
OI Poddar, Sudip/0000-0002-6643-6937; Karri, Ramesh/0000-0001-7989-5617;
   Chakrabarty, Krishnendu/0000-0003-4475-6435
FU Army ResearchOffice [W911NF-17-1-0320]; NYU Center for Cyber Security
   (CCS); CCS-AD; NSF [CNS-1833622, CNS-1833624]
FX This research is supported in part by the Army ResearchOffice under
   grant numberW911NF-17-1-0320,NSFAward number CNS-1833622 and
   CNS-1833624, NYU Center for Cyber Security (CCS), and CCS-AD. A
   preliminary version of this article has appeared in the proceedings of
   ETS 2018 [13].
CR Ali SKS, 2016, BIOMED CIRC SYST C, P152, DOI 10.1109/BioCAS.2016.7833754
   Ali SS, 2016, COMPUTER, V49, P36, DOI 10.1109/MC.2016.224
   Ali SS, 2016, IEEE ACM T COMPUT BI, V13, P445, DOI 10.1109/TCBB.2015.2509991
   Baebies Inc., 2017, BAEB SEEKER
   Berger AJ, 1999, APPL OPTICS, V38, P2916, DOI 10.1364/AO.38.002916
   Berger AJ, 1996, APPL OPTICS, V35, P209, DOI 10.1364/AO.35.000209
   Bhattacharjee S., 2019, Algorithms for Sample Preparation with Microfluidic Lab-on-Chip
   Bhattacharjee S, 2019, IEEE T COMPUT AID D, V38, P874, DOI 10.1109/TCAD.2018.2834413
   Bhattacharjee S, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3157094
   Bhattacharjee S, 2017, IEEE T COMPUT AID D, V36, P614, DOI 10.1109/TCAD.2016.2597225
   Bhattacharjee S, 2017, IEEE T COMPUT AID D, V36, P370, DOI 10.1109/TCAD.2016.2585622
   Bhattacharjee S, 2014, IET COMPUT DIGIT TEC, V8, P49, DOI 10.1049/iet-cdt.2013.0053
   Bhattacharjee Sukanta, 2019, IEEE T CAD INTEGR CI
   Bhattacharya S, 2018, SODA'18: PROCEEDINGS OF THE TWENTY-NINTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P1, DOI 10.1109/TNSE.2018.2821598
   Butler HJ, 2016, NAT PROTOC, V11, P664, DOI 10.1038/nprot.2016.036
   GenMark Diagnostics Inc, 2018, EPLEX
   Grissom D, 2015, INTEGRATION, V51, P169, DOI 10.1016/j.vlsi.2015.01.004
   Grissom D, 2014, ACM J EMERG TECH COM, V10, DOI 10.1145/2567669
   Grissom DT, 2014, IEEE T COMPUT AID D, V33, P356, DOI 10.1109/TCAD.2013.2290582
   Hsieh YL, 2012, IEEE T COMPUT AID D, V31, P1656, DOI 10.1109/TCAD.2012.2202396
   Ibrahim M, 2017, IEEE T COMPUT AID D, V36, P733, DOI 10.1109/TCAD.2016.2600626
   Norris Lilian, 2012, SPECTROSCOPY, V27, P2916
   Paik P, 2003, LAB CHIP, V3, P253, DOI 10.1039/b307628h
   Poddar S, 2019, IEEE T COMPUT AID D, V38, P253, DOI 10.1109/TCAD.2018.2808234
   Pollack MG, 2002, LAB CHIP, V2, P96, DOI 10.1039/b110474h
   Rajendran J, 2015, IEEE T COMPUT, V64, P410, DOI 10.1109/TC.2013.193
   Roy S, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2714562
   Shayan M, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240846
   Shayan M, 2019, IEEE T INF FOREN SEC, V14, P2901, DOI 10.1109/TIFS.2019.2907185
   Shayan M, 2019, I CONF VLSI DESIGN, P197, DOI 10.1109/VLSID.2019.00053
   Shayan M, 2019, DES AUT TEST EUROPE, P210, DOI [10.23919/DATE.2019.8715094, 10.23919/date.2019.8715094]
   Shayan Mohammed, 2018, IEEE T COMPUT AIDED
   Su Fei, 2008, ACM J EMERG TECH COM, V3
   Subramanyan P, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P137, DOI 10.1109/HST.2015.7140252
   Tang J., 2018, Proc. DAC, P1
   Tang J, 2019, IEEE T COMPUT AID D, V38, P589, DOI 10.1109/TCAD.2018.2855132
   Tang J, 2018, IEEE T COMPUT AID D, V37, P1119, DOI 10.1109/TCAD.2017.2748030
   Tang J, 2017, ASIAN TEST SYMPOSIUM, P110, DOI 10.1109/ATS.2017.32
   Tang J, 2017, PR IEEE COMP DESIGN, P25, DOI 10.1109/ICCD.2017.13
   Tehranipoor Mohammad, 2011, INTRO HARDWARE SECUR
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Tuyls P, 2006, LECT NOTES COMPUT SC, V4249, P369
   Yasin M, 2016, IEEE T COMPUT AID D, V35, P1411, DOI 10.1109/TCAD.2015.2511144
   Zhao Y, 2010, IEEE T BIOMED CIRC S, V4, P250, DOI 10.1109/TBCAS.2010.2048567
   Zhou Y., 2005, Side-Channel Attacks: Ten Years after Its Publication and the Impacts on Cryptographic Module Security Testing
NR 45
TC 7
Z9 9
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 5
DI 10.1145/3365579
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700005
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, CH
   Hsieh, TY
AF Wang, Chih-Hao
   Hsieh, Tong-Yu
TI An Implication-based Test Scheme for Both Diagnosis and Concurrent Error
   Detection Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Implication; concurrent error detection; fault diagnosis
ID TEST PATTERN GENERATION; MITIGATION; CIRCUITS
AB This article describes a diagnosis-aware hybrid concurrent error detection (DAH-CED) scheme that can facilitate both off-line and on-line test applications. By using the proposed scheme, not only the probability of detecting errors (on-line) but also the diagnosability of the target circuit (off-line) can be significantly enhanced. The proposed scheme combines the implication-based method with the parity check method. In particular, novel algorithms are developed to identify specific implications for enhancing the diagnosability for the modeled faults proactively. Furthermore, a reduction algorithm is also presented to minimize the number of the employed implications, while no loss on probability of detecting errors and diagnosability is also guaranteed. To the best of our knowledge, this issue is not addressed in the literature. To validate the proposed scheme, not only stuck-at faults but also transition faults are considered to simulate the timing-related errors. The experimental results on nine ITC'99 benchmark circuits show that the diagnosability for stuck-at (transition) faults is enhanced by 6.88% (7.78%) by applying the proposed scheme. As for the probability of detecting errors, 97.73% (97.10%) is achieved for errors caused by stuck-at (transition) faults. Moreover, only 3.11% of implications are needed.
C1 [Wang, Chih-Hao; Hsieh, Tong-Yu] Natl Sun Yat Sen Univ, Kaohsiung, Taiwan.
   [Wang, Chih-Hao; Hsieh, Tong-Yu] 70 Lienhai Rd, Kaohsiung 80424, Taiwan.
C3 National Sun Yat Sen University
RP Wang, CH (corresponding author), Natl Sun Yat Sen Univ, Kaohsiung, Taiwan.; Wang, CH (corresponding author), 70 Lienhai Rd, Kaohsiung 80424, Taiwan.
EM chwang.peter@gmail.com; tyhsieh@mail.ee.nsysu.edu.tw
FU Ministry of Science and Technology of Taiwan [MOST
   103-2221-E-110-077-MY3, MOST 106-2218-E-110-007, MOST
   106-2221-E-110-075, MOST 107-2221-E-110-006-MY2, MOST
   108-2628-E-110-004-MY3]
FX This work was supported in part by the Ministry of Science and
   Technology of Taiwan under Contract Number MOST 103-2221-E-110-077-MY3,
   MOST 106-2218-E-110-007, MOST 106-2221-E-110-075, MOST
   107-2221-E-110-006-MY2, and MOST 108-2628-E-110-004-MY3.
CR Almukhaizim S, 2008, IEEE T RELIAB, V57, P23, DOI 10.1109/TR.2008.916877
   Alves N, 2011, IEEE VLSI TEST SYMP, P241, DOI 10.1109/VTS.2011.5783728
   Alves N, 2010, IEEE T COMPUT AID D, V29, P788, DOI 10.1109/TCAD.2010.2043590
   Chang CC, 2009, PROCEEDINGS OF INTERNATIONAL SYMPOSIUM ON COMPUTER SCIENCE AND COMPUTATIONAL TECHNOLOGY (ISCSCT 2009), P1
   Chou Yu-Min, 2016, P 21 AS S PAC DES AU
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   De K., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P186, DOI 10.1109/92.285745
   El-Maleh A, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P625, DOI 10.1109/DAC.1998.724547
   Hamad Ghaith Bany, 2012, 2012 IEEE International Symposium on Circuits and Systems - ISCAS 2012, P3258, DOI 10.1109/ISCAS.2012.6272020
   Han XJ, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P191, DOI 10.1145/2902961.2902983
   Higami Y., 2009, Proc. International Test Conf, P1
   KUNZ W, 1993, IEEE T COMPUT AID D, V12, P684, DOI 10.1109/43.277613
   KUNZ W, 1994, IEEE T COMPUT AID D, V13, P1143, DOI 10.1109/43.310903
   Lee Kwang Jin, 2014, J Anal Methods Chem, V2014, P563702, DOI 10.1155/2014/563702
   Mitra S, 2000, INT TEST CONF P, P985, DOI 10.1109/TEST.2000.894311
   Nepal K., 2008, Proceedings of the International Test Conference, P1
   Petke J, 2018, IEEE T SOFTWARE ENG, V44, P574, DOI 10.1109/TSE.2017.2702606
   Pomeranz I, 2007, PROC EUR TEST SYMP, P151
   Pomeranz I, 2015, IEEE T COMPUT AID D, V34, P2004, DOI 10.1109/TCAD.2015.2459031
   Pomeranz I, 2010, 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, P3, DOI 10.1109/VLSI.Design.2010.13
   Pradhan M, 2017, IEEE T VLSI SYST, V25, P1467, DOI 10.1109/TVLSI.2016.2642343
   Rivers JA, 2009, IEEE DES TEST COMPUT, V26, P62, DOI 10.1109/MDT.2009.153
   SCHULZ MH, 1989, IEEE T COMPUT AID D, V8, P811, DOI 10.1109/43.31539
   Sheikh AT, 2017, INTEGRATION, V58, P35, DOI 10.1016/j.vlsi.2017.01.005
   Touba NA, 1997, IEEE T COMPUT AID D, V16, P783, DOI 10.1109/43.644041
   Vemu R., 2008, DESIGN AUTOMATION TE, P897
   Wang CH, 2018, IEEE T COMPUT AID D, V37, P1090, DOI 10.1109/TCAD.2017.2740289
   Wang CH, 2017, INT TEST CONF P, P52, DOI 10.1109/ITC-ASIA.2017.8097110
   Wang LT, 2008, MORG KAUF SER SYST, P1
   Youssef H., 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.90CH2924-9), P24, DOI 10.1109/ICCAD.1990.129830
   Zhang Y, 2010, INT CONF COMP SCI, P360, DOI 10.1109/ICCSIT.2010.5563923
   Zhao JK, 1997, IEEE VLSI TEST SYMP, P288, DOI 10.1109/VTEST.1997.600290
   Zhou B, 2014, NASA ESA CONF, P77, DOI 10.1109/AHS.2014.6880161
NR 33
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 3
DI 10.1145/3364681
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700003
DA 2024-07-18
ER

PT J
AU Burcea, F
   Herrmann, A
   Li, B
   Graeb, H
AF Burcea, Florin
   Herrmann, Andreas
   Li, Bing
   Graeb, Helmut
TI MEMS-IC Robustness Optimization Considering Electrical and Mechanical
   Design and Process Parameters
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE MEMS-CMOS; robustness optimization; diagnosis; circuit-level model;
   parallel simulation
AB MEMS-based sensor circuits are traditionally designed separately using CAD tools specific to each energy domain (electrical and mechanical). This article presents a complete approach for combined MEMS-IC robustness optimization. Advanced methods for robustness analysis and optimization considering design, operating and process parameters, developed for integrated circuits, are transferred to MEMS-IC systems. Both electrical and mechanical design and process parameters are included in the optimization. The methodology is exemplified on two demonstrator examples: a MEMS microphone and a MEMS accelerometer, each with an integrated readout circuit. A successful optimization requires the simultaneous inclusion of design parameters and process tolerances from both energy domains. To save CPU time, a reduced-order, circuit-level model is used for the MEMS part and this model is created only when necessary. To integrate the generation of the simplified model into the optimization flow, a simulation-in-a-loop flow based on commercial tools for both the electrical and the mechanical domain has been implemented.
C1 [Burcea, Florin; Herrmann, Andreas; Li, Bing; Graeb, Helmut] Tech Univ Munich, Chair Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
C3 Technical University of Munich
RP Burcea, F (corresponding author), Tech Univ Munich, Chair Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
EM florin.burcea@tum.de; andreas.herrmann@tum.de; b.li@tum.de; graeb@tum.de
RI Herrmann, Andreas/F-3189-2016
OI Herrmann, Andreas/0000-0002-8886-0894
FU German Federal Ministry of Education and Research (BMBF) within the
   collaborative project RoMulus [16ES0365]
FX This work has been supported in part by the German Federal Ministry of
   Education and Research (BMBF) within the collaborative project RoMulus
   under the sponsorship registration #16ES0365.
CR ANTREICH KJ, 1994, IEEE T COMPUT AID D, V13, P57, DOI 10.1109/43.273749
   Burcea F., 2017, P IEEE INT C SYNTH M, P1, DOI [10.1109/SMACD.2017.7981590, DOI 10.1109/SMACD.2017.7981590]
   Burcea F, 2018, IEEE I C ELECT CIRC, P625, DOI 10.1109/ICECS.2018.8617959
   Cadence Design Systems Inc, 2013, CAD VIRT DOC
   Cheng Amen, 2009, THESIS
   Coventor Inc, 2015, MEMS TUT
   Coventor Inc, 2015, MEMS REF
   Eckmueller J., 1996, P GME ITG WORKSH CAD
   Eckmueller J., 1999, THESIS
   GRAEB HE, 1993, ACM IEEE D, P142
   Graeb Helmut E., 2010, ANALOG DESIGN CENTER
   Herrmann A, 2017, PROC 18 INT C THERMA, P1, DOI [10.1109/ICIEAM.2017.8076485, 10.1109/EuroSimE.2017.7926238, DOI 10.1109/EUROSIME.2017.7926238]
   Kevin T. C.C., 2010, P IEEE AS SOL STAT C, DOI [10.1109/ASSCC.2010.5716626, DOI 10.1109/ASSCC.2010.5716626]
   Konishi T, 2013, J MICROELECTROMECH S, V22, P755, DOI 10.1109/JMEMS.2013.2243111
   Lu C, 1995, IEEE J SOLID-ST CIRC, V30, P1367, DOI 10.1109/4.482163
   Martin D. T., 2007, THESIS
   MunEDA GmbH, 2014, WICKED US MAN
   Pak M., 2017, P 14 INT C SYNTH MOD, DOI [10.1109/SMACD.2017.7981574, DOI 10.1109/SMACD.2017.7981574]
   Pak M, 2018, INTEGRATION, V62, P314, DOI 10.1016/j.vlsi.2018.03.018
   Parent A., 2015, PHARMACOGENOMICS, P1, DOI 10.1109/ISISS.2015.7102377
   Pehl M., 2012, THESIS
   Toshiyoshi H, 2013, MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, P17
   Vernay B., 2015, PROC S TEST INTEGRAT, P1
NR 23
TC 0
Z9 0
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 43
DI 10.1145/3325068
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500006
DA 2024-07-18
ER

PT J
AU Jung, J
   Nam, GJ
   Chung, W
   Shin, Y
AF Jung, Jinwook
   Nam, Gi-Joon
   Chung, Woohyun
   Shin, Youngsoo
TI Integrated Latch Placement and Cloning for Timing Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Latch placement; latch cloning; timing-driven placement; timing
   optimization
AB This article presents an algorithm for integrated timing-driven latch placement and cloning. Given a circuit placement, the proposed algorithm relocates some latches while circuit timing is improved. Some latches are replicated to further improve the timing; the number of replicated latches along with their locations are automatically determined. After latch cloning, each of the replicated latches is set to drive a subset of the fanouts that have been driven by the original single latch. The proposed algorithm is then extended such that relocation and cloning are applied to some latches together with their neighbor logic gates. Experimental results demonstrate that the worst negative slack and the total negative slack are improved by 24% and 59%, respectively, on average of test circuits. The negative impacts on circuit area and power consumption are both marginal, at 0.7% and 1.9% respectively.
C1 [Jung, Jinwook; Chung, Woohyun; Shin, Youngsoo] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea.
   [Nam, Gi-Joon] IBM Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
C3 Korea Advanced Institute of Science & Technology (KAIST); International
   Business Machines (IBM)
RP Jung, J (corresponding author), Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34141, South Korea.
EM jinwookjung@kaist.ac.kr; gnam@us.ibm.com; whchung@kaist.ac.kr;
   youngsoo@ee.kaist.ac.kr
CR Albrecht C., 2005, Technical report
   Alpert CJ, 2007, P IEEE, V95, P573, DOI 10.1109/JPROC.2006.890096
   Alpert CJ, 2006, IEEE T COMPUT AID D, V25, P1140, DOI 10.1109/TCAD.2005.855889
   Alpert Charles J., Patent, Patent No. 9092591
   Alpert charles J., 2006, CIRCUITS SYST, V25, P1140
   [Anonymous], 2010, ISPD '10, DOI [10.1145/1735023.1735048, DOI 10.1145/1735023.1735048]
   [Anonymous], 2018, Gurobi optimizer reference manual
   BRELAZ D, 1979, COMMUN ACM, V22, P251, DOI 10.1145/359094.359101
   Brenner U., 2015, P ACM INT S PHYS DES, P9
   Chan Tony F., 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P288, DOI 10.1145/1687399.1687454
   Chang HY, 2012, IEEE T COMPUT AID D, V31, P1857, DOI 10.1109/TCAD.2012.2209117
   Eisenmann H, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P269, DOI 10.1109/DAC.1998.724480
   Held Stephan, 2014, IEEE ACM DES AUT C D, V7, P1
   Huang Chau-Chin, 2016, P DES AUT C
   Kahng AB, 2011, VLSI PHYSICAL DESIGN: FROM GRAPH PARTITIONING TO TIMING CLOSURE, P1, DOI 10.1007/978-90-481-9591-6
   Li Z., 2010, P 19 INT S PHYS DES, P75
   Otten R. H. J. M., 1998, ISPD-98. 1998 International Symposium on Physical Design, P104, DOI 10.1145/274535.274550
   Papa DA, 2008, IEEE T COMPUT AID D, V27, P2156, DOI 10.1109/TCAD.2008.2006155
   Ren H., 2004, PROC INT S PHYS DESI, P10
   Saxena P, 2004, IEEE T COMPUT AID D, V23, P451, DOI 10.1109/TCAD.2004.825841
   Srivastava A, 2004, IEEE T VLSI SYST, V12, P42, DOI 10.1109/TVLSI.2003.820527
   Synopsys, 2016, DES COMP US GUID
   Synopsys, 2016, IC COMP US GUID
   Tao Luo, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P204, DOI 10.1109/ICCAD.2008.4681575
   Wei Yaoguang, 2013, P C DES AUT TEST EUR
NR 25
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 22
DI 10.1145/3301613
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300009
DA 2024-07-18
ER

PT J
AU Li, JJ
   Yan, GH
   Lu, WY
   Gong, SJ
   Jiang, SH
   Wu, JY
   Li, XW
AF Li, Jiajun
   Yan, Guihai
   Lu, Wenyan
   Gong, Shijun
   Jiang, Shuhao
   Wu, Jingya
   Li, Xiaowei
TI SynergyFlow: An Elastic Accelerator Architecture Supporting Batch
   Processing of Large-Scale Deep Neural Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Deep neural networks; convolutional neural networks; accelerator;
   architecture; resource utilization; complementary effect
ID COPROCESSOR; HARDWARE
AB Neural networks (NNs) have achieved great success in a broad range of applications. As NN-based methods are often both computation and memory intensive, accelerator solutions have been proved to be highly promising in terms of both performance and energy efficiency. Although prior solutions can deliver high computational throughput for convolutional layers, they could incur severe performance degradation when accommodating the entire network model, because there exist very diverse computing and memory bandwidth requirements between convolutional layers and fully connected layers and, furthermore, among different NN models. To overcome this problem, we proposed an elastic accelerator architecture, called SynergyFlow, which intrinsically supports layer-level and model-level parallelism for large-scale deep neural networks. SynergyFlow boosts the resource utilization by exploiting the complementary effect of resource demanding in different layers and different NN models. SynergyFlow can dynamically reconfigure itself according to the workload characteristics, maintaining a high performance and high resource utilization among various models. As a case study, we implement SynergyFlow on a P395-AB FPGA board. Under 100MHz working frequency, our implementation improves the performance by 33.8% on average (up to 67.2% on AlexNet) compared to comparable provisioned previous architectures.
C1 [Li, Jiajun; Yan, Guihai; Lu, Wenyan; Gong, Shijun; Jiang, Shuhao; Wu, Jingya; Li, Xiaowei] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, 6 Kexueyuan South Rd, Beijing 100190, Peoples R China.
   [Li, Jiajun; Yan, Guihai; Lu, Wenyan; Gong, Shijun; Jiang, Shuhao; Wu, Jingya; Li, Xiaowei] Univ Chinese Acad Sci, Beijing, Peoples R China.
C3 Chinese Academy of Sciences; Institute of Computing Technology, CAS;
   Chinese Academy of Sciences; University of Chinese Academy of Sciences,
   CAS
RP Yan, GH; Li, XW (corresponding author), Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, 6 Kexueyuan South Rd, Beijing 100190, Peoples R China.; Yan, GH; Li, XW (corresponding author), Univ Chinese Acad Sci, Beijing, Peoples R China.
EM lijiajun@ict.ac.cn; yan@ict.ac.cn; luwenyan@ict.ac.cn;
   gongshijun@ict.ac.cn; jiangshuhao@ict.ac.cn; wujingya@ict.ac.cn;
   lxw@ict.ac.cn
RI Li, Xiaowei/L-7446-2019
OI Li, Xiaowei/0000-0002-0874-814X
FU National Natural Science Foundation of China [61572470, 61872336,
   61532017, 61432017, 61521092, 61376043]; Youth Innovation Promotion
   Association, CAS [Y404441000]
FX This work is supported by the National Natural Science Foundation of
   China under Grant Nos. 61572470, 61872336, 61532017, 61432017, 61521092,
   61376043, and in part by Youth Innovation Promotion Association, CAS
   under grant No. Y404441000. The corresponding authors are Guihai Yan and
   Xiaowei Li.
CR Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   [Anonymous], 2013, IEEE T PATTERN ANAL, DOI DOI 10.1109/TPAMI.2012.59
   [Anonymous], P DEEP LEARN UNS FEA
   [Anonymous], 2016, MICRO
   [Anonymous], 2009, COMMUNICATIONS ASS C
   [Anonymous], 2011, P 3 USENIX C HOT TOP
   Bengio Y, 2013, IEEE T PATTERN ANAL, V35, P1798, DOI 10.1109/TPAMI.2013.50
   Cadambi S, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P273, DOI 10.1145/1854273.1854309
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Corrado G., 2012, P 25 INT C NEUR INF, P1223
   Dahl GE, 2013, INT CONF ACOUST SPEE, P8609, DOI 10.1109/ICASSP.2013.6639346
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Dwyer H., 1992, SIGMICRO Newsletter, V23, P272
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Fan K, 2009, INT S HIGH PERF COMP, P313, DOI 10.1109/HPCA.2009.4798266
   Farabet C, 2009, I C FIELD PROG LOGIC, P32, DOI 10.1109/FPL.2009.5272559
   Gemulla Rainer, 2011, P ACM SIGKDD INT C K, P69
   Gu J., 2014, PROC POWER SYST COMP, P1, DOI [10.1145/2637166.2637229, DOI 10.1007/978-3-319-07428-3]
   Hameed R, 2010, CONF PROC INT SYMP C, P37, DOI 10.1145/1816038.1815968
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   He X, 2018, I SYMPOS LOW POWER E, P110, DOI 10.1145/3218603.3218643
   He X, 2018, IEEE J EM SEL TOP C, V8, P810, DOI 10.1109/JETCAS.2018.2845396
   Hinton GE, 2006, NEURAL COMPUT, V18, P1527, DOI 10.1162/neco.2006.18.7.1527
   Huang PS, 2013, PROCEEDINGS OF THE 22ND ACM INTERNATIONAL CONFERENCE ON INFORMATION & KNOWLEDGE MANAGEMENT (CIKM'13), P2333
   Jia YQ, 2014, PROCEEDINGS OF THE 2014 ACM CONFERENCE ON MULTIMEDIA (MM'14), P675, DOI 10.1145/2647868.2654889
   Ke L, 2018, I SYMPOS LOW POWER E, P19, DOI 10.1145/3218603.3218647
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kwon H, 2018, ACM SIGPLAN NOTICES, V53, P461, DOI [10.1145/3173162.3173176, 10.1145/3296957.3173176]
   Lan S., 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture, P1, DOI [DOI 10.1109/MICRO.2016.7783723, 10.1109/MICRO.2016.7783723]
   Larochelle H., 2007, An empirical evaluation of deep architectures on problems with many factors of variation, V227, P473
   Lecun Y, 1998, P IEEE, V86, P2278, DOI 10.1109/5.726791
   Li BX, 2014, ASIA S PACIF DES AUT, P361, DOI 10.1109/ASPDAC.2014.6742916
   Li JJ, 2018, DES AUT TEST EUROPE, P343, DOI 10.23919/DATE.2018.8342033
   Li J, 2018, PERSP RETHINK REFORM, P189, DOI [10.23919/DATE.2018.8342001, 10.1007/978-981-13-0641-9_11]
   Li KQ, 2015, J SUPERCOMPUT, V71, P3744, DOI 10.1007/s11227-015-1463-3
   Liu DF, 2015, ACM SIGPLAN NOTICES, V50, P369, DOI 10.1145/2694344.2694358
   Lu WY, 2017, INT S HIGH PERF COMP, P553, DOI 10.1109/HPCA.2017.29
   Ma JG, 2016, BIOMED RES INT, V2016, DOI 10.1155/2016/9170167
   Mnih V., 2012, P 29 INT C MACH LEAR, P567
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Peemen M, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P13, DOI 10.1109/ICCD.2013.6657019
   Qiu JT, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P26, DOI 10.1145/2847263.2847265
   Sankaradas M, 2009, IEEE INT CONF ASAP, P53, DOI 10.1109/ASAP.2009.25
   Shin D, 2017, ISSCC DIG TECH PAP I, P240, DOI 10.1109/ISSCC.2017.7870350
   Silver D, 2016, NATURE, V529, P484, DOI 10.1038/nature16961
   Simonyan K., 2014, 14091556 ARXIV
   Suda N, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P16, DOI 10.1145/2847263.2847276
   Tu FB, 2017, IEEE T VLSI SYST, V25, P2220, DOI 10.1109/TVLSI.2017.2688340
   Wenhao Huang, 2014, 2014 International Joint Conference on Neural Networks (IJCNN), P465, DOI 10.1109/IJCNN.2014.6889533
   Williams SamuelWebb., 2008, Auto-tuning Performance on Multicore Computers
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
NR 54
TC 1
Z9 1
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 8
DI 10.1145/3275243
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700008
DA 2024-07-18
ER

PT J
AU Chang, D
   Bhat, G
   Ogras, U
   Bakkaloglu, B
   Ozev, S
AF Chang, Doohwang
   Bhat, Ganapati
   Ogras, Umit
   Bakkaloglu, Bertan
   Ozev, Sule
TI Detection Mechanisms for Unauthorized Wireless Transmissions
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Detection mechanism; hardware security; spread spectrum; spectral
   analysis
ID I-DDQ; INTERNET; THINGS
AB With increasing diversity of supply chains from design to delivery, there is an increasing risk that unauthorized changes can be made within an IC. One of the motivations for this type of change is to learn important information (such as encryption keys, spreading codes) from the hardware, and transmit this information to a malicious party. To evade detection, such unauthorized communication can be hidden within legitimate bursts of transmit signal. In this article, we present several signal processing techniques to detect unauthorized transmissions which can be hidden within the legitimate signal. We employ a scheme where the legitimate transmission is configured to emit a single sinusoidal waveform. We use time and spectral domain analysis techniques to explore the transmit spectrum. Since every transmission, no matter how low the signal power is, must have a spectral signature, we identify unauthorized transmission by eliminating the desired signal from the spectrum after capture. Experiment results show that when spread spectrum techniques are used, the presence of an unauthorized signal can be determined without the need for decoding the malicious signal. The proposed detection techniques need to be used as enhancements to the regular testing and verification procedures if hardware security is a concern.
C1 [Chang, Doohwang] Alphacore Inc, 398 S Mill Ave,Suite 304, Tempe, AZ 85281 USA.
   [Bhat, Ganapati; Ogras, Umit; Bakkaloglu, Bertan; Ozev, Sule] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Chang, D (corresponding author), Alphacore Inc, 398 S Mill Ave,Suite 304, Tempe, AZ 85281 USA.
EM doohwang.chang@alphacoreinc.com; gmbhat@asu.edu; umit@asu.edu;
   Bertan.bakkaloglu@asu.edu; sule.ozev@asu.edu
RI Bhat, Ganapati/AAF-5081-2021; Ogras, Umit/JQX-1586-2023
OI Bhat, Ganapati/0000-0003-1085-2189; Ogras, Umit/0000-0002-5045-5535;
   Bakkaloglu, Bertan/0000-0003-4135-7367
CR Acharya A, 2009, INT CONF PERVAS COMP, P11
   Agrawal D, 2003, LECT NOTES COMPUT SC, V2779, P2, DOI 10.1007/978-3-540-45238-6_2
   Agrawal D, 2007, P IEEE S SECUR PRIV, P296, DOI 10.1109/SP.2007.36
   [Anonymous], P 2015 INT C EL EL S
   Baktir S., 2012, 2012 International Symposium on Innovations in Intelligent Systems and Applications, P1, DOI [10.1109/INISTA.2012.6246941, DOI 10.1109/INISTA.2012.6246941]
   Banga M, 2009, I CONF VLSI DESIGN, P327, DOI 10.1109/VLSI.Design.2009.22
   Bhasin S, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P15, DOI 10.1109/FDTC.2013.15
   Burel G, 2001, GLOB TELECOMM CONF, P236, DOI 10.1109/GLOCOM.2001.965114
   Cabric D., 2006, TAPAS 06 P 1 INT WOR, P12, DOI DOI 10.1109/MILCOM.2006.301994
   Domingo MC, 2012, J NETW COMPUT APPL, V35, P584, DOI 10.1016/j.jnca.2011.10.015
   Castellani Angelo P., 2010, 2010 8th IEEE International Conference on Pervasive Computing and Communications Workshops (PERCOM Workshops), P678, DOI 10.1109/PERCOMW.2010.5470520
   Cha B, 2013, DES AUT TEST EUROPE, P1265
   Daasch W., 2005, P INT TEST C ITC 05, P312
   Daasch WR, 2001, INT TEST CONF P, P92, DOI 10.1109/TEST.2001.966622
   DiPietro R. C., 1989, ICASSP-89: 1989 International Conference on Acoustics, Speech and Signal Processing (IEEE Cat. No.89CH2673-2), P1360, DOI 10.1109/ICASSP.1989.266690
   Du DD, 2010, LECT NOTES COMPUT SC, V6225, P173, DOI 10.1007/978-3-642-15031-9_12
   Gubbi J, 2013, FUTURE GENER COMP SY, V29, P1645, DOI 10.1016/j.future.2013.01.010
   Gwon Y, 2012, IEEE INT SYMP CIRC S, P85, DOI 10.1109/ISCAS.2012.6272174
   He C.H., 2015, IEEE INT REL PHYS S, P1
   Hély D, 2012, PR IEEE COMP DESIGN, P127, DOI 10.1109/ICCD.2012.6378628
   Jha S, 2008, IEEE HI ASS SYS ENGR, P117, DOI 10.1109/HASE.2008.37
   Jin Y, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P51, DOI 10.1109/HST.2008.4559049
   Jin Y, 2012, DES AUT TEST EUROPE, P965
   Jin Y, 2010, IEEE DES TEST COMPUT, V27, P26, DOI 10.1109/MDT.2010.21
   Kim LW, 2009, IEEE MILIT COMMUN C, P2452
   Köpf B, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P286
   Liu Y, 2013, ICCAD-IEEE ACM INT, P399, DOI 10.1109/ICCAD.2013.6691149
   McIntyre D, 2009, 2009 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P108, DOI 10.1109/HST.2009.5224990
   Miorandi D, 2012, AD HOC NETW, V10, P1497, DOI 10.1016/j.adhoc.2012.02.016
   Narasimhan S., 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P71, DOI 10.1109/HST.2011.5954999
   Polydoros A., 1983, Proceedings of the 1983 IEEE Military Communications Conference, P781
   Rad Reza M., 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P632, DOI 10.1109/ICCAD.2008.4681643
   Rad R, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P3, DOI 10.1109/HST.2008.4559037
   Rad R, 2010, IEEE T VLSI SYST, V18, P1735, DOI 10.1109/TVLSI.2009.2029117
   Sabade SS, 2002, INT SYM DEFEC FAU TO, P381, DOI 10.1109/DFTVS.2002.1173535
   Spicer J., 1993, IEE C PERS COMM CIRC
   Stankovic JA, 2014, IEEE INTERNET THINGS, V1, P3, DOI 10.1109/JIOT.2014.2312291
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Thibeault C, 2003, J ELECTRON TEST, V19, P325, DOI 10.1023/A:1023761416156
   Viterbi A. J., 1979, IEEE Communications Magazine, V17, P11, DOI 10.1109/MCOM.1979.1089969
   Wolff F, 2008, DES AUT TEST EUROPE, P1474
   Yu QY, 2013, INT SYM DEFEC FAU TO, P266, DOI 10.1109/DFT.2013.6653617
NR 42
TC 2
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 70
DI 10.1145/3241046
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200003
DA 2024-07-18
ER

PT J
AU Xiang, D
   Chakrabarty, K
   Fujiwara, H
AF Xiang, Dong
   Chakrabarty, Krishnendu
   Fujiwara, Hideo
TI Fault-Tolerant Unicast-Based Multicast for Reliable Network-on-Chip
   Testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Fault-tolerant routing; on-chip networks; router testing; core testing;
   unicast-based multicast
ID DIAGNOSABILITY; COMMUNICATION; SCHEME; ROUTER
AB We present a unified test technique that targets faults in links, routers, and cores of a network-on-chip design based on test sessions. We call an entire procedure, that delivers test packets to the subset of routers/cores, a test session. Test delivery for router/core testing is formulated as two fault-tolerant multicast algorithms. Test packet delivery for routers is implemented as a fault-tolerant unicast-based multicast scheme via the fault-free links and routers that were identified in the previous test sessions to avoid packet corruption. A new fault-tolerant routing algorithm is also proposed for the unicast-based multicast core test delivery in the whole network. Identical cores share the same test set, and they are tested within the same test session. Simulation results highlight the effectiveness of the proposed method in reducing test time.
C1 [Xiang, Dong] Tsinghua Univ, Sch Software, Qinghua Yuan St 1, Beijing 100084, Peoples R China.
   [Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Dongpei Lou 11-316, Durham, NC 27708 USA.
   [Fujiwara, Hideo] Osaka Gakuin Univ, Fac Informat, 2-36-1 Kishibe Minami, Suita, Osaka 5648511, Japan.
C3 Tsinghua University; Duke University
RP Xiang, D (corresponding author), Tsinghua Univ, Sch Software, Qinghua Yuan St 1, Beijing 100084, Peoples R China.
EM dxiang@tsinghua.edu.cn; krish@ee.duke.edu; fujiwara@ogu.ac.jp
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU National Science Foundation of China [61373021, 61774097]; Ministry of
   Science and Technology [2016YFB1000200]
FX This work is supported in part by the National Science Foundation of
   China under grants 61373021 and 61774097, and the research foundation
   from the Ministry of Science and Technology under grant 2016YFB1000200.
CR Agrawal M, 2012, INT TEST CONF P
   Alberto Ghiribaldi, 2013, TECS 13, V12, P106
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Cota É, 2004, ACM T DES AUTOMAT EL, V9, P471, DOI 10.1145/1027084.1027088
   Cota É, 2008, IEEE T COMPUT, V57, P1202, DOI 10.1109/TC.2008.62
   Cota É, 2006, IEEE T COMPUT AID D, V25, P2465, DOI 10.1109/TCAD.2006.881331
   Dalirsani A, 2011, PROC EUR TEST SYMP, P183, DOI 10.1109/ETS.2011.33
   Dally W. J., 2001, P IEEE ACM DES AUT C
   Dalmasso Julien, 2008, 2008 IEEE Computer Society Annual Symposium on VLSI, P139, DOI 10.1109/ISVLSI.2008.86
   Fan J, 2002, IEEE T PARALL DISTR, V13, P1084
   Fan JX, 1998, IEEE T PARALL DISTR, V9, P923, DOI 10.1109/71.722224
   Froese V., 2008, P IEEE 28 VLSI TEST, P227
   Ghofrani A, 2012, IEEE VLSI TEST SYMP, P44, DOI 10.1109/VTS.2012.6231078
   Gorgues M, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P25, DOI 10.1109/NOCS.2014.7008758
   Grecu C, 2007, IEEE T COMPUT AID D, V26, P2201, DOI 10.1109/TCAD.2007.907263
   Kakoee M., 2011, Networks on Chip (NoCS), 2011 Fifth IEEE/ACM International Symposium on, P113, DOI DOI 10.1145/1999946.1999965
   Kakoee MR, 2014, IEEE T COMPUT, V63, P703, DOI 10.1109/TC.2013.202
   Kohler D., 2006, P DES AUT TEST EUR C
   Lin LM, 2018, IEEE T DEPEND SECURE, V15, P542, DOI 10.1109/TDSC.2016.2593446
   Lin LM, 2016, IEEE T COMPUT, V65, P3157, DOI 10.1109/TC.2015.2512866
   LINDER DH, 1991, IEEE T COMPUT, V40, P2, DOI 10.1109/12.67315
   MCKINLEY PK, 1994, IEEE T PARALL DISTR, V5, P1252, DOI 10.1109/71.334899
   Panda DK, 1999, IEEE T PARALL DISTR, V10, P76, DOI 10.1109/71.744844
   Parikh R, 2016, IEEE T COMPUT, V65, P2241, DOI 10.1109/TC.2015.2479586
   Peterson K., 2007, P IEEE ACM DES AUT T
   Radetzki M, 2013, ACM COMPUT SURV, V46, DOI 10.1145/2522968.2522976
   Richter M, 2014, IEEE T COMPUT, V63, P691, DOI 10.1109/TC.2013.82
   Seitanidis I, 2014, 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), P135, DOI 10.1109/NOCS.2014.7008772
   Shamshiri S., 2014, P IEEE INT TEST C
   Shamshiri S, 2011, IEEE T COMPUT, V60, P1246, DOI 10.1109/TC.2011.32
   Wang ZL, 2008, IEEE T VLSI SYST, V16, P1429, DOI 10.1109/TVLSI.2008.2000674
   Xiang D, 2001, IEEE T PARALL DISTR, V12, P942, DOI 10.1109/71.506701
   Xiang D., 2017, FAULT TOLERANT ROUTI, DOI [10.1109/TDSC.2017.2693372, DOI 10.1109/TDSC.2017.2693372]
   Xiang D., 2013, P 21 IFIP IEEE INT C, P99
   Xiang D., 2013, P 32 IEEE INT S REL
   Xiang D, 2016, INT TEST CONF P
   Xiang D, 2016, IEEE T COMPUT, V65, P2767, DOI 10.1109/TC.2015.2493548
   Xiang D, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2821506
   Xiang D, 2013, ASIAN TEST SYMPOSIUM, P207, DOI 10.1109/ATS.2013.46
   Xiang D, 2011, IEEE T COMPUT AID D, V30, P135, DOI 10.1109/TCAD.2010.2066070
   Xuan-Tu Tran, 2008, 2008 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS '08), P149
   Yang XF, 2005, INT J COMPUT MATH, V82, P401, DOI 10.1080/0020716042000301752
   Yu W., 2001, IEEE T COMPUT AID D, V32, P353
NR 43
TC 10
Z9 10
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 73
DI 10.1145/3243214
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200006
DA 2024-07-18
ER

PT J
AU Keerthi, K
   Rebeiro, C
   Hazra, A
AF Keerthi, K.
   Rebeiro, Chester
   Hazra, Aritra
TI An Algorithmic Approach to Formally Verify an ECC Library
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Elliptic curve cryptography (ECC); formal verification; bounded model
   checking (BMC); cryptosystems; security
ID CURVE25519
AB The weakest link in cryptosystems is quite often due to the implementation rather than the mathematical underpinnings. A vast majority of attacks in the recent past have targeted programming flaws and bugs to break security systems. Due to the complexity, empirically verifying such systems is practically impossible, while manual verification as well as testing do not provide adequate guarantees.
   In this article, we leverage model checking techniques to prove the functional correctness of an elliptic curve cryptography (ECC) library with respect to its formal specification. We demonstrate how the huge state space of the C library can be aptly verified using a hierarchical assume-guarantee verification strategy. To test the scalability of this approach, we verify the correctness of five MST-specified elliptic curve implementations. We also verify the newer curve25519 elliptic curve, which is finding multiple applications, due to its higher security and simpler implementation. The 192-bit NISI elliptic curve took 1 day to verify. This was the smallest curve we verified. The largest curve with a 521-bit prime field took 26 days to verify. Curve25519 took 1.5 days to verify.
C1 [Keerthi, K.; Rebeiro, Chester] Indian Inst Technol Madras, Dept Comp Sci & Engn, Chennai 600036, Tamil Nadu, India.
   [Hazra, Aritra] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur
RP Keerthi, K (corresponding author), Indian Inst Technol Madras, Dept Comp Sci & Engn, Chennai 600036, Tamil Nadu, India.
EM keerthi@cse.iitm.ac.in; chester@cse.iitm.ac.in; aritrah@cse.iitkgp.ac.in
RI K, Keerthi/AAN-7432-2020; Rebeiro, Chester/AAL-2532-2020
OI Kamalakshan, Keerthi/0000-0001-7391-4450
CR Affeldt Reynald, 2012, P 27 ACM SIGAPP S AP, P1326
   Almeida J.B., 2013, P 2013 ACM SIGSAC C, P1217
   Almeida J.B., 2012, IPTH ACM C COMPUTER, P488, DOI DOI 10.1145/2382196.2382249
   [Anonymous], 1999, THE OPENBSD PROJECT
   [Anonymous], 2003, Guide to Elliptic Curve Cryptography
   [Anonymous], 2001, MODEL CHECKING
   Appel AW, 2015, ACM T PROGR LANG SYS, V37, DOI 10.1145/2701415
   Baktir S, 2007, MOBILE NETW APPL, V12, P259, DOI 10.1007/s11036-007-0022-4
   Barthe G, 2012, LECT NOTES COMPUT SC, V7215, P209, DOI 10.1007/978-3-642-28641-4_12
   Barthe Gilles, 2008, CERTICRYPT COMPUTER
   Bartzia Evmorfia-Iro, 2014, Interactive Theorem Proving. 5th International Conference, ITP 2014, Held as Part of the Vienna Summer of Logic, VSL 2014. Proceedings: LNCS 8558, P77, DOI 10.1007/978-3-319-08970-6_6
   Béguelin SZ, 2009, P IEEE S SECUR PRIV, P237, DOI 10.1109/SP.2009.17
   Bernstein DJ, 2006, LECT NOTES COMPUT SC, V3958, P207
   Bertot Y., 2010, INTERACTIVE THEOREM
   BOYER RS, 1984, AM MATH MON, V91, P181, DOI 10.2307/2322356
   Chen Yu-Fang, 2014, P ACM SIGSAC C COMP, P299, DOI [10.1145/2660267.2660370, DOI 10.1145/2660267.2660370]
   Clarke E, 2004, LECT NOTES COMPUT SC, V2988, P168, DOI 10.1007/978-3-540-24730-2_15
   Clarke Edmund, 2006, CPROVER USER MANUAL
   Das S, 2006, DES AUT TEST EUROPE, P1217
   Duan JJ, 2005, LECT NOTES ARTIF INT, V3835, P519, DOI 10.1007/11591191_36
   Düll M, 2015, DESIGN CODE CRYPTOGR, V77, P493, DOI 10.1007/s10623-015-0087-1
   Follath Janos, 2015, A AMAYA GARCIA SIMON
   Gupta A, 2008, FORM METHOD SYST DES, V32, P285, DOI 10.1007/s10703-008-0050-0
   Kroening D, 2008, TEXTS THEOR COMPUT S, P1
   Leroy X, 2009, COMMUN ACM, V52, P107, DOI 10.1145/1538788.1538814
   Liu A, 2008, 2008 INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, PROCEEDINGS, P245, DOI 10.1109/IPSN.2008.47
   Meadows Catherine., 1994, ASIACRYPT, volume 917 of Lecture Notes in Computer Science, V917, P135, DOI DOI 10.1007/BFB0000430
   Menezes A. J., 1996, HDB APPL CRYPTOGRAPH, V1st
   MONTGOMERY PL, 1985, MATH COMPUT, V44, P519, DOI 10.1090/S0025-5718-1985-0777282-X
   Smith B. M., 2011, THESIS
   SMITH E. W., 2008, FORMAL METHODS COMPU, P1
   Solinas J.A., 2011, Encyclopedia of Cryptography and Security, P509
   U. S. Department of Commerce National Institute of Standards and Technology, 2000, FIPSPUB1862 DSS US D
   Wollinger T., 2004, ACM T EMBED COMPUT S, V3, P509
   Yee B, 2009, P IEEE S SECUR PRIV, P79, DOI 10.1109/SP.2009.25
NR 35
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 63
DI 10.1145/3224205
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900008
DA 2024-07-18
ER

PT J
AU Liu, B
   Chen, G
   Yang, B
   Nakatake, S
AF Liu, Bo
   Chen, Gong
   Yang, Bo
   Nakatake, Shigetoshi
TI Routable and Matched Layout Styles for Analog Module Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM on International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP ACM
DE Analog layout automation; diffusion-sharing; common-centroid placement;
   capacitor array
ID ROUTING ALGORITHM; PLACEMENT; SYMMETRY
AB Two(1) novel automatic generation methods for analog layout-a symmetrical twin-row method for MOS transistors and a twisted common-centroid method for capacitor arrays-are introduced. Based on the proposed layout styles and the corresponding algorithms, the symmetry and common-centroid placement patterns for analog devices are realized to guarantee matching properties. On this basis, as the most prominent contribution of this article, channel routing-based algorithms for the proposed layout styles are presented and could achieve 100% routability due to well-arranged devices and corresponding low routing complexity. The algorithms benefits include a small layout area that maximizes the diffusion-sharing of MOS transistors and less routing layer usage for common-centroid device arrays. Moreover, we successfully applied our algorithms to the layout designs of two typical analog modules including a two-stage operating amplifier and a Successive Approximation Register Analog-to-Digital Converter (SAR-ADC). The generated layouts and the circuit simulation results demonstrate the effectiveness of our algorithms in terms of their routability and matching properties. Our algorithms can also be extended to apply to a variety of essential MOS analog circuits.
C1 [Liu, Bo] Henan Univ Sci & Technol, Elect Engn Coll, Box 60,263 Kaiyuan Rd, Luoyang 471023, Henan, Peoples R China.
   [Chen, Gong] Chengdu Univ Informat Technol, 24 Block 1,Xuefu Rd, Chengdu 610225, Sichuan, Peoples R China.
   [Yang, Bo] Synopsys Inc, 455 N Mary Ave, Sunnyvale, CA 94085 USA.
   [Nakatake, Shigetoshi] Univ Kitakyushu, Dept Informat & Media Engn, 1-1 Hibikino, Kitakyushu, Fukuoka 8080135, Japan.
C3 Henan University of Science & Technology; Chengdu University of
   Information Technology; Synopsys Inc; University of Kitakyushu
RP Liu, B (corresponding author), Henan Univ Sci & Technol, Elect Engn Coll, Box 60,263 Kaiyuan Rd, Luoyang 471023, Henan, Peoples R China.
EM liubo110@haust.edu.cn; chg@cuit.edu.cn; bo.yang@synopsys.com;
   nakatake@kitakyu-u.ac.jp
RI Nakatake, Shigetoshi/J-4966-2014
FU National Natural Science Foundation of China (NSFC) [61704049,
   61601065]; Scientific Research Foundation for the Returned Overseas
   Chinese Scholars, State Education Ministry (SRF for ROCS, SEM) [49];
   China Postdoctoral Science Foundation [2017M612941]
FX This work was partially supported by the National Natural Science
   Foundation of China (NSFC, Grant No. 61704049, No. 61601065), the
   Scientific Research Foundation for the Returned Overseas Chinese
   Scholars, State Education Ministry (SRF for ROCS, SEM, Grant Group of
   No. 49), and China Postdoctoral Science Foundation (Grant No.
   2017M612941).
CR Balasa F, 2000, IEEE T COMPUT AID D, V19, P721, DOI 10.1109/43.851988
   Chen G, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2888395
   Chou PY, 2017, IEEE T VLSI SYST, V25, P2234, DOI 10.1109/TVLSI.2017.2687980
   Gao Q, 2011, INT SYM QUAL ELECT, P36
   Hastings A., 2006, The Art of Analog Layout, V2nd
   Huang CC, 2013, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2534394
   Lin CW, 2012, IEEE T COMPUT AID D, V31, P1789, DOI 10.1109/TCAD.2012.2204993
   Lin CW, 2011, DES AUT CON, P528
   Lin MPH, 2017, IEEE T COMPUT AID D, V36, P1274, DOI 10.1109/TCAD.2017.2685598
   Lin MPH, 2013, IEEE T COMPUT AID D, V32, P991, DOI 10.1109/TCAD.2012.2226457
   Lin MPH, 2011, IEEE T COMPUT AID D, V30, P325, DOI 10.1109/TCAD.2010.2097308
   Lin PH, 2009, IEEE T COMPUT AID D, V28, P791, DOI 10.1109/TCAD.2009.2017433
   Liu B, 2012, IEICE T ELECTRON, VE95C, P696, DOI [10.1587/transele.E95.C.696, 10.1587/transele.E95.C696]
   Long D, 2005, IEEE INT SYMP CIRC S, P2999
   Ma QA, 2011, IEEE T COMPUT AID D, V30, P85, DOI 10.1109/TCAD.2010.2064490
   Naiknaware R, 1999, IEEE J SOLID-ST CIRC, V34, P304, DOI 10.1109/4.748182
   Ou HC, 2016, IEEE T COMPUT AID D, V35, P1243, DOI 10.1109/TCAD.2015.2501293
   Ou HC, 2014, IEEE T COMPUT AID D, V33, P1942, DOI 10.1109/TCAD.2014.2363394
   Sayed D, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P576, DOI 10.1109/DATE.2002.998358
   Tam Y., 2006, Proc. of IEEE/ACM International Conference on Computer-Aided Design, P349, DOI 10.1109/ICCAD.2006.320057
   Torabi M, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3035464
   Wu PH, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2856031
   Yan T, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P44
   Yao HL, 2012, ASIA S PACIF DES AUT, P157, DOI 10.1109/ASPDAC.2012.6164937
   Zhou Hongxia, 2017, ACM T DES AUTOMAT EL, V23
NR 25
TC 6
Z9 6
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 47
DI 10.1145/3182169
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300007
DA 2024-07-18
ER

PT J
AU Lee, D
   Gerstlauer, A
AF Lee, Dongwook
   Gerstlauer, Andreas
TI Learning-Based, Fine-Grain Power Modeling of System-Level Hardware IPs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Power modeling; power estimation; machine learning; virtual platform;
   system-level design; high-level synthesis; hardware accelerator
AB Accurate power and performance models are needed to enable rapid, early system-level analysis and optimization. There is, however, a lack of fast yet fine-grain power models of hardware components at such high levels of abstraction. In this article, we present novel learning-based approaches for extending fast functional simulation models of accelerators and other hardware intellectual property components (IPs) with accurate cycle-, block-, and invocation-level power estimates. Our proposed power modeling approach is based on annotating functional hardware descriptions with capabilities that, depending on observability, allow capturing data-dependent resource, block, or input and output (I/O) activity without a significant loss in simulation speed. We further leverage advanced machine learning techniques to synthesize abstract power models using novel decomposition techniques that reduce model complexities and increase estimation accuracy. Results of applying our approach to various industrial-strength design examples show that our power models can predict cycle-, basic block-, and invocation-level power consumption to within 10%, 9%, and 3% of a commercial gate-level power estimation tool, respectively, all while running at several order of magnitude faster speeds of 1-10Mcycles/sec. Model training and synthesis takes less than 34 minutes in all cases, including up to 30 minutes for training data and trace generation using gate-level simulations.
C1 [Lee, Dongwook; Gerstlauer, Andreas] Univ Texas Austin, 2501 Speedway, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Lee, D (corresponding author), Univ Texas Austin, 2501 Speedway, Austin, TX 78712 USA.
EM dongwook.lee@utexas.edu; gerstl@ece.utexas.edu
RI Gerstlauer, Andreas/S-7940-2019
FU Intel; NSF [CCF-1218483]
FX This work has been partially supported by Intel and NSF grant
   CCF-1218483.
CR [Anonymous], INT S COMP ARCH ISCA
   [Anonymous], INT C FIELD PROGR LO
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Bogliolo A, 2000, ACM T DES AUTOMAT EL, V5, P337, DOI 10.1145/348019.348081
   Chen D., 2007, ASIA S PACIFIC DESIG
   Copty E, 2011, DES AUT CON, P351
   Gashler M., 2008, DECISION TREE ENSEMB
   Gruttner K., 2014, INT C EMB COMP SYST
   Gupta S, 2000, IEEE T VLSI SYST, V8, P18, DOI 10.1109/92.820758
   Hsieh C.-T., 1996, INT C COMP AID DES I
   Hsu CW, 2011, DES AUT CON, P47
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Lee D., 2015, INT C COMP AID DES I
   Lee D., 2015, Design, Automation Test in Europe (DATE)
   Lee D., 2017, LEARNING BASED IP PO
   Lee I., 2006, AS S PAC C DES AUT A
   Li S, 2013, ACM T ARCHIT CODE OP, V10, DOI 10.1145/2445572.2445577
   Lorenz D., 2014, EUR C DIG SYST DES D
   Mertens T, 2007, PACIFIC GRAPHICS 2007: 15TH PACIFIC CONFERENCE ON COMPUTER GRAPHICS AND APPLICATIONS, P382, DOI 10.1109/PG.2007.17
   Nangate, 2017, OP CELL LIB
   Nasrabadi N.M, 2007, Pattern recognition and machine learning, V16
   Paris S, 2008, FOUND TRENDS COMPUT, V4, P1, DOI 10.1561/0600000020
   Park Y. H., 2007, INT C COMP DES ICCD
   Park YH, 2011, IEEE T VLSI SYST, V19, P668, DOI 10.1109/TVLSI.2009.2039153
   Pedram M., 1997, Low power design in deep submicron electronics
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Potlapally N. R., 2001, INT C VLSI DES ICVD
   Ratanamahatana C, 2003, APPL ARTIF INTELL, V17, P475, DOI 10.1080/08839510390219327
   Ravi S., 2003, INT C VLSI DES ICVD
   Schürmans S, 2013, DES AUT CON
   Schurmans S., 2015, INT C EMB COMP SYST
   Spiliopoulos V., 2013, INT S MOD AN SIM COM
   Trabelsi C., 2011, EURASIP J EMBEDDED S, V1, P1
   Wu G., 2015, DISSERTATION
   Zhao ZR, 2017, IEEE T COMPUT AID D, V36, P299, DOI 10.1109/TCAD.2016.2578882
   Zhong L., 2004, INT C COMP AID DES I
NR 36
TC 6
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 30
DI 10.1145/3177865
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200004
OA Bronze
DA 2024-07-18
ER

PT J
AU Enrici, A
   Apvrille, L
   Pacalet, R
AF Enrici, Andrea
   Apvrille, Ludovic
   Pacalet, Renaud
TI A Model-Driven Engineering Methodology to Design Parallel and
   Distributed Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Model driven engineering; hardware/software co-design; design space
   exploration; UML; SysML
ID ARCHITECTURE; EXPLORATION
AB In Model-Driven Engineering system-level approaches, the design of communication protocols and patterns is subject to the design of processing operations (computations) and to their mapping onto execution resources. However, this strategy allows us to capture simple communication schemes (e. g., processor-bus-memory) and prevents us from evaluating the performance of both computations and communications (e. g., impact of application traffic patterns onto the communication interconnect) in a single step. To solve these issues, we introduce a novel design approach-the Psi-chart-where we design communication patterns and protocols independently of a system's functionality and resources, via dedicated models. At the mapping step, both application and communication models are bound to the platform resources and transformed to explore design alternatives for both computations and communications. We present the Psi-chart and its implementation (i.e., communication models and Design Space Exploration) in TTool/DIPLODOCUS, a Unified Modeling Language (UML)/SysML framework for the modeling, simulation, formal verification and automatic code generation of data-flow embedded systems. The effectiveness of our solution in terms of better design quality (e. g., portability, time) is demonstrated with the design of the physical layer of a ZigBee (IEEE 802.15.4) transmitter onto a multi-processor architecture.
C1 [Enrici, Andrea; Apvrille, Ludovic; Pacalet, Renaud] Univ Paris Saclay, Telecom ParisTech, CNRS, LTCI, Paris, France.
   [Enrici, Andrea; Apvrille, Ludovic; Pacalet, Renaud] Inst EURECOM, System on Chip Lab, Campus SophiaTech,450 Route Chappes, F-06904 Biot, Sophia Antipoli, France.
   [Enrici, Andrea] Nokia Bell Labs France, Ctr Villarceaux, Route Villejust, F-91620 Nozay, France.
C3 IMT - Institut Mines-Telecom; Institut Polytechnique de Paris; Telecom
   Paris; Universite Paris Saclay; Centre National de la Recherche
   Scientifique (CNRS); Universite Paris Cite; IMT - Institut
   Mines-Telecom; EURECOM; Nokia Corporation
RP Enrici, A (corresponding author), Univ Paris Saclay, Telecom ParisTech, CNRS, LTCI, Paris, France.; Enrici, A (corresponding author), Inst EURECOM, System on Chip Lab, Campus SophiaTech,450 Route Chappes, F-06904 Biot, Sophia Antipoli, France.; Enrici, A (corresponding author), Nokia Bell Labs France, Ctr Villarceaux, Route Villejust, F-91620 Nozay, France.
EM andrea.enrici@nokia.com
FU French FUI project NETCOM [F1405046 U]
FX The research work presented in this article complements the work first
   published in Enrici et al. [2014]. The research work leading to this
   article has been supported by the French FUI project NETCOM under grant
   agreement no. F1405046 U.
CR [Anonymous], 2002, P 10 WORKSHOP ACM SI, DOI [DOI 10.1145/1133373.1133410, 10.1145/1133373.1133410]
   Apvrille L., 2008, NOTERE 08
   Apvrille L, 2006, IEEE I C ELECT CIRC, P1272, DOI 10.1109/ICECS.2006.379694
   Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   Cooklev T., 2004, STANDARDS WIRELESS P
   Dömer R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/647953
   Enrici A, 2014, LECT NOTES COMPUT SC, V8767, P370, DOI 10.1007/978-3-319-11653-2_23
   Gonzalez Pina J. M., 2013, THESIS
   IEEE, 2003, 802154 IEEE
   Jaber C., 2011, THESIS
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kienhuis B, 2002, LECT NOTES COMPUT SC, V2268, P18
   Kienhuis B, 1997, IEEE INT CONF ASAP, P338, DOI 10.1109/ASAP.1997.606839
   Knorreck D., 2011, THESIS
   Koteng R. M., 2006, THESIS
   Lee EK, 2006, TECHNICAL REPORT
   Lukasiewycz M, 2009, DES AUT TEST EUROPE, P472
   Muhammad NUI, 2008, 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, P39, DOI 10.1109/DSD.2008.87
   Ousterhout J.K., 1996, Why threads are a bad idea
   Pirnentel AD, 2003, DES AUT CON, P402
   Reniers M. A., 1999, THESIS
   van Stralen P., 2014, THESIS
   van Stralen P, 2012, CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, P393
   Waseem M, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P331
   Zhao S., 2000, SPECC SPECIFICATION
   ZIMMERMANN H, 1980, IEEE T COMMUN, V28, P425, DOI 10.1109/TCOM.1980.1094702
NR 27
TC 8
Z9 8
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 34
DI 10.1145/2999537
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800015
DA 2024-07-18
ER

PT J
AU Somashekar, AM
   Tragoudas, S
   Jayabharathi, R
   Gangadhar, S
AF Somashekar, Ahish Mysore
   Tragoudas, Spyros
   Jayabharathi, Rathish
   Gangadhar, Sreenivas
TI Non-enumerative Generation of Path Delay Distributions and Its
   Application to Critical Path Selection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Delay estimation; timing analysis; silicon debug; critical paths; Monte
   Carlo; zero-suppressed binary decision diagrams (ZBDDs)
ID LONGEST TESTABLE PATHS; TIMING ANALYSIS; FAULTS; IDENTIFICATION
AB A Monte Carlo-based approach is proposed capable of identifying in a non-enumerative and scalable manner the distributions that describe the delay of every path in a combinational circuit. Furthermore, a scalable approach to select critical paths from a potentially exponential number of path candidates is presented. Paths and their delay distributions are stored in Zero Suppressed Binary Decision Diagrams. Experimental results on some of the largest ISCAS-89 and ITC-99 benchmarks shows that the proposed method is highly scalable and effective.
C1 [Somashekar, Ahish Mysore; Tragoudas, Spyros] Southern Illinios Univ, Elect & Comp Engn Dept, 1230 Lincoln Dr, Carbondale, IL 62901 USA.
   [Jayabharathi, Rathish] Intel Corp, 1900 Prarie City Rd, Folsom, CA 95630 USA.
   [Gangadhar, Sreenivas] Intel Corp, 1300 S MoPac Expy, Austin, TX 78746 USA.
C3 Intel Corporation; Intel Corporation
RP Somashekar, AM (corresponding author), Southern Illinios Univ, Elect & Comp Engn Dept, 1230 Lincoln Dr, Carbondale, IL 62901 USA.
FU NSF I/UCRC for Embedded Systems at SIUC [NSF IIP 1432026, NSF IIP
   1361847]; Direct For Computer & Info Scie & Enginr; Division Of Computer
   and Network Systems [1361847, 1432026] Funding Source: National Science
   Foundation
FX This research has been supported in part by grants NSF IIP 1432026, and
   NSF IIP 1361847 from the NSF I/UCRC for Embedded Systems at SIUC. Any
   opinions, findings, and conclusions or recommendations expressed in this
   material are those of the authors and do not necessarily reflect the
   views of the National Science Foundation
CR Agarwal A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P900
   Blaauw D, 2008, IEEE T COMPUT AID D, V27, P589, DOI 10.1109/TCAD.2007.907047
   Christou Kyriakos, 2010, 2010 28th VLSI Test Symposium (VTS 2010), P9, DOI 10.1109/VTS.2010.5469629
   Chung JY, 2012, IEEE T COMPUT AID D, V31, P1275, DOI 10.1109/TCAD.2012.2190067
   He ZJ, 2013, IEEE T VLSI SYST, V21, P1210, DOI 10.1109/TVLSI.2012.2208661
   Joonyoung Kim, 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P380, DOI 10.1109/DATE.2000.840299
   LI WN, 1989, IEEE T COMPUT AID D, V8, P56, DOI 10.1109/43.21819
   Lu X, 2005, IEEE T COMPUT AID D, V24, P1924, DOI 10.1109/TCAD.2005.852674
   MINATO S, 1993, ACM IEEE D, P272
   MINATO S, 1995, EUR CONF DESIG AUTOM, P449, DOI 10.1109/EDTC.1995.470321
   Murakami A, 2000, INT TEST CONF P, P376, DOI 10.1109/TEST.2000.894227
   Padmanaban S, 2005, IEEE T COMPUT AID D, V24, P77, DOI 10.1109/TCAD.2004.839488
   Qiu WQ, 2003, INT TEST CONF P, P592
   Shao Y, 2003, J ELECTRON TEST, V19, P447, DOI 10.1023/A:1024648227669
   Sharma M, 2002, INT TEST CONF P, P974, DOI 10.1109/TEST.2002.1041853
   Singhee Amith, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P190, DOI 10.1109/ICCAD.2008.4681573
   Sivaraman M, 2000, IEEE T COMPUT AID D, V19, P1347, DOI 10.1109/43.892858
   Somashekar AM, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P629, DOI 10.1109/ICCD.2015.7357174
   Somashekar AM, 2012, PR IEEE COMP DESIGN, P514, DOI 10.1109/ICCD.2012.6378700
   STEIN ML, 1986, IEEE T COMPUT AID D, V5, P23, DOI 10.1109/TCAD.1986.1270174
   Veetil V, 2011, IEEE T COMPUT AID D, V30, P852, DOI 10.1109/TCAD.2011.2108030
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Wang LC, 2004, IEEE T COMPUT AID D, V23, P1550, DOI 10.1109/TCAD.2004.835137
   Zolotov V, 2010, IEEE T COMPUT AID D, V29, P749, DOI 10.1109/TCAD.2010.2043570
NR 24
TC 2
Z9 2
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 17
DI 10.1145/2940327
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300017
OA Green Published
DA 2024-07-18
ER

PT J
AU Wang, C
   Dong, CS
   Zeng, HB
   Gu, ZH
AF Wang, Chao
   Dong, Chuansheng
   Zeng, Haibo
   Gu, Zonghua
TI Minimizing Stack Memory for Hard Real-Time Applications on Multicore
   Platforms with Partitioned Fixed-Priority or EDF Scheduling
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Multicore; real-time scheduling; partitioned scheduling
ID TASKS
AB Multicore processors are increasingly adopted in resource-constrained real-time embedded applications. In the development of such applications, efficient use of RAM memory is as important as the effective scheduling of software tasks. Preemption Threshold Scheduling (PTS) is a well-known technique for controlling the degree of preemption, possibly improving system schedulability, and to reduce system stack usage. In this paper, we consider partitioned multi-processor scheduling on a multicore processor with either Fixed-Priority or Earliest Deadline First scheduling algorithms with PTS and address the design optimization problem of mapping tasks to processor cores and assignment of task priorities and preemption thresholds with the optimization objective of minimizing system stack usage. We present both optimal solution techniques based on Mixed Integer Linear Programming and efficient heuristic algorithms that can achieve high-quality results. We perform extensive performance evaluations using both synthetic tasksets and industrial case studies.
C1 [Wang, Chao; Gu, Zonghua] Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
   [Dong, Chuansheng] McGill Univ, Dept Comp Sci, Montreal, PQ, Canada.
   [Zeng, Haibo] Virginia Tech, Dept ECE, Blacksburg, VA 24061 USA.
C3 Zhejiang University; McGill University; Virginia Polytechnic Institute &
   State University
RP Gu, ZH (corresponding author), Zhejiang Univ, Coll Comp Sci, Hangzhou 310027, Zhejiang, Peoples R China.
EM superwangzju@gmail.com; dcsfudan@gmail.com; hbzeng@vt.edu;
   zonghua@gmail.com
RI Gu, Zonghua/IWD-6576-2023
OI Gu, Zonghua/0000-0003-4228-2774
FU National Science Foundation of China [61272127]
FX This work was partially supported by the National Science Foundation of
   China under Grant No. 61272127.
CR [Anonymous], P INT C DES ARCH SIG
   [Anonymous], P C DES AUT TEST EUR
   Audsley N., 1991, Optimal priority assignment and feasibility of static priority tasks with arbitrary start times
   BAKER TP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P191, DOI 10.1109/REAL.1990.128747
   Baruah SK, 2006, REAL TIM SYST SYMP P, P379, DOI 10.1109/RTSS.2006.41
   Biondi A, 2015, EUROMICRO, P139, DOI 10.1109/ECRTS.2015.20
   Buttazzo GC, 2005, REAL-TIME SYST, V29, P5, DOI 10.1023/B:TIME.0000048932.30002.d9
   Buttazzo GC, 2013, IEEE T IND INFORM, V9, P3, DOI 10.1109/TII.2012.2188805
   Chen JX, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P385
   Cooprider N, 2007, ACM SIGPLAN NOTICES, V42, P363, DOI 10.1145/1273442.1250776
   Davis RI, 2011, ACM COMPUT SURV, V43, DOI 10.1145/1978802.1978814
   Di Natale M, 2010, IEEE T IND INFORM, V6, P637, DOI 10.1109/TII.2010.2072511
   Diederichs C, 2008, DES AUT TEST EUROPE, P924
   Erika, 2015, ER ENT
   Fan M, 2015, J SYST SOFTWARE, V99, P85, DOI 10.1016/j.jss.2014.09.010
   Freescale, 2015, FREESC AUT MCUS MPUS
   Gai P, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P73, DOI 10.1109/REAL.2001.990598
   Ghattas R, 2007, RTAS 2007: 13TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P147
   Guan N, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391964
   Holzmann GJ, 2006, COMPUTER, V39, P6
   Infineon, 2015, INF MICR
   Jejurikar Ravindra, 2004, P 10 INT C REAL TIM, P25
   Kim Sungjun, 2011, P MEM ARCH ORG WORKS
   Koopman Philip., 2010, BETTER EMBEDDED SYST
   LIU WC, 2015, P 2015 INT C COMP AR, P127
   Nolte T, 2009, IEEE T IND INFORM, V5, P375, DOI 10.1109/TII.2009.2033267
   Rivas MA, 2002, EUROMICRO, P67, DOI 10.1109/EMRTS.2002.1019186
   Saksena M, 2000, REAL TIM SYST SYMP P, P25, DOI 10.1109/REAL.2000.895993
   Schoeberl M, 2015, J SYST ARCHITECT, V61, P449, DOI 10.1016/j.sysarc.2015.04.002
   TINDELL KW, 1992, REAL-TIME SYST, V4, P145, DOI 10.1007/BF00365407
   Yao G., 2010, P 10 ACM INT C EMB S, P109, DOI DOI 10.1145/1879021.1879036
   Yun Wang, 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306), P328, DOI 10.1109/RTCSA.1999.811269
   Zeng HB, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2632160
   Zeng HB, 2013, IEEE T COMPUT, V62, P644, DOI 10.1109/TC.2012.21
   Zhang FX, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442117
   Zhao QL, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2783440
   Zhao QL, 2013, DES AUT TEST EUROPE, P141
NR 37
TC 7
Z9 8
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 46
DI 10.1145/2846096
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000011
DA 2024-07-18
ER

PT J
AU Xu, XQ
   Yu, B
   Gao, JR
   Hsu, CL
   Pan, DZ
AF Xu, Xiaoqing
   Yu, Bei
   Gao, Jhih-Rong
   Hsu, Che-Lun
   Pan, David Z.
TI PARR: Pin-Access Planning and Regular Routing for Self-Aligned Double
   Patterning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; SADP; regular layout; pin access; net
   deferring
AB Pin access has become one of the most difficult challenges for detailed routing in advanced technology nodes, for example, in 14nm and below, for which double-patterning lithography has to be used for manufacturing lower metal routing layers with tight pitches, such as M2 and M3. Self-aligned double patterning (SADP) provides better control on line edge roughness and overlay, but it has very restrictive design constraints and prefers regular layout patterns. This article presents a comprehensive pin-access planning and regular routing framework (PARR) for SADP friendliness. Our key techniques include precomputation of both intracell and intercell pin accessibility, as well as local and global pin-access planning to enable handshaking between standard cell-level pin access and detailed routing under SADP constraints. A pin access-driven rip-up and reroute scheme is proposed to improve the ultimate routability. Our experimental results demonstrate that PARR can achieve much better routability and overlay control compared with previous approaches.
C1 [Xu, Xiaoqing; Gao, Jhih-Rong; Hsu, Che-Lun; Pan, David Z.] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Yu, Bei] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 University of Texas System; University of Texas Austin; Chinese
   University of Hong Kong
RP Xu, XQ (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
EM xiaoqingxu@cerc.utexas.edu; byu@cse.cuhk.edu.hk; jrgao@cerc.utexas.edu;
   chsu1@cerc.utexas.edu; dpan@cerc.utexas.edu
RI Yu, Bei/ABB-3824-2020
OI Yu, Bei/0000-0001-6406-4810
FU National Science Foundation; Semiconductor Research Corporation; Chinese
   University of Hong Kong (CUHK) Direct Grant for Research; Division of
   Computing and Communication Foundations; Direct For Computer & Info Scie
   & Enginr [1218906] Funding Source: National Science Foundation
FX This work is supported in part by the National Science Foundation,
   Semiconductor Research Corporation, and The Chinese University of Hong
   Kong (CUHK) Direct Grant for Research.
CR Alpert C. J., 2013, Consideration of local routing and pin access during VLSI global routing, V13, Patent No. 13252067
   [Anonymous], 2015, GLSVLSI 15
   [Anonymous], 1984, R TREES DYNAMIC INDE
   [Anonymous], 2012, NanGate FreePDK45 Generic Open Cell Library
   Cadence, 2009, LEF DEF LANG REF
   Cadence, 2012, CAD SOC ENC
   Dees W. A.  Jr., 1982, ACM IEEE Nineteenth Design Automation Conference Proceedings, P432
   Dees W. A.  Jr., 1981, ACM IEEE Eighteenth Design Automation Conference Proceedings, P382
   Du Y L, 2013, P ACM IEEE DES AUT C, V93, P6
   GAO JR, 2012, ACM INT S PHYS DES I, P25
   Hsu MK, 2014, ICCAD-IEEE ACM INT, P574, DOI 10.1109/ICCAD.2014.7001408
   Kodama C, 2013, ASIA S PACIF DES AUT, P267, DOI 10.1109/ASPDAC.2013.6509607
   Liu Iou-Jen, 2014, ACM IEEE DES AUT C D, P50
   Luk-Pat G., 2013, P SOC PHOTO-OPT INS
   Luk-Pat G., 2012, P SOC PHOTO-OPT INS
   Ma Y., 2012, P SOC PHOTO-OPT INS
   Mirsaeedi Minoo, 2011, P SOC PHOTO-OPT INS
   Nieberg T, 2011, DES AUT CON, P170
   OpenMP, 2011, OPENMP API SPEC PAR
   Ozdal MM, 2009, IEEE T COMPUT AID D, V28, P340, DOI 10.1109/TCAD.2009.2013274
   Pan DZ, 2013, IEEE T COMPUT AID D, V32, P1453, DOI 10.1109/TCAD.2013.2276751
   Qi ZD, 2014, PR IEEE COMP DESIGN, P97, DOI 10.1109/ICCD.2014.6974668
   Smayling M. C., 2013, P SOC PHOTO-OPT INS
   Synopsys, 2012, SYN DES COMP
   Taghavi T, 2010, ICCAD-IEEE ACM INT, P621, DOI 10.1109/ICCAD.2010.5654225
   Xiao ZG, 2013, ICCAD-IEEE ACM INT, P32, DOI [10.1109/ICCAD.2013.6691094, 10.1109/ISAM.2013.6643480]
   Xiaoqing Xu, 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC). Proceedings, DOI 10.1145/2744769.2744890
   Xu Xiaoqing., 2014, International symp. on physical design, P101
   Yixiao Ding, 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC). Proceedings, DOI 10.1145/2744769.2744821
   Zhang YH, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P45
NR 30
TC 23
Z9 27
U1 6
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 42
DI 10.1145/2842612
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000007
DA 2024-07-18
ER

PT J
AU Duan, Q
   Koneru, A
   Zeng, J
   Chakrabarty, K
   Dispoto, G
AF Duan, Qing
   Koneru, Abhishek
   Zeng, Jun
   Chakrabarty, Krishnendu
   Dispoto, Gary
TI Accurate Analysis and Prediction of Enterprise Service-Level Performance
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Machine learning; prediction;
   optimization
ID SUPPORT-VECTOR MACHINES
AB An enterprise service-level performance time series is a sequence of data points that quantify demand, throughput, average order-delivery time, quality of service, or end-to-end cost. Analytical and predictive models of such time series can be embedded into an enterprise information system (EIS) in order to provide meaningful insights into potential business problems and generate guidance for appropriate solutions. Time-series analysis includes periodicity detection, decomposition, and correlation analysis. Time-series prediction can be modeled as a regression problem to forecast a sequence of future time-series datapoints based on the given time series. The state-of-the-art (baseline) methods employed in time-series prediction generally apply advanced machine-learning algorithms. In this article, we propose a new univariate method for dealing with midterm time-series prediction. The proposed method first analyzes the hierarchical periodic structure in one time series and decomposes it into trend, season, and noise components. By discarding the noise component, the proposed method only focuses on predicting repetitive season and smoothed trend components. As a result, this method significantly improves upon the performance of baseline methods in midterm time-series prediction. Moreover, we propose a new multivariate method for dealing with short-term time-series prediction. The proposed method utilizes cross-correlation information derived from multiple time series. The amount of data taken from each time series for training the regression model is determined by results from hierarchical cross-correlation analysis. Such a data-filtering strategy leads to improved algorithm efficiency and prediction accuracy. By combining statistical methods with advanced machine-learning algorithms, we have achieved a significantly superior performance in both short-term and midterm time-series predictions compared to state-of-the-art (baseline) methods.
C1 [Duan, Qing; Koneru, Abhishek] Duke Univ, Durham, NC 27708 USA.
   [Zeng, Jun; Dispoto, Gary] Hewlett Packard Labs, Palo Alto, CA USA.
   [Chakrabarty, Krishnendu] Duke Univ, Elect & Comp Engn, Durham, NC 27708 USA.
C3 Duke University; Hewlett-Packard; Duke University
RP Koneru, A (corresponding author), 101 Sci Dr 2515 FCIEMAS, Durham, NC 27708 USA.
EM abhishek.koneru@duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
FU HP Labs Open Innovation Research Program
FX This work was supported by a grant from HP Labs Open Innovation Research
   Program.
CR [Anonymous], 2003, NEURAL COMPUT, DOI DOI 10.1111/J.1945-1474.2005.TB00541.X
   Biem A, 2013, IBM J RES DEV, V57, DOI 10.1147/JRD.2013.2243551
   Biswas S, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2566666
   BOLLERSLEV T, 1986, J ECONOMETRICS, V31, P307, DOI 10.1016/0304-4076(86)90063-1
   Box GE, 1994, TIME SERIES ANAL FOR
   Cao LJ, 2003, IEEE T NEURAL NETWOR, V14, P1506, DOI 10.1109/TNN.2003.820556
   Chatfield C., 2013, The analysis of time series: an introduction
   Cherkasova Ludmila., 2002, NOSSDAV 02 P 12 INT, P33
   Cherkassky V, 1997, IEEE Trans Neural Netw, V8, P1564, DOI 10.1109/TNN.1997.641482
   Cleveland Robert B, 1990, J. Off. Stat, V6, P3, DOI DOI 10.1016/J.JNCA.2015.06.008
   Cochran R, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390198
   COOLEY JW, 1965, MATH COMPUT, V19, P297, DOI 10.2307/2003354
   de Freitas N., 1999, Neural Networks for Signal Processing IX: Proceedings of the 1999 IEEE Signal Processing Society Workshop (Cat. No.98TH8468), P31, DOI 10.1109/NNSP.1999.788120
   De Gooijer JG, 2006, INT J FORECASTING, V22, P443, DOI 10.1016/j.ijforecast.2006.01.001
   Dietterich T. G., 2002, Structural, syntactic, and statistical pattern recognition, DOI [DOI 10.1007/3-540-70659-3_2, 10.1007/3-540-70659-3_2]
   Dunn C.L., 2005, ENTERPRISE INFORM SY, V3
   Elfeky MG, 2005, IEEE T KNOWL DATA EN, V17, P875, DOI 10.1109/TKDE.2005.114
   Frank Eibe, 2015, P 30 ANN ACM S APPL
   Gao DS, 2001, 2001 IEEE INTELLIGENT TRANSPORTATION SYSTEMS - PROCEEDINGS, P745, DOI 10.1109/ITSC.2001.948753
   Gmach Daniel, 2007, 2007 IEEE International Symposium on Workload Characterization, P171, DOI 10.1109/IISWC.2007.4362193
   Hall M., 2009, ACM SIGKDD Explor. Newsl, V11, P18, DOI DOI 10.1145/1656274.1656278
   Haykin S., 1994, NEURAL NETWORKS, V2
   Hyndman R.J., 2015, TIME SERIES DATA LIB
   Joachims T., 2006, P 12 ACM SIGKDD INT, P217, DOI [10.1145/1150402.1150429, DOI 10.1145/1150402.1150429]
   Juan DC, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2633606
   Kuhn H.W., 1951, P 2 BERKELEY S MATH, DOI DOI 10.1007/BF01582292
   Li ZH, 2014, STUD BIG DATA, V1, P41, DOI 10.1007/978-3-642-40837-3_2
   Meyer BH, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2535575
   Moody J., 1994, NEURAL NETWORKS CAPI
   Muller K.-R., 1997, Artificial Neural Networks - ICANN '97. 7th International Conference Proceedings, P999, DOI 10.1007/BFb0020283
   Pindyck R.S., 1981, ECONOMETRIC MODELS E, V2
   Reyna R, 2001, 2001 IEEE INTELLIGENT TRANSPORTATION SYSTEMS - PROCEEDINGS, P268, DOI 10.1109/ITSC.2001.948667
   Rosales R, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2594481
   Schneider R, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2647954
   Smola AJ, 2004, STAT COMPUT, V14, P199, DOI 10.1023/B:STCO.0000035301.49549.88
   Sorjamaa A, 2007, NEUROCOMPUTING, V70, P2861, DOI 10.1016/j.neucom.2006.06.015
   Tu CH, 2014, ACM T DES AUTOMAT EL, V19, DOI 10.1145/2566660
   Wu CH, 2003, 2003 IEEE INTELLIGENT TRANSPORTATION SYSTEMS PROCEEDINGS, VOLS. 1 & 2, P1438
   Xu LD, 2011, IEEE T IND INFORM, V7, P630, DOI 10.1109/TII.2011.2167156
   Ye FM, 2014, IEEE T COMPUT AID D, V33, P279, DOI 10.1109/TCAD.2013.2287184
   Ye FM, 2013, IEEE T COMPUT AID D, V32, P723, DOI 10.1109/TCAD.2012.2234827
   Zeng J., 2010, J IMAGING SCI TECHN, V54, P6
NR 42
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 52
DI 10.1145/2757279
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900006
DA 2024-07-18
ER

PT J
AU Ravi, S
   Joseph, M
AF Ravi, Srivaths
   Joseph, Michael
TI High-Level Test Synthesis: A Survey from Synthesis Process Flow
   Perspective
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Languages; Reliability; Allocation; behavioral
   modification; controller synthesis; high-level test synthesis;
   partitioning; scheduling
ID FINITE-STATE MACHINES; BEHAVIORAL SYNTHESIS; TESTABILITY; CONTROLLER;
   ENHANCEMENT; ALLOCATION; CIRCUITS; DESIGNS
AB High-level test synthesis is a special class of high-level synthesis having testability as one of the important components. This article presents a detailed survey on recent developments in high-level test synthesis from a synthesis process flow perspective. It also presents a survey on controller synthesis techniques for testability.
C1 [Ravi, Srivaths] Sudharsan Engn Coll, Elect & Commun Engn Dept, Pudukkottai, Tamil Nadu, India.
   [Joseph, Michael] St Josephs Coll Engn & Technol, Dept Comp Sci & Engn, Thanjavur, Tamil Nadu, India.
RP Ravi, S (corresponding author), Sudharsan Engn Coll, Elect & Commun Engn Dept, Pudukkottai, Tamil Nadu, India.
EM ravi.vlsi29@gmail.com
RI S, Ravi/F-6716-2019; Ravi, S./ABD-4950-2020; S, Ravi/GSN-7700-2022
OI S, Ravi/0000-0002-2071-1550; S, Ravi/0000-0002-2071-1550
CR Abramovici M., 2006, DIGITAL SYSTEMS TEST
   Agrawal V. D., 1990, EDAC. Proceedings of the European Design Automation Conference, P612, DOI 10.1109/EDAC.1990.136719
   ALPERT CJ, 1995, INTEGRATION, V19, P1, DOI 10.1016/0167-9260(95)00008-4
   Avra L., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P463, DOI 10.1109/TEST.1991.519708
   Bashari AP, 2007, LECT NOTES ENG COMP, P486
   Berthelot D, 2000, IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P133, DOI 10.1109/ETW.2000.873790
   Bhatia S., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P272, DOI 10.1109/EDTC.1994.326865
   Bhatia S, 1998, IEEE T VLSI SYST, V6, P608, DOI 10.1109/92.736134
   Bhattacharya S., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P304, DOI 10.1109/92.238444
   Carletta JE, 1997, J ELECTRON TEST, V11, P9, DOI 10.1023/A:1008291616071
   Chang KH, 2005, LECT NOTES COMPUT SC, V3731, P525
   CHEN CH, 1994, IEEE T COMPUT AID D, V13, P777, DOI 10.1109/43.285251
   Cheng B., 2007, TSINGHUA SCI TECHNOL, V12, P134
   Chiplunkar N. N., 2011, VLSI CAD
   Chung K.-S., 2000, P 10 GREAT LAK S VLS, P156
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   Devadas S., 1991, Digest of Papers. 1991 VLSI Test Symposium. Chip-to-System Test Concerns for the 90's (Cat. No.91TH0353-3), P22, DOI 10.1109/VTEST.1991.208127
   Dey S, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P205, DOI 10.1109/ASPDAC.1998.669447
   DEY S, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P20, DOI 10.1109/ICCAD.1993.580025
   Dey S., 2006, IEEE T COMPUT AID D, V17, P157
   Einspahr KL, 1999, IEEE T COMPUT AID D, V18, P1780, DOI 10.1109/43.811327
   Eschermann B., 1990, Digest of Papers. Fault-Tolerant Computing: 20th International Symposium (Cat. No.90CH2877-9), P390, DOI 10.1109/FTCS.1990.89393
   ESCHERMANN B, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P372, DOI 10.1145/127601.127697
   Fernandez V, 1997, ELECTRON LETT, V33, P1596, DOI 10.1049/el:19971114
   Fernandez V, 1996, EUR CONF DESIG AUTOM, P481, DOI 10.1109/EDTC.1996.494344
   Flottes ML, 2002, VLSI DES, V15, P491, DOI 10.1080/1065514021000012101
   FLOTTES ML, 1995, EUR CONF DESIG AUTOM, P198, DOI 10.1109/EDTC.1995.470392
   Gerez S.H., 1998, Algorithms for VLSI Design Automation
   Ghosh I, 1998, INTEGRATION, V26, P79, DOI 10.1016/S0167-9260(98)00022-4
   Girard P, 2002, IEEE DES TEST COMPUT, V19, P82, DOI 10.1109/MDT.2002.1003802
   Gu XL, 1997, EUR CONF DESIG AUTOM, P153, DOI 10.1109/EDTC.1997.582351
   Harmanani H., 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems (IEEE Cat. No.04EX799), P65, DOI 10.1109/NEWCAS.2004.1359018
   HARRIS IG, 1994, ACM IEEE D, P206
   HELLEBRAND S, 1994, IEEE IC CAD, P110
   Hsu FF, 1996, IEEE IC CAD, P322, DOI 10.1109/ICCAD.1996.569720
   Hsu FF, 1996, 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, P139, DOI 10.1109/ISSS.1996.565896
   Huang LR, 1996, PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), P142, DOI 10.1109/ATS.1996.555151
   Joseph M., 2007, P 15 INT C ADV COMP, P18
   Lala PK, 2010, VLSI DES, DOI 10.1155/2010/639747
   Lala PK, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P273, DOI 10.1109/ATS.2001.990295
   Lee D, 1996, P IEEE, V84, P1090, DOI 10.1109/5.533956
   Lee T.-C., 1993, 30th Design Automation Conference. Proceedings 1993 (IEEE Cat. No.93CH3262-3), P292
   Lee T.-C., 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.92CH03183-1), P616, DOI 10.1109/ICCAD.1992.279303
   LEE TC, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P29, DOI 10.1109/ICCD.1992.276212
   MAJUMDAR A, 1992, P INT S FAULT TOL CO, P272
   Makris Y, 2004, IEEE T RELIAB, V53, P269, DOI 10.1109/TR.2004.829175
   Makris Y, 2002, J ELECTRON TEST, V18, P29, DOI 10.1023/A:1013723905896
   Mathur A, 2009, IEEE DES TEST COMPUT, V26, P88, DOI 10.1109/MDT.2009.79
   MCFARLAND MC, 1990, P IEEE, V78, P301, DOI 10.1109/5.52214
   Mitra S, 1997, TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P547, DOI 10.1109/ICVD.1997.568207
   MUKHERJEE D, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P720, DOI 10.1109/ICCAD.1993.580168
   Nourani M, 2001, ACM T DES AUTOMAT EL, V6, P401, DOI 10.1145/383251.383258
   Oikonomakos P, 2006, IEEE T COMPUT, V55, P1423, DOI 10.1109/TC.2006.185
   Olcoz K, 1998, EUROMICRO CONF PROC, P99, DOI 10.1109/EURMIC.1998.711783
   PAPACHRISTOU CA, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P766, DOI 10.1109/ISCAS.1989.100463
   PAPACHRISTOU CA, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P378, DOI 10.1145/127601.127698
   Parulkar I, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P66, DOI 10.1109/DATE.1998.655838
   PARULKAR I, 1995, DES AUT CON, P395
   Peng Z., 1995, P 2 INT TEST SYNTH W
   POTKONJAK M, 1995, IEEE T COMPUT AID D, V14, P531, DOI 10.1109/43.384414
   Punitha A., 2009, International Journal of Recent Trends in Engineering, V2, P22
   Qiang S, 2009, 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, P1251, DOI 10.1109/ASICON.2009.5351214
   Ravi S, 1998, J ELECTRON TEST, V13, P201, DOI 10.1023/A:1008314022796
   RAVIKUMAR CP, 1996, P 9 INT C VLSI DES, P205
   Roy RK, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P293, DOI 10.1109/TEST.1995.529845
   Safari S, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P609
   Sarkar S, 2009, IEEE DES TEST COMPUT, V26, P34, DOI 10.1109/MDT.2009.84
   Sun Q., 2007, TSINGHUA SCI TECHNOL, V12, P57, DOI DOI 10.1016/s1007-0214(07)70084-6
   Thomas T., 1994, Proceedings 12th IEEE VLSI Test Symposium (Cat. No.94TH0645-2), P427, DOI 10.1109/VTEST.1994.292278
   Vishakantaiah P., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P63, DOI 10.1109/ICCD.1993.393404
   Vishakantaiah P., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P273, DOI 10.1109/DAC.1992.227793
   Wagner KD, 1996, DES AUT CON, P131, DOI 10.1109/DAC.1996.545559
   Wang SJ, 2000, J INF SCI ENG, V16, P719
   Weste N.H. E., 1994, PRINCIPLES CMOS VLSI
   Yang LTR, 2001, 14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P115, DOI 10.1109/SBCCI.2001.953013
   Yang TR, 2000, J SYST ARCHITECT, V46, P209, DOI 10.1016/S1383-7621(98)00079-4
   Yang TR, 1998, P IEEE INT ASIC C&E, P81, DOI 10.1109/ASIC.1998.722808
   Yang TR, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P74, DOI 10.1109/DATE.1998.655839
   Youn-Long Lin, 1997, ACM Transactions on Design Automation of Electronic Systems, V2, P2, DOI 10.1145/250243.250245
NR 79
TC 5
Z9 5
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 38
DI 10.1145/2627754
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600007
DA 2024-07-18
ER

PT J
AU Huang, PC
   Chang, YH
   Lam, KY
   Wang, JT
   Huang, CC
AF Huang, Po-Chun
   Chang, Yuan-Hao
   Lam, Kam-Yiu
   Wang, Jian-Tao
   Huang, Chien-Chin
TI Garbage Collection for Multiversion Index in Flash-Based Embedded
   Databases
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Database systems; cyber-physical
   systems (CPSes); flash memory; garbage collection; multiversion B+-tree
   (MVBT)
ID TRANSLATION LAYER; MEMORY; STORAGE
AB Recently, flash-based embedded databases have gained their momentum in various control and monitoring systems, such as cyber-physical systems (CPSes). To support the functionality to access the historical data, a multiversion index is adopted to simultaneously maintain multiple versions of data items, as well as their index information. However, maintaining a multiversion index on flash memory incurs considerable performance overheads on garbage collection, which is to reclaim the spaces occupied by the outdated/invalid data items and their index information on flash memory. In this work, we propose an efficient garbage collection strategy to solve the garbage collection issues of flash-based multiversion databases. In particular, a version-trackingmethod is proposed to accelerate the performance on the process on identifying/reclaiming the space of invalid data and their indexes, and a pre-summary method is also designed to solve the cascading update problem that is caused by the write-once nature of flashmemory and is worsened when more versions refer to the same data item. The capability of the proposed strategy is then verified by analytical and experimental studies.
C1 [Huang, Po-Chun; Chang, Yuan-Hao; Huang, Chien-Chin] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
   [Lam, Kam-Yiu; Wang, Jian-Tao] City Univ Hong Kong, Hong Kong, Hong Kong, Peoples R China.
C3 Academia Sinica - Taiwan; City University of Hong Kong
RP Chang, YH (corresponding author), Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan.
EM johnson@iis.sinica.edu.tw
RI Chang, Yuan-Hao/ABA-6935-2020; Lam, Kam Yiu/W-3711-2018
OI Chang, Yuan-Hao/0000-0002-1282-2111; Lam, Kam-Yiu/0000-0003-0673-3566
FU National Science Council [102-2220-E-001-001, 102-2221-E-001-009-MY3]
FX This work was supported in part by the National Science Council under
   grant nos. 102-2220-E-001-001 and 102-2221-E-001-009-MY3.
CR Agrawal D, 2010, IEEE INT CONF EMBED, P227, DOI 10.1109/RTCSA.2010.10
   Becker B., 1996, VLDB Journal, V5, P264, DOI 10.1007/s007780050028
   Brown N., 2012, NILFS2 SCORE CARD
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chiang ML, 1999, J SYST SOFTWARE, V48, P213, DOI 10.1016/S0164-1212(99)00059-X
   Chiang ML, 1999, SOFTWARE PRACT EXPER, V29, P267, DOI 10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   Crossbow Technology, 2013, MIC 2 WIR MEAS SYST
   Dou AJ, 2008, REAL TIM SYST SYMP P, P335, DOI 10.1109/RTSS.2008.30
   Du YH, 2006, ICAT 2006: 16TH INTERNATIONAL CONFERENCE ON ARTIFICIAL REALITY AND TELEXISTENCE - WORSHOPS, PROCEEDINGS, P532
   Gupta A, 2009, ACM SIGPLAN NOTICES, V44, P229, DOI 10.1145/1508284.1508271
   Han LZ, 2006, LECT NOTES COMPUT SC, V4159, P103
   Han-Joon Kim, 1999, Proceedings. Twenty-Third Annual International Computer Software and Applications Conference (Cat. No.99CB37032), P284, DOI 10.1109/CMPSAC.1999.812717
   Hwang J.-Y., 2013, EMB LIN C
   Kang Dongwon., 2007, EMSOFT, P144
   KAWAGUCHI A, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P155
   Kim J, 2002, IEEE T CONSUM ELECTR, V48, P366
   Kim J., 2012, FLASH FRIENDLY FILE
   Konishi R., 2006, Operating Systems Review, V40, P102, DOI 10.1145/1151374.1151375
   Lee SW, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1275986.1275990
   Li M, 2009, ACM T SENSOR NETWORK, V5, DOI 10.1145/1498915.1498916
   Manning C., 2001, YAFFS SPECIFICATION
   Mathur Gaurav., 2006, P 4 INT C EMBEDDED N, P195
   ROSENBLUM M, 1992, ACM T COMPUT SYST, V10, P26, DOI 10.1145/146941.146943
   SA. Tinynode, 2013, PROD SHEET
   *SAMS EL, 2006, 2G 8 BIT NAND FLASH
   Samsung Electronics, 2009, PAG PROGR ADDR MLC N
   Samsung Electronics, 2006, SAMS EL 256M 8 BIT N
   Shimmer, 2013, SHIMMER3 WIR SENS PL
   Woodhouse David., 2001, JFFS : The Journalling Flash File System
   Zeinalipour-Yazti D, 2005, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P31
NR 32
TC 8
Z9 8
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 25
DI 10.1145/2611757
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000004
DA 2024-07-18
ER

PT J
AU Jing, NF
   Lee, JY
   Feng, Z
   He, WF
   Mao, ZG
   He, L
AF Jing, Naifeng
   Lee, Ju-Yueh
   Feng, Zhe
   He, Weifeng
   Mao, Zhigang
   He, Lei
TI SEU Fault Evaluation and Characteristics for SRAM-Based FPGA
   Architectures and Synthesis Algorithms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Measurement; FPGA; soft error; SER; interconnect;
   routing; architecture; synthesis
ID PLACE
AB Reliability has become an increasingly important concern for SRAM-based field programmable gate arrays (FPGAs). Targeting SEU (single event upset) in SRAM-based FPGAs, this article first develops an SEU evaluation framework that can quantify the failure sensitivity for each configuration bit during design time. This framework considers detailed fault behavior and logic masking on a post-layout FPGA application and performs logic simulation on various circuit elements for fault evaluation. Applying this framework on MCNC benchmark circuits, we first characterize SEUs with respect to different FPGA circuits and architectures, for example, bidirectional routing and unidirectional routing. We show that in both routing architectures, interconnects not only contribute to the lion's share of the SEU-induced functional failures, but also present higher failure rates per configuration bits than LUTs. Particularly, local interconnect multiplexers in logic blocks have the highest failure rate per configuration bit. Then, we evaluate three recently proposed SEU mitigation algorithms, IPD, IPF, and IPV, which are all logic resynthesis-based with little or no overhead on placement and routing. Different fault mitigating capabilities at the chip level are revealed, and it demonstrates that algorithms with explicit consideration for interconnect significantly mitigate the SEU at the chip level, for example, IPV achieves 61% failure rate reduction on average against IPF with about 15%. In addition, the combination of the three algorithms delivers over 70% failure rate reduction on average at the chip level. The experiments also reveal that in order to improve fault tolerance at the chip level, it is necessary for future fault mitigation algorithms to concern not only LUT or interconnect faults, but also their interactions. We envision that our framework can be used to cast more useful insights for more robust FPGA circuits, architectures, and better synthesis algorithms.
C1 [Jing, Naifeng; He, Weifeng; Mao, Zhigang] Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China.
   [Lee, Ju-Yueh; Feng, Zhe; He, Lei] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA.
C3 Shanghai Jiao Tong University; University of California System;
   University of California Los Angeles
RP Jing, NF (corresponding author), Shanghai Jiao Tong Univ, Sch Microelect, Shanghai, Peoples R China.
EM jingnaifeng@ic.sjtu.edu.cn
FU National Hi-Tech Research and Development Program (863) of China
   [2009AA01170]
FX This work is supported by the National Hi-Tech Research and Development
   Program (863) of China under Grant 2009AA01170.
CR [Anonymous], 2010, VIRT 6 FAM OV
   Asadi Ghazanfar., 2005, P 2005 ACMSIGDA 13 I, P149
   Asadi H, 2007, IEEE T NUCL SCI, V54, P2714, DOI 10.1109/TNS.2007.910426
   Bellato M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P584, DOI 10.1109/DATE.2004.1268908
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Chapman K., 2010, SEU strategies for Virtex-5 Devices
   Gao HX, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P159
   Golshan S, 2007, DES AUT CON, P330, DOI 10.1109/DAC.2007.375181
   GRAHAM P., 2003, P INT C MIL AER PROG
   Heron O., 2005, P INT C FIELD PROGR
   Jing NF, 2011, ICCAD-IEEE ACM INT, P582, DOI 10.1109/ICCAD.2011.6105389
   Johnson E, 2003, IEEE T NUCL SCI, V50, P2147, DOI 10.1109/TNS.2003.821791
   Jose M, 2010, DES AUT CON, P469
   Krishnaswamy S, 2007, IEEE IC CAD, P149, DOI 10.1109/ICCAD.2007.4397258
   Lee JY, 2010, ICCAD-IEEE ACM INT, P143, DOI 10.1109/ICCAD.2010.5654113
   Lemieux G, 2004, 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P41, DOI 10.1109/FPT.2004.1393249
   Luckenbill S, 2010, DES AUT TEST EUROPE, P783
   Luu J., 2009, Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '09, P133
   Naifeng Jing, 2011, 2011 International Conference on Field Programmable Logic and Applications, P282, DOI 10.1109/FPL.2011.57
   Rebaudengo M, 2002, LECT NOTES COMPUT SC, V2438, P607
   Reddy ESS, 2005, I CONF VLSI DESIGN, P736, DOI 10.1109/ICVD.2005.79
   Smith Alastair M., 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P54, DOI 10.1109/FPT.2009.5377647
   Sterpone L, 2006, IEEE T COMPUT, V55, P732, DOI 10.1109/TC.2006.82
   Yu Hu, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P706, DOI 10.1109/ICCAD.2008.4681654
   Zhe Feng, 2011, 2011 International Conference on Field Programmable Logic and Applications, P482, DOI 10.1109/FPL.2011.95
   Zhe Feng, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P105
NR 26
TC 16
Z9 18
U1 0
U2 27
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 13
DI 10.1145/2390191.2390204
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lam, TK
   Tang, WC
   Yang, XQ
   Wu, YL
AF Lam, Tak-Kei
   Tang, Wai-Chung
   Yang, Xiaoqing
   Wu, Yu-Liang
TI ECR: A Powerful and Low-Complexity Error Cancellation Rewiring Scheme
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Rewiring; error cancellation; ATPG
ID LOGIC; OPTIMIZATION; REMOVAL
AB Rewiring is known to be a class of logic restructuring technique that is at least equally powerful in flexibility compared to other logic transformation techniques. Especially it is wiring sensitive and is particularly useful for interconnect-based circuit synthesis processes. One of the most well-studied rewiring techniques is the ATPG-based Redundancy Addition and Removal (RAR) technique which adds a redundant alternative wire to make an originally irredundant target wire become redundant and thus removable. In this article, we propose a new Error-Cancellation-based Rewiring scheme (ECR) which can also identify non-RAR-based rewiring operations with high efficiency. In ECR scheme, it is not necessary for alternative wires to be redundant. Based on the notion of error cancellation, we analyze and reformulate the rewiring problem, and a more generalized rewiring scheme is developed to detect more rewiring cases which are not obtainable by existing schemes while it still maintains a low runtime complexity. Comparing with the most recent non-RAR rewiring tool IRRA, the total number of alternative wires found by our approach is about doubled (202%) while the CPU time used is just slightly more (8%) upon benchmarks preoptimized by ABC's rewriting. Our experimental results also suggest that the ECR engine is more powerful than IRRA in FPGA technology mapping.
C1 [Lam, Tak-Kei; Tang, Wai-Chung; Yang, Xiaoqing; Wu, Yu-Liang] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 Chinese University of Hong Kong
RP Lam, TK (corresponding author), Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
EM tklam@csr.cuhk.edu.hk
FU Hong Kong [CUHK-DG2050501, RGC2150648, ITS/261/09FP]
FX This work has been supported in part by Hong Kong CUHK-DG2050501,
   RGC2150648 and ITS/261/09FP grants.
CR Becker B., 1991, EDAC. Proceedings of the European Conference on Design Automation, P497, DOI 10.1109/EDAC.1991.206457
   CHAN D., 2004, P INT C COMP AID DES
   CHANG C. W. J., 2001, GREAT LAK S VLSI, P103, DOI DOI 10.1145/368122.368880
   Chang C. W. J., 2001, P 2001 IEEE ACM INT, P609
   Chang CW, 2007, MICROELECTRON ENG, V84, P229, DOI 10.1016/j.mee.2006.02.017
   Chang SC, 1999, IEEE T COMPUT, V48, P962, DOI 10.1109/12.795224
   Chang SC, 1996, IEEE T COMPUT AID D, V15, P1494, DOI 10.1109/43.552082
   CHANG SC, 1994, ACM IEEE D, P308
   Chen YC, 2010, DES AUT CON, P505
   Cheng DI, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P650, DOI 10.1109/ICCAD.1995.480198
   Chim FS, 2009, ASIA S PACIF DES AUT, P197, DOI 10.1109/ASPDAC.2009.4796480
   Cong J, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P672, DOI 10.1109/ICCAD.2002.1167604
   Damiani M., 1990, Digest of Technical Papers, P502
   ENTRENA LA, 1995, IEEE T COMPUT AID D, V14, P909, DOI 10.1109/43.391740
   Iyer MA, 1996, IEEE T VLSI SYST, V4, P295, DOI 10.1109/92.502203
   Jiang MQ, 2009, 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, P174, DOI 10.1109/VDAT.2009.5158123
   Kirkland T., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P502, DOI 10.1145/37888.37963
   Kunz W., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P816, DOI 10.1109/TEST.1992.527905
   Kwang-Ting Cheng, 1993, [1993] Proceedings The European Conference on Design Automation with the European Event in ASIC Design, P373, DOI 10.1109/EDAC.1993.386447
   Lin CC, 2009, DES AUT TEST EUROPE, P324
   Mishchenko A, 2006, DES AUT CON, P532, DOI 10.1109/DAC.2006.229287
   MUROGA S, 1989, IEEE T COMPUT, V38, P1404, DOI 10.1109/12.35836
   Plaza SM, 2007, ASIA S PACIF DES AUT, P414
   Sinha S, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P103, DOI 10.1109/ICCAD.1998.742858
   Tafertshofer P, 2000, IEEE T COMPUT AID D, V19, P907, DOI 10.1109/43.856977
   Tang WC, 2007, IEEE INT SYMP CIRC S, P1049, DOI 10.1109/ISCAS.2007.378150
   Wu CA, 2009, ASIA S PACIF DES AUT, P191, DOI 10.1109/ASPDAC.2009.4796479
   Wu YL, 2003, IEEE T VLSI SYST, V11, P451, DOI 10.1109/TVLSI.2003.812369
   Yung-Chih Chen, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P785, DOI 10.1145/1687399.1687545
   Zhou CL, 2007, DES AUT CON, P922, DOI 10.1109/DAC.2007.375296
   Zhu Q, 2006, DES AUT CON, P229, DOI 10.1109/DAC.2006.229206
NR 31
TC 1
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 50
DI 10.1145/2348839.2348854
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000015
DA 2024-07-18
ER

PT J
AU Verbeek, F
   Schmaltz, J
AF Verbeek, Freek
   Schmaltz, Julien
TI Towards the Formal Verification of Cache Coherency at the Architectural
   Level
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Theory; Formal methods; interactive theorem proving; Nocs;
   deadlock; cache coherency
ID MODEL CHECKING; DEADLOCK
AB Cache coherency is one of the major issues in multicore systems. Formal methods, in particular model-checking, have been successful at verifying high-level protocols, but, to the best of our knowledge, the verification of cache coherency at the architectural level is still an open issue. All existing verification efforts assume a reliable interconnect, that is, messages eventually reach their destination. We discuss the challenge of discharging this assumption at the architectural level where implementation details of the interconnect are mixed with a cache coherency protocol. Our automatic approach is based on a well-defined set of primitives to express architectural models, a generic model of communication fabrics expressed in an automated theorem proving system, and a dedicated algorithm for deadlock and livelock detection. We argue that reliability depends on the interaction between the interconnect and the cache coherency protocol. They must be verified altogether as their combination creates intricate message dependencies. We sketch our verification approach and apply it to a simple write-invalidate protocol on the Spidergon network-on-chip from STMicroelectronics. Our approach is promising. For this simple protocol, networks with tens of agents and hundreds of components can be analyzed within seconds.
C1 [Verbeek, Freek] Radboud Univ Nijmegen, Dept Comp Sci, Nijmegen, Netherlands.
C3 Radboud University Nijmegen
RP Verbeek, F (corresponding author), Radboud Univ Nijmegen, Dept Comp Sci, Nijmegen, Netherlands.
EM f.verbeek@cs.ru.nl
FU NOW/EW project Formal Validation of Deadlock Avoidance Mechanisms
   (FVDAM) [612.064.811]; Intel Corporation
FX This research is supported by NOW/EW project Formal Validation of
   Deadlock Avoidance Mechanisms (FVDAM) under grant no. 612.064.811 and by
   a grant from Intel Corporation.
CR [Anonymous], VLSI DESIGN
   Baier C, 2008, PRINCIPLES OF MODEL CHECKING, P1
   Baukus K., 2002, Verification, Model Checking, and Abstract Interpretation. Third International Workshop, VMCAI 2002. Revised Papers (Lecture Notes in Computer Science Vol.2294), P317
   Benini L, 2002, COMPUTER, V35, P70, DOI 10.1109/2.976921
   Chatterjee S, 2010, INT HIGH LEVEL DESIG, P42, DOI 10.1109/HLDVT.2010.5496662
   Chatterjee S, 2010, LECT NOTES COMPUT SC, V6174, P321, DOI 10.1007/978-3-642-14295-6_29
   Chen XF, 2010, FORM METHOD SYST DES, V36, P37, DOI 10.1007/s10703-010-0092-y
   Chou CT, 2004, LECT NOTES COMPUT SC, V3312, P382
   Coppola M., 2009, DESIGN INTERCONNECT
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Delzanno G, 2003, FORM METHOD SYST DES, V23, P257, DOI 10.1023/A:1026276129010
   Emerson EA, 2003, LECT NOTES COMPUT SC, V2860, P247
   Emerson EA, 2003, LECT NOTES COMPUT SC, V2619, P144
   Gotmanov A, 2011, LECT NOTES COMPUT SC, V6538, P214, DOI 10.1007/978-3-642-18275-4_16
   MARTIN M. M. K, 2005, P INT C COMP DES ICC
   McMillan K. L., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P179
   Meng Zhang, 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P471, DOI 10.1109/MICRO.2010.11
   Moore JS, 1998, LECT NOTES COMPUT SC, V1427, P29, DOI 10.1007/BFb0028728
   NI LM, 1993, COMPUTER, V26, P62, DOI 10.1109/2.191995
   O'Leary John, 2009, Proceedings of the 2009 9th International Conference Formal Methods in Computer-Aided Design (FMCAD), P172, DOI 10.1109/FMCAD.2009.5351126
   Pandav S, 2005, LECT NOTES COMPUT SC, V3725, P317
   PARK S, 2006, P SIGCHI C HUM FACT, P677
   Plakal M., 1998, SPAA '98. Tenth Annual ACM Symposium on Parallel Algorithms and Architectures, P67, DOI 10.1145/277651.277672
   Pong F, 1997, ACM COMPUT SURV, V29, P82, DOI 10.1145/248621.248624
   Pong P, 2000, IEEE T PARALL DISTR, V11, P989, DOI 10.1109/71.879780
   Ray S, 2007, IEEE DES TEST COMPUT, V24, P132, DOI 10.1109/MDT.2007.38
   VERBEEK F, 2011, ACM T DES A IN PRESS
   VERBEEK F, 2011, P C FORM METH COMP A
NR 29
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 20
DI 10.1145/2209291.2209293
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000002
DA 2024-07-18
ER

PT J
AU Sun, GY
   Yang, HZ
   Xie, Y
AF Sun, Guangyu
   Yang, Huazhong
   Xie, Yuan
TI Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; 3D; NUCA; thermal control; data migration; power
   gating
ID 3D; ARCHITECTURE
AB Three-dimensional (3D) stacking technology enables integration of more memory on top of chip multiprocessors (CMPs). As the number of cores and the capacity of on-chip memory increase, the Non-Uniform Cache Architecture (NUCA) becomes more attractive. Compared to 2D cases, 3D stacking provides more options for the design of on-chip memory due to numerous advantages, such as the extra layout dimension, low latency across layers, etc. On the other hand, 3D stacking aggravates the thermal problem due to the increase of power density. In this work, we first study the design of 3D-stacked set-associative L2 caches through managing the placement of cache ways. The evaluation results show that the placement and corresponding management of 3D cache ways have an impact on the performance of CMPs. Then, we show that the efficiency of thermal control is also related to the placement of cache ways. For caches implemented with different memory technologies, the placement and management of cache ways have different effects on power consumption and power distribution. Consequently, we propose techniques to improve the efficiency of thermal control for different memory technologies. The evaluation results show the trade-off between performance and thermal control efficiency.
C1 [Sun, Guangyu] Peking Univ, Ctr Energy Efficient Comp & Applicat, Beijing, Peoples R China.
   [Yang, Huazhong] Tsinghua Univ, Dept Elect Engn, Beijing, Peoples R China.
   [Xie, Yuan] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
C3 Peking University; Tsinghua University; Pennsylvania Commonwealth System
   of Higher Education (PCSHE); Pennsylvania State University; Pennsylvania
   State University - University Park
RP Sun, GY (corresponding author), Peking Univ, Ctr Energy Efficient Comp & Applicat, Beijing, Peoples R China.
EM gsun@cse.psu.edu
RI Wang, Fei/KEH-6292-2024
FU SRC; NSFC [61028006, 61021001]; NSF [0905365, 0903432, 1017277];
   Division Of Computer and Network Systems; Direct For Computer & Info
   Scie & Enginr [0905365] Funding Source: National Science Foundation;
   Division of Computing and Communication Foundations; Direct For Computer
   & Info Scie & Enginr [0903432] Funding Source: National Science
   Foundation; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [1017277] Funding Source: National
   Science Foundation
FX This work is supported in part by SRC grants, NSFC 61028006 and
   61021001, NSF 0905365, 0903432, and 1017277.
CR Ababei C, 2005, IEEE DES TEST COMPUT, V22, P520, DOI 10.1109/MDT.2005.150
   Albonesi D. H., 1997, Proceedings. 1997 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.97TB100161), P126, DOI 10.1109/PACT.1997.644009
   Albonesi DH, 1999, INT SYMP MICROARCH, P248, DOI 10.1109/MICRO.1999.809463
   [Anonymous], 2006, ACM Journal on Emerging Technologies in Computing Systems (JETC), DOI [10.1145/1148015.1148016, DOI 10.1145/1148015.1148016]
   Burger D, 1997, IEEE MICRO, V17, P55, DOI 10.1109/40.641597
   Chishti Z, 2005, CONF PROC INT SYMP C, P357, DOI 10.1109/ISCA.2005.39
   Chishti Z, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P55
   DAVIS J., 2005, P INT C PAR COMP TEC
   Davis WR, 2005, IEEE DES TEST COMPUT, V22, P498, DOI 10.1109/MDT.2005.136
   Diao ZT, 2007, J PHYS-CONDENS MAT, V19, DOI 10.1088/0953-8984/19/16/165209
   DONG X., 2010, P C EXH DES AUT TEST
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Huang W, 2004, DES AUT CON, P878
   Joyner JW, 2002, IEEE INT INTERC TECH, P148, DOI 10.1109/IITC.2002.1014915
   Kim C., 2002, P INT C ARCH SUPP PR
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   Li F, 2006, CONF PROC INT SYMP C, P130, DOI 10.1145/1150019.1136497
   Loi GL, 2006, DES AUT CON, P991, DOI 10.1109/DAC.2006.229426
   Madan N, 2009, INT S HIGH PERF COMP, P262, DOI 10.1109/HPCA.2009.4798261
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   MENG Y., 2005, ACM T ARCHITEC CODE
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   Sun GY, 2009, I SYMPOS LOW POWER E, P295
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Xu Y, 2009, INT S HIGH PERF COMP, P30, DOI 10.1109/HPCA.2009.4798234
   Zhao WS, 2006, BMAS 2006: PROCEEDINGS OF THE 2006 IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION WORKSHOP, P40, DOI 10.1109/BMAS.2006.283467
NR 28
TC 13
Z9 14
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2012
VL 17
IS 2
AR 13
DI 10.1145/2159542.2159545
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 929ZH
UT WOS:000303104000003
DA 2024-07-18
ER

PT J
AU Han, YD
   Chakraborty, K
   Roy, S
   Kuntamukkala, V
AF Han, Yiding
   Chakraborty, Koushik
   Roy, Sanghamitra
   Kuntamukkala, Vilasita
TI Design and Implementation of a Throughput-Optimized GPU Floorplanning
   Algorithm
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Parallel CAD; floorplanning; GPU
AB In this article, we propose a novel floorplanning algorithm for GPUs. Floorplanning is an inherently sequential algorithm, far from the typical programs suitable for Single-Instruction Multiple-Thread (SIMT)-style concurrency in a GPU. We propose a fundamentally different approach of exploring the floorplan solution space, where we evaluate concurrent moves on a given floorplan. We illustrate several performance optimization techniques for this algorithm in GPUs. To improve the solution quality, we present a comprehensive exploration of the design space, including various techniques to adapt the annealing approach in a GPU. Compared to the sequential algorithm, our techniques achieve 6-188X speedup for a range of MCNC and GSRC benchmarks, while delivering comparable or better solution quality.
C1 [Han, Yiding; Chakraborty, Koushik; Roy, Sanghamitra; Kuntamukkala, Vilasita] Utah State Univ, Dept Elect & Comp Engn, Logan, UT 84322 USA.
C3 Utah System of Higher Education; Utah State University
RP Chakraborty, K (corresponding author), Utah State Univ, Dept Elect & Comp Engn, 1400 Old Main Hill, Logan, UT 84322 USA.
EM kchak@engineering.usu.edu
RI Roy, Sanghamitra/ABI-5687-2020
OI Roy, Sanghamitra/0000-0002-3927-1612
CR Adya SN, 2003, IEEE T VLSI SYST, V11, P1120, DOI 10.1109/TVLSI.2003.817546
   Chang Y.-C., 2000, P 37 DES AUT C
   CHATTERJEE D, 2009, P 46 DES AUT C DAC
   Chen TC, 2006, IEEE T COMPUT AID D, V25, P637, DOI 10.1109/TCAD.2006.870076
   CONG J, 2009, P IEEE INT C COMP AI
   DENG Y, 2009, P IEEE INT C COMP AI
   FENG Z, 2008, P IEEE INT C COMP AI
   GULATI K, 2008, P 45 DES AUT C DAC
   Guo P.-N., 1999, P 36 DES AUT C
   LIU Y, 2009, P 46 DES AUT C DAC
   OWENS JD, 2005, P EUR C
   SHI J, 2009, P 46 DES AUT C DAC
NR 12
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 23
DI 10.1145/1970353.1970356
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700003
DA 2024-07-18
ER

PT J
AU Yu, CJ
   Wu, YH
   Wang, SD
AF Yu, Cheng-Juei
   Wu, Yi-Hsin
   Wang, Sheng-De
TI An In-place Search Algorithm for the Resource Constrained Scheduling
   Problem during High-Level Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Optimization; Design automation; exact
   scheduling; optimal scheduling; high-level synthesis;
   resource-constrained scheduling
AB We propose an in-place search algorithm for computing the exact solutions to the resource constrained scheduling problem. This algorithm supports operation chaining, pipelining and multicycling in the underlying scheduling problem. Based on two lower-bound estimation mechanisms that are capable of predicting the criterion values of search nodes represented by partially scheduled data flow graphs, the proposed algorithm can effectively prune the nonpromising search space and finds the optimum usually several times faster than existing techniques. As opposed to existing search-based scheduling techniques whose space complexity is squared or exponential in the search depth, our approach requires only a constant storage space during the traversal of the search tree. The low space complexity is accomplished by using a combination-generating algorithm, which leads our approach to visit search nodes in such a way that each one is obtained by making only a small change to its sibling without keeping any parent nodes in memory. Experimental results on several well known benchmarks with varying resource constraints show the effectiveness of the proposed algorithm.
C1 [Yu, Cheng-Juei; Wu, Yi-Hsin; Wang, Sheng-De] Natl Taiwan Univ, Taipei, Taiwan.
C3 National Taiwan University
RP Yu, CJ (corresponding author), Natl Taiwan Univ, Taipei, Taiwan.
EM sdwang@ntu.edu.tw
CR GEBOTYS CH, 1993, IEEE T COMPUT AID D, V12, P1266, DOI 10.1109/43.240074
   Haynal S, 2001, IEEE T COMPUT, V50, P250, DOI 10.1109/12.910815
   JAIN R, 1992, IEEE T COMPUT AID D, V11, P955, DOI 10.1109/43.149767
   KNUTH DE, 2006, ART COMPUTER PROGRAM, P4
   Langevin M., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P443, DOI 10.1145/238997.239002
   Narasimhan M, 2001, ACM T DES AUTOMAT EL, V6, P490, DOI 10.1145/502175.502178
   RIM MJ, 1994, IEEE T COMPUT AID D, V13, P451, DOI 10.1109/43.275355
   Russell S., 2003, ARTIF INTELL, V2nd, P97
   THOMAS DE, 1990, AKGIRUTGNUC REGUSTER
   TIRIVURI G, 1998, ACM T DES AUTOMAT EL, V3, P162
   Wu YH, 2009, IET COMPUT DIGIT TEC, V3, P43, DOI 10.1049/iet-cdt:20070162
NR 11
TC 3
Z9 3
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2010
VL 15
IS 4
AR 29
DI 10.1145/1835420.1835422
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 661WD
UT WOS:000282762400002
DA 2024-07-18
ER

PT J
AU Moiseev, K
   Kolodny, A
   Wimer, S
AF Moiseev, Konstantin
   Kolodny, Avinoam
   Wimer, Shmuel
TI Power-Delay Optimization in VLSI Microprocessors by Wire Spacing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Wire spacing; power optimization;
   delay-optimization; interconnect optimization
AB The problem of optimal space allocation among interconnect wires in a VLSI layout, in order to minimize the switching power consumption and the average signal delay, is addressed in this article. We define a Weighted Power-Delay Sum (WPDS) objective function and derive necessary and sufficient conditions for the existence of optimal interwire space allocation, based on the notion of capacitance density. At the optimum, every wire must be in equilibrium of its line-to-line weighted capacitance density on its two opposite sides, and the WPDS of the whole circuit is minimal if and only if capacitance density is uniformly distributed across the entire layout. This condition is shown to be equivalent to all paths of the layout cross-capacitance graph having the same length and all cuts having the same flow. An implementation which has been used in the design of a recent commercial high-end microprocessor and yielded 17% power reduction and 9% delay reduction in top-level interconnects is presented.
C1 [Moiseev, Konstantin; Kolodny, Avinoam] Technion Israel Inst Technol, Dept Elect Engn, IL-33000 Haifa, Israel.
   [Wimer, Shmuel] Intel Corp, Israel Dev Ctr, IL-31015 Haifa, Israel.
C3 Technion Israel Institute of Technology; Intel Corporation
RP Moiseev, K (corresponding author), Technion Israel Inst Technol, Dept Elect Engn, IL-33000 Haifa, Israel.
EM kolodny@ee.technion.il
CR Abou-Seido AI, 2002, PR IEEE COMP DESIGN, P422, DOI 10.1109/ICCD.2002.1106806
   Bakoglu H., 1990, CIRCUITS INTERCONNEC
   Boese K. D., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P81, DOI 10.1109/ICCD.1993.393400
   Borkar S, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P293, DOI 10.1109/ASPDAC.2001.913321
   CEDERBAUM I, 1992, DISCRETE APPL MATH, V40, P303, DOI 10.1016/0166-218X(92)90003-S
   CHAUDHARY K, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P697, DOI 10.1109/ICCAD.1993.580164
   Chen PH, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P68, DOI 10.1109/ICCAD.2000.896453
   Cheng C.-K., 1999, INTERCONNECT ANAL SY
   CHILUVURI VKR, 1995, IEEE T SEMICONDUCT M, V8, P178, DOI 10.1109/66.382281
   Cong J, 2001, IEEE T COMPUT AID D, V20, P1164, DOI 10.1109/43.945311
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   DEVARIS J, 1995, PSYCHOTHER, V32, P242, DOI 10.1037/0033-3204.32.2.242
   Gao T, 1996, IEEE T COMPUT AID D, V15, P465, DOI 10.1109/43.506134
   GENOSSAR D, 2003, INTEL TECHNOL J, V7, P43
   HANCHATE N, 2006, P 19 INT C VLSI DES, P283
   He JA, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P373, DOI 10.1109/ASPDAC.1998.669503
   Ho R, 2001, P IEEE, V89, P490, DOI 10.1109/5.920580
   Hu T.C., 1969, Integer programming and network ows
   *ITRS, 2005, ITTS REP
   JHANG KS, 1994, P IEEE AS PAC C CIRC, P536
   Kahng AB, 1996, IEEE IC CAD, P30, DOI 10.1109/ICCAD.1996.568907
   Li C, 2007, IEEE T COMPUT AID D, V26, P858, DOI 10.1109/TCAD.2006.884575
   Luenberger DG, 1984, LINEAR NONLINEAR PRO
   MACH E, 2003, P 13 ACM GREAT LAK S, P198
   MAGEN N, 2004, P INT WORKSH SYST LE, P13
   MIYOSHI T, 1995, IEEE INT SYMP CIRC S, P211, DOI 10.1109/ISCAS.1995.521488
   Mui ML, 2004, IEEE T ELECTRON DEV, V51, P195, DOI 10.1109/TED.2003.820651
   ONOZAWA A, 1995, IEEE T COMPUT AID D, V14, P707, DOI 10.1109/43.387731
   Saxena P, 2000, IEEE T COMPUT AID D, V19, P691, DOI 10.1109/43.848090
   Seshu S., 1961, Linear Graphs and Electrical Networks
   Sylvester D, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P203, DOI 10.1109/ICCAD.1998.742874
   Wang DS, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P466, DOI 10.1109/DATE.1998.655899
   WIMER S, 1988, IEEE T CIRCUITS SYST, V35, P267, DOI 10.1109/31.1739
   Wimer S, 2006, IEEE T CIRCUITS-I, V53, P1089, DOI 10.1109/TCSI.2006.869902
   *XTR, WIR SPAC TOOL MAN YI
NR 35
TC 5
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2009
VL 14
IS 4
AR 55
DI 10.1145/1562514.1562523
PG 28
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 487LQ
UT WOS:000269276100008
DA 2024-07-18
ER

PT J
AU Das, D
   Chakrabarti, PP
   Kumar, R
AF Das, Dipankar
   Chakrabarti, P. P.
   Kumar, Rajeev
TI Scenario-Based Timing Verification of Multiprocessor Embedded
   Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Algorithms; Timing verification; execution scenarios;
   static timing analysis; real time systems
ID SYMBOLIC MODEL CHECKING; REAL-TIME SYSTEMS; SPECIFICATION; ALGORITHMS;
   DIAGRAMS; TOOL
AB This work presents a static timing-analysis method for verification of scenario-based real-time properties, on graphical task-level models of embedded applications. Scenario-based properties specify timing constraints which must be honored for specific control-flow behaviors and task execution orderings. Static checking of scenario-based properties currently requires computationally expensive model checking methods. Hence the proposed graph-based static timing-analysis algorithm improves upon the state-of-the-art. This is manifested in a significant performance advantage over timed model checking (up to 1000X in several cases), which suffers from state space explosion. The proposed algorithm also employs compositional reasoning and abstraction refinement for handling large problems. We also illustrate methods for using scenario-based timing analysis, which can act as alternatives to traditional timed model checking for verification of timed systems like FDDI and Fischer protocols. We implement this timing verification algorithm as a tool called SymTime and present experimental results for SymTime comparing it with SPIN, UPPAAL, and a TCTL model checker for Time Petri Nets, called Romeo.
C1 [Das, Dipankar; Chakrabarti, P. P.; Kumar, Rajeev] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Das, D (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
EM ddas@cse.iitkgp.ernet.in; ppchak@cse.iitkgp.ernet.in;
   rkumar@cse.iitkgp.ernet.in
RI Kumar, Rajeev/I-3506-2019
OI Kumar, Rajeev/0000-0001-5545-6919; Kumar, Rajeev/0000-0003-0233-6563
CR ABADI M, 1994, ACM T PROGR LANG SYS, V16, P1543, DOI 10.1145/186025.186058
   ABADI M, 1995, ACM T PROGR LANG SYS, V17, P507, DOI 10.1145/203095.201069
   ALLEN JF, 1983, COMMUN ACM, V26, P832, DOI 10.1145/182.358434
   ALUR R, 1994, J ACM, V41, P181, DOI 10.1145/174644.174651
   ALUR R, 1990, ANN IEEE S LOG COMP, P414
   ALUR R, 1994, THEORETICAL COMPUTER, V126, P235
   Alur R., 1996, Formal Methods for Real-Time Computing, Trends in Software, P55
   [Anonymous], P ICCAD
   [Anonymous], 2001, MODEL CHECKING
   BAHAR RI, 1994, VLSI GREAT LAK S, P248
   Bellini P, 2000, ACM COMPUT SURV, V32, P12, DOI 10.1145/349194.349197
   Beyer D, 2003, LECT NOTES COMPUT SC, V2725, P122
   Braberman V, 2005, IEEE T SOFTWARE ENG, V31, P1028, DOI 10.1109/TSE.2005.131
   CHAKRABORTY S, 1997, P IEEE ACM INT C COM, P190
   Clarke E, 2003, J ACM, V50, P752, DOI 10.1145/876638.876643
   Cousot P, 1996, ACM COMPUT SURV, V28, P324, DOI 10.1145/234528.234740
   Das D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1278349.1278357
   Dasdan A., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P533, DOI 10.1145/296333.296338
   Daws C., 1995, HYBRID SYSTEMS 3 VER, V1066, p[22, 208]
   Daws Conrado., 1996, HYBRID SYSTEMS 3, V1066, P208, DOI DOI 10.1007/BFB0020947
   Dill D. L., 1990, P INT WORKSH AUT VER, P197
   Eshuis R, 2006, ACM T SOFTW ENG METH, V15, P1, DOI 10.1145/1125808.1125809
   Gardey G, 2005, LECT NOTES COMPUT SC, V3576, P418
   GUTHAUS MR, 2001, P IEEE 4 ANN WORKSH
   HENDRIKS M, 2003, ADDING SYMMETRY REDU
   HENZINGER TA, 1994, INFORM COMPUT, V111, P193, DOI 10.1006/inco.1994.1045
   Holzgreve W, 1998, FETAL DIAGN THER, V13, P3, DOI 10.1159/000020791
   Holzmann GJ, 1997, IEEE T SOFTWARE ENG, V23, P279, DOI 10.1109/32.588521
   JOHNSONBAUGH R, 1991, P TECH S COMP SC ED, P151
   Juan EYT, 1998, ACM T PROGR LANG SYS, V20, P917, DOI 10.1145/293677.293681
   Konrad S, 2005, PROC INT CONF SOFTW, P372
   Larsen K. G., 1999, Nordic Journal of Computing, V6, P271
   Larsen K. G., 1997, International Journal on Software Tools for Technology Transfer, V1, P134, DOI 10.1007/s100090050010
   LARSEN KG, 2003, LECT NOTES COMPUTER, V2791
   Lugiez D, 2005, THEOR COMPUT SCI, V345, P27, DOI 10.1016/j.tcs.2005.07.023
   Mathur A., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P408, DOI 10.1145/293625.293631
   MCMILLAN KL, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P48, DOI 10.1109/ICCD.1992.276208
   Moller J, 1999, LECT NOTES COMPUT SC, V1683, P111
   Moore SK, 2006, IEEE SPECTRUM, V43, P20
   *OMG, 2006, UML RES PAG
   *OMG TOMG, 2005, UN MOD LANG SUP VERS
   Pop P, 2006, ACM T DES AUTOMAT EL, V11, P593, DOI 10.1145/1142980.1142984
   Sawitzki D, 2004, LECT NOTES COMPUT SC, V3059, P482
   SOMENZI F, 2006, CUDD CU DEC DIAGR PA
   Stehno C, 2002, LECT NOTES COMPUT SC, V2280, P476
   WANG F, 2005, INT C SOFTW ENG KNOW, P448
   Yen TY, 1998, FORM METHOD SYST DES, V12, P241, DOI 10.1023/A:1008680300467
   ZENNOU S, 2003, ELSE NEW SYMBOLIC ST
   ZUBEREK WM, 1980, P 7 ANN S COMP ARCH, P80
NR 49
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 37
DI 10.1145/1529255.1529259
PG 58
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700004
DA 2024-07-18
ER

PT J
AU Grosse, P
   Durand, Y
   Feautrier, P
AF Grosse, Philippe
   Durand, Yves
   Feautrier, Paul
TI Methods for Power Optimization in SOC-based Data Flow Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Power optimization; data-driven SOC; 4G base-band
   modem; synchronous data-flow graph
AB Whereas the computing power of DSP or general-purpose processors was sufficient for 3G baseband telecommunication algorithms, stringent timing constraints of 4G wireless telecommunication systems require computing-intensive data-driven architectures. Managing the complexity of these systems within the energy constraints of a mobile terminal is becoming a major challenge for designers. System-level low-power policies have been widely explored for generic software-based systems, but data-flow architectures used for high data-rate telecommunication systems feature heterogeneous components that require specific configurations for power management. In this study, we propose an innovative power optimization scheme tailored to self-synchronized data-flow systems. Our technique, based on the synchronous data-flow modeling approach, takes advantage of the latest low-power techniques available for digital architectures. We illustrate our optimization method on a complete 4G telecommunication baseband modem and show the energy savings expected by this technique considering present and future silicon technologies.
C1 [Grosse, Philippe] Fraunhofer Inst Integrated Circuits, D-90411 Nurnberg, Germany.
   [Durand, Yves] CEA, LETI, MINATEC, F-38054 Grenoble, France.
   [Feautrier, Paul] UCBL, CNRS, INRIA, LIP,ENS Lyon, F-69364 Lyon, France.
C3 Fraunhofer Gesellschaft; CEA; Communaute Universite Grenoble Alpes;
   Institut National Polytechnique de Grenoble; Inria; Ecole Normale
   Superieure de Lyon (ENS de LYON); Centre National de la Recherche
   Scientifique (CNRS)
RP Grosse, P (corresponding author), Fraunhofer Inst Integrated Circuits, Nordost Pk 93, D-90411 Nurnberg, Germany.
EM philippe.grosse@iis.fraunhofer.de; yves.durand@cea.fr;
   paul.feautrier@ens-lyon.fr
CR ALIMONDA A, 2006, P INT S IND EMB SYST, P1
   [Anonymous], 2006, Application of Concurrency to System Design
   BEIGNE E, 2008, ESSCIRC 2008
   DURAND Y, 2005, DESIGN REUSE IP SOC
   Frank M., 1956, Naval research logistics quarterly, V3, P95, DOI [10.1002/nav.3800030109, DOI 10.1002/NAV.3800030109]
   GROSSE P, 2006, LECT NOTES COMPUTER
   HUY DP, 2008, IEEE 67 VEH TECHN C
   KAISER S, 2004, P 13 IST MOB WIR COM
   KHOURI KS, 2002, T VLSI SYST 2002
   Lattard D, 2008, IEEE J SOLID-ST CIRC, V43, P223, DOI 10.1109/JSSC.2007.909339
   LEE E, 1987, P IEEE 75
   MIERMONT S, 2007, INTEGRATED CIRCUIT S
   Minoux M., 1986, Mathematical programming: theory and algorithms
   Nielsen L. S., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P391, DOI 10.1109/92.335008
   Niyogi K, 2005, ASIA S PACIF DES AUT, P292, DOI 10.1145/1120725.1120852
   Pillai P., 2001, ACM S OP SYST PRINC, P89
   Saputra H, 2002, ACM SIGPLAN NOTICES, V37, P2, DOI 10.1145/566225.513832
   SUHAIB S, 2007, FORMAL METHODS GLOBA
   Wu Q, 2005, IEEE MICRO, V25, P52, DOI 10.1109/MM.2005.87
   XIE F, 2003, P ACM SIGPLAN C PROG
NR 20
TC 8
Z9 9
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 38
DI 10.1145/1529255.1529260
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700005
DA 2024-07-18
ER

PT J
AU Mutyam, M
AF Mutyam, Madhu
TI Selective Shielding Technique to Eliminate Crosstalk Transitions
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Crosstalk; bus encoding; switching
   activity; power consumption
AB With CMOS process technology scaling to deep submicron level, propagation delay across long on-chip buses is becoming one of the main performance limiting factors in high-performance designs. Propagation delay is very significant when adjacent wires are transitioning in opposite direction as compared to transitioning in the same direction. As opposite transitions on adjacent wires (called as crosstalk transitions) have significant impact on propagation delay, several bus encoding techniques have been proposed in literature to eliminate such transitions.
   We propose selective shielding technique to eliminate crosstalk transitions. We show that the selective shielding technique requires inverted right perpendicular3n/2inverted left perpendicular wires to encode a n-bit bus. SPICE simulations by considering 90nm technology nodes reveal that, for uniformly distributed random data, our technique achieves nearly 39% (21%) delay savings over 10mm-length uncoded 32-bit bus for pipelined (nonpipelined) data transmission at the cost of nearly 7% energy overhead.
C1 Indian Inst Technol, Dept Comp Sci & Engn, Madras 600036, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras
RP Mutyam, M (corresponding author), Indian Inst Technol, Dept Comp Sci & Engn, Madras 600036, Tamil Nadu, India.
EM madhu@cse.iitm.ac.in
RI Mutyam, Madhu/C-3579-2015; Mutyam, Madhu/B-1717-2012
OI Mutyam, Madhu/0000-0003-1638-4195
CR [Anonymous], P ACM GREAT LAK S VL
   Arunachalam R, 2003, IEEE COMP SOC ANN, P167, DOI 10.1109/ISVLSI.2003.1183442
   Caignet F, 2001, P IEEE, V89, P556, DOI 10.1109/5.920583
   Duan CJ, 2001, HOT INTERCONNECTS 9, P133, DOI 10.1109/HIS.2001.946705
   Kaul H., 2002, GLSVLSI '02. Proceedings of the 12th ACM Great Lakes Symposium on VLSI, P112, DOI 10.1145/505306.505331
   Khan Z, 2004, LECT NOTES COMPUT SC, V3254, P585
   Li L, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P102, DOI 10.1109/DATE.2004.1268834
   Mutyam M., 2006, P IEEE COMPUTER SOC, P355
   Mutyam M, 2007, IEEE IC CAD, P618
   Pamunuwa D, 2003, IEEE T VLSI SYST, V11, P224, DOI 10.1109/TVLSI.2003.810800
   Patel K.N., 2003, PROC INT WKSP SYSTEM, P9
   Rossi D, 2002, PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, P8, DOI 10.1109/OLT.2002.1030176
   SOTIRIADIS P, 2002, IEEE T VLSI SYST, V10, P331
   Sotiriadis PP, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P109, DOI 10.1109/ASPDAC.2001.913289
   Sotiriadis PP, 2000, PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P507, DOI 10.1109/CICC.2000.852719
   Sridhara SR, 2004, PR IEEE COMP DESIGN, P12, DOI 10.1109/ICCD.2004.1347891
   Sridhara SR, 2005, IEEE T VLSI SYST, V13, P655, DOI 10.1109/TVLSI.2005.848816
   Stan MirceaR., 1994, International Workshop on low power design, P209
   Subrahmanya P, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P443, DOI 10.1109/ICVD.2004.1260962
   Sylvester D, 2001, P IEEE, V89, P634, DOI 10.1109/5.929648
   TIEHAN L, 2003, P C DES AUT TEST EUR
   Victor B, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P57, DOI 10.1109/ICCAD.2001.968598
   Yim Joon-Seo., 1999, Proceedings of 36th Design Automation Conference, P485
NR 23
TC 2
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2009
VL 14
IS 3
AR 43
DI 10.1145/1529255.1529265
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 461OY
UT WOS:000267278700010
DA 2024-07-18
ER

PT J
AU Ozdal, MM
   Wong, MDF
   Honsinger, PS
AF Ozdal, Muhammet Mustafa
   Wong, Martin D. F.
   Honsinger, Philip S.
TI Optimal Routing Algorithms for Rectilinear Pin Clusters in High-Density
   Multichip Modules
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
AB As the circuit densities and transistor counts are increasing, the package routing problem is becoming more and more challenging. In this article, we study an important routing problem encountered in typical high-end MCM designs: routing within dense pin clusters. Pin clusters are often formed by pins that belong to the same functional unit or the same data bus, and can become bottlenecks in terms of overall routability. Typically, these clusters have irregular shapes, which can be approximated with rectilinear convex boundaries. Since such boundaries have often irregular shapes, a traditional escape routing algorithm may give unroutable solutions. In this article, we study how the positions of escape terminals on a convex boundary affect the overall routability. For this purpose, we propose a set of necessary and sufficient conditions to model routability outside a rectilinear convex boundary. Given an escape routing solution, we propose an optimal algorithm to select the maximal subset of nets that are routable outside the boundary. After that, we focus on an integrated approach to consider routability constraints (outside the boundary) during the actual escape routing algorithm. Here, we propose an optimal algorithm to find the best escape routing solution that satisfies all routability constraints. Our experiments demonstrate that we can reduce the number of layers by 17% on the average, by using this integrated methodology.
C1 [Ozdal, Muhammet Mustafa] Intel Corp, Hillsboro, OR 97124 USA.
   [Wong, Martin D. F.] Univ Illinois, Urbana, IL 61801 USA.
   [Honsinger, Philip S.] IBM Corp, Armonk, NY 10504 USA.
C3 Intel Corporation; University of Illinois System; University of Illinois
   Urbana-Champaign; International Business Machines (IBM)
RP Ozdal, MM (corresponding author), Intel Corp, 2501 NW 229th Ave,M-S RA2461, Hillsboro, OR 97124 USA.
EM mustafa.ozdal@intel.com; mdfwong@uiuc.edu; honsinge@us.ibm.com
RI Ozdal, Mustafa/K-5298-2015
OI Wong, Martin DF/0000-0001-8274-9688
FU National Science Foundation [CCR-0306244]; IBM Faculty Award
FX This work was partially supported by the National Science Foundation
   under grant CCR-0306244 and by an IBM Faculty Award.
CR Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   CAPWELL G, 1998, SPRA471A
   Chan WT, 2000, PROCEEDINGS OF THE ELEVENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P726
   Cormen T.H., 1992, INTRO ALGORITHMS
   EBELING C, 1995, IEEE T VLSI SYST, P473
   HERSHBERGER J, 1997, P 13 ANN S COMP GEOM, P460
   KATOPIS GA, 1999, IBM J RES DEV, V43
   Nair R., 1987, IEEE Transactions on Computer-Aided Design, V6
   Ozdal MM, 2008, IEEE T COMPUT AID D, V27, P84, DOI 10.1109/TCAD.2007.907274
   Ozdal MM, 2006, IEEE T COMPUT AID D, V25, P1510, DOI 10.1109/TCAD.2005.857376
   SHI R, 2006, P DES AUT C
   TITUS A, 2004, IEEE T ADV PACK, V27
   WIENS D, 2000, BOARD AUTHORITY  DEC, P44
   [No title captured]
NR 14
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 68
DI 10.1145/1391962.1391976
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400014
DA 2024-07-18
ER

PT J
AU Inoue, H
   Sakai, J
   Edahiro, M
AF Inoue, Hiroaki
   Sakai, Junji
   Edahiro, Masato
TI Processor virtualization for secure mobile terminals
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; security; multiprocessor; processor virtualization
AB We propose a processor virtualization architecture, VIRTUS, to provide a dedicated domain for preinstalled applications and virtualized domains for downloaded native applications. With it, security-oriented next-generation mobile terminals can provide any number of domains for native applications. VIRTUS features three new technologies, namely, VMM asymmetrization, dynamic interdomain communication (IDC), and virtualization-assist logic, and it is first in the world to virtualize an ARM-based multiprocessor. Evaluations have shown that VMM asymmetrization results in significantly less performance degradation and LOC increase than do other VMMs. Further, dynamic IDC overhead is low enough, and virtualization-assist logic can be implemented in a sufficiently small area.
C1 [Inoue, Hiroaki; Sakai, Junji; Edahiro, Masato] NEC Corp Ltd, System IP Core Res Labs, Nakahara Ku, Kanagawa 2118666, Japan.
C3 NEC Corporation
RP Inoue, H (corresponding author), NEC Corp Ltd, System IP Core Res Labs, Nakahara Ku, 1753 Shimonumabe, Kanagawa 2118666, Japan.
EM h-inoue@ce.jp.nec.com; jsakai@bc.jp.nec.com; eda@bp.jp.nec.com
RI Edahiro, Masato/M-4834-2014
CR ADAMS K, 2006, P 12 INT C ARCH SUPP, P2, DOI DOI 10.1145/116885791168860
   Advanced Micro Devices, 2005, AMD64 VIRT COD PAC T
   Alves T., 2004, Information Quarterly
   Armstrong WJ, 2005, IBM J RES DEV, V49, P523, DOI 10.1147/rd.494.0523
   Baratloo A, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 2000 USENIX ANNUAL TECHNICAL CONFERENCE, P251
   Barham P., 2003, Operating Systems Review, V37, P164, DOI 10.1145/1165389.945462
   Coffman E. G., 1971, ACM COMPUT SURV, V3, P67, DOI DOI 10.1145/356586.356588
   Cowan C, 1998, PROCEEDINGS OF THE SEVENTH USENIX SECURITY SYMPOSIUM, P63
   Culler DavidE., 1999, PARALLEL COMPUTER AR
   Dike J, 2000, USENIX ASSOCIATION PROCEEDINGS OF THE 4TH ANNUAL LINUX SHOWCASE AND CONFERENCE, ATLANTA, P63
   England P, 2003, COMPUTER, V36, P55, DOI 10.1109/MC.2003.1212691
   *ESIA JEITA KSIA T, 2003, INT TECHN ROADM SEM
   Evans D, 2002, IEEE SOFTWARE, V19, P42, DOI 10.1109/52.976940
   GEBOTYS CH, 2006, P IEEE ACM IFIP INT, P94
   Goldwater MicahB., 2006, P 2004 TEXAS LINGUIS, P28
   GONG L, 2003, API DESIGN IMPLEMENT
   INOUE H, 2005, P IEEE ACM IFIP INT, P178
   Inoue H, 2006, DES AUT CON, P484, DOI 10.1109/DAC.2006.229265
   *INT, 2005, INT VIRT TECHN SPEC
   *ITR COMM, 1999, ITRON 4 0 SPEC
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Lie D., 2000, Proceedings of ACM Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), P168
   Loscocco P, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE FREENIX TRACK, P29
   McVoy L, 1996, PROCEEDINGS OF THE USENIX 1996 ANNUAL TECHNICAL CONFERENCE, P279
   MUUSS M, 1985, STORY TTCP PROGRAM
   NAFFZIGER S, 2005, P IEEE INT SOL STAT, P182
   *NTT DOC IBM INT, 2004, TRUST MOB PLATF HARD
   *NTT DOC IBM INT, 2004, TRUST MOB PLATF SOFT
   *OP PROJ, 2001, LIN KERN PATCH OP PR
   PHAM D, 2005, P IEEE INT SOL STAT, P184, DOI DOI 10.1109/ISSCC.2005.1493930
   SAKAI J, 2005, P IEEE S LOW POW HIG, P198
   *SEC SOFTW, 2001, ROUGH AUD TOOL SEC R
   Sugerman J, 2001, USENIX ASSOCIATION PROCEEDINGS OF THE 2001 USENIX ANNUAL TECHNICAL CONFERENCE, P1
   Suh GE, 2005, CONF PROC INT SYMP C, P25, DOI 10.1109/ISCA.2005.22
   *TCG, 2006, TPM MAIN PART 1 DES
   Torii S., 2005, P IEEE INT SOL STAT, P136
NR 36
TC 6
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 48
DI 10.1145/1367045.1367057
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900012
DA 2024-07-18
ER

PT J
AU Mohanty, S
   Prasanna, VK
AF Mohanty, Sumit
   Prasanna, Viktor K.
TI A model-based extensible framework for efficient application design
   using FPGA
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; modeling; reuse; design tool; extensible
AB For an FPGA designer, several choices are available in terms of target FPGA devices, IP-cores, algorithms, synthesis options, runtime reconfiguration, degrees of parallelism, among others, while implementing a design. Evaluation of design alternatives in the early stages of the design cycle is important because the choices made can have a critical impact on the performance of the final design. However, a large number of alternatives not only results in a large number of designs, but also makes it a hard problem to efficiently manage, simulate, and evaluate them. In this article, we present a framework for FPGA-based application design that addresses the aforementioned issues. This framework supports a hierarchical modeling approach that integrates application and device modeling techniques and allows development of a library of models for design reuse. The framework integrates a high-level performance estimator for rapid estimation of the latency, area, and energy of the designs. In addition, a design space exploration tool allows efficient evaluation of candidate designs against the given performance requirements. The framework also supports extension through integration of widely used tools for FPGA-based design while presenting a unified environment for different target FPGAs. We demonstrate our framework through the modeling and performance estimation of a signal processing kernel and the design of end-to-end applications.
C1 Microsoft Corp, Redmond, WA 98052 USA.
   Univ So Calif, Los Angeles, CA 90089 USA.
C3 Microsoft; University of Southern California
RP Mohanty, S (corresponding author), Microsoft Corp, 1 Microsoft Way, Redmond, WA 98052 USA.
EM sumit.mohanty@gmail.com; prasanna@usc.edu
CR *ACTEL, 2007, ACTEL PROASIC PLUS N
   ALMAGOR L, 2004, P C LANG COMP TOOLS
   *ALTERA, 2007, ALT STRAT STRAT 2 HA
   [Anonymous], 2000, IEEE T VLSI SYST
   BAZARGAN K, 2000, P C FIELD PROGR CUST
   Bhattacharyya S.S., 1999, Journal of VLSI Signal Processing Systems, V21, P2
   BONDALAPATI K, 2000, P RECONFIGURABLE ARC
   Choi S, 2003, J SUPERCOMPUT, V26, P259, DOI 10.1023/A:1025647031327
   CHOI S, 2003, P INT C AC SPEECH SI
   DEVLIN M, 2003, XCELL J Q1
   DICK C, 2003, LECT NOTES COMPUTER, V3203
   DOUCET F, 2002, P C DES AUT TEST EUR
   GHIASI S, 2004, ACM T EMBED COMPUT S, V3, P237
   GUO Z, 2004, P S FIELD PROGR GAT
   *IBM, 2007, POWERPC 405 EMB COR
   *INTEL, 2007, PXA 255 PROC
   JANG J, 2002, P FIELD PROGRAMMABLE
   Johnston WM, 2004, ACM COMPUT SURV, V36, P1, DOI 10.1145/1013208.1013209
   JONES A, 2002, P C COMP ARCH SYNTH
   KIRK D, 2002, P COMP SOFTW APPL C
   Ledeczi A., 2003, ACM Transactions on Modeling and Computer Simulation, V13, P82, DOI 10.1145/778553.778557
   Lee E., 1987, P IEEE, V75
   Maestre R, 2001, IEEE T VLSI SYST, V9, P858, DOI 10.1109/92.974899
   MAMIDIPAKA M, 2003, P C COMP AID DES
   MCGREGOR G, 1998, P C FIELD PROGR LOG
   *MENT GRAPH, 2007, SEAML HARDW SOFTW CO
   Mentor graphics, 2007, MODELSIM
   MILAN, 2007, MODEL BASED INTEGRAT
   MOHANTY S, 2002, P C LANG COMP TOOLS
   MOHANTY S, 2004, P C FIELD PROGR LOG
   MOHANTY S, 2003, P INT C COMP ARCH SY, P243
   MUKHERJEE R, 2004, P C FIELD PROGR LOG
   OU J, 2003, P IEEE S FIELD PROGR
   PRASANNA VK, 1991, IEEE T COMPUT, V40, P770
   SHANG L, 2001, P INT C COMP DES
   Shenoy N, 2001, ACM T DES AUTOMAT EL, V6, P207, DOI 10.1145/375977.375979
   SHIRAZI N, 1998, P IEEE S FIELD PROGR
   *SIMPLESCALAR, 2007, SIMPLESCALAR TOOL SE
   SINGER P, 2002, SPIE C SIGN DAT PROC
   *SOFTW INT SYST, 2006, GME 4 GEN MOD ENV
   SRIVASTAVA N, 2003, P RECONFIGURABLE ARC
   STAMMERMANN A, 2001, P INT S SYST SYNTH
   *SYNOPSIS, 2007, SYN DES COMP FPGA
   *SYSTEMC, 2007, SYSTEMC HDL
   SZTIPANOVITS J, 1999, IEEE COMPUT MAG, V30, P110
   *XILINX, 2007, XIL SYST GEN SIM MAT
   *XILINX, 2007, XIL VIRT 2 VIRT 2 PR
NR 47
TC 6
Z9 7
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1515 BROADWAY, NEW YORK, NY 10036 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 13
DI 10.1145/1230800.1230805
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300005
DA 2024-07-18
ER

PT J
AU Chen, G
   Song, XY
   Liu, F
   Tan, QP
   He, F
AF Chen, Gang
   Song, Xiaoyu
   Liu, Feng
   Tan, Qingping
   He, Fei
TI A note on "a mapping algorithm for computer-assisted exploration in the
   design of embedded systems"
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms
C1 Portland State Univ, Portland, OR 97207 USA.
   Tsinghua Univ, Beijing 100084, Peoples R China.
C3 Portland State University; Tsinghua University
RP Chen, G (corresponding author), Portland State Univ, Portland, OR 97207 USA.
EM song@ee.pdx.edu
RI Tan, Qinping/S-1507-2018
CR Mariatos EP, 2001, ACM T DES AUTOMAT EL, V6, P122, DOI 10.1145/371254.371273
NR 1
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 52
DI 10.1145/1278349.1278365
PG 3
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600016
DA 2024-07-18
ER

PT J
AU Wang, G
   Gong, WR
   Derenzi, B
   Kastner, R
AF Wang, Gang
   Gong, Wenrui
   Derenzi, Brian
   Kastner, Ryan
TI Exploring time/resource trade-offs by solving dual scheduling problems
   with the ant colony optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; theory; design space exploration; ant colony
   optimization; instruction scheduling; max-min ant system
ID SYSTEM
AB Design space exploration during high-level synthesis is often conducted through ad hoc probing of the solution space using some scheduling algorithm. This is not only time consuming but also very dependent on designer's experience. We propose a novel design exploration method that exploits the duality of time- and resource-constrained scheduling problems. Our exploration automatically constructs a time/area tradeoff curve in a fast, effective manner. It is a general approach and can be combined with any high-quality scheduling algorithm. In our work, we use the max-min ant colony optimization technique to solve both time- and resource-constrained scheduling problems. Our algorithm provides significant solution-quality savings (average 17.3% reduction of resource counts) with similar runtime compared to using force-directed scheduling exhaustively at every time step. It also scales well across a comprehensive benchmark suite constructed with classic and real-life samples.
C1 Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
   Mentor Graph Corp, Wilsonville, OR USA.
   Univ Washington, Seattle, WA 98195 USA.
C3 University of California System; University of California Santa Barbara;
   Mentor Graphics Inc; University of Washington; University of Washington
   Seattle
RP Wang, G (corresponding author), Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
EM wanggang@engrucsb.edu; wenrui_gong@mentor.com;
   bderenzi@cs.washington.edu; kastner@engrucsb.edu
OI Kastner, Ryan/0000-0001-9062-5570
CR AIGNER G, 2000, BASIC SUIF PROGRAMMI
   [Anonymous], 1999, New Ideas in Optimization
   Chaudhuri S, 1997, IEEE T VLSI SYST, V5, P69, DOI 10.1109/92.555988
   Dick R. P., 1997, P 1997 IEEE ACM INT, P522
   Dorigo M, 1996, IEEE T SYST MAN CY B, V26, P29, DOI 10.1109/3477.484436
   Dutta R., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P644, DOI 10.1109/DAC.1992.227806
   EXPRESS DFG, 2006, EXPRESS DFG BENCHMAR
   Gutjahr WJ, 2002, INFORM PROCESS LETT, V82, P145, DOI 10.1016/S0020-0190(01)00258-7
   Heijligers M. J. M., 1995, P EDA TECHN DES AUT, P11
   LEE C, 1997, P 30 ANN ACM IEEE IN
   Lin SK, 1997, MOLECULES, V2, P1, DOI 10.3390/jan97p1
   MADSEN J, 1997, DESIGN AUTOMATION EM, V2, P125
   MCFARLAND MC, 1990, P IEEE, V78, P301, DOI 10.1109/5.52214
   PALESI M, 2002, P 10 INT S HARDW SOF
   PAULIN PG, 1987, P 24 ACM IEEE C DES
   Smith M.D., 2002, An introduction to machine suif and its portable libraries for analysis and optimization
   Stützle T, 2000, FUTURE GENER COMP SY, V16, P889, DOI 10.1016/S0167-739X(00)00043-1
   WANG G, 2005, 15 ACM GREAT LAK S V
   WANG G, IN PRESS IEEE T COMP
   WANG G, 2004, P 13 INT WORKSH LOG
   Wang JM, 2003, COMP AID CH, V15, P1
   WILKEN K, 2000, P ACM SIGPLAN C PROG
NR 22
TC 7
Z9 8
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 46
DI 10.1145/1278349.1278359
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600010
DA 2024-07-18
ER

PT J
AU Constantinides, GA
AF Constantinides, GA
TI Word-length optimization for differentiable nonlinear systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; signal processing; word-length;
   bitwidth; synthesis
ID LEVEL
AB This article introduces an automatic design procedure for determining the sensitivity of outputs in a digital signal processing design to small errors introduced by rounding or truncation of internal variables. The proposed approach can be applied to both linear and nonlinear designs. By analyzing the resulting sensitivity values, the proposed procedure is able to determine an appropriate distinct word-length for each internal variable in a fixed-point hardware implementation. In addition, the power-optimizing capabilities of word-length optimization are studied. Application of the proposed procedure to adaptive filters and polynomial evaluation circuits realized in a Xilinx Virtex FPGA has resulted in area reductions of up to 80% (mean 66%) combined with power reductions of up to 98% (mean 87%) and speed-up of up to 36% (mean 20%) over common alternative design strategies.
C1 Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2BT, England.
C3 Imperial College London
RP Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, Exhibit Rd, London SW7 2BT, England.
EM g.constantinides@ic.ac.uk
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   Alippi C, 2002, IEEE T COMPUT, V51, P740, DOI 10.1109/TC.2002.1017694
   CANTIN MA, 2001, P IEEE INT S CIRC SY, pV53
   CHANG ML, 2004, P IEEE S FIELD PROGR
   CMAR R, 1999, P DES AUT TEST EUR M
   Constantinides GA, 2002, APPL MATH LETT, V15, P137, DOI 10.1016/S0893-9659(01)00107-0
   Constantinides GA, 2003, IEEE T COMPUT AID D, V22, P1432, DOI 10.1109/TCAD.2003.818119
   CONSTANTINIDES GA., 2004, Synthesis and optimization of DSP algorithms, DOI 10.1007.b116503
   CONSTANTINIDES GA, 2003, P IEEE INT S FIELD P
   Fang CF, 2003, DES AUT CON, P496
   *FREETEL, 1993, 6166 FREETEL
   GAFFAR A, 2004, P IEEE S FIELD PROGR
   Haykin S. S., 2008, ADAPTIVE FILTER THEO
   HWANG J, 2001, P FIELD PROGR LOG BE
   Jackson L. B., 1970, Bell System Technical Journal, V49, P159
   Keding H., 1998, P DES AUT TEST EUR
   Kum KI, 2001, IEEE T COMPUT AID D, V20, P921, DOI 10.1109/43.936374
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Mehendale M., 2001, VLSI Synthesis of DSP Kernels: Algorithmic and Architectural Transformations
   Mitra S., 1998, Digital Signal Processing
   Muller J.-M., 1997, ELEMENTARY FUNCTIONS
   Nayak A, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P722, DOI 10.1109/DATE.2001.915108
   Satyanarayana JH, 2000, IEEE T VLSI SYST, V8, P148, DOI 10.1109/92.831435
   Sedra A.S., 1991, MICROELECTRONIC CIRC, V3rd
   SIDAHAO N, 2003, P IEEE INT S CIRC SY
   STEPHENSON M, 2000, P SIGPLAN PROGR LANG
   Wadekar SA, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P54, DOI 10.1109/ICCD.1998.727023
   *XIL INC, 2002, FIELD PROGR GAT ARR
NR 28
TC 19
Z9 21
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 26
EP 43
DI 10.1145/1124713.1124716
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100002
DA 2024-07-18
ER

PT J
AU Cao, AQ
   Sirisantana, N
   Koh, CK
   Roy, K
AF Cao, AQ
   Sirisantana, N
   Koh, CK
   Roy, K
TI Synthesis of skewed logic circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE skewed logic; synthesis; optimization; power
ID HIGH-PERFORMANCE; CMOS
AB Skewed logic circuits belong to a noise-tolerant high-performance static circuit family. Skewed logic circuits can achieve performance comparable to that of Domino logic circuits but with much lower power consumption. Two factors contribute to the reduction in power. First, by exploiting the static nature of skewed logic circuits, we can alleviate the cost of logic duplication which is typically required to overcome the logic reconvergence problem in both Domino logic and skewed logic circuits. Second, a selective clocking scheme can be applied to a skewed logic circuit to reduce the clock load and hence, clock power. In this article, we propose a two-step synthesis scheme of skewed logic circuits. In the first step, an integer linear programming-based approach is presented to overcome the logic reconvergence problem in skewed logic circuits with minimal logic duplication cost. In the second step, a dynamic programming-based heuristic is applied to achieve an optimal selective clocking scheme. Experimental results show that the average power saving of skewed logic circuits over Domino logic circuits is 41.1%.
C1 Synopsys Inc, Mountain View, CA 94043 USA.
   Intel Corp, Hillsboro, OR 97124 USA.
   Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Synopsys Inc; Intel Corporation; Purdue University System; Purdue
   University
RP Synopsys Inc, 700 E Middlefield Rd, Mountain View, CA 94043 USA.
CR [Anonymous], UCBERLM9241
   Cao A, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P820, DOI 10.1109/ASPDAC.2003.1195131
   Cao AQ, 2002, PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P229, DOI 10.1109/ISQED.2002.996737
   Dey S., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P607, DOI 10.1109/DAC.1990.114926
   GONCALVES NF, 1983, IEEE J SOLID-ST CIRC, V18, P261, DOI 10.1109/JSSC.1983.1051937
   Kim C, 2000, PR IEEE COMP DESIGN, P59, DOI 10.1109/ICCD.2000.878269
   KRAMBECK RH, 1982, IEEE J SOLID-ST CIRC, V17, P614, DOI 10.1109/JSSC.1982.1051786
   PRASAD MR, 1997, P ACM IEEE INT WORKS
   Puri R, 1996, IEEE IC CAD, P2, DOI 10.1109/ICCAD.1996.568901
   REDDY SM, 1973, IEEE T COMPUT, VC-22, P1016, DOI 10.1109/T-C.1973.223638
   Sirisantana N, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P267, DOI 10.1109/LPE.2001.945414
   Solomatnikov A, 2000, PR IEEE COMP DESIGN, P241, DOI 10.1109/ICCD.2000.878292
   SOMASEKHAR D, 1999, THESIS PURDUE U
   STOCKMEYER L, 1983, INFORM CONTROL, V57, P91, DOI 10.1016/S0019-9958(83)80038-2
   Thorp T., 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040), P569, DOI 10.1109/ICCD.1999.808597
   Thorp T., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P151, DOI 10.1109/LPE.1999.799431
   Zhao M, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II, P309, DOI 10.1109/ISCAS.2000.856323
   Zhao M, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P248, DOI 10.1109/ICCAD.1998.742880
NR 18
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 205
EP 228
DI 10.1145/1059876.1059878
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800002
DA 2024-07-18
ER

PT J
AU Kadayif, I
   Sivasubramaniam, A
   Kandemir, M
   Kandiraju, G
   Chen, G
   Chen, G
AF Kadayif, I
   Sivasubramaniam, A
   Kandemir, M
   Kandiraju, G
   Chen, G
   Chen, G
TI Optimizing instruction TLB energy using software and hardware techniques
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE power consumption; translation look-aside buffer; compiler optimization;
   cache design; instruction locality
AB Power consumption and power density for the Translation Look-aside Buffer (TLB) are important considerations not only in its design, but can have a consequence on cache design as well. After pointing out the importance of instruction TLB (iTLB) power optimization, this article embarks on a new philosophy for reducing the number of accesses to this structure. The overall idea is to keep a translation currently being used in a register and avoid going to the iTLB as far as possible-until there is a page change. We propose four different approaches for achieving this, and experimentally demonstrate that one of these schemes that uses a combination of compiler and hardware enhancements can reduce iTLB dynamic power by over 85% in most cases.
   The proposed approaches can work with different instruction-cache (iL1) lookup mechanisms and achieve significant iTLB power savings without compromising on performance. Their importance grows with higher iL1 miss rates and larger page sizes. They can work very well with large iTLB structures that can possibly consume more power and take longer to lookup, without the iTLB getting into the common case. Further, we also experimentally demonstrate that they can provide performance savings for virtually indexed, virtually tagged iL1 caches, and can even make physically indexed, physically tagged iL1 caches a possible choice for implementation.
C1 Canakkale Onsekiz Mart Univ, Dept Comp Engn, Canakkale, Turkey.
   Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
C3 Canakkale Onsekiz Mart University; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); Pennsylvania State University; Pennsylvania
   State University - University Park
RP Canakkale Onsekiz Mart Univ, Dept Comp Engn, Canakkale, Turkey.
EM kadayif@comu.edu.tr; anand@cse.psu.edu; kandemir@cse.psu.edu;
   kandiraj@cse.psu.edu; guilchen@cse.psu.edu; guilchen@cse.psu.edu
CR Ailamaki A, 1999, PROCEEDINGS OF THE TWENTY-FIFTH INTERNATIONAL CONFERENCE ON VERY LARGE DATA BASES, P266
   Balasubramonian R, 2000, INT SYMP MICROARCH, P245, DOI 10.1109/MICRO.2000.898075
   BROOKS D, 2000, P 27 INT S COMP ARCH
   BROOKS D., 2001, P INT S HIGH PERF CO
   BURGER D, 1996, CSTR96103 U WISC COM
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Cekleov M, 1997, IEEE MICRO, V17, P64, DOI 10.1109/40.621215
   CHIUEH TC, 1992, ASPLOS, P137
   CHOI JH, 2002, IEEE COMPUT ARCHIT L, V1
   DELALUZ V, 2003, P INT C COMP DES SAN
   FOLEGNANI D, 2001, P 28 INT S COMP ARCH
   Ghose K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P70, DOI 10.1109/LPE.1999.799412
   GHOSE K, 1998, P POW DRIV MICR WORK
   GHOSE K, 1998, P INT S LOW POW EL D
   Henning John., 2000, IEEE COMPUTER SOC PR, V33, P28
   *IM, 1999, IT MAN
   Inoue K., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P273, DOI 10.1109/LPE.1999.799456
   Jacob B, 2001, IEEE T COMPUT, V50, P482, DOI 10.1109/12.926161
   JUAN T, 1997, P INT S LOW POW EL D
   KANDEMIR M, 2001, P INT S LOW POW EL D
   KIM S, 2001, LOW POWER MMU DESIGN
   KNIGHT J, 1984, IBM TECHNICAL DISCLO, V27, P1077
   LEE HHS, 2003, P INT S LOW POW EL D
   LEE JH, 2003, P INT S LOW POW EL D
   Maddock R. F., 1981, IBM Technical Disclosure Bulletin, V23, P5186
   Manne S., 1997, LOW POWER TLB DESIGN
   PANWAR R, 1995, P INT S LOW POW EL D
   Parikh D, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P233
   REINMAN G, 2000, 20007 COMQ
   *SA, 2002, INT STRONG ARM PROC
   Sima D., 1997, ADV COMPUTER ARCHITE
   STRECKER WD, 1978, AFIPS NCC, V47
   VIJAYKRISHNAN N, 2000, P INT S COMP ARCH
   Yang J, 2000, INT SYMP MICROARCH, P258, DOI 10.1109/MICRO.2000.898076
   Zyuban V., 1998, PROC POWER DRIVEN MI, P32
NR 35
TC 5
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 229
EP 257
DI 10.1145/1059876.1059879
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800003
DA 2024-07-18
ER

PT J
AU Poon, KKW
   Wilton, SJE
   Yan, A
AF Poon, KKW
   Wilton, SJE
   Yan, A
TI A detailed power model for field-programmable gate arrays
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE estimation model; architecture; power consumption; sensitivity analysis
AB Power has become a critical issue for field-programmable gate array (FPGA) vendors. Understanding the power dissipation within FPGAs is the first step in developing power-efficient architectures and computer-aided design (CAD) tools for FPGAs. This article describes a detailed and flexible power model which has been integrated in the widely used Versatile Place and Route (VPR) CAD tool. This power model estimates the dynamic, short-circuit, and leakage power consumed by FPGAs. It is the first flexible power model developed to evaluate architectural tradeoffs and the efficiency of power-aware CAD tools for a variety of FPGA architectures, and is freely available for noncommercial use. The model is flexible, in that it can estimate the power for a wide variety of FPGA architectures, and it is fast, in that it does not require extensive simulation, meaning it can be used to explore a large architectural space. We show how the model can be used to investigate the impact of various architectural parameters on the energy consumed by the FPGA, focusing on the segment length, switch block topology, lookuptable size, and cluster size.
C1 Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V6T 1Z4, Canada.
C3 University of British Columbia
RP Univ British Columbia, Dept Elect & Comp Engn, 2356 Main Mall, Vancouver, BC V6T 1Z4, Canada.
EM karap@ece.ubc.ca; stevew@ece.ubc.ca; ayan@ece.ubc.ca
CR AHMED E, 2000, P ACM INT S FIELD PR
   *ALT CORP SAN JOS, 2001, APEX 20K PROGR LOG D
   [Anonymous], UCBERLM9241
   [Anonymous], P ACM PHYS DES WORKS
   [Anonymous], 2003, P 2003 ACMSIGDA 11 I, DOI 10.1145/611817.611844
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Betz V., 2000, VPR T VPACK USERS MA
   Chang Yao-Wen., 1996, ACM Trans. Design Autom. Electron. Syst.
   CONG J, 1994, IEEE T COMPUT AID D, V13, P1, DOI 10.1109/43.273754
   Eckerbert D., 2001, P EUR S DIG SYST DES, P412
   George V., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P188, DOI 10.1109/LPE.1999.799437
   Hwang JM, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P722, DOI 10.1109/DAC.1998.724566
   Kang S.-M., 1999, CMOS DIGITAL INTEGRA, V2nd
   KUMAR R, 2002, P 15 INT C VLSI DES
   Lamoureux J., 2003, P IEEE INT C COMP AI
   LESEA A, 2001, POWER XILINX FPGAS X
   LESHAVARZI A, 1997, P IEEE INT TEST C, P146
   MASUD MI, 1999, P 9 INT WORKSH FIELD, P274
   Najm F. N., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P446, DOI 10.1109/92.335013
   NAJM FN, 1994, IEEE T COMPUT AID D, V13, P1123, DOI 10.1109/43.310901
   NAJM FN, 1995, DES AUT CON, P612
   NAJM FN, 1995, P IEEE ACM INT C COM
   Rabaey JanM., 1996, DIGITAL INTEGRATED C
   Shang L., 2002, FPGA 2002. Tenth ACM International Symposium on Field-Programmable Gate Arrays, P157, DOI 10.1145/503048.503072
   TOH KY, 1988, IEEE J SOLID-ST CIRC, V23, P950, DOI 10.1109/4.346
   TSUI CY, 1994, ACM IEEE D, P18
   Tuan T, 2001, INT CONF ACOUST SPEE, P893, DOI 10.1109/ICASSP.2001.941059
   Wang Q, 1999, IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, P98, DOI 10.1109/LPD.1999.750409
   *XILINX, 2002, VIRT POW EST US GUID
   *XILINX, 2001, VIRT E 1 8V FIELD PR
   *XILINX, 1999, UND XC9500XL CPLD PO
   Yan Andy., 2002, FPGA, P147
   Yeap Gary., 1998, PRACTICAL LOW POWER
NR 33
TC 105
Z9 122
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 279
EP 302
DI 10.1145/1059876.1059881
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800005
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Arató, P
   Mann, ZA
   Orbán, A
AF Arató, P
   Mann, ZA
   Orbán, A
TI Algorithmic aspects of hardware/software partitioning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; hardware/software partitioning; hardware/software
   codesign; graph bipartitioning; graph algorithms; optimization
ID HARDWARE-SOFTWARE COSYNTHESIS; MAXIMUM-FLOW PROBLEM; SYSTEMS
AB One of the most crucial steps in the design of embedded systems is hardware/software partitioning, is, deciding which components of the system should be implemented in hardware and which ones in software. Most formulations of the hardware/software partitioning problem are MP-hard, so the majority-of research efforts on hardware/software partitioning has focused on developing efficient heuristics.
   This article considers the combinatorial structure behind hardware/software partitioning. Two similar versions of the partitioning problem are defined, one of which turns out to be NP-hard, whereas the other one can be solved in polynomial time. This helps in understanding the real cause of complexity in hardware/software partitioning. Moreover, the polynomial-time algorithm serves as the basis for a highly efficient novel heuristic for the NP-hard version of the problem. Unlike general-purpose heuristics such as genetic algorithms or simulated annealing, this heuristic makes use of problem-specific knowledge, and can thus find high-quality solutions rapidly. Moreover, it has the unique characteristic that it also calculates lower bounds on the optimum solution. It is demonstrated on several benchmarks and also large random examples that the new algorithm clearly outperforms other heuristics that are generally applied to hardware/software partitioning.
C1 Budapest Univ Technol & Econ, Dept Control Engn & Informat Technol, H-1117 Budapest, Hungary.
C3 Budapest University of Technology & Economics
RP Arató, P (corresponding author), Budapest Univ Technol & Econ, Dept Control Engn & Informat Technol, Magyar Tudosok Korutja 2, H-1117 Budapest, Hungary.
EM arato@iit.bme.hu; zoltan.mann@cs.bme.hu; andras.orban@cs.bme.hu
RI Mann, Zoltan/H-4597-2012; Arato, Peter/H-2557-2012
OI Arato, Peter/0000-0003-2627-0511
CR Abdelzaher TF, 2000, IEEE T COMPUT, V49, P81, DOI 10.1109/12.822566
   Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   ARATO P, 2003, P IEEE INT S INT SIG
   ARATO P, 2003, P IEEE 7 INT C INT E
   BARROS E, 1993, P 2 INT WORKSH HARDW
   BINH NN, 1996, P 33 DES AUT C
   CHATHA KS, 2001, P CODES 01
   Cherkassky BV, 1997, ALGORITHMICA, V19, P390, DOI 10.1007/PL00009180
   Dasdan A, 1997, IEEE T COMPUT AID D, V16, P169, DOI 10.1109/43.573831
   Dick RP, 1998, IEEE T COMPUT AID D, V17, P920, DOI 10.1109/43.728914
   Eles P, 1997, DES AUTOM EMBED SYST, V2, P5, DOI 10.1023/A:1008857008151
   ELES P, 1996, P EURO DAC 96
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   FIDUCCIA C, 1982, P 19 DES AUT C
   Garey M., 1979, GUIDE THEORY NP COMP
   GOLDBERG AV, 1988, J ACM, V35, P921, DOI 10.1145/48014.61051
   GRODE J, 1998, P DES AUT TEST EUR D
   GUPTA RK, 1993, IEEE DES TEST COMPUT, V10, P29, DOI 10.1109/54.232470
   Henkel J, 2001, IEEE T VLSI SYST, V9, P273, DOI 10.1109/92.924041
   Kalavade A, 1997, DES AUTOM EMBED SYST, V2, P125, DOI 10.1023/A:1008872518365
   Kalavade A, 1998, IEEE T COMPUT AID D, V17, P819, DOI 10.1109/43.720318
   Kalavade AP, 1995, THESIS U CALIFORNIA
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   López-Vallejo M, 2003, ACM T DES AUTOMAT EL, V8, P269, DOI 10.1145/785411.785412
   Lopez-Vallejo M. L., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P411, DOI 10.1109/DATE.2000.840304
   LOPEZVALLEJO M, 1998, P DATE
   Madsen J, 1997, DES AUTOM EMBED SYST, V2, P195, DOI 10.1023/A:1008884219274
   MANN ZA, 2003, P 3 HUNG JAP S DISCR
   Mei B., 2000, P PRORISC
   Niemann R, 1997, DES AUTOM EMBED SYST, V2, P165, DOI 10.1023/A:1008832202436
   NIENLANN R., 1998, HARDWARE SOFTWARE CO
   QIN SC, 2000, 206 UNUIIST
   QUAN G, 1999, P IEEE ACM INT C COM
   SAAB YG, 1995, IEEE T COMPUT, V44, P903, DOI 10.1109/12.392848
   SRINIVASAN V, 1998, P DATE
   STITT G, 2003, P DAC
   STONE HS, 1977, IEEE T SOFTWARE ENG, V3, P85, DOI 10.1109/TSE.1977.233840
   Vahid F, 2002, ACM T DES AUTOMAT EL, V7, P413, DOI 10.1145/567270.567273
   Vahid F, 1997, DES AUTOM EMBED SYST, V2, P237, DOI 10.1023/A:1008836303344
   VAHID F, 1997, P INT WORKSH HARDW S
   VAHID F, 1995, P 8 INT S SYST SYNTH
   Wolf WH, 1997, IEEE T VLSI SYST, V5, P218, DOI 10.1109/92.585225
   [No title captured]
   [No title captured]
NR 44
TC 81
Z9 95
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1515 BROADWAY, NEW YORK, NY 10036 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 136
EP 156
DI 10.1145/1044111.1044119
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400008
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Reddy, SM
   Miyase, K
   Kajihara, S
   Pomeranz, I
AF Reddy, SM
   Miyase, K
   Kajihara, S
   Pomeranz, I
TI On test data volume reduction for multiple scan chain designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; reliability; design for testability; test data compression;
   encoding techniques; decompressor; don't care identification
ID TEST SETS
AB We consider issues related to the reduction of scan test data in designs with multiple scan chains. We propose a metric that can be used to evaluate the effectiveness of procedures for reducing the scan data volume. The metric compares the achieved compression to the compression which is intrinsic to the use of multiple scan chains. We also propose a procedure for modifying a given test set so as to achieve reductions in test data volume assuming a combinational decompressor circuit.
C1 Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA.
   Kyushu Inst Technol, Dept Comp Sci & Elect, Iizuka, Fukuoka 8208502, Japan.
   Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 University of Iowa; Kyushu Institute of Technology; Purdue University
   System; Purdue University
RP Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA.
EM reddy@engineering.uiowa.edu; miyase@aries30.cse.kyutech.ac.jp;
   kajihara@cse.kyutech.ac.jp
CR Bayraktaroglu I, 2001, DES AUT CON, P151, DOI 10.1109/DAC.2001.935494
   Chandra A, 2001, IEEE VLSI TEST SYMP, P42, DOI 10.1109/VTS.2001.923416
   Goel P., 1979, 1979 Test Conference. LSI & Boards, P189
   Hamzaoglu I, 1999, DIG PAP INT SYMP FAU, P260, DOI 10.1109/FTCS.1999.781060
   HAMZAOGLU I, 1999, P INT C COMP AID DES, P283
   HELLEBRAND S, 1995, IEEE T COMPUT, V44, P223, DOI 10.1109/12.364534
   Jas A, 1999, IEEE VLSI TEST SYMP, P114, DOI 10.1109/VTEST.1999.766654
   Jas A., 2000, Proceedings 18th IEEE VLSI Test Symposium, P73, DOI 10.1109/VTEST.2000.843829
   KAJIHARA S, 1995, IEEE T COMPUT AID D, V14, P1496, DOI 10.1109/43.476580
   Kajihara S, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P364, DOI 10.1109/ICCAD.2001.968648
   KONEMAN B, 1993, P EUR TEST C MARCH, P237
   Miyase K, 2002, PR IEEE COMP DESIGN, P194, DOI 10.1109/ICCD.2002.1106769
   POMERANZ I, 1993, IEEE T COMPUT AID D, V12, P1040, DOI 10.1109/43.238040
NR 13
TC 9
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 460
EP 469
DI 10.1145/944027.944031
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900004
DA 2024-07-18
ER

PT J
AU Li, MJ
   Yen, YC
   Li, YT
   Chen, YC
   Wang, CY
AF Li, Meng-Jing
   Yen, Yu-Chuan
   Li, Yi-Ting
   Chen, Yung-Chih
   Wang, Chun-Yao
TI A Constructive Approach for Threshold Function Identification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Threshold logic; linear threshold logic gate; threshold function
   identification
AB Threshold Function (TF) is a subset of Boolean function that can be represented with a single linear threshold gate (LTG). In the research about threshold logic, the identification of TF is an important task that determines whether a given function is a TF or not. In this article, we propose a sufficient and necessary condition for a function being a TF. With the proposed sufficient and necessary condition, we devise a TF identification algorithm. The experimental results show that the proposed approach saves 80% CPU time for identifying all the 8-input NP-class TFs as compared with the state-of-the-art. Furthermore, the LTGs corresponding to the identified TFs obtained by the proposed approach have smaller weights and threshold values than the state-of-the-art.
C1 [Li, Meng-Jing; Yen, Yu-Chuan; Li, Yi-Ting; Wang, Chun-Yao] Natl Tsing Hua Univ, Hsinchu, Taiwan.
   [Chen, Yung-Chih] Natl Taiwan Univ Sci & Technol, Taipei, Taiwan.
C3 National Tsing Hua University; National Taiwan University of Science &
   Technology
RP Li, MJ (corresponding author), Natl Tsing Hua Univ, Hsinchu, Taiwan.
EM amy26656@gmail.com; yuki098711@gmail.com; yitingli.yt@gmail.com;
   ycchen.ee@mail.ntust.edu.tw; wcyao@cs.nthu.edu.tw
RI zhou, you/KBC-3567-2024; Guo, Lin/KFS-9366-2024; Wang,
   YuHan/KGY-2933-2024; chen, wang/KGK-5932-2024; Liu, Joyce/KEI-8953-2024;
   Zhang, Wenxiao/KCK-3295-2024; Lin, Xiaoqi/KFS-5750-2024; Zhang,
   Tianyi/KHV-3716-2024; yang, zhou/KBB-6972-2024; LIU,
   LIYING/KAM-4121-2024; wang, haoyu/KHY-6295-2024; Chen, Yi/JBR-7728-2023;
   Wang, Xinyi/KHV-4909-2024; zhang, can/KHC-5357-2024; wang,
   nan/KHW-4897-2024; Li, Xintong/KHD-6915-2024
OI wang, haoyu/0009-0001-2467-5331; Li, meng jing/0009-0007-1283-1310; Yen,
   Yu-Chuan/0009-0005-4867-9758; , Yi-Ting/0000-0002-5297-9420
FU National Science and Technology Council (Taiwan) [MOST
   109-2221-E-007-082-MY2, MOST 109-2221-E-155-047-MY2, MOST
   110-2224-E-007-007, MOST 111-2218-E-007-010, MOST 111-2221-E-007-121,
   MOST 111-2221-E-011-137-MY3, NSTC 112-2218-E-007-014, NSTC
   112-2425-H-007-002]
FX This work is supported in part by the National Science and Technology
   Council (Taiwan) under MOST 109-2221-E-007-082-MY2, MOST
   109-2221-E-155-047-MY2, MOST 110-2224-E-007-007, MOST
   111-2218-E-007-010, MOST 111-2221-E-007-121, MOST
   111-2221-E-011-137-MY3, NSTC 112-2218-E-007-014, and NSTC
   112-2425-H-007-002.
CR Avedillo MJ, 2003, ELECTRON LETT, V39, P1502, DOI 10.1049/el:20030989
   Chen YC, 2020, DES AUT CON
   Elgot C.C., 1961, IEEE S SWITCHING CIR, P225
   GHOSH S, 1972, IEEE T COMPUT, VC 21, P503, DOI 10.1109/T-C.1972.223551
   Goldhaber-Gordon D, 1997, P IEEE, V85, P521, DOI 10.1109/5.573739
   Gurobi, About us
   Hsu WC, 2021, 34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), P146, DOI 10.1109/SOCC52499.2021.9739224
   Kuo PY, 2011, ICCAD-IEEE ACM INT, P396, DOI 10.1109/ICCAD.2011.6105360
   Lee SY, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942143
   Lee SY, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3240785
   Lin CC, 2022, IEEE T COMPUT AID D, V41, P1412, DOI 10.1109/TCAD.2021.3087584
   Lin CC, 2020, IEEE T COMPUT AID D, V39, P5304, DOI 10.1109/TCAD.2020.2964768
   Lin CC, 2014, DES AUT TEST EUROPE
   Lin CC, 2017, INT SYM QUAL ELECT, P413, DOI 10.1109/ISQED.2017.7918351
   Liu CH, 2019, IEEE T COMPUT AID D, V38, P2284, DOI 10.1109/TCAD.2018.2878181
   Mardiris VA, 2015, IEEE T COMPUT, V64, P2476, DOI 10.1109/TC.2014.2366745
   MUROGA S, 1970, IEEE T COMPUT, VC 19, P818, DOI 10.1109/T-C.1970.223046
   Muroga S., 1971, Threshold Logic and Its Applications
   Muroga S., 1962, Math. Comput., V16, P459
   Neutzling A, 2018, IEEE T COMPUT AID D, V37, P1023, DOI 10.1109/TCAD.2017.2729403
   Papandroulidakis G, 2019, IEEE T CIRCUITS-I, V66, P3041, DOI 10.1109/TCSI.2019.2902475
   Saripalli V, 2010, J LOW POWER ELECTRON, V6, P415, DOI 10.1166/jolpe.2010.1089
   SARJE AK, 1979, IEEE T COMPUT, V28, P798, DOI 10.1109/TC.1979.1675250
   Tsai CK, 2013, ICCAD-IEEE ACM INT, P226, DOI 10.1109/ICCAD.2013.6691123
   Winder R.O., 1961, Switching Circuit Theory and Logical Design, P321, DOI [10.1109/FOCS.1961.29, DOI 10.1109/FOCS.1961.29]
   Zhang R, 2005, IEEE T COMPUT AID D, V24, P107, DOI 10.1109/TCAD.2004.839468
NR 26
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 86
DI 10.1145/3606371
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700019
DA 2024-07-18
ER

PT J
AU Narang, G
   Deshwal, A
   Ayoub, R
   Kishinevsky, M
   Doppa, JR
   Pande, PP
AF Narang, Gaurav
   Deshwal, Aryan
   Ayoub, Raid
   Kishinevsky, Michael
   Doppa, Janardhan Rao
   Pande, Partha Pratim
TI Dynamic Power Management in Large Manycore Systems: A Learning-to-Search
   Framework
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dynamic power management; large manycore systems; voltage frequency
   island; machine learning; thermal-aware
ID ENERGY EFFICIENCY; PERFORMANCE; DESIGN; NOC
AB The complexity of manycore System-on-chips (SoCs) is growing faster than our ability to manage them to reduce the overall energy consumption. Further, as SoC design moves toward three-dimensional (3D) architectures, the core's power density increases leading to unacceptable high peak chip temperatures. In this article, we consider the optimization problem of dynamic power management (DPM) in manycore SoCs for an allowable performance penalty (say, 5%) and admissible peak chip temperature. We employ a machine learning-(ML) based DPM policy, which selects the voltage/frequency levels for different cluster of cores as a function of the application workload features such as core computation and inter-core traffic, and so on. We propose a novel learning-to-search (L2S) framework to automatically identify an optimized sequence of DPM decisions from a large combinatorial space for joint energy-thermal optimization for one or more given applications. The optimized DPM decisions are given to a supervised learning algorithm to train a DPM policy, which mimics the corresponding decision-making behavior. Our experiments on two different manycore architectures designed using wireless interconnect and monolithic 3D demonstrate that principles behind the L2S framework are applicable for more than one configuration. Moreover, L2S-based DPM policies achieve up to 30% energy-delay product savings and reduce the peak chip temperature by up to 17 degrees C compared to the state-of-the-art ML methods for an allowable performance overhead of only 5%
C1 [Narang, Gaurav; Deshwal, Aryan; Doppa, Janardhan Rao; Pande, Partha Pratim] Washington State Univ, Pullman, WA 99164 USA.
   [Ayoub, Raid; Kishinevsky, Michael] Intel Res Labs, Hillsboro, OR USA.
C3 Washington State University; Intel Corporation
RP Narang, G (corresponding author), Washington State Univ, Pullman, WA 99164 USA.
EM gaurav.narang@wsu.edu; aryan.deshwal@wsu.edu; raid.ayoub@intel.com;
   michael.kishinevsky@intel.com; jana.doppa@wsu.edu; pande@wsu.edu
RI Narang, Gaurav/JXM-4572-2024
OI Deshwal, Aryan/0000-0002-0280-6820
FU National Science Foundation [CNS-1955353, OAC-1910213, IIS-1845922];
   Semiconductor Research Corporation's AI Hardware program [3014.001]
FX This work was supported in part by the National Science Foundation's
   grants CNS-1955353, OAC-1910213, and IIS-1845922 and in part by the
   Semiconductor Research Corporation's AI Hardware program task 3014.001.
CR Aalsaud A, 2016, I SYMPOS LOW POWER E, P368, DOI 10.1145/2934583.2934612
   Belakaria S, 2021, J ARTIF INTELL RES, V72, P667
   Bhat G., 2017, ACM T EMBED COMPUT S, V16, P1
   Bhat G, 2018, IEEE T VLSI SYST, V26, P544, DOI 10.1109/TVLSI.2017.2770163
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Binkert Nathan, 2011, Computer Architecture News, V39, P1, DOI 10.1145/2024716.2024718
   Chatterjee A, 2021, ACM J EMERG TECH COM, V17, DOI 10.1145/3430765
   Chen Z, 2015, DES AUT TEST EUROPE, P1521
   Deb S, 2013, IEEE T COMPUT, V62, P2382, DOI 10.1109/TC.2012.224
   Deshwal Aryan, 2021, 2021 58th ACM/IEEE Design Automation Conference (DAC), P607, DOI 10.1109/DAC18074.2021.9586283
   Dinakarrao SMP, 2019, ACM J EMERG TECH COM, V15, DOI 10.1145/3323055
   Hajiamini S, 2022, IEEE T SUST COMPUT, V7, P358, DOI 10.1109/TSUSC.2021.3092730
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Isuwa S, 2019, DES AUT TEST EUROPE, P438, DOI [10.23919/date.2019.8714794, 10.23919/DATE.2019.8714794]
   Kim RG, 2017, IEEE T VLSI SYST, V25, P2458, DOI 10.1109/TVLSI.2017.2700726
   Kim RG, 2016, IEEE T VLSI SYST, V24, P2488, DOI 10.1109/TVLSI.2015.2512611
   Lee YJ, 2013, IEEE T COMPUT AID D, V32, P1892, DOI 10.1109/TCAD.2013.2273986
   Li H., 2018, P IEEE ACM INT C COM, P1
   Liu C, 2012, INT SYM QUAL ELECT, P529, DOI 10.1109/ISQED.2012.6187545
   Lu Shiting Justin, 2015, P GREAT LAK S VLSI G, P379, DOI DOI 10.1145/2742060.2742078
   Mandal S, 2021, I CONF VLSI DESIGN, P181, DOI 10.1109/VLSID51830.2021.00036
   Mandal SK, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3386359
   Mandal SK, 2019, IEEE T VLSI SYST, V27, P2842, DOI 10.1109/TVLSI.2019.2926106
   Meng Y, 2020, ANN IEEE SYM FIELD P, P19, DOI 10.1109/FCCM48280.2020.00012
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Murray J, 2014, ACM J EMERG TECH COM, V11, DOI 10.1145/2644816
   Ogras UY, 2009, IEEE T VLSI SYST, V17, P330, DOI 10.1109/TVLSI.2008.2011229
   Pagani S, 2020, IEEE T COMPUT AID D, V39, P101, DOI 10.1109/TCAD.2018.2878168
   Pallipadi V., 2006, Proceedings of the Linux Symposium, V2, P215
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Prakash A, 2016, DES AUT CON, DOI 10.1145/2897937.2898031
   Rapp M, 2022, DES AUT TEST EUROPE, P584, DOI 10.23919/DATE54114.2022.9774681
   Rapp M, 2021, DES AUT CON, P265, DOI 10.1109/DAC18074.2021.9586287
   Rasmussen CE, 2004, LECT NOTES ARTIF INT, V3176, P63, DOI 10.1007/978-3-540-28650-9_4
   Sartor AL, 2020, IEEE COMPUT ARCHIT L, V19, P63, DOI 10.1109/LCA.2020.2992182
   Schulman J, 2017, Arxiv, DOI arXiv:1707.06347
   Shafique M, 2014, DES AUT CON, DOI 10.1145/2593069.2593229
   Shahriari B, 2016, P IEEE, V104, P148, DOI 10.1109/JPROC.2015.2494218
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Singh AK, 2020, IEEE DES TEST, V37, P25, DOI 10.1109/MDAT.2020.2982629
   Singla G, 2015, DES AUT TEST EUROPE, P960
   Su B, 2014, INT SYMP MICROARCH, P445, DOI 10.1109/MICRO.2014.17
   Wächter EW, 2019, IEEE T VLSI SYST, V27, P1404, DOI 10.1109/TVLSI.2019.2896776
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Yang Shi-Gui, 2019, arXiv
NR 45
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 84
DI 10.1145/3603501
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700017
OA Bronze
DA 2024-07-18
ER

PT J
AU Zheng, S
   Geng, H
   Bai, C
   Yu, B
   Wong, MDF
AF Zheng, Su
   Geng, Hao
   Bai, Chen
   Yu, Bei
   Wong, Martin D. F.
TI Boosting VLSI Design Flow Parameter Tuning with Random Embedding and
   Multi-objective Trust-region Bayesian Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical design; VLSI design flow; parameter tuning; Bayesian
   optimization
AB Modern very large-scale integration (VLSI) design requires the implementation of integrated circuits using electronic design automation (EDA) tools. Due to the complexity of EDA algorithms, there are numerous tool parameters that have imperative impacts on the chip design quality. Manual selection of parameter values is excessively laborious and constrained by experts' experience. Due to the high complexity and lack of parallelization, most existing parameter tuning methods cannot make sufficient exploration in a large search space. In this article, we boost the efficiency and performance of parameter tuning with random embedding and multi-objective trust-region Bayesian optimization. Random embedding can effectively cut down the number of variables in the search process and thus reduce the runtime of Bayesian optimization. Multi-objective trust-region Bayesian optimization allows the algorithm to explore diverse solutions with excellent parallelism. Due to the ability to do more exploration in limited runtime, the proposed framework can achieve better performance than existing methods in our experiments.
C1 [Zheng, Su; Bai, Chen; Yu, Bei; Wong, Martin D. F.] Chinese Univ Hong Kong, Shatin, Rm905,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
   [Geng, Hao] ShanghaiTech Univ, 3-332,SIST Bldg,393 Middle Huaxia Rd, Shanghai, Peoples R China.
C3 Chinese University of Hong Kong; ShanghaiTech University
RP Yu, B (corresponding author), Chinese Univ Hong Kong, Shatin, Rm905,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.; Geng, H (corresponding author), ShanghaiTech Univ, 3-332,SIST Bldg,393 Middle Huaxia Rd, Shanghai, Peoples R China.
EM szheng22@cse.cuhk.edu.hk; genghao@shanghaitech.edu.cn;
   cbai@cse.cuhk.edu.hk; byu@cse.cuhk.edu.hk; mdfwong@cuhk.edu.hk
RI Yu, Bei/ABB-3824-2020
OI Yu, Bei/0000-0001-6406-4810; ZHENG, Su/0000-0003-1159-1611; BAI,
   Chen/0000-0002-1742-0090
FU AI Chip Center for Emerging Smart Systems (ACCESS), Hong Kong, The
   Innovation and Technology Fund [PRP/065/20FX]; Research Grants Council
   of Hong Kong SAR [CUHK1409420]; Shanghai Pujiang Program [22PJ1410400]
FX This work is supported by AI Chip Center for Emerging Smart Systems
   (ACCESS), Hong Kong, The Innovation and Technology Fund (No.
   PRP/065/20FX), The Research Grants Council of Hong Kong SAR (Project No.
   CUHK1409420), and Shanghai Pujiang Program (Project No. 22PJ1410400).
CR Agnesina A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415690
   Ajayi Tutu, 2019, P GOV MICR APPL CRIT, P1105
   Akiba T, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P2623, DOI 10.1145/3292500.3330701
   Arthur D., 2007, P 18 ANN ACM SIAM S, V18, P1027, DOI [DOI 10.1145/1283383.1283494, 10.1145/1283383.1283494]
   Asanovic Krste, 2016, Tech. Rep. UCB/EECS-2016-17 4
   Balandat M., 2020, Adv. Neural Inf. Process, V33, P21524, DOI DOI 10.48550/ARXIV.1910.06403
   Bergstra James, 2011, ANN C NEUR INF PROC, V24
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Daulton S., 2022, Uncertainty in Artificial Intelligence, P507
   Daulton Samuel, 2020, 34 INT C NEUR INF PR
   Daulton Samuel, 2021, Advances in Neural Information Processing Systems
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Eriksson D, 2019, ADV NEUR IN, V32
   Fang Guan-Qi, 2020, IEEE ACM AS S PAC DE
   Geng H, 2023, IEEE T COMPUT AID D, V42, P178, DOI 10.1109/TCAD.2022.3167858
   Hamilton WL, 2017, ADV NEUR IN, V30
   Jung Jinwook, 2021, IEEE ACM INT C COMP
   Kandasamy K, 2018, PR MACH LEARN RES, V84
   Kwon J, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3323919
   Liang RJ, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643564
   Ma Yuzhe, 2019, ACM IEEE WORKSH MACH
   Ozaki Y, 2022, J ARTIF INTELL RES, V73, P1209
   Paszke A, 2019, ADV NEUR IN, V32
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Petrisko D, 2020, IEEE MICRO, V40, P93, DOI 10.1109/MM.2020.2996145
   Stine James E., 2021, OSU Datapath/Control RV32 Single-Cycle and Pipelined Architecture in SV
   Ustun E, 2019, ANN IEEE SYM FIELD P, P74, DOI 10.1109/FCCM.2019.00020
   Wang Z, 2017, PR MACH LEARN RES, V70
   Wang ZY, 2016, J ARTIF INTELL RES, V55, P361, DOI 10.1613/jair.4806
   Wegmann Markus, 2017, Ibex RISC-V Core
   Weinberger Kilian, 2018, Gaussian Processes
   Wipf DP, 2007, ADV NEURAL INFORM PR
   Zhao Jerry, 2020, Sonicboom: The 3rd generation berkeley out-of-order machine
   Ziegler MM, 2016, I SYMPOS LOW POWER E, P180, DOI 10.1145/2934583.2934620
   Ziegler MM, 2016, DES AUT TEST EUROPE, P1148
NR 35
TC 0
Z9 0
U1 12
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 74
DI 10.1145/3597931
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700007
DA 2024-07-18
ER

PT J
AU Cardona, J
   Hernández, C
   Abella, J
   Mezzetti, E
   Cazorla, FJ
AF Cardona, Jordi
   Hernandez, Carles
   Abella, Jaume
   Mezzetti, Enrico
   Cazorla, Francisco J.
TI Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded
   Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Timing validation & verification; contention; contention breakdown; NoCs
ID ON-CHIP; MULTICORE; NETWORK
AB The computing capacity demanded by embedded systems is on the rise as software implements more functionalities, ranging from best-effort entertainment functions to performance-guaranteed safety-related functions. Heterogeneous manycore processors, using wormhole mesh (wmesh) Network-on-Chips (NoCs) as the main communication means, and contention block among applications, are increasingly considered to deliver the required computing performance. Most research efforts on software timing analysis have focused on deriving bounds (estimates) to the contention that tasks can suffer when accessing wmesh NoCs. However, less effort has been devoted to an equally important problem, namely, accurately measuring the actual contention tasks generate each other on the wmesh which is instrumental during system validation to diagnose any software timing misbehavior and determine which tasks are particularly affected by contention on specific wmesh routers. In this article, we work on the foundations of contention measuring in wmesh NoCs and propose and explain the rationale of a golden metric, called task PairWise Contention (PWC). PWC allows ascribing the actual share of the contention a given task suffers in the wmesh to each of its co-runner tasks at packet level. We also introduce and formalize a Golden Reference Value (GRV) for PWC that specifically defines a criterion to fairly break down the contention suffered by a task among its co-runner tasks in the wmesh. Our evaluation shows that GRV effectively captures how contention occurs by identifying the actual core (task) causing contention and whether contention is caused by local or remote interference in the wmesh.
C1 [Cardona, Jordi] Univ Politecn Cataluna, Barcelona 08034, Spain.
   [Cardona, Jordi; Hernandez, Carles; Abella, Jaume; Mezzetti, Enrico; Cazorla, Francisco J.] Barcelona Supercomp Ctr, Barcelona 08034, Spain.
   [Hernandez, Carles] Univ Politecn Valencia, Valencia 46022, Spain.
C3 Universitat Politecnica de Catalunya; Universitat Politecnica de
   Catalunya; Barcelona Supercomputer Center (BSC-CNS); Universitat
   Politecnica de Valencia
RP Cardona, J (corresponding author), Univ Politecn Cataluna, Barcelona 08034, Spain.; Cardona, J (corresponding author), Barcelona Supercomp Ctr, Barcelona 08034, Spain.
EM jordi.cardona@bsc.es; carles.hernandez@bsc.es; jaume.abella@bsc.es;
   enrico.mezzetti@bsc.es; francisco.cazorla@bsc.es
RI Abella, Jaume/B-7422-2016; Mezzetti, Enrico/M-7367-2016; Cazorla,
   Francisco J./D-7261-2016
OI Abella, Jaume/0000-0001-7951-4028; Mezzetti, Enrico/0000-0002-1886-2931;
   Cazorla, Francisco J./0000-0002-3344-376X
FU Spanish Ministry of Science and Innovation - MCIN/AEI
   [PID2019-107255GB-C21]; European Research Council (ERC) under the EU
   [772773]; European Research Council (ERC) [772773] Funding Source:
   European Research Council (ERC)
FX This work has been supported by the Spanish Ministry of Science and
   Innovation under grant PID2019-107255GB-C21 funded by
   MCIN/AEI/10.13039/501100011033 and the European Research Council (ERC)
   under the EU's Horizon 2020 research and innovation programme (grant
   agreement No. 772773).
CR Agrawal A., 2017, P EUROMICRO C REAL T
   Apollo, 2018, AP OP AUT DRIV PLATF
   Cardona J, 2019, DES AUT TEST EUROPE, P710, DOI [10.23919/date.2019.8715155, 10.23919/DATE.2019.8715155]
   Cardona J, 2018, REAL TIM SYST SYMP P, P265, DOI 10.1109/RTSS.2018.00043
   Cardona J, 2018, IEEE T COMPUT AID D, V37, P2451, DOI 10.1109/TCAD.2018.2857298
   Dasari D, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567937
   Dasari D, 2011, IEEE INT CONF TRUST, P1068, DOI 10.1109/TrustCom.2011.146
   De Dinechin B.D., 2017, AISTECS, DOI 10.1145/3073763.3073770
   Díaz E, 2017, LECT NOTES COMPUT SC, V10300, P102, DOI 10.1007/978-3-319-60588-3_7
   Duato J., 2002, INTERCONNECTION NETW
   EPI Consortium, 2019, ABOUT US
   European Union Aviation Safety Agency, 2022, AMC 20-193 Use of multi-core processors
   Feilhauer M, 2016, SAE INT J COMMER VEH, V9, P63, DOI 10.4271/2016-01-8013
   Fernández M, 2012, EMSOFT '12: PROCEEDINGS OF THE TENTH AMC INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE 2012, P175
   Gaisler Cobham, 2011, QUAD CORE LEON4 SPAR
   Giannopoulou G, 2013, 2013 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT)
   Gilabert F., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P165, DOI 10.1109/NOCS.2010.25
   Giroudot F, 2020, RTNS 2019: PROCEEDINGS OF THE 27TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS (RTNS 2019), P19, DOI 10.1145/3356401.3356408
   Giroudot F, 2020, IEEE ACCESS, V8, P32442, DOI 10.1109/ACCESS.2020.2973891
   Giroudot F, 2018, IEEE REAL TIME, P37, DOI 10.1109/RTAS.2018.00010
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Hansson A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455231
   Hernandez C., 2017, P EUR C REAL TIM SYS
   Infineon, 2022, AURIX MULT 32 BIT MI
   International Organization for Standardization, 2018, 26262 ISODIS
   Jafari F, 2010, IEEE T COMPUT AID D, V29, P1973, DOI 10.1109/TCAD.2010.2063130
   Jalle J., 2015, P EMBEDDED REALTIME
   Jalle J, 2013, INT SYM IND EMBED, P31, DOI 10.1109/SIES.2013.6601468
   Kalray, 2022, KALR MPPA MAN MASS P
   Kiasari AE, 2013, IEEE T VLSI SYST, V21, P113, DOI 10.1109/TVLSI.2011.2178620
   Kostrzewa A, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P151, DOI 10.1145/2834848.2834851
   Le Boudec J.-Y., 2001, NETWORK CALCULUS THE
   Lee S, 2003, J PARALLEL DISTR COM, V63, P299, DOI 10.1016/S0743-7315(02)00055-2
   Liu M, 2017, ASIA S PACIF DES AUT, P275, DOI 10.1109/ASPDAC.2017.7858332
   Mancuso R, 2015, EUROMICRO, P174, DOI 10.1109/ECRTS.2015.23
   Mezzetti E, 2018, IEEE MICRO, V38, P56, DOI 10.1109/MM.2018.112130235
   Moseley T, 2005, PR IEEE COMP DESIGN, P373, DOI 10.1109/ICCD.2005.74
   NaNoC, 2010, NANOC PROJ
   Nikolic B, 2019, REAL-TIME SYST, V55, P63, DOI 10.1007/s11241-018-9312-0
   Nowotsch J, 2014, EUROMICRO, P109, DOI 10.1109/ECRTS.2014.20
   Nowotsch J, 2012, 2012 NINTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2012), P132, DOI 10.1109/EDCC.2012.27
   NVIDIA, 2018, NVIDIA DRIV PLATF
   Ogras UY, 2010, IEEE T COMPUT AID D, V29, P2001, DOI 10.1109/TCAD.2010.2061613
   Panic M., 2016, P IEEE RTAS VIENN AU, P1, DOI DOI 10.1109/RTAS.2016.7461342
   Panic M, 2016, DES AUT TEST EUROPE, P1485
   Pellizzoni R, 2010, DES AUT TEST EUROPE, P741
   Picornell T, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317794
   Qian Y, 2009, 2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, P44, DOI 10.1109/NOCS.2009.5071444
   Rahmati D, 2013, IEEE T COMPUT, V62, P452, DOI 10.1109/TC.2011.240
   Rambo EA, 2015, DES AUT TEST EUROPE, P537
   Ramos S, 2017, INT PARALL DISTRIB P, P297, DOI 10.1109/IPDPS.2017.30
   Schoeberl M., 2014, P DATA SYSTEMS AEROS
   Serrano-Cases A, 2021, LEIBNIZ INT P INFORM, V196, P3
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   SoCLib, 2003, US
   Sparsoe J, 2012, P INT C APPL CONCURR
   Tilera, 2013, TILE GX PROC FAM
   Tobuschat S, 2017, DES AUT TEST EUROPE, P590, DOI 10.23919/DATE.2017.7927055
   Ungerer T, 2010, IEEE MICRO, V30, P66, DOI 10.1109/MM.2010.78
   Xiang XY, 2016, PR IEEE COMP DESIGN, P456, DOI 10.1109/ICCD.2016.7753327
   Xiao Y, 2017, ICCAD-IEEE ACM INT, P217, DOI 10.1109/ICCAD.2017.8203781
   Xiao Y, 2019, IEEE T VLSI SYST, V27, P1416, DOI 10.1109/TVLSI.2019.2897650
   Xilinx, 2022, SYST LEV BEN VERS PL
   XILINX, 2018, Rockwell Collins Uses Zynq UltraScale+ RFSoC Devices in Revolutionizing How Arrays are Produced and Fielded: Powered by Xilinx
   Xiong Q, 2017, IEEE T COMPUT, V66, P1532, DOI 10.1109/TC.2017.2686391
   Yun H, 2013, IEEE REAL TIME, P55, DOI 10.1109/RTAS.2013.6531079
   Zimmer M, 2014, IEEE REAL TIME, P101, DOI 10.1109/RTAS.2014.6925994
NR 67
TC 0
Z9 0
U1 3
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 43
DI 10.1145/3582006
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800014
OA Green Published
DA 2024-07-18
ER

PT J
AU Huang, SS
   Jiang, HW
   Yu, SM
AF Huang, Shanshi
   Jiang, Hongwu
   Yu, Shimeng
TI Hardware-aware Quantization/Mapping Strategies for Compute-in-Memory
   Accelerators
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Compute-in-memory; deep neural network; design space exploration
AB The emerging non-volatile memory (eNVM) based mixed-signal Compute-in-Memory (CIM) accelerators are of great interest in today's AI accelerators design due to their high energy efficiency. Various CIM architectures and circuit-level designs have been proposed, showing superior hardware performance for deep neural network (DNN) acceleration. However, hardware-aware quantization strategies for CIM-based accelerators are not systematically explored. Since there are a variety of design options for neural network mapping on CIM systems while improper strategies may narrow the circuit-level design space and further limit the hardware performance, it is important to make a comprehensive early-stage design space exploration and find appropriate quantization/mapping strategies to achieve better hardware performance. In this paper, we provide a joint algorithm-hardware analysis and compare the system-level hardware performance for various design options, including quantization algorithms, data representation methods and analog-to-digital converter (ADC) configurations. This work aims to propose guidelines for choosing more hardware-friendly design options for chip architects. According to our evaluation results for CIFAR-10/100 and ImageNet classification, the properly chosen quantization approach and optimal mapping strategy (dynamic fixed-point quantization + 2's complement representation/shifted unsigned INT representation + optimized precision ADC) could achieve similar to 2x energy efficiency and 1.2 similar to 1.6x throughput with 5%similar to 25% reduced area overhead, compared to naive strategy (fixed-point quantization + differential pair number representation + full precision ADC).
C1 [Huang, Shanshi; Jiang, Hongwu; Yu, Shimeng] Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Huang, SS (corresponding author), Georgia Inst Technol, Sch Elect & Comp Engn, 791 Atlantic Dr NW, Atlanta, GA 30332 USA.
EM shuang406@gatech.edu; hjiang318@gatech.edu; shimeng.yu@ece.gatech.edu
RI Jiang, Hongwu/KVX-8785-2024
OI Jiang, Hongwu/0000-0002-3048-5948
FU ASCENT, one of the SRC/DARPA JUMP Centers
FX This work is supported by ASCENT, one of the SRC/DARPA JUMP Centers.
CR [Anonymous], 2017, IEEE NON-VOLATILE ME
   Banner Ron, 2018, NEURAL INFORM PROCES
   Cheng M, 2019, IEEE T COMPUT AID D, V38, P834, DOI 10.1109/TCAD.2018.2824304
   Chi Ping, 2016, INT S COMP ARCH SEOU
   David J.-P., 2015, WORKSH CONTR INT C L
   Donato M, 2018, DES AUT CON, DOI 10.1145/3195970.3196083
   Esser Steven K, 2020, INT C LEARN REPR ICL
   Han S., 2015, DEEP COMPRESSION COM
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Huang SS, 2021, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS51556.2021.9401659
   Hubara I, 2016, ADV NEUR IN, V29
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jerry M, 2017, INT EL DEVICES MEET
   Jiang HW, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218524
   Jiang Hongwu, 2022, IEEE S VLSI TECHNOLO
   Jung S, 2019, PROC CVPR IEEE, P4345, DOI 10.1109/CVPR.2019.00448
   Li WT, 2021, IEEE CUST INTEGR CIR, DOI 10.1109/CICC51472.2021.9431558
   Lu Anni, 2021, FRONTIERS ARTIFICIAL
   Peng XC, 2021, IEEE T COMPUT AID D, V40, P2306, DOI 10.1109/TCAD.2020.3043731
   Qu S, 2021, DES AUT CON, P745, DOI 10.1109/DAC18074.2021.9586105
   Qu Songyun, 2020, ACM IEEE DESIGN AUTO
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Shafiee A, 2016, CONF PROC INT SYMP C, P14, DOI 10.1109/ISCA.2016.12
   Si X, 2019, ISSCC DIG TECH PAP I, V62, P396, DOI 10.1109/ISSCC.2019.8662392
   Su Jian-Wei, 2020, INT SOLIDSTATE CIRCU
   Sun HB, 2020, ASIA S PACIF DES AUT, P325, DOI 10.1109/ASP-DAC47756.2020.9045192
   Sun XY, 2018, DES AUT TEST EUROPE, P1423, DOI 10.23919/DATE.2018.8342235
   Wan WE, 2022, NATURE, V608, P504, DOI 10.1038/s41586-022-04992-8
   Wu SH, 2018, 2018 52ND ANNUAL CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS (CISS), DOI 10.1109/CISS.2018.8362280
   Wu W, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P103, DOI 10.1109/VLSIT.2018.8510690
   Yang YK, 2020, NEURAL NETWORKS, V125, P70, DOI 10.1016/j.neunet.2019.12.027
   Yin SH, 2019, IEEE MICRO, V39, P54, DOI 10.1109/MM.2019.2943047
   Yu SM, 2018, P IEEE, V106, P260, DOI 10.1109/JPROC.2018.2790840
   Yue Jinshan, 2021, IEEE INT SOL STAT CI
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhu ZH, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317739
   Zhu Zhenhua, 2018, INT C COMP AID DES I
NR 37
TC 0
Z9 0
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 34
DI 10.1145/3569940
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800005
OA Bronze
DA 2024-07-18
ER

PT J
AU Sánchez, D
   Servadei, L
   Kiprit, GN
   Wille, R
   Ecker, W
AF Sanchez, Daniela
   Servadei, Lorenzo
   Kiprit, Gamze Naz
   Wille, Robert
   Ecker, Wolfgang
TI A Comprehensive Survey on Electronic Design Automation and Graph Neural
   Networks: Theory and Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)
CY AUG 30-SEP 03, 2021
CL ELECTR NETWORK
SP IEEE, ACM
DE Electronic Design Automation; very large-scale integration; machine
   learning; register-transfer level; Graph Neural Networks
AB Driven by Moore's law, the chip design complexity is steadily increasing. Electronic DesignAutomation (EDA) has been able to cope with the challenging very large-scale integration process, assuring scalability, reliability, and proper time-to-market. However, EDA approaches are time and resource demanding, and they often do not guarantee optimal solutions. To alleviate these, Machine Learning (ML) has been incorporated into many stages of the design flow, such as in placement and routing. Many solutions employ Euclidean data and ML techniques without considering that many EDA objects are represented naturally as graphs. The trending Graph Neural Networks (GNNs) are an opportunity to solve EDA problems directly using graph structures for circuits, intermediate Register Transfer Levels, and netlists. In this article, we present a comprehensive review of the existing works linking the EDA flow for chip design and GNNs. We map those works to a design pipeline by defining graphs, tasks, and model types. Furthermore, we analyze their practical implications and outcomes. We conclude by summarizing challenges faced when applying GNNs within the EDA design flow.
C1 [Sanchez, Daniela; Servadei, Lorenzo; Kiprit, Gamze Naz; Ecker, Wolfgang] Infineon Technol AG, D-85579 Neubiberg, Bavaria, Germany.
   [Sanchez, Daniela; Servadei, Lorenzo; Kiprit, Gamze Naz; Ecker, Wolfgang] Tech Univ Munich, Chair Elect Design Automat, D-80333 Munich, Germany.
   [Wille, Robert] Tech Univ Munich, D-80333 Munich, Germany.
C3 Infineon Technologies; Technical University of Munich; Technical
   University of Munich
RP Sánchez, D (corresponding author), Infineon Technol AG, D-85579 Neubiberg, Bavaria, Germany.; Sánchez, D (corresponding author), Tech Univ Munich, Chair Elect Design Automat, D-80333 Munich, Germany.
EM Daniela.sanchez-lopera@tum.de; Lorenzo.servadei@tum.de;
   Gamzenaz.kiprit@tum.de; robert.wille@tum.de; Wolfgang.ecker@tum.de
RI ; Wille, Robert/D-9055-2013
OI Kiprit, Gamze Naz/0000-0003-0255-2178; Ecker,
   Wolfgang/0000-0002-9362-8096; Wille, Robert/0000-0002-4993-7860; ,
   Lorenzo/0000-0003-4322-834X
FU German Federal Ministry for Economic Affairs and Energy (BMWi)
   [ProgressivKI (19A21006C)]
FX The work described herein is partly funded by the German Federal
   Ministry for Economic Affairs and Energy (BMWi) as part of the research
   project ProgressivKI (19A21006C).
CR Agnesina A, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415690
   Ajayi Tutu, 2019, P GOV MICR APPL CRIT, P1105
   Alrahis L., 2021, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., P1, DOI DOI 10.1109/TCAD.2021.3110807
   [Anonymous], 2017, P 31 INT C NEUR INF
   Bachrach J, 2012, DES AUT CON, P1212
   Chen TL, 2022, Arxiv, DOI arXiv:2108.10521
   Chen TQ, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P785, DOI 10.1145/2939672.2939785
   Cheng CK, 2019, IEEE T COMPUT AID D, V38, P1717, DOI 10.1109/TCAD.2018.2859220
   Cheng Ruoyu, 2021, 35 C NEURAL INFORM P, P1
   de Amorim RC, 2012, PATTERN RECOGN, V45, P1061, DOI 10.1016/j.patcog.2011.08.012
   Fayyazi A, 2019, DES AUT TEST EUROPE, P638, DOI [10.23919/DATE.2019.8715251, 10.23919/date.2019.8715251]
   Fey M, 2019, Arxiv, DOI [arXiv:1903.02428, DOI 10.48550/ARXIV.1903.02428]
   Gao XH, 2021, ASIA S PACIF DES AUT, P152, DOI 10.1145/3394885.3431545
   Gori M, 2005, IEEE IJCNN, P729
   Grattarola D, 2021, IEEE COMPUT INTELL M, V16, P99, DOI 10.1109/MCI.2020.3039072
   Grover A, 2016, KDD'16: PROCEEDINGS OF THE 22ND ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P855, DOI 10.1145/2939672.2939754
   Hamilton W.L., 2020, Graph Representation Learning, DOI 10.2200/s01045ed1v01y202009aim046
   Han XT, 2021, KDD '21: PROCEEDINGS OF THE 27TH ACM SIGKDD CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P565, DOI 10.1145/3447548.3467450
   Hashemi S., 2018, WORKSH OP SOURC EDA, P21
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He ZL, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643581
   Huang GY, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3451179
   Kampffmeyer M, 2019, PROC CVPR IEEE, P11479, DOI 10.1109/CVPR.2019.01175
   Khailany B, 2020, IEEE MICRO, V40, P23, DOI 10.1109/MM.2020.3026231
   Kipf T. N., 2020, Deep learning with graphstructured representations
   Kipf TN, 2017, INT C LEARN REPR
   Kirby R, 2019, IEEE INT CONF VLSI, P217, DOI [10.1109/VLSI-SoC.2019.8920342, 10.1109/vlsi-soc.2019.8920342]
   Kunal K, 2020, DES AUT TEST EUROPE, P55, DOI 10.23919/DATE48585.2020.9116329
   Kunal K, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3323471
   Li YG, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415624
   Li Z, 2020, PROC INT CONF DATA, P1677, DOI 10.1109/ICDE48307.2020.00149
   Lin ZH, 2017, Arxiv, DOI [arXiv:1703.03130, DOI 10.48550/ARXIV.1703.03130]
   Liu MJ, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1372
   Lopera DS, 2021, 2021 ACM/IEEE 3RD WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), DOI 10.1109/MLCAD52597.2021.9531070
   Lovasz L., 1993, Combinatorics, Paul Erdos is Eighty, V2, P1
   Lu Y.-C., 2021, P INT S PHYS DESIGN, P7, DOI 10.1145/3439706.3447045
   Lu YC, 2021, ICCAD-IEEE ACM INT, DOI 10.1109/ICCAD51958.2021.9643435
   Lu Yi-Chen, 2020, 34 C NEURAL INFORM P, P1
   Ma Y, 2020, PROCEEDINGS OF THE 43RD INTERNATIONAL ACM SIGIR CONFERENCE ON RESEARCH AND DEVELOPMENT IN INFORMATION RETRIEVAL (SIGIR '20), P719, DOI 10.1145/3397271.3401092
   Ma YZ, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P119, DOI 10.1145/3372780.3378173
   Ma YZ, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317838
   McLoughlin I., 2011, 2011 IEEE 15th International Symposium on Consumer Electronics, P352, DOI 10.1109/ISCE.2011.5973848
   Mirhoseini A, 2021, NATURE, V594, P207, DOI 10.1038/s41586-021-03544-w
   Kipf TN, 2016, Arxiv, DOI [arXiv:1611.07308, DOI 10.48550/ARXIV.1611.07308]
   Patel Husni Habal Rituj, 2021, P DESIGN VERIFICATIO, P1
   Perozzi B, 2014, PROCEEDINGS OF THE 20TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING (KDD'14), P701, DOI 10.1145/2623330.2623732
   Ren Haoxing, 2020, P 57 ACMEDACIEEE DES
   Rong Y, 2020, KDD '20: PROCEEDINGS OF THE 26TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P3555, DOI 10.1145/3394486.3406474
   Sankaragomathi Kannan, 2021, CS229 STANF U
   Scarselli F, 2009, IEEE T NEURAL NETWOR, V20, P61, DOI 10.1109/TNN.2008.2005605
   Schreiner J, 2016, INT HIGH LEVEL DESIG, P46, DOI 10.1109/HLDVT.2016.7748254
   Servadei L, 2023, IEEE DES TEST, V40, P43, DOI 10.1109/MDAT.2022.3145344
   Servadei L, 2020, IEEE T COMPUT, V69, P856, DOI 10.1109/TC.2020.2968888
   Ustun E, 2020, ICCAD-IEEE ACM INT, DOI 10.1145/3400302.3415657
   van der Maaten L, 2008, J MACH LEARN RES, V9, P2579
   Velickovic Petar, 2018, INT C LEARN REPR
   Waikhom L, 2021, arXiv
   Wang HR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218757
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
   Xie ZY, 2021, ASIA S PACIF DES AUT, P671, DOI 10.1145/3394885.3431562
   Xu K., 2018, arXiv, DOI DOI 10.48550/ARXIV.1810.00826
   Yan SJ, 2018, Arxiv, DOI [arXiv:1801.07455, DOI 10.1609/AAAI.V32I1.12328, 10.48550/ARXIV.1801.07455]
   Ying R, 2018, KDD'18: PROCEEDINGS OF THE 24TH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY & DATA MINING, P974, DOI 10.1145/3219819.3219890
   You JX, 2018, ADV NEUR IN, V31
   Yu B, 2018, PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, P3634
   Zeng H., 2020, P 8 INT C LEARNING R
   Zhang CX, 2019, KDD'19: PROCEEDINGS OF THE 25TH ACM SIGKDD INTERNATIONAL CONFERENCCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P793, DOI 10.1145/3292500.3330961
   Zhang G, 2019, PR MACH LEARN RES, V97
   Zhang Ruochi, 2019, P 8 INT C LEARN REPR
   Zhang Y., 2020, DES AUT CON
   Zhou J, 2021, Arxiv, DOI [arXiv:1812.08434, DOI 10.1016/J.AIOPEN.2021.01.001]
NR 71
TC 5
Z9 6
U1 11
U2 22
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 15
DI 10.1145/3543853
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA C8BO2
UT WOS:000964108900002
DA 2024-07-18
ER

PT J
AU Cui, LL
   Wu, F
   Liu, XJ
   Zhang, M
   Xiao, RZ
   Xie, CS
AF Cui, Lanlan
   Wu, Fei
   Liu, Xiaojian
   Zhang, Meng
   Xiao, Renzhi
   Xie, Changsheng
TI Improving LDPC Decoding Performance for 3D TLC NAND Flash by LLR
   Optimization Scheme for Hard and Soft Decision
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE LLR; LDPC; TLC NAND flash; threshold voltage distribution; reference
   voltage
ID MEMORY; CODES; RELIABILITY
AB Low-density parity-check (LDPC) codes have been widely adopted in NAND flash in recent years to enhance data reliability. There are two types of decoding, hard-decision and soft-decision decoding. However, for the two types, their error correction capability degrades due to inaccurate log-likelihood ratio (LLR). To improve the LLR accuracy of LDPC decoding, this article proposes LLR optimization schemes, which can be utilized for both hard-decision and soft-decision decoding. First, we build a threshold voltage distribution model for 3D floating gate (FG) triple level cell (TLC) NAND flash. Then, by exploiting the model, we introduce a scheme to quantize LLR during hard-decision and soft-decision decoding. And by amplifying a portion of small LLRs, which is essential in the layer min-sum decoder, more precise LLR can be obtained. For hard-decision decoding, the proposed newmodes can significantly improve the decoder's error correction capability compared with traditional solutions. Soft-decision decoding starts when hard-decision decoding fails. For this part, we study the influence of the reference voltage arrangement of LLR calculation and apply the quantization scheme. The simulation shows that the proposed approach can reduce frame error rate (FER) for several orders of magnitude.
C1 [Cui, Lanlan; Wu, Fei; Zhang, Meng; Xiao, Renzhi; Xie, Changsheng] Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, 1037 Luoyu Rd, Wuhan 430074, Peoples R China.
   [Liu, Xiaojian] DERA Co Ltd, 968 Jinzhong Rd, Shanghai 200050, Peoples R China.
C3 Huazhong University of Science & Technology
RP Wu, F (corresponding author), Huazhong Univ Sci & Technol, Wuhan Natl Lab Optoelect, 1037 Luoyu Rd, Wuhan 430074, Peoples R China.
EM cuilanlan@hust.edu.cn; wufei@hust.edu.cn; liuxiaojian@derastorage.com;
   zgmeng@hust.edu.cn; rzxiao@hust.edu.cn; cs_xie@hust.edu.cn
RI zhang, meng/GQP-4394-2022
OI zhang, meng/0000-0003-1677-3393
FU Key Area Research and Development Program of Guangdong Province
   [2019B010107001]; NSFC [61821003, 61872413, U1709220, 61902137];
   National Key Research and Development Program of China [2018YFB1003305,
   2018YFA0701800]; 111 Project [B07038]; China Postdoctoral Science
   Foundation [2019M66262]; Postdoctoral Innovative Talents Support Program
   [BX20190128]; Excellent Projects for Postdoctoral Science and Technology
   Activities in Hubei Province; Key Project of Shandong Wisdom Joint Fund
   [ZR2019LZH009]
FX This work was supported in part by Key Area Research and Development
   Program of Guangdong Province No. 2019B010107001, in part by the NSFC
   under Grant No. 61821003, No. 61872413, No. U1709220, No. 61902137, in
   part by National Key Research and Development Program of China No.
   2018YFB1003305, No. 2018YFA0701800, in part by the 111 Project (No.
   B07038), in part by the China Postdoctoral Science Foundation No.
   2019M66262, in part by the Postdoctoral Innovative Talents Support
   Program No. BX20190128, in part by the Excellent Projects for
   Postdoctoral Science and Technology Activities in Hubei Province, in
   partby the Key Project of Shandong Wisdom Joint Fund No. ZR2019LZH009.
CR BAHL LR, 1974, IEEE T INFORM THEORY, V20, P284, DOI 10.1109/TIT.1974.1055186
   Bose R. C., 1960, Inf. Control, V3, P79, DOI DOI 10.1016/S0019-9958(60)90287-4
   Cai Y, 2017, P IEEE, V105, P1666, DOI 10.1109/JPROC.2017.2713127
   Cai Y, 2015, INT S HIGH PERF COMP, P551, DOI 10.1109/HPCA.2015.7056062
   Cai Y, 2013, DES AUT TEST EUROPE, P1285
   Chen JH, 2005, IEEE T COMMUN, V53, P1288, DOI 10.1109/TCOMM.2005.852852
   Chen SL, 2011, DES AUT CON, P753
   Deguchi Yoshiaki, 2018, WATER AIR SOIL POLL, V99, P1
   Dong GQ, 2011, IEEE T CIRCUITS-I, V58, P429, DOI 10.1109/TCSI.2010.2071990
   FORNEY GD, 1965, IEEE T INFORM THEORY, V11, P549, DOI 10.1109/TIT.1965.1053825
   Fossorier MPC, 1999, IEEE T COMMUN, V47, P673, DOI 10.1109/26.768759
   GALLAGER RG, 1962, IRE T INFORM THEOR, V8, P21, DOI 10.1109/tit.1962.1057683
   Ge GJ, 2017, CHINA COMMUN, V14, P10, DOI 10.1109/CC.2017.8014343
   Guilloud Frederic, 2003, 3 INT S TURBO CODES, P451
   Ho KC, 2013, ISSCC DIG TECH PAP I, V56, P222, DOI 10.1109/ISSCC.2013.6487709
   Khouzani Hoda Aghaei, 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN). Proceedings, P37, DOI 10.1109/DSN.2016.13
   Kim J, 2014, IEEE T VLSI SYST, V22, P1004, DOI 10.1109/TVLSI.2013.2265314
   Kim T, 2013, IEEE T MAGN, V49, P2569, DOI 10.1109/TMAG.2013.2251417
   Le Gal B, 2016, IEEE T PARALL DISTR, V27, P1373, DOI 10.1109/TPDS.2015.2435787
   Le K, 2018, INT MULTICONF SYST, P1453, DOI 10.1109/SSD.2018.8570595
   Li HL, 2010, IEEE MILIT COMMUN C, P2056, DOI 10.1109/MILCOM.2010.5680460
   Li Q, 2017, ASIA S PACIF DES AUT, P560, DOI 10.1109/ASPDAC.2017.7858383
   Luo YX, 2018, Arxiv, DOI arXiv:1808.04016
   Luo YX, 2016, IEEE J SEL AREA COMM, V34, P2294, DOI 10.1109/JSAC.2016.2603608
   Mansour MM, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P284, DOI 10.1109/LPE.2002.1029622
   Ningde Xie, 2010, Proceedings of the 2010 IEEE Workshop on Signal Processing Systems (SiPS 2010), P31, DOI 10.1109/SIPS.2010.5624760
   Paolo Santini, 2019, 2019 IEEE INT C COMM, P1
   Parnell T, 2014, IEEE GLOB COMM CONF, P2351, DOI 10.1109/GLOCOM.2014.7037159
   Qin Xiong, 2017, ACM SIGMETRICS Performance Evaluation Review, V45, P31, DOI 10.1145/3143314.3078550
   van Ingen C., 2005, EMPIRICAL MEASUREMEN
   Wang J., 2011, IEEE GLOBAL TELECOMM, P1
   Wang JD, 2014, IEEE J SEL AREA COMM, V32, P880, DOI 10.1109/JSAC.2014.140508
   Wu F, 2020, IEEE T COMPUT AID D, V39, P909, DOI 10.1109/TCAD.2019.2897706
   Wu Yunxiang, 2017, US Patent, Patent No. [9,582,361, 9582361]
   Zambelli C, 2017, IEEE INT MEM WORKSH, P44
   Zhang M, 2016, IEEE S MASS STOR SYS
   Zhang M, 2019, IEEE T COMPUT AID D, V38, P2312, DOI 10.1109/TCAD.2018.2878132
NR 37
TC 2
Z9 2
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 5
DI 10.1145/3473305
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800005
DA 2024-07-18
ER

PT J
AU Poddar, S
   Bhattacharjee, S
   Fang, SY
   Ho, TY
   Bhattacharya, BB
AF Poddar, Sudip
   Bhattacharjee, Sukanta
   Fang, Shao-Yun
   Ho, Tsung-Yi
   Bhattacharya, B. B.
TI Demand-Driven Multi-Target Sample Preparation on Resource-Constrained
   Digital Microfluidic Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Emerging technologies; lab-on-chip; sample preparation; algorithmic
   microfluidics
ID ON-A-CHIP; BIOCHEMICAL SAMPLES; DILUTION; ALGORITHMS; SYSTEMS
AB Microfluidic lab-on-chips offer promising technology for the automation of various biochemical laboratory protocols on a minuscule chip. Sample preparation (SP) is an essential part of any biochemical experiments, which aims to produce dilution of a sample or a mixture of multiple reagents in a certain ratio. One major objective in this area is to prepare dilutions of a given fluid with different concentration factors, each with certain volume, which is referred to as the demand-driven multiple-target (DDMT) generation problem. SP with microfluidic biochips requires proper sequencing of mix-split steps on fluid volumes and needs storage units to save intermediate fluids while producing the desired target ratio. The performance of SP depends on the underlying mixing algorithm and the availability of on-chip storage, and the latter is often limited by the constraints imposed during physical design. Since DDMT involves several target ratios, solving it under storage constraints becomes even harder. Furthermore, reduction of mix-split steps is desirable from the viewpoint of accuracy of SP, as every such step is a potential source of volumetric split error. In this article, we propose a storage-aware DDMT algorithm that reduces the number of mix-split operations on a digital microfluidic lab-on-chip. We also present the layout of the biochip with k-storage cells and their allocation technique for k >= 0. Simulation results reveal the superiority of the proposed method compared to the state-of-the-art multi-target SP algorithms.
C1 [Poddar, Sudip] Johannes Kepler Univ Linz, Inst Integrated Circuits, A-4040 Linz, Austria.
   [Bhattacharjee, Sukanta] Indian Inst Technol Guwahati, Deptartment Comp Sci & Engn ing, Gauhati 781039, West Bengal, India.
   [Fang, Shao-Yun] Natl Taiwan Univ Sci & Technol, Dept Elect Engn, Taipei 106, Taiwan.
   [Ho, Tsung-Yi] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
   [Bhattacharya, B. B.] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India.
C3 Johannes Kepler University Linz; Indian Institute of Technology System
   (IIT System); Indian Institute of Technology (IIT) - Guwahati; National
   Taiwan University of Science & Technology; National Tsing Hua
   University; Indian Institute of Technology System (IIT System); Indian
   Institute of Technology (IIT) - Kharagpur
RP Poddar, S (corresponding author), Johannes Kepler Univ Linz, Inst Integrated Circuits, A-4040 Linz, Austria.
EM sudip.poddar@jku.at; sukantab@iitg.ac.in; syfang@mail.ntust.edu.tw;
   tyho@cs.nthu.edu.tw; bhargab.bhatta@gmail.com
OI Ho, Tsung-Yi/0000-0001-7348-5625; Poddar, Sudip/0000-0002-6643-6937
FU Linz Institute of Technology - (State of Upper Austria)
FX The work of S. Poddar was partially supported by the Linz Institute of
   Technology (funded by the State of Upper Austria).
CR Agarwal V, 2019, INTEGRATION, V65, P428, DOI 10.1016/j.vlsi.2018.01.002
   Andrews JM, 2001, J ANTIMICROB CHEMOTH, V48, P5, DOI 10.1093/jac/48.suppl_1.5
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   Bhattacharjee S., 2019, Algorithms for Sample Preparation with Microfluidic Lab-on-Chip
   Bhattacharjee S, 2020, IEEE T COMPUT AID D, V39, P816, DOI 10.1109/TCAD.2019.2907911
   Bhattacharjee S, 2017, IEEE T COMPUT AID D, V36, P614, DOI 10.1109/TCAD.2016.2597225
   Bhattacharjee S, 2014, IET COMPUT DIGIT TEC, V8, P49, DOI 10.1049/iet-cdt.2013.0053
   Bio-protocol, 2017, HOM PAG
   Catterall K, 2010, TALANTA, V82, P751, DOI 10.1016/j.talanta.2010.05.046
   Chakrabarty K., 2007, Digital microfluidic biochips : synthesis, testing, and reconfiguration techniques
   Chen ZS, 2019, DES AUT TEST EUROPE, P1525, DOI [10.23919/DATE.2019.8715269, 10.23919/date.2019.8715269]
   Chin CD, 2012, LAB CHIP, V12, P2118, DOI 10.1039/c2lc21204h
   Courtois F, 2008, CHEMBIOCHEM, V9, P439, DOI 10.1002/cbic.200700536
   de Bruijn N.G., 1949, PROC KONINKLIJKE NED, VA49, P758
   Dutse SW, 2011, SENSORS-BASEL, V11, P5754, DOI 10.3390/s110605754
   Fair RB, 2007, IEEE DES TEST COMPUT, V24, P10, DOI 10.1109/MDT.2007.8
   Fan KJ, 2019, PROC INT CONF PARAL, DOI 10.1145/3337821.3337833
   Hsieh YL, 2014, IEEE T COMPUT AID D, V33, P183, DOI 10.1109/TCAD.2013.2284010
   Hsieh YL, 2012, IEEE T COMPUT AID D, V31, P1656, DOI 10.1109/TCAD.2012.2202396
   Huang JD, 2013, IEEE T COMPUT AID D, V32, P1484, DOI 10.1109/TCAD.2013.2263035
   Huang JD, 2012, ICCAD-IEEE ACM INT, P377
   Huang X, 2022, IEEE T COMPUT, V71, P464, DOI 10.1109/TC.2021.3054689
   IBM, ILOG CPLEX OPT
   INGRAM GIC, 1962, IMMUNOLOGY, V5, P504
   Jang YH, 2011, LAB CHIP, V11, P3277, DOI 10.1039/c1lc20449a
   Kumar A, 2006, CRIT CARE MED, V34, P1589, DOI 10.1097/01.CCM.0000217961.75225.E9
   Lee K, 2009, LAB CHIP, V9, P709, DOI 10.1039/b813582g
   Liang T.-C., 2020, Proceedings of the 37th International Conference on Machine Learning, V119, P6050, DOI [DOI 10.1117/12.2578339.FULL, 10.1117/12.2578339.full]
   Liang TC, 2020, IEEE T COMPUT AID D, V39, P2682, DOI 10.1109/TCAD.2019.2942002
   Liu CF, 2021, IEEE T COMPUT AID D, V40, P115, DOI 10.1109/TCAD.2020.2994267
   Liu CF, 2017, DES AUT CON, DOI 10.1145/3061639.3062334
   Liu CF, 2017, DES AUT TEST EUROPE, P91, DOI 10.23919/DATE.2017.7926964
   Luo LZ, 2011, IEEE T AUTOM SCI ENG, V8, P216, DOI 10.1109/TASE.2010.2053201
   Miller OJ, 2012, P NATL ACAD SCI USA, V109, P378, DOI 10.1073/pnas.1113324109
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   Neuzil P, 2012, NAT REV DRUG DISCOV, V11, P620, DOI 10.1038/nrd3799
   Niu XZ, 2011, NAT CHEM, V3, P437, DOI [10.1038/NCHEM.1046, 10.1038/nchem.1046]
   Paik P, 2003, LAB CHIP, V3, P253, DOI 10.1039/b307628h
   Poddar S, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3414061
   Poddar S, 2019, IEEE T COMPUT AID D, V38, P1886, DOI 10.1109/TCAD.2018.2864263
   Poddar S, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2898999
   Poddar Sudip, 2019, arXiv
   Roy S.K., 2014, Electrical and Computer Engineering (CCECE), 2014 IEEE 27th Canadian Conference on, P1
   Roy S, 2011, DES AUT TEST EUROPE, P1059
   Roy S, 2014, IET COMPUT DIGIT TEC, V8, P163, DOI 10.1049/iet-cdt.2013.0060
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Ruan J, 2009, MAT SCI ENG C-BIO S, V29, P674, DOI 10.1016/j.msec.2008.12.009
   Saadi W, 2006, BIOMED MICRODEVICES, V8, P109, DOI 10.1007/s10544-006-7706-6
   Smith JM, 2014, PLANT METHODS, V10, DOI 10.1186/1746-4811-10-6
   Somaweera H, 2016, ANAL CHIM ACTA, V907, P7, DOI 10.1016/j.aca.2015.12.008
   Song H, 2003, J AM CHEM SOC, V125, P14613, DOI 10.1021/ja0354566
   Tan YC, 2004, LAB CHIP, V4, P292, DOI 10.1039/b403280m
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Dinh TA, 2014, ASIA S PACIF DES AUT, P225, DOI 10.1109/ASPDAC.2014.6742894
   Tseng TM, 2018, IEEE T COMPUT AID D, V37, P1588, DOI 10.1109/TCAD.2017.2760628
   Yang CG, 2011, LAB CHIP, V11, P3305, DOI 10.1039/c1lc20123a
   Zhuang JJ, 2020, BIOSENS BIOELECTRON, V163, DOI 10.1016/j.bios.2020.112291
NR 57
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2022
VL 27
IS 1
AR 7
DI 10.1145/3474392
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8X1BQ
UT WOS:000931754800007
DA 2024-07-18
ER

PT J
AU Chattopadhyay, S
   Santikellur, P
   Chakraborty, RS
   Mathew, J
   Ottavi, M
AF Chattopadhyay, Saranyu
   Santikellur, Pranesh
   Chakraborty, Rajat Subhra
   Mathew, Jimson
   Ottavi, Marco
TI A Conditionally Chaotic Physically Unclonable Function Design Framework
   with High Reliability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Chaotic PUF; hardware security; Lorenz chaotic system; memristor;
   machine learning-based modeling attack; physically unclonable function
   (PUF)
ID ATTACK; PUF; MEMRISTOR
AB Physically Unclonable Function (PUF) circuits are promising low-overhead hardware security primitives, but are often gravely susceptible to machine learning-based modeling attacks. Recently, chaotic PUF circuits have been proposed that show greater robustness to modeling attacks. However, they often suffer from unacceptable overhead, and their analog components are susceptible to low reliability. In this article, we propose the concept of a conditionally chaotic PUF that enhances the reliability of the analog components of a chaotic PUF circuit to a level at par with their digital counterparts. A conditionally chaotic PUF has two modes of operation: bistable and chaotic, and switching between these two modes is conveniently achieved by setting a mode-control bit (at a secret position) in an applied input challenge. We exemplify our PUF design framework for two different PUF variants-the CMOS Arbiter PUF and a previously proposed hybrid CMOS-memristor PUP, combined with a hardware realization of the Lorenz system as the chaotic component. Through detailed circuit simulation and modeling attack experiments, we demonstrate that the proposed PUF circuits are highly robust to modeling and cryptanalytic attacks, without degrading the reliability of the original PUF that was combined with the chaotic circuit, and incurs acceptable hardware footprint.
C1 [Chattopadhyay, Saranyu] Stanford Univ, Stanford, CA 94305 USA.
   [Santikellur, Pranesh; Chakraborty, Rajat Subhra] Indian Inst Technol Kharagpur, Kharagpur, W Bengal, India.
   [Mathew, Jimson] Indian Inst Technol Patna, Dept Comp Sci & Engn, Bihta, Bihar, India.
   [Ottavi, Marco] Univ Roma Tor Vergata, Dept Elect Engn, Rome, Italy.
C3 Stanford University; Indian Institute of Technology System (IIT System);
   Indian Institute of Technology (IIT) - Kharagpur; Indian Institute of
   Technology (IIT) - Patna; University of Rome Tor Vergata
RP Chattopadhyay, S (corresponding author), Stanford Univ, Stanford, CA 94305 USA.
EM saranyuc@slanford.edu; pranesh.sklr@iitkgp.ac.in;
   rschakraborty@cse.iitkgp.ac.in; jimson@iitp.ac.in;
   ottavi@ing.uniroma2.it
RI Ottavi, Marco/H-4192-2011
OI Ottavi, Marco/0000-0002-5064-7342; , Pranesh
   Santikellur/0000-0001-6970-1778; Chattopadhyay,
   Saranyu/0000-0002-4503-9297
CR Addabbo T, 2004, ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, P242
   albertbup, 2017, PYTH IMPL DEEP BEL N
   Awano H, 2018, DES AUT TEST EUROPE, P1447, DOI 10.23919/DATE.2018.8342239
   Balijabudda V. S., 2019, P IEEE AS HARDW OR S, P1
   Becker GT, 2015, LECT NOTES COMPUT SC, V9293, P535, DOI 10.1007/978-3-662-48324-4_27
   Biolek Z, 2009, RADIOENGINEERING, V18, P210
   Cencini M, 2010, SER ADV STAT MECH, V17, P1
   Chatterjee U, 2016, I CONF VLSI DESIGN, P535, DOI 10.1109/VLSID.2016.57
   Chen LX, 2018, PHYS LETT A, V382, P1195, DOI 10.1016/j.physleta.2018.03.012
   Chollet F, 2015, KERAS
   CUOMO KM, 1993, IEEE T CIRCUITS-II, V40, P626, DOI 10.1109/82.246163
   Fukushima K, 2016, IEEE TRUST, P201, DOI [10.1109/TrustCom.2016.63, 10.1109/TrustCom.2016.0064]
   Glorot X., 2010, INT C ARTIFICIAL INT, P249
   Golofit K, 2019, APPL SCI-BASEL, V9, DOI 10.3390/app9050991
   Gu CY, 2021, IEEE T COMPUT AID D, V40, P1183, DOI 10.1109/TCAD.2020.3036807
   Gu HX, 2018, I SYMPOS LOW POWER E, P43, DOI 10.1145/3218603.3218646
   Guo QL, 2016, ASIAN TEST SYMPOSIUM, P49, DOI 10.1109/ATS.2016.21
   He KM, 2015, IEEE I CONF COMP VIS, P1026, DOI 10.1109/ICCV.2015.123
   Hinton GE, 2002, NEURAL COMPUT, V14, P1771, DOI 10.1162/089976602760128018
   Hinton GE, 2006, NEURAL COMPUT, V18, P1527, DOI 10.1162/neco.2006.18.7.1527
   Joglekar YN, 2009, EUR J PHYS, V30, P661, DOI 10.1088/0143-0807/30/4/001
   KENNEDY MP, 1993, IEEE T CIRCUITS-I, V40, P640, DOI 10.1109/81.246140
   King DB, 2015, ACS SYM SER, V1214, P1
   Kumar R, 2014, 2014 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P38, DOI 10.1109/HST.2014.6855565
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Liu L, 2018, IEEE T COMPUT AID D, V37, P1408, DOI 10.1109/TCAD.2017.2762919
   LORENZ EN, 1963, J ATMOS SCI, V20, P130, DOI 10.1175/1520-0469(1963)020<0130:DNF>2.0.CO;2
   Ma QQ, 2018, ASIA S PACIF DES AUT, P97, DOI 10.1109/ASPDAC.2018.8297289
   Mathew J, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2736285
   Nanoscale Integration and Modeling (NIMO) Group, 2018, PREDICTIVE TECHNOLOG
   Nguyen P.H., 2019, IACR T CRYPTOGRAPH H, P243, DOI [10.46586/ tches.v2019.i4.243-290, DOI 10.46586/TCHES.V2019.I4.243-290, 10.13154/tches.v2019.i4.243, DOI 10.13154/TCHES.V2019.I4.243-290, 10.46586/tches.v2019.i4.243-290]
   Rose GS, 2012, P IEEE, V100, P2033, DOI 10.1109/JPROC.2011.2167489
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Sahoo Durga Prasad, DA PUF LIB
   Santikellur Pranesh, 2019, 2019566 CRYPT EPR
   Santikellur Pranesh, 2018, MODELING APUF COMPOS
   Santikellur Pranesh., 2021, SVM ATTACK CONDITION
   Smolensky Paul, 1986, INFORMATION PROCESSI
   Wang Q, 2018, PR GR LAK SYMP VLSI, P177, DOI 10.1145/3194554.3194590
   Yu MD, 2016, IEEE T MULTI-SCALE C, V2, P146, DOI 10.1109/TMSCS.2016.2553027
NR 41
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2021
VL 26
IS 6
AR 41
DI 10.1145/3460004
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5MR
UT WOS:000756208000001
DA 2024-07-18
ER

PT J
AU Roy, I
   Rebeiro, C
   Hazra, A
   Bhunia, S
AF Roy, Indrani
   Rebeiro, Chester
   Hazra, Aritra
   Bhunia, Swarup
TI FaultDroid: An Algorithmic Approach for Fault-Induced Information
   Leakage Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cryptography; fault injection attacks; block cipher; information
   leakage; formal methods
ID CONCURRENT ERROR-DETECTION; ATTACKS; COUNTERMEASURE
AB Fault attacks belong to a potent class of implementation-based attacks that can compromise a crypto-device within a few milliseconds. Out of the large numbers of faults that can occur in the device, only a very few are exploitable in terms of leaking the secret key. Ignorance of this fact has resulted in countermeasures that have either significant overhead or inadequate protection. This article presents a framework, referred to as FaultDroid, for automated vulnerability analysis of fault attacks. It explores the entire fault attack space, identifies the single/multiple fault scenarios that can be exploited by a differential fault attack, rank-orders them in terms of criticality, and provides design guidance to mitigate the vulnerabilities at low cost. The framework enables a designer to automatically evaluate the fault attack vulnerabilities of a block cipher implementation and then incorporate efficient countermeasures. FaultDroid uses a formal model of fault attacks on a high-level specification of a block cipher and hence is equally applicable to both software and hardware implementation of the cipher. As case studies, we employ FaultDroid to comprehensively evaluate the fault scenarios in several common ciphers-AES, CLEFIA, CAMELLIA, SMS4, SIMON, PRESENT, and GIFT-and assess their vulnerability.
C1 [Roy, Indrani; Rebeiro, Chester] Indian Inst Technol Madras, Dept Comp Sci & Engn, Chennai 600036, Tamil Nadu, India.
   [Hazra, Aritra] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Paschim Medinipur 721302, W Bengal, India.
   [Bhunia, Swarup] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Kharagpur; State
   University System of Florida; University of Florida
RP Roy, I (corresponding author), Indian Inst Technol Madras, Dept Comp Sci & Engn, Chennai 600036, Tamil Nadu, India.
EM indrani.roy9999@gmail.com; chester@cse.iitm.ac.in;
   aritrah@cse.iitkgp.ac.in; swarup@ece.ufl.edu
RI Rebeiro, Chester/AAL-2532-2020
OI Bhunia, Swarup/0000-0001-6082-6961
CR Agosta Giovanni, 2014, P INT C SEC INF NETW, DOI [10.1145/2659651.2659709, DOI 10.1145/2659651.2659709]
   Agoyan Michel, 2010, 2010 IEEE 16th International On-Line Testing Symposium (IOLTS 2010), P235, DOI 10.1109/IOLTS.2010.5560194
   Ali SS, 2011, DES AUT TEST EUROPE, P1176
   Ali SS, 2013, J CRYPTOGR ENG, V3, P73, DOI 10.1007/s13389-012-0046-y
   [Anonymous], 2017, P IACR CRYPTOL EPRIN
   [Anonymous], 2015, IACR CRYPTOLOGY EPRI
   [Anonymous], 2009, IACR CRYPTOLOGY EPRI
   Aoki K., 2001, Selected Areas in Cryptography. 7th Annual International Workshop, SAC 2000. Proceedings (Lecture Notes in Computer Science Vol.2012), P39
   Banik S, 2017, LECT NOTES COMPUT SC, V10529, P321, DOI 10.1007/978-3-319-66787-4_16
   Battistello A, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P101, DOI 10.1109/FDTC.2013.12
   Beaulieu R, 2015, DES AUT CON, DOI 10.1145/2744769.2747946
   Bertoni G, 2003, IEEE T COMPUT, V52, P492, DOI 10.1109/TC.2003.1190590
   Biehl I, 2000, LECT NOTES COMPUT SC, V1880, P131
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   Bogdanov A, 2007, LECT NOTES COMPUT SC, V4727, P450
   Boneh D, 2001, J CRYPTOL, V14, P101, DOI 10.1007/s001450010016
   Breier J., 2018, IACR T CRYPTOGR HARD, V2018, P96
   Breier Jakub, 2017, AUTOMATED FAULT ANAL
   Christofi M, 2013, J CRYPTOGR ENG, V3, P157, DOI 10.1007/s13389-013-0049-3
   Cui A., 2017, 11 USENIX WORKSH OFF
   Daemen J, 2020, The design of rijndael: the advanced encryption standard (AES), V2nd, DOI DOI 10.1007/978-3-662-60769-53
   Diffie W., 2008, IACR CRYPTOL EPRINT, V2008, P329
   Ghalaty NF, 2014, 2014 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2014), P49, DOI 10.1109/FDTC.2014.15
   Gierlichs Benedikt, 2012, Progress in Cryptology - LATINCRYPT 2012. Proceedings of the 2nd International Conference on Cryptology and Information Security in Latin America, P305, DOI 10.1007/978-3-642-33481-8_17
   Goubet L., 2015, LNCS, P177, DOI DOI 10.1007/978-3-319-31271-2_11
   Guo XF, 2012, DES AUT CON, P573
   Kara-Ivanov M, 2008, FDTC 2008: FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, P108, DOI 10.1109/FDTC.2008.20
   Karaklajic D, 2013, IEEE T VLSI SYST, V21, P2295, DOI 10.1109/TVLSI.2012.2231707
   Karpovsky M, 2004, INT FED INFO PROC, V153, P177
   Karpovsky M, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P93
   Karri R, 2003, LECT NOTES COMPUT SC, V2779, P113, DOI 10.1007/978-3-540-45238-6_10
   Keerthi K., 2020, IACR T CRYPTOG HARDW, P272
   Khanna P, 2017, DES AUT CON, DOI 10.1145/3061639.3062340
   Li Y, 2010, LECT NOTES COMPUT SC, V6225, P320, DOI 10.1007/978-3-642-15031-9_22
   Lomné V, 2012, 2012 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P85, DOI 10.1109/FDTC.2012.19
   Maistri P, 2008, IEEE T COMPUT, V57, P1528, DOI 10.1109/TC.2008.149
   Markantonakis Konstantinos, 2009, Information Security Technical Report, V14, P46, DOI 10.1016/j.istr.2009.06.001
   Mishra D, 2020, NANO-MATERIALS AS PHOTOCATALYSTS FOR DEGRADATION OF ENVIRONMENTAL POLLUTANTS: CHALLENGES AND POSSIBILITIES, P15, DOI 10.1016/B978-0-12-818598-8.00002-X
   Moro N, 2014, J CRYPTOGR ENG, V4, P145, DOI 10.1007/s13389-014-0077-7
   Mukhopadhyay D, 2009, LECT NOTES COMPUT SC, V5580, P421, DOI 10.1007/978-3-642-02384-2_26
   Raj V, 2017, ANTI-CANCER AGENT ME, V17, P500, DOI 10.2174/1871520616666161013150151
   Rauzy P, 2014, J CRYPTOGR ENG, V4, P173, DOI 10.1007/s13389-013-0065-3
   Roy I, 2020, IEEE T COMPUT AID D, V39, P752, DOI 10.1109/TCAD.2019.2897629
   Saha S., 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst., V2018, P242
   SCHNEIER B, 1994, DR DOBBS J, V19, P38
   Schneier B., 1998, Current, V21, P1, DOI 10.1.1.35.1273
   Selmane N, 2008, EDCC-7: SEVENTH EUROPEAN DEPENDABLE COMPUTING CONFERENCE, PROCEEDINGS, P91, DOI 10.1109/EDCC-7.2008.11
   Shirai T, 2007, LECT NOTES COMPUT SC, V4593, P181
   Tang A, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P1057
   Tunstall M, 2011, J CRYPTOGR ENG, V1, P219, DOI 10.1007/s13389-011-0018-7
   Tunstall M, 2011, LECT NOTES COMPUT SC, V6633, P224, DOI 10.1007/978-3-642-21040-2_15
   Tupsamudre H, 2014, LECT NOTES COMPUT SC, V8731, P93, DOI 10.1007/978-3-662-44709-3_6
   Vasselle A, 2017, 2017 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P41, DOI 10.1109/FDTC.2017.18
   Wu K, 2004, INT TEST CONF P, P1242
   Zhang F, 2016, IEEE T INF FOREN SEC, V11, P1039, DOI 10.1109/TIFS.2016.2516905
NR 55
TC 1
Z9 1
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2021
VL 26
IS 1
AR 2
DI 10.1145/3410336
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA PQ8BP
UT WOS:000606769200002
DA 2024-07-18
ER

PT J
AU Chatterjee, U
   Chatterjee, S
   Mukhopadhyay, D
   Chakraborty, RS
AF Chatterjee, Urbi
   Chatterjee, Soumi
   Mukhopadhyay, Debdeep
   Chakraborty, Rajat Subhra
TI Machine Learning Assisted PUF Calibration for Trustworthy Proof of
   Sensor Data in IoT
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Authenticated sensing; double arbiter PUFs; FPGA; physically unclonable
   functions (PUFs); reliability; virtual proofs (VPs)
ID IDENTIFICATION
AB Remote integrity verification plays a paramount role in resource-constraint devices owing to emerging applications such as Internet-of-Things (IoT), smart homes, e-health, and so on. The concept of Virtual Proof of Reality (VPoR) proposed by Ruhrmair et al. in 2015 has come up with a Sense-Prove-Validate framework for integrity checking of abundant data generated from billions of connected sensors. It leverages the unreliability factor of Physically Unclonable Functions (PUFs) with respect to ambient parameter variations such as temperature, supply voltages, and so on, and claims to prove the authenticity of the sensor data without using any explicit keys. The state-of-the-art authenticated sensing protocols majorly lack in limited authentications and huge storage overhead. These protocols also assume that the behaviour of the PUF instances varies unpredictably for different levels of ambient factors, which in turn makes them hard to go beyond the theoretical concept. We address these issues in this work(1) and propose a Machine Learning (ML) assisted PUF calibration scheme to predict the Challenge-Response Pair (CRP) behaviour of a PUF instance in a specific environment, given the CRP behaviour in a pivot environment. Here, we present a new class of authenticated sensing protocols where we leverage the beneficence of ML techniques to validate the authenticity and integrity of sensor data over ambient factor variations. The scheme also reduces the storage complexity of the verifier from O(p * K * l * (c + r)) to O(p * l * (c + r)), where p is the number of PUF instances deployed in the framework, l is the number of challenge-response pairs used for authentication, c is the bit lengths of the challenge, r is the response bits of the PUF, and K is the number of levels of ambient factor variations. The scheme alleviates the issue of limited authentication as well, whereby every CRP is used only once for authentication and then deleted from the database. To validate the proposed protocol through actual experiments on FPGA, we propose 5-4 Double Arbiter PUF, which is an extension of Double Arbiter PUFs (DAPUFs) as this design is more suited for FPGA, and implement it on Xilinx Artix-7 FPGAs. We characterise the proposed PUF instance from -20 degrees C to 80 degrees C and use Random Forest-based ML technique to generate a soft model of the PUF instance. This model is further used by the verifier to authenticate the actual PUF circuit. According to the FPGA-based validation, the proposed protocol with DAPUF can be effectively used to authenticate sensor devices across wide variations of temperature values.
C1 [Chatterjee, Urbi; Chatterjee, Soumi; Mukhopadhyay, Debdeep; Chakraborty, Rajat Subhra] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Secure Embedded Architecture Lab SEAL, Kharagpur 721302, W Bengal, India.
   [Chatterjee, Soumi] St Thomas Coll Engn & Technol, Kolkata, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Kharagpur
RP Chatterjee, U (corresponding author), Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Secure Embedded Architecture Lab SEAL, Kharagpur 721302, W Bengal, India.
EM urbi.ism@gmail.com; sumichat0567@gmail.com;
   debdeep.mukhopadhyay@gmail.com; rschakraborty@gmail.com
FU SGDRI research grant from IIT Kharagpur, India; Information Security
   Education Awareness (ISEA), DeitY, India; Defence Research and
   Development Organisation (DRDO), India; DST Swarnajayanti Fellowship
FX This work was supported in part by the SGDRI research grant from IIT
   Kharagpur, India; Information Security Education Awareness (ISEA),
   DeitY, India; Defence Research and Development Organisation (DRDO),
   India. Debdeep Mukhopadhyay would like to thank DST Swarnajayanti
   Fellowship for partial support.
CR Abba S, 2016, INT J DISTRIB SENS N, DOI 10.1155/2016/4246596
   Anagnostopoulos NA, 2018, GLOB INFORM INFRAS
   [Anonymous], 2001, THESIS CAMBRIDGE
   [Anonymous], 2007, Introduction to Modern Cryptography: Principles and Protocols
   Baby KC, 2016, 2016 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS 2016) PROCEEDINGS, P176
   Bojinov H., 2014, ABS14081416 CORR
   Brzuska C, 2011, LECT NOTES COMPUT SC, V6841, P51, DOI 10.1007/978-3-642-22792-9_4
   Cao Y., 2018, P UB POS IND NAV LOC, P1, DOI DOI 10.1109/ICCCN.2018.8487347
   Cao Y, 2016, IEEE ICC, P80, DOI 10.1109/ICC.2016.7510612
   Chatterjee S, 2018, IEEE T DEPEND SECURE, V15, P824, DOI 10.1109/TDSC.2016.2616876
   Chatterjee U, 2018, DES AUT TEST EUROPE, P1504, DOI 10.23919/DATE.2018.8342252
   Chatterjee U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3005715
   Fukushima K, 2016, SECRYPT: PROCEEDINGS OF THE 13TH INTERNATIONAL JOINT CONFERENCE ON E-BUSINESS AND TELECOMMUNICATIONS - VOL. 4, P207, DOI 10.5220/0005946702070214
   Gassend B, 2004, CONCURR COMP-PRACT E, V16, P1077, DOI 10.1002/cpe.805
   Henze Martin, 2018, ABS180611448 CORR
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   LIAO J, 2013, EURASIP J EMBED SYST, DOI DOI 10.1186/1687-3963-2013-5
   Lim D, 2005, IEEE T VLSI SYST, V13, P1200, DOI 10.1109/TVLSI.2005.859470
   Ma H, 2017, INT CONF PERVAS COMP, DOI 10.1109/PERCOMW.2017.7917639
   Machida T, 2014, ACSIS-ANN COMPUT SCI, V2, P871
   Maiti A, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P425
   Morales DP, 2007, 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, P217, DOI 10.1109/SPL.2007.371753
   Nguyen PH, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2940326
   Rosenfeld Kurt, 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST 2010), P112, DOI 10.1109/HST.2010.5513103
   Rührmair U, 2015, P IEEE S SECUR PRIV, P70, DOI 10.1109/SP.2015.12
   Sahoo D. P., 2016, IACR CRYPTOL EPRINT, V2016, P57
   Tajik S, 2017, IEEE INT ON LINE, P186, DOI 10.1109/IOLTS.2017.8046216
   Tang J, 2016, IEEE INT SYMP CIRC S, P1330, DOI 10.1109/ISCAS.2016.7527494
   Tong JG, 2009, 2009 INTERNATIONAL WORKSHOP ON CHAOS-FRACTALS THEORIES AND APPLICATIONS (IWCFTA 2009), P190, DOI 10.1109/IWCFTA.2009.47
   Usmani Mohammad A., 2018, THESIS
   Winther A T., 2011, NORCHIP, P1, DOI [10.1109/NOR CHP.2011.6126741, DOI 10.1109/NORCHP.2011.6126741]
   Yi Wang, 2010, IET International Conference on Wireless Sensor Network 2010 (IET-WSN 2010), P148, DOI 10.1049/cp.2010.1044
   Yu HL, 2012, IEEE T VLSI SYST, V20, P2198, DOI 10.1109/TVLSI.2011.2173770
   Zheng Y, 2018, PREV SCI, V19, P79, DOI 10.1007/s11121-016-0726-4
NR 34
TC 10
Z9 10
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2020
VL 25
IS 4
AR 32
DI 10.1145/3393628
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TX
UT WOS:000583681800003
DA 2024-07-18
ER

PT J
AU Mandal, SK
   Bhat, G
   Doppa, JR
   Pande, PP
   Ogras, UY
AF Mandal, Sumit K.
   Bhat, Ganapati
   Doppa, Janardhan Rao
   Pande, Partha Pratim
   Ogras, Umit Y.
TI An Energy-aware Online Learning Framework for Resource Management in
   Heterogeneous Platforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Dynamic power management; imitation learning; reinforcement learning;
   online learning
ID POWER MANAGEMENT
AB Mobile platforms must satisfy the contradictory requirements of fast response time and minimum energy consumption as a function of dynamically changing applications. To address this need, systems-on-chip (SoC) that are at the heart of these devices provide a variety of control knobs, such as the number of active cores and their voltage/frequency levels. Controlling these knobs optimally at runtime is challenging for two reasons. First, the large configuration space prohibits exhaustive solutions. Second, control policies designed offline are at best sub-optimal, since many potential new applications are unknown at design-time. We address these challenges by proposing an online imitation learning approach. Our key idea is to construct an offline policy and adapt it online to new applications to optimize a given metric (e.g., energy). The proposed methodology leverages the supervision enabled by power-performance models learned at runtime. We demonstrate its effectiveness on a commercial mobile platform with 16 diverse benchmarks. Our approach successfully adapts the control policy to an unknown application after executing less than 25% of its instructions.
C1 [Mandal, Sumit K.; Bhat, Ganapati; Ogras, Umit Y.] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Doppa, Janardhan Rao; Pande, Partha Pratim] Washington State Univ, Sch EECS, Pullman, WA 99164 USA.
C3 Arizona State University; Arizona State University-Tempe; Washington
   State University
RP Mandal, SK (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM skmandal@asu.edu; gmbhat@asu.edu; jana.doppa@wsu.edu; pande@wsu.edu;
   umit@asu.edu
RI Bhat, Ganapati/AAF-5081-2021; Mandal, Sumit/ABH-5001-2020; Ogras,
   Umit/JQX-1586-2023; Mandal, Sumit K/AAV-8618-2020
OI Bhat, Ganapati/0000-0003-1085-2189; Mandal, Sumit/0000-0002-9294-1603;
   Ogras, Umit/0000-0002-5045-5535; Mandal, Sumit K/0000-0001-5391-2589
FU USA Army Research Office [W911NF-17-1-0485]; National Science Foundation
   [CNS-1526562, OAC-1910213]; Semiconductor Research Corporation (SRC)
   [2721.001]
FX This work was supported partially by USA Army Research Office grant
   W911NF-17-1-0485, National Science Foundation grants CNS-1526562 and
   OAC-1910213, and Semiconductor Research Corporation (SRC) task 2721.001.
CR Aalsaud A, 2016, I SYMPOS LOW POWER E, P368, DOI 10.1145/2934583.2934612
   [Anonymous], 2000, SER EW
   [Anonymous], 2012, IEEE COMM SURV TUTOR
   Bhat G., 2018, Proc. of the International Conference on Computer-Aided Design, P61
   Bhat G, 2018, IEEE T VLSI SYST, V26, P544, DOI 10.1109/TVLSI.2017.2770163
   Bienia C, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P72, DOI 10.1145/1454115.1454128
   Brooks D, 2007, IEEE MICRO, V27, P49, DOI 10.1109/MM.2007.58
   Chen Z, 2015, DES AUT TEST EUROPE, P1521
   Cochran R, 2011, INT SYMP MICROARCH, P175
   Dhiman G, 2009, IEEE T COMPUT AID D, V28, P676, DOI 10.1109/TCAD.2009.2015740
   Dietrich B, 2014, MULTIMEDIA SYST, V20, P563, DOI 10.1007/s00530-014-0377-x
   Dietrich B, 2010, PR IEEE COMP DESIGN, P417, DOI 10.1109/ICCD.2010.5647675
   Ge Y, 2011, DES AUT CON, P95
   Goodfellow I, 2013, P INT C LEARN REPR I
   Gupta U, 2019, IEEE COMPUT ARCHIT L, V18, P14, DOI 10.1109/LCA.2019.2892151
   Gupta U, 2018, IEEE T COMPUT, V67, P1677, DOI 10.1109/TC.2018.2840710
   Gupta U, 2018, DES AUT CON, DOI 10.1145/3195970.3196122
   Gupta U, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126530
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Hecht-Nielsen R., 1989, IJCNN: International Joint Conference on Neural Networks (Cat. No.89CH2765-6), P593, DOI 10.1109/IJCNN.1989.118638
   Huang X, 2017, IEEE INT C INTELL TR, DOI 10.1109/TSUSC.2017.2743704
   Kadjo D, 2015, DES AUT CON, DOI 10.1145/2744769.2744773
   Kim RG, 2017, IEEE T VLSI SYST, V25, P2458, DOI 10.1109/TVLSI.2017.2700726
   Lattner C, 2004, INT SYM CODE GENER, P75, DOI 10.1109/CGO.2004.1281665
   Li H, 2014, IEEE BIPOL BICMOS, P76, DOI 10.1109/BCTM.2014.6981289
   Mandal SK, 2019, IEEE T VLSI SYST, V27, P2842, DOI 10.1109/TVLSI.2019.2926106
   Martinez Jose F., 2009, ING INVEST, V29, P5
   Mendel J. M., 1995, LESSONS ESTIMATION T
   Mnih V, 2015, NATURE, V518, P529, DOI 10.1038/nature14236
   Mucci P. J., 1999, P DEP DEF HPCMP US G, V710
   Muhammad F, 2017, IEEE SYST J, V11, P931, DOI 10.1109/JSYST.2015.2446205
   ODROID-XU3, 2014, ODROID XU3
   Pallipadi V., 2006, Proceedings of the Linux Symposium, V2, P215
   Park J.-G., 2017, P S EMB SYST REAL TI, P12, DOI DOI 10.1145/3139315.3139317
   Pathania A, 2014, DES AUT CON, DOI 10.1145/2593069.2593151
   Pathania Anuj, 2015, P 52 ANN DES AUT C, P201
   Ross S, 2011, P 14 INT C ART INT S, P627
   Schaal S, 1999, TRENDS COGN SCI, V3, P233, DOI 10.1016/S1364-6613(99)01327-3
   Shafik RA, 2016, IEEE T COMPUT AID D, V35, P877, DOI 10.1109/TCAD.2015.2481867
   Singh AK, 2020, IEEE T COMPUT, V69, P185, DOI 10.1109/TC.2019.2943855
   Statista, MOB APP US STAT FACT
   Sultan Hameedah., 2014, INT J HIGH PERFORM S, V5, P93
   Sun W, 2017, PR MACH LEARN RES, V70
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Tian ZY, 2018, ASIA S PACIF DES AUT, P22, DOI 10.1109/ASPDAC.2018.8297277
   Won JY, 2014, INT S HIGH PERF COMP, P308, DOI 10.1109/HPCA.2014.6835941
   Ye W, 2000, DES AUT CON, P340, DOI 10.1145/337292.337436
   Zhang QC, 2019, IEEE T SERV COMPUT, V12, P739, DOI 10.1109/TSC.2018.2867482
NR 48
TC 22
Z9 24
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2020
VL 25
IS 3
AR 28
DI 10.1145/3386359
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0TT
UT WOS:000583681400005
OA Bronze, Green Submitted
DA 2024-07-18
ER

PT J
AU Metwalli, SA
   Hara-Azumi, Y
AF Metwalli, Sara Ayman
   Hara-Azumi, Yuko
TI SSA-AC: Static Significance Analysis for Approximate Computing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; significance analysis; framework; path extraction
AB Recently, the quest to reduce energy consumption in digital systems has been the subject of a number of ongoing studies. One of the most researched focuses is approximate computing (AC). AC is a new computing paradigm in both hardware and software designs that aim to achieve energy-efficient digital systems. Although a variety of AC techniques have been studied so far, the main question, "How (In which section) can a program or a circuit be approximated?" has not been answered yet. This work addresses the above issue by developing a software framework Static Significance Analysis for Approximate Computing (SSA-AC) to analyze the target application program and guide the designers to identify parts of the program to which approximation can or cannot be applied. SSA-AC statically analyzes the significance of variables in the precise version of the program and thus needs no trial-and-error evaluation or specific test data. Experimental results show that SSA-AC can successfully extract the significance ranking of inputs/variables to be approximated in much shorter time than existing statistical works that are inevitably data dependent.
C1 [Metwalli, Sara Ayman; Hara-Azumi, Yuko] Tokyo Inst Technol, Sch Engn, Tokyo, Japan.
   [Metwalli, Sara Ayman; Hara-Azumi, Yuko] South Bldg 3-317,2-12-1 Ookayama, Tokyo 1528552, Japan.
C3 Tokyo Institute of Technology
RP Metwalli, SA (corresponding author), Tokyo Inst Technol, Sch Engn, Tokyo, Japan.
EM sara@cad.ict.e.titech.ac.jp; hara@cad.ict.e.titech.ac.jp
RI Hara-Azumi, Yuko/B-9472-2015
OI Hara-Azumi, Yuko/0000-0001-9486-5272
FU JSPS KAKENHI [17H04677]; Grants-in-Aid for Scientific Research
   [17H04677] Funding Source: KAKEN
FX This work is partially supported by JSPS KAKENHI 17H04677.
CR [Anonymous], 2002, THESIS U ILLINOIS UR
   [Anonymous], P INT C HARDW SOFTW
   [Anonymous], 2014, Intelligence for Embedded Systems: A Methodological Approach
   [Anonymous], 2016, P INT C COMP AID DES
   [Anonymous], APPL MULTIPLE REGRES
   Ayyub B.M., 2011, Probability, statistics, and reliability for engineers and scientists
   Bahga A., 2014, Internet of Things: A Hands-On Approach
   Cadar C., 2008, Proceedings of the 8th USENIX conference on Operating systems design and implementation, OSDI'08, (USA), P209
   Cadar Christian, 2015, DAGSTUHL REPORTS
   Chilimbi TM, 2009, PROC INT CONF SOFTW, P34, DOI 10.1109/ICSE.2009.5070506
   Embree P.M., 1995, C ALGORITHMS REAL TI
   Embree Paul, 1998, C ALGORITHMS DIGITAL
   Giovanidis A, 2006, CONF REC ASILOMAR C, P1820
   Gort M, 2013, ASIA S PACIF DES AUT, P773, DOI 10.1109/ASPDAC.2013.6509694
   Han J, 2013, PROC EUR TEST SYMP
   Keramidas Georgios, 2015, P WORKSH APPR COMP
   Lee S, 2017, DES AUT TEST EUROPE, P187, DOI 10.23919/DATE.2017.7926980
   Miao J, 2012, ICCAD-IEEE ACM INT, P728
   Mishra Asit K., 2014, P WORKSH APPR COMP S
   Mitchell Nick M., 2007, US Patent, Patent No. [7,178,131, 7178131]
   Osawa H., 2017, P S EMB SYST REAL TI, P32
   Pasareanu Corina S., 2010, P 25 IEEE ACM INT C, P179, DOI [10.1145/1858996.1859035, DOI 10.1145/1858996.1859035]
   Raha A, 2017, IEEE T COMPUT, V66, P1172, DOI 10.1109/TC.2016.2640296
   Roy P, 2014, ACM SIGPLAN NOTICES, V49, P95, DOI [10.1145/2597809.2597812, 10.1145/2666357.2597812]
   Sampson A, 2014, ACM T COMPUT SYST, V32, DOI 10.1145/2644808
   Seber G. A., 2012, LINEAR REGRESSION AN, V329
   Smith J.O., 2010, LINEAR PREDICTIVE
   Vassiliadis V, 2016, INT SYM CODE GENER, P182, DOI 10.1145/2854038.2854058
   Venkataramani S, 2012, DES AUT CON, P796
   Venkataramani Swagath, 2015, P DES AUT C, V120
   Venkatesan R, 2011, ICCAD-IEEE ACM INT, P667, DOI 10.1109/ICCAD.2011.6105401
   Wile DS, 1997, PROC INT CONF SOFTW, P472, DOI 10.1145/253228.253388
   Wu YX, 2017, SCI CHINA INFORM SCI, V60, DOI 10.1007/s11432-015-0935-3
   Xie T, 2005, LECT NOTES COMPUT SC, V3440, P365
   Yazdanbakhsh A, 2017, IEEE DES TEST, V34, P60, DOI 10.1109/MDAT.2016.2630270
   Zhang Q., 2014, Proceedings of the 51st Annual Design Automation Conference, P1
NR 36
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 34
DI 10.1145/3314575
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700008
OA Bronze
DA 2024-07-18
ER

PT J
AU Jassi, M
   Hu, Y
   Mueller-Gritschneder, D
   Schlichtmann, U
AF Jassi, Munish
   Hu, Yong
   Mueller-Gritschneder, Daniel
   Schlichtmann, Ulf
TI Graph-Grammar-Based IP-Integration (GRIP)-An EDA Tool for
   Software-Defined SoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE HW-SW Co-design; software-defined SoCs; SoC design space exploration
ID DESIGN SPACE EXPLORATION; FRAMEWORK
AB In modern system-on-chip (SoC) designs, IP-reuse is considered a driving force to increase productivity. To support various designs, a huge amount of Intellectual Property (IP) hardware blocks have been developed. The integration of those IPs into an SoC may require significant effort-up to days or weeks depending on experience and complexity. This article presents a novel approach to significantly reduce the design effort to bring-up a working SoC design by automatic IP integration as part of a library-based Software-defined SoC flow. In detail, the IP-supplier prepares a HW-accelerated software library (HASL) for the SoC architect, who wants to use the IP in an SoC design. As a key point of our approach, integration knowledge is encoded in the library as a set of integration rules. These rules are defined in the machine-readable standardized IP-XACT format by the IP supplier, who has a good knowledge of the IP's hardware details. The library preparation step on the IP supplier's side is also partly automated in the proposed flow, including a partial generation of configurable HW drivers, schedulers, and the software library functions. For the SoC architect, we have developed the graph-grammar-based IP-integration (GRIP) tool. The software application is developed using the functions supplied in the HASL. According to the calls to the HASL functions, the GRIP tool automatically integrates IP-blocks using the rule information supplied with the library and runs a full Design Space Exploration. For this, the SoC architecture and rules are transformed into the graph domain to apply graph rewriting methods. The GRIP tool is model-driven and based on the Eclipse Modeling Framework. With code generation techniques, SoC candidate architectures can be transformed to hardware descriptions for the target platform. The HW/SW interfaces between SW library functions and IP blocks can be automatically generated for bare-metal or Linux-based applications.
   The approach is demonstrated with two case-studies on the Xilinx Zynq-based ZedBoard evaluation board using a HASL for computer vision. It can yield 10x-150x performance improvement for the bare-metal application versions and 4x-7x performance improvement for the Linux-based application versions, when executed on an optimized HW-accelerated SoC architecture compared to a non HW-accelerated SoC. The effort for IP integration is comparable to using a software library, hence, providing a significant advantage over a manual IP integration.
C1 [Jassi, Munish; Hu, Yong; Mueller-Gritschneder, Daniel] Tech Univ Munich, Munich, Germany.
   [Jassi, Munish; Hu, Yong; Mueller-Gritschneder, Daniel] NXP Semicond, Schatzbogen 7, D-81829 Munich, Germany.
   [Schlichtmann, Ulf] Tech Univ Munich, Chair Elect Design Automat, Arcisstr 21, D-80333 Munich, Germany.
C3 Technical University of Munich; Technical University of Munich
RP Jassi, M (corresponding author), Tech Univ Munich, Munich, Germany.; Jassi, M (corresponding author), NXP Semicond, Schatzbogen 7, D-81829 Munich, Germany.
EM munish.jassi@nxp.com; yong.hu@tum.de; daniel.mueller@tum.de;
   ulf.schlichtmann@tum.de
RI Mueller-Gritschneder, Daniel/L-1674-2017; Mueller-Gritschneder,
   Daniel/S-5754-2019; Schlichtmann, Ulf/C-9036-2019
OI Mueller-Gritschneder, Daniel/0000-0003-0903-631X; Schlichtmann,
   Ulf/0000-0003-4431-7619
FU Deutsche Forschungsgemeinschaft (DFG) [SCHL 347/3-1]
FX This research is partly funded by the Deutsche Forschungsgemeinschaft
   (DFG) under the research grant SCHL 347/3-1. We also thank Jian Lyu for
   his work on the motion detection case study.
CR [Anonymous], DIGITAL SYSTEM DESIG
   [Anonymous], 2016, KACTUS2 TOOL
   [Anonymous], 2006, EPSILON
   [Anonymous], P INT S PRINC SOFTW
   [Anonymous], 2015, JAVA FREEMAKER VER 2
   [Anonymous], 2006, EPSILON EVL
   [Anonymous], 2012, 19507 OCL ISOIEC
   [Anonymous], RAPID SYSTEM PROTOTY
   [Anonymous], 2006, EPSILON EOL
   Ascia G, 2004, IEEE T EVOLUT COMPUT, V8, P329, DOI 10.1109/TEVC.2004.826389
   Beltrame G, 2010, IEEE T COMPUT AID D, V29, P1083, DOI 10.1109/TCAD.2010.2049053
   Bhattacharya A., 2010, P INT C COMPL INT SO
   Ceiss R, 2006, LECT NOTES COMPUT SC, V4178, P383
   CHOU PH, 1995, INT S SYST SYNTH
   Cordella L. P., 2001, P 3 IAPR TC 15 WORKS
   EHRIG H, 1981, MATH SYST THEORY, V14, P305, DOI 10.1007/BF01752403
   Ferrandi F, 2010, IEEE T COMPUT AID D, V29, P911, DOI 10.1109/TCAD.2010.2048354
   Givargis T, 2002, IEEE T COMPUT AID D, V21, P1317, DOI 10.1109/TCAD.2002.804107
   IEEE, 2014, IEEE 1685 2014 IP XA
   IEEE, 2009, IEEE 1685 2009 IP XA
   Kamppi A., 2013, SKRIFTSERIE CTR ARBE, P1
   King M., 2012, SIGPLAN NOTICES, V47, P12
   King M., 2015, P ACM SIGDA INT S FP
   Königseder C, 2014, AI EDAM, V28, P227, DOI 10.1017/S0890060414000195
   Kruijtzer W., 2008, P DES AUT TEST EUR C
   Li M, 2005, GECCO 2005: GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, VOLS 1 AND 2, P771
   Liu H.Y., 2012, P DES AUT TEST EUR C
   Lukasiewycz M., 2009, P DES AUT TEST EUR C
   Lyu J., 2016, THESIS
   O'Nils M, 1998, EUROMICRO CONF PROC, P55, DOI 10.1109/EURMIC.1998.711776
   Ochoa-Ruiz G., 2011, P C DES ARCH SIGN IM
   Paige RF, 2009, 2009 14TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS (ICECCS), P162, DOI 10.1109/ICECCS.2009.14
   Paul J., 2010, THESIS
   Ryzhyk L., 2009, P S OP SYST PRINC SO, V14
   Stein F, 2004, LECT NOTES COMPUT SC, V3175, P79
   Wang S., 2003, P DES AUT TEST EUR C
   Xilinx, 2015, SOFTW DEF SOC DEV EN
   Xilinx, 2014, UG902 XIL
   Xilinx-Zynq, 2016, DS190 XIL
NR 39
TC 5
Z9 5
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 40
DI 10.1145/3139381
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200014
DA 2024-07-18
ER

PT J
AU Boukhobza, J
   Rubini, S
   Chen, RH
   Shao, ZL
AF Boukhobza, Jalil
   Rubini, Stephane
   Chen, Renhai
   Shao, Zili
TI Emerging NVM: A Survey on Architectural Integration and Research
   Challenges
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Non-volatile memory; MRAM; PCM; FeRAM; ReRAM; storage; main memory
ID PHASE-CHANGE MEMORY; MAIN MEMORY; NONVOLATILE MEMORY; LOW-POWER; HYBRID
   CACHE; PERFORMANCE; WRITE; STORAGE; MRAM; OPPORTUNITIES
AB There has been a surge of interest in Non-Volatile Memory (NVM) in recent years. With many advantages, such as density and power consumption, NVM is carving out a place in the memory hierarchy and may eventually change our view of computer architecture. Many NVMs have emerged, such as Magnetoresistive random access memory (MRAM), Phase Change random access memory (PCM), Resistive random access memory (ReRAM), and Ferroelectric random access memory (FeRAM), each with its own peculiar properties and specific challenges. The scientific community has carried out a substantial amount of work on integrating those technologies in the memory hierarchy. As many companies are announcing the imminent mass production of NVMs, we think that it is time to have a step back and discuss the body of literature related to NVM integration. This article surveys state-of-the-art work on integrating NVM into the memory hierarchy. Specially, we introduce the four types of NVM, namely, MRAM, PCM, ReRAM, and FeRAM, and investigate different ways of integrating them into the memory hierarchy from the horizontal or vertical perspectives. Here, horizontal integration means that the new memory is placed at the same level as an existing one, while vertical integration means that the new memory is interleaved between two existing levels. In addition, we describe challenges and opportunities with each NVM technique.
C1 [Boukhobza, Jalil; Rubini, Stephane] Univ Bretagne Occidentale, Lab STICC UMR 6285, 20 Ave Le Gorgeu, F-29200 Brest, France.
   [Shao, Zili] Hong Kong Polytech Univ, Dept Comp, Embedded Syst & CPS Lab, Kowloon, Hong Kong, Peoples R China.
   [Chen, Renhai] Tianjin Univ, Sch Comp Sci & Technol, Tianjin Key Lab Cognit Comp & Applicat, Peiyang Pk Campus, Tianjin, Peoples R China.
C3 Universite de Bretagne Occidentale; Hong Kong Polytechnic University;
   Tianjin University
RP Boukhobza, J (corresponding author), Univ Bretagne Occidentale, Lab STICC UMR 6285, 20 Ave Le Gorgeu, F-29200 Brest, France.
EM boukhobza@univ-brest.fr; rubini@univ-brest.fr; crh6250790@gmail.com;
   cszlshao@comp.polyu.edu.hk
RI Shao, Zili/AAX-3339-2020; Boukhobza, Jalil/I-4595-2019
OI Shao, Zili/0000-0002-2173-2847; Boukhobza, Jalil/0000-0002-2194-4006
CR Ahn J, 2012, IEEE INT SYMP CIRC S, P480, DOI 10.1109/ISCAS.2012.6272069
   Akel Ameen, 2011, P HOTSTORAGE
   Akinaga H, 2010, P IEEE, V98, P2237, DOI 10.1109/JPROC.2010.2070830
   [Anonymous], INT J MICROW SCI TEC, DOI DOI 10.5402/2011/680890
   [Anonymous], P C DES AUT TEST EUR
   [Anonymous], WHY ARE DATA WAREHOU
   [Anonymous], 2008, EXASCALE COMPUTING S
   [Anonymous], BIOMED RES INT
   [Anonymous], IEDM
   [Anonymous], 2014, 2014 IEEE DALLAS CIR
   [Anonymous], 2010, P LIN S JUL
   [Anonymous], TECHNICAL REPORT
   [Anonymous], P 2015 52 ACM EDAC I
   [Anonymous], 2010, PROC INT JOINT C NEU, DOI 10.1109/IJCNN.2010.5596474
   Athmanathan A, 2016, IEEE J EM SEL TOP C, V6, P87, DOI 10.1109/JETCAS.2016.2528598
   Awad Amro, 2016, P 2016 INT C SUP ICS, DOI [10.1145/2925426.2926284, DOI 10.1145/2925426.2926284]
   Baek S, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2442116.2442131
   Bishnoi Rajendra, 2014, 2014 15th International Symposium on Quality Electronic Design (ISQED), P548, DOI 10.1109/ISQED.2014.6783375
   Bjorling M., 2013, P CIDR
   Bock S, 2011, INT SYM PERFORM ANAL, P56, DOI 10.1109/ISPASS.2011.5762715
   Boukhobza J, 2017, ENERG MANAG EMBED S, P1
   Boukhobza J., 2013, IGI GLOBAL, P241
   Burr GW, 2008, IBM J RES DEV, V52, P449, DOI 10.1147/rd.524.0449
   Carter J, 2010, COMPUTER, V43, P76, DOI 10.1109/MC.2010.198
   Caulfield A.M., 2010, Proc. of the 2010 ACM/IEEE Int. Conf. for High Performance Comput., Network, P1
   CHEN J, 2012, ACM SIGOPS OPERATING, V45, P48, DOI DOI 10.1145/2094091.2094104
   Chen R., 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P1, DOI [10.1109/MICRO.2016.7783712, DOI 10.1109/MICRO.2016.7783712]
   Chen Y.F., 2011, INT J ROCK MECH MIN, V03, P1, DOI DOI 10.1016/J.IJR0BP.2011.01.003
   Cheng HY, 2016, CONF PROC INT SYMP C, P103, DOI 10.1109/ISCA.2016.19
   Chien WC, 2010, IEEE ELECTR DEVICE L, V31, P126, DOI 10.1109/LED.2009.2037593
   Choi BJ, 2005, J APPL PHYS, V98, DOI 10.1063/1.2001146
   CHUA LO, 1971, IEEE T CIRCUITS SYST, VCT18, P507, DOI 10.1109/TCT.1971.1083337
   Clermidy F., 2014, P DATE
   Dhiman G, 2009, DES AUT CON, P664
   Doh InHwan., 2007, 7th ACM IEEE Conference on Embedded Software (EMSOFT '07), P164
   Dong W, 2015, IEEE I C EMBED SOFTW, P290, DOI 10.1109/HPCC-CSS-ICESS.2015.194
   Dong XY, 2012, IEEE T COMPUT AID D, V31, P994, DOI 10.1109/TCAD.2012.2185930
   Dulloor SR, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901344
   Eshraghian K, 2011, IEEE T VLSI SYST, V19, P1407, DOI 10.1109/TVLSI.2010.2049867
   Eunji Lee, 2014, 2014 22nd Annual IEEE International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). Proceedings, P405, DOI 10.1109/MASCOTS.2014.56
   Fujii H., 2012, 2012 IEEE Symposium on VLSI Circuits, P134, DOI 10.1109/VLSIC.2012.6243826
   Fujimoto M, 2006, JPN J APPL PHYS 2, V45, pL310, DOI 10.1143/JJAP.45.L310
   Fujisaki Y, 2013, JPN J APPL PHYS, V52, DOI 10.7567/JJAP.52.040001
   Gao S, 2015, PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS'15), P263, DOI 10.1145/2751205.2751212
   GIBBONS JF, 1964, SOLID STATE ELECTRON, V7, P785, DOI 10.1016/0038-1101(64)90131-5
   Goswami N, 2013, INT S HIGH PERF COMP, P342, DOI 10.1109/HPCA.2013.6522331
   Guangyu Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P211, DOI 10.1109/ASPDAC.2011.5722186
   Guo XC, 2010, CONF PROC INT SYMP C, P371, DOI 10.1145/1816038.1816012
   Gurumurthi S, 2009, IEEE MICRO, V29, P68, DOI 10.1109/MM.2009.92
   Hassan A., 2015, P DAMON
   Hosoi Y., 2006, P IEDM, V30
   Huai Y., 2008, AAPPS B, V18, P6
   Jadidi A., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P79, DOI 10.1109/ISLPED.2011.5993611
   Jiang L., 2012, P ACM IEEE INT S LOW, P39
   Jiang L, 2014, I C DEPEND SYS NETWO, P216, DOI 10.1109/DSN.2014.32
   Jiang L, 2014, CONF PROC INT SYMP C, P397, DOI 10.1109/ISCA.2014.6853194
   Jianhua Li, 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P31, DOI 10.1109/VLSISoC.2011.6081626
   Jin Hyuk Yoon, 2008, IEEE Computer Architecture Letters, V7, P17, DOI 10.1109/L-CA.2007.17
   Jin Youngbin, 2014, P MEM FOR
   Jog A, 2012, DES AUT CON, P243
   Jokar MR, 2016, IEEE T VLSI SYST, V24, P954, DOI 10.1109/TVLSI.2015.2420954
   Joo Y, 2010, DES AUT TEST EUROPE, P136
   Jung J, 2010, ACM T STORAGE, V6, DOI 10.1145/1714454.1714457
   Jung J, 2013, INT SYM QUAL ELECT, P216, DOI 10.1109/ISQED.2013.6523613
   Jung M., 2013, Proceedings of the International ACM Conference on International Conference on Supercomputing, ICS '13, P103
   Kanaya H, 2004, 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P150
   Kang Dongwoo., 2015, Mass Storage Systems and Technologies, P1
   Kannan S, 2016, PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), DOI 10.1145/2901318.2901325
   Kato Y, 2005, IEEE T ELECTRON DEV, V52, P2616, DOI 10.1109/TED.2005.859688
   Kim HJ, 2014, ACM T STORAGE, V10, DOI 10.1145/2668128
   Kim K, 2005, INT RELIAB PHY SYM, P157, DOI 10.1109/RELPHY.2005.1493077
   Kim K, 2008, 2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, P5, DOI 10.1109/VTSA.2008.4530774
   Kim Y, 2014, CONF PROC INT SYMP C, P361, DOI 10.1109/ISCA.2014.6853210
   Kryder MH, 2009, IEEE T MAGN, V45, P3406, DOI 10.1109/TMAG.2009.2024163
   Kultursay Emre, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P256
   Kwon KW, 2014, IEEE T VLSI SYST, V22, P712, DOI 10.1109/TVLSI.2013.2256945
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lee D., 2006, P IEDM, V30
   Lee S, 2014, IEEE T COMPUT, V63, P2187, DOI 10.1109/TC.2013.98
   Li D, 2012, INT PARALL DISTRIB P, P945, DOI 10.1109/IPDPS.2012.89
   Li QG, 2014, IEEE T VLSI SYST, V22, P1829, DOI 10.1109/TVLSI.2013.2278295
   LI XY, 2012, J COSMOL ASTROPART P
   Li YS, 2012, PROCEEDINGS OF THE ASME PRESSURE VESSELS AND PIPING CONFERENCE VOL 1, P191
   Meena JS, 2014, NANOSCALE RES LETT, V9, DOI 10.1186/1556-276X-9-526
   Miao F, 2011, ADV MATER, V23, P5633, DOI 10.1002/adma.201103379
   Mirhoseini A, 2012, DES AUT CON, P68
   Mittal Sparsh, 2017, ACM Journal on Emerging Technologies in Computing Systems, V13, DOI 10.1145/2994550
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1537, DOI 10.1109/TPDS.2015.2442980
   Mittal S, 2015, IEEE COMPUT ARCHIT L, V14, P115, DOI 10.1109/LCA.2014.2355193
   Mittal S, 2015, IEEE T PARALL DISTR, V26, P1524, DOI 10.1109/TPDS.2014.2324563
   Mogul J. C., 2009, P HOTOS
   Mutlu O., 2015, More than Moore Technologies for Next Generation Computer Design, P127
   Niu DW, 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, P209, DOI 10.1109/ICCT.2012.6511216
   Oboril F, 2015, IEEE T COMPUT AID D, V34, P367, DOI 10.1109/TCAD.2015.2391254
   Oikawa Shuichi, 2014, Architecture of Computing Systems - ARCS 2014. 27th International Conference. Proceedings: LNCS 8350, P233, DOI 10.1007/978-3-319-04891-8_20
   Ouyang XY, 2011, INT S HIGH PERF COMP, P301, DOI 10.1109/HPCA.2011.5749738
   Park J, 2015, IEEE INT CONF VLSI, P104, DOI 10.1109/VLSI-SoC.2015.7314400
   Park SP, 2012, DES AUT CON, P492
   Park S, 2011, J SYST ARCHITECT, V57, P354, DOI 10.1016/j.sysarc.2011.01.005
   Komalan MP, 2013, DES AUTOM EMBED SYST, V17, P459, DOI 10.1007/s10617-014-9151-8
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Qureshi M. K., 2011, SYNTHESIS LECT COMPU
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Qureshi MoinuddinK., 2010, Proceedings of HPCA
   Ranganathan Parthasarathy, 2011, IEEE COMPUT, V44, P1
   Rasquinha M., 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P389, DOI 10.1145/1840845.1840931
   Roberts D, 2009, COMMUN ACM, V52, P98, DOI 10.1145/1498765.1498791
   Russo U, 2008, IEEE T ELECTRON DEV, V55, P506, DOI 10.1109/TED.2007.911630
   Salkhordeh R, 2016, DES AUT TEST EUROPE, P936
   Samavatian M.H., 2014, Proceedings of the Design Automation Conference (DAC), P1
   Sandhu G.S., 2013, IEEE Non-Volatile Memory Technology Symposium (NVMTS), P1
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Senni Sophiane, 2014, 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P248, DOI 10.1109/ISVLSI.2014.29
   Senni S, 2015, IEEE COMP SOC ANN, P460, DOI 10.1109/ISVLSI.2015.126
   Shiga Hidehiro, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P464, DOI 10.1109/ISSCC.2009.4977509
   Shilov A., 2016, Western Digital to Use 3D ReRAM as Storage Class Memory for Special-Purpose SSDs
   Shyh-Shyuan Sheu, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P200, DOI 10.1109/ISSCC.2011.5746281
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   SNIA, 2015, NVM PROGR MOD NPM
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Sun C, 2014, IEEE T CIRCUITS-I, V61, P382, DOI 10.1109/TCSI.2013.2268111
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Sun ZW, 2015, IEEE I C EMBED SOFTW, P284, DOI 10.1109/HPCC-CSS-ICESS.2015.179
   Suresh A, 2014, IEEE INT C CL COMP, P239, DOI 10.1109/CLUSTER.2014.6968745
   Syu Shun-Ming., 2013, P 23 ACM INT C GREAT, P19
   Tanakamaru S, 2014, IEEE T CIRCUITS-I, V61, P1119, DOI 10.1109/TCSI.2013.2285891
   Uh GR, 1999, ACM SIGPLAN NOTICES, V34, P10, DOI 10.1145/315253.314419
   Venkatesh H., 2015, FRAMS FIT WEARABLE E
   Vetter JS, 2015, COMPUT SCI ENG, V17, P73, DOI 10.1109/MCSE.2015.4
   WANG J, 2014, ACM T ARCHIT CODE OP, V11
   Wang J, 2014, ZEBRAFISH, V11, P115, DOI 10.1089/zeb.2013.0929
   Wang J, 2013, INT S HIGH PERF COMP, P234, DOI 10.1109/HPCA.2013.6522322
   Wang RX, 2015, ADV INTEL SYS RES, V123, P21
   WANG RJ, 2015, PROCEEDINGS ASPLOS, V50, P19
   Wang Z, 2014, INT S HIGH PERF COMP, P13, DOI 10.1109/HPCA.2014.6835933
   Wang Z, 2015, IEEE T COMPUT AID D, V34, P1600, DOI 10.1109/TCAD.2015.2422846
   Wei QS, 2015, ACM T STORAGE, V11, DOI 10.1145/2766453
   Wei W, 2015, INT CONFER PARA, P163, DOI 10.1109/PACT.2015.10
   Williams R., 2008, IEEE Spectrum, V45, P28, DOI 10.1109/MSPEC.2008.4687366
   Wong W., 2016, ELECT DESIGN
   Wu J. Y., 2015, 2015 Symposium on VLSI Technology, pT94, DOI 10.1109/VLSIT.2015.7223706
   Wu Panruo, 2016, P 25 ACM INT S HIGH, P141
   Wu XX, 2009, CONF PROC INT SYMP C, P34, DOI 10.1145/1555815.1555761
   Xia F, 2015, J COMPUT SCI TECH-CH, V30, P121, DOI 10.1007/s11390-015-1509-2
   Xiangyu Dong, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P140
   Xu C., 2011, P DATE
   Xu C., 2013, P DAC
   Xu C, 2014, PR GR LAK SYMP VLSI, P145, DOI 10.1145/2591513.2591528
   Xu C, 2015, INT S HIGH PERF COMP, P476, DOI 10.1109/HPCA.2015.7056056
   Xu W, 2009, I SYMPOS LOW POWER E, P237
   Xue C. J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P325
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Yang JJ, 2013, ACM J EMERG TECH COM, V9, DOI 10.1145/2463585.2463587
   Yang JJ, 2010, ADV MATER, V22, P4034, DOI 10.1002/adma.201000663
   Yang JJ, 2009, NANOTECHNOLOGY, V20, DOI 10.1088/0957-4484/20/21/215201
   Yang S, 2013, ADV INTEL SYS RES, V30, P286
   Yazdanshenas S, 2014, IEEE COMPUT ARCHIT L, V13, P73, DOI 10.1109/L-CA.2013.8
   Yi-Chung Chen, 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), P59, DOI 10.1109/NANOARCH.2011.5941484
   Young-Bae Kim, 2011, 2011 IEEE Symposium on VLSI Technology. Digest of Technical Papers, P52
   Yu M, 2013, 2013 10TH INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS AND KNOWLEDGE DISCOVERY (FSKD), P428, DOI 10.1109/FSKD.2013.6816235
   Yu S., 2016, IEEE Solid-State Circuits Mag., V8, P43, DOI DOI 10.1109/MSSC.2016.2546199
   Yue JH, 2013, DES AUT TEST EUROPE, P386
   Yue JH, 2013, INT S HIGH PERF COMP, P282, DOI 10.1109/HPCA.2013.6522326
   Yun J, 2012, DES AUT TEST EUROPE, P1513
   Zhang Q, 2010, J INTERNET SERV APPL, V1, P7, DOI 10.1007/s13174-010-0007-6
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 167
TC 81
Z9 86
U1 2
U2 28
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 14
DI 10.1145/3131848
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900002
DA 2024-07-18
ER

PT J
AU Chen, C
   Beltrame, G
AF Chen, Chao
   Beltrame, Giovanni
TI An Adaptive Markov Model for the Timing Analysis of Probabilistic Caches
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Probabilistic; real-time systems; cache
ID DESIGN
AB Accurate timing prediction for real-time embedded software execution is becoming a problem due to the increasing complexity of computer architecture, and the presence of mixed-criticality workloads. Probabilistic caches were proposed to set bounds to Worst Case Execution Time (WCET) estimates and help designers improve real-time embedded system resource use. Static Probabilistic Timing Analysis (SPTA) for probabilistic caches is nevertheless difficult to perform, because cache accesses depend on execution history, and the computational complexity of SPTA makes it intractable for calculation as the number of accesses increases. In this paper, we explore and improve SPTA for caches with evict-on-miss random replacement policy using a state space modeling technique. A nonhomogeneous Markov model is employed for single-path programs in discrete-time finite state space representation. To make this Markov model tractable, we limit the number of states and use an adaptive method for state modification. Experiments show that compared to the state-of-the-art methodology, the proposed adaptive Markov chain approach provides better results at the occurrence probability of 10-15: in terms of accuracy, the state-of-the-art SPTA results are more conservative, by 11% more on average. In terms of computation time, our approach is not significantly different from the state-of-the-art SPTA.
C1 [Chen, Chao; Beltrame, Giovanni] Polytech Montreal, Dept Genie Informat & Genie Logiciel, Montreal, PQ H3T 1J4, Canada.
C3 Universite de Montreal; Polytechnique Montreal
RP Chen, C (corresponding author), Polytech Montreal, Dept Genie Informat & Genie Logiciel, Montreal, PQ H3T 1J4, Canada.
EM chao.chen@polymtl.ca; giovanni.beltrame@polymtl.ca
CR Abella J, 2014, EUROMICRO, P266, DOI 10.1109/ECRTS.2014.16
   Abella J, 2014, EUROMICRO, P255, DOI 10.1109/ECRTS.2014.33
   Al-Zoubi H., 2004, Proceedings of the 42nd annual Southeast regional conference, P267, DOI DOI 10.1145/986537.986601
   Altmeyer S., 2014, Design, Automation and Test in Europe Conference and Exhibition (DATE), V2014, P1
   Altmeyer S, 2015, REAL-TIME SYST, V51, P77, DOI 10.1007/s11241-014-9218-4
   [Anonymous], 2012, Statistics of extremes
   Beirlant J., 2006, Statistics of Extremes: Theory and Applications
   Berger ED, 2006, ACM SIGPLAN NOTICES, V41, P158, DOI 10.1145/1133981.1134000
   Bernardara P, 2014, NAT HAZARD EARTH SYS, V14, P635, DOI 10.5194/nhess-14-635-2014
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Bernat G, 2003, YCS3532003 U YORK DE
   Bernat G., 2005, J EMBED COMPUT, V1, P179
   Burns A, 2000, EUROMICRO, P89, DOI 10.1109/EMRTS.2000.853996
   Cazorla FJ, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2465787.2465796
   Chen C., 2016, BIORESOURCES, V11, P1, DOI [10.15376/biores.11.2.Chen, DOI 10.1109/SIES.2016.7509422]
   Cucu-Grosjean L, 2012, EUROMICRO, P91, DOI 10.1109/ECRTS.2012.31
   Davis R., 2013, RTSOPS, V2013, P22
   Davis RI, 2013, EUROMICRO, P168, DOI 10.1109/ECRTS.2013.27
   De Haan L., 2007, Extreme Value Theory: An Introduction
   Edgar S, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P215, DOI 10.1109/REAL.2001.990614
   Griffin David., 2010, WCET, P44, DOI DOI 10.4230/OASICS.WCET.2010.44
   Griffin David., 2014, Proceedings of the 22Nd International Conference on Real-Time Networks and Systems, P289
   Gustafsson Jan., 2010, WCET, V15, P136, DOI DOI 10.4230/OASICS.WCET.2010.136
   Hansen Jeffery P., 2009, 9 INT WORKSHOP WORST, P1
   Kosmidis L, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967078
   Kosmidis L, 2013, DES AUT TEST EUROPE, P603
   Kosmidis L, 2013, DES AUT TEST EUROPE, P513
   Kosmidis L, 2014, DES AUT CON, DOI 10.1145/2593069.2593112
   Kosmidis L, 2014, 2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), P401, DOI 10.1109/DSD.2014.50
   Lesage B, 2015, PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON REAL-TIME AND NETWORKS SYSTEMS (RTNS) 2015, P35, DOI 10.1145/2834848.2834858
   Lesage B, 2015, REAL TIM SYST SYMP P, P361, DOI 10.1109/RTSS.2015.41
   Lu Y., 2011, ACM SIGBED REV, V8, P11, DOI [10.1145/2038617.2038619, DOI 10.1145/2038617.2038619]
   Martin G, 2006, DES AUT CON, P274, DOI 10.1109/DAC.2006.229245
   Mezzetti Enrico, 2015, LEIBNIZ T EMBEDDED S, V2
   Quiñones E, 2009, EUROMICRO, P129, DOI 10.1109/ECRTS.2009.30
   Reineke J, 2007, REAL-TIME SYST, V37, P99, DOI 10.1007/s11241-007-9032-3
   Reineke Jan., 2014, Leibniz Transactions on Embedded Systems, V1, P03
   Schlansker Michael, 1993, RANDOMIZATION ASS DE
   Serfozo R, 2009, PROBAB APPL SER, P1
   Smith J. E., 1983, 10th Annual International Conference on Computer Architecture Conference Proceedings, P132, DOI 10.1145/800046.801648
   SMITH JE, 1985, IEEE T COMPUT, V34, P234, DOI 10.1109/TC.1985.1676566
   Topham N, 1999, IEEE T COMPUT, V48, P185, DOI 10.1109/12.752660
   Wartel F, 2013, INT SYM IND EMBED, P241, DOI 10.1109/SIES.2013.6601497
   Wilhelm R, 2008, ACM T EMBED COMPUT S, V7, DOI 10.1145/1347375.1347389
   Zhou SC, 2010, LECT NOTES COMPUT SC, V6289, P144, DOI 10.1007/978-3-642-15672-4_13
NR 45
TC 2
Z9 5
U1 0
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 12
DI 10.1145/3123877
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900012
OA Green Accepted
DA 2024-07-18
ER

PT J
AU Yu, B
   Yuan, K
   Gao, JR
   Hu, SY
   Pan, DZ
AF Yu, Bei
   Yuan, Kun
   Gao, Jhih-Rong
   Hu, Shiyan
   Pan, David Z.
TI EBL Overlapping Aware Stencil Planning for MCC System
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electron beam lithography; multi-column cell system; overlapping aware
   stencil planning
ID E-BEAM; THROUGHPUT ENHANCEMENT; LAYOUT DECOMPOSITION; ALGORITHMS;
   CHARACTER; OPTIMIZATION; DESIGN
AB Electron beam lithography (EBL) is a promising, maskless solution for the technology beyond 14nm logic nodes. To overcome its throughput limitation, industry has proposed character projection (CP) technique, where some complex shapes (characters) can be printed in one shot. Recently, the traditional EBL system was extended into a multi-column cell (MCC) system to further improve the throughput. In an MCC system, several independent CPs are used to further speed-up the writing process. Because of the area constraint of stencil, the MCC system needs to be packed/planned carefully to take advantage of the characters. In this article, we prove that the overlapping aware stencil planning (OSP) problem is NP-hard. Then we propose E-BLOW, a tool to solve the MCC system OSP problem. E-BLOW involves several novel speedup techniques, such as successive relaxation and dynamic programming. Experimental results show that, compared with previous works, E-BLOW demonstrates better performance for both the conventional EBL system and the MCC system.
C1 [Yu, Bei] Chinese Univ Hong Kong, CSE Dept, Hong Kong, Hong Kong, Peoples R China.
   [Yuan, Kun] Facebook Inc, Menlo Pk, CA 94025 USA.
   [Gao, Jhih-Rong] Cadence Design Syst, Austin, TX 78759 USA.
   [Hu, Shiyan] Michigan Technol Univ, ECE Dept, Houghton, MI 49931 USA.
   [Pan, David Z.] Univ Texas Austin, ECE Dept, Austin, TX 78712 USA.
C3 Chinese University of Hong Kong; Facebook Inc; Michigan Technological
   University; University of Texas System; University of Texas Austin
RP Yu, B (corresponding author), Chinese Univ Hong Kong, CSE Dept, Hong Kong, Hong Kong, Peoples R China.
EM byu@cse.cuhk.edu.hk; bigfish.yuan@gmail.com; jrgao@cadence.com;
   shiyan@mtu.edu; dpan@ece.utexas.edu
RI Hu, Shiyan/D-4459-2015; Yu, Bei/ABB-3824-2020
OI Yu, Bei/0000-0001-6406-4810
FU NSF [CCF-0644316, CCF-1218906]; SRC task [2414.001]; NSFC [61128010];
   IBM Scholarship; Chinese University of Hong Kong (CUHK) Direct Grant for
   Research
FX This work is supported in part by NSF grants CCF-0644316 and
   CCF-1218906, SRC task 2414.001, NSFC grant 61128010, IBM Scholarship,
   and Chinese University of Hong Kong (CUHK) Direct Grant for Research.
CR [Anonymous], 2014, GUR OPT REF MAN
   Arisawa Y., 2010, P SPIE, V7636
   Arora S, 2009, COMPUTATIONAL COMPLEXITY: A MODERN APPROACH, P1, DOI 10.1017/CBO9780511804090
   Babin Sergey, 2003, P SPIE, V5130
   Bei Yu, 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC), DOI 10.1109/DAC.2014.6881380
   Chan TB, 2014, ICCAD-IEEE ACM INT, P246, DOI 10.1109/ICCAD.2014.7001359
   Chang LW, 2010, INT EL DEVICES MEET
   Chu C, 2014, ASIA S PACIF DES AUT, P137, DOI 10.1109/ASPDAC.2014.6742879
   Dawande M, 2000, J COMB OPTIM, V4, P171, DOI 10.1023/A:1009894503716
   Ding YM, 2014, DISCRETE DYN NAT SOC, V2014, DOI 10.1155/2014/282085
   Du P, 2012, ASIA S PACIF DES AUT, P725, DOI 10.1109/ASPDAC.2012.6165050
   Du YL, 2012, ASIA S PACIF DES AUT, P707, DOI 10.1109/ASPDAC.2012.6165047
   Fang SY, 2013, IEEE T COMPUT AID D, V32, P189, DOI 10.1109/TCAD.2013.2237947
   Fang Shao-Yun, 2013, ACM IEEE DES AUT C D, P25
   Fujimura Aki, 2010, P SPIE, V7823
   Fujino Takeshi, 2005, P SPIE, V5853
   GALIL Z, 1986, COMPUT SURV, V18, P23, DOI 10.1145/6462.6502
   Gao JR, 2014, ASIA S PACIF DES AUT, P143, DOI 10.1109/ASPDAC.2014.6742880
   GUO DF, 2015, IEEE ACM AS S PAC DE, P658
   Ikeno R., 2013, ACM INT S PHYS DES I, P69
   Ikeno R, 2013, ASIA S PACIF DES AUT, P255, DOI 10.1109/ASPDAC.2013.6509605
   Johnson EL, 2000, INFORMS J COMPUT, V12, P2, DOI 10.1287/ijoc.12.1.2.11900
   Kahng Andrew B., 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P465, DOI 10.1109/ICCAD.2008.4681616
   Kahng Andrew B., 2006, P SPIE, V6283
   Kuang J., 2014, ACM INT S PHYS DES I, P109
   Kuang J, 2014, ICCAD-IEEE ACM INT, P254, DOI 10.1109/ICCAD.2014.7001360
   Lin YB, 2016, ASIA S PACIF DES AUT, P186, DOI 10.1109/ASPDAC.2016.7428009
   Ma Xu, 2011, P SPIE, V7973
   Mak WK, 2014, IEEE T COMPUT AID D, V33, P741, DOI 10.1109/TCAD.2013.2296496
   Manakli S., 2009, P SPIE, V7271
   Martello Silvano, 1990, Knapsack Problems: Algorithms and Computer Implementations
   Maruyama T., 2008, P SPIE, V6921
   Maruyama Takashi, 2012, P SPIE, V8323
   Minh Hai Pham Dinh, 2006, P SPIE, V6921
   Pan DZ, 2013, IEEE T COMPUT AID D, V32, P1453, DOI 10.1109/TCAD.2013.2276751
   Pfeiffer Hans C., 2009, P SPIE, V7378
   Shoji Masahiro, 2010, P SPIE, V7748
   Sugihara M, 2006, IEICE T ELECTRON, VE89C, P377, DOI 10.1093/ietele/e89-c.3.377
   Sugihara M, 2006, IEEE INT SYMP CIRC S, P2561, DOI 10.1109/ISCAS.2006.1693146
   Sugihara Makoto, 2007, P SPIE, V6151
   YANG YF, 2015, IEEE ACM AS S PAC DE, P652
   Yasuda Hiroshi, 2004, P SPIE, V5567
   Yu B, 2013, ASIA S PACIF DES AUT, P249, DOI 10.1109/ASPDAC.2013.6509604
   Yu B, 2011, ICCAD-IEEE ACM INT, P1, DOI 10.1109/ICCAD.2011.6105297
   Yu Bei, 2013, ACM IEEE DES AUT C D, P70
   Yuan K, 2012, IEEE T COMPUT AID D, V31, P167, DOI 10.1109/TCAD.2011.2179041
   Zhang HB, 2012, ICCAD-IEEE ACM INT, P43
   Zhang HB, 2011, DES AUT CON, P71
NR 48
TC 2
Z9 2
U1 10
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 43
DI 10.1145/2888394
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000008
DA 2024-07-18
ER

PT J
AU Suresh, CKH
   Sinanoglu, O
   Ozev, S
AF Suresh, Chandra K. H.
   Sinanoglu, Ozgur
   Ozev, Sule
TI Adapting to Varying Distribution of Unknown Response Bits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Adaptive test; process variations; unknown x's; hardware
   testing
AB Traditionally, test patterns that are generated for a given circuit are applied in an identical manner to all manufactured devices until each device under test either fails or passes each test. With increasing process variations, the statistical diversity of manufactured devices is increasing, making such one-sizefits-all approaches increasingly inefficient. Adaptive test techniques address this problem by tailoring the test decisions for the statistical characteristics of the device under test. In this article, we present several adaptive strategies to enable adaptive unknown bit masking for faster-than-at-speed testing so as to ensure no yield loss while attaining the maximum test quality based on tester memory constraints. We also develop a tester-enabled compression scheme that helps alleviate memory constraints further, shifting the tradeoff space favorably to improve test quality.
C1 [Suresh, Chandra K. H.] NYU, Dept Elect & Comp Engn, New York, NY 10003 USA.
   [Sinanoglu, Ozgur] New York Univ Abu Dhabi, Dept Elect & Comp Engn, New York, NY USA.
   [Ozev, Sule] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
C3 New York University; New York University Tandon School of Engineering;
   Arizona State University; Arizona State University-Tempe
RP Suresh, CKH (corresponding author), NYU, Dept Elect & Comp Engn, New York, NY 10003 USA.
EM chandra@nyu.edu
OI Sinanoglu, Ozgur/0000-0003-0782-0397
FU Semiconductor Research Corporation and Mubadala Technology
   [2012-TJ-2331]; Direct For Computer & Info Scie & Enginr; Division of
   Computing and Communication Foundations [1116252] Funding Source:
   National Science Foundation
FX A preliminary version of this work [Suresh et al. 2012] was published in
   Proceedings of the IEEE European Test Symposium-2012 and sponsored by
   the Semiconductor Research Corporation and Mubadala Technology under
   contract 2012-TJ-2331.
CR Agarwal A, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P271, DOI 10.1109/ASPDAC.2003.1195028
   Ahmed N., 2006, Proceedings of IEEE/ACM International Conference on Computer-Aided Design, P198
   Amodeo M., 2005, BEYOND AT SPEED
   Benner S, 2001, INT TEST CONF P, P908, DOI 10.1109/TEST.2001.966714
   Daasch WR, 2001, INT TEST CONF P, P92, DOI 10.1109/TEST.2001.966622
   Daasch WR, 2000, INT TEST CONF P, P189, DOI 10.1109/TEST.2000.894206
   Deutsch P., 1996, RFC1952: Gzip file format specification version 4.3
   Gattiker A., 2006, P ITC, P1
   Idgunji S, 2010, IEEE INT C MICROELEC, P122, DOI 10.1109/ICMTS.2010.5466842
   Jone WB, 2001, IEEE T INSTRUM MEAS, V50, P1109, DOI 10.1109/19.963168
   Keller B., 2005, IEEE International Test Conference, P1286
   Madge R, 2004, INT TEST CONF P, P203
   Madge R, 2002, INT TEST CONF P, P673, DOI 10.1109/TEST.2002.1041819
   Madge R, 2002, IEEE VLSI TEST SYMP, P69, DOI 10.1109/VTS.2002.1011113
   Mitra S, 2004, IEEE T COMPUT AID D, V23, P421, DOI 10.1109/TCAD.2004.823341
   Ohkawa S, 2004, IEEE T SEMICONDUCT M, V17, P155, DOI 10.1109/TSM.2004.827001
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Shintani M, 2014, ICCAD-IEEE ACM INT, P498, DOI 10.1109/ICCAD.2014.7001397
   Shintani M, 2009, ASIAN TEST SYMPOSIUM, P151, DOI 10.1109/ATS.2009.90
   Suresh CKH, 2012, PROC EUR TEST SYMP
   Tehranipoor M, 2011, TEST AND DIAGNOSIS FOR SMALL-DELAY DEFECTS, P1, DOI 10.1007/978-1-4419-8297-1
   Xiang D, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2491477.2491488
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Yamamoto M, 2004, IEEE T SEMICONDUCT M, V17, P111, DOI 10.1109/TSM.2004.826937
   Yilmaz E., 2012, P IEEE EUR TEST S
   Yilmaz E., 2010, IEEE International Test Conference, P1
   Yilmaz E, 2009, DES AUT CON, P720
   Yuan F, 2012, DES AUT CON, P555
   Yuan F, 2011, ICCAD-IEEE ACM INT, P34, DOI 10.1109/ICCAD.2011.6105302
NR 29
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 33
DI 10.1145/2835489
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400015
DA 2024-07-18
ER

PT J
AU Peter, S
   Givargis, T
AF Peter, Steffen
   Givargis, Tony
TI Component-Based Synthesis of Embedded Systems Using Satisfiability
   Modulo Theories
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Embedded systems; components; satisfiability modulo theory;
   design space exploration; systems specification methodology; modeling
ID DESIGN SPACE; OPTIMIZATION
AB Constraint programming solvers, such as Satisfiability Modulo Theory (SMT) solvers, are capable tools in finding preferable configurations for embedded systems from large design spaces. However, constructing SMT constraint programs is not trivial, in particular for complex systems that exhibit multiple viewpoints and models. In this article we propose CoDeL: a component-based description language that allows system designers to express components as reusable building blocks of the system with their parameterizable properties, models, and interconnectivity. Systems are synthesized by allocating, connecting, and parameterizing the components to satisfy the requirements of an application. We present an algorithm that transforms component-based design spaces, expressible in CoDeL, to an SMT program, which, solved by state-of-the-art SMT solvers, determines the satisfiability of the synthesis problem, and delivers a correct-by-construction system configuration. Evaluation results for use cases in the domain of scheduling and mapping of distributed real-time processes confirm, first, the performance gain of SMT compared to traditional design space exploration approaches, second, the usability gains by expressing design problems in CoDeL, and third, the capability of the CoDeL/SMT approach to support the design of embedded systems.
C1 [Peter, Steffen; Givargis, Tony] Univ Calif Irvine, Irvine, CA 92697 USA.
C3 University of California System; University of California Irvine
RP Peter, S (corresponding author), Univ Calif Irvine, Irvine, CA 92697 USA.
EM st.peter@uci.edu
FU National Science Foundation [1136146]; Direct For Computer & Info Scie &
   Enginr [1136146] Funding Source: National Science Foundation; Division
   Of Computer and Network Systems [1136146] Funding Source: National
   Science Foundation
FX This work was supported in part by the National Science Foundation under
   NSF grant number 1136146.
CR Agarwal Siddharth, 2013, 2013 Proceedings of 1st FME Workshop on Formal Methods in Software Engineering (FormaliSE), P15, DOI 10.1109/FormaliSE.2013.6612272
   Aminifar Amir, 2013, P DES AUT TEST EUR D
   [Anonymous], 2001, LNCS, DOI [DOI 10.1007/3-540-45449-7_11, DOI 10.1007/3-540-45449-711]
   BARRETT C., 2013, SATISFIABILITY MODUL
   Berman V, 2006, IEEE DES TEST COMPUT, V23, P316, DOI 10.1109/MDT.2006.104
   Bjorner Nikolaj., 2011, APLAS'11, volume 7078 of Lecture Notes in Computer Science, V7078, P4
   Bourgos Paraskevas, 2011, P ACM IEEE INT C FOR
   Bruttomesso R, 2010, LECT NOTES COMPUT SC, V6015, P150, DOI 10.1007/978-3-642-12002-2_12
   Bussieck MR, 2004, APPL OPTIMIZAT, V88, P137
   Damm W., 2005, P FDN INT TECHN FIT
   de Alfaro L., 2001, Software Engineering Notes, V26, P109, DOI 10.1145/503271.503226
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   De Moura L, 2011, COMMUN ACM, V54, P69, DOI 10.1145/1995376.1995394
   Derler Patricia, 2013, P ACM IEEE INT C CYB
   FELJAN J, 2009, CLASSIFICATION SURVE
   Fourer R., 1989, Algorithms and model formulations in mathematical programming. NATO ASI series, DOI [DOI 10.1007/978-3-642-83724-1_12, 10.1007/978-3-642-83724-1]
   Gajski DD, 2009, EMBEDDED SYSTEM DESIGN: MODELING, SYNTHESIS AND VERIFICATION, P1, DOI 10.1007/978-1-4419-0504-8_1
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   Gunes Volkan, 2014, P IEEE INT C EMB SOF
   Hang Christine, 2011, Computer Aided Verification. Proceedings 23rd International Conference, CAV 2011, P441, DOI 10.1007/978-3-642-22110-1_35
   Haubelt C, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1168
   Henry J, 2014, ACM SIGPLAN NOTICES, V49, P43, DOI [10.1145/2597809.2597817, 10.1145/2666357.2597817]
   Keinert J, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455230
   Kumar P, 2013, DES AUT TEST EUROPE, P749
   Lednicki Luka, 2013, P 16 INT ACM SIGSOFT
   Levis P, 2005, AMBIENT INTELLIGENCE, P115
   Li Y, 2014, ACM SIGPLAN NOTICES, V49, P607, DOI 10.1145/2535838.2535857
   Liu WC, 2011, IEEE T PARALL DISTR, V22, P1382, DOI 10.1109/TPDS.2010.204
   Lukasiewycz Martin, 2008, P AS S PAC DES AUT C
   Manolios Panagiotis, 2013, Computer Aided Verification. 25th International Conference, CAV 2013. Proceedings. LNCS 8044, P662, DOI 10.1007/978-3-642-39799-8_44
   Martin J.A., 2014, ENG SECURE FUTURE IN, V8431, P140
   Mirzaei Hamid, 2015, P DES AUT C DAC
   Muhleis N., 2011, ACM SIGBED REV, V8, P23, DOI DOI 10.1145/2000367.2000372
   Neema H., 2014, P WORKSH DES SPAC EX, P1
   Nieuwenhuis R, 2006, LECT NOTES COMPUT SC, V4121, P156
   Nuzzo P, 2014, IEEE ACCESS, V2, P1, DOI 10.1109/ACCESS.2013.2295764
   Peter Steffen, 2008, P 33 IEEE C LOC COMP
   Reimann F, 2011, DES AUT CON, P393
   Reimann Felix, 2010, P DES AUT C DAC
   Sangiovanni-Vincentelli A, 2001, IEEE DES TEST COMPUT, V18, P23, DOI 10.1109/54.970421
   Schmidt Bernard, 2013, P ASP DAC
   Sebastiani Roberto, 2012, Automated Reasoning. Proceedings 6th International Joint Conference, IJCAR 2012, P484, DOI 10.1007/978-3-642-31365-3_38
   Sentilles S, 2008, LECT NOTES COMPUT SC, V5282, P310, DOI 10.1007/978-3-540-87891-9_21
   Sheard T, 2012, ACM SIGPLAN NOTICES, V47, P89, DOI 10.1145/2398856.2364542
   Simulink, 2013, SIM MOD BAS DES
   STOICA P, 1992, SIGNAL PROCESS, V26, P95, DOI 10.1016/0165-1684(92)90057-4
   Trcka Nikola, 2011, P EMB COMP SYST SAMO
   Vachoux A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P388
   Zhang FX, 2009, IEEE T COMPUT, V58, P1250, DOI 10.1109/TC.2009.58
   Zhang LT, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P279, DOI 10.1109/ICCAD.2001.968634
   Zhu Q, 2012, ACM T EMBED COMPUT S, V11, DOI 10.1145/2362336.2362352
NR 51
TC 10
Z9 11
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 49
DI 10.1145/2746235
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900003
DA 2024-07-18
ER

PT J
AU Park, H
   Malik, A
   Salcic, Z
AF Park, Heejong
   Malik, Avinash
   Salcic, Zoran
TI Scheduling Globally Asynchronous Locally Synchronous Programs for
   Guaranteed Response Times
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Languages; Design; SystemJ; response time analysis;
   satisfiability modulo theories; worst-case reaction time
ID MODEL
AB Safety-critical software systems need to guarantee functional correctness and bounded response times to external input events. Programs designed using reactive programming languages, based on formal mathematical semantics, can be automatically verified for functional correctness guarantees. Real-time guarantees on the other hand are much harder to achieve. In this article we provide a static analysis framework for guaranteeing response times for reactive programs developed using the Globally Asynchronous Locally Synchronous (GALS) model of computation. The proposed approach is applicable to scheduling of GALS programs for different target architectures with single or multiple processors or cores. A Satisfiability Modulo Theory (SMT) formulation in the quantifier free linear real arithmetic (QF_LRA) logic is used for scheduling. A novel technique to encode rendezvous used in synchronization of globally asynchronous processes in the presence of locally synchronous parallelism and arbitrary preemption into QF LRA logic is presented. Finally, our SMT formulation is shown to produce schedules in reasonable time.
C1 [Park, Heejong; Malik, Avinash; Salcic, Zoran] Univ Auckland, Dept Elect & Comp Engn, Auckland 1, New Zealand.
C3 University of Auckland
RP Park, H (corresponding author), Univ Auckland, Dept Elect & Comp Engn, 38 Princes St, Auckland 1, New Zealand.
EM hpar081@auckland.ac.nz; avinash.malik@auckland.ac.nz;
   z.salcic@auckland.ac.nz
OI Salcic, Zoran/0000-0001-7714-9848
CR Abdeddaïm Y, 2001, LECT NOTES COMPUT SC, V2102, P478
   Ali HIAA, 2013, IEEE INT CONF EMBED, P201, DOI 10.1109/RTCSA.2013.6732220
   Alhammad A, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656070
   Alur R., 1991, ACM SIGACT News, V22, P100
   [Anonymous], P 20 IEEE REAL TIM E
   Baruah SK, 1998, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.1998.739736
   BERRY G, 1992, SCI COMPUT PROGRAM, V19, P87, DOI 10.1016/0167-6423(92)90005-V
   Berry G., 2005, P 8 INT C FUND APPR
   Bertin V, 2001, IEEE DECIS CONTR P, P2875, DOI 10.1109/CDC.2001.980712
   Butucaru P., 2007, COMPILING ESTEREL
   Dasari D, 2011, IEEE INT CONF TRUST, P1068, DOI 10.1109/TrustCom.2011.146
   De Moura L, 2011, COMMUN ACM, V54, P69, DOI 10.1145/1995376.1995394
   Gerth R., 1996, Protocol Specification, Testing and Verification XV. Proceedings of the Fifteenth IFIP WG6.1 International Symposium on Protocol Specification, Testing and Verification, P3
   Girault Alain, 2006, ACM T EMBED COMPUT S, V5, P687
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   HOARE CAR, 1978, COMMUN ACM, V21, P666, DOI 10.1145/359576.359585
   Jersak M, 2003, DES AUT CON, P454
   JOSEPH M, 1986, COMPUT J, V29, P390, DOI 10.1093/comjnl/29.5.390
   LEGUERNIC P, 1991, P IEEE, V79, P1321, DOI 10.1109/5.97301
   Lehoczky J., 1989, Proceedings. Real Time Systems Symposium (Cat. No.89CH2803-5), P166, DOI 10.1109/REAL.1989.63567
   Li Z., 2014, P INT WORKSH EMB MUL
   LIU CL, 1973, J ACM, V20, P46, DOI 10.1145/321738.321743
   Locke D, 2013, SAFETY CRIT IN PRESS
   Malik A, 2010, COMPUT LANG SYST STR, V36, P317, DOI 10.1016/j.cl.2010.01.001
   Malik A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529256
   Mok AK, 1997, IEEE T SOFTWARE ENG, V23, P635, DOI 10.1109/32.637146
   Nadeem M., 2011, Proceedings of the 2011 IEEE 9th International Conference on Dependable, Autonomic and Secure Computing (DASC 2011), P292, DOI 10.1109/DASC.2011.67
   Nadeem M, 2012, ASIA S PACIF DES AUT, P17, DOI 10.1109/ASPDAC.2012.6164940
   Park H., 2014, ACM INT C P SERIES, P37, DOI [DOI 10.1145/2661020.2661030, DOI 10.1145/2661020]
   Park H., 2014, P 19 INT C EM TECHN
   PARKS TM, 1995, INT CONF ACOUST SPEE, P3235, DOI 10.1109/ICASSP.1995.479574
   Plotkin G., 1991, J LOGIC ALGEBR PROGR, V60, P17
   Pnueli A., 1977, 18th Annual Symposium on Foundations of Computer Science, P46, DOI 10.1109/SFCS.1977.32
   Potop-Butucaru D., INTEGRATED WORST CAS
   Ramamritham K., 1990, IEEE Transactions on Parallel and Distributed Systems, V1, P184, DOI 10.1109/71.80146
   Salcic Z, 2013, ACM T EMBED COMPUT S, V12, DOI 10.1145/2435227.2435254
   SARKAR V., 1989, PARTITIONING SCHEDUL
   Satish N, 2007, DES AUT TEST EUROPE, P57
   Software Quality Research Laboratory, 2015, PAC FORM METH CHALL
   Sun K, 2006, FIRST INTERNATIONAL MULTI-SYMPOSIUMS ON COMPUTER AND COMPUTATIONAL SCIENCES (IMSCCS 2006), PROCEEDINGS, VOL 2, P751, DOI 10.1109/IMSCCS.2006.208
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   vanBerkel K, 1996, SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, P122, DOI 10.1109/ASYNC.1996.494444
   Wang Y, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/1929943.1929946
   Wilhelm R., 2008, ACM Transactions on Embedded Computing Systems, V7, P1
   Xu RB, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P25, DOI 10.1109/RTSS.2007.49
   Yip E, 2013, INT CONF APPL CONCUR, P160, DOI 10.1109/ACSD.2013.19
   Zurowska K., 2010, MODEL BASED GENERATI
NR 47
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 40
DI 10.1145/2740961
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900007
DA 2024-07-18
ER

PT J
AU Suresh, CKH
   Ozev, S
   Sinanoglu, O
AF Suresh, Chandra K. H.
   Ozev, Sule
   Sinanoglu, Ozgur
TI Adaptive Generation of Unique IDs for Digital Chips through Analog
   Excitation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Security; Hardware security; counterfeiting; ID generation
ID IDENTIFICATION
AB Globalization of the integrated circuit design and manufacturing flow has successfully ameliorated design complexity and fabrication cost challenges, and helped deliver cost-effective products while meeting stringent time-to-market requirements. On the flip side, it has resulted in various forms of security vulnerabilities in the supply chain that involves designers, fabs, test facilities, and distributors until the end-product reaches customers. One of the biggest threats to semiconductor industry today is the entry of aged, reject, or cloned parts, that is, counterfeit chips, into the supply chain, leading to annual revenue losses in the order of billions of dollars. While traceability of chips between trusted parties can help monitor the supply chain at various points in the flow, existing solutions are in the form of integrating costly hardware units on chip, or utilizing easy-to-circumvent inspection-based detection techniques. In this article, we propose a technique for adaptive unique ID generation that leverages process variations, enabling chip traceability. The proposed method stimulates digital chips with an analog signal from the supply lines, which serve as primary inputs to each gate in the signal path. Using a sinusoidal signal that exercises the transistors as gain components, we create a chip-specific response that can be post-processed into a digital ID. The proposed technique enables quick and cost-effective authenticity validation that requires no on-chip hardware support. Our simulation and experimentation on actual chips show that the proposed technique is capable of generating unique IDs even in the presence of environmental noise.
C1 [Suresh, Chandra K. H.] NYU, Dept Elect & Comp Engn, New York, NY 10003 USA.
   [Ozev, Sule] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Sinanoglu, Ozgur] New York Univ Abu Dhabi, Dept Elect & Comp Engn, Abu Dhabi, U Arab Emirates.
C3 New York University; New York University Tandon School of Engineering;
   Arizona State University; Arizona State University-Tempe; New York
   University Abu Dhabi
RP Suresh, CKH (corresponding author), NYU, Dept Elect & Comp Engn, New York, NY 10003 USA.
EM Chandra@nyu.edu
OI Sinanoglu, Ozgur/0000-0003-0782-0397
FU Advanced Technology Investment Company [2012-TJ-2331]; Semiconductor
   Research Corporation; Division of Computing and Communication
   Foundations; Direct For Computer & Info Scie & Enginr [1116252] Funding
   Source: National Science Foundation
FX This work was supported by Semiconductor Research Corporation and
   Advanced Technology Investment Company, contract no. 2012-TJ-2331.
CR Acharya A, 2009, INT CONF PERVAS COMP, P11
   Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   [Anonymous], TRUST INT CIRC PROGR
   [Anonymous], EMBEDDED SYSTEMS DES
   [Anonymous], 2011, International Technology Roadmap for Semiconductors -, V2011
   [Anonymous], BIAS TEMPERATURE INS
   [Anonymous], 2012, DIGITIMES
   Armknecht F, 2011, P IEEE S SECUR PRIV, P397, DOI 10.1109/SP.2011.10
   Chakraborty RS, 2009, IEEE T COMPUT AID D, V28, P1493, DOI 10.1109/TCAD.2009.2028166
   Chatterjee K, 2007, IEEE T COMPON PACK T, V30, P547, DOI 10.1109/TCAPT.2007.906050
   Chou W., 2002, IT Professional, V4, P47, DOI 10.1109/MITP.2002.1046644
   Gassend B, 2002, 18TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, PROCEEDINGS, P149, DOI 10.1109/CSAC.2002.1176287
   Griffin WP, 2012, IEEE T VLSI SYST, V20, P791, DOI 10.1109/TVLSI.2011.2135868
   Guin U., 2014, P IEEE ACM DES AUT C
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Hu W, 2014, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2676548
   Kae-Nune N, 2013, DES AUT TEST EUROPE, P1131
   Ke Huang, 2012, 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2012), P7, DOI 10.1109/DFT.2012.6378191
   Kim TH, 2008, IEEE J SOLID-ST CIRC, V43, P874, DOI 10.1109/JSSC.2008.917502
   Koushanfar F, 2012, DES AUT CON, P133
   Liu F., 2006, P IEEE VLSI TEST S
   Majzoobi M, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1502781.1502786
   Oppenheim A. V., 1996, SIGNAL AND SYSTEMS
   Pecht M, 2006, IEEE SPECTRUM, V43, P37, DOI 10.1109/MSPEC.2006.1628506
   PLOTKIN M, 1960, IRE T INFORM THEOR, V6, P445, DOI 10.1109/TIT.1960.1057584
   Rajendran J, 2012, DES AUT TEST EUROPE, P953
   Rajendran J, 2012, DES AUT CON, P83
   Ravikanth P. S., 2001, THESIS
   Rosenblatt S, 2013, IEEE J SOLID-ST CIRC, V48, P940, DOI 10.1109/JSSC.2013.2239134
   Roth R., 2006, IET Communications
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Rührmair U, 2012, INTRODUCTION TO HARDWARE SECURITY AND TRUST, P65, DOI 10.1007/978-1-4419-8080-9_4
   Su Y, 2008, IEEE J SOLID-ST CIRC, V43, P69, DOI 10.1109/JSSC.2007.910961
   Tehranipoor M., 2013, Integrated Circuit Authentication: Hardware Trojans and Counterfeit Detection
   Wang M, 2014, ICCAD-IEEE ACM INT, P454, DOI 10.1109/ICCAD.2014.7001391
   Wendt JB, 2014, ICCAD-IEEE ACM INT, P270, DOI 10.1109/ICCAD.2014.7001362
   Yao Y, 2012, 2012 IEEE INTERNATIONAL WORKSHOP ON ELECTROMAGNETICS: APPLICATIONS AND STUDENT INNOVATION COMPETITION (IWEM)
   Zhang XH, 2012, DES AUT CON, P703
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
   Zheng Y., 2014, P IEEE ACM DES AUT C
NR 40
TC 2
Z9 3
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2015
VL 20
IS 3
AR 46
DI 10.1145/2732408
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CL7TP
UT WOS:000357174900013
DA 2024-07-18
ER

PT J
AU Aksoy, L
   Flores, P
   Monteiro, J
AF Aksoy, Levent
   Flores, Paulo
   Monteiro, Jose
TI Multiplierless Design of Folded DSP Blocks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Time-multiplexed constant multiplication; folded
   architecture; multiplierless design; area optimization; finite impulse
   response filter; discrete cosine transforms; integer cosine transforms
ID ALGORITHM; MULTIPLICATION; POWER; OPTIMIZATION; EFFICIENT; NUMBER; DELAY
AB This article addresses the problem of minimizing the implementation cost of the time-multiplexed constant multiplication (TMCM) operation that realizes the multiplication of an input variable by a single constant selected from a set of multiple constants at a time. It presents an efficient algorithm, called ORPHEUS, that finds a multiplierless TMCM design by sharing logic operators, namely adders, subtractors, adders/subtractors, and multiplexors (MUXes). Moreover, this article introduces folded design architectures for the digital signal processing (DSP) blocks, such as finite impulse response (FIR) filters and linear DSP transforms, and describes how these folded DSP blocks can be efficiently realized using TMCM operations optimized by ORPHEUS. Experimental results indicate that ORPHEUS can find better solutions than existing TMCM algorithms, yielding TMCM designs requiring less area. They also show that the folded architectures lead to alternative designs with significantly less area, but incurring an increase in latency and energy consumption, compared to the parallel architecture.
C1 [Aksoy, Levent; Flores, Paulo; Monteiro, Jose] INESC ID, P-1000029 Lisbon, Portugal.
   [Monteiro, Jose] Univ Lisbon, Inst Super Tecn, P-1649004 Lisbon, Portugal.
C3 INESC-ID; Universidade de Lisboa; Universidade de Lisboa
RP Aksoy, L (corresponding author), INESC ID, Rua Alves Redol 9, P-1000029 Lisbon, Portugal.
EM levent@algas.inesc-id.pt
RI Monteiro, Jose/R-5675-2019; Aksoy, Levent/ABE-5155-2020; Flores,
   Paulo/C-2374-2008
OI Monteiro, Jose/0000-0003-0603-2268; Aksoy, Levent/0000-0001-6129-9657;
   Flores, Paulo/0000-0003-2970-3589
FU national funds through FCT, Fundacao para a Ciencia e a Tecnologia
   [PEst-OE/EEI/LA0021/2013]
FX This work was supported by national funds through FCT, Fundacao para a
   Ciencia e a Tecnologia, under the project PEst-OE/EEI/LA0021/2013.
CR Aksoy L., 2013, P IEEE EUR C CIRC TH, V1-4
   Aksoy L., 2014, P DES AUT TEST EUR D, V300, P1, DOI DOI 10.7873/DATE2014.313
   Aksoy L., 2012, VLSI SOC ADV RES SYS, P73
   Aksoy L, 2008, IEEE T COMPUT AID D, V27, P1013, DOI 10.1109/TCAD.2008.923242
   Aksoy L, 2013, IEEE INT CONF VLSI, P328, DOI 10.1109/VLSI-SoC.2013.6673302
   Aksoy L, 2010, MICROPROCESS MICROSY, V34, P151, DOI 10.1016/j.micpro.2009.10.001
   Banerjee N, 2007, DES AUT TEST EUROPE, P630
   Barth P., 1995, DAVIS PUTNAM BASED E
   BERNSTEIN R, 1986, SOFTWARE PRACT EXPER, V16, P641, DOI 10.1002/spe.4380160704
   Bougas P, 2005, IEEE T CIRCUITS-I, V52, P108, DOI 10.1109/TCSI.2004.838542
   Boullis N, 2005, IEEE T COMPUT, V54, P1271, DOI 10.1109/TC.2005.168
   CHAM WK, 1989, IEE PROC-I, V136, P276, DOI 10.1049/ip-i-2.1989.0039
   Chen JJ, 2009, IEEE T COMPUT AID D, V28, P1844, DOI 10.1109/TCAD.2009.2030446
   CHEN WH, 1977, IEEE T COMMUN, V25, P1004, DOI 10.1109/TCOM.1977.1093941
   Cheung K.-M., 1991, INTEGER COSINE TRANS
   Demirsoy SS, 2004, CONF REC ASILOMAR C, P461
   Demirsoy SS, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, P289
   Demirsoy SS, 2007, CIRC SYST SIGNAL PR, V26, P793, DOI 10.1007/s00034-007-9005-8
   DEMPSTER AG, 1995, IEEE T CIRCUITS-II, V42, P569, DOI 10.1109/82.466647
   Dempster AG, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, P169
   Dong J, 2006, LECT NOTES COMPUT SC, V4261, P114
   Ercegovac Milos Dragutin, 2003, Digital Arithmetic, V1st
   Gustafsson O, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, P73
   Hartley RI, 1996, IEEE T CIRCUITS-II, V43, P677, DOI 10.1109/82.539000
   Ho Yuen-Hong Alvin, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P119
   HOU HS, 1987, IEEE T ACOUST SPEECH, V35, P1455
   Johansson K, 2005, PROCEEDINGS OF THE 2005 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOL 3, P465
   Johansson K, 2011, IEEE INT SYMP CIRC S, P1439, DOI 10.1109/ISCAS.2011.5937844
   Kang HJ, 2001, IEEE T CIRCUITS-II, V48, P770, DOI 10.1109/82.959867
   Karkala V., 2010, P INT C COMP AID DES, P735
   Kumm M, 2012, IEEE INT SYMP CIRC S, P49, DOI 10.1109/ISCAS.2012.6272072
   Nguyen HT, 2000, IEEE T VLSI SYST, V8, P419, DOI 10.1109/92.863621
   PARHI KK, 1995, J VLSI SIGNAL PROC, V9, P121, DOI 10.1007/BF02406474
   PARHI KK, 1989, IEEE T ACOUST SPEECH, V37, P1099, DOI 10.1109/29.32286
   Park IC, 2001, DES AUT CON, P468, DOI 10.1109/DAC.2001.935554
   Qureshi F., 2009, P IEEE INT S CIRC SY, P24
   Sidahao N, 2005, IEEE INT SYMP CIRC S, P692, DOI 10.1109/ISCAS.2005.1464682
   Sidahao N, 2004, LECT NOTES COMPUT SC, V3203, P374
   Thong J, 2010, DES AUT CON, P613
   Tummeltshammer P, 2007, IEEE T COMPUT AID D, V26, P1551, DOI 10.1109/TCAD.2007.893549
   Turner RH, 2004, IEEE T VLSI SYST, V12, P1113, DOI 10.1109/TVLSI.2004.833399
   Voronenko Y, 2007, ACM T ALGORITHMS, V3, DOI 10.1145/1240233.1240234
   Wanhammar L., 1999, DSP Integrated Circuits
NR 43
TC 7
Z9 7
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2014
VL 20
IS 1
AR 14
DI 10.1145/2663343
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AU3OO
UT WOS:000345523400014
DA 2024-07-18
ER

PT J
AU Tong, JG
   Boulé, M
   Zilic, Z
AF Tong, Jason G.
   Boule, Marc
   Zilic, Zeljko
TI Test Compaction Techniques for Assertion-Based Test Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Verification; Design; SVA; assertion-based verification; functional
   validation; directed test generation; test compaction
ID COVERAGE
AB Assertions are now widely used in verification as a means to help convey designer intent and also to simplify the detection of erroneous conditions by the firing of assertions. With this expressive modeling power, assertions could also be used for tasks such as helping to assess test coverage and even as a source for test generation. Our work deals with this last aspect, namely, assertion-based test generation. In this article, we present our compacted test generation scheme based on assertions. Novel compaction techniques are presented based on assertion clustering, test-path overlap detection and parallel-path removal. Our compaction approach is experimentally evaluated using nearly 300 assertions to show the amount of reduction that can be obtained in the size of the test sets. This ultimately has a positive impact on verification time in the quest for bugfree designs.
C1 [Tong, Jason G.; Zilic, Zeljko] McGill Univ, Integrated Microsyst Lab, Montreal, PQ, Canada.
   [Boule, Marc] Ecole Technol Super, Montreal, PQ, Canada.
C3 McGill University; University of Quebec; Ecole de Technologie Superieure
   - Canada
RP Tong, JG (corresponding author), McGill Univ, Integrated Microsyst Lab, Montreal, PQ, Canada.
EM jason.tong@mail.mcgill.ca; marc.boule@etsmtl.ca; zeljko.zilic@mcgill.ca
CR [Anonymous], P C DES AUT TEST EUR
   [Anonymous], 18002005 IEEE
   [Anonymous], ARM AMBA 3 SPEC ASS
   [Anonymous], MINISAT PAGE
   [Anonymous], 2005, A practical guide for SystemVerilog Assertions
   [Anonymous], P IEEE INT HIGH LEV
   [Anonymous], 2004, PROP SPEC LANG REF M
   Boppana V., 1999, Computer Aided Verification. 11th International Conference, CAV'99. Proceedings (Lecture Notes in Computer Science Vol.1633), P418
   Borrione D, 2012, DESIGN TECHNOLOGY FOR HETEROGENEOUS EMBEDDED SYSTEMS, P157, DOI 10.1007/978-94-007-1125-9_8
   Boule M, 2007, IET COMPUT DIGIT TEC, V1, P669, DOI 10.1049/iet-cdt:20060209
   Boule M., 2008, Generating Hardware Assertion Checkers for Hardware Verification, Emulation, Post-Fabrication Debugging and On-Line Monitoring
   Boulé M, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P613
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Chen MS, 2010, IEEE T COMPUT AID D, V29, P396, DOI 10.1109/TCAD.2010.2041846
   Cho Y, 2005, IEEE T COMPUT AID D, V24, P1594, DOI 10.1109/TCAD.2005.852285
   DASGUPTA P, 2006, ROADMAP FORMAL PROPE
   Di Guglielmo G, 2010, INT HIGH LEVEL DESIG, P58, DOI 10.1109/HLDVT.2010.5496660
   Drineas P, 2003, PR IEEE COMP DESIGN, P380, DOI 10.1109/ICCD.2003.1240924
   Dworak J, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390205
   El-Maleh AH, 2003, ACM T DES AUTOMAT EL, V8, P430, DOI 10.1145/944027.944030
   Foster Harry., 2009, Foundations and Trends in Electronic Design Automation, V3, P1
   Foster Harry., 2004, ASSERTION BASED DESI, Vsecond
   Gao M, 2010, INT HIGH LEVEL DESIG, P90, DOI 10.1109/HLDVT.2010.5496657
   Koo H., 2008, International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P137
   Koo H.-M., 2006, Proceedings of ACM Great Lakes Symposium on VLSI, P362
   Neishaburi MH, 2010, DES AUT TEST EUROPE, P985
   Neophytou SN, 2010, IEEE T COMPUT, V59, P301, DOI 10.1109/TC.2009.178
   Oddos Y, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P75
   Pal B, 2008, IEEE T COMPUT AID D, V27, P967, DOI 10.1109/TCAD.2008.917975
   Pomeranz I, 2005, IEEE T VLSI SYST, V13, P1087, DOI 10.1109/TVLSI.2005.857157
   Pomeranz I, 2003, 16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P335, DOI 10.1109/ICVD.2003.1183159
   Pomeranz I, 2001, IEEE T COMPUT AID D, V20, P1262, DOI 10.1109/43.952743
   Pomeranz I, 2000, J ELECTRON TEST, V16, P541, DOI 10.1023/A:1008385125818
   Pomeranz I, 2010, IEEE T COMPUT AID D, V29, P502, DOI 10.1109/TCAD.2010.2041853
   Radecka K, 2006, IEEE T COMPUT AID D, V25, P1382, DOI 10.1109/TCAD.2005.855935
   Rudnick EM, 1999, IEEE T COMPUT, V48, P323, DOI 10.1109/12.754998
   Tong JG, 2012, INT SYM QUAL ELECT, P694, DOI 10.1109/ISQED.2012.6187567
   Tong JG, 2010, J ELECTRON TEST, V26, P211, DOI 10.1007/s10836-010-5148-9
NR 38
TC 7
Z9 8
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 9
DI 10.1145/2534397
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400009
DA 2024-07-18
ER

PT J
AU Zanini, F
   Atienza, D
   Jones, CN
   Benini, L
   De Micheli, G
AF Zanini, Francesco
   Atienza, David
   Jones, Colin N.
   Benini, Luca
   De Micheli, Giovanni
TI Online Thermal Control Methods for Multiprocessor Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; MPSoC; thermal management; DVFS;
   online; MPC; convex optimization; hot spots
ID POWER MANAGEMENT; TEMPERATURE; DESIGN; OPTIMIZATION; COMPUTATION;
   NETWORKS
AB With technological advances, the number of cores integrated on a chip is increasing. This in turn is leading to thermal constraints and thermal design challenges. Temperature gradients and hotspots not only affect the performance of the system but also lead to unreliable circuit operation and affect the lifetime of the chip. Meeting temperature constraints and reducing hotspots are critical for achieving reliable and efficient operation of complex multi-core systems.
   In this article, we analyze the use of four of the most promising families of online control techniques for thermal management of multiprocessors system-on-chip (MPSoC). In particular, in our exploration, we aim at achieving an online smooth thermal control action that minimizes the performance loss as well as the computational and hardware overhead of embedding a thermal management system inside the MPSoC. The definition of the optimization problem to tackle in this work considers the thermal profile of the system, its evolution over time, and current time-varying workload requirements. Thus, this problem is formulated as a finite-horizon optimal control problem, and we analyze the control features of different online thermal control approaches. In addition, we implemented the policies on an MPSoC hardware simulation platform and performed experiments on a cycle-accurate model of the eight-core Niagara multi-core architecture using benchmarks ranging from Web-accessing to playing multimedia. Results show different trade-offs among the analyzed techniques regarding the thermal profile, the frequency setting, the power consumption, and the implementation complexity.
C1 [Zanini, Francesco; De Micheli, Giovanni] EPFL IC ISIM LSI, CH-1015 Lausanne, Switzerland.
   [Atienza, David] EPFL STI IEL ESL, CH-1015 Lausanne, Switzerland.
   [Jones, Colin N.] EPFL STI IGM LA Stn 9, Automat Control Lab LA, CH-1015 Lausanne, Switzerland.
   [Benini, Luca] Univ Bologna, DEIS, IT-40136 Bologna, Italy.
C3 Swiss Federal Institutes of Technology Domain; Ecole Polytechnique
   Federale de Lausanne; University of Bologna
RP Zanini, F (corresponding author), EPFL IC ISIM LSI, Stn 14, CH-1015 Lausanne, Switzerland.
EM francesco.zanini@epfl.ch; david.atienza@epfl.ch; colin.jones@epfl.ch;
   luca.benini@dunibo.it; goivanni.demicheli@epfl.ch
RI Alonso, David Atienza/F-3964-2011; De Micheli, Giovanni/E-1634-2011;
   Jones, Colin/N-2878-2013
OI Alonso, David Atienza/0000-0001-9536-4947; Jones,
   Colin/0000-0001-7239-4799; BENINI, LUCA/0000-0001-8068-3806
FU ERC [246810]; PRO3D EU [FP7-ICT-248776]; European Research Council (ERC)
   [246810] Funding Source: European Research Council (ERC)
FX This research is supported in part by ERC Senior Grant 246810 and by the
   PRO3D EU FP7-ICT-248776 project.
CR [Anonymous], 2004, MULTIPARAMETRIC TOOL
   [Anonymous], 2009, P 19 EUR C CIRC THEO
   Atienza D, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255463
   Bemporad A, 2002, AUTOMATICA, V38, P3, DOI 10.1016/S0005-1098(01)00174-1
   Benini L, 1999, IEEE T COMPUT AID D, V18, P813, DOI 10.1109/43.766730
   Benini L., 1998, Dynamic Power Management: Design Techniques and CAD Tools
   Bircher WL, 2012, IEEE T COMPUT, V61, P563, DOI 10.1109/TC.2011.47
   Bogdan P, 2012, ACM IEEE INT CONF CY, P23, DOI 10.1109/ICCPS.2012.11
   Borkar S, 1999, IEEE MICRO, V19, P23, DOI 10.1109/40.782564
   Bose P, 2003, LECT NOTES COMPUT SC, V2325, P1
   Boyd S., 2004, CONVEX OPTIMIZATION
   Boyd SP, 2007, IEEE T ROBOT, V23, P1117, DOI 10.1109/TRO.2007.910774
   Cochran R, 2010, DES AUT CON, P62
   Coskun Ayse Kivilcim, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P250, DOI 10.1109/ICCAD.2008.4681582
   Coskun AK, 2010, DES AUT TEST EUROPE, P111
   Coskun AK, 2007, DES AUT TEST EUROPE, P1659
   Coskun AK, 2008, DES AUT CON, P890
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   Eldar YC, 2010, IEEE SIGNAL PROC MAG, V27, P19, DOI 10.1109/MSP.2010.936016
   Franklin GF, 1997, DIGITAL CONTROL DYNA, V3rd
   Grant M., 2012, CVX: Matlab software for disciplined convex programming
   Haase J, 2006, INT FED INFO PROC, V225, P205
   HALFHILL TR, 2000, MICROPROCESS REP
   Hanumaiah V, 2012, IEEE T COMPUT, V61, P1484, DOI 10.1109/TC.2011.156
   Huang W, 2008, IEEE T COMPUT, V57, P1277, DOI 10.1109/TC.2008.64
   JEDEC, 2003, P JED SOL STAT TECH
   Jones CN, 2010, IEEE T AUTOMAT CONTR, V55, P2542, DOI 10.1109/TAC.2010.2047437
   Jung H, 2008, I CONF VLSI DESIGN, P249, DOI 10.1109/VLSI.2008.98
   Kang K, 2011, IEEE T COMPUT AID D, V30, P905, DOI 10.1109/TCAD.2010.2101371
   Kongetira P, 2005, IEEE MICRO, V25, P21, DOI 10.1109/MM.2005.35
   LAUB AJ, 1987, IEEE T AUTOMAT CONTR, V32, P115, DOI 10.1109/TAC.1987.1104549
   Lee JS, 2010, IEEE T COMPUT, V59, P127, DOI 10.1109/TC.2009.136
   Lu YH, 1999, HARDW SOFTW CODES, P157, DOI 10.1109/HSC.1999.777412
   MAGNO M, 2009, DISTR SMART CAM 2009, P1
   Merchant A, 1996, IEEE T COMPUT, V45, P793, DOI 10.1109/12.508318
   Mukherjee R., 2006, PROC INTLCONF COMPUT, P547
   Murali S, 2008, DES AUT TEST EUROPE, P108
   Ogras UY, 2009, IEEE T VLSI SYST, V17, P330, DOI 10.1109/TVLSI.2008.2011229
   Qinru Qiu, 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P194, DOI 10.1109/LPE.1999.799438
   Rabaey J, 2009, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71713-5
   Sabry MN, 2005, IEEE T COMPON PACK T, V28, P623, DOI 10.1109/TCAPT.2005.859666
   Sabry MM, 2010, ICCAD-IEEE ACM INT, P642, DOI 10.1109/ICCAD.2010.5654235
   Simunic T, 2004, IEEE T VLSI SYST, V12, P96, DOI 10.1109/TVLSI.2003.820533
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Tondel P, 2003, AUTOMATICA, V39, P945, DOI 10.1016/S0005-1098(02)00308-4
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Warren J, 2007, ADV COMPUT MATH, V27, P319, DOI 10.1007/s10444-005-9008-6
   Xie Y, 2006, J VLSI SIG PROC SYST, V45, P177, DOI 10.1007/S11265-006-9760-y
   Zanini F., 2010, Proc. ACM Great Lakes Symp. VLSI, P203, DOI [10.1145/1785481.1785532, DOI 10.1145/1785481.1785532]
   Zanini F, 2010, IEEE INT SYMP CIRC S, P3321, DOI 10.1109/ISCAS.2010.5537891
   Zanini F, 2009, ASIA S PACIF DES AUT, P37, DOI 10.1109/ASPDAC.2009.4796438
   Zhang YF, 2010, DES AUT CON, P68
NR 52
TC 10
Z9 11
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 6
DI 10.1145/2390191.2390197
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Yu, Y
   Ren, SP
   Hu, XS
AF Yu, Yue
   Ren, Shangping
   Hu, Xiaobo Sharon
TI A Metric for Quantifying Similarity between Timing Constraint Sets in
   Real-Time Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Measurement; Theory; Verification; Timing constraints; timing
   constraint similarities; quality of service; real-time systems;
   scheduling; constraint satisfaction; timing constraint feasibility
   region
ID REDUNDANCY; VOLUME
AB Real-time systems are systems in which their timing behaviors must satisfy a specified set of timing constraints and they often operate in a real-world environment with scarce resources. As a result, the actual runtime performance of these systems may deviate from the design, either inevitably due to unpredictable factors or by intention in order to improve system's other Quality-of-Service (QoS) properties. In this article, we first introduce a new metric, timing constraint set similarity, to quantify the resemblance between two different timing constraint sets. Because directly calculating the exact value of the metric involves calculating the size of a polytope which is a # P-hard problem, we instead introduce an efficient method for estimating its bound. We further illustrate how this metric can be exploited for improving system predictability and for evaluating trade-offs between timing constraint compromises and the system's other QoS property gains.
C1 [Ren, Shangping] IIT, Dept Comp Sci, Chicago, IL 60616 USA.
   [Hu, Xiaobo Sharon] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
C3 Illinois Institute of Technology; University of Notre Dame
RP Ren, SP (corresponding author), IIT, Dept Comp Sci, Chicago, IL 60616 USA.
EM ren@iit.edu
RI Ren, Shangping/B-5683-2019; Hu, Xiaobo/B-9367-2018
OI Yu, Yue/0000-0002-3443-593X; Hu, Xiaobo/0000-0002-6636-9738
FU NSF [CNS-0746643, CNS-0834180, CNS-0720457, CNS-1018731, CNS-1035894,
   CPS-0931195]
FX This work is supported in part by research grants from NSF CAREER
   CNS-0746643, CNS-0834180, CNS-0720457, CNS-1018731, CNS-1035894, and
   CPS-0931195.
CR Abdelzaher T, 2004, INT CON DISTR COMP S, P582, DOI 10.1109/ICDCS.2004.1281625
   ALUR R, 1994, THEOR COMPUT SCI, V126, P183, DOI 10.1016/0304-3975(94)90010-8
   ALUR R, 1989, ANN IEEE SYMP FOUND, P164, DOI 10.1109/SFCS.1989.63473
   Alur R., 1991, Proceedings of the Tenth Annual ACM Symposium on Principles of Distributed Computing, P139, DOI 10.1145/112600.112613
   [Anonymous], THESIS W LAFAYETTE
   [Anonymous], P 19 IEEE INT PAR DI
   [Anonymous], 1983, IEEE T COMPUTER AIDE
   [Anonymous], P 22 ANN IEEE S LOG
   [Anonymous], 2007, Software for Dependable Systems: Sufficient Evidence?
   [Anonymous], P AM CONTR C
   [Anonymous], P 27 IEEE INT REAL T
   [Anonymous], UCBEECS20055 U CAL
   [Anonymous], P ACM SIGPLAN WORKSH
   [Anonymous], 1971, London Math. Soc. Lecture Notes Series
   [Anonymous], UIUCDCSR992079
   [Anonymous], SIGOPS OPER SYST REV
   [Anonymous], P IEEE ACM INT C COM
   [Anonymous], P 8 ACM IEEE INT WOR
   Arbab F, 2003, LECT NOTES COMPUT SC, V2755, P34
   Aydin H, 2001, 22ND IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P95, DOI 10.1109/REAL.2001.990600
   Chantem Thidapat, 2008, Design, Automation & Test in Europe. DATE'08, P246
   Dasdan A., 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627), P127, DOI 10.1109/CODES.2002.1003613
   Dasdan A, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455237
   DYER ME, 1988, SIAM J COMPUT, V17, P967, DOI 10.1137/0217060
   Fang S.-C., 1993, Linear Optimization and Extensions: Theory and Algorithms, VFirst
   GERBER R, 1995, IEEE T SOFTWARE ENG, V21, P579, DOI 10.1109/32.392979
   Gupta V, 2004, INT CONF QUANT EVAL, P304
   Hu XBS, 2001, IEEE T VLSI SYST, V9, P833, DOI 10.1109/92.974897
   JAHANIAN F, 1987, IEEE T COMPUT, V36, P961, DOI 10.1109/TC.1987.5009519
   Kalavade A, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P257, DOI 10.1109/DAC.1998.724478
   LAWRENCE J, 1991, MATH COMPUT, V57, P259, DOI 10.1090/S0025-5718-1991-1079024-2
   Moscovich T, 2006, PROC GRAPH INTERF, P1
   PROVAN JS, 1994, MATH PROGRAM, V63, P47, DOI 10.1007/BF01582058
   RAJU SCV, 1992, REAL-TIME SYSTEMS SYMPOSIUM : PROCEEDINGS, P57, DOI 10.1109/REAL.1992.242676
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Shivakumar P, 2003, PR IEEE COMP DESIGN, P481, DOI 10.1109/ICCD.2003.1240944
   Song L, 2007, USIC 2007: PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON QUALITY SOFTWARE, P50
   Thorsley D, 2008, P AMER CONTR CONF, P1374, DOI 10.1109/ACC.2008.4586684
   Tia T.-S., 1995, Proceedings. Real-Time Technology and Applications Symposium (Cat. No.95TH8055), P164, DOI 10.1109/RTTAS.1995.516213
   Yu Y, 2008, IEEE T COMPUT, V57, P418, DOI 10.1109/TC.2007.70807
   Zhang L, 2008, DES AUT TEST EUROPE, P770
NR 41
TC 0
Z9 0
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2011
VL 16
IS 3
AR 34
DI 10.1145/1970353.1970368
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 776PI
UT WOS:000291548700014
DA 2024-07-18
ER

PT J
AU Pomeranz, I
   Reddy, SM
AF Pomeranz, Irith
   Reddy, Sudhakar M.
TI Reducing the Switching Activity of Test Sequences under Transparent-Scan
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; power dissipation; scan design; stuck-at faults; switching
   activity; transparent-scan
ID POWER REDUCTION; GENERATION; ARCHITECTURE
AB Transparent-scan is a test application scheme for scan circuits. It provides unique opportunities for test compaction that do not exist with the standard test application scheme. We show that it also provides unique opportunities for reducing the power dissipation of a scan-based test set. After translating a standard scan-based test set into a transparent-scan sequence, we apply two operations for reducing the power dissipation of the sequence. The first operation attempts to remove a test vector that causes high power dissipation. The second operation attempts to replace a scan clock cycle with a functional clock cycle, or a functional clock cycle with a scan clock cycle, in order to reduce the power dissipation. Both operations are implemented such that they reduce the power dissipation without reducing the fault coverage. We also consider a third operation that attempts to complement arbitrary values in the transparent-scan sequence in order to further reduce the power dissipation.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Reddy, Sudhakar M.] Univ Iowa, Iowa City, IA 52242 USA.
C3 Purdue University System; Purdue University; University of Iowa
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@purdue.edu
FU Semiconductor Research Corporation [2007-TJ-1643, 2007-TJ-1642]
FX The research of I. Pomeranz was supported in part by Semiconductor
   Research Corporation Grant No. 2007-TJ-1643. The research of S. M. Reddy
   was supported in part by Semiconductor Research Corporation Grant No.
   2007-TJ-1642.
CR [Anonymous], P EUR DES AUT C
   [Anonymous], P INT TEST CO
   Butler KM, 2004, INT TEST CONF P, P355
   Chandra A, 2002, DES AUT CON, P673, DOI 10.1109/DAC.2002.1012710
   CHEN PC, 1992, P INT C COMP AID DES, P9
   CHO Y, 2004, P INT S QUAL EL DES, P211
   Dabholkar V, 1998, IEEE T COMPUT AID D, V17, P1325, DOI 10.1109/43.736572
   Girard P., 1999, Proceedings Eighth Asian Test Symposium (ATS'99), P89, DOI 10.1109/ATS.1999.810734
   Grodstein J, 2003, PR IEEE COMP DESIGN, P180, DOI 10.1109/ICCD.2003.1240892
   HIGAMI Y, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P624, DOI 10.1109/TEST.1994.528007
   KAJIHARA S, 2000, P VLSI TEST S, P160
   Lee KJ, 2004, ASIAN TEST SYMPOSIUM, P26
   Lee KJ, 2000, PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), P453, DOI 10.1109/ATS.2000.893666
   Li W, 2005, IEEE COMP SOC ANN, P156
   Li W, 2004, DES AUT CON, P504
   Morley S. P., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P385, DOI 10.1109/TEST.1991.519698
   Pomeranz I, 1996, DES AUT CON, P215, DOI 10.1109/DAC.1996.545575
   Pomeranz I, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P1000
   Pomeranz I, 2001, INT TEST CONF P, P211, DOI 10.1109/TEST.2001.966636
   POMERANZ I, 2006, P DES AUT TEST EUR C
   POMERANZ I, 2006, IEE P-COMPUT DIG T, P39
   Rosinger PM, 2002, INT SYM DEFEC FAU TO, P129, DOI 10.1109/DFTVS.2002.1173509
   Sankaralingam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P35, DOI 10.1109/VTEST.2000.843824
   Saxena J, 2001, INT TEST CONF P, P670, DOI 10.1109/TEST.2001.966687
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   SU CC, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P981, DOI 10.1109/TEST.1993.470601
   Wen X., 2005, P INT TEST C, P1019, DOI DOI 10.1109/TEST.2005.1584068
   Whetsel L, 2000, INT TEST CONF P, P863, DOI 10.1109/TEST.2000.894297
   Xiang D, 2003, DES AUT CON, P744, DOI 10.1109/DAC.2003.1219118
NR 29
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2011
VL 16
IS 2
AR 17
DI 10.1145/1929943.1929949
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 744CB
UT WOS:000289069700005
DA 2024-07-18
ER

PT J
AU Duarte, F
   Hulzink, J
   Zhou, J
   Stuijt, J
   Huisken, J
   De Groot, H
AF Duarte, Filipa
   Hulzink, Jos
   Zhou, Jun
   Stuijt, Jan
   Huisken, Jos
   De Groot, Harmke
TI A 36μW Heartbeat-Detection Processor for a Wireless Sensor Node
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE CoolBio; Coolflux; ECG; WSN; heartbeat detection; low duty cycle; power
   reduction; system-on-chip; ultra-low power; wireless sensor node
AB In order to provide better services to elderly people, home healthcare monitoring systems have been increasingly deployed. Typically, these systems are based on wireless sensor nodes, and should utilize very low energy during their lifetimes, as they are powered by scavengers. In this article, we present an ultra-low power processing system for a wireless sensor node for very low duty cycle applications. In the CoolBio system-on-chip, we utilized several power reduction techniques at both the architecture level and the circuit level. These techniques include feature extraction, voltage and frequency scaling, clock and power gating and a redesign of key standard cells. In the design of the ultra-low power processing system, we paid special attention to the memory subsystem, as it is one of the most power-consuming modules in a design. We also designed a clock manager in order to reduce the power consumed by clocking, and a power manager that is able to power-off unutilized modules. The proposed wireless sensor node processing system consumes 36.4 mu W at 100MHz and 1.2V supply voltage, for a heartbeat-detection algorithm with a 0.01% duty cycle.
EM filipa.duarte@imec-nl.nl; jos.hulzink@imec-nl.nl; jun.zhou@imec-nl.nl;
   jan.stuijt@imec-nl.nl; jos.huisken@imec-nl.nl; harme.degroot@imec-nl.nl
RI de Groot, Harmke/A-7092-2013; Borrego, Filipa/O-9790-2019; Borrego,
   Filipa Soares/G-4742-2010; Zhou, Jun/W-2233-2019
OI Borrego, Filipa/0000-0002-2411-2264; Zhou, Jun/0000-0001-5822-8233;
   Huisken, Jos/0000-0003-4692-2601
FU SCALOPES (SCAlable LOw Power Embedded platformS); ARTEMIS; European
   Union
FX This work was supported in part by SCALOPES (SCAlable LOw Power Embedded
   platformS. http://www.scalopes.eu), ARTEMIS Joint Undertaking, European
   Union.
CR Akyildiz IF, 2002, IEEE COMMUN MAG, V40, P102, DOI 10.1109/MCOM.2002.1024422
   Albu Diana, 2010, 2010 IEEE International Conference on Consumer Electronics (ICCE 2010), P7, DOI 10.1109/ICCE.2010.5418748
   ALBU D, 2010, P 7 IEEE CONS COMM N, P15
   ALIOTO M, 2009, IEEE T CIRCUITS SYST, V99, P1
   Chen SL, 2009, IEEE SYST J, V3, P398, DOI 10.1109/JSYST.2009.2032440
   Chen XJ, 2005, P ANN INT IEEE EMBS, P4662, DOI 10.1109/IEMBS.2005.1615510
   CROSSBOW, 2010, CROSSBOW
   Ekanayake V, 2004, ACM SIGPLAN NOTICES, V39, P27, DOI 10.1145/1037187.1024397
   HEMPSTEAD M, 2009, P 2009 INT C COMP AR, P215
   Hill J, 2004, COMMUN ACM, V47, P41, DOI 10.1145/990680.990705
   Hu F, 2009, IEEE J SEL AREA COMM, V27, P450, DOI 10.1109/JSAC.2009.090509
   JEONG D.-U, 2009, P 2 INT C INT SCI, P514
   JEONG D.-U, 2009, P 2 INT C INT SCI, P624
   Kumar V., 2009, 2009 2nd International Conference on Adaptive Science & Technology (ICAST 2009), P86, DOI 10.1109/ICASTECH.2009.5409742
   Lee TS, 2007, P ANN INT IEEE EMBS, P1790, DOI 10.1109/IEMBS.2007.4352659
   Legarreta IR, 2005, INT J WAVELETS MULTI, V3, P19, DOI 10.1142/S0219691305000774
   Massagram W, 2010, IEEE T BIOMED CIRC S, V4, P19, DOI 10.1109/TBCAS.2009.2035555
   Mathur G, 2006, IPSN 2006: THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING IN SENSOR NETWORKS, P374
   Park C., 2006, Proc. IEEE Biomedical Circuits Systems Conf, P241, DOI DOI 10.1109/BIOCAS.2006.4600353
   Romero Inaki, 2009, 2009 IEEE Biomedical Circuits and Systems Conference (BioCAS), P249, DOI 10.1109/BIOCAS.2009.5372036
   SAKAUE Y, 2008, P 6 INT SPEC TOP C I, P306
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   Sheets M., 2006, A power-managed protocol processor for wireless sensor networks, P212
   Teo TH, 2009, IEEE ASIAN SOLID STA, P361, DOI 10.1109/ASSCC.2009.5357170
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
   Yseboodt L, 2009, J SIGNAL PROCESS SYS, V57, P107, DOI 10.1007/s11265-008-0255-x
   Zeng M, 2009, IEICE ELECTRON EXPR, V6, P560, DOI 10.1587/elex.6.560
NR 27
TC 4
Z9 4
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 51
DI 10.1145/2003695.2003711
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800015
DA 2024-07-18
ER

PT J
AU Bol, D
   Flandre, D
   Legat, JD
AF Bol, David
   Flandre, Denis
   Legat, Jean-Didier
TI Nanometer MOSFET Effects on the Minimum-Energy Point of Sub-45nm
   Subthreshold Logic-Mitigation at Technology and Circuit Levels
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance
ID INTRINSIC PARAMETER FLUCTUATIONS; OPERATION; DECANANOMETER;
   OPTIMIZATION; VARIABILITY; SIMULATION; DESIGN
AB Subthreshold operation of digital circuits enables minimum energy consumption. In this article, we observe that minimum energy E-min of subthreshold logic dramatically increases when reaching 45nm CMOS node. We demonstrate by circuit simulation and analytical modeling that this increase comes from the combined effects of variability, gate leakage, and Drain-Induced Barrier Lowering (DIBL) effect. We then investigate the new impact of individual MOSFET parameters L-g, V-t, and T-ox on E-min in sub-45nm technologies. We further propose an optimum MOSFET selection, which favors low-V-t mid-L-g devices in 45nm CMOS technology. The use of such optimum MOSFETs yields 35% E-min reduction for a benchmark multiplier with good speed performances and negligible area overhead. This optimum MOSFET selection can easily be integrated into a standard EDA tool flow by appropriate selection of the standard cell library.
   We finally demonstrate that undoped-channel fully-depleted Silicon-On-Insulator (SOI) technology brings 60% E-min reduction with baseline MOSFETs thanks to strong mitigation of variability and short-channel effects. This study reveals a new (a priori counterintuitive) paradigm in device optimization for subthreshold logic: relaxing gate leakage constraints to improve robustness against short-channel effects and variability. Additionally, we propose pre-Silicon BSIM4 MOSFET model cards for realistic subthreshold circuit simulations including variability in bulk and fully depleted SOI technologies, which are made available online.
C1 [Bol, David; Flandre, Denis; Legat, Jean-Didier] Catholic Univ Louvain, Microelect Lab, BE-1348 Louvain, Belgium.
C3 Universite Catholique Louvain
RP Bol, D (corresponding author), Catholic Univ Louvain, Microelect Lab, 3 Pl Levant, BE-1348 Louvain, Belgium.
EM david.bol@uclouvain.be
RI Flandre, Denis/K-8003-2015
OI Flandre, Denis/0000-0001-5298-5196
CR Asenov A, 2003, IEEE T ELECTRON DEV, V50, P1837, DOI 10.1109/TED.2003.815862
   Bol D, 2008, IEEE INT SOI CONF, P57, DOI 10.1109/SOI.2008.4656292
   Bol D, 2010, IEEE INT SYMP CIRC S, P1484, DOI 10.1109/ISCAS.2010.5537352
   Bol D, 2009, I SYMPOS LOW POWER E, P21
   Bol D, 2009, I SYMPOS LOW POWER E, P3
   Bol D, 2009, IEEE T VLSI SYST, V17, P1508, DOI 10.1109/TVLSI.2008.2005413
   Brown AR, 2007, IEEE T ELECTRON DEV, V54, P3056, DOI 10.1109/TED.2007.907802
   Calhoun BH, 2006, IEEE J SOLID-ST CIRC, V41, P238, DOI 10.1109/JSSC.2005.859886
   Calhoun BH, 2005, IEEE J SOLID-ST CIRC, V40, P1778, DOI 10.1109/JSSC.2005.852162
   Cao Y, 2005, DES AUT CON, P658, DOI 10.1109/DAC.2005.193893
   Chandrakasan AP, 2010, P IEEE, V98, P191, DOI 10.1109/JPROC.2009.2033621
   CHENG B, 2008, INT C SOL STAT INT C
   COLINGE JP, 2004, SILICON INSULATOR TE, P151
   Fenouillet-Beranger C, 2007, INT EL DEVICES MEET, P267, DOI 10.1109/IEDM.2007.4418919
   Hanson S, 2008, IEEE T ELECTRON DEV, V55, P175, DOI 10.1109/TED.2007.911033
   Hanson S, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P363, DOI 10.1109/LPE.2006.4271868
   Kaul H, 2010, IEEE J SOLID-ST CIRC, V45, P95, DOI 10.1109/JSSC.2009.2031813
   Kim JJ, 2004, IEEE T ELECTRON DEV, V51, P1468, DOI [10.1109/TED.2004.833965, 10.1109/ted.2004.833965]
   Kwong J, 2009, IEEE J SOLID-ST CIRC, V44, P115, DOI 10.1109/JSSC.2008.2007160
   MIZUNO T, 1993, VLSI S, P41
   Mohapatra NR, 2003, IEEE T ELECTRON DEV, V50, P959, DOI 10.1109/TED.2003.811387
   Numata T, 2004, IEEE T ELECTRON DEV, V51, P2161, DOI 10.1109/TED.2004.839760
   Paul BC, 2006, IEEE T ELECTRON DEV, V53, P910, DOI 10.1109/TED.2006.870271
   Paul BC, 2005, IEEE T ELECTRON DEV, V52, P237, DOI 10.1109/TED.2004.842538
   Paul BC, 2008, IEEE T ELECTRON DEV, V55, P685, DOI 10.1109/TED.2007.912383
   PELGROM MJM, 1989, IEEE J SOLID-ST CIRC, V24, P1433, DOI 10.1109/JSSC.1989.572629
   PU Y, 2009, P IEEE INT SOL STAT, P146, DOI DOI 10.1109/ISSCC.2009.4977350
   Raychowdhury A, 2006, ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, P2, DOI 10.1109/LPE.2006.4271798
   Roy G, 2006, IEEE T ELECTRON DEV, V53, P3063, DOI 10.1109/TED.2006.885683
   Seok M, 2007, DES AUT CON, P694, DOI 10.1109/DAC.2007.375253
   Skotnicki T, 2008, IEEE T ELECTRON DEV, V55, P96, DOI 10.1109/TED.2007.911338
   Soeleman H., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P94, DOI 10.1109/LPE.1999.799418
   SZE V, 2006, P INT S LOW POW EL D, P262
   Takahashi O., 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P86
   Tsutsui G, 2005, IEEE T NANOTECHNOL, V4, P369, DOI 10.1109/TNANO.2005.846913
   Verma N, 2008, IEEE T ELECTRON DEV, V55, P163, DOI 10.1109/TED.2007.911352
   Vitale SA, 2010, P IEEE, V98, P333, DOI 10.1109/JPROC.2009.2034476
   WEBER O, 2008, P INT EL DEV M IEEE
   Zhai B, 2005, IEEE T VLSI SYST, V13, P1239, DOI 10.1109/TVLSI.2005.859588
   Zhai B, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P32, DOI 10.1145/1283780.1283789
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
NR 41
TC 4
Z9 5
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 2
DI 10.1145/1870109.1870111
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600002
DA 2024-07-18
ER

PT J
AU Cong, J
   Liu, B
   Majumdar, R
   Zhang, ZR
AF Cong, Jason
   Liu, Bin
   Majumdar, Rupak
   Zhang, Zhiru
TI Behavior-Level Observability Analysis for Operation Gating in Low-Power
   Behavioral Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Observability; low power; scheduling; operation
   gating; behavioral synthesis
AB Many techniques for power reduction in advanced RTL synthesis tools rely explicitly or implicitly on observability don't-care conditions. In this article we propose a systematic approach to maximize the effectiveness of these techniques by generating power-friendly RTL descriptions in behavioral synthesis. This is done using operation gating, that is, explicitly adding a predicate to an operation based on its observability condition, so that the operation, once identified as unobservable at runtime, can be avoided using RTL power optimization techniques such as clock gating.
   We first introduce the concept of behavior-level observability and its approximations in the context of behavioral synthesis. We then propose an efficient procedure to compute an approximated behavior-level observability of every operation in a dataflow graph. Unlike previous techniques which work at the bit level in Boolean networks, our method is able to perform analysis at the word level, and thus avoids most computation effort with a reasonable approximation. Our algorithm exploits the observability-masking nature of some Boolean operations, as well as the select operation, and allows certain forms of other knowledge to be considered for stronger observability conditions. The approximation is proved exact for (acyclic) dataflow graphs when non-Boolean operations other than select are treated as black boxes. The behavior-level observability condition obtained by our analysis can be used to guide the operation scheduler to optimize the efficiency of operation gating. In a set of experiments on real-world designs, our method achieves an average of 33.9% reduction in total power; it outperforms a previous method by 17.1% on average and gives close-to-optimal solutions on several designs. To the best of our knowledge, this is the first time behavior-level observability analysis and optimization are performed during behavioral synthesis in a systematic manner. We believe that our idea can be applied to compiler transformations in general.
C1 [Cong, Jason; Liu, Bin; Majumdar, Rupak] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
   [Cong, Jason; Liu, Bin; Zhang, Zhiru] AutoESL Design Technol Inc, Cupertino, CA 95014 USA.
C3 University of California System; University of California Los Angeles
RP Cong, J (corresponding author), Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA.
EM cong@cs.ucla.edu; bliu@cs.ucla.edu; rupak@cs.ucla.edu;
   zhiruz@autoesl.com
RI xu, mingyu/KMX-9517-2024
OI Zhang, Zhiru/0000-0002-0778-0308
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   [Anonymous], 2008, High-Level Synthesis
   [Anonymous], 1994, Logic synthesis
   August DI, 1999, CONF PROC INT SYMP C, P208, DOI 10.1145/307338.300997
   Babighian P, 2005, IEEE T COMPUT AID D, V24, P29, DOI 10.1109/TCAD.2004.839489
   Benini L, 1996, IEEE T COMPUT AID D, V15, P630, DOI 10.1109/43.503933
   Benini L., 1999, ACM T DES AUTOMAT EL, V4, P351
   BODIK R, 1997, P ACM SIGPLAN 97 C P, P159, DOI DOI 10.1145/258915.258930
   Chen CH, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P1016, DOI 10.1109/DATE.2002.998424
   Cong Jason, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P47, DOI 10.1145/1687399.1687410
   CONG J, 2009, P INT S LOW POW EL D, P139
   Cong J, 2006, DES AUT CON, P433, DOI 10.1109/DAC.2006.229228
   Cong J, 2006, INT CONF ACOUST SPEE, P709, DOI 10.1109/ICCAD.2006.320017
   Forrest J., 2004, CLP USER GUIDE
   Fraer R, 2008, DES AUT CON, P658
   Gajski D.D., 1992, High-level synthesis: introduction to chip and system design
   Ghodrat MA, 2007, ASIA S PACIF DES AUT, P504
   Hassoun S., 2002, Logic synthesis and verification
   LANDSKOV D, 1980, COMPUT SURV, V12, P261, DOI 10.1145/356819.356822
   Mahlke S.A., 1992, Proceedings of the 25th Annual International Symposium on Microarchitecture, MICRO 25, P45, DOI [10.1109/MICRO.1992.696999, DOI 10.1109/MICRO.1992.696999]
   Monteiro J, 1996, DES AUT CON, P349, DOI 10.1109/DAC.1996.545599
   Munch M., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P624, DOI 10.1109/DATE.2000.840850
   Ohnishi M, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P131, DOI 10.1109/LPE.1997.621261
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   RYOO S, 2006, P 5 WORKSH EPIC ARCH
   WANG Q, 2003, P INT C COMP AID DES, P39
NR 26
TC 6
Z9 10
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2010
VL 16
IS 1
AR 4
DI 10.1145/1870109.1870113
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 689MK
UT WOS:000284931600004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Chen, PY
   Ho, KH
   Hwang, TT
AF Chen, Po-Yuan
   Ho, Kuan-Hsien
   Hwang, Tingting
TI Skew-Aware Polarity Assignment in Clock Tree
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Clock skew; polarity assignment; peak current; power/ground
   noise; clock tree
ID POWER
AB In modern sequential VLSI designs, clock tree plays an important role in synchronizing different components in a chip. To reduce peak current and power/ground noises caused by clock network, assigning different signal polarities to clock buffers is proposed in previous work. Although peak current and power/ground noises are minimized by signal polarities assignment, an assignment without timing information may increase the clock skew significantly. As a result, a timing-aware signal polarities assigning technique is necessary. In this article, we propose a novel signal polarities assigning technique which can not only reduce peak current and power/ground noises simultaneously but also render the clock skew in control. The experimental result shows that the clock skew produced by our algorithm is 94% of original clock skew in average while the clock skews produced by three algorithms (Partition, MST, Matching) in the absence of post clock tuning steps in the previous work are 235%, 272%, and 283%, respectively. Moreover, our algorithm is as efficient as the three algorithms of the previous work in reducing peak current and power/ground noises.
C1 [Chen, Po-Yuan; Ho, Kuan-Hsien; Hwang, Tingting] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
C3 National Tsing Hua University
RP Chen, PY (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, 101,Sect 2,Kuang Fu Rd, Hsinchu 300, Taiwan.
EM pychen@cs.nthu.edu.tw
CR Chen LH, 2003, IEEE T VLSI SYST, V11, P461, DOI 10.1109/TVLSI.2003.812310
   FISHBURN JP, 1990, IEEE T COMPUT, V39, P945, DOI 10.1109/12.55696
   Guthaus MR, 2006, DES AUT CON, P1041, DOI 10.1109/DAC.2006.229435
   Nieh YT, 2005, DES AUT CON, P182, DOI 10.1109/DAC.2005.193797
   Samanta R., 2006, International Conference on Computer-Aided Design (ICCAD), P558
   Sapatnekar SS, 2003, IEEE DES TEST COMPUT, V20, P7, DOI 10.1109/MDT.2003.1198680
   TSAY RS, 1991, P IEEE INT C COMPUTE, P336
   Uyemura J.P., 2002, Introduction to VLSI Circuits and Systems, Vsecond
   Venkataraman G, 2005, IEEE IC CAD, P592, DOI 10.1109/ICCAD.2005.1560135
NR 9
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 31
DI 10.1145/1497561.1497574
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400013
DA 2024-07-18
ER

PT J
AU Fummi, F
   Loghi, M
   Poncino, M
   Pravadelli, G
AF Fummi, Franco
   Loghi, Mirko
   Poncino, Massimo
   Pravadelli, Graziano
TI A Cosimulation Methodology for HW/SW Validation and Performance
   Estimation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Performence; Embedded Systems; HW/SW
   co-simulation; HW/SW validation
AB Cosimulation strategies allow us to simulate and verify HW/SW embedded systems before the real platform is available. In this field, there is a large variety of approaches that rely on different communication mechanisms to implement an efficient interface between the SW and the HW simulators. However, the literature lacks a comprehensive methodology which addresses the need for integrating and synchronizing heterogeneous simulators, like, for example, the SystemC simulation kernel for HW modules and an instruction set simulator for SW applications, without being intrusive for the HW and SW descriptions involved in the simulation. In this context, this article presents, compares, and integrates in a system-level framework two different co-simulation strategies for modeling, analyzing, and validating the performance of a HW/SW embedded system. Moreover, for both of them, a mechanism is proposed to provide an accurate time synchronization of the HW/SW communication. The first strategy is intended to provide an early cosimulation environment where HW/SW interaction can be validated without involving the operating system. The communication is implemented between a single SW task and a SystemC description of an HW module by exploiting the features of the remote debugging interface of a debugger (the GNU GDB), and by modifying the SystemC simulation kernel. On the other hand, the second strategy is intended to be used in further development steps, when the operating system is introduced to validate the cosimulation between HW modules and multitasking SW applications. In this approach, the communication is implemented via interrupts by using the features offered by the operating system.
   Experimental results are reported on two different case studies to analyze and compare the effectiveness of both the approaches.
C1 [Fummi, Franco; Pravadelli, Graziano] Univ Verona, I-37134 Verona, Italy.
   [Loghi, Mirko; Poncino, Massimo] Politecn Torino, I-10129 Turin, Italy.
C3 University of Verona; Polytechnic University of Turin
RP Fummi, F (corresponding author), Univ Verona, Str Grazie 15, I-37134 Verona, Italy.
EM franco.fummi@univr.it; mirko.loghi@polito.it; massimo.poncino@polito.it;
   graziano.pravadelli@univr.it
RI Pravadelli, Graziano/AAC-1637-2019
OI Pravadelli, Graziano/0000-0002-7833-1673
CR Bacivarov M, 2002, SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P51, DOI 10.1109/HLDVT.2002.1224428
   Balarin F., 1997, Hardware-Software Co-Design of Embedded Systems: The POLIS Approach
   Benini L, 2003, COMPUTER, V36, P53, DOI 10.1109/MC.2003.1193229
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Coste P, 1999, HARDW SOFTW CODES, P54, DOI 10.1109/HSC.1999.777392
   De Micheli D., 2001, READINGS HARDWARE SO
   DROTOS D, MUCSIM SOFTWARE SIMU
   Fummi F, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P564, DOI 10.1109/DATE.2004.1268905
   Ghosh A., 1995, Proceedings of the ASP-DAC'95/CHDL'95/VLSI'95. Asia and South Pacific Design Automation Conference. IFIP International Conference on Computer Hardware Description Languages and their Applications. IFIP Interntional Conference on Very Large Scale Integration (IEEE Cat. No.95TH8102), P155, DOI 10.1109/ASPDAC.1995.486217
   Kim D, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P174, DOI 10.1109/ISSS.2002.1227172
   Lahiri K, 2000, DES AUT CON, P513, DOI 10.1145/337292.337561
   Liem C, 1997, IEEE DES TEST COMPUT, V14, P16, DOI 10.1109/54.587736
   Liu J, 1998, HARDW SOFTW CODES, P65, DOI 10.1109/HSC.1998.666239
   *MICR, S LIS3LV02DQ MEMS IN
   Moussa I, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P120
   MUHR H, 2006, P 2 IEEE ASME INT C, P1
   Patel HD, 2006, IEEE T COMPUT AID D, V25, P1458, DOI 10.1109/TCAD.2005.857315
   SEMERIA L, 2000, ASPDAC 00, P405
   Sung W, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P945, DOI 10.1109/DATE.1998.655981
   Valderrama C, 1998, DES AUTOM EMBED SYST, V3, P199, DOI 10.1023/A:1008898525388
   Yi YM, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P1
   Yoo S, 2001, SIXTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P79, DOI 10.1109/HLDVT.2001.972811
   YOO S, 1997, P 4 AS PAC C HARDW D, P39
   Yoo SJ, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P550
   PSIM USER GUIDE REFE
NR 25
TC 10
Z9 10
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 2
AR 23
DI 10.1145/1497561.1497566
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 444XO
UT WOS:000266014400005
DA 2024-07-18
ER

PT J
AU Reviriego, P
   Maestro, JA
AF Reviriego, Pedro
   Maestro, Juan Antonio
TI Efficient Error Detection Codes for Multiple-Bit Upset Correction in
   SRAMs with BICS
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Reliability; Fault tolerant memory; error correcting codes;
   high-level protection technique; protection against radiation
ID RELIABILITY
AB Memories are one of the most widely used elements in electronic systems, and their reliability when exposed to Single Events Upsets (SEUs) has been studied extensively. As transistor sizes shrink, Multiple Bits Upsets (MBUs) are becoming an increasingly important factor in the reliability of memories exposed to radiation effects. To address this issue, Built-in Current Sensors (BICS) have recently been applied in conjunction with Single Error Correction/Double Error Detection (SEC-DED) codes to protect memories from MBUs. In this article, this approach is taken one step further, proposing specific codes optimized to be combined with BICS to provide protection against MBUs in memories. By exploiting the locality of errors within an MBU and the error detection and location capabilities of BICS, the proposed codes result in both a better protection level and a reduced cost compared with the existing SEC-DED approach.
C1 [Reviriego, Pedro; Maestro, Juan Antonio] Univ Antonio Nebrija, Dept Ingn Informat, Madrid 28040, Spain.
C3 Universidad Antonio de Nebrija
RP Reviriego, P (corresponding author), Univ Antonio Nebrija, Dept Ingn Informat, Calle Pirineos 55, Madrid 28040, Spain.
EM previrie@nebrija.es; jmaestro@nebrija.es
RI Reviriego, Pedro/B-8353-2009; Reviriego, Pedro/ABE-4167-2020; Maestro,
   Juan Antonio/L-6091-2014
OI Reviriego, Pedro/0000-0003-2540-5234; Maestro, Juan
   Antonio/0000-0001-7133-9026
FU Spanish Ministry of Education and Science [ESP2006-04163]
FX This research was supported by the Spanish Ministry of Education and
   Science under project ESP2006-04163.
CR Calin T, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P45, DOI 10.1109/TEST.1995.529816
   Chugg AM, 2004, IEEE T NUCL SCI, V51, P3701, DOI 10.1109/TNS.2004.839248
   Dutta A, 2007, IEEE VLSI TEST SYMP, P349, DOI 10.1109/VTS.2007.40
   Gill B, 2005, DES AUT TEST EUROPE, P592
   Lo JC, 2002, IEEE T COMPUT, V51, P241, DOI 10.1109/12.990124
   MAIZ J, 2003, P IEEE INT EL DEV M
   Neto EH, 2005, SBCCI 2005: 18TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, P62
   Neuberger G, 2003, ACM T DES AUTOMAT EL, V8, P577, DOI 10.1145/944027.944038
   Papachristou C, 2005, 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, P266
   Radaelli D, 2005, IEEE T NUCL SCI, V52, P2433, DOI 10.1109/TNS.2005.860675
   Reviriego P, 2007, IEEE T DEVICE MAT RE, V7, P592, DOI 10.1109/TDMR.2007.910443
   RUBIO A, 1990, ELECTRON LETT, V26, P1204, DOI 10.1049/el:19900779
   SALEH AM, 1990, IEEE T RELIAB, V39, P114, DOI 10.1109/24.52622
   Satoh S, 2000, IEEE ELECTR DEVICE L, V21, P310, DOI 10.1109/55.843160
   Tipton AD, 2006, IEEE T NUCL SCI, V53, P3259, DOI 10.1109/TNS.2006.884789
   Vargas F., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P596, DOI 10.1109/ICCD.1993.393307
   VARGAS F, 1994, P 24 INT S FAULT TOL, P106
NR 17
TC 13
Z9 14
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 18
DI 10.1145/1455229.1455247
PG 10
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900018
DA 2024-07-18
ER

PT J
AU Rahaman, H
   Mathew, J
   Pradhan, DK
   Jabir, AM
AF Rahaman, H.
   Mathew, J.
   Pradhan, D. K.
   Jabir, A. M.
TI C-testable bit parallel multipliers over GF(2<SUP>m</SUP>)
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE reliability; VLSI design; Galois field; multiplier; fault; testing;
   stuck-at fault; C-testable; built-in self-test; TPG; polynomials;
   cryptography; error control code; digital signal processing
ID EXPONENTIATION; ARCHITECTURES; DIVISION
AB We present a C-testable design of polynomial basis (PB) bit-parallel (BP) multipliers over GF(2(m)) for 100% coverage of stuck-at faults. Our design method also includes the method for test vector generation, which is simple and efficient. C-testability is achieved with three control inputs and approximately 6% additional hardware. Only 8 constant vectors are required irrespective of the sizes of the fields and primitive polynomial. We also present a Built-In Self-Test (BIST) architecture for generating the test vectors efficiently, which eliminates the need for the extra control inputs. Since these circuits have critical applications as parts of cryptography (e.g., Elliptic Curve Crypto (ECC) systems) hardware, the BIST architecture may provide with added level of security, as the tests would be done internally and without the requirement of probing by external testing equipment. Finally we present experimental results comprising the area, delay and power of the testable multipliers of various sizes with the help of the Synopsys((R)) tools using UMC 0.18 micron CMOS technology library.
C1 [Rahaman, H.; Mathew, J.; Pradhan, D. K.] Univ Bristol, Dept Comp Sci, Bristol BS8 1UB, Avon, England.
   [Jabir, A. M.] Oxford Brookes Univ, Sch Technol, Oxford OX3 0BP, England.
C3 University of Bristol; Oxford Brookes University
RP Rahaman, H (corresponding author), Univ Bristol, Dept Comp Sci, Bristol BS8 1UB, Avon, England.
EM hafizur@cs.bris; jimson@cs.bris; pradhan@cs.bris; ajabir@brookes.ac.uk
RI Mathew, Jimson/E-6762-2016; Rahaman, Hafizur/V-5091-2019; Pradhan,
   Dhiraj K./G-4658-2011
OI Rahaman, Hafizur/0000-0001-9012-5437; 
CR Abramovici M., 1994, Digital Systems Testing and Testable Design
   Agnew G. B., 1993, Journal of Cryptology, V6, P3, DOI 10.1007/BF02620228
   BECKER B, 1990, ACM S PAR ALG ARCH S, P146
   Blahut R.E., 1985, FAST ALGORITHMS DIGI
   GULLIVER TA, 1991, INT J ELECTRON, V71, P559, DOI 10.1080/00207219108925501
   Guo JH, 1998, IEEE T COMPUT, V47, P1161, DOI 10.1109/12.729800
   HAUNG C, 1997, EUR DES TEST C ED TC, P342
   Lidl R., 1994, Introduction to Finite Fields and their Applications, V2, DOI [10.1017/CBO9781139172769, DOI 10.1017/CBO9781139172769]
   Lombardi F., 1992, Journal of Electronic Testing: Theory and Applications, V3, P139, DOI 10.1007/BF00137251
   Mastrovito E.D., 1988, APPL ALGEBRA ALGEBRA, P297
   MASTROVITO ED, 1991, THESIS LINKOPING U S
   PRADHAN DK, 1978, IEEE T COMPUT, V27, P239, DOI 10.1109/TC.1978.1675077
   Rahaman H, 2004, ASIA S PACIF DES AUT, P224, DOI 10.1109/ASPDAC.2004.1337570
   Rahaman H, 2006, INT HIGH LEVEL DESIG, P48
   RAHAMAN H, 2004, P IEEE C VLSI DES IN
   Reed I. S., 1999, ERROR CONTROL CODING
   Reyhani-Masoleh A, 2004, IEEE T COMPUT, V53, P945, DOI 10.1109/TC.2004.47
   SCOTT PA, 1988, IEEE J SEL AREA COMM, V6, P578, DOI 10.1109/49.1927
   SRIDHAR T, 1981, COMPUT AID DES INTEG, V28, P1046
   Wu CH, 2004, IEEE T COMPUT, V53, P375, DOI 10.1109/TC.2004.1261843
   Wu HP, 1997, IEEE T COMPUT, V46, P162, DOI 10.1109/12.565591
   Wu YJ, 1999, IEEE T COMPUT AID D, V18, P203, DOI 10.1109/43.743733
NR 22
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 5
DI 10.1145/1297666.1297671
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500004
DA 2024-07-18
ER

PT J
AU Shi, YY
   Mesa, P
   Yu, H
   He, L
AF Shi, Yiyu
   Mesa, Paul
   Yu, Hao
   He, Lei
TI Circuit-simulated obstacle-aware Steiner routing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE algorithms; design; performance; routing; simulation; RSMT; OARSMT
ID PATH CONNECTION ALGORITHM
AB This article develops circuit-simulated routing algorithms. We model the routing graph by an RC network with terminals as inputs, and show that the faster an output reaches its peak, the higher the possibility for the corresponding Hanan or escape node to become a Steiner point. This enables us to select Steiner points and then apply any minimum spanning tree algorithm to obtain obstacle-free or obstacle-aware Steiner routing. Compared with existing algorithms, our algorithms have significant gain on either wirelength or runtime for obstacle-free routing, and on both wirelength and runtime for obstacle-aware routing.
C1 Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Los Angeles
RP Shi, YY (corresponding author), Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA.
EM lhe@ee.ucla.edu
RI yu, hao/C-1289-2010
OI yu, hao/0000-0001-8747-3203
CR AKERS SB, 1967, IEEE TRANS ELECTRON, VEC16, P97, DOI 10.1109/PGEC.1967.264620
   ALBRECHT C, 2000, P ISPD
   ATKINSON D, 2005, AM J PHYS, P486
   CHU C, 2005, P ISPD
   GANLEY JL, 1994, P ISCAS
   GAREY MR, 1977, SIAM J APPL MATH, V32, P826, DOI 10.1137/0132071
   HADLOCK FO, 1977, NETWORKS, V7, P323, DOI 10.1002/net.3230070404
   HU Y, 2005, P ASPDAC
   Hwang F., 1992, STEINER TREE PROBLEM
   Kahng A.B., 1995, OPTIMAL INTERCONNECT
   KAHNG AB, 1992, IEEE T COMPUT AID D, V11, P893, DOI 10.1109/43.144853
   KAHNG AB, 2003, P ASPDAC
   MANDOIUAND II, 2000, IEEE T COMPUT AIDED
   MIKAMI K, 1968, P IFIPS
   Odabasioglu A, 1998, IEEE T COMPUT AID D, V17, P645, DOI 10.1109/43.712097
   RUBIN F, 1974, IEEE T COMPUT, VC 23, P907, DOI 10.1109/T-C.1974.224054
   Shi YY, 2006, DES AUT CON, P385, DOI 10.1109/DAC.2006.229212
   SOUKP J, 1978, P DAC
   WARME D, 1978, GOESTEINER 3 1 PACKA
   ZACHARIASEN M, 1999, WORKSH ALG ENG EXP
   ZELIKOVSKY AZ, 1993, ALGORITHMICA, V9, P463, DOI 10.1007/BF01187035
   Zheng SQ, 1996, IEEE T COMPUT AID D, V15, P103, DOI 10.1109/43.486276
   ZHOU H, 2003, P ISPD
NR 23
TC 2
Z9 2
U1 5
U2 15
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 28
DI 10.1145/1255456.1255465
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700009
OA Green Accepted
DA 2024-07-18
ER

EF