// Seed: 2500740512
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri0 id_3
);
endmodule
module module_1 (
    inout wire id_0,
    input wor id_1,
    output wire id_2,
    input tri id_3,
    input supply1 id_4,
    output wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply0 id_8
);
  tri1  id_10 = -1'd0 - -1;
  logic id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_6
  );
  wire id_12;
  ;
endmodule
module module_2 (
    input  tri0 id_0,
    output tri  id_1,
    output tri  id_2,
    output wor  id_3
);
  wire id_5;
  notif1 primCall (id_3, id_5, id_0);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
