#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001de36d6f250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001de36dad8b0_0 .net "PC", 31 0, v000001de36da7e20_0;  1 drivers
v000001de36dad3b0_0 .var "clk", 0 0;
v000001de36dac050_0 .net "clkout", 0 0, L_000001de36e665f0;  1 drivers
v000001de36dad6d0_0 .net "cycles_consumed", 31 0, v000001de36dadb30_0;  1 drivers
v000001de36dad770_0 .var "rst", 0 0;
S_000001de36d6f570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001de36d6f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001de36d81810 .param/l "RType" 0 4 2, C4<000000>;
P_000001de36d81848 .param/l "add" 0 4 5, C4<100000>;
P_000001de36d81880 .param/l "addi" 0 4 8, C4<001000>;
P_000001de36d818b8 .param/l "addu" 0 4 5, C4<100001>;
P_000001de36d818f0 .param/l "and_" 0 4 5, C4<100100>;
P_000001de36d81928 .param/l "andi" 0 4 8, C4<001100>;
P_000001de36d81960 .param/l "beq" 0 4 10, C4<000100>;
P_000001de36d81998 .param/l "bne" 0 4 10, C4<000101>;
P_000001de36d819d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001de36d81a08 .param/l "j" 0 4 12, C4<000010>;
P_000001de36d81a40 .param/l "jal" 0 4 12, C4<000011>;
P_000001de36d81a78 .param/l "jr" 0 4 6, C4<001000>;
P_000001de36d81ab0 .param/l "lw" 0 4 8, C4<100011>;
P_000001de36d81ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001de36d81b20 .param/l "or_" 0 4 5, C4<100101>;
P_000001de36d81b58 .param/l "ori" 0 4 8, C4<001101>;
P_000001de36d81b90 .param/l "sgt" 0 4 6, C4<101011>;
P_000001de36d81bc8 .param/l "sll" 0 4 6, C4<000000>;
P_000001de36d81c00 .param/l "slt" 0 4 5, C4<101010>;
P_000001de36d81c38 .param/l "slti" 0 4 8, C4<101010>;
P_000001de36d81c70 .param/l "srl" 0 4 6, C4<000010>;
P_000001de36d81ca8 .param/l "sub" 0 4 5, C4<100010>;
P_000001de36d81ce0 .param/l "subu" 0 4 5, C4<100011>;
P_000001de36d81d18 .param/l "sw" 0 4 8, C4<101011>;
P_000001de36d81d50 .param/l "xor_" 0 4 5, C4<100110>;
P_000001de36d81d88 .param/l "xori" 0 4 8, C4<001110>;
L_000001de36e666d0 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e66660 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e663c0 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e65e10 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e66350 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e66c10 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e66740 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e65fd0 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e665f0 .functor OR 1, v000001de36dad3b0_0, v000001de36d76dc0_0, C4<0>, C4<0>;
L_000001de36e66c80 .functor OR 1, L_000001de36eaf470, L_000001de36eb04b0, C4<0>, C4<0>;
L_000001de36e65ef0 .functor AND 1, L_000001de36eb0cd0, L_000001de36eaeed0, C4<1>, C4<1>;
L_000001de36e66cf0 .functor NOT 1, v000001de36dad770_0, C4<0>, C4<0>, C4<0>;
L_000001de36e667b0 .functor OR 1, L_000001de36eb0230, L_000001de36eb0af0, C4<0>, C4<0>;
L_000001de36e664a0 .functor OR 1, L_000001de36e667b0, L_000001de36eb0b90, C4<0>, C4<0>;
L_000001de36e66120 .functor OR 1, L_000001de36eafa10, L_000001de36ec2a70, C4<0>, C4<0>;
L_000001de36e66510 .functor AND 1, L_000001de36eaf830, L_000001de36e66120, C4<1>, C4<1>;
L_000001de36e66970 .functor OR 1, L_000001de36ec1d50, L_000001de36ec1e90, C4<0>, C4<0>;
L_000001de36e66190 .functor AND 1, L_000001de36ec1170, L_000001de36e66970, C4<1>, C4<1>;
L_000001de36e66820 .functor NOT 1, L_000001de36e665f0, C4<0>, C4<0>, C4<0>;
v000001de36da6200_0 .net "ALUOp", 3 0, v000001de36d78620_0;  1 drivers
v000001de36da6700_0 .net "ALUResult", 31 0, v000001de36da68e0_0;  1 drivers
v000001de36da67a0_0 .net "ALUSrc", 0 0, v000001de36d76c80_0;  1 drivers
v000001de36da9e30_0 .net "ALUin2", 31 0, L_000001de36ec0f90;  1 drivers
v000001de36da9430_0 .net "MemReadEn", 0 0, v000001de36d772c0_0;  1 drivers
v000001de36da94d0_0 .net "MemWriteEn", 0 0, v000001de36d77cc0_0;  1 drivers
v000001de36da8170_0 .net "MemtoReg", 0 0, v000001de36d77220_0;  1 drivers
v000001de36da8e90_0 .net "PC", 31 0, v000001de36da7e20_0;  alias, 1 drivers
v000001de36da9930_0 .net "PCPlus1", 31 0, L_000001de36eafe70;  1 drivers
v000001de36da92f0_0 .net "PCsrc", 0 0, v000001de36da72e0_0;  1 drivers
v000001de36da80d0_0 .net "RegDst", 0 0, v000001de36d76a00_0;  1 drivers
v000001de36da8850_0 .net "RegWriteEn", 0 0, v000001de36d78580_0;  1 drivers
v000001de36da8df0_0 .net "WriteRegister", 4 0, L_000001de36eaf290;  1 drivers
v000001de36da9110_0 .net *"_ivl_0", 0 0, L_000001de36e666d0;  1 drivers
L_000001de36e66e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001de36da9cf0_0 .net/2u *"_ivl_10", 4 0, L_000001de36e66e20;  1 drivers
L_000001de36e67210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da99d0_0 .net *"_ivl_101", 15 0, L_000001de36e67210;  1 drivers
v000001de36da8f30_0 .net *"_ivl_102", 31 0, L_000001de36eafab0;  1 drivers
L_000001de36e67258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da8fd0_0 .net *"_ivl_105", 25 0, L_000001de36e67258;  1 drivers
L_000001de36e672a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da8670_0 .net/2u *"_ivl_106", 31 0, L_000001de36e672a0;  1 drivers
v000001de36da8710_0 .net *"_ivl_108", 0 0, L_000001de36eb0cd0;  1 drivers
L_000001de36e672e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001de36da9390_0 .net/2u *"_ivl_110", 5 0, L_000001de36e672e8;  1 drivers
v000001de36da8cb0_0 .net *"_ivl_112", 0 0, L_000001de36eaeed0;  1 drivers
v000001de36da9250_0 .net *"_ivl_115", 0 0, L_000001de36e65ef0;  1 drivers
v000001de36da96b0_0 .net *"_ivl_116", 47 0, L_000001de36eaef70;  1 drivers
L_000001de36e67330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da8490_0 .net *"_ivl_119", 15 0, L_000001de36e67330;  1 drivers
L_000001de36e66e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001de36da9570_0 .net/2u *"_ivl_12", 5 0, L_000001de36e66e68;  1 drivers
v000001de36da8d50_0 .net *"_ivl_120", 47 0, L_000001de36eaff10;  1 drivers
L_000001de36e67378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da9070_0 .net *"_ivl_123", 15 0, L_000001de36e67378;  1 drivers
v000001de36da9c50_0 .net *"_ivl_125", 0 0, L_000001de36eb0550;  1 drivers
v000001de36da91b0_0 .net *"_ivl_126", 31 0, L_000001de36eb0910;  1 drivers
v000001de36da9610_0 .net *"_ivl_128", 47 0, L_000001de36eb0690;  1 drivers
v000001de36da9750_0 .net *"_ivl_130", 47 0, L_000001de36eb05f0;  1 drivers
v000001de36da97f0_0 .net *"_ivl_132", 47 0, L_000001de36eb0370;  1 drivers
v000001de36da9890_0 .net *"_ivl_134", 47 0, L_000001de36eaf010;  1 drivers
v000001de36da8990_0 .net *"_ivl_14", 0 0, L_000001de36dac4b0;  1 drivers
v000001de36da8210_0 .net *"_ivl_140", 0 0, L_000001de36e66cf0;  1 drivers
L_000001de36e67408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da9d90_0 .net/2u *"_ivl_142", 31 0, L_000001de36e67408;  1 drivers
L_000001de36e674e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001de36da9a70_0 .net/2u *"_ivl_146", 5 0, L_000001de36e674e0;  1 drivers
v000001de36da8a30_0 .net *"_ivl_148", 0 0, L_000001de36eb0230;  1 drivers
L_000001de36e67528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001de36da9b10_0 .net/2u *"_ivl_150", 5 0, L_000001de36e67528;  1 drivers
v000001de36da7f90_0 .net *"_ivl_152", 0 0, L_000001de36eb0af0;  1 drivers
v000001de36da82b0_0 .net *"_ivl_155", 0 0, L_000001de36e667b0;  1 drivers
L_000001de36e67570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001de36da8350_0 .net/2u *"_ivl_156", 5 0, L_000001de36e67570;  1 drivers
v000001de36da9bb0_0 .net *"_ivl_158", 0 0, L_000001de36eb0b90;  1 drivers
L_000001de36e66eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001de36da88f0_0 .net/2u *"_ivl_16", 4 0, L_000001de36e66eb0;  1 drivers
v000001de36da8ad0_0 .net *"_ivl_161", 0 0, L_000001de36e664a0;  1 drivers
L_000001de36e675b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da8030_0 .net/2u *"_ivl_162", 15 0, L_000001de36e675b8;  1 drivers
v000001de36da8c10_0 .net *"_ivl_164", 31 0, L_000001de36eaf3d0;  1 drivers
v000001de36da83f0_0 .net *"_ivl_167", 0 0, L_000001de36eaf510;  1 drivers
v000001de36da8530_0 .net *"_ivl_168", 15 0, L_000001de36eaf5b0;  1 drivers
v000001de36da85d0_0 .net *"_ivl_170", 31 0, L_000001de36eb0050;  1 drivers
v000001de36da87b0_0 .net *"_ivl_174", 31 0, L_000001de36eaf6f0;  1 drivers
L_000001de36e67600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da8b70_0 .net *"_ivl_177", 25 0, L_000001de36e67600;  1 drivers
L_000001de36e67648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36daab80_0 .net/2u *"_ivl_178", 31 0, L_000001de36e67648;  1 drivers
v000001de36daa9a0_0 .net *"_ivl_180", 0 0, L_000001de36eaf830;  1 drivers
L_000001de36e67690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001de36dabb20_0 .net/2u *"_ivl_182", 5 0, L_000001de36e67690;  1 drivers
v000001de36dab120_0 .net *"_ivl_184", 0 0, L_000001de36eafa10;  1 drivers
L_000001de36e676d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001de36daa2c0_0 .net/2u *"_ivl_186", 5 0, L_000001de36e676d8;  1 drivers
v000001de36daa900_0 .net *"_ivl_188", 0 0, L_000001de36ec2a70;  1 drivers
v000001de36dab800_0 .net *"_ivl_19", 4 0, L_000001de36dac2d0;  1 drivers
v000001de36dabbc0_0 .net *"_ivl_191", 0 0, L_000001de36e66120;  1 drivers
v000001de36dabda0_0 .net *"_ivl_193", 0 0, L_000001de36e66510;  1 drivers
L_000001de36e67720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001de36daafe0_0 .net/2u *"_ivl_194", 5 0, L_000001de36e67720;  1 drivers
v000001de36dabe40_0 .net *"_ivl_196", 0 0, L_000001de36ec2930;  1 drivers
L_000001de36e67768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001de36dab8a0_0 .net/2u *"_ivl_198", 31 0, L_000001de36e67768;  1 drivers
L_000001de36e66dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001de36dab580_0 .net/2u *"_ivl_2", 5 0, L_000001de36e66dd8;  1 drivers
v000001de36dab1c0_0 .net *"_ivl_20", 4 0, L_000001de36dac550;  1 drivers
v000001de36daad60_0 .net *"_ivl_200", 31 0, L_000001de36ec22f0;  1 drivers
v000001de36daac20_0 .net *"_ivl_204", 31 0, L_000001de36ec2c50;  1 drivers
L_000001de36e677b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da9fa0_0 .net *"_ivl_207", 25 0, L_000001de36e677b0;  1 drivers
L_000001de36e677f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36dab260_0 .net/2u *"_ivl_208", 31 0, L_000001de36e677f8;  1 drivers
v000001de36daaa40_0 .net *"_ivl_210", 0 0, L_000001de36ec1170;  1 drivers
L_000001de36e67840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001de36dab300_0 .net/2u *"_ivl_212", 5 0, L_000001de36e67840;  1 drivers
v000001de36daa720_0 .net *"_ivl_214", 0 0, L_000001de36ec1d50;  1 drivers
L_000001de36e67888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001de36dab940_0 .net/2u *"_ivl_216", 5 0, L_000001de36e67888;  1 drivers
v000001de36dab6c0_0 .net *"_ivl_218", 0 0, L_000001de36ec1e90;  1 drivers
v000001de36daa360_0 .net *"_ivl_221", 0 0, L_000001de36e66970;  1 drivers
v000001de36daacc0_0 .net *"_ivl_223", 0 0, L_000001de36e66190;  1 drivers
L_000001de36e678d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001de36daa5e0_0 .net/2u *"_ivl_224", 5 0, L_000001de36e678d0;  1 drivers
v000001de36dabc60_0 .net *"_ivl_226", 0 0, L_000001de36ec1fd0;  1 drivers
v000001de36dab3a0_0 .net *"_ivl_228", 31 0, L_000001de36ec1850;  1 drivers
v000001de36daae00_0 .net *"_ivl_24", 0 0, L_000001de36e663c0;  1 drivers
L_000001de36e66ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001de36dab9e0_0 .net/2u *"_ivl_26", 4 0, L_000001de36e66ef8;  1 drivers
v000001de36daba80_0 .net *"_ivl_29", 4 0, L_000001de36dac690;  1 drivers
v000001de36daa040_0 .net *"_ivl_32", 0 0, L_000001de36e65e10;  1 drivers
L_000001de36e66f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001de36daaea0_0 .net/2u *"_ivl_34", 4 0, L_000001de36e66f40;  1 drivers
v000001de36daaf40_0 .net *"_ivl_37", 4 0, L_000001de36dacb90;  1 drivers
v000001de36dab760_0 .net *"_ivl_40", 0 0, L_000001de36e66350;  1 drivers
L_000001de36e66f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36dab080_0 .net/2u *"_ivl_42", 15 0, L_000001de36e66f88;  1 drivers
v000001de36dab620_0 .net *"_ivl_45", 15 0, L_000001de36eaffb0;  1 drivers
v000001de36daa540_0 .net *"_ivl_48", 0 0, L_000001de36e66c10;  1 drivers
v000001de36dabd00_0 .net *"_ivl_5", 5 0, L_000001de36dadbd0;  1 drivers
L_000001de36e66fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36dab440_0 .net/2u *"_ivl_50", 36 0, L_000001de36e66fd0;  1 drivers
L_000001de36e67018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36daa4a0_0 .net/2u *"_ivl_52", 31 0, L_000001de36e67018;  1 drivers
v000001de36dab4e0_0 .net *"_ivl_55", 4 0, L_000001de36eafb50;  1 drivers
v000001de36daa7c0_0 .net *"_ivl_56", 36 0, L_000001de36eb0410;  1 drivers
v000001de36daa0e0_0 .net *"_ivl_58", 36 0, L_000001de36eb02d0;  1 drivers
v000001de36daa180_0 .net *"_ivl_62", 0 0, L_000001de36e66740;  1 drivers
L_000001de36e67060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001de36daa220_0 .net/2u *"_ivl_64", 5 0, L_000001de36e67060;  1 drivers
v000001de36daa400_0 .net *"_ivl_67", 5 0, L_000001de36eafc90;  1 drivers
v000001de36daa680_0 .net *"_ivl_70", 0 0, L_000001de36e65fd0;  1 drivers
L_000001de36e670a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36daa860_0 .net/2u *"_ivl_72", 57 0, L_000001de36e670a8;  1 drivers
L_000001de36e670f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36daaae0_0 .net/2u *"_ivl_74", 31 0, L_000001de36e670f0;  1 drivers
v000001de36dac370_0 .net *"_ivl_77", 25 0, L_000001de36eafdd0;  1 drivers
v000001de36dac730_0 .net *"_ivl_78", 57 0, L_000001de36eafd30;  1 drivers
v000001de36dabfb0_0 .net *"_ivl_8", 0 0, L_000001de36e66660;  1 drivers
v000001de36dacf50_0 .net *"_ivl_80", 57 0, L_000001de36eaf650;  1 drivers
L_000001de36e67138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001de36dac410_0 .net/2u *"_ivl_84", 31 0, L_000001de36e67138;  1 drivers
L_000001de36e67180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001de36dacff0_0 .net/2u *"_ivl_88", 5 0, L_000001de36e67180;  1 drivers
v000001de36dad630_0 .net *"_ivl_90", 0 0, L_000001de36eaf470;  1 drivers
L_000001de36e671c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001de36dace10_0 .net/2u *"_ivl_92", 5 0, L_000001de36e671c8;  1 drivers
v000001de36dad810_0 .net *"_ivl_94", 0 0, L_000001de36eb04b0;  1 drivers
v000001de36dad4f0_0 .net *"_ivl_97", 0 0, L_000001de36e66c80;  1 drivers
v000001de36dacc30_0 .net *"_ivl_98", 47 0, L_000001de36eb07d0;  1 drivers
v000001de36dad090_0 .net "adderResult", 31 0, L_000001de36eaf150;  1 drivers
v000001de36daccd0_0 .net "address", 31 0, L_000001de36eaee30;  1 drivers
v000001de36dac7d0_0 .net "clk", 0 0, L_000001de36e665f0;  alias, 1 drivers
v000001de36dadb30_0 .var "cycles_consumed", 31 0;
v000001de36dacd70_0 .net "extImm", 31 0, L_000001de36eb00f0;  1 drivers
v000001de36dad270_0 .net "funct", 5 0, L_000001de36eaf8d0;  1 drivers
v000001de36dac230_0 .net "hlt", 0 0, v000001de36d76dc0_0;  1 drivers
v000001de36dad130_0 .net "imm", 15 0, L_000001de36eaf970;  1 drivers
v000001de36dad9f0_0 .net "immediate", 31 0, L_000001de36ec2bb0;  1 drivers
v000001de36daddb0_0 .net "input_clk", 0 0, v000001de36dad3b0_0;  1 drivers
v000001de36dac0f0_0 .net "instruction", 31 0, L_000001de36eb09b0;  1 drivers
v000001de36dac910_0 .net "memoryReadData", 31 0, v000001de36da7920_0;  1 drivers
v000001de36dade50_0 .net "nextPC", 31 0, L_000001de36eb0870;  1 drivers
v000001de36dac190_0 .net "opcode", 5 0, L_000001de36dadc70;  1 drivers
v000001de36dad310_0 .net "rd", 4 0, L_000001de36dac5f0;  1 drivers
v000001de36dad590_0 .net "readData1", 31 0, L_000001de36e66270;  1 drivers
v000001de36dad950_0 .net "readData1_w", 31 0, L_000001de36ec1c10;  1 drivers
v000001de36dadd10_0 .net "readData2", 31 0, L_000001de36e66900;  1 drivers
v000001de36dac870_0 .net "rs", 4 0, L_000001de36dacaf0;  1 drivers
v000001de36dac9b0_0 .net "rst", 0 0, v000001de36dad770_0;  1 drivers
v000001de36dad450_0 .net "rt", 4 0, L_000001de36eafbf0;  1 drivers
v000001de36daceb0_0 .net "shamt", 31 0, L_000001de36eb0c30;  1 drivers
v000001de36dada90_0 .net "wire_instruction", 31 0, L_000001de36e66430;  1 drivers
v000001de36dad1d0_0 .net "writeData", 31 0, L_000001de36ec1f30;  1 drivers
v000001de36daca50_0 .net "zero", 0 0, L_000001de36ec2b10;  1 drivers
L_000001de36dadbd0 .part L_000001de36eb09b0, 26, 6;
L_000001de36dadc70 .functor MUXZ 6, L_000001de36dadbd0, L_000001de36e66dd8, L_000001de36e666d0, C4<>;
L_000001de36dac4b0 .cmp/eq 6, L_000001de36dadc70, L_000001de36e66e68;
L_000001de36dac2d0 .part L_000001de36eb09b0, 11, 5;
L_000001de36dac550 .functor MUXZ 5, L_000001de36dac2d0, L_000001de36e66eb0, L_000001de36dac4b0, C4<>;
L_000001de36dac5f0 .functor MUXZ 5, L_000001de36dac550, L_000001de36e66e20, L_000001de36e66660, C4<>;
L_000001de36dac690 .part L_000001de36eb09b0, 21, 5;
L_000001de36dacaf0 .functor MUXZ 5, L_000001de36dac690, L_000001de36e66ef8, L_000001de36e663c0, C4<>;
L_000001de36dacb90 .part L_000001de36eb09b0, 16, 5;
L_000001de36eafbf0 .functor MUXZ 5, L_000001de36dacb90, L_000001de36e66f40, L_000001de36e65e10, C4<>;
L_000001de36eaffb0 .part L_000001de36eb09b0, 0, 16;
L_000001de36eaf970 .functor MUXZ 16, L_000001de36eaffb0, L_000001de36e66f88, L_000001de36e66350, C4<>;
L_000001de36eafb50 .part L_000001de36eb09b0, 6, 5;
L_000001de36eb0410 .concat [ 5 32 0 0], L_000001de36eafb50, L_000001de36e67018;
L_000001de36eb02d0 .functor MUXZ 37, L_000001de36eb0410, L_000001de36e66fd0, L_000001de36e66c10, C4<>;
L_000001de36eb0c30 .part L_000001de36eb02d0, 0, 32;
L_000001de36eafc90 .part L_000001de36eb09b0, 0, 6;
L_000001de36eaf8d0 .functor MUXZ 6, L_000001de36eafc90, L_000001de36e67060, L_000001de36e66740, C4<>;
L_000001de36eafdd0 .part L_000001de36eb09b0, 0, 26;
L_000001de36eafd30 .concat [ 26 32 0 0], L_000001de36eafdd0, L_000001de36e670f0;
L_000001de36eaf650 .functor MUXZ 58, L_000001de36eafd30, L_000001de36e670a8, L_000001de36e65fd0, C4<>;
L_000001de36eaee30 .part L_000001de36eaf650, 0, 32;
L_000001de36eafe70 .arith/sum 32, v000001de36da7e20_0, L_000001de36e67138;
L_000001de36eaf470 .cmp/eq 6, L_000001de36dadc70, L_000001de36e67180;
L_000001de36eb04b0 .cmp/eq 6, L_000001de36dadc70, L_000001de36e671c8;
L_000001de36eb07d0 .concat [ 32 16 0 0], L_000001de36eaee30, L_000001de36e67210;
L_000001de36eafab0 .concat [ 6 26 0 0], L_000001de36dadc70, L_000001de36e67258;
L_000001de36eb0cd0 .cmp/eq 32, L_000001de36eafab0, L_000001de36e672a0;
L_000001de36eaeed0 .cmp/eq 6, L_000001de36eaf8d0, L_000001de36e672e8;
L_000001de36eaef70 .concat [ 32 16 0 0], L_000001de36e66270, L_000001de36e67330;
L_000001de36eaff10 .concat [ 32 16 0 0], v000001de36da7e20_0, L_000001de36e67378;
L_000001de36eb0550 .part L_000001de36eaf970, 15, 1;
LS_000001de36eb0910_0_0 .concat [ 1 1 1 1], L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550;
LS_000001de36eb0910_0_4 .concat [ 1 1 1 1], L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550;
LS_000001de36eb0910_0_8 .concat [ 1 1 1 1], L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550;
LS_000001de36eb0910_0_12 .concat [ 1 1 1 1], L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550;
LS_000001de36eb0910_0_16 .concat [ 1 1 1 1], L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550;
LS_000001de36eb0910_0_20 .concat [ 1 1 1 1], L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550;
LS_000001de36eb0910_0_24 .concat [ 1 1 1 1], L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550;
LS_000001de36eb0910_0_28 .concat [ 1 1 1 1], L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550, L_000001de36eb0550;
LS_000001de36eb0910_1_0 .concat [ 4 4 4 4], LS_000001de36eb0910_0_0, LS_000001de36eb0910_0_4, LS_000001de36eb0910_0_8, LS_000001de36eb0910_0_12;
LS_000001de36eb0910_1_4 .concat [ 4 4 4 4], LS_000001de36eb0910_0_16, LS_000001de36eb0910_0_20, LS_000001de36eb0910_0_24, LS_000001de36eb0910_0_28;
L_000001de36eb0910 .concat [ 16 16 0 0], LS_000001de36eb0910_1_0, LS_000001de36eb0910_1_4;
L_000001de36eb0690 .concat [ 16 32 0 0], L_000001de36eaf970, L_000001de36eb0910;
L_000001de36eb05f0 .arith/sum 48, L_000001de36eaff10, L_000001de36eb0690;
L_000001de36eb0370 .functor MUXZ 48, L_000001de36eb05f0, L_000001de36eaef70, L_000001de36e65ef0, C4<>;
L_000001de36eaf010 .functor MUXZ 48, L_000001de36eb0370, L_000001de36eb07d0, L_000001de36e66c80, C4<>;
L_000001de36eaf150 .part L_000001de36eaf010, 0, 32;
L_000001de36eb0870 .functor MUXZ 32, L_000001de36eafe70, L_000001de36eaf150, v000001de36da72e0_0, C4<>;
L_000001de36eb09b0 .functor MUXZ 32, L_000001de36e66430, L_000001de36e67408, L_000001de36e66cf0, C4<>;
L_000001de36eb0230 .cmp/eq 6, L_000001de36dadc70, L_000001de36e674e0;
L_000001de36eb0af0 .cmp/eq 6, L_000001de36dadc70, L_000001de36e67528;
L_000001de36eb0b90 .cmp/eq 6, L_000001de36dadc70, L_000001de36e67570;
L_000001de36eaf3d0 .concat [ 16 16 0 0], L_000001de36eaf970, L_000001de36e675b8;
L_000001de36eaf510 .part L_000001de36eaf970, 15, 1;
LS_000001de36eaf5b0_0_0 .concat [ 1 1 1 1], L_000001de36eaf510, L_000001de36eaf510, L_000001de36eaf510, L_000001de36eaf510;
LS_000001de36eaf5b0_0_4 .concat [ 1 1 1 1], L_000001de36eaf510, L_000001de36eaf510, L_000001de36eaf510, L_000001de36eaf510;
LS_000001de36eaf5b0_0_8 .concat [ 1 1 1 1], L_000001de36eaf510, L_000001de36eaf510, L_000001de36eaf510, L_000001de36eaf510;
LS_000001de36eaf5b0_0_12 .concat [ 1 1 1 1], L_000001de36eaf510, L_000001de36eaf510, L_000001de36eaf510, L_000001de36eaf510;
L_000001de36eaf5b0 .concat [ 4 4 4 4], LS_000001de36eaf5b0_0_0, LS_000001de36eaf5b0_0_4, LS_000001de36eaf5b0_0_8, LS_000001de36eaf5b0_0_12;
L_000001de36eb0050 .concat [ 16 16 0 0], L_000001de36eaf970, L_000001de36eaf5b0;
L_000001de36eb00f0 .functor MUXZ 32, L_000001de36eb0050, L_000001de36eaf3d0, L_000001de36e664a0, C4<>;
L_000001de36eaf6f0 .concat [ 6 26 0 0], L_000001de36dadc70, L_000001de36e67600;
L_000001de36eaf830 .cmp/eq 32, L_000001de36eaf6f0, L_000001de36e67648;
L_000001de36eafa10 .cmp/eq 6, L_000001de36eaf8d0, L_000001de36e67690;
L_000001de36ec2a70 .cmp/eq 6, L_000001de36eaf8d0, L_000001de36e676d8;
L_000001de36ec2930 .cmp/eq 6, L_000001de36dadc70, L_000001de36e67720;
L_000001de36ec22f0 .functor MUXZ 32, L_000001de36eb00f0, L_000001de36e67768, L_000001de36ec2930, C4<>;
L_000001de36ec2bb0 .functor MUXZ 32, L_000001de36ec22f0, L_000001de36eb0c30, L_000001de36e66510, C4<>;
L_000001de36ec2c50 .concat [ 6 26 0 0], L_000001de36dadc70, L_000001de36e677b0;
L_000001de36ec1170 .cmp/eq 32, L_000001de36ec2c50, L_000001de36e677f8;
L_000001de36ec1d50 .cmp/eq 6, L_000001de36eaf8d0, L_000001de36e67840;
L_000001de36ec1e90 .cmp/eq 6, L_000001de36eaf8d0, L_000001de36e67888;
L_000001de36ec1fd0 .cmp/eq 6, L_000001de36dadc70, L_000001de36e678d0;
L_000001de36ec1850 .functor MUXZ 32, L_000001de36e66270, v000001de36da7e20_0, L_000001de36ec1fd0, C4<>;
L_000001de36ec1c10 .functor MUXZ 32, L_000001de36ec1850, L_000001de36e66900, L_000001de36e66190, C4<>;
S_000001de36d6f700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001de36d64b50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001de36e662e0 .functor NOT 1, v000001de36d76c80_0, C4<0>, C4<0>, C4<0>;
v000001de36d77f40_0 .net *"_ivl_0", 0 0, L_000001de36e662e0;  1 drivers
v000001de36d76be0_0 .net "in1", 31 0, L_000001de36e66900;  alias, 1 drivers
v000001de36d76780_0 .net "in2", 31 0, L_000001de36ec2bb0;  alias, 1 drivers
v000001de36d77860_0 .net "out", 31 0, L_000001de36ec0f90;  alias, 1 drivers
v000001de36d77a40_0 .net "s", 0 0, v000001de36d76c80_0;  alias, 1 drivers
L_000001de36ec0f90 .functor MUXZ 32, L_000001de36ec2bb0, L_000001de36e66900, L_000001de36e662e0, C4<>;
S_000001de36d80b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001de36e60090 .param/l "RType" 0 4 2, C4<000000>;
P_000001de36e600c8 .param/l "add" 0 4 5, C4<100000>;
P_000001de36e60100 .param/l "addi" 0 4 8, C4<001000>;
P_000001de36e60138 .param/l "addu" 0 4 5, C4<100001>;
P_000001de36e60170 .param/l "and_" 0 4 5, C4<100100>;
P_000001de36e601a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001de36e601e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001de36e60218 .param/l "bne" 0 4 10, C4<000101>;
P_000001de36e60250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001de36e60288 .param/l "j" 0 4 12, C4<000010>;
P_000001de36e602c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001de36e602f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001de36e60330 .param/l "lw" 0 4 8, C4<100011>;
P_000001de36e60368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001de36e603a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001de36e603d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001de36e60410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001de36e60448 .param/l "sll" 0 4 6, C4<000000>;
P_000001de36e60480 .param/l "slt" 0 4 5, C4<101010>;
P_000001de36e604b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001de36e604f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001de36e60528 .param/l "sub" 0 4 5, C4<100010>;
P_000001de36e60560 .param/l "subu" 0 4 5, C4<100011>;
P_000001de36e60598 .param/l "sw" 0 4 8, C4<101011>;
P_000001de36e605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001de36e60608 .param/l "xori" 0 4 8, C4<001110>;
v000001de36d78620_0 .var "ALUOp", 3 0;
v000001de36d76c80_0 .var "ALUSrc", 0 0;
v000001de36d772c0_0 .var "MemReadEn", 0 0;
v000001de36d77cc0_0 .var "MemWriteEn", 0 0;
v000001de36d77220_0 .var "MemtoReg", 0 0;
v000001de36d76a00_0 .var "RegDst", 0 0;
v000001de36d78580_0 .var "RegWriteEn", 0 0;
v000001de36d768c0_0 .net "funct", 5 0, L_000001de36eaf8d0;  alias, 1 drivers
v000001de36d76dc0_0 .var "hlt", 0 0;
v000001de36d76960_0 .net "opcode", 5 0, L_000001de36dadc70;  alias, 1 drivers
v000001de36d77540_0 .net "rst", 0 0, v000001de36dad770_0;  alias, 1 drivers
E_000001de36d64a10 .event anyedge, v000001de36d77540_0, v000001de36d76960_0, v000001de36d768c0_0;
S_000001de36d80d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001de36d64d10 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001de36e66430 .functor BUFZ 32, L_000001de36eaf0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de36d77ae0_0 .net "Data_Out", 31 0, L_000001de36e66430;  alias, 1 drivers
v000001de36d76d20 .array "InstMem", 0 1023, 31 0;
v000001de36d77180_0 .net *"_ivl_0", 31 0, L_000001de36eaf0b0;  1 drivers
v000001de36d76e60_0 .net *"_ivl_3", 9 0, L_000001de36eb0730;  1 drivers
v000001de36d76f00_0 .net *"_ivl_4", 11 0, L_000001de36eb0190;  1 drivers
L_000001de36e673c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001de36d770e0_0 .net *"_ivl_7", 1 0, L_000001de36e673c0;  1 drivers
v000001de36d76fa0_0 .net "addr", 31 0, v000001de36da7e20_0;  alias, 1 drivers
v000001de36d77040_0 .var/i "i", 31 0;
L_000001de36eaf0b0 .array/port v000001de36d76d20, L_000001de36eb0190;
L_000001de36eb0730 .part v000001de36da7e20_0, 0, 10;
L_000001de36eb0190 .concat [ 10 2 0 0], L_000001de36eb0730, L_000001de36e673c0;
S_000001de36d16550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001de36e66270 .functor BUFZ 32, L_000001de36eaf1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de36e66900 .functor BUFZ 32, L_000001de36eaf330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de36d775e0_0 .net *"_ivl_0", 31 0, L_000001de36eaf1f0;  1 drivers
v000001de36d77d60_0 .net *"_ivl_10", 6 0, L_000001de36eb0a50;  1 drivers
L_000001de36e67498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001de36d55960_0 .net *"_ivl_13", 1 0, L_000001de36e67498;  1 drivers
v000001de36d55000_0 .net *"_ivl_2", 6 0, L_000001de36eaf790;  1 drivers
L_000001de36e67450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001de36da6e80_0 .net *"_ivl_5", 1 0, L_000001de36e67450;  1 drivers
v000001de36da6980_0 .net *"_ivl_8", 31 0, L_000001de36eaf330;  1 drivers
v000001de36da6fc0_0 .net "clk", 0 0, L_000001de36e665f0;  alias, 1 drivers
v000001de36da6020_0 .var/i "i", 31 0;
v000001de36da6b60_0 .net "readData1", 31 0, L_000001de36e66270;  alias, 1 drivers
v000001de36da7d80_0 .net "readData2", 31 0, L_000001de36e66900;  alias, 1 drivers
v000001de36da7420_0 .net "readRegister1", 4 0, L_000001de36dacaf0;  alias, 1 drivers
v000001de36da79c0_0 .net "readRegister2", 4 0, L_000001de36eafbf0;  alias, 1 drivers
v000001de36da7a60 .array "registers", 31 0, 31 0;
v000001de36da6d40_0 .net "rst", 0 0, v000001de36dad770_0;  alias, 1 drivers
v000001de36da62a0_0 .net "we", 0 0, v000001de36d78580_0;  alias, 1 drivers
v000001de36da6de0_0 .net "writeData", 31 0, L_000001de36ec1f30;  alias, 1 drivers
v000001de36da71a0_0 .net "writeRegister", 4 0, L_000001de36eaf290;  alias, 1 drivers
E_000001de36d65610/0 .event negedge, v000001de36d77540_0;
E_000001de36d65610/1 .event posedge, v000001de36da6fc0_0;
E_000001de36d65610 .event/or E_000001de36d65610/0, E_000001de36d65610/1;
L_000001de36eaf1f0 .array/port v000001de36da7a60, L_000001de36eaf790;
L_000001de36eaf790 .concat [ 5 2 0 0], L_000001de36dacaf0, L_000001de36e67450;
L_000001de36eaf330 .array/port v000001de36da7a60, L_000001de36eb0a50;
L_000001de36eb0a50 .concat [ 5 2 0 0], L_000001de36eafbf0, L_000001de36e67498;
S_000001de36d166e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001de36d16550;
 .timescale 0 0;
v000001de36d774a0_0 .var/i "i", 31 0;
S_000001de36e269c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001de36d65dd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001de36e660b0 .functor NOT 1, v000001de36d76a00_0, C4<0>, C4<0>, C4<0>;
v000001de36da6c00_0 .net *"_ivl_0", 0 0, L_000001de36e660b0;  1 drivers
v000001de36da6f20_0 .net "in1", 4 0, L_000001de36eafbf0;  alias, 1 drivers
v000001de36da6840_0 .net "in2", 4 0, L_000001de36dac5f0;  alias, 1 drivers
v000001de36da74c0_0 .net "out", 4 0, L_000001de36eaf290;  alias, 1 drivers
v000001de36da7ce0_0 .net "s", 0 0, v000001de36d76a00_0;  alias, 1 drivers
L_000001de36eaf290 .functor MUXZ 5, L_000001de36dac5f0, L_000001de36eafbf0, L_000001de36e660b0, C4<>;
S_000001de36e26b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001de36d65810 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001de36e669e0 .functor NOT 1, v000001de36d77220_0, C4<0>, C4<0>, C4<0>;
v000001de36da6a20_0 .net *"_ivl_0", 0 0, L_000001de36e669e0;  1 drivers
v000001de36da7060_0 .net "in1", 31 0, v000001de36da68e0_0;  alias, 1 drivers
v000001de36da7b00_0 .net "in2", 31 0, v000001de36da7920_0;  alias, 1 drivers
v000001de36da7c40_0 .net "out", 31 0, L_000001de36ec1f30;  alias, 1 drivers
v000001de36da7100_0 .net "s", 0 0, v000001de36d77220_0;  alias, 1 drivers
L_000001de36ec1f30 .functor MUXZ 32, v000001de36da7920_0, v000001de36da68e0_0, L_000001de36e669e0, C4<>;
S_000001de36d14c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001de36d14d90 .param/l "ADD" 0 9 12, C4<0000>;
P_000001de36d14dc8 .param/l "AND" 0 9 12, C4<0010>;
P_000001de36d14e00 .param/l "NOR" 0 9 12, C4<0101>;
P_000001de36d14e38 .param/l "OR" 0 9 12, C4<0011>;
P_000001de36d14e70 .param/l "SGT" 0 9 12, C4<0111>;
P_000001de36d14ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001de36d14ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001de36d14f18 .param/l "SRL" 0 9 12, C4<1001>;
P_000001de36d14f50 .param/l "SUB" 0 9 12, C4<0001>;
P_000001de36d14f88 .param/l "XOR" 0 9 12, C4<0100>;
P_000001de36d14fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001de36d14ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001de36e67918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de36da6160_0 .net/2u *"_ivl_0", 31 0, L_000001de36e67918;  1 drivers
v000001de36da7880_0 .net "opSel", 3 0, v000001de36d78620_0;  alias, 1 drivers
v000001de36da7240_0 .net "operand1", 31 0, L_000001de36ec1c10;  alias, 1 drivers
v000001de36da63e0_0 .net "operand2", 31 0, L_000001de36ec0f90;  alias, 1 drivers
v000001de36da68e0_0 .var "result", 31 0;
v000001de36da65c0_0 .net "zero", 0 0, L_000001de36ec2b10;  alias, 1 drivers
E_000001de36d66210 .event anyedge, v000001de36d78620_0, v000001de36da7240_0, v000001de36d77860_0;
L_000001de36ec2b10 .cmp/eq 32, v000001de36da68e0_0, L_000001de36e67918;
S_000001de36cfed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001de36e61660 .param/l "RType" 0 4 2, C4<000000>;
P_000001de36e61698 .param/l "add" 0 4 5, C4<100000>;
P_000001de36e616d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001de36e61708 .param/l "addu" 0 4 5, C4<100001>;
P_000001de36e61740 .param/l "and_" 0 4 5, C4<100100>;
P_000001de36e61778 .param/l "andi" 0 4 8, C4<001100>;
P_000001de36e617b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001de36e617e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001de36e61820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001de36e61858 .param/l "j" 0 4 12, C4<000010>;
P_000001de36e61890 .param/l "jal" 0 4 12, C4<000011>;
P_000001de36e618c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001de36e61900 .param/l "lw" 0 4 8, C4<100011>;
P_000001de36e61938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001de36e61970 .param/l "or_" 0 4 5, C4<100101>;
P_000001de36e619a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001de36e619e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001de36e61a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001de36e61a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001de36e61a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001de36e61ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001de36e61af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001de36e61b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001de36e61b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001de36e61ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001de36e61bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001de36da72e0_0 .var "PCsrc", 0 0;
v000001de36da6520_0 .net "funct", 5 0, L_000001de36eaf8d0;  alias, 1 drivers
v000001de36da7380_0 .net "opcode", 5 0, L_000001de36dadc70;  alias, 1 drivers
v000001de36da7560_0 .net "operand1", 31 0, L_000001de36e66270;  alias, 1 drivers
v000001de36da6340_0 .net "operand2", 31 0, L_000001de36ec0f90;  alias, 1 drivers
v000001de36da7600_0 .net "rst", 0 0, v000001de36dad770_0;  alias, 1 drivers
E_000001de36d662d0/0 .event anyedge, v000001de36d77540_0, v000001de36d76960_0, v000001de36da6b60_0, v000001de36d77860_0;
E_000001de36d662d0/1 .event anyedge, v000001de36d768c0_0;
E_000001de36d662d0 .event/or E_000001de36d662d0/0, E_000001de36d662d0/1;
S_000001de36cfef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001de36da76a0 .array "DataMem", 0 1023, 31 0;
v000001de36da7740_0 .net "address", 31 0, v000001de36da68e0_0;  alias, 1 drivers
v000001de36da77e0_0 .net "clock", 0 0, L_000001de36e66820;  1 drivers
v000001de36da6ca0_0 .net "data", 31 0, L_000001de36e66900;  alias, 1 drivers
v000001de36da6ac0_0 .var/i "i", 31 0;
v000001de36da7920_0 .var "q", 31 0;
v000001de36da7ba0_0 .net "rden", 0 0, v000001de36d772c0_0;  alias, 1 drivers
v000001de36da6480_0 .net "wren", 0 0, v000001de36d77cc0_0;  alias, 1 drivers
E_000001de36d65e50 .event posedge, v000001de36da77e0_0;
S_000001de36e61c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001de36d6f570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001de36d65790 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001de36da6660_0 .net "PCin", 31 0, L_000001de36eb0870;  alias, 1 drivers
v000001de36da7e20_0 .var "PCout", 31 0;
v000001de36da5f80_0 .net "clk", 0 0, L_000001de36e665f0;  alias, 1 drivers
v000001de36da60c0_0 .net "rst", 0 0, v000001de36dad770_0;  alias, 1 drivers
    .scope S_000001de36cfed90;
T_0 ;
    %wait E_000001de36d662d0;
    %load/vec4 v000001de36da7600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de36da72e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001de36da7380_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001de36da7560_0;
    %load/vec4 v000001de36da6340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001de36da7380_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001de36da7560_0;
    %load/vec4 v000001de36da6340_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001de36da7380_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001de36da7380_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001de36da7380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001de36da6520_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001de36da72e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001de36e61c20;
T_1 ;
    %wait E_000001de36d65610;
    %load/vec4 v000001de36da60c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001de36da7e20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001de36da6660_0;
    %assign/vec4 v000001de36da7e20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001de36d80d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36d77040_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001de36d77040_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de36d77040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %load/vec4 v000001de36d77040_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de36d77040_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36d76d20, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001de36d80b80;
T_3 ;
    %wait E_000001de36d64a10;
    %load/vec4 v000001de36d77540_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001de36d76dc0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de36d77cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de36d77220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de36d772c0_0, 0;
    %assign/vec4 v000001de36d76a00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001de36d76dc0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001de36d78620_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001de36d76c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001de36d78580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001de36d77cc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001de36d77220_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001de36d772c0_0, 0, 1;
    %store/vec4 v000001de36d76a00_0, 0, 1;
    %load/vec4 v000001de36d76960_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76dc0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %load/vec4 v000001de36d768c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de36d76a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d772c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d78580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d77220_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d77cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de36d76c80_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de36d78620_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001de36d16550;
T_4 ;
    %wait E_000001de36d65610;
    %fork t_1, S_000001de36d166e0;
    %jmp t_0;
    .scope S_000001de36d166e0;
t_1 ;
    %load/vec4 v000001de36da6d40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36d774a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001de36d774a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de36d774a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36da7a60, 0, 4;
    %load/vec4 v000001de36d774a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de36d774a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001de36da62a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001de36da6de0_0;
    %load/vec4 v000001de36da71a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36da7a60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36da7a60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001de36d16550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001de36d16550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36da6020_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001de36da6020_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001de36da6020_0;
    %ix/getv/s 4, v000001de36da6020_0;
    %load/vec4a v000001de36da7a60, 4;
    %ix/getv/s 4, v000001de36da6020_0;
    %load/vec4a v000001de36da7a60, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001de36da6020_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de36da6020_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001de36d14c00;
T_6 ;
    %wait E_000001de36d66210;
    %load/vec4 v000001de36da7880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001de36da7240_0;
    %load/vec4 v000001de36da63e0_0;
    %add;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001de36da7240_0;
    %load/vec4 v000001de36da63e0_0;
    %sub;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001de36da7240_0;
    %load/vec4 v000001de36da63e0_0;
    %and;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001de36da7240_0;
    %load/vec4 v000001de36da63e0_0;
    %or;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001de36da7240_0;
    %load/vec4 v000001de36da63e0_0;
    %xor;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001de36da7240_0;
    %load/vec4 v000001de36da63e0_0;
    %or;
    %inv;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001de36da7240_0;
    %load/vec4 v000001de36da63e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001de36da63e0_0;
    %load/vec4 v000001de36da7240_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001de36da7240_0;
    %ix/getv 4, v000001de36da63e0_0;
    %shiftl 4;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001de36da7240_0;
    %ix/getv 4, v000001de36da63e0_0;
    %shiftr 4;
    %assign/vec4 v000001de36da68e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001de36cfef20;
T_7 ;
    %wait E_000001de36d65e50;
    %load/vec4 v000001de36da7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001de36da7740_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001de36da76a0, 4;
    %assign/vec4 v000001de36da7920_0, 0;
T_7.0 ;
    %load/vec4 v000001de36da6480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001de36da6ca0_0;
    %ix/getv 3, v000001de36da7740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36da76a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001de36cfef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36da6ac0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001de36da6ac0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de36da6ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de36da76a0, 0, 4;
    %load/vec4 v000001de36da6ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de36da6ac0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001de36cfef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36da6ac0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001de36da6ac0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001de36da6ac0_0;
    %load/vec4a v000001de36da76a0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001de36da6ac0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001de36da6ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de36da6ac0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001de36d6f570;
T_10 ;
    %wait E_000001de36d65610;
    %load/vec4 v000001de36dac9b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001de36dadb30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001de36dadb30_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001de36dadb30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001de36d6f250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de36dad3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de36dad770_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001de36d6f250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001de36dad3b0_0;
    %inv;
    %assign/vec4 v000001de36dad3b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001de36d6f250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36dad770_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de36dad770_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001de36dad6d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
