Classic Timing Analyzer report for hardware
Mon Apr 23 18:06:36 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.217 ns                         ; reset                     ; controlador:ctrl|state[4]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 34.429 ns                        ; controlador:ctrl|state[2] ; Alu[31]                    ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.303 ns                        ; reset                     ; controlador:ctrl|state[0]  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 35.78 MHz ( period = 27.945 ns ) ; controlador:ctrl|state[2] ; Registrador:PCreg|Saida[6] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 35.78 MHz ( period = 27.945 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.655 ns               ;
; N/A                                     ; 35.94 MHz ( period = 27.822 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.565 ns               ;
; N/A                                     ; 35.97 MHz ( period = 27.800 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.540 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.771 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.521 ns               ;
; N/A                                     ; 36.01 MHz ( period = 27.771 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.521 ns               ;
; N/A                                     ; 36.04 MHz ( period = 27.745 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.489 ns               ;
; N/A                                     ; 36.04 MHz ( period = 27.745 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.489 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.714 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.432 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.714 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.432 ns               ;
; N/A                                     ; 36.09 MHz ( period = 27.711 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.418 ns               ;
; N/A                                     ; 36.09 MHz ( period = 27.710 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.420 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.648 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.431 ns               ;
; N/A                                     ; 36.17 MHz ( period = 27.648 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.431 ns               ;
; N/A                                     ; 36.19 MHz ( period = 27.631 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.371 ns               ;
; N/A                                     ; 36.19 MHz ( period = 27.631 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.371 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.626 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.406 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.626 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.406 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.623 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.406 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.623 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.406 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.623 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.406 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.622 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.399 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.622 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.405 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.622 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.399 ns               ;
; N/A                                     ; 36.21 MHz ( period = 27.616 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.393 ns               ;
; N/A                                     ; 36.23 MHz ( period = 27.605 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.375 ns               ;
; N/A                                     ; 36.23 MHz ( period = 27.605 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.375 ns               ;
; N/A                                     ; 36.23 MHz ( period = 27.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.374 ns               ;
; N/A                                     ; 36.23 MHz ( period = 27.600 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.374 ns               ;
; N/A                                     ; 36.24 MHz ( period = 27.591 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.342 ns               ;
; N/A                                     ; 36.24 MHz ( period = 27.591 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.342 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.588 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.328 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.587 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.297 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.583 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.326 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.580 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.298 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.580 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.298 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.580 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.298 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.580 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.298 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.580 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.298 ns               ;
; N/A                                     ; 36.26 MHz ( period = 27.580 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.298 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.574 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.295 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.574 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.295 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.573 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.296 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.569 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.317 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.569 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.317 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.566 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.303 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.561 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.312 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.561 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.312 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.547 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.257 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.545 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.288 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.536 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.286 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.536 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.286 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.529 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.272 ns               ;
; N/A                                     ; 36.35 MHz ( period = 27.510 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.254 ns               ;
; N/A                                     ; 36.35 MHz ( period = 27.510 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.254 ns               ;
; N/A                                     ; 36.35 MHz ( period = 27.508 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.281 ns               ;
; N/A                                     ; 36.35 MHz ( period = 27.508 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.281 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.500 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.316 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.500 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.316 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.500 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.316 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.499 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.315 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.496 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.236 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.493 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.303 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.486 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.229 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.486 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.256 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.486 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.256 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.482 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.285 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.482 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.285 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.481 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.224 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.479 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.197 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.479 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.197 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.478 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.291 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.478 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.291 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.478 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.291 ns               ;
; N/A                                     ; 36.39 MHz ( period = 27.477 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.290 ns               ;
; N/A                                     ; 36.40 MHz ( period = 27.476 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.183 ns               ;
; N/A                                     ; 36.40 MHz ( period = 27.471 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.278 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.460 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.260 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.460 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.260 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.457 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.208 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.457 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.208 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.457 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.208 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.457 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.208 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.457 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.208 ns               ;
; N/A                                     ; 36.42 MHz ( period = 27.457 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.208 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.451 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.205 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.451 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.205 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.450 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.202 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.450 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.202 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.450 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.206 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.438 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.222 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.438 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.222 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.183 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.183 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.183 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.183 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.183 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.435 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.183 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.429 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.180 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.429 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.180 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.428 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.181 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.416 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.197 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.416 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.197 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.413 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.163 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.413 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.163 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.411 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.154 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.409 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.192 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.409 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.192 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.396 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.136 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.396 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.136 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.388 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.171 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.388 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.171 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.388 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.171 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.387 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.131 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.387 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.170 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.387 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.131 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.383 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.160 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.383 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.160 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.381 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.158 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.373 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.123 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.373 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.123 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.154 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.154 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.370 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.140 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.370 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.140 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.356 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.074 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.356 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.074 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.138 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.138 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.353 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.060 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.352 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.103 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.352 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.103 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.350 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.090 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.349 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.089 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.347 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.091 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.347 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.091 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.345 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.063 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.345 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.063 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.345 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.063 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.345 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.063 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.345 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.063 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.345 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.122 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.345 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.063 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.345 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.122 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.339 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.060 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.339 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.060 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.338 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.061 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.329 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.106 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.329 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.106 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.327 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.112 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.327 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.112 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.326 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.077 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.326 ns )                    ; controlador:ctrl|state[5]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.077 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.102 ns               ;
; N/A                                     ; 36.60 MHz ( period = 27.322 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.102 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.316 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.034 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.316 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.034 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.314 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.065 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.314 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.065 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.313 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.020 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.312 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.095 ns               ;
; N/A                                     ; 36.61 MHz ( period = 27.312 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.095 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.311 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.051 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.307 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.090 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.307 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.090 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.305 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.087 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.305 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.087 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.298 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.038 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.298 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.049 ns               ;
; N/A                                     ; 36.63 MHz ( period = 27.298 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.049 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.296 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.070 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.296 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.070 ns               ;
; N/A                                     ; 36.64 MHz ( period = 27.295 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.035 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.286 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.063 ns               ;
; N/A                                     ; 36.65 MHz ( period = 27.286 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.063 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.281 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.058 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.281 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.058 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.273 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.273 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.269 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.042 ns               ;
; N/A                                     ; 36.67 MHz ( period = 27.269 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.042 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.265 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.265 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.013 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.265 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.048 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.265 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.048 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.265 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.048 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.264 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.047 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.262 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.999 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.012 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.012 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.077 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.077 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.261 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.077 ns               ;
; N/A                                     ; 36.68 MHz ( period = 27.260 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.076 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.258 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.035 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.255 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.006 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.255 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.006 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.254 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.064 ns               ;
; N/A                                     ; 36.69 MHz ( period = 27.252 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 26.992 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.250 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.001 ns               ;
; N/A                                     ; 36.70 MHz ( period = 27.250 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.001 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 4.217 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 2.620 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 2.533 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.551 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.551 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 1.551 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 34.429 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.306 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.284 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.194 ns  ; controlador:ctrl|state[5]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.071 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.067 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.031 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.029 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.013 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.980 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.970 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.965 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.895 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.834 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.782 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.694 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.628 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.506 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.489 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.366 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.348 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.344 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.254 ns  ; controlador:ctrl|state[5]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.225 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.203 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.131 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.127 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.113 ns  ; controlador:ctrl|state[5]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.091 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.089 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.073 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.040 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.030 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.025 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.990 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.986 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.955 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.950 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.948 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.932 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.899 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.894 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.889 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.884 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.842 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.814 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.754 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.753 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.701 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.688 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.613 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.566 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.547 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.425 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.060 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.747 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.735 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.723 ns  ; controlador:ctrl|state[2]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.612 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.600 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.594 ns  ; controlador:ctrl|state[2]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.590 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.578 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.500 ns  ; controlador:ctrl|state[5]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.488 ns  ; controlador:ctrl|state[5]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.471 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.449 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.377 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.373 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.365 ns  ; controlador:ctrl|state[0]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.361 ns  ; controlador:ctrl|state[1]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.359 ns  ; controlador:ctrl|state[5]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.340 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.338 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.337 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.335 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.325 ns  ; controlador:ctrl|state[4]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.323 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.319 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.307 ns  ; controlador:ctrl|state[3]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.286 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.276 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.274 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.271 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.264 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.259 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.236 ns  ; controlador:ctrl|state[0]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.232 ns  ; controlador:ctrl|state[1]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.217 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.201 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.196 ns  ; controlador:ctrl|state[4]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.195 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.194 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.189 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.178 ns  ; controlador:ctrl|state[3]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.145 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.140 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.135 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.130 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.128 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.120 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.105 ns  ; controlador:ctrl|state[5]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.088 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.080 ns  ; Registrador:PCreg|Saida[0]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.076 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.060 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 31.000 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.999 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.988 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.982 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.979 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.978 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.947 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.942 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.940 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.934 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.924 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.922 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.891 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.881 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.876 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.859 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.812 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.807 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.806 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.801 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.800 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.799 ns  ; Registrador:PCreg|Saida[1]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.793 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.745 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.693 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.678 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.671 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.666 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.656 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.605 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.566 ns  ; controlador:ctrl|state[5]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.539 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.443 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.439 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.417 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.413 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.403 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.401 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.398 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.385 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.352 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.342 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.337 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.267 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.257 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.237 ns  ; Registrador:B|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.212 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.206 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.154 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.140 ns  ; Registrador:PCreg|Saida[0]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.066 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.000 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.999 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.994 ns  ; Registrador:B|Saida[4]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.967 ns  ; Registrador:A|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.878 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.859 ns  ; Registrador:PCreg|Saida[1]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.827 ns  ; Registrador:PCreg|Saida[2]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.810 ns  ; Registrador:B|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.718 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.700 ns  ; Registrador:A|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.537 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.502 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.473 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.379 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.366 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 29.357 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.354 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.332 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.297 ns  ; Registrador:B|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.272 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.267 ns  ; controlador:ctrl|state[5]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.256 ns  ; Registrador:PCreg|Saida[3]       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.225 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.156 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.144 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.140 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.131 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.108 ns  ; Registrador:B|Saida[5]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.104 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.102 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.086 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.054 ns  ; Registrador:B|Saida[4]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.053 ns  ; Registrador:B|Saida[0]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 29.053 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.043 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.041 ns  ; Registrador:B|Saida[0]           ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.038 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.027 ns  ; Registrador:A|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.971 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 28.968 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 28.913 ns  ; Registrador:B|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 28.912 ns  ; Registrador:B|Saida[0]           ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 28.907 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.303 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -1.303 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -1.303 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.427 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -2.171 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -2.372 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 23 18:06:36 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 35.78 MHz between source register "controlador:ctrl|state[2]" and destination register "Registrador:PCreg|Saida[6]" (period= 27.945 ns)
    Info: + Longest register to register delay is 27.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y34_N1; Fanout = 49; REG Node = 'controlador:ctrl|state[2]'
        Info: 2: + IC(0.982 ns) + CELL(0.322 ns) = 1.304 ns; Loc. = LCCOMB_X49_Y34_N8; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux0~0'
        Info: 3: + IC(0.301 ns) + CELL(0.322 ns) = 1.927 ns; Loc. = LCCOMB_X49_Y34_N10; Fanout = 3; COMB Node = 'AluControl:AluControl|Mux0~1'
        Info: 4: + IC(0.860 ns) + CELL(0.322 ns) = 3.109 ns; Loc. = LCCOMB_X52_Y34_N10; Fanout = 3; COMB Node = 'AluControl:AluControl|ULAOpSelector[2]~2'
        Info: 5: + IC(0.335 ns) + CELL(0.544 ns) = 3.988 ns; Loc. = LCCOMB_X52_Y34_N28; Fanout = 32; COMB Node = 'Ula32:ULA|Mux42~2'
        Info: 6: + IC(0.553 ns) + CELL(0.521 ns) = 5.062 ns; Loc. = LCCOMB_X51_Y34_N18; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.305 ns) + CELL(0.491 ns) = 5.858 ns; Loc. = LCCOMB_X51_Y34_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~4'
        Info: 8: + IC(0.312 ns) + CELL(0.319 ns) = 6.489 ns; Loc. = LCCOMB_X51_Y34_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~5'
        Info: 9: + IC(0.894 ns) + CELL(0.178 ns) = 7.561 ns; Loc. = LCCOMB_X51_Y32_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 10: + IC(0.294 ns) + CELL(0.178 ns) = 8.033 ns; Loc. = LCCOMB_X51_Y32_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~7'
        Info: 11: + IC(0.305 ns) + CELL(0.178 ns) = 8.516 ns; Loc. = LCCOMB_X51_Y32_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 12: + IC(0.296 ns) + CELL(0.319 ns) = 9.131 ns; Loc. = LCCOMB_X51_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 13: + IC(0.296 ns) + CELL(0.178 ns) = 9.605 ns; Loc. = LCCOMB_X51_Y32_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 14: + IC(0.297 ns) + CELL(0.322 ns) = 10.224 ns; Loc. = LCCOMB_X51_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 15: + IC(0.299 ns) + CELL(0.178 ns) = 10.701 ns; Loc. = LCCOMB_X51_Y32_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 16: + IC(0.296 ns) + CELL(0.319 ns) = 11.316 ns; Loc. = LCCOMB_X51_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~13'
        Info: 17: + IC(0.303 ns) + CELL(0.178 ns) = 11.797 ns; Loc. = LCCOMB_X51_Y32_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 18: + IC(0.293 ns) + CELL(0.178 ns) = 12.268 ns; Loc. = LCCOMB_X51_Y32_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~15'
        Info: 19: + IC(0.303 ns) + CELL(0.178 ns) = 12.749 ns; Loc. = LCCOMB_X51_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 20: + IC(0.296 ns) + CELL(0.178 ns) = 13.223 ns; Loc. = LCCOMB_X51_Y32_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 21: + IC(0.304 ns) + CELL(0.178 ns) = 13.705 ns; Loc. = LCCOMB_X51_Y32_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 22: + IC(0.297 ns) + CELL(0.319 ns) = 14.321 ns; Loc. = LCCOMB_X51_Y32_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~19'
        Info: 23: + IC(0.799 ns) + CELL(0.178 ns) = 15.298 ns; Loc. = LCCOMB_X47_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 24: + IC(0.294 ns) + CELL(0.178 ns) = 15.770 ns; Loc. = LCCOMB_X47_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~21'
        Info: 25: + IC(0.308 ns) + CELL(0.178 ns) = 16.256 ns; Loc. = LCCOMB_X47_Y32_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 26: + IC(0.295 ns) + CELL(0.178 ns) = 16.729 ns; Loc. = LCCOMB_X47_Y32_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~23'
        Info: 27: + IC(0.309 ns) + CELL(0.178 ns) = 17.216 ns; Loc. = LCCOMB_X47_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 28: + IC(0.296 ns) + CELL(0.319 ns) = 17.831 ns; Loc. = LCCOMB_X47_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~25'
        Info: 29: + IC(0.310 ns) + CELL(0.178 ns) = 18.319 ns; Loc. = LCCOMB_X47_Y32_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 30: + IC(0.294 ns) + CELL(0.319 ns) = 18.932 ns; Loc. = LCCOMB_X47_Y32_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~27'
        Info: 31: + IC(0.303 ns) + CELL(0.178 ns) = 19.413 ns; Loc. = LCCOMB_X47_Y32_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 32: + IC(0.298 ns) + CELL(0.322 ns) = 20.033 ns; Loc. = LCCOMB_X47_Y32_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~29'
        Info: 33: + IC(0.302 ns) + CELL(0.178 ns) = 20.513 ns; Loc. = LCCOMB_X47_Y32_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 34: + IC(0.303 ns) + CELL(0.178 ns) = 20.994 ns; Loc. = LCCOMB_X47_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~31'
        Info: 35: + IC(0.313 ns) + CELL(0.178 ns) = 21.485 ns; Loc. = LCCOMB_X47_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~33'
        Info: 36: + IC(0.302 ns) + CELL(0.178 ns) = 21.965 ns; Loc. = LCCOMB_X47_Y32_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~34'
        Info: 37: + IC(0.921 ns) + CELL(0.178 ns) = 23.064 ns; Loc. = LCCOMB_X48_Y35_N10; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]'
        Info: 38: + IC(0.296 ns) + CELL(0.178 ns) = 23.538 ns; Loc. = LCCOMB_X48_Y35_N22; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[31]~29'
        Info: 39: + IC(0.304 ns) + CELL(0.416 ns) = 24.258 ns; Loc. = LCCOMB_X48_Y35_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 40: + IC(0.293 ns) + CELL(0.178 ns) = 24.729 ns; Loc. = LCCOMB_X48_Y35_N0; Fanout = 2; COMB Node = 'comb~5'
        Info: 41: + IC(0.310 ns) + CELL(0.178 ns) = 25.217 ns; Loc. = LCCOMB_X48_Y35_N26; Fanout = 1; COMB Node = 'comb~8'
        Info: 42: + IC(0.290 ns) + CELL(0.178 ns) = 25.685 ns; Loc. = LCCOMB_X48_Y35_N12; Fanout = 29; COMB Node = 'comb~9'
        Info: 43: + IC(1.212 ns) + CELL(0.758 ns) = 27.655 ns; Loc. = LCFF_X51_Y36_N1; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[6]'
        Info: Total cell delay = 10.882 ns ( 39.35 % )
        Info: Total interconnect delay = 16.773 ns ( 60.65 % )
    Info: - Smallest clock skew is -0.051 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.017 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.265 ns) + CELL(0.602 ns) = 3.017 ns; Loc. = LCFF_X51_Y36_N1; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[6]'
            Info: Total cell delay = 1.628 ns ( 53.96 % )
            Info: Total interconnect delay = 1.389 ns ( 46.04 % )
        Info: - Longest clock path from clock "clock" to source register is 3.068 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.316 ns) + CELL(0.602 ns) = 3.068 ns; Loc. = LCFF_X48_Y34_N1; Fanout = 49; REG Node = 'controlador:ctrl|state[2]'
            Info: Total cell delay = 1.628 ns ( 53.06 % )
            Info: Total interconnect delay = 1.440 ns ( 46.94 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is 4.217 ns
    Info: + Longest pin to register delay is 7.323 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(3.099 ns) + CELL(0.455 ns) = 4.580 ns; Loc. = LCCOMB_X45_Y34_N30; Fanout = 2; COMB Node = 'controlador:ctrl|state~2'
        Info: 3: + IC(0.308 ns) + CELL(0.516 ns) = 5.404 ns; Loc. = LCCOMB_X45_Y34_N0; Fanout = 1; COMB Node = 'controlador:ctrl|state~3'
        Info: 4: + IC(0.317 ns) + CELL(0.178 ns) = 5.899 ns; Loc. = LCCOMB_X45_Y34_N12; Fanout = 1; COMB Node = 'controlador:ctrl|state~8'
        Info: 5: + IC(0.807 ns) + CELL(0.521 ns) = 7.227 ns; Loc. = LCCOMB_X48_Y34_N6; Fanout = 1; COMB Node = 'controlador:ctrl|state~10'
        Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 7.323 ns; Loc. = LCFF_X48_Y34_N7; Fanout = 35; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 2.792 ns ( 38.13 % )
        Info: Total interconnect delay = 4.531 ns ( 61.87 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.068 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.316 ns) + CELL(0.602 ns) = 3.068 ns; Loc. = LCFF_X48_Y34_N7; Fanout = 35; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 53.06 % )
        Info: Total interconnect delay = 1.440 ns ( 46.94 % )
Info: tco from clock "clock" to destination pin "Alu[31]" through register "controlador:ctrl|state[2]" is 34.429 ns
    Info: + Longest clock path from clock "clock" to source register is 3.068 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.316 ns) + CELL(0.602 ns) = 3.068 ns; Loc. = LCFF_X48_Y34_N1; Fanout = 49; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 53.06 % )
        Info: Total interconnect delay = 1.440 ns ( 46.94 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 31.084 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y34_N1; Fanout = 49; REG Node = 'controlador:ctrl|state[2]'
        Info: 2: + IC(0.982 ns) + CELL(0.322 ns) = 1.304 ns; Loc. = LCCOMB_X49_Y34_N8; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux0~0'
        Info: 3: + IC(0.301 ns) + CELL(0.322 ns) = 1.927 ns; Loc. = LCCOMB_X49_Y34_N10; Fanout = 3; COMB Node = 'AluControl:AluControl|Mux0~1'
        Info: 4: + IC(0.860 ns) + CELL(0.322 ns) = 3.109 ns; Loc. = LCCOMB_X52_Y34_N10; Fanout = 3; COMB Node = 'AluControl:AluControl|ULAOpSelector[2]~2'
        Info: 5: + IC(0.335 ns) + CELL(0.544 ns) = 3.988 ns; Loc. = LCCOMB_X52_Y34_N28; Fanout = 32; COMB Node = 'Ula32:ULA|Mux42~2'
        Info: 6: + IC(0.553 ns) + CELL(0.521 ns) = 5.062 ns; Loc. = LCCOMB_X51_Y34_N18; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.305 ns) + CELL(0.491 ns) = 5.858 ns; Loc. = LCCOMB_X51_Y34_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~4'
        Info: 8: + IC(0.312 ns) + CELL(0.319 ns) = 6.489 ns; Loc. = LCCOMB_X51_Y34_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~5'
        Info: 9: + IC(0.894 ns) + CELL(0.178 ns) = 7.561 ns; Loc. = LCCOMB_X51_Y32_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~6'
        Info: 10: + IC(0.294 ns) + CELL(0.178 ns) = 8.033 ns; Loc. = LCCOMB_X51_Y32_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~7'
        Info: 11: + IC(0.305 ns) + CELL(0.178 ns) = 8.516 ns; Loc. = LCCOMB_X51_Y32_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 12: + IC(0.296 ns) + CELL(0.319 ns) = 9.131 ns; Loc. = LCCOMB_X51_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~9'
        Info: 13: + IC(0.296 ns) + CELL(0.178 ns) = 9.605 ns; Loc. = LCCOMB_X51_Y32_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~10'
        Info: 14: + IC(0.297 ns) + CELL(0.322 ns) = 10.224 ns; Loc. = LCCOMB_X51_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~11'
        Info: 15: + IC(0.299 ns) + CELL(0.178 ns) = 10.701 ns; Loc. = LCCOMB_X51_Y32_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~12'
        Info: 16: + IC(0.296 ns) + CELL(0.319 ns) = 11.316 ns; Loc. = LCCOMB_X51_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~13'
        Info: 17: + IC(0.303 ns) + CELL(0.178 ns) = 11.797 ns; Loc. = LCCOMB_X51_Y32_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~14'
        Info: 18: + IC(0.293 ns) + CELL(0.178 ns) = 12.268 ns; Loc. = LCCOMB_X51_Y32_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~15'
        Info: 19: + IC(0.303 ns) + CELL(0.178 ns) = 12.749 ns; Loc. = LCCOMB_X51_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~16'
        Info: 20: + IC(0.296 ns) + CELL(0.178 ns) = 13.223 ns; Loc. = LCCOMB_X51_Y32_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~17'
        Info: 21: + IC(0.304 ns) + CELL(0.178 ns) = 13.705 ns; Loc. = LCCOMB_X51_Y32_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~18'
        Info: 22: + IC(0.297 ns) + CELL(0.319 ns) = 14.321 ns; Loc. = LCCOMB_X51_Y32_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~19'
        Info: 23: + IC(0.799 ns) + CELL(0.178 ns) = 15.298 ns; Loc. = LCCOMB_X47_Y32_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~20'
        Info: 24: + IC(0.294 ns) + CELL(0.178 ns) = 15.770 ns; Loc. = LCCOMB_X47_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~21'
        Info: 25: + IC(0.308 ns) + CELL(0.178 ns) = 16.256 ns; Loc. = LCCOMB_X47_Y32_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~22'
        Info: 26: + IC(0.295 ns) + CELL(0.178 ns) = 16.729 ns; Loc. = LCCOMB_X47_Y32_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~23'
        Info: 27: + IC(0.309 ns) + CELL(0.178 ns) = 17.216 ns; Loc. = LCCOMB_X47_Y32_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~24'
        Info: 28: + IC(0.296 ns) + CELL(0.319 ns) = 17.831 ns; Loc. = LCCOMB_X47_Y32_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~25'
        Info: 29: + IC(0.310 ns) + CELL(0.178 ns) = 18.319 ns; Loc. = LCCOMB_X47_Y32_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~26'
        Info: 30: + IC(0.294 ns) + CELL(0.319 ns) = 18.932 ns; Loc. = LCCOMB_X47_Y32_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~27'
        Info: 31: + IC(0.303 ns) + CELL(0.178 ns) = 19.413 ns; Loc. = LCCOMB_X47_Y32_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~28'
        Info: 32: + IC(0.298 ns) + CELL(0.322 ns) = 20.033 ns; Loc. = LCCOMB_X47_Y32_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~29'
        Info: 33: + IC(0.302 ns) + CELL(0.178 ns) = 20.513 ns; Loc. = LCCOMB_X47_Y32_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~30'
        Info: 34: + IC(0.303 ns) + CELL(0.178 ns) = 20.994 ns; Loc. = LCCOMB_X47_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~31'
        Info: 35: + IC(0.313 ns) + CELL(0.178 ns) = 21.485 ns; Loc. = LCCOMB_X47_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~33'
        Info: 36: + IC(0.302 ns) + CELL(0.178 ns) = 21.965 ns; Loc. = LCCOMB_X47_Y32_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~34'
        Info: 37: + IC(0.921 ns) + CELL(0.178 ns) = 23.064 ns; Loc. = LCCOMB_X48_Y35_N10; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]'
        Info: 38: + IC(0.296 ns) + CELL(0.178 ns) = 23.538 ns; Loc. = LCCOMB_X48_Y35_N22; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[31]~29'
        Info: 39: + IC(4.550 ns) + CELL(2.996 ns) = 31.084 ns; Loc. = PIN_AG16; Fanout = 0; PIN Node = 'Alu[31]'
        Info: Total cell delay = 12.170 ns ( 39.15 % )
        Info: Total interconnect delay = 18.914 ns ( 60.85 % )
Info: th for register "controlador:ctrl|state[2]" (data pin = "reset", clock pin = "clock") is -1.303 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.068 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1386; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.316 ns) + CELL(0.602 ns) = 3.068 ns; Loc. = LCFF_X48_Y34_N1; Fanout = 49; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 53.06 % )
        Info: Total interconnect delay = 1.440 ns ( 46.94 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.657 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(3.051 ns) + CELL(0.580 ns) = 4.657 ns; Loc. = LCFF_X48_Y34_N1; Fanout = 49; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.606 ns ( 34.49 % )
        Info: Total interconnect delay = 3.051 ns ( 65.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Mon Apr 23 18:06:37 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


