
namespace eval pcie_ss {
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {QSYS_SIMDIR} {
    set design_files [dict create]
    dict set design_files "pcie_ss_altera_iopll_1931_xyd2gri.vo"                                                    "$QSYS_SIMDIR/../altera_iopll_1931/sim/pcie_ss_altera_iopll_1931_xyd2gri.vo"                                                                            
    dict set design_files "intel_ptile_io_pll_250.v"                                                                "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/intel_ptile_io_pll_250.v"                                                                                 
    dict set design_files "pcie_ss_intel_pcie_ptile_ast_901_vijct7a.sv"                                             "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/pcie_ss_intel_pcie_ptile_ast_901_vijct7a.sv"                                                              
    dict set design_files "soft_logic_interfaces.sv"                                                                "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/soft_logic_interfaces.sv"                                                                                 
    dict set design_files "pcie_wrapper.sv"                                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/pcie_wrapper.sv"                                                                                          
    dict set design_files "altera_std_synchronizer_nocut.v"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/altera_std_synchronizer_nocut.v"                                                                          
    dict set design_files "ptile_pcie_adapter_wrapper.sv"                                                           "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/ptile_pcie_adapter_wrapper.sv"                                                                   
    dict set design_files "pcie_cii_ari_decode.sv"                                                                  "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/pcie_cii_ari_decode.sv"                                                              
    dict set design_files "pcie_cii_10bit_tag.sv"                                                                   "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/pcie_cii_10bit_tag.sv"                                                               
    dict set design_files "pcie_cii_workaround.sv"                                                                  "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/pcie_cii_workaround.sv"                                                              
    dict set design_files "phy_user_avmm_arb.sv"                                                                    "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/phy_user_avmm_arb.sv"                                                                
    dict set design_files "ptile_rst_seq.sv"                                                                        "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/ptile_rst_seq.sv"                                                                    
    dict set design_files "ptile_pcie_soft_glue.sv"                                                                 "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/ptile_pcie_soft_glue.sv"                                                             
    dict set design_files "ptile_pcie_user_avmm_adapter.sv"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/ptile_pcie_user_avmm_adapter.sv"                                                     
    dict set design_files "ptile_prs_soft_logic.sv"                                                                 "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/ptile_prs_soft_logic.sv"                                                             
    dict set design_files "whr_rx_deskew.sv"                                                                        "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/whr_rx_deskew.sv"                                                                    
    dict set design_files "whr_tx_deskew.sv"                                                                        "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/whr_tx_deskew.sv"                                                                    
    dict set design_files "wrlib_rx_aib_deskew.sv"                                                                  "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_rx_aib_deskew.sv"                                                              
    dict set design_files "wrlib_rx_aib_deskew_datapipe.sv"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_rx_aib_deskew_datapipe.sv"                                                     
    dict set design_files "wrlib_rx_aib_deskew_sm.sv"                                                               "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_rx_aib_deskew_sm.sv"                                                           
    dict set design_files "wrlib_ecc_dec_c78_d70.sv"                                                                "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_ecc_dec_c78_d70.sv"                                                            
    dict set design_files "whr_ecc_chk_deskew_top.sv"                                                               "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/whr_ecc_chk_deskew_top.sv"                                                           
    dict set design_files "whr_ecc_gen_top.sv"                                                                      "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/whr_ecc_gen_top.sv"                                                                  
    dict set design_files "wrlib_ecc_enc_d70_c78.sv"                                                                "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/wrlib_ecc_enc_d70_c78.sv"                                                            
    dict set design_files "gf_clkmux.sv"                                                                            "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/gf_clkmux.sv"                                                                        
    dict set design_files "pcie_decremental_cdt_wa.sv"                                                              "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/soft_logics/pcie_decremental_cdt_wa.sv"                                                          
    dict set design_files "intel_pcie_adapter_rx_if.sv"                                                             "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_single_segment/intel_pcie_adapter_rx_if.sv"                                     
    dict set design_files "intel_pcie_adapter_tx_if.sv"                                                             "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_single_segment/intel_pcie_adapter_tx_if.sv"                                     
    dict set design_files "intel_pcie_adapter_stos.sv"                                                              "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_single_segment/intel_pcie_adapter_stos.sv"                                      
    dict set design_files "intel_pcie_whr_gen4x8_adapter.sv"                                                        "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_adapter.sv"                                        
    dict set design_files "intel_pcie_whr_gen4x8_cfg_if.sv"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_cfg_if.sv"                                         
    dict set design_files "intel_pcie_whr_gen4x8_cii_if.sv"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_cii_if.sv"                                         
    dict set design_files "intel_pcie_whr_gen4x8_credit_if.sv"                                                      "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_credit_if.sv"                                      
    dict set design_files "intel_pcie_whr_gen4x8_dcfifo.sv"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_dcfifo.sv"                                         
    dict set design_files "intel_pcie_whr_gen4x8_error_if.sv"                                                       "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_error_if.sv"                                       
    dict set design_files "intel_pcie_whr_gen4x8_flr_if.sv"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_flr_if.sv"                                         
    dict set design_files "intel_pcie_whr_gen4x8_gpx3.sv"                                                           "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_gpx3.sv"                                           
    dict set design_files "intel_pcie_whr_gen4x8_hard_ip_status_if.sv"                                              "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_hard_ip_status_if.sv"                              
    dict set design_files "intel_pcie_whr_gen4x8_hot_plug_if.sv"                                                    "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_hot_plug_if.sv"                                    
    dict set design_files "intel_pcie_whr_gen4x8_int_if.sv"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_int_if.sv"                                         
    dict set design_files "intel_pcie_whr_gen4x8_pm_if.sv"                                                          "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_pm_if.sv"                                          
    dict set design_files "intel_pcie_whr_gen4x8_prs_if.sv"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_prs_if.sv"                                         
    dict set design_files "intel_pcie_whr_gen4x8_rx_st_if.sv"                                                       "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_rx_st_if.sv"                                       
    dict set design_files "intel_pcie_whr_gen4x8_sync_bit.sv"                                                       "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_bit.sv"                                       
    dict set design_files "intel_pcie_whr_gen4x8_sync_pulse.sv"                                                     "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_pulse.sv"                                     
    dict set design_files "intel_pcie_whr_gen4x8_sync_vec.sv"                                                       "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_sync_vec.sv"                                       
    dict set design_files "intel_pcie_whr_gen4x8_tx_st_if.sv"                                                       "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_tx_st_if.sv"                                       
    dict set design_files "intel_pcie_whr_gen4x8_vferr_if.sv"                                                       "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8/intel_pcie_whr_gen4x8_vferr_if.sv"                                       
    dict set design_files "intel_pcie_whr_gen4x8_avmm_adapter.sv"                                                   "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_adapter.sv"                              
    dict set design_files "intel_pcie_whr_gen4x8_avmm_cfg_if.sv"                                                    "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_cfg_if.sv"                               
    dict set design_files "intel_pcie_whr_gen4x8_avmm_cii_if.sv"                                                    "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_cii_if.sv"                               
    dict set design_files "intel_pcie_whr_gen4x8_avmm_credit_if.sv"                                                 "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_credit_if.sv"                            
    dict set design_files "intel_pcie_whr_gen4x8_avmm_dcfifo.sv"                                                    "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_dcfifo.sv"                               
    dict set design_files "intel_pcie_whr_gen4x8_avmm_error_if.sv"                                                  "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_error_if.sv"                             
    dict set design_files "intel_pcie_whr_gen4x8_avmm_flr_if.sv"                                                    "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_flr_if.sv"                               
    dict set design_files "intel_pcie_whr_gen4x8_avmm_gpx3.sv"                                                      "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_gpx3.sv"                                 
    dict set design_files "intel_pcie_whr_gen4x8_avmm_hard_ip_status_if.sv"                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_hard_ip_status_if.sv"                    
    dict set design_files "intel_pcie_whr_gen4x8_avmm_hot_plug_if.sv"                                               "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_hot_plug_if.sv"                          
    dict set design_files "intel_pcie_whr_gen4x8_avmm_int_if.sv"                                                    "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_int_if.sv"                               
    dict set design_files "intel_pcie_whr_gen4x8_avmm_pm_if.sv"                                                     "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_pm_if.sv"                                
    dict set design_files "intel_pcie_whr_gen4x8_avmm_prs_if.sv"                                                    "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_prs_if.sv"                               
    dict set design_files "intel_pcie_whr_gen4x8_avmm_rx_st_if.sv"                                                  "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_rx_st_if.sv"                             
    dict set design_files "intel_pcie_whr_gen4x8_avmm_sync_bit.sv"                                                  "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_bit.sv"                             
    dict set design_files "intel_pcie_whr_gen4x8_avmm_sync_pulse.sv"                                                "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_pulse.sv"                           
    dict set design_files "intel_pcie_whr_gen4x8_avmm_sync_vec.sv"                                                  "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_sync_vec.sv"                             
    dict set design_files "intel_pcie_whr_gen4x8_avmm_tx_st_if.sv"                                                  "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_gen4x8_avmm/intel_pcie_whr_gen4x8_avmm_tx_st_if.sv"                             
    dict set design_files "alt_mlab.v"                                                                              "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/adapters/adapter_common/alt_mlab.v"                                                              
    dict set design_files "intel_pcie_virtio_addrdc.v"                                                              "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_addrdc.v"                                                               
    dict set design_files "intel_pcie_virtio_rdwr_ctrl.v"                                                           "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_rdwr_ctrl.v"                                                            
    dict set design_files "intel_pcie_virtio_cfgmnt.v"                                                              "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_cfgmnt.v"                                                               
    dict set design_files "intel_pcie_virtio_cap_pfvfreg.v"                                                         "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_cap_pfvfreg.v"                                                          
    dict set design_files "intel_pcie_virtio_cfg_access_cap.v"                                                      "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_cfg_access_cap.v"                                                       
    dict set design_files "intel_pcie_virtio_dataflow.v"                                                            "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_dataflow.v"                                                             
    dict set design_files "intel_pcie_virtio_top.v"                                                                 "$QSYS_SIMDIR/../intel_pcie_ptile_ast_901/sim/synopsys/virtio/intel_pcie_virtio_top.v"                                                                  
    dict set design_files "pcie_ss_pcie_ss_intel_pcie_ptile_ast_100_yoa6s5q.v"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/pcie_ss_pcie_ss_intel_pcie_ptile_ast_100_yoa6s5q.v"                                                                    
    dict set design_files "pcie_ss_pcie_ss_100_v64ze7q.sv"                                                          "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pcie_ss_pcie_ss_100_v64ze7q.sv"                                                                               
    dict set design_files "hssi_ss_std_synchronizer_nocut.v"                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hssi_ss_std_synchronizer_nocut.v"                                                                             
    dict set design_files "SS_RST_SEQ.sv"                                                                           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/SS_RST_SEQ.sv"                                                                                                
    dict set design_files "pciess.sv"                                                                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pciess.sv"                                                                                                    
    dict set design_files "pciess_axis_latency.sv"                                                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pciess_axis_latency.sv"                                                                                       
    dict set design_files "pciess_dm_top.sv"                                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pciess_dm_top.sv"                                                                                             
    dict set design_files "pciess_hip_if_adaptor.sv"                                                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/pciess_hip_if_adaptor.sv"                                                                                     
    dict set design_files "ptile_tie_off.sv"                                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/ptile_tie_off.sv"                                                                                             
    dict set design_files "ss_tie_off.sv"                                                                           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/ss_tie_off.sv"                                                                                                
    dict set design_files "tile_if.sv"                                                                              "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/tile_if.sv"                                                                                                   
    dict set design_files "axis_avst_tx_adaptor.sv"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/axis_avst_tx_adaptor.sv"                                                                       
    dict set design_files "pciess_bp_debug.sv"                                                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_bp_debug.sv"                                                                            
    dict set design_files "pciess_cfg_ext_ctrl_shadow.sv"                                                           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_cfg_ext_ctrl_shadow.sv"                                                                 
    dict set design_files "pciess_cfg_if.sv"                                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_cfg_if.sv"                                                                              
    dict set design_files "pciess_clock_divider.sv"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_clock_divider.sv"                                                                       
    dict set design_files "pciess_cplto_if.sv"                                                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_cplto_if.sv"                                                                            
    dict set design_files "pciess_dual_port_ram.sv"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_dual_port_ram.sv"                                                                       
    dict set design_files "pciess_flr_if.sv"                                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_flr_if.sv"                                                                              
    dict set design_files "pciess_performance_monitor.sv"                                                           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_performance_monitor.sv"                                                                 
    dict set design_files "pciess_rx_adaptor.sv"                                                                    "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_adaptor.sv"                                                                          
    dict set design_files "pciess_rx_alignment.sv"                                                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_alignment.sv"                                                                        
    dict set design_files "pciess_rx_buf_limit_tdm.sv"                                                              "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_buf_limit_tdm.sv"                                                                    
    dict set design_files "pciess_rx_converter.sv"                                                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_converter.sv"                                                                        
    dict set design_files "pciess_rx_if.sv"                                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_rx_if.sv"                                                                               
    dict set design_files "pciess_sip_rst_seq.sv"                                                                   "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_sip_rst_seq.sv"                                                                         
    dict set design_files "pciess_tx_if.sv"                                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_tx_if.sv"                                                                               
    dict set design_files "pciess_txcrdt_if.sv"                                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_txcrdt_if.sv"                                                                           
    dict set design_files "pciess_vecsync.sv"                                                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_vecsync.sv"                                                                             
    dict set design_files "pciess_vecsync_handshake.sv"                                                             "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_vecsync_handshake.sv"                                                                   
    dict set design_files "pciess_vf_err_if.sv"                                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_vf_err_if.sv"                                                                           
    dict set design_files "pciess_virtio_if.sv"                                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_virtio_if.sv"                                                                           
    dict set design_files "pciess_data_pipeline.v"                                                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_data_pipeline.v"                                                                        
    dict set design_files "pciess_skid_buffer.v"                                                                    "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/pciess_skid_buffer.v"                                                                          
    dict set design_files "tx_adaptor.v"                                                                            "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_adaptor.v"                                                                                  
    dict set design_files "tx_alignment.v"                                                                          "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_alignment.v"                                                                                
    dict set design_files "tx_data_builder.v"                                                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_data_builder.v"                                                                             
    dict set design_files "tx_packer.v"                                                                             "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_packer.v"                                                                                   
    dict set design_files "tx_packer_steer.v"                                                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/hip_if_adaptor/tx_packer_steer.v"                                                                             
    dict set design_files "pciess_lite_csr_router.sv"                                                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/pciess_lite_csr_router.sv"                                                                           
    dict set design_files "pciess_lite_csr_termination.sv"                                                          "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/pciess_lite_csr_termination.sv"                                                                      
    dict set design_files "pciess_lite_mstr2slv.sv"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/pciess_lite_mstr2slv.sv"                                                                             
    dict set design_files "altera_avalon_st_pipeline_base.v"                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_avalon_st_pipeline_base.v"                                                       
    dict set design_files "axilite2avmm_altera_avalon_sc_fifo_1930_k6mjsxi.v"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_sc_fifo_1930_k6mjsxi.v"                                      
    dict set design_files "axilite2avmm_altera_avalon_sc_fifo_1931_vhmcgqy.v"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_sc_fifo_1931_vhmcgqy.v"                                      
    dict set design_files "axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_hakmqfa.v" "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1920_hakmqfa.v"
    dict set design_files "axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_jbc3qia.v" "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1922_jbc3qia.v"
    dict set design_files "axilite2avmm_altera_mm_interconnect_1920_26oqrzi.v"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_26oqrzi.v"                                     
    dict set design_files "axilite2avmm_altera_mm_interconnect_1920_acsynmy.v"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_acsynmy.v"                                     
    dict set design_files "axilite2avmm_altera_mm_interconnect_1920_ym4zosy.v"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_ym4zosy.v"                                     
    dict set design_files "axilite2avmm_altera_mm_interconnect_1920_pa6lewq.v"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_mm_interconnect_1920_pa6lewq.v"                                     
    dict set design_files "altera_default_burst_converter.sv"                                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_default_burst_converter.sv"                                                      
    dict set design_files "altera_incr_burst_converter.sv"                                                          "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_incr_burst_converter.sv"                                                         
    dict set design_files "altera_merlin_address_alignment.sv"                                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_address_alignment.sv"                                                     
    dict set design_files "altera_merlin_arbitrator.sv"                                                             "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_arbitrator.sv"                                                            
    dict set design_files "altera_merlin_burst_adapter_13_1.sv"                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_burst_adapter_13_1.sv"                                                    
    dict set design_files "altera_merlin_burst_adapter_new.sv"                                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_burst_adapter_new.sv"                                                     
    dict set design_files "altera_merlin_burst_adapter_uncmpr.sv"                                                   "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_burst_adapter_uncmpr.sv"                                                  
    dict set design_files "altera_merlin_burst_uncompressor.sv"                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_merlin_burst_uncompressor.sv"                                                    
    dict set design_files "altera_wrap_burst_converter.sv"                                                          "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/altera_wrap_burst_converter.sv"                                                         
    dict set design_files "axilite2avmm_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                            "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_avalon_st_pipeline_stage_1920_zterisq.sv"                           
    dict set design_files "axilite2avmm_altera_merlin_axi_master_ni_1930_cu5nexq.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_axi_master_ni_1930_cu5nexq.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_axi_master_ni_1940_xmlitzq.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_axi_master_ni_1940_xmlitzq.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_burst_adapter_1920_g6zu54y.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_1920_g6zu54y.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_burst_adapter_1922_5v3mlwa.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_burst_adapter_1922_5v3mlwa.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_demultiplexer_1920_bws7uly.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_bws7uly.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_demultiplexer_1921_2jjsjtq.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_2jjsjtq.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_demultiplexer_1920_ck2l75y.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_ck2l75y.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_demultiplexer_1920_oczh5ji.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_oczh5ji.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_demultiplexer_1920_oq2s7va.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1920_oq2s7va.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_demultiplexer_1921_fnq7uba.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_fnq7uba.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_demultiplexer_1921_da2tzxy.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_da2tzxy.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_multiplexer_1920_dumu24y.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_dumu24y.sv"                                 
    dict set design_files "axilite2avmm_altera_merlin_demultiplexer_1921_pni7fky.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_demultiplexer_1921_pni7fky.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_multiplexer_1921_5yannri.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_5yannri.sv"                                 
    dict set design_files "axilite2avmm_altera_merlin_multiplexer_1920_xeluupi.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_xeluupi.sv"                                 
    dict set design_files "axilite2avmm_altera_merlin_multiplexer_1920_gejqeai.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_gejqeai.sv"                                 
    dict set design_files "axilite2avmm_altera_merlin_multiplexer_1920_suhnssy.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1920_suhnssy.sv"                                 
    dict set design_files "axilite2avmm_altera_merlin_router_1920_iryshni.sv"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_iryshni.sv"                                      
    dict set design_files "axilite2avmm_altera_merlin_multiplexer_1921_h35c2kq.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_h35c2kq.sv"                                 
    dict set design_files "axilite2avmm_altera_merlin_multiplexer_1921_okvrqsy.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_okvrqsy.sv"                                 
    dict set design_files "axilite2avmm_altera_merlin_multiplexer_1921_xygaaay.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_multiplexer_1921_xygaaay.sv"                                 
    dict set design_files "axilite2avmm_altera_merlin_router_1920_nanknwi.sv"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_nanknwi.sv"                                      
    dict set design_files "axilite2avmm_altera_merlin_router_1920_tqzuepq.sv"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_tqzuepq.sv"                                      
    dict set design_files "axilite2avmm_altera_merlin_router_1920_wvxyuqi.sv"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1920_wvxyuqi.sv"                                      
    dict set design_files "axilite2avmm_altera_merlin_router_1921_76klkky.sv"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_76klkky.sv"                                      
    dict set design_files "axilite2avmm_altera_merlin_router_1921_hxw7oli.sv"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_hxw7oli.sv"                                      
    dict set design_files "axilite2avmm_altera_merlin_router_1921_pjkmcfq.sv"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_pjkmcfq.sv"                                      
    dict set design_files "axilite2avmm_altera_merlin_router_1921_pb3eg3a.sv"                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_router_1921_pb3eg3a.sv"                                      
    dict set design_files "axilite2avmm_altera_merlin_slave_agent_191_ncfkfri.sv"                                   "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_slave_agent_191_ncfkfri.sv"                                  
    dict set design_files "axilite2avmm_altera_merlin_slave_translator_191_x56fcki.sv"                              "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_slave_translator_191_x56fcki.sv"                             
    dict set design_files "axilite2avmm_altera_merlin_width_adapter_1920_5tam35i.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_5tam35i.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_width_adapter_1920_5wapfci.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_5wapfci.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_width_adapter_1920_vy7vyvq.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_vy7vyvq.sv"                               
    dict set design_files "axilite2avmm_altera_merlin_width_adapter_1920_wr7sa6q.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/axilite2avmm/axilite2avmm_altera_merlin_width_adapter_1920_wr7sa6q.sv"                               
    dict set design_files "pciess_dm_msix_gen_ctrl_csr.v"                                                           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/csr/pciess_dm_msix_gen_ctrl_csr.v"                                                                   
    dict set design_files "pciess_hia_csr.v"                                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/lite_csr/csr/pciess_hia_csr.v"                                                                                
    dict set design_files "altera_avalon_st_pipeline_base.v"                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_avalon_st_pipeline_base.v"                                                                
    dict set design_files "avmm2axi4lite.v"                                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite.v"                                                                                 
    dict set design_files "avmm2axi4lite_altera_avalon_sc_fifo_1930_k6mjsxi.v"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_avalon_sc_fifo_1930_k6mjsxi.v"                                              
    dict set design_files "avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_yta3zky.v"           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1931_yta3zky.v"                   
    dict set design_files "avmm2axi4lite_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_72eqwma.v"         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_72eqwma.v"                 
    dict set design_files "avmm2axi4lite_altera_mm_interconnect_1920_6662vgi.v"                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_mm_interconnect_1920_6662vgi.v"                                             
    dict set design_files "avmm2axi4lite_altera_mm_interconnect_1920_tvpfnhq.v"                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_mm_interconnect_1920_tvpfnhq.v"                                             
    dict set design_files "altera_merlin_address_alignment.sv"                                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_merlin_address_alignment.sv"                                                              
    dict set design_files "altera_merlin_arbitrator.sv"                                                             "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_merlin_arbitrator.sv"                                                                     
    dict set design_files "altera_merlin_burst_uncompressor.sv"                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_merlin_burst_uncompressor.sv"                                                             
    dict set design_files "altera_merlin_reorder_memory.sv"                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/altera_merlin_reorder_memory.sv"                                                                 
    dict set design_files "avmm2axi4lite_altera_merlin_axi_slave_ni_1931_3dzbuna.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_3dzbuna.sv"                                        
    dict set design_files "avmm2axi4lite_altera_merlin_axi_slave_ni_1931_4jcgaiy.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_4jcgaiy.sv"                                        
    dict set design_files "avmm2axi4lite_altera_merlin_axi_slave_ni_1931_ar2kc3a.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_ar2kc3a.sv"                                        
    dict set design_files "avmm2axi4lite_altera_merlin_axi_slave_ni_1931_j4sglka.sv"                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_axi_slave_ni_1931_j4sglka.sv"                                        
    dict set design_files "avmm2axi4lite_altera_merlin_demultiplexer_1921_24d4nqy.sv"                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_demultiplexer_1921_24d4nqy.sv"                                       
    dict set design_files "avmm2axi4lite_altera_merlin_demultiplexer_1921_2rrlzry.sv"                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_demultiplexer_1921_2rrlzry.sv"                                       
    dict set design_files "avmm2axi4lite_altera_merlin_demultiplexer_1921_muaeezi.sv"                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_demultiplexer_1921_muaeezi.sv"                                       
    dict set design_files "avmm2axi4lite_altera_merlin_master_agent_191_mpbm6tq.sv"                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_master_agent_191_mpbm6tq.sv"                                         
    dict set design_files "avmm2axi4lite_altera_merlin_master_translator_191_g7h47bq.sv"                            "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_master_translator_191_g7h47bq.sv"                                    
    dict set design_files "avmm2axi4lite_altera_merlin_multiplexer_1921_ndmmdai.sv"                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_multiplexer_1921_ndmmdai.sv"                                         
    dict set design_files "avmm2axi4lite_altera_merlin_multiplexer_1921_ald4pla.sv"                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_multiplexer_1921_ald4pla.sv"                                         
    dict set design_files "avmm2axi4lite_altera_merlin_multiplexer_1921_p7olq6a.sv"                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_multiplexer_1921_p7olq6a.sv"                                         
    dict set design_files "avmm2axi4lite_altera_merlin_router_1920_6wusygy.sv"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_router_1920_6wusygy.sv"                                              
    dict set design_files "avmm2axi4lite_altera_merlin_multiplexer_1921_yaiutsa.sv"                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_multiplexer_1921_yaiutsa.sv"                                         
    dict set design_files "avmm2axi4lite_altera_merlin_router_1920_blu454a.sv"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_router_1920_blu454a.sv"                                              
    dict set design_files "avmm2axi4lite_altera_merlin_router_1920_szyvzey.sv"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_router_1920_szyvzey.sv"                                              
    dict set design_files "avmm2axi4lite_altera_merlin_router_1920_z6pc5li.sv"                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_router_1920_z6pc5li.sv"                                              
    dict set design_files "avmm2axi4lite_altera_merlin_slave_agent_191_ncfkfri.sv"                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_slave_agent_191_ncfkfri.sv"                                          
    dict set design_files "avmm2axi4lite_altera_merlin_slave_translator_191_x56fcki.sv"                             "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_slave_translator_191_x56fcki.sv"                                     
    dict set design_files "avmm2axi4lite_altera_merlin_traffic_limiter_191_6blplji.sv"                              "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_traffic_limiter_191_6blplji.sv"                                      
    dict set design_files "avmm2axi4lite_altera_merlin_width_adapter_1920_uoyvvtq.sv"                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_width_adapter_1920_uoyvvtq.sv"                                       
    dict set design_files "avmm2axi4lite_altera_merlin_width_adapter_1920_wmk3s3y.sv"                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/avmm2axilite/avmm2axi4lite_altera_merlin_width_adapter_1920_wmk3s3y.sv"                                       
    dict set design_files "pciess_dm_c2h_bs.v"                                                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_bs.v"                                                                                
    dict set design_files "pciess_dm_c2h_wtlpf.v"                                                                   "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_wtlpf.v"                                                                             
    dict set design_files "pciess_dm_data_pipeline.v"                                                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_data_pipeline.v"                                                                         
    dict set design_files "pciess_dm_h2c_mem_1r1w_ram.v"                                                            "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_mem_1r1w_ram.v"                                                                      
    dict set design_files "pciess_dm_h2c_top.v"                                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_top.v"                                                                               
    dict set design_files "pciess_dm_rx_flow_ctrl.v"                                                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_rx_flow_ctrl.v"                                                                          
    dict set design_files "pciess_cpl_metering.sv"                                                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_cpl_metering.sv"                                                                            
    dict set design_files "pciess_dm_2r2w_mem.sv"                                                                   "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_2r2w_mem.sv"                                                                             
    dict set design_files "pciess_dm_c2h_arbiter.sv"                                                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_arbiter.sv"                                                                          
    dict set design_files "pciess_dm_c2h_flr_chk.sv"                                                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_flr_chk.sv"                                                                          
    dict set design_files "pciess_dm_c2h_rtlpf.sv"                                                                  "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_rtlpf.sv"                                                                            
    dict set design_files "pciess_dm_c2h_top.sv"                                                                    "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_top.sv"                                                                              
    dict set design_files "pciess_dm_c2h_wtlpf_data_split.sv"                                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_wtlpf_data_split.sv"                                                                 
    dict set design_files "pciess_dm_c2h_wtlpf_hdr.sv"                                                              "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_c2h_wtlpf_hdr.sv"                                                                        
    dict set design_files "pciess_dm_completion_tracker.sv"                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_completion_tracker.sv"                                                                   
    dict set design_files "pciess_dm_devatt.sv"                                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_devatt.sv"                                                                               
    dict set design_files "pciess_dm_flr_if.sv"                                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_flr_if.sv"                                                                               
    dict set design_files "pciess_dm_h2c_arbiter.sv"                                                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_arbiter.sv"                                                                          
    dict set design_files "pciess_dm_h2c_cpl_hdr_buffer.sv"                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_cpl_hdr_buffer.sv"                                                                   
    dict set design_files "pciess_dm_h2c_cpl_pending_array.sv"                                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_cpl_pending_array.sv"                                                                
    dict set design_files "pciess_dm_h2c_cpl_split_tracking.sv"                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_cpl_split_tracking.sv"                                                               
    dict set design_files "pciess_dm_h2c_find_free_addr.sv"                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_find_free_addr.sv"                                                                   
    dict set design_files "pciess_dm_h2c_flr_chk.sv"                                                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_flr_chk.sv"                                                                          
    dict set design_files "pciess_dm_h2c_free_addr_tracking.sv"                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_free_addr_tracking.sv"                                                               
    dict set design_files "pciess_dm_h2c_packer.sv"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_packer.sv"                                                                           
    dict set design_files "pciess_dm_h2c_req_tracking.sv"                                                           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_req_tracking.sv"                                                                     
    dict set design_files "pciess_dm_h2c_tlp_hdr_reformatting.sv"                                                   "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_h2c_tlp_hdr_reformatting.sv"                                                             
    dict set design_files "pciess_dm_lite_csr_router.sv"                                                            "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_lite_csr_router.sv"                                                                      
    dict set design_files "pciess_dm_msi.sv"                                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_msi.sv"                                                                                  
    dict set design_files "pciess_dm_msix.sv"                                                                       "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_msix.sv"                                                                                 
    dict set design_files "pciess_dm_rx_sort.sv"                                                                    "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_rx_sort.sv"                                                                              
    dict set design_files "pciess_dm_sort_arb.sv"                                                                   "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_sort_arb.sv"                                                                             
    dict set design_files "pciess_dm_vf_err_msg.sv"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/pciess_dm_vf_err_msg.sv"                                                                           
    dict set design_files "pciess_h2c_mem_1r1w_ram_rd.v"                                                            "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_mem_1r1w_ram_rd.v"                                                           
    dict set design_files "pciess_skid_buffer_ro.v"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_skid_buffer_ro.v"                                                                
    dict set design_files "pciess_cpl_reorder_2r2w_mem.sv"                                                          "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_cpl_reorder_2r2w_mem.sv"                                                         
    dict set design_files "pciess_dm_h2c_cpl_reordering.sv"                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_dm_h2c_cpl_reordering.sv"                                                        
    dict set design_files "pciess_h2c_compare.sv"                                                                   "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_compare.sv"                                                                  
    dict set design_files "pciess_h2c_concat_packer.sv"                                                             "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_concat_packer.sv"                                                            
    dict set design_files "pciess_h2c_cpl_byte_map.sv"                                                              "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_byte_map.sv"                                                             
    dict set design_files "pciess_h2c_cpl_byte_masked.sv"                                                           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_byte_masked.sv"                                                          
    dict set design_files "pciess_h2c_cpl_drop_array.sv"                                                            "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_drop_array.sv"                                                           
    dict set design_files "pciess_h2c_cpl_dword_map.sv"                                                             "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_dword_map.sv"                                                            
    dict set design_files "pciess_h2c_cpl_order.sv"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_order.sv"                                                                
    dict set design_files "pciess_h2c_cpl_order_to.sv"                                                              "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_order_to.sv"                                                             
    dict set design_files "pciess_h2c_cpl_pending_array_new.sv"                                                     "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_pending_array_new.sv"                                                    
    dict set design_files "pciess_h2c_cpl_tag_addr.sv"                                                              "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_tag_addr.sv"                                                             
    dict set design_files "pciess_h2c_cpl_tracker.sv"                                                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cpl_tracker.sv"                                                              
    dict set design_files "pciess_h2c_cplro_to_dcfifo.sv"                                                           "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cplro_to_dcfifo.sv"                                                          
    dict set design_files "pciess_h2c_cplro_to_dcfifo_fifo.sv"                                                      "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_cplro_to_dcfifo_fifo.sv"                                                     
    dict set design_files "pciess_h2c_data_entry.sv"                                                                "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_data_entry.sv"                                                               
    dict set design_files "pciess_h2c_packer_addr_align.sv"                                                         "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_packer_addr_align.sv"                                                        
    dict set design_files "pciess_h2c_packer_byte0_align.sv"                                                        "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_h2c_packer_byte0_align.sv"                                                       
    dict set design_files "pciess_skid_buffer_d.sv"                                                                 "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_skid_buffer_d.sv"                                                                
    dict set design_files "pciess_skid_buffer_hdr.sv"                                                               "$QSYS_SIMDIR/../pcie_ss_100/sim/synopsys/data_mover/reordering/pciess_skid_buffer_hdr.sv"                                                              
    dict set design_files "pcie_ss.v"                                                                               "$QSYS_SIMDIR/pcie_ss.v"                                                                                                                                
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
  proc get_mg_bfm_design_files {QSYS_SIMDIR QUARTUS_INSTALL_DIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc use_mg_bfm {} {
    return 0
  }
  
  proc get_mg_bfm_libraries {} {
    set libraries [dict create]
    
    return $libraries
  }
  
}
