# //  ModelSim SE-64 10.6 Dec 13 2016Linux 2.6.32-696.20.1.el6.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlog -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/ecelrc/students/yliu8/Verification-Project/mesi_isc/src/tb/mesi_isc_tb_wrp.v
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 23:51:54 on Apr 28,2018
# vlog -reportprogress 300 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact /home/ecelrc/students/yliu8/Verification-Project/mesi_isc/src/tb/mesi_isc_tb_wrp.v 
# -- Compiling module mesi_isc_tb_wrp
# 
# Top level modules:
# 	mesi_isc_tb_wrp
# End time: 23:51:54 on Apr 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc my_lib.mesi_isc_tb_wrp
# vsim -voptargs="+acc" my_lib.mesi_isc_tb_wrp 
# Start time: 23:51:58 on Apr 28,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.mesi_isc_tb_wrp(fast)
# Loading work.mesi_isc_tb(fast)
# Loading work.mesi_isc(fast)
# Loading work.mesi_isc_broad(fast)
# Loading work.mesi_isc_broad_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading work.mesi_isc_breq_fifos_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast__1)
# Loading work.mesi_isc_tb_cpu(fast)
# Loading sv_std.std
# Loading work.cpu_sva(fast)
# Loading work.cpu_sva_wrapper(fast)
add wave /mesi_isc_tb_wrp/tb/wrp/ap_rst
add wave /mesi_isc_tb_wrp/tb/wrp/ap_cpu0_c1_only_m
run -all
# Watchdog finish
# 
# Statistic
# 
# CPU 3. WR:       238 RD:       424 NOP:        68  
# 
# CPU 2. WR:       220 RD:       455 NOP:        58
# 
# CPU 1. WR:       202 RD:       434 NOP:        50
# 
# CPU 0. WR:        232 RD:       414 NOP:        57
# 
# Total rd and wr accesses:       2619
# 
# ** Note: $finish    : /home/ecelrc/students/yliu8/Verification-Project/mesi_isc/src/tb/mesi_isc_tb.v(316)
#    Time: 2000950 ns  Iteration: 1  Instance: /mesi_isc_tb_wrp/tb
# 1
# Break in Module mesi_isc_tb at /home/ecelrc/students/yliu8/Verification-Project/mesi_isc/src/tb/mesi_isc_tb.v line 316
add wave /mesi_isc_tb_wrp/tb/wrp/ap_rst
restart
# Closing VCD file "./dump.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mesi_isc_tb_wrp(fast)
# Loading work.mesi_isc_tb(fast)
# Loading work.mesi_isc(fast)
# Loading work.mesi_isc_broad(fast)
# Loading work.mesi_isc_broad_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast)
# Loading work.mesi_isc_breq_fifos(fast)
# Loading work.mesi_isc_breq_fifos_cntl(fast)
# Loading work.mesi_isc_basic_fifo(fast__1)
# Loading work.mesi_isc_tb_cpu(fast)
# Loading work.cpu_sva(fast)
# Loading work.cpu_sva_wrapper(fast)
run -all
# Watchdog finish
# 
# Statistic
# 
# CPU 3. WR:       238 RD:       424 NOP:        68  
# 
# CPU 2. WR:       220 RD:       455 NOP:        58
# 
# CPU 1. WR:       202 RD:       434 NOP:        50
# 
# CPU 0. WR:        232 RD:       414 NOP:        57
# 
# Total rd and wr accesses:       2619
# 
# ** Note: $finish    : /home/ecelrc/students/yliu8/Verification-Project/mesi_isc/src/tb/mesi_isc_tb.v(316)
#    Time: 2000950 ns  Iteration: 1  Instance: /mesi_isc_tb_wrp/tb
# 1
# Break in Module mesi_isc_tb at /home/ecelrc/students/yliu8/Verification-Project/mesi_isc/src/tb/mesi_isc_tb.v line 316
restart
# End time: 00:01:51 on Apr 29,2018, Elapsed time: 0:09:53
# Errors: 0, Warnings: 0
