[13:51:32.790] <TB0>     INFO: *** Welcome to pxar ***
[13:51:32.790] <TB0>     INFO: *** Today: 2016/09/07
[13:51:32.797] <TB0>     INFO: *** Version: 47bc-dirty
[13:51:32.797] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:32.797] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:32.797] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//defaultMaskFile.dat
[13:51:32.797] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters_C15.dat
[13:51:32.871] <TB0>     INFO:         clk: 4
[13:51:32.871] <TB0>     INFO:         ctr: 4
[13:51:32.871] <TB0>     INFO:         sda: 19
[13:51:32.871] <TB0>     INFO:         tin: 9
[13:51:32.871] <TB0>     INFO:         level: 15
[13:51:32.871] <TB0>     INFO:         triggerdelay: 0
[13:51:32.871] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:51:32.871] <TB0>     INFO: Log level: DEBUG
[13:51:32.881] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:51:32.893] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:51:32.897] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:51:32.899] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:51:34.449] <TB0>     INFO: DUT info: 
[13:51:34.449] <TB0>     INFO: The DUT currently contains the following objects:
[13:51:34.449] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:51:34.449] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:51:34.449] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:51:34.449] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:51:34.449] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.449] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.450] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.450] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.450] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:51:34.450] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:51:34.451] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:34.452] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:34.458] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32108544
[13:51:34.458] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x13a8310
[13:51:34.459] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x131a770
[13:51:34.459] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdbd9d94010
[13:51:34.459] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdbdffff510
[13:51:34.459] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32174080 fPxarMemory = 0x7fdbd9d94010
[13:51:34.460] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 356.9mA
[13:51:34.462] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[13:51:34.462] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.7 C
[13:51:34.462] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:51:34.863] <TB0>     INFO: enter 'restricted' command line mode
[13:51:34.863] <TB0>     INFO: enter test to run
[13:51:34.863] <TB0>     INFO:   test: FPIXTest no parameter change
[13:51:34.863] <TB0>     INFO:   running: fpixtest
[13:51:34.863] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:51:34.865] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:51:34.865] <TB0>     INFO: ######################################################################
[13:51:34.865] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:51:34.865] <TB0>     INFO: ######################################################################
[13:51:34.869] <TB0>     INFO: ######################################################################
[13:51:34.869] <TB0>     INFO: PixTestPretest::doTest()
[13:51:34.869] <TB0>     INFO: ######################################################################
[13:51:34.871] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:34.871] <TB0>     INFO:    PixTestPretest::programROC() 
[13:51:34.871] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:52.888] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:51:52.888] <TB0>     INFO: IA differences per ROC:  16.9 16.9 16.1 16.9 17.7 16.9 17.7 15.3 16.9 17.7 16.9 17.7 18.5 18.5 16.1 16.9
[13:51:52.957] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:52.957] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:51:52.957] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:54.211] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:51:54.718] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:51:55.220] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:51:55.722] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:51:56.223] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:51:56.725] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:51:57.227] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:51:57.729] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:51:58.230] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:51:58.732] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:51:59.234] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:51:59.735] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:52:00.237] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:52:00.739] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:52:01.241] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:52:01.742] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:52:01.996] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 1.6 2.4 1.6 2.4 1.6 2.4 2.4 2.4 
[13:52:01.996] <TB0>     INFO: Test took 9041 ms.
[13:52:01.996] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:52:02.026] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:02.026] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:52:02.026] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:02.129] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 65.5312 mA
[13:52:02.230] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.8688 mA
[13:52:02.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  85 Ia 24.4688 mA
[13:52:02.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  83 Ia 23.6688 mA
[13:52:02.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 24.4688 mA
[13:52:02.634] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 23.6688 mA
[13:52:02.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  85 Ia 24.4688 mA
[13:52:02.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  83 Ia 23.6688 mA
[13:52:02.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  85 Ia 24.4688 mA
[13:52:03.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 23.6688 mA
[13:52:03.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 24.4688 mA
[13:52:03.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  83 Ia 23.6688 mA
[13:52:03.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  85 Ia 24.4688 mA
[13:52:03.443] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.0687 mA
[13:52:03.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  90 Ia 25.2688 mA
[13:52:03.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  83 Ia 23.6688 mA
[13:52:03.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 23.6688 mA
[13:52:03.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  87 Ia 24.4688 mA
[13:52:03.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 23.6688 mA
[13:52:04.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  87 Ia 24.4688 mA
[13:52:04.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  85 Ia 24.4688 mA
[13:52:04.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  83 Ia 23.6688 mA
[13:52:04.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 23.6688 mA
[13:52:04.449] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  87 Ia 24.4688 mA
[13:52:04.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  85 Ia 23.6688 mA
[13:52:04.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.0687 mA
[13:52:04.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  90 Ia 24.4688 mA
[13:52:04.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  88 Ia 23.6688 mA
[13:52:04.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  90 Ia 24.4688 mA
[13:52:05.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  88 Ia 23.6688 mA
[13:52:05.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  90 Ia 24.4688 mA
[13:52:05.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  88 Ia 23.6688 mA
[13:52:05.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  90 Ia 24.4688 mA
[13:52:05.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  88 Ia 23.6688 mA
[13:52:05.558] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  90 Ia 24.4688 mA
[13:52:05.658] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  88 Ia 23.6688 mA
[13:52:05.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  90 Ia 24.4688 mA
[13:52:05.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.0687 mA
[13:52:05.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  90 Ia 25.2688 mA
[13:52:06.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  83 Ia 24.4688 mA
[13:52:06.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  81 Ia 23.6688 mA
[13:52:06.264] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  83 Ia 23.6688 mA
[13:52:06.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 24.4688 mA
[13:52:06.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  83 Ia 24.4688 mA
[13:52:06.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  81 Ia 23.6688 mA
[13:52:06.667] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  83 Ia 24.4688 mA
[13:52:06.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  81 Ia 23.6688 mA
[13:52:06.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  83 Ia 24.4688 mA
[13:52:06.969] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  81 Ia 23.6688 mA
[13:52:07.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.8688 mA
[13:52:07.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  85 Ia 25.2688 mA
[13:52:07.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 22.8688 mA
[13:52:07.373] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  85 Ia 25.2688 mA
[13:52:07.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 23.6688 mA
[13:52:07.574] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 23.6688 mA
[13:52:07.675] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  82 Ia 24.4688 mA
[13:52:07.776] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  80 Ia 23.6688 mA
[13:52:07.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  82 Ia 24.4688 mA
[13:52:07.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  80 Ia 23.6688 mA
[13:52:08.078] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  82 Ia 24.4688 mA
[13:52:08.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  80 Ia 23.6688 mA
[13:52:08.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.0687 mA
[13:52:08.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  90 Ia 25.2688 mA
[13:52:08.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  83 Ia 23.6688 mA
[13:52:08.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  85 Ia 24.4688 mA
[13:52:08.683] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  83 Ia 23.6688 mA
[13:52:08.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 23.6688 mA
[13:52:08.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  87 Ia 24.4688 mA
[13:52:08.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  85 Ia 23.6688 mA
[13:52:09.086] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  87 Ia 25.2688 mA
[13:52:09.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  80 Ia 22.8688 mA
[13:52:09.287] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  87 Ia 24.4688 mA
[13:52:09.388] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  85 Ia 24.4688 mA
[13:52:09.489] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.8688 mA
[13:52:09.590] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 25.2688 mA
[13:52:09.691] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  78 Ia 22.8688 mA
[13:52:09.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  85 Ia 25.2688 mA
[13:52:09.893] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  78 Ia 22.8688 mA
[13:52:09.994] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 25.2688 mA
[13:52:10.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  78 Ia 22.8688 mA
[13:52:10.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  85 Ia 24.4688 mA
[13:52:10.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  83 Ia 24.4688 mA
[13:52:10.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 23.6688 mA
[13:52:10.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  83 Ia 24.4688 mA
[13:52:10.600] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  81 Ia 23.6688 mA
[13:52:10.701] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.2687 mA
[13:52:10.802] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  94 Ia 24.4688 mA
[13:52:10.903] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  92 Ia 23.6688 mA
[13:52:10.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  94 Ia 23.6688 mA
[13:52:11.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  96 Ia 23.6688 mA
[13:52:11.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  98 Ia 25.2688 mA
[13:52:11.306] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  91 Ia 22.8688 mA
[13:52:11.407] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  98 Ia 24.4688 mA
[13:52:11.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  96 Ia 24.4688 mA
[13:52:11.608] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  94 Ia 23.6688 mA
[13:52:11.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  96 Ia 24.4688 mA
[13:52:11.810] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  94 Ia 23.6688 mA
[13:52:11.912] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.0687 mA
[13:52:12.013] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  90 Ia 24.4688 mA
[13:52:12.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  88 Ia 23.6688 mA
[13:52:12.214] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  90 Ia 24.4688 mA
[13:52:12.315] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  88 Ia 23.6688 mA
[13:52:12.415] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  90 Ia 24.4688 mA
[13:52:12.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  88 Ia 24.4688 mA
[13:52:12.616] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  86 Ia 23.6688 mA
[13:52:12.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  88 Ia 24.4688 mA
[13:52:12.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  86 Ia 24.4688 mA
[13:52:12.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  84 Ia 23.6688 mA
[13:52:13.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  86 Ia 23.6688 mA
[13:52:13.120] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.6688 mA
[13:52:13.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  80 Ia 24.4688 mA
[13:52:13.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  78 Ia 23.6688 mA
[13:52:13.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  80 Ia 24.4688 mA
[13:52:13.522] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.6688 mA
[13:52:13.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  80 Ia 23.6688 mA
[13:52:13.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 25.2688 mA
[13:52:13.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  75 Ia 22.8688 mA
[13:52:13.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  82 Ia 24.4688 mA
[13:52:14.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  80 Ia 24.4688 mA
[13:52:14.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  78 Ia 23.6688 mA
[13:52:14.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  80 Ia 24.4688 mA
[13:52:14.329] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.0687 mA
[13:52:14.430] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  90 Ia 24.4688 mA
[13:52:14.530] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  88 Ia 23.6688 mA
[13:52:14.631] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  90 Ia 24.4688 mA
[13:52:14.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  88 Ia 23.6688 mA
[13:52:14.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  90 Ia 24.4688 mA
[13:52:14.933] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  88 Ia 23.6688 mA
[13:52:15.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  90 Ia 24.4688 mA
[13:52:15.135] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  88 Ia 23.6688 mA
[13:52:15.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  90 Ia 24.4688 mA
[13:52:15.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  88 Ia 23.6688 mA
[13:52:15.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  90 Ia 24.4688 mA
[13:52:15.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.8688 mA
[13:52:15.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  85 Ia 24.4688 mA
[13:52:15.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  83 Ia 23.6688 mA
[13:52:15.841] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 24.4688 mA
[13:52:15.942] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 23.6688 mA
[13:52:16.042] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.4688 mA
[13:52:16.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 23.6688 mA
[13:52:16.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  85 Ia 24.4688 mA
[13:52:16.344] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  83 Ia 23.6688 mA
[13:52:16.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 24.4688 mA
[13:52:16.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  83 Ia 24.4688 mA
[13:52:16.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  81 Ia 23.6688 mA
[13:52:16.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.6688 mA
[13:52:16.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  80 Ia 25.2688 mA
[13:52:16.950] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  73 Ia 22.8688 mA
[13:52:17.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  80 Ia 25.2688 mA
[13:52:17.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  73 Ia 22.8688 mA
[13:52:17.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 25.2688 mA
[13:52:17.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  73 Ia 22.8688 mA
[13:52:17.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  80 Ia 25.2688 mA
[13:52:17.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  73 Ia 22.8688 mA
[13:52:17.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  80 Ia 25.2688 mA
[13:52:17.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  73 Ia 22.8688 mA
[13:52:17.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  80 Ia 25.2688 mA
[13:52:17.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.6688 mA
[13:52:18.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  80 Ia 24.4688 mA
[13:52:18.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  78 Ia 23.6688 mA
[13:52:18.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  80 Ia 24.4688 mA
[13:52:18.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  78 Ia 23.6688 mA
[13:52:18.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  80 Ia 24.4688 mA
[13:52:18.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.6688 mA
[13:52:18.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  80 Ia 25.2688 mA
[13:52:18.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  73 Ia 22.8688 mA
[13:52:18.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  80 Ia 24.4688 mA
[13:52:18.970] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 23.6688 mA
[13:52:19.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  80 Ia 24.4688 mA
[13:52:19.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.0687 mA
[13:52:19.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  90 Ia 24.4688 mA
[13:52:19.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  88 Ia 23.6688 mA
[13:52:19.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  90 Ia 23.6688 mA
[13:52:19.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  92 Ia 24.4688 mA
[13:52:19.676] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  90 Ia 23.6688 mA
[13:52:19.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  92 Ia 24.4688 mA
[13:52:19.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  90 Ia 24.4688 mA
[13:52:19.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  88 Ia 23.6688 mA
[13:52:20.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  90 Ia 23.6688 mA
[13:52:20.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  92 Ia 24.4688 mA
[13:52:20.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  90 Ia 23.6688 mA
[13:52:20.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.8688 mA
[13:52:20.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  85 Ia 24.4688 mA
[13:52:20.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  83 Ia 24.4688 mA
[13:52:20.685] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  81 Ia 23.6688 mA
[13:52:20.786] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  83 Ia 23.6688 mA
[13:52:20.887] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 24.4688 mA
[13:52:20.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  83 Ia 23.6688 mA
[13:52:21.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  85 Ia 24.4688 mA
[13:52:21.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  83 Ia 24.4688 mA
[13:52:21.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  81 Ia 23.6688 mA
[13:52:21.391] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 23.6688 mA
[13:52:21.492] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  85 Ia 24.4688 mA
[13:52:21.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[13:52:21.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[13:52:21.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  90
[13:52:21.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[13:52:21.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:52:21.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[13:52:21.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[13:52:21.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  94
[13:52:21.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  86
[13:52:21.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[13:52:21.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  90
[13:52:21.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[13:52:21.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[13:52:21.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[13:52:21.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  90
[13:52:21.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  85
[13:52:23.351] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[13:52:23.351] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.9  20.9  20.1  20.1
[13:52:23.385] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:23.385] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:52:23.385] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:23.521] <TB0>     INFO: Expecting 231680 events.
[13:52:31.610] <TB0>     INFO: 231680 events read in total (7372ms).
[13:52:31.763] <TB0>     INFO: Test took 8375ms.
[13:52:31.965] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 66
[13:52:31.969] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 69
[13:52:31.972] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 84 and Delta(CalDel) = 66
[13:52:31.976] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 61
[13:52:31.979] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 70 and Delta(CalDel) = 69
[13:52:31.982] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:52:31.986] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 103 and Delta(CalDel) = 60
[13:52:31.990] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 60
[13:52:31.993] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:52:31.996] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 105 and Delta(CalDel) = 62
[13:52:31.000] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:52:31.003] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 107 and Delta(CalDel) = 56
[13:52:32.007] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 113 and Delta(CalDel) = 62
[13:52:32.010] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 119 and Delta(CalDel) = 65
[13:52:32.014] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 93 and Delta(CalDel) = 64
[13:52:32.017] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 64
[13:52:32.059] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:52:32.094] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:32.094] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:52:32.094] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:32.229] <TB0>     INFO: Expecting 231680 events.
[13:52:40.329] <TB0>     INFO: 231680 events read in total (7385ms).
[13:52:40.334] <TB0>     INFO: Test took 8236ms.
[13:52:40.359] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 171 +/- 33.5
[13:52:40.669] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 184 +/- 35.5
[13:52:40.673] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 33
[13:52:40.676] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:52:40.680] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 191 +/- 34
[13:52:40.683] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:52:40.687] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30
[13:52:40.690] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:52:40.694] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[13:52:40.697] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[13:52:40.701] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28.5
[13:52:40.704] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29
[13:52:40.708] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 30.5
[13:52:40.712] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 160 +/- 33
[13:52:40.716] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31.5
[13:52:40.719] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:52:40.756] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:52:40.757] <TB0>     INFO: CalDel:      171   184   158   129   191   143   122   129   121   128   121   128   146   160   141   143
[13:52:40.757] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:52:40.760] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C0.dat
[13:52:40.761] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C1.dat
[13:52:40.761] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C2.dat
[13:52:40.761] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C3.dat
[13:52:40.761] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C4.dat
[13:52:40.761] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C5.dat
[13:52:40.761] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C6.dat
[13:52:40.761] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C7.dat
[13:52:40.761] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C8.dat
[13:52:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C9.dat
[13:52:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C10.dat
[13:52:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C11.dat
[13:52:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C12.dat
[13:52:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C13.dat
[13:52:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C14.dat
[13:52:40.762] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:40.762] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:52:40.762] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:40.762] <TB0>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[13:52:40.762] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:52:40.846] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:52:40.846] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:52:40.846] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:52:40.846] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:52:40.849] <TB0>     INFO: ######################################################################
[13:52:40.849] <TB0>     INFO: PixTestTiming::doTest()
[13:52:40.849] <TB0>     INFO: ######################################################################
[13:52:40.849] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:40.849] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:52:40.849] <TB0>     INFO:    ----------------------------------------------------------------------
[13:52:40.849] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:52:42.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:52:45.017] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:52:47.290] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:52:49.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:52:51.835] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:52:54.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:52:56.380] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:52:58.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:00.174] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:02.446] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:04.719] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:06.992] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:53:09.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:53:11.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:53:13.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:53:16.086] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:53:27.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:53:29.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:53:30.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:53:32.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:53:33.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:53:35.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:53:36.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:53:38.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:53:39.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:53:41.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:53:42.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:53:44.455] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:53:45.976] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:53:47.495] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:53:49.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:53:50.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:53:52.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:53:53.580] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:53:55.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:53:56.620] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:53:58.140] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:53:59.660] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:01.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:02.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:04.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:07.248] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:09.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:11.794] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:14.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:16.340] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:18.614] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:20.887] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:23.160] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:25.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:54:27.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:54:29.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:54:32.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:54:34.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:36.799] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:39.072] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:41.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:43.619] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:54:45.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:54:48.167] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:54:50.438] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:54:52.711] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:54:54.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:54:57.258] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:59.533] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:01.805] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:04.078] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:06.351] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:08.626] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:10.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:13.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:15.445] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:17.718] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:19.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:22.263] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:24.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:26.810] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:29.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:31.357] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:33.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:35.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:36.859] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:38.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:39.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:41.420] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:42.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:44.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:45.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:47.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:51.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:55.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:58.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:02.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:06.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:10.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:13.941] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:15.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:16.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:18.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:20.028] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:21.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:23.073] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:24.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:26.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:28.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:30.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:32.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:35.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:37.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:39.757] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:42.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:43.550] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:45.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:48.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:50.369] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:52.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:54.915] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:57.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:59.461] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:57:01.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:04.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:06.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:08.554] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:10.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:13.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:15.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:17.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:20.304] <TB0>     INFO: TBM Phase Settings: 236
[13:57:20.304] <TB0>     INFO: 400MHz Phase: 3
[13:57:20.304] <TB0>     INFO: 160MHz Phase: 7
[13:57:20.304] <TB0>     INFO: Functional Phase Area: 5
[13:57:20.307] <TB0>     INFO: Test took 279458 ms.
[13:57:20.307] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:57:20.307] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:20.307] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:57:20.307] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:20.308] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:57:23.516] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:57:25.788] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:57:28.060] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:57:30.331] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:57:32.603] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:57:34.876] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:57:37.147] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:57:39.795] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:57:41.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:57:42.836] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:57:44.358] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:57:45.879] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:57:47.404] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:57:48.924] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:57:50.446] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:57:51.967] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:57:53.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:57:55.009] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:57:57.283] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:57:59.556] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:58:01.830] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:58:04.104] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:58:06.378] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:58:07.898] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:58:09.418] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:58:10.939] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:58:13.211] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:58:15.484] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:58:17.758] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:58:20.031] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:58:22.304] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:58:23.824] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:58:25.343] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:58:26.863] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:58:29.136] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:58:31.409] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:58:33.683] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:58:35.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:58:38.233] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:58:39.754] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:58:41.274] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:58:42.793] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:58:45.072] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:58:47.347] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:58:49.621] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:58:51.894] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:58:54.170] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:58:55.690] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:58:57.209] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:58:58.729] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:59:00.003] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:59:03.276] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:59:05.550] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:59:07.823] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:59:10.096] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:59:11.616] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:59:13.136] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:59:14.656] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:59:16.177] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:59:17.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:59:19.215] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:59:20.735] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:59:22.254] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:59:24.158] <TB0>     INFO: ROC Delay Settings: 228
[13:59:24.158] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:59:24.158] <TB0>     INFO: ROC Port 0 Delay: 4
[13:59:24.158] <TB0>     INFO: ROC Port 1 Delay: 4
[13:59:24.158] <TB0>     INFO: Functional ROC Area: 5
[13:59:24.161] <TB0>     INFO: Test took 123854 ms.
[13:59:24.161] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:59:24.161] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:24.161] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:59:24.161] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:25.300] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4188 4189 4188 4188 4188 4189 4189 4189 e062 c000 a101 80c0 4188 4188 4188 4189 4189 4189 4189 4189 e062 c000 
[13:59:25.300] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4188 4188 4189 4189 4188 4188 4188 4189 e022 c000 a102 8000 4188 4188 4189 4188 4188 4188 4189 4189 e022 c000 
[13:59:25.300] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4188 4188 4188 4189 4188 4189 4188 4189 e022 c000 a103 8040 4188 4189 4188 4188 4188 4189 4188 4189 e022 c000 
[13:59:25.300] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:59:39.563] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:39.563] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:59:53.596] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:53.596] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:00:07.670] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:07.670] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:00:21.725] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:21.725] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:00:35.776] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:35.776] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:00:41.503] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:00:41.503] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:00:49.724] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:49.724] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:01:03.724] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:03.724] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:01:17.698] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:17.698] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:01:31.650] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:31.650] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:01:45.569] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:45.952] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:45.965] <TB0>     INFO: Decoding statistics:
[14:01:45.965] <TB0>     INFO:   General information:
[14:01:45.965] <TB0>     INFO: 	 16bit words read:         240000000
[14:01:45.965] <TB0>     INFO: 	 valid events total:       19999998
[14:01:45.965] <TB0>     INFO: 	 empty events:             19999998
[14:01:45.965] <TB0>     INFO: 	 valid events with pixels: 0
[14:01:45.965] <TB0>     INFO: 	 valid pixel hits:         0
[14:01:45.965] <TB0>     INFO:   Event errors: 	           0
[14:01:45.965] <TB0>     INFO: 	 start marker:             0
[14:01:45.965] <TB0>     INFO: 	 stop marker:              0
[14:01:45.965] <TB0>     INFO: 	 overflow:                 0
[14:01:45.965] <TB0>     INFO: 	 invalid 5bit words:       0
[14:01:45.965] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:01:45.965] <TB0>     INFO:   TBM errors: 		           0
[14:01:45.965] <TB0>     INFO: 	 flawed TBM headers:       0
[14:01:45.965] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:01:45.965] <TB0>     INFO: 	 event ID mismatches:      0
[14:01:45.965] <TB0>     INFO:   ROC errors: 		           2
[14:01:45.965] <TB0>     INFO: 	 missing ROC header(s):    2
[14:01:45.965] <TB0>     INFO: 	 misplaced readback start: 0
[14:01:45.965] <TB0>     INFO:   Pixel decoding errors:	   2
[14:01:45.965] <TB0>     INFO: 	 pixel data incomplete:    0
[14:01:45.965] <TB0>     INFO: 	 pixel address:            2
[14:01:45.965] <TB0>     INFO: 	 pulse height fill bit:    0
[14:01:45.965] <TB0>     INFO: 	 buffer corruption:        0
[14:01:45.965] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:45.965] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 9999999/10000000
[14:01:45.965] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:45.965] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:45.965] <TB0>     INFO:    Read back bit status: 1
[14:01:45.965] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:45.965] <TB0>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[14:01:45.965] <TB0>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[14:01:45.965] <TB0>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[14:01:45.965] <TB0>     INFO: Test took 141804 ms.
[14:01:45.965] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:01:45.965] <TB0>     INFO: Problem with TimingTest! Timings not saved!
[14:01:45.965] <TB0>     INFO: PixTestTiming::doTest took 545119 ms.
[14:01:45.965] <TB0>     INFO: PixTestTiming::doTest() done
[14:01:45.966] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:01:45.966] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:01:45.966] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:01:45.966] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:01:45.966] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:01:45.966] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:01:45.967] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:01:46.318] <TB0>     INFO: ######################################################################
[14:01:46.318] <TB0>     INFO: PixTestAlive::doTest()
[14:01:46.318] <TB0>     INFO: ######################################################################
[14:01:46.321] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:46.321] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:46.321] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:46.322] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:46.665] <TB0>     INFO: Expecting 41600 events.
[14:01:50.752] <TB0>     INFO: 41600 events read in total (3372ms).
[14:01:50.753] <TB0>     INFO: Test took 4431ms.
[14:01:50.761] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:50.761] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:01:50.761] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:01:51.133] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:01:51.133] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    1    0    0    0    0    0    0    0
[14:01:51.133] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    1    0    0    0    0    0    0    0
[14:01:51.136] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:51.136] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:51.136] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:51.137] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:51.481] <TB0>     INFO: Expecting 41600 events.
[14:01:54.453] <TB0>     INFO: 41600 events read in total (2257ms).
[14:01:54.453] <TB0>     INFO: Test took 3316ms.
[14:01:54.453] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:54.453] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:01:54.453] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:01:54.453] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:01:54.858] <TB0>     INFO: PixTestAlive::maskTest() done
[14:01:54.858] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:01:54.861] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:54.861] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:54.861] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:54.863] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:55.214] <TB0>     INFO: Expecting 41600 events.
[14:01:59.277] <TB0>     INFO: 41600 events read in total (3348ms).
[14:01:59.278] <TB0>     INFO: Test took 4415ms.
[14:01:59.287] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:59.287] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:01:59.287] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:01:59.658] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:01:59.659] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:01:59.660] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:01:59.660] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:01:59.668] <TB0>     INFO: ######################################################################
[14:01:59.668] <TB0>     INFO: PixTestTrim::doTest()
[14:01:59.668] <TB0>     INFO: ######################################################################
[14:01:59.671] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:59.671] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:01:59.671] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:59.750] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:01:59.750] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:01:59.763] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:59.763] <TB0>     INFO:     run 1 of 1
[14:01:59.763] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:00.106] <TB0>     INFO: Expecting 5025280 events.
[14:02:45.137] <TB0>     INFO: 1409192 events read in total (44316ms).
[14:03:29.108] <TB0>     INFO: 2801640 events read in total (88287ms).
[14:04:13.210] <TB0>     INFO: 4201336 events read in total (132389ms).
[14:04:39.030] <TB0>     INFO: 5025280 events read in total (158209ms).
[14:04:39.067] <TB0>     INFO: Test took 159304ms.
[14:04:39.123] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:39.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:40.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:41.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:43.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:44.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:45.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:47.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:48.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:49.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:51.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:52.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:53.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:55.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:56.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:58.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:59.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:01.336] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296202240
[14:05:01.340] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0232 minThrLimit = 88.9807 minThrNLimit = 108.787 -> result = 89.0232 -> 89
[14:05:01.341] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9056 minThrLimit = 86.8509 minThrNLimit = 106.852 -> result = 86.9056 -> 86
[14:05:01.343] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5 minThrLimit = 88.4916 minThrNLimit = 106.944 -> result = 88.5 -> 88
[14:05:01.345] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8646 minThrLimit = 92.8043 minThrNLimit = 116.517 -> result = 92.8646 -> 92
[14:05:01.346] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.2265 minThrLimit = 76.2247 minThrNLimit = 95.5648 -> result = 76.2265 -> 76
[14:05:01.346] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.366 minThrLimit = 100.324 minThrNLimit = 120.913 -> result = 100.366 -> 100
[14:05:01.349] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.051 minThrLimit = 101.017 minThrNLimit = 120.401 -> result = 101.051 -> 101
[14:05:01.349] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9218 minThrLimit = 87.9043 minThrNLimit = 105.891 -> result = 87.9218 -> 87
[14:05:01.350] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6055 minThrLimit = 98.6026 minThrNLimit = 122.394 -> result = 98.6055 -> 98
[14:05:01.351] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.92 minThrLimit = 101.899 minThrNLimit = 125.949 -> result = 101.92 -> 101
[14:05:01.353] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.114 minThrLimit = 96.0994 minThrNLimit = 116.962 -> result = 96.114 -> 96
[14:05:01.354] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.887 minThrLimit = 100.877 minThrNLimit = 125.655 -> result = 100.887 -> 100
[14:05:01.356] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.525 minThrLimit = 104.468 minThrNLimit = 132.639 -> result = 104.525 -> 104
[14:05:01.357] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6779 minThrLimit = 99.6648 minThrNLimit = 126.077 -> result = 99.6779 -> 99
[14:05:01.359] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4327 minThrLimit = 91.425 minThrNLimit = 112.991 -> result = 91.4327 -> 91
[14:05:01.360] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.79 minThrLimit = 102.734 minThrNLimit = 123.647 -> result = 102.79 -> 102
[14:05:01.360] <TB0>     INFO: ROC 0 VthrComp = 89
[14:05:01.361] <TB0>     INFO: ROC 1 VthrComp = 86
[14:05:01.361] <TB0>     INFO: ROC 2 VthrComp = 88
[14:05:01.362] <TB0>     INFO: ROC 3 VthrComp = 92
[14:05:01.362] <TB0>     INFO: ROC 4 VthrComp = 76
[14:05:01.363] <TB0>     INFO: ROC 5 VthrComp = 100
[14:05:01.364] <TB0>     INFO: ROC 6 VthrComp = 101
[14:05:01.365] <TB0>     INFO: ROC 7 VthrComp = 87
[14:05:01.365] <TB0>     INFO: ROC 8 VthrComp = 98
[14:05:01.365] <TB0>     INFO: ROC 9 VthrComp = 101
[14:05:01.366] <TB0>     INFO: ROC 10 VthrComp = 96
[14:05:01.366] <TB0>     INFO: ROC 11 VthrComp = 100
[14:05:01.366] <TB0>     INFO: ROC 12 VthrComp = 104
[14:05:01.367] <TB0>     INFO: ROC 13 VthrComp = 99
[14:05:01.367] <TB0>     INFO: ROC 14 VthrComp = 91
[14:05:01.368] <TB0>     INFO: ROC 15 VthrComp = 102
[14:05:01.368] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:05:01.368] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:05:01.388] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:01.390] <TB0>     INFO:     run 1 of 1
[14:05:01.390] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:01.790] <TB0>     INFO: Expecting 5025280 events.
[14:05:37.234] <TB0>     INFO: 889408 events read in total (34729ms).
[14:06:12.201] <TB0>     INFO: 1776272 events read in total (69696ms).
[14:06:47.167] <TB0>     INFO: 2662392 events read in total (104662ms).
[14:07:22.013] <TB0>     INFO: 3538760 events read in total (139508ms).
[14:07:36.038] <TB0>  WARNING: Channel 0 ROC 1: Readback start marker after 8 readouts!
[14:07:36.038] <TB0>  WARNING: Channel 1 ROC 1: Readback start marker after 6 readouts!
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a5 80b1 4388 60b 28a2 4389 60b 2880 4388 60b 286f 4388 60b 2884 4388 60b 28a0 4388 60b 2882 4388 60b 28a7 4388 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09f 8000 4188 60b 28a2 4188 60b 2881 4189 60b 2881 4189 60b 2885 4188 60b 28a1 4188 60b 2882 4188 60b 28a7 4189 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a0 8040 4188 60b 28a2 4188 60b 2880 4188 60b 286f 4189 60b 2885 4188 60b 28a0 4189 60b 2881 4188 60b 28a6 4189 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a1 80b1 4188 60b 28a2 4188 60b 2881 4188 60b 286f 4188 60b 2884 4188 60b 28a1 4188 60b 2881 4188 60b 28a7 4188 60b 2888 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a2 80c0 4388 160b 38a2 438a c55 2154 4388 2305 c37 4388 4388 60b 28a1 4388 60b 2881 4388 60b 28a5 4388 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a3 8000 4388 60b 28a2 4388 60b 2880 4388 60b 286f 4388 60b 2884 4388 60b 28a0 4388 60b 2882 4388 60b 28a6 4388 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a4 8040 4388 60b 28a1 4388 60b 2880 4388 60b 286f 4388 60b 2885 4388 60b 28a2 4388 60b 2882 4388 60b 28a7 4388 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a5 80b1 4388 60b 284b 4388 60b 288c 4388 60b 2888 4389 60b 2884 4388 60b 286a 4388 60b 2866 4388 60b 28a6 4388 60b 2863 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19f 8000 4188 60b 284c 4188 60b 288d 4189 60b 2889 4188 60b 2884 4188 60b 2869 4188 60b 2864 4189 60b 28a6 4189 60b 2863 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a0 8040 4188 60b 284c 4189 60b 288c 4188 60b 2888 4188 60b 2885 4188 60b 2869 4189 60b 2864 4188 60b 28a6 4189 60b 2864 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a1 80b1 4188 60b 284b 4188 60b 288b 4188 4188 60b 2883 4188 60b 2868 4188 60b 2865 4188 60b 28a6 4188 60b 2864 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a2 80c0 5388 160b 384c 438a aaa 2aa8 2b8 4388 60b 2883 4388 60b 2869 4388 60b 2865 4388 60b 28a5 4388 60b 2864 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a3 8000 4388 60b 284c 4388 60b 288d 4388 60b 2889 4388 60b 2884 4388 60b 2866 4388 60b 2865 4388 60b 28a6 4388 60b 2864 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a4 8040 4388 60b 284c 4388 60b 288b 4388 60b 2888 4388 60b 2884 4388 60b 2868 4388 60b 2865 4388 60b 28a5 4388 60b 2864 e022 c000 
[14:07:36.038] <TB0>  WARNING: Channel 0 ROC 1: Readback start marker after 8 readouts!
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ad 80b1 4388 60b 28a1 4388 60b 2881 4388 60b 2881 4388 60b 2886 4389 60b 28a1 4388 60b 2882 4389 60b 28a7 4388 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a7 8000 4389 60b 28a2 4388 60b 2881 4389 60b 2880 4389 60b 2885 4389 60b 28a1 4389 60b 2882 4389 60b 28a7 4389 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a8 8040 4389 60b 28a2 4389 60b 2880 4389 60b 286f 4389 60b 2885 4388 60b 28a1 4389 60b 2882 4388 60b 28a6 4389 60b 2888 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a9 80b1 4388 60b 28a2 4389 60b 2881 4388 60b 286f 4388 60b 2886 4389 60b 28a1 4388 60b 2882 4389 60b 28a7 4388 60b 2888 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0aa 80c0 4389 60b 28a0 438b 60b 2881 4389 60b 2881 4389 60b 2885 4389 60b 28a1 4389 60b 2883 4389 60b 28a7 4389 60b 2888 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ab 8000 4389 60b 28a2 4388 60b 2881 4389 60b 2880 4389 60b 2885 438b 60b 28a1 4389 60b 2881 438b 60b 28a7 4389 60b 2889 e022 c000 
[14:07:36.038] <TB0>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ac 8040 438b 60b 28a2 4388 60b 2881 438b 60b 2880 438b 60b 2885 4388 60b 28a1 438b 60b 2883 4388 60b 28a6 438b 60b 2889 e022 c000 
[14:07:56.195] <TB0>     INFO: 4410256 events read in total (173690ms).
[14:08:20.641] <TB0>     INFO: 5025280 events read in total (198136ms).
[14:08:20.710] <TB0>     INFO: Test took 199319ms.
[14:08:20.887] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:21.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:22.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:24.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:26.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:27.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:29.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:31.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:32.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:34.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:36.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:38.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:39.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:41.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:43.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:45.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:47.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:49.379] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282804224
[14:08:49.382] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.9278 for pixel 17/11 mean/min/max = 46.5076/33.0841/59.9311
[14:08:49.382] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 63.4 for pixel 8/17 mean/min/max = 47.7266/31.9038/63.5493
[14:08:49.383] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.9415 for pixel 29/2 mean/min/max = 47.0151/34.0262/60.004
[14:08:49.383] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.885 for pixel 23/0 mean/min/max = 46.133/33.3439/58.9221
[14:08:49.383] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.4536 for pixel 28/4 mean/min/max = 47.9655/35.4554/60.4756
[14:08:49.384] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.0002 for pixel 6/6 mean/min/max = 44.4644/31.4263/57.5025
[14:08:49.384] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.6653 for pixel 13/79 mean/min/max = 45.0031/31.2539/58.7522
[14:08:49.384] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.7584 for pixel 51/27 mean/min/max = 46.2476/30.506/61.9892
[14:08:49.385] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.6082 for pixel 1/79 mean/min/max = 44.8734/30.863/58.8838
[14:08:49.385] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.185 for pixel 0/77 mean/min/max = 45.66/32.0265/59.2934
[14:08:49.386] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.2206 for pixel 51/1 mean/min/max = 44.7644/32.0791/57.4497
[14:08:49.386] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.2121 for pixel 1/39 mean/min/max = 45.8536/32.3805/59.3266
[14:08:49.386] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.6538 for pixel 0/71 mean/min/max = 45.7102/34.6157/56.8046
[14:08:49.387] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.4492 for pixel 0/9 mean/min/max = 46.865/32.2069/61.5232
[14:08:49.387] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.5732 for pixel 11/1 mean/min/max = 45.3388/33.0361/57.6414
[14:08:49.388] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.2858 for pixel 0/12 mean/min/max = 45.2988/32.305/58.2927
[14:08:49.388] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:08:49.522] <TB0>     INFO: Expecting 411648 events.
[14:08:57.034] <TB0>     INFO: 411648 events read in total (6793ms).
[14:08:57.041] <TB0>     INFO: Expecting 411648 events.
[14:09:04.447] <TB0>     INFO: 411648 events read in total (6742ms).
[14:09:04.456] <TB0>     INFO: Expecting 411648 events.
[14:09:12.048] <TB0>     INFO: 411648 events read in total (6927ms).
[14:09:12.062] <TB0>     INFO: Expecting 411648 events.
[14:09:19.630] <TB0>     INFO: 411648 events read in total (6913ms).
[14:09:19.644] <TB0>     INFO: Expecting 411648 events.
[14:09:27.327] <TB0>     INFO: 411648 events read in total (7026ms).
[14:09:27.343] <TB0>     INFO: Expecting 411648 events.
[14:09:34.975] <TB0>     INFO: 411648 events read in total (6981ms).
[14:09:34.994] <TB0>     INFO: Expecting 411648 events.
[14:09:42.520] <TB0>     INFO: 411648 events read in total (6875ms).
[14:09:42.541] <TB0>     INFO: Expecting 411648 events.
[14:09:49.984] <TB0>     INFO: 411648 events read in total (6791ms).
[14:09:50.006] <TB0>     INFO: Expecting 411648 events.
[14:09:57.545] <TB0>     INFO: 411648 events read in total (6881ms).
[14:09:57.570] <TB0>     INFO: Expecting 411648 events.
[14:10:05.225] <TB0>     INFO: 411648 events read in total (7006ms).
[14:10:05.252] <TB0>     INFO: Expecting 411648 events.
[14:10:12.899] <TB0>     INFO: 411648 events read in total (7001ms).
[14:10:12.927] <TB0>     INFO: Expecting 411648 events.
[14:10:20.508] <TB0>     INFO: 411648 events read in total (6937ms).
[14:10:20.539] <TB0>     INFO: Expecting 411648 events.
[14:10:28.073] <TB0>     INFO: 411648 events read in total (6894ms).
[14:10:28.107] <TB0>     INFO: Expecting 411648 events.
[14:10:35.803] <TB0>     INFO: 411648 events read in total (7058ms).
[14:10:35.840] <TB0>     INFO: Expecting 411648 events.
[14:10:43.486] <TB0>     INFO: 411648 events read in total (7019ms).
[14:10:43.527] <TB0>     INFO: Expecting 411648 events.
[14:10:51.079] <TB0>     INFO: 411648 events read in total (6921ms).
[14:10:51.119] <TB0>     INFO: Test took 121731ms.
[14:10:51.626] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.241 < 35 for itrim+1 = 116; old thr = 34.9466 ... break
[14:10:51.656] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.47 < 35 for itrim+1 = 116; old thr = 34.7605 ... break
[14:10:51.692] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0714 < 35 for itrim = 117; old thr = 34.3707 ... break
[14:10:51.728] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7738 < 35 for itrim+1 = 102; old thr = 34.3895 ... break
[14:10:51.765] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0687 < 35 for itrim = 114; old thr = 34.2414 ... break
[14:10:51.797] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.49 < 35 for itrim+1 = 102; old thr = 33.8628 ... break
[14:10:51.825] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1944 < 35 for itrim+1 = 101; old thr = 34.8847 ... break
[14:10:51.832] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0886 < 35 for itrim = 83; old thr = 33.4838 ... break
[14:10:51.855] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8554 < 35 for itrim = 101; old thr = 33.2544 ... break
[14:10:51.885] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2854 < 35 for itrim+1 = 102; old thr = 34.7652 ... break
[14:10:51.918] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0121 < 35 for itrim = 99; old thr = 33.2984 ... break
[14:10:51.952] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0302 < 35 for itrim = 106; old thr = 34.022 ... break
[14:10:51.988] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4585 < 35 for itrim = 100; old thr = 34.3838 ... break
[14:10:52.022] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1115 < 35 for itrim = 119; old thr = 33.5723 ... break
[14:10:52.058] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.279 < 35 for itrim+1 = 100; old thr = 34.753 ... break
[14:10:52.088] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1816 < 35 for itrim = 99; old thr = 34.641 ... break
[14:10:52.165] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:10:52.175] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:52.175] <TB0>     INFO:     run 1 of 1
[14:10:52.175] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:52.517] <TB0>     INFO: Expecting 5025280 events.
[14:11:27.808] <TB0>     INFO: 870872 events read in total (34576ms).
[14:12:01.731] <TB0>     INFO: 1741344 events read in total (68499ms).
[14:12:36.545] <TB0>     INFO: 2612376 events read in total (103313ms).
[14:13:11.211] <TB0>     INFO: 3473472 events read in total (137979ms).
[14:13:45.874] <TB0>     INFO: 4330680 events read in total (172642ms).
[14:14:13.990] <TB0>     INFO: 5025280 events read in total (200758ms).
[14:14:14.067] <TB0>     INFO: Test took 201893ms.
[14:14:14.253] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:14.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:16.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:17.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:19.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:20.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:22.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:23.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:25.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:27.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:28.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:30.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:31.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:33.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:34.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:36.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:38.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:40.576] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310566912
[14:14:40.579] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.147553 .. 74.049480
[14:14:40.682] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 84 (-1/-1) hits flags = 528 (plus default)
[14:14:40.701] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:40.701] <TB0>     INFO:     run 1 of 1
[14:14:40.701] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:41.078] <TB0>     INFO: Expecting 2662400 events.
[14:15:18.387] <TB0>     INFO: 984592 events read in total (36590ms).
[14:15:54.687] <TB0>     INFO: 1965664 events read in total (72891ms).
[14:16:21.215] <TB0>     INFO: 2662400 events read in total (99419ms).
[14:16:21.253] <TB0>     INFO: Test took 100553ms.
[14:16:21.332] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:21.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:22.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:23.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:25.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:26.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:27.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:28.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:30.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:31.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:32.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:33.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:34.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:36.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:37.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:38.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:39.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:40.993] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421056512
[14:16:41.079] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.304636 .. 63.550584
[14:16:41.156] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 73 (-1/-1) hits flags = 528 (plus default)
[14:16:41.166] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:41.166] <TB0>     INFO:     run 1 of 1
[14:16:41.166] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:41.516] <TB0>     INFO: Expecting 2229760 events.
[14:17:20.202] <TB0>     INFO: 1011008 events read in total (37963ms).
[14:17:57.444] <TB0>     INFO: 2020024 events read in total (75205ms).
[14:18:05.550] <TB0>     INFO: 2229760 events read in total (83311ms).
[14:18:05.574] <TB0>     INFO: Test took 84408ms.
[14:18:05.635] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:05.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:06.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:08.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:09.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:10.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:11.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:12.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:13.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:15.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:16.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:17.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:18.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:19.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:20.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:21.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:23.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:24.246] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271712256
[14:18:24.326] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.203650 .. 59.711145
[14:18:24.401] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 69 (-1/-1) hits flags = 528 (plus default)
[14:18:24.411] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:24.411] <TB0>     INFO:     run 1 of 1
[14:18:24.411] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:24.754] <TB0>     INFO: Expecting 1963520 events.
[14:19:02.705] <TB0>     INFO: 1004528 events read in total (37235ms).
[14:19:39.076] <TB0>     INFO: 1963520 events read in total (73606ms).
[14:19:39.110] <TB0>     INFO: Test took 74699ms.
[14:19:39.174] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:39.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:40.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:41.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:42.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:43.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:45.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:46.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:47.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:48.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:49.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:50.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:52.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:53.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:54.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:55.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:56.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:58.030] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227307520
[14:19:58.113] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.321871 .. 58.569353
[14:19:58.190] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 68 (-1/-1) hits flags = 528 (plus default)
[14:19:58.199] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:58.199] <TB0>     INFO:     run 1 of 1
[14:19:58.200] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:58.543] <TB0>     INFO: Expecting 1863680 events.
[14:20:35.317] <TB0>     INFO: 994728 events read in total (36059ms).
[14:21:07.897] <TB0>     INFO: 1863680 events read in total (68640ms).
[14:21:07.928] <TB0>     INFO: Test took 69730ms.
[14:21:07.987] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:08.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:09.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:10.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:11.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:12.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:13.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:14.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:15.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:17.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:18.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:19.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:20.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:21.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:22.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:23.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:24.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:26.146] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408932352
[14:21:26.231] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:21:26.231] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:21:26.241] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:26.241] <TB0>     INFO:     run 1 of 1
[14:21:26.241] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:26.586] <TB0>     INFO: Expecting 1364480 events.
[14:22:06.967] <TB0>     INFO: 1076168 events read in total (39666ms).
[14:22:17.993] <TB0>     INFO: 1364480 events read in total (50692ms).
[14:22:18.013] <TB0>     INFO: Test took 51773ms.
[14:22:18.051] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:18.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:19.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:20.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:21.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:21.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:22.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:23.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:24.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:25.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:26.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:27.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:28.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:29.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:30.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:31.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:32.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:33.529] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 425738240
[14:22:33.563] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C0.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C1.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C2.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C3.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C4.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C5.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C6.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C7.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C8.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C9.dat
[14:22:33.564] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C10.dat
[14:22:33.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C11.dat
[14:22:33.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C12.dat
[14:22:33.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C13.dat
[14:22:33.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C14.dat
[14:22:33.565] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C15.dat
[14:22:33.565] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C0.dat
[14:22:33.573] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C1.dat
[14:22:33.580] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C2.dat
[14:22:33.587] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C3.dat
[14:22:33.593] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C4.dat
[14:22:33.600] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C5.dat
[14:22:33.607] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C6.dat
[14:22:33.614] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C7.dat
[14:22:33.621] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C8.dat
[14:22:33.628] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C9.dat
[14:22:33.635] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C10.dat
[14:22:33.641] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C11.dat
[14:22:33.648] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C12.dat
[14:22:33.655] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C13.dat
[14:22:33.662] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C14.dat
[14:22:33.668] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C15.dat
[14:22:33.675] <TB0>     INFO: PixTestTrim::trimTest() done
[14:22:33.675] <TB0>     INFO: vtrim:     116 116 117 102 114 102 101  83 101 102  99 106 100 119 100  99 
[14:22:33.675] <TB0>     INFO: vthrcomp:   89  86  88  92  76 100 101  87  98 101  96 100 104  99  91 102 
[14:22:33.675] <TB0>     INFO: vcal mean:  34.97  34.99  35.00  35.00  34.98  34.94  34.92  35.14  35.01  34.96  34.96  34.98  34.93  35.00  34.93  34.96 
[14:22:33.675] <TB0>     INFO: vcal RMS:    0.85   0.89   0.86   0.83   0.82   0.84   0.91   1.40   1.07   0.85   0.83   0.82   0.77   0.83   0.81   0.86 
[14:22:33.675] <TB0>     INFO: bits mean:   9.48   9.37   9.28   9.22   8.61   9.88   9.78   7.82   9.43   9.46   9.33   9.12   8.39   8.78   9.46   9.45 
[14:22:33.675] <TB0>     INFO: bits RMS:    2.52   2.59   2.40   2.62   2.41   2.66   2.75   3.24   2.82   2.70   2.83   2.78   2.80   2.92   2.59   2.72 
[14:22:33.686] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:33.686] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:22:33.686] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:33.689] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:22:33.689] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:22:33.700] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:33.700] <TB0>     INFO:     run 1 of 1
[14:22:33.700] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:34.045] <TB0>     INFO: Expecting 4160000 events.
[14:23:19.863] <TB0>     INFO: 1151860 events read in total (45104ms).
[14:24:05.197] <TB0>     INFO: 2292995 events read in total (90438ms).
[14:24:50.505] <TB0>     INFO: 3421925 events read in total (135746ms).
[14:25:20.194] <TB0>     INFO: 4160000 events read in total (165435ms).
[14:25:20.244] <TB0>     INFO: Test took 166544ms.
[14:25:20.361] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:20.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:22.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:24.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:26.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:28.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:30.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:31.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:33.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:35.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:37.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:39.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:41.482] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:43.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:45.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:47.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:49.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:51.171] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 426016768
[14:25:51.171] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:25:51.245] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:25:51.245] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 206 (-1/-1) hits flags = 528 (plus default)
[14:25:51.256] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:51.256] <TB0>     INFO:     run 1 of 1
[14:25:51.256] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:51.598] <TB0>     INFO: Expecting 4305600 events.
[14:26:36.907] <TB0>     INFO: 1092690 events read in total (44594ms).
[14:27:19.854] <TB0>     INFO: 2177375 events read in total (87541ms).
[14:28:04.370] <TB0>     INFO: 3250445 events read in total (132057ms).
[14:28:47.934] <TB0>     INFO: 4305600 events read in total (175621ms).
[14:28:47.998] <TB0>     INFO: Test took 176742ms.
[14:28:48.137] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:48.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:50.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:52.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:54.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:56.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:58.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:00.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:02.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:04.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:06.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:08.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:10.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:12.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:14.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:16.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:18.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:20.377] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365768704
[14:29:20.379] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:20.454] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:20.454] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 196 (-1/-1) hits flags = 528 (plus default)
[14:29:20.464] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:20.464] <TB0>     INFO:     run 1 of 1
[14:29:20.464] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:20.810] <TB0>     INFO: Expecting 4097600 events.
[14:30:06.724] <TB0>     INFO: 1116945 events read in total (45199ms).
[14:30:49.957] <TB0>     INFO: 2225165 events read in total (88432ms).
[14:31:34.791] <TB0>     INFO: 3321295 events read in total (133266ms).
[14:32:05.455] <TB0>     INFO: 4097600 events read in total (163930ms).
[14:32:05.510] <TB0>     INFO: Test took 165046ms.
[14:32:05.636] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:05.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:07.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:09.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:11.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:13.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:15.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:17.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:19.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:20.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:22.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:24.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:26.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:28.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:30.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:32.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:34.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:35.927] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 422531072
[14:32:35.928] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:32:35.001] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:32:35.001] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 195 (-1/-1) hits flags = 528 (plus default)
[14:32:36.011] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:36.011] <TB0>     INFO:     run 1 of 1
[14:32:36.011] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:36.357] <TB0>     INFO: Expecting 4076800 events.
[14:33:22.238] <TB0>     INFO: 1120745 events read in total (45166ms).
[14:34:07.288] <TB0>     INFO: 2231395 events read in total (90217ms).
[14:34:50.478] <TB0>     INFO: 3329810 events read in total (133406ms).
[14:35:20.923] <TB0>     INFO: 4076800 events read in total (163851ms).
[14:35:20.981] <TB0>     INFO: Test took 164970ms.
[14:35:21.110] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:21.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:23.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:25.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:27.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:28.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:30.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:32.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:34.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:36.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:38.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:40.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:42.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:43.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:45.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:47.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:49.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:51.450] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423747584
[14:35:51.451] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:35:51.524] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:35:51.524] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 197 (-1/-1) hits flags = 528 (plus default)
[14:35:51.536] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:51.536] <TB0>     INFO:     run 1 of 1
[14:35:51.536] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:51.889] <TB0>     INFO: Expecting 4118400 events.
[14:36:37.387] <TB0>     INFO: 1115050 events read in total (44784ms).
[14:37:22.586] <TB0>     INFO: 2220845 events read in total (89984ms).
[14:38:07.519] <TB0>     INFO: 3315105 events read in total (134916ms).
[14:38:40.314] <TB0>     INFO: 4118400 events read in total (167711ms).
[14:38:40.369] <TB0>     INFO: Test took 168834ms.
[14:38:40.496] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:40.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:42.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:44.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:46.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:48.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:50.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:52.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:53.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:55.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:57.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:59.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:01.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:03.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:05.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:07.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:08.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:10.803] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362672128
[14:39:10.804] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.30878, thr difference RMS: 1.43773
[14:39:10.804] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.28924, thr difference RMS: 1.47977
[14:39:10.804] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.90827, thr difference RMS: 1.47212
[14:39:10.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.72371, thr difference RMS: 1.59915
[14:39:10.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.88857, thr difference RMS: 1.22984
[14:39:10.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.0051, thr difference RMS: 1.29732
[14:39:10.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.1337, thr difference RMS: 1.26787
[14:39:10.805] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.41442, thr difference RMS: 1.85345
[14:39:10.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.60176, thr difference RMS: 1.74471
[14:39:10.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.7424, thr difference RMS: 1.3747
[14:39:10.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.86471, thr difference RMS: 1.54827
[14:39:10.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.28662, thr difference RMS: 1.59641
[14:39:10.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.70322, thr difference RMS: 1.75422
[14:39:10.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.86147, thr difference RMS: 1.44662
[14:39:10.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.63307, thr difference RMS: 1.46742
[14:39:10.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.4271, thr difference RMS: 1.22084
[14:39:10.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.23906, thr difference RMS: 1.42628
[14:39:10.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.15567, thr difference RMS: 1.50211
[14:39:10.807] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.87742, thr difference RMS: 1.48563
[14:39:10.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.73633, thr difference RMS: 1.60593
[14:39:10.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.65138, thr difference RMS: 1.23305
[14:39:10.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.0141, thr difference RMS: 1.29233
[14:39:10.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.0501, thr difference RMS: 1.26061
[14:39:10.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.25284, thr difference RMS: 1.82466
[14:39:10.809] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.63025, thr difference RMS: 3.41573
[14:39:10.809] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.7992, thr difference RMS: 1.3699
[14:39:10.809] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.82003, thr difference RMS: 1.5492
[14:39:10.809] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.27949, thr difference RMS: 1.5937
[14:39:10.809] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.56403, thr difference RMS: 1.7294
[14:39:10.809] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.67955, thr difference RMS: 1.45199
[14:39:10.810] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.5143, thr difference RMS: 1.46249
[14:39:10.810] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.4203, thr difference RMS: 1.19233
[14:39:10.810] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.1216, thr difference RMS: 1.43565
[14:39:10.810] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.96324, thr difference RMS: 1.48735
[14:39:10.810] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.8188, thr difference RMS: 1.46565
[14:39:10.811] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.84481, thr difference RMS: 1.59551
[14:39:10.811] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.47665, thr difference RMS: 1.22168
[14:39:10.811] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0463, thr difference RMS: 1.28804
[14:39:10.811] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.0158, thr difference RMS: 1.27055
[14:39:10.811] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.17493, thr difference RMS: 1.83678
[14:39:10.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.58392, thr difference RMS: 1.73382
[14:39:10.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.7857, thr difference RMS: 1.34349
[14:39:10.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.80054, thr difference RMS: 1.54231
[14:39:10.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.27638, thr difference RMS: 1.59296
[14:39:10.812] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.50896, thr difference RMS: 1.72867
[14:39:10.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.56929, thr difference RMS: 1.41319
[14:39:10.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.59672, thr difference RMS: 1.46389
[14:39:10.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.4596, thr difference RMS: 1.20782
[14:39:10.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.94997, thr difference RMS: 1.42166
[14:39:10.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.6688, thr difference RMS: 1.47668
[14:39:10.813] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.89488, thr difference RMS: 1.46216
[14:39:10.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.95354, thr difference RMS: 1.57701
[14:39:10.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.38857, thr difference RMS: 1.22896
[14:39:10.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2005, thr difference RMS: 1.30961
[14:39:10.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.93061, thr difference RMS: 1.26524
[14:39:10.814] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.19572, thr difference RMS: 1.84532
[14:39:10.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.59765, thr difference RMS: 1.74443
[14:39:10.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.8486, thr difference RMS: 1.37009
[14:39:10.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.77717, thr difference RMS: 1.56998
[14:39:10.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.31286, thr difference RMS: 1.60564
[14:39:10.815] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.50871, thr difference RMS: 1.75955
[14:39:10.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.46276, thr difference RMS: 1.4439
[14:39:10.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.52566, thr difference RMS: 1.4243
[14:39:10.816] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.5694, thr difference RMS: 1.20607
[14:39:10.923] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:39:10.926] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2231 seconds
[14:39:10.926] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:39:11.629] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:39:11.629] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:39:11.632] <TB0>     INFO: ######################################################################
[14:39:11.632] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:39:11.632] <TB0>     INFO: ######################################################################
[14:39:11.633] <TB0>     INFO:    ----------------------------------------------------------------------
[14:39:11.633] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:39:11.633] <TB0>     INFO:    ----------------------------------------------------------------------
[14:39:11.633] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:39:11.643] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:39:11.643] <TB0>     INFO:     run 1 of 1
[14:39:11.643] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:11.985] <TB0>     INFO: Expecting 59072000 events.
[14:39:40.924] <TB0>     INFO: 1073200 events read in total (28224ms).
[14:40:08.888] <TB0>     INFO: 2142200 events read in total (56188ms).
[14:40:37.273] <TB0>     INFO: 3214000 events read in total (84573ms).
[14:41:04.707] <TB0>     INFO: 4284200 events read in total (112007ms).
[14:41:32.694] <TB0>     INFO: 5352800 events read in total (139994ms).
[14:41:59.382] <TB0>     INFO: 6424200 events read in total (166682ms).
[14:42:27.690] <TB0>     INFO: 7493800 events read in total (194990ms).
[14:42:55.923] <TB0>     INFO: 8563600 events read in total (223223ms).
[14:43:24.143] <TB0>     INFO: 9636600 events read in total (251443ms).
[14:43:52.313] <TB0>     INFO: 10705400 events read in total (279613ms).
[14:44:20.605] <TB0>     INFO: 11776200 events read in total (307905ms).
[14:44:48.858] <TB0>     INFO: 12847200 events read in total (336158ms).
[14:45:17.098] <TB0>     INFO: 13917200 events read in total (364398ms).
[14:45:45.354] <TB0>     INFO: 14990200 events read in total (392654ms).
[14:46:13.555] <TB0>     INFO: 16058800 events read in total (420855ms).
[14:46:41.824] <TB0>     INFO: 17130400 events read in total (449124ms).
[14:47:09.945] <TB0>     INFO: 18200600 events read in total (477245ms).
[14:47:38.091] <TB0>     INFO: 19270600 events read in total (505391ms).
[14:48:06.226] <TB0>     INFO: 20343200 events read in total (533526ms).
[14:48:34.333] <TB0>     INFO: 21411800 events read in total (561633ms).
[14:49:02.525] <TB0>     INFO: 22483600 events read in total (589825ms).
[14:49:30.689] <TB0>     INFO: 23554400 events read in total (617989ms).
[14:49:58.841] <TB0>     INFO: 24625000 events read in total (646141ms).
[14:50:27.124] <TB0>     INFO: 25696800 events read in total (674424ms).
[14:50:55.201] <TB0>     INFO: 26765600 events read in total (702501ms).
[14:51:23.425] <TB0>     INFO: 27838600 events read in total (730725ms).
[14:51:51.563] <TB0>     INFO: 28908400 events read in total (758863ms).
[14:52:19.628] <TB0>     INFO: 29979000 events read in total (786928ms).
[14:52:47.635] <TB0>     INFO: 31050400 events read in total (814935ms).
[14:53:15.777] <TB0>     INFO: 32119200 events read in total (843077ms).
[14:53:43.913] <TB0>     INFO: 33191200 events read in total (871213ms).
[14:54:12.091] <TB0>     INFO: 34260800 events read in total (899391ms).
[14:54:40.213] <TB0>     INFO: 35329600 events read in total (927513ms).
[14:55:08.330] <TB0>     INFO: 36402200 events read in total (955630ms).
[14:55:36.435] <TB0>     INFO: 37470800 events read in total (983735ms).
[14:56:04.534] <TB0>     INFO: 38540800 events read in total (1011834ms).
[14:56:32.516] <TB0>     INFO: 39612600 events read in total (1039816ms).
[14:57:00.521] <TB0>     INFO: 40681400 events read in total (1067821ms).
[14:57:28.609] <TB0>     INFO: 41752800 events read in total (1095909ms).
[14:57:56.672] <TB0>     INFO: 42822800 events read in total (1123972ms).
[14:58:24.756] <TB0>     INFO: 43891400 events read in total (1152056ms).
[14:58:52.786] <TB0>     INFO: 44964400 events read in total (1180086ms).
[14:59:20.816] <TB0>     INFO: 46033200 events read in total (1208116ms).
[14:59:48.736] <TB0>     INFO: 47101400 events read in total (1236036ms).
[15:00:16.779] <TB0>     INFO: 48174000 events read in total (1264079ms).
[15:00:44.720] <TB0>     INFO: 49242800 events read in total (1292020ms).
[15:01:11.481] <TB0>     INFO: 50311800 events read in total (1318781ms).
[15:01:39.585] <TB0>     INFO: 51383600 events read in total (1346885ms).
[15:02:07.700] <TB0>     INFO: 52451800 events read in total (1375000ms).
[15:02:35.759] <TB0>     INFO: 53521000 events read in total (1403059ms).
[15:03:04.120] <TB0>     INFO: 54592400 events read in total (1431420ms).
[15:03:32.301] <TB0>     INFO: 55660600 events read in total (1459601ms).
[15:04:00.505] <TB0>     INFO: 56729000 events read in total (1487805ms).
[15:04:28.704] <TB0>     INFO: 57800800 events read in total (1516004ms).
[15:04:56.951] <TB0>     INFO: 58870200 events read in total (1544251ms).
[15:05:02.534] <TB0>     INFO: 59072000 events read in total (1549834ms).
[15:05:02.556] <TB0>     INFO: Test took 1550913ms.
[15:05:02.615] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:02.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:02.755] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:03.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:03.940] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:05.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:05.079] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:06.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:06.256] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:07.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:07.430] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:08.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:08.607] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:09.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:09.789] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:10.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:10.948] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:12.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:12.133] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:13.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:13.329] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:14.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:14.522] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:15.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:15.720] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:16.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:16.934] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:18.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:18.135] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:19.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:19.289] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:20.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:20.457] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:21.624] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 493338624
[15:05:21.653] <TB0>     INFO: PixTestScurves::scurves() done 
[15:05:21.653] <TB0>     INFO: Vcal mean:  35.15  35.18  35.17  35.09  35.14  35.05  35.06  35.31  35.12  35.09  35.13  35.16  35.11  35.16  35.21  35.16 
[15:05:21.653] <TB0>     INFO: Vcal RMS:    0.73   0.89   0.74   0.69   0.70   0.71   0.78   1.31   0.96   0.72   0.71   0.69   0.63   0.69   0.69   0.73 
[15:05:21.653] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:05:21.727] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:05:21.727] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:05:21.727] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:05:21.727] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:05:21.728] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:05:21.728] <TB0>     INFO: ######################################################################
[15:05:21.728] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:05:21.728] <TB0>     INFO: ######################################################################
[15:05:21.731] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:05:22.072] <TB0>     INFO: Expecting 41600 events.
[15:05:26.148] <TB0>     INFO: 41600 events read in total (3356ms).
[15:05:26.149] <TB0>     INFO: Test took 4418ms.
[15:05:26.157] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:26.157] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:05:26.157] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:05:26.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 35, 71] has eff 0/10
[15:05:26.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 35, 71]
[15:05:26.162] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[15:05:26.162] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[15:05:26.162] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[15:05:26.162] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[15:05:26.165] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:05:26.165] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:05:26.165] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:05:26.165] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:05:26.504] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:05:26.849] <TB0>     INFO: Expecting 41600 events.
[15:05:30.993] <TB0>     INFO: 41600 events read in total (3430ms).
[15:05:30.994] <TB0>     INFO: Test took 4490ms.
[15:05:30.001] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:30.001] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:05:30.001] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:05:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.086
[15:05:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:05:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.04
[15:05:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 170
[15:05:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.745
[15:05:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:05:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.849
[15:05:31.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.211
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.874
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.166
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 190
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.089
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 185
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.668
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.095
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.247
[15:05:31.007] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.619
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 169
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.259
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.796
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.714
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.436
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 169
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:05:31.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:05:31.092] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:05:31.435] <TB0>     INFO: Expecting 41600 events.
[15:05:35.555] <TB0>     INFO: 41600 events read in total (3405ms).
[15:05:35.555] <TB0>     INFO: Test took 4463ms.
[15:05:35.564] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:35.564] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[15:05:35.564] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:05:35.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:05:35.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 9
[15:05:35.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.7426
[15:05:35.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 82
[15:05:35.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7834
[15:05:35.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 64
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2493
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 73
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9717
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 72
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.0635
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 91
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1632
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 69
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9006
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 84
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7725
[15:05:35.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 81
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.1562
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 52
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 75
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.2386
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 79
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.21
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 69
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.6024
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 66
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1327
[15:05:35.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 65
[15:05:35.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9426
[15:05:35.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 84
[15:05:35.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.0144
[15:05:35.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 57
[15:05:35.572] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 0 0
[15:05:35.974] <TB0>     INFO: Expecting 2560 events.
[15:05:36.933] <TB0>     INFO: 2560 events read in total (244ms).
[15:05:36.933] <TB0>     INFO: Test took 1361ms.
[15:05:36.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:36.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[15:05:37.441] <TB0>     INFO: Expecting 2560 events.
[15:05:38.399] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:38.400] <TB0>     INFO: Test took 1466ms.
[15:05:38.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:38.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 2 2
[15:05:38.907] <TB0>     INFO: Expecting 2560 events.
[15:05:39.865] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:39.865] <TB0>     INFO: Test took 1464ms.
[15:05:39.865] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:39.865] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 3 3
[15:05:40.373] <TB0>     INFO: Expecting 2560 events.
[15:05:41.331] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:41.331] <TB0>     INFO: Test took 1466ms.
[15:05:41.331] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:41.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 4 4
[15:05:41.839] <TB0>     INFO: Expecting 2560 events.
[15:05:42.796] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:42.797] <TB0>     INFO: Test took 1465ms.
[15:05:42.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:42.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 5 5
[15:05:43.304] <TB0>     INFO: Expecting 2560 events.
[15:05:44.262] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:44.262] <TB0>     INFO: Test took 1464ms.
[15:05:44.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:44.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 6 6
[15:05:44.770] <TB0>     INFO: Expecting 2560 events.
[15:05:45.728] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:45.728] <TB0>     INFO: Test took 1465ms.
[15:05:45.729] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:45.729] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[15:05:46.236] <TB0>     INFO: Expecting 2560 events.
[15:05:47.193] <TB0>     INFO: 2560 events read in total (242ms).
[15:05:47.194] <TB0>     INFO: Test took 1465ms.
[15:05:47.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:47.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 8 8
[15:05:47.701] <TB0>     INFO: Expecting 2560 events.
[15:05:48.659] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:48.660] <TB0>     INFO: Test took 1466ms.
[15:05:48.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:48.660] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 9 9
[15:05:49.167] <TB0>     INFO: Expecting 2560 events.
[15:05:50.125] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:50.125] <TB0>     INFO: Test took 1465ms.
[15:05:50.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:50.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:05:50.633] <TB0>     INFO: Expecting 2560 events.
[15:05:51.591] <TB0>     INFO: 2560 events read in total (242ms).
[15:05:51.591] <TB0>     INFO: Test took 1465ms.
[15:05:51.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:51.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[15:05:52.099] <TB0>     INFO: Expecting 2560 events.
[15:05:53.055] <TB0>     INFO: 2560 events read in total (241ms).
[15:05:53.055] <TB0>     INFO: Test took 1463ms.
[15:05:53.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:53.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 12 12
[15:05:53.563] <TB0>     INFO: Expecting 2560 events.
[15:05:54.520] <TB0>     INFO: 2560 events read in total (242ms).
[15:05:54.520] <TB0>     INFO: Test took 1464ms.
[15:05:54.520] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:54.521] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 13 13
[15:05:55.028] <TB0>     INFO: Expecting 2560 events.
[15:05:55.985] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:55.985] <TB0>     INFO: Test took 1465ms.
[15:05:55.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:55.987] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 14 14
[15:05:56.493] <TB0>     INFO: Expecting 2560 events.
[15:05:57.451] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:57.452] <TB0>     INFO: Test took 1465ms.
[15:05:57.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:57.452] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 15 15
[15:05:57.959] <TB0>     INFO: Expecting 2560 events.
[15:05:58.917] <TB0>     INFO: 2560 events read in total (243ms).
[15:05:58.918] <TB0>     INFO: Test took 1466ms.
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:05:58.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:05:58.921] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:59.427] <TB0>     INFO: Expecting 655360 events.
[15:06:11.344] <TB0>     INFO: 655360 events read in total (11202ms).
[15:06:11.355] <TB0>     INFO: Expecting 655360 events.
[15:06:22.944] <TB0>     INFO: 655360 events read in total (11027ms).
[15:06:22.959] <TB0>     INFO: Expecting 655360 events.
[15:06:34.591] <TB0>     INFO: 655360 events read in total (11072ms).
[15:06:34.612] <TB0>     INFO: Expecting 655360 events.
[15:06:46.226] <TB0>     INFO: 655360 events read in total (11067ms).
[15:06:46.251] <TB0>     INFO: Expecting 655360 events.
[15:06:57.813] <TB0>     INFO: 655360 events read in total (11017ms).
[15:06:57.842] <TB0>     INFO: Expecting 655360 events.
[15:07:09.537] <TB0>     INFO: 655360 events read in total (11155ms).
[15:07:09.570] <TB0>     INFO: Expecting 655360 events.
[15:07:21.113] <TB0>     INFO: 655360 events read in total (11003ms).
[15:07:21.150] <TB0>     INFO: Expecting 655360 events.
[15:07:32.779] <TB0>     INFO: 655360 events read in total (11097ms).
[15:07:32.823] <TB0>     INFO: Expecting 655360 events.
[15:07:44.442] <TB0>     INFO: 655360 events read in total (11092ms).
[15:07:44.487] <TB0>     INFO: Expecting 655360 events.
[15:07:56.065] <TB0>     INFO: 655360 events read in total (11052ms).
[15:07:56.114] <TB0>     INFO: Expecting 655360 events.
[15:08:07.440] <TB0>     INFO: 655360 events read in total (10800ms).
[15:08:07.494] <TB0>     INFO: Expecting 655360 events.
[15:08:18.771] <TB0>     INFO: 655360 events read in total (10750ms).
[15:08:18.829] <TB0>     INFO: Expecting 655360 events.
[15:08:30.534] <TB0>     INFO: 655360 events read in total (11179ms).
[15:08:30.595] <TB0>     INFO: Expecting 655360 events.
[15:08:42.325] <TB0>     INFO: 655360 events read in total (11203ms).
[15:08:42.391] <TB0>     INFO: Expecting 655360 events.
[15:08:54.175] <TB0>     INFO: 655360 events read in total (11257ms).
[15:08:54.245] <TB0>     INFO: Expecting 655360 events.
[15:09:05.996] <TB0>     INFO: 655360 events read in total (11225ms).
[15:09:06.079] <TB0>     INFO: Test took 187158ms.
[15:09:06.173] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:06.479] <TB0>     INFO: Expecting 655360 events.
[15:09:18.297] <TB0>     INFO: 655360 events read in total (11103ms).
[15:09:18.308] <TB0>     INFO: Expecting 655360 events.
[15:09:29.975] <TB0>     INFO: 655360 events read in total (11097ms).
[15:09:29.990] <TB0>     INFO: Expecting 655360 events.
[15:09:41.651] <TB0>     INFO: 655360 events read in total (11103ms).
[15:09:41.670] <TB0>     INFO: Expecting 655360 events.
[15:09:53.361] <TB0>     INFO: 655360 events read in total (11134ms).
[15:09:53.385] <TB0>     INFO: Expecting 655360 events.
[15:10:05.061] <TB0>     INFO: 655360 events read in total (11120ms).
[15:10:05.089] <TB0>     INFO: Expecting 655360 events.
[15:10:16.771] <TB0>     INFO: 655360 events read in total (11136ms).
[15:10:16.803] <TB0>     INFO: Expecting 655360 events.
[15:10:28.470] <TB0>     INFO: 655360 events read in total (11125ms).
[15:10:28.510] <TB0>     INFO: Expecting 655360 events.
[15:10:40.186] <TB0>     INFO: 655360 events read in total (11145ms).
[15:10:40.227] <TB0>     INFO: Expecting 655360 events.
[15:10:51.986] <TB0>     INFO: 655360 events read in total (11232ms).
[15:10:52.031] <TB0>     INFO: Expecting 655360 events.
[15:11:03.754] <TB0>     INFO: 655360 events read in total (11197ms).
[15:11:03.803] <TB0>     INFO: Expecting 655360 events.
[15:11:15.538] <TB0>     INFO: 655360 events read in total (11209ms).
[15:11:15.591] <TB0>     INFO: Expecting 655360 events.
[15:11:26.996] <TB0>     INFO: 655360 events read in total (10878ms).
[15:11:27.053] <TB0>     INFO: Expecting 655360 events.
[15:11:38.372] <TB0>     INFO: 655360 events read in total (10792ms).
[15:11:38.440] <TB0>     INFO: Expecting 655360 events.
[15:11:49.749] <TB0>     INFO: 655360 events read in total (10783ms).
[15:11:49.816] <TB0>     INFO: Expecting 655360 events.
[15:12:01.157] <TB0>     INFO: 655360 events read in total (10815ms).
[15:12:01.228] <TB0>     INFO: Expecting 655360 events.
[15:12:13.014] <TB0>     INFO: 655360 events read in total (11259ms).
[15:12:13.087] <TB0>     INFO: Test took 186914ms.
[15:12:13.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:12:13.259] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:12:13.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:12:13.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:12:13.260] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:12:13.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:12:13.261] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:12:13.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:12:13.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:12:13.262] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:12:13.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:12:13.263] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:12:13.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:12:13.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:12:13.264] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:12:13.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:12:13.265] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:12:13.265] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.272] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.279] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.285] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:12:13.292] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:12:13.299] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:12:13.306] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:12:13.312] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.319] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.326] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.332] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.339] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.346] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.353] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.359] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.366] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.373] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.379] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.386] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.393] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:12:13.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:12:13.429] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C0.dat
[15:12:13.429] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C1.dat
[15:12:13.429] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C2.dat
[15:12:13.429] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C3.dat
[15:12:13.429] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C4.dat
[15:12:13.429] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C5.dat
[15:12:13.430] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C6.dat
[15:12:13.430] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C7.dat
[15:12:13.430] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C8.dat
[15:12:13.430] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C9.dat
[15:12:13.430] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C10.dat
[15:12:13.430] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C11.dat
[15:12:13.430] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C12.dat
[15:12:13.430] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C13.dat
[15:12:13.431] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C14.dat
[15:12:13.431] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C15.dat
[15:12:13.778] <TB0>     INFO: Expecting 41600 events.
[15:12:17.615] <TB0>     INFO: 41600 events read in total (3122ms).
[15:12:17.615] <TB0>     INFO: Test took 4182ms.
[15:12:18.266] <TB0>     INFO: Expecting 41600 events.
[15:12:22.129] <TB0>     INFO: 41600 events read in total (3148ms).
[15:12:22.129] <TB0>     INFO: Test took 4209ms.
[15:12:22.781] <TB0>     INFO: Expecting 41600 events.
[15:12:26.635] <TB0>     INFO: 41600 events read in total (3139ms).
[15:12:26.636] <TB0>     INFO: Test took 4201ms.
[15:12:26.936] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:27.067] <TB0>     INFO: Expecting 2560 events.
[15:12:28.024] <TB0>     INFO: 2560 events read in total (242ms).
[15:12:28.024] <TB0>     INFO: Test took 1088ms.
[15:12:28.026] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:28.533] <TB0>     INFO: Expecting 2560 events.
[15:12:29.491] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:29.491] <TB0>     INFO: Test took 1465ms.
[15:12:29.493] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:29.000] <TB0>     INFO: Expecting 2560 events.
[15:12:30.957] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:30.958] <TB0>     INFO: Test took 1465ms.
[15:12:30.960] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:31.466] <TB0>     INFO: Expecting 2560 events.
[15:12:32.424] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:32.424] <TB0>     INFO: Test took 1464ms.
[15:12:32.426] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:32.932] <TB0>     INFO: Expecting 2560 events.
[15:12:33.891] <TB0>     INFO: 2560 events read in total (244ms).
[15:12:33.891] <TB0>     INFO: Test took 1465ms.
[15:12:33.893] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:34.400] <TB0>     INFO: Expecting 2560 events.
[15:12:35.356] <TB0>     INFO: 2560 events read in total (241ms).
[15:12:35.357] <TB0>     INFO: Test took 1464ms.
[15:12:35.359] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:35.865] <TB0>     INFO: Expecting 2560 events.
[15:12:36.824] <TB0>     INFO: 2560 events read in total (244ms).
[15:12:36.824] <TB0>     INFO: Test took 1465ms.
[15:12:36.826] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:37.332] <TB0>     INFO: Expecting 2560 events.
[15:12:38.291] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:38.292] <TB0>     INFO: Test took 1466ms.
[15:12:38.294] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:38.799] <TB0>     INFO: Expecting 2560 events.
[15:12:39.761] <TB0>     INFO: 2560 events read in total (242ms).
[15:12:39.761] <TB0>     INFO: Test took 1468ms.
[15:12:39.763] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:40.269] <TB0>     INFO: Expecting 2560 events.
[15:12:41.229] <TB0>     INFO: 2560 events read in total (244ms).
[15:12:41.229] <TB0>     INFO: Test took 1466ms.
[15:12:41.231] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:41.738] <TB0>     INFO: Expecting 2560 events.
[15:12:42.696] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:42.696] <TB0>     INFO: Test took 1465ms.
[15:12:42.698] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:43.205] <TB0>     INFO: Expecting 2560 events.
[15:12:44.164] <TB0>     INFO: 2560 events read in total (244ms).
[15:12:44.164] <TB0>     INFO: Test took 1466ms.
[15:12:44.166] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:44.672] <TB0>     INFO: Expecting 2560 events.
[15:12:45.631] <TB0>     INFO: 2560 events read in total (244ms).
[15:12:45.631] <TB0>     INFO: Test took 1465ms.
[15:12:45.633] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:46.140] <TB0>     INFO: Expecting 2560 events.
[15:12:47.098] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:47.099] <TB0>     INFO: Test took 1466ms.
[15:12:47.100] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:47.607] <TB0>     INFO: Expecting 2560 events.
[15:12:48.565] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:48.566] <TB0>     INFO: Test took 1466ms.
[15:12:48.568] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:49.074] <TB0>     INFO: Expecting 2560 events.
[15:12:50.032] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:50.032] <TB0>     INFO: Test took 1464ms.
[15:12:50.034] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:50.540] <TB0>     INFO: Expecting 2560 events.
[15:12:51.498] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:51.499] <TB0>     INFO: Test took 1465ms.
[15:12:51.502] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:52.007] <TB0>     INFO: Expecting 2560 events.
[15:12:52.967] <TB0>     INFO: 2560 events read in total (245ms).
[15:12:52.968] <TB0>     INFO: Test took 1466ms.
[15:12:52.970] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:53.476] <TB0>     INFO: Expecting 2560 events.
[15:12:54.436] <TB0>     INFO: 2560 events read in total (245ms).
[15:12:54.437] <TB0>     INFO: Test took 1467ms.
[15:12:54.439] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:54.945] <TB0>     INFO: Expecting 2560 events.
[15:12:55.906] <TB0>     INFO: 2560 events read in total (246ms).
[15:12:55.906] <TB0>     INFO: Test took 1468ms.
[15:12:55.908] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:56.415] <TB0>     INFO: Expecting 2560 events.
[15:12:57.374] <TB0>     INFO: 2560 events read in total (245ms).
[15:12:57.375] <TB0>     INFO: Test took 1467ms.
[15:12:57.377] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:57.883] <TB0>     INFO: Expecting 2560 events.
[15:12:58.841] <TB0>     INFO: 2560 events read in total (243ms).
[15:12:58.842] <TB0>     INFO: Test took 1465ms.
[15:12:58.844] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:12:59.350] <TB0>     INFO: Expecting 2560 events.
[15:13:00.309] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:00.310] <TB0>     INFO: Test took 1466ms.
[15:13:00.313] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:00.818] <TB0>     INFO: Expecting 2560 events.
[15:13:01.777] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:01.777] <TB0>     INFO: Test took 1464ms.
[15:13:01.781] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:02.286] <TB0>     INFO: Expecting 2560 events.
[15:13:03.245] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:03.245] <TB0>     INFO: Test took 1465ms.
[15:13:03.247] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:03.754] <TB0>     INFO: Expecting 2560 events.
[15:13:04.713] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:04.715] <TB0>     INFO: Test took 1468ms.
[15:13:04.717] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:05.222] <TB0>     INFO: Expecting 2560 events.
[15:13:06.180] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:06.180] <TB0>     INFO: Test took 1463ms.
[15:13:06.182] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:06.689] <TB0>     INFO: Expecting 2560 events.
[15:13:07.649] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:07.649] <TB0>     INFO: Test took 1467ms.
[15:13:07.651] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:08.158] <TB0>     INFO: Expecting 2560 events.
[15:13:09.118] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:09.118] <TB0>     INFO: Test took 1467ms.
[15:13:09.121] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:09.627] <TB0>     INFO: Expecting 2560 events.
[15:13:10.586] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:10.587] <TB0>     INFO: Test took 1467ms.
[15:13:10.589] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:11.095] <TB0>     INFO: Expecting 2560 events.
[15:13:12.054] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:12.055] <TB0>     INFO: Test took 1466ms.
[15:13:12.057] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:12.563] <TB0>     INFO: Expecting 2560 events.
[15:13:13.523] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:13.524] <TB0>     INFO: Test took 1468ms.
[15:13:14.537] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:13:14.537] <TB0>     INFO: PH scale (per ROC):    70  72  79  80  71  70  70  77  78  79  73  71  83  76  76  74
[15:13:14.538] <TB0>     INFO: PH offset (per ROC):  172 188 176 175 163 182 172 170 192 174 173 180 176 182 170 190
[15:13:14.710] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:13:14.713] <TB0>     INFO: ######################################################################
[15:13:14.713] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:13:14.713] <TB0>     INFO: ######################################################################
[15:13:14.713] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:13:14.724] <TB0>     INFO: scanning low vcal = 10
[15:13:15.066] <TB0>     INFO: Expecting 41600 events.
[15:13:18.800] <TB0>     INFO: 41600 events read in total (3019ms).
[15:13:18.800] <TB0>     INFO: Test took 4076ms.
[15:13:18.802] <TB0>     INFO: scanning low vcal = 20
[15:13:19.308] <TB0>     INFO: Expecting 41600 events.
[15:13:23.016] <TB0>     INFO: 41600 events read in total (2993ms).
[15:13:23.017] <TB0>     INFO: Test took 4215ms.
[15:13:23.018] <TB0>     INFO: scanning low vcal = 30
[15:13:23.525] <TB0>     INFO: Expecting 41600 events.
[15:13:27.262] <TB0>     INFO: 41600 events read in total (3022ms).
[15:13:27.263] <TB0>     INFO: Test took 4245ms.
[15:13:27.265] <TB0>     INFO: scanning low vcal = 40
[15:13:27.765] <TB0>     INFO: Expecting 41600 events.
[15:13:31.994] <TB0>     INFO: 41600 events read in total (3514ms).
[15:13:31.995] <TB0>     INFO: Test took 4730ms.
[15:13:31.998] <TB0>     INFO: scanning low vcal = 50
[15:13:32.413] <TB0>     INFO: Expecting 41600 events.
[15:13:36.660] <TB0>     INFO: 41600 events read in total (3532ms).
[15:13:36.660] <TB0>     INFO: Test took 4662ms.
[15:13:36.663] <TB0>     INFO: scanning low vcal = 60
[15:13:37.083] <TB0>     INFO: Expecting 41600 events.
[15:13:41.338] <TB0>     INFO: 41600 events read in total (3540ms).
[15:13:41.339] <TB0>     INFO: Test took 4676ms.
[15:13:41.341] <TB0>     INFO: scanning low vcal = 70
[15:13:41.757] <TB0>     INFO: Expecting 41600 events.
[15:13:46.032] <TB0>     INFO: 41600 events read in total (3560ms).
[15:13:46.033] <TB0>     INFO: Test took 4692ms.
[15:13:46.035] <TB0>     INFO: scanning low vcal = 80
[15:13:46.454] <TB0>     INFO: Expecting 41600 events.
[15:13:50.731] <TB0>     INFO: 41600 events read in total (3562ms).
[15:13:50.732] <TB0>     INFO: Test took 4697ms.
[15:13:50.735] <TB0>     INFO: scanning low vcal = 90
[15:13:51.153] <TB0>     INFO: Expecting 41600 events.
[15:13:55.398] <TB0>     INFO: 41600 events read in total (3531ms).
[15:13:55.399] <TB0>     INFO: Test took 4664ms.
[15:13:55.404] <TB0>     INFO: scanning low vcal = 100
[15:13:55.821] <TB0>     INFO: Expecting 41600 events.
[15:14:00.201] <TB0>     INFO: 41600 events read in total (3665ms).
[15:14:00.201] <TB0>     INFO: Test took 4797ms.
[15:14:00.204] <TB0>     INFO: scanning low vcal = 110
[15:14:00.622] <TB0>     INFO: Expecting 41600 events.
[15:14:04.837] <TB0>     INFO: 41600 events read in total (3501ms).
[15:14:04.838] <TB0>     INFO: Test took 4634ms.
[15:14:04.841] <TB0>     INFO: scanning low vcal = 120
[15:14:05.261] <TB0>     INFO: Expecting 41600 events.
[15:14:09.498] <TB0>     INFO: 41600 events read in total (3522ms).
[15:14:09.499] <TB0>     INFO: Test took 4658ms.
[15:14:09.502] <TB0>     INFO: scanning low vcal = 130
[15:14:09.919] <TB0>     INFO: Expecting 41600 events.
[15:14:14.145] <TB0>     INFO: 41600 events read in total (3511ms).
[15:14:14.145] <TB0>     INFO: Test took 4643ms.
[15:14:14.148] <TB0>     INFO: scanning low vcal = 140
[15:14:14.568] <TB0>     INFO: Expecting 41600 events.
[15:14:18.786] <TB0>     INFO: 41600 events read in total (3503ms).
[15:14:18.787] <TB0>     INFO: Test took 4639ms.
[15:14:18.789] <TB0>     INFO: scanning low vcal = 150
[15:14:19.210] <TB0>     INFO: Expecting 41600 events.
[15:14:23.447] <TB0>     INFO: 41600 events read in total (3523ms).
[15:14:23.448] <TB0>     INFO: Test took 4658ms.
[15:14:23.451] <TB0>     INFO: scanning low vcal = 160
[15:14:23.869] <TB0>     INFO: Expecting 41600 events.
[15:14:28.134] <TB0>     INFO: 41600 events read in total (3550ms).
[15:14:28.134] <TB0>     INFO: Test took 4683ms.
[15:14:28.137] <TB0>     INFO: scanning low vcal = 170
[15:14:28.555] <TB0>     INFO: Expecting 41600 events.
[15:14:32.805] <TB0>     INFO: 41600 events read in total (3535ms).
[15:14:32.806] <TB0>     INFO: Test took 4669ms.
[15:14:32.810] <TB0>     INFO: scanning low vcal = 180
[15:14:33.228] <TB0>     INFO: Expecting 41600 events.
[15:14:37.498] <TB0>     INFO: 41600 events read in total (3555ms).
[15:14:37.499] <TB0>     INFO: Test took 4689ms.
[15:14:37.501] <TB0>     INFO: scanning low vcal = 190
[15:14:37.919] <TB0>     INFO: Expecting 41600 events.
[15:14:42.178] <TB0>     INFO: 41600 events read in total (3544ms).
[15:14:42.178] <TB0>     INFO: Test took 4676ms.
[15:14:42.181] <TB0>     INFO: scanning low vcal = 200
[15:14:42.599] <TB0>     INFO: Expecting 41600 events.
[15:14:46.869] <TB0>     INFO: 41600 events read in total (3555ms).
[15:14:46.869] <TB0>     INFO: Test took 4687ms.
[15:14:46.872] <TB0>     INFO: scanning low vcal = 210
[15:14:47.288] <TB0>     INFO: Expecting 41600 events.
[15:14:51.574] <TB0>     INFO: 41600 events read in total (3571ms).
[15:14:51.574] <TB0>     INFO: Test took 4701ms.
[15:14:51.577] <TB0>     INFO: scanning low vcal = 220
[15:14:51.996] <TB0>     INFO: Expecting 41600 events.
[15:14:56.257] <TB0>     INFO: 41600 events read in total (3546ms).
[15:14:56.257] <TB0>     INFO: Test took 4680ms.
[15:14:56.260] <TB0>     INFO: scanning low vcal = 230
[15:14:56.679] <TB0>     INFO: Expecting 41600 events.
[15:15:00.933] <TB0>     INFO: 41600 events read in total (3539ms).
[15:15:00.934] <TB0>     INFO: Test took 4674ms.
[15:15:00.937] <TB0>     INFO: scanning low vcal = 240
[15:15:01.356] <TB0>     INFO: Expecting 41600 events.
[15:15:05.630] <TB0>     INFO: 41600 events read in total (3559ms).
[15:15:05.631] <TB0>     INFO: Test took 4694ms.
[15:15:05.634] <TB0>     INFO: scanning low vcal = 250
[15:15:06.051] <TB0>     INFO: Expecting 41600 events.
[15:15:10.316] <TB0>     INFO: 41600 events read in total (3550ms).
[15:15:10.316] <TB0>     INFO: Test took 4682ms.
[15:15:10.320] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:15:10.737] <TB0>     INFO: Expecting 41600 events.
[15:15:15.016] <TB0>     INFO: 41600 events read in total (3564ms).
[15:15:15.017] <TB0>     INFO: Test took 4697ms.
[15:15:15.020] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:15:15.436] <TB0>     INFO: Expecting 41600 events.
[15:15:19.717] <TB0>     INFO: 41600 events read in total (3566ms).
[15:15:19.718] <TB0>     INFO: Test took 4698ms.
[15:15:19.722] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:15:20.140] <TB0>     INFO: Expecting 41600 events.
[15:15:24.424] <TB0>     INFO: 41600 events read in total (3569ms).
[15:15:24.425] <TB0>     INFO: Test took 4703ms.
[15:15:24.428] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:15:24.845] <TB0>     INFO: Expecting 41600 events.
[15:15:29.111] <TB0>     INFO: 41600 events read in total (3552ms).
[15:15:29.112] <TB0>     INFO: Test took 4684ms.
[15:15:29.114] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:15:29.534] <TB0>     INFO: Expecting 41600 events.
[15:15:33.814] <TB0>     INFO: 41600 events read in total (3566ms).
[15:15:33.815] <TB0>     INFO: Test took 4701ms.
[15:15:34.351] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:15:34.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:15:34.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:15:34.354] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:15:34.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:15:34.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:15:34.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:15:34.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:15:34.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:15:34.355] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:15:34.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:15:34.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:15:34.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:15:34.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:15:34.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:15:34.356] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:15:34.357] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:16:12.789] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:16:12.789] <TB0>     INFO: non-linearity mean:  0.954 0.956 0.965 0.959 0.955 0.956 0.960 0.956 0.948 0.953 0.952 0.953 0.954 0.958 0.957 0.950
[15:16:12.789] <TB0>     INFO: non-linearity RMS:   0.005 0.007 0.004 0.005 0.006 0.006 0.005 0.007 0.007 0.007 0.006 0.006 0.006 0.005 0.006 0.008
[15:16:12.789] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:16:12.812] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:16:12.834] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:16:12.857] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:16:12.880] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:16:12.902] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:16:12.925] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:16:12.947] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:16:12.970] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:16:12.992] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:16:13.015] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:16:13.037] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:16:13.060] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:16:13.082] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:16:13.105] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:16:13.128] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-08_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:16:13.150] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:16:13.150] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:16:13.158] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:16:13.158] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:16:13.160] <TB0>     INFO: ######################################################################
[15:16:13.160] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:16:13.161] <TB0>     INFO: ######################################################################
[15:16:13.163] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:16:13.173] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:16:13.174] <TB0>     INFO:     run 1 of 1
[15:16:13.174] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:13.516] <TB0>     INFO: Expecting 3120000 events.
[15:17:03.650] <TB0>     INFO: 1264260 events read in total (49420ms).
[15:17:52.938] <TB0>     INFO: 2522885 events read in total (98708ms).
[15:18:16.384] <TB0>     INFO: 3120000 events read in total (122155ms).
[15:18:16.430] <TB0>     INFO: Test took 123256ms.
[15:18:16.504] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:16.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:18.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:19.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:20.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:22.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:23.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:25.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:26.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:28.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:29.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:31.295] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:32.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:34.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:35.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:37.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:38.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:40.395] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 412127232
[15:18:40.427] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:18:40.427] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1069, RMS = 1.49542
[15:18:40.427] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:18:40.427] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:18:40.427] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3495, RMS = 1.65401
[15:18:40.427] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:18:40.428] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:18:40.428] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.2324, RMS = 2.36808
[15:18:40.428] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:40.428] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:18:40.428] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7346, RMS = 2.43342
[15:18:40.428] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:18:40.430] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:18:40.430] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8697, RMS = 2.48444
[15:18:40.430] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:18:40.430] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:18:40.430] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6485, RMS = 2.27593
[15:18:40.430] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:18:40.431] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:18:40.431] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0411, RMS = 1.38306
[15:18:40.432] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:18:40.432] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:18:40.432] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6505, RMS = 1.38045
[15:18:40.432] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:18:40.433] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:18:40.433] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 58.4784, RMS = 1.9974
[15:18:40.433] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 69
[15:18:40.433] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:18:40.433] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 59.4557, RMS = 2.16519
[15:18:40.433] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[15:18:40.434] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:18:40.434] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4332, RMS = 1.65917
[15:18:40.434] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:18:40.434] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:18:40.434] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9285, RMS = 1.71149
[15:18:40.434] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:18:40.435] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:18:40.435] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1896, RMS = 1.25275
[15:18:40.435] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:18:40.435] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:18:40.435] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3827, RMS = 1.03664
[15:18:40.435] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:18:40.436] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:18:40.436] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.426, RMS = 1.73688
[15:18:40.436] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:18:40.436] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:18:40.436] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1393, RMS = 2.27452
[15:18:40.436] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:18:40.437] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:18:40.437] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2833, RMS = 1.30467
[15:18:40.437] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:18:40.437] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:18:40.437] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7755, RMS = 1.31068
[15:18:40.437] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:18:40.438] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:18:40.438] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9187, RMS = 1.74907
[15:18:40.438] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:18:40.438] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:18:40.438] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1197, RMS = 1.43709
[15:18:40.438] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:18:40.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:18:40.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3402, RMS = 1.18078
[15:18:40.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:18:40.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:18:40.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0318, RMS = 1.40373
[15:18:40.439] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:18:40.441] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:18:40.441] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7586, RMS = 1.75324
[15:18:40.441] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:18:40.441] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:18:40.441] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9271, RMS = 1.52861
[15:18:40.441] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:18:40.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:18:40.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0158, RMS = 1.58781
[15:18:40.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:18:40.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:18:40.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4451, RMS = 1.36021
[15:18:40.442] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:18:40.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:18:40.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3714, RMS = 2.72493
[15:18:40.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:18:40.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:18:40.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9661, RMS = 2.35174
[15:18:40.443] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:18:40.444] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:18:40.444] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3945, RMS = 0.988867
[15:18:40.444] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:18:40.444] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:18:40.444] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6969, RMS = 1.18649
[15:18:40.444] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:18:40.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:18:40.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8584, RMS = 1.92369
[15:18:40.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:18:40.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:18:40.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.0755, RMS = 1.88358
[15:18:40.445] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:18:40.448] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[15:18:40.448] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0   15   13    0    0    0    0    1    0    0
[15:18:40.448] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:18:40.542] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:18:40.542] <TB0>     INFO: enter test to run
[15:18:40.542] <TB0>     INFO:   test:  no parameter change
[15:18:40.542] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[15:18:40.543] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[15:18:40.543] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.7 C
[15:18:40.543] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:18:41.069] <TB0>    QUIET: Connection to board 133 closed.
[15:18:41.070] <TB0>     INFO: pXar: this is the end, my friend
[15:18:41.070] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
