Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: MOD60.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MOD60.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MOD60"
Output Format                      : NGC
Target Device                      : xa3s1200e-4-fgg400

---- Source Options
Top Module Name                    : MOD60
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "TIME.v" in library work
Compiling verilog include file "FREQ_DIV.v"
Compiling verilog include file "TM1638.v"
Module <FREQ_DIV> compiled
Module <TM1638> compiled
Module <MOD60> compiled
No errors in compilation
Analysis of file <"MOD60.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MOD60> in library <work>.

Analyzing hierarchy for module <FREQ_DIV> in library <work>.

Analyzing hierarchy for module <TM1638> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MOD60>.
WARNING:Xst:863 - "TIME.v" line 34: Name conflict (<LED> and <led>, renaming LED as led_rnm0).
Module <MOD60> is correct for synthesis.
 
Analyzing module <FREQ_DIV> in library <work>.
Module <FREQ_DIV> is correct for synthesis.
 
Analyzing module <TM1638> in library <work>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
	Calling function <sseg>.
Module <TM1638> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <SEC<8>> in unit <MOD60> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MIN<8>> in unit <MOD60> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <HOUR<8>> in unit <MOD60> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <HOUR<7>> in unit <MOD60> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <HOUR<6>> in unit <MOD60> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <HOUR<5>> in unit <MOD60> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <FREQ_DIV>.
    Related source file is "FREQ_DIV.v".
    Found 1-bit register for signal <O_CLK>.
    Found 32-bit register for signal <COUNT>.
    Found 32-bit 4-to-1 multiplexer for signal <COUNT$mux0000>.
    Found 32-bit adder for signal <COUNT$share0000>.
    Found 32-bit comparator greater for signal <old_COUNT_3$cmp_gt0000> created at line 22.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <FREQ_DIV> synthesized.


Synthesizing Unit <TM1638>.
    Related source file is "TM1638.v".
WARNING:Xst:1872 - Variable <i> is used but never assigned.
    Found 16x8-bit ROM for signal <sseg/1/sseg>.
    Found 16x8-bit ROM for signal <sseg/2/sseg>.
    Found 16x8-bit ROM for signal <sseg/4/sseg>.
    Found 16x8-bit ROM for signal <sseg/5/sseg>.
    Found 16x8-bit ROM for signal <sseg/7/sseg>.
    Found 16x8-bit ROM for signal <sseg/8/sseg>.
    Found 1-bit register for signal <clk>.
    Found 1-bit register for signal <dio>.
    Found 1-bit register for signal <stb>.
    Found 8-bit register for signal <command1>.
    Found 33-bit comparator greater for signal <command1$cmp_gt0000> created at line 88.
    Found 33-bit comparator less for signal <command1$cmp_lt0000> created at line 88.
    Found 8-bit register for signal <command2>.
    Found 33-bit comparator greater for signal <command2$cmp_gt0000> created at line 99.
    Found 33-bit comparator less for signal <command2$cmp_lt0000> created at line 99.
    Found 8-bit register for signal <command3>.
    Found 33-bit comparator greater for signal <command3$cmp_gt0000> created at line 118.
    Found 33-bit comparator less for signal <command3$cmp_lt0000> created at line 118.
    Found 32-bit register for signal <cs>.
    Found 32-bit adder for signal <cs$add0000> created at line 129.
    Found 128-bit register for signal <leddatahold>.
    Found 33-bit comparator greater for signal <leddatahold$cmp_gt0000> created at line 105.
    Found 33-bit comparator less for signal <leddatahold$cmp_lt0000> created at line 105.
    Found 33-bit comparator greatequal for signal <old_cs_5$cmp_ge0000> created at line 88.
    Found 33-bit comparator greatequal for signal <old_cs_5$cmp_ge0001> created at line 99.
    Found 33-bit comparator greatequal for signal <old_cs_5$cmp_ge0002> created at line 105.
    Found 33-bit comparator greatequal for signal <old_cs_5$cmp_ge0003> created at line 118.
    Found 33-bit comparator lessequal for signal <old_cs_5$cmp_le0000> created at line 88.
    Found 33-bit comparator lessequal for signal <old_cs_5$cmp_le0001> created at line 99.
    Found 33-bit comparator lessequal for signal <old_cs_5$cmp_le0002> created at line 105.
    Found 33-bit comparator lessequal for signal <old_cs_5$cmp_le0003> created at line 118.
    Summary:
	inferred   6 ROM(s).
	inferred 187 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Comparator(s).
Unit <TM1638> synthesized.


Synthesizing Unit <MOD60>.
    Related source file is "TIME.v".
WARNING:Xst:1780 - Signal <led_rnm0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SEC<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MIN<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <LED7SEG4_> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <HOUR<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit adder for signal <$add0000> created at line 80.
    Found 4-bit adder for signal <$add0001> created at line 82.
    Found 4-bit adder for signal <$add0002> created at line 84.
    Found 4-bit adder for signal <$add0003> created at line 87.
    Found 4-bit adder for signal <$add0004> created at line 89.
    Found 5-bit register for signal <HOUR<4:0>>.
    Found 8-bit register for signal <MIN<7:0>>.
    Found 8-bit register for signal <SEC<7:0>>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <MOD60> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 3
 4-bit adder                                           : 5
# Registers                                            : 33
 1-bit register                                        : 26
 128-bit register                                      : 1
 32-bit register                                       : 3
 8-bit register                                        : 3
# Comparators                                          : 18
 32-bit comparator greater                             : 2
 33-bit comparator greatequal                          : 4
 33-bit comparator greater                             : 4
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch HOUR_4 hinder the constant cleaning in the block MOD60.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <command1_7> has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_120> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_121> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_122> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_123> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_124> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_125> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_126> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_127> (without init value) has a constant value of 0 in block <tm1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<127:127>> (without init value) have a constant value of 0 in block <TM1638>.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<126:126>> (without init value) have a constant value of 0 in block <TM1638>.
WARNING:Xst:2404 -  FFs/Latches <leddatahold<125:125>> (without init value) have a constant value of 0 in block <TM1638>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x8-bit ROM                                          : 6
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 3
 4-bit adder                                           : 5
# Registers                                            : 271
 Flip-Flops                                            : 271
# Comparators                                          : 18
 32-bit comparator greater                             : 2
 33-bit comparator greatequal                          : 4
 33-bit comparator greater                             : 4
 33-bit comparator less                                : 4
 33-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <command1_7> has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_121> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_122> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_123> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <leddatahold_124> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch HOUR_4 hinder the constant cleaning in the block MOD60.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <leddatahold_120> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <leddatahold_119> (without init value) has a constant value of 0 in block <TM1638>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MOD60> ...

Optimizing unit <FREQ_DIV> ...

Optimizing unit <TM1638> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MOD60, actual ratio is 3.

Final Macro Processing ...

Processing Unit <MOD60> :
	Found 4-bit shift register for signal <tm1638/command3_0>.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <tm1638/command2_0> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <tm1638/command1_0> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <MOD60> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 260
 Flip-Flops                                            : 260
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MOD60.ngr
Top Level Output File Name         : MOD60
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 759
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 53
#      LUT2                        : 141
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 55
#      LUT3_D                      : 1
#      LUT4                        : 157
#      LUT4_D                      : 6
#      LUT4_L                      : 4
#      MUXCY                       : 220
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 265
#      FD                          : 32
#      FDE                         : 122
#      FDE_1                       : 2
#      FDR                         : 4
#      FDR_1                       : 64
#      FDRE                        : 33
#      FDSE                        : 8
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 1
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s1200efgg400-4 

 Number of Slices:                      264  out of   8672     3%  
 Number of Slice Flip Flops:            265  out of  17344     1%  
 Number of 4 input LUTs:                442  out of  17344     2%  
    Number used as logic:               441
    Number used as Shift registers:       1
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    304     1%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
freq_div_COUNTER/O_CLK1            | BUFG                   | 21    |
_50MHz_CLK                         | BUFGP                  | 66    |
freq_div_TRANSFER/O_CLK1           | BUFG                   | 179   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.350ns (Maximum Frequency: 88.106MHz)
   Minimum input arrival time before clock: 4.663ns
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_div_COUNTER/O_CLK1'
  Clock period: 7.660ns (frequency: 130.548MHz)
  Total number of paths / destination ports: 236 / 40
-------------------------------------------------------------------------
Delay:               7.660ns (Levels of Logic = 4)
  Source:            SEC_0 (FF)
  Destination:       HOUR_2 (FF)
  Source Clock:      freq_div_COUNTER/O_CLK1 rising
  Destination Clock: freq_div_COUNTER/O_CLK1 rising

  Data Path: SEC_0 to HOUR_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.136  SEC_0 (SEC_0)
     LUT4:I0->O            7   0.704   0.743  SEC_7_cmp_eq00001 (SEC_7_cmp_eq0000)
     LUT3:I2->O            1   0.704   0.424  HOUR_3_not00011_SW0 (N2)
     LUT4:I3->O            5   0.704   0.808  HOUR_3_not00011 (MIN_7_not0001)
     LUT4:I0->O            4   0.704   0.587  HOUR_3_not0001 (HOUR_3_not0001)
     FDRE:CE                   0.555          HOUR_2
    ----------------------------------------
    Total                      7.660ns (3.962ns logic, 3.698ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_50MHz_CLK'
  Clock period: 8.884ns (frequency: 112.568MHz)
  Total number of paths / destination ports: 21122 / 132
-------------------------------------------------------------------------
Delay:               8.884ns (Levels of Logic = 44)
  Source:            freq_div_TRANSFER/COUNT_0 (FF)
  Destination:       freq_div_TRANSFER/COUNT_31 (FF)
  Source Clock:      _50MHz_CLK falling
  Destination Clock: _50MHz_CLK falling

  Data Path: freq_div_TRANSFER/COUNT_0 to freq_div_TRANSFER/COUNT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            3   0.591   0.706  freq_div_TRANSFER/COUNT_0 (freq_div_TRANSFER/COUNT_0)
     LUT4:I0->O            1   0.704   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_lut<0> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<0> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<1> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<2> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<3> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<4> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<5> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<6> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<7> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<8> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<9> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<9>)
     MUXCY:CI->O          33   0.459   1.438  freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<10> (freq_div_TRANSFER/Mcompar_old_COUNT_3_cmp_gt0000_cy<10>)
     LUT2:I0->O            1   0.704   0.000  freq_div_TRANSFER/COUNT_mux0001<1>1 (freq_div_TRANSFER/COUNT_mux0001<1>)
     MUXCY:S->O            1   0.464   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<1> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<2> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<3> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<4> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<5> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<6> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<7> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<8> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<9> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<10> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<11> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<12> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<13> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<14> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<15> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<16> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<17> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<18> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<19> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<20> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<21> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<22> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<23> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<24> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<25> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<26> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<27> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<28> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<29> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_cy<30> (freq_div_TRANSFER/Madd_COUNT_share0000_cy<30>)
     XORCY:CI->O           1   0.804   0.000  freq_div_TRANSFER/Madd_COUNT_share0000_xor<31> (freq_div_TRANSFER/COUNT_share0000<31>)
     FDR_1:D                   0.308          freq_div_TRANSFER/COUNT_31
    ----------------------------------------
    Total                      8.884ns (6.740ns logic, 2.144ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_div_TRANSFER/O_CLK1'
  Clock period: 11.350ns (frequency: 88.106MHz)
  Total number of paths / destination ports: 159422 / 346
-------------------------------------------------------------------------
Delay:               11.350ns (Levels of Logic = 44)
  Source:            tm1638/cs_0 (FF)
  Destination:       tm1638/cs_31 (FF)
  Source Clock:      freq_div_TRANSFER/O_CLK1 rising
  Destination Clock: freq_div_TRANSFER/O_CLK1 rising

  Data Path: tm1638/cs_0 to tm1638/cs_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.591   1.209  tm1638/cs_0 (tm1638/cs_0)
     LUT2:I0->O            1   0.704   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_lut<0> (tm1638/Mcompar_old_cs_5_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<0>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<0>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<1>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<2>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<3>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<3>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<4>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<4>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<5>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<6>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<6>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<7>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<7>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<8>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<8>1)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<9>_0 (tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<9>)
     MUXCY:CI->O           4   0.459   0.762  tm1638/Mcompar_old_cs_5_cmp_ge0000_cy<10> (tm1638/old_cs_5_cmp_ge0001)
     LUT2:I0->O            7   0.704   0.712  tm1638/dio_not0001112 (tm1638/old_cs_5_and0001)
     LUT4:I3->O            5   0.704   0.637  tm1638/_old_cs_5<10>1139_SW1 (N108)
     LUT4:I3->O            1   0.704   0.000  tm1638/_old_cs_5<3>1 (tm1638/_old_cs_5<3>)
     MUXCY:S->O            1   0.464   0.000  tm1638/Madd_cs_add0000_cy<3> (tm1638/Madd_cs_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<4> (tm1638/Madd_cs_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<5> (tm1638/Madd_cs_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<6> (tm1638/Madd_cs_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<7> (tm1638/Madd_cs_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<8> (tm1638/Madd_cs_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<9> (tm1638/Madd_cs_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<10> (tm1638/Madd_cs_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<11> (tm1638/Madd_cs_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<12> (tm1638/Madd_cs_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<13> (tm1638/Madd_cs_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<14> (tm1638/Madd_cs_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<15> (tm1638/Madd_cs_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<16> (tm1638/Madd_cs_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<17> (tm1638/Madd_cs_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<18> (tm1638/Madd_cs_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<19> (tm1638/Madd_cs_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<20> (tm1638/Madd_cs_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<21> (tm1638/Madd_cs_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<22> (tm1638/Madd_cs_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<23> (tm1638/Madd_cs_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<24> (tm1638/Madd_cs_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<25> (tm1638/Madd_cs_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<26> (tm1638/Madd_cs_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<27> (tm1638/Madd_cs_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<28> (tm1638/Madd_cs_add0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  tm1638/Madd_cs_add0000_cy<29> (tm1638/Madd_cs_add0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  tm1638/Madd_cs_add0000_cy<30> (tm1638/Madd_cs_add0000_cy<30>)
     XORCY:CI->O           1   0.804   0.000  tm1638/Madd_cs_add0000_xor<31> (tm1638/cs_add0000<31>)
     FD:D                      0.308          tm1638/cs_31
    ----------------------------------------
    Total                     11.350ns (8.030ns logic, 3.320ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq_div_COUNTER/O_CLK1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.663ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       SEC_2 (FF)
  Destination Clock: freq_div_COUNTER/O_CLK1 rising

  Data Path: RST to SEC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.243  RST_IBUF (RST_IBUF)
     LUT2:I0->O            4   0.704   0.587  SEC_3_or00001 (SEC_3_or0000)
     FDR:R                     0.911          SEC_2
    ----------------------------------------
    Total                      4.663ns (2.833ns logic, 1.830ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq_div_TRANSFER/O_CLK1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 1)
  Source:            tm1638/clk (FF)
  Destination:       clk (PAD)
  Source Clock:      freq_div_TRANSFER/O_CLK1 rising

  Data Path: tm1638/clk to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.669  tm1638/clk (tm1638/clk)
     OBUF:I->O                 3.272          clk_OBUF (clk)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.98 secs
 
--> 


Total memory usage is 526828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    9 (   0 filtered)

