{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526709658710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526709658710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 19 14:00:58 2018 " "Processing started: Sat May 19 14:00:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526709658710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526709658710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multifunctional_Stopwatch -c Multifunctional_Stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multifunctional_Stopwatch -c Multifunctional_Stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526709658711 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526709659568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multifunctional_stopwatch.v 2 2 " "Found 2 design units, including 2 entities, in source file multifunctional_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_01 " "Found entity 1: stopwatch_01" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526709659655 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526709659655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526709659655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multifunctional_stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multifunctional_stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multifunctional_Stopwatch " "Found entity 1: Multifunctional_Stopwatch" {  } { { "Multifunctional_Stopwatch.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526709659663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526709659663 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed Multifunctional_Stopwatch.v(182) " "Verilog HDL Port Declaration warning at Multifunctional_Stopwatch.v(182): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 182 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1526709659664 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments Multifunctional_Stopwatch.v(181) " "HDL info at Multifunctional_Stopwatch.v(181): see declaration for object \"ledsegments\"" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 181 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526709659664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multifunctional_Stopwatch " "Elaborating entity \"Multifunctional_Stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526709659722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch_01 stopwatch_01:inst " "Elaborating entity \"stopwatch_01\" for hierarchy \"stopwatch_01:inst\"" {  } { { "Multifunctional_Stopwatch.bdf" "inst" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.bdf" { { 200 464 680 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526709659727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Multifunctional_Stopwatch.v(89) " "Verilog HDL assignment warning at Multifunctional_Stopwatch.v(89): truncated value with size 32 to match size of target (1)" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526709659732 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Multifunctional_Stopwatch.v(93) " "Verilog HDL assignment warning at Multifunctional_Stopwatch.v(93): truncated value with size 32 to match size of target (1)" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526709659733 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Multifunctional_Stopwatch.v(111) " "Verilog HDL assignment warning at Multifunctional_Stopwatch.v(111): truncated value with size 32 to match size of target (4)" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526709659734 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Multifunctional_Stopwatch.v(115) " "Verilog HDL assignment warning at Multifunctional_Stopwatch.v(115): truncated value with size 32 to match size of target (4)" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526709659734 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Multifunctional_Stopwatch.v(119) " "Verilog HDL assignment warning at Multifunctional_Stopwatch.v(119): truncated value with size 32 to match size of target (4)" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526709659735 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Multifunctional_Stopwatch.v(123) " "Verilog HDL assignment warning at Multifunctional_Stopwatch.v(123): truncated value with size 32 to match size of target (4)" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526709659735 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Multifunctional_Stopwatch.v(127) " "Verilog HDL assignment warning at Multifunctional_Stopwatch.v(127): truncated value with size 32 to match size of target (4)" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526709659735 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Multifunctional_Stopwatch.v(131) " "Verilog HDL assignment warning at Multifunctional_Stopwatch.v(131): truncated value with size 32 to match size of target (4)" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1526709659735 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0 Multifunctional_Stopwatch.v(16) " "Output port \"led0\" at Multifunctional_Stopwatch.v(16) has no driver" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1526709659738 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1 Multifunctional_Stopwatch.v(16) " "Output port \"led1\" at Multifunctional_Stopwatch.v(16) has no driver" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1526709659739 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 Multifunctional_Stopwatch.v(16) " "Output port \"led2\" at Multifunctional_Stopwatch.v(16) has no driver" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1526709659739 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 Multifunctional_Stopwatch.v(16) " "Output port \"led3\" at Multifunctional_Stopwatch.v(16) has no driver" {  } { { "Multifunctional_Stopwatch.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1526709659739 "|Multifunctional_Stopwatch|stopwatch_01:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg stopwatch_01:inst\|sevenseg:LED8_minute_display_high " "Elaborating entity \"sevenseg\" for hierarchy \"stopwatch_01:inst\|sevenseg:LED8_minute_display_high\"" {  } { { "Multifunctional_Stopwatch.v" "LED8_minute_display_high" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab1/Multifunctional_Stopwatch.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526709659778 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1526709661099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526709662251 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526709662251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526709662459 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526709662459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526709662459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526709662459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526709662571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 19 14:01:02 2018 " "Processing ended: Sat May 19 14:01:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526709662571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526709662571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526709662571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526709662571 ""}
