{"sha": "1572e697b780531951456b3c8b39e86f8146146e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTU3MmU2OTdiNzgwNTMxOTUxNDU2YjNjOGIzOWU4NmY4MTQ2MTQ2ZQ==", "commit": {"author": {"name": "Kyrylo Tkachov", "email": "kyrylo.tkachov@arm.com", "date": "2013-06-28T10:05:27Z"}, "committer": {"name": "Kyrylo Tkachov", "email": "ktkachov@gcc.gnu.org", "date": "2013-06-28T10:05:27Z"}, "message": "predicates.md (arm_cond_move_operator): New predicate.\n\n2013-06-28  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n\n\t* config/arm/predicates.md (arm_cond_move_operator): New predicate.\n\t* config/arm/arm.md (movsfcc): Use arm_cond_move_operator predicate.\n\t(movdfcc): Likewise.\n\t* config/arm/vfp.md (*thumb2_movsf_vfp):\n\tDisable predication for arm_restrict_it.\n\t(*thumb2_movsfcc_vfp): Disable for arm_restrict_it.\n\t(*thumb2_movdfcc_vfp): Likewise.\n\t(*abssf2_vfp, *absdf2_vfp, *negsf2_vfp, *negdf2_vfp,*addsf3_vfp,\n\t*adddf3_vfp, *subsf3_vfp, *subdf3_vfpc, *divsf3_vfp,*divdf3_vfp,\n\t*mulsf3_vfp, *muldf3_vfp, *mulsf3negsf_vfp, *muldf3negdf_vfp,\n\t*mulsf3addsf_vfp, *muldf3adddf_vfp, *mulsf3subsf_vfp,\n\t*muldf3subdf_vfp, *mulsf3negsfaddsf_vfp, *fmuldf3negdfadddf_vfp,\n\t*mulsf3negsfsubsf_vfp, *muldf3negdfsubdf_vfp, *fma<SDF:mode>4,\n\t*fmsub<SDF:mode>4, *fnmsub<SDF:mode>4, *fnmadd<SDF:mode>4,\n\t*extendsfdf2_vfp, *truncdfsf2_vfp, *extendhfsf2, *truncsfhf2,\n\t*truncsisf2_vfp, *truncsidf2_vfp, fixuns_truncsfsi2, fixuns_truncdfsi2,\n\t*floatsisf2_vfp, *floatsidf2_vfp, floatunssisf2, floatunssidf2,\n\t*sqrtsf2_vfp, *sqrtdf2_vfp, *cmpsf_vfp, *cmpsf_trap_vfp, *cmpdf_vfp,\n\t*cmpdf_trap_vfp, <vrint_pattern><SDF:mode>2):\n\tDisable predication for arm_restrict_it.\n\nFrom-SVN: r200510", "tree": {"sha": "f70fd94638b9aa5f52ecf036dd503c956e176774", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f70fd94638b9aa5f52ecf036dd503c956e176774"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1572e697b780531951456b3c8b39e86f8146146e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1572e697b780531951456b3c8b39e86f8146146e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1572e697b780531951456b3c8b39e86f8146146e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1572e697b780531951456b3c8b39e86f8146146e/comments", "author": {"login": "ktkachov-arm", "id": 74917949, "node_id": "MDQ6VXNlcjc0OTE3OTQ5", "avatar_url": "https://avatars.githubusercontent.com/u/74917949?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ktkachov-arm", "html_url": "https://github.com/ktkachov-arm", "followers_url": "https://api.github.com/users/ktkachov-arm/followers", "following_url": "https://api.github.com/users/ktkachov-arm/following{/other_user}", "gists_url": "https://api.github.com/users/ktkachov-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/ktkachov-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ktkachov-arm/subscriptions", "organizations_url": "https://api.github.com/users/ktkachov-arm/orgs", "repos_url": "https://api.github.com/users/ktkachov-arm/repos", "events_url": "https://api.github.com/users/ktkachov-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/ktkachov-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "4ea3d77451d330e8bae29bae981814673dc3b746", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4ea3d77451d330e8bae29bae981814673dc3b746", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4ea3d77451d330e8bae29bae981814673dc3b746"}], "stats": {"total": 84, "additions": 79, "deletions": 5}, "files": [{"sha": "11aae83764ec398922b63869995cc051d1a81803", "filename": "gcc/ChangeLog", "status": "modified", "additions": 23, "deletions": 0, "changes": 23, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1572e697b780531951456b3c8b39e86f8146146e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1572e697b780531951456b3c8b39e86f8146146e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1572e697b780531951456b3c8b39e86f8146146e", "patch": "@@ -1,3 +1,26 @@\n+2013-06-28  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n+\n+\t* config/arm/predicates.md (arm_cond_move_operator): New predicate.\n+\t* config/arm/arm.md (movsfcc): Use arm_cond_move_operator predicate.\n+\t(movdfcc): Likewise.\n+\t* config/arm/vfp.md (*thumb2_movsf_vfp):\n+\tDisable predication for arm_restrict_it.\n+\t(*thumb2_movsfcc_vfp): Disable for arm_restrict_it.\n+\t(*thumb2_movdfcc_vfp): Likewise.\n+\t(*abssf2_vfp, *absdf2_vfp, *negsf2_vfp, *negdf2_vfp,*addsf3_vfp,\n+\t*adddf3_vfp, *subsf3_vfp, *subdf3_vfpc, *divsf3_vfp,*divdf3_vfp,\n+\t*mulsf3_vfp, *muldf3_vfp, *mulsf3negsf_vfp, *muldf3negdf_vfp,\n+\t*mulsf3addsf_vfp, *muldf3adddf_vfp, *mulsf3subsf_vfp,\n+\t*muldf3subdf_vfp, *mulsf3negsfaddsf_vfp, *fmuldf3negdfadddf_vfp,\n+\t*mulsf3negsfsubsf_vfp, *muldf3negdfsubdf_vfp, *fma<SDF:mode>4,\n+\t*fmsub<SDF:mode>4, *fnmsub<SDF:mode>4, *fnmadd<SDF:mode>4,\n+\t*extendsfdf2_vfp, *truncdfsf2_vfp, *extendhfsf2, *truncsfhf2,\n+\t*truncsisf2_vfp, *truncsidf2_vfp, fixuns_truncsfsi2, fixuns_truncdfsi2,\n+\t*floatsisf2_vfp, *floatsidf2_vfp, floatunssisf2, floatunssidf2,\n+\t*sqrtsf2_vfp, *sqrtdf2_vfp, *cmpsf_vfp, *cmpsf_trap_vfp, *cmpdf_vfp,\n+\t*cmpdf_trap_vfp, <vrint_pattern><SDF:mode>2):\n+\tDisable predication for arm_restrict_it.\n+\n 2013-06-28  Kirill Yukhin  <kirill.yukhin@intel.com>\n \n \t* config/i386/bmiintrin.h (_bextr_u32): New."}, {"sha": "0bc22a3f9cb937c60e099632486bf155206389e6", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1572e697b780531951456b3c8b39e86f8146146e/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1572e697b780531951456b3c8b39e86f8146146e/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=1572e697b780531951456b3c8b39e86f8146146e", "patch": "@@ -8851,7 +8851,7 @@\n \n (define_expand \"movsfcc\"\n   [(set (match_operand:SF 0 \"s_register_operand\" \"\")\n-\t(if_then_else:SF (match_operand 1 \"expandable_comparison_operator\" \"\")\n+\t(if_then_else:SF (match_operand 1 \"arm_cond_move_operator\" \"\")\n \t\t\t (match_operand:SF 2 \"s_register_operand\" \"\")\n \t\t\t (match_operand:SF 3 \"s_register_operand\" \"\")))]\n   \"TARGET_32BIT && TARGET_HARD_FLOAT\"\n@@ -8873,7 +8873,7 @@\n \n (define_expand \"movdfcc\"\n   [(set (match_operand:DF 0 \"s_register_operand\" \"\")\n-\t(if_then_else:DF (match_operand 1 \"expandable_comparison_operator\" \"\")\n+\t(if_then_else:DF (match_operand 1 \"arm_cond_move_operator\" \"\")\n \t\t\t (match_operand:DF 2 \"s_register_operand\" \"\")\n \t\t\t (match_operand:DF 3 \"s_register_operand\" \"\")))]\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\""}, {"sha": "f4a4515fa3991fe20dc4465052e093934b1f17a8", "filename": "gcc/config/arm/predicates.md", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1572e697b780531951456b3c8b39e86f8146146e/gcc%2Fconfig%2Farm%2Fpredicates.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1572e697b780531951456b3c8b39e86f8146146e/gcc%2Fconfig%2Farm%2Fpredicates.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fpredicates.md?ref=1572e697b780531951456b3c8b39e86f8146146e", "patch": "@@ -321,6 +321,12 @@\n                     || maybe_get_arm_condition_code (op) == ARM_NE\n                     || maybe_get_arm_condition_code (op) == ARM_VC\")))\n \n+(define_special_predicate \"arm_cond_move_operator\"\n+  (if_then_else (match_test \"arm_restrict_it\")\n+                (and (match_test \"TARGET_FPU_ARMV8\")\n+                     (match_operand 0 \"arm_vsel_comparison_operator\"))\n+                (match_operand 0 \"expandable_comparison_operator\")))\n+\n (define_special_predicate \"noov_comparison_operator\"\n   (match_code \"lt,ge,eq,ne\"))\n "}, {"sha": "95057e7155fda4d51ec6e3311847e1cfd199e6c1", "filename": "gcc/config/arm/vfp.md", "status": "modified", "additions": 48, "deletions": 3, "changes": 51, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1572e697b780531951456b3c8b39e86f8146146e/gcc%2Fconfig%2Farm%2Fvfp.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1572e697b780531951456b3c8b39e86f8146146e/gcc%2Fconfig%2Farm%2Fvfp.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fvfp.md?ref=1572e697b780531951456b3c8b39e86f8146146e", "patch": "@@ -387,6 +387,7 @@\n     }\n   \"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\"\n      \"r_2_f,f_2_r,fconsts,f_loads,f_stores,load1,store1,fcpys,*\")\n    (set_attr \"neon_type\" \"neon_mcr,neon_mrc,*,*,*,*,*,neon_vmov,*\")\n@@ -395,7 +396,6 @@\n    (set_attr \"neg_pool_range\" \"*,*,*,1008,*,0,*,*,*\")]\n )\n \n-\n ;; DFmode moves\n \n (define_insn \"*movdf_vfp\"\n@@ -525,7 +525,7 @@\n \t    [(match_operand 4 \"cc_register\" \"\") (const_int 0)])\n \t  (match_operand:SF 1 \"s_register_operand\" \"0,t,t,0,?r,?r,0,t,t\")\n \t  (match_operand:SF 2 \"s_register_operand\" \"t,0,t,?r,0,?r,t,0,t\")))]\n-  \"TARGET_THUMB2 && TARGET_HARD_FLOAT && TARGET_VFP\"\n+  \"TARGET_THUMB2 && TARGET_HARD_FLOAT && TARGET_VFP && !arm_restrict_it\"\n   \"@\n    it\\\\t%D3\\;fcpys%D3\\\\t%0, %2\n    it\\\\t%d3\\;fcpys%d3\\\\t%0, %1\n@@ -573,7 +573,7 @@\n \t    [(match_operand 4 \"cc_register\" \"\") (const_int 0)])\n \t  (match_operand:DF 1 \"s_register_operand\" \"0,w,w,0,?r,?r,0,w,w\")\n \t  (match_operand:DF 2 \"s_register_operand\" \"w,0,w,?r,0,?r,w,0,w\")))]\n-  \"TARGET_THUMB2 && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n+  \"TARGET_THUMB2 && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE && !arm_restrict_it\"\n   \"@\n    it\\\\t%D3\\;fcpyd%D3\\\\t%P0, %P2\n    it\\\\t%d3\\;fcpyd%d3\\\\t%P0, %P1\n@@ -599,6 +599,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fabss%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffariths\")]\n )\n \n@@ -608,6 +609,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fabsd%?\\\\t%P0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffarithd\")]\n )\n \n@@ -619,6 +621,7 @@\n    fnegs%?\\\\t%0, %1\n    eor%?\\\\t%0, %1, #-2147483648\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffariths\")]\n )\n \n@@ -664,6 +667,7 @@\n     }\n   \"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"length\" \"4,4,8\")\n    (set_attr \"type\" \"ffarithd\")]\n )\n@@ -678,6 +682,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fadds%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fadds\")]\n )\n \n@@ -688,6 +693,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"faddd%?\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"faddd\")]\n )\n \n@@ -699,6 +705,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fsubs%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fadds\")]\n )\n \n@@ -709,6 +716,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fsubd%?\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"faddd\")]\n )\n \n@@ -722,6 +730,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fdivs%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fdivs\")]\n )\n \n@@ -732,6 +741,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fdivd%?\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fdivd\")]\n )\n \n@@ -745,6 +755,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fmuls%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuls\")]\n )\n \n@@ -755,6 +766,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fmuld%?\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuld\")]\n )\n \n@@ -765,6 +777,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fnmuls%?\\\\t%0, %1, %2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuls\")]\n )\n \n@@ -775,6 +788,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fnmuld%?\\\\t%P0, %P1, %P2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmuld\")]\n )\n \n@@ -790,6 +804,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fmacs%?\\\\t%0, %2, %3\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacs\")]\n )\n \n@@ -801,6 +816,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fmacd%?\\\\t%P0, %P2, %P3\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacd\")]\n )\n \n@@ -813,6 +829,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fmscs%?\\\\t%0, %2, %3\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacs\")]\n )\n \n@@ -824,6 +841,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fmscd%?\\\\t%P0, %P2, %P3\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacd\")]\n )\n \n@@ -836,6 +854,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fnmacs%?\\\\t%0, %2, %3\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacs\")]\n )\n \n@@ -847,6 +866,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fnmacd%?\\\\t%P0, %P2, %P3\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacd\")]\n )\n \n@@ -861,6 +881,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fnmscs%?\\\\t%0, %2, %3\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacs\")]\n )\n \n@@ -873,6 +894,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fnmscd%?\\\\t%P0, %P2, %P3\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fmacd\")]\n )\n \n@@ -886,6 +908,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FMA\"\n   \"vfma%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffma<vfp_type>\")]\n )\n \n@@ -898,6 +921,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FMA\"\n   \"vfms%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffma<vfp_type>\")]\n )\n \n@@ -909,6 +933,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FMA\"\n   \"vfnms%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffma<vfp_type>\")]\n )\n \n@@ -921,6 +946,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FMA\"\n   \"vfnma%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1, %<V_reg>2\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"ffma<vfp_type>\")]\n )\n \n@@ -933,6 +959,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fcvtds%?\\\\t%P0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -942,6 +969,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fcvtsd%?\\\\t%0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -951,6 +979,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FP16\"\n   \"vcvtb%?.f32.f16\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -960,6 +989,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_FP16\"\n   \"vcvtb%?.f16.f32\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -969,6 +999,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"ftosizs%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -978,6 +1009,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"ftosizd%?\\\\t%0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -988,6 +1020,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"ftouizs%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -997,6 +1030,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"ftouizd%?\\\\t%0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1007,6 +1041,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fsitos%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1016,6 +1051,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fsitod%?\\\\t%P0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1026,6 +1062,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fuitos%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1035,6 +1072,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fuitod%?\\\\t%P0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_cvt\")]\n )\n \n@@ -1047,6 +1085,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP\"\n   \"fsqrts%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fdivs\")]\n )\n \n@@ -1056,6 +1095,7 @@\n   \"TARGET_32BIT && TARGET_HARD_FLOAT && TARGET_VFP_DOUBLE\"\n   \"fsqrtd%?\\\\t%P0, %P1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fdivd\")]\n )\n \n@@ -1143,6 +1183,7 @@\n    fcmps%?\\\\t%0, %1\n    fcmpzs%?\\\\t%0\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fcmps\")]\n )\n \n@@ -1155,6 +1196,7 @@\n    fcmpes%?\\\\t%0, %1\n    fcmpezs%?\\\\t%0\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fcmps\")]\n )\n \n@@ -1167,6 +1209,7 @@\n    fcmpd%?\\\\t%P0, %P1\n    fcmpzd%?\\\\t%P0\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fcmpd\")]\n )\n \n@@ -1179,6 +1222,7 @@\n    fcmped%?\\\\t%P0, %P1\n    fcmpezd%?\\\\t%P0\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"fcmpd\")]\n )\n \n@@ -1238,6 +1282,7 @@\n   \"TARGET_HARD_FLOAT && TARGET_FPU_ARMV8 <vfp_double_cond>\"\n   \"vrint<vrint_variant>%?.<V_if_elem>\\\\t%<V_reg>0, %<V_reg>1\"\n   [(set_attr \"predicable\" \"<vrint_predicable>\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"type\" \"f_rint<vfp_type>\")]\n )\n "}]}