vhdtdtfi -lib work D:/week7_8bitInOut/c.v -lang verilog -prj week7_8bitInOut -o Clk_2000Hz.spl -module Clk_2000Hz -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 Clk_2000Hz.spl D:/week7_8bitInOut/Clk_2000Hz.sym 
