{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701721644355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701721644366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 13:27:24 2023 " "Processing started: Mon Dec 04 13:27:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701721644366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721644366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721644366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701721645344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine_tb " "Found entity 1: bananachine_tb" {  } { { "bananachine_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 bananachine " "Found entity 1: bananachine" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661542 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661542 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661542 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopenr " "Found entity 4: flopenr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661542 ""} { "Info" "ISGN_ENTITY_NAME" "5 flopr " "Found entity 5: flopr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clut_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file clut_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 clut_mem " "Found entity 1: clut_mem" {  } { { "clut_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clut_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_counter " "Found entity 1: vga_counter" {  } { { "vga_counter.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721661620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bananachine " "Elaborating entity \"bananachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701721661792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_counter vga_counter:vga_counter_i " "Elaborating entity \"vga_counter\" for hierarchy \"vga_counter:vga_counter_i\"" {  } { { "bananachine.v" "vga_counter_i" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:mux8_i " "Elaborating entity \"mux8\" for hierarchy \"mux8:mux8_i\"" {  } { { "bananachine.v" "mux8_i" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:mx_reg " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:mx_reg\"" {  } { { "bananachine.v" "mx_reg" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "bananachine.v" "cpu" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller cpu:cpu\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"cpu:cpu\|controller:cont\"" {  } { { "cpu.v" "cont" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:dp\"" {  } { { "cpu.v" "dp" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i " "Elaborating entity \"pc_counter\" for hierarchy \"cpu:cpu\|datapath:dp\|pc_counter:pc_counter_i\"" {  } { { "datapath.v" "pc_counter_i" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:cpu\|datapath:dp\|reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"cpu:cpu\|datapath:dp\|reg_file:reg_file\"" {  } { { "datapath.v" "reg_file" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661855 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file reg_file.v(19) " "Verilog HDL Display System Task info at reg_file.v(19): Loading register file" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/reg_file.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661855 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load reg_file.v(21) " "Verilog HDL Display System Task info at reg_file.v(21): done with RF load" {  } { { "reg_file.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/reg_file.v" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661855 "|bananachine|cpu:cpu|datapath:dp|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr cpu:cpu\|datapath:dp\|flopr:reg_A_flopr " "Elaborating entity \"flopr\" for hierarchy \"cpu:cpu\|datapath:dp\|flopr:reg_A_flopr\"" {  } { { "datapath.v" "reg_A_flopr" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu\|datapath:dp\|mux2:alu_A_mux " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu\|datapath:dp\|mux2:alu_A_mux\"" {  } { { "datapath.v" "alu_A_mux" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu\|datapath:dp\|mux4:pc_src_mux " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu\|datapath:dp\|mux4:pc_src_mux\"" {  } { { "datapath.v" "pc_src_mux" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rf cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i " "Elaborating entity \"alu_rf\" for hierarchy \"cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\"" {  } { { "datapath.v" "alu_rf_i" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661871 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"c_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"f_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"l_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"z_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_flag alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"n_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out alu_rf.v(33) " "Verilog HDL Always Construct warning at alu_rf.v(33): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu_rf.v(33) " "Inferred latch for \"alu_out\[0\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu_rf.v(33) " "Inferred latch for \"alu_out\[1\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu_rf.v(33) " "Inferred latch for \"alu_out\[2\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu_rf.v(33) " "Inferred latch for \"alu_out\[3\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu_rf.v(33) " "Inferred latch for \"alu_out\[4\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu_rf.v(33) " "Inferred latch for \"alu_out\[5\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu_rf.v(33) " "Inferred latch for \"alu_out\[6\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu_rf.v(33) " "Inferred latch for \"alu_out\[7\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu_rf.v(33) " "Inferred latch for \"alu_out\[8\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu_rf.v(33) " "Inferred latch for \"alu_out\[9\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu_rf.v(33) " "Inferred latch for \"alu_out\[10\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu_rf.v(33) " "Inferred latch for \"alu_out\[11\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu_rf.v(33) " "Inferred latch for \"alu_out\[12\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu_rf.v(33) " "Inferred latch for \"alu_out\[13\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu_rf.v(33) " "Inferred latch for \"alu_out\[14\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu_rf.v(33) " "Inferred latch for \"alu_out\[15\]\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_flag alu_rf.v(33) " "Inferred latch for \"n_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_flag alu_rf.v(33) " "Inferred latch for \"z_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_flag alu_rf.v(33) " "Inferred latch for \"l_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f_flag alu_rf.v(33) " "Inferred latch for \"f_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_flag alu_rf.v(33) " "Inferred latch for \"c_flag\" at alu_rf.v(33)" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 "|bananachine|cpu:cpu|datapath:dp|alu_rf:alu_rf_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i " "Elaborating entity \"instruction_reg\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\"" {  } { { "datapath.v" "instruction_reg_i" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr " "Elaborating entity \"flopenr\" for hierarchy \"cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:op_code_flopr\"" {  } { { "instruction_reg.v" "op_code_flopr" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/instruction_reg.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mem basic_mem:mem " "Elaborating entity \"basic_mem\" for hierarchy \"basic_mem:mem\"" {  } { { "bananachine.v" "mem" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721661905 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory basic_mem.v(23) " "Verilog HDL Display System Task info at basic_mem.v(23): Loading memory" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721662420 "|bananachine|basic_mem:mem"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "129 0 65535 basic_mem.v(24) " "Verilog HDL warning at basic_mem.v(24): number of words (129) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1701721662467 "|bananachine|basic_mem:mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading basic_mem.v(25) " "Verilog HDL Display System Task info at basic_mem.v(25): done loading" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721662467 "|bananachine|basic_mem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "bananachine.v" "vga" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen vga:vga\|bit_gen:bit_gen " "Elaborating entity \"bit_gen\" for hierarchy \"vga:vga\|bit_gen:bit_gen\"" {  } { { "vga.v" "bit_gen" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2y bit_gen.v(61) " "Verilog HDL Always Construct warning at bit_gen.v(61): inferring latch(es) for variable \"p2y\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2x bit_gen.v(61) " "Verilog HDL Always Construct warning at bit_gen.v(61): inferring latch(es) for variable \"p2x\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1y bit_gen.v(61) " "Verilog HDL Always Construct warning at bit_gen.v(61): inferring latch(es) for variable \"p1y\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1x bit_gen.v(61) " "Verilog HDL Always Construct warning at bit_gen.v(61): inferring latch(es) for variable \"p1x\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "my bit_gen.v(61) " "Verilog HDL Always Construct warning at bit_gen.v(61): inferring latch(es) for variable \"my\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mx bit_gen.v(61) " "Verilog HDL Always Construct warning at bit_gen.v(61): inferring latch(es) for variable \"mx\", which holds its previous value in one or more paths through the always construct" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[0\] bit_gen.v(61) " "Inferred latch for \"mx\[0\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[1\] bit_gen.v(61) " "Inferred latch for \"mx\[1\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[2\] bit_gen.v(61) " "Inferred latch for \"mx\[2\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[3\] bit_gen.v(61) " "Inferred latch for \"mx\[3\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[4\] bit_gen.v(61) " "Inferred latch for \"mx\[4\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[5\] bit_gen.v(61) " "Inferred latch for \"mx\[5\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[6\] bit_gen.v(61) " "Inferred latch for \"mx\[6\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[7\] bit_gen.v(61) " "Inferred latch for \"mx\[7\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[8\] bit_gen.v(61) " "Inferred latch for \"mx\[8\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[9\] bit_gen.v(61) " "Inferred latch for \"mx\[9\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[10\] bit_gen.v(61) " "Inferred latch for \"mx\[10\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[11\] bit_gen.v(61) " "Inferred latch for \"mx\[11\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[12\] bit_gen.v(61) " "Inferred latch for \"mx\[12\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[13\] bit_gen.v(61) " "Inferred latch for \"mx\[13\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[14\] bit_gen.v(61) " "Inferred latch for \"mx\[14\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mx\[15\] bit_gen.v(61) " "Inferred latch for \"mx\[15\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[0\] bit_gen.v(61) " "Inferred latch for \"my\[0\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[1\] bit_gen.v(61) " "Inferred latch for \"my\[1\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[2\] bit_gen.v(61) " "Inferred latch for \"my\[2\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[3\] bit_gen.v(61) " "Inferred latch for \"my\[3\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[4\] bit_gen.v(61) " "Inferred latch for \"my\[4\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[5\] bit_gen.v(61) " "Inferred latch for \"my\[5\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[6\] bit_gen.v(61) " "Inferred latch for \"my\[6\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[7\] bit_gen.v(61) " "Inferred latch for \"my\[7\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[8\] bit_gen.v(61) " "Inferred latch for \"my\[8\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[9\] bit_gen.v(61) " "Inferred latch for \"my\[9\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[10\] bit_gen.v(61) " "Inferred latch for \"my\[10\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[11\] bit_gen.v(61) " "Inferred latch for \"my\[11\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[12\] bit_gen.v(61) " "Inferred latch for \"my\[12\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[13\] bit_gen.v(61) " "Inferred latch for \"my\[13\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[14\] bit_gen.v(61) " "Inferred latch for \"my\[14\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "my\[15\] bit_gen.v(61) " "Inferred latch for \"my\[15\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[0\] bit_gen.v(61) " "Inferred latch for \"p1x\[0\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[1\] bit_gen.v(61) " "Inferred latch for \"p1x\[1\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[2\] bit_gen.v(61) " "Inferred latch for \"p1x\[2\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[3\] bit_gen.v(61) " "Inferred latch for \"p1x\[3\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[4\] bit_gen.v(61) " "Inferred latch for \"p1x\[4\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[5\] bit_gen.v(61) " "Inferred latch for \"p1x\[5\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[6\] bit_gen.v(61) " "Inferred latch for \"p1x\[6\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[7\] bit_gen.v(61) " "Inferred latch for \"p1x\[7\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831530 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[8\] bit_gen.v(61) " "Inferred latch for \"p1x\[8\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[9\] bit_gen.v(61) " "Inferred latch for \"p1x\[9\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[10\] bit_gen.v(61) " "Inferred latch for \"p1x\[10\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[11\] bit_gen.v(61) " "Inferred latch for \"p1x\[11\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[12\] bit_gen.v(61) " "Inferred latch for \"p1x\[12\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[13\] bit_gen.v(61) " "Inferred latch for \"p1x\[13\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[14\] bit_gen.v(61) " "Inferred latch for \"p1x\[14\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1x\[15\] bit_gen.v(61) " "Inferred latch for \"p1x\[15\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[0\] bit_gen.v(61) " "Inferred latch for \"p1y\[0\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[1\] bit_gen.v(61) " "Inferred latch for \"p1y\[1\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[2\] bit_gen.v(61) " "Inferred latch for \"p1y\[2\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[3\] bit_gen.v(61) " "Inferred latch for \"p1y\[3\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[4\] bit_gen.v(61) " "Inferred latch for \"p1y\[4\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[5\] bit_gen.v(61) " "Inferred latch for \"p1y\[5\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[6\] bit_gen.v(61) " "Inferred latch for \"p1y\[6\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[7\] bit_gen.v(61) " "Inferred latch for \"p1y\[7\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[8\] bit_gen.v(61) " "Inferred latch for \"p1y\[8\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[9\] bit_gen.v(61) " "Inferred latch for \"p1y\[9\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[10\] bit_gen.v(61) " "Inferred latch for \"p1y\[10\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[11\] bit_gen.v(61) " "Inferred latch for \"p1y\[11\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831546 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[12\] bit_gen.v(61) " "Inferred latch for \"p1y\[12\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[13\] bit_gen.v(61) " "Inferred latch for \"p1y\[13\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[14\] bit_gen.v(61) " "Inferred latch for \"p1y\[14\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1y\[15\] bit_gen.v(61) " "Inferred latch for \"p1y\[15\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[0\] bit_gen.v(61) " "Inferred latch for \"p2x\[0\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[1\] bit_gen.v(61) " "Inferred latch for \"p2x\[1\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[2\] bit_gen.v(61) " "Inferred latch for \"p2x\[2\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[3\] bit_gen.v(61) " "Inferred latch for \"p2x\[3\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[4\] bit_gen.v(61) " "Inferred latch for \"p2x\[4\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[5\] bit_gen.v(61) " "Inferred latch for \"p2x\[5\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831547 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[6\] bit_gen.v(61) " "Inferred latch for \"p2x\[6\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[7\] bit_gen.v(61) " "Inferred latch for \"p2x\[7\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[8\] bit_gen.v(61) " "Inferred latch for \"p2x\[8\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[9\] bit_gen.v(61) " "Inferred latch for \"p2x\[9\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[10\] bit_gen.v(61) " "Inferred latch for \"p2x\[10\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[11\] bit_gen.v(61) " "Inferred latch for \"p2x\[11\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[12\] bit_gen.v(61) " "Inferred latch for \"p2x\[12\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[13\] bit_gen.v(61) " "Inferred latch for \"p2x\[13\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[14\] bit_gen.v(61) " "Inferred latch for \"p2x\[14\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2x\[15\] bit_gen.v(61) " "Inferred latch for \"p2x\[15\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[0\] bit_gen.v(61) " "Inferred latch for \"p2y\[0\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[1\] bit_gen.v(61) " "Inferred latch for \"p2y\[1\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[2\] bit_gen.v(61) " "Inferred latch for \"p2y\[2\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[3\] bit_gen.v(61) " "Inferred latch for \"p2y\[3\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[4\] bit_gen.v(61) " "Inferred latch for \"p2y\[4\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[5\] bit_gen.v(61) " "Inferred latch for \"p2y\[5\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[6\] bit_gen.v(61) " "Inferred latch for \"p2y\[6\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[7\] bit_gen.v(61) " "Inferred latch for \"p2y\[7\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[8\] bit_gen.v(61) " "Inferred latch for \"p2y\[8\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[9\] bit_gen.v(61) " "Inferred latch for \"p2y\[9\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[10\] bit_gen.v(61) " "Inferred latch for \"p2y\[10\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[11\] bit_gen.v(61) " "Inferred latch for \"p2y\[11\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[12\] bit_gen.v(61) " "Inferred latch for \"p2y\[12\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[13\] bit_gen.v(61) " "Inferred latch for \"p2y\[13\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[14\] bit_gen.v(61) " "Inferred latch for \"p2y\[14\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2y\[15\] bit_gen.v(61) " "Inferred latch for \"p2y\[15\]\" at bit_gen.v(61)" {  } { { "bit_gen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831548 "|bananachine|vga:vga|bit_gen:bit_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga:vga\|bit_gen:bit_gen\|vga_control:control " "Elaborating entity \"vga_control\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|vga_control:control\"" {  } { { "bit_gen.v" "control" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_control.v(44) " "Verilog HDL assignment warning at vga_control.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "line vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"line\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(51) " "Verilog HDL Always Construct warning at vga_control.v(51): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "frame vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"frame\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(67) " "Verilog HDL Always Construct warning at vga_control.v(67): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(74) " "Inferred latch for \"v_sync\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frame vga_control.v(74) " "Inferred latch for \"frame\" at vga_control.v(74)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(58) " "Inferred latch for \"h_sync\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "line vga_control.v(58) " "Inferred latch for \"line\" at vga_control.v(58)" {  } { { "vga_control.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_control.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|vga_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\"" {  } { { "bit_gen.v" "sprite_f" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701721831551 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831563 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'real_banana.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'real_banana.mem'." {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831563 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831563 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831563 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831563 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\"" {  } { { "bit_gen.v" "sprite_f2" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831589 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831589 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831589 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831589 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701721831589 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f2\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831591 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_f.mem'." {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831591 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831594 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831594 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831594 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f2|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3 " "Elaborating entity \"sprite\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\"" {  } { { "bit_gen.v" "sprite_f3" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(82) " "Verilog HDL assignment warning at sprite.v(82): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831609 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sprite.v(93) " "Verilog HDL assignment warning at sprite.v(93): truncated value with size 32 to match size of target (8)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831609 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(94) " "Verilog HDL assignment warning at sprite.v(94): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831609 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sprite.v(96) " "Verilog HDL assignment warning at sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701721831609 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite.v(72) " "Verilog HDL Case Statement information at sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701721831609 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|sprite:sprite_f3\|rom_async:spr_rom\"" {  } { { "sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831618 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_m.mem'. rom_async.v(15) " "Verilog HDL Display System Task info at rom_async.v(15): Creating rom_async from init file 'letter_m.mem'." {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831620 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 rom_async.v(11) " "Net \"memory.data_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831625 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 rom_async.v(11) " "Net \"memory.waddr_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831625 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 rom_async.v(11) " "Net \"memory.we_a\" at rom_async.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "rom_async.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/rom_async.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701721831625 "|bananachine|vga:vga|bit_gen:bit_gen|sprite:sprite_f3|rom_async:spr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clut_mem vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem " "Elaborating entity \"clut_mem\" for hierarchy \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\"" {  } { { "bit_gen.v" "clut_mem" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bit_gen.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721831625 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading color pallete clut_mem.v(23) " "Verilog HDL Display System Task info at clut_mem.v(23): Loading color pallete" {  } { { "clut_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clut_mem.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831641 "|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading clut_mem.v(25) " "Verilog HDL Display System Task info at clut_mem.v(25): done loading" {  } { { "clut_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clut_mem.v" 25 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721831641 "|bananachine|vga:vga|bit_gen:bit_gen|clut_mem:clut_mem"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0 " "Inferred RAM node \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1701721832366 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1 " "Inferred RAM node \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1701721832381 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram " "RAM logic \"vga:vga\|bit_gen:bit_gen\|clut_mem:clut_mem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "clut_mem.v" "ram" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clut_mem.v" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701721832381 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701721832381 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "basic_mem:mem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"basic_mem:mem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|RAM_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter INIT_FILE set to db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701721834291 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701721834291 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701721834291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basic_mem:mem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"basic_mem:mem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721834418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basic_mem:mem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"basic_mem:mem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721834418 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701721834418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ms52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ms52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ms52 " "Found entity 1: altsyncram_ms52" {  } { { "db/altsyncram_ms52.tdf" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/altsyncram_ms52.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721834575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721834575 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721835517 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721835524 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721835636 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721835650 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721835771 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721835778 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721835890 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721835904 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721836016 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721836030 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721836158 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721836172 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721836283 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721836299 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721836410 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/Bananachine/ALU/db/alu_rf.ram0_basic_mem_bde9db6e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701721836427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721836661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721836661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721836756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721836756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721836787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"cpu:cpu\|datapath:dp\|reg_file:reg_file\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701721836787 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701721836787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6n1 " "Found entity 1: altsyncram_d6n1" {  } { { "db/altsyncram_d6n1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/db/altsyncram_d6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701721836897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721836897 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701721837292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[15\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837322 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|z_flag " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|z_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:ext_op_code_flopr\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|datapath:dp\|instruction_reg:instruction_reg_i\|flopenr:ext_op_code_flopr\|q\[0\]" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837322 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|c_flag " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|c_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837322 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|n_flag " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|n_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[2\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837322 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|f_flag " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|f_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837322 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[14\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837322 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[13\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837322 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[0\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[1\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[2\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[3\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[4\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[5\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[6\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[7\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[8\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[9\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[10\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[11\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[12\] " "Latch cpu:cpu\|datapath:dp\|alu_rf:alu_rf_i\|alu_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:cpu\|controller:cont\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal cpu:cpu\|controller:cont\|state\[3\]" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 82 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701721837337 ""}  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701721837337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[0\] GND " "Pin \"vga_red\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[0\] GND " "Pin \"vga_green\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[0\] GND " "Pin \"vga_blue\[0\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[1\] GND " "Pin \"vga_blue\[1\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[2\] GND " "Pin \"vga_blue\[2\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701721839155 "|bananachine|vga_blue[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701721839155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701721839439 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701721842591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701721843277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701721843277 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "left " "No output dependent on input pin \"left\"" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701721843561 "|bananachine|left"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "right " "No output dependent on input pin \"right\"" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701721843561 "|bananachine|right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/bananachine.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701721843561 "|bananachine|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701721843561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1478 " "Implemented 1478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701721843561 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701721843561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1284 " "Implemented 1284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701721843561 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701721843561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701721843561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4983 " "Peak virtual memory: 4983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701721843639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 13:30:43 2023 " "Processing ended: Mon Dec 04 13:30:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701721843639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:19 " "Elapsed time: 00:03:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701721843639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701721843639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701721843639 ""}
