Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Dec 23 22:01:36 2018
| Host         : ADMINRG-25AE4SR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainDesign_wrapper_control_sets_placed.rpt
| Design       : MainDesign_wrapper
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|      9 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------+-------------------------------------------+------------------+----------------+
|                 Clock Signal                | Enable Signal |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+---------------------------------------------+---------------+-------------------------------------------+------------------+----------------+
|  MainDesign_i/xup_clk_divider_0/inst/clkout |               |                                           |                4 |              5 |
|  MainDesign_i/xup_clk_divider_1/inst/clkout |               |                                           |                3 |              9 |
|  clk_IBUF_BUFG                              |               |                                           |                8 |             26 |
|  clk_IBUF_BUFG                              |               | MainDesign_i/xup_clk_divider_0/inst/clear |                8 |             32 |
|  clk_IBUF_BUFG                              |               | MainDesign_i/xup_clk_divider_1/inst/clear |                8 |             32 |
+---------------------------------------------+---------------+-------------------------------------------+------------------+----------------+


