
# Program: Catapult Ultra Synthesis
# Version: 10.5c/896140
#    File: Nlview netlist

module new "axi_test:core:run:rsci:run:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-2 -attr oid 1 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-3 -attr oid 2 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-4 -attr oid 3 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/core.wten}
load port {run:rsci.biwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-5 -attr oid 4 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load port {run:rsci.bdwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-6 -attr oid 5 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-7 -attr oid 6 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-8 -attr oid 7 -attr vt d
load net {run:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-9 -attr oid 8 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-10 -attr oid 9 -attr vt d
load net {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-11 -attr oid 10 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-12 -attr oid 11 -attr vt d
load net {run:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-13 -attr oid 12 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-14 -attr oid 13 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
load net {run:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-15 -attr oid 14 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-16 -attr oid 15 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:and" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-17 -attr oid 16 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {run:rsci.oswt} -pin  "if:and" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {core.wen} -pin  "if:and" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/core.wen}
load net {run:rsci.bdwt} -pin  "if:and" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.bdwt}
load inst "if:not" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-18 -attr oid 17 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {core.wten} -pin  "if:not" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/core.wten}
load net {if:not.itm} -pin  "if:not" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:not.itm}
load inst "if:and#2" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-19 -attr oid 18 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:and#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {if:not.itm} -pin  "if:and#2" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/if:not.itm}
load net {run:rsci.oswt} -pin  "if:and#2" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.oswt}
load net {run:rsci.biwt} -pin  "if:and#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl/run:rsci.biwt}
### END MODULE 

module new "axi_test:core:run:rsci:run:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-20 -attr oid 19 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-21 -attr oid 20 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/rst}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-22 -attr oid 21 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load port {run:rsci.ivld} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-23 -attr oid 22 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld}
load port {run:rsci.biwt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-24 -attr oid 23 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.biwt}
load port {run:rsci.bdwt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-25 -attr oid 24 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-26 -attr oid 25 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-27 -attr oid 26 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-28 -attr oid 27 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-29 -attr oid 28 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-30 -attr oid 29 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-31 -attr oid 30 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-32 -attr oid 31 -attr vt d
load net {run:rsci.ivld} -port {run:rsci.ivld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-33 -attr oid 32 -attr vt d
load net {run:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-34 -attr oid 33 -attr vt d
load net {run:rsci.biwt} -port {run:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-35 -attr oid 34 -attr vt d
load net {run:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-36 -attr oid 35 -attr vt d
load net {run:rsci.bdwt} -port {run:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-37 -attr oid 36 -attr vt d
load inst "if:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-38 -attr oid 37 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {run:rsci.bcwt} -pin  "if:nor#1" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.biwt} -pin  "if:nor#1" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {if:nor#1.itm} -pin  "if:nor#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor#1.itm}
load inst "if:nor" "nor(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-39 -attr oid 38 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {if:nor#1.itm} -pin  "if:nor" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor#1.itm}
load net {run:rsci.bdwt} -pin  "if:nor" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bdwt}
load net {if:nor.itm} -pin  "if:nor" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor.itm}
load inst "reg(run:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-40 -attr oid 39 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor.itm} -pin  "reg(run:rsci.bcwt)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:nor.itm}
load net {GND} -pin  "reg(run:rsci.bcwt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/0#1}
load net {clk} -pin  "reg(run:rsci.bcwt)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-41 -attr oid 40 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/clk}
load net {rst} -pin  "reg(run:rsci.bcwt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/rst}
load net {run:rsci.bcwt} -pin  "reg(run:rsci.bcwt)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load inst "reg(run:rsci.ivld.bfwt)" "reg(1,1,1,0,0)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-42 -attr oid 41 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,0,0,1,1)"
load net {run:rsci.ivld} -pin  "reg(run:rsci.ivld.bfwt)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {clk} -pin  "reg(run:rsci.ivld.bfwt)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-43 -attr oid 42 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/clk}
load net {run:rsci.biwt} -pin  "reg(run:rsci.ivld.bfwt)" {en(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.biwt}
load net {run:rsci.ivld.bfwt} -pin  "reg(run:rsci.ivld.bfwt)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load inst "if:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-44 -attr oid 43 -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/if:mux#1} -attr area 1.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_mux(1,1,2)"
load net {run:rsci.ivld} -pin  "if:mux#1" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld}
load net {run:rsci.ivld.bfwt} -pin  "if:mux#1" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.bfwt}
load net {run:rsci.bcwt} -pin  "if:mux#1" {S(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.bcwt}
load net {run:rsci.ivld.mxwt} -pin  "if:mux#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp/run:rsci.ivld.mxwt}
### END MODULE 

module new "axi_test:core:run:rsci" "orig" \
 -symlib {542d60ab-caa7-49d1-b064-5c18ba3f31a5-5 axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0T1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-46 -attr oid 44 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-47 -attr oid 45 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-48 -attr oid 46 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-49 -attr oid 47 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-50 -attr oid 48 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/core.wen}
load port {run:rsci.oswt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-51 -attr oid 49 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.oswt}
load port {core.wten} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-52 -attr oid 50 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/core.wten}
load port {run:rsci.ivld.mxwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-53 -attr oid 51 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld.mxwt}
load symbol "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(1)" EXT boxcolor 0 \
     port {vld} input \
     port {rdy} output \
     port {ivld} output \
     port {irdy} input \

load symbol "axi_test:core:run:rsci:run:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.biwt} output \
     port {run:rsci.bdwt} output \

load symbol "axi_test:core:run:rsci:run:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsci.ivld.mxwt} output \
     port {run:rsci.ivld} input \
     port {run:rsci.biwt} input \
     port {run:rsci.bdwt} input \

load net {run:rsci.ivld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-54 -attr oid 52 -attr vt d
load net {run:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-55 -attr oid 53 -attr vt d
load net {run:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-56 -attr oid 54 -attr vt d
load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-57 -attr oid 55 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-58 -attr oid 56 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-59 -attr oid 57 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-60 -attr oid 58 -attr vt d
load net {run:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-61 -attr oid 59 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-62 -attr oid 60 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-63 -attr oid 61 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-64 -attr oid 62 -attr vt d
load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-65 -attr oid 63 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-66 -attr oid 64 -attr vt d
load net {run:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-67 -attr oid 65 -attr vt d
load net {run:rsci.oswt} -port {run:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-68 -attr oid 66 -attr vt d
load net {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-69 -attr oid 67 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-70 -attr oid 68 -attr vt d
load net {run:rsci.ivld.mxwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-71 -attr oid 69 -attr vt d
load net {run:rsci.ivld.mxwt} -port {run:rsci.ivld.mxwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-72 -attr oid 70 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld.mxwt}
load inst "axi_test:core:run:rsci:run:wait_ctrl:inst" "axi_test:core:run:rsci:run:wait_ctrl" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-73 -attr oid 71 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl:inst} -attr area 2.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_ctrl"
load net {core.wen} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-74 -attr oid 72 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/core.wen}
load net {run:rsci.oswt} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {run:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-75 -attr oid 73 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.oswt}
load net {core.wten} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-76 -attr oid 74 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/core.wten}
load net {run:rsci.biwt} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {run:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-77 -attr oid 75 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "axi_test:core:run:rsci:run:wait_ctrl:inst" {run:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-78 -attr oid 76 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.bdwt}
load inst "axi_test:core:run:rsci:run:wait_dp:inst" "axi_test:core:run:rsci:run:wait_dp" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-79 -attr oid 77 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp:inst} -attr area 3.003000 -attr delay 0.368591 -attr hier "/axi_test/axi_test:core/axi_test:core:run:rsci/axi_test:core:run:rsci:run:wait_dp"
load net {clk} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-80 -attr oid 78 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/clk}
load net {rst} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-81 -attr oid 79 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/rst}
load net {run:rsci.ivld.mxwt} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld.mxwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-82 -attr oid 80 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld.mxwt}
load net {run:rsci.ivld} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {run:rsci.ivld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-83 -attr oid 81 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {run:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-84 -attr oid 82 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.biwt}
load net {run:rsci.bdwt} -pin  "axi_test:core:run:rsci:run:wait_dp:inst" {run:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-85 -attr oid 83 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.bdwt}
load inst "run:rsci" "ccs_ioport.ccs_sync_in_wait" "ccs_ioport.ccs_sync_in_wait(1)" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-86 -attr oid 84 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci} -attr qmod "ccs_ioport.ccs_sync_in_wait(1)"
load net {run:rsc.vld} -pin  "run:rsci" {vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-87 -attr oid 85 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.vld}
load net {run:rsc.rdy} -pin  "run:rsci" {rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-88 -attr oid 86 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsc.rdy}
load net {run:rsci.ivld} -pin  "run:rsci" {ivld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-89 -attr oid 87 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.ivld}
load net {run:rsci.biwt} -pin  "run:rsci" {irdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-90 -attr oid 88 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci/run:rsci.biwt}
### END MODULE 

module new "axi_test:core:a:rsci:a:rsc.@:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-91 -attr oid 89 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/core.wen}
load port {a:rsci.oswt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-92 -attr oid 90 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.oswt}
load port {a:rsci.oswt#1} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-93 -attr oid 91 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.oswt#1}
load port {a:rsci.biwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-94 -attr oid 92 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.biwt}
load port {a:rsci.bdwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-95 -attr oid 93 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load port {a:rsci.bcwt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-96 -attr oid 94 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bcwt}
load port {a:rsci.m_re.core.sct} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-97 -attr oid 95 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.m_re.core.sct}
load port {a:rsci.biwt#1} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-98 -attr oid 96 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.biwt#1}
load port {a:rsci.bdwt#2} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-99 -attr oid 97 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bdwt#2}
load port {a:rsci.bcwt#1} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-100 -attr oid 98 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bcwt#1}
load port {a:rsci.m_we.core.sct} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-101 -attr oid 99 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.m_we.core.sct}
load port {a:rsci.m_wrdy} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-102 -attr oid 100 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.m_wrdy}
load port {a:rsci.m_rrdy} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-103 -attr oid 101 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.m_rrdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-104 -attr oid 102 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-105 -attr oid 103 -attr vt d
load net {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-106 -attr oid 104 -attr vt d
load net {a:rsci.oswt} -port {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-107 -attr oid 105 -attr vt d
load net {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-108 -attr oid 106 -attr vt d
load net {a:rsci.oswt#1} -port {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-109 -attr oid 107 -attr vt d
load net {a:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-110 -attr oid 108 -attr vt d
load net {a:rsci.biwt} -port {a:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-111 -attr oid 109 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.biwt}
load net {a:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-112 -attr oid 110 -attr vt d
load net {a:rsci.bdwt} -port {a:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-113 -attr oid 111 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load net {a:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-114 -attr oid 112 -attr vt d
load net {a:rsci.bcwt} -port {a:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-115 -attr oid 113 -attr vt d
load net {a:rsci.m_re.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-116 -attr oid 114 -attr vt d
load net {a:rsci.ogwt} -port {a:rsci.m_re.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-117 -attr oid 115 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.m_re.core.sct}
load net {a:rsci.biwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-118 -attr oid 116 -attr vt d
load net {a:rsci.biwt#1} -port {a:rsci.biwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-119 -attr oid 117 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.biwt#1}
load net {a:rsci.bdwt#2} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-120 -attr oid 118 -attr vt d
load net {a:rsci.bdwt#2} -port {a:rsci.bdwt#2} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-121 -attr oid 119 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bdwt#2}
load net {a:rsci.bcwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-122 -attr oid 120 -attr vt d
load net {a:rsci.bcwt#1} -port {a:rsci.bcwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-123 -attr oid 121 -attr vt d
load net {a:rsci.m_we.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-124 -attr oid 122 -attr vt d
load net {a:rsci.ogwt#1} -port {a:rsci.m_we.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-125 -attr oid 123 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.m_we.core.sct}
load net {a:rsci.m_wrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-126 -attr oid 124 -attr vt d
load net {a:rsci.m_wrdy} -port {a:rsci.m_wrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-127 -attr oid 125 -attr vt d
load net {a:rsci.m_rrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-128 -attr oid 126 -attr vt d
load net {a:rsci.m_rrdy} -port {a:rsci.m_rrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-129 -attr oid 127 -attr vt d
load inst "operator+=<32,false>:and" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-130 -attr oid 128 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsci.oswt} -pin  "operator+=<32,false>:and" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.oswt}
load net {core.wen} -pin  "operator+=<32,false>:and" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/core.wen}
load net {a:rsci.bdwt} -pin  "operator+=<32,false>:and" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bdwt}
load inst "operator+=<32,false>:and#1" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-131 -attr oid 129 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:and#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsci.ogwt} -pin  "operator+=<32,false>:and#1" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.ogwt}
load net {a:rsci.m_rrdy} -pin  "operator+=<32,false>:and#1" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.m_rrdy}
load net {a:rsci.biwt} -pin  "operator+=<32,false>:and#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.biwt}
load inst "operator+=<32,false>:not#1" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-132 -attr oid 130 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {a:rsci.bcwt} -pin  "operator+=<32,false>:not#1" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bcwt}
load net {operator+=<32,false>:not#1.itm} -pin  "operator+=<32,false>:not#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:not#1.itm}
load inst "operator+=<32,false>:and#3" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-133 -attr oid 131 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsci.oswt} -pin  "operator+=<32,false>:and#3" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.oswt}
load net {operator+=<32,false>:not#1.itm} -pin  "operator+=<32,false>:and#3" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:not#1.itm}
load net {a:rsci.ogwt} -pin  "operator+=<32,false>:and#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.ogwt}
load inst "operator+=<32,false>:and#5" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-134 -attr oid 132 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:and#5} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsci.oswt#1} -pin  "operator+=<32,false>:and#5" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.oswt#1}
load net {core.wen} -pin  "operator+=<32,false>:and#5" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/core.wen}
load net {a:rsci.bdwt#2} -pin  "operator+=<32,false>:and#5" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bdwt#2}
load inst "operator+=<32,false>:and#6" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-135 -attr oid 133 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:and#6} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsci.ogwt#1} -pin  "operator+=<32,false>:and#6" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.ogwt#1}
load net {a:rsci.m_wrdy} -pin  "operator+=<32,false>:and#6" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.m_wrdy}
load net {a:rsci.biwt#1} -pin  "operator+=<32,false>:and#6" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.biwt#1}
load inst "operator+=<32,false>:not#4" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-136 -attr oid 134 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {a:rsci.bcwt#1} -pin  "operator+=<32,false>:not#4" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.bcwt#1}
load net {operator+=<32,false>:not#4.itm} -pin  "operator+=<32,false>:not#4" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:not#4.itm}
load inst "operator+=<32,false>:and#8" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-137 -attr oid 135 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:and#8} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsci.oswt#1} -pin  "operator+=<32,false>:and#8" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.oswt#1}
load net {operator+=<32,false>:not#4.itm} -pin  "operator+=<32,false>:and#8" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/operator+=<32,false>:not#4.itm}
load net {a:rsci.ogwt#1} -pin  "operator+=<32,false>:and#8" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl/a:rsci.ogwt#1}
### END MODULE 

module new "axi_test:core:a:rsci:a:rsc.@:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-138 -attr oid 136 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-139 -attr oid 137 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/rst}
load port {a:rsci.oswt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-140 -attr oid 138 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.oswt}
load port {a:rsci.wen_comp} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-141 -attr oid 139 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.wen_comp}
load port {a:rsci.oswt#1} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-142 -attr oid 140 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.oswt#1}
load port {a:rsci.wen_comp#1} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-143 -attr oid 141 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.wen_comp#1}
load portBus a:rsci.m_waddr.core(3:0) input 4 {a:rsci.m_waddr.core(3)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-144 -attr oid 142 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr.core}
load portBus a:rsci.m_raddr.core(3:0) input 4 {a:rsci.m_raddr.core(3)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-145 -attr oid 143 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr.core}
load portBus a:rsci.m_din.mxwt(31:0) output 32 {a:rsci.m_din.mxwt(31)} {a:rsci.m_din.mxwt(30)} {a:rsci.m_din.mxwt(29)} {a:rsci.m_din.mxwt(28)} {a:rsci.m_din.mxwt(27)} {a:rsci.m_din.mxwt(26)} {a:rsci.m_din.mxwt(25)} {a:rsci.m_din.mxwt(24)} {a:rsci.m_din.mxwt(23)} {a:rsci.m_din.mxwt(22)} {a:rsci.m_din.mxwt(21)} {a:rsci.m_din.mxwt(20)} {a:rsci.m_din.mxwt(19)} {a:rsci.m_din.mxwt(18)} {a:rsci.m_din.mxwt(17)} {a:rsci.m_din.mxwt(16)} {a:rsci.m_din.mxwt(15)} {a:rsci.m_din.mxwt(14)} {a:rsci.m_din.mxwt(13)} {a:rsci.m_din.mxwt(12)} {a:rsci.m_din.mxwt(11)} {a:rsci.m_din.mxwt(10)} {a:rsci.m_din.mxwt(9)} {a:rsci.m_din.mxwt(8)} {a:rsci.m_din.mxwt(7)} {a:rsci.m_din.mxwt(6)} {a:rsci.m_din.mxwt(5)} {a:rsci.m_din.mxwt(4)} {a:rsci.m_din.mxwt(3)} {a:rsci.m_din.mxwt(2)} {a:rsci.m_din.mxwt(1)} {a:rsci.m_din.mxwt(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-146 -attr oid 144 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load portBus a:rsci.m_dout.core(31:0) input 32 {a:rsci.m_dout.core(31)} {a:rsci.m_dout.core(30)} {a:rsci.m_dout.core(29)} {a:rsci.m_dout.core(28)} {a:rsci.m_dout.core(27)} {a:rsci.m_dout.core(26)} {a:rsci.m_dout.core(25)} {a:rsci.m_dout.core(24)} {a:rsci.m_dout.core(23)} {a:rsci.m_dout.core(22)} {a:rsci.m_dout.core(21)} {a:rsci.m_dout.core(20)} {a:rsci.m_dout.core(19)} {a:rsci.m_dout.core(18)} {a:rsci.m_dout.core(17)} {a:rsci.m_dout.core(16)} {a:rsci.m_dout.core(15)} {a:rsci.m_dout.core(14)} {a:rsci.m_dout.core(13)} {a:rsci.m_dout.core(12)} {a:rsci.m_dout.core(11)} {a:rsci.m_dout.core(10)} {a:rsci.m_dout.core(9)} {a:rsci.m_dout.core(8)} {a:rsci.m_dout.core(7)} {a:rsci.m_dout.core(6)} {a:rsci.m_dout.core(5)} {a:rsci.m_dout.core(4)} {a:rsci.m_dout.core(3)} {a:rsci.m_dout.core(2)} {a:rsci.m_dout.core(1)} {a:rsci.m_dout.core(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-147 -attr oid 145 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load port {a:rsci.biwt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-148 -attr oid 146 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.biwt}
load port {a:rsci.bdwt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-149 -attr oid 147 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bdwt}
load port {a:rsci.bcwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-150 -attr oid 148 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt}
load port {a:rsci.biwt#1} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-151 -attr oid 149 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.biwt#1}
load port {a:rsci.bdwt#2} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-152 -attr oid 150 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bdwt#2}
load port {a:rsci.bcwt#1} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-153 -attr oid 151 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt#1}
load portBus a:rsci.m_waddr(3:0) output 4 {a:rsci.m_waddr(3)} {a:rsci.m_waddr(2)} {a:rsci.m_waddr(1)} {a:rsci.m_waddr(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-154 -attr oid 152 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load port {a:rsci.m_waddr.core.sct} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-155 -attr oid 153 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr.core.sct}
load portBus a:rsci.m_raddr(3:0) output 4 {a:rsci.m_raddr(3)} {a:rsci.m_raddr(2)} {a:rsci.m_raddr(1)} {a:rsci.m_raddr(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-156 -attr oid 154 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load port {a:rsci.m_raddr.core.sct} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-157 -attr oid 155 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr.core.sct}
load portBus a:rsci.m_din(31:0) input 32 {a:rsci.m_din(31)} {a:rsci.m_din(30)} {a:rsci.m_din(29)} {a:rsci.m_din(28)} {a:rsci.m_din(27)} {a:rsci.m_din(26)} {a:rsci.m_din(25)} {a:rsci.m_din(24)} {a:rsci.m_din(23)} {a:rsci.m_din(22)} {a:rsci.m_din(21)} {a:rsci.m_din(20)} {a:rsci.m_din(19)} {a:rsci.m_din(18)} {a:rsci.m_din(17)} {a:rsci.m_din(16)} {a:rsci.m_din(15)} {a:rsci.m_din(14)} {a:rsci.m_din(13)} {a:rsci.m_din(12)} {a:rsci.m_din(11)} {a:rsci.m_din(10)} {a:rsci.m_din(9)} {a:rsci.m_din(8)} {a:rsci.m_din(7)} {a:rsci.m_din(6)} {a:rsci.m_din(5)} {a:rsci.m_din(4)} {a:rsci.m_din(3)} {a:rsci.m_din(2)} {a:rsci.m_din(1)} {a:rsci.m_din(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-158 -attr oid 156 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load portBus a:rsci.m_dout(31:0) output 32 {a:rsci.m_dout(31)} {a:rsci.m_dout(30)} {a:rsci.m_dout(29)} {a:rsci.m_dout(28)} {a:rsci.m_dout(27)} {a:rsci.m_dout(26)} {a:rsci.m_dout(25)} {a:rsci.m_dout(24)} {a:rsci.m_dout(23)} {a:rsci.m_dout(22)} {a:rsci.m_dout(21)} {a:rsci.m_dout(20)} {a:rsci.m_dout(19)} {a:rsci.m_dout(18)} {a:rsci.m_dout(17)} {a:rsci.m_dout(16)} {a:rsci.m_dout(15)} {a:rsci.m_dout(14)} {a:rsci.m_dout(13)} {a:rsci.m_dout(12)} {a:rsci.m_dout(11)} {a:rsci.m_dout(10)} {a:rsci.m_dout(9)} {a:rsci.m_dout(8)} {a:rsci.m_dout(7)} {a:rsci.m_dout(6)} {a:rsci.m_dout(5)} {a:rsci.m_dout(4)} {a:rsci.m_dout(3)} {a:rsci.m_dout(2)} {a:rsci.m_dout(1)} {a:rsci.m_dout(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-159 -attr oid 157 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,4)" "INTERFACE" AND boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(32,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,32)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {a:rsci.m_din.bfwt(0)} -attr vt d
load net {a:rsci.m_din.bfwt(1)} -attr vt d
load net {a:rsci.m_din.bfwt(2)} -attr vt d
load net {a:rsci.m_din.bfwt(3)} -attr vt d
load net {a:rsci.m_din.bfwt(4)} -attr vt d
load net {a:rsci.m_din.bfwt(5)} -attr vt d
load net {a:rsci.m_din.bfwt(6)} -attr vt d
load net {a:rsci.m_din.bfwt(7)} -attr vt d
load net {a:rsci.m_din.bfwt(8)} -attr vt d
load net {a:rsci.m_din.bfwt(9)} -attr vt d
load net {a:rsci.m_din.bfwt(10)} -attr vt d
load net {a:rsci.m_din.bfwt(11)} -attr vt d
load net {a:rsci.m_din.bfwt(12)} -attr vt d
load net {a:rsci.m_din.bfwt(13)} -attr vt d
load net {a:rsci.m_din.bfwt(14)} -attr vt d
load net {a:rsci.m_din.bfwt(15)} -attr vt d
load net {a:rsci.m_din.bfwt(16)} -attr vt d
load net {a:rsci.m_din.bfwt(17)} -attr vt d
load net {a:rsci.m_din.bfwt(18)} -attr vt d
load net {a:rsci.m_din.bfwt(19)} -attr vt d
load net {a:rsci.m_din.bfwt(20)} -attr vt d
load net {a:rsci.m_din.bfwt(21)} -attr vt d
load net {a:rsci.m_din.bfwt(22)} -attr vt d
load net {a:rsci.m_din.bfwt(23)} -attr vt d
load net {a:rsci.m_din.bfwt(24)} -attr vt d
load net {a:rsci.m_din.bfwt(25)} -attr vt d
load net {a:rsci.m_din.bfwt(26)} -attr vt d
load net {a:rsci.m_din.bfwt(27)} -attr vt d
load net {a:rsci.m_din.bfwt(28)} -attr vt d
load net {a:rsci.m_din.bfwt(29)} -attr vt d
load net {a:rsci.m_din.bfwt(30)} -attr vt d
load net {a:rsci.m_din.bfwt(31)} -attr vt d
load netBundle {a:rsci.m_din.bfwt} 32 {a:rsci.m_din.bfwt(0)} {a:rsci.m_din.bfwt(1)} {a:rsci.m_din.bfwt(2)} {a:rsci.m_din.bfwt(3)} {a:rsci.m_din.bfwt(4)} {a:rsci.m_din.bfwt(5)} {a:rsci.m_din.bfwt(6)} {a:rsci.m_din.bfwt(7)} {a:rsci.m_din.bfwt(8)} {a:rsci.m_din.bfwt(9)} {a:rsci.m_din.bfwt(10)} {a:rsci.m_din.bfwt(11)} {a:rsci.m_din.bfwt(12)} {a:rsci.m_din.bfwt(13)} {a:rsci.m_din.bfwt(14)} {a:rsci.m_din.bfwt(15)} {a:rsci.m_din.bfwt(16)} {a:rsci.m_din.bfwt(17)} {a:rsci.m_din.bfwt(18)} {a:rsci.m_din.bfwt(19)} {a:rsci.m_din.bfwt(20)} {a:rsci.m_din.bfwt(21)} {a:rsci.m_din.bfwt(22)} {a:rsci.m_din.bfwt(23)} {a:rsci.m_din.bfwt(24)} {a:rsci.m_din.bfwt(25)} {a:rsci.m_din.bfwt(26)} {a:rsci.m_din.bfwt(27)} {a:rsci.m_din.bfwt(28)} {a:rsci.m_din.bfwt(29)} {a:rsci.m_din.bfwt(30)} {a:rsci.m_din.bfwt(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-160 -attr oid 158 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {operator+=<32,false>:exs.itm(0)} -attr vt d
load net {operator+=<32,false>:exs.itm(1)} -attr vt d
load net {operator+=<32,false>:exs.itm(2)} -attr vt d
load net {operator+=<32,false>:exs.itm(3)} -attr vt d
load netBundle {operator+=<32,false>:exs.itm} 4 {operator+=<32,false>:exs.itm(0)} {operator+=<32,false>:exs.itm(1)} {operator+=<32,false>:exs.itm(2)} {operator+=<32,false>:exs.itm(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-161 -attr oid 159 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs.itm}
load net {operator+=<32,false>:exs#1.itm(0)} -attr vt d
load net {operator+=<32,false>:exs#1.itm(1)} -attr vt d
load net {operator+=<32,false>:exs#1.itm(2)} -attr vt d
load net {operator+=<32,false>:exs#1.itm(3)} -attr vt d
load netBundle {operator+=<32,false>:exs#1.itm} 4 {operator+=<32,false>:exs#1.itm(0)} {operator+=<32,false>:exs#1.itm(1)} {operator+=<32,false>:exs#1.itm(2)} {operator+=<32,false>:exs#1.itm(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-162 -attr oid 160 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#1.itm}
load net {operator+=<32,false>:exs#2.itm(0)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(1)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(2)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(3)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(4)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(5)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(6)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(7)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(8)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(9)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(10)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(11)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(12)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(13)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(14)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(15)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(16)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(17)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(18)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(19)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(20)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(21)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(22)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(23)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(24)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(25)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(26)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(27)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(28)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(29)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(30)} -attr vt d
load net {operator+=<32,false>:exs#2.itm(31)} -attr vt d
load netBundle {operator+=<32,false>:exs#2.itm} 32 {operator+=<32,false>:exs#2.itm(0)} {operator+=<32,false>:exs#2.itm(1)} {operator+=<32,false>:exs#2.itm(2)} {operator+=<32,false>:exs#2.itm(3)} {operator+=<32,false>:exs#2.itm(4)} {operator+=<32,false>:exs#2.itm(5)} {operator+=<32,false>:exs#2.itm(6)} {operator+=<32,false>:exs#2.itm(7)} {operator+=<32,false>:exs#2.itm(8)} {operator+=<32,false>:exs#2.itm(9)} {operator+=<32,false>:exs#2.itm(10)} {operator+=<32,false>:exs#2.itm(11)} {operator+=<32,false>:exs#2.itm(12)} {operator+=<32,false>:exs#2.itm(13)} {operator+=<32,false>:exs#2.itm(14)} {operator+=<32,false>:exs#2.itm(15)} {operator+=<32,false>:exs#2.itm(16)} {operator+=<32,false>:exs#2.itm(17)} {operator+=<32,false>:exs#2.itm(18)} {operator+=<32,false>:exs#2.itm(19)} {operator+=<32,false>:exs#2.itm(20)} {operator+=<32,false>:exs#2.itm(21)} {operator+=<32,false>:exs#2.itm(22)} {operator+=<32,false>:exs#2.itm(23)} {operator+=<32,false>:exs#2.itm(24)} {operator+=<32,false>:exs#2.itm(25)} {operator+=<32,false>:exs#2.itm(26)} {operator+=<32,false>:exs#2.itm(27)} {operator+=<32,false>:exs#2.itm(28)} {operator+=<32,false>:exs#2.itm(29)} {operator+=<32,false>:exs#2.itm(30)} {operator+=<32,false>:exs#2.itm(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-163 -attr oid 161 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-164 -attr oid 162 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-165 -attr oid 163 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-166 -attr oid 164 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-167 -attr oid 165 -attr vt d
load net {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-168 -attr oid 166 -attr vt d
load net {a:rsci.oswt} -port {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-169 -attr oid 167 -attr vt d
load net {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-170 -attr oid 168 -attr vt d
load net {a:rsci.wen_comp} -port {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-171 -attr oid 169 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.wen_comp}
load net {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-172 -attr oid 170 -attr vt d
load net {a:rsci.oswt#1} -port {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-173 -attr oid 171 -attr vt d
load net {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-174 -attr oid 172 -attr vt d
load net {a:rsci.wen_comp#1} -port {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-175 -attr oid 173 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.wen_comp#1}
load net {a:rsci.m_waddr.core(0)} -attr vt d
load net {a:rsci.m_waddr.core(1)} -attr vt d
load net {a:rsci.m_waddr.core(2)} -attr vt d
load net {a:rsci.m_waddr.core(3)} -attr vt d
load netBundle {a:rsci.m_waddr.core} 4 {a:rsci.m_waddr.core(0)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-176 -attr oid 174 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(0)} -port {a:rsci.m_waddr.core(0)} -attr vt d
load net {a:rsci.m_waddr.core(1)} -port {a:rsci.m_waddr.core(1)} -attr vt d
load net {a:rsci.m_waddr.core(2)} -port {a:rsci.m_waddr.core(2)} -attr vt d
load net {a:rsci.m_waddr.core(3)} -port {a:rsci.m_waddr.core(3)} -attr vt d
load netBundle {a:rsci.m_waddr.core} 4 {a:rsci.m_waddr.core(0)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-177 -attr oid 175 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr.core}
load net {a:rsci.m_raddr.core(0)} -attr vt d
load net {a:rsci.m_raddr.core(1)} -attr vt d
load net {a:rsci.m_raddr.core(2)} -attr vt d
load net {a:rsci.m_raddr.core(3)} -attr vt d
load netBundle {a:rsci.m_raddr.core} 4 {a:rsci.m_raddr.core(0)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-178 -attr oid 176 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(0)} -port {a:rsci.m_raddr.core(0)} -attr vt d
load net {a:rsci.m_raddr.core(1)} -port {a:rsci.m_raddr.core(1)} -attr vt d
load net {a:rsci.m_raddr.core(2)} -port {a:rsci.m_raddr.core(2)} -attr vt d
load net {a:rsci.m_raddr.core(3)} -port {a:rsci.m_raddr.core(3)} -attr vt d
load netBundle {a:rsci.m_raddr.core} 4 {a:rsci.m_raddr.core(0)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-179 -attr oid 177 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr.core}
load net {a:rsci.m_din.mxwt(0)} -attr vt d
load net {a:rsci.m_din.mxwt(1)} -attr vt d
load net {a:rsci.m_din.mxwt(2)} -attr vt d
load net {a:rsci.m_din.mxwt(3)} -attr vt d
load net {a:rsci.m_din.mxwt(4)} -attr vt d
load net {a:rsci.m_din.mxwt(5)} -attr vt d
load net {a:rsci.m_din.mxwt(6)} -attr vt d
load net {a:rsci.m_din.mxwt(7)} -attr vt d
load net {a:rsci.m_din.mxwt(8)} -attr vt d
load net {a:rsci.m_din.mxwt(9)} -attr vt d
load net {a:rsci.m_din.mxwt(10)} -attr vt d
load net {a:rsci.m_din.mxwt(11)} -attr vt d
load net {a:rsci.m_din.mxwt(12)} -attr vt d
load net {a:rsci.m_din.mxwt(13)} -attr vt d
load net {a:rsci.m_din.mxwt(14)} -attr vt d
load net {a:rsci.m_din.mxwt(15)} -attr vt d
load net {a:rsci.m_din.mxwt(16)} -attr vt d
load net {a:rsci.m_din.mxwt(17)} -attr vt d
load net {a:rsci.m_din.mxwt(18)} -attr vt d
load net {a:rsci.m_din.mxwt(19)} -attr vt d
load net {a:rsci.m_din.mxwt(20)} -attr vt d
load net {a:rsci.m_din.mxwt(21)} -attr vt d
load net {a:rsci.m_din.mxwt(22)} -attr vt d
load net {a:rsci.m_din.mxwt(23)} -attr vt d
load net {a:rsci.m_din.mxwt(24)} -attr vt d
load net {a:rsci.m_din.mxwt(25)} -attr vt d
load net {a:rsci.m_din.mxwt(26)} -attr vt d
load net {a:rsci.m_din.mxwt(27)} -attr vt d
load net {a:rsci.m_din.mxwt(28)} -attr vt d
load net {a:rsci.m_din.mxwt(29)} -attr vt d
load net {a:rsci.m_din.mxwt(30)} -attr vt d
load net {a:rsci.m_din.mxwt(31)} -attr vt d
load netBundle {a:rsci.m_din.mxwt} 32 {a:rsci.m_din.mxwt(0)} {a:rsci.m_din.mxwt(1)} {a:rsci.m_din.mxwt(2)} {a:rsci.m_din.mxwt(3)} {a:rsci.m_din.mxwt(4)} {a:rsci.m_din.mxwt(5)} {a:rsci.m_din.mxwt(6)} {a:rsci.m_din.mxwt(7)} {a:rsci.m_din.mxwt(8)} {a:rsci.m_din.mxwt(9)} {a:rsci.m_din.mxwt(10)} {a:rsci.m_din.mxwt(11)} {a:rsci.m_din.mxwt(12)} {a:rsci.m_din.mxwt(13)} {a:rsci.m_din.mxwt(14)} {a:rsci.m_din.mxwt(15)} {a:rsci.m_din.mxwt(16)} {a:rsci.m_din.mxwt(17)} {a:rsci.m_din.mxwt(18)} {a:rsci.m_din.mxwt(19)} {a:rsci.m_din.mxwt(20)} {a:rsci.m_din.mxwt(21)} {a:rsci.m_din.mxwt(22)} {a:rsci.m_din.mxwt(23)} {a:rsci.m_din.mxwt(24)} {a:rsci.m_din.mxwt(25)} {a:rsci.m_din.mxwt(26)} {a:rsci.m_din.mxwt(27)} {a:rsci.m_din.mxwt(28)} {a:rsci.m_din.mxwt(29)} {a:rsci.m_din.mxwt(30)} {a:rsci.m_din.mxwt(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-180 -attr oid 178 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(0)} -port {a:rsci.m_din.mxwt(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(1)} -port {a:rsci.m_din.mxwt(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(2)} -port {a:rsci.m_din.mxwt(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(3)} -port {a:rsci.m_din.mxwt(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(4)} -port {a:rsci.m_din.mxwt(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(5)} -port {a:rsci.m_din.mxwt(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(6)} -port {a:rsci.m_din.mxwt(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(7)} -port {a:rsci.m_din.mxwt(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(8)} -port {a:rsci.m_din.mxwt(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(9)} -port {a:rsci.m_din.mxwt(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(10)} -port {a:rsci.m_din.mxwt(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(11)} -port {a:rsci.m_din.mxwt(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(12)} -port {a:rsci.m_din.mxwt(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(13)} -port {a:rsci.m_din.mxwt(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(14)} -port {a:rsci.m_din.mxwt(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(15)} -port {a:rsci.m_din.mxwt(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(16)} -port {a:rsci.m_din.mxwt(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(17)} -port {a:rsci.m_din.mxwt(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(18)} -port {a:rsci.m_din.mxwt(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(19)} -port {a:rsci.m_din.mxwt(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(20)} -port {a:rsci.m_din.mxwt(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(21)} -port {a:rsci.m_din.mxwt(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(22)} -port {a:rsci.m_din.mxwt(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(23)} -port {a:rsci.m_din.mxwt(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(24)} -port {a:rsci.m_din.mxwt(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(25)} -port {a:rsci.m_din.mxwt(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(26)} -port {a:rsci.m_din.mxwt(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(27)} -port {a:rsci.m_din.mxwt(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(28)} -port {a:rsci.m_din.mxwt(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(29)} -port {a:rsci.m_din.mxwt(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(30)} -port {a:rsci.m_din.mxwt(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(31)} -port {a:rsci.m_din.mxwt(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_dout.core(0)} -attr vt d
load net {a:rsci.m_dout.core(1)} -attr vt d
load net {a:rsci.m_dout.core(2)} -attr vt d
load net {a:rsci.m_dout.core(3)} -attr vt d
load net {a:rsci.m_dout.core(4)} -attr vt d
load net {a:rsci.m_dout.core(5)} -attr vt d
load net {a:rsci.m_dout.core(6)} -attr vt d
load net {a:rsci.m_dout.core(7)} -attr vt d
load net {a:rsci.m_dout.core(8)} -attr vt d
load net {a:rsci.m_dout.core(9)} -attr vt d
load net {a:rsci.m_dout.core(10)} -attr vt d
load net {a:rsci.m_dout.core(11)} -attr vt d
load net {a:rsci.m_dout.core(12)} -attr vt d
load net {a:rsci.m_dout.core(13)} -attr vt d
load net {a:rsci.m_dout.core(14)} -attr vt d
load net {a:rsci.m_dout.core(15)} -attr vt d
load net {a:rsci.m_dout.core(16)} -attr vt d
load net {a:rsci.m_dout.core(17)} -attr vt d
load net {a:rsci.m_dout.core(18)} -attr vt d
load net {a:rsci.m_dout.core(19)} -attr vt d
load net {a:rsci.m_dout.core(20)} -attr vt d
load net {a:rsci.m_dout.core(21)} -attr vt d
load net {a:rsci.m_dout.core(22)} -attr vt d
load net {a:rsci.m_dout.core(23)} -attr vt d
load net {a:rsci.m_dout.core(24)} -attr vt d
load net {a:rsci.m_dout.core(25)} -attr vt d
load net {a:rsci.m_dout.core(26)} -attr vt d
load net {a:rsci.m_dout.core(27)} -attr vt d
load net {a:rsci.m_dout.core(28)} -attr vt d
load net {a:rsci.m_dout.core(29)} -attr vt d
load net {a:rsci.m_dout.core(30)} -attr vt d
load net {a:rsci.m_dout.core(31)} -attr vt d
load netBundle {a:rsci.m_dout.core} 32 {a:rsci.m_dout.core(0)} {a:rsci.m_dout.core(1)} {a:rsci.m_dout.core(2)} {a:rsci.m_dout.core(3)} {a:rsci.m_dout.core(4)} {a:rsci.m_dout.core(5)} {a:rsci.m_dout.core(6)} {a:rsci.m_dout.core(7)} {a:rsci.m_dout.core(8)} {a:rsci.m_dout.core(9)} {a:rsci.m_dout.core(10)} {a:rsci.m_dout.core(11)} {a:rsci.m_dout.core(12)} {a:rsci.m_dout.core(13)} {a:rsci.m_dout.core(14)} {a:rsci.m_dout.core(15)} {a:rsci.m_dout.core(16)} {a:rsci.m_dout.core(17)} {a:rsci.m_dout.core(18)} {a:rsci.m_dout.core(19)} {a:rsci.m_dout.core(20)} {a:rsci.m_dout.core(21)} {a:rsci.m_dout.core(22)} {a:rsci.m_dout.core(23)} {a:rsci.m_dout.core(24)} {a:rsci.m_dout.core(25)} {a:rsci.m_dout.core(26)} {a:rsci.m_dout.core(27)} {a:rsci.m_dout.core(28)} {a:rsci.m_dout.core(29)} {a:rsci.m_dout.core(30)} {a:rsci.m_dout.core(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-181 -attr oid 179 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(0)} -port {a:rsci.m_dout.core(0)} -attr vt d
load net {a:rsci.m_dout.core(1)} -port {a:rsci.m_dout.core(1)} -attr vt d
load net {a:rsci.m_dout.core(2)} -port {a:rsci.m_dout.core(2)} -attr vt d
load net {a:rsci.m_dout.core(3)} -port {a:rsci.m_dout.core(3)} -attr vt d
load net {a:rsci.m_dout.core(4)} -port {a:rsci.m_dout.core(4)} -attr vt d
load net {a:rsci.m_dout.core(5)} -port {a:rsci.m_dout.core(5)} -attr vt d
load net {a:rsci.m_dout.core(6)} -port {a:rsci.m_dout.core(6)} -attr vt d
load net {a:rsci.m_dout.core(7)} -port {a:rsci.m_dout.core(7)} -attr vt d
load net {a:rsci.m_dout.core(8)} -port {a:rsci.m_dout.core(8)} -attr vt d
load net {a:rsci.m_dout.core(9)} -port {a:rsci.m_dout.core(9)} -attr vt d
load net {a:rsci.m_dout.core(10)} -port {a:rsci.m_dout.core(10)} -attr vt d
load net {a:rsci.m_dout.core(11)} -port {a:rsci.m_dout.core(11)} -attr vt d
load net {a:rsci.m_dout.core(12)} -port {a:rsci.m_dout.core(12)} -attr vt d
load net {a:rsci.m_dout.core(13)} -port {a:rsci.m_dout.core(13)} -attr vt d
load net {a:rsci.m_dout.core(14)} -port {a:rsci.m_dout.core(14)} -attr vt d
load net {a:rsci.m_dout.core(15)} -port {a:rsci.m_dout.core(15)} -attr vt d
load net {a:rsci.m_dout.core(16)} -port {a:rsci.m_dout.core(16)} -attr vt d
load net {a:rsci.m_dout.core(17)} -port {a:rsci.m_dout.core(17)} -attr vt d
load net {a:rsci.m_dout.core(18)} -port {a:rsci.m_dout.core(18)} -attr vt d
load net {a:rsci.m_dout.core(19)} -port {a:rsci.m_dout.core(19)} -attr vt d
load net {a:rsci.m_dout.core(20)} -port {a:rsci.m_dout.core(20)} -attr vt d
load net {a:rsci.m_dout.core(21)} -port {a:rsci.m_dout.core(21)} -attr vt d
load net {a:rsci.m_dout.core(22)} -port {a:rsci.m_dout.core(22)} -attr vt d
load net {a:rsci.m_dout.core(23)} -port {a:rsci.m_dout.core(23)} -attr vt d
load net {a:rsci.m_dout.core(24)} -port {a:rsci.m_dout.core(24)} -attr vt d
load net {a:rsci.m_dout.core(25)} -port {a:rsci.m_dout.core(25)} -attr vt d
load net {a:rsci.m_dout.core(26)} -port {a:rsci.m_dout.core(26)} -attr vt d
load net {a:rsci.m_dout.core(27)} -port {a:rsci.m_dout.core(27)} -attr vt d
load net {a:rsci.m_dout.core(28)} -port {a:rsci.m_dout.core(28)} -attr vt d
load net {a:rsci.m_dout.core(29)} -port {a:rsci.m_dout.core(29)} -attr vt d
load net {a:rsci.m_dout.core(30)} -port {a:rsci.m_dout.core(30)} -attr vt d
load net {a:rsci.m_dout.core(31)} -port {a:rsci.m_dout.core(31)} -attr vt d
load netBundle {a:rsci.m_dout.core} 32 {a:rsci.m_dout.core(0)} {a:rsci.m_dout.core(1)} {a:rsci.m_dout.core(2)} {a:rsci.m_dout.core(3)} {a:rsci.m_dout.core(4)} {a:rsci.m_dout.core(5)} {a:rsci.m_dout.core(6)} {a:rsci.m_dout.core(7)} {a:rsci.m_dout.core(8)} {a:rsci.m_dout.core(9)} {a:rsci.m_dout.core(10)} {a:rsci.m_dout.core(11)} {a:rsci.m_dout.core(12)} {a:rsci.m_dout.core(13)} {a:rsci.m_dout.core(14)} {a:rsci.m_dout.core(15)} {a:rsci.m_dout.core(16)} {a:rsci.m_dout.core(17)} {a:rsci.m_dout.core(18)} {a:rsci.m_dout.core(19)} {a:rsci.m_dout.core(20)} {a:rsci.m_dout.core(21)} {a:rsci.m_dout.core(22)} {a:rsci.m_dout.core(23)} {a:rsci.m_dout.core(24)} {a:rsci.m_dout.core(25)} {a:rsci.m_dout.core(26)} {a:rsci.m_dout.core(27)} {a:rsci.m_dout.core(28)} {a:rsci.m_dout.core(29)} {a:rsci.m_dout.core(30)} {a:rsci.m_dout.core(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-182 -attr oid 180 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-183 -attr oid 181 -attr vt d
load net {a:rsci.biwt} -port {a:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-184 -attr oid 182 -attr vt d
load net {a:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-185 -attr oid 183 -attr vt d
load net {a:rsci.bdwt} -port {a:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-186 -attr oid 184 -attr vt d
load net {a:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-187 -attr oid 185 -attr vt d
load net {a:rsci.bcwt} -port {a:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-188 -attr oid 186 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt}
load net {a:rsci.biwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-189 -attr oid 187 -attr vt d
load net {a:rsci.biwt#1} -port {a:rsci.biwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-190 -attr oid 188 -attr vt d
load net {a:rsci.bdwt#2} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-191 -attr oid 189 -attr vt d
load net {a:rsci.bdwt#2} -port {a:rsci.bdwt#2} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-192 -attr oid 190 -attr vt d
load net {a:rsci.bcwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-193 -attr oid 191 -attr vt d
load net {a:rsci.bcwt#1} -port {a:rsci.bcwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-194 -attr oid 192 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt#1}
load net {a:rsci.m_waddr(0)} -attr vt d
load net {a:rsci.m_waddr(1)} -attr vt d
load net {a:rsci.m_waddr(2)} -attr vt d
load net {a:rsci.m_waddr(3)} -attr vt d
load netBundle {a:rsci.m_waddr} 4 {a:rsci.m_waddr(0)} {a:rsci.m_waddr(1)} {a:rsci.m_waddr(2)} {a:rsci.m_waddr(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-195 -attr oid 193 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load net {a:rsci.m_waddr(0)} -port {a:rsci.m_waddr(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load net {a:rsci.m_waddr(1)} -port {a:rsci.m_waddr(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load net {a:rsci.m_waddr(2)} -port {a:rsci.m_waddr(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load net {a:rsci.m_waddr(3)} -port {a:rsci.m_waddr(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load net {a:rsci.m_waddr.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-196 -attr oid 194 -attr vt d
load net {a:rsci.m_waddr.core.sct} -port {a:rsci.m_waddr.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-197 -attr oid 195 -attr vt d
load net {a:rsci.m_raddr(0)} -attr vt d
load net {a:rsci.m_raddr(1)} -attr vt d
load net {a:rsci.m_raddr(2)} -attr vt d
load net {a:rsci.m_raddr(3)} -attr vt d
load netBundle {a:rsci.m_raddr} 4 {a:rsci.m_raddr(0)} {a:rsci.m_raddr(1)} {a:rsci.m_raddr(2)} {a:rsci.m_raddr(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-198 -attr oid 196 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load net {a:rsci.m_raddr(0)} -port {a:rsci.m_raddr(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load net {a:rsci.m_raddr(1)} -port {a:rsci.m_raddr(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load net {a:rsci.m_raddr(2)} -port {a:rsci.m_raddr(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load net {a:rsci.m_raddr(3)} -port {a:rsci.m_raddr(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load net {a:rsci.m_raddr.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-199 -attr oid 197 -attr vt d
load net {a:rsci.m_raddr.core.sct} -port {a:rsci.m_raddr.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-200 -attr oid 198 -attr vt d
load net {a:rsci.m_din(0)} -attr vt d
load net {a:rsci.m_din(1)} -attr vt d
load net {a:rsci.m_din(2)} -attr vt d
load net {a:rsci.m_din(3)} -attr vt d
load net {a:rsci.m_din(4)} -attr vt d
load net {a:rsci.m_din(5)} -attr vt d
load net {a:rsci.m_din(6)} -attr vt d
load net {a:rsci.m_din(7)} -attr vt d
load net {a:rsci.m_din(8)} -attr vt d
load net {a:rsci.m_din(9)} -attr vt d
load net {a:rsci.m_din(10)} -attr vt d
load net {a:rsci.m_din(11)} -attr vt d
load net {a:rsci.m_din(12)} -attr vt d
load net {a:rsci.m_din(13)} -attr vt d
load net {a:rsci.m_din(14)} -attr vt d
load net {a:rsci.m_din(15)} -attr vt d
load net {a:rsci.m_din(16)} -attr vt d
load net {a:rsci.m_din(17)} -attr vt d
load net {a:rsci.m_din(18)} -attr vt d
load net {a:rsci.m_din(19)} -attr vt d
load net {a:rsci.m_din(20)} -attr vt d
load net {a:rsci.m_din(21)} -attr vt d
load net {a:rsci.m_din(22)} -attr vt d
load net {a:rsci.m_din(23)} -attr vt d
load net {a:rsci.m_din(24)} -attr vt d
load net {a:rsci.m_din(25)} -attr vt d
load net {a:rsci.m_din(26)} -attr vt d
load net {a:rsci.m_din(27)} -attr vt d
load net {a:rsci.m_din(28)} -attr vt d
load net {a:rsci.m_din(29)} -attr vt d
load net {a:rsci.m_din(30)} -attr vt d
load net {a:rsci.m_din(31)} -attr vt d
load netBundle {a:rsci.m_din} 32 {a:rsci.m_din(0)} {a:rsci.m_din(1)} {a:rsci.m_din(2)} {a:rsci.m_din(3)} {a:rsci.m_din(4)} {a:rsci.m_din(5)} {a:rsci.m_din(6)} {a:rsci.m_din(7)} {a:rsci.m_din(8)} {a:rsci.m_din(9)} {a:rsci.m_din(10)} {a:rsci.m_din(11)} {a:rsci.m_din(12)} {a:rsci.m_din(13)} {a:rsci.m_din(14)} {a:rsci.m_din(15)} {a:rsci.m_din(16)} {a:rsci.m_din(17)} {a:rsci.m_din(18)} {a:rsci.m_din(19)} {a:rsci.m_din(20)} {a:rsci.m_din(21)} {a:rsci.m_din(22)} {a:rsci.m_din(23)} {a:rsci.m_din(24)} {a:rsci.m_din(25)} {a:rsci.m_din(26)} {a:rsci.m_din(27)} {a:rsci.m_din(28)} {a:rsci.m_din(29)} {a:rsci.m_din(30)} {a:rsci.m_din(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-201 -attr oid 199 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(0)} -port {a:rsci.m_din(0)} -attr vt d
load net {a:rsci.m_din(1)} -port {a:rsci.m_din(1)} -attr vt d
load net {a:rsci.m_din(2)} -port {a:rsci.m_din(2)} -attr vt d
load net {a:rsci.m_din(3)} -port {a:rsci.m_din(3)} -attr vt d
load net {a:rsci.m_din(4)} -port {a:rsci.m_din(4)} -attr vt d
load net {a:rsci.m_din(5)} -port {a:rsci.m_din(5)} -attr vt d
load net {a:rsci.m_din(6)} -port {a:rsci.m_din(6)} -attr vt d
load net {a:rsci.m_din(7)} -port {a:rsci.m_din(7)} -attr vt d
load net {a:rsci.m_din(8)} -port {a:rsci.m_din(8)} -attr vt d
load net {a:rsci.m_din(9)} -port {a:rsci.m_din(9)} -attr vt d
load net {a:rsci.m_din(10)} -port {a:rsci.m_din(10)} -attr vt d
load net {a:rsci.m_din(11)} -port {a:rsci.m_din(11)} -attr vt d
load net {a:rsci.m_din(12)} -port {a:rsci.m_din(12)} -attr vt d
load net {a:rsci.m_din(13)} -port {a:rsci.m_din(13)} -attr vt d
load net {a:rsci.m_din(14)} -port {a:rsci.m_din(14)} -attr vt d
load net {a:rsci.m_din(15)} -port {a:rsci.m_din(15)} -attr vt d
load net {a:rsci.m_din(16)} -port {a:rsci.m_din(16)} -attr vt d
load net {a:rsci.m_din(17)} -port {a:rsci.m_din(17)} -attr vt d
load net {a:rsci.m_din(18)} -port {a:rsci.m_din(18)} -attr vt d
load net {a:rsci.m_din(19)} -port {a:rsci.m_din(19)} -attr vt d
load net {a:rsci.m_din(20)} -port {a:rsci.m_din(20)} -attr vt d
load net {a:rsci.m_din(21)} -port {a:rsci.m_din(21)} -attr vt d
load net {a:rsci.m_din(22)} -port {a:rsci.m_din(22)} -attr vt d
load net {a:rsci.m_din(23)} -port {a:rsci.m_din(23)} -attr vt d
load net {a:rsci.m_din(24)} -port {a:rsci.m_din(24)} -attr vt d
load net {a:rsci.m_din(25)} -port {a:rsci.m_din(25)} -attr vt d
load net {a:rsci.m_din(26)} -port {a:rsci.m_din(26)} -attr vt d
load net {a:rsci.m_din(27)} -port {a:rsci.m_din(27)} -attr vt d
load net {a:rsci.m_din(28)} -port {a:rsci.m_din(28)} -attr vt d
load net {a:rsci.m_din(29)} -port {a:rsci.m_din(29)} -attr vt d
load net {a:rsci.m_din(30)} -port {a:rsci.m_din(30)} -attr vt d
load net {a:rsci.m_din(31)} -port {a:rsci.m_din(31)} -attr vt d
load netBundle {a:rsci.m_din} 32 {a:rsci.m_din(0)} {a:rsci.m_din(1)} {a:rsci.m_din(2)} {a:rsci.m_din(3)} {a:rsci.m_din(4)} {a:rsci.m_din(5)} {a:rsci.m_din(6)} {a:rsci.m_din(7)} {a:rsci.m_din(8)} {a:rsci.m_din(9)} {a:rsci.m_din(10)} {a:rsci.m_din(11)} {a:rsci.m_din(12)} {a:rsci.m_din(13)} {a:rsci.m_din(14)} {a:rsci.m_din(15)} {a:rsci.m_din(16)} {a:rsci.m_din(17)} {a:rsci.m_din(18)} {a:rsci.m_din(19)} {a:rsci.m_din(20)} {a:rsci.m_din(21)} {a:rsci.m_din(22)} {a:rsci.m_din(23)} {a:rsci.m_din(24)} {a:rsci.m_din(25)} {a:rsci.m_din(26)} {a:rsci.m_din(27)} {a:rsci.m_din(28)} {a:rsci.m_din(29)} {a:rsci.m_din(30)} {a:rsci.m_din(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-202 -attr oid 200 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_dout(0)} -attr vt d
load net {a:rsci.m_dout(1)} -attr vt d
load net {a:rsci.m_dout(2)} -attr vt d
load net {a:rsci.m_dout(3)} -attr vt d
load net {a:rsci.m_dout(4)} -attr vt d
load net {a:rsci.m_dout(5)} -attr vt d
load net {a:rsci.m_dout(6)} -attr vt d
load net {a:rsci.m_dout(7)} -attr vt d
load net {a:rsci.m_dout(8)} -attr vt d
load net {a:rsci.m_dout(9)} -attr vt d
load net {a:rsci.m_dout(10)} -attr vt d
load net {a:rsci.m_dout(11)} -attr vt d
load net {a:rsci.m_dout(12)} -attr vt d
load net {a:rsci.m_dout(13)} -attr vt d
load net {a:rsci.m_dout(14)} -attr vt d
load net {a:rsci.m_dout(15)} -attr vt d
load net {a:rsci.m_dout(16)} -attr vt d
load net {a:rsci.m_dout(17)} -attr vt d
load net {a:rsci.m_dout(18)} -attr vt d
load net {a:rsci.m_dout(19)} -attr vt d
load net {a:rsci.m_dout(20)} -attr vt d
load net {a:rsci.m_dout(21)} -attr vt d
load net {a:rsci.m_dout(22)} -attr vt d
load net {a:rsci.m_dout(23)} -attr vt d
load net {a:rsci.m_dout(24)} -attr vt d
load net {a:rsci.m_dout(25)} -attr vt d
load net {a:rsci.m_dout(26)} -attr vt d
load net {a:rsci.m_dout(27)} -attr vt d
load net {a:rsci.m_dout(28)} -attr vt d
load net {a:rsci.m_dout(29)} -attr vt d
load net {a:rsci.m_dout(30)} -attr vt d
load net {a:rsci.m_dout(31)} -attr vt d
load netBundle {a:rsci.m_dout} 32 {a:rsci.m_dout(0)} {a:rsci.m_dout(1)} {a:rsci.m_dout(2)} {a:rsci.m_dout(3)} {a:rsci.m_dout(4)} {a:rsci.m_dout(5)} {a:rsci.m_dout(6)} {a:rsci.m_dout(7)} {a:rsci.m_dout(8)} {a:rsci.m_dout(9)} {a:rsci.m_dout(10)} {a:rsci.m_dout(11)} {a:rsci.m_dout(12)} {a:rsci.m_dout(13)} {a:rsci.m_dout(14)} {a:rsci.m_dout(15)} {a:rsci.m_dout(16)} {a:rsci.m_dout(17)} {a:rsci.m_dout(18)} {a:rsci.m_dout(19)} {a:rsci.m_dout(20)} {a:rsci.m_dout(21)} {a:rsci.m_dout(22)} {a:rsci.m_dout(23)} {a:rsci.m_dout(24)} {a:rsci.m_dout(25)} {a:rsci.m_dout(26)} {a:rsci.m_dout(27)} {a:rsci.m_dout(28)} {a:rsci.m_dout(29)} {a:rsci.m_dout(30)} {a:rsci.m_dout(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-203 -attr oid 201 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(0)} -port {a:rsci.m_dout(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(1)} -port {a:rsci.m_dout(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(2)} -port {a:rsci.m_dout(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(3)} -port {a:rsci.m_dout(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(4)} -port {a:rsci.m_dout(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(5)} -port {a:rsci.m_dout(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(6)} -port {a:rsci.m_dout(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(7)} -port {a:rsci.m_dout(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(8)} -port {a:rsci.m_dout(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(9)} -port {a:rsci.m_dout(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(10)} -port {a:rsci.m_dout(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(11)} -port {a:rsci.m_dout(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(12)} -port {a:rsci.m_dout(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(13)} -port {a:rsci.m_dout(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(14)} -port {a:rsci.m_dout(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(15)} -port {a:rsci.m_dout(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(16)} -port {a:rsci.m_dout(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(17)} -port {a:rsci.m_dout(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(18)} -port {a:rsci.m_dout(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(19)} -port {a:rsci.m_dout(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(20)} -port {a:rsci.m_dout(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(21)} -port {a:rsci.m_dout(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(22)} -port {a:rsci.m_dout(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(23)} -port {a:rsci.m_dout(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(24)} -port {a:rsci.m_dout(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(25)} -port {a:rsci.m_dout(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(26)} -port {a:rsci.m_dout(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(27)} -port {a:rsci.m_dout(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(28)} -port {a:rsci.m_dout(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(29)} -port {a:rsci.m_dout(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(30)} -port {a:rsci.m_dout(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(31)} -port {a:rsci.m_dout(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load inst "operator+=<32,false>:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-204 -attr oid 202 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#1} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {a:rsci.bcwt} -pin  "operator+=<32,false>:nor#1" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt}
load net {a:rsci.biwt} -pin  "operator+=<32,false>:nor#1" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.biwt}
load net {operator+=<32,false>:nor#1.itm} -pin  "operator+=<32,false>:nor#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#1.itm}
load inst "operator+=<32,false>:nor" "nor(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-205 -attr oid 203 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {operator+=<32,false>:nor#1.itm} -pin  "operator+=<32,false>:nor" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#1.itm}
load net {a:rsci.bdwt} -pin  "operator+=<32,false>:nor" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bdwt}
load net {operator+=<32,false>:nor.itm} -pin  "operator+=<32,false>:nor" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor.itm}
load inst "reg(a:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-206 -attr oid 204 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/reg(a:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {operator+=<32,false>:nor.itm} -pin  "reg(a:rsci.bcwt)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor.itm}
load net {GND} -pin  "reg(a:rsci.bcwt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(a:rsci.bcwt)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-207 -attr oid 205 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(a:rsci.bcwt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/rst}
load net {a:rsci.bcwt} -pin  "reg(a:rsci.bcwt)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt}
load inst "operator+=<32,false>:not#2" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-208 -attr oid 206 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {a:rsci.oswt} -pin  "operator+=<32,false>:not#2" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.oswt}
load net {operator+=<32,false>:not#2.itm} -pin  "operator+=<32,false>:not#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:not#2.itm}
load inst "operator+=<32,false>:or#1" "or(3,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-209 -attr oid 207 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:or#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_or(1,3)"
load net {operator+=<32,false>:not#2.itm} -pin  "operator+=<32,false>:or#1" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:not#2.itm}
load net {a:rsci.biwt} -pin  "operator+=<32,false>:or#1" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.biwt}
load net {a:rsci.bcwt} -pin  "operator+=<32,false>:or#1" {A2(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt}
load net {a:rsci.wen_comp} -pin  "operator+=<32,false>:or#1" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.wen_comp}
load inst "operator+=<32,false>:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-210 -attr oid 208 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {a:rsci.bcwt#1} -pin  "operator+=<32,false>:nor#4" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt#1}
load net {a:rsci.biwt#1} -pin  "operator+=<32,false>:nor#4" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.biwt#1}
load net {operator+=<32,false>:nor#4.itm} -pin  "operator+=<32,false>:nor#4" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#4.itm}
load inst "operator+=<32,false>:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-211 -attr oid 209 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {operator+=<32,false>:nor#4.itm} -pin  "operator+=<32,false>:nor#3" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#4.itm}
load net {a:rsci.bdwt#2} -pin  "operator+=<32,false>:nor#3" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bdwt#2}
load net {operator+=<32,false>:nor#3.itm} -pin  "operator+=<32,false>:nor#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#3.itm}
load inst "reg(a:rsci.bcwt#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-212 -attr oid 210 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/reg(a:rsci.bcwt#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {operator+=<32,false>:nor#3.itm} -pin  "reg(a:rsci.bcwt#1)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:nor#3.itm}
load net {GND} -pin  "reg(a:rsci.bcwt#1)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/0#1}
load net {clk} -pin  "reg(a:rsci.bcwt#1)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-213 -attr oid 211 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/clk}
load net {rst} -pin  "reg(a:rsci.bcwt#1)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/rst}
load net {a:rsci.bcwt#1} -pin  "reg(a:rsci.bcwt#1)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt#1}
load inst "operator+=<32,false>:not#5" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-214 -attr oid 212 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:not#5} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {a:rsci.oswt#1} -pin  "operator+=<32,false>:not#5" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.oswt#1}
load net {operator+=<32,false>:not#5.itm} -pin  "operator+=<32,false>:not#5" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:not#5.itm}
load inst "operator+=<32,false>:or#3" "or(3,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-215 -attr oid 213 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:or#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_or(1,3)"
load net {operator+=<32,false>:not#5.itm} -pin  "operator+=<32,false>:or#3" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:not#5.itm}
load net {a:rsci.biwt#1} -pin  "operator+=<32,false>:or#3" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.biwt#1}
load net {a:rsci.bcwt#1} -pin  "operator+=<32,false>:or#3" {A2(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt#1}
load net {a:rsci.wen_comp#1} -pin  "operator+=<32,false>:or#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.wen_comp#1}
load inst "operator+=<32,false>:operator+=<32,false>:and" "and(2,4)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-216 -attr oid 214 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:operator+=<32,false>:and} -attr area 4.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(4,2)"
load net {a:rsci.m_waddr.core(0)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A0(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(1)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A0(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(2)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A0(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A0(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A1(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A1(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A1(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A1(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs.itm}
load net {a:rsci.m_waddr(0)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load net {a:rsci.m_waddr(1)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load net {a:rsci.m_waddr(2)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load net {a:rsci.m_waddr(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_waddr}
load inst "operator+=<32,false>:operator+=<32,false>:and#1" "and(2,4)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-217 -attr oid 215 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:operator+=<32,false>:and#1} -attr area 4.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(4,2)"
load net {a:rsci.m_raddr.core(0)} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {A0(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(1)} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {A0(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(2)} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {A0(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {A0(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {A1(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#1.itm}
load net {a:rsci.m_raddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {A1(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#1.itm}
load net {a:rsci.m_raddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {A1(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#1.itm}
load net {a:rsci.m_raddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {A1(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#1.itm}
load net {a:rsci.m_raddr(0)} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load net {a:rsci.m_raddr(1)} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load net {a:rsci.m_raddr(2)} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load net {a:rsci.m_raddr(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and#1" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_raddr}
load inst "reg(a:rsci.m_din.bfwt)" "reg(32,1,1,0,0)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-218 -attr oid 216 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/reg(a:rsci.m_din.bfwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(32,0,0,0,0,1,1)"
load net {a:rsci.m_din(0)} -pin  "reg(a:rsci.m_din.bfwt)" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(1)} -pin  "reg(a:rsci.m_din.bfwt)" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(2)} -pin  "reg(a:rsci.m_din.bfwt)" {D(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(3)} -pin  "reg(a:rsci.m_din.bfwt)" {D(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(4)} -pin  "reg(a:rsci.m_din.bfwt)" {D(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(5)} -pin  "reg(a:rsci.m_din.bfwt)" {D(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(6)} -pin  "reg(a:rsci.m_din.bfwt)" {D(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(7)} -pin  "reg(a:rsci.m_din.bfwt)" {D(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(8)} -pin  "reg(a:rsci.m_din.bfwt)" {D(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(9)} -pin  "reg(a:rsci.m_din.bfwt)" {D(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(10)} -pin  "reg(a:rsci.m_din.bfwt)" {D(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(11)} -pin  "reg(a:rsci.m_din.bfwt)" {D(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(12)} -pin  "reg(a:rsci.m_din.bfwt)" {D(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(13)} -pin  "reg(a:rsci.m_din.bfwt)" {D(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(14)} -pin  "reg(a:rsci.m_din.bfwt)" {D(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(15)} -pin  "reg(a:rsci.m_din.bfwt)" {D(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(16)} -pin  "reg(a:rsci.m_din.bfwt)" {D(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(17)} -pin  "reg(a:rsci.m_din.bfwt)" {D(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(18)} -pin  "reg(a:rsci.m_din.bfwt)" {D(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(19)} -pin  "reg(a:rsci.m_din.bfwt)" {D(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(20)} -pin  "reg(a:rsci.m_din.bfwt)" {D(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(21)} -pin  "reg(a:rsci.m_din.bfwt)" {D(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(22)} -pin  "reg(a:rsci.m_din.bfwt)" {D(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(23)} -pin  "reg(a:rsci.m_din.bfwt)" {D(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(24)} -pin  "reg(a:rsci.m_din.bfwt)" {D(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(25)} -pin  "reg(a:rsci.m_din.bfwt)" {D(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(26)} -pin  "reg(a:rsci.m_din.bfwt)" {D(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(27)} -pin  "reg(a:rsci.m_din.bfwt)" {D(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(28)} -pin  "reg(a:rsci.m_din.bfwt)" {D(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(29)} -pin  "reg(a:rsci.m_din.bfwt)" {D(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(30)} -pin  "reg(a:rsci.m_din.bfwt)" {D(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(31)} -pin  "reg(a:rsci.m_din.bfwt)" {D(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {clk} -pin  "reg(a:rsci.m_din.bfwt)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-219 -attr oid 217 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/clk}
load net {a:rsci.biwt} -pin  "reg(a:rsci.m_din.bfwt)" {en(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.biwt}
load net {a:rsci.m_din.bfwt(0)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(1)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(2)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(3)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(4)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(5)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(6)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(7)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(8)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(9)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(10)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(11)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(12)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(13)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(14)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(15)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(16)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(17)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(18)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(19)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(20)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(21)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(22)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(23)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(24)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(25)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(26)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(27)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(28)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(29)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(30)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(31)} -pin  "reg(a:rsci.m_din.bfwt)" {Z(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load inst "operator+=<32,false>:mux#1" "mux(2,32)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-220 -attr oid 218 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:mux#1} -attr area 32.001000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_mux(32,1,2)"
load net {a:rsci.m_din(0)} -pin  "operator+=<32,false>:mux#1" {A0(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(1)} -pin  "operator+=<32,false>:mux#1" {A0(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(2)} -pin  "operator+=<32,false>:mux#1" {A0(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(3)} -pin  "operator+=<32,false>:mux#1" {A0(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(4)} -pin  "operator+=<32,false>:mux#1" {A0(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(5)} -pin  "operator+=<32,false>:mux#1" {A0(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(6)} -pin  "operator+=<32,false>:mux#1" {A0(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(7)} -pin  "operator+=<32,false>:mux#1" {A0(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(8)} -pin  "operator+=<32,false>:mux#1" {A0(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(9)} -pin  "operator+=<32,false>:mux#1" {A0(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(10)} -pin  "operator+=<32,false>:mux#1" {A0(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(11)} -pin  "operator+=<32,false>:mux#1" {A0(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(12)} -pin  "operator+=<32,false>:mux#1" {A0(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(13)} -pin  "operator+=<32,false>:mux#1" {A0(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(14)} -pin  "operator+=<32,false>:mux#1" {A0(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(15)} -pin  "operator+=<32,false>:mux#1" {A0(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(16)} -pin  "operator+=<32,false>:mux#1" {A0(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(17)} -pin  "operator+=<32,false>:mux#1" {A0(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(18)} -pin  "operator+=<32,false>:mux#1" {A0(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(19)} -pin  "operator+=<32,false>:mux#1" {A0(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(20)} -pin  "operator+=<32,false>:mux#1" {A0(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(21)} -pin  "operator+=<32,false>:mux#1" {A0(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(22)} -pin  "operator+=<32,false>:mux#1" {A0(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(23)} -pin  "operator+=<32,false>:mux#1" {A0(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(24)} -pin  "operator+=<32,false>:mux#1" {A0(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(25)} -pin  "operator+=<32,false>:mux#1" {A0(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(26)} -pin  "operator+=<32,false>:mux#1" {A0(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(27)} -pin  "operator+=<32,false>:mux#1" {A0(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(28)} -pin  "operator+=<32,false>:mux#1" {A0(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(29)} -pin  "operator+=<32,false>:mux#1" {A0(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(30)} -pin  "operator+=<32,false>:mux#1" {A0(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din(31)} -pin  "operator+=<32,false>:mux#1" {A0(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din}
load net {a:rsci.m_din.bfwt(0)} -pin  "operator+=<32,false>:mux#1" {A1(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(1)} -pin  "operator+=<32,false>:mux#1" {A1(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(2)} -pin  "operator+=<32,false>:mux#1" {A1(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(3)} -pin  "operator+=<32,false>:mux#1" {A1(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(4)} -pin  "operator+=<32,false>:mux#1" {A1(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(5)} -pin  "operator+=<32,false>:mux#1" {A1(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(6)} -pin  "operator+=<32,false>:mux#1" {A1(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(7)} -pin  "operator+=<32,false>:mux#1" {A1(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(8)} -pin  "operator+=<32,false>:mux#1" {A1(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(9)} -pin  "operator+=<32,false>:mux#1" {A1(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(10)} -pin  "operator+=<32,false>:mux#1" {A1(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(11)} -pin  "operator+=<32,false>:mux#1" {A1(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(12)} -pin  "operator+=<32,false>:mux#1" {A1(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(13)} -pin  "operator+=<32,false>:mux#1" {A1(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(14)} -pin  "operator+=<32,false>:mux#1" {A1(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(15)} -pin  "operator+=<32,false>:mux#1" {A1(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(16)} -pin  "operator+=<32,false>:mux#1" {A1(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(17)} -pin  "operator+=<32,false>:mux#1" {A1(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(18)} -pin  "operator+=<32,false>:mux#1" {A1(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(19)} -pin  "operator+=<32,false>:mux#1" {A1(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(20)} -pin  "operator+=<32,false>:mux#1" {A1(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(21)} -pin  "operator+=<32,false>:mux#1" {A1(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(22)} -pin  "operator+=<32,false>:mux#1" {A1(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(23)} -pin  "operator+=<32,false>:mux#1" {A1(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(24)} -pin  "operator+=<32,false>:mux#1" {A1(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(25)} -pin  "operator+=<32,false>:mux#1" {A1(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(26)} -pin  "operator+=<32,false>:mux#1" {A1(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(27)} -pin  "operator+=<32,false>:mux#1" {A1(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(28)} -pin  "operator+=<32,false>:mux#1" {A1(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(29)} -pin  "operator+=<32,false>:mux#1" {A1(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(30)} -pin  "operator+=<32,false>:mux#1" {A1(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.m_din.bfwt(31)} -pin  "operator+=<32,false>:mux#1" {A1(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.bfwt}
load net {a:rsci.bcwt} -pin  "operator+=<32,false>:mux#1" {S(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.bcwt}
load net {a:rsci.m_din.mxwt(0)} -pin  "operator+=<32,false>:mux#1" {Z(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(1)} -pin  "operator+=<32,false>:mux#1" {Z(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(2)} -pin  "operator+=<32,false>:mux#1" {Z(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(3)} -pin  "operator+=<32,false>:mux#1" {Z(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(4)} -pin  "operator+=<32,false>:mux#1" {Z(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(5)} -pin  "operator+=<32,false>:mux#1" {Z(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(6)} -pin  "operator+=<32,false>:mux#1" {Z(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(7)} -pin  "operator+=<32,false>:mux#1" {Z(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(8)} -pin  "operator+=<32,false>:mux#1" {Z(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(9)} -pin  "operator+=<32,false>:mux#1" {Z(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(10)} -pin  "operator+=<32,false>:mux#1" {Z(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(11)} -pin  "operator+=<32,false>:mux#1" {Z(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(12)} -pin  "operator+=<32,false>:mux#1" {Z(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(13)} -pin  "operator+=<32,false>:mux#1" {Z(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(14)} -pin  "operator+=<32,false>:mux#1" {Z(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(15)} -pin  "operator+=<32,false>:mux#1" {Z(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(16)} -pin  "operator+=<32,false>:mux#1" {Z(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(17)} -pin  "operator+=<32,false>:mux#1" {Z(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(18)} -pin  "operator+=<32,false>:mux#1" {Z(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(19)} -pin  "operator+=<32,false>:mux#1" {Z(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(20)} -pin  "operator+=<32,false>:mux#1" {Z(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(21)} -pin  "operator+=<32,false>:mux#1" {Z(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(22)} -pin  "operator+=<32,false>:mux#1" {Z(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(23)} -pin  "operator+=<32,false>:mux#1" {Z(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(24)} -pin  "operator+=<32,false>:mux#1" {Z(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(25)} -pin  "operator+=<32,false>:mux#1" {Z(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(26)} -pin  "operator+=<32,false>:mux#1" {Z(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(27)} -pin  "operator+=<32,false>:mux#1" {Z(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(28)} -pin  "operator+=<32,false>:mux#1" {Z(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(29)} -pin  "operator+=<32,false>:mux#1" {Z(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(30)} -pin  "operator+=<32,false>:mux#1" {Z(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(31)} -pin  "operator+=<32,false>:mux#1" {Z(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_din.mxwt}
load inst "operator+=<32,false>:operator+=<32,false>:and#2" "and(2,32)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-221 -attr oid 219 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:operator+=<32,false>:and#2} -attr area 32.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(32,2)"
load net {a:rsci.m_dout.core(0)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(1)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(2)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(4)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(5)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(6)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(7)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(8)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(9)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(10)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(11)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(12)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(13)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(14)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(15)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(16)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(17)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(18)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(19)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(20)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(21)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(22)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(23)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(24)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(25)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(26)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(27)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(28)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(29)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(30)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(31)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A0(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout.core}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_waddr.core.sct} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {A1(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/operator+=<32,false>:exs#2.itm}
load net {a:rsci.m_dout(0)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(1)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(2)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(4)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(5)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(6)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(7)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(8)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(9)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(10)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(11)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(12)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(13)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(14)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(15)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(16)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(17)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(18)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(19)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(20)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(21)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(22)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(23)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(24)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(25)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(26)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(27)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(28)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(29)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(30)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
load net {a:rsci.m_dout(31)} -pin  "operator+=<32,false>:operator+=<32,false>:and#2" {Z(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp/a:rsci.m_dout}
### END MODULE 

module new "axi_test:core:a:rsci" "orig" \
 -symlib {542d60ab-caa7-49d1-b064-5c18ba3f31a5-6 axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0T1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-223 -attr oid 220 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-224 -attr oid 221 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/rst}
load portBus a:rsc.m_wstate(2:0) output 3 {a:rsc.m_wstate(2)} {a:rsc.m_wstate(1)} {a:rsc.m_wstate(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-225 -attr oid 222 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wstate}
load port {a:rsc.m_wCaughtUp} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-226 -attr oid 223 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wCaughtUp}
load port {a:rsc.RREADY} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-227 -attr oid 224 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RREADY}
load port {a:rsc.RVALID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-228 -attr oid 225 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RVALID}
load port {a:rsc.RUSER} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-229 -attr oid 226 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RUSER}
load port {a:rsc.RLAST} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-230 -attr oid 227 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RLAST}
load portBus a:rsc.RRESP(1:0) input 2 {a:rsc.RRESP(1)} {a:rsc.RRESP(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-231 -attr oid 228 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RRESP}
load portBus a:rsc.RDATA(31:0) input 32 {a:rsc.RDATA(31)} {a:rsc.RDATA(30)} {a:rsc.RDATA(29)} {a:rsc.RDATA(28)} {a:rsc.RDATA(27)} {a:rsc.RDATA(26)} {a:rsc.RDATA(25)} {a:rsc.RDATA(24)} {a:rsc.RDATA(23)} {a:rsc.RDATA(22)} {a:rsc.RDATA(21)} {a:rsc.RDATA(20)} {a:rsc.RDATA(19)} {a:rsc.RDATA(18)} {a:rsc.RDATA(17)} {a:rsc.RDATA(16)} {a:rsc.RDATA(15)} {a:rsc.RDATA(14)} {a:rsc.RDATA(13)} {a:rsc.RDATA(12)} {a:rsc.RDATA(11)} {a:rsc.RDATA(10)} {a:rsc.RDATA(9)} {a:rsc.RDATA(8)} {a:rsc.RDATA(7)} {a:rsc.RDATA(6)} {a:rsc.RDATA(5)} {a:rsc.RDATA(4)} {a:rsc.RDATA(3)} {a:rsc.RDATA(2)} {a:rsc.RDATA(1)} {a:rsc.RDATA(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-232 -attr oid 229 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load port {a:rsc.RID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-233 -attr oid 230 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RID}
load port {a:rsc.ARREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-234 -attr oid 231 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREADY}
load port {a:rsc.ARVALID} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-235 -attr oid 232 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARVALID}
load port {a:rsc.ARUSER} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-236 -attr oid 233 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARUSER}
load portBus a:rsc.ARREGION(3:0) input 4 {a:rsc.ARREGION(3)} {a:rsc.ARREGION(2)} {a:rsc.ARREGION(1)} {a:rsc.ARREGION(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-237 -attr oid 234 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load portBus a:rsc.ARQOS(3:0) input 4 {a:rsc.ARQOS(3)} {a:rsc.ARQOS(2)} {a:rsc.ARQOS(1)} {a:rsc.ARQOS(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-238 -attr oid 235 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load portBus a:rsc.ARPROT(2:0) input 3 {a:rsc.ARPROT(2)} {a:rsc.ARPROT(1)} {a:rsc.ARPROT(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-239 -attr oid 236 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARPROT}
load portBus a:rsc.ARCACHE(3:0) input 4 {a:rsc.ARCACHE(3)} {a:rsc.ARCACHE(2)} {a:rsc.ARCACHE(1)} {a:rsc.ARCACHE(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-240 -attr oid 237 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load port {a:rsc.ARLOCK} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-241 -attr oid 238 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLOCK}
load portBus a:rsc.ARBURST(1:0) input 2 {a:rsc.ARBURST(1)} {a:rsc.ARBURST(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-242 -attr oid 239 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARBURST}
load portBus a:rsc.ARSIZE(2:0) input 3 {a:rsc.ARSIZE(2)} {a:rsc.ARSIZE(1)} {a:rsc.ARSIZE(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-243 -attr oid 240 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARSIZE}
load portBus a:rsc.ARLEN(7:0) input 8 {a:rsc.ARLEN(7)} {a:rsc.ARLEN(6)} {a:rsc.ARLEN(5)} {a:rsc.ARLEN(4)} {a:rsc.ARLEN(3)} {a:rsc.ARLEN(2)} {a:rsc.ARLEN(1)} {a:rsc.ARLEN(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-244 -attr oid 241 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load portBus a:rsc.ARADDR(31:0) input 32 {a:rsc.ARADDR(31)} {a:rsc.ARADDR(30)} {a:rsc.ARADDR(29)} {a:rsc.ARADDR(28)} {a:rsc.ARADDR(27)} {a:rsc.ARADDR(26)} {a:rsc.ARADDR(25)} {a:rsc.ARADDR(24)} {a:rsc.ARADDR(23)} {a:rsc.ARADDR(22)} {a:rsc.ARADDR(21)} {a:rsc.ARADDR(20)} {a:rsc.ARADDR(19)} {a:rsc.ARADDR(18)} {a:rsc.ARADDR(17)} {a:rsc.ARADDR(16)} {a:rsc.ARADDR(15)} {a:rsc.ARADDR(14)} {a:rsc.ARADDR(13)} {a:rsc.ARADDR(12)} {a:rsc.ARADDR(11)} {a:rsc.ARADDR(10)} {a:rsc.ARADDR(9)} {a:rsc.ARADDR(8)} {a:rsc.ARADDR(7)} {a:rsc.ARADDR(6)} {a:rsc.ARADDR(5)} {a:rsc.ARADDR(4)} {a:rsc.ARADDR(3)} {a:rsc.ARADDR(2)} {a:rsc.ARADDR(1)} {a:rsc.ARADDR(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-245 -attr oid 242 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load port {a:rsc.ARID} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-246 -attr oid 243 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARID}
load port {a:rsc.BREADY} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-247 -attr oid 244 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BREADY}
load port {a:rsc.BVALID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-248 -attr oid 245 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BVALID}
load port {a:rsc.BUSER} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-249 -attr oid 246 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BUSER}
load portBus a:rsc.BRESP(1:0) input 2 {a:rsc.BRESP(1)} {a:rsc.BRESP(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-250 -attr oid 247 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BRESP}
load port {a:rsc.BID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-251 -attr oid 248 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BID}
load port {a:rsc.WREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-252 -attr oid 249 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WREADY}
load port {a:rsc.WVALID} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-253 -attr oid 250 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WVALID}
load port {a:rsc.WUSER} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-254 -attr oid 251 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WUSER}
load port {a:rsc.WLAST} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-255 -attr oid 252 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WLAST}
load portBus a:rsc.WSTRB(3:0) input 4 {a:rsc.WSTRB(3)} {a:rsc.WSTRB(2)} {a:rsc.WSTRB(1)} {a:rsc.WSTRB(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-256 -attr oid 253 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load portBus a:rsc.WDATA(31:0) input 32 {a:rsc.WDATA(31)} {a:rsc.WDATA(30)} {a:rsc.WDATA(29)} {a:rsc.WDATA(28)} {a:rsc.WDATA(27)} {a:rsc.WDATA(26)} {a:rsc.WDATA(25)} {a:rsc.WDATA(24)} {a:rsc.WDATA(23)} {a:rsc.WDATA(22)} {a:rsc.WDATA(21)} {a:rsc.WDATA(20)} {a:rsc.WDATA(19)} {a:rsc.WDATA(18)} {a:rsc.WDATA(17)} {a:rsc.WDATA(16)} {a:rsc.WDATA(15)} {a:rsc.WDATA(14)} {a:rsc.WDATA(13)} {a:rsc.WDATA(12)} {a:rsc.WDATA(11)} {a:rsc.WDATA(10)} {a:rsc.WDATA(9)} {a:rsc.WDATA(8)} {a:rsc.WDATA(7)} {a:rsc.WDATA(6)} {a:rsc.WDATA(5)} {a:rsc.WDATA(4)} {a:rsc.WDATA(3)} {a:rsc.WDATA(2)} {a:rsc.WDATA(1)} {a:rsc.WDATA(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-257 -attr oid 254 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load port {a:rsc.AWREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-258 -attr oid 255 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREADY}
load port {a:rsc.AWVALID} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-259 -attr oid 256 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWVALID}
load port {a:rsc.AWUSER} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-260 -attr oid 257 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWUSER}
load portBus a:rsc.AWREGION(3:0) input 4 {a:rsc.AWREGION(3)} {a:rsc.AWREGION(2)} {a:rsc.AWREGION(1)} {a:rsc.AWREGION(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-261 -attr oid 258 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load portBus a:rsc.AWQOS(3:0) input 4 {a:rsc.AWQOS(3)} {a:rsc.AWQOS(2)} {a:rsc.AWQOS(1)} {a:rsc.AWQOS(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-262 -attr oid 259 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load portBus a:rsc.AWPROT(2:0) input 3 {a:rsc.AWPROT(2)} {a:rsc.AWPROT(1)} {a:rsc.AWPROT(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-263 -attr oid 260 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWPROT}
load portBus a:rsc.AWCACHE(3:0) input 4 {a:rsc.AWCACHE(3)} {a:rsc.AWCACHE(2)} {a:rsc.AWCACHE(1)} {a:rsc.AWCACHE(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-264 -attr oid 261 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load port {a:rsc.AWLOCK} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-265 -attr oid 262 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLOCK}
load portBus a:rsc.AWBURST(1:0) input 2 {a:rsc.AWBURST(1)} {a:rsc.AWBURST(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-266 -attr oid 263 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWBURST}
load portBus a:rsc.AWSIZE(2:0) input 3 {a:rsc.AWSIZE(2)} {a:rsc.AWSIZE(1)} {a:rsc.AWSIZE(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-267 -attr oid 264 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWSIZE}
load portBus a:rsc.AWLEN(7:0) input 8 {a:rsc.AWLEN(7)} {a:rsc.AWLEN(6)} {a:rsc.AWLEN(5)} {a:rsc.AWLEN(4)} {a:rsc.AWLEN(3)} {a:rsc.AWLEN(2)} {a:rsc.AWLEN(1)} {a:rsc.AWLEN(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-268 -attr oid 265 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load portBus a:rsc.AWADDR(31:0) input 32 {a:rsc.AWADDR(31)} {a:rsc.AWADDR(30)} {a:rsc.AWADDR(29)} {a:rsc.AWADDR(28)} {a:rsc.AWADDR(27)} {a:rsc.AWADDR(26)} {a:rsc.AWADDR(25)} {a:rsc.AWADDR(24)} {a:rsc.AWADDR(23)} {a:rsc.AWADDR(22)} {a:rsc.AWADDR(21)} {a:rsc.AWADDR(20)} {a:rsc.AWADDR(19)} {a:rsc.AWADDR(18)} {a:rsc.AWADDR(17)} {a:rsc.AWADDR(16)} {a:rsc.AWADDR(15)} {a:rsc.AWADDR(14)} {a:rsc.AWADDR(13)} {a:rsc.AWADDR(12)} {a:rsc.AWADDR(11)} {a:rsc.AWADDR(10)} {a:rsc.AWADDR(9)} {a:rsc.AWADDR(8)} {a:rsc.AWADDR(7)} {a:rsc.AWADDR(6)} {a:rsc.AWADDR(5)} {a:rsc.AWADDR(4)} {a:rsc.AWADDR(3)} {a:rsc.AWADDR(2)} {a:rsc.AWADDR(1)} {a:rsc.AWADDR(0)} -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-269 -attr oid 266 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load port {a:rsc.AWID} input -symbol left_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-270 -attr oid 267 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWID}
load port {core.wen} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-271 -attr oid 268 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/core.wen}
load port {a:rsci.oswt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-272 -attr oid 269 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.oswt}
load port {a:rsci.wen_comp} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-273 -attr oid 270 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.wen_comp}
load port {a:rsci.oswt#1} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-274 -attr oid 271 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.oswt#1}
load port {a:rsci.wen_comp#1} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-275 -attr oid 272 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.wen_comp#1}
load portBus a:rsci.m_waddr.core(3:0) input 4 {a:rsci.m_waddr.core(3)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-276 -attr oid 273 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr.core}
load portBus a:rsci.m_raddr.core(3:0) input 4 {a:rsci.m_raddr.core(3)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-277 -attr oid 274 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr.core}
load portBus a:rsci.m_din.mxwt(31:0) output 32 {a:rsci.m_din.mxwt(31)} {a:rsci.m_din.mxwt(30)} {a:rsci.m_din.mxwt(29)} {a:rsci.m_din.mxwt(28)} {a:rsci.m_din.mxwt(27)} {a:rsci.m_din.mxwt(26)} {a:rsci.m_din.mxwt(25)} {a:rsci.m_din.mxwt(24)} {a:rsci.m_din.mxwt(23)} {a:rsci.m_din.mxwt(22)} {a:rsci.m_din.mxwt(21)} {a:rsci.m_din.mxwt(20)} {a:rsci.m_din.mxwt(19)} {a:rsci.m_din.mxwt(18)} {a:rsci.m_din.mxwt(17)} {a:rsci.m_din.mxwt(16)} {a:rsci.m_din.mxwt(15)} {a:rsci.m_din.mxwt(14)} {a:rsci.m_din.mxwt(13)} {a:rsci.m_din.mxwt(12)} {a:rsci.m_din.mxwt(11)} {a:rsci.m_din.mxwt(10)} {a:rsci.m_din.mxwt(9)} {a:rsci.m_din.mxwt(8)} {a:rsci.m_din.mxwt(7)} {a:rsci.m_din.mxwt(6)} {a:rsci.m_din.mxwt(5)} {a:rsci.m_din.mxwt(4)} {a:rsci.m_din.mxwt(3)} {a:rsci.m_din.mxwt(2)} {a:rsci.m_din.mxwt(1)} {a:rsci.m_din.mxwt(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-278 -attr oid 275 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load portBus a:rsci.m_dout.core(31:0) input 32 {a:rsci.m_dout.core(31)} {a:rsci.m_dout.core(30)} {a:rsci.m_dout.core(29)} {a:rsci.m_dout.core(28)} {a:rsci.m_dout.core(27)} {a:rsci.m_dout.core(26)} {a:rsci.m_dout.core(25)} {a:rsci.m_dout.core(24)} {a:rsci.m_dout.core(23)} {a:rsci.m_dout.core(22)} {a:rsci.m_dout.core(21)} {a:rsci.m_dout.core(20)} {a:rsci.m_dout.core(19)} {a:rsci.m_dout.core(18)} {a:rsci.m_dout.core(17)} {a:rsci.m_dout.core(16)} {a:rsci.m_dout.core(15)} {a:rsci.m_dout.core(14)} {a:rsci.m_dout.core(13)} {a:rsci.m_dout.core(12)} {a:rsci.m_dout.core(11)} {a:rsci.m_dout.core(10)} {a:rsci.m_dout.core(9)} {a:rsci.m_dout.core(8)} {a:rsci.m_dout.core(7)} {a:rsci.m_dout.core(6)} {a:rsci.m_dout.core(5)} {a:rsci.m_dout.core(4)} {a:rsci.m_dout.core(3)} {a:rsci.m_dout.core(2)} {a:rsci.m_dout.core(1)} {a:rsci.m_dout.core(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-279 -attr oid 276 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load symbol "amba.ccs_axi4_master" "amba.ccs_axi4_master(2,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0)" EXT boxcolor 0 \
     port {ACLK} input \
     port {ARESETn} input \
     portBus AWID output 1 {AWID(0)} \
     portBus AWADDR output 32 {AWADDR(31)} {AWADDR(30)} {AWADDR(29)} {AWADDR(28)} {AWADDR(27)} {AWADDR(26)} {AWADDR(25)} {AWADDR(24)} {AWADDR(23)} {AWADDR(22)} {AWADDR(21)} {AWADDR(20)} {AWADDR(19)} {AWADDR(18)} {AWADDR(17)} {AWADDR(16)} {AWADDR(15)} {AWADDR(14)} {AWADDR(13)} {AWADDR(12)} {AWADDR(11)} {AWADDR(10)} {AWADDR(9)} {AWADDR(8)} {AWADDR(7)} {AWADDR(6)} {AWADDR(5)} {AWADDR(4)} {AWADDR(3)} {AWADDR(2)} {AWADDR(1)} {AWADDR(0)} \
     portBus AWLEN output 8 {AWLEN(7)} {AWLEN(6)} {AWLEN(5)} {AWLEN(4)} {AWLEN(3)} {AWLEN(2)} {AWLEN(1)} {AWLEN(0)} \
     portBus AWSIZE output 3 {AWSIZE(2)} {AWSIZE(1)} {AWSIZE(0)} \
     portBus AWBURST output 2 {AWBURST(1)} {AWBURST(0)} \
     port {AWLOCK} output \
     portBus AWCACHE output 4 {AWCACHE(3)} {AWCACHE(2)} {AWCACHE(1)} {AWCACHE(0)} \
     portBus AWPROT output 3 {AWPROT(2)} {AWPROT(1)} {AWPROT(0)} \
     portBus AWQOS output 4 {AWQOS(3)} {AWQOS(2)} {AWQOS(1)} {AWQOS(0)} \
     portBus AWREGION output 4 {AWREGION(3)} {AWREGION(2)} {AWREGION(1)} {AWREGION(0)} \
     portBus AWUSER output 1 {AWUSER(0)} \
     port {AWVALID} output \
     port {AWREADY} input \
     portBus WDATA output 32 {WDATA(31)} {WDATA(30)} {WDATA(29)} {WDATA(28)} {WDATA(27)} {WDATA(26)} {WDATA(25)} {WDATA(24)} {WDATA(23)} {WDATA(22)} {WDATA(21)} {WDATA(20)} {WDATA(19)} {WDATA(18)} {WDATA(17)} {WDATA(16)} {WDATA(15)} {WDATA(14)} {WDATA(13)} {WDATA(12)} {WDATA(11)} {WDATA(10)} {WDATA(9)} {WDATA(8)} {WDATA(7)} {WDATA(6)} {WDATA(5)} {WDATA(4)} {WDATA(3)} {WDATA(2)} {WDATA(1)} {WDATA(0)} \
     portBus WSTRB output 4 {WSTRB(3)} {WSTRB(2)} {WSTRB(1)} {WSTRB(0)} \
     port {WLAST} output \
     portBus WUSER output 1 {WUSER(0)} \
     port {WVALID} output \
     port {WREADY} input \
     portBus BID input 1 {BID(0)} \
     portBus BRESP input 2 {BRESP(1)} {BRESP(0)} \
     portBus BUSER input 1 {BUSER(0)} \
     port {BVALID} input \
     port {BREADY} output \
     portBus ARID output 1 {ARID(0)} \
     portBus ARADDR output 32 {ARADDR(31)} {ARADDR(30)} {ARADDR(29)} {ARADDR(28)} {ARADDR(27)} {ARADDR(26)} {ARADDR(25)} {ARADDR(24)} {ARADDR(23)} {ARADDR(22)} {ARADDR(21)} {ARADDR(20)} {ARADDR(19)} {ARADDR(18)} {ARADDR(17)} {ARADDR(16)} {ARADDR(15)} {ARADDR(14)} {ARADDR(13)} {ARADDR(12)} {ARADDR(11)} {ARADDR(10)} {ARADDR(9)} {ARADDR(8)} {ARADDR(7)} {ARADDR(6)} {ARADDR(5)} {ARADDR(4)} {ARADDR(3)} {ARADDR(2)} {ARADDR(1)} {ARADDR(0)} \
     portBus ARLEN output 8 {ARLEN(7)} {ARLEN(6)} {ARLEN(5)} {ARLEN(4)} {ARLEN(3)} {ARLEN(2)} {ARLEN(1)} {ARLEN(0)} \
     portBus ARSIZE output 3 {ARSIZE(2)} {ARSIZE(1)} {ARSIZE(0)} \
     portBus ARBURST output 2 {ARBURST(1)} {ARBURST(0)} \
     port {ARLOCK} output \
     portBus ARCACHE output 4 {ARCACHE(3)} {ARCACHE(2)} {ARCACHE(1)} {ARCACHE(0)} \
     portBus ARPROT output 3 {ARPROT(2)} {ARPROT(1)} {ARPROT(0)} \
     portBus ARQOS output 4 {ARQOS(3)} {ARQOS(2)} {ARQOS(1)} {ARQOS(0)} \
     portBus ARREGION output 4 {ARREGION(3)} {ARREGION(2)} {ARREGION(1)} {ARREGION(0)} \
     portBus ARUSER output 1 {ARUSER(0)} \
     port {ARVALID} output \
     port {ARREADY} input \
     portBus RID input 1 {RID(0)} \
     portBus RDATA input 32 {RDATA(31)} {RDATA(30)} {RDATA(29)} {RDATA(28)} {RDATA(27)} {RDATA(26)} {RDATA(25)} {RDATA(24)} {RDATA(23)} {RDATA(22)} {RDATA(21)} {RDATA(20)} {RDATA(19)} {RDATA(18)} {RDATA(17)} {RDATA(16)} {RDATA(15)} {RDATA(14)} {RDATA(13)} {RDATA(12)} {RDATA(11)} {RDATA(10)} {RDATA(9)} {RDATA(8)} {RDATA(7)} {RDATA(6)} {RDATA(5)} {RDATA(4)} {RDATA(3)} {RDATA(2)} {RDATA(1)} {RDATA(0)} \
     portBus RRESP input 2 {RRESP(1)} {RRESP(0)} \
     port {RLAST} input \
     portBus RUSER input 1 {RUSER(0)} \
     port {RVALID} input \
     port {RREADY} output \
     port {m_re} input \
     port {m_we} input \
     portBus m_waddr input 4 {m_waddr(3)} {m_waddr(2)} {m_waddr(1)} {m_waddr(0)} \
     portBus m_raddr input 4 {m_raddr(3)} {m_raddr(2)} {m_raddr(1)} {m_raddr(0)} \
     portBus m_wburst input 32 {m_wburst(31)} {m_wburst(30)} {m_wburst(29)} {m_wburst(28)} {m_wburst(27)} {m_wburst(26)} {m_wburst(25)} {m_wburst(24)} {m_wburst(23)} {m_wburst(22)} {m_wburst(21)} {m_wburst(20)} {m_wburst(19)} {m_wburst(18)} {m_wburst(17)} {m_wburst(16)} {m_wburst(15)} {m_wburst(14)} {m_wburst(13)} {m_wburst(12)} {m_wburst(11)} {m_wburst(10)} {m_wburst(9)} {m_wburst(8)} {m_wburst(7)} {m_wburst(6)} {m_wburst(5)} {m_wburst(4)} {m_wburst(3)} {m_wburst(2)} {m_wburst(1)} {m_wburst(0)} \
     portBus m_rburst input 32 {m_rburst(31)} {m_rburst(30)} {m_rburst(29)} {m_rburst(28)} {m_rburst(27)} {m_rburst(26)} {m_rburst(25)} {m_rburst(24)} {m_rburst(23)} {m_rburst(22)} {m_rburst(21)} {m_rburst(20)} {m_rburst(19)} {m_rburst(18)} {m_rburst(17)} {m_rburst(16)} {m_rburst(15)} {m_rburst(14)} {m_rburst(13)} {m_rburst(12)} {m_rburst(11)} {m_rburst(10)} {m_rburst(9)} {m_rburst(8)} {m_rburst(7)} {m_rburst(6)} {m_rburst(5)} {m_rburst(4)} {m_rburst(3)} {m_rburst(2)} {m_rburst(1)} {m_rburst(0)} \
     portBus m_din output 32 {m_din(31)} {m_din(30)} {m_din(29)} {m_din(28)} {m_din(27)} {m_din(26)} {m_din(25)} {m_din(24)} {m_din(23)} {m_din(22)} {m_din(21)} {m_din(20)} {m_din(19)} {m_din(18)} {m_din(17)} {m_din(16)} {m_din(15)} {m_din(14)} {m_din(13)} {m_din(12)} {m_din(11)} {m_din(10)} {m_din(9)} {m_din(8)} {m_din(7)} {m_din(6)} {m_din(5)} {m_din(4)} {m_din(3)} {m_din(2)} {m_din(1)} {m_din(0)} \
     portBus m_dout input 32 {m_dout(31)} {m_dout(30)} {m_dout(29)} {m_dout(28)} {m_dout(27)} {m_dout(26)} {m_dout(25)} {m_dout(24)} {m_dout(23)} {m_dout(22)} {m_dout(21)} {m_dout(20)} {m_dout(19)} {m_dout(18)} {m_dout(17)} {m_dout(16)} {m_dout(15)} {m_dout(14)} {m_dout(13)} {m_dout(12)} {m_dout(11)} {m_dout(10)} {m_dout(9)} {m_dout(8)} {m_dout(7)} {m_dout(6)} {m_dout(5)} {m_dout(4)} {m_dout(3)} {m_dout(2)} {m_dout(1)} {m_dout(0)} \
     port {m_wrdy} output \
     port {m_rrdy} output \
     port {is_idle} output \
     port {m_wCaughtUp} output \
     portBus m_wstate output 3 {m_wstate(2)} {m_wstate(1)} {m_wstate(0)} \

load symbol "axi_test:core:a:rsci:a:rsc.@:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {a:rsci.oswt} input \
     port {a:rsci.oswt#1} input \
     port {a:rsci.biwt} output \
     port {a:rsci.bdwt} output \
     port {a:rsci.bcwt} input \
     port {a:rsci.m_re.core.sct} output \
     port {a:rsci.biwt#1} output \
     port {a:rsci.bdwt#2} output \
     port {a:rsci.bcwt#1} input \
     port {a:rsci.m_we.core.sct} output \
     port {a:rsci.m_wrdy} input \
     port {a:rsci.m_rrdy} input \

load symbol "axi_test:core:a:rsci:a:rsc.@:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {a:rsci.oswt} input \
     port {a:rsci.wen_comp} output \
     port {a:rsci.oswt#1} input \
     port {a:rsci.wen_comp#1} output \
     portBus a:rsci.m_waddr.core input 4 {a:rsci.m_waddr.core(3)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(0)} \
     portBus a:rsci.m_raddr.core input 4 {a:rsci.m_raddr.core(3)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(0)} \
     portBus a:rsci.m_din.mxwt output 32 {a:rsci.m_din.mxwt(31)} {a:rsci.m_din.mxwt(30)} {a:rsci.m_din.mxwt(29)} {a:rsci.m_din.mxwt(28)} {a:rsci.m_din.mxwt(27)} {a:rsci.m_din.mxwt(26)} {a:rsci.m_din.mxwt(25)} {a:rsci.m_din.mxwt(24)} {a:rsci.m_din.mxwt(23)} {a:rsci.m_din.mxwt(22)} {a:rsci.m_din.mxwt(21)} {a:rsci.m_din.mxwt(20)} {a:rsci.m_din.mxwt(19)} {a:rsci.m_din.mxwt(18)} {a:rsci.m_din.mxwt(17)} {a:rsci.m_din.mxwt(16)} {a:rsci.m_din.mxwt(15)} {a:rsci.m_din.mxwt(14)} {a:rsci.m_din.mxwt(13)} {a:rsci.m_din.mxwt(12)} {a:rsci.m_din.mxwt(11)} {a:rsci.m_din.mxwt(10)} {a:rsci.m_din.mxwt(9)} {a:rsci.m_din.mxwt(8)} {a:rsci.m_din.mxwt(7)} {a:rsci.m_din.mxwt(6)} {a:rsci.m_din.mxwt(5)} {a:rsci.m_din.mxwt(4)} {a:rsci.m_din.mxwt(3)} {a:rsci.m_din.mxwt(2)} {a:rsci.m_din.mxwt(1)} {a:rsci.m_din.mxwt(0)} \
     portBus a:rsci.m_dout.core input 32 {a:rsci.m_dout.core(31)} {a:rsci.m_dout.core(30)} {a:rsci.m_dout.core(29)} {a:rsci.m_dout.core(28)} {a:rsci.m_dout.core(27)} {a:rsci.m_dout.core(26)} {a:rsci.m_dout.core(25)} {a:rsci.m_dout.core(24)} {a:rsci.m_dout.core(23)} {a:rsci.m_dout.core(22)} {a:rsci.m_dout.core(21)} {a:rsci.m_dout.core(20)} {a:rsci.m_dout.core(19)} {a:rsci.m_dout.core(18)} {a:rsci.m_dout.core(17)} {a:rsci.m_dout.core(16)} {a:rsci.m_dout.core(15)} {a:rsci.m_dout.core(14)} {a:rsci.m_dout.core(13)} {a:rsci.m_dout.core(12)} {a:rsci.m_dout.core(11)} {a:rsci.m_dout.core(10)} {a:rsci.m_dout.core(9)} {a:rsci.m_dout.core(8)} {a:rsci.m_dout.core(7)} {a:rsci.m_dout.core(6)} {a:rsci.m_dout.core(5)} {a:rsci.m_dout.core(4)} {a:rsci.m_dout.core(3)} {a:rsci.m_dout.core(2)} {a:rsci.m_dout.core(1)} {a:rsci.m_dout.core(0)} \
     port {a:rsci.biwt} input \
     port {a:rsci.bdwt} input \
     port {a:rsci.bcwt} output \
     port {a:rsci.biwt#1} input \
     port {a:rsci.bdwt#2} input \
     port {a:rsci.bcwt#1} output \
     portBus a:rsci.m_waddr output 4 {a:rsci.m_waddr(3)} {a:rsci.m_waddr(2)} {a:rsci.m_waddr(1)} {a:rsci.m_waddr(0)} \
     port {a:rsci.m_waddr.core.sct} input \
     portBus a:rsci.m_raddr output 4 {a:rsci.m_raddr(3)} {a:rsci.m_raddr(2)} {a:rsci.m_raddr(1)} {a:rsci.m_raddr(0)} \
     port {a:rsci.m_raddr.core.sct} input \
     portBus a:rsci.m_din input 32 {a:rsci.m_din(31)} {a:rsci.m_din(30)} {a:rsci.m_din(29)} {a:rsci.m_din(28)} {a:rsci.m_din(27)} {a:rsci.m_din(26)} {a:rsci.m_din(25)} {a:rsci.m_din(24)} {a:rsci.m_din(23)} {a:rsci.m_din(22)} {a:rsci.m_din(21)} {a:rsci.m_din(20)} {a:rsci.m_din(19)} {a:rsci.m_din(18)} {a:rsci.m_din(17)} {a:rsci.m_din(16)} {a:rsci.m_din(15)} {a:rsci.m_din(14)} {a:rsci.m_din(13)} {a:rsci.m_din(12)} {a:rsci.m_din(11)} {a:rsci.m_din(10)} {a:rsci.m_din(9)} {a:rsci.m_din(8)} {a:rsci.m_din(7)} {a:rsci.m_din(6)} {a:rsci.m_din(5)} {a:rsci.m_din(4)} {a:rsci.m_din(3)} {a:rsci.m_din(2)} {a:rsci.m_din(1)} {a:rsci.m_din(0)} \
     portBus a:rsci.m_dout output 32 {a:rsci.m_dout(31)} {a:rsci.m_dout(30)} {a:rsci.m_dout(29)} {a:rsci.m_dout(28)} {a:rsci.m_dout(27)} {a:rsci.m_dout(26)} {a:rsci.m_dout(25)} {a:rsci.m_dout(24)} {a:rsci.m_dout(23)} {a:rsci.m_dout(22)} {a:rsci.m_dout(21)} {a:rsci.m_dout(20)} {a:rsci.m_dout(19)} {a:rsci.m_dout(18)} {a:rsci.m_dout(17)} {a:rsci.m_dout(16)} {a:rsci.m_dout(15)} {a:rsci.m_dout(14)} {a:rsci.m_dout(13)} {a:rsci.m_dout(12)} {a:rsci.m_dout(11)} {a:rsci.m_dout(10)} {a:rsci.m_dout(9)} {a:rsci.m_dout(8)} {a:rsci.m_dout(7)} {a:rsci.m_dout(6)} {a:rsci.m_dout(5)} {a:rsci.m_dout(4)} {a:rsci.m_dout(3)} {a:rsci.m_dout(2)} {a:rsci.m_dout(1)} {a:rsci.m_dout(0)} \

load net {a:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-280 -attr oid 277 -attr vt d
load net {a:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-281 -attr oid 278 -attr vt d
load net {a:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-282 -attr oid 279 -attr vt d
load net {a:rsci.m_re.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-283 -attr oid 280 -attr vt d
load net {a:rsci.biwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-284 -attr oid 281 -attr vt d
load net {a:rsci.bdwt#2} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-285 -attr oid 282 -attr vt d
load net {a:rsci.bcwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-286 -attr oid 283 -attr vt d
load net {a:rsci.m_we.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-287 -attr oid 284 -attr vt d
load net {a:rsci.m_waddr(0)} -attr vt d
load net {a:rsci.m_waddr(1)} -attr vt d
load net {a:rsci.m_waddr(2)} -attr vt d
load net {a:rsci.m_waddr(3)} -attr vt d
load netBundle {a:rsci.m_waddr} 4 {a:rsci.m_waddr(0)} {a:rsci.m_waddr(1)} {a:rsci.m_waddr(2)} {a:rsci.m_waddr(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-288 -attr oid 285 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_raddr(0)} -attr vt d
load net {a:rsci.m_raddr(1)} -attr vt d
load net {a:rsci.m_raddr(2)} -attr vt d
load net {a:rsci.m_raddr(3)} -attr vt d
load netBundle {a:rsci.m_raddr} 4 {a:rsci.m_raddr(0)} {a:rsci.m_raddr(1)} {a:rsci.m_raddr(2)} {a:rsci.m_raddr(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-289 -attr oid 286 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {a:rsci.m_din(0)} -attr vt d
load net {a:rsci.m_din(1)} -attr vt d
load net {a:rsci.m_din(2)} -attr vt d
load net {a:rsci.m_din(3)} -attr vt d
load net {a:rsci.m_din(4)} -attr vt d
load net {a:rsci.m_din(5)} -attr vt d
load net {a:rsci.m_din(6)} -attr vt d
load net {a:rsci.m_din(7)} -attr vt d
load net {a:rsci.m_din(8)} -attr vt d
load net {a:rsci.m_din(9)} -attr vt d
load net {a:rsci.m_din(10)} -attr vt d
load net {a:rsci.m_din(11)} -attr vt d
load net {a:rsci.m_din(12)} -attr vt d
load net {a:rsci.m_din(13)} -attr vt d
load net {a:rsci.m_din(14)} -attr vt d
load net {a:rsci.m_din(15)} -attr vt d
load net {a:rsci.m_din(16)} -attr vt d
load net {a:rsci.m_din(17)} -attr vt d
load net {a:rsci.m_din(18)} -attr vt d
load net {a:rsci.m_din(19)} -attr vt d
load net {a:rsci.m_din(20)} -attr vt d
load net {a:rsci.m_din(21)} -attr vt d
load net {a:rsci.m_din(22)} -attr vt d
load net {a:rsci.m_din(23)} -attr vt d
load net {a:rsci.m_din(24)} -attr vt d
load net {a:rsci.m_din(25)} -attr vt d
load net {a:rsci.m_din(26)} -attr vt d
load net {a:rsci.m_din(27)} -attr vt d
load net {a:rsci.m_din(28)} -attr vt d
load net {a:rsci.m_din(29)} -attr vt d
load net {a:rsci.m_din(30)} -attr vt d
load net {a:rsci.m_din(31)} -attr vt d
load netBundle {a:rsci.m_din} 32 {a:rsci.m_din(0)} {a:rsci.m_din(1)} {a:rsci.m_din(2)} {a:rsci.m_din(3)} {a:rsci.m_din(4)} {a:rsci.m_din(5)} {a:rsci.m_din(6)} {a:rsci.m_din(7)} {a:rsci.m_din(8)} {a:rsci.m_din(9)} {a:rsci.m_din(10)} {a:rsci.m_din(11)} {a:rsci.m_din(12)} {a:rsci.m_din(13)} {a:rsci.m_din(14)} {a:rsci.m_din(15)} {a:rsci.m_din(16)} {a:rsci.m_din(17)} {a:rsci.m_din(18)} {a:rsci.m_din(19)} {a:rsci.m_din(20)} {a:rsci.m_din(21)} {a:rsci.m_din(22)} {a:rsci.m_din(23)} {a:rsci.m_din(24)} {a:rsci.m_din(25)} {a:rsci.m_din(26)} {a:rsci.m_din(27)} {a:rsci.m_din(28)} {a:rsci.m_din(29)} {a:rsci.m_din(30)} {a:rsci.m_din(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-290 -attr oid 287 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_dout(0)} -attr vt d
load net {a:rsci.m_dout(1)} -attr vt d
load net {a:rsci.m_dout(2)} -attr vt d
load net {a:rsci.m_dout(3)} -attr vt d
load net {a:rsci.m_dout(4)} -attr vt d
load net {a:rsci.m_dout(5)} -attr vt d
load net {a:rsci.m_dout(6)} -attr vt d
load net {a:rsci.m_dout(7)} -attr vt d
load net {a:rsci.m_dout(8)} -attr vt d
load net {a:rsci.m_dout(9)} -attr vt d
load net {a:rsci.m_dout(10)} -attr vt d
load net {a:rsci.m_dout(11)} -attr vt d
load net {a:rsci.m_dout(12)} -attr vt d
load net {a:rsci.m_dout(13)} -attr vt d
load net {a:rsci.m_dout(14)} -attr vt d
load net {a:rsci.m_dout(15)} -attr vt d
load net {a:rsci.m_dout(16)} -attr vt d
load net {a:rsci.m_dout(17)} -attr vt d
load net {a:rsci.m_dout(18)} -attr vt d
load net {a:rsci.m_dout(19)} -attr vt d
load net {a:rsci.m_dout(20)} -attr vt d
load net {a:rsci.m_dout(21)} -attr vt d
load net {a:rsci.m_dout(22)} -attr vt d
load net {a:rsci.m_dout(23)} -attr vt d
load net {a:rsci.m_dout(24)} -attr vt d
load net {a:rsci.m_dout(25)} -attr vt d
load net {a:rsci.m_dout(26)} -attr vt d
load net {a:rsci.m_dout(27)} -attr vt d
load net {a:rsci.m_dout(28)} -attr vt d
load net {a:rsci.m_dout(29)} -attr vt d
load net {a:rsci.m_dout(30)} -attr vt d
load net {a:rsci.m_dout(31)} -attr vt d
load netBundle {a:rsci.m_dout} 32 {a:rsci.m_dout(0)} {a:rsci.m_dout(1)} {a:rsci.m_dout(2)} {a:rsci.m_dout(3)} {a:rsci.m_dout(4)} {a:rsci.m_dout(5)} {a:rsci.m_dout(6)} {a:rsci.m_dout(7)} {a:rsci.m_dout(8)} {a:rsci.m_dout(9)} {a:rsci.m_dout(10)} {a:rsci.m_dout(11)} {a:rsci.m_dout(12)} {a:rsci.m_dout(13)} {a:rsci.m_dout(14)} {a:rsci.m_dout(15)} {a:rsci.m_dout(16)} {a:rsci.m_dout(17)} {a:rsci.m_dout(18)} {a:rsci.m_dout(19)} {a:rsci.m_dout(20)} {a:rsci.m_dout(21)} {a:rsci.m_dout(22)} {a:rsci.m_dout(23)} {a:rsci.m_dout(24)} {a:rsci.m_dout(25)} {a:rsci.m_dout(26)} {a:rsci.m_dout(27)} {a:rsci.m_dout(28)} {a:rsci.m_dout(29)} {a:rsci.m_dout(30)} {a:rsci.m_dout(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-291 -attr oid 288 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_wrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-292 -attr oid 289 -attr vt d
load net {a:rsci.m_rrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-293 -attr oid 290 -attr vt d
load net {a:rsc.is_idle#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-294 -attr oid 291
load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-295 -attr oid 292 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-296 -attr oid 293 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-297 -attr oid 294 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-298 -attr oid 295 -attr vt d
load net {a:rsc.m_wstate(0)} -attr vt d
load net {a:rsc.m_wstate(1)} -attr vt d
load net {a:rsc.m_wstate(2)} -attr vt d
load netBundle {a:rsc.m_wstate} 3 {a:rsc.m_wstate(0)} {a:rsc.m_wstate(1)} {a:rsc.m_wstate(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-299 -attr oid 296 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wstate}
load net {a:rsc.m_wstate(0)} -port {a:rsc.m_wstate(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wstate}
load net {a:rsc.m_wstate(1)} -port {a:rsc.m_wstate(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wstate}
load net {a:rsc.m_wstate(2)} -port {a:rsc.m_wstate(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wstate}
load net {a:rsc.m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-300 -attr oid 297 -attr vt d
load net {a:rsc.m_wCaughtUp} -port {a:rsc.m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-301 -attr oid 298 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wCaughtUp}
load net {a:rsc.RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-302 -attr oid 299 -attr vt d
load net {a:rsc.RREADY} -port {a:rsc.RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-303 -attr oid 300 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RREADY}
load net {a:rsc.RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-304 -attr oid 301 -attr vt d
load net {a:rsc.RVALID} -port {a:rsc.RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-305 -attr oid 302 -attr vt d
load net {a:rsc.RUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-306 -attr oid 303 -attr vt d
load net {a:rsc.RUSER} -port {a:rsc.RUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-307 -attr oid 304 -attr vt d
load net {a:rsc.RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-308 -attr oid 305 -attr vt d
load net {a:rsc.RLAST} -port {a:rsc.RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-309 -attr oid 306 -attr vt d
load net {a:rsc.RRESP(0)} -attr vt d
load net {a:rsc.RRESP(1)} -attr vt d
load netBundle {a:rsc.RRESP} 2 {a:rsc.RRESP(0)} {a:rsc.RRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-310 -attr oid 307 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RRESP}
load net {a:rsc.RRESP(0)} -port {a:rsc.RRESP(0)} -attr vt d
load net {a:rsc.RRESP(1)} -port {a:rsc.RRESP(1)} -attr vt d
load netBundle {a:rsc.RRESP} 2 {a:rsc.RRESP(0)} {a:rsc.RRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-311 -attr oid 308 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RRESP}
load net {a:rsc.RDATA(0)} -attr vt d
load net {a:rsc.RDATA(1)} -attr vt d
load net {a:rsc.RDATA(2)} -attr vt d
load net {a:rsc.RDATA(3)} -attr vt d
load net {a:rsc.RDATA(4)} -attr vt d
load net {a:rsc.RDATA(5)} -attr vt d
load net {a:rsc.RDATA(6)} -attr vt d
load net {a:rsc.RDATA(7)} -attr vt d
load net {a:rsc.RDATA(8)} -attr vt d
load net {a:rsc.RDATA(9)} -attr vt d
load net {a:rsc.RDATA(10)} -attr vt d
load net {a:rsc.RDATA(11)} -attr vt d
load net {a:rsc.RDATA(12)} -attr vt d
load net {a:rsc.RDATA(13)} -attr vt d
load net {a:rsc.RDATA(14)} -attr vt d
load net {a:rsc.RDATA(15)} -attr vt d
load net {a:rsc.RDATA(16)} -attr vt d
load net {a:rsc.RDATA(17)} -attr vt d
load net {a:rsc.RDATA(18)} -attr vt d
load net {a:rsc.RDATA(19)} -attr vt d
load net {a:rsc.RDATA(20)} -attr vt d
load net {a:rsc.RDATA(21)} -attr vt d
load net {a:rsc.RDATA(22)} -attr vt d
load net {a:rsc.RDATA(23)} -attr vt d
load net {a:rsc.RDATA(24)} -attr vt d
load net {a:rsc.RDATA(25)} -attr vt d
load net {a:rsc.RDATA(26)} -attr vt d
load net {a:rsc.RDATA(27)} -attr vt d
load net {a:rsc.RDATA(28)} -attr vt d
load net {a:rsc.RDATA(29)} -attr vt d
load net {a:rsc.RDATA(30)} -attr vt d
load net {a:rsc.RDATA(31)} -attr vt d
load netBundle {a:rsc.RDATA} 32 {a:rsc.RDATA(0)} {a:rsc.RDATA(1)} {a:rsc.RDATA(2)} {a:rsc.RDATA(3)} {a:rsc.RDATA(4)} {a:rsc.RDATA(5)} {a:rsc.RDATA(6)} {a:rsc.RDATA(7)} {a:rsc.RDATA(8)} {a:rsc.RDATA(9)} {a:rsc.RDATA(10)} {a:rsc.RDATA(11)} {a:rsc.RDATA(12)} {a:rsc.RDATA(13)} {a:rsc.RDATA(14)} {a:rsc.RDATA(15)} {a:rsc.RDATA(16)} {a:rsc.RDATA(17)} {a:rsc.RDATA(18)} {a:rsc.RDATA(19)} {a:rsc.RDATA(20)} {a:rsc.RDATA(21)} {a:rsc.RDATA(22)} {a:rsc.RDATA(23)} {a:rsc.RDATA(24)} {a:rsc.RDATA(25)} {a:rsc.RDATA(26)} {a:rsc.RDATA(27)} {a:rsc.RDATA(28)} {a:rsc.RDATA(29)} {a:rsc.RDATA(30)} {a:rsc.RDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-312 -attr oid 309 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(0)} -port {a:rsc.RDATA(0)} -attr vt d
load net {a:rsc.RDATA(1)} -port {a:rsc.RDATA(1)} -attr vt d
load net {a:rsc.RDATA(2)} -port {a:rsc.RDATA(2)} -attr vt d
load net {a:rsc.RDATA(3)} -port {a:rsc.RDATA(3)} -attr vt d
load net {a:rsc.RDATA(4)} -port {a:rsc.RDATA(4)} -attr vt d
load net {a:rsc.RDATA(5)} -port {a:rsc.RDATA(5)} -attr vt d
load net {a:rsc.RDATA(6)} -port {a:rsc.RDATA(6)} -attr vt d
load net {a:rsc.RDATA(7)} -port {a:rsc.RDATA(7)} -attr vt d
load net {a:rsc.RDATA(8)} -port {a:rsc.RDATA(8)} -attr vt d
load net {a:rsc.RDATA(9)} -port {a:rsc.RDATA(9)} -attr vt d
load net {a:rsc.RDATA(10)} -port {a:rsc.RDATA(10)} -attr vt d
load net {a:rsc.RDATA(11)} -port {a:rsc.RDATA(11)} -attr vt d
load net {a:rsc.RDATA(12)} -port {a:rsc.RDATA(12)} -attr vt d
load net {a:rsc.RDATA(13)} -port {a:rsc.RDATA(13)} -attr vt d
load net {a:rsc.RDATA(14)} -port {a:rsc.RDATA(14)} -attr vt d
load net {a:rsc.RDATA(15)} -port {a:rsc.RDATA(15)} -attr vt d
load net {a:rsc.RDATA(16)} -port {a:rsc.RDATA(16)} -attr vt d
load net {a:rsc.RDATA(17)} -port {a:rsc.RDATA(17)} -attr vt d
load net {a:rsc.RDATA(18)} -port {a:rsc.RDATA(18)} -attr vt d
load net {a:rsc.RDATA(19)} -port {a:rsc.RDATA(19)} -attr vt d
load net {a:rsc.RDATA(20)} -port {a:rsc.RDATA(20)} -attr vt d
load net {a:rsc.RDATA(21)} -port {a:rsc.RDATA(21)} -attr vt d
load net {a:rsc.RDATA(22)} -port {a:rsc.RDATA(22)} -attr vt d
load net {a:rsc.RDATA(23)} -port {a:rsc.RDATA(23)} -attr vt d
load net {a:rsc.RDATA(24)} -port {a:rsc.RDATA(24)} -attr vt d
load net {a:rsc.RDATA(25)} -port {a:rsc.RDATA(25)} -attr vt d
load net {a:rsc.RDATA(26)} -port {a:rsc.RDATA(26)} -attr vt d
load net {a:rsc.RDATA(27)} -port {a:rsc.RDATA(27)} -attr vt d
load net {a:rsc.RDATA(28)} -port {a:rsc.RDATA(28)} -attr vt d
load net {a:rsc.RDATA(29)} -port {a:rsc.RDATA(29)} -attr vt d
load net {a:rsc.RDATA(30)} -port {a:rsc.RDATA(30)} -attr vt d
load net {a:rsc.RDATA(31)} -port {a:rsc.RDATA(31)} -attr vt d
load netBundle {a:rsc.RDATA} 32 {a:rsc.RDATA(0)} {a:rsc.RDATA(1)} {a:rsc.RDATA(2)} {a:rsc.RDATA(3)} {a:rsc.RDATA(4)} {a:rsc.RDATA(5)} {a:rsc.RDATA(6)} {a:rsc.RDATA(7)} {a:rsc.RDATA(8)} {a:rsc.RDATA(9)} {a:rsc.RDATA(10)} {a:rsc.RDATA(11)} {a:rsc.RDATA(12)} {a:rsc.RDATA(13)} {a:rsc.RDATA(14)} {a:rsc.RDATA(15)} {a:rsc.RDATA(16)} {a:rsc.RDATA(17)} {a:rsc.RDATA(18)} {a:rsc.RDATA(19)} {a:rsc.RDATA(20)} {a:rsc.RDATA(21)} {a:rsc.RDATA(22)} {a:rsc.RDATA(23)} {a:rsc.RDATA(24)} {a:rsc.RDATA(25)} {a:rsc.RDATA(26)} {a:rsc.RDATA(27)} {a:rsc.RDATA(28)} {a:rsc.RDATA(29)} {a:rsc.RDATA(30)} {a:rsc.RDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-313 -attr oid 310 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-314 -attr oid 311 -attr vt d
load net {a:rsc.RID} -port {a:rsc.RID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-315 -attr oid 312 -attr vt d
load net {a:rsc.ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-316 -attr oid 313 -attr vt d
load net {a:rsc.ARREADY} -port {a:rsc.ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-317 -attr oid 314 -attr vt d
load net {a:rsc.ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-318 -attr oid 315 -attr vt d
load net {a:rsc.ARVALID} -port {a:rsc.ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-319 -attr oid 316 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARVALID}
load net {a:rsc.ARUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-320 -attr oid 317 -attr vt d
load net {a:rsc.ARUSER} -port {a:rsc.ARUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-321 -attr oid 318 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARUSER}
load net {a:rsc.ARREGION(0)} -attr vt d
load net {a:rsc.ARREGION(1)} -attr vt d
load net {a:rsc.ARREGION(2)} -attr vt d
load net {a:rsc.ARREGION(3)} -attr vt d
load netBundle {a:rsc.ARREGION} 4 {a:rsc.ARREGION(0)} {a:rsc.ARREGION(1)} {a:rsc.ARREGION(2)} {a:rsc.ARREGION(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-322 -attr oid 319 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARREGION(0)} -port {a:rsc.ARREGION(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARREGION(1)} -port {a:rsc.ARREGION(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARREGION(2)} -port {a:rsc.ARREGION(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARREGION(3)} -port {a:rsc.ARREGION(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARQOS(0)} -attr vt d
load net {a:rsc.ARQOS(1)} -attr vt d
load net {a:rsc.ARQOS(2)} -attr vt d
load net {a:rsc.ARQOS(3)} -attr vt d
load netBundle {a:rsc.ARQOS} 4 {a:rsc.ARQOS(0)} {a:rsc.ARQOS(1)} {a:rsc.ARQOS(2)} {a:rsc.ARQOS(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-323 -attr oid 320 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARQOS(0)} -port {a:rsc.ARQOS(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARQOS(1)} -port {a:rsc.ARQOS(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARQOS(2)} -port {a:rsc.ARQOS(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARQOS(3)} -port {a:rsc.ARQOS(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARPROT(0)} -attr vt d
load net {a:rsc.ARPROT(1)} -attr vt d
load net {a:rsc.ARPROT(2)} -attr vt d
load netBundle {a:rsc.ARPROT} 3 {a:rsc.ARPROT(0)} {a:rsc.ARPROT(1)} {a:rsc.ARPROT(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-324 -attr oid 321 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARPROT}
load net {a:rsc.ARPROT(0)} -port {a:rsc.ARPROT(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARPROT}
load net {a:rsc.ARPROT(1)} -port {a:rsc.ARPROT(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARPROT}
load net {a:rsc.ARPROT(2)} -port {a:rsc.ARPROT(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARPROT}
load net {a:rsc.ARCACHE(0)} -attr vt d
load net {a:rsc.ARCACHE(1)} -attr vt d
load net {a:rsc.ARCACHE(2)} -attr vt d
load net {a:rsc.ARCACHE(3)} -attr vt d
load netBundle {a:rsc.ARCACHE} 4 {a:rsc.ARCACHE(0)} {a:rsc.ARCACHE(1)} {a:rsc.ARCACHE(2)} {a:rsc.ARCACHE(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-325 -attr oid 322 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(0)} -port {a:rsc.ARCACHE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(1)} -port {a:rsc.ARCACHE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(2)} -port {a:rsc.ARCACHE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(3)} -port {a:rsc.ARCACHE(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-326 -attr oid 323 -attr vt d
load net {a:rsc.ARLOCK} -port {a:rsc.ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-327 -attr oid 324 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLOCK}
load net {a:rsc.ARBURST(0)} -attr vt d
load net {a:rsc.ARBURST(1)} -attr vt d
load netBundle {a:rsc.ARBURST} 2 {a:rsc.ARBURST(0)} {a:rsc.ARBURST(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-328 -attr oid 325 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARBURST}
load net {a:rsc.ARBURST(0)} -port {a:rsc.ARBURST(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARBURST}
load net {a:rsc.ARBURST(1)} -port {a:rsc.ARBURST(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARBURST}
load net {a:rsc.ARSIZE(0)} -attr vt d
load net {a:rsc.ARSIZE(1)} -attr vt d
load net {a:rsc.ARSIZE(2)} -attr vt d
load netBundle {a:rsc.ARSIZE} 3 {a:rsc.ARSIZE(0)} {a:rsc.ARSIZE(1)} {a:rsc.ARSIZE(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-329 -attr oid 326 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(0)} -port {a:rsc.ARSIZE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(1)} -port {a:rsc.ARSIZE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(2)} -port {a:rsc.ARSIZE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARSIZE}
load net {a:rsc.ARLEN(0)} -attr vt d
load net {a:rsc.ARLEN(1)} -attr vt d
load net {a:rsc.ARLEN(2)} -attr vt d
load net {a:rsc.ARLEN(3)} -attr vt d
load net {a:rsc.ARLEN(4)} -attr vt d
load net {a:rsc.ARLEN(5)} -attr vt d
load net {a:rsc.ARLEN(6)} -attr vt d
load net {a:rsc.ARLEN(7)} -attr vt d
load netBundle {a:rsc.ARLEN} 8 {a:rsc.ARLEN(0)} {a:rsc.ARLEN(1)} {a:rsc.ARLEN(2)} {a:rsc.ARLEN(3)} {a:rsc.ARLEN(4)} {a:rsc.ARLEN(5)} {a:rsc.ARLEN(6)} {a:rsc.ARLEN(7)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-330 -attr oid 327 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(0)} -port {a:rsc.ARLEN(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(1)} -port {a:rsc.ARLEN(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(2)} -port {a:rsc.ARLEN(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(3)} -port {a:rsc.ARLEN(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(4)} -port {a:rsc.ARLEN(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(5)} -port {a:rsc.ARLEN(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(6)} -port {a:rsc.ARLEN(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(7)} -port {a:rsc.ARLEN(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARADDR(0)} -attr vt d
load net {a:rsc.ARADDR(1)} -attr vt d
load net {a:rsc.ARADDR(2)} -attr vt d
load net {a:rsc.ARADDR(3)} -attr vt d
load net {a:rsc.ARADDR(4)} -attr vt d
load net {a:rsc.ARADDR(5)} -attr vt d
load net {a:rsc.ARADDR(6)} -attr vt d
load net {a:rsc.ARADDR(7)} -attr vt d
load net {a:rsc.ARADDR(8)} -attr vt d
load net {a:rsc.ARADDR(9)} -attr vt d
load net {a:rsc.ARADDR(10)} -attr vt d
load net {a:rsc.ARADDR(11)} -attr vt d
load net {a:rsc.ARADDR(12)} -attr vt d
load net {a:rsc.ARADDR(13)} -attr vt d
load net {a:rsc.ARADDR(14)} -attr vt d
load net {a:rsc.ARADDR(15)} -attr vt d
load net {a:rsc.ARADDR(16)} -attr vt d
load net {a:rsc.ARADDR(17)} -attr vt d
load net {a:rsc.ARADDR(18)} -attr vt d
load net {a:rsc.ARADDR(19)} -attr vt d
load net {a:rsc.ARADDR(20)} -attr vt d
load net {a:rsc.ARADDR(21)} -attr vt d
load net {a:rsc.ARADDR(22)} -attr vt d
load net {a:rsc.ARADDR(23)} -attr vt d
load net {a:rsc.ARADDR(24)} -attr vt d
load net {a:rsc.ARADDR(25)} -attr vt d
load net {a:rsc.ARADDR(26)} -attr vt d
load net {a:rsc.ARADDR(27)} -attr vt d
load net {a:rsc.ARADDR(28)} -attr vt d
load net {a:rsc.ARADDR(29)} -attr vt d
load net {a:rsc.ARADDR(30)} -attr vt d
load net {a:rsc.ARADDR(31)} -attr vt d
load netBundle {a:rsc.ARADDR} 32 {a:rsc.ARADDR(0)} {a:rsc.ARADDR(1)} {a:rsc.ARADDR(2)} {a:rsc.ARADDR(3)} {a:rsc.ARADDR(4)} {a:rsc.ARADDR(5)} {a:rsc.ARADDR(6)} {a:rsc.ARADDR(7)} {a:rsc.ARADDR(8)} {a:rsc.ARADDR(9)} {a:rsc.ARADDR(10)} {a:rsc.ARADDR(11)} {a:rsc.ARADDR(12)} {a:rsc.ARADDR(13)} {a:rsc.ARADDR(14)} {a:rsc.ARADDR(15)} {a:rsc.ARADDR(16)} {a:rsc.ARADDR(17)} {a:rsc.ARADDR(18)} {a:rsc.ARADDR(19)} {a:rsc.ARADDR(20)} {a:rsc.ARADDR(21)} {a:rsc.ARADDR(22)} {a:rsc.ARADDR(23)} {a:rsc.ARADDR(24)} {a:rsc.ARADDR(25)} {a:rsc.ARADDR(26)} {a:rsc.ARADDR(27)} {a:rsc.ARADDR(28)} {a:rsc.ARADDR(29)} {a:rsc.ARADDR(30)} {a:rsc.ARADDR(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-331 -attr oid 328 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(0)} -port {a:rsc.ARADDR(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(1)} -port {a:rsc.ARADDR(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(2)} -port {a:rsc.ARADDR(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(3)} -port {a:rsc.ARADDR(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(4)} -port {a:rsc.ARADDR(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(5)} -port {a:rsc.ARADDR(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(6)} -port {a:rsc.ARADDR(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(7)} -port {a:rsc.ARADDR(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(8)} -port {a:rsc.ARADDR(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(9)} -port {a:rsc.ARADDR(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(10)} -port {a:rsc.ARADDR(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(11)} -port {a:rsc.ARADDR(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(12)} -port {a:rsc.ARADDR(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(13)} -port {a:rsc.ARADDR(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(14)} -port {a:rsc.ARADDR(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(15)} -port {a:rsc.ARADDR(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(16)} -port {a:rsc.ARADDR(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(17)} -port {a:rsc.ARADDR(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(18)} -port {a:rsc.ARADDR(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(19)} -port {a:rsc.ARADDR(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(20)} -port {a:rsc.ARADDR(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(21)} -port {a:rsc.ARADDR(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(22)} -port {a:rsc.ARADDR(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(23)} -port {a:rsc.ARADDR(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(24)} -port {a:rsc.ARADDR(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(25)} -port {a:rsc.ARADDR(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(26)} -port {a:rsc.ARADDR(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(27)} -port {a:rsc.ARADDR(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(28)} -port {a:rsc.ARADDR(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(29)} -port {a:rsc.ARADDR(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(30)} -port {a:rsc.ARADDR(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(31)} -port {a:rsc.ARADDR(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-332 -attr oid 329 -attr vt d
load net {a:rsc.ARID} -port {a:rsc.ARID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-333 -attr oid 330 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARID}
load net {a:rsc.BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-334 -attr oid 331 -attr vt d
load net {a:rsc.BREADY} -port {a:rsc.BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-335 -attr oid 332 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BREADY}
load net {a:rsc.BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-336 -attr oid 333 -attr vt d
load net {a:rsc.BVALID} -port {a:rsc.BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-337 -attr oid 334 -attr vt d
load net {a:rsc.BUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-338 -attr oid 335 -attr vt d
load net {a:rsc.BUSER} -port {a:rsc.BUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-339 -attr oid 336 -attr vt d
load net {a:rsc.BRESP(0)} -attr vt d
load net {a:rsc.BRESP(1)} -attr vt d
load netBundle {a:rsc.BRESP} 2 {a:rsc.BRESP(0)} {a:rsc.BRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-340 -attr oid 337 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BRESP}
load net {a:rsc.BRESP(0)} -port {a:rsc.BRESP(0)} -attr vt d
load net {a:rsc.BRESP(1)} -port {a:rsc.BRESP(1)} -attr vt d
load netBundle {a:rsc.BRESP} 2 {a:rsc.BRESP(0)} {a:rsc.BRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-341 -attr oid 338 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BRESP}
load net {a:rsc.BID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-342 -attr oid 339 -attr vt d
load net {a:rsc.BID} -port {a:rsc.BID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-343 -attr oid 340 -attr vt d
load net {a:rsc.WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-344 -attr oid 341 -attr vt d
load net {a:rsc.WREADY} -port {a:rsc.WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-345 -attr oid 342 -attr vt d
load net {a:rsc.WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-346 -attr oid 343 -attr vt d
load net {a:rsc.WVALID} -port {a:rsc.WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-347 -attr oid 344 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WVALID}
load net {a:rsc.WUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-348 -attr oid 345 -attr vt d
load net {a:rsc.WUSER} -port {a:rsc.WUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-349 -attr oid 346 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WUSER}
load net {a:rsc.WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-350 -attr oid 347 -attr vt d
load net {a:rsc.WLAST} -port {a:rsc.WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-351 -attr oid 348 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WLAST}
load net {a:rsc.WSTRB(0)} -attr vt d
load net {a:rsc.WSTRB(1)} -attr vt d
load net {a:rsc.WSTRB(2)} -attr vt d
load net {a:rsc.WSTRB(3)} -attr vt d
load netBundle {a:rsc.WSTRB} 4 {a:rsc.WSTRB(0)} {a:rsc.WSTRB(1)} {a:rsc.WSTRB(2)} {a:rsc.WSTRB(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-352 -attr oid 349 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WSTRB(0)} -port {a:rsc.WSTRB(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WSTRB(1)} -port {a:rsc.WSTRB(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WSTRB(2)} -port {a:rsc.WSTRB(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WSTRB(3)} -port {a:rsc.WSTRB(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WDATA(0)} -attr vt d
load net {a:rsc.WDATA(1)} -attr vt d
load net {a:rsc.WDATA(2)} -attr vt d
load net {a:rsc.WDATA(3)} -attr vt d
load net {a:rsc.WDATA(4)} -attr vt d
load net {a:rsc.WDATA(5)} -attr vt d
load net {a:rsc.WDATA(6)} -attr vt d
load net {a:rsc.WDATA(7)} -attr vt d
load net {a:rsc.WDATA(8)} -attr vt d
load net {a:rsc.WDATA(9)} -attr vt d
load net {a:rsc.WDATA(10)} -attr vt d
load net {a:rsc.WDATA(11)} -attr vt d
load net {a:rsc.WDATA(12)} -attr vt d
load net {a:rsc.WDATA(13)} -attr vt d
load net {a:rsc.WDATA(14)} -attr vt d
load net {a:rsc.WDATA(15)} -attr vt d
load net {a:rsc.WDATA(16)} -attr vt d
load net {a:rsc.WDATA(17)} -attr vt d
load net {a:rsc.WDATA(18)} -attr vt d
load net {a:rsc.WDATA(19)} -attr vt d
load net {a:rsc.WDATA(20)} -attr vt d
load net {a:rsc.WDATA(21)} -attr vt d
load net {a:rsc.WDATA(22)} -attr vt d
load net {a:rsc.WDATA(23)} -attr vt d
load net {a:rsc.WDATA(24)} -attr vt d
load net {a:rsc.WDATA(25)} -attr vt d
load net {a:rsc.WDATA(26)} -attr vt d
load net {a:rsc.WDATA(27)} -attr vt d
load net {a:rsc.WDATA(28)} -attr vt d
load net {a:rsc.WDATA(29)} -attr vt d
load net {a:rsc.WDATA(30)} -attr vt d
load net {a:rsc.WDATA(31)} -attr vt d
load netBundle {a:rsc.WDATA} 32 {a:rsc.WDATA(0)} {a:rsc.WDATA(1)} {a:rsc.WDATA(2)} {a:rsc.WDATA(3)} {a:rsc.WDATA(4)} {a:rsc.WDATA(5)} {a:rsc.WDATA(6)} {a:rsc.WDATA(7)} {a:rsc.WDATA(8)} {a:rsc.WDATA(9)} {a:rsc.WDATA(10)} {a:rsc.WDATA(11)} {a:rsc.WDATA(12)} {a:rsc.WDATA(13)} {a:rsc.WDATA(14)} {a:rsc.WDATA(15)} {a:rsc.WDATA(16)} {a:rsc.WDATA(17)} {a:rsc.WDATA(18)} {a:rsc.WDATA(19)} {a:rsc.WDATA(20)} {a:rsc.WDATA(21)} {a:rsc.WDATA(22)} {a:rsc.WDATA(23)} {a:rsc.WDATA(24)} {a:rsc.WDATA(25)} {a:rsc.WDATA(26)} {a:rsc.WDATA(27)} {a:rsc.WDATA(28)} {a:rsc.WDATA(29)} {a:rsc.WDATA(30)} {a:rsc.WDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-353 -attr oid 350 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(0)} -port {a:rsc.WDATA(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(1)} -port {a:rsc.WDATA(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(2)} -port {a:rsc.WDATA(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(3)} -port {a:rsc.WDATA(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(4)} -port {a:rsc.WDATA(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(5)} -port {a:rsc.WDATA(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(6)} -port {a:rsc.WDATA(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(7)} -port {a:rsc.WDATA(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(8)} -port {a:rsc.WDATA(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(9)} -port {a:rsc.WDATA(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(10)} -port {a:rsc.WDATA(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(11)} -port {a:rsc.WDATA(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(12)} -port {a:rsc.WDATA(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(13)} -port {a:rsc.WDATA(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(14)} -port {a:rsc.WDATA(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(15)} -port {a:rsc.WDATA(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(16)} -port {a:rsc.WDATA(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(17)} -port {a:rsc.WDATA(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(18)} -port {a:rsc.WDATA(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(19)} -port {a:rsc.WDATA(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(20)} -port {a:rsc.WDATA(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(21)} -port {a:rsc.WDATA(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(22)} -port {a:rsc.WDATA(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(23)} -port {a:rsc.WDATA(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(24)} -port {a:rsc.WDATA(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(25)} -port {a:rsc.WDATA(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(26)} -port {a:rsc.WDATA(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(27)} -port {a:rsc.WDATA(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(28)} -port {a:rsc.WDATA(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(29)} -port {a:rsc.WDATA(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(30)} -port {a:rsc.WDATA(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(31)} -port {a:rsc.WDATA(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-354 -attr oid 351 -attr vt d
load net {a:rsc.AWREADY} -port {a:rsc.AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-355 -attr oid 352 -attr vt d
load net {a:rsc.AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-356 -attr oid 353 -attr vt d
load net {a:rsc.AWVALID} -port {a:rsc.AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-357 -attr oid 354 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWVALID}
load net {a:rsc.AWUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-358 -attr oid 355 -attr vt d
load net {a:rsc.AWUSER} -port {a:rsc.AWUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-359 -attr oid 356 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWUSER}
load net {a:rsc.AWREGION(0)} -attr vt d
load net {a:rsc.AWREGION(1)} -attr vt d
load net {a:rsc.AWREGION(2)} -attr vt d
load net {a:rsc.AWREGION(3)} -attr vt d
load netBundle {a:rsc.AWREGION} 4 {a:rsc.AWREGION(0)} {a:rsc.AWREGION(1)} {a:rsc.AWREGION(2)} {a:rsc.AWREGION(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-360 -attr oid 357 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWREGION(0)} -port {a:rsc.AWREGION(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWREGION(1)} -port {a:rsc.AWREGION(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWREGION(2)} -port {a:rsc.AWREGION(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWREGION(3)} -port {a:rsc.AWREGION(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWQOS(0)} -attr vt d
load net {a:rsc.AWQOS(1)} -attr vt d
load net {a:rsc.AWQOS(2)} -attr vt d
load net {a:rsc.AWQOS(3)} -attr vt d
load netBundle {a:rsc.AWQOS} 4 {a:rsc.AWQOS(0)} {a:rsc.AWQOS(1)} {a:rsc.AWQOS(2)} {a:rsc.AWQOS(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-361 -attr oid 358 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWQOS(0)} -port {a:rsc.AWQOS(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWQOS(1)} -port {a:rsc.AWQOS(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWQOS(2)} -port {a:rsc.AWQOS(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWQOS(3)} -port {a:rsc.AWQOS(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWPROT(0)} -attr vt d
load net {a:rsc.AWPROT(1)} -attr vt d
load net {a:rsc.AWPROT(2)} -attr vt d
load netBundle {a:rsc.AWPROT} 3 {a:rsc.AWPROT(0)} {a:rsc.AWPROT(1)} {a:rsc.AWPROT(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-362 -attr oid 359 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWPROT}
load net {a:rsc.AWPROT(0)} -port {a:rsc.AWPROT(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWPROT}
load net {a:rsc.AWPROT(1)} -port {a:rsc.AWPROT(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWPROT}
load net {a:rsc.AWPROT(2)} -port {a:rsc.AWPROT(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWPROT}
load net {a:rsc.AWCACHE(0)} -attr vt d
load net {a:rsc.AWCACHE(1)} -attr vt d
load net {a:rsc.AWCACHE(2)} -attr vt d
load net {a:rsc.AWCACHE(3)} -attr vt d
load netBundle {a:rsc.AWCACHE} 4 {a:rsc.AWCACHE(0)} {a:rsc.AWCACHE(1)} {a:rsc.AWCACHE(2)} {a:rsc.AWCACHE(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-363 -attr oid 360 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(0)} -port {a:rsc.AWCACHE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(1)} -port {a:rsc.AWCACHE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(2)} -port {a:rsc.AWCACHE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(3)} -port {a:rsc.AWCACHE(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-364 -attr oid 361 -attr vt d
load net {a:rsc.AWLOCK} -port {a:rsc.AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-365 -attr oid 362 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLOCK}
load net {a:rsc.AWBURST(0)} -attr vt d
load net {a:rsc.AWBURST(1)} -attr vt d
load netBundle {a:rsc.AWBURST} 2 {a:rsc.AWBURST(0)} {a:rsc.AWBURST(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-366 -attr oid 363 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWBURST}
load net {a:rsc.AWBURST(0)} -port {a:rsc.AWBURST(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWBURST}
load net {a:rsc.AWBURST(1)} -port {a:rsc.AWBURST(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWBURST}
load net {a:rsc.AWSIZE(0)} -attr vt d
load net {a:rsc.AWSIZE(1)} -attr vt d
load net {a:rsc.AWSIZE(2)} -attr vt d
load netBundle {a:rsc.AWSIZE} 3 {a:rsc.AWSIZE(0)} {a:rsc.AWSIZE(1)} {a:rsc.AWSIZE(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-367 -attr oid 364 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(0)} -port {a:rsc.AWSIZE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(1)} -port {a:rsc.AWSIZE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(2)} -port {a:rsc.AWSIZE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWSIZE}
load net {a:rsc.AWLEN(0)} -attr vt d
load net {a:rsc.AWLEN(1)} -attr vt d
load net {a:rsc.AWLEN(2)} -attr vt d
load net {a:rsc.AWLEN(3)} -attr vt d
load net {a:rsc.AWLEN(4)} -attr vt d
load net {a:rsc.AWLEN(5)} -attr vt d
load net {a:rsc.AWLEN(6)} -attr vt d
load net {a:rsc.AWLEN(7)} -attr vt d
load netBundle {a:rsc.AWLEN} 8 {a:rsc.AWLEN(0)} {a:rsc.AWLEN(1)} {a:rsc.AWLEN(2)} {a:rsc.AWLEN(3)} {a:rsc.AWLEN(4)} {a:rsc.AWLEN(5)} {a:rsc.AWLEN(6)} {a:rsc.AWLEN(7)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-368 -attr oid 365 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(0)} -port {a:rsc.AWLEN(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(1)} -port {a:rsc.AWLEN(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(2)} -port {a:rsc.AWLEN(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(3)} -port {a:rsc.AWLEN(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(4)} -port {a:rsc.AWLEN(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(5)} -port {a:rsc.AWLEN(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(6)} -port {a:rsc.AWLEN(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(7)} -port {a:rsc.AWLEN(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWADDR(0)} -attr vt d
load net {a:rsc.AWADDR(1)} -attr vt d
load net {a:rsc.AWADDR(2)} -attr vt d
load net {a:rsc.AWADDR(3)} -attr vt d
load net {a:rsc.AWADDR(4)} -attr vt d
load net {a:rsc.AWADDR(5)} -attr vt d
load net {a:rsc.AWADDR(6)} -attr vt d
load net {a:rsc.AWADDR(7)} -attr vt d
load net {a:rsc.AWADDR(8)} -attr vt d
load net {a:rsc.AWADDR(9)} -attr vt d
load net {a:rsc.AWADDR(10)} -attr vt d
load net {a:rsc.AWADDR(11)} -attr vt d
load net {a:rsc.AWADDR(12)} -attr vt d
load net {a:rsc.AWADDR(13)} -attr vt d
load net {a:rsc.AWADDR(14)} -attr vt d
load net {a:rsc.AWADDR(15)} -attr vt d
load net {a:rsc.AWADDR(16)} -attr vt d
load net {a:rsc.AWADDR(17)} -attr vt d
load net {a:rsc.AWADDR(18)} -attr vt d
load net {a:rsc.AWADDR(19)} -attr vt d
load net {a:rsc.AWADDR(20)} -attr vt d
load net {a:rsc.AWADDR(21)} -attr vt d
load net {a:rsc.AWADDR(22)} -attr vt d
load net {a:rsc.AWADDR(23)} -attr vt d
load net {a:rsc.AWADDR(24)} -attr vt d
load net {a:rsc.AWADDR(25)} -attr vt d
load net {a:rsc.AWADDR(26)} -attr vt d
load net {a:rsc.AWADDR(27)} -attr vt d
load net {a:rsc.AWADDR(28)} -attr vt d
load net {a:rsc.AWADDR(29)} -attr vt d
load net {a:rsc.AWADDR(30)} -attr vt d
load net {a:rsc.AWADDR(31)} -attr vt d
load netBundle {a:rsc.AWADDR} 32 {a:rsc.AWADDR(0)} {a:rsc.AWADDR(1)} {a:rsc.AWADDR(2)} {a:rsc.AWADDR(3)} {a:rsc.AWADDR(4)} {a:rsc.AWADDR(5)} {a:rsc.AWADDR(6)} {a:rsc.AWADDR(7)} {a:rsc.AWADDR(8)} {a:rsc.AWADDR(9)} {a:rsc.AWADDR(10)} {a:rsc.AWADDR(11)} {a:rsc.AWADDR(12)} {a:rsc.AWADDR(13)} {a:rsc.AWADDR(14)} {a:rsc.AWADDR(15)} {a:rsc.AWADDR(16)} {a:rsc.AWADDR(17)} {a:rsc.AWADDR(18)} {a:rsc.AWADDR(19)} {a:rsc.AWADDR(20)} {a:rsc.AWADDR(21)} {a:rsc.AWADDR(22)} {a:rsc.AWADDR(23)} {a:rsc.AWADDR(24)} {a:rsc.AWADDR(25)} {a:rsc.AWADDR(26)} {a:rsc.AWADDR(27)} {a:rsc.AWADDR(28)} {a:rsc.AWADDR(29)} {a:rsc.AWADDR(30)} {a:rsc.AWADDR(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-369 -attr oid 366 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(0)} -port {a:rsc.AWADDR(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(1)} -port {a:rsc.AWADDR(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(2)} -port {a:rsc.AWADDR(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(3)} -port {a:rsc.AWADDR(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(4)} -port {a:rsc.AWADDR(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(5)} -port {a:rsc.AWADDR(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(6)} -port {a:rsc.AWADDR(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(7)} -port {a:rsc.AWADDR(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(8)} -port {a:rsc.AWADDR(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(9)} -port {a:rsc.AWADDR(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(10)} -port {a:rsc.AWADDR(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(11)} -port {a:rsc.AWADDR(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(12)} -port {a:rsc.AWADDR(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(13)} -port {a:rsc.AWADDR(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(14)} -port {a:rsc.AWADDR(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(15)} -port {a:rsc.AWADDR(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(16)} -port {a:rsc.AWADDR(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(17)} -port {a:rsc.AWADDR(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(18)} -port {a:rsc.AWADDR(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(19)} -port {a:rsc.AWADDR(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(20)} -port {a:rsc.AWADDR(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(21)} -port {a:rsc.AWADDR(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(22)} -port {a:rsc.AWADDR(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(23)} -port {a:rsc.AWADDR(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(24)} -port {a:rsc.AWADDR(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(25)} -port {a:rsc.AWADDR(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(26)} -port {a:rsc.AWADDR(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(27)} -port {a:rsc.AWADDR(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(28)} -port {a:rsc.AWADDR(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(29)} -port {a:rsc.AWADDR(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(30)} -port {a:rsc.AWADDR(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(31)} -port {a:rsc.AWADDR(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-370 -attr oid 367 -attr vt d
load net {a:rsc.AWID} -port {a:rsc.AWID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-371 -attr oid 368 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWID}
load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-372 -attr oid 369 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-373 -attr oid 370 -attr vt d
load net {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-374 -attr oid 371 -attr vt d
load net {a:rsci.oswt} -port {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-375 -attr oid 372 -attr vt d
load net {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-376 -attr oid 373 -attr vt d
load net {a:rsci.wen_comp} -port {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-377 -attr oid 374 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.wen_comp}
load net {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-378 -attr oid 375 -attr vt d
load net {a:rsci.oswt#1} -port {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-379 -attr oid 376 -attr vt d
load net {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-380 -attr oid 377 -attr vt d
load net {a:rsci.wen_comp#1} -port {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-381 -attr oid 378 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.wen_comp#1}
load net {a:rsci.m_waddr.core(0)} -attr vt d
load net {a:rsci.m_waddr.core(1)} -attr vt d
load net {a:rsci.m_waddr.core(2)} -attr vt d
load net {a:rsci.m_waddr.core(3)} -attr vt d
load netBundle {a:rsci.m_waddr.core} 4 {a:rsci.m_waddr.core(0)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-382 -attr oid 379 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(0)} -port {a:rsci.m_waddr.core(0)} -attr vt d
load net {a:rsci.m_waddr.core(1)} -port {a:rsci.m_waddr.core(1)} -attr vt d
load net {a:rsci.m_waddr.core(2)} -port {a:rsci.m_waddr.core(2)} -attr vt d
load net {a:rsci.m_waddr.core(3)} -port {a:rsci.m_waddr.core(3)} -attr vt d
load netBundle {a:rsci.m_waddr.core} 4 {a:rsci.m_waddr.core(0)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-383 -attr oid 380 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr.core}
load net {a:rsci.m_raddr.core(0)} -attr vt d
load net {a:rsci.m_raddr.core(1)} -attr vt d
load net {a:rsci.m_raddr.core(2)} -attr vt d
load net {a:rsci.m_raddr.core(3)} -attr vt d
load netBundle {a:rsci.m_raddr.core} 4 {a:rsci.m_raddr.core(0)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-384 -attr oid 381 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(0)} -port {a:rsci.m_raddr.core(0)} -attr vt d
load net {a:rsci.m_raddr.core(1)} -port {a:rsci.m_raddr.core(1)} -attr vt d
load net {a:rsci.m_raddr.core(2)} -port {a:rsci.m_raddr.core(2)} -attr vt d
load net {a:rsci.m_raddr.core(3)} -port {a:rsci.m_raddr.core(3)} -attr vt d
load netBundle {a:rsci.m_raddr.core} 4 {a:rsci.m_raddr.core(0)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-385 -attr oid 382 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr.core}
load net {a:rsci.m_din.mxwt(0)} -attr vt d
load net {a:rsci.m_din.mxwt(1)} -attr vt d
load net {a:rsci.m_din.mxwt(2)} -attr vt d
load net {a:rsci.m_din.mxwt(3)} -attr vt d
load net {a:rsci.m_din.mxwt(4)} -attr vt d
load net {a:rsci.m_din.mxwt(5)} -attr vt d
load net {a:rsci.m_din.mxwt(6)} -attr vt d
load net {a:rsci.m_din.mxwt(7)} -attr vt d
load net {a:rsci.m_din.mxwt(8)} -attr vt d
load net {a:rsci.m_din.mxwt(9)} -attr vt d
load net {a:rsci.m_din.mxwt(10)} -attr vt d
load net {a:rsci.m_din.mxwt(11)} -attr vt d
load net {a:rsci.m_din.mxwt(12)} -attr vt d
load net {a:rsci.m_din.mxwt(13)} -attr vt d
load net {a:rsci.m_din.mxwt(14)} -attr vt d
load net {a:rsci.m_din.mxwt(15)} -attr vt d
load net {a:rsci.m_din.mxwt(16)} -attr vt d
load net {a:rsci.m_din.mxwt(17)} -attr vt d
load net {a:rsci.m_din.mxwt(18)} -attr vt d
load net {a:rsci.m_din.mxwt(19)} -attr vt d
load net {a:rsci.m_din.mxwt(20)} -attr vt d
load net {a:rsci.m_din.mxwt(21)} -attr vt d
load net {a:rsci.m_din.mxwt(22)} -attr vt d
load net {a:rsci.m_din.mxwt(23)} -attr vt d
load net {a:rsci.m_din.mxwt(24)} -attr vt d
load net {a:rsci.m_din.mxwt(25)} -attr vt d
load net {a:rsci.m_din.mxwt(26)} -attr vt d
load net {a:rsci.m_din.mxwt(27)} -attr vt d
load net {a:rsci.m_din.mxwt(28)} -attr vt d
load net {a:rsci.m_din.mxwt(29)} -attr vt d
load net {a:rsci.m_din.mxwt(30)} -attr vt d
load net {a:rsci.m_din.mxwt(31)} -attr vt d
load netBundle {a:rsci.m_din.mxwt} 32 {a:rsci.m_din.mxwt(0)} {a:rsci.m_din.mxwt(1)} {a:rsci.m_din.mxwt(2)} {a:rsci.m_din.mxwt(3)} {a:rsci.m_din.mxwt(4)} {a:rsci.m_din.mxwt(5)} {a:rsci.m_din.mxwt(6)} {a:rsci.m_din.mxwt(7)} {a:rsci.m_din.mxwt(8)} {a:rsci.m_din.mxwt(9)} {a:rsci.m_din.mxwt(10)} {a:rsci.m_din.mxwt(11)} {a:rsci.m_din.mxwt(12)} {a:rsci.m_din.mxwt(13)} {a:rsci.m_din.mxwt(14)} {a:rsci.m_din.mxwt(15)} {a:rsci.m_din.mxwt(16)} {a:rsci.m_din.mxwt(17)} {a:rsci.m_din.mxwt(18)} {a:rsci.m_din.mxwt(19)} {a:rsci.m_din.mxwt(20)} {a:rsci.m_din.mxwt(21)} {a:rsci.m_din.mxwt(22)} {a:rsci.m_din.mxwt(23)} {a:rsci.m_din.mxwt(24)} {a:rsci.m_din.mxwt(25)} {a:rsci.m_din.mxwt(26)} {a:rsci.m_din.mxwt(27)} {a:rsci.m_din.mxwt(28)} {a:rsci.m_din.mxwt(29)} {a:rsci.m_din.mxwt(30)} {a:rsci.m_din.mxwt(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-386 -attr oid 383 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(0)} -port {a:rsci.m_din.mxwt(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(1)} -port {a:rsci.m_din.mxwt(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(2)} -port {a:rsci.m_din.mxwt(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(3)} -port {a:rsci.m_din.mxwt(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(4)} -port {a:rsci.m_din.mxwt(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(5)} -port {a:rsci.m_din.mxwt(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(6)} -port {a:rsci.m_din.mxwt(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(7)} -port {a:rsci.m_din.mxwt(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(8)} -port {a:rsci.m_din.mxwt(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(9)} -port {a:rsci.m_din.mxwt(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(10)} -port {a:rsci.m_din.mxwt(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(11)} -port {a:rsci.m_din.mxwt(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(12)} -port {a:rsci.m_din.mxwt(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(13)} -port {a:rsci.m_din.mxwt(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(14)} -port {a:rsci.m_din.mxwt(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(15)} -port {a:rsci.m_din.mxwt(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(16)} -port {a:rsci.m_din.mxwt(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(17)} -port {a:rsci.m_din.mxwt(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(18)} -port {a:rsci.m_din.mxwt(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(19)} -port {a:rsci.m_din.mxwt(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(20)} -port {a:rsci.m_din.mxwt(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(21)} -port {a:rsci.m_din.mxwt(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(22)} -port {a:rsci.m_din.mxwt(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(23)} -port {a:rsci.m_din.mxwt(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(24)} -port {a:rsci.m_din.mxwt(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(25)} -port {a:rsci.m_din.mxwt(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(26)} -port {a:rsci.m_din.mxwt(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(27)} -port {a:rsci.m_din.mxwt(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(28)} -port {a:rsci.m_din.mxwt(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(29)} -port {a:rsci.m_din.mxwt(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(30)} -port {a:rsci.m_din.mxwt(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(31)} -port {a:rsci.m_din.mxwt(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_dout.core(0)} -attr vt d
load net {a:rsci.m_dout.core(1)} -attr vt d
load net {a:rsci.m_dout.core(2)} -attr vt d
load net {a:rsci.m_dout.core(3)} -attr vt d
load net {a:rsci.m_dout.core(4)} -attr vt d
load net {a:rsci.m_dout.core(5)} -attr vt d
load net {a:rsci.m_dout.core(6)} -attr vt d
load net {a:rsci.m_dout.core(7)} -attr vt d
load net {a:rsci.m_dout.core(8)} -attr vt d
load net {a:rsci.m_dout.core(9)} -attr vt d
load net {a:rsci.m_dout.core(10)} -attr vt d
load net {a:rsci.m_dout.core(11)} -attr vt d
load net {a:rsci.m_dout.core(12)} -attr vt d
load net {a:rsci.m_dout.core(13)} -attr vt d
load net {a:rsci.m_dout.core(14)} -attr vt d
load net {a:rsci.m_dout.core(15)} -attr vt d
load net {a:rsci.m_dout.core(16)} -attr vt d
load net {a:rsci.m_dout.core(17)} -attr vt d
load net {a:rsci.m_dout.core(18)} -attr vt d
load net {a:rsci.m_dout.core(19)} -attr vt d
load net {a:rsci.m_dout.core(20)} -attr vt d
load net {a:rsci.m_dout.core(21)} -attr vt d
load net {a:rsci.m_dout.core(22)} -attr vt d
load net {a:rsci.m_dout.core(23)} -attr vt d
load net {a:rsci.m_dout.core(24)} -attr vt d
load net {a:rsci.m_dout.core(25)} -attr vt d
load net {a:rsci.m_dout.core(26)} -attr vt d
load net {a:rsci.m_dout.core(27)} -attr vt d
load net {a:rsci.m_dout.core(28)} -attr vt d
load net {a:rsci.m_dout.core(29)} -attr vt d
load net {a:rsci.m_dout.core(30)} -attr vt d
load net {a:rsci.m_dout.core(31)} -attr vt d
load netBundle {a:rsci.m_dout.core} 32 {a:rsci.m_dout.core(0)} {a:rsci.m_dout.core(1)} {a:rsci.m_dout.core(2)} {a:rsci.m_dout.core(3)} {a:rsci.m_dout.core(4)} {a:rsci.m_dout.core(5)} {a:rsci.m_dout.core(6)} {a:rsci.m_dout.core(7)} {a:rsci.m_dout.core(8)} {a:rsci.m_dout.core(9)} {a:rsci.m_dout.core(10)} {a:rsci.m_dout.core(11)} {a:rsci.m_dout.core(12)} {a:rsci.m_dout.core(13)} {a:rsci.m_dout.core(14)} {a:rsci.m_dout.core(15)} {a:rsci.m_dout.core(16)} {a:rsci.m_dout.core(17)} {a:rsci.m_dout.core(18)} {a:rsci.m_dout.core(19)} {a:rsci.m_dout.core(20)} {a:rsci.m_dout.core(21)} {a:rsci.m_dout.core(22)} {a:rsci.m_dout.core(23)} {a:rsci.m_dout.core(24)} {a:rsci.m_dout.core(25)} {a:rsci.m_dout.core(26)} {a:rsci.m_dout.core(27)} {a:rsci.m_dout.core(28)} {a:rsci.m_dout.core(29)} {a:rsci.m_dout.core(30)} {a:rsci.m_dout.core(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-387 -attr oid 384 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(0)} -port {a:rsci.m_dout.core(0)} -attr vt d
load net {a:rsci.m_dout.core(1)} -port {a:rsci.m_dout.core(1)} -attr vt d
load net {a:rsci.m_dout.core(2)} -port {a:rsci.m_dout.core(2)} -attr vt d
load net {a:rsci.m_dout.core(3)} -port {a:rsci.m_dout.core(3)} -attr vt d
load net {a:rsci.m_dout.core(4)} -port {a:rsci.m_dout.core(4)} -attr vt d
load net {a:rsci.m_dout.core(5)} -port {a:rsci.m_dout.core(5)} -attr vt d
load net {a:rsci.m_dout.core(6)} -port {a:rsci.m_dout.core(6)} -attr vt d
load net {a:rsci.m_dout.core(7)} -port {a:rsci.m_dout.core(7)} -attr vt d
load net {a:rsci.m_dout.core(8)} -port {a:rsci.m_dout.core(8)} -attr vt d
load net {a:rsci.m_dout.core(9)} -port {a:rsci.m_dout.core(9)} -attr vt d
load net {a:rsci.m_dout.core(10)} -port {a:rsci.m_dout.core(10)} -attr vt d
load net {a:rsci.m_dout.core(11)} -port {a:rsci.m_dout.core(11)} -attr vt d
load net {a:rsci.m_dout.core(12)} -port {a:rsci.m_dout.core(12)} -attr vt d
load net {a:rsci.m_dout.core(13)} -port {a:rsci.m_dout.core(13)} -attr vt d
load net {a:rsci.m_dout.core(14)} -port {a:rsci.m_dout.core(14)} -attr vt d
load net {a:rsci.m_dout.core(15)} -port {a:rsci.m_dout.core(15)} -attr vt d
load net {a:rsci.m_dout.core(16)} -port {a:rsci.m_dout.core(16)} -attr vt d
load net {a:rsci.m_dout.core(17)} -port {a:rsci.m_dout.core(17)} -attr vt d
load net {a:rsci.m_dout.core(18)} -port {a:rsci.m_dout.core(18)} -attr vt d
load net {a:rsci.m_dout.core(19)} -port {a:rsci.m_dout.core(19)} -attr vt d
load net {a:rsci.m_dout.core(20)} -port {a:rsci.m_dout.core(20)} -attr vt d
load net {a:rsci.m_dout.core(21)} -port {a:rsci.m_dout.core(21)} -attr vt d
load net {a:rsci.m_dout.core(22)} -port {a:rsci.m_dout.core(22)} -attr vt d
load net {a:rsci.m_dout.core(23)} -port {a:rsci.m_dout.core(23)} -attr vt d
load net {a:rsci.m_dout.core(24)} -port {a:rsci.m_dout.core(24)} -attr vt d
load net {a:rsci.m_dout.core(25)} -port {a:rsci.m_dout.core(25)} -attr vt d
load net {a:rsci.m_dout.core(26)} -port {a:rsci.m_dout.core(26)} -attr vt d
load net {a:rsci.m_dout.core(27)} -port {a:rsci.m_dout.core(27)} -attr vt d
load net {a:rsci.m_dout.core(28)} -port {a:rsci.m_dout.core(28)} -attr vt d
load net {a:rsci.m_dout.core(29)} -port {a:rsci.m_dout.core(29)} -attr vt d
load net {a:rsci.m_dout.core(30)} -port {a:rsci.m_dout.core(30)} -attr vt d
load net {a:rsci.m_dout.core(31)} -port {a:rsci.m_dout.core(31)} -attr vt d
load netBundle {a:rsci.m_dout.core} 32 {a:rsci.m_dout.core(0)} {a:rsci.m_dout.core(1)} {a:rsci.m_dout.core(2)} {a:rsci.m_dout.core(3)} {a:rsci.m_dout.core(4)} {a:rsci.m_dout.core(5)} {a:rsci.m_dout.core(6)} {a:rsci.m_dout.core(7)} {a:rsci.m_dout.core(8)} {a:rsci.m_dout.core(9)} {a:rsci.m_dout.core(10)} {a:rsci.m_dout.core(11)} {a:rsci.m_dout.core(12)} {a:rsci.m_dout.core(13)} {a:rsci.m_dout.core(14)} {a:rsci.m_dout.core(15)} {a:rsci.m_dout.core(16)} {a:rsci.m_dout.core(17)} {a:rsci.m_dout.core(18)} {a:rsci.m_dout.core(19)} {a:rsci.m_dout.core(20)} {a:rsci.m_dout.core(21)} {a:rsci.m_dout.core(22)} {a:rsci.m_dout.core(23)} {a:rsci.m_dout.core(24)} {a:rsci.m_dout.core(25)} {a:rsci.m_dout.core(26)} {a:rsci.m_dout.core(27)} {a:rsci.m_dout.core(28)} {a:rsci.m_dout.core(29)} {a:rsci.m_dout.core(30)} {a:rsci.m_dout.core(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-388 -attr oid 385 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load inst "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" "axi_test:core:a:rsci:a:rsc.@:wait_ctrl" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-389 -attr oid 386 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst} -attr area 6.000000 -attr delay 0.532052 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_ctrl"
load net {core.wen} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-390 -attr oid 387 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/core.wen}
load net {a:rsci.oswt} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-391 -attr oid 388 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.oswt}
load net {a:rsci.oswt#1} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-392 -attr oid 389 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.oswt#1}
load net {a:rsci.biwt} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-393 -attr oid 390 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.biwt}
load net {a:rsci.bdwt} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-394 -attr oid 391 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.bdwt}
load net {a:rsci.bcwt} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-395 -attr oid 392 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.bcwt}
load net {a:rsci.m_re.core.sct} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.m_re.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-396 -attr oid 393 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_re.core.sct}
load net {a:rsci.biwt#1} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.biwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-397 -attr oid 394 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.biwt#1}
load net {a:rsci.bdwt#2} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.bdwt#2} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-398 -attr oid 395 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.bdwt#2}
load net {a:rsci.bcwt#1} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.bcwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-399 -attr oid 396 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.bcwt#1}
load net {a:rsci.m_we.core.sct} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.m_we.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-400 -attr oid 397 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_we.core.sct}
load net {a:rsci.m_wrdy} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.m_wrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-401 -attr oid 398 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_wrdy}
load net {a:rsci.m_rrdy} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_ctrl:inst" {a:rsci.m_rrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-402 -attr oid 399 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_rrdy}
load inst "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" "axi_test:core:a:rsci:a:rsc.@:wait_dp" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-403 -attr oid 400 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp:inst} -attr area 78.004000 -attr delay 0.368591 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsci/axi_test:core:a:rsci:a:rsc.@:wait_dp"
load net {clk} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-404 -attr oid 401 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/clk}
load net {rst} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-405 -attr oid 402 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/rst}
load net {a:rsci.oswt} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-406 -attr oid 403 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.oswt}
load net {a:rsci.wen_comp} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-407 -attr oid 404 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.wen_comp}
load net {a:rsci.oswt#1} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-408 -attr oid 405 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.oswt#1}
load net {a:rsci.wen_comp#1} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-409 -attr oid 406 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.wen_comp#1}
load net {a:rsci.m_waddr.core(0)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr.core(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(1)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr.core(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(2)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr.core(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(3)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr.core(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr.core}
load net {a:rsci.m_raddr.core(0)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr.core(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(1)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr.core(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(2)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr.core(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(3)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr.core(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr.core}
load net {a:rsci.m_din.mxwt(0)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(1)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(2)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(3)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(4)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(5)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(6)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(7)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(8)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(9)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(10)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(11)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(12)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(13)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(14)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(15)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(16)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(17)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(18)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(19)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(20)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(21)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(22)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(23)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(24)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(25)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(26)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(27)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(28)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(29)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(30)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(31)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din.mxwt(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din.mxwt}
load net {a:rsci.m_dout.core(0)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(1)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(2)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(3)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(4)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(5)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(6)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(7)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(8)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(9)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(10)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(11)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(12)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(13)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(14)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(15)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(16)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(17)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(18)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(19)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(20)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(21)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(22)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(23)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(24)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(25)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(26)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(27)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(28)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(29)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(30)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.m_dout.core(31)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout.core(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout.core}
load net {a:rsci.biwt} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-410 -attr oid 407 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.biwt}
load net {a:rsci.bdwt} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-411 -attr oid 408 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.bdwt}
load net {a:rsci.bcwt} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-412 -attr oid 409 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.bcwt}
load net {a:rsci.biwt#1} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.biwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-413 -attr oid 410 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.biwt#1}
load net {a:rsci.bdwt#2} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.bdwt#2} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-414 -attr oid 411 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.bdwt#2}
load net {a:rsci.bcwt#1} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.bcwt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-415 -attr oid 412 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.bcwt#1}
load net {a:rsci.m_waddr(0)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_waddr(1)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_waddr(2)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_waddr(3)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_we.core.sct} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_waddr.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-416 -attr oid 413 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_we.core.sct}
load net {a:rsci.m_raddr(0)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {a:rsci.m_raddr(1)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {a:rsci.m_raddr(2)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {a:rsci.m_raddr(3)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {a:rsci.m_re.core.sct} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_raddr.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-417 -attr oid 414 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_re.core.sct}
load net {a:rsci.m_din(0)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(1)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(2)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(3)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(4)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(5)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(6)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(7)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(8)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(9)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(10)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(11)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(12)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(13)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(14)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(15)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(16)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(17)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(18)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(19)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(20)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(21)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(22)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(23)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(24)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(25)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(26)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(27)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(28)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(29)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(30)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(31)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_din(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_dout(0)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(1)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(2)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(3)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(4)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(5)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(6)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(7)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(8)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(9)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(10)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(11)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(12)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(13)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(14)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(15)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(16)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(17)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(18)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(19)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(20)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(21)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(22)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(23)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(24)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(25)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(26)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(27)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(28)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(29)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(30)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(31)} -pin  "axi_test:core:a:rsci:a:rsc.@:wait_dp:inst" {a:rsci.m_dout(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load inst "a:rsci" "amba.ccs_axi4_master" "amba.ccs_axi4_master(2,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0)" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-418 -attr oid 415 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci} -attr area 9600.000000 -attr delay 0.634615 -attr qmod "amba.ccs_axi4_master(2,0,16,32,32,4,0,0,0,0,32,32,1,1,1,0,0,0,0)"
load net {clk} -pin  "a:rsci" {ACLK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-419 -attr oid 416 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/clk}
load net {PWR} -pin  "a:rsci" {ARESETn} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-420 -attr oid 417 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/1}
load net {a:rsc.AWID} -pin  "a:rsci" {AWID(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWID}
load net {a:rsc.AWADDR(0)} -pin  "a:rsci" {AWADDR(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(1)} -pin  "a:rsci" {AWADDR(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(2)} -pin  "a:rsci" {AWADDR(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(3)} -pin  "a:rsci" {AWADDR(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(4)} -pin  "a:rsci" {AWADDR(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(5)} -pin  "a:rsci" {AWADDR(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(6)} -pin  "a:rsci" {AWADDR(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(7)} -pin  "a:rsci" {AWADDR(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(8)} -pin  "a:rsci" {AWADDR(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(9)} -pin  "a:rsci" {AWADDR(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(10)} -pin  "a:rsci" {AWADDR(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(11)} -pin  "a:rsci" {AWADDR(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(12)} -pin  "a:rsci" {AWADDR(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(13)} -pin  "a:rsci" {AWADDR(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(14)} -pin  "a:rsci" {AWADDR(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(15)} -pin  "a:rsci" {AWADDR(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(16)} -pin  "a:rsci" {AWADDR(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(17)} -pin  "a:rsci" {AWADDR(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(18)} -pin  "a:rsci" {AWADDR(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(19)} -pin  "a:rsci" {AWADDR(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(20)} -pin  "a:rsci" {AWADDR(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(21)} -pin  "a:rsci" {AWADDR(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(22)} -pin  "a:rsci" {AWADDR(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(23)} -pin  "a:rsci" {AWADDR(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(24)} -pin  "a:rsci" {AWADDR(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(25)} -pin  "a:rsci" {AWADDR(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(26)} -pin  "a:rsci" {AWADDR(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(27)} -pin  "a:rsci" {AWADDR(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(28)} -pin  "a:rsci" {AWADDR(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(29)} -pin  "a:rsci" {AWADDR(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(30)} -pin  "a:rsci" {AWADDR(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWADDR(31)} -pin  "a:rsci" {AWADDR(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWADDR}
load net {a:rsc.AWLEN(0)} -pin  "a:rsci" {AWLEN(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(1)} -pin  "a:rsci" {AWLEN(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(2)} -pin  "a:rsci" {AWLEN(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(3)} -pin  "a:rsci" {AWLEN(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(4)} -pin  "a:rsci" {AWLEN(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(5)} -pin  "a:rsci" {AWLEN(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(6)} -pin  "a:rsci" {AWLEN(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWLEN(7)} -pin  "a:rsci" {AWLEN(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLEN}
load net {a:rsc.AWSIZE(0)} -pin  "a:rsci" {AWSIZE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(1)} -pin  "a:rsci" {AWSIZE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(2)} -pin  "a:rsci" {AWSIZE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWSIZE}
load net {a:rsc.AWBURST(0)} -pin  "a:rsci" {AWBURST(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWBURST}
load net {a:rsc.AWBURST(1)} -pin  "a:rsci" {AWBURST(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWBURST}
load net {a:rsc.AWLOCK} -pin  "a:rsci" {AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-421 -attr oid 418 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWLOCK}
load net {a:rsc.AWCACHE(0)} -pin  "a:rsci" {AWCACHE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(1)} -pin  "a:rsci" {AWCACHE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(2)} -pin  "a:rsci" {AWCACHE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(3)} -pin  "a:rsci" {AWCACHE(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWCACHE}
load net {a:rsc.AWPROT(0)} -pin  "a:rsci" {AWPROT(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWPROT}
load net {a:rsc.AWPROT(1)} -pin  "a:rsci" {AWPROT(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWPROT}
load net {a:rsc.AWPROT(2)} -pin  "a:rsci" {AWPROT(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWPROT}
load net {a:rsc.AWQOS(0)} -pin  "a:rsci" {AWQOS(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWQOS(1)} -pin  "a:rsci" {AWQOS(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWQOS(2)} -pin  "a:rsci" {AWQOS(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWQOS(3)} -pin  "a:rsci" {AWQOS(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWQOS}
load net {a:rsc.AWREGION(0)} -pin  "a:rsci" {AWREGION(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWREGION(1)} -pin  "a:rsci" {AWREGION(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWREGION(2)} -pin  "a:rsci" {AWREGION(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWREGION(3)} -pin  "a:rsci" {AWREGION(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREGION}
load net {a:rsc.AWUSER} -pin  "a:rsci" {AWUSER(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWUSER}
load net {a:rsc.AWVALID} -pin  "a:rsci" {AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-422 -attr oid 419 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWVALID}
load net {a:rsc.AWREADY} -pin  "a:rsci" {AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-423 -attr oid 420 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.AWREADY}
load net {a:rsc.WDATA(0)} -pin  "a:rsci" {WDATA(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(1)} -pin  "a:rsci" {WDATA(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(2)} -pin  "a:rsci" {WDATA(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(3)} -pin  "a:rsci" {WDATA(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(4)} -pin  "a:rsci" {WDATA(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(5)} -pin  "a:rsci" {WDATA(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(6)} -pin  "a:rsci" {WDATA(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(7)} -pin  "a:rsci" {WDATA(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(8)} -pin  "a:rsci" {WDATA(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(9)} -pin  "a:rsci" {WDATA(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(10)} -pin  "a:rsci" {WDATA(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(11)} -pin  "a:rsci" {WDATA(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(12)} -pin  "a:rsci" {WDATA(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(13)} -pin  "a:rsci" {WDATA(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(14)} -pin  "a:rsci" {WDATA(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(15)} -pin  "a:rsci" {WDATA(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(16)} -pin  "a:rsci" {WDATA(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(17)} -pin  "a:rsci" {WDATA(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(18)} -pin  "a:rsci" {WDATA(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(19)} -pin  "a:rsci" {WDATA(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(20)} -pin  "a:rsci" {WDATA(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(21)} -pin  "a:rsci" {WDATA(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(22)} -pin  "a:rsci" {WDATA(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(23)} -pin  "a:rsci" {WDATA(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(24)} -pin  "a:rsci" {WDATA(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(25)} -pin  "a:rsci" {WDATA(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(26)} -pin  "a:rsci" {WDATA(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(27)} -pin  "a:rsci" {WDATA(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(28)} -pin  "a:rsci" {WDATA(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(29)} -pin  "a:rsci" {WDATA(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(30)} -pin  "a:rsci" {WDATA(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WDATA(31)} -pin  "a:rsci" {WDATA(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WDATA}
load net {a:rsc.WSTRB(0)} -pin  "a:rsci" {WSTRB(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WSTRB(1)} -pin  "a:rsci" {WSTRB(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WSTRB(2)} -pin  "a:rsci" {WSTRB(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WSTRB(3)} -pin  "a:rsci" {WSTRB(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WSTRB}
load net {a:rsc.WLAST} -pin  "a:rsci" {WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-424 -attr oid 421 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WLAST}
load net {a:rsc.WUSER} -pin  "a:rsci" {WUSER(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WUSER}
load net {a:rsc.WVALID} -pin  "a:rsci" {WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-425 -attr oid 422 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WVALID}
load net {a:rsc.WREADY} -pin  "a:rsci" {WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-426 -attr oid 423 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.WREADY}
load net {a:rsc.BID} -pin  "a:rsci" {BID(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BID}
load net {a:rsc.BRESP(0)} -pin  "a:rsci" {BRESP(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BRESP}
load net {a:rsc.BRESP(1)} -pin  "a:rsci" {BRESP(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BRESP}
load net {a:rsc.BUSER} -pin  "a:rsci" {BUSER(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BUSER}
load net {a:rsc.BVALID} -pin  "a:rsci" {BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-427 -attr oid 424 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BVALID}
load net {a:rsc.BREADY} -pin  "a:rsci" {BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-428 -attr oid 425 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.BREADY}
load net {a:rsc.ARID} -pin  "a:rsci" {ARID(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARID}
load net {a:rsc.ARADDR(0)} -pin  "a:rsci" {ARADDR(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(1)} -pin  "a:rsci" {ARADDR(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(2)} -pin  "a:rsci" {ARADDR(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(3)} -pin  "a:rsci" {ARADDR(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(4)} -pin  "a:rsci" {ARADDR(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(5)} -pin  "a:rsci" {ARADDR(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(6)} -pin  "a:rsci" {ARADDR(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(7)} -pin  "a:rsci" {ARADDR(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(8)} -pin  "a:rsci" {ARADDR(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(9)} -pin  "a:rsci" {ARADDR(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(10)} -pin  "a:rsci" {ARADDR(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(11)} -pin  "a:rsci" {ARADDR(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(12)} -pin  "a:rsci" {ARADDR(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(13)} -pin  "a:rsci" {ARADDR(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(14)} -pin  "a:rsci" {ARADDR(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(15)} -pin  "a:rsci" {ARADDR(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(16)} -pin  "a:rsci" {ARADDR(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(17)} -pin  "a:rsci" {ARADDR(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(18)} -pin  "a:rsci" {ARADDR(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(19)} -pin  "a:rsci" {ARADDR(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(20)} -pin  "a:rsci" {ARADDR(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(21)} -pin  "a:rsci" {ARADDR(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(22)} -pin  "a:rsci" {ARADDR(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(23)} -pin  "a:rsci" {ARADDR(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(24)} -pin  "a:rsci" {ARADDR(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(25)} -pin  "a:rsci" {ARADDR(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(26)} -pin  "a:rsci" {ARADDR(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(27)} -pin  "a:rsci" {ARADDR(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(28)} -pin  "a:rsci" {ARADDR(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(29)} -pin  "a:rsci" {ARADDR(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(30)} -pin  "a:rsci" {ARADDR(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARADDR(31)} -pin  "a:rsci" {ARADDR(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARADDR}
load net {a:rsc.ARLEN(0)} -pin  "a:rsci" {ARLEN(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(1)} -pin  "a:rsci" {ARLEN(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(2)} -pin  "a:rsci" {ARLEN(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(3)} -pin  "a:rsci" {ARLEN(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(4)} -pin  "a:rsci" {ARLEN(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(5)} -pin  "a:rsci" {ARLEN(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(6)} -pin  "a:rsci" {ARLEN(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARLEN(7)} -pin  "a:rsci" {ARLEN(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLEN}
load net {a:rsc.ARSIZE(0)} -pin  "a:rsci" {ARSIZE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(1)} -pin  "a:rsci" {ARSIZE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(2)} -pin  "a:rsci" {ARSIZE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARSIZE}
load net {a:rsc.ARBURST(0)} -pin  "a:rsci" {ARBURST(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARBURST}
load net {a:rsc.ARBURST(1)} -pin  "a:rsci" {ARBURST(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARBURST}
load net {a:rsc.ARLOCK} -pin  "a:rsci" {ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-429 -attr oid 426 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARLOCK}
load net {a:rsc.ARCACHE(0)} -pin  "a:rsci" {ARCACHE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(1)} -pin  "a:rsci" {ARCACHE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(2)} -pin  "a:rsci" {ARCACHE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(3)} -pin  "a:rsci" {ARCACHE(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARCACHE}
load net {a:rsc.ARPROT(0)} -pin  "a:rsci" {ARPROT(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARPROT}
load net {a:rsc.ARPROT(1)} -pin  "a:rsci" {ARPROT(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARPROT}
load net {a:rsc.ARPROT(2)} -pin  "a:rsci" {ARPROT(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARPROT}
load net {a:rsc.ARQOS(0)} -pin  "a:rsci" {ARQOS(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARQOS(1)} -pin  "a:rsci" {ARQOS(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARQOS(2)} -pin  "a:rsci" {ARQOS(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARQOS(3)} -pin  "a:rsci" {ARQOS(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARQOS}
load net {a:rsc.ARREGION(0)} -pin  "a:rsci" {ARREGION(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARREGION(1)} -pin  "a:rsci" {ARREGION(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARREGION(2)} -pin  "a:rsci" {ARREGION(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARREGION(3)} -pin  "a:rsci" {ARREGION(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREGION}
load net {a:rsc.ARUSER} -pin  "a:rsci" {ARUSER(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARUSER}
load net {a:rsc.ARVALID} -pin  "a:rsci" {ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-430 -attr oid 427 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARVALID}
load net {a:rsc.ARREADY} -pin  "a:rsci" {ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-431 -attr oid 428 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.ARREADY}
load net {a:rsc.RID} -pin  "a:rsci" {RID(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RID}
load net {a:rsc.RDATA(0)} -pin  "a:rsci" {RDATA(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(1)} -pin  "a:rsci" {RDATA(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(2)} -pin  "a:rsci" {RDATA(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(3)} -pin  "a:rsci" {RDATA(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(4)} -pin  "a:rsci" {RDATA(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(5)} -pin  "a:rsci" {RDATA(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(6)} -pin  "a:rsci" {RDATA(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(7)} -pin  "a:rsci" {RDATA(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(8)} -pin  "a:rsci" {RDATA(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(9)} -pin  "a:rsci" {RDATA(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(10)} -pin  "a:rsci" {RDATA(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(11)} -pin  "a:rsci" {RDATA(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(12)} -pin  "a:rsci" {RDATA(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(13)} -pin  "a:rsci" {RDATA(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(14)} -pin  "a:rsci" {RDATA(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(15)} -pin  "a:rsci" {RDATA(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(16)} -pin  "a:rsci" {RDATA(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(17)} -pin  "a:rsci" {RDATA(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(18)} -pin  "a:rsci" {RDATA(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(19)} -pin  "a:rsci" {RDATA(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(20)} -pin  "a:rsci" {RDATA(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(21)} -pin  "a:rsci" {RDATA(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(22)} -pin  "a:rsci" {RDATA(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(23)} -pin  "a:rsci" {RDATA(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(24)} -pin  "a:rsci" {RDATA(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(25)} -pin  "a:rsci" {RDATA(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(26)} -pin  "a:rsci" {RDATA(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(27)} -pin  "a:rsci" {RDATA(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(28)} -pin  "a:rsci" {RDATA(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(29)} -pin  "a:rsci" {RDATA(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(30)} -pin  "a:rsci" {RDATA(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RDATA(31)} -pin  "a:rsci" {RDATA(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RDATA}
load net {a:rsc.RRESP(0)} -pin  "a:rsci" {RRESP(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RRESP}
load net {a:rsc.RRESP(1)} -pin  "a:rsci" {RRESP(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RRESP}
load net {a:rsc.RLAST} -pin  "a:rsci" {RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-432 -attr oid 429 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RLAST}
load net {a:rsc.RUSER} -pin  "a:rsci" {RUSER(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RUSER}
load net {a:rsc.RVALID} -pin  "a:rsci" {RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-433 -attr oid 430 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RVALID}
load net {a:rsc.RREADY} -pin  "a:rsci" {RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-434 -attr oid 431 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.RREADY}
load net {a:rsci.m_re.core.sct} -pin  "a:rsci" {m_re} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-435 -attr oid 432 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_re.core.sct}
load net {a:rsci.m_we.core.sct} -pin  "a:rsci" {m_we} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-436 -attr oid 433 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_we.core.sct}
load net {a:rsci.m_waddr(0)} -pin  "a:rsci" {m_waddr(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_waddr(1)} -pin  "a:rsci" {m_waddr(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_waddr(2)} -pin  "a:rsci" {m_waddr(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_waddr(3)} -pin  "a:rsci" {m_waddr(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_waddr}
load net {a:rsci.m_raddr(0)} -pin  "a:rsci" {m_raddr(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {a:rsci.m_raddr(1)} -pin  "a:rsci" {m_raddr(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {a:rsci.m_raddr(2)} -pin  "a:rsci" {m_raddr(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {a:rsci.m_raddr(3)} -pin  "a:rsci" {m_raddr(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_raddr}
load net {GND} -pin  "a:rsci" {m_wburst(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(1)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(2)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(3)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(4)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(5)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(6)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(7)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(8)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(9)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(10)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(11)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(12)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(13)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(14)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(15)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(16)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(17)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(18)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(19)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(20)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(21)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(22)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(23)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(24)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(25)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(26)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(27)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(28)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(29)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(30)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_wburst(31)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(1)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(2)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(3)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(4)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(5)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(6)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(7)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(8)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(9)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(10)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(11)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(12)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(13)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(14)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(15)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(16)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(17)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(18)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(19)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(20)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(21)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(22)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(23)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(24)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(25)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(26)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(27)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(28)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(29)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(30)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {GND} -pin  "a:rsci" {m_rburst(31)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/0#10}
load net {a:rsci.m_din(0)} -pin  "a:rsci" {m_din(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(1)} -pin  "a:rsci" {m_din(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(2)} -pin  "a:rsci" {m_din(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(3)} -pin  "a:rsci" {m_din(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(4)} -pin  "a:rsci" {m_din(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(5)} -pin  "a:rsci" {m_din(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(6)} -pin  "a:rsci" {m_din(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(7)} -pin  "a:rsci" {m_din(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(8)} -pin  "a:rsci" {m_din(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(9)} -pin  "a:rsci" {m_din(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(10)} -pin  "a:rsci" {m_din(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(11)} -pin  "a:rsci" {m_din(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(12)} -pin  "a:rsci" {m_din(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(13)} -pin  "a:rsci" {m_din(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(14)} -pin  "a:rsci" {m_din(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(15)} -pin  "a:rsci" {m_din(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(16)} -pin  "a:rsci" {m_din(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(17)} -pin  "a:rsci" {m_din(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(18)} -pin  "a:rsci" {m_din(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(19)} -pin  "a:rsci" {m_din(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(20)} -pin  "a:rsci" {m_din(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(21)} -pin  "a:rsci" {m_din(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(22)} -pin  "a:rsci" {m_din(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(23)} -pin  "a:rsci" {m_din(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(24)} -pin  "a:rsci" {m_din(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(25)} -pin  "a:rsci" {m_din(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(26)} -pin  "a:rsci" {m_din(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(27)} -pin  "a:rsci" {m_din(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(28)} -pin  "a:rsci" {m_din(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(29)} -pin  "a:rsci" {m_din(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(30)} -pin  "a:rsci" {m_din(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_din(31)} -pin  "a:rsci" {m_din(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_din}
load net {a:rsci.m_dout(0)} -pin  "a:rsci" {m_dout(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(1)} -pin  "a:rsci" {m_dout(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(2)} -pin  "a:rsci" {m_dout(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(3)} -pin  "a:rsci" {m_dout(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(4)} -pin  "a:rsci" {m_dout(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(5)} -pin  "a:rsci" {m_dout(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(6)} -pin  "a:rsci" {m_dout(6)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(7)} -pin  "a:rsci" {m_dout(7)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(8)} -pin  "a:rsci" {m_dout(8)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(9)} -pin  "a:rsci" {m_dout(9)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(10)} -pin  "a:rsci" {m_dout(10)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(11)} -pin  "a:rsci" {m_dout(11)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(12)} -pin  "a:rsci" {m_dout(12)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(13)} -pin  "a:rsci" {m_dout(13)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(14)} -pin  "a:rsci" {m_dout(14)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(15)} -pin  "a:rsci" {m_dout(15)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(16)} -pin  "a:rsci" {m_dout(16)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(17)} -pin  "a:rsci" {m_dout(17)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(18)} -pin  "a:rsci" {m_dout(18)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(19)} -pin  "a:rsci" {m_dout(19)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(20)} -pin  "a:rsci" {m_dout(20)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(21)} -pin  "a:rsci" {m_dout(21)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(22)} -pin  "a:rsci" {m_dout(22)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(23)} -pin  "a:rsci" {m_dout(23)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(24)} -pin  "a:rsci" {m_dout(24)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(25)} -pin  "a:rsci" {m_dout(25)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(26)} -pin  "a:rsci" {m_dout(26)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(27)} -pin  "a:rsci" {m_dout(27)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(28)} -pin  "a:rsci" {m_dout(28)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(29)} -pin  "a:rsci" {m_dout(29)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(30)} -pin  "a:rsci" {m_dout(30)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_dout(31)} -pin  "a:rsci" {m_dout(31)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_dout}
load net {a:rsci.m_wrdy} -pin  "a:rsci" {m_wrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-437 -attr oid 434 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_wrdy}
load net {a:rsci.m_rrdy} -pin  "a:rsci" {m_rrdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-438 -attr oid 435 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsci.m_rrdy}
load net {a:rsc.is_idle#1} -pin  "a:rsci" {is_idle} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-439 -attr oid 436 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.is_idle#1}
load net {a:rsc.m_wCaughtUp} -pin  "a:rsci" {m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-440 -attr oid 437 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wCaughtUp}
load net {a:rsc.m_wstate(0)} -pin  "a:rsci" {m_wstate(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wstate}
load net {a:rsc.m_wstate(1)} -pin  "a:rsci" {m_wstate(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wstate}
load net {a:rsc.m_wstate(2)} -pin  "a:rsci" {m_wstate(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci/a:rsc.m_wstate}
### END MODULE 

module new "axi_test:core:complete:rsci:complete:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wen} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-441 -attr oid 438 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-442 -attr oid 439 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load port {complete:rsci.biwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-443 -attr oid 440 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load port {complete:rsci.bdwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-444 -attr oid 441 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load port {complete:rsci.bcwt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-445 -attr oid 442 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load port {complete:rsci.ivld.core.sct} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-446 -attr oid 443 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load port {complete:rsci.irdy} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-447 -attr oid 444 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-448 -attr oid 445 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-449 -attr oid 446 -attr vt d
load net {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-450 -attr oid 447 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-451 -attr oid 448 -attr vt d
load net {complete:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-452 -attr oid 449 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-453 -attr oid 450 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load net {complete:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-454 -attr oid 451 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-455 -attr oid 452 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-456 -attr oid 453 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-457 -attr oid 454 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-458 -attr oid 455 -attr vt d
load net {complete:rsci.ogwt} -port {complete:rsci.ivld.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-459 -attr oid 456 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-460 -attr oid 457 -attr vt d
load net {complete:rsci.irdy} -port {complete:rsci.irdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-461 -attr oid 458 -attr vt d
load inst "if:and#4" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-462 -attr oid 459 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:and#4} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#4" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {core.wen} -pin  "if:and#4" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/core.wen}
load net {complete:rsci.bdwt} -pin  "if:and#4" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bdwt}
load inst "if:and#5" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-463 -attr oid 460 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:and#5} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.ogwt} -pin  "if:and#5" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
load net {complete:rsci.irdy} -pin  "if:and#5" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.irdy}
load net {complete:rsci.biwt} -pin  "if:and#5" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt}
load inst "if:not#2" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-464 -attr oid 461 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {complete:rsci.bcwt} -pin  "if:not#2" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt}
load net {if:not#2.itm} -pin  "if:not#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load inst "if:and#7" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-465 -attr oid 462 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:and#7} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {complete:rsci.oswt} -pin  "if:and#7" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.oswt}
load net {if:not#2.itm} -pin  "if:and#7" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/if:not#2.itm}
load net {complete:rsci.ogwt} -pin  "if:and#7" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt}
### END MODULE 

module new "axi_test:core:complete:rsci:complete:wait_dp" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-466 -attr oid 463 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-467 -attr oid 464 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/rst}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-468 -attr oid 465 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-469 -attr oid 466 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load port {complete:rsci.biwt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-470 -attr oid 467 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load port {complete:rsci.bdwt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-471 -attr oid 468 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load port {complete:rsci.bcwt} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-472 -attr oid 469 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-473 -attr oid 470 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-474 -attr oid 471 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-475 -attr oid 472 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-476 -attr oid 473 -attr vt d
load net {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-477 -attr oid 474 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-478 -attr oid 475 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-479 -attr oid 476 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-480 -attr oid 477 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-481 -attr oid 478 -attr vt d
load net {complete:rsci.biwt} -port {complete:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-482 -attr oid 479 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-483 -attr oid 480 -attr vt d
load net {complete:rsci.bdwt} -port {complete:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-484 -attr oid 481 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-485 -attr oid 482 -attr vt d
load net {complete:rsci.bcwt} -port {complete:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-486 -attr oid 483 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:nor#4" "nor(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-487 -attr oid 484 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#4} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {complete:rsci.bcwt} -pin  "if:nor#4" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.biwt} -pin  "if:nor#4" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {if:nor#4.itm} -pin  "if:nor#4" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load inst "if:nor#3" "nor(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-488 -attr oid 485 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_nor(1,2)"
load net {if:nor#4.itm} -pin  "if:nor#3" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#4.itm}
load net {complete:rsci.bdwt} -pin  "if:nor#3" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bdwt}
load net {if:nor#3.itm} -pin  "if:nor#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load inst "reg(complete:rsci.bcwt)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-489 -attr oid 486 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {if:nor#3.itm} -pin  "reg(complete:rsci.bcwt)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:nor#3.itm}
load net {GND} -pin  "reg(complete:rsci.bcwt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/0#1}
load net {clk} -pin  "reg(complete:rsci.bcwt)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-490 -attr oid 487 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/clk}
load net {rst} -pin  "reg(complete:rsci.bcwt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/rst}
load net {complete:rsci.bcwt} -pin  "reg(complete:rsci.bcwt)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load inst "if:not#3" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-491 -attr oid 488 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:not#3} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {complete:rsci.oswt} -pin  "if:not#3" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.oswt}
load net {if:not#3.itm} -pin  "if:not#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load inst "if:or#2" "or(3,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-492 -attr oid 489 -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:or#2} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_or(1,3)"
load net {if:not#3.itm} -pin  "if:or#2" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/if:not#3.itm}
load net {complete:rsci.biwt} -pin  "if:or#2" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.biwt}
load net {complete:rsci.bcwt} -pin  "if:or#2" {A2(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt}
load net {complete:rsci.wen_comp} -pin  "if:or#2" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp}
### END MODULE 

module new "axi_test:core:complete:rsci" "orig" \
 -symlib {542d60ab-caa7-49d1-b064-5c18ba3f31a5-5 axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0T1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-493 -attr oid 490 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-494 -attr oid 491 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/rst}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-495 -attr oid 492 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-496 -attr oid 493 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.vld}
load port {core.wen} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-497 -attr oid 494 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/core.wen}
load port {complete:rsci.oswt} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-498 -attr oid 495 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.oswt}
load port {complete:rsci.wen_comp} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-499 -attr oid 496 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.wen_comp}
load symbol "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(3)" EXT boxcolor 0 \
     port {vld} output \
     port {rdy} input \
     port {ivld} input \
     port {irdy} output \

load symbol "axi_test:core:complete:rsci:complete:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.biwt} output \
     port {complete:rsci.bdwt} output \
     port {complete:rsci.bcwt} input \
     port {complete:rsci.ivld.core.sct} output \
     port {complete:rsci.irdy} input \

load symbol "axi_test:core:complete:rsci:complete:wait_dp" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \
     port {complete:rsci.biwt} input \
     port {complete:rsci.bdwt} input \
     port {complete:rsci.bcwt} output \

load net {complete:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-500 -attr oid 497 -attr vt d
load net {complete:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-501 -attr oid 498 -attr vt d
load net {complete:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-502 -attr oid 499 -attr vt d
load net {complete:rsci.ivld.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-503 -attr oid 500 -attr vt d
load net {complete:rsci.irdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-504 -attr oid 501 -attr vt d
load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-505 -attr oid 502 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-506 -attr oid 503 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-507 -attr oid 504 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-508 -attr oid 505 -attr vt d
load net {complete:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-509 -attr oid 506 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-510 -attr oid 507 -attr vt d
load net {complete:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-511 -attr oid 508 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-512 -attr oid 509 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.vld}
load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-513 -attr oid 510 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-514 -attr oid 511 -attr vt d
load net {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-515 -attr oid 512 -attr vt d
load net {complete:rsci.oswt} -port {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-516 -attr oid 513 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-517 -attr oid 514 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-518 -attr oid 515 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.wen_comp}
load inst "axi_test:core:complete:rsci:complete:wait_ctrl:inst" "axi_test:core:complete:rsci:complete:wait_ctrl" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-519 -attr oid 516 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl:inst} -attr area 3.000000 -attr delay 0.532052 -attr hier "/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_ctrl"
load net {core.wen} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-520 -attr oid 517 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/core.wen}
load net {complete:rsci.oswt} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-521 -attr oid 518 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.biwt} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-522 -attr oid 519 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-523 -attr oid 520 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-524 -attr oid 521 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.bcwt}
load net {complete:rsci.ivld.core.sct} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.ivld.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-525 -attr oid 522 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "axi_test:core:complete:rsci:complete:wait_ctrl:inst" {complete:rsci.irdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-526 -attr oid 523 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.irdy}
load inst "axi_test:core:complete:rsci:complete:wait_dp:inst" "axi_test:core:complete:rsci:complete:wait_dp" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-527 -attr oid 524 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp:inst} -attr area 3.001000 -attr delay 0.368591 -attr hier "/axi_test/axi_test:core/axi_test:core:complete:rsci/axi_test:core:complete:rsci:complete:wait_dp"
load net {clk} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-528 -attr oid 525 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/clk}
load net {rst} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-529 -attr oid 526 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/rst}
load net {complete:rsci.oswt} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-530 -attr oid 527 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.oswt}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-531 -attr oid 528 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.wen_comp}
load net {complete:rsci.biwt} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.biwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-532 -attr oid 529 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.biwt}
load net {complete:rsci.bdwt} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bdwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-533 -attr oid 530 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.bdwt}
load net {complete:rsci.bcwt} -pin  "axi_test:core:complete:rsci:complete:wait_dp:inst" {complete:rsci.bcwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-534 -attr oid 531 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.bcwt}
load inst "complete:rsci" "ccs_ioport.ccs_sync_out_wait" "ccs_ioport.ccs_sync_out_wait(3)" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-535 -attr oid 532 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci} -attr qmod "ccs_ioport.ccs_sync_out_wait(3)"
load net {complete:rsc.vld} -pin  "complete:rsci" {vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-536 -attr oid 533 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.vld}
load net {complete:rsc.rdy} -pin  "complete:rsci" {rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-537 -attr oid 534 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsc.rdy}
load net {complete:rsci.ivld.core.sct} -pin  "complete:rsci" {ivld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-538 -attr oid 535 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.ivld.core.sct}
load net {complete:rsci.irdy} -pin  "complete:rsci" {irdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-539 -attr oid 536 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci/complete:rsci.irdy}
### END MODULE 

module new "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {core.wten} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-540 -attr oid 537 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/core.wten}
load port {a:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-541 -attr oid 538 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.iswt0}
load port {a:rsc.triosy:obj.ld.core.sct} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-542 -attr oid 539 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-543 -attr oid 540 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-544 -attr oid 541 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-545 -attr oid 542 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -port {a:rsc.triosy:obj.iswt0} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-546 -attr oid 543 -attr vt d
load net {a:rsc.triosy:obj.ld.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-547 -attr oid 544 -attr vt d
load net {a:rsc.triosy:obj.ld.core.sct} -port {a:rsc.triosy:obj.ld.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-548 -attr oid 545 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
load inst "a:not" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-549 -attr oid 546 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {core.wten} -pin  "a:not" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/core.wten}
load net {a:not.itm} -pin  "a:not" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not.itm}
load inst "a:and#3" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-550 -attr oid 547 -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:and#3} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {a:rsc.triosy:obj.iswt0} -pin  "a:and#3" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.iswt0}
load net {a:not.itm} -pin  "a:and#3" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:not.itm}
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "a:and#3" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl/a:rsc.triosy:obj.ld.core.sct}
### END MODULE 

module new "axi_test:core:a:rsc.triosy:obj" "orig" \
 -symlib {542d60ab-caa7-49d1-b064-5c18ba3f31a5-7 axi_test__FR7ac_syncP32ac_int__tm__18_XCiL_2_32XCbL_1_0T1 v3} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-552 -attr oid 548 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
load port {core.wten} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-553 -attr oid 549 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/core.wten}
load port {a:rsc.triosy:obj.iswt0} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-554 -attr oid 550 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj.iswt0}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig" GEN \
 fillcolor 1 \
     port {core.wten} input \
     port {a:rsc.triosy:obj.iswt0} input \
     port {a:rsc.triosy:obj.ld.core.sct} output \

load net {a:rsc.triosy:obj.ld.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-555 -attr oid 551 -attr vt d
load net {a:rsc.triosy.lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-556 -attr oid 552 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-557 -attr oid 553 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
load net {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-558 -attr oid 554 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-559 -attr oid 555 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-560 -attr oid 556 -attr vt d
load net {a:rsc.triosy:obj.iswt0} -port {a:rsc.triosy:obj.iswt0} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-561 -attr oid 557 -attr vt d
load inst "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-562 -attr oid 558 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl"
load net {core.wten} -pin  "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-563 -attr oid 559 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/core.wten}
load net {a:rsc.triosy:obj.iswt0} -pin  "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {a:rsc.triosy:obj.iswt0} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-564 -attr oid 560 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj.iswt0}
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "axi_test:core:a:rsc.triosy:obj:a:rsc.triosy:wait_ctrl:inst" {a:rsc.triosy:obj.ld.core.sct} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-565 -attr oid 561 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj.ld.core.sct}
load inst "a:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-566 -attr oid 562 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {a:rsc.triosy:obj.ld.core.sct} -pin  "a:rsc.triosy:obj" {ld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-567 -attr oid 563 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy:obj.ld.core.sct}
load net {a:rsc.triosy.lz} -pin  "a:rsc.triosy:obj" {lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-568 -attr oid 564 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj/a:rsc.triosy.lz}
### END MODULE 

module new "axi_test:core:staller" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-569 -attr oid 565 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-570 -attr oid 566 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/rst}
load port {core.wen} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-571 -attr oid 567 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wen}
load port {core.wten} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-572 -attr oid 568 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten}
load port {a:rsci.wen_comp} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-573 -attr oid 569 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/a:rsci.wen_comp}
load port {a:rsci.wen_comp#1} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-574 -attr oid 570 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/a:rsci.wen_comp#1}
load port {complete:rsci.wen_comp} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-575 -attr oid 571 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/complete:rsci.wen_comp}
load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-576 -attr oid 572 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-577 -attr oid 573 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-578 -attr oid 574 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-579 -attr oid 575 -attr vt d
load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-580 -attr oid 576 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-581 -attr oid 577 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wen}
load net {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-582 -attr oid 578 -attr vt d
load net {core.wten} -port {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-583 -attr oid 579 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten}
load net {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-584 -attr oid 580 -attr vt d
load net {a:rsci.wen_comp} -port {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-585 -attr oid 581 -attr vt d
load net {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-586 -attr oid 582 -attr vt d
load net {a:rsci.wen_comp#1} -port {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-587 -attr oid 583 -attr vt d
load net {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-588 -attr oid 584 -attr vt d
load net {complete:rsci.wen_comp} -port {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-589 -attr oid 585 -attr vt d
load inst "and" "and(3,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-590 -attr oid 586 -attr @path {/axi_test/axi_test:core/axi_test:core:staller/and} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,3)"
load net {a:rsci.wen_comp} -pin  "and" {A0(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/a:rsci.wen_comp}
load net {a:rsci.wen_comp#1} -pin  "and" {A1(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/a:rsci.wen_comp#1}
load net {complete:rsci.wen_comp} -pin  "and" {A2(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/complete:rsci.wen_comp}
load net {core.wen} -pin  "and" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wen}
load inst "not" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-591 -attr oid 587 -attr @path {/axi_test/axi_test:core/axi_test:core:staller/not} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {core.wen} -pin  "not" {A(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wen}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/not.itm}
load inst "reg(core.wten)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-592 -attr oid 588 -attr @path {/axi_test/axi_test:core/axi_test:core:staller/reg(core.wten)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,0,0)"
load net {not.itm} -pin  "reg(core.wten)" {D(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/not.itm}
load net {GND} -pin  "reg(core.wten)" {DRs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/0#1}
load net {clk} -pin  "reg(core.wten)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-593 -attr oid 589 -attr @path {/axi_test/axi_test:core/axi_test:core:staller/clk}
load net {rst} -pin  "reg(core.wten)" {Rs(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/rst}
load net {core.wten} -pin  "reg(core.wten)" {Z(0)} -attr @path {/axi_test/axi_test:core/axi_test:core:staller/core.wten}
### END MODULE 

module new "axi_test:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-594 -attr oid 590 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-595 -attr oid 591 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/rst}
load port {core.wen} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-596 -attr oid 592 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/core.wen}
load portBus fsm_output(5:0) output 6 {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-597 -attr oid 593 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/main.C#0_tr0}
load port {ADD_LOOP.C#1_tr0} input -symbol left_portin noname -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/ADD_LOOP.C#1_tr0}
load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-598 -attr oid 594 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-599 -attr oid 595
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-600 -attr oid 596 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-601 -attr oid 597
load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-602 -attr oid 598 -attr vt d
load net {core.wen} -port {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-603 -attr oid 599
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load netBundle {fsm_output} 6 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-604 -attr oid 600 -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {ADD_LOOP.C#1_tr0} -attr vt d
load net {ADD_LOOP.C#1_tr0} -port {ADD_LOOP.C#1_tr0}
### END MODULE 

module new "axi_test:core" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-605 -attr oid 601 -attr vt d -attr @path {/axi_test/axi_test:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-606 -attr oid 602 -attr vt d -attr @path {/axi_test/axi_test:core/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-607 -attr oid 603 -attr vt d -attr @path {/axi_test/axi_test:core/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-608 -attr oid 604 -attr vt d -attr @path {/axi_test/axi_test:core/run:rsc.vld}
load portBus a:rsc.m_wstate(2:0) output 3 {a:rsc.m_wstate(2)} {a:rsc.m_wstate(1)} {a:rsc.m_wstate(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-609 -attr oid 605 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.m_wstate}
load port {a:rsc.m_wCaughtUp} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-610 -attr oid 606 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.m_wCaughtUp}
load port {a:rsc.RREADY} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-611 -attr oid 607 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RREADY}
load port {a:rsc.RVALID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-612 -attr oid 608 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RVALID}
load port {a:rsc.RUSER} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-613 -attr oid 609 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RUSER}
load port {a:rsc.RLAST} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-614 -attr oid 610 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RLAST}
load portBus a:rsc.RRESP(1:0) input 2 {a:rsc.RRESP(1)} {a:rsc.RRESP(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-615 -attr oid 611 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RRESP}
load portBus a:rsc.RDATA(31:0) input 32 {a:rsc.RDATA(31)} {a:rsc.RDATA(30)} {a:rsc.RDATA(29)} {a:rsc.RDATA(28)} {a:rsc.RDATA(27)} {a:rsc.RDATA(26)} {a:rsc.RDATA(25)} {a:rsc.RDATA(24)} {a:rsc.RDATA(23)} {a:rsc.RDATA(22)} {a:rsc.RDATA(21)} {a:rsc.RDATA(20)} {a:rsc.RDATA(19)} {a:rsc.RDATA(18)} {a:rsc.RDATA(17)} {a:rsc.RDATA(16)} {a:rsc.RDATA(15)} {a:rsc.RDATA(14)} {a:rsc.RDATA(13)} {a:rsc.RDATA(12)} {a:rsc.RDATA(11)} {a:rsc.RDATA(10)} {a:rsc.RDATA(9)} {a:rsc.RDATA(8)} {a:rsc.RDATA(7)} {a:rsc.RDATA(6)} {a:rsc.RDATA(5)} {a:rsc.RDATA(4)} {a:rsc.RDATA(3)} {a:rsc.RDATA(2)} {a:rsc.RDATA(1)} {a:rsc.RDATA(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-616 -attr oid 612 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load port {a:rsc.RID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-617 -attr oid 613 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RID}
load port {a:rsc.ARREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-618 -attr oid 614 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARREADY}
load port {a:rsc.ARVALID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-619 -attr oid 615 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARVALID}
load port {a:rsc.ARUSER} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-620 -attr oid 616 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARUSER}
load portBus a:rsc.ARREGION(3:0) output 4 {a:rsc.ARREGION(3)} {a:rsc.ARREGION(2)} {a:rsc.ARREGION(1)} {a:rsc.ARREGION(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-621 -attr oid 617 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load portBus a:rsc.ARQOS(3:0) output 4 {a:rsc.ARQOS(3)} {a:rsc.ARQOS(2)} {a:rsc.ARQOS(1)} {a:rsc.ARQOS(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-622 -attr oid 618 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load portBus a:rsc.ARPROT(2:0) output 3 {a:rsc.ARPROT(2)} {a:rsc.ARPROT(1)} {a:rsc.ARPROT(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-623 -attr oid 619 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARPROT}
load portBus a:rsc.ARCACHE(3:0) output 4 {a:rsc.ARCACHE(3)} {a:rsc.ARCACHE(2)} {a:rsc.ARCACHE(1)} {a:rsc.ARCACHE(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-624 -attr oid 620 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load port {a:rsc.ARLOCK} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-625 -attr oid 621 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLOCK}
load portBus a:rsc.ARBURST(1:0) output 2 {a:rsc.ARBURST(1)} {a:rsc.ARBURST(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-626 -attr oid 622 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARBURST}
load portBus a:rsc.ARSIZE(2:0) output 3 {a:rsc.ARSIZE(2)} {a:rsc.ARSIZE(1)} {a:rsc.ARSIZE(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-627 -attr oid 623 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARSIZE}
load portBus a:rsc.ARLEN(7:0) output 8 {a:rsc.ARLEN(7)} {a:rsc.ARLEN(6)} {a:rsc.ARLEN(5)} {a:rsc.ARLEN(4)} {a:rsc.ARLEN(3)} {a:rsc.ARLEN(2)} {a:rsc.ARLEN(1)} {a:rsc.ARLEN(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-628 -attr oid 624 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load portBus a:rsc.ARADDR(31:0) output 32 {a:rsc.ARADDR(31)} {a:rsc.ARADDR(30)} {a:rsc.ARADDR(29)} {a:rsc.ARADDR(28)} {a:rsc.ARADDR(27)} {a:rsc.ARADDR(26)} {a:rsc.ARADDR(25)} {a:rsc.ARADDR(24)} {a:rsc.ARADDR(23)} {a:rsc.ARADDR(22)} {a:rsc.ARADDR(21)} {a:rsc.ARADDR(20)} {a:rsc.ARADDR(19)} {a:rsc.ARADDR(18)} {a:rsc.ARADDR(17)} {a:rsc.ARADDR(16)} {a:rsc.ARADDR(15)} {a:rsc.ARADDR(14)} {a:rsc.ARADDR(13)} {a:rsc.ARADDR(12)} {a:rsc.ARADDR(11)} {a:rsc.ARADDR(10)} {a:rsc.ARADDR(9)} {a:rsc.ARADDR(8)} {a:rsc.ARADDR(7)} {a:rsc.ARADDR(6)} {a:rsc.ARADDR(5)} {a:rsc.ARADDR(4)} {a:rsc.ARADDR(3)} {a:rsc.ARADDR(2)} {a:rsc.ARADDR(1)} {a:rsc.ARADDR(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-629 -attr oid 625 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load port {a:rsc.ARID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-630 -attr oid 626 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARID}
load port {a:rsc.BREADY} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-631 -attr oid 627 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.BREADY}
load port {a:rsc.BVALID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-632 -attr oid 628 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.BVALID}
load port {a:rsc.BUSER} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-633 -attr oid 629 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.BUSER}
load portBus a:rsc.BRESP(1:0) input 2 {a:rsc.BRESP(1)} {a:rsc.BRESP(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-634 -attr oid 630 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.BRESP}
load port {a:rsc.BID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-635 -attr oid 631 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.BID}
load port {a:rsc.WREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-636 -attr oid 632 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WREADY}
load port {a:rsc.WVALID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-637 -attr oid 633 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WVALID}
load port {a:rsc.WUSER} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-638 -attr oid 634 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WUSER}
load port {a:rsc.WLAST} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-639 -attr oid 635 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WLAST}
load portBus a:rsc.WSTRB(3:0) output 4 {a:rsc.WSTRB(3)} {a:rsc.WSTRB(2)} {a:rsc.WSTRB(1)} {a:rsc.WSTRB(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-640 -attr oid 636 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load portBus a:rsc.WDATA(31:0) output 32 {a:rsc.WDATA(31)} {a:rsc.WDATA(30)} {a:rsc.WDATA(29)} {a:rsc.WDATA(28)} {a:rsc.WDATA(27)} {a:rsc.WDATA(26)} {a:rsc.WDATA(25)} {a:rsc.WDATA(24)} {a:rsc.WDATA(23)} {a:rsc.WDATA(22)} {a:rsc.WDATA(21)} {a:rsc.WDATA(20)} {a:rsc.WDATA(19)} {a:rsc.WDATA(18)} {a:rsc.WDATA(17)} {a:rsc.WDATA(16)} {a:rsc.WDATA(15)} {a:rsc.WDATA(14)} {a:rsc.WDATA(13)} {a:rsc.WDATA(12)} {a:rsc.WDATA(11)} {a:rsc.WDATA(10)} {a:rsc.WDATA(9)} {a:rsc.WDATA(8)} {a:rsc.WDATA(7)} {a:rsc.WDATA(6)} {a:rsc.WDATA(5)} {a:rsc.WDATA(4)} {a:rsc.WDATA(3)} {a:rsc.WDATA(2)} {a:rsc.WDATA(1)} {a:rsc.WDATA(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-641 -attr oid 637 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load port {a:rsc.AWREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-642 -attr oid 638 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWREADY}
load port {a:rsc.AWVALID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-643 -attr oid 639 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWVALID}
load port {a:rsc.AWUSER} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-644 -attr oid 640 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWUSER}
load portBus a:rsc.AWREGION(3:0) output 4 {a:rsc.AWREGION(3)} {a:rsc.AWREGION(2)} {a:rsc.AWREGION(1)} {a:rsc.AWREGION(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-645 -attr oid 641 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load portBus a:rsc.AWQOS(3:0) output 4 {a:rsc.AWQOS(3)} {a:rsc.AWQOS(2)} {a:rsc.AWQOS(1)} {a:rsc.AWQOS(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-646 -attr oid 642 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load portBus a:rsc.AWPROT(2:0) output 3 {a:rsc.AWPROT(2)} {a:rsc.AWPROT(1)} {a:rsc.AWPROT(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-647 -attr oid 643 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWPROT}
load portBus a:rsc.AWCACHE(3:0) output 4 {a:rsc.AWCACHE(3)} {a:rsc.AWCACHE(2)} {a:rsc.AWCACHE(1)} {a:rsc.AWCACHE(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-648 -attr oid 644 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load port {a:rsc.AWLOCK} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-649 -attr oid 645 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLOCK}
load portBus a:rsc.AWBURST(1:0) output 2 {a:rsc.AWBURST(1)} {a:rsc.AWBURST(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-650 -attr oid 646 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWBURST}
load portBus a:rsc.AWSIZE(2:0) output 3 {a:rsc.AWSIZE(2)} {a:rsc.AWSIZE(1)} {a:rsc.AWSIZE(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-651 -attr oid 647 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWSIZE}
load portBus a:rsc.AWLEN(7:0) output 8 {a:rsc.AWLEN(7)} {a:rsc.AWLEN(6)} {a:rsc.AWLEN(5)} {a:rsc.AWLEN(4)} {a:rsc.AWLEN(3)} {a:rsc.AWLEN(2)} {a:rsc.AWLEN(1)} {a:rsc.AWLEN(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-652 -attr oid 648 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load portBus a:rsc.AWADDR(31:0) output 32 {a:rsc.AWADDR(31)} {a:rsc.AWADDR(30)} {a:rsc.AWADDR(29)} {a:rsc.AWADDR(28)} {a:rsc.AWADDR(27)} {a:rsc.AWADDR(26)} {a:rsc.AWADDR(25)} {a:rsc.AWADDR(24)} {a:rsc.AWADDR(23)} {a:rsc.AWADDR(22)} {a:rsc.AWADDR(21)} {a:rsc.AWADDR(20)} {a:rsc.AWADDR(19)} {a:rsc.AWADDR(18)} {a:rsc.AWADDR(17)} {a:rsc.AWADDR(16)} {a:rsc.AWADDR(15)} {a:rsc.AWADDR(14)} {a:rsc.AWADDR(13)} {a:rsc.AWADDR(12)} {a:rsc.AWADDR(11)} {a:rsc.AWADDR(10)} {a:rsc.AWADDR(9)} {a:rsc.AWADDR(8)} {a:rsc.AWADDR(7)} {a:rsc.AWADDR(6)} {a:rsc.AWADDR(5)} {a:rsc.AWADDR(4)} {a:rsc.AWADDR(3)} {a:rsc.AWADDR(2)} {a:rsc.AWADDR(1)} {a:rsc.AWADDR(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-653 -attr oid 649 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load port {a:rsc.AWID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-654 -attr oid 650 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWID}
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-655 -attr oid 651 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-656 -attr oid 652 -attr vt d -attr @path {/axi_test/axi_test:core/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-657 -attr oid 653 -attr vt d -attr @path {/axi_test/axi_test:core/complete:rsc.vld}
load symbol "axi_test:core:run:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     port {core.wen} input \
     port {run:rsci.oswt} input \
     port {core.wten} input \
     port {run:rsci.ivld.mxwt} output \

load symbol "axi_test:core:a:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus a:rsc.m_wstate(2:0) output 3 {a:rsc.m_wstate(2)} {a:rsc.m_wstate(1)} {a:rsc.m_wstate(0)} \
     port {a:rsc.m_wCaughtUp} output.right \
     port {a:rsc.RREADY} input.left \
     port {a:rsc.RVALID} input.left \
     port {a:rsc.RUSER} input.left \
     port {a:rsc.RLAST} input.left \
     portBus a:rsc.RRESP(1:0) input 2 {a:rsc.RRESP(1)} {a:rsc.RRESP(0)} \
     portBus a:rsc.RDATA(31:0) input 32 {a:rsc.RDATA(31)} {a:rsc.RDATA(30)} {a:rsc.RDATA(29)} {a:rsc.RDATA(28)} {a:rsc.RDATA(27)} {a:rsc.RDATA(26)} {a:rsc.RDATA(25)} {a:rsc.RDATA(24)} {a:rsc.RDATA(23)} {a:rsc.RDATA(22)} {a:rsc.RDATA(21)} {a:rsc.RDATA(20)} {a:rsc.RDATA(19)} {a:rsc.RDATA(18)} {a:rsc.RDATA(17)} {a:rsc.RDATA(16)} {a:rsc.RDATA(15)} {a:rsc.RDATA(14)} {a:rsc.RDATA(13)} {a:rsc.RDATA(12)} {a:rsc.RDATA(11)} {a:rsc.RDATA(10)} {a:rsc.RDATA(9)} {a:rsc.RDATA(8)} {a:rsc.RDATA(7)} {a:rsc.RDATA(6)} {a:rsc.RDATA(5)} {a:rsc.RDATA(4)} {a:rsc.RDATA(3)} {a:rsc.RDATA(2)} {a:rsc.RDATA(1)} {a:rsc.RDATA(0)} \
     port {a:rsc.RID} input.left \
     port {a:rsc.ARREADY} input.left \
     port {a:rsc.ARVALID} input.left \
     port {a:rsc.ARUSER} input.left \
     portBus a:rsc.ARREGION(3:0) input 4 {a:rsc.ARREGION(3)} {a:rsc.ARREGION(2)} {a:rsc.ARREGION(1)} {a:rsc.ARREGION(0)} \
     portBus a:rsc.ARQOS(3:0) input 4 {a:rsc.ARQOS(3)} {a:rsc.ARQOS(2)} {a:rsc.ARQOS(1)} {a:rsc.ARQOS(0)} \
     portBus a:rsc.ARPROT(2:0) input 3 {a:rsc.ARPROT(2)} {a:rsc.ARPROT(1)} {a:rsc.ARPROT(0)} \
     portBus a:rsc.ARCACHE(3:0) input 4 {a:rsc.ARCACHE(3)} {a:rsc.ARCACHE(2)} {a:rsc.ARCACHE(1)} {a:rsc.ARCACHE(0)} \
     port {a:rsc.ARLOCK} input.left \
     portBus a:rsc.ARBURST(1:0) input 2 {a:rsc.ARBURST(1)} {a:rsc.ARBURST(0)} \
     portBus a:rsc.ARSIZE(2:0) input 3 {a:rsc.ARSIZE(2)} {a:rsc.ARSIZE(1)} {a:rsc.ARSIZE(0)} \
     portBus a:rsc.ARLEN(7:0) input 8 {a:rsc.ARLEN(7)} {a:rsc.ARLEN(6)} {a:rsc.ARLEN(5)} {a:rsc.ARLEN(4)} {a:rsc.ARLEN(3)} {a:rsc.ARLEN(2)} {a:rsc.ARLEN(1)} {a:rsc.ARLEN(0)} \
     portBus a:rsc.ARADDR(31:0) input 32 {a:rsc.ARADDR(31)} {a:rsc.ARADDR(30)} {a:rsc.ARADDR(29)} {a:rsc.ARADDR(28)} {a:rsc.ARADDR(27)} {a:rsc.ARADDR(26)} {a:rsc.ARADDR(25)} {a:rsc.ARADDR(24)} {a:rsc.ARADDR(23)} {a:rsc.ARADDR(22)} {a:rsc.ARADDR(21)} {a:rsc.ARADDR(20)} {a:rsc.ARADDR(19)} {a:rsc.ARADDR(18)} {a:rsc.ARADDR(17)} {a:rsc.ARADDR(16)} {a:rsc.ARADDR(15)} {a:rsc.ARADDR(14)} {a:rsc.ARADDR(13)} {a:rsc.ARADDR(12)} {a:rsc.ARADDR(11)} {a:rsc.ARADDR(10)} {a:rsc.ARADDR(9)} {a:rsc.ARADDR(8)} {a:rsc.ARADDR(7)} {a:rsc.ARADDR(6)} {a:rsc.ARADDR(5)} {a:rsc.ARADDR(4)} {a:rsc.ARADDR(3)} {a:rsc.ARADDR(2)} {a:rsc.ARADDR(1)} {a:rsc.ARADDR(0)} \
     port {a:rsc.ARID} input.left \
     port {a:rsc.BREADY} input.left \
     port {a:rsc.BVALID} input.left \
     port {a:rsc.BUSER} input.left \
     portBus a:rsc.BRESP(1:0) input 2 {a:rsc.BRESP(1)} {a:rsc.BRESP(0)} \
     port {a:rsc.BID} input.left \
     port {a:rsc.WREADY} input.left \
     port {a:rsc.WVALID} input.left \
     port {a:rsc.WUSER} input.left \
     port {a:rsc.WLAST} input.left \
     portBus a:rsc.WSTRB(3:0) input 4 {a:rsc.WSTRB(3)} {a:rsc.WSTRB(2)} {a:rsc.WSTRB(1)} {a:rsc.WSTRB(0)} \
     portBus a:rsc.WDATA(31:0) input 32 {a:rsc.WDATA(31)} {a:rsc.WDATA(30)} {a:rsc.WDATA(29)} {a:rsc.WDATA(28)} {a:rsc.WDATA(27)} {a:rsc.WDATA(26)} {a:rsc.WDATA(25)} {a:rsc.WDATA(24)} {a:rsc.WDATA(23)} {a:rsc.WDATA(22)} {a:rsc.WDATA(21)} {a:rsc.WDATA(20)} {a:rsc.WDATA(19)} {a:rsc.WDATA(18)} {a:rsc.WDATA(17)} {a:rsc.WDATA(16)} {a:rsc.WDATA(15)} {a:rsc.WDATA(14)} {a:rsc.WDATA(13)} {a:rsc.WDATA(12)} {a:rsc.WDATA(11)} {a:rsc.WDATA(10)} {a:rsc.WDATA(9)} {a:rsc.WDATA(8)} {a:rsc.WDATA(7)} {a:rsc.WDATA(6)} {a:rsc.WDATA(5)} {a:rsc.WDATA(4)} {a:rsc.WDATA(3)} {a:rsc.WDATA(2)} {a:rsc.WDATA(1)} {a:rsc.WDATA(0)} \
     port {a:rsc.AWREADY} input.left \
     port {a:rsc.AWVALID} input.left \
     port {a:rsc.AWUSER} input.left \
     portBus a:rsc.AWREGION(3:0) input 4 {a:rsc.AWREGION(3)} {a:rsc.AWREGION(2)} {a:rsc.AWREGION(1)} {a:rsc.AWREGION(0)} \
     portBus a:rsc.AWQOS(3:0) input 4 {a:rsc.AWQOS(3)} {a:rsc.AWQOS(2)} {a:rsc.AWQOS(1)} {a:rsc.AWQOS(0)} \
     portBus a:rsc.AWPROT(2:0) input 3 {a:rsc.AWPROT(2)} {a:rsc.AWPROT(1)} {a:rsc.AWPROT(0)} \
     portBus a:rsc.AWCACHE(3:0) input 4 {a:rsc.AWCACHE(3)} {a:rsc.AWCACHE(2)} {a:rsc.AWCACHE(1)} {a:rsc.AWCACHE(0)} \
     port {a:rsc.AWLOCK} input.left \
     portBus a:rsc.AWBURST(1:0) input 2 {a:rsc.AWBURST(1)} {a:rsc.AWBURST(0)} \
     portBus a:rsc.AWSIZE(2:0) input 3 {a:rsc.AWSIZE(2)} {a:rsc.AWSIZE(1)} {a:rsc.AWSIZE(0)} \
     portBus a:rsc.AWLEN(7:0) input 8 {a:rsc.AWLEN(7)} {a:rsc.AWLEN(6)} {a:rsc.AWLEN(5)} {a:rsc.AWLEN(4)} {a:rsc.AWLEN(3)} {a:rsc.AWLEN(2)} {a:rsc.AWLEN(1)} {a:rsc.AWLEN(0)} \
     portBus a:rsc.AWADDR(31:0) input 32 {a:rsc.AWADDR(31)} {a:rsc.AWADDR(30)} {a:rsc.AWADDR(29)} {a:rsc.AWADDR(28)} {a:rsc.AWADDR(27)} {a:rsc.AWADDR(26)} {a:rsc.AWADDR(25)} {a:rsc.AWADDR(24)} {a:rsc.AWADDR(23)} {a:rsc.AWADDR(22)} {a:rsc.AWADDR(21)} {a:rsc.AWADDR(20)} {a:rsc.AWADDR(19)} {a:rsc.AWADDR(18)} {a:rsc.AWADDR(17)} {a:rsc.AWADDR(16)} {a:rsc.AWADDR(15)} {a:rsc.AWADDR(14)} {a:rsc.AWADDR(13)} {a:rsc.AWADDR(12)} {a:rsc.AWADDR(11)} {a:rsc.AWADDR(10)} {a:rsc.AWADDR(9)} {a:rsc.AWADDR(8)} {a:rsc.AWADDR(7)} {a:rsc.AWADDR(6)} {a:rsc.AWADDR(5)} {a:rsc.AWADDR(4)} {a:rsc.AWADDR(3)} {a:rsc.AWADDR(2)} {a:rsc.AWADDR(1)} {a:rsc.AWADDR(0)} \
     port {a:rsc.AWID} input.left \
     port {core.wen} input \
     port {a:rsci.oswt} input \
     port {a:rsci.wen_comp} output \
     port {a:rsci.oswt#1} input \
     port {a:rsci.wen_comp#1} output \
     portBus a:rsci.m_waddr.core(3:0) input 4 {a:rsci.m_waddr.core(3)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(0)} \
     portBus a:rsci.m_raddr.core(3:0) input 4 {a:rsci.m_raddr.core(3)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(0)} \
     portBus a:rsci.m_din.mxwt(31:0) output 32 {a:rsci.m_din.mxwt(31)} {a:rsci.m_din.mxwt(30)} {a:rsci.m_din.mxwt(29)} {a:rsci.m_din.mxwt(28)} {a:rsci.m_din.mxwt(27)} {a:rsci.m_din.mxwt(26)} {a:rsci.m_din.mxwt(25)} {a:rsci.m_din.mxwt(24)} {a:rsci.m_din.mxwt(23)} {a:rsci.m_din.mxwt(22)} {a:rsci.m_din.mxwt(21)} {a:rsci.m_din.mxwt(20)} {a:rsci.m_din.mxwt(19)} {a:rsci.m_din.mxwt(18)} {a:rsci.m_din.mxwt(17)} {a:rsci.m_din.mxwt(16)} {a:rsci.m_din.mxwt(15)} {a:rsci.m_din.mxwt(14)} {a:rsci.m_din.mxwt(13)} {a:rsci.m_din.mxwt(12)} {a:rsci.m_din.mxwt(11)} {a:rsci.m_din.mxwt(10)} {a:rsci.m_din.mxwt(9)} {a:rsci.m_din.mxwt(8)} {a:rsci.m_din.mxwt(7)} {a:rsci.m_din.mxwt(6)} {a:rsci.m_din.mxwt(5)} {a:rsci.m_din.mxwt(4)} {a:rsci.m_din.mxwt(3)} {a:rsci.m_din.mxwt(2)} {a:rsci.m_din.mxwt(1)} {a:rsci.m_din.mxwt(0)} \
     portBus a:rsci.m_dout.core(31:0) input 32 {a:rsci.m_dout.core(31)} {a:rsci.m_dout.core(30)} {a:rsci.m_dout.core(29)} {a:rsci.m_dout.core(28)} {a:rsci.m_dout.core(27)} {a:rsci.m_dout.core(26)} {a:rsci.m_dout.core(25)} {a:rsci.m_dout.core(24)} {a:rsci.m_dout.core(23)} {a:rsci.m_dout.core(22)} {a:rsci.m_dout.core(21)} {a:rsci.m_dout.core(20)} {a:rsci.m_dout.core(19)} {a:rsci.m_dout.core(18)} {a:rsci.m_dout.core(17)} {a:rsci.m_dout.core(16)} {a:rsci.m_dout.core(15)} {a:rsci.m_dout.core(14)} {a:rsci.m_dout.core(13)} {a:rsci.m_dout.core(12)} {a:rsci.m_dout.core(11)} {a:rsci.m_dout.core(10)} {a:rsci.m_dout.core(9)} {a:rsci.m_dout.core(8)} {a:rsci.m_dout.core(7)} {a:rsci.m_dout.core(6)} {a:rsci.m_dout.core(5)} {a:rsci.m_dout.core(4)} {a:rsci.m_dout.core(3)} {a:rsci.m_dout.core(2)} {a:rsci.m_dout.core(1)} {a:rsci.m_dout.core(0)} \

load symbol "axi_test:core:complete:rsci" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \
     port {core.wen} input \
     port {complete:rsci.oswt} input \
     port {complete:rsci.wen_comp} output \

load symbol "axi_test:core:a:rsc.triosy:obj" "orig" GEN \
 fillcolor 1 \
     port {a:rsc.triosy.lz} output \
     port {core.wten} input \
     port {a:rsc.triosy:obj.iswt0} input \

load symbol "axi_test:core:staller" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} output \
     port {core.wten} output \
     port {a:rsci.wen_comp} input \
     port {a:rsci.wen_comp#1} input \
     port {complete:rsci.wen_comp} input \

load symbol "axi_test:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {core.wen} input \
     portBus fsm_output(5:0) output 6 {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {ADD_LOOP.C#1_tr0} input \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(4,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(3:0) input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,4)" "INTERFACE" AND boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(2,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "add(30,-1,5,0,30)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(29:0) input 30 {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(4:0) input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(29:0) output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,0,0)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(29:0) input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Z(29:0) output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,1,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(5,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(4:0) input 5 {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-658 -attr oid 654 -attr vt d
load net {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-659 -attr oid 655 -attr vt d
load net {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-660 -attr oid 656 -attr vt d
load net {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-661 -attr oid 657 -attr vt d
load net {a:rsci.m_waddr.core(0)} -attr vt d
load net {a:rsci.m_waddr.core(1)} -attr vt d
load net {a:rsci.m_waddr.core(2)} -attr vt d
load net {a:rsci.m_waddr.core(3)} -attr vt d
load netBundle {a:rsci.m_waddr.core} 4 {a:rsci.m_waddr.core(0)} {a:rsci.m_waddr.core(1)} {a:rsci.m_waddr.core(2)} {a:rsci.m_waddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-662 -attr oid 658 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load net {a:rsci.m_raddr.core(0)} -attr vt d
load net {a:rsci.m_raddr.core(1)} -attr vt d
load net {a:rsci.m_raddr.core(2)} -attr vt d
load net {a:rsci.m_raddr.core(3)} -attr vt d
load netBundle {a:rsci.m_raddr.core} 4 {a:rsci.m_raddr.core(0)} {a:rsci.m_raddr.core(1)} {a:rsci.m_raddr.core(2)} {a:rsci.m_raddr.core(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-663 -attr oid 659 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_din.mxwt(0)} -attr vt d
load net {a:rsci.m_din.mxwt(1)} -attr vt d
load net {a:rsci.m_din.mxwt(2)} -attr vt d
load net {a:rsci.m_din.mxwt(3)} -attr vt d
load net {a:rsci.m_din.mxwt(4)} -attr vt d
load net {a:rsci.m_din.mxwt(5)} -attr vt d
load net {a:rsci.m_din.mxwt(6)} -attr vt d
load net {a:rsci.m_din.mxwt(7)} -attr vt d
load net {a:rsci.m_din.mxwt(8)} -attr vt d
load net {a:rsci.m_din.mxwt(9)} -attr vt d
load net {a:rsci.m_din.mxwt(10)} -attr vt d
load net {a:rsci.m_din.mxwt(11)} -attr vt d
load net {a:rsci.m_din.mxwt(12)} -attr vt d
load net {a:rsci.m_din.mxwt(13)} -attr vt d
load net {a:rsci.m_din.mxwt(14)} -attr vt d
load net {a:rsci.m_din.mxwt(15)} -attr vt d
load net {a:rsci.m_din.mxwt(16)} -attr vt d
load net {a:rsci.m_din.mxwt(17)} -attr vt d
load net {a:rsci.m_din.mxwt(18)} -attr vt d
load net {a:rsci.m_din.mxwt(19)} -attr vt d
load net {a:rsci.m_din.mxwt(20)} -attr vt d
load net {a:rsci.m_din.mxwt(21)} -attr vt d
load net {a:rsci.m_din.mxwt(22)} -attr vt d
load net {a:rsci.m_din.mxwt(23)} -attr vt d
load net {a:rsci.m_din.mxwt(24)} -attr vt d
load net {a:rsci.m_din.mxwt(25)} -attr vt d
load net {a:rsci.m_din.mxwt(26)} -attr vt d
load net {a:rsci.m_din.mxwt(27)} -attr vt d
load net {a:rsci.m_din.mxwt(28)} -attr vt d
load net {a:rsci.m_din.mxwt(29)} -attr vt d
load net {a:rsci.m_din.mxwt(30)} -attr vt d
load net {a:rsci.m_din.mxwt(31)} -attr vt d
load netBundle {a:rsci.m_din.mxwt} 32 {a:rsci.m_din.mxwt(0)} {a:rsci.m_din.mxwt(1)} {a:rsci.m_din.mxwt(2)} {a:rsci.m_din.mxwt(3)} {a:rsci.m_din.mxwt(4)} {a:rsci.m_din.mxwt(5)} {a:rsci.m_din.mxwt(6)} {a:rsci.m_din.mxwt(7)} {a:rsci.m_din.mxwt(8)} {a:rsci.m_din.mxwt(9)} {a:rsci.m_din.mxwt(10)} {a:rsci.m_din.mxwt(11)} {a:rsci.m_din.mxwt(12)} {a:rsci.m_din.mxwt(13)} {a:rsci.m_din.mxwt(14)} {a:rsci.m_din.mxwt(15)} {a:rsci.m_din.mxwt(16)} {a:rsci.m_din.mxwt(17)} {a:rsci.m_din.mxwt(18)} {a:rsci.m_din.mxwt(19)} {a:rsci.m_din.mxwt(20)} {a:rsci.m_din.mxwt(21)} {a:rsci.m_din.mxwt(22)} {a:rsci.m_din.mxwt(23)} {a:rsci.m_din.mxwt(24)} {a:rsci.m_din.mxwt(25)} {a:rsci.m_din.mxwt(26)} {a:rsci.m_din.mxwt(27)} {a:rsci.m_din.mxwt(28)} {a:rsci.m_din.mxwt(29)} {a:rsci.m_din.mxwt(30)} {a:rsci.m_din.mxwt(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-664 -attr oid 660 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-665 -attr oid 661 -attr vt d
load net {a:rsci.m_dout.core(31:2)(0)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(1)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(2)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(3)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(4)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(5)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(6)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(7)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(8)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(9)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(10)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(11)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(12)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(13)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(14)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(15)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(16)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(17)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(18)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(19)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(20)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(21)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(22)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(23)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(24)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(25)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(26)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(27)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(28)} -attr vt d
load net {a:rsci.m_dout.core(31:2)(29)} -attr vt d
load netBundle {a:rsci.m_dout.core(31:2)} 30 {a:rsci.m_dout.core(31:2)(0)} {a:rsci.m_dout.core(31:2)(1)} {a:rsci.m_dout.core(31:2)(2)} {a:rsci.m_dout.core(31:2)(3)} {a:rsci.m_dout.core(31:2)(4)} {a:rsci.m_dout.core(31:2)(5)} {a:rsci.m_dout.core(31:2)(6)} {a:rsci.m_dout.core(31:2)(7)} {a:rsci.m_dout.core(31:2)(8)} {a:rsci.m_dout.core(31:2)(9)} {a:rsci.m_dout.core(31:2)(10)} {a:rsci.m_dout.core(31:2)(11)} {a:rsci.m_dout.core(31:2)(12)} {a:rsci.m_dout.core(31:2)(13)} {a:rsci.m_dout.core(31:2)(14)} {a:rsci.m_dout.core(31:2)(15)} {a:rsci.m_dout.core(31:2)(16)} {a:rsci.m_dout.core(31:2)(17)} {a:rsci.m_dout.core(31:2)(18)} {a:rsci.m_dout.core(31:2)(19)} {a:rsci.m_dout.core(31:2)(20)} {a:rsci.m_dout.core(31:2)(21)} {a:rsci.m_dout.core(31:2)(22)} {a:rsci.m_dout.core(31:2)(23)} {a:rsci.m_dout.core(31:2)(24)} {a:rsci.m_dout.core(31:2)(25)} {a:rsci.m_dout.core(31:2)(26)} {a:rsci.m_dout.core(31:2)(27)} {a:rsci.m_dout.core(31:2)(28)} {a:rsci.m_dout.core(31:2)(29)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-666 -attr oid 662 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(1:0)(0)} -attr vt d
load net {a:rsci.m_dout.core(1:0)(1)} -attr vt d
load netBundle {a:rsci.m_dout.core(1:0)} 2 {a:rsci.m_dout.core(1:0)(0)} {a:rsci.m_dout.core(1:0)(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-667 -attr oid 663 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(1:0)}
load net {ADD_LOOP:i(4:0).sva#1(0)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(1)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(2)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(3)} -attr vt d
load net {ADD_LOOP:i(4:0).sva#1(4)} -attr vt d
load netBundle {ADD_LOOP:i(4:0).sva#1} 5 {ADD_LOOP:i(4:0).sva#1(0)} {ADD_LOOP:i(4:0).sva#1(1)} {ADD_LOOP:i(4:0).sva#1(2)} {ADD_LOOP:i(4:0).sva#1(3)} {ADD_LOOP:i(4:0).sva#1(4)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-668 -attr oid 664 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {operator+=<32,false>:operator+=<32,false>:and.itm(0)} -attr vt d
load net {operator+=<32,false>:operator+=<32,false>:and.itm(1)} -attr vt d
load net {operator+=<32,false>:operator+=<32,false>:and.itm(2)} -attr vt d
load net {operator+=<32,false>:operator+=<32,false>:and.itm(3)} -attr vt d
load netBundle {operator+=<32,false>:operator+=<32,false>:and.itm} 4 {operator+=<32,false>:operator+=<32,false>:and.itm(0)} {operator+=<32,false>:operator+=<32,false>:and.itm(1)} {operator+=<32,false>:operator+=<32,false>:and.itm(2)} {operator+=<32,false>:operator+=<32,false>:and.itm(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-669 -attr oid 665 -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(0)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(1)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(2)} -attr vt d
load net {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(3)} -attr vt d
load netBundle {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm} 4 {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(0)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(1)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(2)} {ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-670 -attr oid 666 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {operator+=<32,false>:exs.itm(0)} -attr vt d
load net {operator+=<32,false>:exs.itm(1)} -attr vt d
load net {operator+=<32,false>:exs.itm(2)} -attr vt d
load net {operator+=<32,false>:exs.itm(3)} -attr vt d
load netBundle {operator+=<32,false>:exs.itm} 4 {operator+=<32,false>:exs.itm(0)} {operator+=<32,false>:exs.itm(1)} {operator+=<32,false>:exs.itm(2)} {operator+=<32,false>:exs.itm(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-671 -attr oid 667 -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:exs.itm}
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(1-0).itm(0)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(1-0).itm(1)} -attr vt d
load netBundle {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(1-0).itm} 2 {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(1-0).itm(0)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(1-0).itm(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-672 -attr oid 668 -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(1-0).itm}
load net {operator+=<32,false>:acc.itm(0)} -attr vt d
load net {operator+=<32,false>:acc.itm(1)} -attr vt d
load net {operator+=<32,false>:acc.itm(2)} -attr vt d
load net {operator+=<32,false>:acc.itm(3)} -attr vt d
load net {operator+=<32,false>:acc.itm(4)} -attr vt d
load net {operator+=<32,false>:acc.itm(5)} -attr vt d
load net {operator+=<32,false>:acc.itm(6)} -attr vt d
load net {operator+=<32,false>:acc.itm(7)} -attr vt d
load net {operator+=<32,false>:acc.itm(8)} -attr vt d
load net {operator+=<32,false>:acc.itm(9)} -attr vt d
load net {operator+=<32,false>:acc.itm(10)} -attr vt d
load net {operator+=<32,false>:acc.itm(11)} -attr vt d
load net {operator+=<32,false>:acc.itm(12)} -attr vt d
load net {operator+=<32,false>:acc.itm(13)} -attr vt d
load net {operator+=<32,false>:acc.itm(14)} -attr vt d
load net {operator+=<32,false>:acc.itm(15)} -attr vt d
load net {operator+=<32,false>:acc.itm(16)} -attr vt d
load net {operator+=<32,false>:acc.itm(17)} -attr vt d
load net {operator+=<32,false>:acc.itm(18)} -attr vt d
load net {operator+=<32,false>:acc.itm(19)} -attr vt d
load net {operator+=<32,false>:acc.itm(20)} -attr vt d
load net {operator+=<32,false>:acc.itm(21)} -attr vt d
load net {operator+=<32,false>:acc.itm(22)} -attr vt d
load net {operator+=<32,false>:acc.itm(23)} -attr vt d
load net {operator+=<32,false>:acc.itm(24)} -attr vt d
load net {operator+=<32,false>:acc.itm(25)} -attr vt d
load net {operator+=<32,false>:acc.itm(26)} -attr vt d
load net {operator+=<32,false>:acc.itm(27)} -attr vt d
load net {operator+=<32,false>:acc.itm(28)} -attr vt d
load net {operator+=<32,false>:acc.itm(29)} -attr vt d
load netBundle {operator+=<32,false>:acc.itm} 30 {operator+=<32,false>:acc.itm(0)} {operator+=<32,false>:acc.itm(1)} {operator+=<32,false>:acc.itm(2)} {operator+=<32,false>:acc.itm(3)} {operator+=<32,false>:acc.itm(4)} {operator+=<32,false>:acc.itm(5)} {operator+=<32,false>:acc.itm(6)} {operator+=<32,false>:acc.itm(7)} {operator+=<32,false>:acc.itm(8)} {operator+=<32,false>:acc.itm(9)} {operator+=<32,false>:acc.itm(10)} {operator+=<32,false>:acc.itm(11)} {operator+=<32,false>:acc.itm(12)} {operator+=<32,false>:acc.itm(13)} {operator+=<32,false>:acc.itm(14)} {operator+=<32,false>:acc.itm(15)} {operator+=<32,false>:acc.itm(16)} {operator+=<32,false>:acc.itm(17)} {operator+=<32,false>:acc.itm(18)} {operator+=<32,false>:acc.itm(19)} {operator+=<32,false>:acc.itm(20)} {operator+=<32,false>:acc.itm(21)} {operator+=<32,false>:acc.itm(22)} {operator+=<32,false>:acc.itm(23)} {operator+=<32,false>:acc.itm(24)} {operator+=<32,false>:acc.itm(25)} {operator+=<32,false>:acc.itm(26)} {operator+=<32,false>:acc.itm(27)} {operator+=<32,false>:acc.itm(28)} {operator+=<32,false>:acc.itm(29)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-673 -attr oid 669 -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(0)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(1)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(2)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(3)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(4)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(5)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(6)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(7)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(8)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(9)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(10)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(11)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(12)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(13)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(14)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(15)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(16)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(17)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(18)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(19)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(20)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(21)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(22)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(23)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(24)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(25)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(26)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(27)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(28)} -attr vt d
load net {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(29)} -attr vt d
load netBundle {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm} 30 {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(0)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(1)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(2)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(3)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(4)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(5)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(6)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(7)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(8)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(9)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(10)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(11)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(12)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(13)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(14)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(15)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(16)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(17)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(18)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(19)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(20)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(21)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(22)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(23)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(24)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(25)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(26)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(27)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(28)} {operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm(29)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-674 -attr oid 670 -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {ADD_LOOP:acc#1.itm(0)} -attr vt d
load net {ADD_LOOP:acc#1.itm(1)} -attr vt d
load net {ADD_LOOP:acc#1.itm(2)} -attr vt d
load net {ADD_LOOP:acc#1.itm(3)} -attr vt d
load net {ADD_LOOP:acc#1.itm(4)} -attr vt d
load netBundle {ADD_LOOP:acc#1.itm} 5 {ADD_LOOP:acc#1.itm(0)} {ADD_LOOP:acc#1.itm(1)} {ADD_LOOP:acc#1.itm(2)} {ADD_LOOP:acc#1.itm(3)} {ADD_LOOP:acc#1.itm(4)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-675 -attr oid 671 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {operator+=<32,false>:conc#3.itm(0)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(1)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(2)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(3)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(4)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(5)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(6)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(7)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(8)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(9)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(10)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(11)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(12)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(13)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(14)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(15)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(16)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(17)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(18)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(19)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(20)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(21)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(22)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(23)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(24)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(25)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(26)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(27)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(28)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(29)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(30)} -attr vt d
load net {operator+=<32,false>:conc#3.itm(31)} -attr vt d
load netBundle {operator+=<32,false>:conc#3.itm} 32 {operator+=<32,false>:conc#3.itm(0)} {operator+=<32,false>:conc#3.itm(1)} {operator+=<32,false>:conc#3.itm(2)} {operator+=<32,false>:conc#3.itm(3)} {operator+=<32,false>:conc#3.itm(4)} {operator+=<32,false>:conc#3.itm(5)} {operator+=<32,false>:conc#3.itm(6)} {operator+=<32,false>:conc#3.itm(7)} {operator+=<32,false>:conc#3.itm(8)} {operator+=<32,false>:conc#3.itm(9)} {operator+=<32,false>:conc#3.itm(10)} {operator+=<32,false>:conc#3.itm(11)} {operator+=<32,false>:conc#3.itm(12)} {operator+=<32,false>:conc#3.itm(13)} {operator+=<32,false>:conc#3.itm(14)} {operator+=<32,false>:conc#3.itm(15)} {operator+=<32,false>:conc#3.itm(16)} {operator+=<32,false>:conc#3.itm(17)} {operator+=<32,false>:conc#3.itm(18)} {operator+=<32,false>:conc#3.itm(19)} {operator+=<32,false>:conc#3.itm(20)} {operator+=<32,false>:conc#3.itm(21)} {operator+=<32,false>:conc#3.itm(22)} {operator+=<32,false>:conc#3.itm(23)} {operator+=<32,false>:conc#3.itm(24)} {operator+=<32,false>:conc#3.itm(25)} {operator+=<32,false>:conc#3.itm(26)} {operator+=<32,false>:conc#3.itm(27)} {operator+=<32,false>:conc#3.itm(28)} {operator+=<32,false>:conc#3.itm(29)} {operator+=<32,false>:conc#3.itm(30)} {operator+=<32,false>:conc#3.itm(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-676 -attr oid 672 -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-677 -attr oid 673 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-678 -attr oid 674 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-679 -attr oid 675 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-680 -attr oid 676 -attr vt d
load net {run:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-681 -attr oid 677 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-682 -attr oid 678 -attr vt d -attr @path {/axi_test/axi_test:core/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-683 -attr oid 679 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-684 -attr oid 680 -attr vt d
load net {a:rsc.m_wstate(0)} -attr vt d
load net {a:rsc.m_wstate(1)} -attr vt d
load net {a:rsc.m_wstate(2)} -attr vt d
load netBundle {a:rsc.m_wstate} 3 {a:rsc.m_wstate(0)} {a:rsc.m_wstate(1)} {a:rsc.m_wstate(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-685 -attr oid 681 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.m_wstate}
load net {a:rsc.m_wstate(0)} -port {a:rsc.m_wstate(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.m_wstate}
load net {a:rsc.m_wstate(1)} -port {a:rsc.m_wstate(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.m_wstate}
load net {a:rsc.m_wstate(2)} -port {a:rsc.m_wstate(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.m_wstate}
load net {a:rsc.m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-686 -attr oid 682 -attr vt d
load net {a:rsc.m_wCaughtUp} -port {a:rsc.m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-687 -attr oid 683 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.m_wCaughtUp}
load net {a:rsc.RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-688 -attr oid 684 -attr vt d
load net {a:rsc.RREADY} -port {a:rsc.RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-689 -attr oid 685 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RREADY}
load net {a:rsc.RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-690 -attr oid 686 -attr vt d
load net {a:rsc.RVALID} -port {a:rsc.RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-691 -attr oid 687 -attr vt d
load net {a:rsc.RUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-692 -attr oid 688 -attr vt d
load net {a:rsc.RUSER} -port {a:rsc.RUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-693 -attr oid 689 -attr vt d
load net {a:rsc.RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-694 -attr oid 690 -attr vt d
load net {a:rsc.RLAST} -port {a:rsc.RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-695 -attr oid 691 -attr vt d
load net {a:rsc.RRESP(0)} -attr vt d
load net {a:rsc.RRESP(1)} -attr vt d
load netBundle {a:rsc.RRESP} 2 {a:rsc.RRESP(0)} {a:rsc.RRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-696 -attr oid 692 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RRESP}
load net {a:rsc.RRESP(0)} -port {a:rsc.RRESP(0)} -attr vt d
load net {a:rsc.RRESP(1)} -port {a:rsc.RRESP(1)} -attr vt d
load netBundle {a:rsc.RRESP} 2 {a:rsc.RRESP(0)} {a:rsc.RRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-697 -attr oid 693 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RRESP}
load net {a:rsc.RDATA(0)} -attr vt d
load net {a:rsc.RDATA(1)} -attr vt d
load net {a:rsc.RDATA(2)} -attr vt d
load net {a:rsc.RDATA(3)} -attr vt d
load net {a:rsc.RDATA(4)} -attr vt d
load net {a:rsc.RDATA(5)} -attr vt d
load net {a:rsc.RDATA(6)} -attr vt d
load net {a:rsc.RDATA(7)} -attr vt d
load net {a:rsc.RDATA(8)} -attr vt d
load net {a:rsc.RDATA(9)} -attr vt d
load net {a:rsc.RDATA(10)} -attr vt d
load net {a:rsc.RDATA(11)} -attr vt d
load net {a:rsc.RDATA(12)} -attr vt d
load net {a:rsc.RDATA(13)} -attr vt d
load net {a:rsc.RDATA(14)} -attr vt d
load net {a:rsc.RDATA(15)} -attr vt d
load net {a:rsc.RDATA(16)} -attr vt d
load net {a:rsc.RDATA(17)} -attr vt d
load net {a:rsc.RDATA(18)} -attr vt d
load net {a:rsc.RDATA(19)} -attr vt d
load net {a:rsc.RDATA(20)} -attr vt d
load net {a:rsc.RDATA(21)} -attr vt d
load net {a:rsc.RDATA(22)} -attr vt d
load net {a:rsc.RDATA(23)} -attr vt d
load net {a:rsc.RDATA(24)} -attr vt d
load net {a:rsc.RDATA(25)} -attr vt d
load net {a:rsc.RDATA(26)} -attr vt d
load net {a:rsc.RDATA(27)} -attr vt d
load net {a:rsc.RDATA(28)} -attr vt d
load net {a:rsc.RDATA(29)} -attr vt d
load net {a:rsc.RDATA(30)} -attr vt d
load net {a:rsc.RDATA(31)} -attr vt d
load netBundle {a:rsc.RDATA} 32 {a:rsc.RDATA(0)} {a:rsc.RDATA(1)} {a:rsc.RDATA(2)} {a:rsc.RDATA(3)} {a:rsc.RDATA(4)} {a:rsc.RDATA(5)} {a:rsc.RDATA(6)} {a:rsc.RDATA(7)} {a:rsc.RDATA(8)} {a:rsc.RDATA(9)} {a:rsc.RDATA(10)} {a:rsc.RDATA(11)} {a:rsc.RDATA(12)} {a:rsc.RDATA(13)} {a:rsc.RDATA(14)} {a:rsc.RDATA(15)} {a:rsc.RDATA(16)} {a:rsc.RDATA(17)} {a:rsc.RDATA(18)} {a:rsc.RDATA(19)} {a:rsc.RDATA(20)} {a:rsc.RDATA(21)} {a:rsc.RDATA(22)} {a:rsc.RDATA(23)} {a:rsc.RDATA(24)} {a:rsc.RDATA(25)} {a:rsc.RDATA(26)} {a:rsc.RDATA(27)} {a:rsc.RDATA(28)} {a:rsc.RDATA(29)} {a:rsc.RDATA(30)} {a:rsc.RDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-698 -attr oid 694 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(0)} -port {a:rsc.RDATA(0)} -attr vt d
load net {a:rsc.RDATA(1)} -port {a:rsc.RDATA(1)} -attr vt d
load net {a:rsc.RDATA(2)} -port {a:rsc.RDATA(2)} -attr vt d
load net {a:rsc.RDATA(3)} -port {a:rsc.RDATA(3)} -attr vt d
load net {a:rsc.RDATA(4)} -port {a:rsc.RDATA(4)} -attr vt d
load net {a:rsc.RDATA(5)} -port {a:rsc.RDATA(5)} -attr vt d
load net {a:rsc.RDATA(6)} -port {a:rsc.RDATA(6)} -attr vt d
load net {a:rsc.RDATA(7)} -port {a:rsc.RDATA(7)} -attr vt d
load net {a:rsc.RDATA(8)} -port {a:rsc.RDATA(8)} -attr vt d
load net {a:rsc.RDATA(9)} -port {a:rsc.RDATA(9)} -attr vt d
load net {a:rsc.RDATA(10)} -port {a:rsc.RDATA(10)} -attr vt d
load net {a:rsc.RDATA(11)} -port {a:rsc.RDATA(11)} -attr vt d
load net {a:rsc.RDATA(12)} -port {a:rsc.RDATA(12)} -attr vt d
load net {a:rsc.RDATA(13)} -port {a:rsc.RDATA(13)} -attr vt d
load net {a:rsc.RDATA(14)} -port {a:rsc.RDATA(14)} -attr vt d
load net {a:rsc.RDATA(15)} -port {a:rsc.RDATA(15)} -attr vt d
load net {a:rsc.RDATA(16)} -port {a:rsc.RDATA(16)} -attr vt d
load net {a:rsc.RDATA(17)} -port {a:rsc.RDATA(17)} -attr vt d
load net {a:rsc.RDATA(18)} -port {a:rsc.RDATA(18)} -attr vt d
load net {a:rsc.RDATA(19)} -port {a:rsc.RDATA(19)} -attr vt d
load net {a:rsc.RDATA(20)} -port {a:rsc.RDATA(20)} -attr vt d
load net {a:rsc.RDATA(21)} -port {a:rsc.RDATA(21)} -attr vt d
load net {a:rsc.RDATA(22)} -port {a:rsc.RDATA(22)} -attr vt d
load net {a:rsc.RDATA(23)} -port {a:rsc.RDATA(23)} -attr vt d
load net {a:rsc.RDATA(24)} -port {a:rsc.RDATA(24)} -attr vt d
load net {a:rsc.RDATA(25)} -port {a:rsc.RDATA(25)} -attr vt d
load net {a:rsc.RDATA(26)} -port {a:rsc.RDATA(26)} -attr vt d
load net {a:rsc.RDATA(27)} -port {a:rsc.RDATA(27)} -attr vt d
load net {a:rsc.RDATA(28)} -port {a:rsc.RDATA(28)} -attr vt d
load net {a:rsc.RDATA(29)} -port {a:rsc.RDATA(29)} -attr vt d
load net {a:rsc.RDATA(30)} -port {a:rsc.RDATA(30)} -attr vt d
load net {a:rsc.RDATA(31)} -port {a:rsc.RDATA(31)} -attr vt d
load netBundle {a:rsc.RDATA} 32 {a:rsc.RDATA(0)} {a:rsc.RDATA(1)} {a:rsc.RDATA(2)} {a:rsc.RDATA(3)} {a:rsc.RDATA(4)} {a:rsc.RDATA(5)} {a:rsc.RDATA(6)} {a:rsc.RDATA(7)} {a:rsc.RDATA(8)} {a:rsc.RDATA(9)} {a:rsc.RDATA(10)} {a:rsc.RDATA(11)} {a:rsc.RDATA(12)} {a:rsc.RDATA(13)} {a:rsc.RDATA(14)} {a:rsc.RDATA(15)} {a:rsc.RDATA(16)} {a:rsc.RDATA(17)} {a:rsc.RDATA(18)} {a:rsc.RDATA(19)} {a:rsc.RDATA(20)} {a:rsc.RDATA(21)} {a:rsc.RDATA(22)} {a:rsc.RDATA(23)} {a:rsc.RDATA(24)} {a:rsc.RDATA(25)} {a:rsc.RDATA(26)} {a:rsc.RDATA(27)} {a:rsc.RDATA(28)} {a:rsc.RDATA(29)} {a:rsc.RDATA(30)} {a:rsc.RDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-699 -attr oid 695 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-700 -attr oid 696 -attr vt d
load net {a:rsc.RID} -port {a:rsc.RID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-701 -attr oid 697 -attr vt d
load net {a:rsc.ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-702 -attr oid 698 -attr vt d
load net {a:rsc.ARREADY} -port {a:rsc.ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-703 -attr oid 699 -attr vt d
load net {a:rsc.ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-704 -attr oid 700 -attr vt d
load net {a:rsc.ARVALID} -port {a:rsc.ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-705 -attr oid 701 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARVALID}
load net {a:rsc.ARUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-706 -attr oid 702 -attr vt d
load net {a:rsc.ARUSER} -port {a:rsc.ARUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-707 -attr oid 703 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARUSER}
load net {a:rsc.ARREGION(0)} -attr vt d
load net {a:rsc.ARREGION(1)} -attr vt d
load net {a:rsc.ARREGION(2)} -attr vt d
load net {a:rsc.ARREGION(3)} -attr vt d
load netBundle {a:rsc.ARREGION} 4 {a:rsc.ARREGION(0)} {a:rsc.ARREGION(1)} {a:rsc.ARREGION(2)} {a:rsc.ARREGION(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-708 -attr oid 704 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARREGION(0)} -port {a:rsc.ARREGION(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARREGION(1)} -port {a:rsc.ARREGION(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARREGION(2)} -port {a:rsc.ARREGION(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARREGION(3)} -port {a:rsc.ARREGION(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARQOS(0)} -attr vt d
load net {a:rsc.ARQOS(1)} -attr vt d
load net {a:rsc.ARQOS(2)} -attr vt d
load net {a:rsc.ARQOS(3)} -attr vt d
load netBundle {a:rsc.ARQOS} 4 {a:rsc.ARQOS(0)} {a:rsc.ARQOS(1)} {a:rsc.ARQOS(2)} {a:rsc.ARQOS(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-709 -attr oid 705 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARQOS(0)} -port {a:rsc.ARQOS(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARQOS(1)} -port {a:rsc.ARQOS(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARQOS(2)} -port {a:rsc.ARQOS(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARQOS(3)} -port {a:rsc.ARQOS(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARPROT(0)} -attr vt d
load net {a:rsc.ARPROT(1)} -attr vt d
load net {a:rsc.ARPROT(2)} -attr vt d
load netBundle {a:rsc.ARPROT} 3 {a:rsc.ARPROT(0)} {a:rsc.ARPROT(1)} {a:rsc.ARPROT(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-710 -attr oid 706 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARPROT}
load net {a:rsc.ARPROT(0)} -port {a:rsc.ARPROT(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARPROT}
load net {a:rsc.ARPROT(1)} -port {a:rsc.ARPROT(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARPROT}
load net {a:rsc.ARPROT(2)} -port {a:rsc.ARPROT(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARPROT}
load net {a:rsc.ARCACHE(0)} -attr vt d
load net {a:rsc.ARCACHE(1)} -attr vt d
load net {a:rsc.ARCACHE(2)} -attr vt d
load net {a:rsc.ARCACHE(3)} -attr vt d
load netBundle {a:rsc.ARCACHE} 4 {a:rsc.ARCACHE(0)} {a:rsc.ARCACHE(1)} {a:rsc.ARCACHE(2)} {a:rsc.ARCACHE(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-711 -attr oid 707 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(0)} -port {a:rsc.ARCACHE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(1)} -port {a:rsc.ARCACHE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(2)} -port {a:rsc.ARCACHE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(3)} -port {a:rsc.ARCACHE(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-712 -attr oid 708 -attr vt d
load net {a:rsc.ARLOCK} -port {a:rsc.ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-713 -attr oid 709 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLOCK}
load net {a:rsc.ARBURST(0)} -attr vt d
load net {a:rsc.ARBURST(1)} -attr vt d
load netBundle {a:rsc.ARBURST} 2 {a:rsc.ARBURST(0)} {a:rsc.ARBURST(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-714 -attr oid 710 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARBURST}
load net {a:rsc.ARBURST(0)} -port {a:rsc.ARBURST(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARBURST}
load net {a:rsc.ARBURST(1)} -port {a:rsc.ARBURST(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARBURST}
load net {a:rsc.ARSIZE(0)} -attr vt d
load net {a:rsc.ARSIZE(1)} -attr vt d
load net {a:rsc.ARSIZE(2)} -attr vt d
load netBundle {a:rsc.ARSIZE} 3 {a:rsc.ARSIZE(0)} {a:rsc.ARSIZE(1)} {a:rsc.ARSIZE(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-715 -attr oid 711 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(0)} -port {a:rsc.ARSIZE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(1)} -port {a:rsc.ARSIZE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(2)} -port {a:rsc.ARSIZE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARSIZE}
load net {a:rsc.ARLEN(0)} -attr vt d
load net {a:rsc.ARLEN(1)} -attr vt d
load net {a:rsc.ARLEN(2)} -attr vt d
load net {a:rsc.ARLEN(3)} -attr vt d
load net {a:rsc.ARLEN(4)} -attr vt d
load net {a:rsc.ARLEN(5)} -attr vt d
load net {a:rsc.ARLEN(6)} -attr vt d
load net {a:rsc.ARLEN(7)} -attr vt d
load netBundle {a:rsc.ARLEN} 8 {a:rsc.ARLEN(0)} {a:rsc.ARLEN(1)} {a:rsc.ARLEN(2)} {a:rsc.ARLEN(3)} {a:rsc.ARLEN(4)} {a:rsc.ARLEN(5)} {a:rsc.ARLEN(6)} {a:rsc.ARLEN(7)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-716 -attr oid 712 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(0)} -port {a:rsc.ARLEN(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(1)} -port {a:rsc.ARLEN(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(2)} -port {a:rsc.ARLEN(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(3)} -port {a:rsc.ARLEN(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(4)} -port {a:rsc.ARLEN(4)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(5)} -port {a:rsc.ARLEN(5)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(6)} -port {a:rsc.ARLEN(6)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(7)} -port {a:rsc.ARLEN(7)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARADDR(0)} -attr vt d
load net {a:rsc.ARADDR(1)} -attr vt d
load net {a:rsc.ARADDR(2)} -attr vt d
load net {a:rsc.ARADDR(3)} -attr vt d
load net {a:rsc.ARADDR(4)} -attr vt d
load net {a:rsc.ARADDR(5)} -attr vt d
load net {a:rsc.ARADDR(6)} -attr vt d
load net {a:rsc.ARADDR(7)} -attr vt d
load net {a:rsc.ARADDR(8)} -attr vt d
load net {a:rsc.ARADDR(9)} -attr vt d
load net {a:rsc.ARADDR(10)} -attr vt d
load net {a:rsc.ARADDR(11)} -attr vt d
load net {a:rsc.ARADDR(12)} -attr vt d
load net {a:rsc.ARADDR(13)} -attr vt d
load net {a:rsc.ARADDR(14)} -attr vt d
load net {a:rsc.ARADDR(15)} -attr vt d
load net {a:rsc.ARADDR(16)} -attr vt d
load net {a:rsc.ARADDR(17)} -attr vt d
load net {a:rsc.ARADDR(18)} -attr vt d
load net {a:rsc.ARADDR(19)} -attr vt d
load net {a:rsc.ARADDR(20)} -attr vt d
load net {a:rsc.ARADDR(21)} -attr vt d
load net {a:rsc.ARADDR(22)} -attr vt d
load net {a:rsc.ARADDR(23)} -attr vt d
load net {a:rsc.ARADDR(24)} -attr vt d
load net {a:rsc.ARADDR(25)} -attr vt d
load net {a:rsc.ARADDR(26)} -attr vt d
load net {a:rsc.ARADDR(27)} -attr vt d
load net {a:rsc.ARADDR(28)} -attr vt d
load net {a:rsc.ARADDR(29)} -attr vt d
load net {a:rsc.ARADDR(30)} -attr vt d
load net {a:rsc.ARADDR(31)} -attr vt d
load netBundle {a:rsc.ARADDR} 32 {a:rsc.ARADDR(0)} {a:rsc.ARADDR(1)} {a:rsc.ARADDR(2)} {a:rsc.ARADDR(3)} {a:rsc.ARADDR(4)} {a:rsc.ARADDR(5)} {a:rsc.ARADDR(6)} {a:rsc.ARADDR(7)} {a:rsc.ARADDR(8)} {a:rsc.ARADDR(9)} {a:rsc.ARADDR(10)} {a:rsc.ARADDR(11)} {a:rsc.ARADDR(12)} {a:rsc.ARADDR(13)} {a:rsc.ARADDR(14)} {a:rsc.ARADDR(15)} {a:rsc.ARADDR(16)} {a:rsc.ARADDR(17)} {a:rsc.ARADDR(18)} {a:rsc.ARADDR(19)} {a:rsc.ARADDR(20)} {a:rsc.ARADDR(21)} {a:rsc.ARADDR(22)} {a:rsc.ARADDR(23)} {a:rsc.ARADDR(24)} {a:rsc.ARADDR(25)} {a:rsc.ARADDR(26)} {a:rsc.ARADDR(27)} {a:rsc.ARADDR(28)} {a:rsc.ARADDR(29)} {a:rsc.ARADDR(30)} {a:rsc.ARADDR(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-717 -attr oid 713 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(0)} -port {a:rsc.ARADDR(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(1)} -port {a:rsc.ARADDR(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(2)} -port {a:rsc.ARADDR(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(3)} -port {a:rsc.ARADDR(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(4)} -port {a:rsc.ARADDR(4)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(5)} -port {a:rsc.ARADDR(5)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(6)} -port {a:rsc.ARADDR(6)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(7)} -port {a:rsc.ARADDR(7)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(8)} -port {a:rsc.ARADDR(8)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(9)} -port {a:rsc.ARADDR(9)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(10)} -port {a:rsc.ARADDR(10)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(11)} -port {a:rsc.ARADDR(11)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(12)} -port {a:rsc.ARADDR(12)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(13)} -port {a:rsc.ARADDR(13)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(14)} -port {a:rsc.ARADDR(14)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(15)} -port {a:rsc.ARADDR(15)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(16)} -port {a:rsc.ARADDR(16)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(17)} -port {a:rsc.ARADDR(17)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(18)} -port {a:rsc.ARADDR(18)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(19)} -port {a:rsc.ARADDR(19)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(20)} -port {a:rsc.ARADDR(20)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(21)} -port {a:rsc.ARADDR(21)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(22)} -port {a:rsc.ARADDR(22)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(23)} -port {a:rsc.ARADDR(23)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(24)} -port {a:rsc.ARADDR(24)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(25)} -port {a:rsc.ARADDR(25)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(26)} -port {a:rsc.ARADDR(26)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(27)} -port {a:rsc.ARADDR(27)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(28)} -port {a:rsc.ARADDR(28)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(29)} -port {a:rsc.ARADDR(29)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(30)} -port {a:rsc.ARADDR(30)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(31)} -port {a:rsc.ARADDR(31)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-718 -attr oid 714 -attr vt d
load net {a:rsc.ARID} -port {a:rsc.ARID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-719 -attr oid 715 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.ARID}
load net {a:rsc.BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-720 -attr oid 716 -attr vt d
load net {a:rsc.BREADY} -port {a:rsc.BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-721 -attr oid 717 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.BREADY}
load net {a:rsc.BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-722 -attr oid 718 -attr vt d
load net {a:rsc.BVALID} -port {a:rsc.BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-723 -attr oid 719 -attr vt d
load net {a:rsc.BUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-724 -attr oid 720 -attr vt d
load net {a:rsc.BUSER} -port {a:rsc.BUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-725 -attr oid 721 -attr vt d
load net {a:rsc.BRESP(0)} -attr vt d
load net {a:rsc.BRESP(1)} -attr vt d
load netBundle {a:rsc.BRESP} 2 {a:rsc.BRESP(0)} {a:rsc.BRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-726 -attr oid 722 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.BRESP}
load net {a:rsc.BRESP(0)} -port {a:rsc.BRESP(0)} -attr vt d
load net {a:rsc.BRESP(1)} -port {a:rsc.BRESP(1)} -attr vt d
load netBundle {a:rsc.BRESP} 2 {a:rsc.BRESP(0)} {a:rsc.BRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-727 -attr oid 723 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.BRESP}
load net {a:rsc.BID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-728 -attr oid 724 -attr vt d
load net {a:rsc.BID} -port {a:rsc.BID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-729 -attr oid 725 -attr vt d
load net {a:rsc.WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-730 -attr oid 726 -attr vt d
load net {a:rsc.WREADY} -port {a:rsc.WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-731 -attr oid 727 -attr vt d
load net {a:rsc.WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-732 -attr oid 728 -attr vt d
load net {a:rsc.WVALID} -port {a:rsc.WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-733 -attr oid 729 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WVALID}
load net {a:rsc.WUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-734 -attr oid 730 -attr vt d
load net {a:rsc.WUSER} -port {a:rsc.WUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-735 -attr oid 731 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WUSER}
load net {a:rsc.WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-736 -attr oid 732 -attr vt d
load net {a:rsc.WLAST} -port {a:rsc.WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-737 -attr oid 733 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WLAST}
load net {a:rsc.WSTRB(0)} -attr vt d
load net {a:rsc.WSTRB(1)} -attr vt d
load net {a:rsc.WSTRB(2)} -attr vt d
load net {a:rsc.WSTRB(3)} -attr vt d
load netBundle {a:rsc.WSTRB} 4 {a:rsc.WSTRB(0)} {a:rsc.WSTRB(1)} {a:rsc.WSTRB(2)} {a:rsc.WSTRB(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-738 -attr oid 734 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WSTRB(0)} -port {a:rsc.WSTRB(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WSTRB(1)} -port {a:rsc.WSTRB(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WSTRB(2)} -port {a:rsc.WSTRB(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WSTRB(3)} -port {a:rsc.WSTRB(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WDATA(0)} -attr vt d
load net {a:rsc.WDATA(1)} -attr vt d
load net {a:rsc.WDATA(2)} -attr vt d
load net {a:rsc.WDATA(3)} -attr vt d
load net {a:rsc.WDATA(4)} -attr vt d
load net {a:rsc.WDATA(5)} -attr vt d
load net {a:rsc.WDATA(6)} -attr vt d
load net {a:rsc.WDATA(7)} -attr vt d
load net {a:rsc.WDATA(8)} -attr vt d
load net {a:rsc.WDATA(9)} -attr vt d
load net {a:rsc.WDATA(10)} -attr vt d
load net {a:rsc.WDATA(11)} -attr vt d
load net {a:rsc.WDATA(12)} -attr vt d
load net {a:rsc.WDATA(13)} -attr vt d
load net {a:rsc.WDATA(14)} -attr vt d
load net {a:rsc.WDATA(15)} -attr vt d
load net {a:rsc.WDATA(16)} -attr vt d
load net {a:rsc.WDATA(17)} -attr vt d
load net {a:rsc.WDATA(18)} -attr vt d
load net {a:rsc.WDATA(19)} -attr vt d
load net {a:rsc.WDATA(20)} -attr vt d
load net {a:rsc.WDATA(21)} -attr vt d
load net {a:rsc.WDATA(22)} -attr vt d
load net {a:rsc.WDATA(23)} -attr vt d
load net {a:rsc.WDATA(24)} -attr vt d
load net {a:rsc.WDATA(25)} -attr vt d
load net {a:rsc.WDATA(26)} -attr vt d
load net {a:rsc.WDATA(27)} -attr vt d
load net {a:rsc.WDATA(28)} -attr vt d
load net {a:rsc.WDATA(29)} -attr vt d
load net {a:rsc.WDATA(30)} -attr vt d
load net {a:rsc.WDATA(31)} -attr vt d
load netBundle {a:rsc.WDATA} 32 {a:rsc.WDATA(0)} {a:rsc.WDATA(1)} {a:rsc.WDATA(2)} {a:rsc.WDATA(3)} {a:rsc.WDATA(4)} {a:rsc.WDATA(5)} {a:rsc.WDATA(6)} {a:rsc.WDATA(7)} {a:rsc.WDATA(8)} {a:rsc.WDATA(9)} {a:rsc.WDATA(10)} {a:rsc.WDATA(11)} {a:rsc.WDATA(12)} {a:rsc.WDATA(13)} {a:rsc.WDATA(14)} {a:rsc.WDATA(15)} {a:rsc.WDATA(16)} {a:rsc.WDATA(17)} {a:rsc.WDATA(18)} {a:rsc.WDATA(19)} {a:rsc.WDATA(20)} {a:rsc.WDATA(21)} {a:rsc.WDATA(22)} {a:rsc.WDATA(23)} {a:rsc.WDATA(24)} {a:rsc.WDATA(25)} {a:rsc.WDATA(26)} {a:rsc.WDATA(27)} {a:rsc.WDATA(28)} {a:rsc.WDATA(29)} {a:rsc.WDATA(30)} {a:rsc.WDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-739 -attr oid 735 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(0)} -port {a:rsc.WDATA(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(1)} -port {a:rsc.WDATA(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(2)} -port {a:rsc.WDATA(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(3)} -port {a:rsc.WDATA(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(4)} -port {a:rsc.WDATA(4)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(5)} -port {a:rsc.WDATA(5)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(6)} -port {a:rsc.WDATA(6)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(7)} -port {a:rsc.WDATA(7)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(8)} -port {a:rsc.WDATA(8)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(9)} -port {a:rsc.WDATA(9)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(10)} -port {a:rsc.WDATA(10)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(11)} -port {a:rsc.WDATA(11)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(12)} -port {a:rsc.WDATA(12)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(13)} -port {a:rsc.WDATA(13)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(14)} -port {a:rsc.WDATA(14)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(15)} -port {a:rsc.WDATA(15)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(16)} -port {a:rsc.WDATA(16)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(17)} -port {a:rsc.WDATA(17)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(18)} -port {a:rsc.WDATA(18)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(19)} -port {a:rsc.WDATA(19)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(20)} -port {a:rsc.WDATA(20)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(21)} -port {a:rsc.WDATA(21)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(22)} -port {a:rsc.WDATA(22)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(23)} -port {a:rsc.WDATA(23)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(24)} -port {a:rsc.WDATA(24)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(25)} -port {a:rsc.WDATA(25)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(26)} -port {a:rsc.WDATA(26)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(27)} -port {a:rsc.WDATA(27)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(28)} -port {a:rsc.WDATA(28)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(29)} -port {a:rsc.WDATA(29)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(30)} -port {a:rsc.WDATA(30)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(31)} -port {a:rsc.WDATA(31)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-740 -attr oid 736 -attr vt d
load net {a:rsc.AWREADY} -port {a:rsc.AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-741 -attr oid 737 -attr vt d
load net {a:rsc.AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-742 -attr oid 738 -attr vt d
load net {a:rsc.AWVALID} -port {a:rsc.AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-743 -attr oid 739 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWVALID}
load net {a:rsc.AWUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-744 -attr oid 740 -attr vt d
load net {a:rsc.AWUSER} -port {a:rsc.AWUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-745 -attr oid 741 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWUSER}
load net {a:rsc.AWREGION(0)} -attr vt d
load net {a:rsc.AWREGION(1)} -attr vt d
load net {a:rsc.AWREGION(2)} -attr vt d
load net {a:rsc.AWREGION(3)} -attr vt d
load netBundle {a:rsc.AWREGION} 4 {a:rsc.AWREGION(0)} {a:rsc.AWREGION(1)} {a:rsc.AWREGION(2)} {a:rsc.AWREGION(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-746 -attr oid 742 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWREGION(0)} -port {a:rsc.AWREGION(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWREGION(1)} -port {a:rsc.AWREGION(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWREGION(2)} -port {a:rsc.AWREGION(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWREGION(3)} -port {a:rsc.AWREGION(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWQOS(0)} -attr vt d
load net {a:rsc.AWQOS(1)} -attr vt d
load net {a:rsc.AWQOS(2)} -attr vt d
load net {a:rsc.AWQOS(3)} -attr vt d
load netBundle {a:rsc.AWQOS} 4 {a:rsc.AWQOS(0)} {a:rsc.AWQOS(1)} {a:rsc.AWQOS(2)} {a:rsc.AWQOS(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-747 -attr oid 743 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWQOS(0)} -port {a:rsc.AWQOS(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWQOS(1)} -port {a:rsc.AWQOS(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWQOS(2)} -port {a:rsc.AWQOS(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWQOS(3)} -port {a:rsc.AWQOS(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWPROT(0)} -attr vt d
load net {a:rsc.AWPROT(1)} -attr vt d
load net {a:rsc.AWPROT(2)} -attr vt d
load netBundle {a:rsc.AWPROT} 3 {a:rsc.AWPROT(0)} {a:rsc.AWPROT(1)} {a:rsc.AWPROT(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-748 -attr oid 744 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWPROT}
load net {a:rsc.AWPROT(0)} -port {a:rsc.AWPROT(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWPROT}
load net {a:rsc.AWPROT(1)} -port {a:rsc.AWPROT(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWPROT}
load net {a:rsc.AWPROT(2)} -port {a:rsc.AWPROT(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWPROT}
load net {a:rsc.AWCACHE(0)} -attr vt d
load net {a:rsc.AWCACHE(1)} -attr vt d
load net {a:rsc.AWCACHE(2)} -attr vt d
load net {a:rsc.AWCACHE(3)} -attr vt d
load netBundle {a:rsc.AWCACHE} 4 {a:rsc.AWCACHE(0)} {a:rsc.AWCACHE(1)} {a:rsc.AWCACHE(2)} {a:rsc.AWCACHE(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-749 -attr oid 745 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(0)} -port {a:rsc.AWCACHE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(1)} -port {a:rsc.AWCACHE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(2)} -port {a:rsc.AWCACHE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(3)} -port {a:rsc.AWCACHE(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-750 -attr oid 746 -attr vt d
load net {a:rsc.AWLOCK} -port {a:rsc.AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-751 -attr oid 747 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLOCK}
load net {a:rsc.AWBURST(0)} -attr vt d
load net {a:rsc.AWBURST(1)} -attr vt d
load netBundle {a:rsc.AWBURST} 2 {a:rsc.AWBURST(0)} {a:rsc.AWBURST(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-752 -attr oid 748 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWBURST}
load net {a:rsc.AWBURST(0)} -port {a:rsc.AWBURST(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWBURST}
load net {a:rsc.AWBURST(1)} -port {a:rsc.AWBURST(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWBURST}
load net {a:rsc.AWSIZE(0)} -attr vt d
load net {a:rsc.AWSIZE(1)} -attr vt d
load net {a:rsc.AWSIZE(2)} -attr vt d
load netBundle {a:rsc.AWSIZE} 3 {a:rsc.AWSIZE(0)} {a:rsc.AWSIZE(1)} {a:rsc.AWSIZE(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-753 -attr oid 749 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(0)} -port {a:rsc.AWSIZE(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(1)} -port {a:rsc.AWSIZE(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(2)} -port {a:rsc.AWSIZE(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWSIZE}
load net {a:rsc.AWLEN(0)} -attr vt d
load net {a:rsc.AWLEN(1)} -attr vt d
load net {a:rsc.AWLEN(2)} -attr vt d
load net {a:rsc.AWLEN(3)} -attr vt d
load net {a:rsc.AWLEN(4)} -attr vt d
load net {a:rsc.AWLEN(5)} -attr vt d
load net {a:rsc.AWLEN(6)} -attr vt d
load net {a:rsc.AWLEN(7)} -attr vt d
load netBundle {a:rsc.AWLEN} 8 {a:rsc.AWLEN(0)} {a:rsc.AWLEN(1)} {a:rsc.AWLEN(2)} {a:rsc.AWLEN(3)} {a:rsc.AWLEN(4)} {a:rsc.AWLEN(5)} {a:rsc.AWLEN(6)} {a:rsc.AWLEN(7)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-754 -attr oid 750 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(0)} -port {a:rsc.AWLEN(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(1)} -port {a:rsc.AWLEN(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(2)} -port {a:rsc.AWLEN(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(3)} -port {a:rsc.AWLEN(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(4)} -port {a:rsc.AWLEN(4)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(5)} -port {a:rsc.AWLEN(5)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(6)} -port {a:rsc.AWLEN(6)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(7)} -port {a:rsc.AWLEN(7)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWADDR(0)} -attr vt d
load net {a:rsc.AWADDR(1)} -attr vt d
load net {a:rsc.AWADDR(2)} -attr vt d
load net {a:rsc.AWADDR(3)} -attr vt d
load net {a:rsc.AWADDR(4)} -attr vt d
load net {a:rsc.AWADDR(5)} -attr vt d
load net {a:rsc.AWADDR(6)} -attr vt d
load net {a:rsc.AWADDR(7)} -attr vt d
load net {a:rsc.AWADDR(8)} -attr vt d
load net {a:rsc.AWADDR(9)} -attr vt d
load net {a:rsc.AWADDR(10)} -attr vt d
load net {a:rsc.AWADDR(11)} -attr vt d
load net {a:rsc.AWADDR(12)} -attr vt d
load net {a:rsc.AWADDR(13)} -attr vt d
load net {a:rsc.AWADDR(14)} -attr vt d
load net {a:rsc.AWADDR(15)} -attr vt d
load net {a:rsc.AWADDR(16)} -attr vt d
load net {a:rsc.AWADDR(17)} -attr vt d
load net {a:rsc.AWADDR(18)} -attr vt d
load net {a:rsc.AWADDR(19)} -attr vt d
load net {a:rsc.AWADDR(20)} -attr vt d
load net {a:rsc.AWADDR(21)} -attr vt d
load net {a:rsc.AWADDR(22)} -attr vt d
load net {a:rsc.AWADDR(23)} -attr vt d
load net {a:rsc.AWADDR(24)} -attr vt d
load net {a:rsc.AWADDR(25)} -attr vt d
load net {a:rsc.AWADDR(26)} -attr vt d
load net {a:rsc.AWADDR(27)} -attr vt d
load net {a:rsc.AWADDR(28)} -attr vt d
load net {a:rsc.AWADDR(29)} -attr vt d
load net {a:rsc.AWADDR(30)} -attr vt d
load net {a:rsc.AWADDR(31)} -attr vt d
load netBundle {a:rsc.AWADDR} 32 {a:rsc.AWADDR(0)} {a:rsc.AWADDR(1)} {a:rsc.AWADDR(2)} {a:rsc.AWADDR(3)} {a:rsc.AWADDR(4)} {a:rsc.AWADDR(5)} {a:rsc.AWADDR(6)} {a:rsc.AWADDR(7)} {a:rsc.AWADDR(8)} {a:rsc.AWADDR(9)} {a:rsc.AWADDR(10)} {a:rsc.AWADDR(11)} {a:rsc.AWADDR(12)} {a:rsc.AWADDR(13)} {a:rsc.AWADDR(14)} {a:rsc.AWADDR(15)} {a:rsc.AWADDR(16)} {a:rsc.AWADDR(17)} {a:rsc.AWADDR(18)} {a:rsc.AWADDR(19)} {a:rsc.AWADDR(20)} {a:rsc.AWADDR(21)} {a:rsc.AWADDR(22)} {a:rsc.AWADDR(23)} {a:rsc.AWADDR(24)} {a:rsc.AWADDR(25)} {a:rsc.AWADDR(26)} {a:rsc.AWADDR(27)} {a:rsc.AWADDR(28)} {a:rsc.AWADDR(29)} {a:rsc.AWADDR(30)} {a:rsc.AWADDR(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-755 -attr oid 751 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(0)} -port {a:rsc.AWADDR(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(1)} -port {a:rsc.AWADDR(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(2)} -port {a:rsc.AWADDR(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(3)} -port {a:rsc.AWADDR(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(4)} -port {a:rsc.AWADDR(4)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(5)} -port {a:rsc.AWADDR(5)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(6)} -port {a:rsc.AWADDR(6)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(7)} -port {a:rsc.AWADDR(7)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(8)} -port {a:rsc.AWADDR(8)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(9)} -port {a:rsc.AWADDR(9)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(10)} -port {a:rsc.AWADDR(10)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(11)} -port {a:rsc.AWADDR(11)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(12)} -port {a:rsc.AWADDR(12)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(13)} -port {a:rsc.AWADDR(13)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(14)} -port {a:rsc.AWADDR(14)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(15)} -port {a:rsc.AWADDR(15)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(16)} -port {a:rsc.AWADDR(16)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(17)} -port {a:rsc.AWADDR(17)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(18)} -port {a:rsc.AWADDR(18)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(19)} -port {a:rsc.AWADDR(19)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(20)} -port {a:rsc.AWADDR(20)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(21)} -port {a:rsc.AWADDR(21)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(22)} -port {a:rsc.AWADDR(22)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(23)} -port {a:rsc.AWADDR(23)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(24)} -port {a:rsc.AWADDR(24)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(25)} -port {a:rsc.AWADDR(25)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(26)} -port {a:rsc.AWADDR(26)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(27)} -port {a:rsc.AWADDR(27)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(28)} -port {a:rsc.AWADDR(28)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(29)} -port {a:rsc.AWADDR(29)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(30)} -port {a:rsc.AWADDR(30)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(31)} -port {a:rsc.AWADDR(31)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-756 -attr oid 752 -attr vt d
load net {a:rsc.AWID} -port {a:rsc.AWID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-757 -attr oid 753 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.AWID}
load net {a:rsc.triosy.lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-758 -attr oid 754 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-759 -attr oid 755 -attr vt d -attr @path {/axi_test/axi_test:core/a:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-760 -attr oid 756 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-761 -attr oid 757 -attr vt d
load net {complete:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-762 -attr oid 758 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-763 -attr oid 759 -attr vt d -attr @path {/axi_test/axi_test:core/complete:rsc.vld}
load inst "axi_test:core:run:rsci:inst" "axi_test:core:run:rsci" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-764 -attr oid 760 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:run:rsci:inst} -attr area 5.003000 -attr delay 0.532053 -attr hier "/axi_test/axi_test:core/axi_test:core:run:rsci"
load net {clk} -pin  "axi_test:core:run:rsci:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-765 -attr oid 761 -attr vt dc -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core:run:rsci:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-766 -attr oid 762 -attr vt dc -attr @path {/axi_test/axi_test:core/rst}
load net {run:rsc.rdy} -pin  "axi_test:core:run:rsci:inst" {run:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-767 -attr oid 763 -attr vt dc -attr @path {/axi_test/axi_test:core/run:rsc.rdy}
load net {run:rsc.vld} -pin  "axi_test:core:run:rsci:inst" {run:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-768 -attr oid 764 -attr vt dc -attr @path {/axi_test/axi_test:core/run:rsc.vld}
load net {core.wen} -pin  "axi_test:core:run:rsci:inst" {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-769 -attr oid 765 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wen}
load net {reg(run:rsci.oswt).cse} -pin  "axi_test:core:run:rsci:inst" {run:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-770 -attr oid 766 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(run:rsci.oswt).cse}
load net {core.wten} -pin  "axi_test:core:run:rsci:inst" {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-771 -attr oid 767 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten}
load net {run:rsci.ivld.mxwt} -pin  "axi_test:core:run:rsci:inst" {run:rsci.ivld.mxwt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-772 -attr oid 768 -attr vt dc -attr @path {/axi_test/axi_test:core/run:rsci.ivld.mxwt}
load inst "axi_test:core:a:rsci:inst" "axi_test:core:a:rsci" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-773 -attr oid 769 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsci:inst} -attr area 9684.004000 -attr delay 1.166668 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsci"
load net {clk} -pin  "axi_test:core:a:rsci:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-774 -attr oid 770 -attr vt dc -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core:a:rsci:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-775 -attr oid 771 -attr vt dc -attr @path {/axi_test/axi_test:core/rst}
load net {a:rsc.m_wstate(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.m_wstate(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.m_wstate}
load net {a:rsc.m_wstate(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.m_wstate(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.m_wstate}
load net {a:rsc.m_wstate(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.m_wstate(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.m_wstate}
load net {a:rsc.m_wCaughtUp} -pin  "axi_test:core:a:rsci:inst" {a:rsc.m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-776 -attr oid 772 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.m_wCaughtUp}
load net {a:rsc.RREADY} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-777 -attr oid 773 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RREADY}
load net {a:rsc.RVALID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-778 -attr oid 774 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RVALID}
load net {a:rsc.RUSER} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-779 -attr oid 775 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RUSER}
load net {a:rsc.RLAST} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-780 -attr oid 776 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RLAST}
load net {a:rsc.RRESP(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RRESP(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RRESP}
load net {a:rsc.RRESP(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RRESP(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RRESP}
load net {a:rsc.RDATA(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(4)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(5)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(6)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(7)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(8)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(9)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(10)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(11)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(12)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(13)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(14)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(15)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(16)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(17)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(18)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(19)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(20)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(21)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(22)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(23)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(24)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(25)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(26)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(27)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(28)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(29)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(30)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RDATA(31)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RDATA(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RDATA}
load net {a:rsc.RID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.RID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-781 -attr oid 777 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.RID}
load net {a:rsc.ARREADY} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-782 -attr oid 778 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARREADY}
load net {a:rsc.ARVALID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-783 -attr oid 779 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARVALID}
load net {a:rsc.ARUSER} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-784 -attr oid 780 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARUSER}
load net {a:rsc.ARREGION(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARREGION(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARREGION(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARREGION(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARREGION(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARREGION(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARREGION(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARREGION(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARREGION}
load net {a:rsc.ARQOS(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARQOS(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARQOS(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARQOS(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARQOS(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARQOS(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARQOS(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARQOS(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARQOS}
load net {a:rsc.ARPROT(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARPROT(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARPROT}
load net {a:rsc.ARPROT(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARPROT(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARPROT}
load net {a:rsc.ARPROT(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARPROT(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARPROT}
load net {a:rsc.ARCACHE(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARCACHE(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARCACHE(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARCACHE(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARCACHE(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARCACHE}
load net {a:rsc.ARLOCK} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-785 -attr oid 781 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLOCK}
load net {a:rsc.ARBURST(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARBURST(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARBURST}
load net {a:rsc.ARBURST(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARBURST(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARBURST}
load net {a:rsc.ARSIZE(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARSIZE(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARSIZE(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARSIZE(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARSIZE}
load net {a:rsc.ARLEN(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLEN(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLEN(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLEN(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLEN(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(4)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLEN(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(5)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLEN(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(6)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLEN(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARLEN(7)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARLEN(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARLEN}
load net {a:rsc.ARADDR(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(4)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(5)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(6)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(7)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(8)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(9)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(10)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(11)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(12)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(13)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(14)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(15)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(16)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(17)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(18)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(19)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(20)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(21)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(22)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(23)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(24)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(25)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(26)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(27)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(28)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(29)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(30)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARADDR(31)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARADDR(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARADDR}
load net {a:rsc.ARID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.ARID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-786 -attr oid 782 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.ARID}
load net {a:rsc.BREADY} -pin  "axi_test:core:a:rsci:inst" {a:rsc.BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-787 -attr oid 783 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.BREADY}
load net {a:rsc.BVALID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-788 -attr oid 784 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.BVALID}
load net {a:rsc.BUSER} -pin  "axi_test:core:a:rsci:inst" {a:rsc.BUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-789 -attr oid 785 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.BUSER}
load net {a:rsc.BRESP(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.BRESP(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.BRESP}
load net {a:rsc.BRESP(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.BRESP(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.BRESP}
load net {a:rsc.BID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.BID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-790 -attr oid 786 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.BID}
load net {a:rsc.WREADY} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-791 -attr oid 787 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WREADY}
load net {a:rsc.WVALID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-792 -attr oid 788 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WVALID}
load net {a:rsc.WUSER} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-793 -attr oid 789 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WUSER}
load net {a:rsc.WLAST} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-794 -attr oid 790 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WLAST}
load net {a:rsc.WSTRB(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WSTRB(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WSTRB(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WSTRB(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WSTRB(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WSTRB(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WSTRB(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WSTRB(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WSTRB}
load net {a:rsc.WDATA(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(4)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(5)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(6)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(7)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(8)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(9)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(10)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(11)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(12)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(13)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(14)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(15)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(16)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(17)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(18)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(19)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(20)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(21)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(22)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(23)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(24)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(25)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(26)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(27)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(28)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(29)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(30)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.WDATA(31)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.WDATA(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.WDATA}
load net {a:rsc.AWREADY} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-795 -attr oid 791 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWREADY}
load net {a:rsc.AWVALID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-796 -attr oid 792 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWVALID}
load net {a:rsc.AWUSER} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-797 -attr oid 793 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWUSER}
load net {a:rsc.AWREGION(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWREGION(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWREGION(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWREGION(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWREGION(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWREGION(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWREGION(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWREGION(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWREGION}
load net {a:rsc.AWQOS(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWQOS(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWQOS(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWQOS(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWQOS(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWQOS(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWQOS(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWQOS(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWQOS}
load net {a:rsc.AWPROT(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWPROT(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWPROT}
load net {a:rsc.AWPROT(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWPROT(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWPROT}
load net {a:rsc.AWPROT(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWPROT(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWPROT}
load net {a:rsc.AWCACHE(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWCACHE(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWCACHE(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWCACHE(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWCACHE(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWCACHE}
load net {a:rsc.AWLOCK} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-798 -attr oid 794 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLOCK}
load net {a:rsc.AWBURST(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWBURST(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWBURST}
load net {a:rsc.AWBURST(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWBURST(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWBURST}
load net {a:rsc.AWSIZE(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWSIZE(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWSIZE(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWSIZE(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWSIZE}
load net {a:rsc.AWLEN(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLEN(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLEN(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLEN(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLEN(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(4)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLEN(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(5)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLEN(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(6)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLEN(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWLEN(7)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWLEN(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWLEN}
load net {a:rsc.AWADDR(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(4)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(5)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(6)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(7)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(8)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(9)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(10)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(11)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(12)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(13)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(14)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(15)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(16)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(17)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(18)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(19)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(20)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(21)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(22)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(23)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(24)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(25)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(26)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(27)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(28)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(29)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(30)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWADDR(31)} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWADDR(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWADDR}
load net {a:rsc.AWID} -pin  "axi_test:core:a:rsci:inst" {a:rsc.AWID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-799 -attr oid 795 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.AWID}
load net {core.wen} -pin  "axi_test:core:a:rsci:inst" {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-800 -attr oid 796 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wen}
load net {reg(a:rsci.oswt).cse} -pin  "axi_test:core:a:rsci:inst" {a:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-801 -attr oid 797 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt).cse}
load net {a:rsci.wen_comp} -pin  "axi_test:core:a:rsci:inst" {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-802 -attr oid 798 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.wen_comp}
load net {reg(a:rsci.oswt#1).cse} -pin  "axi_test:core:a:rsci:inst" {a:rsci.oswt#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-803 -attr oid 799 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt#1).cse}
load net {a:rsci.wen_comp#1} -pin  "axi_test:core:a:rsci:inst" {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-804 -attr oid 800 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.wen_comp#1}
load net {a:rsci.m_waddr.core(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_waddr.core(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_waddr.core(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_waddr.core(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_waddr.core(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load net {a:rsci.m_raddr.core(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_raddr.core(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_raddr.core(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_raddr.core(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_raddr.core(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_din.mxwt(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(4)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(5)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(6)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(7)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(8)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(9)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(10)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(11)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(12)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(13)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(14)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(15)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(16)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(17)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(18)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(19)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(20)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(21)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(22)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(23)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(24)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(25)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(26)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(27)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(28)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(29)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(30)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_din.mxwt(31)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_din.mxwt(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.m_din.mxwt}
load net {a:rsci.m_dout.core(1:0)(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(1:0)(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(0)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(1)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(2)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(3)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(4)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(5)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(6)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(7)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(8)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(9)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(10)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(11)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(12)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(13)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(14)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(15)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(16)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(17)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(18)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(19)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(20)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(21)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(22)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(23)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(24)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(25)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(26)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(27)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(28)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(30)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load net {a:rsci.m_dout.core(31:2)(29)} -pin  "axi_test:core:a:rsci:inst" {a:rsci.m_dout.core(31)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:conc#3.itm}
load inst "axi_test:core:complete:rsci:inst" "axi_test:core:complete:rsci" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-805 -attr oid 801 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:complete:rsci:inst} -attr area 6.001000 -attr delay 0.900643 -attr hier "/axi_test/axi_test:core/axi_test:core:complete:rsci"
load net {clk} -pin  "axi_test:core:complete:rsci:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-806 -attr oid 802 -attr vt dc -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core:complete:rsci:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-807 -attr oid 803 -attr vt dc -attr @path {/axi_test/axi_test:core/rst}
load net {complete:rsc.rdy} -pin  "axi_test:core:complete:rsci:inst" {complete:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-808 -attr oid 804 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "axi_test:core:complete:rsci:inst" {complete:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-809 -attr oid 805 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsc.vld}
load net {core.wen} -pin  "axi_test:core:complete:rsci:inst" {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-810 -attr oid 806 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wen}
load net {reg(complete:rsci.oswt).cse} -pin  "axi_test:core:complete:rsci:inst" {complete:rsci.oswt} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-811 -attr oid 807 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(complete:rsci.oswt).cse}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:complete:rsci:inst" {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-812 -attr oid 808 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load inst "axi_test:core:a:rsc.triosy:obj:inst" "axi_test:core:a:rsc.triosy:obj" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-813 -attr oid 809 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj:inst} -attr area 1.000000 -attr delay 0.266027 -attr hier "/axi_test/axi_test:core/axi_test:core:a:rsc.triosy:obj"
load net {a:rsc.triosy.lz} -pin  "axi_test:core:a:rsc.triosy:obj:inst" {a:rsc.triosy.lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-814 -attr oid 810 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsc.triosy.lz}
load net {core.wten} -pin  "axi_test:core:a:rsc.triosy:obj:inst" {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-815 -attr oid 811 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten}
load net {reg(a:rsc.triosy:obj.iswt0).cse} -pin  "axi_test:core:a:rsc.triosy:obj:inst" {a:rsc.triosy:obj.iswt0} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-816 -attr oid 812 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(a:rsc.triosy:obj.iswt0).cse}
load inst "axi_test:core:staller:inst" "axi_test:core:staller" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-817 -attr oid 813 -attr vt dc -attr @path {/axi_test/axi_test:core/axi_test:core:staller:inst} -attr area 1.001000 -attr delay 0.102564 -attr hier "/axi_test/axi_test:core/axi_test:core:staller"
load net {clk} -pin  "axi_test:core:staller:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-818 -attr oid 814 -attr vt dc -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core:staller:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-819 -attr oid 815 -attr vt dc -attr @path {/axi_test/axi_test:core/rst}
load net {core.wen} -pin  "axi_test:core:staller:inst" {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-820 -attr oid 816 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wen}
load net {core.wten} -pin  "axi_test:core:staller:inst" {core.wten} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-821 -attr oid 817 -attr vt dc -attr @path {/axi_test/axi_test:core/core.wten}
load net {a:rsci.wen_comp} -pin  "axi_test:core:staller:inst" {a:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-822 -attr oid 818 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.wen_comp}
load net {a:rsci.wen_comp#1} -pin  "axi_test:core:staller:inst" {a:rsci.wen_comp#1} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-823 -attr oid 819 -attr vt dc -attr @path {/axi_test/axi_test:core/a:rsci.wen_comp#1}
load net {complete:rsci.wen_comp} -pin  "axi_test:core:staller:inst" {complete:rsci.wen_comp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-824 -attr oid 820 -attr vt dc -attr @path {/axi_test/axi_test:core/complete:rsci.wen_comp}
load inst "axi_test:core_core:fsm:inst" "axi_test:core_core:fsm" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-825 -attr oid 821 -attr @path {/axi_test/axi_test:core/axi_test:core_core:fsm:inst} -attr area 3.000000 -attr hier "/axi_test/axi_test:core/axi_test:core_core:fsm"
load net {clk} -pin  "axi_test:core_core:fsm:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-826 -attr oid 822 -attr @path {/axi_test/axi_test:core/clk}
load net {rst} -pin  "axi_test:core_core:fsm:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-827 -attr oid 823 -attr @path {/axi_test/axi_test:core/rst}
load net {core.wen} -pin  "axi_test:core_core:fsm:inst" {core.wen} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-828 -attr oid 824 -attr @path {/axi_test/axi_test:core/core.wen}
load net {fsm_output(0)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(0)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(1)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(1)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(2)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(2)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(3)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(3)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(4)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(4)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {fsm_output(5)} -pin  "axi_test:core_core:fsm:inst" {fsm_output(5)} -attr @path {/axi_test/axi_test:core/fsm_output}
load net {not#1.itm} -pin  "axi_test:core_core:fsm:inst" {main.C#0_tr0} -attr @path {/axi_test/axi_test:core/not#1.itm}
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "axi_test:core_core:fsm:inst" {ADD_LOOP.C#1_tr0} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-829 -attr oid 825 -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(4)#1.itm}
load inst "if:or" "or(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-830 -attr oid 826 -attr @path {/axi_test/axi_test:core/if:or} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "if:or" {A0(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(0).itm}
load net {fsm_output(5)} -pin  "if:or" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(5).itm}
load net {if:or.itm} -pin  "if:or" {Z(0)} -attr @path {/axi_test/axi_test:core/if:or.itm}
load inst "reg(run:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-831 -attr oid 827 -attr @path {/axi_test/axi_test:core/reg(run:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {if:or.itm} -pin  "reg(run:rsci.oswt)" {D(0)} -attr @path {/axi_test/axi_test:core/if:or.itm}
load net {GND} -pin  "reg(run:rsci.oswt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0}
load net {clk} -pin  "reg(run:rsci.oswt)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-832 -attr oid 828 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(run:rsci.oswt)" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {rst} -pin  "reg(run:rsci.oswt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(run:rsci.oswt).cse} -pin  "reg(run:rsci.oswt)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(run:rsci.oswt).cse}
load inst "not#4" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-833 -attr oid 829 -attr @path {/axi_test/axi_test:core/not#4} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "not#4" {A(0)} -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(4)#2.itm}
load net {not#4.itm} -pin  "not#4" {Z(0)} -attr @path {/axi_test/axi_test:core/not#4.itm}
load inst "and#3" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-834 -attr oid 830 -attr @path {/axi_test/axi_test:core/and#3} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {not#4.itm} -pin  "and#3" {A0(0)} -attr @path {/axi_test/axi_test:core/not#4.itm}
load net {fsm_output(3)} -pin  "and#3" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(3)#2.itm}
load net {and#3.itm} -pin  "and#3" {Z(0)} -attr @path {/axi_test/axi_test:core/and#3.itm}
load inst "and#5" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-835 -attr oid 831 -attr @path {/axi_test/axi_test:core/and#5} -attr area 1.000000 -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "and#5" {A0(0)} -attr @path {/axi_test/axi_test:core/run_ac_sync_tmp_dobj.sva}
load net {fsm_output(1)} -pin  "and#5" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(1).itm}
load net {and#5.itm} -pin  "and#5" {Z(0)} -attr @path {/axi_test/axi_test:core/and#5.itm}
load inst "or#1" "or(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-836 -attr oid 832 -attr @path {/axi_test/axi_test:core/or#1} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_or(1,2)"
load net {and#3.itm} -pin  "or#1" {A0(0)} -attr @path {/axi_test/axi_test:core/and#3.itm}
load net {and#5.itm} -pin  "or#1" {A1(0)} -attr @path {/axi_test/axi_test:core/and#5.itm}
load net {or#1.itm} -pin  "or#1" {Z(0)} -attr @path {/axi_test/axi_test:core/or#1.itm}
load inst "reg(a:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-837 -attr oid 833 -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {or#1.itm} -pin  "reg(a:rsci.oswt)" {D(0)} -attr @path {/axi_test/axi_test:core/or#1.itm}
load net {GND} -pin  "reg(a:rsci.oswt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0}
load net {clk} -pin  "reg(a:rsci.oswt)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-838 -attr oid 834 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(a:rsci.oswt)" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {rst} -pin  "reg(a:rsci.oswt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(a:rsci.oswt).cse} -pin  "reg(a:rsci.oswt)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt).cse}
load inst "reg(a:rsci.oswt#1)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-839 -attr oid 835 -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt#1)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(2)} -pin  "reg(a:rsci.oswt#1)" {D(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(2).itm}
load net {GND} -pin  "reg(a:rsci.oswt#1)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0}
load net {clk} -pin  "reg(a:rsci.oswt#1)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-840 -attr oid 836 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(a:rsci.oswt#1)" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {rst} -pin  "reg(a:rsci.oswt#1)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(a:rsci.oswt#1).cse} -pin  "reg(a:rsci.oswt#1)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(a:rsci.oswt#1).cse}
load inst "reg(a:rsci.m_waddr.core)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-841 -attr oid 837 -attr vt d -attr @path {/axi_test/axi_test:core/reg(a:rsci.m_waddr.core)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {a:rsci.m_raddr.core(0)} -pin  "reg(a:rsci.m_waddr.core)" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(1)} -pin  "reg(a:rsci.m_waddr.core)" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(2)} -pin  "reg(a:rsci.m_waddr.core)" {D(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(3)} -pin  "reg(a:rsci.m_waddr.core)" {D(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {clk} -pin  "reg(a:rsci.m_waddr.core)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-842 -attr oid 838 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(a:rsci.m_waddr.core)" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {a:rsci.m_waddr.core(0)} -pin  "reg(a:rsci.m_waddr.core)" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(1)} -pin  "reg(a:rsci.m_waddr.core)" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(2)} -pin  "reg(a:rsci.m_waddr.core)" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load net {a:rsci.m_waddr.core(3)} -pin  "reg(a:rsci.m_waddr.core)" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_waddr.core}
load inst "operator+=<32,false>:operator+=<32,false>:and" "and(2,4)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-843 -attr oid 839 -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and} -attr area 4.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(4,2)"
load net {ADD_LOOP:i(4:0).sva#1(0)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A0(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(1)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A0(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(2)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A0(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {ADD_LOOP:i(4:0).sva#1(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A0(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(3-0).itm}
load net {fsm_output(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A1(0)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:exs.itm}
load net {fsm_output(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A1(1)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:exs.itm}
load net {fsm_output(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A1(2)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:exs.itm}
load net {fsm_output(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {A1(3)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:exs.itm}
load net {operator+=<32,false>:operator+=<32,false>:and.itm(0)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load net {operator+=<32,false>:operator+=<32,false>:and.itm(1)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load net {operator+=<32,false>:operator+=<32,false>:and.itm(2)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load net {operator+=<32,false>:operator+=<32,false>:and.itm(3)} -pin  "operator+=<32,false>:operator+=<32,false>:and" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load inst "reg(a:rsci.m_raddr.core)" "reg(4,1,1,0,0)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-844 -attr oid 840 -attr vt d -attr @path {/axi_test/axi_test:core/reg(a:rsci.m_raddr.core)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(4,0,0,0,0,1,1)"
load net {operator+=<32,false>:operator+=<32,false>:and.itm(0)} -pin  "reg(a:rsci.m_raddr.core)" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load net {operator+=<32,false>:operator+=<32,false>:and.itm(1)} -pin  "reg(a:rsci.m_raddr.core)" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load net {operator+=<32,false>:operator+=<32,false>:and.itm(2)} -pin  "reg(a:rsci.m_raddr.core)" {D(2)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load net {operator+=<32,false>:operator+=<32,false>:and.itm(3)} -pin  "reg(a:rsci.m_raddr.core)" {D(3)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:operator+=<32,false>:and.itm}
load net {clk} -pin  "reg(a:rsci.m_raddr.core)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-845 -attr oid 841 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(a:rsci.m_raddr.core)" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {a:rsci.m_raddr.core(0)} -pin  "reg(a:rsci.m_raddr.core)" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(1)} -pin  "reg(a:rsci.m_raddr.core)" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(2)} -pin  "reg(a:rsci.m_raddr.core)" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(3)} -pin  "reg(a:rsci.m_raddr.core)" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load inst "reg(a:rsci.m_dout.core(1:0))" "reg(2,1,1,0,0)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-846 -attr oid 842 -attr vt d -attr @path {/axi_test/axi_test:core/reg(a:rsci.m_dout.core(1:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(2,0,0,0,0,1,1)"
load net {a:rsci.m_din.mxwt(0)} -pin  "reg(a:rsci.m_dout.core(1:0))" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(1-0).itm}
load net {a:rsci.m_din.mxwt(1)} -pin  "reg(a:rsci.m_dout.core(1:0))" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(1-0).itm}
load net {clk} -pin  "reg(a:rsci.m_dout.core(1:0))" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-847 -attr oid 843 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(a:rsci.m_dout.core(1:0))" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {a:rsci.m_dout.core(1:0)(0)} -pin  "reg(a:rsci.m_dout.core(1:0))" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(1:0)}
load net {a:rsci.m_dout.core(1:0)(1)} -pin  "reg(a:rsci.m_dout.core(1:0))" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(1:0)}
load inst "operator+=<32,false>:acc" "add(30,-1,5,0,30)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-848 -attr oid 844 -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc} -attr area 30.000000 -attr delay 0.859423 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_add(30,0,6,1,30)"
load net {a:rsci.m_din.mxwt(2)} -pin  "operator+=<32,false>:acc" {A(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(3)} -pin  "operator+=<32,false>:acc" {A(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(4)} -pin  "operator+=<32,false>:acc" {A(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(5)} -pin  "operator+=<32,false>:acc" {A(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(6)} -pin  "operator+=<32,false>:acc" {A(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(7)} -pin  "operator+=<32,false>:acc" {A(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(8)} -pin  "operator+=<32,false>:acc" {A(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(9)} -pin  "operator+=<32,false>:acc" {A(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(10)} -pin  "operator+=<32,false>:acc" {A(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(11)} -pin  "operator+=<32,false>:acc" {A(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(12)} -pin  "operator+=<32,false>:acc" {A(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(13)} -pin  "operator+=<32,false>:acc" {A(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(14)} -pin  "operator+=<32,false>:acc" {A(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(15)} -pin  "operator+=<32,false>:acc" {A(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(16)} -pin  "operator+=<32,false>:acc" {A(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(17)} -pin  "operator+=<32,false>:acc" {A(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(18)} -pin  "operator+=<32,false>:acc" {A(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(19)} -pin  "operator+=<32,false>:acc" {A(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(20)} -pin  "operator+=<32,false>:acc" {A(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(21)} -pin  "operator+=<32,false>:acc" {A(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(22)} -pin  "operator+=<32,false>:acc" {A(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(23)} -pin  "operator+=<32,false>:acc" {A(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(24)} -pin  "operator+=<32,false>:acc" {A(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(25)} -pin  "operator+=<32,false>:acc" {A(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(26)} -pin  "operator+=<32,false>:acc" {A(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(27)} -pin  "operator+=<32,false>:acc" {A(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(28)} -pin  "operator+=<32,false>:acc" {A(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(29)} -pin  "operator+=<32,false>:acc" {A(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(30)} -pin  "operator+=<32,false>:acc" {A(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {a:rsci.m_din.mxwt(31)} -pin  "operator+=<32,false>:acc" {A(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:slc(a:rsci.m_din.mxwt)(31-2).itm}
load net {PWR} -pin  "operator+=<32,false>:acc" {B(0)} -attr @path {/axi_test/axi_test:core/25#1}
load net {GND} -pin  "operator+=<32,false>:acc" {B(1)} -attr @path {/axi_test/axi_test:core/25#1}
load net {GND} -pin  "operator+=<32,false>:acc" {B(2)} -attr @path {/axi_test/axi_test:core/25#1}
load net {PWR} -pin  "operator+=<32,false>:acc" {B(3)} -attr @path {/axi_test/axi_test:core/25#1}
load net {PWR} -pin  "operator+=<32,false>:acc" {B(4)} -attr @path {/axi_test/axi_test:core/25#1}
load net {operator+=<32,false>:acc.itm(0)} -pin  "operator+=<32,false>:acc" {Z(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(1)} -pin  "operator+=<32,false>:acc" {Z(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(2)} -pin  "operator+=<32,false>:acc" {Z(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(3)} -pin  "operator+=<32,false>:acc" {Z(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(4)} -pin  "operator+=<32,false>:acc" {Z(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(5)} -pin  "operator+=<32,false>:acc" {Z(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(6)} -pin  "operator+=<32,false>:acc" {Z(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(7)} -pin  "operator+=<32,false>:acc" {Z(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(8)} -pin  "operator+=<32,false>:acc" {Z(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(9)} -pin  "operator+=<32,false>:acc" {Z(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(10)} -pin  "operator+=<32,false>:acc" {Z(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(11)} -pin  "operator+=<32,false>:acc" {Z(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(12)} -pin  "operator+=<32,false>:acc" {Z(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(13)} -pin  "operator+=<32,false>:acc" {Z(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(14)} -pin  "operator+=<32,false>:acc" {Z(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(15)} -pin  "operator+=<32,false>:acc" {Z(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(16)} -pin  "operator+=<32,false>:acc" {Z(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(17)} -pin  "operator+=<32,false>:acc" {Z(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(18)} -pin  "operator+=<32,false>:acc" {Z(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(19)} -pin  "operator+=<32,false>:acc" {Z(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(20)} -pin  "operator+=<32,false>:acc" {Z(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(21)} -pin  "operator+=<32,false>:acc" {Z(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(22)} -pin  "operator+=<32,false>:acc" {Z(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(23)} -pin  "operator+=<32,false>:acc" {Z(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(24)} -pin  "operator+=<32,false>:acc" {Z(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(25)} -pin  "operator+=<32,false>:acc" {Z(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(26)} -pin  "operator+=<32,false>:acc" {Z(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(27)} -pin  "operator+=<32,false>:acc" {Z(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(28)} -pin  "operator+=<32,false>:acc" {Z(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(29)} -pin  "operator+=<32,false>:acc" {Z(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load inst "reg(a:rsci.m_dout.core(31:2))" "reg(30,1,1,0,0)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-849 -attr oid 845 -attr vt dc -attr @path {/axi_test/axi_test:core/reg(a:rsci.m_dout.core(31:2))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(30,0,0,0,0,1,1)"
load net {operator+=<32,false>:acc.itm(0)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(0)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(1)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(1)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(2)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(2)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(3)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(3)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(4)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(4)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(5)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(5)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(6)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(6)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(7)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(7)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(8)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(8)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(9)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(9)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(10)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(10)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(11)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(11)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(12)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(12)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(13)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(13)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(14)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(14)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(15)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(15)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(16)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(16)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(17)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(17)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(18)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(18)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(19)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(19)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(20)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(20)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(21)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(21)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(22)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(22)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(23)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(23)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(24)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(24)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(25)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(25)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(26)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(26)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(27)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(27)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(28)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(28)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {operator+=<32,false>:acc.itm(29)} -pin  "reg(a:rsci.m_dout.core(31:2))" {D(29)} -attr vt dc -attr @path {/axi_test/axi_test:core/operator+=<32,false>:acc.itm}
load net {clk} -pin  "reg(a:rsci.m_dout.core(31:2))" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-850 -attr oid 846 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(a:rsci.m_dout.core(31:2))" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {a:rsci.m_dout.core(31:2)(0)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(1)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(2)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(3)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(4)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(5)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(5)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(6)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(6)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(7)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(7)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(8)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(8)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(9)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(9)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(10)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(10)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(11)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(11)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(12)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(12)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(13)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(13)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(14)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(14)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(15)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(15)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(16)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(16)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(17)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(17)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(18)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(18)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(19)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(19)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(20)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(20)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(21)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(21)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(22)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(22)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(23)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(23)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(24)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(24)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(25)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(25)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(26)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(26)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(27)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(27)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(28)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(28)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load net {a:rsci.m_dout.core(31:2)(29)} -pin  "reg(a:rsci.m_dout.core(31:2))" {Z(29)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_dout.core(31:2)}
load inst "and#10" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-851 -attr oid 847 -attr @path {/axi_test/axi_test:core/and#10} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "and#10" {A0(0)} -attr @path {/axi_test/axi_test:core/ADD_LOOP:i:slc(ADD_LOOP:i(4:0).sva#1)(4)#3.itm}
load net {fsm_output(3)} -pin  "and#10" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(3).itm}
load net {and#10.itm} -pin  "and#10" {Z(0)} -attr @path {/axi_test/axi_test:core/and#10.itm}
load inst "reg(complete:rsci.oswt)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-852 -attr oid 848 -attr @path {/axi_test/axi_test:core/reg(complete:rsci.oswt)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {and#10.itm} -pin  "reg(complete:rsci.oswt)" {D(0)} -attr @path {/axi_test/axi_test:core/and#10.itm}
load net {GND} -pin  "reg(complete:rsci.oswt)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0}
load net {clk} -pin  "reg(complete:rsci.oswt)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-853 -attr oid 849 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(complete:rsci.oswt)" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {rst} -pin  "reg(complete:rsci.oswt)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(complete:rsci.oswt).cse} -pin  "reg(complete:rsci.oswt)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(complete:rsci.oswt).cse}
load inst "reg(a:rsc.triosy:obj.iswt0)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-854 -attr oid 850 -attr @path {/axi_test/axi_test:core/reg(a:rsc.triosy:obj.iswt0)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {fsm_output(4)} -pin  "reg(a:rsc.triosy:obj.iswt0)" {D(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(4).itm}
load net {GND} -pin  "reg(a:rsc.triosy:obj.iswt0)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0}
load net {clk} -pin  "reg(a:rsc.triosy:obj.iswt0)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-855 -attr oid 851 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(a:rsc.triosy:obj.iswt0)" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {rst} -pin  "reg(a:rsc.triosy:obj.iswt0)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {reg(a:rsc.triosy:obj.iswt0).cse} -pin  "reg(a:rsc.triosy:obj.iswt0)" {Z(0)} -attr @path {/axi_test/axi_test:core/reg(a:rsc.triosy:obj.iswt0).cse}
load inst "run:and" "and(2,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-856 -attr oid 852 -attr @path {/axi_test/axi_test:core/run:and} -attr area 1.000000 -attr delay 0.266026 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_and(1,2)"
load net {core.wen} -pin  "run:and" {A0(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {fsm_output(1)} -pin  "run:and" {A1(0)} -attr @path {/axi_test/axi_test:core/slc(fsm_output)(1)#1.itm}
load net {run:and.itm} -pin  "run:and" {Z(0)} -attr @path {/axi_test/axi_test:core/run:and.itm}
load inst "reg(run_ac_sync_tmp_dobj)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-857 -attr oid 853 -attr @path {/axi_test/axi_test:core/reg(run_ac_sync_tmp_dobj)} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(1,0,0,1,1,1,1)"
load net {run:rsci.ivld.mxwt} -pin  "reg(run_ac_sync_tmp_dobj)" {D(0)} -attr @path {/axi_test/axi_test:core/run:rsci.ivld.mxwt}
load net {GND} -pin  "reg(run_ac_sync_tmp_dobj)" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#13}
load net {clk} -pin  "reg(run_ac_sync_tmp_dobj)" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-858 -attr oid 854 -attr @path {/axi_test/axi_test:core/clk}
load net {run:and.itm} -pin  "reg(run_ac_sync_tmp_dobj)" {en(0)} -attr @path {/axi_test/axi_test:core/run:and.itm}
load net {rst} -pin  "reg(run_ac_sync_tmp_dobj)" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {run_ac_sync_tmp_dobj.sva} -pin  "reg(run_ac_sync_tmp_dobj)" {Z(0)} -attr @path {/axi_test/axi_test:core/run_ac_sync_tmp_dobj.sva}
load inst "ADD_LOOP:acc#1" "add(4,0,1,0,5)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-859 -attr oid 855 -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1} -attr area 4.000000 -attr delay 0.250000 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_add(4,0,2,1,5)"
load net {a:rsci.m_raddr.core(0)} -pin  "ADD_LOOP:acc#1" {A(0)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(1)} -pin  "ADD_LOOP:acc#1" {A(1)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(2)} -pin  "ADD_LOOP:acc#1" {A(2)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {a:rsci.m_raddr.core(3)} -pin  "ADD_LOOP:acc#1" {A(3)} -attr vt d -attr @path {/axi_test/axi_test:core/a:rsci.m_raddr.core}
load net {PWR} -pin  "ADD_LOOP:acc#1" {B(0)} -attr @path {/axi_test/axi_test:core/1#2}
load net {ADD_LOOP:acc#1.itm(0)} -pin  "ADD_LOOP:acc#1" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {ADD_LOOP:acc#1.itm(1)} -pin  "ADD_LOOP:acc#1" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {ADD_LOOP:acc#1.itm(2)} -pin  "ADD_LOOP:acc#1" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {ADD_LOOP:acc#1.itm(3)} -pin  "ADD_LOOP:acc#1" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {ADD_LOOP:acc#1.itm(4)} -pin  "ADD_LOOP:acc#1" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load inst "reg(ADD_LOOP:i(4:0))" "reg(5,1,1,0,1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-860 -attr oid 856 -attr vt d -attr @path {/axi_test/axi_test:core/reg(ADD_LOOP:i(4:0))} -attr area 0.001000 -attr delay 0.102564 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_reg_pos(5,0,0,1,1,1,1)"
load net {ADD_LOOP:acc#1.itm(0)} -pin  "reg(ADD_LOOP:i(4:0))" {D(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {ADD_LOOP:acc#1.itm(1)} -pin  "reg(ADD_LOOP:i(4:0))" {D(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {ADD_LOOP:acc#1.itm(2)} -pin  "reg(ADD_LOOP:i(4:0))" {D(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {ADD_LOOP:acc#1.itm(3)} -pin  "reg(ADD_LOOP:i(4:0))" {D(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {ADD_LOOP:acc#1.itm(4)} -pin  "reg(ADD_LOOP:i(4:0))" {D(4)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:acc#1.itm}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(0)} -attr @path {/axi_test/axi_test:core/0#14}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(1)} -attr @path {/axi_test/axi_test:core/0#14}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(2)} -attr @path {/axi_test/axi_test:core/0#14}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(3)} -attr @path {/axi_test/axi_test:core/0#14}
load net {GND} -pin  "reg(ADD_LOOP:i(4:0))" {DRs(4)} -attr @path {/axi_test/axi_test:core/0#14}
load net {clk} -pin  "reg(ADD_LOOP:i(4:0))" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-861 -attr oid 857 -attr @path {/axi_test/axi_test:core/clk}
load net {core.wen} -pin  "reg(ADD_LOOP:i(4:0))" {en(0)} -attr @path {/axi_test/axi_test:core/core.wen}
load net {rst} -pin  "reg(ADD_LOOP:i(4:0))" {Rs(0)} -attr @path {/axi_test/axi_test:core/rst}
load net {ADD_LOOP:i(4:0).sva#1(0)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(0)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(1)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(1)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(2)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(2)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(3)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(3)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load net {ADD_LOOP:i(4:0).sva#1(4)} -pin  "reg(ADD_LOOP:i(4:0))" {Z(4)} -attr vt d -attr @path {/axi_test/axi_test:core/ADD_LOOP:i(4:0).sva#1}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-862 -attr oid 858 -attr @path {/axi_test/axi_test:core/not#1} -attr delay 0.000001 -attr qmod "mgc_Xilinx-KINTEX-u-2_beh.mgc_not(1)"
load net {run_ac_sync_tmp_dobj.sva} -pin  "not#1" {A(0)} -attr @path {/axi_test/axi_test:core/run_ac_sync_tmp_dobj.sva}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/axi_test/axi_test:core/not#1.itm}
### END MODULE 

module new "axi_test" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-863 -attr oid 859 -attr vt d -attr @path {/axi_test/clk}
load port {rst} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-864 -attr oid 860 -attr vt d -attr @path {/axi_test/rst}
load port {run:rsc.rdy} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-865 -attr oid 861 -attr vt d -attr @path {/axi_test/run:rsc.rdy}
load port {run:rsc.vld} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-866 -attr oid 862 -attr vt d -attr @path {/axi_test/run:rsc.vld}
load portBus a:rsc.m_wstate(2:0) output 3 {a:rsc.m_wstate(2)} {a:rsc.m_wstate(1)} {a:rsc.m_wstate(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-867 -attr oid 863 -attr vt d -attr @path {/axi_test/a:rsc.m_wstate}
load port {a:rsc.m_wCaughtUp} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-868 -attr oid 864 -attr vt d -attr @path {/axi_test/a:rsc.m_wCaughtUp}
load port {a:rsc.RREADY} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-869 -attr oid 865 -attr vt d -attr @path {/axi_test/a:rsc.RREADY}
load port {a:rsc.RVALID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-870 -attr oid 866 -attr vt d -attr @path {/axi_test/a:rsc.RVALID}
load port {a:rsc.RUSER} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-871 -attr oid 867 -attr vt d -attr @path {/axi_test/a:rsc.RUSER}
load port {a:rsc.RLAST} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-872 -attr oid 868 -attr vt d -attr @path {/axi_test/a:rsc.RLAST}
load portBus a:rsc.RRESP(1:0) input 2 {a:rsc.RRESP(1)} {a:rsc.RRESP(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-873 -attr oid 869 -attr vt d -attr @path {/axi_test/a:rsc.RRESP}
load portBus a:rsc.RDATA(31:0) input 32 {a:rsc.RDATA(31)} {a:rsc.RDATA(30)} {a:rsc.RDATA(29)} {a:rsc.RDATA(28)} {a:rsc.RDATA(27)} {a:rsc.RDATA(26)} {a:rsc.RDATA(25)} {a:rsc.RDATA(24)} {a:rsc.RDATA(23)} {a:rsc.RDATA(22)} {a:rsc.RDATA(21)} {a:rsc.RDATA(20)} {a:rsc.RDATA(19)} {a:rsc.RDATA(18)} {a:rsc.RDATA(17)} {a:rsc.RDATA(16)} {a:rsc.RDATA(15)} {a:rsc.RDATA(14)} {a:rsc.RDATA(13)} {a:rsc.RDATA(12)} {a:rsc.RDATA(11)} {a:rsc.RDATA(10)} {a:rsc.RDATA(9)} {a:rsc.RDATA(8)} {a:rsc.RDATA(7)} {a:rsc.RDATA(6)} {a:rsc.RDATA(5)} {a:rsc.RDATA(4)} {a:rsc.RDATA(3)} {a:rsc.RDATA(2)} {a:rsc.RDATA(1)} {a:rsc.RDATA(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-874 -attr oid 870 -attr vt d -attr @path {/axi_test/a:rsc.RDATA}
load port {a:rsc.RID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-875 -attr oid 871 -attr vt d -attr @path {/axi_test/a:rsc.RID}
load port {a:rsc.ARREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-876 -attr oid 872 -attr vt d -attr @path {/axi_test/a:rsc.ARREADY}
load port {a:rsc.ARVALID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-877 -attr oid 873 -attr vt d -attr @path {/axi_test/a:rsc.ARVALID}
load port {a:rsc.ARUSER} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-878 -attr oid 874 -attr vt d -attr @path {/axi_test/a:rsc.ARUSER}
load portBus a:rsc.ARREGION(3:0) output 4 {a:rsc.ARREGION(3)} {a:rsc.ARREGION(2)} {a:rsc.ARREGION(1)} {a:rsc.ARREGION(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-879 -attr oid 875 -attr vt d -attr @path {/axi_test/a:rsc.ARREGION}
load portBus a:rsc.ARQOS(3:0) output 4 {a:rsc.ARQOS(3)} {a:rsc.ARQOS(2)} {a:rsc.ARQOS(1)} {a:rsc.ARQOS(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-880 -attr oid 876 -attr vt d -attr @path {/axi_test/a:rsc.ARQOS}
load portBus a:rsc.ARPROT(2:0) output 3 {a:rsc.ARPROT(2)} {a:rsc.ARPROT(1)} {a:rsc.ARPROT(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-881 -attr oid 877 -attr vt d -attr @path {/axi_test/a:rsc.ARPROT}
load portBus a:rsc.ARCACHE(3:0) output 4 {a:rsc.ARCACHE(3)} {a:rsc.ARCACHE(2)} {a:rsc.ARCACHE(1)} {a:rsc.ARCACHE(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-882 -attr oid 878 -attr vt d -attr @path {/axi_test/a:rsc.ARCACHE}
load port {a:rsc.ARLOCK} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-883 -attr oid 879 -attr vt d -attr @path {/axi_test/a:rsc.ARLOCK}
load portBus a:rsc.ARBURST(1:0) output 2 {a:rsc.ARBURST(1)} {a:rsc.ARBURST(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-884 -attr oid 880 -attr vt d -attr @path {/axi_test/a:rsc.ARBURST}
load portBus a:rsc.ARSIZE(2:0) output 3 {a:rsc.ARSIZE(2)} {a:rsc.ARSIZE(1)} {a:rsc.ARSIZE(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-885 -attr oid 881 -attr vt d -attr @path {/axi_test/a:rsc.ARSIZE}
load portBus a:rsc.ARLEN(7:0) output 8 {a:rsc.ARLEN(7)} {a:rsc.ARLEN(6)} {a:rsc.ARLEN(5)} {a:rsc.ARLEN(4)} {a:rsc.ARLEN(3)} {a:rsc.ARLEN(2)} {a:rsc.ARLEN(1)} {a:rsc.ARLEN(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-886 -attr oid 882 -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load portBus a:rsc.ARADDR(31:0) output 32 {a:rsc.ARADDR(31)} {a:rsc.ARADDR(30)} {a:rsc.ARADDR(29)} {a:rsc.ARADDR(28)} {a:rsc.ARADDR(27)} {a:rsc.ARADDR(26)} {a:rsc.ARADDR(25)} {a:rsc.ARADDR(24)} {a:rsc.ARADDR(23)} {a:rsc.ARADDR(22)} {a:rsc.ARADDR(21)} {a:rsc.ARADDR(20)} {a:rsc.ARADDR(19)} {a:rsc.ARADDR(18)} {a:rsc.ARADDR(17)} {a:rsc.ARADDR(16)} {a:rsc.ARADDR(15)} {a:rsc.ARADDR(14)} {a:rsc.ARADDR(13)} {a:rsc.ARADDR(12)} {a:rsc.ARADDR(11)} {a:rsc.ARADDR(10)} {a:rsc.ARADDR(9)} {a:rsc.ARADDR(8)} {a:rsc.ARADDR(7)} {a:rsc.ARADDR(6)} {a:rsc.ARADDR(5)} {a:rsc.ARADDR(4)} {a:rsc.ARADDR(3)} {a:rsc.ARADDR(2)} {a:rsc.ARADDR(1)} {a:rsc.ARADDR(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-887 -attr oid 883 -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load port {a:rsc.ARID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-888 -attr oid 884 -attr vt d -attr @path {/axi_test/a:rsc.ARID}
load port {a:rsc.BREADY} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-889 -attr oid 885 -attr vt d -attr @path {/axi_test/a:rsc.BREADY}
load port {a:rsc.BVALID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-890 -attr oid 886 -attr vt d -attr @path {/axi_test/a:rsc.BVALID}
load port {a:rsc.BUSER} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-891 -attr oid 887 -attr vt d -attr @path {/axi_test/a:rsc.BUSER}
load portBus a:rsc.BRESP(1:0) input 2 {a:rsc.BRESP(1)} {a:rsc.BRESP(0)} -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-892 -attr oid 888 -attr vt d -attr @path {/axi_test/a:rsc.BRESP}
load port {a:rsc.BID} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-893 -attr oid 889 -attr vt d -attr @path {/axi_test/a:rsc.BID}
load port {a:rsc.WREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-894 -attr oid 890 -attr vt d -attr @path {/axi_test/a:rsc.WREADY}
load port {a:rsc.WVALID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-895 -attr oid 891 -attr vt d -attr @path {/axi_test/a:rsc.WVALID}
load port {a:rsc.WUSER} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-896 -attr oid 892 -attr vt d -attr @path {/axi_test/a:rsc.WUSER}
load port {a:rsc.WLAST} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-897 -attr oid 893 -attr vt d -attr @path {/axi_test/a:rsc.WLAST}
load portBus a:rsc.WSTRB(3:0) output 4 {a:rsc.WSTRB(3)} {a:rsc.WSTRB(2)} {a:rsc.WSTRB(1)} {a:rsc.WSTRB(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-898 -attr oid 894 -attr vt d -attr @path {/axi_test/a:rsc.WSTRB}
load portBus a:rsc.WDATA(31:0) output 32 {a:rsc.WDATA(31)} {a:rsc.WDATA(30)} {a:rsc.WDATA(29)} {a:rsc.WDATA(28)} {a:rsc.WDATA(27)} {a:rsc.WDATA(26)} {a:rsc.WDATA(25)} {a:rsc.WDATA(24)} {a:rsc.WDATA(23)} {a:rsc.WDATA(22)} {a:rsc.WDATA(21)} {a:rsc.WDATA(20)} {a:rsc.WDATA(19)} {a:rsc.WDATA(18)} {a:rsc.WDATA(17)} {a:rsc.WDATA(16)} {a:rsc.WDATA(15)} {a:rsc.WDATA(14)} {a:rsc.WDATA(13)} {a:rsc.WDATA(12)} {a:rsc.WDATA(11)} {a:rsc.WDATA(10)} {a:rsc.WDATA(9)} {a:rsc.WDATA(8)} {a:rsc.WDATA(7)} {a:rsc.WDATA(6)} {a:rsc.WDATA(5)} {a:rsc.WDATA(4)} {a:rsc.WDATA(3)} {a:rsc.WDATA(2)} {a:rsc.WDATA(1)} {a:rsc.WDATA(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-899 -attr oid 895 -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load port {a:rsc.AWREADY} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-900 -attr oid 896 -attr vt d -attr @path {/axi_test/a:rsc.AWREADY}
load port {a:rsc.AWVALID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-901 -attr oid 897 -attr vt d -attr @path {/axi_test/a:rsc.AWVALID}
load port {a:rsc.AWUSER} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-902 -attr oid 898 -attr vt d -attr @path {/axi_test/a:rsc.AWUSER}
load portBus a:rsc.AWREGION(3:0) output 4 {a:rsc.AWREGION(3)} {a:rsc.AWREGION(2)} {a:rsc.AWREGION(1)} {a:rsc.AWREGION(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-903 -attr oid 899 -attr vt d -attr @path {/axi_test/a:rsc.AWREGION}
load portBus a:rsc.AWQOS(3:0) output 4 {a:rsc.AWQOS(3)} {a:rsc.AWQOS(2)} {a:rsc.AWQOS(1)} {a:rsc.AWQOS(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-904 -attr oid 900 -attr vt d -attr @path {/axi_test/a:rsc.AWQOS}
load portBus a:rsc.AWPROT(2:0) output 3 {a:rsc.AWPROT(2)} {a:rsc.AWPROT(1)} {a:rsc.AWPROT(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-905 -attr oid 901 -attr vt d -attr @path {/axi_test/a:rsc.AWPROT}
load portBus a:rsc.AWCACHE(3:0) output 4 {a:rsc.AWCACHE(3)} {a:rsc.AWCACHE(2)} {a:rsc.AWCACHE(1)} {a:rsc.AWCACHE(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-906 -attr oid 902 -attr vt d -attr @path {/axi_test/a:rsc.AWCACHE}
load port {a:rsc.AWLOCK} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-907 -attr oid 903 -attr vt d -attr @path {/axi_test/a:rsc.AWLOCK}
load portBus a:rsc.AWBURST(1:0) output 2 {a:rsc.AWBURST(1)} {a:rsc.AWBURST(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-908 -attr oid 904 -attr vt d -attr @path {/axi_test/a:rsc.AWBURST}
load portBus a:rsc.AWSIZE(2:0) output 3 {a:rsc.AWSIZE(2)} {a:rsc.AWSIZE(1)} {a:rsc.AWSIZE(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-909 -attr oid 905 -attr vt d -attr @path {/axi_test/a:rsc.AWSIZE}
load portBus a:rsc.AWLEN(7:0) output 8 {a:rsc.AWLEN(7)} {a:rsc.AWLEN(6)} {a:rsc.AWLEN(5)} {a:rsc.AWLEN(4)} {a:rsc.AWLEN(3)} {a:rsc.AWLEN(2)} {a:rsc.AWLEN(1)} {a:rsc.AWLEN(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-910 -attr oid 906 -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load portBus a:rsc.AWADDR(31:0) output 32 {a:rsc.AWADDR(31)} {a:rsc.AWADDR(30)} {a:rsc.AWADDR(29)} {a:rsc.AWADDR(28)} {a:rsc.AWADDR(27)} {a:rsc.AWADDR(26)} {a:rsc.AWADDR(25)} {a:rsc.AWADDR(24)} {a:rsc.AWADDR(23)} {a:rsc.AWADDR(22)} {a:rsc.AWADDR(21)} {a:rsc.AWADDR(20)} {a:rsc.AWADDR(19)} {a:rsc.AWADDR(18)} {a:rsc.AWADDR(17)} {a:rsc.AWADDR(16)} {a:rsc.AWADDR(15)} {a:rsc.AWADDR(14)} {a:rsc.AWADDR(13)} {a:rsc.AWADDR(12)} {a:rsc.AWADDR(11)} {a:rsc.AWADDR(10)} {a:rsc.AWADDR(9)} {a:rsc.AWADDR(8)} {a:rsc.AWADDR(7)} {a:rsc.AWADDR(6)} {a:rsc.AWADDR(5)} {a:rsc.AWADDR(4)} {a:rsc.AWADDR(3)} {a:rsc.AWADDR(2)} {a:rsc.AWADDR(1)} {a:rsc.AWADDR(0)} -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-911 -attr oid 907 -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load port {a:rsc.AWID} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-912 -attr oid 908 -attr vt d -attr @path {/axi_test/a:rsc.AWID}
load port {a:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-913 -attr oid 909 -attr vt d -attr @path {/axi_test/a:rsc.triosy.lz}
load port {complete:rsc.rdy} input -symbol left_portin noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-914 -attr oid 910 -attr vt d -attr @path {/axi_test/complete:rsc.rdy}
load port {complete:rsc.vld} output -symbol right_portout noname -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-915 -attr oid 911 -attr vt d -attr @path {/axi_test/complete:rsc.vld}
load symbol "axi_test:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {run:rsc.rdy} output \
     port {run:rsc.vld} input \
     portBus a:rsc.m_wstate(2:0) output 3 {a:rsc.m_wstate(2)} {a:rsc.m_wstate(1)} {a:rsc.m_wstate(0)} \
     port {a:rsc.m_wCaughtUp} output \
     port {a:rsc.RREADY} output \
     port {a:rsc.RVALID} input \
     port {a:rsc.RUSER} input \
     port {a:rsc.RLAST} input \
     portBus a:rsc.RRESP(1:0) input 2 {a:rsc.RRESP(1)} {a:rsc.RRESP(0)} \
     portBus a:rsc.RDATA(31:0) input 32 {a:rsc.RDATA(31)} {a:rsc.RDATA(30)} {a:rsc.RDATA(29)} {a:rsc.RDATA(28)} {a:rsc.RDATA(27)} {a:rsc.RDATA(26)} {a:rsc.RDATA(25)} {a:rsc.RDATA(24)} {a:rsc.RDATA(23)} {a:rsc.RDATA(22)} {a:rsc.RDATA(21)} {a:rsc.RDATA(20)} {a:rsc.RDATA(19)} {a:rsc.RDATA(18)} {a:rsc.RDATA(17)} {a:rsc.RDATA(16)} {a:rsc.RDATA(15)} {a:rsc.RDATA(14)} {a:rsc.RDATA(13)} {a:rsc.RDATA(12)} {a:rsc.RDATA(11)} {a:rsc.RDATA(10)} {a:rsc.RDATA(9)} {a:rsc.RDATA(8)} {a:rsc.RDATA(7)} {a:rsc.RDATA(6)} {a:rsc.RDATA(5)} {a:rsc.RDATA(4)} {a:rsc.RDATA(3)} {a:rsc.RDATA(2)} {a:rsc.RDATA(1)} {a:rsc.RDATA(0)} \
     port {a:rsc.RID} input \
     port {a:rsc.ARREADY} input \
     port {a:rsc.ARVALID} output \
     port {a:rsc.ARUSER} output \
     portBus a:rsc.ARREGION(3:0) output 4 {a:rsc.ARREGION(3)} {a:rsc.ARREGION(2)} {a:rsc.ARREGION(1)} {a:rsc.ARREGION(0)} \
     portBus a:rsc.ARQOS(3:0) output 4 {a:rsc.ARQOS(3)} {a:rsc.ARQOS(2)} {a:rsc.ARQOS(1)} {a:rsc.ARQOS(0)} \
     portBus a:rsc.ARPROT(2:0) output 3 {a:rsc.ARPROT(2)} {a:rsc.ARPROT(1)} {a:rsc.ARPROT(0)} \
     portBus a:rsc.ARCACHE(3:0) output 4 {a:rsc.ARCACHE(3)} {a:rsc.ARCACHE(2)} {a:rsc.ARCACHE(1)} {a:rsc.ARCACHE(0)} \
     port {a:rsc.ARLOCK} output \
     portBus a:rsc.ARBURST(1:0) output 2 {a:rsc.ARBURST(1)} {a:rsc.ARBURST(0)} \
     portBus a:rsc.ARSIZE(2:0) output 3 {a:rsc.ARSIZE(2)} {a:rsc.ARSIZE(1)} {a:rsc.ARSIZE(0)} \
     portBus a:rsc.ARLEN(7:0) output 8 {a:rsc.ARLEN(7)} {a:rsc.ARLEN(6)} {a:rsc.ARLEN(5)} {a:rsc.ARLEN(4)} {a:rsc.ARLEN(3)} {a:rsc.ARLEN(2)} {a:rsc.ARLEN(1)} {a:rsc.ARLEN(0)} \
     portBus a:rsc.ARADDR(31:0) output 32 {a:rsc.ARADDR(31)} {a:rsc.ARADDR(30)} {a:rsc.ARADDR(29)} {a:rsc.ARADDR(28)} {a:rsc.ARADDR(27)} {a:rsc.ARADDR(26)} {a:rsc.ARADDR(25)} {a:rsc.ARADDR(24)} {a:rsc.ARADDR(23)} {a:rsc.ARADDR(22)} {a:rsc.ARADDR(21)} {a:rsc.ARADDR(20)} {a:rsc.ARADDR(19)} {a:rsc.ARADDR(18)} {a:rsc.ARADDR(17)} {a:rsc.ARADDR(16)} {a:rsc.ARADDR(15)} {a:rsc.ARADDR(14)} {a:rsc.ARADDR(13)} {a:rsc.ARADDR(12)} {a:rsc.ARADDR(11)} {a:rsc.ARADDR(10)} {a:rsc.ARADDR(9)} {a:rsc.ARADDR(8)} {a:rsc.ARADDR(7)} {a:rsc.ARADDR(6)} {a:rsc.ARADDR(5)} {a:rsc.ARADDR(4)} {a:rsc.ARADDR(3)} {a:rsc.ARADDR(2)} {a:rsc.ARADDR(1)} {a:rsc.ARADDR(0)} \
     port {a:rsc.ARID} output \
     port {a:rsc.BREADY} output \
     port {a:rsc.BVALID} input \
     port {a:rsc.BUSER} input \
     portBus a:rsc.BRESP(1:0) input 2 {a:rsc.BRESP(1)} {a:rsc.BRESP(0)} \
     port {a:rsc.BID} input \
     port {a:rsc.WREADY} input \
     port {a:rsc.WVALID} output \
     port {a:rsc.WUSER} output \
     port {a:rsc.WLAST} output \
     portBus a:rsc.WSTRB(3:0) output 4 {a:rsc.WSTRB(3)} {a:rsc.WSTRB(2)} {a:rsc.WSTRB(1)} {a:rsc.WSTRB(0)} \
     portBus a:rsc.WDATA(31:0) output 32 {a:rsc.WDATA(31)} {a:rsc.WDATA(30)} {a:rsc.WDATA(29)} {a:rsc.WDATA(28)} {a:rsc.WDATA(27)} {a:rsc.WDATA(26)} {a:rsc.WDATA(25)} {a:rsc.WDATA(24)} {a:rsc.WDATA(23)} {a:rsc.WDATA(22)} {a:rsc.WDATA(21)} {a:rsc.WDATA(20)} {a:rsc.WDATA(19)} {a:rsc.WDATA(18)} {a:rsc.WDATA(17)} {a:rsc.WDATA(16)} {a:rsc.WDATA(15)} {a:rsc.WDATA(14)} {a:rsc.WDATA(13)} {a:rsc.WDATA(12)} {a:rsc.WDATA(11)} {a:rsc.WDATA(10)} {a:rsc.WDATA(9)} {a:rsc.WDATA(8)} {a:rsc.WDATA(7)} {a:rsc.WDATA(6)} {a:rsc.WDATA(5)} {a:rsc.WDATA(4)} {a:rsc.WDATA(3)} {a:rsc.WDATA(2)} {a:rsc.WDATA(1)} {a:rsc.WDATA(0)} \
     port {a:rsc.AWREADY} input \
     port {a:rsc.AWVALID} output \
     port {a:rsc.AWUSER} output \
     portBus a:rsc.AWREGION(3:0) output 4 {a:rsc.AWREGION(3)} {a:rsc.AWREGION(2)} {a:rsc.AWREGION(1)} {a:rsc.AWREGION(0)} \
     portBus a:rsc.AWQOS(3:0) output 4 {a:rsc.AWQOS(3)} {a:rsc.AWQOS(2)} {a:rsc.AWQOS(1)} {a:rsc.AWQOS(0)} \
     portBus a:rsc.AWPROT(2:0) output 3 {a:rsc.AWPROT(2)} {a:rsc.AWPROT(1)} {a:rsc.AWPROT(0)} \
     portBus a:rsc.AWCACHE(3:0) output 4 {a:rsc.AWCACHE(3)} {a:rsc.AWCACHE(2)} {a:rsc.AWCACHE(1)} {a:rsc.AWCACHE(0)} \
     port {a:rsc.AWLOCK} output \
     portBus a:rsc.AWBURST(1:0) output 2 {a:rsc.AWBURST(1)} {a:rsc.AWBURST(0)} \
     portBus a:rsc.AWSIZE(2:0) output 3 {a:rsc.AWSIZE(2)} {a:rsc.AWSIZE(1)} {a:rsc.AWSIZE(0)} \
     portBus a:rsc.AWLEN(7:0) output 8 {a:rsc.AWLEN(7)} {a:rsc.AWLEN(6)} {a:rsc.AWLEN(5)} {a:rsc.AWLEN(4)} {a:rsc.AWLEN(3)} {a:rsc.AWLEN(2)} {a:rsc.AWLEN(1)} {a:rsc.AWLEN(0)} \
     portBus a:rsc.AWADDR(31:0) output 32 {a:rsc.AWADDR(31)} {a:rsc.AWADDR(30)} {a:rsc.AWADDR(29)} {a:rsc.AWADDR(28)} {a:rsc.AWADDR(27)} {a:rsc.AWADDR(26)} {a:rsc.AWADDR(25)} {a:rsc.AWADDR(24)} {a:rsc.AWADDR(23)} {a:rsc.AWADDR(22)} {a:rsc.AWADDR(21)} {a:rsc.AWADDR(20)} {a:rsc.AWADDR(19)} {a:rsc.AWADDR(18)} {a:rsc.AWADDR(17)} {a:rsc.AWADDR(16)} {a:rsc.AWADDR(15)} {a:rsc.AWADDR(14)} {a:rsc.AWADDR(13)} {a:rsc.AWADDR(12)} {a:rsc.AWADDR(11)} {a:rsc.AWADDR(10)} {a:rsc.AWADDR(9)} {a:rsc.AWADDR(8)} {a:rsc.AWADDR(7)} {a:rsc.AWADDR(6)} {a:rsc.AWADDR(5)} {a:rsc.AWADDR(4)} {a:rsc.AWADDR(3)} {a:rsc.AWADDR(2)} {a:rsc.AWADDR(1)} {a:rsc.AWADDR(0)} \
     port {a:rsc.AWID} output \
     port {a:rsc.triosy.lz} output \
     port {complete:rsc.rdy} input \
     port {complete:rsc.vld} output \

load net {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-916 -attr oid 912 -attr vt d
load net {clk} -port {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-917 -attr oid 913 -attr vt d
load net {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-918 -attr oid 914 -attr vt d
load net {rst} -port {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-919 -attr oid 915 -attr vt d
load net {run:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-920 -attr oid 916 -attr vt d
load net {run:rsc.rdy} -port {run:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-921 -attr oid 917 -attr vt d -attr @path {/axi_test/run:rsc.rdy}
load net {run:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-922 -attr oid 918 -attr vt d
load net {run:rsc.vld} -port {run:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-923 -attr oid 919 -attr vt d
load net {a:rsc.m_wstate(0)} -attr vt d
load net {a:rsc.m_wstate(1)} -attr vt d
load net {a:rsc.m_wstate(2)} -attr vt d
load netBundle {a:rsc.m_wstate} 3 {a:rsc.m_wstate(0)} {a:rsc.m_wstate(1)} {a:rsc.m_wstate(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-924 -attr oid 920 -attr vt d -attr @path {/axi_test/a:rsc.m_wstate}
load net {a:rsc.m_wstate(0)} -port {a:rsc.m_wstate(0)} -attr vt d -attr @path {/axi_test/a:rsc.m_wstate}
load net {a:rsc.m_wstate(1)} -port {a:rsc.m_wstate(1)} -attr vt d -attr @path {/axi_test/a:rsc.m_wstate}
load net {a:rsc.m_wstate(2)} -port {a:rsc.m_wstate(2)} -attr vt d -attr @path {/axi_test/a:rsc.m_wstate}
load net {a:rsc.m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-925 -attr oid 921 -attr vt d
load net {a:rsc.m_wCaughtUp} -port {a:rsc.m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-926 -attr oid 922 -attr vt d -attr @path {/axi_test/a:rsc.m_wCaughtUp}
load net {a:rsc.RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-927 -attr oid 923 -attr vt d
load net {a:rsc.RREADY} -port {a:rsc.RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-928 -attr oid 924 -attr vt d -attr @path {/axi_test/a:rsc.RREADY}
load net {a:rsc.RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-929 -attr oid 925 -attr vt d
load net {a:rsc.RVALID} -port {a:rsc.RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-930 -attr oid 926 -attr vt d
load net {a:rsc.RUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-931 -attr oid 927 -attr vt d
load net {a:rsc.RUSER} -port {a:rsc.RUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-932 -attr oid 928 -attr vt d
load net {a:rsc.RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-933 -attr oid 929 -attr vt d
load net {a:rsc.RLAST} -port {a:rsc.RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-934 -attr oid 930 -attr vt d
load net {a:rsc.RRESP(0)} -attr vt d
load net {a:rsc.RRESP(1)} -attr vt d
load netBundle {a:rsc.RRESP} 2 {a:rsc.RRESP(0)} {a:rsc.RRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-935 -attr oid 931 -attr vt d -attr @path {/axi_test/a:rsc.RRESP}
load net {a:rsc.RRESP(0)} -port {a:rsc.RRESP(0)} -attr vt d
load net {a:rsc.RRESP(1)} -port {a:rsc.RRESP(1)} -attr vt d
load netBundle {a:rsc.RRESP} 2 {a:rsc.RRESP(0)} {a:rsc.RRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-936 -attr oid 932 -attr vt d -attr @path {/axi_test/a:rsc.RRESP}
load net {a:rsc.RDATA(0)} -attr vt d
load net {a:rsc.RDATA(1)} -attr vt d
load net {a:rsc.RDATA(2)} -attr vt d
load net {a:rsc.RDATA(3)} -attr vt d
load net {a:rsc.RDATA(4)} -attr vt d
load net {a:rsc.RDATA(5)} -attr vt d
load net {a:rsc.RDATA(6)} -attr vt d
load net {a:rsc.RDATA(7)} -attr vt d
load net {a:rsc.RDATA(8)} -attr vt d
load net {a:rsc.RDATA(9)} -attr vt d
load net {a:rsc.RDATA(10)} -attr vt d
load net {a:rsc.RDATA(11)} -attr vt d
load net {a:rsc.RDATA(12)} -attr vt d
load net {a:rsc.RDATA(13)} -attr vt d
load net {a:rsc.RDATA(14)} -attr vt d
load net {a:rsc.RDATA(15)} -attr vt d
load net {a:rsc.RDATA(16)} -attr vt d
load net {a:rsc.RDATA(17)} -attr vt d
load net {a:rsc.RDATA(18)} -attr vt d
load net {a:rsc.RDATA(19)} -attr vt d
load net {a:rsc.RDATA(20)} -attr vt d
load net {a:rsc.RDATA(21)} -attr vt d
load net {a:rsc.RDATA(22)} -attr vt d
load net {a:rsc.RDATA(23)} -attr vt d
load net {a:rsc.RDATA(24)} -attr vt d
load net {a:rsc.RDATA(25)} -attr vt d
load net {a:rsc.RDATA(26)} -attr vt d
load net {a:rsc.RDATA(27)} -attr vt d
load net {a:rsc.RDATA(28)} -attr vt d
load net {a:rsc.RDATA(29)} -attr vt d
load net {a:rsc.RDATA(30)} -attr vt d
load net {a:rsc.RDATA(31)} -attr vt d
load netBundle {a:rsc.RDATA} 32 {a:rsc.RDATA(0)} {a:rsc.RDATA(1)} {a:rsc.RDATA(2)} {a:rsc.RDATA(3)} {a:rsc.RDATA(4)} {a:rsc.RDATA(5)} {a:rsc.RDATA(6)} {a:rsc.RDATA(7)} {a:rsc.RDATA(8)} {a:rsc.RDATA(9)} {a:rsc.RDATA(10)} {a:rsc.RDATA(11)} {a:rsc.RDATA(12)} {a:rsc.RDATA(13)} {a:rsc.RDATA(14)} {a:rsc.RDATA(15)} {a:rsc.RDATA(16)} {a:rsc.RDATA(17)} {a:rsc.RDATA(18)} {a:rsc.RDATA(19)} {a:rsc.RDATA(20)} {a:rsc.RDATA(21)} {a:rsc.RDATA(22)} {a:rsc.RDATA(23)} {a:rsc.RDATA(24)} {a:rsc.RDATA(25)} {a:rsc.RDATA(26)} {a:rsc.RDATA(27)} {a:rsc.RDATA(28)} {a:rsc.RDATA(29)} {a:rsc.RDATA(30)} {a:rsc.RDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-937 -attr oid 933 -attr vt d -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(0)} -port {a:rsc.RDATA(0)} -attr vt d
load net {a:rsc.RDATA(1)} -port {a:rsc.RDATA(1)} -attr vt d
load net {a:rsc.RDATA(2)} -port {a:rsc.RDATA(2)} -attr vt d
load net {a:rsc.RDATA(3)} -port {a:rsc.RDATA(3)} -attr vt d
load net {a:rsc.RDATA(4)} -port {a:rsc.RDATA(4)} -attr vt d
load net {a:rsc.RDATA(5)} -port {a:rsc.RDATA(5)} -attr vt d
load net {a:rsc.RDATA(6)} -port {a:rsc.RDATA(6)} -attr vt d
load net {a:rsc.RDATA(7)} -port {a:rsc.RDATA(7)} -attr vt d
load net {a:rsc.RDATA(8)} -port {a:rsc.RDATA(8)} -attr vt d
load net {a:rsc.RDATA(9)} -port {a:rsc.RDATA(9)} -attr vt d
load net {a:rsc.RDATA(10)} -port {a:rsc.RDATA(10)} -attr vt d
load net {a:rsc.RDATA(11)} -port {a:rsc.RDATA(11)} -attr vt d
load net {a:rsc.RDATA(12)} -port {a:rsc.RDATA(12)} -attr vt d
load net {a:rsc.RDATA(13)} -port {a:rsc.RDATA(13)} -attr vt d
load net {a:rsc.RDATA(14)} -port {a:rsc.RDATA(14)} -attr vt d
load net {a:rsc.RDATA(15)} -port {a:rsc.RDATA(15)} -attr vt d
load net {a:rsc.RDATA(16)} -port {a:rsc.RDATA(16)} -attr vt d
load net {a:rsc.RDATA(17)} -port {a:rsc.RDATA(17)} -attr vt d
load net {a:rsc.RDATA(18)} -port {a:rsc.RDATA(18)} -attr vt d
load net {a:rsc.RDATA(19)} -port {a:rsc.RDATA(19)} -attr vt d
load net {a:rsc.RDATA(20)} -port {a:rsc.RDATA(20)} -attr vt d
load net {a:rsc.RDATA(21)} -port {a:rsc.RDATA(21)} -attr vt d
load net {a:rsc.RDATA(22)} -port {a:rsc.RDATA(22)} -attr vt d
load net {a:rsc.RDATA(23)} -port {a:rsc.RDATA(23)} -attr vt d
load net {a:rsc.RDATA(24)} -port {a:rsc.RDATA(24)} -attr vt d
load net {a:rsc.RDATA(25)} -port {a:rsc.RDATA(25)} -attr vt d
load net {a:rsc.RDATA(26)} -port {a:rsc.RDATA(26)} -attr vt d
load net {a:rsc.RDATA(27)} -port {a:rsc.RDATA(27)} -attr vt d
load net {a:rsc.RDATA(28)} -port {a:rsc.RDATA(28)} -attr vt d
load net {a:rsc.RDATA(29)} -port {a:rsc.RDATA(29)} -attr vt d
load net {a:rsc.RDATA(30)} -port {a:rsc.RDATA(30)} -attr vt d
load net {a:rsc.RDATA(31)} -port {a:rsc.RDATA(31)} -attr vt d
load netBundle {a:rsc.RDATA} 32 {a:rsc.RDATA(0)} {a:rsc.RDATA(1)} {a:rsc.RDATA(2)} {a:rsc.RDATA(3)} {a:rsc.RDATA(4)} {a:rsc.RDATA(5)} {a:rsc.RDATA(6)} {a:rsc.RDATA(7)} {a:rsc.RDATA(8)} {a:rsc.RDATA(9)} {a:rsc.RDATA(10)} {a:rsc.RDATA(11)} {a:rsc.RDATA(12)} {a:rsc.RDATA(13)} {a:rsc.RDATA(14)} {a:rsc.RDATA(15)} {a:rsc.RDATA(16)} {a:rsc.RDATA(17)} {a:rsc.RDATA(18)} {a:rsc.RDATA(19)} {a:rsc.RDATA(20)} {a:rsc.RDATA(21)} {a:rsc.RDATA(22)} {a:rsc.RDATA(23)} {a:rsc.RDATA(24)} {a:rsc.RDATA(25)} {a:rsc.RDATA(26)} {a:rsc.RDATA(27)} {a:rsc.RDATA(28)} {a:rsc.RDATA(29)} {a:rsc.RDATA(30)} {a:rsc.RDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-938 -attr oid 934 -attr vt d -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-939 -attr oid 935 -attr vt d
load net {a:rsc.RID} -port {a:rsc.RID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-940 -attr oid 936 -attr vt d
load net {a:rsc.ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-941 -attr oid 937 -attr vt d
load net {a:rsc.ARREADY} -port {a:rsc.ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-942 -attr oid 938 -attr vt d
load net {a:rsc.ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-943 -attr oid 939 -attr vt d
load net {a:rsc.ARVALID} -port {a:rsc.ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-944 -attr oid 940 -attr vt d -attr @path {/axi_test/a:rsc.ARVALID}
load net {a:rsc.ARUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-945 -attr oid 941 -attr vt d
load net {a:rsc.ARUSER} -port {a:rsc.ARUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-946 -attr oid 942 -attr vt d -attr @path {/axi_test/a:rsc.ARUSER}
load net {a:rsc.ARREGION(0)} -attr vt d
load net {a:rsc.ARREGION(1)} -attr vt d
load net {a:rsc.ARREGION(2)} -attr vt d
load net {a:rsc.ARREGION(3)} -attr vt d
load netBundle {a:rsc.ARREGION} 4 {a:rsc.ARREGION(0)} {a:rsc.ARREGION(1)} {a:rsc.ARREGION(2)} {a:rsc.ARREGION(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-947 -attr oid 943 -attr vt d -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARREGION(0)} -port {a:rsc.ARREGION(0)} -attr vt d -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARREGION(1)} -port {a:rsc.ARREGION(1)} -attr vt d -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARREGION(2)} -port {a:rsc.ARREGION(2)} -attr vt d -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARREGION(3)} -port {a:rsc.ARREGION(3)} -attr vt d -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARQOS(0)} -attr vt d
load net {a:rsc.ARQOS(1)} -attr vt d
load net {a:rsc.ARQOS(2)} -attr vt d
load net {a:rsc.ARQOS(3)} -attr vt d
load netBundle {a:rsc.ARQOS} 4 {a:rsc.ARQOS(0)} {a:rsc.ARQOS(1)} {a:rsc.ARQOS(2)} {a:rsc.ARQOS(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-948 -attr oid 944 -attr vt d -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARQOS(0)} -port {a:rsc.ARQOS(0)} -attr vt d -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARQOS(1)} -port {a:rsc.ARQOS(1)} -attr vt d -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARQOS(2)} -port {a:rsc.ARQOS(2)} -attr vt d -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARQOS(3)} -port {a:rsc.ARQOS(3)} -attr vt d -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARPROT(0)} -attr vt d
load net {a:rsc.ARPROT(1)} -attr vt d
load net {a:rsc.ARPROT(2)} -attr vt d
load netBundle {a:rsc.ARPROT} 3 {a:rsc.ARPROT(0)} {a:rsc.ARPROT(1)} {a:rsc.ARPROT(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-949 -attr oid 945 -attr vt d -attr @path {/axi_test/a:rsc.ARPROT}
load net {a:rsc.ARPROT(0)} -port {a:rsc.ARPROT(0)} -attr vt d -attr @path {/axi_test/a:rsc.ARPROT}
load net {a:rsc.ARPROT(1)} -port {a:rsc.ARPROT(1)} -attr vt d -attr @path {/axi_test/a:rsc.ARPROT}
load net {a:rsc.ARPROT(2)} -port {a:rsc.ARPROT(2)} -attr vt d -attr @path {/axi_test/a:rsc.ARPROT}
load net {a:rsc.ARCACHE(0)} -attr vt d
load net {a:rsc.ARCACHE(1)} -attr vt d
load net {a:rsc.ARCACHE(2)} -attr vt d
load net {a:rsc.ARCACHE(3)} -attr vt d
load netBundle {a:rsc.ARCACHE} 4 {a:rsc.ARCACHE(0)} {a:rsc.ARCACHE(1)} {a:rsc.ARCACHE(2)} {a:rsc.ARCACHE(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-950 -attr oid 946 -attr vt d -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(0)} -port {a:rsc.ARCACHE(0)} -attr vt d -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(1)} -port {a:rsc.ARCACHE(1)} -attr vt d -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(2)} -port {a:rsc.ARCACHE(2)} -attr vt d -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(3)} -port {a:rsc.ARCACHE(3)} -attr vt d -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-951 -attr oid 947 -attr vt d
load net {a:rsc.ARLOCK} -port {a:rsc.ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-952 -attr oid 948 -attr vt d -attr @path {/axi_test/a:rsc.ARLOCK}
load net {a:rsc.ARBURST(0)} -attr vt d
load net {a:rsc.ARBURST(1)} -attr vt d
load netBundle {a:rsc.ARBURST} 2 {a:rsc.ARBURST(0)} {a:rsc.ARBURST(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-953 -attr oid 949 -attr vt d -attr @path {/axi_test/a:rsc.ARBURST}
load net {a:rsc.ARBURST(0)} -port {a:rsc.ARBURST(0)} -attr vt d -attr @path {/axi_test/a:rsc.ARBURST}
load net {a:rsc.ARBURST(1)} -port {a:rsc.ARBURST(1)} -attr vt d -attr @path {/axi_test/a:rsc.ARBURST}
load net {a:rsc.ARSIZE(0)} -attr vt d
load net {a:rsc.ARSIZE(1)} -attr vt d
load net {a:rsc.ARSIZE(2)} -attr vt d
load netBundle {a:rsc.ARSIZE} 3 {a:rsc.ARSIZE(0)} {a:rsc.ARSIZE(1)} {a:rsc.ARSIZE(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-954 -attr oid 950 -attr vt d -attr @path {/axi_test/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(0)} -port {a:rsc.ARSIZE(0)} -attr vt d -attr @path {/axi_test/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(1)} -port {a:rsc.ARSIZE(1)} -attr vt d -attr @path {/axi_test/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(2)} -port {a:rsc.ARSIZE(2)} -attr vt d -attr @path {/axi_test/a:rsc.ARSIZE}
load net {a:rsc.ARLEN(0)} -attr vt d
load net {a:rsc.ARLEN(1)} -attr vt d
load net {a:rsc.ARLEN(2)} -attr vt d
load net {a:rsc.ARLEN(3)} -attr vt d
load net {a:rsc.ARLEN(4)} -attr vt d
load net {a:rsc.ARLEN(5)} -attr vt d
load net {a:rsc.ARLEN(6)} -attr vt d
load net {a:rsc.ARLEN(7)} -attr vt d
load netBundle {a:rsc.ARLEN} 8 {a:rsc.ARLEN(0)} {a:rsc.ARLEN(1)} {a:rsc.ARLEN(2)} {a:rsc.ARLEN(3)} {a:rsc.ARLEN(4)} {a:rsc.ARLEN(5)} {a:rsc.ARLEN(6)} {a:rsc.ARLEN(7)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-955 -attr oid 951 -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(0)} -port {a:rsc.ARLEN(0)} -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(1)} -port {a:rsc.ARLEN(1)} -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(2)} -port {a:rsc.ARLEN(2)} -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(3)} -port {a:rsc.ARLEN(3)} -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(4)} -port {a:rsc.ARLEN(4)} -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(5)} -port {a:rsc.ARLEN(5)} -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(6)} -port {a:rsc.ARLEN(6)} -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(7)} -port {a:rsc.ARLEN(7)} -attr vt d -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARADDR(0)} -attr vt d
load net {a:rsc.ARADDR(1)} -attr vt d
load net {a:rsc.ARADDR(2)} -attr vt d
load net {a:rsc.ARADDR(3)} -attr vt d
load net {a:rsc.ARADDR(4)} -attr vt d
load net {a:rsc.ARADDR(5)} -attr vt d
load net {a:rsc.ARADDR(6)} -attr vt d
load net {a:rsc.ARADDR(7)} -attr vt d
load net {a:rsc.ARADDR(8)} -attr vt d
load net {a:rsc.ARADDR(9)} -attr vt d
load net {a:rsc.ARADDR(10)} -attr vt d
load net {a:rsc.ARADDR(11)} -attr vt d
load net {a:rsc.ARADDR(12)} -attr vt d
load net {a:rsc.ARADDR(13)} -attr vt d
load net {a:rsc.ARADDR(14)} -attr vt d
load net {a:rsc.ARADDR(15)} -attr vt d
load net {a:rsc.ARADDR(16)} -attr vt d
load net {a:rsc.ARADDR(17)} -attr vt d
load net {a:rsc.ARADDR(18)} -attr vt d
load net {a:rsc.ARADDR(19)} -attr vt d
load net {a:rsc.ARADDR(20)} -attr vt d
load net {a:rsc.ARADDR(21)} -attr vt d
load net {a:rsc.ARADDR(22)} -attr vt d
load net {a:rsc.ARADDR(23)} -attr vt d
load net {a:rsc.ARADDR(24)} -attr vt d
load net {a:rsc.ARADDR(25)} -attr vt d
load net {a:rsc.ARADDR(26)} -attr vt d
load net {a:rsc.ARADDR(27)} -attr vt d
load net {a:rsc.ARADDR(28)} -attr vt d
load net {a:rsc.ARADDR(29)} -attr vt d
load net {a:rsc.ARADDR(30)} -attr vt d
load net {a:rsc.ARADDR(31)} -attr vt d
load netBundle {a:rsc.ARADDR} 32 {a:rsc.ARADDR(0)} {a:rsc.ARADDR(1)} {a:rsc.ARADDR(2)} {a:rsc.ARADDR(3)} {a:rsc.ARADDR(4)} {a:rsc.ARADDR(5)} {a:rsc.ARADDR(6)} {a:rsc.ARADDR(7)} {a:rsc.ARADDR(8)} {a:rsc.ARADDR(9)} {a:rsc.ARADDR(10)} {a:rsc.ARADDR(11)} {a:rsc.ARADDR(12)} {a:rsc.ARADDR(13)} {a:rsc.ARADDR(14)} {a:rsc.ARADDR(15)} {a:rsc.ARADDR(16)} {a:rsc.ARADDR(17)} {a:rsc.ARADDR(18)} {a:rsc.ARADDR(19)} {a:rsc.ARADDR(20)} {a:rsc.ARADDR(21)} {a:rsc.ARADDR(22)} {a:rsc.ARADDR(23)} {a:rsc.ARADDR(24)} {a:rsc.ARADDR(25)} {a:rsc.ARADDR(26)} {a:rsc.ARADDR(27)} {a:rsc.ARADDR(28)} {a:rsc.ARADDR(29)} {a:rsc.ARADDR(30)} {a:rsc.ARADDR(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-956 -attr oid 952 -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(0)} -port {a:rsc.ARADDR(0)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(1)} -port {a:rsc.ARADDR(1)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(2)} -port {a:rsc.ARADDR(2)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(3)} -port {a:rsc.ARADDR(3)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(4)} -port {a:rsc.ARADDR(4)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(5)} -port {a:rsc.ARADDR(5)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(6)} -port {a:rsc.ARADDR(6)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(7)} -port {a:rsc.ARADDR(7)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(8)} -port {a:rsc.ARADDR(8)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(9)} -port {a:rsc.ARADDR(9)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(10)} -port {a:rsc.ARADDR(10)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(11)} -port {a:rsc.ARADDR(11)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(12)} -port {a:rsc.ARADDR(12)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(13)} -port {a:rsc.ARADDR(13)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(14)} -port {a:rsc.ARADDR(14)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(15)} -port {a:rsc.ARADDR(15)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(16)} -port {a:rsc.ARADDR(16)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(17)} -port {a:rsc.ARADDR(17)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(18)} -port {a:rsc.ARADDR(18)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(19)} -port {a:rsc.ARADDR(19)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(20)} -port {a:rsc.ARADDR(20)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(21)} -port {a:rsc.ARADDR(21)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(22)} -port {a:rsc.ARADDR(22)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(23)} -port {a:rsc.ARADDR(23)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(24)} -port {a:rsc.ARADDR(24)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(25)} -port {a:rsc.ARADDR(25)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(26)} -port {a:rsc.ARADDR(26)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(27)} -port {a:rsc.ARADDR(27)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(28)} -port {a:rsc.ARADDR(28)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(29)} -port {a:rsc.ARADDR(29)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(30)} -port {a:rsc.ARADDR(30)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(31)} -port {a:rsc.ARADDR(31)} -attr vt d -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-957 -attr oid 953 -attr vt d
load net {a:rsc.ARID} -port {a:rsc.ARID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-958 -attr oid 954 -attr vt d -attr @path {/axi_test/a:rsc.ARID}
load net {a:rsc.BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-959 -attr oid 955 -attr vt d
load net {a:rsc.BREADY} -port {a:rsc.BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-960 -attr oid 956 -attr vt d -attr @path {/axi_test/a:rsc.BREADY}
load net {a:rsc.BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-961 -attr oid 957 -attr vt d
load net {a:rsc.BVALID} -port {a:rsc.BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-962 -attr oid 958 -attr vt d
load net {a:rsc.BUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-963 -attr oid 959 -attr vt d
load net {a:rsc.BUSER} -port {a:rsc.BUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-964 -attr oid 960 -attr vt d
load net {a:rsc.BRESP(0)} -attr vt d
load net {a:rsc.BRESP(1)} -attr vt d
load netBundle {a:rsc.BRESP} 2 {a:rsc.BRESP(0)} {a:rsc.BRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-965 -attr oid 961 -attr vt d -attr @path {/axi_test/a:rsc.BRESP}
load net {a:rsc.BRESP(0)} -port {a:rsc.BRESP(0)} -attr vt d
load net {a:rsc.BRESP(1)} -port {a:rsc.BRESP(1)} -attr vt d
load netBundle {a:rsc.BRESP} 2 {a:rsc.BRESP(0)} {a:rsc.BRESP(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-966 -attr oid 962 -attr vt d -attr @path {/axi_test/a:rsc.BRESP}
load net {a:rsc.BID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-967 -attr oid 963 -attr vt d
load net {a:rsc.BID} -port {a:rsc.BID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-968 -attr oid 964 -attr vt d
load net {a:rsc.WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-969 -attr oid 965 -attr vt d
load net {a:rsc.WREADY} -port {a:rsc.WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-970 -attr oid 966 -attr vt d
load net {a:rsc.WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-971 -attr oid 967 -attr vt d
load net {a:rsc.WVALID} -port {a:rsc.WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-972 -attr oid 968 -attr vt d -attr @path {/axi_test/a:rsc.WVALID}
load net {a:rsc.WUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-973 -attr oid 969 -attr vt d
load net {a:rsc.WUSER} -port {a:rsc.WUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-974 -attr oid 970 -attr vt d -attr @path {/axi_test/a:rsc.WUSER}
load net {a:rsc.WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-975 -attr oid 971 -attr vt d
load net {a:rsc.WLAST} -port {a:rsc.WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-976 -attr oid 972 -attr vt d -attr @path {/axi_test/a:rsc.WLAST}
load net {a:rsc.WSTRB(0)} -attr vt d
load net {a:rsc.WSTRB(1)} -attr vt d
load net {a:rsc.WSTRB(2)} -attr vt d
load net {a:rsc.WSTRB(3)} -attr vt d
load netBundle {a:rsc.WSTRB} 4 {a:rsc.WSTRB(0)} {a:rsc.WSTRB(1)} {a:rsc.WSTRB(2)} {a:rsc.WSTRB(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-977 -attr oid 973 -attr vt d -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WSTRB(0)} -port {a:rsc.WSTRB(0)} -attr vt d -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WSTRB(1)} -port {a:rsc.WSTRB(1)} -attr vt d -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WSTRB(2)} -port {a:rsc.WSTRB(2)} -attr vt d -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WSTRB(3)} -port {a:rsc.WSTRB(3)} -attr vt d -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WDATA(0)} -attr vt d
load net {a:rsc.WDATA(1)} -attr vt d
load net {a:rsc.WDATA(2)} -attr vt d
load net {a:rsc.WDATA(3)} -attr vt d
load net {a:rsc.WDATA(4)} -attr vt d
load net {a:rsc.WDATA(5)} -attr vt d
load net {a:rsc.WDATA(6)} -attr vt d
load net {a:rsc.WDATA(7)} -attr vt d
load net {a:rsc.WDATA(8)} -attr vt d
load net {a:rsc.WDATA(9)} -attr vt d
load net {a:rsc.WDATA(10)} -attr vt d
load net {a:rsc.WDATA(11)} -attr vt d
load net {a:rsc.WDATA(12)} -attr vt d
load net {a:rsc.WDATA(13)} -attr vt d
load net {a:rsc.WDATA(14)} -attr vt d
load net {a:rsc.WDATA(15)} -attr vt d
load net {a:rsc.WDATA(16)} -attr vt d
load net {a:rsc.WDATA(17)} -attr vt d
load net {a:rsc.WDATA(18)} -attr vt d
load net {a:rsc.WDATA(19)} -attr vt d
load net {a:rsc.WDATA(20)} -attr vt d
load net {a:rsc.WDATA(21)} -attr vt d
load net {a:rsc.WDATA(22)} -attr vt d
load net {a:rsc.WDATA(23)} -attr vt d
load net {a:rsc.WDATA(24)} -attr vt d
load net {a:rsc.WDATA(25)} -attr vt d
load net {a:rsc.WDATA(26)} -attr vt d
load net {a:rsc.WDATA(27)} -attr vt d
load net {a:rsc.WDATA(28)} -attr vt d
load net {a:rsc.WDATA(29)} -attr vt d
load net {a:rsc.WDATA(30)} -attr vt d
load net {a:rsc.WDATA(31)} -attr vt d
load netBundle {a:rsc.WDATA} 32 {a:rsc.WDATA(0)} {a:rsc.WDATA(1)} {a:rsc.WDATA(2)} {a:rsc.WDATA(3)} {a:rsc.WDATA(4)} {a:rsc.WDATA(5)} {a:rsc.WDATA(6)} {a:rsc.WDATA(7)} {a:rsc.WDATA(8)} {a:rsc.WDATA(9)} {a:rsc.WDATA(10)} {a:rsc.WDATA(11)} {a:rsc.WDATA(12)} {a:rsc.WDATA(13)} {a:rsc.WDATA(14)} {a:rsc.WDATA(15)} {a:rsc.WDATA(16)} {a:rsc.WDATA(17)} {a:rsc.WDATA(18)} {a:rsc.WDATA(19)} {a:rsc.WDATA(20)} {a:rsc.WDATA(21)} {a:rsc.WDATA(22)} {a:rsc.WDATA(23)} {a:rsc.WDATA(24)} {a:rsc.WDATA(25)} {a:rsc.WDATA(26)} {a:rsc.WDATA(27)} {a:rsc.WDATA(28)} {a:rsc.WDATA(29)} {a:rsc.WDATA(30)} {a:rsc.WDATA(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-978 -attr oid 974 -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(0)} -port {a:rsc.WDATA(0)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(1)} -port {a:rsc.WDATA(1)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(2)} -port {a:rsc.WDATA(2)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(3)} -port {a:rsc.WDATA(3)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(4)} -port {a:rsc.WDATA(4)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(5)} -port {a:rsc.WDATA(5)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(6)} -port {a:rsc.WDATA(6)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(7)} -port {a:rsc.WDATA(7)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(8)} -port {a:rsc.WDATA(8)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(9)} -port {a:rsc.WDATA(9)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(10)} -port {a:rsc.WDATA(10)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(11)} -port {a:rsc.WDATA(11)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(12)} -port {a:rsc.WDATA(12)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(13)} -port {a:rsc.WDATA(13)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(14)} -port {a:rsc.WDATA(14)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(15)} -port {a:rsc.WDATA(15)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(16)} -port {a:rsc.WDATA(16)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(17)} -port {a:rsc.WDATA(17)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(18)} -port {a:rsc.WDATA(18)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(19)} -port {a:rsc.WDATA(19)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(20)} -port {a:rsc.WDATA(20)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(21)} -port {a:rsc.WDATA(21)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(22)} -port {a:rsc.WDATA(22)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(23)} -port {a:rsc.WDATA(23)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(24)} -port {a:rsc.WDATA(24)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(25)} -port {a:rsc.WDATA(25)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(26)} -port {a:rsc.WDATA(26)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(27)} -port {a:rsc.WDATA(27)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(28)} -port {a:rsc.WDATA(28)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(29)} -port {a:rsc.WDATA(29)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(30)} -port {a:rsc.WDATA(30)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(31)} -port {a:rsc.WDATA(31)} -attr vt d -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-979 -attr oid 975 -attr vt d
load net {a:rsc.AWREADY} -port {a:rsc.AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-980 -attr oid 976 -attr vt d
load net {a:rsc.AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-981 -attr oid 977 -attr vt d
load net {a:rsc.AWVALID} -port {a:rsc.AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-982 -attr oid 978 -attr vt d -attr @path {/axi_test/a:rsc.AWVALID}
load net {a:rsc.AWUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-983 -attr oid 979 -attr vt d
load net {a:rsc.AWUSER} -port {a:rsc.AWUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-984 -attr oid 980 -attr vt d -attr @path {/axi_test/a:rsc.AWUSER}
load net {a:rsc.AWREGION(0)} -attr vt d
load net {a:rsc.AWREGION(1)} -attr vt d
load net {a:rsc.AWREGION(2)} -attr vt d
load net {a:rsc.AWREGION(3)} -attr vt d
load netBundle {a:rsc.AWREGION} 4 {a:rsc.AWREGION(0)} {a:rsc.AWREGION(1)} {a:rsc.AWREGION(2)} {a:rsc.AWREGION(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-985 -attr oid 981 -attr vt d -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWREGION(0)} -port {a:rsc.AWREGION(0)} -attr vt d -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWREGION(1)} -port {a:rsc.AWREGION(1)} -attr vt d -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWREGION(2)} -port {a:rsc.AWREGION(2)} -attr vt d -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWREGION(3)} -port {a:rsc.AWREGION(3)} -attr vt d -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWQOS(0)} -attr vt d
load net {a:rsc.AWQOS(1)} -attr vt d
load net {a:rsc.AWQOS(2)} -attr vt d
load net {a:rsc.AWQOS(3)} -attr vt d
load netBundle {a:rsc.AWQOS} 4 {a:rsc.AWQOS(0)} {a:rsc.AWQOS(1)} {a:rsc.AWQOS(2)} {a:rsc.AWQOS(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-986 -attr oid 982 -attr vt d -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWQOS(0)} -port {a:rsc.AWQOS(0)} -attr vt d -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWQOS(1)} -port {a:rsc.AWQOS(1)} -attr vt d -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWQOS(2)} -port {a:rsc.AWQOS(2)} -attr vt d -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWQOS(3)} -port {a:rsc.AWQOS(3)} -attr vt d -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWPROT(0)} -attr vt d
load net {a:rsc.AWPROT(1)} -attr vt d
load net {a:rsc.AWPROT(2)} -attr vt d
load netBundle {a:rsc.AWPROT} 3 {a:rsc.AWPROT(0)} {a:rsc.AWPROT(1)} {a:rsc.AWPROT(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-987 -attr oid 983 -attr vt d -attr @path {/axi_test/a:rsc.AWPROT}
load net {a:rsc.AWPROT(0)} -port {a:rsc.AWPROT(0)} -attr vt d -attr @path {/axi_test/a:rsc.AWPROT}
load net {a:rsc.AWPROT(1)} -port {a:rsc.AWPROT(1)} -attr vt d -attr @path {/axi_test/a:rsc.AWPROT}
load net {a:rsc.AWPROT(2)} -port {a:rsc.AWPROT(2)} -attr vt d -attr @path {/axi_test/a:rsc.AWPROT}
load net {a:rsc.AWCACHE(0)} -attr vt d
load net {a:rsc.AWCACHE(1)} -attr vt d
load net {a:rsc.AWCACHE(2)} -attr vt d
load net {a:rsc.AWCACHE(3)} -attr vt d
load netBundle {a:rsc.AWCACHE} 4 {a:rsc.AWCACHE(0)} {a:rsc.AWCACHE(1)} {a:rsc.AWCACHE(2)} {a:rsc.AWCACHE(3)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-988 -attr oid 984 -attr vt d -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(0)} -port {a:rsc.AWCACHE(0)} -attr vt d -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(1)} -port {a:rsc.AWCACHE(1)} -attr vt d -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(2)} -port {a:rsc.AWCACHE(2)} -attr vt d -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(3)} -port {a:rsc.AWCACHE(3)} -attr vt d -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-989 -attr oid 985 -attr vt d
load net {a:rsc.AWLOCK} -port {a:rsc.AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-990 -attr oid 986 -attr vt d -attr @path {/axi_test/a:rsc.AWLOCK}
load net {a:rsc.AWBURST(0)} -attr vt d
load net {a:rsc.AWBURST(1)} -attr vt d
load netBundle {a:rsc.AWBURST} 2 {a:rsc.AWBURST(0)} {a:rsc.AWBURST(1)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-991 -attr oid 987 -attr vt d -attr @path {/axi_test/a:rsc.AWBURST}
load net {a:rsc.AWBURST(0)} -port {a:rsc.AWBURST(0)} -attr vt d -attr @path {/axi_test/a:rsc.AWBURST}
load net {a:rsc.AWBURST(1)} -port {a:rsc.AWBURST(1)} -attr vt d -attr @path {/axi_test/a:rsc.AWBURST}
load net {a:rsc.AWSIZE(0)} -attr vt d
load net {a:rsc.AWSIZE(1)} -attr vt d
load net {a:rsc.AWSIZE(2)} -attr vt d
load netBundle {a:rsc.AWSIZE} 3 {a:rsc.AWSIZE(0)} {a:rsc.AWSIZE(1)} {a:rsc.AWSIZE(2)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-992 -attr oid 988 -attr vt d -attr @path {/axi_test/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(0)} -port {a:rsc.AWSIZE(0)} -attr vt d -attr @path {/axi_test/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(1)} -port {a:rsc.AWSIZE(1)} -attr vt d -attr @path {/axi_test/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(2)} -port {a:rsc.AWSIZE(2)} -attr vt d -attr @path {/axi_test/a:rsc.AWSIZE}
load net {a:rsc.AWLEN(0)} -attr vt d
load net {a:rsc.AWLEN(1)} -attr vt d
load net {a:rsc.AWLEN(2)} -attr vt d
load net {a:rsc.AWLEN(3)} -attr vt d
load net {a:rsc.AWLEN(4)} -attr vt d
load net {a:rsc.AWLEN(5)} -attr vt d
load net {a:rsc.AWLEN(6)} -attr vt d
load net {a:rsc.AWLEN(7)} -attr vt d
load netBundle {a:rsc.AWLEN} 8 {a:rsc.AWLEN(0)} {a:rsc.AWLEN(1)} {a:rsc.AWLEN(2)} {a:rsc.AWLEN(3)} {a:rsc.AWLEN(4)} {a:rsc.AWLEN(5)} {a:rsc.AWLEN(6)} {a:rsc.AWLEN(7)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-993 -attr oid 989 -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(0)} -port {a:rsc.AWLEN(0)} -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(1)} -port {a:rsc.AWLEN(1)} -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(2)} -port {a:rsc.AWLEN(2)} -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(3)} -port {a:rsc.AWLEN(3)} -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(4)} -port {a:rsc.AWLEN(4)} -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(5)} -port {a:rsc.AWLEN(5)} -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(6)} -port {a:rsc.AWLEN(6)} -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(7)} -port {a:rsc.AWLEN(7)} -attr vt d -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWADDR(0)} -attr vt d
load net {a:rsc.AWADDR(1)} -attr vt d
load net {a:rsc.AWADDR(2)} -attr vt d
load net {a:rsc.AWADDR(3)} -attr vt d
load net {a:rsc.AWADDR(4)} -attr vt d
load net {a:rsc.AWADDR(5)} -attr vt d
load net {a:rsc.AWADDR(6)} -attr vt d
load net {a:rsc.AWADDR(7)} -attr vt d
load net {a:rsc.AWADDR(8)} -attr vt d
load net {a:rsc.AWADDR(9)} -attr vt d
load net {a:rsc.AWADDR(10)} -attr vt d
load net {a:rsc.AWADDR(11)} -attr vt d
load net {a:rsc.AWADDR(12)} -attr vt d
load net {a:rsc.AWADDR(13)} -attr vt d
load net {a:rsc.AWADDR(14)} -attr vt d
load net {a:rsc.AWADDR(15)} -attr vt d
load net {a:rsc.AWADDR(16)} -attr vt d
load net {a:rsc.AWADDR(17)} -attr vt d
load net {a:rsc.AWADDR(18)} -attr vt d
load net {a:rsc.AWADDR(19)} -attr vt d
load net {a:rsc.AWADDR(20)} -attr vt d
load net {a:rsc.AWADDR(21)} -attr vt d
load net {a:rsc.AWADDR(22)} -attr vt d
load net {a:rsc.AWADDR(23)} -attr vt d
load net {a:rsc.AWADDR(24)} -attr vt d
load net {a:rsc.AWADDR(25)} -attr vt d
load net {a:rsc.AWADDR(26)} -attr vt d
load net {a:rsc.AWADDR(27)} -attr vt d
load net {a:rsc.AWADDR(28)} -attr vt d
load net {a:rsc.AWADDR(29)} -attr vt d
load net {a:rsc.AWADDR(30)} -attr vt d
load net {a:rsc.AWADDR(31)} -attr vt d
load netBundle {a:rsc.AWADDR} 32 {a:rsc.AWADDR(0)} {a:rsc.AWADDR(1)} {a:rsc.AWADDR(2)} {a:rsc.AWADDR(3)} {a:rsc.AWADDR(4)} {a:rsc.AWADDR(5)} {a:rsc.AWADDR(6)} {a:rsc.AWADDR(7)} {a:rsc.AWADDR(8)} {a:rsc.AWADDR(9)} {a:rsc.AWADDR(10)} {a:rsc.AWADDR(11)} {a:rsc.AWADDR(12)} {a:rsc.AWADDR(13)} {a:rsc.AWADDR(14)} {a:rsc.AWADDR(15)} {a:rsc.AWADDR(16)} {a:rsc.AWADDR(17)} {a:rsc.AWADDR(18)} {a:rsc.AWADDR(19)} {a:rsc.AWADDR(20)} {a:rsc.AWADDR(21)} {a:rsc.AWADDR(22)} {a:rsc.AWADDR(23)} {a:rsc.AWADDR(24)} {a:rsc.AWADDR(25)} {a:rsc.AWADDR(26)} {a:rsc.AWADDR(27)} {a:rsc.AWADDR(28)} {a:rsc.AWADDR(29)} {a:rsc.AWADDR(30)} {a:rsc.AWADDR(31)} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-994 -attr oid 990 -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(0)} -port {a:rsc.AWADDR(0)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(1)} -port {a:rsc.AWADDR(1)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(2)} -port {a:rsc.AWADDR(2)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(3)} -port {a:rsc.AWADDR(3)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(4)} -port {a:rsc.AWADDR(4)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(5)} -port {a:rsc.AWADDR(5)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(6)} -port {a:rsc.AWADDR(6)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(7)} -port {a:rsc.AWADDR(7)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(8)} -port {a:rsc.AWADDR(8)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(9)} -port {a:rsc.AWADDR(9)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(10)} -port {a:rsc.AWADDR(10)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(11)} -port {a:rsc.AWADDR(11)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(12)} -port {a:rsc.AWADDR(12)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(13)} -port {a:rsc.AWADDR(13)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(14)} -port {a:rsc.AWADDR(14)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(15)} -port {a:rsc.AWADDR(15)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(16)} -port {a:rsc.AWADDR(16)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(17)} -port {a:rsc.AWADDR(17)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(18)} -port {a:rsc.AWADDR(18)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(19)} -port {a:rsc.AWADDR(19)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(20)} -port {a:rsc.AWADDR(20)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(21)} -port {a:rsc.AWADDR(21)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(22)} -port {a:rsc.AWADDR(22)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(23)} -port {a:rsc.AWADDR(23)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(24)} -port {a:rsc.AWADDR(24)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(25)} -port {a:rsc.AWADDR(25)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(26)} -port {a:rsc.AWADDR(26)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(27)} -port {a:rsc.AWADDR(27)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(28)} -port {a:rsc.AWADDR(28)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(29)} -port {a:rsc.AWADDR(29)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(30)} -port {a:rsc.AWADDR(30)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(31)} -port {a:rsc.AWADDR(31)} -attr vt d -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-995 -attr oid 991 -attr vt d
load net {a:rsc.AWID} -port {a:rsc.AWID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-996 -attr oid 992 -attr vt d -attr @path {/axi_test/a:rsc.AWID}
load net {a:rsc.triosy.lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-997 -attr oid 993 -attr vt d
load net {a:rsc.triosy.lz} -port {a:rsc.triosy.lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-998 -attr oid 994 -attr vt d -attr @path {/axi_test/a:rsc.triosy.lz}
load net {complete:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-999 -attr oid 995 -attr vt d
load net {complete:rsc.rdy} -port {complete:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1000 -attr oid 996 -attr vt d
load net {complete:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1001 -attr oid 997 -attr vt d
load net {complete:rsc.vld} -port {complete:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1002 -attr oid 998 -attr vt d -attr @path {/axi_test/complete:rsc.vld}
load inst "axi_test:core:inst" "axi_test:core" "orig" -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1003 -attr oid 999 -attr vt dc -attr @path {/axi_test/axi_test:core:inst} -attr area 9744.020000 -attr delay 1.760064 -attr hier "/axi_test/axi_test:core"
load net {clk} -pin  "axi_test:core:inst" {clk} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1004 -attr oid 1000 -attr vt dc -attr @path {/axi_test/clk}
load net {rst} -pin  "axi_test:core:inst" {rst} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1005 -attr oid 1001 -attr vt dc -attr @path {/axi_test/rst}
load net {run:rsc.rdy} -pin  "axi_test:core:inst" {run:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1006 -attr oid 1002 -attr vt dc -attr @path {/axi_test/run:rsc.rdy}
load net {run:rsc.vld} -pin  "axi_test:core:inst" {run:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1007 -attr oid 1003 -attr vt dc -attr @path {/axi_test/run:rsc.vld}
load net {a:rsc.m_wstate(0)} -pin  "axi_test:core:inst" {a:rsc.m_wstate(0)} -attr vt dc -attr @path {/axi_test/a:rsc.m_wstate}
load net {a:rsc.m_wstate(1)} -pin  "axi_test:core:inst" {a:rsc.m_wstate(1)} -attr vt dc -attr @path {/axi_test/a:rsc.m_wstate}
load net {a:rsc.m_wstate(2)} -pin  "axi_test:core:inst" {a:rsc.m_wstate(2)} -attr vt dc -attr @path {/axi_test/a:rsc.m_wstate}
load net {a:rsc.m_wCaughtUp} -pin  "axi_test:core:inst" {a:rsc.m_wCaughtUp} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1008 -attr oid 1004 -attr vt dc -attr @path {/axi_test/a:rsc.m_wCaughtUp}
load net {a:rsc.RREADY} -pin  "axi_test:core:inst" {a:rsc.RREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1009 -attr oid 1005 -attr vt dc -attr @path {/axi_test/a:rsc.RREADY}
load net {a:rsc.RVALID} -pin  "axi_test:core:inst" {a:rsc.RVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1010 -attr oid 1006 -attr vt dc -attr @path {/axi_test/a:rsc.RVALID}
load net {a:rsc.RUSER} -pin  "axi_test:core:inst" {a:rsc.RUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1011 -attr oid 1007 -attr vt dc -attr @path {/axi_test/a:rsc.RUSER}
load net {a:rsc.RLAST} -pin  "axi_test:core:inst" {a:rsc.RLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1012 -attr oid 1008 -attr vt dc -attr @path {/axi_test/a:rsc.RLAST}
load net {a:rsc.RRESP(0)} -pin  "axi_test:core:inst" {a:rsc.RRESP(0)} -attr vt dc -attr @path {/axi_test/a:rsc.RRESP}
load net {a:rsc.RRESP(1)} -pin  "axi_test:core:inst" {a:rsc.RRESP(1)} -attr vt dc -attr @path {/axi_test/a:rsc.RRESP}
load net {a:rsc.RDATA(0)} -pin  "axi_test:core:inst" {a:rsc.RDATA(0)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(1)} -pin  "axi_test:core:inst" {a:rsc.RDATA(1)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(2)} -pin  "axi_test:core:inst" {a:rsc.RDATA(2)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(3)} -pin  "axi_test:core:inst" {a:rsc.RDATA(3)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(4)} -pin  "axi_test:core:inst" {a:rsc.RDATA(4)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(5)} -pin  "axi_test:core:inst" {a:rsc.RDATA(5)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(6)} -pin  "axi_test:core:inst" {a:rsc.RDATA(6)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(7)} -pin  "axi_test:core:inst" {a:rsc.RDATA(7)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(8)} -pin  "axi_test:core:inst" {a:rsc.RDATA(8)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(9)} -pin  "axi_test:core:inst" {a:rsc.RDATA(9)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(10)} -pin  "axi_test:core:inst" {a:rsc.RDATA(10)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(11)} -pin  "axi_test:core:inst" {a:rsc.RDATA(11)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(12)} -pin  "axi_test:core:inst" {a:rsc.RDATA(12)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(13)} -pin  "axi_test:core:inst" {a:rsc.RDATA(13)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(14)} -pin  "axi_test:core:inst" {a:rsc.RDATA(14)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(15)} -pin  "axi_test:core:inst" {a:rsc.RDATA(15)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(16)} -pin  "axi_test:core:inst" {a:rsc.RDATA(16)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(17)} -pin  "axi_test:core:inst" {a:rsc.RDATA(17)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(18)} -pin  "axi_test:core:inst" {a:rsc.RDATA(18)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(19)} -pin  "axi_test:core:inst" {a:rsc.RDATA(19)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(20)} -pin  "axi_test:core:inst" {a:rsc.RDATA(20)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(21)} -pin  "axi_test:core:inst" {a:rsc.RDATA(21)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(22)} -pin  "axi_test:core:inst" {a:rsc.RDATA(22)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(23)} -pin  "axi_test:core:inst" {a:rsc.RDATA(23)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(24)} -pin  "axi_test:core:inst" {a:rsc.RDATA(24)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(25)} -pin  "axi_test:core:inst" {a:rsc.RDATA(25)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(26)} -pin  "axi_test:core:inst" {a:rsc.RDATA(26)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(27)} -pin  "axi_test:core:inst" {a:rsc.RDATA(27)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(28)} -pin  "axi_test:core:inst" {a:rsc.RDATA(28)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(29)} -pin  "axi_test:core:inst" {a:rsc.RDATA(29)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(30)} -pin  "axi_test:core:inst" {a:rsc.RDATA(30)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RDATA(31)} -pin  "axi_test:core:inst" {a:rsc.RDATA(31)} -attr vt dc -attr @path {/axi_test/a:rsc.RDATA}
load net {a:rsc.RID} -pin  "axi_test:core:inst" {a:rsc.RID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1013 -attr oid 1009 -attr vt dc -attr @path {/axi_test/a:rsc.RID}
load net {a:rsc.ARREADY} -pin  "axi_test:core:inst" {a:rsc.ARREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1014 -attr oid 1010 -attr vt dc -attr @path {/axi_test/a:rsc.ARREADY}
load net {a:rsc.ARVALID} -pin  "axi_test:core:inst" {a:rsc.ARVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1015 -attr oid 1011 -attr vt dc -attr @path {/axi_test/a:rsc.ARVALID}
load net {a:rsc.ARUSER} -pin  "axi_test:core:inst" {a:rsc.ARUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1016 -attr oid 1012 -attr vt dc -attr @path {/axi_test/a:rsc.ARUSER}
load net {a:rsc.ARREGION(0)} -pin  "axi_test:core:inst" {a:rsc.ARREGION(0)} -attr vt dc -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARREGION(1)} -pin  "axi_test:core:inst" {a:rsc.ARREGION(1)} -attr vt dc -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARREGION(2)} -pin  "axi_test:core:inst" {a:rsc.ARREGION(2)} -attr vt dc -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARREGION(3)} -pin  "axi_test:core:inst" {a:rsc.ARREGION(3)} -attr vt dc -attr @path {/axi_test/a:rsc.ARREGION}
load net {a:rsc.ARQOS(0)} -pin  "axi_test:core:inst" {a:rsc.ARQOS(0)} -attr vt dc -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARQOS(1)} -pin  "axi_test:core:inst" {a:rsc.ARQOS(1)} -attr vt dc -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARQOS(2)} -pin  "axi_test:core:inst" {a:rsc.ARQOS(2)} -attr vt dc -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARQOS(3)} -pin  "axi_test:core:inst" {a:rsc.ARQOS(3)} -attr vt dc -attr @path {/axi_test/a:rsc.ARQOS}
load net {a:rsc.ARPROT(0)} -pin  "axi_test:core:inst" {a:rsc.ARPROT(0)} -attr vt dc -attr @path {/axi_test/a:rsc.ARPROT}
load net {a:rsc.ARPROT(1)} -pin  "axi_test:core:inst" {a:rsc.ARPROT(1)} -attr vt dc -attr @path {/axi_test/a:rsc.ARPROT}
load net {a:rsc.ARPROT(2)} -pin  "axi_test:core:inst" {a:rsc.ARPROT(2)} -attr vt dc -attr @path {/axi_test/a:rsc.ARPROT}
load net {a:rsc.ARCACHE(0)} -pin  "axi_test:core:inst" {a:rsc.ARCACHE(0)} -attr vt dc -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(1)} -pin  "axi_test:core:inst" {a:rsc.ARCACHE(1)} -attr vt dc -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(2)} -pin  "axi_test:core:inst" {a:rsc.ARCACHE(2)} -attr vt dc -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARCACHE(3)} -pin  "axi_test:core:inst" {a:rsc.ARCACHE(3)} -attr vt dc -attr @path {/axi_test/a:rsc.ARCACHE}
load net {a:rsc.ARLOCK} -pin  "axi_test:core:inst" {a:rsc.ARLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1017 -attr oid 1013 -attr vt dc -attr @path {/axi_test/a:rsc.ARLOCK}
load net {a:rsc.ARBURST(0)} -pin  "axi_test:core:inst" {a:rsc.ARBURST(0)} -attr vt dc -attr @path {/axi_test/a:rsc.ARBURST}
load net {a:rsc.ARBURST(1)} -pin  "axi_test:core:inst" {a:rsc.ARBURST(1)} -attr vt dc -attr @path {/axi_test/a:rsc.ARBURST}
load net {a:rsc.ARSIZE(0)} -pin  "axi_test:core:inst" {a:rsc.ARSIZE(0)} -attr vt dc -attr @path {/axi_test/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(1)} -pin  "axi_test:core:inst" {a:rsc.ARSIZE(1)} -attr vt dc -attr @path {/axi_test/a:rsc.ARSIZE}
load net {a:rsc.ARSIZE(2)} -pin  "axi_test:core:inst" {a:rsc.ARSIZE(2)} -attr vt dc -attr @path {/axi_test/a:rsc.ARSIZE}
load net {a:rsc.ARLEN(0)} -pin  "axi_test:core:inst" {a:rsc.ARLEN(0)} -attr vt dc -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(1)} -pin  "axi_test:core:inst" {a:rsc.ARLEN(1)} -attr vt dc -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(2)} -pin  "axi_test:core:inst" {a:rsc.ARLEN(2)} -attr vt dc -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(3)} -pin  "axi_test:core:inst" {a:rsc.ARLEN(3)} -attr vt dc -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(4)} -pin  "axi_test:core:inst" {a:rsc.ARLEN(4)} -attr vt dc -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(5)} -pin  "axi_test:core:inst" {a:rsc.ARLEN(5)} -attr vt dc -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(6)} -pin  "axi_test:core:inst" {a:rsc.ARLEN(6)} -attr vt dc -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARLEN(7)} -pin  "axi_test:core:inst" {a:rsc.ARLEN(7)} -attr vt dc -attr @path {/axi_test/a:rsc.ARLEN}
load net {a:rsc.ARADDR(0)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(0)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(1)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(1)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(2)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(2)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(3)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(3)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(4)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(4)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(5)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(5)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(6)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(6)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(7)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(7)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(8)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(8)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(9)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(9)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(10)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(10)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(11)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(11)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(12)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(12)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(13)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(13)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(14)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(14)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(15)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(15)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(16)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(16)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(17)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(17)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(18)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(18)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(19)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(19)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(20)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(20)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(21)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(21)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(22)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(22)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(23)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(23)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(24)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(24)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(25)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(25)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(26)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(26)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(27)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(27)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(28)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(28)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(29)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(29)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(30)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(30)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARADDR(31)} -pin  "axi_test:core:inst" {a:rsc.ARADDR(31)} -attr vt dc -attr @path {/axi_test/a:rsc.ARADDR}
load net {a:rsc.ARID} -pin  "axi_test:core:inst" {a:rsc.ARID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1018 -attr oid 1014 -attr vt dc -attr @path {/axi_test/a:rsc.ARID}
load net {a:rsc.BREADY} -pin  "axi_test:core:inst" {a:rsc.BREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1019 -attr oid 1015 -attr vt dc -attr @path {/axi_test/a:rsc.BREADY}
load net {a:rsc.BVALID} -pin  "axi_test:core:inst" {a:rsc.BVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1020 -attr oid 1016 -attr vt dc -attr @path {/axi_test/a:rsc.BVALID}
load net {a:rsc.BUSER} -pin  "axi_test:core:inst" {a:rsc.BUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1021 -attr oid 1017 -attr vt dc -attr @path {/axi_test/a:rsc.BUSER}
load net {a:rsc.BRESP(0)} -pin  "axi_test:core:inst" {a:rsc.BRESP(0)} -attr vt dc -attr @path {/axi_test/a:rsc.BRESP}
load net {a:rsc.BRESP(1)} -pin  "axi_test:core:inst" {a:rsc.BRESP(1)} -attr vt dc -attr @path {/axi_test/a:rsc.BRESP}
load net {a:rsc.BID} -pin  "axi_test:core:inst" {a:rsc.BID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1022 -attr oid 1018 -attr vt dc -attr @path {/axi_test/a:rsc.BID}
load net {a:rsc.WREADY} -pin  "axi_test:core:inst" {a:rsc.WREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1023 -attr oid 1019 -attr vt dc -attr @path {/axi_test/a:rsc.WREADY}
load net {a:rsc.WVALID} -pin  "axi_test:core:inst" {a:rsc.WVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1024 -attr oid 1020 -attr vt dc -attr @path {/axi_test/a:rsc.WVALID}
load net {a:rsc.WUSER} -pin  "axi_test:core:inst" {a:rsc.WUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1025 -attr oid 1021 -attr vt dc -attr @path {/axi_test/a:rsc.WUSER}
load net {a:rsc.WLAST} -pin  "axi_test:core:inst" {a:rsc.WLAST} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1026 -attr oid 1022 -attr vt dc -attr @path {/axi_test/a:rsc.WLAST}
load net {a:rsc.WSTRB(0)} -pin  "axi_test:core:inst" {a:rsc.WSTRB(0)} -attr vt dc -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WSTRB(1)} -pin  "axi_test:core:inst" {a:rsc.WSTRB(1)} -attr vt dc -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WSTRB(2)} -pin  "axi_test:core:inst" {a:rsc.WSTRB(2)} -attr vt dc -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WSTRB(3)} -pin  "axi_test:core:inst" {a:rsc.WSTRB(3)} -attr vt dc -attr @path {/axi_test/a:rsc.WSTRB}
load net {a:rsc.WDATA(0)} -pin  "axi_test:core:inst" {a:rsc.WDATA(0)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(1)} -pin  "axi_test:core:inst" {a:rsc.WDATA(1)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(2)} -pin  "axi_test:core:inst" {a:rsc.WDATA(2)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(3)} -pin  "axi_test:core:inst" {a:rsc.WDATA(3)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(4)} -pin  "axi_test:core:inst" {a:rsc.WDATA(4)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(5)} -pin  "axi_test:core:inst" {a:rsc.WDATA(5)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(6)} -pin  "axi_test:core:inst" {a:rsc.WDATA(6)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(7)} -pin  "axi_test:core:inst" {a:rsc.WDATA(7)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(8)} -pin  "axi_test:core:inst" {a:rsc.WDATA(8)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(9)} -pin  "axi_test:core:inst" {a:rsc.WDATA(9)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(10)} -pin  "axi_test:core:inst" {a:rsc.WDATA(10)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(11)} -pin  "axi_test:core:inst" {a:rsc.WDATA(11)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(12)} -pin  "axi_test:core:inst" {a:rsc.WDATA(12)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(13)} -pin  "axi_test:core:inst" {a:rsc.WDATA(13)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(14)} -pin  "axi_test:core:inst" {a:rsc.WDATA(14)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(15)} -pin  "axi_test:core:inst" {a:rsc.WDATA(15)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(16)} -pin  "axi_test:core:inst" {a:rsc.WDATA(16)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(17)} -pin  "axi_test:core:inst" {a:rsc.WDATA(17)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(18)} -pin  "axi_test:core:inst" {a:rsc.WDATA(18)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(19)} -pin  "axi_test:core:inst" {a:rsc.WDATA(19)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(20)} -pin  "axi_test:core:inst" {a:rsc.WDATA(20)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(21)} -pin  "axi_test:core:inst" {a:rsc.WDATA(21)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(22)} -pin  "axi_test:core:inst" {a:rsc.WDATA(22)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(23)} -pin  "axi_test:core:inst" {a:rsc.WDATA(23)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(24)} -pin  "axi_test:core:inst" {a:rsc.WDATA(24)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(25)} -pin  "axi_test:core:inst" {a:rsc.WDATA(25)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(26)} -pin  "axi_test:core:inst" {a:rsc.WDATA(26)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(27)} -pin  "axi_test:core:inst" {a:rsc.WDATA(27)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(28)} -pin  "axi_test:core:inst" {a:rsc.WDATA(28)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(29)} -pin  "axi_test:core:inst" {a:rsc.WDATA(29)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(30)} -pin  "axi_test:core:inst" {a:rsc.WDATA(30)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.WDATA(31)} -pin  "axi_test:core:inst" {a:rsc.WDATA(31)} -attr vt dc -attr @path {/axi_test/a:rsc.WDATA}
load net {a:rsc.AWREADY} -pin  "axi_test:core:inst" {a:rsc.AWREADY} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1027 -attr oid 1023 -attr vt dc -attr @path {/axi_test/a:rsc.AWREADY}
load net {a:rsc.AWVALID} -pin  "axi_test:core:inst" {a:rsc.AWVALID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1028 -attr oid 1024 -attr vt dc -attr @path {/axi_test/a:rsc.AWVALID}
load net {a:rsc.AWUSER} -pin  "axi_test:core:inst" {a:rsc.AWUSER} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1029 -attr oid 1025 -attr vt dc -attr @path {/axi_test/a:rsc.AWUSER}
load net {a:rsc.AWREGION(0)} -pin  "axi_test:core:inst" {a:rsc.AWREGION(0)} -attr vt dc -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWREGION(1)} -pin  "axi_test:core:inst" {a:rsc.AWREGION(1)} -attr vt dc -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWREGION(2)} -pin  "axi_test:core:inst" {a:rsc.AWREGION(2)} -attr vt dc -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWREGION(3)} -pin  "axi_test:core:inst" {a:rsc.AWREGION(3)} -attr vt dc -attr @path {/axi_test/a:rsc.AWREGION}
load net {a:rsc.AWQOS(0)} -pin  "axi_test:core:inst" {a:rsc.AWQOS(0)} -attr vt dc -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWQOS(1)} -pin  "axi_test:core:inst" {a:rsc.AWQOS(1)} -attr vt dc -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWQOS(2)} -pin  "axi_test:core:inst" {a:rsc.AWQOS(2)} -attr vt dc -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWQOS(3)} -pin  "axi_test:core:inst" {a:rsc.AWQOS(3)} -attr vt dc -attr @path {/axi_test/a:rsc.AWQOS}
load net {a:rsc.AWPROT(0)} -pin  "axi_test:core:inst" {a:rsc.AWPROT(0)} -attr vt dc -attr @path {/axi_test/a:rsc.AWPROT}
load net {a:rsc.AWPROT(1)} -pin  "axi_test:core:inst" {a:rsc.AWPROT(1)} -attr vt dc -attr @path {/axi_test/a:rsc.AWPROT}
load net {a:rsc.AWPROT(2)} -pin  "axi_test:core:inst" {a:rsc.AWPROT(2)} -attr vt dc -attr @path {/axi_test/a:rsc.AWPROT}
load net {a:rsc.AWCACHE(0)} -pin  "axi_test:core:inst" {a:rsc.AWCACHE(0)} -attr vt dc -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(1)} -pin  "axi_test:core:inst" {a:rsc.AWCACHE(1)} -attr vt dc -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(2)} -pin  "axi_test:core:inst" {a:rsc.AWCACHE(2)} -attr vt dc -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWCACHE(3)} -pin  "axi_test:core:inst" {a:rsc.AWCACHE(3)} -attr vt dc -attr @path {/axi_test/a:rsc.AWCACHE}
load net {a:rsc.AWLOCK} -pin  "axi_test:core:inst" {a:rsc.AWLOCK} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1030 -attr oid 1026 -attr vt dc -attr @path {/axi_test/a:rsc.AWLOCK}
load net {a:rsc.AWBURST(0)} -pin  "axi_test:core:inst" {a:rsc.AWBURST(0)} -attr vt dc -attr @path {/axi_test/a:rsc.AWBURST}
load net {a:rsc.AWBURST(1)} -pin  "axi_test:core:inst" {a:rsc.AWBURST(1)} -attr vt dc -attr @path {/axi_test/a:rsc.AWBURST}
load net {a:rsc.AWSIZE(0)} -pin  "axi_test:core:inst" {a:rsc.AWSIZE(0)} -attr vt dc -attr @path {/axi_test/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(1)} -pin  "axi_test:core:inst" {a:rsc.AWSIZE(1)} -attr vt dc -attr @path {/axi_test/a:rsc.AWSIZE}
load net {a:rsc.AWSIZE(2)} -pin  "axi_test:core:inst" {a:rsc.AWSIZE(2)} -attr vt dc -attr @path {/axi_test/a:rsc.AWSIZE}
load net {a:rsc.AWLEN(0)} -pin  "axi_test:core:inst" {a:rsc.AWLEN(0)} -attr vt dc -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(1)} -pin  "axi_test:core:inst" {a:rsc.AWLEN(1)} -attr vt dc -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(2)} -pin  "axi_test:core:inst" {a:rsc.AWLEN(2)} -attr vt dc -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(3)} -pin  "axi_test:core:inst" {a:rsc.AWLEN(3)} -attr vt dc -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(4)} -pin  "axi_test:core:inst" {a:rsc.AWLEN(4)} -attr vt dc -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(5)} -pin  "axi_test:core:inst" {a:rsc.AWLEN(5)} -attr vt dc -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(6)} -pin  "axi_test:core:inst" {a:rsc.AWLEN(6)} -attr vt dc -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWLEN(7)} -pin  "axi_test:core:inst" {a:rsc.AWLEN(7)} -attr vt dc -attr @path {/axi_test/a:rsc.AWLEN}
load net {a:rsc.AWADDR(0)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(0)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(1)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(1)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(2)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(2)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(3)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(3)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(4)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(4)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(5)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(5)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(6)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(6)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(7)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(7)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(8)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(8)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(9)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(9)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(10)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(10)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(11)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(11)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(12)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(12)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(13)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(13)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(14)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(14)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(15)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(15)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(16)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(16)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(17)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(17)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(18)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(18)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(19)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(19)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(20)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(20)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(21)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(21)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(22)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(22)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(23)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(23)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(24)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(24)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(25)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(25)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(26)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(26)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(27)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(27)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(28)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(28)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(29)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(29)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(30)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(30)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWADDR(31)} -pin  "axi_test:core:inst" {a:rsc.AWADDR(31)} -attr vt dc -attr @path {/axi_test/a:rsc.AWADDR}
load net {a:rsc.AWID} -pin  "axi_test:core:inst" {a:rsc.AWID} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1031 -attr oid 1027 -attr vt dc -attr @path {/axi_test/a:rsc.AWID}
load net {a:rsc.triosy.lz} -pin  "axi_test:core:inst" {a:rsc.triosy.lz} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1032 -attr oid 1028 -attr vt dc -attr @path {/axi_test/a:rsc.triosy.lz}
load net {complete:rsc.rdy} -pin  "axi_test:core:inst" {complete:rsc.rdy} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1033 -attr oid 1029 -attr vt dc -attr @path {/axi_test/complete:rsc.rdy}
load net {complete:rsc.vld} -pin  "axi_test:core:inst" {complete:rsc.vld} -attr xrf 542d60ab-caa7-49d1-b064-5c18ba3f31a5-1034 -attr oid 1030 -attr vt dc -attr @path {/axi_test/complete:rsc.vld}
### END MODULE 

