# Reading D:/Softwares/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying D:/Softwares/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/86156/Documents/GitHub/ECE550_project1/Processor {C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_32.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:42:05 on Oct 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/86156/Documents/GitHub/ECE550_project1/Processor" C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_32.v 
# -- Compiling module mux_32
# 
# Top level modules:
# 	mux_32
# End time: 22:42:05 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/86156/Documents/GitHub/ECE550_project1/Processor {C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:42:05 on Oct 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/86156/Documents/GitHub/ECE550_project1/Processor" C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 22:42:05 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/86156/Documents/GitHub/ECE550_project1/Processor {C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 22:42:05 on Oct 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/86156/Documents/GitHub/ECE550_project1/Processor" C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v 
# -- Compiling module regfile
# ** Error: C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v(17): Declarations not allowed in unnamed block.
# End time: 22:42:05 on Oct 23,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/Softwares/Quartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./CPU_run_msim_rtl_verilog.do line 10
# D:/Softwares/Quartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/86156/Documents/GitHub/ECE550_project1/Processor {C:/Users/86156/Documents/GitHub/ECE550_project1/Proce..."
