library IEEE;
use IEEE.std_logic_1164.all;

entity counter is
GENERIC (  N : bit_vector(3 downto 0) := "1010");-- numero maximo a ser contado
port(
clk : in std_logic;
S : out std_logic_vector(3 downto 0));
end counter;

architecture hardware of counter is
begin
process (clk)
variable uni: std_logic_vector(3 downto 0) := "0000";
begin
	if(clk'event and clk = '1') then
	uni := uni + "0001";
	if(uni = N) then
		uni := "0000";
		end if;
	end if;
S <= uni;
end process;

end hardware;

