#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_Bypass */
#define ADC_Bypass__0__DR CYREG_GPIO_PRT1_DR
#define ADC_Bypass__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_Bypass__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_Bypass__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ADC_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_Bypass__0__HSIOM_SHIFT 28u
#define ADC_Bypass__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__0__INTR CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__0__MASK 0x80u
#define ADC_Bypass__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__0__PC CYREG_GPIO_PRT1_PC
#define ADC_Bypass__0__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_Bypass__0__PORT 1u
#define ADC_Bypass__0__PS CYREG_GPIO_PRT1_PS
#define ADC_Bypass__0__SHIFT 7
#define ADC_Bypass__DR CYREG_GPIO_PRT1_DR
#define ADC_Bypass__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define ADC_Bypass__DR_INV CYREG_GPIO_PRT1_DR_INV
#define ADC_Bypass__DR_SET CYREG_GPIO_PRT1_DR_SET
#define ADC_Bypass__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__INTR CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define ADC_Bypass__INTSTAT CYREG_GPIO_PRT1_INTR
#define ADC_Bypass__MASK 0x80u
#define ADC_Bypass__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ADC_Bypass__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ADC_Bypass__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ADC_Bypass__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ADC_Bypass__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ADC_Bypass__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ADC_Bypass__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ADC_Bypass__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ADC_Bypass__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ADC_Bypass__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ADC_Bypass__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ADC_Bypass__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ADC_Bypass__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ADC_Bypass__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ADC_Bypass__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ADC_Bypass__PC CYREG_GPIO_PRT1_PC
#define ADC_Bypass__PC2 CYREG_GPIO_PRT1_PC2
#define ADC_Bypass__PORT 1u
#define ADC_Bypass__PS CYREG_GPIO_PRT1_PS
#define ADC_Bypass__SHIFT 7

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_cy_psoc4_sarmux_8 */
#define ADC_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_1_PIN 1
#define ADC_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_cy_psoc4_sarmux_8__CH_3_PIN 3
#define ADC_cy_psoc4_sarmux_8__CH_3_PORT 7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* ADC_intClock */
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_intClock__DIV_ID 0x00000043u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define ADC_intClock__PA_DIV_ID 0x000000FFu

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x10000u
#define ADC_IRQ__INTC_NUMBER 16u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_Recv_ISR */
#define UART_Recv_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_Recv_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_Recv_ISR__INTC_MASK 0x100u
#define UART_Recv_ISR__INTC_NUMBER 8u
#define UART_Recv_ISR__INTC_PRIOR_MASK 0xC0u
#define UART_Recv_ISR__INTC_PRIOR_NUM 3u
#define UART_Recv_ISR__INTC_PRIOR_REG CYREG_CM0_IPR2
#define UART_Recv_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_Recv_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_rx */
#define UART_rx__0__DR CYREG_GPIO_PRT4_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT4_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT4_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT4_PC2
#define UART_rx__0__PORT 4u
#define UART_rx__0__PS CYREG_GPIO_PRT4_PS
#define UART_rx__0__SHIFT 0
#define UART_rx__DR CYREG_GPIO_PRT4_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT4_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT4_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT4_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT4_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT4_PC
#define UART_rx__PC2 CYREG_GPIO_PRT4_PC2
#define UART_rx__PORT 4u
#define UART_rx__PS CYREG_GPIO_PRT4_PS
#define UART_rx__SHIFT 0

/* UART_SCB */
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define UART_SCBCLK__DIV_ID 0x00000044u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT4_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT4_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT4_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT4_PC2
#define UART_tx__0__PORT 4u
#define UART_tx__0__PS CYREG_GPIO_PRT4_PS
#define UART_tx__0__SHIFT 1
#define UART_tx__DR CYREG_GPIO_PRT4_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT4_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT4_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT4_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT4_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT4_PC
#define UART_tx__PC2 CYREG_GPIO_PRT4_PC2
#define UART_tx__PORT 4u
#define UART_tx__PS CYREG_GPIO_PRT4_PS
#define UART_tx__SHIFT 1

/* SD_CS */
#define SD_CS__0__DR CYREG_GPIO_PRT1_DR
#define SD_CS__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SD_CS__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SD_CS__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SD_CS__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SD_CS__0__HSIOM_MASK 0x0000F000u
#define SD_CS__0__HSIOM_SHIFT 12u
#define SD_CS__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_CS__0__INTR CYREG_GPIO_PRT1_INTR
#define SD_CS__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_CS__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SD_CS__0__MASK 0x08u
#define SD_CS__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SD_CS__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SD_CS__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SD_CS__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SD_CS__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SD_CS__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SD_CS__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SD_CS__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SD_CS__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SD_CS__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SD_CS__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SD_CS__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SD_CS__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SD_CS__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SD_CS__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SD_CS__0__PC CYREG_GPIO_PRT1_PC
#define SD_CS__0__PC2 CYREG_GPIO_PRT1_PC2
#define SD_CS__0__PORT 1u
#define SD_CS__0__PS CYREG_GPIO_PRT1_PS
#define SD_CS__0__SHIFT 3
#define SD_CS__DR CYREG_GPIO_PRT1_DR
#define SD_CS__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SD_CS__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SD_CS__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SD_CS__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_CS__INTR CYREG_GPIO_PRT1_INTR
#define SD_CS__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_CS__INTSTAT CYREG_GPIO_PRT1_INTR
#define SD_CS__MASK 0x08u
#define SD_CS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SD_CS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SD_CS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SD_CS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SD_CS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SD_CS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SD_CS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SD_CS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SD_CS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SD_CS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SD_CS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SD_CS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SD_CS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SD_CS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SD_CS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SD_CS__PC CYREG_GPIO_PRT1_PC
#define SD_CS__PC2 CYREG_GPIO_PRT1_PC2
#define SD_CS__PORT 1u
#define SD_CS__PS CYREG_GPIO_PRT1_PS
#define SD_CS__SHIFT 3

/* SPI_PI_miso_s */
#define SPI_PI_miso_s__0__DR CYREG_GPIO_PRT6_DR
#define SPI_PI_miso_s__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define SPI_PI_miso_s__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define SPI_PI_miso_s__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define SPI_PI_miso_s__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define SPI_PI_miso_s__0__HSIOM_MASK 0x000000F0u
#define SPI_PI_miso_s__0__HSIOM_SHIFT 4u
#define SPI_PI_miso_s__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_miso_s__0__INTR CYREG_GPIO_PRT6_INTR
#define SPI_PI_miso_s__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_miso_s__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define SPI_PI_miso_s__0__MASK 0x02u
#define SPI_PI_miso_s__0__PC CYREG_GPIO_PRT6_PC
#define SPI_PI_miso_s__0__PC2 CYREG_GPIO_PRT6_PC2
#define SPI_PI_miso_s__0__PORT 6u
#define SPI_PI_miso_s__0__PS CYREG_GPIO_PRT6_PS
#define SPI_PI_miso_s__0__SHIFT 1
#define SPI_PI_miso_s__DR CYREG_GPIO_PRT6_DR
#define SPI_PI_miso_s__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define SPI_PI_miso_s__DR_INV CYREG_GPIO_PRT6_DR_INV
#define SPI_PI_miso_s__DR_SET CYREG_GPIO_PRT6_DR_SET
#define SPI_PI_miso_s__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_miso_s__INTR CYREG_GPIO_PRT6_INTR
#define SPI_PI_miso_s__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_miso_s__INTSTAT CYREG_GPIO_PRT6_INTR
#define SPI_PI_miso_s__MASK 0x02u
#define SPI_PI_miso_s__PC CYREG_GPIO_PRT6_PC
#define SPI_PI_miso_s__PC2 CYREG_GPIO_PRT6_PC2
#define SPI_PI_miso_s__PORT 6u
#define SPI_PI_miso_s__PS CYREG_GPIO_PRT6_PS
#define SPI_PI_miso_s__SHIFT 1

/* SPI_PI_mosi_s */
#define SPI_PI_mosi_s__0__DR CYREG_GPIO_PRT6_DR
#define SPI_PI_mosi_s__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define SPI_PI_mosi_s__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define SPI_PI_mosi_s__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define SPI_PI_mosi_s__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define SPI_PI_mosi_s__0__HSIOM_MASK 0x0000000Fu
#define SPI_PI_mosi_s__0__HSIOM_SHIFT 0u
#define SPI_PI_mosi_s__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_mosi_s__0__INTR CYREG_GPIO_PRT6_INTR
#define SPI_PI_mosi_s__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_mosi_s__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define SPI_PI_mosi_s__0__MASK 0x01u
#define SPI_PI_mosi_s__0__PC CYREG_GPIO_PRT6_PC
#define SPI_PI_mosi_s__0__PC2 CYREG_GPIO_PRT6_PC2
#define SPI_PI_mosi_s__0__PORT 6u
#define SPI_PI_mosi_s__0__PS CYREG_GPIO_PRT6_PS
#define SPI_PI_mosi_s__0__SHIFT 0
#define SPI_PI_mosi_s__DR CYREG_GPIO_PRT6_DR
#define SPI_PI_mosi_s__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define SPI_PI_mosi_s__DR_INV CYREG_GPIO_PRT6_DR_INV
#define SPI_PI_mosi_s__DR_SET CYREG_GPIO_PRT6_DR_SET
#define SPI_PI_mosi_s__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_mosi_s__INTR CYREG_GPIO_PRT6_INTR
#define SPI_PI_mosi_s__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_mosi_s__INTSTAT CYREG_GPIO_PRT6_INTR
#define SPI_PI_mosi_s__MASK 0x01u
#define SPI_PI_mosi_s__PC CYREG_GPIO_PRT6_PC
#define SPI_PI_mosi_s__PC2 CYREG_GPIO_PRT6_PC2
#define SPI_PI_mosi_s__PORT 6u
#define SPI_PI_mosi_s__PS CYREG_GPIO_PRT6_PS
#define SPI_PI_mosi_s__SHIFT 0

/* SPI_PI_SCB */
#define SPI_PI_SCB__CTRL CYREG_SCB3_CTRL
#define SPI_PI_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define SPI_PI_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define SPI_PI_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define SPI_PI_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define SPI_PI_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define SPI_PI_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define SPI_PI_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define SPI_PI_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define SPI_PI_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define SPI_PI_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define SPI_PI_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define SPI_PI_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define SPI_PI_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define SPI_PI_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define SPI_PI_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define SPI_PI_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define SPI_PI_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define SPI_PI_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define SPI_PI_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define SPI_PI_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define SPI_PI_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define SPI_PI_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define SPI_PI_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define SPI_PI_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define SPI_PI_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define SPI_PI_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define SPI_PI_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define SPI_PI_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define SPI_PI_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define SPI_PI_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define SPI_PI_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define SPI_PI_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define SPI_PI_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define SPI_PI_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define SPI_PI_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define SPI_PI_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define SPI_PI_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define SPI_PI_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define SPI_PI_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define SPI_PI_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define SPI_PI_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define SPI_PI_SCB__INTR_M CYREG_SCB3_INTR_M
#define SPI_PI_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define SPI_PI_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define SPI_PI_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define SPI_PI_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define SPI_PI_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define SPI_PI_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define SPI_PI_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define SPI_PI_SCB__INTR_S CYREG_SCB3_INTR_S
#define SPI_PI_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define SPI_PI_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define SPI_PI_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define SPI_PI_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define SPI_PI_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define SPI_PI_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define SPI_PI_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define SPI_PI_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define SPI_PI_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define SPI_PI_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define SPI_PI_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define SPI_PI_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define SPI_PI_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define SPI_PI_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define SPI_PI_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define SPI_PI_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define SPI_PI_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define SPI_PI_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define SPI_PI_SCB__SS0_POSISTION 0u
#define SPI_PI_SCB__SS1_POSISTION 1u
#define SPI_PI_SCB__SS2_POSISTION 2u
#define SPI_PI_SCB__SS3_POSISTION 3u
#define SPI_PI_SCB__STATUS CYREG_SCB3_STATUS
#define SPI_PI_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define SPI_PI_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define SPI_PI_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define SPI_PI_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define SPI_PI_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define SPI_PI_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define SPI_PI_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define SPI_PI_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define SPI_PI_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL

/* SPI_PI_SCBCLK */
#define SPI_PI_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define SPI_PI_SCBCLK__DIV_ID 0x00000041u
#define SPI_PI_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define SPI_PI_SCBCLK__PA_DIV_ID 0x000000FFu

/* SPI_PI_sclk_s */
#define SPI_PI_sclk_s__0__DR CYREG_GPIO_PRT6_DR
#define SPI_PI_sclk_s__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define SPI_PI_sclk_s__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define SPI_PI_sclk_s__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define SPI_PI_sclk_s__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define SPI_PI_sclk_s__0__HSIOM_MASK 0x00000F00u
#define SPI_PI_sclk_s__0__HSIOM_SHIFT 8u
#define SPI_PI_sclk_s__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_sclk_s__0__INTR CYREG_GPIO_PRT6_INTR
#define SPI_PI_sclk_s__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_sclk_s__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define SPI_PI_sclk_s__0__MASK 0x04u
#define SPI_PI_sclk_s__0__PC CYREG_GPIO_PRT6_PC
#define SPI_PI_sclk_s__0__PC2 CYREG_GPIO_PRT6_PC2
#define SPI_PI_sclk_s__0__PORT 6u
#define SPI_PI_sclk_s__0__PS CYREG_GPIO_PRT6_PS
#define SPI_PI_sclk_s__0__SHIFT 2
#define SPI_PI_sclk_s__DR CYREG_GPIO_PRT6_DR
#define SPI_PI_sclk_s__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define SPI_PI_sclk_s__DR_INV CYREG_GPIO_PRT6_DR_INV
#define SPI_PI_sclk_s__DR_SET CYREG_GPIO_PRT6_DR_SET
#define SPI_PI_sclk_s__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_sclk_s__INTR CYREG_GPIO_PRT6_INTR
#define SPI_PI_sclk_s__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define SPI_PI_sclk_s__INTSTAT CYREG_GPIO_PRT6_INTR
#define SPI_PI_sclk_s__MASK 0x04u
#define SPI_PI_sclk_s__PC CYREG_GPIO_PRT6_PC
#define SPI_PI_sclk_s__PC2 CYREG_GPIO_PRT6_PC2
#define SPI_PI_sclk_s__PORT 6u
#define SPI_PI_sclk_s__PS CYREG_GPIO_PRT6_PS
#define SPI_PI_sclk_s__SHIFT 2

/* SPI_PI_ss_s */
#define SPI_PI_ss_s__0__DR CYREG_GPIO_PRT2_DR
#define SPI_PI_ss_s__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_PI_ss_s__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_PI_ss_s__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_PI_ss_s__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SPI_PI_ss_s__0__HSIOM_MASK 0xF0000000u
#define SPI_PI_ss_s__0__HSIOM_SHIFT 28u
#define SPI_PI_ss_s__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_PI_ss_s__0__INTR CYREG_GPIO_PRT2_INTR
#define SPI_PI_ss_s__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_PI_ss_s__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_PI_ss_s__0__MASK 0x80u
#define SPI_PI_ss_s__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_PI_ss_s__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_PI_ss_s__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_PI_ss_s__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_PI_ss_s__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_PI_ss_s__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_PI_ss_s__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_PI_ss_s__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_PI_ss_s__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_PI_ss_s__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_PI_ss_s__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_PI_ss_s__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_PI_ss_s__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_PI_ss_s__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_PI_ss_s__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_PI_ss_s__0__PC CYREG_GPIO_PRT2_PC
#define SPI_PI_ss_s__0__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_PI_ss_s__0__PORT 2u
#define SPI_PI_ss_s__0__PS CYREG_GPIO_PRT2_PS
#define SPI_PI_ss_s__0__SHIFT 7
#define SPI_PI_ss_s__DR CYREG_GPIO_PRT2_DR
#define SPI_PI_ss_s__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SPI_PI_ss_s__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SPI_PI_ss_s__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SPI_PI_ss_s__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_PI_ss_s__INTR CYREG_GPIO_PRT2_INTR
#define SPI_PI_ss_s__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SPI_PI_ss_s__INTSTAT CYREG_GPIO_PRT2_INTR
#define SPI_PI_ss_s__MASK 0x80u
#define SPI_PI_ss_s__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SPI_PI_ss_s__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SPI_PI_ss_s__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SPI_PI_ss_s__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SPI_PI_ss_s__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SPI_PI_ss_s__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SPI_PI_ss_s__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SPI_PI_ss_s__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SPI_PI_ss_s__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SPI_PI_ss_s__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SPI_PI_ss_s__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SPI_PI_ss_s__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SPI_PI_ss_s__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SPI_PI_ss_s__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SPI_PI_ss_s__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SPI_PI_ss_s__PC CYREG_GPIO_PRT2_PC
#define SPI_PI_ss_s__PC2 CYREG_GPIO_PRT2_PC2
#define SPI_PI_ss_s__PORT 2u
#define SPI_PI_ss_s__PS CYREG_GPIO_PRT2_PS
#define SPI_PI_ss_s__SHIFT 7

/* SPI_SD_BSPIM */
#define SPI_SD_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPI_SD_BSPIM_BitCounter__CONTROL_REG CYREG_UDB_W8_CTL3
#define SPI_SD_BSPIM_BitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define SPI_SD_BSPIM_BitCounter__COUNT_REG CYREG_UDB_W8_CTL3
#define SPI_SD_BSPIM_BitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define SPI_SD_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPI_SD_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPI_SD_BSPIM_BitCounter__PERIOD_REG CYREG_UDB_W8_MSK3
#define SPI_SD_BSPIM_BitCounter_ST__MASK_REG CYREG_UDB_W8_MSK3
#define SPI_SD_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPI_SD_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPI_SD_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPI_SD_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define SPI_SD_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define SPI_SD_BSPIM_BitCounter_ST__STATUS_REG CYREG_UDB_W8_ST3
#define SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define SPI_SD_BSPIM_RxStsReg__32BIT_MASK_REG CYREG_UDB_W32_MSK
#define SPI_SD_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define SPI_SD_BSPIM_RxStsReg__32BIT_STATUS_REG CYREG_UDB_W32_ST
#define SPI_SD_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_SD_BSPIM_RxStsReg__4__POS 4
#define SPI_SD_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_SD_BSPIM_RxStsReg__5__POS 5
#define SPI_SD_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_SD_BSPIM_RxStsReg__6__POS 6
#define SPI_SD_BSPIM_RxStsReg__MASK 0x70u
#define SPI_SD_BSPIM_RxStsReg__MASK_REG CYREG_UDB_W8_MSK0
#define SPI_SD_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define SPI_SD_BSPIM_RxStsReg__STATUS_REG CYREG_UDB_W8_ST0
#define SPI_SD_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_UDB_CAT16_A3
#define SPI_SD_BSPIM_sR8_Dp_u0__A0_REG CYREG_UDB_W8_A03
#define SPI_SD_BSPIM_sR8_Dp_u0__A1_REG CYREG_UDB_W8_A13
#define SPI_SD_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_UDB_CAT16_D3
#define SPI_SD_BSPIM_sR8_Dp_u0__D0_REG CYREG_UDB_W8_D03
#define SPI_SD_BSPIM_sR8_Dp_u0__D1_REG CYREG_UDB_W8_D13
#define SPI_SD_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPI_SD_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_UDB_CAT16_F3
#define SPI_SD_BSPIM_sR8_Dp_u0__F0_REG CYREG_UDB_W8_F03
#define SPI_SD_BSPIM_sR8_Dp_u0__F1_REG CYREG_UDB_W8_F13
#define SPI_SD_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPI_SD_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPI_SD_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_SD_BSPIM_TxStsReg__0__POS 0
#define SPI_SD_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_SD_BSPIM_TxStsReg__1__POS 1
#define SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define SPI_SD_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_SD_BSPIM_TxStsReg__2__POS 2
#define SPI_SD_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_SD_BSPIM_TxStsReg__3__POS 3
#define SPI_SD_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_SD_BSPIM_TxStsReg__4__POS 4
#define SPI_SD_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_SD_BSPIM_TxStsReg__MASK_REG CYREG_UDB_W8_MSK2
#define SPI_SD_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define SPI_SD_BSPIM_TxStsReg__STATUS_REG CYREG_UDB_W8_ST2

/* Sens_1 */
#define Sens_1__0__DR CYREG_GPIO_PRT2_DR
#define Sens_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sens_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sens_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sens_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Sens_1__0__HSIOM_MASK 0x0000000Fu
#define Sens_1__0__HSIOM_SHIFT 0u
#define Sens_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Sens_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sens_1__0__MASK 0x01u
#define Sens_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sens_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sens_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sens_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sens_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sens_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sens_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sens_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sens_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sens_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sens_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sens_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sens_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sens_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sens_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sens_1__0__PC CYREG_GPIO_PRT2_PC
#define Sens_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Sens_1__0__PORT 2u
#define Sens_1__0__PS CYREG_GPIO_PRT2_PS
#define Sens_1__0__SHIFT 0
#define Sens_1__DR CYREG_GPIO_PRT2_DR
#define Sens_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sens_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sens_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sens_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_1__INTR CYREG_GPIO_PRT2_INTR
#define Sens_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sens_1__MASK 0x01u
#define Sens_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sens_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sens_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sens_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sens_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sens_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sens_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sens_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sens_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sens_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sens_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sens_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sens_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sens_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sens_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sens_1__PC CYREG_GPIO_PRT2_PC
#define Sens_1__PC2 CYREG_GPIO_PRT2_PC2
#define Sens_1__PORT 2u
#define Sens_1__PS CYREG_GPIO_PRT2_PS
#define Sens_1__SHIFT 0

/* Sens_2 */
#define Sens_2__0__DR CYREG_GPIO_PRT2_DR
#define Sens_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sens_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sens_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sens_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Sens_2__0__HSIOM_MASK 0x000000F0u
#define Sens_2__0__HSIOM_SHIFT 4u
#define Sens_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_2__0__INTR CYREG_GPIO_PRT2_INTR
#define Sens_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sens_2__0__MASK 0x02u
#define Sens_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sens_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sens_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sens_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sens_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sens_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sens_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sens_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sens_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sens_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sens_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sens_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sens_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sens_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sens_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sens_2__0__PC CYREG_GPIO_PRT2_PC
#define Sens_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Sens_2__0__PORT 2u
#define Sens_2__0__PS CYREG_GPIO_PRT2_PS
#define Sens_2__0__SHIFT 1
#define Sens_2__DR CYREG_GPIO_PRT2_DR
#define Sens_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sens_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sens_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sens_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_2__INTR CYREG_GPIO_PRT2_INTR
#define Sens_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sens_2__MASK 0x02u
#define Sens_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sens_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sens_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sens_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sens_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sens_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sens_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sens_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sens_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sens_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sens_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sens_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sens_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sens_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sens_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sens_2__PC CYREG_GPIO_PRT2_PC
#define Sens_2__PC2 CYREG_GPIO_PRT2_PC2
#define Sens_2__PORT 2u
#define Sens_2__PS CYREG_GPIO_PRT2_PS
#define Sens_2__SHIFT 1

/* Sens_3 */
#define Sens_3__0__DR CYREG_GPIO_PRT2_DR
#define Sens_3__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sens_3__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sens_3__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sens_3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Sens_3__0__HSIOM_MASK 0x00000F00u
#define Sens_3__0__HSIOM_SHIFT 8u
#define Sens_3__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_3__0__INTR CYREG_GPIO_PRT2_INTR
#define Sens_3__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_3__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sens_3__0__MASK 0x04u
#define Sens_3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sens_3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sens_3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sens_3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sens_3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sens_3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sens_3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sens_3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sens_3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sens_3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sens_3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sens_3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sens_3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sens_3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sens_3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sens_3__0__PC CYREG_GPIO_PRT2_PC
#define Sens_3__0__PC2 CYREG_GPIO_PRT2_PC2
#define Sens_3__0__PORT 2u
#define Sens_3__0__PS CYREG_GPIO_PRT2_PS
#define Sens_3__0__SHIFT 2
#define Sens_3__DR CYREG_GPIO_PRT2_DR
#define Sens_3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Sens_3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Sens_3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Sens_3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_3__INTR CYREG_GPIO_PRT2_INTR
#define Sens_3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Sens_3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Sens_3__MASK 0x04u
#define Sens_3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sens_3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sens_3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sens_3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sens_3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sens_3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sens_3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sens_3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sens_3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sens_3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sens_3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sens_3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sens_3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sens_3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sens_3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sens_3__PC CYREG_GPIO_PRT2_PC
#define Sens_3__PC2 CYREG_GPIO_PRT2_PC2
#define Sens_3__PORT 2u
#define Sens_3__PS CYREG_GPIO_PRT2_PS
#define Sens_3__SHIFT 2

/* Sens_4 */
#define Sens_4__0__DR CYREG_GPIO_PRT0_DR
#define Sens_4__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Sens_4__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Sens_4__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Sens_4__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Sens_4__0__HSIOM_MASK 0x0000000Fu
#define Sens_4__0__HSIOM_SHIFT 0u
#define Sens_4__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Sens_4__0__INTR CYREG_GPIO_PRT0_INTR
#define Sens_4__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Sens_4__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Sens_4__0__MASK 0x01u
#define Sens_4__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define Sens_4__0__OUT_SEL_SHIFT 0u
#define Sens_4__0__OUT_SEL_VAL 0u
#define Sens_4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Sens_4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Sens_4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Sens_4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Sens_4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Sens_4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Sens_4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Sens_4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Sens_4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Sens_4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Sens_4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Sens_4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Sens_4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Sens_4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Sens_4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Sens_4__0__PC CYREG_GPIO_PRT0_PC
#define Sens_4__0__PC2 CYREG_GPIO_PRT0_PC2
#define Sens_4__0__PORT 0u
#define Sens_4__0__PS CYREG_GPIO_PRT0_PS
#define Sens_4__0__SHIFT 0
#define Sens_4__DR CYREG_GPIO_PRT0_DR
#define Sens_4__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Sens_4__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Sens_4__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Sens_4__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Sens_4__INTR CYREG_GPIO_PRT0_INTR
#define Sens_4__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Sens_4__INTSTAT CYREG_GPIO_PRT0_INTR
#define Sens_4__MASK 0x01u
#define Sens_4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Sens_4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Sens_4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Sens_4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Sens_4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Sens_4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Sens_4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Sens_4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Sens_4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Sens_4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Sens_4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Sens_4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Sens_4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Sens_4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Sens_4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Sens_4__PC CYREG_GPIO_PRT0_PC
#define Sens_4__PC2 CYREG_GPIO_PRT0_PC2
#define Sens_4__PORT 0u
#define Sens_4__PS CYREG_GPIO_PRT0_PS
#define Sens_4__SHIFT 0

/* I2C_RTC_SCB */
#define I2C_RTC_SCB__CTRL CYREG_SCB1_CTRL
#define I2C_RTC_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define I2C_RTC_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define I2C_RTC_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define I2C_RTC_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define I2C_RTC_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define I2C_RTC_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define I2C_RTC_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define I2C_RTC_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define I2C_RTC_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define I2C_RTC_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define I2C_RTC_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define I2C_RTC_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define I2C_RTC_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define I2C_RTC_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define I2C_RTC_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define I2C_RTC_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define I2C_RTC_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define I2C_RTC_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define I2C_RTC_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define I2C_RTC_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define I2C_RTC_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define I2C_RTC_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define I2C_RTC_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define I2C_RTC_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define I2C_RTC_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define I2C_RTC_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define I2C_RTC_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define I2C_RTC_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define I2C_RTC_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define I2C_RTC_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define I2C_RTC_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define I2C_RTC_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define I2C_RTC_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define I2C_RTC_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define I2C_RTC_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define I2C_RTC_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define I2C_RTC_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define I2C_RTC_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define I2C_RTC_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define I2C_RTC_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define I2C_RTC_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define I2C_RTC_SCB__INTR_M CYREG_SCB1_INTR_M
#define I2C_RTC_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define I2C_RTC_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define I2C_RTC_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define I2C_RTC_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define I2C_RTC_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define I2C_RTC_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define I2C_RTC_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define I2C_RTC_SCB__INTR_S CYREG_SCB1_INTR_S
#define I2C_RTC_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define I2C_RTC_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define I2C_RTC_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define I2C_RTC_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define I2C_RTC_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define I2C_RTC_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define I2C_RTC_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define I2C_RTC_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define I2C_RTC_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define I2C_RTC_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define I2C_RTC_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define I2C_RTC_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define I2C_RTC_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define I2C_RTC_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define I2C_RTC_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define I2C_RTC_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define I2C_RTC_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define I2C_RTC_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define I2C_RTC_SCB__SS0_POSISTION 0u
#define I2C_RTC_SCB__SS1_POSISTION 1u
#define I2C_RTC_SCB__SS2_POSISTION 2u
#define I2C_RTC_SCB__SS3_POSISTION 3u
#define I2C_RTC_SCB__STATUS CYREG_SCB1_STATUS
#define I2C_RTC_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define I2C_RTC_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define I2C_RTC_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define I2C_RTC_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define I2C_RTC_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define I2C_RTC_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define I2C_RTC_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define I2C_RTC_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define I2C_RTC_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* I2C_RTC_SCB_IRQ */
#define I2C_RTC_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_RTC_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_RTC_SCB_IRQ__INTC_MASK 0x200u
#define I2C_RTC_SCB_IRQ__INTC_NUMBER 9u
#define I2C_RTC_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define I2C_RTC_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_RTC_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_RTC_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_RTC_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_RTC_SCBCLK */
#define I2C_RTC_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define I2C_RTC_SCBCLK__DIV_ID 0x00000042u
#define I2C_RTC_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define I2C_RTC_SCBCLK__PA_DIV_ID 0x000000FFu

/* I2C_RTC_scl */
#define I2C_RTC_scl__0__DR CYREG_GPIO_PRT3_DR
#define I2C_RTC_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_RTC_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_RTC_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_RTC_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_RTC_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_RTC_scl__0__HSIOM_SHIFT 0u
#define I2C_RTC_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_RTC_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_RTC_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_RTC_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_RTC_scl__0__MASK 0x01u
#define I2C_RTC_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_RTC_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_RTC_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_RTC_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_RTC_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_RTC_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_RTC_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_RTC_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_RTC_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_RTC_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_RTC_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_RTC_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_RTC_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_RTC_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_RTC_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_RTC_scl__0__PC CYREG_GPIO_PRT3_PC
#define I2C_RTC_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_RTC_scl__0__PORT 3u
#define I2C_RTC_scl__0__PS CYREG_GPIO_PRT3_PS
#define I2C_RTC_scl__0__SHIFT 0
#define I2C_RTC_scl__DR CYREG_GPIO_PRT3_DR
#define I2C_RTC_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_RTC_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_RTC_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_RTC_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_RTC_scl__INTR CYREG_GPIO_PRT3_INTR
#define I2C_RTC_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_RTC_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_RTC_scl__MASK 0x01u
#define I2C_RTC_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_RTC_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_RTC_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_RTC_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_RTC_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_RTC_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_RTC_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_RTC_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_RTC_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_RTC_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_RTC_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_RTC_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_RTC_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_RTC_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_RTC_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_RTC_scl__PC CYREG_GPIO_PRT3_PC
#define I2C_RTC_scl__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_RTC_scl__PORT 3u
#define I2C_RTC_scl__PS CYREG_GPIO_PRT3_PS
#define I2C_RTC_scl__SHIFT 0

/* I2C_RTC_sda */
#define I2C_RTC_sda__0__DR CYREG_GPIO_PRT3_DR
#define I2C_RTC_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_RTC_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_RTC_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_RTC_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_RTC_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_RTC_sda__0__HSIOM_SHIFT 4u
#define I2C_RTC_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_RTC_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_RTC_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_RTC_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_RTC_sda__0__MASK 0x02u
#define I2C_RTC_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_RTC_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_RTC_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_RTC_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_RTC_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_RTC_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_RTC_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_RTC_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_RTC_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_RTC_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_RTC_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_RTC_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_RTC_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_RTC_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_RTC_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_RTC_sda__0__PC CYREG_GPIO_PRT3_PC
#define I2C_RTC_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_RTC_sda__0__PORT 3u
#define I2C_RTC_sda__0__PS CYREG_GPIO_PRT3_PS
#define I2C_RTC_sda__0__SHIFT 1
#define I2C_RTC_sda__DR CYREG_GPIO_PRT3_DR
#define I2C_RTC_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_RTC_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_RTC_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_RTC_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_RTC_sda__INTR CYREG_GPIO_PRT3_INTR
#define I2C_RTC_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_RTC_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_RTC_sda__MASK 0x02u
#define I2C_RTC_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_RTC_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_RTC_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_RTC_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_RTC_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_RTC_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_RTC_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_RTC_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_RTC_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_RTC_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_RTC_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_RTC_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_RTC_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_RTC_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_RTC_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_RTC_sda__PC CYREG_GPIO_PRT3_PC
#define I2C_RTC_sda__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_RTC_sda__PORT 3u
#define I2C_RTC_sda__PS CYREG_GPIO_PRT3_PS
#define I2C_RTC_sda__SHIFT 1

/* SD_MISO */
#define SD_MISO__0__DR CYREG_GPIO_PRT1_DR
#define SD_MISO__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SD_MISO__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SD_MISO__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SD_MISO__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SD_MISO__0__HSIOM_MASK 0x000000F0u
#define SD_MISO__0__HSIOM_SHIFT 4u
#define SD_MISO__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_MISO__0__INTR CYREG_GPIO_PRT1_INTR
#define SD_MISO__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_MISO__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SD_MISO__0__MASK 0x02u
#define SD_MISO__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SD_MISO__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SD_MISO__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SD_MISO__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SD_MISO__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SD_MISO__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SD_MISO__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SD_MISO__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SD_MISO__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SD_MISO__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SD_MISO__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SD_MISO__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SD_MISO__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SD_MISO__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SD_MISO__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SD_MISO__0__PC CYREG_GPIO_PRT1_PC
#define SD_MISO__0__PC2 CYREG_GPIO_PRT1_PC2
#define SD_MISO__0__PORT 1u
#define SD_MISO__0__PS CYREG_GPIO_PRT1_PS
#define SD_MISO__0__SHIFT 1
#define SD_MISO__DR CYREG_GPIO_PRT1_DR
#define SD_MISO__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SD_MISO__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SD_MISO__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SD_MISO__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_MISO__INTR CYREG_GPIO_PRT1_INTR
#define SD_MISO__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_MISO__INTSTAT CYREG_GPIO_PRT1_INTR
#define SD_MISO__MASK 0x02u
#define SD_MISO__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SD_MISO__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SD_MISO__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SD_MISO__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SD_MISO__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SD_MISO__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SD_MISO__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SD_MISO__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SD_MISO__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SD_MISO__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SD_MISO__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SD_MISO__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SD_MISO__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SD_MISO__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SD_MISO__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SD_MISO__PC CYREG_GPIO_PRT1_PC
#define SD_MISO__PC2 CYREG_GPIO_PRT1_PC2
#define SD_MISO__PORT 1u
#define SD_MISO__PS CYREG_GPIO_PRT1_PS
#define SD_MISO__SHIFT 1

/* SD_MOSI */
#define SD_MOSI__0__DR CYREG_GPIO_PRT1_DR
#define SD_MOSI__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SD_MOSI__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SD_MOSI__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SD_MOSI__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SD_MOSI__0__HSIOM_MASK 0x0000000Fu
#define SD_MOSI__0__HSIOM_SHIFT 0u
#define SD_MOSI__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_MOSI__0__INTR CYREG_GPIO_PRT1_INTR
#define SD_MOSI__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_MOSI__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SD_MOSI__0__MASK 0x01u
#define SD_MOSI__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SD_MOSI__0__OUT_SEL_SHIFT 0u
#define SD_MOSI__0__OUT_SEL_VAL 2u
#define SD_MOSI__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SD_MOSI__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SD_MOSI__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SD_MOSI__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SD_MOSI__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SD_MOSI__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SD_MOSI__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SD_MOSI__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SD_MOSI__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SD_MOSI__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SD_MOSI__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SD_MOSI__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SD_MOSI__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SD_MOSI__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SD_MOSI__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SD_MOSI__0__PC CYREG_GPIO_PRT1_PC
#define SD_MOSI__0__PC2 CYREG_GPIO_PRT1_PC2
#define SD_MOSI__0__PORT 1u
#define SD_MOSI__0__PS CYREG_GPIO_PRT1_PS
#define SD_MOSI__0__SHIFT 0
#define SD_MOSI__DR CYREG_GPIO_PRT1_DR
#define SD_MOSI__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SD_MOSI__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SD_MOSI__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SD_MOSI__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_MOSI__INTR CYREG_GPIO_PRT1_INTR
#define SD_MOSI__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_MOSI__INTSTAT CYREG_GPIO_PRT1_INTR
#define SD_MOSI__MASK 0x01u
#define SD_MOSI__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SD_MOSI__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SD_MOSI__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SD_MOSI__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SD_MOSI__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SD_MOSI__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SD_MOSI__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SD_MOSI__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SD_MOSI__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SD_MOSI__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SD_MOSI__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SD_MOSI__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SD_MOSI__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SD_MOSI__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SD_MOSI__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SD_MOSI__PC CYREG_GPIO_PRT1_PC
#define SD_MOSI__PC2 CYREG_GPIO_PRT1_PC2
#define SD_MOSI__PORT 1u
#define SD_MOSI__PS CYREG_GPIO_PRT1_PS
#define SD_MOSI__SHIFT 0

/* SD_SCLK */
#define SD_SCLK__0__DR CYREG_GPIO_PRT1_DR
#define SD_SCLK__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SD_SCLK__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SD_SCLK__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SD_SCLK__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SD_SCLK__0__HSIOM_MASK 0x00000F00u
#define SD_SCLK__0__HSIOM_SHIFT 8u
#define SD_SCLK__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_SCLK__0__INTR CYREG_GPIO_PRT1_INTR
#define SD_SCLK__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_SCLK__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SD_SCLK__0__MASK 0x04u
#define SD_SCLK__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SD_SCLK__0__OUT_SEL_SHIFT 4u
#define SD_SCLK__0__OUT_SEL_VAL 0u
#define SD_SCLK__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SD_SCLK__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SD_SCLK__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SD_SCLK__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SD_SCLK__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SD_SCLK__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SD_SCLK__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SD_SCLK__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SD_SCLK__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SD_SCLK__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SD_SCLK__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SD_SCLK__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SD_SCLK__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SD_SCLK__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SD_SCLK__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SD_SCLK__0__PC CYREG_GPIO_PRT1_PC
#define SD_SCLK__0__PC2 CYREG_GPIO_PRT1_PC2
#define SD_SCLK__0__PORT 1u
#define SD_SCLK__0__PS CYREG_GPIO_PRT1_PS
#define SD_SCLK__0__SHIFT 2
#define SD_SCLK__DR CYREG_GPIO_PRT1_DR
#define SD_SCLK__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SD_SCLK__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SD_SCLK__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SD_SCLK__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_SCLK__INTR CYREG_GPIO_PRT1_INTR
#define SD_SCLK__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SD_SCLK__INTSTAT CYREG_GPIO_PRT1_INTR
#define SD_SCLK__MASK 0x04u
#define SD_SCLK__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SD_SCLK__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SD_SCLK__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SD_SCLK__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SD_SCLK__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SD_SCLK__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SD_SCLK__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SD_SCLK__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SD_SCLK__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SD_SCLK__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SD_SCLK__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SD_SCLK__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SD_SCLK__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SD_SCLK__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SD_SCLK__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SD_SCLK__PC CYREG_GPIO_PRT1_PC
#define SD_SCLK__PC2 CYREG_GPIO_PRT1_PC2
#define SD_SCLK__PORT 1u
#define SD_SCLK__PS CYREG_GPIO_PRT1_PS
#define SD_SCLK__SHIFT 2

/* SD_LED_B */
#define SD_LED_B__0__DR CYREG_GPIO_PRT6_DR
#define SD_LED_B__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define SD_LED_B__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define SD_LED_B__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define SD_LED_B__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define SD_LED_B__0__HSIOM_MASK 0x00F00000u
#define SD_LED_B__0__HSIOM_SHIFT 20u
#define SD_LED_B__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define SD_LED_B__0__INTR CYREG_GPIO_PRT6_INTR
#define SD_LED_B__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define SD_LED_B__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define SD_LED_B__0__MASK 0x20u
#define SD_LED_B__0__PC CYREG_GPIO_PRT6_PC
#define SD_LED_B__0__PC2 CYREG_GPIO_PRT6_PC2
#define SD_LED_B__0__PORT 6u
#define SD_LED_B__0__PS CYREG_GPIO_PRT6_PS
#define SD_LED_B__0__SHIFT 5
#define SD_LED_B__DR CYREG_GPIO_PRT6_DR
#define SD_LED_B__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define SD_LED_B__DR_INV CYREG_GPIO_PRT6_DR_INV
#define SD_LED_B__DR_SET CYREG_GPIO_PRT6_DR_SET
#define SD_LED_B__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define SD_LED_B__INTR CYREG_GPIO_PRT6_INTR
#define SD_LED_B__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define SD_LED_B__INTSTAT CYREG_GPIO_PRT6_INTR
#define SD_LED_B__MASK 0x20u
#define SD_LED_B__PC CYREG_GPIO_PRT6_PC
#define SD_LED_B__PC2 CYREG_GPIO_PRT6_PC2
#define SD_LED_B__PORT 6u
#define SD_LED_B__PS CYREG_GPIO_PRT6_PS
#define SD_LED_B__SHIFT 5

/* SD_LED_G */
#define SD_LED_G__0__DR CYREG_GPIO_PRT2_DR
#define SD_LED_G__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SD_LED_G__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SD_LED_G__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SD_LED_G__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SD_LED_G__0__HSIOM_MASK 0x0F000000u
#define SD_LED_G__0__HSIOM_SHIFT 24u
#define SD_LED_G__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SD_LED_G__0__INTR CYREG_GPIO_PRT2_INTR
#define SD_LED_G__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SD_LED_G__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SD_LED_G__0__MASK 0x40u
#define SD_LED_G__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SD_LED_G__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SD_LED_G__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SD_LED_G__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SD_LED_G__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SD_LED_G__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SD_LED_G__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SD_LED_G__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SD_LED_G__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SD_LED_G__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SD_LED_G__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SD_LED_G__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SD_LED_G__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SD_LED_G__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SD_LED_G__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SD_LED_G__0__PC CYREG_GPIO_PRT2_PC
#define SD_LED_G__0__PC2 CYREG_GPIO_PRT2_PC2
#define SD_LED_G__0__PORT 2u
#define SD_LED_G__0__PS CYREG_GPIO_PRT2_PS
#define SD_LED_G__0__SHIFT 6
#define SD_LED_G__DR CYREG_GPIO_PRT2_DR
#define SD_LED_G__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SD_LED_G__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SD_LED_G__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SD_LED_G__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SD_LED_G__INTR CYREG_GPIO_PRT2_INTR
#define SD_LED_G__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SD_LED_G__INTSTAT CYREG_GPIO_PRT2_INTR
#define SD_LED_G__MASK 0x40u
#define SD_LED_G__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SD_LED_G__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SD_LED_G__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SD_LED_G__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SD_LED_G__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SD_LED_G__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SD_LED_G__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SD_LED_G__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SD_LED_G__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SD_LED_G__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SD_LED_G__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SD_LED_G__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SD_LED_G__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SD_LED_G__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SD_LED_G__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SD_LED_G__PC CYREG_GPIO_PRT2_PC
#define SD_LED_G__PC2 CYREG_GPIO_PRT2_PC2
#define SD_LED_G__PORT 2u
#define SD_LED_G__PS CYREG_GPIO_PRT2_PS
#define SD_LED_G__SHIFT 6

/* SD_LED_R */
#define SD_LED_R__0__DR CYREG_GPIO_PRT0_DR
#define SD_LED_R__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SD_LED_R__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SD_LED_R__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SD_LED_R__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SD_LED_R__0__HSIOM_MASK 0x0F000000u
#define SD_LED_R__0__HSIOM_SHIFT 24u
#define SD_LED_R__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SD_LED_R__0__INTR CYREG_GPIO_PRT0_INTR
#define SD_LED_R__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SD_LED_R__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SD_LED_R__0__MASK 0x40u
#define SD_LED_R__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SD_LED_R__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SD_LED_R__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SD_LED_R__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SD_LED_R__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SD_LED_R__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SD_LED_R__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SD_LED_R__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SD_LED_R__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SD_LED_R__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SD_LED_R__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SD_LED_R__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SD_LED_R__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SD_LED_R__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SD_LED_R__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SD_LED_R__0__PC CYREG_GPIO_PRT0_PC
#define SD_LED_R__0__PC2 CYREG_GPIO_PRT0_PC2
#define SD_LED_R__0__PORT 0u
#define SD_LED_R__0__PS CYREG_GPIO_PRT0_PS
#define SD_LED_R__0__SHIFT 6
#define SD_LED_R__DR CYREG_GPIO_PRT0_DR
#define SD_LED_R__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SD_LED_R__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SD_LED_R__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SD_LED_R__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SD_LED_R__INTR CYREG_GPIO_PRT0_INTR
#define SD_LED_R__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SD_LED_R__INTSTAT CYREG_GPIO_PRT0_INTR
#define SD_LED_R__MASK 0x40u
#define SD_LED_R__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SD_LED_R__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SD_LED_R__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SD_LED_R__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SD_LED_R__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SD_LED_R__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SD_LED_R__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SD_LED_R__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SD_LED_R__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SD_LED_R__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SD_LED_R__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SD_LED_R__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SD_LED_R__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SD_LED_R__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SD_LED_R__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SD_LED_R__PC CYREG_GPIO_PRT0_PC
#define SD_LED_R__PC2 CYREG_GPIO_PRT0_PC2
#define SD_LED_R__PORT 0u
#define SD_LED_R__PS CYREG_GPIO_PRT0_PS
#define SD_LED_R__SHIFT 6

/* Button_Stop */
#define Button_Stop__0__DR CYREG_GPIO_PRT0_DR
#define Button_Stop__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Button_Stop__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Button_Stop__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Button_Stop__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Button_Stop__0__HSIOM_MASK 0xF0000000u
#define Button_Stop__0__HSIOM_SHIFT 28u
#define Button_Stop__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Button_Stop__0__INTR CYREG_GPIO_PRT0_INTR
#define Button_Stop__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Button_Stop__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define Button_Stop__0__MASK 0x80u
#define Button_Stop__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Button_Stop__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Button_Stop__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Button_Stop__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Button_Stop__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Button_Stop__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Button_Stop__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Button_Stop__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Button_Stop__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Button_Stop__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Button_Stop__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Button_Stop__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Button_Stop__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Button_Stop__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Button_Stop__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Button_Stop__0__PC CYREG_GPIO_PRT0_PC
#define Button_Stop__0__PC2 CYREG_GPIO_PRT0_PC2
#define Button_Stop__0__PORT 0u
#define Button_Stop__0__PS CYREG_GPIO_PRT0_PS
#define Button_Stop__0__SHIFT 7
#define Button_Stop__DR CYREG_GPIO_PRT0_DR
#define Button_Stop__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define Button_Stop__DR_INV CYREG_GPIO_PRT0_DR_INV
#define Button_Stop__DR_SET CYREG_GPIO_PRT0_DR_SET
#define Button_Stop__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define Button_Stop__INTR CYREG_GPIO_PRT0_INTR
#define Button_Stop__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define Button_Stop__INTSTAT CYREG_GPIO_PRT0_INTR
#define Button_Stop__MASK 0x80u
#define Button_Stop__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Button_Stop__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Button_Stop__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Button_Stop__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Button_Stop__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Button_Stop__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Button_Stop__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Button_Stop__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Button_Stop__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Button_Stop__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Button_Stop__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Button_Stop__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Button_Stop__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Button_Stop__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Button_Stop__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Button_Stop__PC CYREG_GPIO_PRT0_PC
#define Button_Stop__PC2 CYREG_GPIO_PRT0_PC2
#define Button_Stop__PORT 0u
#define Button_Stop__PS CYREG_GPIO_PRT0_PS
#define Button_Stop__SHIFT 7
#define Button_Stop__SNAP CYREG_GPIO_PRT0_INTR

/* Button_Stop_ISR */
#define Button_Stop_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Button_Stop_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Button_Stop_ISR__INTC_MASK 0x01u
#define Button_Stop_ISR__INTC_NUMBER 0u
#define Button_Stop_ISR__INTC_PRIOR_MASK 0xC0u
#define Button_Stop_ISR__INTC_PRIOR_NUM 3u
#define Button_Stop_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Button_Stop_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Button_Stop_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_SD_SPI */
#define Clock_SD_SPI__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_SD_SPI__DIV_ID 0x00000040u
#define Clock_SD_SPI__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_SD_SPI__PA_DIV_ID 0x000000FFu

/* SPI_Recv_ISR */
#define SPI_Recv_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SPI_Recv_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SPI_Recv_ISR__INTC_MASK 0x800u
#define SPI_Recv_ISR__INTC_NUMBER 11u
#define SPI_Recv_ISR__INTC_PRIOR_MASK 0xC0000000u
#define SPI_Recv_ISR__INTC_PRIOR_NUM 3u
#define SPI_Recv_ISR__INTC_PRIOR_REG CYREG_CM0_IPR2
#define SPI_Recv_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define SPI_Recv_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Timer_Millis_ISR */
#define Timer_Millis_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Timer_Millis_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Timer_Millis_ISR__INTC_MASK 0x02u
#define Timer_Millis_ISR__INTC_NUMBER 1u
#define Timer_Millis_ISR__INTC_PRIOR_MASK 0xC000u
#define Timer_Millis_ISR__INTC_PRIOR_NUM 3u
#define Timer_Millis_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define Timer_Millis_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Timer_Millis_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Timer_Millis_TimerUDB */
#define Timer_Millis_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Millis_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Millis_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Timer_Millis_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define Timer_Millis_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Millis_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Millis_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Millis_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Millis_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_Millis_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK1
#define Timer_Millis_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_Millis_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define Timer_Millis_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_Millis_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK1
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_UDB_W8_A00
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_UDB_W8_A10
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_UDB_W8_D00
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_UDB_W8_D10
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_UDB_W8_F00
#define Timer_Millis_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_UDB_W8_F10
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_UDB_W16_A01
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_UDB_W16_A11
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_UDB_W16_D01
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_UDB_W16_D11
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_UDB_W16_F01
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_UDB_W16_F11
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A1
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_UDB_W8_A01
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_UDB_W8_A11
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D1
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_UDB_W8_D01
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_UDB_W8_D11
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F1
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_UDB_W8_F01
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_UDB_W8_F11
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define Timer_Millis_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1

/* Miscellaneous */
#define CY_PROJECT_NAME "BGSLogger"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
