#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May  9 16:59:12 2022
# Process ID: 88774
# Current directory: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16
# Command line: vivado
# Log file: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/vivado.log
# Journal file: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 24
[Mon May  9 17:00:01 2022] Launched synth_1...
Run output will be captured here: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.dcp' for cell 'u_NIT'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.dcp' for cell 'u_PFT/genblk1[0].PFT_bank'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.dcp' for cell 'u_global_buffer/u_input_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.dcp' for cell 'u_global_buffer/u_output_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.dcp' for cell 'u_global_buffer/u_weight_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.91 . Memory (MB): peak = 7187.793 ; gain = 0.000 ; free physical = 8017 ; free virtual = 109121
INFO: [Netlist 29-17] Analyzing 7090 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/constraint/Nexys-Video_Master.xdc]
Finished Parsing XDC File [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/constraint/Nexys-Video_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7316.266 ; gain = 0.000 ; free physical = 7496 ; free virtual = 108602
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 7505.398 ; gain = 317.605 ; free physical = 7712 ; free virtual = 108818
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 8123.016 ; gain = 420.676 ; free physical = 7108 ; free virtual = 108214
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {true}] [get_ips NIT_bram]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'NIT_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'NIT_bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'NIT_bram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'NIT_bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'NIT_bram'...
catch { config_ip_cache -export [get_ips -all NIT_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci] -no_script -sync -force -quiet
reset_run NIT_bram_synth_1
launch_runs NIT_bram_synth_1 -jobs 24
[Mon May  9 17:04:47 2022] Launched NIT_bram_synth_1...
Run output will be captured here: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.runs/NIT_bram_synth_1/runme.log
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortB_Output_of_Memory_Primitives {true}] [get_ips PFT_partial_bram]
generate_target all [get_files  /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PFT_partial_bram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PFT_partial_bram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PFT_partial_bram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'PFT_partial_bram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PFT_partial_bram'...
catch { config_ip_cache -export [get_ips -all PFT_partial_bram] }
export_ip_user_files -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci] -no_script -sync -force -quiet
reset_run PFT_partial_bram_synth_1
launch_runs PFT_partial_bram_synth_1 -jobs 24
[Mon May  9 17:05:00 2022] Launched PFT_partial_bram_synth_1...
Run output will be captured here: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.runs/PFT_partial_bram_synth_1/runme.log
export_simulation -of_objects [get_files /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci] -directory /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files -ipstatic_source_dir /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/modelsim} {questa=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/questa} {ies=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/ies} {xcelium=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/xcelium} {vcs=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/vcs} {riviera=/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 24
[Mon May  9 17:05:12 2022] Launched NIT_bram_synth_1, PFT_partial_bram_synth_1...
Run output will be captured here:
NIT_bram_synth_1: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.runs/NIT_bram_synth_1/runme.log
PFT_partial_bram_synth_1: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.runs/PFT_partial_bram_synth_1/runme.log
[Mon May  9 17:05:12 2022] Launched synth_1...
Run output will be captured here: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.dcp' for cell 'u_NIT'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.dcp' for cell 'u_PFT/genblk1[0].PFT_bank'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.dcp' for cell 'u_global_buffer/u_input_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.dcp' for cell 'u_global_buffer/u_output_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.dcp' for cell 'u_global_buffer/u_weight_bram'
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 8374.707 ; gain = 0.000 ; free physical = 5545 ; free virtual = 106669
INFO: [Netlist 29-17] Analyzing 7090 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/constraint/Nexys-Video_Master.xdc]
Finished Parsing XDC File [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/constraint/Nexys-Video_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 8374.707 ; gain = 0.000 ; free physical = 5397 ; free virtual = 106521
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 8374.707 ; gain = 0.000 ; free physical = 6767 ; free virtual = 107890
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 8534.781 ; gain = 0.000 ; free physical = 6786 ; free virtual = 107912
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/Top_GB_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/Top_NIT.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/Top_GB_weight.txt}
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  9 17:13:43 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  9 17:13:43 2022...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 8534.781 ; gain = 0.000 ; free physical = 7052 ; free virtual = 108287
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 8671.262 ; gain = 136.480 ; free physical = 6475 ; free virtual = 107721
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_output_buffer.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_AU.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_controller.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_NIT.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_input_buffer.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_short.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_controls.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_controller.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_sram.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_short_sram.v}
WARNING: [filemgmt 56-12] File '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_controls.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 8671.262 ; gain = 0.000 ; free physical = 7026 ; free virtual = 108284
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:08 . Memory (MB): peak = 8671.262 ; gain = 0.000 ; free physical = 7045 ; free virtual = 108304
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 8671.262 ; gain = 0.000 ; free physical = 7045 ; free virtual = 108304
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
ERROR: [Vivado 12-106] *** Exception: java.util.ConcurrentModificationException (See /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/vivado_pid88774.debug)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v:]
set_property -name {xsim.simulate.runtime} -value {10us} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  9 17:15:46 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  9 17:15:46 2022...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 8671.262 ; gain = 0.000 ; free physical = 7028 ; free virtual = 108299
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10us
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10us
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 8706.277 ; gain = 35.016 ; free physical = 6962 ; free virtual = 108249
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8706.277 ; gain = 0.000 ; free physical = 6991 ; free virtual = 108300
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1ms
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 8706.277 ; gain = 0.000 ; free physical = 6918 ; free virtual = 108245
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 8706.277 ; gain = 0.000 ; free physical = 6918 ; free virtual = 108245
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 8706.277 ; gain = 0.000 ; free physical = 6918 ; free virtual = 108245
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 8706.277 ; gain = 0.000 ; free physical = 7001 ; free virtual = 108202
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 8706.277 ; gain = 0.000 ; free physical = 7001 ; free virtual = 108202
relaunch_sim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 8706.277 ; gain = 0.000 ; free physical = 7001 ; free virtual = 108202
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/PFT_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/systolic_short_sram_weight.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/sram_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/systolic_long_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/systolic_short_sram_input.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/systolic_long_weight.txt /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/data/NIT_input.txt}
set_property top tb_systolic_short_sram [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systolic_short_sram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_systolic_short_sram_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_short_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systolic_short_sram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_systolic_short_sram_behav xil_defaultlib.tb_systolic_short_sram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_systolic_short_sram_behav xil_defaultlib.tb_systolic_short_sram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.tb_systolic_short_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systolic_short_sram_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_systolic_short_sram_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_systolic_short_sram_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May  9 17:27:54 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May  9 17:27:54 2022...
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8706.277 ; gain = 0.000 ; free physical = 7029 ; free virtual = 108221
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systolic_short_sram_behav -key {Behavioral:sim_1:Functional:tb_systolic_short_sram} -tclbatch {tb_systolic_short_sram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_systolic_short_sram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 404000, Instance: tb_systolic_short_sram.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 8740.293 ; gain = 0.000 ; free physical = 6974 ; free virtual = 108181
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 8740.293 ; gain = 34.016 ; free physical = 6974 ; free virtual = 108181
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 8740.293 ; gain = 34.016 ; free physical = 6974 ; free virtual = 108181
INFO: [Common 17-344] 'launch_simulation' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 8740.293 ; gain = 0.000 ; free physical = 7009 ; free virtual = 108203
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systolic_short_sram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_systolic_short_sram_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_short_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systolic_short_sram
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_systolic_short_sram_behav xil_defaultlib.tb_systolic_short_sram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_systolic_short_sram_behav xil_defaultlib.tb_systolic_short_sram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.tb_systolic_short_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systolic_short_sram_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 404000, Instance: tb_systolic_short_sram.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
$finish called at time : 818 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_short_sram.v" Line 181
relaunch_sim: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 8740.293 ; gain = 0.000 ; free physical = 6979 ; free virtual = 108171
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systolic_short_sram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_systolic_short_sram_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_systolic_short_sram_behav xil_defaultlib.tb_systolic_short_sram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_systolic_short_sram_behav xil_defaultlib.tb_systolic_short_sram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systolic_short_sram_behav -key {Behavioral:sim_1:Functional:tb_systolic_short_sram} -tclbatch {tb_systolic_short_sram.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_systolic_short_sram.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1ms
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_systolic_short_sram.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 404000, Instance: tb_systolic_short_sram.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
$finish called at time : 818 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_systolic_short_sram.v" Line 181
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systolic_short_sram_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8771.309 ; gain = 31.016 ; free physical = 2954 ; free virtual = 104302
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'dout' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:306]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=2)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=16,delay=2...
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8771.309 ; gain = 0.000 ; free physical = 2696 ; free virtual = 104048
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_input" to the wave window because it has 2097152 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/GB_data_weight" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb_top/NIT_data" to the wave window because it has 1351680 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1ms
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 2793 ; free virtual = 104160
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 8833.148 ; gain = 61.840 ; free physical = 2731 ; free virtual = 104097
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 8833.148 ; gain = 61.840 ; free physical = 2719 ; free virtual = 104085
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'dout' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:306]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 2619 ; free virtual = 103995
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 2630 ; free virtual = 104006
relaunch_sim: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 2637 ; free virtual = 104013
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6981 ; free virtual = 108186
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'dout' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:306]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=3)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=16,delay=3...
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6980 ; free virtual = 108185
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6980 ; free virtual = 108185
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6938 ; free virtual = 108158
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6938 ; free virtual = 108158
relaunch_sim: Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6938 ; free virtual = 108158
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'dout' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:306]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6913 ; free virtual = 108141
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6913 ; free virtual = 108141
relaunch_sim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6913 ; free virtual = 108141
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:303]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'dout' [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v:306]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6891 ; free virtual = 108124
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6891 ; free virtual = 108124
relaunch_sim: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6891 ; free virtual = 108124
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6530 ; free virtual = 107749
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=2)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=16,delay=2...
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6905 ; free virtual = 108124
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6905 ; free virtual = 108125
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6447 ; free virtual = 107688
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6441 ; free virtual = 107682
relaunch_sim: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6437 ; free virtual = 107678
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6789 ; free virtual = 108047
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6789 ; free virtual = 108047
relaunch_sim: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6789 ; free virtual = 108047
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6798 ; free virtual = 108042
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=2)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=16,delay=2...
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6795 ; free virtual = 108039
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6795 ; free virtual = 108039
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6740 ; free virtual = 108008
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6740 ; free virtual = 108008
relaunch_sim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6740 ; free virtual = 108008
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6742 ; free virtual = 107997
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=2)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=16,delay=2...
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6745 ; free virtual = 108000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6745 ; free virtual = 108000
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6685 ; free virtual = 107970
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6685 ; free virtual = 107970
relaunch_sim: Time (s): cpu = 00:00:44 ; elapsed = 00:01:29 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6685 ; free virtual = 107970
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6641 ; free virtual = 107924
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=2)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=16,delay=2...
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6640 ; free virtual = 107923
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6640 ; free virtual = 107923
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6592 ; free virtual = 107895
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6592 ; free virtual = 107895
relaunch_sim: Time (s): cpu = 00:01:31 ; elapsed = 00:00:39 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6592 ; free virtual = 107895
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_NIT.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/Top_GB_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/PFT_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_short_sram_input.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/systolic_long_weight.txt'
INFO: [SIM-utils-43] Exported '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim/NIT_input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/sim/PFT_partial_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_partial_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/sim/NIT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NIT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/sim/output_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/sim/weight_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/sim/input_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/OR32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/PFT_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFT_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/address_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/delay_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/encoder32x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder32x5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/global_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/max_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/microaddr_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module microaddr_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_module32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_module32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/subtract_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/systolic_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/src/valid_generator32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_generator32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.sim/sim_1/behav/xsim'
xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9db9231d9b264392ad39e911841bad14 --incr --debug typical --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.systolic_controller
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.systolic_row_default
Compiling module xil_defaultlib.systolic_default
Compiling module xil_defaultlib.shift_register(length=1)
Compiling module xil_defaultlib.shift_register(length=2)
Compiling module xil_defaultlib.shift_register(length=3)
Compiling module xil_defaultlib.shift_register(length=4)
Compiling module xil_defaultlib.shift_register(length=5)
Compiling module xil_defaultlib.shift_register(length=6)
Compiling module xil_defaultlib.shift_register(length=7)
Compiling module xil_defaultlib.shift_register(length=8)
Compiling module xil_defaultlib.shift_register(length=9)
Compiling module xil_defaultlib.shift_register(length=10)
Compiling module xil_defaultlib.shift_register(length=11)
Compiling module xil_defaultlib.shift_register(length=12)
Compiling module xil_defaultlib.shift_register(length=13)
Compiling module xil_defaultlib.shift_register(length=14)
Compiling module xil_defaultlib.shift_register(length=15)
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.systolic_input_buffer_default
Compiling module xil_defaultlib.systolic_output_buffer_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.input_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.weight_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.output_bram
Compiling module xil_defaultlib.global_buffer
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=17,delay=3...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=34...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.NIT_bram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.PFT_partial_bram
Compiling module xil_defaultlib.encoder32x5
Compiling module xil_defaultlib.PFT_bram_default
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=10,delay=1...
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=1)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=1,delay=2)
Compiling module xil_defaultlib.delay_unit(DATA_WIDTH=16,delay=2...
Compiling module xil_defaultlib.microaddr_generator
Compiling module xil_defaultlib.OR32
Compiling module xil_defaultlib.valid_generator32_default
Compiling module xil_defaultlib.address_generator_default
Compiling module xil_defaultlib.max_operator
Compiling module xil_defaultlib.max_module32_default
Compiling module xil_defaultlib.subtract_operator
Compiling module xil_defaultlib.subtract_module32_default
Compiling module xil_defaultlib.top_default
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6613 ; free virtual = 107898
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6613 ; free virtual = 107898
Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_global_buffer.u_output_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 46000, Instance: tb_top.u_top.u_NIT.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 8260000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 41030000, Instance: tb_top.u_top.u_global_buffer.u_weight_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178606000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 178678000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 178718000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 178772000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178836000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 178958000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 178984000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 179060000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179150000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179156000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 179228000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 179338000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 179406000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179416000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179518000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 179590000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 179618000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 179672000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 179790000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 179828000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 179870000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 179976000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 180048000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 180054000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180140000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 180192000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 180270000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 180308000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180374000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 180436000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 180554000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 180602000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 180644000, Instance: tb_top.u_top.u_global_buffer.u_input_bram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 190904000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 190976000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 191016000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 191070000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191134000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191256000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191282000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 191358000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 191448000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191454000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 191526000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 191636000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 191704000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 191714000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 191816000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 191888000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 191916000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 191970000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 192088000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 192126000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 192168000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 192274000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 192346000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 192352000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192438000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 192490000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 192568000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 192606000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192672000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 192734000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 192852000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 192900000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 203202000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 203274000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 203314000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 203368000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203432000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203554000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203580000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 203656000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 203746000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 203752000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 203824000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 203934000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 204002000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204012000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204114000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 204186000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 204214000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 204268000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 204386000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 204424000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 204466000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 204572000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 204644000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 204650000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 204736000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 204788000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 204866000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 204904000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 204970000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 205032000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 205150000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 205198000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
blk_mem_gen_v8_4_4 collision detected at time: 215500000, Instance: tb_top.u_top.u_PFT.\genblk1[0].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 215572000, Instance: tb_top.u_top.u_PFT.\genblk1[1].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 11, B  read address: 11
blk_mem_gen_v8_4_4 collision detected at time: 215612000, Instance: tb_top.u_top.u_PFT.\genblk1[2].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 215666000, Instance: tb_top.u_top.u_PFT.\genblk1[3].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215730000, Instance: tb_top.u_top.u_PFT.\genblk1[4].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 215852000, Instance: tb_top.u_top.u_PFT.\genblk1[5].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 215878000, Instance: tb_top.u_top.u_PFT.\genblk1[6].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: a, B  read address: a
blk_mem_gen_v8_4_4 collision detected at time: 215954000, Instance: tb_top.u_top.u_PFT.\genblk1[7].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216044000, Instance: tb_top.u_top.u_PFT.\genblk1[8].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216050000, Instance: tb_top.u_top.u_PFT.\genblk1[9].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 216122000, Instance: tb_top.u_top.u_PFT.\genblk1[10].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 4, B  read address: 4
blk_mem_gen_v8_4_4 collision detected at time: 216232000, Instance: tb_top.u_top.u_PFT.\genblk1[11].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 216300000, Instance: tb_top.u_top.u_PFT.\genblk1[12].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216310000, Instance: tb_top.u_top.u_PFT.\genblk1[13].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216412000, Instance: tb_top.u_top.u_PFT.\genblk1[14].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 15, B  read address: 15
blk_mem_gen_v8_4_4 collision detected at time: 216484000, Instance: tb_top.u_top.u_PFT.\genblk1[15].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 19, B  read address: 19
blk_mem_gen_v8_4_4 collision detected at time: 216512000, Instance: tb_top.u_top.u_PFT.\genblk1[16].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 7, B  read address: 7
blk_mem_gen_v8_4_4 collision detected at time: 216566000, Instance: tb_top.u_top.u_PFT.\genblk1[17].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 2, B  read address: 2
blk_mem_gen_v8_4_4 collision detected at time: 216684000, Instance: tb_top.u_top.u_PFT.\genblk1[18].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1d, B  read address: 1d
blk_mem_gen_v8_4_4 collision detected at time: 216722000, Instance: tb_top.u_top.u_PFT.\genblk1[19].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 10, B  read address: 10
blk_mem_gen_v8_4_4 collision detected at time: 216764000, Instance: tb_top.u_top.u_PFT.\genblk1[20].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 5, B  read address: 5
blk_mem_gen_v8_4_4 collision detected at time: 216870000, Instance: tb_top.u_top.u_PFT.\genblk1[21].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1a, B  read address: 1a
blk_mem_gen_v8_4_4 collision detected at time: 216942000, Instance: tb_top.u_top.u_PFT.\genblk1[22].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1e, B  read address: 1e
blk_mem_gen_v8_4_4 collision detected at time: 216948000, Instance: tb_top.u_top.u_PFT.\genblk1[23].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217034000, Instance: tb_top.u_top.u_PFT.\genblk1[24].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: c, B  read address: c
blk_mem_gen_v8_4_4 collision detected at time: 217086000, Instance: tb_top.u_top.u_PFT.\genblk1[25].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 6, B  read address: 6
blk_mem_gen_v8_4_4 collision detected at time: 217164000, Instance: tb_top.u_top.u_PFT.\genblk1[26].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: d, B  read address: d
blk_mem_gen_v8_4_4 collision detected at time: 217202000, Instance: tb_top.u_top.u_PFT.\genblk1[27].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217268000, Instance: tb_top.u_top.u_PFT.\genblk1[28].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1, B  read address: 1
blk_mem_gen_v8_4_4 collision detected at time: 217330000, Instance: tb_top.u_top.u_PFT.\genblk1[29].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 0, B  read address: 0
blk_mem_gen_v8_4_4 collision detected at time: 217448000, Instance: tb_top.u_top.u_PFT.\genblk1[30].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 1b, B  read address: 1b
blk_mem_gen_v8_4_4 collision detected at time: 217496000, Instance: tb_top.u_top.u_PFT.\genblk1[31].PFT_bank .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst , A write address: 13, B  read address: 13
$finish called at time : 227790 ns : File "/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/tb/tb_top.v" Line 153
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6563 ; free virtual = 107872
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6563 ; free virtual = 107872
relaunch_sim: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6563 ; free virtual = 107872
reset_run synth_1
launch_runs synth_1 -jobs 24
[Mon May  9 23:06:08 2022] Launched synth_1...
Run output will be captured here: /home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/NIT_bram/NIT_bram.dcp' for cell 'u_NIT'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.dcp' for cell 'u_PFT/genblk1[0].PFT_bank'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/input_bram/input_bram.dcp' for cell 'u_global_buffer/u_input_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/output_bram/output_bram.dcp' for cell 'u_global_buffer/u_output_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/build/project_1.srcs/sources_1/ip/weight_bram/weight_bram.dcp' for cell 'u_global_buffer/u_weight_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.94 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6378 ; free virtual = 107675
INFO: [Netlist 29-17] Analyzing 7090 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/constraint/Nexys-Video_Master.xdc]
Finished Parsing XDC File [/home/ipa/junseo/tmp/khp/mesorasi/project/project_max16/constraint/Nexys-Video_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6242 ; free virtual = 107539
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6197 ; free virtual = 107494
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 8833.148 ; gain = 0.000 ; free physical = 6020 ; free virtual = 107320
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 10 15:12:33 2022...
