8:-out_dir
70:Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_impl_1//rtlc.out
10:-pipe_flow
4:-vef
84:Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_impl_1//hdlAnalyze_verilogfile
2:-v
40:c:\altera\91\quartus/eda/synthesis/lpm.v
2:-v
46:c:\altera\91\quartus/eda/synthesis/altera_mf.v
25:-comment_transoff_regions
13:-lib_map_file
70:Z:/B_Projects/School stuff/CST231_2/Elevator/Elevator_impl_1//.jaguarc
142:+incdir+Z:/B_Projects/School stuff/CST231_2/Elevator+Z:/B_Projects/School+Z:/B_Projects/School stuff/CST231_2/Elevator/stuff/CST231_2/Elevator
17:+define+synthesis
