<!-- Created Thu Jul 23 13:30:30 2020 from ITL Source digital/u8_connect_a -->
<Test name="u8_connect_a"><Type>"Boundary-Scan Connect Test"</Type>
<Chain name="u1_c_u1"><ChainTCK><node name="LJTAG_TCK_HDR_3V3_MUX" />
<opensCoverage>Full</opensCoverage></ChainTCK>
<ChainTMS><node name="LJTAG_TMS_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTMS>
<ChainTDI><node name="LJTAG_TDI_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDI>
<ChainTDO><node name="LJTAG_TDO_HDR_3V3_MUX" /><opensCoverage>Full</opensCoverage></ChainTDO>
<ChainTRST><node name="LJTAG_TRST_L_HDR_3V3" /><opensCoverage>Partial</opensCoverage></ChainTRST>
<ChainEnable><node name="ADC_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BDXDE_DRAM_PWROK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMCPHY_INT_M" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_ENTEST_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BMC_FAN_I2C_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_GOLD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="BM_SPI_STD_CS0_L" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="CHASSIS_IDPROM_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC0_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="DAC1_SCL" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_DATA" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="FPGA_MUX_SCLK" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA0_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="GPIOA1_JTSCAN" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="LAN_PWRGOOD_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="PWRGOOD_CPU_C" /><opensCoverage>Partial</opensCoverage></ChainEnable>
<ChainEnable><node name="UNNAMED_598_PI5A3157_I520_S" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="UNNAMED_76_LTC2497_I65_SCL" /><opensCoverage>Partial</opensCoverage>
</ChainEnable>
<ChainEnable><node name="WP_R" /><opensCoverage>Partial</opensCoverage></ChainEnable>
</Chain>
<Device name="u1"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="A7"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="B8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="A6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="C6"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_i2"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="19"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="18"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="29"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="4"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u8"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Full</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="C10"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="C8"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="D12"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="D11"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="E11"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="K3"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="B14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D14"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="D13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="E13"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<Pin name="A9"><node name="SRT_BMC_BMCFPGA_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A10"><node name="BMC_FAN_I2C_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A11"><node name="SRT_BMC_FAN_I2C_SCL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A12"><node name="BMC_EMMC_CMD" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A13"><node name="BMC_MB_SDA" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A15"><node name="BMC_SPI1_FPGA_MISO_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A14"><node name="BMC_SPI1_FPGA_MOSI_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A17"><node name="FPGA_BMC_WDT_2" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A18"><node name="BMC_CPU_MEM_WP_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A2"><node name="SRT_BMC_XGE_RGMII2_TXD0" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A5"><node name="BMC_NCSI_TXD1_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A19"><node name="BMC_CPU_SPIFLASH_SEL" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A20"><node name="BMC_TXD3_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A21"><node name="P2PM2_BMC_FPGA_DATA1" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA19"><node name="SPI_CS1_L_R" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA18"><node name="SRT_SPI_BOOT_CLK" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA16"><node name="MEM_DDR4_MA<7>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA14"><node name="MEM_DDR4_MA<11>" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="AA12"><node name="MEM_DDR4_CS" /><opensCoverage>Full</opensCoverage></Pin>
<Pin name="A3"><node name="BMC_NCSI_RXD0" /><opensCoverage>Full</opensCoverage></Pin>
</Device>
<Device name="u1_c_pch"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="BM3"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="BJ2"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="BM5"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="BK3"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
</Device>
<Device name="u1_c"><FaultsCovered><DevicePresence>Full</DevicePresence>
<DeviceOrientation>Full</DeviceOrientation><DeviceCorrect>Full</DeviceCorrect>
<DeviceFunctional>Partial</DeviceFunctional></FaultsCovered>
<DeviceTCK><Pin name="T76"><opensCoverage>Full</opensCoverage></Pin></DeviceTCK>
<DeviceTMS><Pin name="R75"><opensCoverage>Full</opensCoverage></Pin></DeviceTMS>
<DeviceTDI><Pin name="V78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDI>
<DeviceTDO><Pin name="T78"><opensCoverage>Full</opensCoverage></Pin></DeviceTDO>
<DeviceTRST><Pin name="U75"><opensCoverage>Partial</opensCoverage></Pin></DeviceTRST>
<DeviceEnable><Pin name="CV55"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="AE77"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
<DeviceEnable><Pin name="V76"><opensCoverage>Partial</opensCoverage></Pin></DeviceEnable>
</Device>
</Test>
