# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Adventure_Game_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/Adventure_game {C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:04 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/Adventure_game" C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game.v 
# -- Compiling module Adventure_Game
# 
# Top level modules:
# 	Adventure_Game
# End time: 15:19:04 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/Adventure_game {C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game_Room.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:04 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/Adventure_game" C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game_Room.v 
# -- Compiling module Adventure_Game_Room
# 
# Top level modules:
# 	Adventure_Game_Room
# End time: 15:19:04 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/Adventure_game {C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game_Sword.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:05 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/Adventure_game" C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game_Sword.v 
# -- Compiling module Adventure_Game_Sword
# 
# Top level modules:
# 	Adventure_Game_Sword
# End time: 15:19:05 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus/Adventure_game {C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:05 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus/Adventure_game" C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game_TB.v 
# -- Compiling module Adventure_Game_TB
# 
# Top level modules:
# 	Adventure_Game_TB
# End time: 15:19:05 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Adventure_Game_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Adventure_Game_TB 
# Start time: 15:19:06 on Dec 13,2021
# Loading work.Adventure_Game_TB
# Loading work.Adventure_Game
# Loading work.Adventure_Game_Room
# Loading work.Adventure_Game_Sword
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game_TB.v(69)
#    Time: 28500 ps  Iteration: 1  Instance: /Adventure_Game_TB
# 1
# Break in Module Adventure_Game_TB at C:/Users/Admin/Documents/quartus/Adventure_game/Adventure_Game_TB.v line 69
# End time: 16:04:00 on Dec 13,2021, Elapsed time: 0:44:54
# Errors: 0, Warnings: 0
