<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32GG_UART_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32GG_UART_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2543361fc88a8b049e8267a3c9d4de9e">_UART_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6a45f79f16c392317ecce941a41fee7b">_UART_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x7DFFFF7FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g945568304ab67fbe392bae9813453307">UART_CTRL_SYNC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf43f50a6f4a010d13e582bdd8b69fc8b">_UART_CTRL_SYNC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcf212a13611c22e3f631bb868fd772a8">_UART_CTRL_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g266a47243299faa641130be2e43dac3f">_UART_CTRL_SYNC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g69d96e0bbd024fd5cf27ba7f798a871d">UART_CTRL_SYNC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_SYNC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g13968a23e6c184742546197d8613fbf4">UART_CTRL_LOOPBK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3851ad8e310a97bcc1421c771bcc49b1">_UART_CTRL_LOOPBK_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g72e0e08a05795eb7ce5d381ab12e1ffe">_UART_CTRL_LOOPBK_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2967103a743df74a1969b7e7e57bd3ec">_UART_CTRL_LOOPBK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0125865a4f7af0c384748d5601b820ba">UART_CTRL_LOOPBK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_LOOPBK_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4e8dc3bbaf712090f6e764f2ba442063">UART_CTRL_CCEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaea05a51e0b861b88958d2ac88f3f43b">_UART_CTRL_CCEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga9e06bd7e806ea857d63f88286604b6f">_UART_CTRL_CCEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g877bce2480d71470f8e1c584eca5eae1">_UART_CTRL_CCEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3b1e86d9ff75ed7810cbfc4a914f55b4">UART_CTRL_CCEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CCEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga224425f65799ea9c4c211786b399a6a">UART_CTRL_MPM</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5f3b09fe27d5b3259c54872f99369941">_UART_CTRL_MPM_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4504fceb37f96ef9c28cea132cbc4ab7">_UART_CTRL_MPM_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6c05e9462898a727666d6f4f94b3c3bf">_UART_CTRL_MPM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4c71fb331a42e329e894b20d1bee2209">UART_CTRL_MPM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_MPM_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gccb9337f628a9e7aa25386246c3020d4">UART_CTRL_MPAB</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge445b5eaec9bdb3c070ead320f690fa7">_UART_CTRL_MPAB_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g610c3be4f2d3ee5d358709a31d0f4fd2">_UART_CTRL_MPAB_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g90089e620624d183b375295055857324">_UART_CTRL_MPAB_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9cb23c92941189b19bf13c2b44688324">UART_CTRL_MPAB_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_MPAB_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb3723d0428fb3fc7cd1e68b2aaeff346">_UART_CTRL_OVS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga96df497c66ef6bbfc1687a180e324a7">_UART_CTRL_OVS_MASK</a>&nbsp;&nbsp;&nbsp;0x60UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g42356fb72130d56df3d6975188c595a7">_UART_CTRL_OVS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g43a63b2d61bd7edfddf8897271e1a075">_UART_CTRL_OVS_X16</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8224052117649adc6fc997adc673263b">_UART_CTRL_OVS_X8</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gca9ebc24c886292aa744f7ad9c67c6c4">_UART_CTRL_OVS_X6</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0a83fcca82d66925b84e3e40f9e02df6">_UART_CTRL_OVS_X4</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g936aea6583e479e1087ad70fe3c51939">UART_CTRL_OVS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4dc1ea96240494e280e7b3e249e875cf">UART_CTRL_OVS_X16</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_X16 &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf94d8f2bbc1768052ea6c4202ba297af">UART_CTRL_OVS_X8</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_X8 &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6ac09b8c90e967e67085f8ede2e55d8d">UART_CTRL_OVS_X6</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_X6 &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4a98ec650205b0f77daa1396fd3205ff">UART_CTRL_OVS_X4</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_X4 &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g45770f4f2a1e17ed97dab0499410c70f">UART_CTRL_CLKPOL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb3538598e53221de49682805ed26b108">_UART_CTRL_CLKPOL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1f4efc79ff5102221f1e0dcb89cbd200">_UART_CTRL_CLKPOL_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6836f9758a0f60278f3ab4b0b681eea0">_UART_CTRL_CLKPOL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g73c11d4c4af9e280723d51888ce5068b">_UART_CTRL_CLKPOL_IDLELOW</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g74d9a4580518e72d20950ac5d9c72ef8">_UART_CTRL_CLKPOL_IDLEHIGH</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9edfe51eef42c43ae3fbc9c22540a896">UART_CTRL_CLKPOL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPOL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g847ba45cd2eb0d62ef13ef030c31ca9d">UART_CTRL_CLKPOL_IDLELOW</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPOL_IDLELOW &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gab6b7e5b28bb9feb83d0b1a6843a0d61">UART_CTRL_CLKPOL_IDLEHIGH</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPOL_IDLEHIGH &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gda1d9aab7796c41f6105c5586c4f810b">UART_CTRL_CLKPHA</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6a80b29c617fb9986c38a504d1e1b03a">_UART_CTRL_CLKPHA_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb79e3865c2ed34447692378c15286bca">_UART_CTRL_CLKPHA_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g39a0312757d56e322a3533ec73f28a04">_UART_CTRL_CLKPHA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1623bdb1296bb050eaab5589577201c9">_UART_CTRL_CLKPHA_SAMPLELEADING</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1072537478a3733d3b37a985231bd0f3">_UART_CTRL_CLKPHA_SAMPLETRAILING</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8d0ab43b976fbf3b2e44a0c615b1348f">UART_CTRL_CLKPHA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPHA_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf674064bf6b9f57ccb11d26febc2defe">UART_CTRL_CLKPHA_SAMPLELEADING</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPHA_SAMPLELEADING &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga374edca5578789f970916e500f184a5">UART_CTRL_CLKPHA_SAMPLETRAILING</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPHA_SAMPLETRAILING &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g71578d93c169bed185f26a5ee4904d80">UART_CTRL_MSBF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8a9c07d02a1b348aaba952ffaae7ab21">_UART_CTRL_MSBF_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb390209baa7a5e88a7d71bfcae6c5115">_UART_CTRL_MSBF_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb64510416d1d75031edbebb4dc2d8261">_UART_CTRL_MSBF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g85a34810b303f22c58917f822789495f">UART_CTRL_MSBF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_MSBF_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6633e67750e693194a02980a2fbb7aaa">UART_CTRL_CSMA</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9308f66b060b33c9a3c93706d3642dfe">_UART_CTRL_CSMA_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g94e3b8dcbf846217d2c1ec66e10a154a">_UART_CTRL_CSMA_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7b52e18ca968db60b42df28e2d550cbb">_UART_CTRL_CSMA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6c3ab9a558eeb609a3b952102dd772a8">_UART_CTRL_CSMA_NOACTION</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3895a386a472d26cbb65c3a7fff00565">_UART_CTRL_CSMA_GOTOSLAVEMODE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf504eb509d04c90d0351dbb4b71e9888">UART_CTRL_CSMA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CSMA_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5a6c6f378cdfb04fb6116f33023efc54">UART_CTRL_CSMA_NOACTION</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CSMA_NOACTION &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g65ef13c4303d36c72a9206e7f22f161b">UART_CTRL_CSMA_GOTOSLAVEMODE</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CSMA_GOTOSLAVEMODE &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb16ce95ab5a582f0f92789e24747b15f">UART_CTRL_TXBIL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2197cffac8bd3908f42bdf5cdff43c30">_UART_CTRL_TXBIL_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga3d7e7ff7efdb894b66d3a27d442deb9">_UART_CTRL_TXBIL_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g915f538ca2c5b606107eb0dde46c57a4">_UART_CTRL_TXBIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6f9acd7b3646fbc09a7eb66bdef09f22">_UART_CTRL_TXBIL_EMPTY</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9561f83b63a80eb1ee46f07af3ca5577">_UART_CTRL_TXBIL_HALFFULL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb423b5c92ed66f9ad4067ea6466a25fa">UART_CTRL_TXBIL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXBIL_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gac35a135ffb6734339aa09c0ea892153">UART_CTRL_TXBIL_EMPTY</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXBIL_EMPTY &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6914e1bf10ce7339df92e463fdc8c299">UART_CTRL_TXBIL_HALFFULL</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXBIL_HALFFULL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gefac5f1dc6fcaa993611d04b731fa5e5">UART_CTRL_RXINV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g61e333d6a4f804ae14ed442798700c9b">_UART_CTRL_RXINV_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g910939a67de59c096bf7530d722178e4">_UART_CTRL_RXINV_MASK</a>&nbsp;&nbsp;&nbsp;0x2000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc5d56007016f618928ab9d945a276861">_UART_CTRL_RXINV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g13342602ec07472c4ac53383affaa9ea">UART_CTRL_RXINV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_RXINV_DEFAULT &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4e7a597cd6f25c7f3312da838f5ee2ee">UART_CTRL_TXINV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g942d4aee22783b8e37ee9018641f4127">_UART_CTRL_TXINV_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2013cf9fa0a434880a6d2bb6c85c6716">_UART_CTRL_TXINV_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gebfb459e3437ce28e743f22cbfd088ad">_UART_CTRL_TXINV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g32180ceae1b006c8e8565ce563b67977">UART_CTRL_TXINV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXINV_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd653ad58c6523fc413b875effcb6c40c">UART_CTRL_CSINV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb92b72d68d315d3cdad22b6eae0605fa">_UART_CTRL_CSINV_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0c8533f56c2ab4be8e0a3ea4ee2b39a2">_UART_CTRL_CSINV_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g339322d98aa537b9451eebf701a3d888">_UART_CTRL_CSINV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5ac81483d69db7b335f05e2f8b00a367">UART_CTRL_CSINV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_CSINV_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0d269b467dff33dbd7dac959fae974f7">UART_CTRL_AUTOCS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2a4a4d8cc036c09df01a49c973c7a177">_UART_CTRL_AUTOCS_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5992daf94e6b682ee3c05c4b731592a9">_UART_CTRL_AUTOCS_MASK</a>&nbsp;&nbsp;&nbsp;0x10000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd95801ffeda4a64d53c4108c9f260053">_UART_CTRL_AUTOCS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2a8e813a3ac8adf36a4a4ed7541c23de">UART_CTRL_AUTOCS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_AUTOCS_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbcb169912b138e81976ce9cd7e7d4931">UART_CTRL_AUTOTRI</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 17)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gccf7440f6878375883a68f4b0eed1f29">_UART_CTRL_AUTOTRI_SHIFT</a>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g20642a420955701f6de880d60edf6d24">_UART_CTRL_AUTOTRI_MASK</a>&nbsp;&nbsp;&nbsp;0x20000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2f2b2e08e2230eecdc83c965d057fa94">_UART_CTRL_AUTOTRI_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb1f49748ffb95e9bcf532a0a7e6b5a81">UART_CTRL_AUTOTRI_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_AUTOTRI_DEFAULT &lt;&lt; 17)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7a9cf1dc4b0b2dc8e074af8acde2e070">UART_CTRL_SCMODE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g53c016ad9fadeddbbbee32ba9d27a311">_UART_CTRL_SCMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5b2e9a4545fefa9fd9edb3cb6ac1eb49">_UART_CTRL_SCMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x40000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6ffaf84994a1d90e3e752756beb1a7bf">_UART_CTRL_SCMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7945344db75c98a6011d0ad198c13309">UART_CTRL_SCMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_SCMODE_DEFAULT &lt;&lt; 18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcc349a9150996c205d593ca454a97669">UART_CTRL_SCRETRANS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 19)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd8a7bb7cbb21e1260a2840268ec6f77b">_UART_CTRL_SCRETRANS_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4655a924689137cf4f0369f487a3ea7b">_UART_CTRL_SCRETRANS_MASK</a>&nbsp;&nbsp;&nbsp;0x80000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb0fe49e7a9c0847b1ad129d429f35f84">_UART_CTRL_SCRETRANS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge523383503532e2c07cc59cc1f258d34">UART_CTRL_SCRETRANS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_SCRETRANS_DEFAULT &lt;&lt; 19)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3c9f7a6392b234c9aecea4e5688fe829">UART_CTRL_SKIPPERRF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfab95e090befcee82a880a35ca683710">_UART_CTRL_SKIPPERRF_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8aa744640f55bdc020e68d81f265c921">_UART_CTRL_SKIPPERRF_MASK</a>&nbsp;&nbsp;&nbsp;0x100000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaec215d5fe6dc238fe28009ec614e4dc">_UART_CTRL_SKIPPERRF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7c04771dc1f9195f9b14f8a568be8097">UART_CTRL_SKIPPERRF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_SKIPPERRF_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g58373299fa3a7cbf184ba300f6d94a5e">UART_CTRL_BIT8DV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 21)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge2fab5e1671085822c00a807b68a7be8">_UART_CTRL_BIT8DV_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7adc39b3ea40de01a93ef96a8dca3d8b">_UART_CTRL_BIT8DV_MASK</a>&nbsp;&nbsp;&nbsp;0x200000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga9ccf0b14ad4a5d112b14cddc362be7e">_UART_CTRL_BIT8DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g89bf022c1a6644da392481416259479d">UART_CTRL_BIT8DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_BIT8DV_DEFAULT &lt;&lt; 21)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g641caf6884c6c5b3a38e8d4da90c7d5a">UART_CTRL_ERRSDMA</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6735079c9bb783c6ac83438fb3cba423">_UART_CTRL_ERRSDMA_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd80d354360c6fb266c289e83ee761aa8">_UART_CTRL_ERRSDMA_MASK</a>&nbsp;&nbsp;&nbsp;0x400000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g63707a2619c5a01ae80e8b69b078629e">_UART_CTRL_ERRSDMA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gac147e0b28ad481c8d380d028be012db">UART_CTRL_ERRSDMA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_ERRSDMA_DEFAULT &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga607b9f597d8a2a5c7d3d475e6969f91">UART_CTRL_ERRSRX</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 23)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge91da89fc5c4ae93c600360b1fdbcf86">_UART_CTRL_ERRSRX_SHIFT</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g97a89a5d0e636e79915ec2a5af8db328">_UART_CTRL_ERRSRX_MASK</a>&nbsp;&nbsp;&nbsp;0x800000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1ba1cb3eef09603a22a92e75eb5a22d9">_UART_CTRL_ERRSRX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g722aca9982ec6ce58a759e9ee0fbe534">UART_CTRL_ERRSRX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_ERRSRX_DEFAULT &lt;&lt; 23)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6732059050ef8dabdc401cd258d1a2ea">UART_CTRL_ERRSTX</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0485b30367e1e0738371370d3788ae11">_UART_CTRL_ERRSTX_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g26e8ab72c2f728dcc272462590c620c5">_UART_CTRL_ERRSTX_MASK</a>&nbsp;&nbsp;&nbsp;0x1000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdfc154a41d5f95a963aa7b12d0586665">_UART_CTRL_ERRSTX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2b4ce8df931e72442d012466e0d3ddde">UART_CTRL_ERRSTX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_ERRSTX_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0de43eb2fd41ab34b5d85c985ff88241">_UART_CTRL_TXDELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfff73fc48c2f70a8c5bc5f01623a330d">_UART_CTRL_TXDELAY_MASK</a>&nbsp;&nbsp;&nbsp;0xC000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5bc6fa98fa774da56b2b10138e29d252">_UART_CTRL_TXDELAY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9ac9b5995f16fcbad4d9bf4550138048">_UART_CTRL_TXDELAY_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g503c59c6e668094c15a1ed1bae6873a0">_UART_CTRL_TXDELAY_SINGLE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb0d37415bb61c5d56adc1dc03547c503">_UART_CTRL_TXDELAY_DOUBLE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g418e585dc6c5cda4d4544b46ccbad581">_UART_CTRL_TXDELAY_TRIPLE</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc4b67940676ad421defae613af72090c">UART_CTRL_TXDELAY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_DEFAULT &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc546de41c486d9f284f82c7ed655fc8d">UART_CTRL_TXDELAY_NONE</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_NONE &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd6befa391e3ed75cc3618c3982af7cf3">UART_CTRL_TXDELAY_SINGLE</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_SINGLE &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9059ccfe1acdc4aa6a9d0a494f75942d">UART_CTRL_TXDELAY_DOUBLE</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_DOUBLE &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7abe73aec733924ae9b98cc7562153e3">UART_CTRL_TXDELAY_TRIPLE</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_TRIPLE &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g33b4d5e1553b95dfae3a07e1786c1826">UART_CTRL_BYTESWAP</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd89bfa51b970ce2569787da8bfc316ce">_UART_CTRL_BYTESWAP_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g601a50bf609bfd84b19b9f37397cbe61">_UART_CTRL_BYTESWAP_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g25b83e8172f95662ae585f7b2a615f7f">_UART_CTRL_BYTESWAP_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4e0baa86ba0336f831c9c20ceb739460">UART_CTRL_BYTESWAP_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_BYTESWAP_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gac9301df33bfd12ace1f8e1ed3c7f477">UART_CTRL_AUTOTX</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 29)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9bbc2339154674c26bf014627b30cadf">_UART_CTRL_AUTOTX_SHIFT</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge568dd712e6a98d46facec845bcd4717">_UART_CTRL_AUTOTX_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g80885e0386f51a0f9ee3456a2f481847">_UART_CTRL_AUTOTX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g251a219453df4e0cdef6968e736435a0">UART_CTRL_AUTOTX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_AUTOTX_DEFAULT &lt;&lt; 29)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb1e1ccdc617bd7ff80c024bef98aa904">UART_CTRL_MVDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g84f7cb26555c49bba316fab55098c0b1">_UART_CTRL_MVDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb2cf7cefb2aeea9cf2f6e05b5d04b421">_UART_CTRL_MVDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2f9f112c7023b35036e5e013be21a195">_UART_CTRL_MVDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb8c778e4da139d3a833c8783b790fc87">UART_CTRL_MVDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CTRL_MVDIS_DEFAULT &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc484a539e31a62e7dcaedfa632e8d564">_UART_FRAME_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00001005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#geaaaf90e149134610ef9d13eaf033cd1">_UART_FRAME_MASK</a>&nbsp;&nbsp;&nbsp;0x0000330FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g30c67c73fbf3a5b513188d83d8a92e0b">_UART_FRAME_DATABITS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g11dc8e247908fa346b4e9076c4c9a0bd">_UART_FRAME_DATABITS_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8dfe8e5e5e7175a37bba5e0375a10f72">_UART_FRAME_DATABITS_FOUR</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5e6a5d9a02823fbe377682331735dce0">_UART_FRAME_DATABITS_FIVE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g912a88d276da6dcaaf629eccb4cc343d">_UART_FRAME_DATABITS_SIX</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc8403ad93d8fef593cdf66ae9ed438ea">_UART_FRAME_DATABITS_SEVEN</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1364d02f952f4ea415d6ec328cec350d">_UART_FRAME_DATABITS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g98a0d1f4ef6bdc71eb1264c1b94fbe65">_UART_FRAME_DATABITS_EIGHT</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g304b234752c32596df08572a6fc5663b">_UART_FRAME_DATABITS_NINE</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2a9010135123d4866e60a50b13071511">_UART_FRAME_DATABITS_TEN</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5bf557ee1b2316cdfdfc4446dfd546ed">_UART_FRAME_DATABITS_ELEVEN</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1dab8c32463df00296c2b3fec2cfa17c">_UART_FRAME_DATABITS_TWELVE</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g73902faf767c099460c58f29f46bdc93">_UART_FRAME_DATABITS_THIRTEEN</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf87fdee66957a302263315bd66501d68">_UART_FRAME_DATABITS_FOURTEEN</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf06dfc29071acaff46bd54c6f5cb3d49">_UART_FRAME_DATABITS_FIFTEEN</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6e8dee1b42976d023830d9237645a210">_UART_FRAME_DATABITS_SIXTEEN</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge436617ecc72fc37490161aa5eb61d19">UART_FRAME_DATABITS_FOUR</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_FOUR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb01782efda76c168f22013fe4b45339f">UART_FRAME_DATABITS_FIVE</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_FIVE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb8316b7f891d81a85e8d1cd3ee3fcf0a">UART_FRAME_DATABITS_SIX</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_SIX &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g81ff24a12f999f5c1ff2d07540fa3be5">UART_FRAME_DATABITS_SEVEN</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_SEVEN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1d28d3095859011da535a6e27790ac67">UART_FRAME_DATABITS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd2606f5c105ae7381de10884fc73772a">UART_FRAME_DATABITS_EIGHT</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_EIGHT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0480bee57da5cba1c9dfeae4c1a14aa6">UART_FRAME_DATABITS_NINE</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_NINE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcccfad0ea1386a862f5dd2ab0963471e">UART_FRAME_DATABITS_TEN</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_TEN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6545c03629bfe4d4808bb4d71b41a092">UART_FRAME_DATABITS_ELEVEN</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_ELEVEN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5de1ebca9c1f6577dc357421239c6b12">UART_FRAME_DATABITS_TWELVE</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_TWELVE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1aeabcb3a1ce8d9e8f1c206c0588271f">UART_FRAME_DATABITS_THIRTEEN</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_THIRTEEN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8ee410cd6029860081149facaca6cb78">UART_FRAME_DATABITS_FOURTEEN</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_FOURTEEN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaa37066792f00159be62be5d70c230c9">UART_FRAME_DATABITS_FIFTEEN</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_FIFTEEN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4400290e0f43a7d6cafb4753e6dd1145">UART_FRAME_DATABITS_SIXTEEN</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_SIXTEEN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7866dc73649bb27fb9f697228f2abbf4">_UART_FRAME_PARITY_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge1e288e1cd05b000cc8bdd774d8c78df">_UART_FRAME_PARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x300UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3ab7b43cc49be8dbb378e566b289a152">_UART_FRAME_PARITY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g684925f7ff8a0e7b9f50046fff7551fa">_UART_FRAME_PARITY_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8fb5d9f0e630a66f920e1a7606be1567">_UART_FRAME_PARITY_EVEN</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g38571f92dd163ed184616450dd4cd27b">_UART_FRAME_PARITY_ODD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6afe9ca4d8a88ededcd23316b0d21acc">UART_FRAME_PARITY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_PARITY_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc063e5d3803e390017514e680f2a5b71">UART_FRAME_PARITY_NONE</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_PARITY_NONE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g99c6cc54d8c00afaa13ce03c152abce8">UART_FRAME_PARITY_EVEN</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_PARITY_EVEN &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5d39475c3f3b68aad2639882ca342611">UART_FRAME_PARITY_ODD</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_PARITY_ODD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2bb4ce5f79bf078e8d7ca1cbfa65c88d">_UART_FRAME_STOPBITS_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3ebebf2b11bbb048bb9a5417320e717d">_UART_FRAME_STOPBITS_MASK</a>&nbsp;&nbsp;&nbsp;0x3000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g325d2754970042d912b426288d774bd1">_UART_FRAME_STOPBITS_HALF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g887cb4ada3a838ce4821820ef0336fbe">_UART_FRAME_STOPBITS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc0de2bed1625b36dcd1ec7653b77d5ef">_UART_FRAME_STOPBITS_ONE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#geea3712bca9b17ddd9e9f103c66104b1">_UART_FRAME_STOPBITS_ONEANDAHALF</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9c8657ac1db3b4f6a2189e4e5bea24c3">_UART_FRAME_STOPBITS_TWO</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbc080b214400b28d38a9a2b842d0aa98">UART_FRAME_STOPBITS_HALF</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_HALF &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3606f800cc0ea734538b18c52b217c8d">UART_FRAME_STOPBITS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g06f49c8b2c858b6e2563c760931a5fb1">UART_FRAME_STOPBITS_ONE</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_ONE &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb8547e8dd8e89cd303da1b7c72a9f50e">UART_FRAME_STOPBITS_ONEANDAHALF</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_ONEANDAHALF &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga317f1d962c775bb7f9b633cc849704f">UART_FRAME_STOPBITS_TWO</a>&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_TWO &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5144f4c41427c05d9f9f382f4f6660cb">_UART_TRIGCTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gee24924fb704638587ff391266320bde">_UART_TRIGCTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000077UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g05a641ed94cd631eebd73aac4e74f877">_UART_TRIGCTRL_TSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g06e925efbbc10926f332a75f2a992cef">_UART_TRIGCTRL_TSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcfcf4ed67a35bad57b694fb1c4f07ef2">_UART_TRIGCTRL_TSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g10e36596b08006f6b6e5ed1700b9112b">_UART_TRIGCTRL_TSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g363327aaf8f634445fec993dbb251fcd">_UART_TRIGCTRL_TSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8ca40a08dc17f5d028704d4ed14dac1c">_UART_TRIGCTRL_TSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdd93464c23659ff3dce0b748289de7be">_UART_TRIGCTRL_TSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1a5bd26dd614bff515bd536ff16ab972">_UART_TRIGCTRL_TSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5ac1cf4c5c44b3e556b641bcbbd01de6">_UART_TRIGCTRL_TSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb6db89177d11d25191db92f439e002fb">_UART_TRIGCTRL_TSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gda050b80cf42de2a5b119823f83b4855">_UART_TRIGCTRL_TSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g84df764f002db4f4d5bcb5a56698a1d7">UART_TRIGCTRL_TSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g53998fefadd720abf0d07fdf706fcb28">UART_TRIGCTRL_TSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g788958c5025c21e616d802aa66be09fb">UART_TRIGCTRL_TSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga16dcb59c62a8d5cdf6d6d16822054c1">UART_TRIGCTRL_TSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd6167f5847f851fc80f086f5c093ecce">UART_TRIGCTRL_TSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g758d1e747cd79a85dc5f4aabdc7d878e">UART_TRIGCTRL_TSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g81ac3a7aecbf2c1a55bedefce26915d3">UART_TRIGCTRL_TSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf088e686000a65944de7a2775f9ab3be">UART_TRIGCTRL_TSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcf3f8852af3a8d0b6405f2628ed23936">UART_TRIGCTRL_TSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g38a4dc6b03f50181fc4fa698d9666f5a">UART_TRIGCTRL_RXTEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gecceefc3af0d66b9c3166d6c917f1093">_UART_TRIGCTRL_RXTEN_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5903ab7a24061d353eb4ed23637880d0">_UART_TRIGCTRL_RXTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g846a16276d10fdc9c1be6a62774a3d45">_UART_TRIGCTRL_RXTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbbb640bdff72f62d1fffe1aa9e26c111">UART_TRIGCTRL_RXTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_RXTEN_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge1edd23d1e0b489c3b270cfe2ca1ecb3">UART_TRIGCTRL_TXTEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5b0342ec51926f2bfbd04e8b078feddc">_UART_TRIGCTRL_TXTEN_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf2dac1bee3b0b5c53962c0da94558078">_UART_TRIGCTRL_TXTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge20e6a95dfe804f526f0dad8e2040540">_UART_TRIGCTRL_TXTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g11f94fc25ca6105c00ad06f48df69b94">UART_TRIGCTRL_TXTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TXTEN_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcdb2b3c62d1b4516f2605e20d11cb408">UART_TRIGCTRL_AUTOTXTEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8454ca0b26e0b394f68d2a9b059dc363">_UART_TRIGCTRL_AUTOTXTEN_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbde519f56b0ad151a283b453d4ef1226">_UART_TRIGCTRL_AUTOTXTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf1452d88308f80d2d50f8d5b4f141bfc">_UART_TRIGCTRL_AUTOTXTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g506412057909c11c17abd9a5c02b3952">UART_TRIGCTRL_AUTOTXTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_AUTOTXTEN_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd248ea65cf98dd48fc1ce595092c21fe">_UART_CMD_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4f5fd1de480ec399f1bedfa26514feee">_UART_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1809aec703698ecb2e37192040368110">UART_CMD_RXEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g406d34d5e5a0d79e38fce0c8a63246c3">_UART_CMD_RXEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5b1e3b3af274d7c39c5f2292ec9841ad">_UART_CMD_RXEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9747b8997937fe7f574906172cb3e160">_UART_CMD_RXEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g62e0baaefc326d0e652d602d48f87f9c">UART_CMD_RXEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_RXEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf34ceb9b51c98190a38776eeaaf53533">UART_CMD_RXDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g010739b91ea824cbc01a1bff806dce7f">_UART_CMD_RXDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g636032543de7a0acb0376eb6cbe84897">_UART_CMD_RXDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb32d66f31d3e8990bc22a0e5193174fa">_UART_CMD_RXDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g559b152b94d9128f6113066bc10c1861">UART_CMD_RXDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_RXDIS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga54833a033525ddcefcb7989f481b0f7">UART_CMD_TXEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8bf1cfbac64fbef930ae7b5584ee5887">_UART_CMD_TXEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdd59f6155c757378fffb30ef9fc28e64">_UART_CMD_TXEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga50032c412ce9b410682624b1174f34c">_UART_CMD_TXEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd1ec3f06bb2703ee4b2d8c45e71fa17e">UART_CMD_TXEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_TXEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g69dbc962e73dd3eb7005b9884ef6c14f">UART_CMD_TXDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9962f8954a13db108af98aa176de6305">_UART_CMD_TXDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge0a3a79a9f007fab2015b8c89d3fe081">_UART_CMD_TXDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb3c4836ac6b24fa084ad33b576572817">_UART_CMD_TXDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gde535166df5906b7b2b5a0477e12dffa">UART_CMD_TXDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_TXDIS_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g61e7b48c8bba14d98848e55ff7cbee10">UART_CMD_MASTEREN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gebf0d12bd80edc9b17bc41d104bffc3c">_UART_CMD_MASTEREN_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4b4407900d30e01fec709bea436bdbfc">_UART_CMD_MASTEREN_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g85bd9cccc313f623fbef180ffec2f30c">_UART_CMD_MASTEREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5f478ef98e4e0ffab393b488da73c67a">UART_CMD_MASTEREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_MASTEREN_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc16ff954523864ed66965657f65d9ccb">UART_CMD_MASTERDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gac9bea8f30a95cead5a8627af1343bdb">_UART_CMD_MASTERDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g728924d6aaa4cf9867b25a18886e4a4d">_UART_CMD_MASTERDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8faf227294e3a0ce1f500bdb6a159d29">_UART_CMD_MASTERDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7a4f8fe4dc393f883e6564288a12ba95">UART_CMD_MASTERDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_MASTERDIS_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9dee41407001a37461d3cf33cdb25a2b">UART_CMD_RXBLOCKEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3b7e0432bda8cc5d0bc234a86d3a46b3">_UART_CMD_RXBLOCKEN_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0668c6eb46c81544daccff7f3db28049">_UART_CMD_RXBLOCKEN_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g05dcc39aa4ea6da7c6a0cbabe24b9325">_UART_CMD_RXBLOCKEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc7578b802928ac10633d5989de1b2802">UART_CMD_RXBLOCKEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_RXBLOCKEN_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g176df01b112c09eaacb8abb30be1c5db">UART_CMD_RXBLOCKDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g81282f3d332288677c709a03d6276ee5">_UART_CMD_RXBLOCKDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc19c278cfe4fc9e83862aa60d7e07016">_UART_CMD_RXBLOCKDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5d18e0a3a6f930dd96d452fec2a40fae">_UART_CMD_RXBLOCKDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0ce7842b026932278aa890bbb4de45d1">UART_CMD_RXBLOCKDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_RXBLOCKDIS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc52981b811a78f9e1a826a1afc29197d">UART_CMD_TXTRIEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g00f420a9d5d5b3f4b4469f6d01f7e569">_UART_CMD_TXTRIEN_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb79590e8fd0227921d7322d10177651b">_UART_CMD_TXTRIEN_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g60805fd3fef0dee8e9f2fb00c40280fa">_UART_CMD_TXTRIEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd6be8f71bb405bde2916d56bf70ea9e9">UART_CMD_TXTRIEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_TXTRIEN_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g212589382d09f45bd0d8024c1b5f47bc">UART_CMD_TXTRIDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0fbf7e64ee26f3ddf03ce784949708bc">_UART_CMD_TXTRIDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2f03a0e1d5c6bc28d8045dadb1c4cbd3">_UART_CMD_TXTRIDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0dc128c9f830982c847251819eb8b018">_UART_CMD_TXTRIDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb619d62d8d173fddc81ecb00db054660">UART_CMD_TXTRIDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_TXTRIDIS_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4e93cd0d90a878f711ba023c725e5b5f">UART_CMD_CLEARTX</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g23180599d1aecdba63443b707a78ac4d">_UART_CMD_CLEARTX_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6b5cc44437fba26a3cf05a19a59fecfb">_UART_CMD_CLEARTX_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g263456414bc0b39da137eae6856c4c9f">_UART_CMD_CLEARTX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7c6447781250fb6ca07e983b4f84d264">UART_CMD_CLEARTX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_CLEARTX_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g087a9f381d2a298ecec16ace9c1d41c7">UART_CMD_CLEARRX</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd3a318af88b27ba0c1cf87c974a23318">_UART_CMD_CLEARRX_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3944ea8aadee072c032a8cd6ca9a9166">_UART_CMD_CLEARRX_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9b47f31d63b9ed326eca7bbe68d749dd">_UART_CMD_CLEARRX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9c342d0d1b2a9d894ca48629e2844194">UART_CMD_CLEARRX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CMD_CLEARRX_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdec3866f4409ad404da8dc022a1fc812">_UART_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000040UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g88e6a9329056c470a77580203ddd9730">_UART_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf9749a9f30a116c44a7a5f4778a30b2a">UART_STATUS_RXENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g34438351fa6b6f985f506c8eb2ed5387">_UART_STATUS_RXENS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbc3b0f540314a56f2c2453dca27b89c0">_UART_STATUS_RXENS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6e411ec8cdd50086ef1a28fd0c84daec">_UART_STATUS_RXENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7f23dc27b60a7b1cc5bfe932f4d77479">UART_STATUS_RXENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXENS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga0c2224c08c2029aaa71e55749b187d4">UART_STATUS_TXENS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g22bf1afd4cd565b2dca2be01a64c477a">_UART_STATUS_TXENS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g172b82891278902411f6ddbb96042d54">_UART_STATUS_TXENS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3dcbd4c852f1de67d0d14b5ff70c8c49">_UART_STATUS_TXENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc768e90c474cf803f0028486ec97141e">UART_STATUS_TXENS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXENS_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g163f9679c45590d099dcd2205cbe8ca4">UART_STATUS_MASTER</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g65f5bc10a10877f3323079c0e410631a">_UART_STATUS_MASTER_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5086e43c3a6309a9b578455870c7aa98">_UART_STATUS_MASTER_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g70da8b753a6bc2ead7b2c8416e543db6">_UART_STATUS_MASTER_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbe295af4b79350c6fb3fedee471b4b6a">UART_STATUS_MASTER_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_MASTER_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0c0fda99ca12a9d2ebf162e672456535">UART_STATUS_RXBLOCK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g347c8225f27770c6fd11b9c5abc16724">_UART_STATUS_RXBLOCK_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcd90cf7562fe29b00a769ff0a151f809">_UART_STATUS_RXBLOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge767dd897f90d04d5387ee451930241a">_UART_STATUS_RXBLOCK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g89c55effcbdeb446a6ead8700ea38e96">UART_STATUS_RXBLOCK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXBLOCK_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3de7bcbcf4b013e713481ad3a6b31c8d">UART_STATUS_TXTRI</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9135a9c35f35022cfc7beb9422f49ecc">_UART_STATUS_TXTRI_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g252d84a4085c6ecc3db593cc90382d7c">_UART_STATUS_TXTRI_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g70e293b150a45fc2f1935eaad867ffab">_UART_STATUS_TXTRI_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g165e889a073d7dbaf08158b48c3376cd">UART_STATUS_TXTRI_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXTRI_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga944028307dbad5181a2909a8676414f">UART_STATUS_TXC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8e1d413139ff36272ac2b1af0a58246e">_UART_STATUS_TXC_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g16f369d6c6504d41dd3ebe3bde9d24bd">_UART_STATUS_TXC_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2b6baa1d86c30f988d51bbb171aa8c14">_UART_STATUS_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g98e7dbb264a2aae2d4f6fdd55a77c0ed">UART_STATUS_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXC_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g36aacbcdbbc42c63151b7b8a3a6d4e79">UART_STATUS_TXBL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g94d64403183195c6598064100074fb07">_UART_STATUS_TXBL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g31bfdb834874a1deb7fbd708410ddab0">_UART_STATUS_TXBL_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcedcc07595d1a0e9ca246807c09f8169">_UART_STATUS_TXBL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga4689c834d3c785fe9f94c7aeb20ab27">UART_STATUS_TXBL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXBL_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3cafe042a1d5edfae0230d77f63c61c6">UART_STATUS_RXDATAV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gffedeb40d9d226827b45356638451735">_UART_STATUS_RXDATAV_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g100059db4dfb8d065b8a5e9181070eb1">_UART_STATUS_RXDATAV_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g272b0b1c2156a6da6038ff2c59c8ac99">_UART_STATUS_RXDATAV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaab71d6c3546c83b9244c3dbc0d19280">UART_STATUS_RXDATAV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXDATAV_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g11ae809ef55ccad5b53184800d2c8b09">UART_STATUS_RXFULL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2f20a1db9bd389508a11312cc6a1e208">_UART_STATUS_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga756e4bf84d1510807773fc700dfe834">_UART_STATUS_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g781f1fd4530a6419276359516f7d7c94">_UART_STATUS_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g87e0e6c6a6218f569e3e1dc30de7dcd1">UART_STATUS_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXFULL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf58a129e17569789b349cb6db91ae76e">UART_STATUS_TXBDRIGHT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g38d512bbf648e15ed5367309014ee7fe">_UART_STATUS_TXBDRIGHT_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0a48fcfcec2628adf4afa536120fbaf8">_UART_STATUS_TXBDRIGHT_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1a63d7c0f234a6ce398fc5ef2f9a5f7b">_UART_STATUS_TXBDRIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc9e10a439028cef62112985832e0469d">UART_STATUS_TXBDRIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXBDRIGHT_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g484130ca1f20470150c18ea307991095">UART_STATUS_TXBSRIGHT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gac7631af33570e9bd74ddfa437216c48">_UART_STATUS_TXBSRIGHT_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g47adab32c6d86b467f1c0050d23b7091">_UART_STATUS_TXBSRIGHT_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gedee2718e8c552ff47f1e2a0fd30f35d">_UART_STATUS_TXBSRIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbf4b1baaeb591486b99356621080ce61">UART_STATUS_TXBSRIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXBSRIGHT_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g085b8ed18aa86c777e8f7bf7359acfda">UART_STATUS_RXDATAVRIGHT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf1aeba240c2eea8c2fc75a1cd7085a10">_UART_STATUS_RXDATAVRIGHT_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc1ed02fce9391daccadaab6e8f0d43f9">_UART_STATUS_RXDATAVRIGHT_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1d0a88ece5b19d5c58ed74162d52c058">_UART_STATUS_RXDATAVRIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gae797a9e5d1717eace2228dfdda99ed2">UART_STATUS_RXDATAVRIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXDATAVRIGHT_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g63e69b0a4e32352e62e4e6bea136883f">UART_STATUS_RXFULLRIGHT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4116e7ecbd76080160226bbce6fd2913">_UART_STATUS_RXFULLRIGHT_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge420eef5bf5caf2a31e8e57a273804e8">_UART_STATUS_RXFULLRIGHT_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0177a134133cae49c53cc3bebc9757f6">_UART_STATUS_RXFULLRIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7536a6bd050061e08adc238c8d0b12a0">UART_STATUS_RXFULLRIGHT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXFULLRIGHT_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc3a3ab4424326c0fffc0a0c02dd297d7">_UART_CLKDIV_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga8ad6f38bc3cf8ecaf8ebc09c8e57ad5">_UART_CLKDIV_MASK</a>&nbsp;&nbsp;&nbsp;0x001FFFC0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g719843b4039b9a4831fb953c9d1952c8">_UART_CLKDIV_DIV_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf04118ded8ce8d8f7e974fe6f5ff159d">_UART_CLKDIV_DIV_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFFC0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd7a6bbffc81e0b620c2e3beeea19e081">_UART_CLKDIV_DIV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbf752ba3b5ad81c90b796bed6136f2ab">UART_CLKDIV_DIV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_CLKDIV_DIV_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g595294d861d91ba12598e2efefb530c2">_UART_RXDATAX_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g28d70a90ed6086458a6815f8ca0863b0">_UART_RXDATAX_MASK</a>&nbsp;&nbsp;&nbsp;0x0000C1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g68c3c85e4de60a319129631960ae4bf3">_UART_RXDATAX_RXDATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb28c217850257300d3df6e24978d08a9">_UART_RXDATAX_RXDATA_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaa208bb547990f948a2f339d49611a25">_UART_RXDATAX_RXDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6928c1d45dd3ffea7dc2b9504833cab5">UART_RXDATAX_RXDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDATAX_RXDATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd0affb0907ef2e7fcf950d3a0b38a0cb">UART_RXDATAX_PERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf963f37365f114637350866f7a0b0d6c">_UART_RXDATAX_PERR_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g899a5b07aff22d110bd37f79fb88b83d">_UART_RXDATAX_PERR_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7b1328486caf167d81d18cf1bb0ce42c">_UART_RXDATAX_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf2d9bab2c512af65bf160e8d76103f4f">UART_RXDATAX_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDATAX_PERR_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g494a2607654dd14c0594a5bae97c3b84">UART_RXDATAX_FERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga7e3afab52d2f44e99b4234922e92978">_UART_RXDATAX_FERR_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd551485361a7e552b792f8449060100d">_UART_RXDATAX_FERR_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga69a9282c3705c7812ca0aa434c75a3b">_UART_RXDATAX_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb18e228f5d4fecf05bea9ce74917ff58">UART_RXDATAX_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDATAX_FERR_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g546d79718794a39fc225424047e462a3">_UART_RXDATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8e31ff7a47303012f61db9e6e3e45af2">_UART_RXDATA_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge18e66dbe8147af22f5837855cc43047">_UART_RXDATA_RXDATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4cad7ae70c016c7aa7231f3b5b870c82">_UART_RXDATA_RXDATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7ac92e3d287c5f25b22e2afe92c65b4b">_UART_RXDATA_RXDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcc0614ea5944587a32745bb184139c15">UART_RXDATA_RXDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDATA_RXDATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge23ea0041feb5ea8f89bbe0b52f134ee">_UART_RXDOUBLEX_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g52f9b5603fce2abd20802cf4991e84c8">_UART_RXDOUBLEX_MASK</a>&nbsp;&nbsp;&nbsp;0xC1FFC1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbfa479bd60d67b16e453d4d731702571">_UART_RXDOUBLEX_RXDATA0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd3574a371a33194aa28c660040fd9bdd">_UART_RXDOUBLEX_RXDATA0_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga19896b4e3c79e82b5811c3d950c42ef">_UART_RXDOUBLEX_RXDATA0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g52640914cf67ccca20df535624beff27">UART_RXDOUBLEX_RXDATA0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_RXDATA0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfb0bc5cb65d2c1167f428e0ec3ef4e41">UART_RXDOUBLEX_PERR0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge63425fcccb7550cf03680b80a3b7567">_UART_RXDOUBLEX_PERR0_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gab19ecc19d6d5b89e79663d345cece80">_UART_RXDOUBLEX_PERR0_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga8a6cd006b6effa9f0c7aa8bcadf686e">_UART_RXDOUBLEX_PERR0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g781f1eba0b6db71cd1997f40cbd95a48">UART_RXDOUBLEX_PERR0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_PERR0_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g49eea1e7272c8a7ceae876d6d78e0799">UART_RXDOUBLEX_FERR0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf2ad60884f32c0665dceb9aa89ade1df">_UART_RXDOUBLEX_FERR0_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gec686258449c18786d40e457fea2820f">_UART_RXDOUBLEX_FERR0_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0f0bd878338d447d6194c9649fda8938">_UART_RXDOUBLEX_FERR0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gffda0e13e652cfdb308204e05a7ad151">UART_RXDOUBLEX_FERR0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_FERR0_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb4ff660d487fb21dd3f1cff52fd716cb">_UART_RXDOUBLEX_RXDATA1_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0ab200138fe69fb4626f9cc8dc86cd78">_UART_RXDOUBLEX_RXDATA1_MASK</a>&nbsp;&nbsp;&nbsp;0x1FF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4942a941ccc461c50bd7d85cb5111dda">_UART_RXDOUBLEX_RXDATA1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g02a16bca629b277d3b0bf4bc29ba5299">UART_RXDOUBLEX_RXDATA1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_RXDATA1_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g03ab3cd213b77c023427fcd1940f6d42">UART_RXDOUBLEX_PERR1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g36859246f0ae2475cd74f4db5f95258a">_UART_RXDOUBLEX_PERR1_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5d723b00059b374054062c293ef23e88">_UART_RXDOUBLEX_PERR1_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga27a1e07713f93f1912ff4ca9fe57608">_UART_RXDOUBLEX_PERR1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g98f809641e5bf841346c711b10ff08cb">UART_RXDOUBLEX_PERR1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_PERR1_DEFAULT &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc5860c1b4a37eec3367687c6a31276e7">UART_RXDOUBLEX_FERR1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g913c20892cd39acec3ad40152c5b19cb">_UART_RXDOUBLEX_FERR1_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g93964961171a8f30e456df28a5694065">_UART_RXDOUBLEX_FERR1_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1cdd8e434a7e50aa4090844913a558a9">_UART_RXDOUBLEX_FERR1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g68c2a17a12232dbd7f42cd46f43d1141">UART_RXDOUBLEX_FERR1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_FERR1_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gade3ac5f806b4ac00baf8154d6e7d48b">_UART_RXDOUBLE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd921fcd4d1c53013b4f3581bfc8b0a73">_UART_RXDOUBLE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g016f9ca677634a1ae14bddda80bbdda5">_UART_RXDOUBLE_RXDATA0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb5c09e71bd28ed30acd6a7462c03117c">_UART_RXDOUBLE_RXDATA0_MASK</a>&nbsp;&nbsp;&nbsp;0xFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga1ee12b0858a661c1ce10977ef5e10f3">_UART_RXDOUBLE_RXDATA0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0b5049bef1a27f08c1453d31437f7784">UART_RXDOUBLE_RXDATA0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLE_RXDATA0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd94e8b0cd3dddf3263bc33d4d2de8c75">_UART_RXDOUBLE_RXDATA1_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbb2caa15fe4aef4508f4dc446a5b600a">_UART_RXDOUBLE_RXDATA1_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g406f890c7da80bb53887c4df32c93669">_UART_RXDOUBLE_RXDATA1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3eadc2a36ca8a36d8b349dea6c75f369">UART_RXDOUBLE_RXDATA1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLE_RXDATA1_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g85a2282f3c69d5430196cc4acb264cc1">_UART_RXDATAXP_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdab4a5689a5ed8012d2e1e3d43991a07">_UART_RXDATAXP_MASK</a>&nbsp;&nbsp;&nbsp;0x0000C1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gea564845668b256529e3b053e361cb8a">_UART_RXDATAXP_RXDATAP_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g194db9becfda92ac51f156b85e91b21f">_UART_RXDATAXP_RXDATAP_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6693013fc8b4bc78fe7ecf31a9bcb302">_UART_RXDATAXP_RXDATAP_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g36d0e5392f7c3dcd415ec26541674956">UART_RXDATAXP_RXDATAP_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDATAXP_RXDATAP_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge361b4521766b1f71c362cda0d913c78">UART_RXDATAXP_PERRP</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga271e73f1273d5889316e1b58ecabf6c">_UART_RXDATAXP_PERRP_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1a36be71d27a1c63ff7adf71769c16fe">_UART_RXDATAXP_PERRP_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7d5dfba5deac15d5306225fd01fbdb0c">_UART_RXDATAXP_PERRP_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g477b3f9d60d6bd5837c461ac258563e0">UART_RXDATAXP_PERRP_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDATAXP_PERRP_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5367c7fb7fa1ccf76cf68526ab210b1d">UART_RXDATAXP_FERRP</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1e7449b0eaf7dbd4cab521a447e322a5">_UART_RXDATAXP_FERRP_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0453ae0afc91bdece9b14db02bab95e8">_UART_RXDATAXP_FERRP_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g549b2578ca2f341128edc8a1a61bcb49">_UART_RXDATAXP_FERRP_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g202fd772c1f629129edfbbd5f093d643">UART_RXDATAXP_FERRP_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDATAXP_FERRP_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g701d8a91086cfaf92a25d8c1265513dc">_UART_RXDOUBLEXP_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g92f0fa98ed65b0c8b45117e128409c44">_UART_RXDOUBLEXP_MASK</a>&nbsp;&nbsp;&nbsp;0xC1FFC1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g38573e4fbb954ac001f90ac23d749d13">_UART_RXDOUBLEXP_RXDATAP0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3585ec32295a58e7079e157788eed11b">_UART_RXDOUBLEXP_RXDATAP0_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0600f626bf33be5ac675ac597654f2b5">_UART_RXDOUBLEXP_RXDATAP0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8334f89ff2bada3923fe96c339eeaf5a">UART_RXDOUBLEXP_RXDATAP0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_RXDATAP0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5f649fc5db13dcc06ef5ffda2c9395b6">UART_RXDOUBLEXP_PERRP0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3218441f9d6184e58737fade721cf7b2">_UART_RXDOUBLEXP_PERRP0_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3942c69020ab1848512ae73a994a7450">_UART_RXDOUBLEXP_PERRP0_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g84c4b920a6cd8079a1362437d687de59">_UART_RXDOUBLEXP_PERRP0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g097ebb60a7e8998b74623d46a9e20fbc">UART_RXDOUBLEXP_PERRP0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_PERRP0_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga2917744aaa14b4430f44423b42d618e">UART_RXDOUBLEXP_FERRP0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaa3d9b42bd2a9517314e37f725bde2c0">_UART_RXDOUBLEXP_FERRP0_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0fa0ad48866cb2a43fe9ddb2782b582b">_UART_RXDOUBLEXP_FERRP0_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g076ffc11322bb2b69544a7a9cdfa1fde">_UART_RXDOUBLEXP_FERRP0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g270339ea789d8db4114155e696736fc8">UART_RXDOUBLEXP_FERRP0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_FERRP0_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf9ba5fe8907755972e8acf2d08ff40c9">_UART_RXDOUBLEXP_RXDATAP1_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g88b5316af13b24aa45cb0a2f75c0e5f7">_UART_RXDOUBLEXP_RXDATAP1_MASK</a>&nbsp;&nbsp;&nbsp;0x1FF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge9b697ab157b0b9976930a02a397841e">_UART_RXDOUBLEXP_RXDATAP1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g152a2b71af2eab4125d0c3c00d17cfe5">UART_RXDOUBLEXP_RXDATAP1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_RXDATAP1_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd254ee15ea89b70bc567ad48b896fe7b">UART_RXDOUBLEXP_PERRP1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2bbc41f04fdd6fb55009699bbb660e63">_UART_RXDOUBLEXP_PERRP1_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g436fbe5ba1c112ce6331320506353988">_UART_RXDOUBLEXP_PERRP1_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfbb190e9815728f530dca8f7e0e462b0">_UART_RXDOUBLEXP_PERRP1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb5cc597ff7f6dc46435699a1116e6959">UART_RXDOUBLEXP_PERRP1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_PERRP1_DEFAULT &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g06bd60ac7738926c12b047eb33bdf3c8">UART_RXDOUBLEXP_FERRP1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g37c9aacef05cc47a10a60368880e6460">_UART_RXDOUBLEXP_FERRP1_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gee8479fc261ad8702c1b168221dcbbfa">_UART_RXDOUBLEXP_FERRP1_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g25b28bba3f416ee6870be76b428b7aa1">_UART_RXDOUBLEXP_FERRP1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1e32546181bab5b2496f7b2cf28f7d6e">UART_RXDOUBLEXP_FERRP1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_FERRP1_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdcb8868d8f8cc2dc6fe078b46de3ffe0">_UART_TXDATAX_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbc06bdc563cb2cf9563b00e5999152ac">_UART_TXDATAX_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F9FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g361cb7f2368cbf242a1e19c298ab71d5">_UART_TXDATAX_TXDATAX_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2733a6e079b0b2fecbcfc938b6b52846">_UART_TXDATAX_TXDATAX_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g50112027f227dec6353c8d8e703eacb3">_UART_TXDATAX_TXDATAX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g13cc6083ddb771726158006b400477ea">UART_TXDATAX_TXDATAX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_TXDATAX_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g592969e703bf427566b7e0262e1100ca">UART_TXDATAX_UBRXAT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6407d84c6cd35531e17d0b95c5bf1770">_UART_TXDATAX_UBRXAT_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcb52757e9a275e384f84506d9fdfe87d">_UART_TXDATAX_UBRXAT_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6b75a1aa36156d6693b4839ba9813951">_UART_TXDATAX_UBRXAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaca0b0f4a754ea44d48d8c4a8665c483">UART_TXDATAX_UBRXAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_UBRXAT_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g205adc63b2efee8c454a0c5e85ac694c">UART_TXDATAX_TXTRIAT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g379c885667f85abba20ff0d1c8a7eb08">_UART_TXDATAX_TXTRIAT_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g72bbaf4a4d7f94930aa133a238c68cd0">_UART_TXDATAX_TXTRIAT_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf095d071b0fda103c8f3c1e00628a16e">_UART_TXDATAX_TXTRIAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb7174e56f791196a1b86975a84ea0c03">UART_TXDATAX_TXTRIAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_TXTRIAT_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4f17e38242d8d4b95bc0a2e3609278a5">UART_TXDATAX_TXBREAK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc3a405ed83e732dba5bb9c488a66140e">_UART_TXDATAX_TXBREAK_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5706bf22a1654dd3ff7ea3c5770d9169">_UART_TXDATAX_TXBREAK_MASK</a>&nbsp;&nbsp;&nbsp;0x2000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge817eb6af11839c780feec22d71ca7db">_UART_TXDATAX_TXBREAK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g67f8da41b7320dd68acd12126b097395">UART_TXDATAX_TXBREAK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_TXBREAK_DEFAULT &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g32a95f5dc42a3b67e28d9b70f35bb121">UART_TXDATAX_TXDISAT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g494499999617fd07f166ddf3bdd745ed">_UART_TXDATAX_TXDISAT_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbfc60e881451cdeae6b61fd5334f367c">_UART_TXDATAX_TXDISAT_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga728dad15060085f350f23645e37d91f">_UART_TXDATAX_TXDISAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g710761e0896c99ff816d7cefca1799fe">UART_TXDATAX_TXDISAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_TXDISAT_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g07c04555adc1fa61585625a4d19f161c">UART_TXDATAX_RXENAT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g99ee315cd7d39a01b65fe79f200e8526">_UART_TXDATAX_RXENAT_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9610ce108ab65fcd33c680402af66a46">_UART_TXDATAX_RXENAT_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4cfcd7f1c795612b85eea779e6fdc48c">_UART_TXDATAX_RXENAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2177d730674a0f20b5f015f108514110">UART_TXDATAX_RXENAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_RXENAT_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga18cd55c56b64f150123c3a9eb05a8e0">_UART_TXDATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf6800b7bed91d206e11c1efdd5176776">_UART_TXDATA_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6b073009e7dacdd01b5b39cf79ceb93b">_UART_TXDATA_TXDATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1026735d25192b0048cc366bca3c48cc">_UART_TXDATA_TXDATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g17c997a497207f95e211531728a8a713">_UART_TXDATA_TXDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge4500140a814779c74a4347b82f7e85c">UART_TXDATA_TXDATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDATA_TXDATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g36f9eee0c3f3d945cba80bba2418f1a4">_UART_TXDOUBLEX_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd137710a35dddb413507f4400584e490">_UART_TXDOUBLEX_MASK</a>&nbsp;&nbsp;&nbsp;0xF9FFF9FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g781e42ce271231900b9ac9e363562d3f">_UART_TXDOUBLEX_TXDATA0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd8e5404867074e8cd508b35fc0a9cdb3">_UART_TXDOUBLEX_TXDATA0_MASK</a>&nbsp;&nbsp;&nbsp;0x1FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g45b2e07052030e6e44c253468249ed76">_UART_TXDOUBLEX_TXDATA0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga0529a1fd29744c2d8ec2ca83d69de76">UART_TXDOUBLEX_TXDATA0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXDATA0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc7c7c3f021bc04e0080478e0b96e84a2">UART_TXDOUBLEX_UBRXAT0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc2f22cb7ff908e3f94a856d1f42efebf">_UART_TXDOUBLEX_UBRXAT0_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb22277cc58bca26c0aad408ded5bed54">_UART_TXDOUBLEX_UBRXAT0_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g18230c9b4c19ea2dbc9607022741488a">_UART_TXDOUBLEX_UBRXAT0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfee42e0278fc696f97fd6299bd0cd462">UART_TXDOUBLEX_UBRXAT0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_UBRXAT0_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3a3fc0b13f972f7818e792accb5cc7cc">UART_TXDOUBLEX_TXTRIAT0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8ff38c097bb5a19a0964307eca3166af">_UART_TXDOUBLEX_TXTRIAT0_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3b6714321ac24c0e296a1a4bdb35d8f2">_UART_TXDOUBLEX_TXTRIAT0_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g044c3c9897fea70f2bb12a150169ef42">_UART_TXDOUBLEX_TXTRIAT0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6cfd8945f14e0585df4eba27509ca66c">UART_TXDOUBLEX_TXTRIAT0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXTRIAT0_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge9dabf5fcd2c452ab7f97ea267135995">UART_TXDOUBLEX_TXBREAK0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g88203a46bdb8189c1bfd02a2b3c14092">_UART_TXDOUBLEX_TXBREAK0_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9eac50cf2d44ec95b34dec3327ef7bda">_UART_TXDOUBLEX_TXBREAK0_MASK</a>&nbsp;&nbsp;&nbsp;0x2000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g75539b5ee674ceab8ad3c707bf3b6cd8">_UART_TXDOUBLEX_TXBREAK0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb5de29aaeab44c03690cfd0152e8731b">UART_TXDOUBLEX_TXBREAK0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXBREAK0_DEFAULT &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g65359ec762a9597f66dff7e1935f455a">UART_TXDOUBLEX_TXDISAT0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g13199d8a10735077f4450013aa9ad213">_UART_TXDOUBLEX_TXDISAT0_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8a15a51b17942521d8db9e269baf7588">_UART_TXDOUBLEX_TXDISAT0_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7f53932103ef8a7a34bec57568f27476">_UART_TXDOUBLEX_TXDISAT0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbb2b2f8f692327bb10027be3b4b2881b">UART_TXDOUBLEX_TXDISAT0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXDISAT0_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga4207b25271c839daf1673e5fdd8289f">UART_TXDOUBLEX_RXENAT0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd2da61c35ec9914f0a49a1590f4f80db">_UART_TXDOUBLEX_RXENAT0_SHIFT</a>&nbsp;&nbsp;&nbsp;15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge1d9b6fac09fbcf871f5e1894f133375">_UART_TXDOUBLEX_RXENAT0_MASK</a>&nbsp;&nbsp;&nbsp;0x8000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge25560aab1f7a8a0c7d301d9252aec7c">_UART_TXDOUBLEX_RXENAT0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2429c6ac7a011a46c59a2ea40cf6ccde">UART_TXDOUBLEX_RXENAT0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_RXENAT0_DEFAULT &lt;&lt; 15)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga6afdf2ecaa58efae4b7e9a5572563f9">_UART_TXDOUBLEX_TXDATA1_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0f31ea3d53045e9f86a7e6478ab5b865">_UART_TXDOUBLEX_TXDATA1_MASK</a>&nbsp;&nbsp;&nbsp;0x1FF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gae2e9db68f3e6ca18633de98cf86cecd">_UART_TXDOUBLEX_TXDATA1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge47e2480b73a48a5a601bd9788455e28">UART_TXDOUBLEX_TXDATA1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXDATA1_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g94eba74843b821bd3b16483c9f4444eb">UART_TXDOUBLEX_UBRXAT1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 27)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g217dc49feec64feeab60a75b4d197379">_UART_TXDOUBLEX_UBRXAT1_SHIFT</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb9783f9037bb1153d66ed3667eea87c5">_UART_TXDOUBLEX_UBRXAT1_MASK</a>&nbsp;&nbsp;&nbsp;0x8000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfe7d913aad152d77fd192e8496c51e2f">_UART_TXDOUBLEX_UBRXAT1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0e6d90183c3a760e3b81ab0150f5ac1a">UART_TXDOUBLEX_UBRXAT1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_UBRXAT1_DEFAULT &lt;&lt; 27)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga9ccf8a1d3a5596808688daee9ce9c36">UART_TXDOUBLEX_TXTRIAT1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc7ca6a30062f1c3c6559f46ed5ed13c6">_UART_TXDOUBLEX_TXTRIAT1_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g89107467c8d81253d851766310bd069e">_UART_TXDOUBLEX_TXTRIAT1_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga58bf7d20bef439f3911061978a10b2d">_UART_TXDOUBLEX_TXTRIAT1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g64caffc02a3a8b9cee8156d315d5c920">UART_TXDOUBLEX_TXTRIAT1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXTRIAT1_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3dccad6a2ad686e67c36bd90aabb712e">UART_TXDOUBLEX_TXBREAK1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 29)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdabdd5549d2b7ea8c3c15dce768eed03">_UART_TXDOUBLEX_TXBREAK1_SHIFT</a>&nbsp;&nbsp;&nbsp;29</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga79389e3e192dac6fbd4b9c412d2f499">_UART_TXDOUBLEX_TXBREAK1_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7745357cb3b4a3b3ff15363c2007b847">_UART_TXDOUBLEX_TXBREAK1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g96fb6c9a85dd2c23af11311012d1cb5e">UART_TXDOUBLEX_TXBREAK1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXBREAK1_DEFAULT &lt;&lt; 29)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf207fec9650985e5292a94f834785c69">UART_TXDOUBLEX_TXDISAT1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9d08f19adb1dc7d33f4f767f4ceea28c">_UART_TXDOUBLEX_TXDISAT1_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1f0af6521a0bbe416522819f44341a25">_UART_TXDOUBLEX_TXDISAT1_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb1506ab35627cd27d85d20ce435d44e3">_UART_TXDOUBLEX_TXDISAT1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd990633ca376eac25fdc86dabd6aeb86">UART_TXDOUBLEX_TXDISAT1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXDISAT1_DEFAULT &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc67405a42febbfdb2a64dd97705d4ea8">UART_TXDOUBLEX_RXENAT1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc45c13943ac70e22b5223b3481b0b10e">_UART_TXDOUBLEX_RXENAT1_SHIFT</a>&nbsp;&nbsp;&nbsp;31</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0e100c00f4cc0e7c51f922d0ab61ae44">_UART_TXDOUBLEX_RXENAT1_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g86f005450e7acf7ce1ccc1a023541c47">_UART_TXDOUBLEX_RXENAT1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc91b4ea6b426ab49c3b7bdc054c2afb4">UART_TXDOUBLEX_RXENAT1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_RXENAT1_DEFAULT &lt;&lt; 31)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6acad8a4cb085e02aebdc9b5bc3a94d5">_UART_TXDOUBLE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g48ecac8b4ca4c4f5487abebe8cf4ad67">_UART_TXDOUBLE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gff9551be1c2b2289b9b0cc85199cb847">_UART_TXDOUBLE_TXDATA0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9d8f6f2a6efdbbdd35b508a7b100575d">_UART_TXDOUBLE_TXDATA0_MASK</a>&nbsp;&nbsp;&nbsp;0xFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g71ef2b82145f79606d0284b55a8e00b4">_UART_TXDOUBLE_TXDATA0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g65099c30196f6c3dd15b26af5e33bbbd">UART_TXDOUBLE_TXDATA0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLE_TXDATA0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc5a3d4c3090038203ad0f525eea2558e">_UART_TXDOUBLE_TXDATA1_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gee973b336fb127f16125d2062b662486">_UART_TXDOUBLE_TXDATA1_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5e1cf114bd216dbe07cce3bc4b6eca49">_UART_TXDOUBLE_TXDATA1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga336c566700e32f30c5ef231c958999b">UART_TXDOUBLE_TXDATA1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLE_TXDATA1_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfc63625b64181840fc0b1ae40bfcee64">_UART_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g38602d3a7d700bf791148febd94d887b">_UART_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0bcf7e9bd320173629f710576be16def">UART_IF_TXC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gef1d854d99653076954cc99bfd6daeb4">_UART_IF_TXC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g751b3336637d3a38cc0c442eefc2319a">_UART_IF_TXC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7574e381b171d92445a2e3131afef0bb">_UART_IF_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf218b4766f0dd29acfacb8f686f96cab">UART_IF_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_TXC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfd7c86c6827f0fb547a565fa37e0c708">UART_IF_TXBL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1edfbe45e4778a1a88ce0fc50f7187db">_UART_IF_TXBL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdc97cf8fac59c73f30038278fd9f1f9a">_UART_IF_TXBL_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gca2fd7d8d0110211d6882b8058dd7704">_UART_IF_TXBL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gda1e8a036635c870bd35813d9bd2c283">UART_IF_TXBL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_TXBL_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g569876381422329356339f0fc844973d">UART_IF_RXDATAV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g11549762e7b17ae6e9ea329daefd0d86">_UART_IF_RXDATAV_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g62e85f33d63950c09d7c7d27df5d04c0">_UART_IF_RXDATAV_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g637d2a1603b611b4a1d637c5c2114753">_UART_IF_RXDATAV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbb0bb296a308d734cfb5dfbd0a6bc1b2">UART_IF_RXDATAV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_RXDATAV_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g227f68741020134d5c0dd39d2f62d4d7">UART_IF_RXFULL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g037792a46507c2fb760d99acced2ad0f">_UART_IF_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g33346abe87e39fa188aa11a14a3fcc59">_UART_IF_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3c232ae0d12d8b6a9cc70180157163cc">_UART_IF_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g84779fff7cf8336f14a867dc25c725e2">UART_IF_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_RXFULL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g10a0bd2e3d7b7cd1bb42f8fc2a367ba1">UART_IF_RXOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga481b098caaf80277ba06f85d72b3fbc">_UART_IF_RXOF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5284d6e1c4f78928dcacd8c024be9509">_UART_IF_RXOF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb2033e30d833dec11569d5afeba66a49">_UART_IF_RXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7f23a8c6b8c535c7f8e3ac727cc7613a">UART_IF_RXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_RXOF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3d67d61cf560ae48d4e0776e0377f35c">UART_IF_RXUF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9a699b8c576acf23051787514309c09e">_UART_IF_RXUF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb335c4fbb0de8d4655d2c738bb5edc7c">_UART_IF_RXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4688592f3db35b0b8c8b4bc11a3a823c">_UART_IF_RXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdbc793a480a9692e796de28f37a7675a">UART_IF_RXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_RXUF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0107d3a094319f0494aebe228cf6c62d">UART_IF_TXOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gefb3f72cffcfef2998231cc6f0ddb796">_UART_IF_TXOF_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gea5136aabb8c646fc10ed1e30944b81c">_UART_IF_TXOF_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gafe1095267ad53e4fda0ee3818dba8c1">_UART_IF_TXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga278a2bad4bb94fe0048f01d8d048720">UART_IF_TXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_TXOF_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf21548c8388b10b7f6b35e7f3bf1e279">UART_IF_TXUF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf2b7b66e084c11686854139258a17195">_UART_IF_TXUF_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2bb1ad3a74ebb9ac7cf75346d7bf48f8">_UART_IF_TXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcf2c84c86ca0ee8ebeff2a9d0545f267">_UART_IF_TXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gea726af005acf3a8ea28065b07f516ec">UART_IF_TXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_TXUF_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g981eb6d154636e805a7a144068ebf8c5">UART_IF_PERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb75830cfc9e5e4a11859ba3e956d8bff">_UART_IF_PERR_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g308b589d4d48882a75971934d9e6631b">_UART_IF_PERR_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcdb60a0648b176282731dc5adee9a736">_UART_IF_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd5835aa564d280bd917deac45977c06f">UART_IF_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_PERR_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g73e4efa106b22a241eec8cca4ce5a00f">UART_IF_FERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd6251778c341d3d31ac3cafd0bc58143">_UART_IF_FERR_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf7f14cbf91b9bf76a90b72ad9f6b04c7">_UART_IF_FERR_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7dd227442dfa8bd223f0f73411fe18b7">_UART_IF_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g50eef7db9324c3743dc3d93fe6834759">UART_IF_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_FERR_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd59470ea82569bcd9740858ab80a1348">UART_IF_MPAF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g63de8b7a9a12a73876c170f9d86864d1">_UART_IF_MPAF_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g052d4886ee66c5e74782df3f88b495c8">_UART_IF_MPAF_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g04f6a16aad1bf6b9fe6008a61fe46a99">_UART_IF_MPAF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gca316f3839b8978ae486b0f4315904cb">UART_IF_MPAF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_MPAF_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd9823a494eebcb153768f68871563801">UART_IF_SSM</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#geb6538d6b744cc61c9827bbc88c5819e">_UART_IF_SSM_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbc7e06f8e794b33b8d4238e4973213d5">_UART_IF_SSM_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga51c2a42cca313e7ef14004509fe31bd">_UART_IF_SSM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g40c961fce55830a32bd18f0d61d5be60">UART_IF_SSM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_SSM_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga8edd03a3534947440690c591e5d8722">UART_IF_CCF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g71c222bf6bb6d24111d60e7313e05abe">_UART_IF_CCF_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4afd011672a26e857a2ce7edf39b1008">_UART_IF_CCF_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4f85ad62d8865f414e612811680df6c3">_UART_IF_CCF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf6c6028b8c652133820976d6a4585061">UART_IF_CCF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IF_CCF_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf590140ab0d57eb04a19a10694cee270">_UART_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf2ba4f384942c44ed5daccabae7e539f">_UART_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FF9UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge2c638ad002f9e95bf7f85ab3cfcb307">UART_IFS_TXC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb8ead37c5051e58fca8bfccee67f9feb">_UART_IFS_TXC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g32fd67ca05df1462fbbebb529ab7ce1a">_UART_IFS_TXC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gca7984eb35f56eb2b48e3ab472af9d1b">_UART_IFS_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g326acca4613211b84379ee9022cdca09">UART_IFS_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_TXC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4ef99f63d47d498df93e0287a8ee9c77">UART_IFS_RXFULL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd84677775b4ca50f983890b81123e446">_UART_IFS_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcc8261f94ebe6757c21571bb4031f554">_UART_IFS_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5372ef13920c5be8c6c354f03962a446">_UART_IFS_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfc8ebc826f8de637f70f4e0ddcbc046d">UART_IFS_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_RXFULL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g372f92c70cca95158c08aaa548163d14">UART_IFS_RXOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc98bf20860dda96290bc529142bf78d1">_UART_IFS_RXOF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1fae561e67a10ef8a74c8859e35dd698">_UART_IFS_RXOF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7c2f9a7ae570c7cad0c994513df29cb3">_UART_IFS_RXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g130659743c805d9f1e9a7d7abb162569">UART_IFS_RXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_RXOF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6d11a7301c407520abef9208f0c296c6">UART_IFS_RXUF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g48cecb909e6f2b054f963c48f225d8f3">_UART_IFS_RXUF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gebc9352a626309f0075adc654cff424a">_UART_IFS_RXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g19875bbd61ab76599ceca31ac637d9a6">_UART_IFS_RXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6c89c7ec9d1ac5c61397f5ef786f2b18">UART_IFS_RXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_RXUF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g653fb08b34573327056d89688564e1a2">UART_IFS_TXOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1a100ff7291321f7b3e174c32f8f7b09">_UART_IFS_TXOF_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g148e3e8330eed8b5e0758bddec9144ee">_UART_IFS_TXOF_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gde79e83a5f531d1885233a5be6f11510">_UART_IFS_TXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4d0a7738d6689869e1ba809b59728757">UART_IFS_TXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_TXOF_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb787a113d75595f0240e6f05f770d2d9">UART_IFS_TXUF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd64c5f93b2655feb965962089292e483">_UART_IFS_TXUF_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gda94c56691c312226eee4e0d4d5f18f9">_UART_IFS_TXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g83d44d41f56bc0ab3ab3274a59859a01">_UART_IFS_TXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g342a3b920bf524108be683fa0d2871f2">UART_IFS_TXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_TXUF_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1fd7b8213700f21c098b16bfdc6659e6">UART_IFS_PERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g14eb729d0ac5e2aabeec3f4518f5459c">_UART_IFS_PERR_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g57c027166bb4aed269df97d856f6ce91">_UART_IFS_PERR_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g01e4dca078ea392d776d44cfe71775b6">_UART_IFS_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g03afeb466c81880d3fde0ef27b82a193">UART_IFS_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_PERR_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0706cd1c3824068684d4d03afa7e65f3">UART_IFS_FERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g84e2631926cdefb707e177f80fde0c32">_UART_IFS_FERR_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5fa5f5f398cd578a767207c555d75014">_UART_IFS_FERR_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6e709db1f8c13c9c1e958e66149baae5">_UART_IFS_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3c87850787af4ec4f45b82f17324302c">UART_IFS_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_FERR_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g63eff28d1453a23660a91c498391169d">UART_IFS_MPAF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g84c46d046410e5c01e68f43d05a1e89a">_UART_IFS_MPAF_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2e3709480705f82618bc1b4e2d13ff2f">_UART_IFS_MPAF_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g86c3871ce6a0fa1754f6a9a976008260">_UART_IFS_MPAF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb49e40ef537a5bdebc6b9f3bb7431269">UART_IFS_MPAF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_MPAF_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd5a3610ebd65eae3aa722e1b4d0e9a76">UART_IFS_SSM</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5ed3541d3b1db200a14952fbda6335bc">_UART_IFS_SSM_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gda8444a7389afeaf001d596d5a1ffa29">_UART_IFS_SSM_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd307a1c258106a4a384eb53058ddc644">_UART_IFS_SSM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4d06df86f3d17249b2c305896ed06596">UART_IFS_SSM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_SSM_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4df05a4093cd40923b3378548f4ee105">UART_IFS_CCF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf5d711d10bc048bde05c09fb85018841">_UART_IFS_CCF_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga0827e714f75c8324e2920fb02cf2474">_UART_IFS_CCF_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g96b4723aa7cfb88fab03837e0197e96d">_UART_IFS_CCF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge0befd5a157841b9a705b8e9b3c0ac9b">UART_IFS_CCF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFS_CCF_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge7c47b0740da23c22ee61e5bef27bd3d">_UART_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb9f68baf0b5d3f2213ba157f7b5ddbfb">_UART_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FF9UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gca06882b2bf29aea9d55c96efe53344f">UART_IFC_TXC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g89bdfa0f7000df22d4bae699c107edf5">_UART_IFC_TXC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1abe8651dd5226825f31a6ee10452481">_UART_IFC_TXC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g74dbc0c9a57f7e3dbb1ac79e639c7d1f">_UART_IFC_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g975ef1042642009ba5f27e8906a9daa0">UART_IFC_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_TXC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g70d309af9e410c6ff13d906b790d1d12">UART_IFC_RXFULL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd7d6063857b188a793412b9582481738">_UART_IFC_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4ef4f1484704f314f8b70c67d870336a">_UART_IFC_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6399d69c63a18c79720ab34e65c73c19">_UART_IFC_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g740ea67813f12375d660bca9d0d08580">UART_IFC_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_RXFULL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge8d5da5d6d74d661609bf8e9d02f0862">UART_IFC_RXOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1ae56ec4154ff8d2ad7b8cea59a950ab">_UART_IFC_RXOF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb6bfd6dd0700f9bbe72bd8b228968ff7">_UART_IFC_RXOF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g21a33cde68233fd049d0f0bfbe78232b">_UART_IFC_RXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcb7283fa14d2aba5347342ab931e2c7a">UART_IFC_RXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_RXOF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbd49abf208dd32e8e6471042f27530e7">UART_IFC_RXUF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8208292d7a5f7ada01cadee86beebdce">_UART_IFC_RXUF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g24244d6d3a5e646e1fd6355d15154b44">_UART_IFC_RXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc5376e32d850b592eabeb66e5ddb5891">_UART_IFC_RXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9f9d87fb088cd37a5f1f14e689b7dbb0">UART_IFC_RXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_RXUF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7df4f9452aa356b555370b771383474a">UART_IFC_TXOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4c8f68862fb8bde097bef7d2dd2eb071">_UART_IFC_TXOF_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf746b116b77a9d6d9af94adf57cdbaa5">_UART_IFC_TXOF_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd7f4a49c3027b5298c6f320404b89626">_UART_IFC_TXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge40107daf0eba126d13881035be14a79">UART_IFC_TXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_TXOF_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g095f770a4487bf92292986fe98ebabaa">UART_IFC_TXUF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g45ffe4ca4f940f9e83c7b7c4a7c5f890">_UART_IFC_TXUF_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g58e9143a6ba2d4622ae1233eae1bf380">_UART_IFC_TXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0747c7c2c01261e41b91a9a6827fcacb">_UART_IFC_TXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g09b49a5eb2209472f56bee188be95eb0">UART_IFC_TXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_TXUF_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4e85dbb90b67c2ce06c27a54bef1a3b1">UART_IFC_PERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfd102dd1f1847d5a436641e953d0df0a">_UART_IFC_PERR_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7718667627dc01867cbcaafec57f1283">_UART_IFC_PERR_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g61680f74223c66f9c5ca795b1996fe62">_UART_IFC_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1749fb97dd70cc23f1a8a1fee4e0fcac">UART_IFC_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_PERR_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf13801f96f59bef78d53a21c2f496b3d">UART_IFC_FERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g76d693d159f48f934e404ad50292b3e4">_UART_IFC_FERR_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9b0397040772066987aa2af44b356310">_UART_IFC_FERR_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbd6b13df20bfbc1c87f78b4693208e80">_UART_IFC_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7e0167a2264f2e92e6df9e166b0c905e">UART_IFC_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_FERR_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g404a08659393a979d18f79b145991cdd">UART_IFC_MPAF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g20598911dd472d6fbe13cc24da174336">_UART_IFC_MPAF_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6a41d2aa9fed9edcf0e196113afa9c3c">_UART_IFC_MPAF_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g081494021a4cbabed06117f07a634999">_UART_IFC_MPAF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdbe3e96d9d170aee75e473d439371f39">UART_IFC_MPAF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_MPAF_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gff0dece1ad0ab89eda7c20b7a910ed5b">UART_IFC_SSM</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9b49a400ba8d858f1d56fba239c0074b">_UART_IFC_SSM_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga1670a44ea84c6f6a85e79cc0c06b364">_UART_IFC_SSM_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga5d9f832d4a8a531aad3df3673e9cffb">_UART_IFC_SSM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1cb193478f1c6609ad1a904dcdef7ccd">UART_IFC_SSM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_SSM_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf79712b35333138cc1a49790152a25d2">UART_IFC_CCF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2c93013af8c74a8c2a7beec16a3c49ca">_UART_IFC_CCF_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3b38d779588e140f3822c512ce5c3df4">_UART_IFC_CCF_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g110dfd6f9435935569a2c21d011d03a6">_UART_IFC_CCF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g71b4a4e6e13353c1b2c9f20684a4aa49">UART_IFC_CCF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IFC_CCF_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g47493d16b0fc76c21d9668315133e3d6">_UART_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0c5967a9a8c042ab4fd4a8c8e8b15f5f">_UART_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3d1d2c7fa9780d79ae7fea7e51f4705b">UART_IEN_TXC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g161908dc644bbbc6effe998ef7e8aed6">_UART_IEN_TXC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0284dce366b03e984546fdeba477f9cf">_UART_IEN_TXC_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd164af336b769f7bf2dd78158bb8206a">_UART_IEN_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8cf7eca2ea2c0b4d31468338b73a25e6">UART_IEN_TXC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_TXC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6c215ac1c28d6440f425d88db1fc85c3">UART_IEN_TXBL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g01b227b1c4342ae3cf9864badac107cd">_UART_IEN_TXBL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g77abb92f26b7934f6df1c10909129f66">_UART_IEN_TXBL_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf6e4d86564a2b4d67ea859980d085e84">_UART_IEN_TXBL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfd52eed84679f658207655dca27139f6">UART_IEN_TXBL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_TXBL_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3febe2fb59c01b42acfd175d4efd246a">UART_IEN_RXDATAV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcc31e95dbb8b4f29dddc7eb4953ba53c">_UART_IEN_RXDATAV_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4339b65537b8d3abfa6d25595d290eb0">_UART_IEN_RXDATAV_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g08bd8c49cf01ad98db0d51714c27befb">_UART_IEN_RXDATAV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf7fb3a0905d798f6efe8cfdc34efba23">UART_IEN_RXDATAV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_RXDATAV_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g75762a43671ad0c0948c2a133f94d7f5">UART_IEN_RXFULL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga97c22a2ee213b8f0ef32990bd293def">_UART_IEN_RXFULL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2215e7312cea67be49b712e05a8e1cb7">_UART_IEN_RXFULL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3bd7e2c75bcb9411b64099137bacd746">_UART_IEN_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g46c7b636d97df8cb261b86208fdaf3f7">UART_IEN_RXFULL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_RXFULL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gddd436990ee7ccbeb8946b5f0b7c752f">UART_IEN_RXOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd04967ca3ee19d9e533776f205aaf91a">_UART_IEN_RXOF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g124a3a08615d132c3b3d501133d604c7">_UART_IEN_RXOF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0958bd4ad575a995d1b7c3f70f503180">_UART_IEN_RXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g312b0a1ad866146bf0e6ec74724eb6e9">UART_IEN_RXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_RXOF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g285349432f94b32a54ee31bb10bee0ba">UART_IEN_RXUF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4963c5f6452cbd81a9c1fa853557025f">_UART_IEN_RXUF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g82e99994d4fa144daa9e9fdf2c4db7a9">_UART_IEN_RXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g34d735174ff83106ea63aaa26cbaf746">_UART_IEN_RXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6f8f7c08c29ba9bd0bdf2e90464cb6d5">UART_IEN_RXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_RXUF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge9eb33c7798066b191d0e3428e2cc272">UART_IEN_TXOF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2ac96b7034a733e05f0c64cc86196362">_UART_IEN_TXOF_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbe872d60e36ea5ea55752c8581b32f82">_UART_IEN_TXOF_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb42d807583e5ff677721d215710ff636">_UART_IEN_TXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga52d55b8b743171e681745e9915a9fd9">UART_IEN_TXOF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_TXOF_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga7bce3c0a3692a8eaf9ab61c19430a4e">UART_IEN_TXUF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gee8e61fc840eaf110732ad3aecb9fb90">_UART_IEN_TXUF_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7782067139007cd1c3d5eca16dd36663">_UART_IEN_TXUF_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g93c1a88d0d4a357b8323aba8fb1130e9">_UART_IEN_TXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g996ff8a4b6a12462a7b2bc272255ecfd">UART_IEN_TXUF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_TXUF_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g54155ed6776bcc50d8d5fe7d2d008e0c">UART_IEN_PERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfc289b0ffae4a764035d7fc980ebb1d5">_UART_IEN_PERR_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb843e3ee9698dc50c0b48f76167917af">_UART_IEN_PERR_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbee401f09cd59ecab72d4d4448443870">_UART_IEN_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga0b6ee094ede787e8c5514475c409949">UART_IEN_PERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_PERR_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g682c641048e2b926d636d8418b70cedc">UART_IEN_FERR</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4706e8fde9b884a2ede9868d79be443f">_UART_IEN_FERR_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g201ad4bdf5aab3f82795063cee7da929">_UART_IEN_FERR_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g49affb2a10cfec5057ec2a0e29f436db">_UART_IEN_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gedadc867fd66b1b5adcdd95be1c1186d">UART_IEN_FERR_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_FERR_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf106ecaed16104d354445207e78d1c9e">UART_IEN_MPAF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7b6229ec3ca599d757813c1ff0d3b767">_UART_IEN_MPAF_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g72b008e2119320c8bcb2236d1571f79e">_UART_IEN_MPAF_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd7a91620eb5642f89a7a423d33f7125f">_UART_IEN_MPAF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc33f37c9e1dd58122ec55c433db645ee">UART_IEN_MPAF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_MPAF_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd613018a11068af9e969d4032a3a064a">UART_IEN_SSM</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3a49f1e032d54a86ae2284ee6effd037">_UART_IEN_SSM_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g29c094f9d1f467e71144a8a58c5b0379">_UART_IEN_SSM_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6dcef0cd818153a2528969503dc9b299">_UART_IEN_SSM_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#geb725dc2204157913f68a5e143f96bd0">UART_IEN_SSM_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_SSM_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdb48974764fec26da1917443665ae37c">UART_IEN_CCF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcb2267f7056d874e4a4c98d9db7486f3">_UART_IEN_CCF_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdc0c39bb95903ca0a4e3ce45d850b19e">_UART_IEN_CCF_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga4c8a9581f3703abaf5cfdf79feffc7c">_UART_IEN_CCF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g69210e4e4f9f56844076aa7f638c78bb">UART_IEN_CCF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IEN_CCF_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g43b269bd8859238d8fdc397cb2aef180">_UART_IRCTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf5b9eed182c8c39dcc505b26b21c3d44">_UART_IRCTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2ced583ec81682ccfdbaecc268724dcd">UART_IRCTRL_IREN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf9036bb77aa8f09b0f18791a9b297e7d">_UART_IRCTRL_IREN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd058b1512ff43cfe555b018c2cfdfb67">_UART_IRCTRL_IREN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gad0c1b1b19af482da7a297aa643f6e0e">_UART_IRCTRL_IREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcc9ed9f1000b5b89d40e8376b9ea557c">UART_IRCTRL_IREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IREN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g168f54b6631b9916b5047260e0407067">_UART_IRCTRL_IRPW_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd524f90f33a6364ac269a7c6a874b57a">_UART_IRCTRL_IRPW_MASK</a>&nbsp;&nbsp;&nbsp;0x6UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4bba3f3b08e41b2410b0896aeb2838cb">_UART_IRCTRL_IRPW_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd8d1f30a08eee8317ecd6f239482908b">_UART_IRCTRL_IRPW_ONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbf828f10419077e3c1063a7726e51beb">_UART_IRCTRL_IRPW_TWO</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g05a2c0ca82be28e11014a9a218a6f049">_UART_IRCTRL_IRPW_THREE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9daf7929c5bdf864b93ed4186d9dd81e">_UART_IRCTRL_IRPW_FOUR</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2ef6f2460fbbd14ce3f9a77ddbf84375">UART_IRCTRL_IRPW_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#geb7202b94c3eb277edf4b8c624704532">UART_IRCTRL_IRPW_ONE</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_ONE &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9ee2d96fb863d7f4667dd401abc382db">UART_IRCTRL_IRPW_TWO</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_TWO &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4a76ba6bcaf9219d0077c2e80660a3e2">UART_IRCTRL_IRPW_THREE</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_THREE &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb0469ececa00f2777ff1b85e84b172cb">UART_IRCTRL_IRPW_FOUR</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_FOUR &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g08a4aeda6b308164d063a327eb15f506">UART_IRCTRL_IRFILT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1943e261a21a43eda7b14c070c1fd158">_UART_IRCTRL_IRFILT_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g743cb74c60345a909425a6b4c157ddf3">_UART_IRCTRL_IRFILT_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g860bac25c5d532a3cd527d61207b3b68">_UART_IRCTRL_IRFILT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6ac794051d16d32f3a81b037cd096889">UART_IRCTRL_IRFILT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRFILT_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#geae57aaacf9f95382466b1e5844c5fed">_UART_IRCTRL_IRPRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8ab9871d73eec3b9de706408ea079882">_UART_IRCTRL_IRPRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x70UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9c3fda97ce0033da32ee367913333818">_UART_IRCTRL_IRPRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3a98b69f50348a3a8b11fcc8baf9eaf8">_UART_IRCTRL_IRPRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g057084a970f1d9e450ce9b9e5873b81a">_UART_IRCTRL_IRPRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6169a0d8cd22c27033a96c67a87000e1">_UART_IRCTRL_IRPRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge1b2fba175477e87585388bdfdc2c44a">_UART_IRCTRL_IRPRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3db5f3bfb94735d0f12bfcdca6fe70e0">_UART_IRCTRL_IRPRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g75a958563f1043e1a8b33d5fd31f0026">_UART_IRCTRL_IRPRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb0666c4907b35c1fdbb6f5c1ed97461b">_UART_IRCTRL_IRPRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2fb29b94c3cbeffbe852e2ba46f082f7">_UART_IRCTRL_IRPRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1ce9e212b2b926413d3e74a4f7c6f4eb">UART_IRCTRL_IRPRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g73417512f65a223e211ce693285590ba">UART_IRCTRL_IRPRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH0 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g44c79df4e829159ff72f3221b376931d">UART_IRCTRL_IRPRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH1 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gde989b12d190ae8202a9fafbcb5f3f86">UART_IRCTRL_IRPRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH2 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga4ad21b8e8bc02e73d198a9986677edc">UART_IRCTRL_IRPRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH3 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5c310e2890ba45f501932682aff80401">UART_IRCTRL_IRPRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH4 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2623749511db0cbf511223cd34d80083">UART_IRCTRL_IRPRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH5 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g119152b6e867a1681cead7d71b7dec1d">UART_IRCTRL_IRPRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH6 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g817c1c1b3e6efe81c092a4634e7f0f19">UART_IRCTRL_IRPRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH7 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbf3010352bd2d004d44ebf8f4d79db1e">UART_IRCTRL_IRPRSEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc25c867b03b9e71d9f7264c71a8ce088">_UART_IRCTRL_IRPRSEN_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#geff17e0d6c40a23d272c7e1cb0f9e1a7">_UART_IRCTRL_IRPRSEN_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbcce0c30243bc2018398a5349d6796da">_UART_IRCTRL_IRPRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gcb9b27da59983b85e69e79585f814275">UART_IRCTRL_IRPRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSEN_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc2f00d1cbc13fb863a7fb43240c83cbd">_UART_ROUTE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1ebc1e40dd64ece59f7f244c87707ec0">_UART_ROUTE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000070FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc4234ac882ebedd0423a853b57f1e39d">UART_ROUTE_RXPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gabc87d4bf2be96a84f1156b9eb0ced9f">_UART_ROUTE_RXPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g41395f9a1c6f0e35a8672cd0a69c6aae">_UART_ROUTE_RXPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g748aac9ee0c2be460528548046e21cb6">_UART_ROUTE_RXPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8fce005ad02c1c5ca9c28a05d2e76b3c">UART_ROUTE_RXPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_RXPEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdfc155d52326e24b01f44da7f288303c">UART_ROUTE_TXPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0277f02eebe90423cef90d89cd918e54">_UART_ROUTE_TXPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdffbef981b1404d155b60748e4246a29">_UART_ROUTE_TXPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3c44148b318153298e3f6fadb4c25e66">_UART_ROUTE_TXPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaff03c79d973b95b6da9fc2424b3d65b">UART_ROUTE_TXPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_TXPEN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc90d30417ea3e61f880501f39a38f579">UART_ROUTE_CSPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2ff3d02362b66df50247d00c9348784c">_UART_ROUTE_CSPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g04b420103f852e950464bf7673935430">_UART_ROUTE_CSPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb682a0f3a862cdf7657e3ba407912876">_UART_ROUTE_CSPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g14f663ef14ff5cbf1bf026b94538643e">UART_ROUTE_CSPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_CSPEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g62bcbd230faebc58031f002d3ce5adca">UART_ROUTE_CLKPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9c055594b854d5d184a07201b85885af">_UART_ROUTE_CLKPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g17e6ba5c54c2674f8cf3cfa8f053674a">_UART_ROUTE_CLKPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd972fa771de6e7c64d173cf51699b6ec">_UART_ROUTE_CLKPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g966d14dbcc3520f2e81ee0f6dfc4b576">UART_ROUTE_CLKPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_CLKPEN_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5272a6df92fe06b8f9e397f96192815c">_UART_ROUTE_LOCATION_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g72e323f74f28330be8a0b0753df6ef05">_UART_ROUTE_LOCATION_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaddc2c83ba82cbea67aa21ad79fe89a5">_UART_ROUTE_LOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0015f533a58f3f599e0575af6f02424c">_UART_ROUTE_LOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1d138170d42c568b54d2be3dd766dfb4">_UART_ROUTE_LOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gecc9135aaa8402886442469cf8b9526e">_UART_ROUTE_LOCATION_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g50ea333fee858c9259cfbfea0e790851">_UART_ROUTE_LOCATION_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gbd5fb13507ac9563947c0241540eb918">_UART_ROUTE_LOCATION_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g52c9355494c6f7bab761e09a6d48fa20">_UART_ROUTE_LOCATION_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2710177e8f08b31d41c8c97d80b181fa">UART_ROUTE_LOCATION_LOC0</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g769ece425f69e8cb0d6905fd0c12122f">UART_ROUTE_LOCATION_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge81b8a0260dd8a4466c1846c1eb4c9b6">UART_ROUTE_LOCATION_LOC1</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfd3633d3f00ecc10190ebde8a7c9abb3">UART_ROUTE_LOCATION_LOC2</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC2 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g510ab04b3a0bc261b89c32ad2809a7d3">UART_ROUTE_LOCATION_LOC3</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC3 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g77ac399d1f78b12409754d2ed6daace4">UART_ROUTE_LOCATION_LOC4</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC4 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfed2a58b89a62543100ecab5da60b413">UART_ROUTE_LOCATION_LOC5</a>&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC5 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga02699759f70ef403d65bc4ae7d94944">_UART_INPUT_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g73c7e40fe6088e5860abb1506a4a7d8d">_UART_INPUT_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga250302c004500075a0940a6bafe8015">_UART_INPUT_RXPRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc9606e928ebb5f7036bea8204d3c4d54">_UART_INPUT_RXPRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4da96aa0e096c38fce0efd9df729d39d">_UART_INPUT_RXPRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge3b6787b012a3b9b32a19b7f1089df3c">_UART_INPUT_RXPRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2318e256ffbf1393b111c987ed32885d">_UART_INPUT_RXPRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g106b6c6c1df27a7a5f622806622011e6">_UART_INPUT_RXPRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7accab638d146b829162f20799d6265f">_UART_INPUT_RXPRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g462982b04e3ac60c6e37743825be2da2">_UART_INPUT_RXPRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc5eb647874067fcbcf827bfd729315d2">_UART_INPUT_RXPRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g06f1eaddf2ebf8304becd0257808cfa2">_UART_INPUT_RXPRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd43166483f76282a4d1b1b4df2b527b2">_UART_INPUT_RXPRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g00bc0f495b18e118e8453f591aa61beb">_UART_INPUT_RXPRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g04ea63a458a17f8e7bffc6de3646f171">_UART_INPUT_RXPRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gfa9e9d63c93865e23157bb8d5cc5f899">_UART_INPUT_RXPRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdd09d65d6c7d79e4439ee661ccc7f51e">_UART_INPUT_RXPRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g830241a3c22a28401e8b07af0d05b4a1">UART_INPUT_RXPRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gd7c962ec7418c795d986638b8c85dfea">UART_INPUT_RXPRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc814aa48eba000edc8209fb64dd65599">UART_INPUT_RXPRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6540d46af0d424a44d1a14e772871e2b">UART_INPUT_RXPRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9215bccdd686e8fd57d219bf3da13067">UART_INPUT_RXPRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3024fde31ca4dafaea5362e6cf10d1f7">UART_INPUT_RXPRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gc3a719bbf4bed31287ba26ca6c23af3c">UART_INPUT_RXPRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1a498a579a3d89570736244ba9d7f2df">UART_INPUT_RXPRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaed301981c2d3f4f61184288b26f1de1">UART_INPUT_RXPRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g82b09a7c44f79797ef38ed078ef671cf">UART_INPUT_RXPRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g32a8dfdc6fcee7fae6672678d6665b9a">UART_INPUT_RXPRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9c9228885881c533df1ba2678a3b7d92">UART_INPUT_RXPRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga19b3a327a4767ac9d2113980b6605b3">UART_INPUT_RXPRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH11 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g209a0d34e34ee817baa6b08401850949">UART_INPUT_RXPRS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaf8a51f58135f1bcda8b161f8ad7a9d8">_UART_INPUT_RXPRS_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge1f51a36c50bb0a61ea95c54c5f08b72">_UART_INPUT_RXPRS_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6b21a506244603f8795083d4af684642">_UART_INPUT_RXPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g62c3cb44396004728bce9a1088e6fd9c">UART_INPUT_RXPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRS_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g054b7000c2ea1803de299187086779cb">_UART_I2SCTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6ca2aabafd03e9b2b1763e29f00824d5">_UART_I2SCTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000071FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6afd39b1e12d975908134a63507de136">UART_I2SCTRL_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2b45c6ae0ad946969af1afa9a2ab9dc7">_UART_I2SCTRL_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g1367f7287f14ce6b0e9aeda21dd54c38">_UART_I2SCTRL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge926d80ade3750f6a5f3fd61e6176de3">_UART_I2SCTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g35690e643532486fc6cf513b080eb131">UART_I2SCTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb1646df38a03add4409c26913d3981f1">UART_I2SCTRL_MONO</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2ab43662fd79e00b9323e8634f1134e6">_UART_I2SCTRL_MONO_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g47300108eb1f68706beaef5016a37ca1">_UART_I2SCTRL_MONO_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g3a7c4dc81938a3cb2d202326c5fe8251">_UART_I2SCTRL_MONO_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0aa35d2705b731d147f2e27b77a80cfa">UART_I2SCTRL_MONO_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_MONO_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ga86a398eb7c5a7eb204865a27a4d5270">UART_I2SCTRL_JUSTIFY</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g9878a7787af8c54876d1bd1dda43c195">_UART_I2SCTRL_JUSTIFY_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g680c4bd7f2aef15e7c3e4a4073042489">_UART_I2SCTRL_JUSTIFY_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g2a51a98bd9b2274fd60a476cc339c70c">_UART_I2SCTRL_JUSTIFY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g792fd3cc33b3093591cb4c14fedb9b61">_UART_I2SCTRL_JUSTIFY_LEFT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gabab4ab1d9dffadd4de55663585128b7">_UART_I2SCTRL_JUSTIFY_RIGHT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gdc1ca82c39581220a2bcc9ec22cbde2b">UART_I2SCTRL_JUSTIFY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_JUSTIFY_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g76dd4f972402aedc2272a5d598686cc5">UART_I2SCTRL_JUSTIFY_LEFT</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_JUSTIFY_LEFT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g0629ffae8ccad60158714c55f7a5fd42">UART_I2SCTRL_JUSTIFY_RIGHT</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_JUSTIFY_RIGHT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gffb14286a983a2f45fbd256b20ba7459">UART_I2SCTRL_DMASPLIT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge4e75683ff160e08e01b4e552bb311ca">_UART_I2SCTRL_DMASPLIT_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g7c42f4ec36370aaa7ce949b276697446">_UART_I2SCTRL_DMASPLIT_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g74d856b46c2fa90264b709c136344aa0">_UART_I2SCTRL_DMASPLIT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g51de892516c417b098b3c9812f11a185">UART_I2SCTRL_DMASPLIT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_DMASPLIT_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6541f64f1be404e3cb17fb021613f081">UART_I2SCTRL_DELAY</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g26d64bbca38527ab20ac22657603b4ce">_UART_I2SCTRL_DELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g432e7dff7cbef7325cb7eab3541cb9fd">_UART_I2SCTRL_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g721e7599ba7278976aa0adcf869d26dc">_UART_I2SCTRL_DELAY_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g283c5da56b4132ddb676322d1d32580a">UART_I2SCTRL_DELAY_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_DELAY_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gb87ca5680bbfa38e016beb5213129e12">_UART_I2SCTRL_FORMAT_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g6a7b1fb11684c31bca2adf7abed3c949">_UART_I2SCTRL_FORMAT_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g953623d46bf6a0e0f75011e5a51be6fd">_UART_I2SCTRL_FORMAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge900d4d70c48f7b121716209e7ac1901">_UART_I2SCTRL_FORMAT_W32D32</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge66f65c8c9eba5ecc85faaea2919e58a">_UART_I2SCTRL_FORMAT_W32D24M</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5806df9bd5247a88b78c1beb18ea390d">_UART_I2SCTRL_FORMAT_W32D24</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g349b4a62b5a599581dca44088d33c8fc">_UART_I2SCTRL_FORMAT_W32D16</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4220bd2962f7306a5580915d5bf194f7">_UART_I2SCTRL_FORMAT_W32D8</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8dd7551e7a03ec437cbaea9b16ef9015">_UART_I2SCTRL_FORMAT_W16D16</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g8bdd6b4c359fa0663c3dd527467dc063">_UART_I2SCTRL_FORMAT_W16D8</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g5e83c5765c98840e69936349740a0310">_UART_I2SCTRL_FORMAT_W8D8</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g4e2950453d8541e8e70cdbe407d15994">UART_I2SCTRL_FORMAT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g06007339b36fd4cda47e5c3db1087d16">UART_I2SCTRL_FORMAT_W32D32</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D32 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gf295c24834dc9987a09bdbc12cf1bd4c">UART_I2SCTRL_FORMAT_W32D24M</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D24M &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gaa1e52a30b3ff6ecdf7b19dfde30b027">UART_I2SCTRL_FORMAT_W32D24</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D24 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#gefa1f4e3e410c6b512f79dc826fbc566">UART_I2SCTRL_FORMAT_W32D16</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D16 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g24f1ce6f585f2cd6844601e69412c5c5">UART_I2SCTRL_FORMAT_W32D8</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D8 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#g301920da8b3ed604d5da00af1e9eef59">UART_I2SCTRL_FORMAT_W16D16</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W16D16 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#ge176ceb92d1110fc666abea995ec7aea">UART_I2SCTRL_FORMAT_W16D8</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W16D8 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32GG__UART__BitFields.html#geea8423b024027b428cfc2ad206bde52">UART_I2SCTRL_FORMAT_W8D8</a>&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W8D8 &lt;&lt; 8)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gd7a6bbffc81e0b620c2e3beeea19e081"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CLKDIV_DIV_DEFAULT" ref="gd7a6bbffc81e0b620c2e3beeea19e081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_DIV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CLKDIV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00440">440</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf04118ded8ce8d8f7e974fe6f5ff159d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CLKDIV_DIV_MASK" ref="gf04118ded8ce8d8f7e974fe6f5ff159d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_DIV_MASK&nbsp;&nbsp;&nbsp;0x1FFFC0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_DIV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00439">439</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g719843b4039b9a4831fb953c9d1952c8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CLKDIV_DIV_SHIFT" ref="g719843b4039b9a4831fb953c9d1952c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_DIV_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_DIV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00438">438</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8ad6f38bc3cf8ecaf8ebc09c8e57ad5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CLKDIV_MASK" ref="ga8ad6f38bc3cf8ecaf8ebc09c8e57ad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_MASK&nbsp;&nbsp;&nbsp;0x001FFFC0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_CLKDIV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00437">437</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3a3ab4424326c0fffc0a0c02dd297d7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CLKDIV_RESETVALUE" ref="gc3a3ab4424326c0fffc0a0c02dd297d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CLKDIV_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_CLKDIV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00436">436</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b47f31d63b9ed326eca7bbe68d749dd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_CLEARRX_DEFAULT" ref="g9b47f31d63b9ed326eca7bbe68d749dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARRX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00363">363</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3944ea8aadee072c032a8cd6ca9a9166"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_CLEARRX_MASK" ref="g3944ea8aadee072c032a8cd6ca9a9166" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARRX_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CLEARRX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00362">362</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3a318af88b27ba0c1cf87c974a23318"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_CLEARRX_SHIFT" ref="gd3a318af88b27ba0c1cf87c974a23318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARRX_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CLEARRX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00361">361</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g263456414bc0b39da137eae6856c4c9f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_CLEARTX_DEFAULT" ref="g263456414bc0b39da137eae6856c4c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARTX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00358">358</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b5cc44437fba26a3cf05a19a59fecfb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_CLEARTX_MASK" ref="g6b5cc44437fba26a3cf05a19a59fecfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARTX_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CLEARTX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00357">357</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g23180599d1aecdba63443b707a78ac4d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_CLEARTX_SHIFT" ref="g23180599d1aecdba63443b707a78ac4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_CLEARTX_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CLEARTX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00356">356</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f5fd1de480ec399f1bedfa26514feee"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_MASK" ref="g4f5fd1de480ec399f1bedfa26514feee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00304">304</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8faf227294e3a0ce1f500bdb6a159d29"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_MASTERDIS_DEFAULT" ref="g8faf227294e3a0ce1f500bdb6a159d29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTERDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00333">333</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g728924d6aaa4cf9867b25a18886e4a4d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_MASTERDIS_MASK" ref="g728924d6aaa4cf9867b25a18886e4a4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTERDIS_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MASTERDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00332">332</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gac9bea8f30a95cead5a8627af1343bdb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_MASTERDIS_SHIFT" ref="gac9bea8f30a95cead5a8627af1343bdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTERDIS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MASTERDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00331">331</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g85bd9cccc313f623fbef180ffec2f30c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_MASTEREN_DEFAULT" ref="g85bd9cccc313f623fbef180ffec2f30c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTEREN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00328">328</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b4407900d30e01fec709bea436bdbfc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_MASTEREN_MASK" ref="g4b4407900d30e01fec709bea436bdbfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTEREN_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MASTEREN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00327">327</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gebf0d12bd80edc9b17bc41d104bffc3c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_MASTEREN_SHIFT" ref="gebf0d12bd80edc9b17bc41d104bffc3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_MASTEREN_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MASTEREN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00326">326</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd248ea65cf98dd48fc1ce595092c21fe"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RESETVALUE" ref="gd248ea65cf98dd48fc1ce595092c21fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00303">303</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d18e0a3a6f930dd96d452fec2a40fae"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXBLOCKDIS_DEFAULT" ref="g5d18e0a3a6f930dd96d452fec2a40fae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00343">343</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc19c278cfe4fc9e83862aa60d7e07016"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXBLOCKDIS_MASK" ref="gc19c278cfe4fc9e83862aa60d7e07016" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKDIS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXBLOCKDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00342">342</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g81282f3d332288677c709a03d6276ee5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXBLOCKDIS_SHIFT" ref="g81282f3d332288677c709a03d6276ee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKDIS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXBLOCKDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00341">341</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g05dcc39aa4ea6da7c6a0cbabe24b9325"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXBLOCKEN_DEFAULT" ref="g05dcc39aa4ea6da7c6a0cbabe24b9325" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00338">338</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0668c6eb46c81544daccff7f3db28049"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXBLOCKEN_MASK" ref="g0668c6eb46c81544daccff7f3db28049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKEN_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXBLOCKEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00337">337</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b7e0432bda8cc5d0bc234a86d3a46b3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXBLOCKEN_SHIFT" ref="g3b7e0432bda8cc5d0bc234a86d3a46b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXBLOCKEN_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXBLOCKEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00336">336</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb32d66f31d3e8990bc22a0e5193174fa"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXDIS_DEFAULT" ref="gb32d66f31d3e8990bc22a0e5193174fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00313">313</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g636032543de7a0acb0376eb6cbe84897"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXDIS_MASK" ref="g636032543de7a0acb0376eb6cbe84897" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXDIS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00312">312</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g010739b91ea824cbc01a1bff806dce7f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXDIS_SHIFT" ref="g010739b91ea824cbc01a1bff806dce7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXDIS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00311">311</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9747b8997937fe7f574906172cb3e160"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXEN_DEFAULT" ref="g9747b8997937fe7f574906172cb3e160" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00308">308</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b1e3b3af274d7c39c5f2292ec9841ad"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXEN_MASK" ref="g5b1e3b3af274d7c39c5f2292ec9841ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXEN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00307">307</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g406d34d5e5a0d79e38fce0c8a63246c3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_RXEN_SHIFT" ref="g406d34d5e5a0d79e38fce0c8a63246c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_RXEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00306">306</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3c4836ac6b24fa084ad33b576572817"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXDIS_DEFAULT" ref="gb3c4836ac6b24fa084ad33b576572817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00323">323</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge0a3a79a9f007fab2015b8c89d3fe081"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXDIS_MASK" ref="ge0a3a79a9f007fab2015b8c89d3fe081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXDIS_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00322">322</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9962f8954a13db108af98aa176de6305"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXDIS_SHIFT" ref="g9962f8954a13db108af98aa176de6305" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXDIS_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00321">321</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga50032c412ce9b410682624b1174f34c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXEN_DEFAULT" ref="ga50032c412ce9b410682624b1174f34c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00318">318</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd59f6155c757378fffb30ef9fc28e64"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXEN_MASK" ref="gdd59f6155c757378fffb30ef9fc28e64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00317">317</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8bf1cfbac64fbef930ae7b5584ee5887"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXEN_SHIFT" ref="g8bf1cfbac64fbef930ae7b5584ee5887" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00316">316</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0dc128c9f830982c847251819eb8b018"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXTRIDIS_DEFAULT" ref="g0dc128c9f830982c847251819eb8b018" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00353">353</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f03a0e1d5c6bc28d8045dadb1c4cbd3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXTRIDIS_MASK" ref="g2f03a0e1d5c6bc28d8045dadb1c4cbd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIDIS_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXTRIDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00352">352</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fbf7e64ee26f3ddf03ce784949708bc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXTRIDIS_SHIFT" ref="g0fbf7e64ee26f3ddf03ce784949708bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIDIS_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXTRIDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00351">351</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g60805fd3fef0dee8e9f2fb00c40280fa"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXTRIEN_DEFAULT" ref="g60805fd3fef0dee8e9f2fb00c40280fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00348">348</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb79590e8fd0227921d7322d10177651b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXTRIEN_MASK" ref="gb79590e8fd0227921d7322d10177651b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIEN_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXTRIEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00347">347</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g00f420a9d5d5b3f4b4469f6d01f7e569"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CMD_TXTRIEN_SHIFT" ref="g00f420a9d5d5b3f4b4469f6d01f7e569" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CMD_TXTRIEN_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXTRIEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00346">346</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd95801ffeda4a64d53c4108c9f260053"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOCS_DEFAULT" ref="gd95801ffeda4a64d53c4108c9f260053" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOCS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00137">137</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5992daf94e6b682ee3c05c4b731592a9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOCS_MASK" ref="g5992daf94e6b682ee3c05c4b731592a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOCS_MASK&nbsp;&nbsp;&nbsp;0x10000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_AUTOCS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00136">136</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2a4a4d8cc036c09df01a49c973c7a177"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOCS_SHIFT" ref="g2a4a4d8cc036c09df01a49c973c7a177" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOCS_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_AUTOCS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00135">135</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f2b2e08e2230eecdc83c965d057fa94"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOTRI_DEFAULT" ref="g2f2b2e08e2230eecdc83c965d057fa94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTRI_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00142">142</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g20642a420955701f6de880d60edf6d24"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOTRI_MASK" ref="g20642a420955701f6de880d60edf6d24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTRI_MASK&nbsp;&nbsp;&nbsp;0x20000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_AUTOTRI 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00141">141</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gccf7440f6878375883a68f4b0eed1f29"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOTRI_SHIFT" ref="gccf7440f6878375883a68f4b0eed1f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTRI_SHIFT&nbsp;&nbsp;&nbsp;17          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_AUTOTRI 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00140">140</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g80885e0386f51a0f9ee3456a2f481847"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOTX_DEFAULT" ref="g80885e0386f51a0f9ee3456a2f481847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00199">199</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge568dd712e6a98d46facec845bcd4717"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOTX_MASK" ref="ge568dd712e6a98d46facec845bcd4717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTX_MASK&nbsp;&nbsp;&nbsp;0x20000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_AUTOTX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00198">198</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9bbc2339154674c26bf014627b30cadf"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_AUTOTX_SHIFT" ref="g9bbc2339154674c26bf014627b30cadf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_AUTOTX_SHIFT&nbsp;&nbsp;&nbsp;29          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_AUTOTX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00197">197</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9ccf0b14ad4a5d112b14cddc362be7e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_BIT8DV_DEFAULT" ref="ga9ccf0b14ad4a5d112b14cddc362be7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BIT8DV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00162">162</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7adc39b3ea40de01a93ef96a8dca3d8b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_BIT8DV_MASK" ref="g7adc39b3ea40de01a93ef96a8dca3d8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BIT8DV_MASK&nbsp;&nbsp;&nbsp;0x200000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_BIT8DV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00161">161</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2fab5e1671085822c00a807b68a7be8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_BIT8DV_SHIFT" ref="ge2fab5e1671085822c00a807b68a7be8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BIT8DV_SHIFT&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_BIT8DV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00160">160</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g25b83e8172f95662ae585f7b2a615f7f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_BYTESWAP_DEFAULT" ref="g25b83e8172f95662ae585f7b2a615f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BYTESWAP_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00194">194</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g601a50bf609bfd84b19b9f37397cbe61"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_BYTESWAP_MASK" ref="g601a50bf609bfd84b19b9f37397cbe61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BYTESWAP_MASK&nbsp;&nbsp;&nbsp;0x10000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_BYTESWAP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00193">193</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd89bfa51b970ce2569787da8bfc316ce"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_BYTESWAP_SHIFT" ref="gd89bfa51b970ce2569787da8bfc316ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_BYTESWAP_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_BYTESWAP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00192">192</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g877bce2480d71470f8e1c584eca5eae1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CCEN_DEFAULT" ref="g877bce2480d71470f8e1c584eca5eae1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CCEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00054">54</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9e06bd7e806ea857d63f88286604b6f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CCEN_MASK" ref="ga9e06bd7e806ea857d63f88286604b6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CCEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CCEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00053">53</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaea05a51e0b861b88958d2ac88f3f43b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CCEN_SHIFT" ref="gaea05a51e0b861b88958d2ac88f3f43b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CCEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CCEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00052">52</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g39a0312757d56e322a3533ec73f28a04"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPHA_DEFAULT" ref="g39a0312757d56e322a3533ec73f28a04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00090">90</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb79e3865c2ed34447692378c15286bca"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPHA_MASK" ref="gb79e3865c2ed34447692378c15286bca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CLKPHA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00089">89</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1623bdb1296bb050eaab5589577201c9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPHA_SAMPLELEADING" ref="g1623bdb1296bb050eaab5589577201c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_SAMPLELEADING&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SAMPLELEADING for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00091">91</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1072537478a3733d3b37a985231bd0f3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPHA_SAMPLETRAILING" ref="g1072537478a3733d3b37a985231bd0f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_SAMPLETRAILING&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SAMPLETRAILING for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00092">92</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a80b29c617fb9986c38a504d1e1b03a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPHA_SHIFT" ref="g6a80b29c617fb9986c38a504d1e1b03a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPHA_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CLKPHA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00088">88</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6836f9758a0f60278f3ab4b0b681eea0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPOL_DEFAULT" ref="g6836f9758a0f60278f3ab4b0b681eea0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00081">81</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g74d9a4580518e72d20950ac5d9c72ef8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPOL_IDLEHIGH" ref="g74d9a4580518e72d20950ac5d9c72ef8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_IDLEHIGH&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode IDLEHIGH for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00083">83</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g73c11d4c4af9e280723d51888ce5068b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPOL_IDLELOW" ref="g73c11d4c4af9e280723d51888ce5068b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_IDLELOW&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode IDLELOW for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00082">82</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f4efc79ff5102221f1e0dcb89cbd200"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPOL_MASK" ref="g1f4efc79ff5102221f1e0dcb89cbd200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CLKPOL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00080">80</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3538598e53221de49682805ed26b108"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CLKPOL_SHIFT" ref="gb3538598e53221de49682805ed26b108" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CLKPOL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CLKPOL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00079">79</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g339322d98aa537b9451eebf701a3d888"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CSINV_DEFAULT" ref="g339322d98aa537b9451eebf701a3d888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSINV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00132">132</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c8533f56c2ab4be8e0a3ea4ee2b39a2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CSINV_MASK" ref="g0c8533f56c2ab4be8e0a3ea4ee2b39a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSINV_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CSINV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00131">131</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb92b72d68d315d3cdad22b6eae0605fa"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CSINV_SHIFT" ref="gb92b72d68d315d3cdad22b6eae0605fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSINV_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CSINV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00130">130</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b52e18ca968db60b42df28e2d550cbb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CSMA_DEFAULT" ref="g7b52e18ca968db60b42df28e2d550cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00104">104</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3895a386a472d26cbb65c3a7fff00565"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CSMA_GOTOSLAVEMODE" ref="g3895a386a472d26cbb65c3a7fff00565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_GOTOSLAVEMODE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GOTOSLAVEMODE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00106">106</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g94e3b8dcbf846217d2c1ec66e10a154a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CSMA_MASK" ref="g94e3b8dcbf846217d2c1ec66e10a154a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CSMA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00103">103</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c3ab9a558eeb609a3b952102dd772a8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CSMA_NOACTION" ref="g6c3ab9a558eeb609a3b952102dd772a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_NOACTION&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NOACTION for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00105">105</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9308f66b060b33c9a3c93706d3642dfe"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_CSMA_SHIFT" ref="g9308f66b060b33c9a3c93706d3642dfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_CSMA_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CSMA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00102">102</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g63707a2619c5a01ae80e8b69b078629e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSDMA_DEFAULT" ref="g63707a2619c5a01ae80e8b69b078629e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSDMA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00167">167</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd80d354360c6fb266c289e83ee761aa8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSDMA_MASK" ref="gd80d354360c6fb266c289e83ee761aa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSDMA_MASK&nbsp;&nbsp;&nbsp;0x400000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_ERRSDMA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00166">166</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6735079c9bb783c6ac83438fb3cba423"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSDMA_SHIFT" ref="g6735079c9bb783c6ac83438fb3cba423" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSDMA_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_ERRSDMA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00165">165</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ba1cb3eef09603a22a92e75eb5a22d9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSRX_DEFAULT" ref="g1ba1cb3eef09603a22a92e75eb5a22d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSRX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00172">172</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g97a89a5d0e636e79915ec2a5af8db328"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSRX_MASK" ref="g97a89a5d0e636e79915ec2a5af8db328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSRX_MASK&nbsp;&nbsp;&nbsp;0x800000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_ERRSRX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00171">171</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge91da89fc5c4ae93c600360b1fdbcf86"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSRX_SHIFT" ref="ge91da89fc5c4ae93c600360b1fdbcf86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSRX_SHIFT&nbsp;&nbsp;&nbsp;23          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_ERRSRX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00170">170</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfc154a41d5f95a963aa7b12d0586665"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSTX_DEFAULT" ref="gdfc154a41d5f95a963aa7b12d0586665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSTX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00177">177</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g26e8ab72c2f728dcc272462590c620c5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSTX_MASK" ref="g26e8ab72c2f728dcc272462590c620c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSTX_MASK&nbsp;&nbsp;&nbsp;0x1000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_ERRSTX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00176">176</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0485b30367e1e0738371370d3788ae11"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_ERRSTX_SHIFT" ref="g0485b30367e1e0738371370d3788ae11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_ERRSTX_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_ERRSTX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00175">175</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2967103a743df74a1969b7e7e57bd3ec"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_LOOPBK_DEFAULT" ref="g2967103a743df74a1969b7e7e57bd3ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_LOOPBK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00049">49</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g72e0e08a05795eb7ce5d381ab12e1ffe"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_LOOPBK_MASK" ref="g72e0e08a05795eb7ce5d381ab12e1ffe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_LOOPBK_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_LOOPBK 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00048">48</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3851ad8e310a97bcc1421c771bcc49b1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_LOOPBK_SHIFT" ref="g3851ad8e310a97bcc1421c771bcc49b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_LOOPBK_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_LOOPBK 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00047">47</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a45f79f16c392317ecce941a41fee7b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MASK" ref="g6a45f79f16c392317ecce941a41fee7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MASK&nbsp;&nbsp;&nbsp;0x7DFFFF7FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00040">40</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g90089e620624d183b375295055857324"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MPAB_DEFAULT" ref="g90089e620624d183b375295055857324" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPAB_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00064">64</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g610c3be4f2d3ee5d358709a31d0f4fd2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MPAB_MASK" ref="g610c3be4f2d3ee5d358709a31d0f4fd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPAB_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MPAB 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00063">63</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge445b5eaec9bdb3c070ead320f690fa7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MPAB_SHIFT" ref="ge445b5eaec9bdb3c070ead320f690fa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPAB_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MPAB 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00062">62</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c05e9462898a727666d6f4f94b3c3bf"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MPM_DEFAULT" ref="g6c05e9462898a727666d6f4f94b3c3bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPM_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00059">59</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4504fceb37f96ef9c28cea132cbc4ab7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MPM_MASK" ref="g4504fceb37f96ef9c28cea132cbc4ab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPM_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MPM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00058">58</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f3b09fe27d5b3259c54872f99369941"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MPM_SHIFT" ref="g5f3b09fe27d5b3259c54872f99369941" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MPM_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MPM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00057">57</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb64510416d1d75031edbebb4dc2d8261"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MSBF_DEFAULT" ref="gb64510416d1d75031edbebb4dc2d8261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MSBF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00099">99</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb390209baa7a5e88a7d71bfcae6c5115"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MSBF_MASK" ref="gb390209baa7a5e88a7d71bfcae6c5115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MSBF_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MSBF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00098">98</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a9c07d02a1b348aaba952ffaae7ab21"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MSBF_SHIFT" ref="g8a9c07d02a1b348aaba952ffaae7ab21" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MSBF_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MSBF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00097">97</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f9f112c7023b35036e5e013be21a195"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MVDIS_DEFAULT" ref="g2f9f112c7023b35036e5e013be21a195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MVDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00204">204</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2cf7cefb2aeea9cf2f6e05b5d04b421"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MVDIS_MASK" ref="gb2cf7cefb2aeea9cf2f6e05b5d04b421" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MVDIS_MASK&nbsp;&nbsp;&nbsp;0x40000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MVDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00203">203</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g84f7cb26555c49bba316fab55098c0b1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_MVDIS_SHIFT" ref="g84f7cb26555c49bba316fab55098c0b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_MVDIS_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MVDIS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00202">202</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g42356fb72130d56df3d6975188c595a7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_OVS_DEFAULT" ref="g42356fb72130d56df3d6975188c595a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00068">68</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga96df497c66ef6bbfc1687a180e324a7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_OVS_MASK" ref="ga96df497c66ef6bbfc1687a180e324a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_MASK&nbsp;&nbsp;&nbsp;0x60UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_OVS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00067">67</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3723d0428fb3fc7cd1e68b2aaeff346"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_OVS_SHIFT" ref="gb3723d0428fb3fc7cd1e68b2aaeff346" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_OVS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00066">66</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g43a63b2d61bd7edfddf8897271e1a075"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_OVS_X16" ref="g43a63b2d61bd7edfddf8897271e1a075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_X16&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode X16 for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00069">69</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0a83fcca82d66925b84e3e40f9e02df6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_OVS_X4" ref="g0a83fcca82d66925b84e3e40f9e02df6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_X4&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode X4 for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00072">72</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gca9ebc24c886292aa744f7ad9c67c6c4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_OVS_X6" ref="gca9ebc24c886292aa744f7ad9c67c6c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_X6&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode X6 for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00071">71</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8224052117649adc6fc997adc673263b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_OVS_X8" ref="g8224052117649adc6fc997adc673263b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_OVS_X8&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode X8 for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00070">70</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2543361fc88a8b049e8267a3c9d4de9e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_RESETVALUE" ref="g2543361fc88a8b049e8267a3c9d4de9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00039">39</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5d56007016f618928ab9d945a276861"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_RXINV_DEFAULT" ref="gc5d56007016f618928ab9d945a276861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_RXINV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00122">122</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g910939a67de59c096bf7530d722178e4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_RXINV_MASK" ref="g910939a67de59c096bf7530d722178e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_RXINV_MASK&nbsp;&nbsp;&nbsp;0x2000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXINV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00121">121</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g61e333d6a4f804ae14ed442798700c9b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_RXINV_SHIFT" ref="g61e333d6a4f804ae14ed442798700c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_RXINV_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXINV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00120">120</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ffaf84994a1d90e3e752756beb1a7bf"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SCMODE_DEFAULT" ref="g6ffaf84994a1d90e3e752756beb1a7bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00147">147</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b2e9a4545fefa9fd9edb3cb6ac1eb49"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SCMODE_MASK" ref="g5b2e9a4545fefa9fd9edb3cb6ac1eb49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCMODE_MASK&nbsp;&nbsp;&nbsp;0x40000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_SCMODE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00146">146</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g53c016ad9fadeddbbbee32ba9d27a311"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SCMODE_SHIFT" ref="g53c016ad9fadeddbbbee32ba9d27a311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCMODE_SHIFT&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_SCMODE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00145">145</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0fe49e7a9c0847b1ad129d429f35f84"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SCRETRANS_DEFAULT" ref="gb0fe49e7a9c0847b1ad129d429f35f84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCRETRANS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00152">152</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4655a924689137cf4f0369f487a3ea7b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SCRETRANS_MASK" ref="g4655a924689137cf4f0369f487a3ea7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCRETRANS_MASK&nbsp;&nbsp;&nbsp;0x80000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_SCRETRANS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00151">151</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8a7bb7cbb21e1260a2840268ec6f77b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SCRETRANS_SHIFT" ref="gd8a7bb7cbb21e1260a2840268ec6f77b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SCRETRANS_SHIFT&nbsp;&nbsp;&nbsp;19          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_SCRETRANS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00150">150</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaec215d5fe6dc238fe28009ec614e4dc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SKIPPERRF_DEFAULT" ref="gaec215d5fe6dc238fe28009ec614e4dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SKIPPERRF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00157">157</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8aa744640f55bdc020e68d81f265c921"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SKIPPERRF_MASK" ref="g8aa744640f55bdc020e68d81f265c921" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SKIPPERRF_MASK&nbsp;&nbsp;&nbsp;0x100000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_SKIPPERRF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00156">156</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfab95e090befcee82a880a35ca683710"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SKIPPERRF_SHIFT" ref="gfab95e090befcee82a880a35ca683710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SKIPPERRF_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_SKIPPERRF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00155">155</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g266a47243299faa641130be2e43dac3f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SYNC_DEFAULT" ref="g266a47243299faa641130be2e43dac3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SYNC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00044">44</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf212a13611c22e3f631bb868fd772a8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SYNC_MASK" ref="gcf212a13611c22e3f631bb868fd772a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SYNC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_SYNC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00043">43</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf43f50a6f4a010d13e582bdd8b69fc8b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_SYNC_SHIFT" ref="gf43f50a6f4a010d13e582bdd8b69fc8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_SYNC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_SYNC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00042">42</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g915f538ca2c5b606107eb0dde46c57a4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXBIL_DEFAULT" ref="g915f538ca2c5b606107eb0dde46c57a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00113">113</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f9acd7b3646fbc09a7eb66bdef09f22"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXBIL_EMPTY" ref="g6f9acd7b3646fbc09a7eb66bdef09f22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_EMPTY&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode EMPTY for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00114">114</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9561f83b63a80eb1ee46f07af3ca5577"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXBIL_HALFFULL" ref="g9561f83b63a80eb1ee46f07af3ca5577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_HALFFULL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode HALFFULL for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00115">115</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3d7e7ff7efdb894b66d3a27d442deb9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXBIL_MASK" ref="ga3d7e7ff7efdb894b66d3a27d442deb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBIL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00112">112</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2197cffac8bd3908f42bdf5cdff43c30"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXBIL_SHIFT" ref="g2197cffac8bd3908f42bdf5cdff43c30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXBIL_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBIL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00111">111</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bc6fa98fa774da56b2b10138e29d252"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXDELAY_DEFAULT" ref="g5bc6fa98fa774da56b2b10138e29d252" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00181">181</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0d37415bb61c5d56adc1dc03547c503"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXDELAY_DOUBLE" ref="gb0d37415bb61c5d56adc1dc03547c503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_DOUBLE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DOUBLE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00184">184</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfff73fc48c2f70a8c5bc5f01623a330d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXDELAY_MASK" ref="gfff73fc48c2f70a8c5bc5f01623a330d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_MASK&nbsp;&nbsp;&nbsp;0xC000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDELAY 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00180">180</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ac9b5995f16fcbad4d9bf4550138048"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXDELAY_NONE" ref="g9ac9b5995f16fcbad4d9bf4550138048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_NONE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00182">182</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0de43eb2fd41ab34b5d85c985ff88241"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXDELAY_SHIFT" ref="g0de43eb2fd41ab34b5d85c985ff88241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDELAY 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00179">179</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g503c59c6e668094c15a1ed1bae6873a0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXDELAY_SINGLE" ref="g503c59c6e668094c15a1ed1bae6873a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_SINGLE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SINGLE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00183">183</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g418e585dc6c5cda4d4544b46ccbad581"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXDELAY_TRIPLE" ref="g418e585dc6c5cda4d4544b46ccbad581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXDELAY_TRIPLE&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TRIPLE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00185">185</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gebfb459e3437ce28e743f22cbfd088ad"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXINV_DEFAULT" ref="gebfb459e3437ce28e743f22cbfd088ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXINV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00127">127</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2013cf9fa0a434880a6d2bb6c85c6716"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXINV_MASK" ref="g2013cf9fa0a434880a6d2bb6c85c6716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXINV_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXINV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00126">126</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g942d4aee22783b8e37ee9018641f4127"></a><!-- doxytag: member="efm32gg_uart.h::_UART_CTRL_TXINV_SHIFT" ref="g942d4aee22783b8e37ee9018641f4127" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_CTRL_TXINV_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXINV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00125">125</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1364d02f952f4ea415d6ec328cec350d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_DEFAULT" ref="g1364d02f952f4ea415d6ec328cec350d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00216">216</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g98a0d1f4ef6bdc71eb1264c1b94fbe65"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_EIGHT" ref="g98a0d1f4ef6bdc71eb1264c1b94fbe65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_EIGHT&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode EIGHT for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00217">217</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bf557ee1b2316cdfdfc4446dfd546ed"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_ELEVEN" ref="g5bf557ee1b2316cdfdfc4446dfd546ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_ELEVEN&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ELEVEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00220">220</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf06dfc29071acaff46bd54c6f5cb3d49"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_FIFTEEN" ref="gf06dfc29071acaff46bd54c6f5cb3d49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_FIFTEEN&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode FIFTEEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00224">224</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e6a5d9a02823fbe377682331735dce0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_FIVE" ref="g5e6a5d9a02823fbe377682331735dce0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_FIVE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode FIVE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00213">213</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dfe8e5e5e7175a37bba5e0375a10f72"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_FOUR" ref="g8dfe8e5e5e7175a37bba5e0375a10f72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_FOUR&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode FOUR for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00212">212</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf87fdee66957a302263315bd66501d68"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_FOURTEEN" ref="gf87fdee66957a302263315bd66501d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_FOURTEEN&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode FOURTEEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00223">223</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g11dc8e247908fa346b4e9076c4c9a0bd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_MASK" ref="g11dc8e247908fa346b4e9076c4c9a0bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_DATABITS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00211">211</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g304b234752c32596df08572a6fc5663b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_NINE" ref="g304b234752c32596df08572a6fc5663b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_NINE&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NINE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00218">218</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8403ad93d8fef593cdf66ae9ed438ea"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_SEVEN" ref="gc8403ad93d8fef593cdf66ae9ed438ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_SEVEN&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SEVEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00215">215</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g30c67c73fbf3a5b513188d83d8a92e0b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_SHIFT" ref="g30c67c73fbf3a5b513188d83d8a92e0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_DATABITS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00210">210</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g912a88d276da6dcaaf629eccb4cc343d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_SIX" ref="g912a88d276da6dcaaf629eccb4cc343d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_SIX&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SIX for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00214">214</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e8dee1b42976d023830d9237645a210"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_SIXTEEN" ref="g6e8dee1b42976d023830d9237645a210" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_SIXTEEN&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SIXTEEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00225">225</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2a9010135123d4866e60a50b13071511"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_TEN" ref="g2a9010135123d4866e60a50b13071511" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_TEN&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00219">219</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g73902faf767c099460c58f29f46bdc93"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_THIRTEEN" ref="g73902faf767c099460c58f29f46bdc93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_THIRTEEN&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode THIRTEEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00222">222</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1dab8c32463df00296c2b3fec2cfa17c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_DATABITS_TWELVE" ref="g1dab8c32463df00296c2b3fec2cfa17c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_DATABITS_TWELVE&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TWELVE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00221">221</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="geaaaf90e149134610ef9d13eaf033cd1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_MASK" ref="geaaaf90e149134610ef9d13eaf033cd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_MASK&nbsp;&nbsp;&nbsp;0x0000330FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00209">209</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ab7b43cc49be8dbb378e566b289a152"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_PARITY_DEFAULT" ref="g3ab7b43cc49be8dbb378e566b289a152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00242">242</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fb5d9f0e630a66f920e1a7606be1567"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_PARITY_EVEN" ref="g8fb5d9f0e630a66f920e1a7606be1567" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_EVEN&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode EVEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00244">244</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1e288e1cd05b000cc8bdd774d8c78df"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_PARITY_MASK" ref="ge1e288e1cd05b000cc8bdd774d8c78df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_MASK&nbsp;&nbsp;&nbsp;0x300UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PARITY 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00241">241</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g684925f7ff8a0e7b9f50046fff7551fa"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_PARITY_NONE" ref="g684925f7ff8a0e7b9f50046fff7551fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_NONE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00243">243</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g38571f92dd163ed184616450dd4cd27b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_PARITY_ODD" ref="g38571f92dd163ed184616450dd4cd27b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_ODD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ODD for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00245">245</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7866dc73649bb27fb9f697228f2abbf4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_PARITY_SHIFT" ref="g7866dc73649bb27fb9f697228f2abbf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_PARITY_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PARITY 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00240">240</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc484a539e31a62e7dcaedfa632e8d564"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_RESETVALUE" ref="gc484a539e31a62e7dcaedfa632e8d564" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_RESETVALUE&nbsp;&nbsp;&nbsp;0x00001005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00208">208</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g887cb4ada3a838ce4821820ef0336fbe"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_STOPBITS_DEFAULT" ref="g887cb4ada3a838ce4821820ef0336fbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00253">253</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g325d2754970042d912b426288d774bd1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_STOPBITS_HALF" ref="g325d2754970042d912b426288d774bd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_HALF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode HALF for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00252">252</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ebebf2b11bbb048bb9a5417320e717d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_STOPBITS_MASK" ref="g3ebebf2b11bbb048bb9a5417320e717d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_MASK&nbsp;&nbsp;&nbsp;0x3000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_STOPBITS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00251">251</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0de2bed1625b36dcd1ec7653b77d5ef"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_STOPBITS_ONE" ref="gc0de2bed1625b36dcd1ec7653b77d5ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_ONE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ONE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00254">254</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="geea3712bca9b17ddd9e9f103c66104b1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_STOPBITS_ONEANDAHALF" ref="geea3712bca9b17ddd9e9f103c66104b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_ONEANDAHALF&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ONEANDAHALF for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00255">255</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bb4ce5f79bf078e8d7ca1cbfa65c88d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_STOPBITS_SHIFT" ref="g2bb4ce5f79bf078e8d7ca1cbfa65c88d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_STOPBITS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00250">250</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c8657ac1db3b4f6a2189e4e5bea24c3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_FRAME_STOPBITS_TWO" ref="g9c8657ac1db3b4f6a2189e4e5bea24c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_FRAME_STOPBITS_TWO&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TWO for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00256">256</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g721e7599ba7278976aa0adcf869d26dc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_DELAY_DEFAULT" ref="g721e7599ba7278976aa0adcf869d26dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DELAY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01092">1092</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g432e7dff7cbef7325cb7eab3541cb9fd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_DELAY_MASK" ref="g432e7dff7cbef7325cb7eab3541cb9fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DELAY_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_DELAY 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01091">1091</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g26d64bbca38527ab20ac22657603b4ce"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_DELAY_SHIFT" ref="g26d64bbca38527ab20ac22657603b4ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DELAY_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_DELAY 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01090">1090</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g74d856b46c2fa90264b709c136344aa0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_DMASPLIT_DEFAULT" ref="g74d856b46c2fa90264b709c136344aa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DMASPLIT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01087">1087</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c42f4ec36370aaa7ce949b276697446"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_DMASPLIT_MASK" ref="g7c42f4ec36370aaa7ce949b276697446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DMASPLIT_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_DMASPLIT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01086">1086</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4e75683ff160e08e01b4e552bb311ca"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_DMASPLIT_SHIFT" ref="ge4e75683ff160e08e01b4e552bb311ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_DMASPLIT_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_DMASPLIT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01085">1085</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge926d80ade3750f6a5f3fd61e6176de3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_EN_DEFAULT" ref="ge926d80ade3750f6a5f3fd61e6176de3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01068">1068</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1367f7287f14ce6b0e9aeda21dd54c38"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_EN_MASK" ref="g1367f7287f14ce6b0e9aeda21dd54c38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_EN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01067">1067</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b45c6ae0ad946969af1afa9a2ab9dc7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_EN_SHIFT" ref="g2b45c6ae0ad946969af1afa9a2ab9dc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_EN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01066">1066</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g953623d46bf6a0e0f75011e5a51be6fd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_DEFAULT" ref="g953623d46bf6a0e0f75011e5a51be6fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01096">1096</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a7b1fb11684c31bca2adf7abed3c949"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_MASK" ref="g6a7b1fb11684c31bca2adf7abed3c949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FORMAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01095">1095</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb87ca5680bbfa38e016beb5213129e12"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_SHIFT" ref="gb87ca5680bbfa38e016beb5213129e12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FORMAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01094">1094</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dd7551e7a03ec437cbaea9b16ef9015"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_W16D16" ref="g8dd7551e7a03ec437cbaea9b16ef9015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W16D16&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode W16D16 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01102">1102</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8bdd6b4c359fa0663c3dd527467dc063"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_W16D8" ref="g8bdd6b4c359fa0663c3dd527467dc063" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W16D8&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode W16D8 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01103">1103</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g349b4a62b5a599581dca44088d33c8fc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_W32D16" ref="g349b4a62b5a599581dca44088d33c8fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D16&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode W32D16 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01100">1100</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5806df9bd5247a88b78c1beb18ea390d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_W32D24" ref="g5806df9bd5247a88b78c1beb18ea390d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D24&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode W32D24 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01099">1099</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge66f65c8c9eba5ecc85faaea2919e58a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_W32D24M" ref="ge66f65c8c9eba5ecc85faaea2919e58a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D24M&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode W32D24M for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01098">1098</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge900d4d70c48f7b121716209e7ac1901"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_W32D32" ref="ge900d4d70c48f7b121716209e7ac1901" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D32&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode W32D32 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01097">1097</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4220bd2962f7306a5580915d5bf194f7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_W32D8" ref="g4220bd2962f7306a5580915d5bf194f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W32D8&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode W32D8 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01101">1101</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e83c5765c98840e69936349740a0310"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_FORMAT_W8D8" ref="g5e83c5765c98840e69936349740a0310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_FORMAT_W8D8&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode W8D8 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01104">1104</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2a51a98bd9b2274fd60a476cc339c70c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_JUSTIFY_DEFAULT" ref="g2a51a98bd9b2274fd60a476cc339c70c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01078">1078</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g792fd3cc33b3093591cb4c14fedb9b61"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_JUSTIFY_LEFT" ref="g792fd3cc33b3093591cb4c14fedb9b61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_LEFT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LEFT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01079">1079</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g680c4bd7f2aef15e7c3e4a4073042489"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_JUSTIFY_MASK" ref="g680c4bd7f2aef15e7c3e4a4073042489" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_JUSTIFY 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01077">1077</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gabab4ab1d9dffadd4de55663585128b7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_JUSTIFY_RIGHT" ref="gabab4ab1d9dffadd4de55663585128b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_RIGHT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RIGHT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01080">1080</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9878a7787af8c54876d1bd1dda43c195"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_JUSTIFY_SHIFT" ref="g9878a7787af8c54876d1bd1dda43c195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_JUSTIFY_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_JUSTIFY 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01076">1076</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ca2aabafd03e9b2b1763e29f00824d5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_MASK" ref="g6ca2aabafd03e9b2b1763e29f00824d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_MASK&nbsp;&nbsp;&nbsp;0x0000071FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01064">1064</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a7c4dc81938a3cb2d202326c5fe8251"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_MONO_DEFAULT" ref="g3a7c4dc81938a3cb2d202326c5fe8251" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_MONO_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01073">1073</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g47300108eb1f68706beaef5016a37ca1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_MONO_MASK" ref="g47300108eb1f68706beaef5016a37ca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_MONO_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MONO 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01072">1072</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ab43662fd79e00b9323e8634f1134e6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_MONO_SHIFT" ref="g2ab43662fd79e00b9323e8634f1134e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_MONO_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MONO 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01071">1071</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g054b7000c2ea1803de299187086779cb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_I2SCTRL_RESETVALUE" ref="g054b7000c2ea1803de299187086779cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_I2SCTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01063">1063</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4c8a9581f3703abaf5cfdf79feffc7c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_CCF_DEFAULT" ref="ga4c8a9581f3703abaf5cfdf79feffc7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_CCF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00931">931</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc0c39bb95903ca0a4e3ce45d850b19e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_CCF_MASK" ref="gdc0c39bb95903ca0a4e3ce45d850b19e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_CCF_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CCF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00930">930</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb2267f7056d874e4a4c98d9db7486f3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_CCF_SHIFT" ref="gcb2267f7056d874e4a4c98d9db7486f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_CCF_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CCF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00929">929</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g49affb2a10cfec5057ec2a0e29f436db"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_FERR_DEFAULT" ref="g49affb2a10cfec5057ec2a0e29f436db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_FERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00916">916</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g201ad4bdf5aab3f82795063cee7da929"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_FERR_MASK" ref="g201ad4bdf5aab3f82795063cee7da929" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_FERR_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00915">915</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4706e8fde9b884a2ede9868d79be443f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_FERR_SHIFT" ref="g4706e8fde9b884a2ede9868d79be443f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_FERR_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00914">914</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c5967a9a8c042ab4fd4a8c8e8b15f5f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_MASK" ref="g0c5967a9a8c042ab4fd4a8c8e8b15f5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_MASK&nbsp;&nbsp;&nbsp;0x00001FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00867">867</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7a91620eb5642f89a7a423d33f7125f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_MPAF_DEFAULT" ref="gd7a91620eb5642f89a7a423d33f7125f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_MPAF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00921">921</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g72b008e2119320c8bcb2236d1571f79e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_MPAF_MASK" ref="g72b008e2119320c8bcb2236d1571f79e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_MPAF_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MPAF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00920">920</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b6229ec3ca599d757813c1ff0d3b767"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_MPAF_SHIFT" ref="g7b6229ec3ca599d757813c1ff0d3b767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_MPAF_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MPAF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00919">919</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbee401f09cd59ecab72d4d4448443870"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_PERR_DEFAULT" ref="gbee401f09cd59ecab72d4d4448443870" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_PERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00911">911</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb843e3ee9698dc50c0b48f76167917af"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_PERR_MASK" ref="gb843e3ee9698dc50c0b48f76167917af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_PERR_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00910">910</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc289b0ffae4a764035d7fc980ebb1d5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_PERR_SHIFT" ref="gfc289b0ffae4a764035d7fc980ebb1d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_PERR_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00909">909</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g47493d16b0fc76c21d9668315133e3d6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RESETVALUE" ref="g47493d16b0fc76c21d9668315133e3d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00866">866</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g08bd8c49cf01ad98db0d51714c27befb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXDATAV_DEFAULT" ref="g08bd8c49cf01ad98db0d51714c27befb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXDATAV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00881">881</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4339b65537b8d3abfa6d25595d290eb0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXDATAV_MASK" ref="g4339b65537b8d3abfa6d25595d290eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXDATAV_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATAV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00880">880</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc31e95dbb8b4f29dddc7eb4953ba53c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXDATAV_SHIFT" ref="gcc31e95dbb8b4f29dddc7eb4953ba53c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXDATAV_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATAV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00879">879</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bd7e2c75bcb9411b64099137bacd746"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXFULL_DEFAULT" ref="g3bd7e2c75bcb9411b64099137bacd746" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00886">886</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2215e7312cea67be49b712e05a8e1cb7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXFULL_MASK" ref="g2215e7312cea67be49b712e05a8e1cb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXFULL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00885">885</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga97c22a2ee213b8f0ef32990bd293def"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXFULL_SHIFT" ref="ga97c22a2ee213b8f0ef32990bd293def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00884">884</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0958bd4ad575a995d1b7c3f70f503180"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXOF_DEFAULT" ref="g0958bd4ad575a995d1b7c3f70f503180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00891">891</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g124a3a08615d132c3b3d501133d604c7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXOF_MASK" ref="g124a3a08615d132c3b3d501133d604c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXOF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00890">890</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd04967ca3ee19d9e533776f205aaf91a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXOF_SHIFT" ref="gd04967ca3ee19d9e533776f205aaf91a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXOF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00889">889</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g34d735174ff83106ea63aaa26cbaf746"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXUF_DEFAULT" ref="g34d735174ff83106ea63aaa26cbaf746" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXUF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00896">896</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g82e99994d4fa144daa9e9fdf2c4db7a9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXUF_MASK" ref="g82e99994d4fa144daa9e9fdf2c4db7a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXUF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00895">895</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4963c5f6452cbd81a9c1fa853557025f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_RXUF_SHIFT" ref="g4963c5f6452cbd81a9c1fa853557025f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_RXUF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00894">894</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6dcef0cd818153a2528969503dc9b299"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_SSM_DEFAULT" ref="g6dcef0cd818153a2528969503dc9b299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_SSM_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00926">926</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g29c094f9d1f467e71144a8a58c5b0379"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_SSM_MASK" ref="g29c094f9d1f467e71144a8a58c5b0379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_SSM_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_SSM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00925">925</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a49f1e032d54a86ae2284ee6effd037"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_SSM_SHIFT" ref="g3a49f1e032d54a86ae2284ee6effd037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_SSM_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_SSM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00924">924</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6e4d86564a2b4d67ea859980d085e84"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXBL_DEFAULT" ref="gf6e4d86564a2b4d67ea859980d085e84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXBL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00876">876</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g77abb92f26b7934f6df1c10909129f66"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXBL_MASK" ref="g77abb92f26b7934f6df1c10909129f66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXBL_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00875">875</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g01b227b1c4342ae3cf9864badac107cd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXBL_SHIFT" ref="g01b227b1c4342ae3cf9864badac107cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXBL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00874">874</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd164af336b769f7bf2dd78158bb8206a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXC_DEFAULT" ref="gd164af336b769f7bf2dd78158bb8206a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00871">871</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0284dce366b03e984546fdeba477f9cf"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXC_MASK" ref="g0284dce366b03e984546fdeba477f9cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00870">870</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g161908dc644bbbc6effe998ef7e8aed6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXC_SHIFT" ref="g161908dc644bbbc6effe998ef7e8aed6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00869">869</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb42d807583e5ff677721d215710ff636"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXOF_DEFAULT" ref="gb42d807583e5ff677721d215710ff636" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00901">901</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe872d60e36ea5ea55752c8581b32f82"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXOF_MASK" ref="gbe872d60e36ea5ea55752c8581b32f82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXOF_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00900">900</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ac96b7034a733e05f0c64cc86196362"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXOF_SHIFT" ref="g2ac96b7034a733e05f0c64cc86196362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXOF_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00899">899</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g93c1a88d0d4a357b8323aba8fb1130e9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXUF_DEFAULT" ref="g93c1a88d0d4a357b8323aba8fb1130e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXUF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00906">906</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7782067139007cd1c3d5eca16dd36663"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXUF_MASK" ref="g7782067139007cd1c3d5eca16dd36663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXUF_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00905">905</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gee8e61fc840eaf110732ad3aecb9fb90"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IEN_TXUF_SHIFT" ref="gee8e61fc840eaf110732ad3aecb9fb90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IEN_TXUF_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00904">904</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f85ad62d8865f414e612811680df6c3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_CCF_DEFAULT" ref="g4f85ad62d8865f414e612811680df6c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_CCF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00744">744</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4afd011672a26e857a2ce7edf39b1008"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_CCF_MASK" ref="g4afd011672a26e857a2ce7edf39b1008" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_CCF_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CCF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00743">743</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g71c222bf6bb6d24111d60e7313e05abe"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_CCF_SHIFT" ref="g71c222bf6bb6d24111d60e7313e05abe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_CCF_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CCF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00742">742</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7dd227442dfa8bd223f0f73411fe18b7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_FERR_DEFAULT" ref="g7dd227442dfa8bd223f0f73411fe18b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_FERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00729">729</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7f14cbf91b9bf76a90b72ad9f6b04c7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_FERR_MASK" ref="gf7f14cbf91b9bf76a90b72ad9f6b04c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_FERR_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00728">728</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6251778c341d3d31ac3cafd0bc58143"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_FERR_SHIFT" ref="gd6251778c341d3d31ac3cafd0bc58143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_FERR_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00727">727</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g38602d3a7d700bf791148febd94d887b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_MASK" ref="g38602d3a7d700bf791148febd94d887b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_MASK&nbsp;&nbsp;&nbsp;0x00001FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00680">680</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g04f6a16aad1bf6b9fe6008a61fe46a99"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_MPAF_DEFAULT" ref="g04f6a16aad1bf6b9fe6008a61fe46a99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_MPAF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00734">734</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g052d4886ee66c5e74782df3f88b495c8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_MPAF_MASK" ref="g052d4886ee66c5e74782df3f88b495c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_MPAF_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MPAF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00733">733</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g63de8b7a9a12a73876c170f9d86864d1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_MPAF_SHIFT" ref="g63de8b7a9a12a73876c170f9d86864d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_MPAF_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MPAF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00732">732</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdb60a0648b176282731dc5adee9a736"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_PERR_DEFAULT" ref="gcdb60a0648b176282731dc5adee9a736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_PERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00724">724</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g308b589d4d48882a75971934d9e6631b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_PERR_MASK" ref="g308b589d4d48882a75971934d9e6631b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_PERR_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00723">723</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb75830cfc9e5e4a11859ba3e956d8bff"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_PERR_SHIFT" ref="gb75830cfc9e5e4a11859ba3e956d8bff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_PERR_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00722">722</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc63625b64181840fc0b1ae40bfcee64"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RESETVALUE" ref="gfc63625b64181840fc0b1ae40bfcee64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00679">679</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g637d2a1603b611b4a1d637c5c2114753"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXDATAV_DEFAULT" ref="g637d2a1603b611b4a1d637c5c2114753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXDATAV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00694">694</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g62e85f33d63950c09d7c7d27df5d04c0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXDATAV_MASK" ref="g62e85f33d63950c09d7c7d27df5d04c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXDATAV_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATAV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00693">693</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g11549762e7b17ae6e9ea329daefd0d86"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXDATAV_SHIFT" ref="g11549762e7b17ae6e9ea329daefd0d86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXDATAV_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATAV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00692">692</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c232ae0d12d8b6a9cc70180157163cc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXFULL_DEFAULT" ref="g3c232ae0d12d8b6a9cc70180157163cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00699">699</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g33346abe87e39fa188aa11a14a3fcc59"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXFULL_MASK" ref="g33346abe87e39fa188aa11a14a3fcc59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXFULL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00698">698</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g037792a46507c2fb760d99acced2ad0f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXFULL_SHIFT" ref="g037792a46507c2fb760d99acced2ad0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00697">697</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2033e30d833dec11569d5afeba66a49"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXOF_DEFAULT" ref="gb2033e30d833dec11569d5afeba66a49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00704">704</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5284d6e1c4f78928dcacd8c024be9509"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXOF_MASK" ref="g5284d6e1c4f78928dcacd8c024be9509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXOF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00703">703</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga481b098caaf80277ba06f85d72b3fbc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXOF_SHIFT" ref="ga481b098caaf80277ba06f85d72b3fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXOF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00702">702</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4688592f3db35b0b8c8b4bc11a3a823c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXUF_DEFAULT" ref="g4688592f3db35b0b8c8b4bc11a3a823c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXUF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00709">709</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb335c4fbb0de8d4655d2c738bb5edc7c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXUF_MASK" ref="gb335c4fbb0de8d4655d2c738bb5edc7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXUF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00708">708</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a699b8c576acf23051787514309c09e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_RXUF_SHIFT" ref="g9a699b8c576acf23051787514309c09e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_RXUF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00707">707</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga51c2a42cca313e7ef14004509fe31bd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_SSM_DEFAULT" ref="ga51c2a42cca313e7ef14004509fe31bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_SSM_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00739">739</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc7e06f8e794b33b8d4238e4973213d5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_SSM_MASK" ref="gbc7e06f8e794b33b8d4238e4973213d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_SSM_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_SSM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00738">738</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="geb6538d6b744cc61c9827bbc88c5819e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_SSM_SHIFT" ref="geb6538d6b744cc61c9827bbc88c5819e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_SSM_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_SSM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00737">737</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gca2fd7d8d0110211d6882b8058dd7704"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXBL_DEFAULT" ref="gca2fd7d8d0110211d6882b8058dd7704" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXBL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00689">689</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc97cf8fac59c73f30038278fd9f1f9a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXBL_MASK" ref="gdc97cf8fac59c73f30038278fd9f1f9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXBL_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00688">688</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1edfbe45e4778a1a88ce0fc50f7187db"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXBL_SHIFT" ref="g1edfbe45e4778a1a88ce0fc50f7187db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXBL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00687">687</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7574e381b171d92445a2e3131afef0bb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXC_DEFAULT" ref="g7574e381b171d92445a2e3131afef0bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00684">684</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g751b3336637d3a38cc0c442eefc2319a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXC_MASK" ref="g751b3336637d3a38cc0c442eefc2319a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00683">683</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gef1d854d99653076954cc99bfd6daeb4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXC_SHIFT" ref="gef1d854d99653076954cc99bfd6daeb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00682">682</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gafe1095267ad53e4fda0ee3818dba8c1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXOF_DEFAULT" ref="gafe1095267ad53e4fda0ee3818dba8c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00714">714</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gea5136aabb8c646fc10ed1e30944b81c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXOF_MASK" ref="gea5136aabb8c646fc10ed1e30944b81c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXOF_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00713">713</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gefb3f72cffcfef2998231cc6f0ddb796"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXOF_SHIFT" ref="gefb3f72cffcfef2998231cc6f0ddb796" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXOF_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00712">712</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf2c84c86ca0ee8ebeff2a9d0545f267"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXUF_DEFAULT" ref="gcf2c84c86ca0ee8ebeff2a9d0545f267" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXUF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00719">719</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bb1ad3a74ebb9ac7cf75346d7bf48f8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXUF_MASK" ref="g2bb1ad3a74ebb9ac7cf75346d7bf48f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXUF_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00718">718</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2b7b66e084c11686854139258a17195"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IF_TXUF_SHIFT" ref="gf2b7b66e084c11686854139258a17195" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IF_TXUF_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00717">717</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g110dfd6f9435935569a2c21d011d03a6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_CCF_DEFAULT" ref="g110dfd6f9435935569a2c21d011d03a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_CCF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00862">862</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b38d779588e140f3822c512ce5c3df4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_CCF_MASK" ref="g3b38d779588e140f3822c512ce5c3df4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_CCF_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CCF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00861">861</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c93013af8c74a8c2a7beec16a3c49ca"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_CCF_SHIFT" ref="g2c93013af8c74a8c2a7beec16a3c49ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_CCF_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CCF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00860">860</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd6b13df20bfbc1c87f78b4693208e80"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_FERR_DEFAULT" ref="gbd6b13df20bfbc1c87f78b4693208e80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_FERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00847">847</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b0397040772066987aa2af44b356310"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_FERR_MASK" ref="g9b0397040772066987aa2af44b356310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_FERR_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00846">846</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g76d693d159f48f934e404ad50292b3e4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_FERR_SHIFT" ref="g76d693d159f48f934e404ad50292b3e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_FERR_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00845">845</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9f68baf0b5d3f2213ba157f7b5ddbfb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_MASK" ref="gb9f68baf0b5d3f2213ba157f7b5ddbfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_MASK&nbsp;&nbsp;&nbsp;0x00001FF9UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00808">808</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g081494021a4cbabed06117f07a634999"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_MPAF_DEFAULT" ref="g081494021a4cbabed06117f07a634999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_MPAF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00852">852</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a41d2aa9fed9edcf0e196113afa9c3c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_MPAF_MASK" ref="g6a41d2aa9fed9edcf0e196113afa9c3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_MPAF_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MPAF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00851">851</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g20598911dd472d6fbe13cc24da174336"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_MPAF_SHIFT" ref="g20598911dd472d6fbe13cc24da174336" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_MPAF_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MPAF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00850">850</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g61680f74223c66f9c5ca795b1996fe62"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_PERR_DEFAULT" ref="g61680f74223c66f9c5ca795b1996fe62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_PERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00842">842</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7718667627dc01867cbcaafec57f1283"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_PERR_MASK" ref="g7718667627dc01867cbcaafec57f1283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_PERR_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00841">841</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd102dd1f1847d5a436641e953d0df0a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_PERR_SHIFT" ref="gfd102dd1f1847d5a436641e953d0df0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_PERR_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00840">840</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7c47b0740da23c22ee61e5bef27bd3d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RESETVALUE" ref="ge7c47b0740da23c22ee61e5bef27bd3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00807">807</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6399d69c63a18c79720ab34e65c73c19"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXFULL_DEFAULT" ref="g6399d69c63a18c79720ab34e65c73c19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00817">817</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ef4f1484704f314f8b70c67d870336a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXFULL_MASK" ref="g4ef4f1484704f314f8b70c67d870336a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXFULL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00816">816</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7d6063857b188a793412b9582481738"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXFULL_SHIFT" ref="gd7d6063857b188a793412b9582481738" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00815">815</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g21a33cde68233fd049d0f0bfbe78232b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXOF_DEFAULT" ref="g21a33cde68233fd049d0f0bfbe78232b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00822">822</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6bfd6dd0700f9bbe72bd8b228968ff7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXOF_MASK" ref="gb6bfd6dd0700f9bbe72bd8b228968ff7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXOF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00821">821</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ae56ec4154ff8d2ad7b8cea59a950ab"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXOF_SHIFT" ref="g1ae56ec4154ff8d2ad7b8cea59a950ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXOF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00820">820</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5376e32d850b592eabeb66e5ddb5891"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXUF_DEFAULT" ref="gc5376e32d850b592eabeb66e5ddb5891" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXUF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00827">827</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g24244d6d3a5e646e1fd6355d15154b44"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXUF_MASK" ref="g24244d6d3a5e646e1fd6355d15154b44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXUF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00826">826</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8208292d7a5f7ada01cadee86beebdce"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_RXUF_SHIFT" ref="g8208292d7a5f7ada01cadee86beebdce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_RXUF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00825">825</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5d9f832d4a8a531aad3df3673e9cffb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_SSM_DEFAULT" ref="ga5d9f832d4a8a531aad3df3673e9cffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_SSM_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00857">857</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1670a44ea84c6f6a85e79cc0c06b364"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_SSM_MASK" ref="ga1670a44ea84c6f6a85e79cc0c06b364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_SSM_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_SSM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00856">856</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b49a400ba8d858f1d56fba239c0074b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_SSM_SHIFT" ref="g9b49a400ba8d858f1d56fba239c0074b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_SSM_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_SSM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00855">855</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g74dbc0c9a57f7e3dbb1ac79e639c7d1f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXC_DEFAULT" ref="g74dbc0c9a57f7e3dbb1ac79e639c7d1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00812">812</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1abe8651dd5226825f31a6ee10452481"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXC_MASK" ref="g1abe8651dd5226825f31a6ee10452481" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00811">811</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g89bdfa0f7000df22d4bae699c107edf5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXC_SHIFT" ref="g89bdfa0f7000df22d4bae699c107edf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00810">810</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7f4a49c3027b5298c6f320404b89626"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXOF_DEFAULT" ref="gd7f4a49c3027b5298c6f320404b89626" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00832">832</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf746b116b77a9d6d9af94adf57cdbaa5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXOF_MASK" ref="gf746b116b77a9d6d9af94adf57cdbaa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXOF_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00831">831</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c8f68862fb8bde097bef7d2dd2eb071"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXOF_SHIFT" ref="g4c8f68862fb8bde097bef7d2dd2eb071" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXOF_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00830">830</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0747c7c2c01261e41b91a9a6827fcacb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXUF_DEFAULT" ref="g0747c7c2c01261e41b91a9a6827fcacb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXUF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00837">837</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g58e9143a6ba2d4622ae1233eae1bf380"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXUF_MASK" ref="g58e9143a6ba2d4622ae1233eae1bf380" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXUF_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00836">836</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g45ffe4ca4f940f9e83c7b7c4a7c5f890"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFC_TXUF_SHIFT" ref="g45ffe4ca4f940f9e83c7b7c4a7c5f890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFC_TXUF_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00835">835</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g96b4723aa7cfb88fab03837e0197e96d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_CCF_DEFAULT" ref="g96b4723aa7cfb88fab03837e0197e96d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_CCF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00803">803</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0827e714f75c8324e2920fb02cf2474"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_CCF_MASK" ref="ga0827e714f75c8324e2920fb02cf2474" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_CCF_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CCF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00802">802</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5d711d10bc048bde05c09fb85018841"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_CCF_SHIFT" ref="gf5d711d10bc048bde05c09fb85018841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_CCF_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CCF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00801">801</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e709db1f8c13c9c1e958e66149baae5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_FERR_DEFAULT" ref="g6e709db1f8c13c9c1e958e66149baae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_FERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00788">788</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fa5f5f398cd578a767207c555d75014"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_FERR_MASK" ref="g5fa5f5f398cd578a767207c555d75014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_FERR_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00787">787</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g84e2631926cdefb707e177f80fde0c32"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_FERR_SHIFT" ref="g84e2631926cdefb707e177f80fde0c32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_FERR_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00786">786</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2ba4f384942c44ed5daccabae7e539f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_MASK" ref="gf2ba4f384942c44ed5daccabae7e539f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_MASK&nbsp;&nbsp;&nbsp;0x00001FF9UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00749">749</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g86c3871ce6a0fa1754f6a9a976008260"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_MPAF_DEFAULT" ref="g86c3871ce6a0fa1754f6a9a976008260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_MPAF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00793">793</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e3709480705f82618bc1b4e2d13ff2f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_MPAF_MASK" ref="g2e3709480705f82618bc1b4e2d13ff2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_MPAF_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MPAF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00792">792</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g84c46d046410e5c01e68f43d05a1e89a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_MPAF_SHIFT" ref="g84c46d046410e5c01e68f43d05a1e89a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_MPAF_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MPAF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00791">791</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g01e4dca078ea392d776d44cfe71775b6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_PERR_DEFAULT" ref="g01e4dca078ea392d776d44cfe71775b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_PERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00783">783</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g57c027166bb4aed269df97d856f6ce91"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_PERR_MASK" ref="g57c027166bb4aed269df97d856f6ce91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_PERR_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00782">782</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g14eb729d0ac5e2aabeec3f4518f5459c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_PERR_SHIFT" ref="g14eb729d0ac5e2aabeec3f4518f5459c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_PERR_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00781">781</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf590140ab0d57eb04a19a10694cee270"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RESETVALUE" ref="gf590140ab0d57eb04a19a10694cee270" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00748">748</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5372ef13920c5be8c6c354f03962a446"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXFULL_DEFAULT" ref="g5372ef13920c5be8c6c354f03962a446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00758">758</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc8261f94ebe6757c21571bb4031f554"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXFULL_MASK" ref="gcc8261f94ebe6757c21571bb4031f554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXFULL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00757">757</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd84677775b4ca50f983890b81123e446"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXFULL_SHIFT" ref="gd84677775b4ca50f983890b81123e446" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00756">756</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c2f9a7ae570c7cad0c994513df29cb3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXOF_DEFAULT" ref="g7c2f9a7ae570c7cad0c994513df29cb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00763">763</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1fae561e67a10ef8a74c8859e35dd698"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXOF_MASK" ref="g1fae561e67a10ef8a74c8859e35dd698" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXOF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00762">762</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc98bf20860dda96290bc529142bf78d1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXOF_SHIFT" ref="gc98bf20860dda96290bc529142bf78d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXOF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00761">761</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g19875bbd61ab76599ceca31ac637d9a6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXUF_DEFAULT" ref="g19875bbd61ab76599ceca31ac637d9a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXUF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00768">768</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gebc9352a626309f0075adc654cff424a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXUF_MASK" ref="gebc9352a626309f0075adc654cff424a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXUF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00767">767</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g48cecb909e6f2b054f963c48f225d8f3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_RXUF_SHIFT" ref="g48cecb909e6f2b054f963c48f225d8f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_RXUF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00766">766</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd307a1c258106a4a384eb53058ddc644"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_SSM_DEFAULT" ref="gd307a1c258106a4a384eb53058ddc644" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_SSM_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00798">798</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gda8444a7389afeaf001d596d5a1ffa29"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_SSM_MASK" ref="gda8444a7389afeaf001d596d5a1ffa29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_SSM_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_SSM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00797">797</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ed3541d3b1db200a14952fbda6335bc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_SSM_SHIFT" ref="g5ed3541d3b1db200a14952fbda6335bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_SSM_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_SSM 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00796">796</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gca7984eb35f56eb2b48e3ab472af9d1b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXC_DEFAULT" ref="gca7984eb35f56eb2b48e3ab472af9d1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00753">753</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g32fd67ca05df1462fbbebb529ab7ce1a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXC_MASK" ref="g32fd67ca05df1462fbbebb529ab7ce1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXC_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00752">752</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8ead37c5051e58fca8bfccee67f9feb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXC_SHIFT" ref="gb8ead37c5051e58fca8bfccee67f9feb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00751">751</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gde79e83a5f531d1885233a5be6f11510"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXOF_DEFAULT" ref="gde79e83a5f531d1885233a5be6f11510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXOF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00773">773</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g148e3e8330eed8b5e0758bddec9144ee"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXOF_MASK" ref="g148e3e8330eed8b5e0758bddec9144ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXOF_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00772">772</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a100ff7291321f7b3e174c32f8f7b09"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXOF_SHIFT" ref="g1a100ff7291321f7b3e174c32f8f7b09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXOF_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXOF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00771">771</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g83d44d41f56bc0ab3ab3274a59859a01"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXUF_DEFAULT" ref="g83d44d41f56bc0ab3ab3274a59859a01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXUF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00778">778</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gda94c56691c312226eee4e0d4d5f18f9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXUF_MASK" ref="gda94c56691c312226eee4e0d4d5f18f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXUF_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00777">777</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd64c5f93b2655feb965962089292e483"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IFS_TXUF_SHIFT" ref="gd64c5f93b2655feb965962089292e483" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IFS_TXUF_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXUF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00776">776</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g73c7e40fe6088e5860abb1506a4a7d8d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_MASK" ref="g73c7e40fe6088e5860abb1506a4a7d8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_MASK&nbsp;&nbsp;&nbsp;0x0000001FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01027">1027</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga02699759f70ef403d65bc4ae7d94944"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RESETVALUE" ref="ga02699759f70ef403d65bc4ae7d94944" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01026">1026</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b21a506244603f8795083d4af684642"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRS_DEFAULT" ref="g6b21a506244603f8795083d4af684642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01059">1059</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1f51a36c50bb0a61ea95c54c5f08b72"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRS_MASK" ref="ge1f51a36c50bb0a61ea95c54c5f08b72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRS_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXPRS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01058">1058</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf8a51f58135f1bcda8b161f8ad7a9d8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRS_SHIFT" ref="gaf8a51f58135f1bcda8b161f8ad7a9d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRS_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXPRS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01057">1057</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4da96aa0e096c38fce0efd9df729d39d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_DEFAULT" ref="g4da96aa0e096c38fce0efd9df729d39d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01030">1030</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9606e928ebb5f7036bea8204d3c4d54"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_MASK" ref="gc9606e928ebb5f7036bea8204d3c4d54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXPRSSEL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01029">1029</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3b6787b012a3b9b32a19b7f1089df3c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH0" ref="ge3b6787b012a3b9b32a19b7f1089df3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01031">1031</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2318e256ffbf1393b111c987ed32885d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH1" ref="g2318e256ffbf1393b111c987ed32885d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01032">1032</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa9e9d63c93865e23157bb8d5cc5f899"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH10" ref="gfa9e9d63c93865e23157bb8d5cc5f899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01041">1041</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd09d65d6c7d79e4439ee661ccc7f51e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH11" ref="gdd09d65d6c7d79e4439ee661ccc7f51e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01042">1042</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g106b6c6c1df27a7a5f622806622011e6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH2" ref="g106b6c6c1df27a7a5f622806622011e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01033">1033</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7accab638d146b829162f20799d6265f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH3" ref="g7accab638d146b829162f20799d6265f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01034">1034</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g462982b04e3ac60c6e37743825be2da2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH4" ref="g462982b04e3ac60c6e37743825be2da2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01035">1035</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5eb647874067fcbcf827bfd729315d2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH5" ref="gc5eb647874067fcbcf827bfd729315d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01036">1036</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g06f1eaddf2ebf8304becd0257808cfa2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH6" ref="g06f1eaddf2ebf8304becd0257808cfa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01037">1037</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd43166483f76282a4d1b1b4df2b527b2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH7" ref="gd43166483f76282a4d1b1b4df2b527b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01038">1038</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g00bc0f495b18e118e8453f591aa61beb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH8" ref="g00bc0f495b18e118e8453f591aa61beb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01039">1039</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g04ea63a458a17f8e7bffc6de3646f171"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_PRSCH9" ref="g04ea63a458a17f8e7bffc6de3646f171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01040">1040</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga250302c004500075a0940a6bafe8015"></a><!-- doxytag: member="efm32gg_uart.h::_UART_INPUT_RXPRSSEL_SHIFT" ref="ga250302c004500075a0940a6bafe8015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_INPUT_RXPRSSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXPRSSEL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01028">1028</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gad0c1b1b19af482da7a297aa643f6e0e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IREN_DEFAULT" ref="gad0c1b1b19af482da7a297aa643f6e0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IREN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00940">940</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd058b1512ff43cfe555b018c2cfdfb67"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IREN_MASK" ref="gd058b1512ff43cfe555b018c2cfdfb67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IREN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_IREN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00939">939</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9036bb77aa8f09b0f18791a9b297e7d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IREN_SHIFT" ref="gf9036bb77aa8f09b0f18791a9b297e7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IREN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_IREN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00938">938</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g860bac25c5d532a3cd527d61207b3b68"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRFILT_DEFAULT" ref="g860bac25c5d532a3cd527d61207b3b68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRFILT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00957">957</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g743cb74c60345a909425a6b4c157ddf3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRFILT_MASK" ref="g743cb74c60345a909425a6b4c157ddf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRFILT_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_IRFILT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00956">956</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1943e261a21a43eda7b14c070c1fd158"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRFILT_SHIFT" ref="g1943e261a21a43eda7b14c070c1fd158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRFILT_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_IRFILT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00955">955</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbcce0c30243bc2018398a5349d6796da"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSEN_DEFAULT" ref="gbcce0c30243bc2018398a5349d6796da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00982">982</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="geff17e0d6c40a23d272c7e1cb0f9e1a7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSEN_MASK" ref="geff17e0d6c40a23d272c7e1cb0f9e1a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSEN_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_IRPRSEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00981">981</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc25c867b03b9e71d9f7264c71a8ce088"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSEN_SHIFT" ref="gc25c867b03b9e71d9f7264c71a8ce088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSEN_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_IRPRSEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00980">980</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c3fda97ce0033da32ee367913333818"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_DEFAULT" ref="g9c3fda97ce0033da32ee367913333818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00961">961</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ab9871d73eec3b9de706408ea079882"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_MASK" ref="g8ab9871d73eec3b9de706408ea079882" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_MASK&nbsp;&nbsp;&nbsp;0x70UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_IRPRSSEL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00960">960</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a98b69f50348a3a8b11fcc8baf9eaf8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_PRSCH0" ref="g3a98b69f50348a3a8b11fcc8baf9eaf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00962">962</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g057084a970f1d9e450ce9b9e5873b81a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_PRSCH1" ref="g057084a970f1d9e450ce9b9e5873b81a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00963">963</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6169a0d8cd22c27033a96c67a87000e1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_PRSCH2" ref="g6169a0d8cd22c27033a96c67a87000e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00964">964</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1b2fba175477e87585388bdfdc2c44a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_PRSCH3" ref="ge1b2fba175477e87585388bdfdc2c44a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00965">965</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3db5f3bfb94735d0f12bfcdca6fe70e0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_PRSCH4" ref="g3db5f3bfb94735d0f12bfcdca6fe70e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00966">966</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g75a958563f1043e1a8b33d5fd31f0026"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_PRSCH5" ref="g75a958563f1043e1a8b33d5fd31f0026" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00967">967</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0666c4907b35c1fdbb6f5c1ed97461b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_PRSCH6" ref="gb0666c4907b35c1fdbb6f5c1ed97461b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00968">968</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fb29b94c3cbeffbe852e2ba46f082f7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_PRSCH7" ref="g2fb29b94c3cbeffbe852e2ba46f082f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00969">969</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="geae57aaacf9f95382466b1e5844c5fed"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPRSSEL_SHIFT" ref="geae57aaacf9f95382466b1e5844c5fed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPRSSEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_IRPRSSEL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00959">959</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4bba3f3b08e41b2410b0896aeb2838cb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPW_DEFAULT" ref="g4bba3f3b08e41b2410b0896aeb2838cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00944">944</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9daf7929c5bdf864b93ed4186d9dd81e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPW_FOUR" ref="g9daf7929c5bdf864b93ed4186d9dd81e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_FOUR&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode FOUR for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00948">948</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd524f90f33a6364ac269a7c6a874b57a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPW_MASK" ref="gd524f90f33a6364ac269a7c6a874b57a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_MASK&nbsp;&nbsp;&nbsp;0x6UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_IRPW 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00943">943</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8d1f30a08eee8317ecd6f239482908b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPW_ONE" ref="gd8d1f30a08eee8317ecd6f239482908b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_ONE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ONE for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00945">945</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g168f54b6631b9916b5047260e0407067"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPW_SHIFT" ref="g168f54b6631b9916b5047260e0407067" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_IRPW 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00942">942</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g05a2c0ca82be28e11014a9a218a6f049"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPW_THREE" ref="g05a2c0ca82be28e11014a9a218a6f049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_THREE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode THREE for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00947">947</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf828f10419077e3c1063a7726e51beb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_IRPW_TWO" ref="gbf828f10419077e3c1063a7726e51beb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_IRPW_TWO&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TWO for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00946">946</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5b9eed182c8c39dcc505b26b21c3d44"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_MASK" ref="gf5b9eed182c8c39dcc505b26b21c3d44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_MASK&nbsp;&nbsp;&nbsp;0x000000FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00936">936</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g43b269bd8859238d8fdc397cb2aef180"></a><!-- doxytag: member="efm32gg_uart.h::_UART_IRCTRL_RESETVALUE" ref="g43b269bd8859238d8fdc397cb2aef180" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_IRCTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00935">935</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd972fa771de6e7c64d173cf51699b6ec"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_CLKPEN_DEFAULT" ref="gd972fa771de6e7c64d173cf51699b6ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CLKPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01006">1006</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g17e6ba5c54c2674f8cf3cfa8f053674a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_CLKPEN_MASK" ref="g17e6ba5c54c2674f8cf3cfa8f053674a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CLKPEN_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CLKPEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01005">1005</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c055594b854d5d184a07201b85885af"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_CLKPEN_SHIFT" ref="g9c055594b854d5d184a07201b85885af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CLKPEN_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CLKPEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01004">1004</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb682a0f3a862cdf7657e3ba407912876"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_CSPEN_DEFAULT" ref="gb682a0f3a862cdf7657e3ba407912876" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CSPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01001">1001</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g04b420103f852e950464bf7673935430"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_CSPEN_MASK" ref="g04b420103f852e950464bf7673935430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CSPEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_CSPEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01000">1000</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ff3d02362b66df50247d00c9348784c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_CSPEN_SHIFT" ref="g2ff3d02362b66df50247d00c9348784c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_CSPEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_CSPEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00999">999</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0015f533a58f3f599e0575af6f02424c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_DEFAULT" ref="g0015f533a58f3f599e0575af6f02424c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01011">1011</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaddc2c83ba82cbea67aa21ad79fe89a5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_LOC0" ref="gaddc2c83ba82cbea67aa21ad79fe89a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01010">1010</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d138170d42c568b54d2be3dd766dfb4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_LOC1" ref="g1d138170d42c568b54d2be3dd766dfb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01012">1012</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gecc9135aaa8402886442469cf8b9526e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_LOC2" ref="gecc9135aaa8402886442469cf8b9526e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01013">1013</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g50ea333fee858c9259cfbfea0e790851"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_LOC3" ref="g50ea333fee858c9259cfbfea0e790851" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01014">1014</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd5fb13507ac9563947c0241540eb918"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_LOC4" ref="gbd5fb13507ac9563947c0241540eb918" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01015">1015</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g52c9355494c6f7bab761e09a6d48fa20"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_LOC5" ref="g52c9355494c6f7bab761e09a6d48fa20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01016">1016</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g72e323f74f28330be8a0b0753df6ef05"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_MASK" ref="g72e323f74f28330be8a0b0753df6ef05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_LOCATION 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01009">1009</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5272a6df92fe06b8f9e397f96192815c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_LOCATION_SHIFT" ref="g5272a6df92fe06b8f9e397f96192815c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_LOCATION_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_LOCATION 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01008">1008</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ebc1e40dd64ece59f7f244c87707ec0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_MASK" ref="g1ebc1e40dd64ece59f7f244c87707ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_MASK&nbsp;&nbsp;&nbsp;0x0000070FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00987">987</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2f00d1cbc13fb863a7fb43240c83cbd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_RESETVALUE" ref="gc2f00d1cbc13fb863a7fb43240c83cbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00986">986</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g748aac9ee0c2be460528548046e21cb6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_RXPEN_DEFAULT" ref="g748aac9ee0c2be460528548046e21cb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_RXPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00991">991</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g41395f9a1c6f0e35a8672cd0a69c6aae"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_RXPEN_MASK" ref="g41395f9a1c6f0e35a8672cd0a69c6aae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_RXPEN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXPEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00990">990</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gabc87d4bf2be96a84f1156b9eb0ced9f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_RXPEN_SHIFT" ref="gabc87d4bf2be96a84f1156b9eb0ced9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_RXPEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXPEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00989">989</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c44148b318153298e3f6fadb4c25e66"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_TXPEN_DEFAULT" ref="g3c44148b318153298e3f6fadb4c25e66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_TXPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00996">996</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdffbef981b1404d155b60748e4246a29"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_TXPEN_MASK" ref="gdffbef981b1404d155b60748e4246a29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_TXPEN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXPEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00995">995</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0277f02eebe90423cef90d89cd918e54"></a><!-- doxytag: member="efm32gg_uart.h::_UART_ROUTE_TXPEN_SHIFT" ref="g0277f02eebe90423cef90d89cd918e54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_ROUTE_TXPEN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXPEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00994">994</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e31ff7a47303012f61db9e6e3e45af2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATA_MASK" ref="g8e31ff7a47303012f61db9e6e3e45af2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_MASK&nbsp;&nbsp;&nbsp;0x000000FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_RXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00463">463</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g546d79718794a39fc225424047e462a3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATA_RESETVALUE" ref="g546d79718794a39fc225424047e462a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_RXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00462">462</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ac92e3d287c5f25b22e2afe92c65b4b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATA_RXDATA_DEFAULT" ref="g7ac92e3d287c5f25b22e2afe92c65b4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_RXDATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00466">466</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4cad7ae70c016c7aa7231f3b5b870c82"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATA_RXDATA_MASK" ref="g4cad7ae70c016c7aa7231f3b5b870c82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_RXDATA_MASK&nbsp;&nbsp;&nbsp;0xFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00465">465</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge18e66dbe8147af22f5837855cc43047"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATA_RXDATA_SHIFT" ref="ge18e66dbe8147af22f5837855cc43047" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATA_RXDATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00464">464</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga69a9282c3705c7812ca0aa434c75a3b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_FERR_DEFAULT" ref="ga69a9282c3705c7812ca0aa434c75a3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_FERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00458">458</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd551485361a7e552b792f8449060100d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_FERR_MASK" ref="gd551485361a7e552b792f8449060100d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_FERR_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00457">457</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7e3afab52d2f44e99b4234922e92978"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_FERR_SHIFT" ref="ga7e3afab52d2f44e99b4234922e92978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_FERR_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00456">456</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g28d70a90ed6086458a6815f8ca0863b0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_MASK" ref="g28d70a90ed6086458a6815f8ca0863b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_MASK&nbsp;&nbsp;&nbsp;0x0000C1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_RXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00445">445</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b1328486caf167d81d18cf1bb0ce42c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_PERR_DEFAULT" ref="g7b1328486caf167d81d18cf1bb0ce42c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_PERR_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00453">453</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g899a5b07aff22d110bd37f79fb88b83d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_PERR_MASK" ref="g899a5b07aff22d110bd37f79fb88b83d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_PERR_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00452">452</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf963f37365f114637350866f7a0b0d6c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_PERR_SHIFT" ref="gf963f37365f114637350866f7a0b0d6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_PERR_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERR 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00451">451</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g595294d861d91ba12598e2efefb530c2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_RESETVALUE" ref="g595294d861d91ba12598e2efefb530c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_RXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00444">444</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa208bb547990f948a2f339d49611a25"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_RXDATA_DEFAULT" ref="gaa208bb547990f948a2f339d49611a25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_RXDATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00448">448</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb28c217850257300d3df6e24978d08a9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_RXDATA_MASK" ref="gb28c217850257300d3df6e24978d08a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_RXDATA_MASK&nbsp;&nbsp;&nbsp;0x1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00447">447</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g68c3c85e4de60a319129631960ae4bf3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAX_RXDATA_SHIFT" ref="g68c3c85e4de60a319129631960ae4bf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAX_RXDATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00446">446</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g549b2578ca2f341128edc8a1a61bcb49"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_FERRP_DEFAULT" ref="g549b2578ca2f341128edc8a1a61bcb49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_FERRP_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDATAXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00528">528</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0453ae0afc91bdece9b14db02bab95e8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_FERRP_MASK" ref="g0453ae0afc91bdece9b14db02bab95e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_FERRP_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERRP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00527">527</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e7449b0eaf7dbd4cab521a447e322a5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_FERRP_SHIFT" ref="g1e7449b0eaf7dbd4cab521a447e322a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_FERRP_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERRP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00526">526</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdab4a5689a5ed8012d2e1e3d43991a07"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_MASK" ref="gdab4a5689a5ed8012d2e1e3d43991a07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_MASK&nbsp;&nbsp;&nbsp;0x0000C1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_RXDATAXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00515">515</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d5dfba5deac15d5306225fd01fbdb0c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_PERRP_DEFAULT" ref="g7d5dfba5deac15d5306225fd01fbdb0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_PERRP_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDATAXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00523">523</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a36be71d27a1c63ff7adf71769c16fe"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_PERRP_MASK" ref="g1a36be71d27a1c63ff7adf71769c16fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_PERRP_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERRP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00522">522</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga271e73f1273d5889316e1b58ecabf6c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_PERRP_SHIFT" ref="ga271e73f1273d5889316e1b58ecabf6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_PERRP_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERRP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00521">521</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g85a2282f3c69d5430196cc4acb264cc1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_RESETVALUE" ref="g85a2282f3c69d5430196cc4acb264cc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_RXDATAXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00514">514</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6693013fc8b4bc78fe7ecf31a9bcb302"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_RXDATAP_DEFAULT" ref="g6693013fc8b4bc78fe7ecf31a9bcb302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_RXDATAP_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDATAXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00518">518</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g194db9becfda92ac51f156b85e91b21f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_RXDATAP_MASK" ref="g194db9becfda92ac51f156b85e91b21f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_RXDATAP_MASK&nbsp;&nbsp;&nbsp;0x1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATAP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00517">517</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gea564845668b256529e3b053e361cb8a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDATAXP_RXDATAP_SHIFT" ref="gea564845668b256529e3b053e361cb8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDATAXP_RXDATAP_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATAP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00516">516</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd921fcd4d1c53013b4f3581bfc8b0a73"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLE_MASK" ref="gd921fcd4d1c53013b4f3581bfc8b0a73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_RXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00503">503</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gade3ac5f806b4ac00baf8154d6e7d48b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLE_RESETVALUE" ref="gade3ac5f806b4ac00baf8154d6e7d48b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_RXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00502">502</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1ee12b0858a661c1ce10977ef5e10f3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLE_RXDATA0_DEFAULT" ref="ga1ee12b0858a661c1ce10977ef5e10f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00506">506</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5c09e71bd28ed30acd6a7462c03117c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLE_RXDATA0_MASK" ref="gb5c09e71bd28ed30acd6a7462c03117c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA0_MASK&nbsp;&nbsp;&nbsp;0xFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATA0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00505">505</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g016f9ca677634a1ae14bddda80bbdda5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLE_RXDATA0_SHIFT" ref="g016f9ca677634a1ae14bddda80bbdda5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATA0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00504">504</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g406f890c7da80bb53887c4df32c93669"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLE_RXDATA1_DEFAULT" ref="g406f890c7da80bb53887c4df32c93669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00510">510</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb2caa15fe4aef4508f4dc446a5b600a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLE_RXDATA1_MASK" ref="gbb2caa15fe4aef4508f4dc446a5b600a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA1_MASK&nbsp;&nbsp;&nbsp;0xFF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATA1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00509">509</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd94e8b0cd3dddf3263bc33d4d2de8c75"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLE_RXDATA1_SHIFT" ref="gd94e8b0cd3dddf3263bc33d4d2de8c75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLE_RXDATA1_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATA1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00508">508</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f0bd878338d447d6194c9649fda8938"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_FERR0_DEFAULT" ref="g0f0bd878338d447d6194c9649fda8938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00484">484</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gec686258449c18786d40e457fea2820f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_FERR0_MASK" ref="gec686258449c18786d40e457fea2820f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR0_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERR0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00483">483</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2ad60884f32c0665dceb9aa89ade1df"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_FERR0_SHIFT" ref="gf2ad60884f32c0665dceb9aa89ade1df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR0_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERR0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00482">482</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1cdd8e434a7e50aa4090844913a558a9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_FERR1_DEFAULT" ref="g1cdd8e434a7e50aa4090844913a558a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00498">498</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g93964961171a8f30e456df28a5694065"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_FERR1_MASK" ref="g93964961171a8f30e456df28a5694065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR1_MASK&nbsp;&nbsp;&nbsp;0x80000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERR1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00497">497</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g913c20892cd39acec3ad40152c5b19cb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_FERR1_SHIFT" ref="g913c20892cd39acec3ad40152c5b19cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_FERR1_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERR1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00496">496</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g52f9b5603fce2abd20802cf4991e84c8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_MASK" ref="g52f9b5603fce2abd20802cf4991e84c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_MASK&nbsp;&nbsp;&nbsp;0xC1FFC1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00471">471</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8a6cd006b6effa9f0c7aa8bcadf686e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_PERR0_DEFAULT" ref="ga8a6cd006b6effa9f0c7aa8bcadf686e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00479">479</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gab19ecc19d6d5b89e79663d345cece80"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_PERR0_MASK" ref="gab19ecc19d6d5b89e79663d345cece80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR0_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERR0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00478">478</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge63425fcccb7550cf03680b80a3b7567"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_PERR0_SHIFT" ref="ge63425fcccb7550cf03680b80a3b7567" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR0_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERR0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00477">477</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga27a1e07713f93f1912ff4ca9fe57608"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_PERR1_DEFAULT" ref="ga27a1e07713f93f1912ff4ca9fe57608" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00493">493</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d723b00059b374054062c293ef23e88"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_PERR1_MASK" ref="g5d723b00059b374054062c293ef23e88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR1_MASK&nbsp;&nbsp;&nbsp;0x40000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERR1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00492">492</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g36859246f0ae2475cd74f4db5f95258a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_PERR1_SHIFT" ref="g36859246f0ae2475cd74f4db5f95258a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_PERR1_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERR1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00491">491</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge23ea0041feb5ea8f89bbe0b52f134ee"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_RESETVALUE" ref="ge23ea0041feb5ea8f89bbe0b52f134ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00470">470</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga19896b4e3c79e82b5811c3d950c42ef"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_RXDATA0_DEFAULT" ref="ga19896b4e3c79e82b5811c3d950c42ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00474">474</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3574a371a33194aa28c660040fd9bdd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_RXDATA0_MASK" ref="gd3574a371a33194aa28c660040fd9bdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA0_MASK&nbsp;&nbsp;&nbsp;0x1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATA0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00473">473</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbfa479bd60d67b16e453d4d731702571"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_RXDATA0_SHIFT" ref="gbfa479bd60d67b16e453d4d731702571" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATA0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00472">472</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4942a941ccc461c50bd7d85cb5111dda"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_RXDATA1_DEFAULT" ref="g4942a941ccc461c50bd7d85cb5111dda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00488">488</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ab200138fe69fb4626f9cc8dc86cd78"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_RXDATA1_MASK" ref="g0ab200138fe69fb4626f9cc8dc86cd78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA1_MASK&nbsp;&nbsp;&nbsp;0x1FF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATA1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00487">487</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4ff660d487fb21dd3f1cff52fd716cb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEX_RXDATA1_SHIFT" ref="gb4ff660d487fb21dd3f1cff52fd716cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEX_RXDATA1_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATA1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00486">486</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g076ffc11322bb2b69544a7a9cdfa1fde"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_FERRP0_DEFAULT" ref="g076ffc11322bb2b69544a7a9cdfa1fde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00546">546</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fa0ad48866cb2a43fe9ddb2782b582b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_FERRP0_MASK" ref="g0fa0ad48866cb2a43fe9ddb2782b582b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP0_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERRP0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00545">545</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa3d9b42bd2a9517314e37f725bde2c0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_FERRP0_SHIFT" ref="gaa3d9b42bd2a9517314e37f725bde2c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP0_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERRP0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00544">544</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g25b28bba3f416ee6870be76b428b7aa1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_FERRP1_DEFAULT" ref="g25b28bba3f416ee6870be76b428b7aa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00560">560</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gee8479fc261ad8702c1b168221dcbbfa"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_FERRP1_MASK" ref="gee8479fc261ad8702c1b168221dcbbfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP1_MASK&nbsp;&nbsp;&nbsp;0x80000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_FERRP1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00559">559</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g37c9aacef05cc47a10a60368880e6460"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_FERRP1_SHIFT" ref="g37c9aacef05cc47a10a60368880e6460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_FERRP1_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_FERRP1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00558">558</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g92f0fa98ed65b0c8b45117e128409c44"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_MASK" ref="g92f0fa98ed65b0c8b45117e128409c44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_MASK&nbsp;&nbsp;&nbsp;0xC1FFC1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00533">533</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g84c4b920a6cd8079a1362437d687de59"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_PERRP0_DEFAULT" ref="g84c4b920a6cd8079a1362437d687de59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00541">541</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3942c69020ab1848512ae73a994a7450"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_PERRP0_MASK" ref="g3942c69020ab1848512ae73a994a7450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP0_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERRP0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00540">540</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3218441f9d6184e58737fade721cf7b2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_PERRP0_SHIFT" ref="g3218441f9d6184e58737fade721cf7b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP0_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERRP0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00539">539</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbb190e9815728f530dca8f7e0e462b0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_PERRP1_DEFAULT" ref="gfbb190e9815728f530dca8f7e0e462b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00555">555</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g436fbe5ba1c112ce6331320506353988"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_PERRP1_MASK" ref="g436fbe5ba1c112ce6331320506353988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP1_MASK&nbsp;&nbsp;&nbsp;0x40000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_PERRP1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00554">554</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2bbc41f04fdd6fb55009699bbb660e63"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_PERRP1_SHIFT" ref="g2bbc41f04fdd6fb55009699bbb660e63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_PERRP1_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_PERRP1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00553">553</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g701d8a91086cfaf92a25d8c1265513dc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_RESETVALUE" ref="g701d8a91086cfaf92a25d8c1265513dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00532">532</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0600f626bf33be5ac675ac597654f2b5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_RXDATAP0_DEFAULT" ref="g0600f626bf33be5ac675ac597654f2b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00536">536</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3585ec32295a58e7079e157788eed11b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_RXDATAP0_MASK" ref="g3585ec32295a58e7079e157788eed11b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP0_MASK&nbsp;&nbsp;&nbsp;0x1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATAP0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00535">535</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g38573e4fbb954ac001f90ac23d749d13"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_RXDATAP0_SHIFT" ref="g38573e4fbb954ac001f90ac23d749d13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATAP0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00534">534</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge9b697ab157b0b9976930a02a397841e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_RXDATAP1_DEFAULT" ref="ge9b697ab157b0b9976930a02a397841e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00550">550</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g88b5316af13b24aa45cb0a2f75c0e5f7"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_RXDATAP1_MASK" ref="g88b5316af13b24aa45cb0a2f75c0e5f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP1_MASK&nbsp;&nbsp;&nbsp;0x1FF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATAP1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00549">549</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9ba5fe8907755972e8acf2d08ff40c9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_RXDOUBLEXP_RXDATAP1_SHIFT" ref="gf9ba5fe8907755972e8acf2d08ff40c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_RXDOUBLEXP_RXDATAP1_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATAP1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00548">548</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g88e6a9329056c470a77580203ddd9730"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_MASK" ref="g88e6a9329056c470a77580203ddd9730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_MASK&nbsp;&nbsp;&nbsp;0x00001FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00368">368</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g70da8b753a6bc2ead7b2c8416e543db6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_MASTER_DEFAULT" ref="g70da8b753a6bc2ead7b2c8416e543db6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_MASTER_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00382">382</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5086e43c3a6309a9b578455870c7aa98"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_MASTER_MASK" ref="g5086e43c3a6309a9b578455870c7aa98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_MASTER_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_MASTER 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00381">381</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g65f5bc10a10877f3323079c0e410631a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_MASTER_SHIFT" ref="g65f5bc10a10877f3323079c0e410631a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_MASTER_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_MASTER 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00380">380</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdec3866f4409ad404da8dc022a1fc812"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RESETVALUE" ref="gdec3866f4409ad404da8dc022a1fc812" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000040UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00367">367</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge767dd897f90d04d5387ee451930241a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXBLOCK_DEFAULT" ref="ge767dd897f90d04d5387ee451930241a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXBLOCK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00387">387</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd90cf7562fe29b00a769ff0a151f809"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXBLOCK_MASK" ref="gcd90cf7562fe29b00a769ff0a151f809" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXBLOCK_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXBLOCK 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00386">386</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g347c8225f27770c6fd11b9c5abc16724"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXBLOCK_SHIFT" ref="g347c8225f27770c6fd11b9c5abc16724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXBLOCK_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXBLOCK 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00385">385</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g272b0b1c2156a6da6038ff2c59c8ac99"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXDATAV_DEFAULT" ref="g272b0b1c2156a6da6038ff2c59c8ac99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00407">407</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g100059db4dfb8d065b8a5e9181070eb1"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXDATAV_MASK" ref="g100059db4dfb8d065b8a5e9181070eb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAV_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATAV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00406">406</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gffedeb40d9d226827b45356638451735"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXDATAV_SHIFT" ref="gffedeb40d9d226827b45356638451735" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAV_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATAV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00405">405</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d0a88ece5b19d5c58ed74162d52c058"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXDATAVRIGHT_DEFAULT" ref="g1d0a88ece5b19d5c58ed74162d52c058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAVRIGHT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00427">427</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1ed02fce9391daccadaab6e8f0d43f9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXDATAVRIGHT_MASK" ref="gc1ed02fce9391daccadaab6e8f0d43f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAVRIGHT_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXDATAVRIGHT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00426">426</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1aeba240c2eea8c2fc75a1cd7085a10"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXDATAVRIGHT_SHIFT" ref="gf1aeba240c2eea8c2fc75a1cd7085a10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXDATAVRIGHT_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXDATAVRIGHT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00425">425</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e411ec8cdd50086ef1a28fd0c84daec"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXENS_DEFAULT" ref="g6e411ec8cdd50086ef1a28fd0c84daec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00372">372</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc3b0f540314a56f2c2453dca27b89c0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXENS_MASK" ref="gbc3b0f540314a56f2c2453dca27b89c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXENS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXENS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00371">371</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g34438351fa6b6f985f506c8eb2ed5387"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXENS_SHIFT" ref="g34438351fa6b6f985f506c8eb2ed5387" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXENS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXENS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00370">370</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g781f1fd4530a6419276359516f7d7c94"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXFULL_DEFAULT" ref="g781f1fd4530a6419276359516f7d7c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00412">412</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga756e4bf84d1510807773fc700dfe834"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXFULL_MASK" ref="ga756e4bf84d1510807773fc700dfe834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULL_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00411">411</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f20a1db9bd389508a11312cc6a1e208"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXFULL_SHIFT" ref="g2f20a1db9bd389508a11312cc6a1e208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXFULL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00410">410</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0177a134133cae49c53cc3bebc9757f6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXFULLRIGHT_DEFAULT" ref="g0177a134133cae49c53cc3bebc9757f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULLRIGHT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00432">432</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge420eef5bf5caf2a31e8e57a273804e8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXFULLRIGHT_MASK" ref="ge420eef5bf5caf2a31e8e57a273804e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULLRIGHT_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXFULLRIGHT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00431">431</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4116e7ecbd76080160226bbce6fd2913"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_RXFULLRIGHT_SHIFT" ref="g4116e7ecbd76080160226bbce6fd2913" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_RXFULLRIGHT_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXFULLRIGHT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00430">430</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a63d7c0f234a6ce398fc5ef2f9a5f7b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBDRIGHT_DEFAULT" ref="g1a63d7c0f234a6ce398fc5ef2f9a5f7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBDRIGHT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00417">417</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0a48fcfcec2628adf4afa536120fbaf8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBDRIGHT_MASK" ref="g0a48fcfcec2628adf4afa536120fbaf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBDRIGHT_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBDRIGHT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00416">416</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g38d512bbf648e15ed5367309014ee7fe"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBDRIGHT_SHIFT" ref="g38d512bbf648e15ed5367309014ee7fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBDRIGHT_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBDRIGHT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00415">415</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcedcc07595d1a0e9ca246807c09f8169"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBL_DEFAULT" ref="gcedcc07595d1a0e9ca246807c09f8169" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00402">402</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g31bfdb834874a1deb7fbd708410ddab0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBL_MASK" ref="g31bfdb834874a1deb7fbd708410ddab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBL_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00401">401</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g94d64403183195c6598064100074fb07"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBL_SHIFT" ref="g94d64403183195c6598064100074fb07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00400">400</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gedee2718e8c552ff47f1e2a0fd30f35d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBSRIGHT_DEFAULT" ref="gedee2718e8c552ff47f1e2a0fd30f35d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBSRIGHT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00422">422</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g47adab32c6d86b467f1c0050d23b7091"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBSRIGHT_MASK" ref="g47adab32c6d86b467f1c0050d23b7091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBSRIGHT_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBSRIGHT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00421">421</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gac7631af33570e9bd74ddfa437216c48"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXBSRIGHT_SHIFT" ref="gac7631af33570e9bd74ddfa437216c48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXBSRIGHT_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBSRIGHT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00420">420</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b6baa1d86c30f988d51bbb171aa8c14"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXC_DEFAULT" ref="g2b6baa1d86c30f988d51bbb171aa8c14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00397">397</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g16f369d6c6504d41dd3ebe3bde9d24bd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXC_MASK" ref="g16f369d6c6504d41dd3ebe3bde9d24bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXC_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00396">396</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e1d413139ff36272ac2b1af0a58246e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXC_SHIFT" ref="g8e1d413139ff36272ac2b1af0a58246e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXC_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00395">395</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3dcbd4c852f1de67d0d14b5ff70c8c49"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXENS_DEFAULT" ref="g3dcbd4c852f1de67d0d14b5ff70c8c49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXENS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00377">377</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g172b82891278902411f6ddbb96042d54"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXENS_MASK" ref="g172b82891278902411f6ddbb96042d54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXENS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXENS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00376">376</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g22bf1afd4cd565b2dca2be01a64c477a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXENS_SHIFT" ref="g22bf1afd4cd565b2dca2be01a64c477a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXENS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXENS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00375">375</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g70e293b150a45fc2f1935eaad867ffab"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXTRI_DEFAULT" ref="g70e293b150a45fc2f1935eaad867ffab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXTRI_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00392">392</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g252d84a4085c6ecc3db593cc90382d7c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXTRI_MASK" ref="g252d84a4085c6ecc3db593cc90382d7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXTRI_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXTRI 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00391">391</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9135a9c35f35022cfc7beb9422f49ecc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_STATUS_TXTRI_SHIFT" ref="g9135a9c35f35022cfc7beb9422f49ecc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_STATUS_TXTRI_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXTRI 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00390">390</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1452d88308f80d2d50f8d5b4f141bfc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_AUTOTXTEN_DEFAULT" ref="gf1452d88308f80d2d50f8d5b4f141bfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_AUTOTXTEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00299">299</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbde519f56b0ad151a283b453d4ef1226"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_AUTOTXTEN_MASK" ref="gbde519f56b0ad151a283b453d4ef1226" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_AUTOTXTEN_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_AUTOTXTEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00298">298</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8454ca0b26e0b394f68d2a9b059dc363"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_AUTOTXTEN_SHIFT" ref="g8454ca0b26e0b394f68d2a9b059dc363" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_AUTOTXTEN_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_AUTOTXTEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00297">297</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gee24924fb704638587ff391266320bde"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_MASK" ref="gee24924fb704638587ff391266320bde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_MASK&nbsp;&nbsp;&nbsp;0x00000077UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00265">265</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5144f4c41427c05d9f9f382f4f6660cb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_RESETVALUE" ref="g5144f4c41427c05d9f9f382f4f6660cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00264">264</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g846a16276d10fdc9c1be6a62774a3d45"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_RXTEN_DEFAULT" ref="g846a16276d10fdc9c1be6a62774a3d45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_RXTEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00289">289</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5903ab7a24061d353eb4ed23637880d0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_RXTEN_MASK" ref="g5903ab7a24061d353eb4ed23637880d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_RXTEN_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXTEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00288">288</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gecceefc3af0d66b9c3166d6c917f1093"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_RXTEN_SHIFT" ref="gecceefc3af0d66b9c3166d6c917f1093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_RXTEN_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXTEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00287">287</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfcf4ed67a35bad57b694fb1c4f07ef2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_DEFAULT" ref="gcfcf4ed67a35bad57b694fb1c4f07ef2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00268">268</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g06e925efbbc10926f332a75f2a992cef"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_MASK" ref="g06e925efbbc10926f332a75f2a992cef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TSEL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00267">267</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g10e36596b08006f6b6e5ed1700b9112b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_PRSCH0" ref="g10e36596b08006f6b6e5ed1700b9112b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00269">269</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g363327aaf8f634445fec993dbb251fcd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_PRSCH1" ref="g363327aaf8f634445fec993dbb251fcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00270">270</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ca40a08dc17f5d028704d4ed14dac1c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_PRSCH2" ref="g8ca40a08dc17f5d028704d4ed14dac1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00271">271</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd93464c23659ff3dce0b748289de7be"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_PRSCH3" ref="gdd93464c23659ff3dce0b748289de7be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00272">272</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a5bd26dd614bff515bd536ff16ab972"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_PRSCH4" ref="g1a5bd26dd614bff515bd536ff16ab972" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00273">273</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ac1cf4c5c44b3e556b641bcbbd01de6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_PRSCH5" ref="g5ac1cf4c5c44b3e556b641bcbbd01de6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00274">274</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6db89177d11d25191db92f439e002fb"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_PRSCH6" ref="gb6db89177d11d25191db92f439e002fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00275">275</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gda050b80cf42de2a5b119823f83b4855"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_PRSCH7" ref="gda050b80cf42de2a5b119823f83b4855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00276">276</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g05a641ed94cd631eebd73aac4e74f877"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TSEL_SHIFT" ref="g05a641ed94cd631eebd73aac4e74f877" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TSEL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00266">266</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge20e6a95dfe804f526f0dad8e2040540"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TXTEN_DEFAULT" ref="ge20e6a95dfe804f526f0dad8e2040540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TXTEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00294">294</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2dac1bee3b0b5c53962c0da94558078"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TXTEN_MASK" ref="gf2dac1bee3b0b5c53962c0da94558078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TXTEN_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXTEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00293">293</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b0342ec51926f2bfbd04e8b078feddc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TRIGCTRL_TXTEN_SHIFT" ref="g5b0342ec51926f2bfbd04e8b078feddc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TRIGCTRL_TXTEN_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXTEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00292">292</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6800b7bed91d206e11c1efdd5176776"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATA_MASK" ref="gf6800b7bed91d206e11c1efdd5176776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_MASK&nbsp;&nbsp;&nbsp;0x000000FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_TXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00598">598</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga18cd55c56b64f150123c3a9eb05a8e0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATA_RESETVALUE" ref="ga18cd55c56b64f150123c3a9eb05a8e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_TXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00597">597</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g17c997a497207f95e211531728a8a713"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATA_TXDATA_DEFAULT" ref="g17c997a497207f95e211531728a8a713" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_TXDATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00601">601</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1026735d25192b0048cc366bca3c48cc"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATA_TXDATA_MASK" ref="g1026735d25192b0048cc366bca3c48cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_TXDATA_MASK&nbsp;&nbsp;&nbsp;0xFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00600">600</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b073009e7dacdd01b5b39cf79ceb93b"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATA_TXDATA_SHIFT" ref="g6b073009e7dacdd01b5b39cf79ceb93b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATA_TXDATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00599">599</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc06bdc563cb2cf9563b00e5999152ac"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_MASK" ref="gbc06bdc563cb2cf9563b00e5999152ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_MASK&nbsp;&nbsp;&nbsp;0x0000F9FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00565">565</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdcb8868d8f8cc2dc6fe078b46de3ffe0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_RESETVALUE" ref="gdcb8868d8f8cc2dc6fe078b46de3ffe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00564">564</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4cfcd7f1c795612b85eea779e6fdc48c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_RXENAT_DEFAULT" ref="g4cfcd7f1c795612b85eea779e6fdc48c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_RXENAT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00593">593</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9610ce108ab65fcd33c680402af66a46"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_RXENAT_MASK" ref="g9610ce108ab65fcd33c680402af66a46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_RXENAT_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXENAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00592">592</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g99ee315cd7d39a01b65fe79f200e8526"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_RXENAT_SHIFT" ref="g99ee315cd7d39a01b65fe79f200e8526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_RXENAT_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXENAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00591">591</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge817eb6af11839c780feec22d71ca7db"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXBREAK_DEFAULT" ref="ge817eb6af11839c780feec22d71ca7db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXBREAK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00583">583</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5706bf22a1654dd3ff7ea3c5770d9169"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXBREAK_MASK" ref="g5706bf22a1654dd3ff7ea3c5770d9169" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXBREAK_MASK&nbsp;&nbsp;&nbsp;0x2000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBREAK 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00582">582</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3a405ed83e732dba5bb9c488a66140e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXBREAK_SHIFT" ref="gc3a405ed83e732dba5bb9c488a66140e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXBREAK_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBREAK 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00581">581</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g50112027f227dec6353c8d8e703eacb3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXDATAX_DEFAULT" ref="g50112027f227dec6353c8d8e703eacb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDATAX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00568">568</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2733a6e079b0b2fecbcfc938b6b52846"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXDATAX_MASK" ref="g2733a6e079b0b2fecbcfc938b6b52846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDATAX_MASK&nbsp;&nbsp;&nbsp;0x1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00567">567</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g361cb7f2368cbf242a1e19c298ab71d5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXDATAX_SHIFT" ref="g361cb7f2368cbf242a1e19c298ab71d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDATAX_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00566">566</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga728dad15060085f350f23645e37d91f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXDISAT_DEFAULT" ref="ga728dad15060085f350f23645e37d91f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDISAT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00588">588</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbfc60e881451cdeae6b61fd5334f367c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXDISAT_MASK" ref="gbfc60e881451cdeae6b61fd5334f367c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDISAT_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDISAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00587">587</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g494499999617fd07f166ddf3bdd745ed"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXDISAT_SHIFT" ref="g494499999617fd07f166ddf3bdd745ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXDISAT_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDISAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00586">586</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf095d071b0fda103c8f3c1e00628a16e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXTRIAT_DEFAULT" ref="gf095d071b0fda103c8f3c1e00628a16e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXTRIAT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00578">578</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g72bbaf4a4d7f94930aa133a238c68cd0"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXTRIAT_MASK" ref="g72bbaf4a4d7f94930aa133a238c68cd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXTRIAT_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXTRIAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00577">577</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g379c885667f85abba20ff0d1c8a7eb08"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_TXTRIAT_SHIFT" ref="g379c885667f85abba20ff0d1c8a7eb08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_TXTRIAT_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXTRIAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00576">576</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b75a1aa36156d6693b4839ba9813951"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_UBRXAT_DEFAULT" ref="g6b75a1aa36156d6693b4839ba9813951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_UBRXAT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00573">573</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb52757e9a275e384f84506d9fdfe87d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_UBRXAT_MASK" ref="gcb52757e9a275e384f84506d9fdfe87d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_UBRXAT_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_UBRXAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00572">572</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6407d84c6cd35531e17d0b95c5bf1770"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDATAX_UBRXAT_SHIFT" ref="g6407d84c6cd35531e17d0b95c5bf1770" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDATAX_UBRXAT_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_UBRXAT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00571">571</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g48ecac8b4ca4c4f5487abebe8cf4ad67"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLE_MASK" ref="g48ecac8b4ca4c4f5487abebe8cf4ad67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_MASK&nbsp;&nbsp;&nbsp;0x0000FFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_TXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00668">668</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6acad8a4cb085e02aebdc9b5bc3a94d5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLE_RESETVALUE" ref="g6acad8a4cb085e02aebdc9b5bc3a94d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_TXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00667">667</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g71ef2b82145f79606d0284b55a8e00b4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLE_TXDATA0_DEFAULT" ref="g71ef2b82145f79606d0284b55a8e00b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00671">671</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d8f6f2a6efdbbdd35b508a7b100575d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLE_TXDATA0_MASK" ref="g9d8f6f2a6efdbbdd35b508a7b100575d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA0_MASK&nbsp;&nbsp;&nbsp;0xFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDATA0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00670">670</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gff9551be1c2b2289b9b0cc85199cb847"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLE_TXDATA0_SHIFT" ref="gff9551be1c2b2289b9b0cc85199cb847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDATA0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00669">669</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e1cf114bd216dbe07cce3bc4b6eca49"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLE_TXDATA1_DEFAULT" ref="g5e1cf114bd216dbe07cce3bc4b6eca49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00675">675</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gee973b336fb127f16125d2062b662486"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLE_TXDATA1_MASK" ref="gee973b336fb127f16125d2062b662486" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA1_MASK&nbsp;&nbsp;&nbsp;0xFF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDATA1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00674">674</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5a3d4c3090038203ad0f525eea2558e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLE_TXDATA1_SHIFT" ref="gc5a3d4c3090038203ad0f525eea2558e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLE_TXDATA1_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDATA1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00673">673</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd137710a35dddb413507f4400584e490"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_MASK" ref="gd137710a35dddb413507f4400584e490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_MASK&nbsp;&nbsp;&nbsp;0xF9FFF9FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00606">606</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g36f9eee0c3f3d945cba80bba2418f1a4"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_RESETVALUE" ref="g36f9eee0c3f3d945cba80bba2418f1a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00605">605</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge25560aab1f7a8a0c7d301d9252aec7c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_RXENAT0_DEFAULT" ref="ge25560aab1f7a8a0c7d301d9252aec7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00634">634</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1d9b6fac09fbcf871f5e1894f133375"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_RXENAT0_MASK" ref="ge1d9b6fac09fbcf871f5e1894f133375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT0_MASK&nbsp;&nbsp;&nbsp;0x8000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXENAT0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00633">633</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2da61c35ec9914f0a49a1590f4f80db"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_RXENAT0_SHIFT" ref="gd2da61c35ec9914f0a49a1590f4f80db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT0_SHIFT&nbsp;&nbsp;&nbsp;15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXENAT0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00632">632</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g86f005450e7acf7ce1ccc1a023541c47"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_RXENAT1_DEFAULT" ref="g86f005450e7acf7ce1ccc1a023541c47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00663">663</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e100c00f4cc0e7c51f922d0ab61ae44"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_RXENAT1_MASK" ref="g0e100c00f4cc0e7c51f922d0ab61ae44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT1_MASK&nbsp;&nbsp;&nbsp;0x80000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_RXENAT1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00662">662</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc45c13943ac70e22b5223b3481b0b10e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_RXENAT1_SHIFT" ref="gc45c13943ac70e22b5223b3481b0b10e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_RXENAT1_SHIFT&nbsp;&nbsp;&nbsp;31          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_RXENAT1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00661">661</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g75539b5ee674ceab8ad3c707bf3b6cd8"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXBREAK0_DEFAULT" ref="g75539b5ee674ceab8ad3c707bf3b6cd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00624">624</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9eac50cf2d44ec95b34dec3327ef7bda"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXBREAK0_MASK" ref="g9eac50cf2d44ec95b34dec3327ef7bda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK0_MASK&nbsp;&nbsp;&nbsp;0x2000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBREAK0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00623">623</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g88203a46bdb8189c1bfd02a2b3c14092"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXBREAK0_SHIFT" ref="g88203a46bdb8189c1bfd02a2b3c14092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK0_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBREAK0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00622">622</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7745357cb3b4a3b3ff15363c2007b847"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXBREAK1_DEFAULT" ref="g7745357cb3b4a3b3ff15363c2007b847" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00653">653</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga79389e3e192dac6fbd4b9c412d2f499"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXBREAK1_MASK" ref="ga79389e3e192dac6fbd4b9c412d2f499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK1_MASK&nbsp;&nbsp;&nbsp;0x20000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXBREAK1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00652">652</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdabdd5549d2b7ea8c3c15dce768eed03"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXBREAK1_SHIFT" ref="gdabdd5549d2b7ea8c3c15dce768eed03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXBREAK1_SHIFT&nbsp;&nbsp;&nbsp;29          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXBREAK1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00651">651</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g45b2e07052030e6e44c253468249ed76"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDATA0_DEFAULT" ref="g45b2e07052030e6e44c253468249ed76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00609">609</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8e5404867074e8cd508b35fc0a9cdb3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDATA0_MASK" ref="gd8e5404867074e8cd508b35fc0a9cdb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA0_MASK&nbsp;&nbsp;&nbsp;0x1FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDATA0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00608">608</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g781e42ce271231900b9ac9e363562d3f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDATA0_SHIFT" ref="g781e42ce271231900b9ac9e363562d3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDATA0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00607">607</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gae2e9db68f3e6ca18633de98cf86cecd"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDATA1_DEFAULT" ref="gae2e9db68f3e6ca18633de98cf86cecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00638">638</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f31ea3d53045e9f86a7e6478ab5b865"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDATA1_MASK" ref="g0f31ea3d53045e9f86a7e6478ab5b865" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA1_MASK&nbsp;&nbsp;&nbsp;0x1FF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDATA1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00637">637</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6afdf2ecaa58efae4b7e9a5572563f9"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDATA1_SHIFT" ref="ga6afdf2ecaa58efae4b7e9a5572563f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDATA1_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDATA1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00636">636</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f53932103ef8a7a34bec57568f27476"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDISAT0_DEFAULT" ref="g7f53932103ef8a7a34bec57568f27476" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00629">629</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a15a51b17942521d8db9e269baf7588"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDISAT0_MASK" ref="g8a15a51b17942521d8db9e269baf7588" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT0_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDISAT0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00628">628</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g13199d8a10735077f4450013aa9ad213"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDISAT0_SHIFT" ref="g13199d8a10735077f4450013aa9ad213" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT0_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDISAT0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00627">627</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1506ab35627cd27d85d20ce435d44e3"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDISAT1_DEFAULT" ref="gb1506ab35627cd27d85d20ce435d44e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00658">658</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f0af6521a0bbe416522819f44341a25"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDISAT1_MASK" ref="g1f0af6521a0bbe416522819f44341a25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT1_MASK&nbsp;&nbsp;&nbsp;0x40000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXDISAT1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00657">657</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d08f19adb1dc7d33f4f767f4ceea28c"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXDISAT1_SHIFT" ref="g9d08f19adb1dc7d33f4f767f4ceea28c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXDISAT1_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXDISAT1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00656">656</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g044c3c9897fea70f2bb12a150169ef42"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXTRIAT0_DEFAULT" ref="g044c3c9897fea70f2bb12a150169ef42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00619">619</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b6714321ac24c0e296a1a4bdb35d8f2"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXTRIAT0_MASK" ref="g3b6714321ac24c0e296a1a4bdb35d8f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT0_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXTRIAT0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00618">618</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ff38c097bb5a19a0964307eca3166af"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXTRIAT0_SHIFT" ref="g8ff38c097bb5a19a0964307eca3166af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT0_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXTRIAT0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00617">617</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga58bf7d20bef439f3911061978a10b2d"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXTRIAT1_DEFAULT" ref="ga58bf7d20bef439f3911061978a10b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00648">648</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g89107467c8d81253d851766310bd069e"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXTRIAT1_MASK" ref="g89107467c8d81253d851766310bd069e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT1_MASK&nbsp;&nbsp;&nbsp;0x10000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_TXTRIAT1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00647">647</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7ca6a30062f1c3c6559f46ed5ed13c6"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_TXTRIAT1_SHIFT" ref="gc7ca6a30062f1c3c6559f46ed5ed13c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_TXTRIAT1_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_TXTRIAT1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00646">646</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g18230c9b4c19ea2dbc9607022741488a"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_UBRXAT0_DEFAULT" ref="g18230c9b4c19ea2dbc9607022741488a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00614">614</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb22277cc58bca26c0aad408ded5bed54"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_UBRXAT0_MASK" ref="gb22277cc58bca26c0aad408ded5bed54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT0_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_UBRXAT0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00613">613</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2f22cb7ff908e3f94a856d1f42efebf"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_UBRXAT0_SHIFT" ref="gc2f22cb7ff908e3f94a856d1f42efebf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT0_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_UBRXAT0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00612">612</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe7d913aad152d77fd192e8496c51e2f"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_UBRXAT1_DEFAULT" ref="gfe7d913aad152d77fd192e8496c51e2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00643">643</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9783f9037bb1153d66ed3667eea87c5"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_UBRXAT1_MASK" ref="gb9783f9037bb1153d66ed3667eea87c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT1_MASK&nbsp;&nbsp;&nbsp;0x8000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for USART_UBRXAT1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00642">642</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g217dc49feec64feeab60a75b4d197379"></a><!-- doxytag: member="efm32gg_uart.h::_UART_TXDOUBLEX_UBRXAT1_SHIFT" ref="g217dc49feec64feeab60a75b4d197379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _UART_TXDOUBLEX_UBRXAT1_SHIFT&nbsp;&nbsp;&nbsp;27          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for USART_UBRXAT1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00641">641</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf752ba3b5ad81c90b796bed6136f2ab"></a><!-- doxytag: member="efm32gg_uart.h::UART_CLKDIV_DIV_DEFAULT" ref="gbf752ba3b5ad81c90b796bed6136f2ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CLKDIV_DIV_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CLKDIV_DIV_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CLKDIV 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00441">441</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g087a9f381d2a298ecec16ace9c1d41c7"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_CLEARRX" ref="g087a9f381d2a298ecec16ace9c1d41c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_CLEARRX&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear RX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00360">360</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c342d0d1b2a9d894ca48629e2844194"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_CLEARRX_DEFAULT" ref="g9c342d0d1b2a9d894ca48629e2844194" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_CLEARRX_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_CLEARRX_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00364">364</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e93cd0d90a878f711ba023c725e5b5f"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_CLEARTX" ref="g4e93cd0d90a878f711ba023c725e5b5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_CLEARTX&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear TX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00355">355</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c6447781250fb6ca07e983b4f84d264"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_CLEARTX_DEFAULT" ref="g7c6447781250fb6ca07e983b4f84d264" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_CLEARTX_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_CLEARTX_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00359">359</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc16ff954523864ed66965657f65d9ccb"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_MASTERDIS" ref="gc16ff954523864ed66965657f65d9ccb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_MASTERDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master Disable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00330">330</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a4f8fe4dc393f883e6564288a12ba95"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_MASTERDIS_DEFAULT" ref="g7a4f8fe4dc393f883e6564288a12ba95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_MASTERDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_MASTERDIS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00334">334</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g61e7b48c8bba14d98848e55ff7cbee10"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_MASTEREN" ref="g61e7b48c8bba14d98848e55ff7cbee10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_MASTEREN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Master Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00325">325</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f478ef98e4e0ffab393b488da73c67a"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_MASTEREN_DEFAULT" ref="g5f478ef98e4e0ffab393b488da73c67a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_MASTEREN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_MASTEREN_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00329">329</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g176df01b112c09eaacb8abb30be1c5db"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_RXBLOCKDIS" ref="g176df01b112c09eaacb8abb30be1c5db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXBLOCKDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver Block Disable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00340">340</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ce7842b026932278aa890bbb4de45d1"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_RXBLOCKDIS_DEFAULT" ref="g0ce7842b026932278aa890bbb4de45d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXBLOCKDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_RXBLOCKDIS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00344">344</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9dee41407001a37461d3cf33cdb25a2b"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_RXBLOCKEN" ref="g9dee41407001a37461d3cf33cdb25a2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXBLOCKEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver Block Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00335">335</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7578b802928ac10633d5989de1b2802"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_RXBLOCKEN_DEFAULT" ref="gc7578b802928ac10633d5989de1b2802" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXBLOCKEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_RXBLOCKEN_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00339">339</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf34ceb9b51c98190a38776eeaaf53533"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_RXDIS" ref="gf34ceb9b51c98190a38776eeaaf53533" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver Disable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00310">310</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g559b152b94d9128f6113066bc10c1861"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_RXDIS_DEFAULT" ref="g559b152b94d9128f6113066bc10c1861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_RXDIS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00314">314</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1809aec703698ecb2e37192040368110"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_RXEN" ref="g1809aec703698ecb2e37192040368110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00305">305</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g62e0baaefc326d0e652d602d48f87f9c"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_RXEN_DEFAULT" ref="g62e0baaefc326d0e652d602d48f87f9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_RXEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_RXEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00309">309</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g69dbc962e73dd3eb7005b9884ef6c14f"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_TXDIS" ref="g69dbc962e73dd3eb7005b9884ef6c14f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter Disable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00320">320</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gde535166df5906b7b2b5a0477e12dffa"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_TXDIS_DEFAULT" ref="gde535166df5906b7b2b5a0477e12dffa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_TXDIS_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00324">324</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga54833a033525ddcefcb7989f481b0f7"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_TXEN" ref="ga54833a033525ddcefcb7989f481b0f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00315">315</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1ec3f06bb2703ee4b2d8c45e71fa17e"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_TXEN_DEFAULT" ref="gd1ec3f06bb2703ee4b2d8c45e71fa17e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_TXEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00319">319</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g212589382d09f45bd0d8024c1b5f47bc"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_TXTRIDIS" ref="g212589382d09f45bd0d8024c1b5f47bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXTRIDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter Tristate Disable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00350">350</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb619d62d8d173fddc81ecb00db054660"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_TXTRIDIS_DEFAULT" ref="gb619d62d8d173fddc81ecb00db054660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXTRIDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_TXTRIDIS_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00354">354</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc52981b811a78f9e1a826a1afc29197d"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_TXTRIEN" ref="gc52981b811a78f9e1a826a1afc29197d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXTRIEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter Tristate Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00345">345</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6be8f71bb405bde2916d56bf70ea9e9"></a><!-- doxytag: member="efm32gg_uart.h::UART_CMD_TXTRIEN_DEFAULT" ref="gd6be8f71bb405bde2916d56bf70ea9e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CMD_TXTRIEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CMD_TXTRIEN_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CMD 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00349">349</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d269b467dff33dbd7dac959fae974f7"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_AUTOCS" ref="g0d269b467dff33dbd7dac959fae974f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOCS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Automatic Chip Select 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00134">134</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2a8e813a3ac8adf36a4a4ed7541c23de"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_AUTOCS_DEFAULT" ref="g2a8e813a3ac8adf36a4a4ed7541c23de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOCS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_AUTOCS_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00138">138</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbcb169912b138e81976ce9cd7e7d4931"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_AUTOTRI" ref="gbcb169912b138e81976ce9cd7e7d4931" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOTRI&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Automatic TX Tristate 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00139">139</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1f49748ffb95e9bcf532a0a7e6b5a81"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_AUTOTRI_DEFAULT" ref="gb1f49748ffb95e9bcf532a0a7e6b5a81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOTRI_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_AUTOTRI_DEFAULT &lt;&lt; 17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00143">143</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gac9301df33bfd12ace1f8e1ed3c7f477"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_AUTOTX" ref="gac9301df33bfd12ace1f8e1ed3c7f477" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOTX&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 29)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Always Transmit When RX Not Full 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00196">196</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g251a219453df4e0cdef6968e736435a0"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_AUTOTX_DEFAULT" ref="g251a219453df4e0cdef6968e736435a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_AUTOTX_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_AUTOTX_DEFAULT &lt;&lt; 29)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00200">200</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g58373299fa3a7cbf184ba300f6d94a5e"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_BIT8DV" ref="g58373299fa3a7cbf184ba300f6d94a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_BIT8DV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 21)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit 8 Default Value 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00159">159</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g89bf022c1a6644da392481416259479d"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_BIT8DV_DEFAULT" ref="g89bf022c1a6644da392481416259479d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_BIT8DV_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_BIT8DV_DEFAULT &lt;&lt; 21)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00163">163</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g33b4d5e1553b95dfae3a07e1786c1826"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_BYTESWAP" ref="g33b4d5e1553b95dfae3a07e1786c1826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_BYTESWAP&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Byteswap In Double Accesses 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00191">191</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0baa86ba0336f831c9c20ceb739460"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_BYTESWAP_DEFAULT" ref="g4e0baa86ba0336f831c9c20ceb739460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_BYTESWAP_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_BYTESWAP_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00195">195</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e8dc3bbaf712090f6e764f2ba442063"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CCEN" ref="g4e8dc3bbaf712090f6e764f2ba442063" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CCEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Collision Check Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00051">51</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b1e86d9ff75ed7810cbfc4a914f55b4"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CCEN_DEFAULT" ref="g3b1e86d9ff75ed7810cbfc4a914f55b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CCEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_CCEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00055">55</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gda1d9aab7796c41f6105c5586c4f810b"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CLKPHA" ref="gda1d9aab7796c41f6105c5586c4f810b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPHA&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock Edge For Setup/Sample 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00087">87</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d0ab43b976fbf3b2e44a0c615b1348f"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CLKPHA_DEFAULT" ref="g8d0ab43b976fbf3b2e44a0c615b1348f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPHA_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPHA_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00093">93</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf674064bf6b9f57ccb11d26febc2defe"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CLKPHA_SAMPLELEADING" ref="gf674064bf6b9f57ccb11d26febc2defe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPHA_SAMPLELEADING&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPHA_SAMPLELEADING &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SAMPLELEADING for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00094">94</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga374edca5578789f970916e500f184a5"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CLKPHA_SAMPLETRAILING" ref="ga374edca5578789f970916e500f184a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPHA_SAMPLETRAILING&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPHA_SAMPLETRAILING &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SAMPLETRAILING for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00095">95</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g45770f4f2a1e17ed97dab0499410c70f"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CLKPOL" ref="g45770f4f2a1e17ed97dab0499410c70f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPOL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock Polarity 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00078">78</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9edfe51eef42c43ae3fbc9c22540a896"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CLKPOL_DEFAULT" ref="g9edfe51eef42c43ae3fbc9c22540a896" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPOL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPOL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00084">84</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gab6b7e5b28bb9feb83d0b1a6843a0d61"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CLKPOL_IDLEHIGH" ref="gab6b7e5b28bb9feb83d0b1a6843a0d61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPOL_IDLEHIGH&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPOL_IDLEHIGH &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode IDLEHIGH for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00086">86</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g847ba45cd2eb0d62ef13ef030c31ca9d"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CLKPOL_IDLELOW" ref="g847ba45cd2eb0d62ef13ef030c31ca9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CLKPOL_IDLELOW&nbsp;&nbsp;&nbsp;(_UART_CTRL_CLKPOL_IDLELOW &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode IDLELOW for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00085">85</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd653ad58c6523fc413b875effcb6c40c"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CSINV" ref="gd653ad58c6523fc413b875effcb6c40c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSINV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chip Select Invert 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00129">129</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ac81483d69db7b335f05e2f8b00a367"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CSINV_DEFAULT" ref="g5ac81483d69db7b335f05e2f8b00a367" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSINV_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_CSINV_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00133">133</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6633e67750e693194a02980a2fbb7aaa"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CSMA" ref="g6633e67750e693194a02980a2fbb7aaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSMA&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Action On Slave-Select In Master Mode 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00101">101</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf504eb509d04c90d0351dbb4b71e9888"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CSMA_DEFAULT" ref="gf504eb509d04c90d0351dbb4b71e9888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSMA_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_CSMA_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00107">107</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g65ef13c4303d36c72a9206e7f22f161b"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CSMA_GOTOSLAVEMODE" ref="g65ef13c4303d36c72a9206e7f22f161b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSMA_GOTOSLAVEMODE&nbsp;&nbsp;&nbsp;(_UART_CTRL_CSMA_GOTOSLAVEMODE &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GOTOSLAVEMODE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00109">109</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a6c6f378cdfb04fb6116f33023efc54"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_CSMA_NOACTION" ref="g5a6c6f378cdfb04fb6116f33023efc54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_CSMA_NOACTION&nbsp;&nbsp;&nbsp;(_UART_CTRL_CSMA_NOACTION &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NOACTION for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00108">108</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g641caf6884c6c5b3a38e8d4da90c7d5a"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_ERRSDMA" ref="g641caf6884c6c5b3a38e8d4da90c7d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSDMA&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Halt DMA On Error 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00164">164</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gac147e0b28ad481c8d380d028be012db"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_ERRSDMA_DEFAULT" ref="gac147e0b28ad481c8d380d028be012db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSDMA_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_ERRSDMA_DEFAULT &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00168">168</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga607b9f597d8a2a5c7d3d475e6969f91"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_ERRSRX" ref="ga607b9f597d8a2a5c7d3d475e6969f91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSRX&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 23)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable RX On Error 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00169">169</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g722aca9982ec6ce58a759e9ee0fbe534"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_ERRSRX_DEFAULT" ref="g722aca9982ec6ce58a759e9ee0fbe534" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSRX_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_ERRSRX_DEFAULT &lt;&lt; 23)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00173">173</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6732059050ef8dabdc401cd258d1a2ea"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_ERRSTX" ref="g6732059050ef8dabdc401cd258d1a2ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSTX&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable TX On Error 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00174">174</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b4ce8df931e72442d012466e0d3ddde"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_ERRSTX_DEFAULT" ref="g2b4ce8df931e72442d012466e0d3ddde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_ERRSTX_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_ERRSTX_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00178">178</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g13968a23e6c184742546197d8613fbf4"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_LOOPBK" ref="g13968a23e6c184742546197d8613fbf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_LOOPBK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Loopback Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00046">46</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0125865a4f7af0c384748d5601b820ba"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_LOOPBK_DEFAULT" ref="g0125865a4f7af0c384748d5601b820ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_LOOPBK_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_LOOPBK_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00050">50</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gccb9337f628a9e7aa25386246c3020d4"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_MPAB" ref="gccb9337f628a9e7aa25386246c3020d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MPAB&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Multi-Processor Address-Bit 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00061">61</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cb23c92941189b19bf13c2b44688324"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_MPAB_DEFAULT" ref="g9cb23c92941189b19bf13c2b44688324" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MPAB_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_MPAB_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00065">65</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga224425f65799ea9c4c211786b399a6a"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_MPM" ref="ga224425f65799ea9c4c211786b399a6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MPM&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Multi-Processor Mode 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00056">56</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c71fb331a42e329e894b20d1bee2209"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_MPM_DEFAULT" ref="g4c71fb331a42e329e894b20d1bee2209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MPM_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_MPM_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00060">60</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g71578d93c169bed185f26a5ee4904d80"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_MSBF" ref="g71578d93c169bed185f26a5ee4904d80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MSBF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Most Significant Bit First 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00096">96</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g85a34810b303f22c58917f822789495f"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_MSBF_DEFAULT" ref="g85a34810b303f22c58917f822789495f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MSBF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_MSBF_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00100">100</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1e1ccdc617bd7ff80c024bef98aa904"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_MVDIS" ref="gb1e1ccdc617bd7ff80c024bef98aa904" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MVDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Majority Vote Disable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00201">201</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8c778e4da139d3a833c8783b790fc87"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_MVDIS_DEFAULT" ref="gb8c778e4da139d3a833c8783b790fc87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_MVDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_MVDIS_DEFAULT &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00205">205</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g936aea6583e479e1087ad70fe3c51939"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_OVS_DEFAULT" ref="g936aea6583e479e1087ad70fe3c51939" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00073">73</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4dc1ea96240494e280e7b3e249e875cf"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_OVS_X16" ref="g4dc1ea96240494e280e7b3e249e875cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_X16&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_X16 &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode X16 for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00074">74</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a98ec650205b0f77daa1396fd3205ff"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_OVS_X4" ref="g4a98ec650205b0f77daa1396fd3205ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_X4&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_X4 &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode X4 for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00077">77</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ac09b8c90e967e67085f8ede2e55d8d"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_OVS_X6" ref="g6ac09b8c90e967e67085f8ede2e55d8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_X6&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_X6 &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode X6 for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00076">76</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf94d8f2bbc1768052ea6c4202ba297af"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_OVS_X8" ref="gf94d8f2bbc1768052ea6c4202ba297af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_OVS_X8&nbsp;&nbsp;&nbsp;(_UART_CTRL_OVS_X8 &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode X8 for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00075">75</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gefac5f1dc6fcaa993611d04b731fa5e5"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_RXINV" ref="gefac5f1dc6fcaa993611d04b731fa5e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_RXINV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver Input Invert 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00119">119</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g13342602ec07472c4ac53383affaa9ea"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_RXINV_DEFAULT" ref="g13342602ec07472c4ac53383affaa9ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_RXINV_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_RXINV_DEFAULT &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00123">123</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a9cf1dc4b0b2dc8e074af8acde2e070"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_SCMODE" ref="g7a9cf1dc4b0b2dc8e074af8acde2e070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SCMODE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 18)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SmartCard Mode 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00144">144</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7945344db75c98a6011d0ad198c13309"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_SCMODE_DEFAULT" ref="g7945344db75c98a6011d0ad198c13309" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SCMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_SCMODE_DEFAULT &lt;&lt; 18)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00148">148</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc349a9150996c205d593ca454a97669"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_SCRETRANS" ref="gcc349a9150996c205d593ca454a97669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SCRETRANS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 19)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SmartCard Retransmit 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00149">149</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge523383503532e2c07cc59cc1f258d34"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_SCRETRANS_DEFAULT" ref="ge523383503532e2c07cc59cc1f258d34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SCRETRANS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_SCRETRANS_DEFAULT &lt;&lt; 19)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00153">153</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c9f7a6392b234c9aecea4e5688fe829"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_SKIPPERRF" ref="g3c9f7a6392b234c9aecea4e5688fe829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SKIPPERRF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Skip Parity Error Frames 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00154">154</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c04771dc1f9195f9b14f8a568be8097"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_SKIPPERRF_DEFAULT" ref="g7c04771dc1f9195f9b14f8a568be8097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SKIPPERRF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_SKIPPERRF_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00158">158</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g945568304ab67fbe392bae9813453307"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_SYNC" ref="g945568304ab67fbe392bae9813453307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SYNC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
USART Synchronous Mode 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00041">41</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g69d96e0bbd024fd5cf27ba7f798a871d"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_SYNC_DEFAULT" ref="g69d96e0bbd024fd5cf27ba7f798a871d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_SYNC_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_SYNC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00045">45</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb16ce95ab5a582f0f92789e24747b15f"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXBIL" ref="gb16ce95ab5a582f0f92789e24747b15f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXBIL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Buffer Interrupt Level 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00110">110</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb423b5c92ed66f9ad4067ea6466a25fa"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXBIL_DEFAULT" ref="gb423b5c92ed66f9ad4067ea6466a25fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXBIL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXBIL_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00116">116</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gac35a135ffb6734339aa09c0ea892153"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXBIL_EMPTY" ref="gac35a135ffb6734339aa09c0ea892153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXBIL_EMPTY&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXBIL_EMPTY &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode EMPTY for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00117">117</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6914e1bf10ce7339df92e463fdc8c299"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXBIL_HALFFULL" ref="g6914e1bf10ce7339df92e463fdc8c299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXBIL_HALFFULL&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXBIL_HALFFULL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode HALFFULL for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00118">118</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4b67940676ad421defae613af72090c"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXDELAY_DEFAULT" ref="gc4b67940676ad421defae613af72090c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_DEFAULT &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00186">186</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9059ccfe1acdc4aa6a9d0a494f75942d"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXDELAY_DOUBLE" ref="g9059ccfe1acdc4aa6a9d0a494f75942d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_DOUBLE&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_DOUBLE &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DOUBLE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00189">189</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc546de41c486d9f284f82c7ed655fc8d"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXDELAY_NONE" ref="gc546de41c486d9f284f82c7ed655fc8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_NONE&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_NONE &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00187">187</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6befa391e3ed75cc3618c3982af7cf3"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXDELAY_SINGLE" ref="gd6befa391e3ed75cc3618c3982af7cf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_SINGLE&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_SINGLE &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SINGLE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00188">188</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7abe73aec733924ae9b98cc7562153e3"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXDELAY_TRIPLE" ref="g7abe73aec733924ae9b98cc7562153e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXDELAY_TRIPLE&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXDELAY_TRIPLE &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TRIPLE for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00190">190</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e7a597cd6f25c7f3312da838f5ee2ee"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXINV" ref="g4e7a597cd6f25c7f3312da838f5ee2ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXINV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter output Invert 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00124">124</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g32180ceae1b006c8e8565ce563b67977"></a><!-- doxytag: member="efm32gg_uart.h::UART_CTRL_TXINV_DEFAULT" ref="g32180ceae1b006c8e8565ce563b67977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTRL_TXINV_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_CTRL_TXINV_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_CTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00128">128</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d28d3095859011da535a6e27790ac67"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_DEFAULT" ref="g1d28d3095859011da535a6e27790ac67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00230">230</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2606f5c105ae7381de10884fc73772a"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_EIGHT" ref="gd2606f5c105ae7381de10884fc73772a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_EIGHT&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_EIGHT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode EIGHT for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00231">231</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6545c03629bfe4d4808bb4d71b41a092"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_ELEVEN" ref="g6545c03629bfe4d4808bb4d71b41a092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_ELEVEN&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_ELEVEN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ELEVEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00234">234</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa37066792f00159be62be5d70c230c9"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_FIFTEEN" ref="gaa37066792f00159be62be5d70c230c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_FIFTEEN&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_FIFTEEN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode FIFTEEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00238">238</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb01782efda76c168f22013fe4b45339f"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_FIVE" ref="gb01782efda76c168f22013fe4b45339f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_FIVE&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_FIVE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode FIVE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00227">227</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge436617ecc72fc37490161aa5eb61d19"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_FOUR" ref="ge436617ecc72fc37490161aa5eb61d19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_FOUR&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_FOUR &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode FOUR for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00226">226</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ee410cd6029860081149facaca6cb78"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_FOURTEEN" ref="g8ee410cd6029860081149facaca6cb78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_FOURTEEN&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_FOURTEEN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode FOURTEEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00237">237</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0480bee57da5cba1c9dfeae4c1a14aa6"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_NINE" ref="g0480bee57da5cba1c9dfeae4c1a14aa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_NINE&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_NINE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NINE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00232">232</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g81ff24a12f999f5c1ff2d07540fa3be5"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_SEVEN" ref="g81ff24a12f999f5c1ff2d07540fa3be5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_SEVEN&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_SEVEN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SEVEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00229">229</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8316b7f891d81a85e8d1cd3ee3fcf0a"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_SIX" ref="gb8316b7f891d81a85e8d1cd3ee3fcf0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_SIX&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_SIX &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SIX for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00228">228</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4400290e0f43a7d6cafb4753e6dd1145"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_SIXTEEN" ref="g4400290e0f43a7d6cafb4753e6dd1145" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_SIXTEEN&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_SIXTEEN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SIXTEEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00239">239</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcccfad0ea1386a862f5dd2ab0963471e"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_TEN" ref="gcccfad0ea1386a862f5dd2ab0963471e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_TEN&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_TEN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00233">233</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1aeabcb3a1ce8d9e8f1c206c0588271f"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_THIRTEEN" ref="g1aeabcb3a1ce8d9e8f1c206c0588271f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_THIRTEEN&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_THIRTEEN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode THIRTEEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00236">236</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5de1ebca9c1f6577dc357421239c6b12"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_DATABITS_TWELVE" ref="g5de1ebca9c1f6577dc357421239c6b12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_DATABITS_TWELVE&nbsp;&nbsp;&nbsp;(_UART_FRAME_DATABITS_TWELVE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TWELVE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00235">235</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6afe9ca4d8a88ededcd23316b0d21acc"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_PARITY_DEFAULT" ref="g6afe9ca4d8a88ededcd23316b0d21acc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_PARITY_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_FRAME_PARITY_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00246">246</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g99c6cc54d8c00afaa13ce03c152abce8"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_PARITY_EVEN" ref="g99c6cc54d8c00afaa13ce03c152abce8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_PARITY_EVEN&nbsp;&nbsp;&nbsp;(_UART_FRAME_PARITY_EVEN &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode EVEN for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00248">248</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc063e5d3803e390017514e680f2a5b71"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_PARITY_NONE" ref="gc063e5d3803e390017514e680f2a5b71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_PARITY_NONE&nbsp;&nbsp;&nbsp;(_UART_FRAME_PARITY_NONE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00247">247</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d39475c3f3b68aad2639882ca342611"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_PARITY_ODD" ref="g5d39475c3f3b68aad2639882ca342611" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_PARITY_ODD&nbsp;&nbsp;&nbsp;(_UART_FRAME_PARITY_ODD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ODD for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00249">249</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3606f800cc0ea734538b18c52b217c8d"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_STOPBITS_DEFAULT" ref="g3606f800cc0ea734538b18c52b217c8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00258">258</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc080b214400b28d38a9a2b842d0aa98"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_STOPBITS_HALF" ref="gbc080b214400b28d38a9a2b842d0aa98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_HALF&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_HALF &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode HALF for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00257">257</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g06f49c8b2c858b6e2563c760931a5fb1"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_STOPBITS_ONE" ref="g06f49c8b2c858b6e2563c760931a5fb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_ONE&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_ONE &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ONE for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00259">259</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8547e8dd8e89cd303da1b7c72a9f50e"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_STOPBITS_ONEANDAHALF" ref="gb8547e8dd8e89cd303da1b7c72a9f50e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_ONEANDAHALF&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_ONEANDAHALF &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ONEANDAHALF for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00260">260</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga317f1d962c775bb7f9b633cc849704f"></a><!-- doxytag: member="efm32gg_uart.h::UART_FRAME_STOPBITS_TWO" ref="ga317f1d962c775bb7f9b633cc849704f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FRAME_STOPBITS_TWO&nbsp;&nbsp;&nbsp;(_UART_FRAME_STOPBITS_TWO &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TWO for UART_FRAME 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00261">261</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6541f64f1be404e3cb17fb021613f081"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_DELAY" ref="g6541f64f1be404e3cb17fb021613f081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_DELAY&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Delay on I2S data 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01089">1089</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g283c5da56b4132ddb676322d1d32580a"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_DELAY_DEFAULT" ref="g283c5da56b4132ddb676322d1d32580a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_DELAY_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_DELAY_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01093">1093</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gffb14286a983a2f45fbd256b20ba7459"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_DMASPLIT" ref="gffb14286a983a2f45fbd256b20ba7459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_DMASPLIT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Separate DMA Request For Left/Right Data 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01084">1084</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g51de892516c417b098b3c9812f11a185"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_DMASPLIT_DEFAULT" ref="g51de892516c417b098b3c9812f11a185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_DMASPLIT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_DMASPLIT_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01088">1088</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6afd39b1e12d975908134a63507de136"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_EN" ref="g6afd39b1e12d975908134a63507de136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable I2S Mode 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01065">1065</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g35690e643532486fc6cf513b080eb131"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_EN_DEFAULT" ref="g35690e643532486fc6cf513b080eb131" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01069">1069</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e2950453d8541e8e70cdbe407d15994"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_DEFAULT" ref="g4e2950453d8541e8e70cdbe407d15994" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01105">1105</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g301920da8b3ed604d5da00af1e9eef59"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_W16D16" ref="g301920da8b3ed604d5da00af1e9eef59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W16D16&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W16D16 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode W16D16 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01111">1111</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge176ceb92d1110fc666abea995ec7aea"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_W16D8" ref="ge176ceb92d1110fc666abea995ec7aea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W16D8&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W16D8 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode W16D8 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01112">1112</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gefa1f4e3e410c6b512f79dc826fbc566"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_W32D16" ref="gefa1f4e3e410c6b512f79dc826fbc566" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D16&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D16 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode W32D16 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01109">1109</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa1e52a30b3ff6ecdf7b19dfde30b027"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_W32D24" ref="gaa1e52a30b3ff6ecdf7b19dfde30b027" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D24&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D24 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode W32D24 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01108">1108</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf295c24834dc9987a09bdbc12cf1bd4c"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_W32D24M" ref="gf295c24834dc9987a09bdbc12cf1bd4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D24M&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D24M &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode W32D24M for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01107">1107</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g06007339b36fd4cda47e5c3db1087d16"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_W32D32" ref="g06007339b36fd4cda47e5c3db1087d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D32&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D32 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode W32D32 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01106">1106</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g24f1ce6f585f2cd6844601e69412c5c5"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_W32D8" ref="g24f1ce6f585f2cd6844601e69412c5c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W32D8&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W32D8 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode W32D8 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01110">1110</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="geea8423b024027b428cfc2ad206bde52"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_FORMAT_W8D8" ref="geea8423b024027b428cfc2ad206bde52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_FORMAT_W8D8&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_FORMAT_W8D8 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode W8D8 for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01113">1113</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga86a398eb7c5a7eb204865a27a4d5270"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_JUSTIFY" ref="ga86a398eb7c5a7eb204865a27a4d5270" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_JUSTIFY&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Justification of I2S Data 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01075">1075</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc1ca82c39581220a2bcc9ec22cbde2b"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_JUSTIFY_DEFAULT" ref="gdc1ca82c39581220a2bcc9ec22cbde2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_JUSTIFY_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_JUSTIFY_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01081">1081</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g76dd4f972402aedc2272a5d598686cc5"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_JUSTIFY_LEFT" ref="g76dd4f972402aedc2272a5d598686cc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_JUSTIFY_LEFT&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_JUSTIFY_LEFT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LEFT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01082">1082</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0629ffae8ccad60158714c55f7a5fd42"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_JUSTIFY_RIGHT" ref="g0629ffae8ccad60158714c55f7a5fd42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_JUSTIFY_RIGHT&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_JUSTIFY_RIGHT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RIGHT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01083">1083</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1646df38a03add4409c26913d3981f1"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_MONO" ref="gb1646df38a03add4409c26913d3981f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_MONO&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stero or Mono 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01070">1070</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0aa35d2705b731d147f2e27b77a80cfa"></a><!-- doxytag: member="efm32gg_uart.h::UART_I2SCTRL_MONO_DEFAULT" ref="g0aa35d2705b731d147f2e27b77a80cfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_I2SCTRL_MONO_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_I2SCTRL_MONO_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_I2SCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01074">1074</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb48974764fec26da1917443665ae37c"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_CCF" ref="gdb48974764fec26da1917443665ae37c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_CCF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Collision Check Fail Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00928">928</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g69210e4e4f9f56844076aa7f638c78bb"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_CCF_DEFAULT" ref="g69210e4e4f9f56844076aa7f638c78bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_CCF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_CCF_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00932">932</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g682c641048e2b926d636d8418b70cedc"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_FERR" ref="g682c641048e2b926d636d8418b70cedc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_FERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Framing Error Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00913">913</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gedadc867fd66b1b5adcdd95be1c1186d"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_FERR_DEFAULT" ref="gedadc867fd66b1b5adcdd95be1c1186d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_FERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_FERR_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00917">917</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf106ecaed16104d354445207e78d1c9e"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_MPAF" ref="gf106ecaed16104d354445207e78d1c9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_MPAF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Multi-Processor Address Frame Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00918">918</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc33f37c9e1dd58122ec55c433db645ee"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_MPAF_DEFAULT" ref="gc33f37c9e1dd58122ec55c433db645ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_MPAF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_MPAF_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00922">922</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g54155ed6776bcc50d8d5fe7d2d008e0c"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_PERR" ref="g54155ed6776bcc50d8d5fe7d2d008e0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_PERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Parity Error Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00908">908</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0b6ee094ede787e8c5514475c409949"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_PERR_DEFAULT" ref="ga0b6ee094ede787e8c5514475c409949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_PERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_PERR_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00912">912</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3febe2fb59c01b42acfd175d4efd246a"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_RXDATAV" ref="g3febe2fb59c01b42acfd175d4efd246a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXDATAV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Data Valid Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00878">878</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7fb3a0905d798f6efe8cfdc34efba23"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_RXDATAV_DEFAULT" ref="gf7fb3a0905d798f6efe8cfdc34efba23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXDATAV_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_RXDATAV_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00882">882</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g75762a43671ad0c0948c2a133f94d7f5"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_RXFULL" ref="g75762a43671ad0c0948c2a133f94d7f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXFULL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Buffer Full Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00883">883</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g46c7b636d97df8cb261b86208fdaf3f7"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_RXFULL_DEFAULT" ref="g46c7b636d97df8cb261b86208fdaf3f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_RXFULL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00887">887</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gddd436990ee7ccbeb8946b5f0b7c752f"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_RXOF" ref="gddd436990ee7ccbeb8946b5f0b7c752f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Overflow Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00888">888</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g312b0a1ad866146bf0e6ec74724eb6e9"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_RXOF_DEFAULT" ref="g312b0a1ad866146bf0e6ec74724eb6e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXOF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_RXOF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00892">892</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g285349432f94b32a54ee31bb10bee0ba"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_RXUF" ref="g285349432f94b32a54ee31bb10bee0ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXUF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Underflow Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00893">893</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f8f7c08c29ba9bd0bdf2e90464cb6d5"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_RXUF_DEFAULT" ref="g6f8f7c08c29ba9bd0bdf2e90464cb6d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_RXUF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_RXUF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00897">897</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd613018a11068af9e969d4032a3a064a"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_SSM" ref="gd613018a11068af9e969d4032a3a064a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_SSM&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave-Select In Master Mode Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00923">923</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="geb725dc2204157913f68a5e143f96bd0"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_SSM_DEFAULT" ref="geb725dc2204157913f68a5e143f96bd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_SSM_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_SSM_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00927">927</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c215ac1c28d6440f425d88db1fc85c3"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_TXBL" ref="g6c215ac1c28d6440f425d88db1fc85c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXBL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Buffer Level Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00873">873</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd52eed84679f658207655dca27139f6"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_TXBL_DEFAULT" ref="gfd52eed84679f658207655dca27139f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXBL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_TXBL_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00877">877</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d1d2c7fa9780d79ae7fea7e51f4705b"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_TXC" ref="g3d1d2c7fa9780d79ae7fea7e51f4705b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00868">868</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8cf7eca2ea2c0b4d31468338b73a25e6"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_TXC_DEFAULT" ref="g8cf7eca2ea2c0b4d31468338b73a25e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXC_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_TXC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00872">872</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge9eb33c7798066b191d0e3428e2cc272"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_TXOF" ref="ge9eb33c7798066b191d0e3428e2cc272" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Overflow Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00898">898</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga52d55b8b743171e681745e9915a9fd9"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_TXOF_DEFAULT" ref="ga52d55b8b743171e681745e9915a9fd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXOF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_TXOF_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00902">902</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7bce3c0a3692a8eaf9ab61c19430a4e"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_TXUF" ref="ga7bce3c0a3692a8eaf9ab61c19430a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXUF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Underflow Interrupt Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00903">903</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g996ff8a4b6a12462a7b2bc272255ecfd"></a><!-- doxytag: member="efm32gg_uart.h::UART_IEN_TXUF_DEFAULT" ref="g996ff8a4b6a12462a7b2bc272255ecfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IEN_TXUF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IEN_TXUF_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IEN 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00907">907</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8edd03a3534947440690c591e5d8722"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_CCF" ref="ga8edd03a3534947440690c591e5d8722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_CCF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Collision Check Fail Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00741">741</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6c6028b8c652133820976d6a4585061"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_CCF_DEFAULT" ref="gf6c6028b8c652133820976d6a4585061" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_CCF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_CCF_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00745">745</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g73e4efa106b22a241eec8cca4ce5a00f"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_FERR" ref="g73e4efa106b22a241eec8cca4ce5a00f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_FERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Framing Error Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00726">726</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g50eef7db9324c3743dc3d93fe6834759"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_FERR_DEFAULT" ref="g50eef7db9324c3743dc3d93fe6834759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_FERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_FERR_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00730">730</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd59470ea82569bcd9740858ab80a1348"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_MPAF" ref="gd59470ea82569bcd9740858ab80a1348" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_MPAF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Multi-Processor Address Frame Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00731">731</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gca316f3839b8978ae486b0f4315904cb"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_MPAF_DEFAULT" ref="gca316f3839b8978ae486b0f4315904cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_MPAF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_MPAF_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00735">735</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g981eb6d154636e805a7a144068ebf8c5"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_PERR" ref="g981eb6d154636e805a7a144068ebf8c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_PERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Parity Error Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00721">721</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5835aa564d280bd917deac45977c06f"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_PERR_DEFAULT" ref="gd5835aa564d280bd917deac45977c06f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_PERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_PERR_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00725">725</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g569876381422329356339f0fc844973d"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_RXDATAV" ref="g569876381422329356339f0fc844973d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXDATAV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Data Valid Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00691">691</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb0bb296a308d734cfb5dfbd0a6bc1b2"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_RXDATAV_DEFAULT" ref="gbb0bb296a308d734cfb5dfbd0a6bc1b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXDATAV_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_RXDATAV_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00695">695</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g227f68741020134d5c0dd39d2f62d4d7"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_RXFULL" ref="g227f68741020134d5c0dd39d2f62d4d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXFULL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Buffer Full Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00696">696</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g84779fff7cf8336f14a867dc25c725e2"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_RXFULL_DEFAULT" ref="g84779fff7cf8336f14a867dc25c725e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_RXFULL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00700">700</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g10a0bd2e3d7b7cd1bb42f8fc2a367ba1"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_RXOF" ref="g10a0bd2e3d7b7cd1bb42f8fc2a367ba1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00701">701</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f23a8c6b8c535c7f8e3ac727cc7613a"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_RXOF_DEFAULT" ref="g7f23a8c6b8c535c7f8e3ac727cc7613a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXOF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_RXOF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00705">705</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d67d61cf560ae48d4e0776e0377f35c"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_RXUF" ref="g3d67d61cf560ae48d4e0776e0377f35c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXUF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00706">706</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbc793a480a9692e796de28f37a7675a"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_RXUF_DEFAULT" ref="gdbc793a480a9692e796de28f37a7675a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_RXUF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_RXUF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00710">710</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9823a494eebcb153768f68871563801"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_SSM" ref="gd9823a494eebcb153768f68871563801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_SSM&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Slave-Select In Master Mode Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00736">736</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g40c961fce55830a32bd18f0d61d5be60"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_SSM_DEFAULT" ref="g40c961fce55830a32bd18f0d61d5be60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_SSM_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_SSM_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00740">740</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd7c86c6827f0fb547a565fa37e0c708"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_TXBL" ref="gfd7c86c6827f0fb547a565fa37e0c708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXBL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Buffer Level Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00686">686</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gda1e8a036635c870bd35813d9bd2c283"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_TXBL_DEFAULT" ref="gda1e8a036635c870bd35813d9bd2c283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXBL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_TXBL_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00690">690</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0bcf7e9bd320173629f710576be16def"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_TXC" ref="g0bcf7e9bd320173629f710576be16def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00681">681</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf218b4766f0dd29acfacb8f686f96cab"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_TXC_DEFAULT" ref="gf218b4766f0dd29acfacb8f686f96cab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXC_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_TXC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00685">685</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0107d3a094319f0494aebe228cf6c62d"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_TXOF" ref="g0107d3a094319f0494aebe228cf6c62d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00711">711</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga278a2bad4bb94fe0048f01d8d048720"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_TXOF_DEFAULT" ref="ga278a2bad4bb94fe0048f01d8d048720" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXOF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_TXOF_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00715">715</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf21548c8388b10b7f6b35e7f3bf1e279"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_TXUF" ref="gf21548c8388b10b7f6b35e7f3bf1e279" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXUF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00716">716</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gea726af005acf3a8ea28065b07f516ec"></a><!-- doxytag: member="efm32gg_uart.h::UART_IF_TXUF_DEFAULT" ref="gea726af005acf3a8ea28065b07f516ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IF_TXUF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IF_TXUF_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IF 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00720">720</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf79712b35333138cc1a49790152a25d2"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_CCF" ref="gf79712b35333138cc1a49790152a25d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_CCF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear Collision Check Fail Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00859">859</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g71b4a4e6e13353c1b2c9f20684a4aa49"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_CCF_DEFAULT" ref="g71b4a4e6e13353c1b2c9f20684a4aa49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_CCF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_CCF_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00863">863</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf13801f96f59bef78d53a21c2f496b3d"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_FERR" ref="gf13801f96f59bef78d53a21c2f496b3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_FERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear Framing Error Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00844">844</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e0167a2264f2e92e6df9e166b0c905e"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_FERR_DEFAULT" ref="g7e0167a2264f2e92e6df9e166b0c905e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_FERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_FERR_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00848">848</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g404a08659393a979d18f79b145991cdd"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_MPAF" ref="g404a08659393a979d18f79b145991cdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_MPAF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear Multi-Processor Address Frame Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00849">849</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbe3e96d9d170aee75e473d439371f39"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_MPAF_DEFAULT" ref="gdbe3e96d9d170aee75e473d439371f39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_MPAF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_MPAF_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00853">853</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e85dbb90b67c2ce06c27a54bef1a3b1"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_PERR" ref="g4e85dbb90b67c2ce06c27a54bef1a3b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_PERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear Parity Error Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00839">839</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1749fb97dd70cc23f1a8a1fee4e0fcac"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_PERR_DEFAULT" ref="g1749fb97dd70cc23f1a8a1fee4e0fcac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_PERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_PERR_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00843">843</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g70d309af9e410c6ff13d906b790d1d12"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_RXFULL" ref="g70d309af9e410c6ff13d906b790d1d12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXFULL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear RX Buffer Full Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00814">814</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g740ea67813f12375d660bca9d0d08580"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_RXFULL_DEFAULT" ref="g740ea67813f12375d660bca9d0d08580" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_RXFULL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00818">818</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8d5da5d6d74d661609bf8e9d02f0862"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_RXOF" ref="ge8d5da5d6d74d661609bf8e9d02f0862" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear RX Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00819">819</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb7283fa14d2aba5347342ab931e2c7a"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_RXOF_DEFAULT" ref="gcb7283fa14d2aba5347342ab931e2c7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXOF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_RXOF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00823">823</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd49abf208dd32e8e6471042f27530e7"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_RXUF" ref="gbd49abf208dd32e8e6471042f27530e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXUF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear RX Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00824">824</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f9d87fb088cd37a5f1f14e689b7dbb0"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_RXUF_DEFAULT" ref="g9f9d87fb088cd37a5f1f14e689b7dbb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_RXUF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_RXUF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00828">828</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gff0dece1ad0ab89eda7c20b7a910ed5b"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_SSM" ref="gff0dece1ad0ab89eda7c20b7a910ed5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_SSM&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear Slave-Select In Master Mode Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00854">854</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1cb193478f1c6609ad1a904dcdef7ccd"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_SSM_DEFAULT" ref="g1cb193478f1c6609ad1a904dcdef7ccd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_SSM_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_SSM_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00858">858</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gca06882b2bf29aea9d55c96efe53344f"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_TXC" ref="gca06882b2bf29aea9d55c96efe53344f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear TX Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00809">809</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g975ef1042642009ba5f27e8906a9daa0"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_TXC_DEFAULT" ref="g975ef1042642009ba5f27e8906a9daa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXC_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_TXC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00813">813</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7df4f9452aa356b555370b771383474a"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_TXOF" ref="g7df4f9452aa356b555370b771383474a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear TX Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00829">829</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge40107daf0eba126d13881035be14a79"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_TXOF_DEFAULT" ref="ge40107daf0eba126d13881035be14a79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXOF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_TXOF_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00833">833</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g095f770a4487bf92292986fe98ebabaa"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_TXUF" ref="g095f770a4487bf92292986fe98ebabaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXUF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear TX Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00834">834</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g09b49a5eb2209472f56bee188be95eb0"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFC_TXUF_DEFAULT" ref="g09b49a5eb2209472f56bee188be95eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFC_TXUF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFC_TXUF_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFC 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00838">838</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4df05a4093cd40923b3378548f4ee105"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_CCF" ref="g4df05a4093cd40923b3378548f4ee105" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_CCF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set Collision Check Fail Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00800">800</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge0befd5a157841b9a705b8e9b3c0ac9b"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_CCF_DEFAULT" ref="ge0befd5a157841b9a705b8e9b3c0ac9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_CCF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_CCF_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00804">804</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0706cd1c3824068684d4d03afa7e65f3"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_FERR" ref="g0706cd1c3824068684d4d03afa7e65f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_FERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set Framing Error Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00785">785</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c87850787af4ec4f45b82f17324302c"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_FERR_DEFAULT" ref="g3c87850787af4ec4f45b82f17324302c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_FERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_FERR_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00789">789</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g63eff28d1453a23660a91c498391169d"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_MPAF" ref="g63eff28d1453a23660a91c498391169d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_MPAF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set Multi-Processor Address Frame Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00790">790</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb49e40ef537a5bdebc6b9f3bb7431269"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_MPAF_DEFAULT" ref="gb49e40ef537a5bdebc6b9f3bb7431269" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_MPAF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_MPAF_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00794">794</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1fd7b8213700f21c098b16bfdc6659e6"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_PERR" ref="g1fd7b8213700f21c098b16bfdc6659e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_PERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set Parity Error Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00780">780</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g03afeb466c81880d3fde0ef27b82a193"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_PERR_DEFAULT" ref="g03afeb466c81880d3fde0ef27b82a193" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_PERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_PERR_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00784">784</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ef99f63d47d498df93e0287a8ee9c77"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_RXFULL" ref="g4ef99f63d47d498df93e0287a8ee9c77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXFULL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX Buffer Full Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00755">755</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc8ebc826f8de637f70f4e0ddcbc046d"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_RXFULL_DEFAULT" ref="gfc8ebc826f8de637f70f4e0ddcbc046d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_RXFULL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00759">759</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g372f92c70cca95158c08aaa548163d14"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_RXOF" ref="g372f92c70cca95158c08aaa548163d14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00760">760</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g130659743c805d9f1e9a7d7abb162569"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_RXOF_DEFAULT" ref="g130659743c805d9f1e9a7d7abb162569" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXOF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_RXOF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00764">764</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d11a7301c407520abef9208f0c296c6"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_RXUF" ref="g6d11a7301c407520abef9208f0c296c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXUF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00765">765</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c89c7ec9d1ac5c61397f5ef786f2b18"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_RXUF_DEFAULT" ref="g6c89c7ec9d1ac5c61397f5ef786f2b18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_RXUF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_RXUF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00769">769</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5a3610ebd65eae3aa722e1b4d0e9a76"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_SSM" ref="gd5a3610ebd65eae3aa722e1b4d0e9a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_SSM&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set Slave-Select in Master mode Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00795">795</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d06df86f3d17249b2c305896ed06596"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_SSM_DEFAULT" ref="g4d06df86f3d17249b2c305896ed06596" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_SSM_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_SSM_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00799">799</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2c638ad002f9e95bf7f85ab3cfcb307"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_TXC" ref="ge2c638ad002f9e95bf7f85ab3cfcb307" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00750">750</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g326acca4613211b84379ee9022cdca09"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_TXC_DEFAULT" ref="g326acca4613211b84379ee9022cdca09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXC_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_TXC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00754">754</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g653fb08b34573327056d89688564e1a2"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_TXOF" ref="g653fb08b34573327056d89688564e1a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXOF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX Overflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00770">770</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d0a7738d6689869e1ba809b59728757"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_TXOF_DEFAULT" ref="g4d0a7738d6689869e1ba809b59728757" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXOF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_TXOF_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00774">774</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb787a113d75595f0240e6f05f770d2d9"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_TXUF" ref="gb787a113d75595f0240e6f05f770d2d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXUF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TX Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00775">775</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g342a3b920bf524108be683fa0d2871f2"></a><!-- doxytag: member="efm32gg_uart.h::UART_IFS_TXUF_DEFAULT" ref="g342a3b920bf524108be683fa0d2871f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFS_TXUF_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IFS_TXUF_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IFS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00779">779</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g209a0d34e34ee817baa6b08401850949"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRS" ref="g209a0d34e34ee817baa6b08401850949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRS RX Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01056">1056</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g62c3cb44396004728bce9a1088e6fd9c"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRS_DEFAULT" ref="g62c3cb44396004728bce9a1088e6fd9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRS_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01060">1060</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g830241a3c22a28401e8b07af0d05b4a1"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_DEFAULT" ref="g830241a3c22a28401e8b07af0d05b4a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01043">1043</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7c962ec7418c795d986638b8c85dfea"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH0" ref="gd7c962ec7418c795d986638b8c85dfea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01044">1044</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc814aa48eba000edc8209fb64dd65599"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH1" ref="gc814aa48eba000edc8209fb64dd65599" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01045">1045</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c9228885881c533df1ba2678a3b7d92"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH10" ref="g9c9228885881c533df1ba2678a3b7d92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01054">1054</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga19b3a327a4767ac9d2113980b6605b3"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH11" ref="ga19b3a327a4767ac9d2113980b6605b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH11 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01055">1055</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6540d46af0d424a44d1a14e772871e2b"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH2" ref="g6540d46af0d424a44d1a14e772871e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01046">1046</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9215bccdd686e8fd57d219bf3da13067"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH3" ref="g9215bccdd686e8fd57d219bf3da13067" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01047">1047</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3024fde31ca4dafaea5362e6cf10d1f7"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH4" ref="g3024fde31ca4dafaea5362e6cf10d1f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01048">1048</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3a719bbf4bed31287ba26ca6c23af3c"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH5" ref="gc3a719bbf4bed31287ba26ca6c23af3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01049">1049</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a498a579a3d89570736244ba9d7f2df"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH6" ref="g1a498a579a3d89570736244ba9d7f2df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01050">1050</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaed301981c2d3f4f61184288b26f1de1"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH7" ref="gaed301981c2d3f4f61184288b26f1de1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01051">1051</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g82b09a7c44f79797ef38ed078ef671cf"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH8" ref="g82b09a7c44f79797ef38ed078ef671cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01052">1052</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g32a8dfdc6fcee7fae6672678d6665b9a"></a><!-- doxytag: member="efm32gg_uart.h::UART_INPUT_RXPRSSEL_PRSCH9" ref="g32a8dfdc6fcee7fae6672678d6665b9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_INPUT_RXPRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_UART_INPUT_RXPRSSEL_PRSCH9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for UART_INPUT 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01053">1053</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ced583ec81682ccfdbaecc268724dcd"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IREN" ref="g2ced583ec81682ccfdbaecc268724dcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IREN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable IrDA Module 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00937">937</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc9ed9f1000b5b89d40e8376b9ea557c"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IREN_DEFAULT" ref="gcc9ed9f1000b5b89d40e8376b9ea557c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IREN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IREN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00941">941</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g08a4aeda6b308164d063a327eb15f506"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRFILT" ref="g08a4aeda6b308164d063a327eb15f506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRFILT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IrDA RX Filter 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00954">954</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ac794051d16d32f3a81b037cd096889"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRFILT_DEFAULT" ref="g6ac794051d16d32f3a81b037cd096889" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRFILT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRFILT_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00958">958</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf3010352bd2d004d44ebf8f4d79db1e"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSEN" ref="gbf3010352bd2d004d44ebf8f4d79db1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IrDA PRS Channel Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00979">979</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb9b27da59983b85e69e79585f814275"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSEN_DEFAULT" ref="gcb9b27da59983b85e69e79585f814275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSEN_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00983">983</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ce9e212b2b926413d3e74a4f7c6f4eb"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_DEFAULT" ref="g1ce9e212b2b926413d3e74a4f7c6f4eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00970">970</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g73417512f65a223e211ce693285590ba"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_PRSCH0" ref="g73417512f65a223e211ce693285590ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH0 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00971">971</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g44c79df4e829159ff72f3221b376931d"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_PRSCH1" ref="g44c79df4e829159ff72f3221b376931d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH1 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00972">972</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gde989b12d190ae8202a9fafbcb5f3f86"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_PRSCH2" ref="gde989b12d190ae8202a9fafbcb5f3f86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH2 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00973">973</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4ad21b8e8bc02e73d198a9986677edc"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_PRSCH3" ref="ga4ad21b8e8bc02e73d198a9986677edc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH3 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00974">974</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c310e2890ba45f501932682aff80401"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_PRSCH4" ref="g5c310e2890ba45f501932682aff80401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH4 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00975">975</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2623749511db0cbf511223cd34d80083"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_PRSCH5" ref="g2623749511db0cbf511223cd34d80083" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH5 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00976">976</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g119152b6e867a1681cead7d71b7dec1d"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_PRSCH6" ref="g119152b6e867a1681cead7d71b7dec1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH6 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00977">977</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g817c1c1b3e6efe81c092a4634e7f0f19"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPRSSEL_PRSCH7" ref="g817c1c1b3e6efe81c092a4634e7f0f19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPRSSEL_PRSCH7 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00978">978</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ef6f2460fbbd14ce3f9a77ddbf84375"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPW_DEFAULT" ref="g2ef6f2460fbbd14ce3f9a77ddbf84375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00949">949</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0469ececa00f2777ff1b85e84b172cb"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPW_FOUR" ref="gb0469ececa00f2777ff1b85e84b172cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_FOUR&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_FOUR &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode FOUR for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00953">953</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="geb7202b94c3eb277edf4b8c624704532"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPW_ONE" ref="geb7202b94c3eb277edf4b8c624704532" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_ONE&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_ONE &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ONE for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00950">950</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a76ba6bcaf9219d0077c2e80660a3e2"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPW_THREE" ref="g4a76ba6bcaf9219d0077c2e80660a3e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_THREE&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_THREE &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode THREE for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00952">952</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ee2d96fb863d7f4667dd401abc382db"></a><!-- doxytag: member="efm32gg_uart.h::UART_IRCTRL_IRPW_TWO" ref="g9ee2d96fb863d7f4667dd401abc382db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRCTRL_IRPW_TWO&nbsp;&nbsp;&nbsp;(_UART_IRCTRL_IRPW_TWO &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TWO for UART_IRCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00951">951</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g62bcbd230faebc58031f002d3ce5adca"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_CLKPEN" ref="g62bcbd230faebc58031f002d3ce5adca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_CLKPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CLK Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01003">1003</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g966d14dbcc3520f2e81ee0f6dfc4b576"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_CLKPEN_DEFAULT" ref="g966d14dbcc3520f2e81ee0f6dfc4b576" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_CLKPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_ROUTE_CLKPEN_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01007">1007</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc90d30417ea3e61f880501f39a38f579"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_CSPEN" ref="gc90d30417ea3e61f880501f39a38f579" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_CSPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CS Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00998">998</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g14f663ef14ff5cbf1bf026b94538643e"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_CSPEN_DEFAULT" ref="g14f663ef14ff5cbf1bf026b94538643e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_CSPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_ROUTE_CSPEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01002">1002</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g769ece425f69e8cb0d6905fd0c12122f"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_LOCATION_DEFAULT" ref="g769ece425f69e8cb0d6905fd0c12122f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01018">1018</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2710177e8f08b31d41c8c97d80b181fa"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_LOCATION_LOC0" ref="g2710177e8f08b31d41c8c97d80b181fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC0&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01017">1017</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge81b8a0260dd8a4466c1846c1eb4c9b6"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_LOCATION_LOC1" ref="ge81b8a0260dd8a4466c1846c1eb4c9b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC1&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01019">1019</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd3633d3f00ecc10190ebde8a7c9abb3"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_LOCATION_LOC2" ref="gfd3633d3f00ecc10190ebde8a7c9abb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC2&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC2 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01020">1020</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g510ab04b3a0bc261b89c32ad2809a7d3"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_LOCATION_LOC3" ref="g510ab04b3a0bc261b89c32ad2809a7d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC3&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC3 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01021">1021</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g77ac399d1f78b12409754d2ed6daace4"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_LOCATION_LOC4" ref="g77ac399d1f78b12409754d2ed6daace4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC4&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC4 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01022">1022</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfed2a58b89a62543100ecab5da60b413"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_LOCATION_LOC5" ref="gfed2a58b89a62543100ecab5da60b413" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_LOCATION_LOC5&nbsp;&nbsp;&nbsp;(_UART_ROUTE_LOCATION_LOC5 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l01023">1023</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4234ac882ebedd0423a853b57f1e39d"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_RXPEN" ref="gc4234ac882ebedd0423a853b57f1e39d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_RXPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00988">988</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8fce005ad02c1c5ca9c28a05d2e76b3c"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_RXPEN_DEFAULT" ref="g8fce005ad02c1c5ca9c28a05d2e76b3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_RXPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_ROUTE_RXPEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00992">992</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfc155d52326e24b01f44da7f288303c"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_TXPEN" ref="gdfc155d52326e24b01f44da7f288303c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_TXPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Pin Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00993">993</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaff03c79d973b95b6da9fc2424b3d65b"></a><!-- doxytag: member="efm32gg_uart.h::UART_ROUTE_TXPEN_DEFAULT" ref="gaff03c79d973b95b6da9fc2424b3d65b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ROUTE_TXPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_ROUTE_TXPEN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_ROUTE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00997">997</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc0614ea5944587a32745bb184139c15"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATA_RXDATA_DEFAULT" ref="gcc0614ea5944587a32745bb184139c15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATA_RXDATA_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDATA_RXDATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00467">467</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g494a2607654dd14c0594a5bae97c3b84"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAX_FERR" ref="g494a2607654dd14c0594a5bae97c3b84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_FERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Framing Error 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00455">455</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb18e228f5d4fecf05bea9ce74917ff58"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAX_FERR_DEFAULT" ref="gb18e228f5d4fecf05bea9ce74917ff58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_FERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDATAX_FERR_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00459">459</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0affb0907ef2e7fcf950d3a0b38a0cb"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAX_PERR" ref="gd0affb0907ef2e7fcf950d3a0b38a0cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_PERR&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Parity Error 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00450">450</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2d9bab2c512af65bf160e8d76103f4f"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAX_PERR_DEFAULT" ref="gf2d9bab2c512af65bf160e8d76103f4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_PERR_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDATAX_PERR_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00454">454</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6928c1d45dd3ffea7dc2b9504833cab5"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAX_RXDATA_DEFAULT" ref="g6928c1d45dd3ffea7dc2b9504833cab5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAX_RXDATA_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDATAX_RXDATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00449">449</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5367c7fb7fa1ccf76cf68526ab210b1d"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAXP_FERRP" ref="g5367c7fb7fa1ccf76cf68526ab210b1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_FERRP&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Framing Error Peek 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00525">525</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g202fd772c1f629129edfbbd5f093d643"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAXP_FERRP_DEFAULT" ref="g202fd772c1f629129edfbbd5f093d643" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_FERRP_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDATAXP_FERRP_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDATAXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00529">529</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge361b4521766b1f71c362cda0d913c78"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAXP_PERRP" ref="ge361b4521766b1f71c362cda0d913c78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_PERRP&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Parity Error Peek 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00520">520</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g477b3f9d60d6bd5837c461ac258563e0"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAXP_PERRP_DEFAULT" ref="g477b3f9d60d6bd5837c461ac258563e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_PERRP_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDATAXP_PERRP_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDATAXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00524">524</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g36d0e5392f7c3dcd415ec26541674956"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDATAXP_RXDATAP_DEFAULT" ref="g36d0e5392f7c3dcd415ec26541674956" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDATAXP_RXDATAP_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDATAXP_RXDATAP_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDATAXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00519">519</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b5049bef1a27f08c1453d31437f7784"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLE_RXDATA0_DEFAULT" ref="g0b5049bef1a27f08c1453d31437f7784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLE_RXDATA0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLE_RXDATA0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00507">507</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3eadc2a36ca8a36d8b349dea6c75f369"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLE_RXDATA1_DEFAULT" ref="g3eadc2a36ca8a36d8b349dea6c75f369" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLE_RXDATA1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLE_RXDATA1_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00511">511</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g49eea1e7272c8a7ceae876d6d78e0799"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_FERR0" ref="g49eea1e7272c8a7ceae876d6d78e0799" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_FERR0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Framing Error 0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00481">481</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gffda0e13e652cfdb308204e05a7ad151"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_FERR0_DEFAULT" ref="gffda0e13e652cfdb308204e05a7ad151" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_FERR0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_FERR0_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00485">485</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5860c1b4a37eec3367687c6a31276e7"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_FERR1" ref="gc5860c1b4a37eec3367687c6a31276e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_FERR1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Framing Error 1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00495">495</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g68c2a17a12232dbd7f42cd46f43d1141"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_FERR1_DEFAULT" ref="g68c2a17a12232dbd7f42cd46f43d1141" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_FERR1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_FERR1_DEFAULT &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00499">499</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb0bc5cb65d2c1167f428e0ec3ef4e41"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_PERR0" ref="gfb0bc5cb65d2c1167f428e0ec3ef4e41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_PERR0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Parity Error 0 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00476">476</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g781f1eba0b6db71cd1997f40cbd95a48"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_PERR0_DEFAULT" ref="g781f1eba0b6db71cd1997f40cbd95a48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_PERR0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_PERR0_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00480">480</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g03ab3cd213b77c023427fcd1940f6d42"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_PERR1" ref="g03ab3cd213b77c023427fcd1940f6d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_PERR1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Parity Error 1 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00490">490</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g98f809641e5bf841346c711b10ff08cb"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_PERR1_DEFAULT" ref="g98f809641e5bf841346c711b10ff08cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_PERR1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_PERR1_DEFAULT &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00494">494</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g52640914cf67ccca20df535624beff27"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_RXDATA0_DEFAULT" ref="g52640914cf67ccca20df535624beff27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_RXDATA0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_RXDATA0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00475">475</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g02a16bca629b277d3b0bf4bc29ba5299"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEX_RXDATA1_DEFAULT" ref="g02a16bca629b277d3b0bf4bc29ba5299" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEX_RXDATA1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEX_RXDATA1_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00489">489</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2917744aaa14b4430f44423b42d618e"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_FERRP0" ref="ga2917744aaa14b4430f44423b42d618e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_FERRP0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Framing Error 0 Peek 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00543">543</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g270339ea789d8db4114155e696736fc8"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_FERRP0_DEFAULT" ref="g270339ea789d8db4114155e696736fc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_FERRP0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_FERRP0_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00547">547</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g06bd60ac7738926c12b047eb33bdf3c8"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_FERRP1" ref="g06bd60ac7738926c12b047eb33bdf3c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_FERRP1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Framing Error 1 Peek 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00557">557</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e32546181bab5b2496f7b2cf28f7d6e"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_FERRP1_DEFAULT" ref="g1e32546181bab5b2496f7b2cf28f7d6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_FERRP1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_FERRP1_DEFAULT &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00561">561</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f649fc5db13dcc06ef5ffda2c9395b6"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_PERRP0" ref="g5f649fc5db13dcc06ef5ffda2c9395b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_PERRP0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Parity Error 0 Peek 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00538">538</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g097ebb60a7e8998b74623d46a9e20fbc"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_PERRP0_DEFAULT" ref="g097ebb60a7e8998b74623d46a9e20fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_PERRP0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_PERRP0_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00542">542</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd254ee15ea89b70bc567ad48b896fe7b"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_PERRP1" ref="gd254ee15ea89b70bc567ad48b896fe7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_PERRP1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data Parity Error 1 Peek 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00552">552</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5cc597ff7f6dc46435699a1116e6959"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_PERRP1_DEFAULT" ref="gb5cc597ff7f6dc46435699a1116e6959" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_PERRP1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_PERRP1_DEFAULT &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00556">556</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g8334f89ff2bada3923fe96c339eeaf5a"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_RXDATAP0_DEFAULT" ref="g8334f89ff2bada3923fe96c339eeaf5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_RXDATAP0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_RXDATAP0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00537">537</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g152a2b71af2eab4125d0c3c00d17cfe5"></a><!-- doxytag: member="efm32gg_uart.h::UART_RXDOUBLEXP_RXDATAP1_DEFAULT" ref="g152a2b71af2eab4125d0c3c00d17cfe5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RXDOUBLEXP_RXDATAP1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_RXDOUBLEXP_RXDATAP1_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_RXDOUBLEXP 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00551">551</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g163f9679c45590d099dcd2205cbe8ca4"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_MASTER" ref="g163f9679c45590d099dcd2205cbe8ca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_MASTER&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI Master Mode 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00379">379</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe295af4b79350c6fb3fedee471b4b6a"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_MASTER_DEFAULT" ref="gbe295af4b79350c6fb3fedee471b4b6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_MASTER_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_MASTER_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00383">383</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c0fda99ca12a9d2ebf162e672456535"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXBLOCK" ref="g0c0fda99ca12a9d2ebf162e672456535" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXBLOCK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Block Incoming Data 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00384">384</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g89c55effcbdeb446a6ead8700ea38e96"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXBLOCK_DEFAULT" ref="g89c55effcbdeb446a6ead8700ea38e96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXBLOCK_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXBLOCK_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00388">388</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cafe042a1d5edfae0230d77f63c61c6"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXDATAV" ref="g3cafe042a1d5edfae0230d77f63c61c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXDATAV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Data Valid 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00404">404</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaab71d6c3546c83b9244c3dbc0d19280"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXDATAV_DEFAULT" ref="gaab71d6c3546c83b9244c3dbc0d19280" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXDATAV_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXDATAV_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00408">408</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g085b8ed18aa86c777e8f7bf7359acfda"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXDATAVRIGHT" ref="g085b8ed18aa86c777e8f7bf7359acfda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXDATAVRIGHT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Data Right 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00424">424</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gae797a9e5d1717eace2228dfdda99ed2"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXDATAVRIGHT_DEFAULT" ref="gae797a9e5d1717eace2228dfdda99ed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXDATAVRIGHT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXDATAVRIGHT_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00428">428</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9749a9f30a116c44a7a5f4778a30b2a"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXENS" ref="gf9749a9f30a116c44a7a5f4778a30b2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver Enable Status 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00369">369</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f23dc27b60a7b1cc5bfe932f4d77479"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXENS_DEFAULT" ref="g7f23dc27b60a7b1cc5bfe932f4d77479" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXENS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXENS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00373">373</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g11ae809ef55ccad5b53184800d2c8b09"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXFULL" ref="g11ae809ef55ccad5b53184800d2c8b09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXFULL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX FIFO Full 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00409">409</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g87e0e6c6a6218f569e3e1dc30de7dcd1"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXFULL_DEFAULT" ref="g87e0e6c6a6218f569e3e1dc30de7dcd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXFULL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXFULL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00413">413</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g63e69b0a4e32352e62e4e6bea136883f"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXFULLRIGHT" ref="g63e69b0a4e32352e62e4e6bea136883f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXFULLRIGHT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX Full of Right Data 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00429">429</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g7536a6bd050061e08adc238c8d0b12a0"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_RXFULLRIGHT_DEFAULT" ref="g7536a6bd050061e08adc238c8d0b12a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_RXFULLRIGHT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_RXFULLRIGHT_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00433">433</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf58a129e17569789b349cb6db91ae76e"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXBDRIGHT" ref="gf58a129e17569789b349cb6db91ae76e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBDRIGHT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Buffer Expects Double Right Data 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00414">414</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9e10a439028cef62112985832e0469d"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXBDRIGHT_DEFAULT" ref="gc9e10a439028cef62112985832e0469d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBDRIGHT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXBDRIGHT_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00418">418</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g36aacbcdbbc42c63151b7b8a3a6d4e79"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXBL" ref="g36aacbcdbbc42c63151b7b8a3a6d4e79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Buffer Level 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00399">399</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4689c834d3c785fe9f94c7aeb20ab27"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXBL_DEFAULT" ref="ga4689c834d3c785fe9f94c7aeb20ab27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXBL_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00403">403</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g484130ca1f20470150c18ea307991095"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXBSRIGHT" ref="g484130ca1f20470150c18ea307991095" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBSRIGHT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Buffer Expects Single Right Data 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00419">419</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf4b1baaeb591486b99356621080ce61"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXBSRIGHT_DEFAULT" ref="gbf4b1baaeb591486b99356621080ce61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXBSRIGHT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXBSRIGHT_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00423">423</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga944028307dbad5181a2909a8676414f"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXC" ref="ga944028307dbad5181a2909a8676414f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
TX Complete 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00394">394</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g98e7dbb264a2aae2d4f6fdd55a77c0ed"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXC_DEFAULT" ref="g98e7dbb264a2aae2d4f6fdd55a77c0ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXC_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXC_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00398">398</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0c2224c08c2029aaa71e55749b187d4"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXENS" ref="ga0c2224c08c2029aaa71e55749b187d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXENS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter Enable Status 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00374">374</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc768e90c474cf803f0028486ec97141e"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXENS_DEFAULT" ref="gc768e90c474cf803f0028486ec97141e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXENS_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXENS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00378">378</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3de7bcbcf4b013e713481ad3a6b31c8d"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXTRI" ref="g3de7bcbcf4b013e713481ad3a6b31c8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXTRI&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmitter Tristated 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00389">389</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g165e889a073d7dbaf08158b48c3376cd"></a><!-- doxytag: member="efm32gg_uart.h::UART_STATUS_TXTRI_DEFAULT" ref="g165e889a073d7dbaf08158b48c3376cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_STATUS_TXTRI_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_STATUS_TXTRI_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_STATUS 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00393">393</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdb2b3c62d1b4516f2605e20d11cb408"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_AUTOTXTEN" ref="gcdb2b3c62d1b4516f2605e20d11cb408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_AUTOTXTEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUTOTX Trigger Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00296">296</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g506412057909c11c17abd9a5c02b3952"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_AUTOTXTEN_DEFAULT" ref="g506412057909c11c17abd9a5c02b3952" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_AUTOTXTEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_AUTOTXTEN_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00300">300</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g38a4dc6b03f50181fc4fa698d9666f5a"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_RXTEN" ref="g38a4dc6b03f50181fc4fa698d9666f5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_RXTEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive Trigger Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00286">286</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbb640bdff72f62d1fffe1aa9e26c111"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_RXTEN_DEFAULT" ref="gbbb640bdff72f62d1fffe1aa9e26c111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_RXTEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_RXTEN_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00290">290</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g84df764f002db4f4d5bcb5a56698a1d7"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_DEFAULT" ref="g84df764f002db4f4d5bcb5a56698a1d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00277">277</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g53998fefadd720abf0d07fdf706fcb28"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_PRSCH0" ref="g53998fefadd720abf0d07fdf706fcb28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00278">278</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g788958c5025c21e616d802aa66be09fb"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_PRSCH1" ref="g788958c5025c21e616d802aa66be09fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00279">279</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga16dcb59c62a8d5cdf6d6d16822054c1"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_PRSCH2" ref="ga16dcb59c62a8d5cdf6d6d16822054c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00280">280</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6167f5847f851fc80f086f5c093ecce"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_PRSCH3" ref="gd6167f5847f851fc80f086f5c093ecce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00281">281</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g758d1e747cd79a85dc5f4aabdc7d878e"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_PRSCH4" ref="g758d1e747cd79a85dc5f4aabdc7d878e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00282">282</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g81ac3a7aecbf2c1a55bedefce26915d3"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_PRSCH5" ref="g81ac3a7aecbf2c1a55bedefce26915d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00283">283</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf088e686000a65944de7a2775f9ab3be"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_PRSCH6" ref="gf088e686000a65944de7a2775f9ab3be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00284">284</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf3f8852af3a8d0b6405f2628ed23936"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TSEL_PRSCH7" ref="gcf3f8852af3a8d0b6405f2628ed23936" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TSEL_PRSCH7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00285">285</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1edd23d1e0b489c3b270cfe2ca1ecb3"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TXTEN" ref="ge1edd23d1e0b489c3b270cfe2ca1ecb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TXTEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit Trigger Enable 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00291">291</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g11f94fc25ca6105c00ad06f48df69b94"></a><!-- doxytag: member="efm32gg_uart.h::UART_TRIGCTRL_TXTEN_DEFAULT" ref="g11f94fc25ca6105c00ad06f48df69b94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TRIGCTRL_TXTEN_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TRIGCTRL_TXTEN_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TRIGCTRL 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00295">295</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4500140a814779c74a4347b82f7e85c"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATA_TXDATA_DEFAULT" ref="ge4500140a814779c74a4347b82f7e85c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATA_TXDATA_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDATA_TXDATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDATA 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00602">602</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g07c04555adc1fa61585625a4d19f161c"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_RXENAT" ref="g07c04555adc1fa61585625a4d19f161c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_RXENAT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable RX After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00590">590</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2177d730674a0f20b5f015f108514110"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_RXENAT_DEFAULT" ref="g2177d730674a0f20b5f015f108514110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_RXENAT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_RXENAT_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00594">594</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f17e38242d8d4b95bc0a2e3609278a5"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_TXBREAK" ref="g4f17e38242d8d4b95bc0a2e3609278a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXBREAK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit Data As Break 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00580">580</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g67f8da41b7320dd68acd12126b097395"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_TXBREAK_DEFAULT" ref="g67f8da41b7320dd68acd12126b097395" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXBREAK_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_TXBREAK_DEFAULT &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00584">584</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g13cc6083ddb771726158006b400477ea"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_TXDATAX_DEFAULT" ref="g13cc6083ddb771726158006b400477ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXDATAX_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_TXDATAX_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00569">569</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g32a95f5dc42a3b67e28d9b70f35bb121"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_TXDISAT" ref="g32a95f5dc42a3b67e28d9b70f35bb121" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXDISAT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear TXEN After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00585">585</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g710761e0896c99ff816d7cefca1799fe"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_TXDISAT_DEFAULT" ref="g710761e0896c99ff816d7cefca1799fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXDISAT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_TXDISAT_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00589">589</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g205adc63b2efee8c454a0c5e85ac694c"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_TXTRIAT" ref="g205adc63b2efee8c454a0c5e85ac694c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXTRIAT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TXTRI After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00575">575</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7174e56f791196a1b86975a84ea0c03"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_TXTRIAT_DEFAULT" ref="gb7174e56f791196a1b86975a84ea0c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_TXTRIAT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_TXTRIAT_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00579">579</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g592969e703bf427566b7e0262e1100ca"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_UBRXAT" ref="g592969e703bf427566b7e0262e1100ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_UBRXAT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Unblock RX After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00570">570</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gaca0b0f4a754ea44d48d8c4a8665c483"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDATAX_UBRXAT_DEFAULT" ref="gaca0b0f4a754ea44d48d8c4a8665c483" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDATAX_UBRXAT_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDATAX_UBRXAT_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDATAX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00574">574</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g65099c30196f6c3dd15b26af5e33bbbd"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLE_TXDATA0_DEFAULT" ref="g65099c30196f6c3dd15b26af5e33bbbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLE_TXDATA0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLE_TXDATA0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00672">672</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga336c566700e32f30c5ef231c958999b"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLE_TXDATA1_DEFAULT" ref="ga336c566700e32f30c5ef231c958999b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLE_TXDATA1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLE_TXDATA1_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLE 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00676">676</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4207b25271c839daf1673e5fdd8289f"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_RXENAT0" ref="ga4207b25271c839daf1673e5fdd8289f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_RXENAT0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable RX After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00631">631</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g2429c6ac7a011a46c59a2ea40cf6ccde"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_RXENAT0_DEFAULT" ref="g2429c6ac7a011a46c59a2ea40cf6ccde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_RXENAT0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_RXENAT0_DEFAULT &lt;&lt; 15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00635">635</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc67405a42febbfdb2a64dd97705d4ea8"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_RXENAT1" ref="gc67405a42febbfdb2a64dd97705d4ea8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_RXENAT1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable RX After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00660">660</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc91b4ea6b426ab49c3b7bdc054c2afb4"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_RXENAT1_DEFAULT" ref="gc91b4ea6b426ab49c3b7bdc054c2afb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_RXENAT1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_RXENAT1_DEFAULT &lt;&lt; 31)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00664">664</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge9dabf5fcd2c452ab7f97ea267135995"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXBREAK0" ref="ge9dabf5fcd2c452ab7f97ea267135995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXBREAK0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit Data As Break 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00621">621</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5de29aaeab44c03690cfd0152e8731b"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXBREAK0_DEFAULT" ref="gb5de29aaeab44c03690cfd0152e8731b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXBREAK0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXBREAK0_DEFAULT &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00625">625</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3dccad6a2ad686e67c36bd90aabb712e"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXBREAK1" ref="g3dccad6a2ad686e67c36bd90aabb712e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXBREAK1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 29)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transmit Data As Break 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00650">650</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g96fb6c9a85dd2c23af11311012d1cb5e"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXBREAK1_DEFAULT" ref="g96fb6c9a85dd2c23af11311012d1cb5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXBREAK1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXBREAK1_DEFAULT &lt;&lt; 29)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00654">654</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0529a1fd29744c2d8ec2ca83d69de76"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXDATA0_DEFAULT" ref="ga0529a1fd29744c2d8ec2ca83d69de76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDATA0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXDATA0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00610">610</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ge47e2480b73a48a5a601bd9788455e28"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXDATA1_DEFAULT" ref="ge47e2480b73a48a5a601bd9788455e28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDATA1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXDATA1_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00639">639</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g65359ec762a9597f66dff7e1935f455a"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXDISAT0" ref="g65359ec762a9597f66dff7e1935f455a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDISAT0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear TXEN After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00626">626</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb2b2f8f692327bb10027be3b4b2881b"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXDISAT0_DEFAULT" ref="gbb2b2f8f692327bb10027be3b4b2881b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDISAT0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXDISAT0_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00630">630</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gf207fec9650985e5292a94f834785c69"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXDISAT1" ref="gf207fec9650985e5292a94f834785c69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDISAT1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear TXEN After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00655">655</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gd990633ca376eac25fdc86dabd6aeb86"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXDISAT1_DEFAULT" ref="gd990633ca376eac25fdc86dabd6aeb86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXDISAT1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXDISAT1_DEFAULT &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00659">659</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a3fc0b13f972f7818e792accb5cc7cc"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXTRIAT0" ref="g3a3fc0b13f972f7818e792accb5cc7cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXTRIAT0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TXTRI After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00616">616</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cfd8945f14e0585df4eba27509ca66c"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXTRIAT0_DEFAULT" ref="g6cfd8945f14e0585df4eba27509ca66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXTRIAT0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXTRIAT0_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00620">620</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9ccf8a1d3a5596808688daee9ce9c36"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXTRIAT1" ref="ga9ccf8a1d3a5596808688daee9ce9c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXTRIAT1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set TXTRI After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00645">645</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g64caffc02a3a8b9cee8156d315d5c920"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_TXTRIAT1_DEFAULT" ref="g64caffc02a3a8b9cee8156d315d5c920" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_TXTRIAT1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_TXTRIAT1_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00649">649</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gc7c7c3f021bc04e0080478e0b96e84a2"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_UBRXAT0" ref="gc7c7c3f021bc04e0080478e0b96e84a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_UBRXAT0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Unblock RX After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00611">611</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="gfee42e0278fc696f97fd6299bd0cd462"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_UBRXAT0_DEFAULT" ref="gfee42e0278fc696f97fd6299bd0cd462" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_UBRXAT0_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_UBRXAT0_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00615">615</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g94eba74843b821bd3b16483c9f4444eb"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_UBRXAT1" ref="g94eba74843b821bd3b16483c9f4444eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_UBRXAT1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 27)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Unblock RX After Transmission 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00640">640</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e6d90183c3a760e3b81ab0150f5ac1a"></a><!-- doxytag: member="efm32gg_uart.h::UART_TXDOUBLEX_UBRXAT1_DEFAULT" ref="g0e6d90183c3a760e3b81ab0150f5ac1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_TXDOUBLEX_UBRXAT1_DEFAULT&nbsp;&nbsp;&nbsp;(_UART_TXDOUBLEX_UBRXAT1_DEFAULT &lt;&lt; 27)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for UART_TXDOUBLEX 
<p>
Definition at line <a class="el" href="efm32gg__uart_8h-source.html#l00644">644</a> of file <a class="el" href="efm32gg__uart_8h-source.html">efm32gg_uart.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu May 28 06:05:55 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
