Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jan  1 12:25:48 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |             100 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              61 |           16 |
| Yes          | No                    | Yes                    |              73 |           24 |
| Yes          | Yes                   | No                     |              62 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                   Enable Signal                   |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/SCCB1/FSM_state[3]_i_1_n_0          |                                            |                1 |              4 |         4.00 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/SCCB1/FSM_return_state[3]_i_1_n_0   |                                            |                1 |              4 |         4.00 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/SCCB1/byte_index[3]_i_1_n_0         |                                            |                1 |              4 |         4.00 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/rom1/ready_reg                      | U_SCCB_Config/config_1/timer[17]_i_1_n_0   |                3 |              7 |         2.33 |
|  ov7670_pclk1_IBUF_BUFG    | U_OV7670_SetDataLeft/v_counter_reg0               | reset_IBUF                                 |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG    | U_OV7670_SetDataLeft/temp_next[15]                | reset_IBUF                                 |                4 |              8 |         2.00 |
|  ov7670_pclk1_IBUF_BUFG    | U_OV7670_SetDataLeft/temp_next[4]                 | reset_IBUF                                 |                5 |              8 |         1.60 |
|  ov7670_pclk2_IBUF_BUFG    | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0      | reset_IBUF                                 |                3 |              8 |         2.67 |
|  ov7670_pclk2_IBUF_BUFG    | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0 | reset_IBUF                                 |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG    | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0     | reset_IBUF                                 |                3 |              8 |         2.67 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/rom1/ready_reg_0                    | U_SCCB_Config/config_1/rom_addr[0]_i_1_n_0 |                2 |              8 |         4.00 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/SCCB1/tx_byte[7]_i_1_n_0            |                                            |                3 |              8 |         2.67 |
|  U_clk_wiz_0/inst/sccb_clk |                                                   |                                            |                4 |              9 |         2.25 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/SCCB1/timer[8]_i_1_n_0              |                                            |                4 |              9 |         2.25 |
|  U_clk_wiz_0/inst/vga_clk  |                                                   | reset_IBUF                                 |                5 |             10 |         2.00 |
|  U_clk_wiz_0/inst/vga_clk  | U_vga_controller/U_Pixel_Counter/v_counter_1      | reset_IBUF                                 |                3 |             10 |         3.33 |
|  ov7670_pclk1_IBUF_BUFG    |                                                   | reset_IBUF                                 |                5 |             12 |         2.40 |
|  ov7670_pclk2_IBUF_BUFG    |                                                   | reset_IBUF                                 |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG             | U_Disparity/state_reg                             | reset_IBUF                                 |                2 |             15 |         7.50 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/rom1/E[0]                           |                                            |                3 |             16 |         5.33 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/SCCB1/latched_data_1                |                                            |                3 |             16 |         5.33 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/SCCB1/timer[8]_i_1_n_0              | U_SCCB_Config/SCCB1/timer[31]_i_1__0_n_0   |                6 |             23 |         3.83 |
|  U_clk_wiz_0/inst/sccb_clk | U_SCCB_Config/rom1/ready_reg                      | U_SCCB_Config/rom1/FSM_state_reg[0]        |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG             |                                                   | reset_IBUF                                 |               24 |             66 |         2.75 |
+----------------------------+---------------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


