Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/hsync_reg/TChk151_8429 at time 1542879 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 1542879 ps, Ref Event Time Stamp: 1542879 ps, Data Event Time Stamp: 1542770 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/hsync_reg/TChk151_8429 at time 1542879 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 1542879 ps, Data Event Time Stamp: 1542770 ps, Ref Event Time Stamp: 1542879 ps, Limit: 428 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/vsync_reg/TChk151_8429 at time 1542879 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 1542879 ps, Ref Event Time Stamp: 1542879 ps, Data Event Time Stamp: 1542770 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/vsync_reg/TChk151_8429 at time 1542879 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 1542879 ps, Data Event Time Stamp: 1542770 ps, Ref Event Time Stamp: 1542879 ps, Limit: 428 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/ven_reg/TChk151_8429 at time 1542919 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 1542919 ps, Ref Event Time Stamp: 1542919 ps, Data Event Time Stamp: 1542713 ps, Limit: -41 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/ven_reg/TChk151_8429 at time 1542919 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 1542919 ps, Data Event Time Stamp: 1542713 ps, Ref Event Time Stamp: 1542919 ps, Limit: 552 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/hsync_reg/TChk151_8429 at time 3142879 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 3142879 ps, Ref Event Time Stamp: 3142879 ps, Data Event Time Stamp: 3142770 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/hsync_reg/TChk151_8429 at time 3142879 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 3142879 ps, Data Event Time Stamp: 3142770 ps, Ref Event Time Stamp: 3142879 ps, Limit: 428 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/vsync_reg/TChk151_8429 at time 3142879 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 3142879 ps, Ref Event Time Stamp: 3142879 ps, Data Event Time Stamp: 3142770 ps, Limit: -60 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/vsync_reg/TChk151_8429 at time 3142879 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 3142879 ps, Data Event Time Stamp: 3142770 ps, Ref Event Time Stamp: 3142879 ps, Limit: 428 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/ven_reg/TChk151_8429 at time 3142919 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $hold violation detected. Time: 3142919 ps, Ref Event Time Stamp: 3142919 ps, Data Event Time Stamp: 3142713 ps, Limit: -41 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/FDSE.v" Line 151: Timing violation in scope /top_module/vga1/ven_reg/TChk151_8429 at time 3142919 ps $setuphold (posedge C,negedge S,(0:0:0),(0:0:0),notifier,set_clk_enable_p,set_clk_enable_p,C_dly,S_dly)  $setup violation detected. Time: 3142919 ps, Data Event Time Stamp: 3142713 ps, Ref Event Time Stamp: 3142919 ps, Limit: 552 ps
INFO: xsimkernel Simulation Memory Usage: 62560 KB (Peak: 62560 KB), Simulation CPU Usage: 15249 ms
