`timescale 1ns / 1ps


module adder # (parameter WL = 32)
(
    
);



endmodule
