###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =         4291   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =         4355   # Number of read requests issued
num_writes_done                =        18234   # Number of read requests issued
num_cycles                     =       100000   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            0   # Number of epochs
num_read_cmds                  =         4355   # Number of READ/READP commands
num_act_cmds                   =          748   # Number of ACT commands
num_write_row_hits             =        17491   # Number of write row buffer hits
num_pre_cmds                   =          724   # Number of PRE commands
num_write_cmds                 =        18168   # Number of WRITE/WRITEP commands
num_ondemand_pres              =          427   # Number of ondemend PRE commands
num_ref_cmds                   =           21   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =        10799   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        16338   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =        89201   # Cyles of rank active rank.0
rank_active_cycles.1           =        83662   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        21803   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          729   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           19   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            8   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            6   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            4   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            1   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           36   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            9   # Read request latency (cycles)
read_latency[40-59]            =           92   # Read request latency (cycles)
read_latency[60-79]            =          102   # Read request latency (cycles)
read_latency[80-99]            =           99   # Read request latency (cycles)
read_latency[100-119]          =          126   # Read request latency (cycles)
read_latency[120-139]          =          161   # Read request latency (cycles)
read_latency[140-159]          =          180   # Read request latency (cycles)
read_latency[160-179]          =          205   # Read request latency (cycles)
read_latency[180-199]          =          169   # Read request latency (cycles)
read_latency[200-]             =         3212   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =          114   # Write cmd latency (cycles)
write_latency[40-59]           =          503   # Write cmd latency (cycles)
write_latency[60-79]           =          673   # Write cmd latency (cycles)
write_latency[80-99]           =          721   # Write cmd latency (cycles)
write_latency[100-119]         =          774   # Write cmd latency (cycles)
write_latency[120-139]         =          759   # Write cmd latency (cycles)
write_latency[140-159]         =          907   # Write cmd latency (cycles)
write_latency[160-179]         =         1043   # Write cmd latency (cycles)
write_latency[180-199]         =          990   # Write cmd latency (cycles)
write_latency[200-]            =        11684   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  1.75271e+07   # Refresh energy
write_energy                   =  5.58121e+07   # Write energy
act_energy                     =  3.10929e+06   # Activation energy
read_energy                    =  1.53853e+07   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  3.68222e+07   # Active standby energy rank.0
act_stb_energy.1               =  3.45357e+07   # Active standby energy rank.1
pre_stb_energy.0               =  3.52479e+06   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.33272e+06   # Precharge standby energy rank.1
average_interarrival           =      4.42215   # Average request interarrival latency (cycles)
average_read_latency           =       754.23   # Average read request latency (cycles)
average_power                  =      1720.49   # Average power (mW)
average_bandwidth              =       17.418   # Average bandwidth
total_energy                   =  1.72049e+08   # Total energy (pJ)
