#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ea6ea1e760 .scope module, "ALU_Testbench" "ALU_Testbench" 2 2;
 .timescale 0 0;
v000001ea6ea84520_0 .var "aluOp", 3 0;
v000001ea6ea845c0_0 .net "carryFlag", 0 0, L_000001ea6eacec60;  1 drivers
v000001ea6ea840c0_0 .var "enable", 0 0;
v000001ea6ea847a0_0 .var "operandA", 31 0;
v000001ea6ea84700_0 .var "operandB", 31 0;
v000001ea6ea848e0_0 .net "result", 31 0, L_000001ea6eacd360;  1 drivers
v000001ea6ea84980_0 .var "shiftAmount", 0 0;
v000001ea6ea84b60_0 .net "zeroFlag", 0 0, L_000001ea6eacee40;  1 drivers
S_000001ea6ea28d40 .scope module, "UUT" "ALU" 2 14, 3 1 0, S_000001ea6ea1e760;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operandA";
    .port_info 1 /INPUT 32 "operandB";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /INPUT 1 "shiftAmount";
    .port_info 4 /INPUT 1 "enable";
    .port_info 5 /OUTPUT 32 "res";
    .port_info 6 /OUTPUT 1 "zeroFlag";
    .port_info 7 /OUTPUT 1 "carryFlag";
P_000001ea6ea28ed0 .param/l "ADD_OP" 0 3 13, C4<0000>;
P_000001ea6ea28f08 .param/l "AND_OP" 0 3 15, C4<0010>;
P_000001ea6ea28f40 .param/l "NOT_OP" 0 3 18, C4<0101>;
P_000001ea6ea28f78 .param/l "OR_OP" 0 3 16, C4<0011>;
P_000001ea6ea28fb0 .param/l "SLA_OP" 0 3 19, C4<0110>;
P_000001ea6ea28fe8 .param/l "SRA_OP" 0 3 20, C4<0111>;
P_000001ea6ea29020 .param/l "SRL_OP" 0 3 21, C4<1000>;
P_000001ea6ea29058 .param/l "SUB_OP" 0 3 14, C4<0001>;
P_000001ea6ea29090 .param/l "XOR_OP" 0 3 17, C4<0100>;
L_000001ea6ea2e3f0 .functor OR 1, L_000001ea6eaceda0, L_000001ea6eace440, C4<0>, C4<0>;
L_000001ea6ea2e620 .functor AND 1, L_000001ea6eacdcc0, L_000001ea6ea2e3f0, C4<1>, C4<1>;
L_000001ea6ea85088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea6ea18e50_0 .net/2u *"_ivl_0", 31 0, L_000001ea6ea85088;  1 drivers
L_000001ea6ea85160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001ea6ea290d0_0 .net/2u *"_ivl_10", 3 0, L_000001ea6ea85160;  1 drivers
v000001ea6ea1e8f0_0 .net *"_ivl_12", 0 0, L_000001ea6eacdcc0;  1 drivers
v000001ea6ea1e990_0 .net *"_ivl_14", 0 0, L_000001ea6eaceda0;  1 drivers
v000001ea6ea239b0_0 .net *"_ivl_16", 0 0, L_000001ea6eace440;  1 drivers
v000001ea6ea84480_0 .net *"_ivl_19", 0 0, L_000001ea6ea2e3f0;  1 drivers
v000001ea6ea84160_0 .net *"_ivl_2", 0 0, L_000001ea6eacd540;  1 drivers
v000001ea6ea84c00_0 .net *"_ivl_21", 0 0, L_000001ea6ea2e620;  1 drivers
L_000001ea6ea851a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ea6ea84200_0 .net/2u *"_ivl_22", 0 0, L_000001ea6ea851a8;  1 drivers
L_000001ea6ea851f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ea6ea84fc0_0 .net/2u *"_ivl_24", 0 0, L_000001ea6ea851f0;  1 drivers
o000001ea6ea33188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001ea6ea84d40_0 name=_ivl_28
L_000001ea6ea850d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ea6ea84ca0_0 .net/2u *"_ivl_4", 0 0, L_000001ea6ea850d0;  1 drivers
L_000001ea6ea85118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ea6ea84ac0_0 .net/2u *"_ivl_6", 0 0, L_000001ea6ea85118;  1 drivers
v000001ea6ea84840_0 .net "aluOp", 3 0, v000001ea6ea84520_0;  1 drivers
v000001ea6ea84a20_0 .net "carryFlag", 0 0, L_000001ea6eacec60;  alias, 1 drivers
v000001ea6ea84340_0 .net "enable", 0 0, v000001ea6ea840c0_0;  1 drivers
v000001ea6ea84660_0 .net "operandA", 31 0, v000001ea6ea847a0_0;  1 drivers
v000001ea6ea84de0_0 .net "operandB", 31 0, v000001ea6ea84700_0;  1 drivers
v000001ea6ea84e80_0 .net "res", 31 0, L_000001ea6eacd360;  alias, 1 drivers
v000001ea6ea842a0_0 .var "result", 31 0;
v000001ea6ea84f20_0 .net "shiftAmount", 0 0, v000001ea6ea84980_0;  1 drivers
v000001ea6ea843e0_0 .net "zeroFlag", 0 0, L_000001ea6eacee40;  alias, 1 drivers
E_000001ea6ea1cbb0 .event anyedge, v000001ea6ea84840_0, v000001ea6ea84660_0, v000001ea6ea84de0_0, v000001ea6ea84f20_0;
L_000001ea6eacd540 .cmp/eq 32, v000001ea6ea842a0_0, L_000001ea6ea85088;
L_000001ea6eacee40 .functor MUXZ 1, L_000001ea6ea85118, L_000001ea6ea850d0, L_000001ea6eacd540, C4<>;
L_000001ea6eacdcc0 .cmp/eq 4, v000001ea6ea84520_0, L_000001ea6ea85160;
L_000001ea6eaceda0 .cmp/gt 32, v000001ea6ea847a0_0, v000001ea6ea842a0_0;
L_000001ea6eace440 .cmp/gt 32, v000001ea6ea84700_0, v000001ea6ea842a0_0;
L_000001ea6eacec60 .functor MUXZ 1, L_000001ea6ea851f0, L_000001ea6ea851a8, L_000001ea6ea2e620, C4<>;
L_000001ea6eacd360 .functor MUXZ 32, o000001ea6ea33188, v000001ea6ea842a0_0, v000001ea6ea840c0_0, C4<>;
    .scope S_000001ea6ea28d40;
T_0 ;
    %wait E_000001ea6ea1cbb0;
    %load/vec4 v000001ea6ea84840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v000001ea6ea84660_0;
    %load/vec4 v000001ea6ea84de0_0;
    %add;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v000001ea6ea84660_0;
    %load/vec4 v000001ea6ea84de0_0;
    %sub;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v000001ea6ea84660_0;
    %load/vec4 v000001ea6ea84de0_0;
    %and;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v000001ea6ea84660_0;
    %load/vec4 v000001ea6ea84de0_0;
    %or;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v000001ea6ea84660_0;
    %load/vec4 v000001ea6ea84de0_0;
    %xor;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v000001ea6ea84660_0;
    %inv;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v000001ea6ea84660_0;
    %ix/getv 4, v000001ea6ea84f20_0;
    %shiftl 4;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v000001ea6ea84660_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001ea6ea84660_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v000001ea6ea84660_0;
    %ix/getv 4, v000001ea6ea84f20_0;
    %shiftr 4;
    %store/vec4 v000001ea6ea842a0_0, 0, 32;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ea6ea1e760;
T_1 ;
    %vpi_call 2 26 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001ea6ea1e760;
T_2 ;
    %vpi_call 2 32 "$monitor", "%d  -   Result = %d  %b", $time, v000001ea6ea848e0_0, v000001ea6ea848e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea840c0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea6ea840c0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4294967294, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ea6ea840c0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001ea6ea847a0_0, 0, 32;
    %pushi/vec4 70, 0, 32;
    %store/vec4 v000001ea6ea84700_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ea6ea84520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea6ea84980_0, 0, 1;
    %delay 100, 0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu_design.v";
