# Basys3 Multiâ€‘Mode Watch/Stopwatch + UART (+ Camera Pipeline Ready)

**Vivado Â· Verilog Â· Basys3 (Artixâ€‘7, xc7a35tâ€‘1cpg236â€‘1)**  
Digital **Watch/Stopwatch** with debounced inputs, 7â€‘segment display, and **UART remote control**.  
Optional **OV7670 â†’ FrameBuffer â†’ VGA** camera pipeline (SCCB, grayscale, GUI overlay) included as a separate block diagram.

---

## âœ¨ Features
- **Stopwatch**: Run/Stop toggle, Clear, **0.01â€¯s** resolution (msecÂ·sec / minÂ·hour ë·° ì „í™˜)
- **Watch**: Up/Down ì‹œê°„ ì¡°ì •, ë‹¨ìœ„ ì»¤ì„œ ì´ë™(ë²„íŠ¼Â·UART)
- **Display**: 4â€‘digit 7â€‘seg, ì•½ **1â€¯kHz** ìŠ¤ìº”, 0.5â€¯s ë„íŠ¸ ë¸”ë§í¬
- **Inputs**: ë²„íŠ¼ **ë””ë°”ìš´ìŠ¤ + ë¼ì´ì§•ì—£ì§€** ê²€ì¶œ
- **UART Control**: PC í„°ë¯¸ë„ì—ì„œ ëª¨ë“œ/ë‹¨ìœ„/ì—…Â·ë‹¤ìš´ ë“± ì œì–´ (ëª…ë ¹ í‘œëŠ” ì•„ë˜)
- **(ì˜µì…˜) Camera**: OV7670 ìº¡ì²˜ â†’ BRAM â†’ VGA 640Ã—480, **ê·¸ë ˆì´/GUI** MUX, **SCCB(IÂ²C)**

---

## ğŸ“¦ Repository
```
- baudrate.v
- btn_debounce.v
- demux.v
- fnd_controller.v
- led_mode.v
- mux_watch_swatch.v
- stopwatch.v
- stopwatch_cu.v
- stopwatch_dp.v
- sw_selector.v
- switch_controller.v
- top_uart_watch_stopwatch.v
- top_watch.v
- uart_controller.v
- uart_cu.v
- uart_rx.v
- uart_tx.v
- watch.v
- watch_cu.v
- watch_dp.v
docs/
 â””â”€ rtl_camera_vga.png
```
> ì„¼ì„œ(SR04/DHT11) RTLì€ ë³„ë„ ì¶”ê°€ ì˜ˆì •ì…ë‹ˆë‹¤.

---

## ğŸ§© Top Modules
- **top_uart_watch_stopwatch** â€” Watch/Stopwatch + UART í†µí•© íƒ‘  
  I/O: `clk, rst, sw[1:0], btnU/D/L/R, rx, tx, fnd_data[7:0], fnd_com[3:0], led[3:0], led_pos[2:0]`
- **top_watch** â€” Watch ì „ìš© íƒ‘  
  I/O: `clk, rst, btnL/R/U/D, time_unit, watch_mode, state_led[2:0], fnd_data[7:0], fnd_com[3:0], led[3:0], led_pos[2:0]`

### Internal Blocks (ì¼ë¶€)
- `stopwatch_cu.v` / `stopwatch_dp.v` â€” 3ìƒíƒœ FSM + 100â€¯Hz í‹±, **msecâ†’secâ†’minâ†’hour** ì—°ì‡„ ì¹´ìš´í„°
- `watch_cu.v` / `watch_dp.v` â€” ì—…/ë‹¤ìš´/ì»¤ì„œ ì´ë™ ì œì–´ + BCD íƒ€ì„ ì¹´ìš´í„°
- `fnd_controller.v` â€” 7â€‘seg ë©€í‹°í”Œë ‰ì‹±(â‰ˆ1â€¯kHz), BCD ë³€í™˜, ë„íŠ¸ ë¸”ë§í¬
- `btn_debounce.v` â€” ì‰¬í”„íŠ¸ í•„í„° + ë¼ì´ì§•ì—£ì§€ í„ìŠ¤
- `demux.v` â€” ëª¨ë“œë³„ ë²„íŠ¼ ë¼ìš°íŒ…(Stopwatch/Watch)
- `led_mode.v` â€” `sw[1:0]` ì‹œê°í™”
- `sw_selector.v`, `switch_controller.v` â€” ë¬¼ë¦¬ ìŠ¤ìœ„ì¹˜ì™€ **UART í† ê¸€** ë³‘í•©
- `uart_rx.v`, `uart_tx.v`, `baudrate.v`, `uart_controller.v`, `uart_cu.v` â€” UART ìŠ¤íƒ

---

## ğŸ•¹ Controls
| ì…ë ¥ | ì˜ë¯¸ | ë¹„ê³  |
|---|---|---|
| `sw[1]` | ëª¨ë“œ | 0=Stopwatch / 1=Watch |
| `sw[0]` | ë·° ë‹¨ìœ„ | 0=msecÂ·sec / 1=minÂ·hour |
| `btnR` | ì‹¤í–‰/ì •ì§€(Stopwatch) | |
| `btnL` | ì´ˆê¸°í™”(Stopwatch) | |
| `btnU` | ì—…(Watch) | |
| `btnD` | ë‹¤ìš´(Watch) | |

### UART
- ë³´ì˜¤ìœ¨: `baudrate.v`ì˜ íŒŒë¼ë¯¸í„°ì— ë”°ë¦„ (ì˜ˆ: 115200 8N1 ë“±)
- ë‹¨ì¼ ë¬¸ì ëª…ë ¹ ì˜ˆì‹œ(ê¶Œì¥):  
  `m`=ëª¨ë“œ í† ê¸€, `u`=ì—…, `d`=ë‹¤ìš´, `c`=ì»¤ì„œ ì´ë™, `v`=ë·° ë‹¨ìœ„ í† ê¸€ â€¦  
  > ì‹¤ì œ ë§¤í•‘ì€ `uart_controller.v`/`uart_cu.v` êµ¬í˜„ì— ë§ì¶° READMEì— í™•ì •í•˜ì„¸ìš”.

---

## ğŸ–¥ 7â€‘Segment Display
- 4â€‘digit ìŠ¤ìº” â‰ˆ **1â€¯kHz**  
- **Stopwatch**: msec(00â€“99)Â·sec(00â€“59) ë˜ëŠ” min(00â€“59)Â·hour(00â€“23) ë·°  
- **Watch**: ì„ íƒëœ ë‹¨ìœ„ ì»¤ì„œ ì´ë™ í›„ Up/Down ì¡°ì •  
- **Dot**: 0.5â€¯s ì£¼ê¸°ë¡œ ì ë©¸(ì´ˆ ê°€ë…ì„±)

---

## ğŸ“· (Optional) Camera Pipeline
![RTL Block Diagram](docs/rtl_camera_vga.png)

- OV7670 `PCLK/HREF/VSYNC/D[7:0]` ìº¡ì²˜ â†’ RGB565 â†’ **BRAM(dualâ€‘port)**  
- BRAM write: `ov7670_pclk` / read: ì‹œìŠ¤í…œ `clk` â†’ **VGA 640Ã—480**  
- `GrayScaleFilter` / `GUI` ì˜¤ë²„ë ˆì´ / **3Ã—1 MUX** (raw/gray/gui)  
- **SCCB(IÂ²C)**: ì¹´ë©”ë¼ ë ˆì§€ìŠ¤í„° ì´ˆê¸°í™”, `xclk` ì¶œë ¥  
- **CDC**: `VSYNC` 2â€‘FF ë™ê¸°í™”, frame_start/end ê²Œì´íŒ…

---

## ğŸ”§ Build (Vivado)
1. Board: **Basys3 (xc7a35tâ€‘1cpg236â€‘1)** í”„ë¡œì íŠ¸ ìƒì„±  
2. Sources ì¶”ê°€: ìœ„ Verilog íŒŒì¼ ì¶”ê°€(í•„ìš” ì‹œ `camera/` ë¸”ë¡ ë³„ë„)  
3. Constraints: Basys3 XDC ì¶”ê°€, `create_clock -period 10.0 [get_ports clk]`  
4. Top ì„ íƒ: `top_uart_watch_stopwatch` ë˜ëŠ” `top_watch`  
5. **Run Synthesis â†’ Implementation â†’ Generate Bitstream â†’ Program Device**

---

## ğŸ§ª Quick Test
- **Stopwatch**: `btnR` í† ê¸€, `btnL` ì´ˆê¸°í™”, ë„íŠ¸ 0.5â€¯s ì ë©¸ í™•ì¸  
- **Watch**: `sw[1]=1`ì—ì„œ Up/Down ì¡°ì •, ë‹¨ìœ„ ì»¤ì„œ ì´ë™ í™•ì¸  
- **UART**: í„°ë¯¸ë„ ì—°ê²° í›„ ëª…ë ¹ ì „ì†¡ â†’ ëª¨ë“œ/ë‹¨ìœ„/ì—…Â·ë‹¤ìš´ ë°˜ì‘ í™•ì¸  
- **Camera(ì˜µì…˜)**: SCCB ACK, `wAddr` ì§„í–‰, VGA ì‹±í¬ ì•ˆì •ì„±, raw/gray/gui ì „í™˜

---

## ğŸ“‹ TODO
- [ ] SR04, DHT11 ëª¨ë“ˆ í†µí•© ë° 7â€‘seg í‘œì‹œ í¬ë§· ì •ì˜(cm/â„ƒÂ·%RH)  
- [ ] UART ëª…ë ¹ í…Œì´ë¸” í™•ì • ë° README ë°˜ì˜  
- [ ] ìµœì¢… Basys3 **XDC í•€ë§µ** ê³µê°œ

---

## ğŸ“œ License
MIT (ë˜ëŠ” ì„ í˜¸í•˜ëŠ” ë¼ì´ì„ ìŠ¤ë¥¼ `LICENSE` íŒŒì¼ë¡œ ì¶”ê°€)
