<profile>

<section name = "Vitis HLS Report for 'edge_detect'" level="0">
<item name = "Date">Mon Jul 28 11:58:14 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">edge_detect</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4241, 4241, 21.205 us, 21.205 us, 4242, 4242, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_24_1_VITIS_LOOP_25_2">4239, 4239, 17, 1, 1, 4224, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 687, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 1698, 2532, 0</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 128, -</column>
<column name="Register">-, -, 955, 224, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 170, 296, 0</column>
<column name="in_r_m_axi_U">in_r_m_axi, 0, 0, 764, 1118, 0</column>
<column name="out_r_m_axi_U">out_r_m_axi, 0, 0, 764, 1118, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lineBuffer1_U">lineBuffer1_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 66, 8, 1, 528</column>
<column name="lineBuffer2_U">lineBuffer2_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 66, 8, 1, 528</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Gx_fu_625_p2">+, 0, 0, 17, 11, 11</column>
<column name="add_ln24_1_fu_328_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln24_fu_302_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln25_fu_507_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln32_1_fu_420_p2">+, 0, 0, 21, 14, 14</column>
<column name="add_ln32_2_fu_438_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln32_fu_410_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln51_fu_463_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln52_fu_597_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln54_1_fu_664_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln54_fu_654_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln67_1_fu_703_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln67_2_fu_501_p2">+, 0, 0, 20, 13, 13</column>
<column name="add_ln67_fu_491_p2">+, 0, 0, 15, 8, 8</column>
<column name="gradient_fu_798_p2">+, 0, 0, 19, 12, 12</column>
<column name="Gy_fu_686_p2">-, 0, 0, 17, 11, 11</column>
<column name="neg27_fu_777_p2">-, 0, 0, 18, 1, 11</column>
<column name="neg_fu_756_p2">-, 0, 0, 18, 1, 11</column>
<column name="sub_ln52_fu_607_p2">-, 0, 0, 17, 11, 11</column>
<column name="sub_ln53_1_fu_619_p2">-, 0, 0, 17, 11, 11</column>
<column name="sub_ln53_fu_613_p2">-, 0, 0, 17, 11, 11</column>
<column name="sub_ln55_1_fu_680_p2">-, 0, 0, 17, 11, 11</column>
<column name="sub_ln55_fu_674_p2">-, 0, 0, 18, 11, 11</column>
<column name="ap_block_state10_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_pp0_stage0_iter16">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_651">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_readreq_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op113_read_state10">and, 0, 0, 2, 1, 1</column>
<column name="abscond28_fu_782_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="abscond_fu_761_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="cmp50_not11_fu_340_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="cmp50_not_mid1_fu_334_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="empty_24_fu_392_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="empty_25_fu_398_p2">icmp, 0, 0, 10, 7, 1</column>
<column name="icmp_ln24_fu_296_p2">icmp, 0, 0, 12, 13, 13</column>
<column name="icmp_ln25_fu_314_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln51_fu_479_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln60_fu_808_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="empty_26_fu_404_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln51_fu_485_p2">or, 0, 0, 2, 1, 1</column>
<column name="abs29_fu_787_p3">select, 0, 0, 11, 1, 11</column>
<column name="abs_fu_766_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln24_1_fu_346_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln24_2_fu_354_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln24_fu_320_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln57_fu_819_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="gradient_1_fu_813_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter10">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter16">9, 2, 1, 2</column>
<column name="ap_phi_mux_newPixel_1_phi_fu_270_p4">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter1_newPixel_1_reg_266">9, 2, 8, 16</column>
<column name="col_fu_156">9, 2, 7, 14</column>
<column name="in_r_blk_n_AR">9, 2, 1, 2</column>
<column name="in_r_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_164">9, 2, 13, 26</column>
<column name="out_r_blk_n_AW">9, 2, 1, 2</column>
<column name="out_r_blk_n_B">9, 2, 1, 2</column>
<column name="out_r_blk_n_W">9, 2, 1, 2</column>
<column name="row_fu_160">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Gx_reg_950">11, 0, 11, 0</column>
<column name="Gy_reg_957">11, 0, 11, 0</column>
<column name="add_ln67_2_reg_928">13, 0, 13, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter4_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter5_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter6_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter7_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter8_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter9_newPixel_1_reg_266">8, 0, 8, 0</column>
<column name="col_fu_156">7, 0, 7, 0</column>
<column name="empty_19_fu_148">8, 0, 8, 0</column>
<column name="empty_20_fu_152">8, 0, 8, 0</column>
<column name="empty_21_fu_172">8, 0, 8, 0</column>
<column name="empty_22_fu_176">8, 0, 8, 0</column>
<column name="empty_26_reg_903">1, 0, 1, 0</column>
<column name="empty_fu_144">8, 0, 8, 0</column>
<column name="icmp_ln24_reg_899">1, 0, 1, 0</column>
<column name="in_r_addr_reg_907">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_164">13, 0, 13, 0</column>
<column name="inputImage_read_reg_894">64, 0, 64, 0</column>
<column name="lineBuffer1_addr_reg_913">7, 0, 7, 0</column>
<column name="lineBuffer1_load_reg_939">8, 0, 8, 0</column>
<column name="lineBuffer2_addr_reg_918">7, 0, 7, 0</column>
<column name="lineBuffer2_load_reg_933">8, 0, 8, 0</column>
<column name="newPixel_2_reg_945">8, 0, 8, 0</column>
<column name="newPixel_fu_168">8, 0, 8, 0</column>
<column name="or_ln51_reg_924">1, 0, 1, 0</column>
<column name="out_r_addr_reg_964">64, 0, 64, 0</column>
<column name="outputImage_read_reg_889">64, 0, 64, 0</column>
<column name="row_fu_160">7, 0, 7, 0</column>
<column name="select_ln57_reg_970">8, 0, 32, 24</column>
<column name="add_ln67_2_reg_928">64, 32, 13, 0</column>
<column name="empty_26_reg_903">64, 32, 1, 0</column>
<column name="icmp_ln24_reg_899">64, 32, 1, 0</column>
<column name="lineBuffer1_load_reg_939">64, 32, 8, 0</column>
<column name="lineBuffer2_addr_reg_918">64, 32, 7, 0</column>
<column name="lineBuffer2_load_reg_933">64, 32, 8, 0</column>
<column name="or_ln51_reg_924">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, edge_detect, return value</column>
<column name="m_axi_in_r_AWVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWADDR">out, 64, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLEN">out, 8, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WDATA">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WSTRB">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WLAST">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARADDR">out, 64, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLEN">out, 8, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RDATA">in, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RLAST">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RUSER">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BUSER">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_out_r_AWVALID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWREADY">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWADDR">out, 64, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWLEN">out, 8, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWSIZE">out, 3, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWBURST">out, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWLOCK">out, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWCACHE">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWPROT">out, 3, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWQOS">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWREGION">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_AWUSER">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WVALID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WREADY">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WDATA">out, 32, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WSTRB">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WLAST">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_WUSER">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARVALID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARREADY">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARADDR">out, 64, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARID">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARLEN">out, 8, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARSIZE">out, 3, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARBURST">out, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARLOCK">out, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARCACHE">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARPROT">out, 3, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARQOS">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARREGION">out, 4, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_ARUSER">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RVALID">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RREADY">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RDATA">in, 32, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RLAST">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RID">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RUSER">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_RRESP">in, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BVALID">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BREADY">out, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BRESP">in, 2, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BID">in, 1, m_axi, out_r, pointer</column>
<column name="m_axi_out_r_BUSER">in, 1, m_axi, out_r, pointer</column>
<column name="EDGE_THRESHOLD">in, 32, ap_none, EDGE_THRESHOLD, scalar</column>
</table>
</item>
</section>
</profile>
