// Seed: 4283539418
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input wor id_2,
    output uwire id_3,
    input supply1 id_4
);
  wire id_6;
  tri  id_7 = 1;
  assign id_3 = id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  wire id_9;
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    input wor id_7,
    output uwire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input supply1 id_11
);
  wire id_13;
endmodule
module module_3 (
    input tri id_0,
    output wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output uwire id_4,
    output wor id_5,
    output uwire id_6,
    input wire id_7,
    input uwire id_8
);
  assign id_6 = (id_3);
  tri1 id_10;
  logic [7:0] id_11;
  assign id_10 = 1 ? id_0 : id_11[1'b0];
  module_2 modCall_1 (
      id_0,
      id_6,
      id_0,
      id_8,
      id_8,
      id_1,
      id_10,
      id_7,
      id_2,
      id_10,
      id_10,
      id_7
  );
  assign modCall_1.type_16 = 0;
endmodule
