
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.50

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: spi_clk$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: spi_clk$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.04    0.01    0.07    0.07 v spi_clk$_SDFFE_PN0P_/QN (DFF_X1)
                                         _004_ (net)
                  0.01    0.00    0.07 v _345_/A2 (NAND4_X1)
     1    1.65    0.01    0.02    0.09 ^ _345_/ZN (NAND4_X1)
                                         _137_ (net)
                  0.01    0.00    0.09 ^ _348_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _348_/ZN (AOI21_X1)
                                         _026_ (net)
                  0.01    0.00    0.10 v spi_clk$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_clk$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5    9.84    0.03    0.10    0.10 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[0] (net)
                  0.03    0.00    0.10 ^ _385_/A (HA_X1)
     3    7.75    0.02    0.05    0.15 ^ _385_/CO (HA_X1)
                                         _198_ (net)
                  0.02    0.00    0.15 ^ _220_/A3 (NAND3_X1)
     3    8.23    0.03    0.04    0.20 v _220_/ZN (NAND3_X1)
                                         _204_ (net)
                  0.03    0.00    0.20 v _387_/B (HA_X1)
     1    1.55    0.02    0.06    0.26 v _387_/S (HA_X1)
                                         _206_ (net)
                  0.02    0.00    0.26 v _299_/A (INV_X1)
     3    4.35    0.01    0.02    0.28 ^ _299_/ZN (INV_X1)
                                         _100_ (net)
                  0.01    0.00    0.28 ^ _301_/A1 (AND4_X1)
     6    8.92    0.03    0.07    0.36 ^ _301_/ZN (AND4_X1)
                                         _102_ (net)
                  0.03    0.00    0.36 ^ _303_/A1 (OR2_X1)
     1    1.52    0.01    0.03    0.38 ^ _303_/ZN (OR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.38 ^ _309_/A1 (NAND4_X1)
     1    1.81    0.02    0.02    0.41 v _309_/ZN (NAND4_X1)
                                         _110_ (net)
                  0.02    0.00    0.41 v _310_/S (MUX2_X1)
     1    1.06    0.01    0.05    0.45 v _310_/Z (MUX2_X1)
                                         _017_ (net)
                  0.01    0.00    0.45 v rx_shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5    9.84    0.03    0.10    0.10 ^ bit_count[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_count[0] (net)
                  0.03    0.00    0.10 ^ _385_/A (HA_X1)
     3    7.75    0.02    0.05    0.15 ^ _385_/CO (HA_X1)
                                         _198_ (net)
                  0.02    0.00    0.15 ^ _220_/A3 (NAND3_X1)
     3    8.23    0.03    0.04    0.20 v _220_/ZN (NAND3_X1)
                                         _204_ (net)
                  0.03    0.00    0.20 v _387_/B (HA_X1)
     1    1.55    0.02    0.06    0.26 v _387_/S (HA_X1)
                                         _206_ (net)
                  0.02    0.00    0.26 v _299_/A (INV_X1)
     3    4.35    0.01    0.02    0.28 ^ _299_/ZN (INV_X1)
                                         _100_ (net)
                  0.01    0.00    0.28 ^ _301_/A1 (AND4_X1)
     6    8.92    0.03    0.07    0.36 ^ _301_/ZN (AND4_X1)
                                         _102_ (net)
                  0.03    0.00    0.36 ^ _303_/A1 (OR2_X1)
     1    1.52    0.01    0.03    0.38 ^ _303_/ZN (OR2_X1)
                                         _104_ (net)
                  0.01    0.00    0.38 ^ _309_/A1 (NAND4_X1)
     1    1.81    0.02    0.02    0.41 v _309_/ZN (NAND4_X1)
                                         _110_ (net)
                  0.02    0.00    0.41 v _310_/S (MUX2_X1)
     1    1.06    0.01    0.05    0.45 v _310_/Z (MUX2_X1)
                                         _017_ (net)
                  0.01    0.00    0.45 v rx_shift_reg[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.42e-04   6.48e-06   2.69e-06   2.51e-04  74.7%
Combinational          4.40e-05   3.68e-05   4.46e-06   8.52e-05  25.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.86e-04   4.33e-05   7.15e-06   3.36e-04 100.0%
                          85.0%      12.9%       2.1%
