// Seed: 2506316825
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  genvar id_3;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    output supply0 id_7
);
  localparam id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  logic [7:0] id_10;
  reg id_11;
  ;
  always @(posedge id_3) forever id_11 <= id_10[-1];
endmodule
