// Seed: 366215668
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_10 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  input wire _id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_13;
  assign id_13[-1] = id_3;
  uwire id_14 = 1;
  tri   id_15 = 1'b0;
  assign id_2 = id_1;
  module_0 modCall_1 (id_1);
  parameter id_16 = -1 == -1;
  assign id_14 = -1;
endmodule
