Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 12 19:21:19 2023
| Host         : Adelia-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file new_top_v3_timing_summary_routed.rpt -pb new_top_v3_timing_summary_routed.pb -rpx new_top_v3_timing_summary_routed.rpx -warn_on_violation
| Design       : new_top_v3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           35          
TIMING-16  Warning           Large setup violation                                 76          
TIMING-18  Warning           Missing input or output delay                         12          
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: VGA/clock_25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGA/clock_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.921     -354.536                     78                  873        0.084        0.000                      0                  873        4.500        0.000                       0                   328  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.921     -354.536                     78                  873        0.084        0.000                      0                  873        4.500        0.000                       0                   328  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           78  Failing Endpoints,  Worst Slack       -5.921ns,  Total Violation     -354.536ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.921ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.536ns  (logic 7.888ns (50.772%)  route 7.648ns (49.228%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.715    20.249    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X2Y51          LUT5 (Prop_lut5_I3_O)        0.302    20.551 r  parse1/data_r[6]_i_1/O
                         net (fo=2, routed)           0.487    21.039    parse1/data_r[6]
    SLICE_X5Y50          FDRE                                         r  parse1/data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  parse1/data_r_reg[6]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X5Y50          FDRE (Setup_fdre_C_D)       -0.061    15.117    parse1/data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -21.039    
  -------------------------------------------------------------------
                         slack                                 -5.921    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 7.888ns (51.263%)  route 7.499ns (48.737%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.501    20.035    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.302    20.337 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.553    20.890    parse1/data_out_r[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_g_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_g_reg[0]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205    14.973    parse1/data_out_g_reg[0]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 7.888ns (51.263%)  route 7.499ns (48.737%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.501    20.035    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.302    20.337 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.553    20.890    parse1/data_out_r[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_g_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_g_reg[2]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205    14.973    parse1/data_out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 7.888ns (51.263%)  route 7.499ns (48.737%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.501    20.035    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.302    20.337 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.553    20.890    parse1/data_out_r[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_g_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_g_reg[6]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205    14.973    parse1/data_out_g_reg[6]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 7.888ns (51.263%)  route 7.499ns (48.737%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.501    20.035    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.302    20.337 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.553    20.890    parse1/data_out_r[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[0]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205    14.973    parse1/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 7.888ns (51.263%)  route 7.499ns (48.737%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.501    20.035    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.302    20.337 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.553    20.890    parse1/data_out_r[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[2]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205    14.973    parse1/data_out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 7.888ns (51.263%)  route 7.499ns (48.737%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.501    20.035    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.302    20.337 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.553    20.890    parse1/data_out_r[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[3]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205    14.973    parse1/data_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.917ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.387ns  (logic 7.888ns (51.263%)  route 7.499ns (48.737%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.501    20.035    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.302    20.337 r  parse1/data_out_r[7]_i_1/O
                         net (fo=24, routed)          0.553    20.890    parse1/data_out_r[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[5]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205    14.973    parse1/data_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 -5.917    

Slack (VIOLATED) :        -5.893ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.521ns  (logic 7.888ns (50.820%)  route 7.633ns (49.180%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.532    20.066    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.302    20.368 r  parse1/data_g[2]_i_1/O
                         net (fo=2, routed)           0.656    21.024    parse1/data_g[2]
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_g_reg[2]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)       -0.047    15.131    parse1/data_out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -21.024    
  -------------------------------------------------------------------
                         slack                                 -5.893    

Slack (VIOLATED) :        -5.871ns  (required time - arrival time)
  Source:                 parse1/count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.454ns  (logic 7.888ns (51.043%)  route 7.566ns (48.957%))
  Logic Levels:           21  (CARRY4=12 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.900     5.503    parse1/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  parse1/count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 f  parse1/count_reg[2]_replica/Q
                         net (fo=2, routed)           0.293     6.252    parse1/count_reg[2]_repN
    SLICE_X3Y48          LUT1 (Prop_lut1_I0_O)        0.124     6.376 r  parse1/data_r[7]_i_42/O
                         net (fo=1, routed)           0.000     6.376    parse1/data_r[7]_i_42_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.926 r  parse1/data_r_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.926    parse1/data_r_reg[7]_i_24_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  parse1/data_out_r_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.001     7.040    parse1/data_out_r_reg[7]_i_27_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  parse1/data_out_r_reg[7]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.154    parse1/data_out_r_reg[7]_i_22_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 f  parse1/data_out_r_reg[7]_i_17/O[1]
                         net (fo=9, routed)           0.926     8.415    parse1/one_byte_ready4[14]
    SLICE_X11Y54         LUT1 (Prop_lut1_I0_O)        0.303     8.718 r  parse1/data_r[7]_i_303/O
                         net (fo=1, routed)           0.000     8.718    parse1/data_r[7]_i_303_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.268 r  parse1/data_r_reg[7]_i_214/CO[3]
                         net (fo=1, routed)           0.000     9.268    parse1/data_r_reg[7]_i_214_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.507 r  parse1/data_r_reg[7]_i_215/O[2]
                         net (fo=6, routed)           0.618    10.125    parse1/one_byte_ready5[19]
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.302    10.427 r  parse1/data_r[7]_i_216/O
                         net (fo=6, routed)           0.682    11.109    parse1/data_r[7]_i_216_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.233 r  parse1/data_r[7]_i_241/O
                         net (fo=5, routed)           0.808    12.041    parse1/data_r[7]_i_241_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.548 r  parse1/data_r_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    12.548    parse1/data_r_reg[7]_i_191_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.882 r  parse1/data_r_reg[7]_i_142/O[1]
                         net (fo=2, routed)           0.639    13.521    parse1/data_r_reg[7]_i_142_n_6
    SLICE_X7Y58          LUT2 (Prop_lut2_I0_O)        0.303    13.824 r  parse1/data_r[7]_i_146/O
                         net (fo=1, routed)           0.000    13.824    parse1/data_r[7]_i_146_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.371 r  parse1/data_r_reg[7]_i_82/O[2]
                         net (fo=4, routed)           0.800    15.171    parse1/data_r_reg[7]_i_82_n_5
    SLICE_X5Y60          LUT6 (Prop_lut6_I3_O)        0.302    15.473 r  parse1/data_r[7]_i_59_comp/O
                         net (fo=2, routed)           0.556    16.029    parse1/data_r[7]_i_59_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.124    16.153 r  parse1/data_r[7]_i_63/O
                         net (fo=1, routed)           0.000    16.153    parse1/data_r[7]_i_63_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.793 r  parse1/data_r_reg[7]_i_45/O[3]
                         net (fo=2, routed)           0.505    17.299    parse1/data_r_reg[7]_i_45_n_4
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    18.032 r  parse1/data_r_reg[7]_i_25/O[1]
                         net (fo=1, routed)           0.617    18.648    parse1/data_r_reg[7]_i_25_n_6
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.306    18.954 r  parse1/data_r[7]_i_12/O
                         net (fo=1, routed)           0.000    18.954    parse1/data_r[7]_i_12_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.534 r  parse1/data_r_reg[7]_i_4/O[2]
                         net (fo=18, routed)          0.686    20.220    parse1/data_r_reg[7]_i_4_n_5
    SLICE_X5Y50          LUT5 (Prop_lut5_I3_O)        0.302    20.522 r  parse1/data_r[5]_i_1/O
                         net (fo=2, routed)           0.434    20.956    parse1/data_r[5]
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.604    15.027    parse1/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  parse1/data_out_r_reg[5]/C
                         clock pessimism              0.187    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)       -0.093    15.085    parse1/data_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -20.956    
  -------------------------------------------------------------------
                         slack                                 -5.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.484    Block_Rom/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  Block_Rom/write_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Block_Rom/write_address_reg[5]/Q
                         net (fo=8, routed)           0.157     1.805    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.038    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.721    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.944%)  route 0.171ns (51.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.484    Block_Rom/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  Block_Rom/write_address_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Block_Rom/write_address_reg[10]/Q
                         net (fo=8, routed)           0.171     1.819    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.038    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.721    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 parse1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.310ns (53.787%)  route 0.266ns (46.213%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.605     1.524    parse1/clk_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  parse1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  parse1/count_reg[14]/Q
                         net (fo=7, routed)           0.266     1.955    parse1/count_reg[14]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.101 r  parse1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.101    parse1/count_reg[12]_i_1_n_4
    SLICE_X6Y49          FDRE                                         r  parse1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.947     2.112    parse1/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  parse1/count_reg[15]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.134     1.995    parse1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.293%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.484    Block_Rom/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  Block_Rom/write_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Block_Rom/write_address_reg[6]/Q
                         net (fo=8, routed)           0.218     1.843    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.038    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.721    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.198%)  route 0.219ns (60.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.484    Block_Rom/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  Block_Rom/write_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Block_Rom/write_address_reg[7]/Q
                         net (fo=8, routed)           0.219     1.844    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.038    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.721    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.484    Block_Rom/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  Block_Rom/write_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Block_Rom/write_address_reg[1]/Q
                         net (fo=8, routed)           0.211     1.859    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.038    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.721    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.665%)  route 0.212ns (56.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.484    Block_Rom/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  Block_Rom/write_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Block_Rom/write_address_reg[9]/Q
                         net (fo=8, routed)           0.212     1.860    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.038    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.721    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.617%)  route 0.212ns (56.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.484    Block_Rom/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  Block_Rom/write_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Block_Rom/write_address_reg[4]/Q
                         net (fo=8, routed)           0.212     1.860    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.038    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.721    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 recv/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            parse1/data_out_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.547%)  route 0.391ns (70.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.575     1.494    recv/clk_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  recv/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  recv/data_reg[4]/Q
                         net (fo=3, routed)           0.391     2.049    parse1/Q[4]
    SLICE_X5Y49          FDRE                                         r  parse1/data_out_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.947     2.112    parse1/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  parse1/data_out_b_reg[4]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.047     1.908    parse1/data_out_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Block_Rom/write_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.319%)  route 0.215ns (56.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.484    Block_Rom/clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  Block_Rom/write_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  Block_Rom/write_address_reg[8]/Q
                         net (fo=8, routed)           0.215     1.863    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.873     2.038    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.721    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75   Block_Rom/all_loaded_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75   Block_Rom/all_loaded_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y71   Block_Rom/gray_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y71   Block_Rom/gray_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   Block_Rom/gray_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   Block_Rom/gray_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   Block_Rom/gray_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   Block_Rom/gray_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y74   Block_Rom/gray_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y74   Block_Rom/gray_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75   Block_Rom/all_loaded_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75   Block_Rom/all_loaded_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y71   Block_Rom/gray_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y71   Block_Rom/gray_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   Block_Rom/gray_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   Block_Rom/gray_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   Block_Rom/gray_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y73   Block_Rom/gray_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y74   Block_Rom/gray_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y74   Block_Rom/gray_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.405ns  (logic 4.138ns (44.002%)  route 5.267ns (55.998%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_8/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA/red_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           5.267     5.686    lopt_7
    A6                   OBUF (Prop_obuf_I_O)         3.719     9.405 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.405    green[3]
    A6                                                                r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.311ns  (logic 4.056ns (43.566%)  route 5.254ns (56.434%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_5/C
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/red_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           5.254     5.772    lopt_4
    C6                   OBUF (Prop_obuf_I_O)         3.538     9.311 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.311    green[0]
    C6                                                                r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 4.145ns (44.771%)  route 5.114ns (55.229%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_2/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA/red_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           5.114     5.533    lopt_1
    C7                   OBUF (Prop_obuf_I_O)         3.726     9.259 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.259    blue[1]
    C7                                                                r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.231ns  (logic 4.003ns (43.363%)  route 5.228ns (56.637%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA/red_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.228     5.684    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547     9.231 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.231    blue[0]
    B7                                                                r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 4.064ns (44.085%)  route 5.155ns (55.915%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_7/C
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/red_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           5.155     5.673    lopt_6
    B6                   OBUF (Prop_obuf_I_O)         3.546     9.219 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.219    green[2]
    B6                                                                r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.174ns  (logic 4.063ns (44.285%)  route 5.111ns (55.715%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_6/C
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  VGA/red_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           5.111     5.629    lopt_5
    A5                   OBUF (Prop_obuf_I_O)         3.545     9.174 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.174    green[1]
    A5                                                                r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 4.148ns (45.363%)  route 4.996ns (54.637%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_9/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA/red_reg[3]_lopt_replica_9/Q
                         net (fo=1, routed)           4.996     5.415    lopt_8
    A3                   OBUF (Prop_obuf_I_O)         3.729     9.143 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.143    red[0]
    A3                                                                r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 4.008ns (43.831%)  route 5.136ns (56.169%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA/red_reg[3]/Q
                         net (fo=1, routed)           5.136     5.592    blue_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552     9.143 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.143    red[3]
    A4                                                                r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.009ns  (logic 4.004ns (44.448%)  route 5.005ns (55.552%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_10/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA/red_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           5.005     5.461    lopt_9
    B4                   OBUF (Prop_obuf_I_O)         3.548     9.009 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.009    red[1]
    B4                                                                r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/red_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.114ns (46.548%)  route 4.725ns (53.452%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  VGA/red_reg[3]_lopt_replica_3/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VGA/red_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           4.725     5.144    lopt_2
    D7                   OBUF (Prop_obuf_I_O)         3.695     8.839 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.839    blue[2]
    D7                                                                r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  VGA/vcount_reg[0]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/vcount_reg[0]/Q
                         net (fo=9, routed)           0.085     0.249    VGA/Hread[0]
    SLICE_X13Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  VGA/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.294    VGA/vcount[9]
    SLICE_X13Y65         FDRE                                         r  VGA/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  VGA/vcount_reg[9]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA/vcount_reg[9]/Q
                         net (fo=7, routed)           0.133     0.274    VGA/Hread[9]
    SLICE_X12Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.319 r  VGA/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    VGA/vcount[2]
    SLICE_X12Y65         FDRE                                         r  VGA/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE                         0.000     0.000 r  VGA/vcount_reg[9]/C
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VGA/vcount_reg[9]/Q
                         net (fo=7, routed)           0.137     0.278    VGA/Hread[9]
    SLICE_X12Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.323 r  VGA/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.323    VGA/vcount[3]
    SLICE_X12Y65         FDRE                                         r  VGA/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.485%)  route 0.155ns (45.515%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE                         0.000     0.000 r  VGA/vcount_reg[1]/C
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/vcount_reg[1]/Q
                         net (fo=10, routed)          0.155     0.296    VGA/Hread[1]
    SLICE_X11Y66         LUT2 (Prop_lut2_I1_O)        0.045     0.341 r  VGA/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    VGA/vcount[1]
    SLICE_X11Y66         FDRE                                         r  VGA/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.344%)  route 0.156ns (45.656%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE                         0.000     0.000 r  VGA/hcount_reg[5]/C
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/hcount_reg[5]/Q
                         net (fo=8, routed)           0.156     0.297    VGA/Wread[5]
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  VGA/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    VGA/hcount[5]
    SLICE_X7Y65          FDRE                                         r  VGA/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE                         0.000     0.000 r  VGA/vcount_reg[5]/C
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/vcount_reg[5]/Q
                         net (fo=9, routed)           0.168     0.309    VGA/Hread[5]
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  VGA/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.354    VGA/vcount[5]
    SLICE_X11Y66         FDRE                                         r  VGA/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.767%)  route 0.173ns (48.233%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE                         0.000     0.000 r  VGA/hcount_reg[5]/C
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/hcount_reg[5]/Q
                         net (fo=8, routed)           0.173     0.314    VGA/Wread[5]
    SLICE_X6Y65          LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  VGA/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.359    VGA/hcount[6]
    SLICE_X6Y65          FDRE                                         r  VGA/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.188ns (52.034%)  route 0.173ns (47.966%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE                         0.000     0.000 r  VGA/hcount_reg[5]/C
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/hcount_reg[5]/Q
                         net (fo=8, routed)           0.173     0.314    VGA/Wread[5]
    SLICE_X6Y65          LUT4 (Prop_lut4_I1_O)        0.047     0.361 r  VGA/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.361    VGA/hcount[7]
    SLICE_X6Y65          FDRE                                         r  VGA/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/hcount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE                         0.000     0.000 r  VGA/hcount_reg[8]/C
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/hcount_reg[8]/Q
                         net (fo=7, routed)           0.191     0.332    VGA/Wread[8]
    SLICE_X7Y65          LUT6 (Prop_lut6_I1_O)        0.045     0.377 r  VGA/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.377    VGA/hcount[8]
    SLICE_X7Y65          FDRE                                         r  VGA/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/vcount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.246ns (64.992%)  route 0.133ns (35.008%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE                         0.000     0.000 r  VGA/vcount_reg[7]/C
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VGA/vcount_reg[7]/Q
                         net (fo=7, routed)           0.133     0.281    VGA/Hread[7]
    SLICE_X14Y66         LUT6 (Prop_lut6_I4_O)        0.098     0.379 r  VGA/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.379    VGA/vcount[8]
    SLICE_X14Y66         FDRE                                         r  VGA/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans/tx_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.529ns  (logic 4.135ns (39.276%)  route 6.393ns (60.724%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.723     5.326    trans/clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  trans/tx_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  trans/tx_active_reg/Q
                         net (fo=3, routed)           0.321     6.102    trans/tx_active_OBUF
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.226 r  trans/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.073    12.299    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.854 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    15.854    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/W_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_Counter_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 4.382ns (49.833%)  route 4.412ns (50.167%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.713     5.316    sobel/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  sobel/W_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  sobel/W_counter_reg[10]/Q
                         net (fo=6, routed)           1.365     7.137    sobel/counter_W[10]
    SLICE_X9Y70          LUT2 (Prop_lut2_I1_O)        0.124     7.261 r  sobel/Sobel_Counter_flag_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.264     7.525    sobel/Sobel_Counter_flag_OBUF_inst_i_4_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I5_O)        0.124     7.649 r  sobel/Sobel_Counter_flag_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.729     8.377    sobel/Sobel_Counter_flag_OBUF_inst_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I5_O)        0.124     8.501 r  sobel/Sobel_Counter_flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.054    10.555    Sobel_Counter_flag_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.554    14.110 r  Sobel_Counter_flag_OBUF_inst/O
                         net (fo=0)                   0.000    14.110    Sobel_Counter_flag
    T15                                                               r  Sobel_Counter_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/H_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sobel_Counter_flag2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 4.252ns (49.355%)  route 4.363ns (50.645%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.636     5.239    sobel/clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  sobel/H_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  sobel/H_counter_reg[2]/Q
                         net (fo=6, routed)           1.293     6.987    sobel/out[2]
    SLICE_X12Y70         LUT4 (Prop_lut4_I0_O)        0.124     7.111 r  sobel/Sobel_Counter_flag2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.897     8.008    sobel/Sobel_Counter_flag2_OBUF_inst_i_2_n_0
    SLICE_X12Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  sobel/Sobel_Counter_flag2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.173    10.305    Sobel_Counter_flag2_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.548    13.853 r  Sobel_Counter_flag2_OBUF_inst/O
                         net (fo=0)                   0.000    13.853    Sobel_Counter_flag2
    V16                                                               r  Sobel_Counter_flag2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 2.200ns (28.952%)  route 5.399ns (71.048%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689     5.291    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.173 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.733     6.906    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_7[4]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.365     7.271 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.271    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16_n_0
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.369 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.300     7.669    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I0_O)      0.557     8.226 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          1.992    10.218    VGA/BRAM_PORTB_0_dout[2]
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.298    10.516 r  VGA/display/O
                         net (fo=12, routed)          2.374    12.890    VGA/display__0
    SLICE_X11Y93         FDRE                                         r  VGA/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 2.200ns (28.952%)  route 5.399ns (71.048%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689     5.291    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.173 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.733     6.906    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_7[4]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.365     7.271 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.271    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16_n_0
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.369 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.300     7.669    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I0_O)      0.557     8.226 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          1.992    10.218    VGA/BRAM_PORTB_0_dout[2]
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.298    10.516 r  VGA/display/O
                         net (fo=12, routed)          2.374    12.890    VGA/display__0
    SLICE_X11Y93         FDRE                                         r  VGA/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 2.200ns (29.664%)  route 5.216ns (70.336%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689     5.291    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.173 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.733     6.906    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_7[4]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.365     7.271 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.271    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16_n_0
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.369 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.300     7.669    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I0_O)      0.557     8.226 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          1.992    10.218    VGA/BRAM_PORTB_0_dout[2]
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.298    10.516 r  VGA/display/O
                         net (fo=12, routed)          2.192    12.708    VGA/display__0
    SLICE_X10Y93         FDRE                                         r  VGA/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sobelready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.011ns (54.586%)  route 3.337ns (45.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.712     5.315    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  sobel/ready_reg/Q
                         net (fo=74, routed)          3.337     9.108    sobelready_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.663 r  sobelready_OBUF_inst/O
                         net (fo=0)                   0.000    12.663    sobelready
    U17                                                               r  sobelready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 2.200ns (30.488%)  route 5.016ns (69.512%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689     5.291    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.173 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.733     6.906    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_7[4]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.365     7.271 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.271    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16_n_0
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.369 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.300     7.669    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I0_O)      0.557     8.226 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          1.992    10.218    VGA/BRAM_PORTB_0_dout[2]
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.298    10.516 r  VGA/display/O
                         net (fo=12, routed)          1.991    12.507    VGA/display__0
    SLICE_X10Y93         FDRE                                         r  VGA/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 parse1/dimension_received_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimension_light
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.031ns  (logic 3.976ns (56.559%)  route 3.054ns (43.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.720     5.323    parse1/clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  parse1/dimension_received_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  parse1/dimension_received_reg/Q
                         net (fo=1, routed)           3.054     8.833    dimension_light_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.353 r  dimension_light_OBUF_inst/O
                         net (fo=0)                   0.000    12.353    dimension_light
    H17                                                               r  dimension_light (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_10/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 2.200ns (31.309%)  route 4.827ns (68.691%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.689     5.291    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.173 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.733     6.906    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_16_7[4]
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I0_O)      0.365     7.271 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.271    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_16_n_0
    SLICE_X8Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.369 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.300     7.669    Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I0_O)      0.557     8.226 r  Block_Rom/BRAM/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=12, routed)          1.992    10.218    VGA/BRAM_PORTB_0_dout[2]
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.298    10.516 r  VGA/display/O
                         net (fo=12, routed)          1.802    12.318    VGA/display__0
    SLICE_X11Y93         FDRE                                         r  VGA/red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.001%)  route 0.240ns (62.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.240     1.895    VGA/sobelready_OBUF
    SLICE_X7Y67          FDRE                                         r  VGA/hsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/vsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.141ns (34.469%)  route 0.268ns (65.531%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.268     1.923    VGA/sobelready_OBUF
    SLICE_X6Y67          FDRE                                         r  VGA/vsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.141ns (18.691%)  route 0.613ns (81.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.613     2.269    VGA/sobelready_OBUF
    SLICE_X10Y65         FDRE                                         r  VGA/hcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.141ns (18.691%)  route 0.613ns (81.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.613     2.269    VGA/sobelready_OBUF
    SLICE_X10Y65         FDRE                                         r  VGA/hcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.141ns (17.073%)  route 0.685ns (82.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.685     2.340    VGA/sobelready_OBUF
    SLICE_X8Y65          FDRE                                         r  VGA/hcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.141ns (17.073%)  route 0.685ns (82.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.685     2.340    VGA/sobelready_OBUF
    SLICE_X8Y65          FDRE                                         r  VGA/hcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.141ns (17.073%)  route 0.685ns (82.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.685     2.340    VGA/sobelready_OBUF
    SLICE_X8Y65          FDRE                                         r  VGA/hcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/hcount_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.141ns (17.073%)  route 0.685ns (82.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.685     2.340    VGA/sobelready_OBUF
    SLICE_X8Y65          FDRE                                         r  VGA/hcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_4/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.141ns (15.902%)  route 0.746ns (84.098%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.746     2.401    VGA/sobelready_OBUF
    SLICE_X10Y93         FDRE                                         r  VGA/red_reg[3]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sobel/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA/red_reg[3]_lopt_replica_5/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.141ns (15.902%)  route 0.746ns (84.098%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.595     1.514    sobel/clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  sobel/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sobel/ready_reg/Q
                         net (fo=74, routed)          0.746     2.401    VGA/sobelready_OBUF
    SLICE_X10Y93         FDRE                                         r  VGA/red_reg[3]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           388 Endpoints
Min Delay           388 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.272ns  (logic 1.490ns (18.010%)  route 6.782ns (81.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  rx_IBUF_inst/O
                         net (fo=43, routed)          6.782     8.272    recv/rx_IBUF
    SLICE_X12Y53         FDRE                                         r  recv/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.524     4.947    recv/clk_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  recv/data_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            parse1/height_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.849ns (23.320%)  route 6.078ns (76.680%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=152, routed)         3.932     5.409    parse1/reset_light_OBUF
    SLICE_X0Y52          LUT4 (Prop_lut4_I1_O)        0.124     5.533 r  parse1/height[9]_i_10/O
                         net (fo=1, routed)           0.943     6.476    parse1/height[9]_i_10_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  parse1/height[9]_i_6/O
                         net (fo=1, routed)           0.716     7.316    parse1/height[9]_i_6_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.124     7.440 r  parse1/height[9]_i_1/O
                         net (fo=2, routed)           0.487     7.927    parse1/height[9]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  parse1/height_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.029    parse1/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  parse1/height_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            parse1/height_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.927ns  (logic 1.849ns (23.320%)  route 6.078ns (76.680%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=152, routed)         3.932     5.409    parse1/reset_light_OBUF
    SLICE_X0Y52          LUT4 (Prop_lut4_I1_O)        0.124     5.533 r  parse1/height[9]_i_10/O
                         net (fo=1, routed)           0.943     6.476    parse1/height[9]_i_10_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  parse1/height[9]_i_6/O
                         net (fo=1, routed)           0.716     7.316    parse1/height[9]_i_6_n_0
    SLICE_X5Y50          LUT5 (Prop_lut5_I4_O)        0.124     7.440 r  parse1/height[9]_i_1/O
                         net (fo=2, routed)           0.487     7.927    parse1/height[9]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  parse1/height_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.029    parse1/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  parse1/height_reg[9]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.863ns  (logic 1.614ns (20.523%)  route 6.249ns (79.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          5.273     6.763    recv/rx_IBUF
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.887 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.976     7.863    recv/clk_counter[31]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  recv/clk_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.521     4.944    recv/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  recv/clk_counter_reg[22]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.863ns  (logic 1.614ns (20.523%)  route 6.249ns (79.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          5.273     6.763    recv/rx_IBUF
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.887 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.976     7.863    recv/clk_counter[31]_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  recv/clk_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.521     4.944    recv/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  recv/clk_counter_reg[31]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.861ns  (logic 1.614ns (20.528%)  route 6.247ns (79.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          5.273     6.763    recv/rx_IBUF
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.887 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.974     7.861    recv/clk_counter[31]_i_1_n_0
    SLICE_X13Y62         FDRE                                         r  recv/clk_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.520     4.943    recv/clk_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  recv/clk_counter_reg[25]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.861ns  (logic 1.614ns (20.528%)  route 6.247ns (79.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          5.273     6.763    recv/rx_IBUF
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.887 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.974     7.861    recv/clk_counter[31]_i_1_n_0
    SLICE_X13Y62         FDRE                                         r  recv/clk_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.520     4.943    recv/clk_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  recv/clk_counter_reg[28]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.861ns  (logic 1.614ns (20.528%)  route 6.247ns (79.472%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          5.273     6.763    recv/rx_IBUF
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.887 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.974     7.861    recv/clk_counter[31]_i_1_n_0
    SLICE_X13Y62         FDRE                                         r  recv/clk_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.520     4.943    recv/clk_IBUF_BUFG
    SLICE_X13Y62         FDRE                                         r  recv/clk_counter_reg[29]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.851ns  (logic 1.614ns (20.555%)  route 6.237ns (79.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          5.273     6.763    recv/rx_IBUF
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.887 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.964     7.851    recv/clk_counter[31]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  recv/clk_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.521     4.944    recv/clk_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  recv/clk_counter_reg[21]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            recv/clk_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.851ns  (logic 1.614ns (20.555%)  route 6.237ns (79.445%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_IBUF_inst/O
                         net (fo=43, routed)          5.273     6.763    recv/rx_IBUF
    SLICE_X14Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.887 r  recv/clk_counter[31]_i_1/O
                         net (fo=32, routed)          0.964     7.851    recv/clk_counter[31]_i_1_n_0
    SLICE_X13Y61         FDRE                                         r  recv/clk_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.521     4.944    recv/clk_IBUF_BUFG
    SLICE_X13Y61         FDRE                                         r  recv/clk_counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.190ns (34.813%)  route 0.356ns (65.187%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE                         0.000     0.000 r  VGA/vcount_reg[1]/C
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/vcount_reg[1]/Q
                         net (fo=10, routed)          0.165     0.306    sobel/Hread[1]
    SLICE_X11Y66         LUT3 (Prop_lut3_I0_O)        0.049     0.355 r  sobel/read_address_reg_i_16/O
                         net (fo=1, routed)           0.190     0.546    Block_Rom/B[1]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.249ns (40.295%)  route 0.369ns (59.705%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE                         0.000     0.000 r  VGA/hcount_reg[1]/C
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VGA/hcount_reg[1]/Q
                         net (fo=6, routed)           0.176     0.324    sobel/Wread[1]
    SLICE_X10Y65         LUT3 (Prop_lut3_I0_O)        0.101     0.425 r  sobel/read_address_reg_i_32/O
                         net (fo=1, routed)           0.193     0.618    Block_Rom/read_address_reg_0[1]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.057%)  route 0.423ns (66.943%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE                         0.000     0.000 r  VGA/vcount_reg[8]/C
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/vcount_reg[8]/Q
                         net (fo=6, routed)           0.149     0.313    sobel/Hread[8]
    SLICE_X13Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.358 r  sobel/read_address_reg_i_9/O
                         net (fo=1, routed)           0.274     0.632    Block_Rom/B[8]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.393%)  route 0.436ns (67.607%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE                         0.000     0.000 r  VGA/hcount_reg[0]/C
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[0]/Q
                         net (fo=7, routed)           0.186     0.350    sobel/Wread[0]
    SLICE_X10Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.395 r  sobel/read_address_reg_i_33/O
                         net (fo=1, routed)           0.250     0.645    Block_Rom/read_address_reg_0[0]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.963%)  route 0.445ns (68.037%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE                         0.000     0.000 r  VGA/vcount_reg[2]/C
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/vcount_reg[2]/Q
                         net (fo=9, routed)           0.174     0.338    sobel/Hread[2]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  sobel/read_address_reg_i_15/O
                         net (fo=1, routed)           0.271     0.654    Block_Rom/B[2]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.209ns (28.976%)  route 0.512ns (71.024%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  VGA/hcount_reg[2]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[2]/Q
                         net (fo=5, routed)           0.266     0.430    sobel/Wread[2]
    SLICE_X8Y65          LUT3 (Prop_lut3_I0_O)        0.045     0.475 r  sobel/read_address_reg_i_31/O
                         net (fo=1, routed)           0.246     0.721    Block_Rom/read_address_reg_0[2]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.959%)  route 0.513ns (71.041%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE                         0.000     0.000 r  VGA/vcount_reg[6]/C
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/vcount_reg[6]/Q
                         net (fo=8, routed)           0.300     0.464    sobel/Hread[6]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.045     0.509 r  sobel/read_address_reg_i_11/O
                         net (fo=1, routed)           0.212     0.722    Block_Rom/B[6]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.250ns (34.215%)  route 0.481ns (65.785%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE                         0.000     0.000 r  VGA/vcount_reg[7]/C
    SLICE_X14Y66         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VGA/vcount_reg[7]/Q
                         net (fo=7, routed)           0.205     0.353    sobel/Hread[7]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.102     0.455 r  sobel/read_address_reg_i_10/O
                         net (fo=1, routed)           0.276     0.731    Block_Rom/B[7]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.185ns (25.299%)  route 0.546ns (74.701%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE                         0.000     0.000 r  VGA/vcount_reg[5]/C
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/vcount_reg[5]/Q
                         net (fo=9, routed)           0.329     0.470    sobel/Hread[5]
    SLICE_X13Y66         LUT3 (Prop_lut3_I0_O)        0.044     0.514 r  sobel/read_address_reg_i_12/O
                         net (fo=1, routed)           0.217     0.731    Block_Rom/B[5]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK

Slack:                    inf
  Source:                 VGA/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Block_Rom/read_address_reg/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.210ns (27.872%)  route 0.543ns (72.128%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE                         0.000     0.000 r  VGA/hcount_reg[9]/C
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VGA/hcount_reg[9]/Q
                         net (fo=7, routed)           0.290     0.454    sobel/Wread[9]
    SLICE_X10Y67         LUT3 (Prop_lut3_I0_O)        0.046     0.500 r  sobel/read_address_reg_i_24/O
                         net (fo=1, routed)           0.253     0.753    Block_Rom/read_address_reg_0[9]
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.926     2.091    Block_Rom/clk_IBUF_BUFG
    DSP48_X0Y27          DSP48E1                                      r  Block_Rom/read_address_reg/CLK





