-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s is
port (
    ap_ready : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal trunc_ln727_fu_92_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_76_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_fu_96_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_fu_110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_84_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_fu_116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1_fu_66_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_fu_122_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln415_fu_126_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_29_1_fu_140_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_132_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_fu_150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln787_fu_162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln403_fu_170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1547_fu_60_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln394_fu_178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln727_1_fu_226_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_9_fu_210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln727_1_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_1_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln412_1_fu_250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln717_2_fu_200_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln415_1_fu_256_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln415_1_fu_260_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_29_2_fu_274_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_12_fu_266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln777_1_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_1_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_236_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln787_1_fu_296_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln403_1_fu_304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1547_1_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln394_1_fu_312_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1547_fu_186_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1547_1_fu_320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    add_ln415_1_fu_260_p2 <= std_logic_vector(unsigned(trunc_ln717_2_fu_200_p4) + unsigned(zext_ln415_1_fu_256_p1));
    add_ln415_fu_126_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_66_p4) + unsigned(zext_ln415_fu_122_p1));
    and_ln412_1_fu_250_p2 <= (tmp_10_fu_218_p3 and or_ln412_1_fu_244_p2);
    and_ln412_fu_116_p2 <= (tmp_6_fu_84_p3 and or_ln412_fu_110_p2);
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln1547_fu_186_p3;
    ap_return_1 <= select_ln1547_1_fu_320_p3;
    icmp_ln1049_1_fu_284_p2 <= "1" when (p_Result_29_2_fu_274_p4 = ap_const_lv4_F) else "0";
    icmp_ln1049_fu_150_p2 <= "1" when (p_Result_29_1_fu_140_p4 = ap_const_lv4_F) else "0";
    icmp_ln1547_1_fu_194_p2 <= "1" when (signed(p_read2) > signed(ap_const_lv16_0)) else "0";
    icmp_ln1547_fu_60_p2 <= "1" when (signed(p_read1) > signed(ap_const_lv16_0)) else "0";
    icmp_ln727_1_fu_230_p2 <= "0" when (trunc_ln727_1_fu_226_p1 = ap_const_lv3_0) else "1";
    icmp_ln727_fu_96_p2 <= "0" when (trunc_ln727_fu_92_p1 = ap_const_lv3_0) else "1";
    icmp_ln777_1_fu_290_p2 <= "1" when (p_Result_29_2_fu_274_p4 = ap_const_lv4_0) else "0";
    icmp_ln777_fu_156_p2 <= "1" when (p_Result_29_1_fu_140_p4 = ap_const_lv4_0) else "0";
    or_ln412_1_fu_244_p2 <= (tmp_9_fu_210_p3 or icmp_ln727_1_fu_230_p2);
    or_ln412_fu_110_p2 <= (tmp_fu_76_p3 or icmp_ln727_fu_96_p2);
    p_Result_29_1_fu_140_p4 <= p_read1(15 downto 12);
    p_Result_29_2_fu_274_p4 <= p_read2(15 downto 12);
    select_ln1547_1_fu_320_p3 <= 
        select_ln394_1_fu_312_p3 when (icmp_ln1547_1_fu_194_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln1547_fu_186_p3 <= 
        select_ln394_fu_178_p3 when (icmp_ln1547_fu_60_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln394_1_fu_312_p3 <= 
        add_ln415_1_fu_260_p2 when (select_ln403_1_fu_304_p3(0) = '1') else 
        ap_const_lv8_FF;
    select_ln394_fu_178_p3 <= 
        add_ln415_fu_126_p2 when (select_ln403_fu_170_p3(0) = '1') else 
        ap_const_lv8_FF;
    select_ln403_1_fu_304_p3 <= 
        select_ln787_1_fu_296_p3 when (tmp_11_fu_236_p3(0) = '1') else 
        icmp_ln777_1_fu_290_p2;
    select_ln403_fu_170_p3 <= 
        select_ln787_fu_162_p3 when (tmp_7_fu_102_p3(0) = '1') else 
        icmp_ln777_fu_156_p2;
    select_ln787_1_fu_296_p3 <= 
        icmp_ln777_1_fu_290_p2 when (tmp_12_fu_266_p3(0) = '1') else 
        icmp_ln1049_1_fu_284_p2;
    select_ln787_fu_162_p3 <= 
        icmp_ln777_fu_156_p2 when (tmp_8_fu_132_p3(0) = '1') else 
        icmp_ln1049_fu_150_p2;
    tmp_10_fu_218_p3 <= p_read2(3 downto 3);
    tmp_11_fu_236_p3 <= p_read2(11 downto 11);
    tmp_12_fu_266_p3 <= add_ln415_1_fu_260_p2(7 downto 7);
    tmp_6_fu_84_p3 <= p_read1(3 downto 3);
    tmp_7_fu_102_p3 <= p_read1(11 downto 11);
    tmp_8_fu_132_p3 <= add_ln415_fu_126_p2(7 downto 7);
    tmp_9_fu_210_p3 <= p_read2(4 downto 4);
    tmp_fu_76_p3 <= p_read1(4 downto 4);
    trunc_ln1_fu_66_p4 <= p_read1(11 downto 4);
    trunc_ln717_2_fu_200_p4 <= p_read2(11 downto 4);
    trunc_ln727_1_fu_226_p1 <= p_read2(3 - 1 downto 0);
    trunc_ln727_fu_92_p1 <= p_read1(3 - 1 downto 0);
    zext_ln415_1_fu_256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_1_fu_250_p2),8));
    zext_ln415_fu_122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln412_fu_116_p2),8));
end behav;
