


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         
    3 00000000                 AREA             WB_INIT, CODE, READONLY
    4 00000000         
    5 00000000         ;--------------------------------------------
    6 00000000         ; Mode bits and interrupt flag (I&F) defines
    7 00000000         ;--------------------------------------------
    8 00000000 00000010 
                       USR_MODE
                               EQU              0x10
    9 00000000 00000011 
                       FIQ_MODE
                               EQU              0x11
   10 00000000 00000012 
                       IRQ_MODE
                               EQU              0x12
   11 00000000 00000013 
                       SVC_MODE
                               EQU              0x13
   12 00000000 00000017 
                       ABT_MODE
                               EQU              0x17
   13 00000000 0000001B 
                       UDF_MODE
                               EQU              0x1B
   14 00000000 0000001F 
                       SYS_MODE
                               EQU              0x1F
   15 00000000         
   16 00000000 00000080 
                       I_BIT   EQU              0x80
   17 00000000 00000040 
                       F_BIT   EQU              0x40
   18 00000000         
   19 00000000         ;----------------------------
   20 00000000         ; System / User Stack Memory
   21 00000000         ;----------------------------
   22 00000000 04000000 
                       RAM_Limit
                               EQU              0x4000000   ; For unexpanded ha
                                                            rdware board
   23 00000000         
   24 00000000 04000000 
                       UND_Stack
                               EQU              RAM_Limit
   25 00000000 03FFFF00 
                       Abort_Stack
                               EQU              RAM_Limit-256
   26 00000000 03FFFE00 
                       IRQ_Stack
                               EQU              RAM_Limit-512 ; followed by IRQ
                                                             stack
   27 00000000 03FFFD00 
                       FIQ_Stack
                               EQU              RAM_Limit-768 ; followed by IRQ
                                                             stack
   28 00000000 03FFFC00 
                       SVC_Stack
                               EQU              RAM_Limit-1024 ; SVC stack at t



ARM Macro Assembler    Page 2 


                                                            op of memory
   29 00000000 04000000 
                       USR_Stack
                               EQU              RAM_Limit
   30 00000000         
   31 00000000         
   32 00000000                 ENTRY
   33 00000000                 EXPORT           Reset_Go
   34 00000000         
   35 00000000         
   36 00000000                 EXPORT           Vector_Table
   37 00000000         Vector_Table
   38 00000000 EAFFFFFE        B                Reset_Go    ; Modified to be re
                                                            lative jumb for ext
                                                            ernal boot
   39 00000004 E59FF018        LDR              PC, Undefined_Addr
   40 00000008 E59FF018        LDR              PC, SWI_Addr
   41 0000000C E59FF018        LDR              PC, Prefetch_Addr
   42 00000010 E59FF018        LDR              PC, Abort_Addr
   43 00000014 00000000        DCD              0x0
   44 00000018 E59FF018        LDR              PC, IRQ_Addr
   45 0000001C E59FF018        LDR              PC, FIQ_Addr
   46 00000020         
   47 00000020         
   48 00000020 00000000 
                       Reset_Addr
                               DCD              Reset_Go
   49 00000024 00000000 
                       Undefined_Addr
                               DCD              Undefined_Handler
   50 00000028 00000000 
                       SWI_Addr
                               DCD              SWI_Handler1
   51 0000002C 00000000 
                       Prefetch_Addr
                               DCD              Prefetch_Handler
   52 00000030 00000000 
                       Abort_Addr
                               DCD              Abort_Handler
   53 00000034 00000000        DCD              0
   54 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
   55 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
   56 00000040         
   57 00000040         
   58 00000040         ; ************************
   59 00000040         ; Exception Handlers
   60 00000040         ; ************************
   61 00000040         
   62 00000040         ; The following dummy handlers do not do anything useful
                        in this example.
   63 00000040         ; They are set up here for completeness.
   64 00000040         
   65 00000040         Undefined_Handler
   66 00000040 EAFFFFFE        B                Undefined_Handler
   67 00000044         SWI_Handler1



ARM Macro Assembler    Page 3 


   68 00000044 EAFFFFFE        B                SWI_Handler1
   69 00000048         Prefetch_Handler
   70 00000048 EAFFFFFE        B                Prefetch_Handler
   71 0000004C         Abort_Handler
   72 0000004C EAFFFFFE        B                Abort_Handler
   73 00000050         IRQ_Handler
   74 00000050 EAFFFFFE        B                IRQ_Handler
   75 00000054         FIQ_Handler
   76 00000054 EAFFFFFE        B                FIQ_Handler
   77 00000058         
   78 00000058         
   79 00000058         Reset_Go
   80 00000058         
   81 00000058         ;--------------------------------
   82 00000058         ; Initial Stack Pointer register
   83 00000058         ;--------------------------------
   84 00000058         ;INIT_STACK 
   85 00000058 E321F0DB        MSR              CPSR_c, #UDF_MODE :OR: I_BIT :O
R: F_BIT
   86 0000005C E59FD034        LDR              SP, =UND_Stack
   87 00000060         
   88 00000060 E321F0D7        MSR              CPSR_c, #ABT_MODE :OR: I_BIT :O
R: F_BIT
   89 00000064 E59FD030        LDR              SP, =Abort_Stack
   90 00000068         
   91 00000068 E321F0D2        MSR              CPSR_c, #IRQ_MODE :OR: I_BIT :O
R: F_BIT
   92 0000006C E59FD02C        LDR              SP, =IRQ_Stack
   93 00000070         
   94 00000070 E321F0D1        MSR              CPSR_c, #FIQ_MODE :OR: I_BIT :O
R: F_BIT
   95 00000074 E59FD028        LDR              SP, =FIQ_Stack
   96 00000078         
   97 00000078 E321F0DF        MSR              CPSR_c, #SYS_MODE :OR: I_BIT :O
R: F_BIT
   98 0000007C E59FD014        LDR              SP, =USR_Stack
   99 00000080         
  100 00000080 E321F0D3        MSR              CPSR_c, #SVC_MODE :OR: I_BIT :O
R: F_BIT
  101 00000084 E59FD01C        LDR              SP, =SVC_Stack
  102 00000088         
  103 00000088         ;------------------------------------------------------
  104 00000088         ; Set the normal exception vector of CP15 control bit   
                        
  105 00000088         ;------------------------------------------------------ 
                          
  106 00000088 EE110F10        MRC              p15, 0, r0 , c1, c0 ; r0 := cp1
                                                            5 register 1
  107 0000008C E3C00A02        BIC              r0, r0, #0x2000 
                                                            ; Clear bit13 in r1
                                                            
  108 00000090 EE010F10        MCR              p15, 0, r0 , c1, c0 ; cp15 regi
                                                            ster 1 := r0
  109 00000094         
  110 00000094                 IF               :DEF:SYS_INIT
  186                          ENDIF
  187 00000094         
  188 00000094         
  189 00000094                 IMPORT           __main



ARM Macro Assembler    Page 4 


  190 00000094         ;-----------------------------
  191 00000094         ;    enter the C code
  192 00000094         ;----------------------------- 
  193 00000094 EAFFFFFE        B                __main
  194 00000098         
  195 00000098                 END
              04000000 
              03FFFF00 
              03FFFE00 
              03FFFD00 
              03FFFC00 
Command Line: --debug --xref --cpu=ARM926EJ-S --apcs=interwork --depend=.\hid_t
ransfer\wb_init.d -o.\hid_transfer\wb_init.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\A
RM\CMSIS\Include -IC:\Keil\ARM\Inc\Toshiba --list=.\hid_transfer\wb_init.lst ..
\wb_init.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Abort_Addr 00000030

Symbol: Abort_Addr
   Definitions
      At line 52 in file ..\wb_init.s
   Uses
      At line 42 in file ..\wb_init.s
Comment: Abort_Addr used once
Abort_Handler 0000004C

Symbol: Abort_Handler
   Definitions
      At line 71 in file ..\wb_init.s
   Uses
      At line 52 in file ..\wb_init.s
      At line 72 in file ..\wb_init.s

FIQ_Addr 0000003C

Symbol: FIQ_Addr
   Definitions
      At line 55 in file ..\wb_init.s
   Uses
      At line 45 in file ..\wb_init.s
Comment: FIQ_Addr used once
FIQ_Handler 00000054

Symbol: FIQ_Handler
   Definitions
      At line 75 in file ..\wb_init.s
   Uses
      At line 55 in file ..\wb_init.s
      At line 76 in file ..\wb_init.s

IRQ_Addr 00000038

Symbol: IRQ_Addr
   Definitions
      At line 54 in file ..\wb_init.s
   Uses
      At line 44 in file ..\wb_init.s
Comment: IRQ_Addr used once
IRQ_Handler 00000050

Symbol: IRQ_Handler
   Definitions
      At line 73 in file ..\wb_init.s
   Uses
      At line 54 in file ..\wb_init.s
      At line 74 in file ..\wb_init.s

Prefetch_Addr 0000002C

Symbol: Prefetch_Addr
   Definitions
      At line 51 in file ..\wb_init.s
   Uses
      At line 41 in file ..\wb_init.s
Comment: Prefetch_Addr used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Prefetch_Handler 00000048

Symbol: Prefetch_Handler
   Definitions
      At line 69 in file ..\wb_init.s
   Uses
      At line 51 in file ..\wb_init.s
      At line 70 in file ..\wb_init.s

Reset_Addr 00000020

Symbol: Reset_Addr
   Definitions
      At line 48 in file ..\wb_init.s
   Uses
      None
Comment: Reset_Addr unused
Reset_Go 00000058

Symbol: Reset_Go
   Definitions
      At line 79 in file ..\wb_init.s
   Uses
      At line 33 in file ..\wb_init.s
      At line 38 in file ..\wb_init.s
      At line 48 in file ..\wb_init.s

SWI_Addr 00000028

Symbol: SWI_Addr
   Definitions
      At line 50 in file ..\wb_init.s
   Uses
      At line 40 in file ..\wb_init.s
Comment: SWI_Addr used once
SWI_Handler1 00000044

Symbol: SWI_Handler1
   Definitions
      At line 67 in file ..\wb_init.s
   Uses
      At line 50 in file ..\wb_init.s
      At line 68 in file ..\wb_init.s

Undefined_Addr 00000024

Symbol: Undefined_Addr
   Definitions
      At line 49 in file ..\wb_init.s
   Uses
      At line 39 in file ..\wb_init.s
Comment: Undefined_Addr used once
Undefined_Handler 00000040

Symbol: Undefined_Handler
   Definitions
      At line 65 in file ..\wb_init.s
   Uses
      At line 49 in file ..\wb_init.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 66 in file ..\wb_init.s

Vector_Table 00000000

Symbol: Vector_Table
   Definitions
      At line 37 in file ..\wb_init.s
   Uses
      At line 36 in file ..\wb_init.s
Comment: Vector_Table used once
WB_INIT 00000000

Symbol: WB_INIT
   Definitions
      At line 3 in file ..\wb_init.s
   Uses
      None
Comment: WB_INIT unused
16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_MODE 00000017

Symbol: ABT_MODE
   Definitions
      At line 12 in file ..\wb_init.s
   Uses
      At line 88 in file ..\wb_init.s
Comment: ABT_MODE used once
Abort_Stack 03FFFF00

Symbol: Abort_Stack
   Definitions
      At line 25 in file ..\wb_init.s
   Uses
      At line 89 in file ..\wb_init.s
Comment: Abort_Stack used once
FIQ_MODE 00000011

Symbol: FIQ_MODE
   Definitions
      At line 9 in file ..\wb_init.s
   Uses
      At line 94 in file ..\wb_init.s
Comment: FIQ_MODE used once
FIQ_Stack 03FFFD00

Symbol: FIQ_Stack
   Definitions
      At line 27 in file ..\wb_init.s
   Uses
      At line 95 in file ..\wb_init.s
Comment: FIQ_Stack used once
F_BIT 00000040

Symbol: F_BIT
   Definitions
      At line 17 in file ..\wb_init.s
   Uses
      At line 85 in file ..\wb_init.s
      At line 88 in file ..\wb_init.s
      At line 91 in file ..\wb_init.s
      At line 94 in file ..\wb_init.s
      At line 97 in file ..\wb_init.s
      At line 100 in file ..\wb_init.s

IRQ_MODE 00000012

Symbol: IRQ_MODE
   Definitions
      At line 10 in file ..\wb_init.s
   Uses
      At line 91 in file ..\wb_init.s
Comment: IRQ_MODE used once
IRQ_Stack 03FFFE00

Symbol: IRQ_Stack
   Definitions
      At line 26 in file ..\wb_init.s
   Uses



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 92 in file ..\wb_init.s
Comment: IRQ_Stack used once
I_BIT 00000080

Symbol: I_BIT
   Definitions
      At line 16 in file ..\wb_init.s
   Uses
      At line 85 in file ..\wb_init.s
      At line 88 in file ..\wb_init.s
      At line 91 in file ..\wb_init.s
      At line 94 in file ..\wb_init.s
      At line 97 in file ..\wb_init.s
      At line 100 in file ..\wb_init.s

RAM_Limit 04000000

Symbol: RAM_Limit
   Definitions
      At line 22 in file ..\wb_init.s
   Uses
      At line 24 in file ..\wb_init.s
      At line 25 in file ..\wb_init.s
      At line 26 in file ..\wb_init.s
      At line 27 in file ..\wb_init.s
      At line 28 in file ..\wb_init.s
      At line 29 in file ..\wb_init.s

SVC_MODE 00000013

Symbol: SVC_MODE
   Definitions
      At line 11 in file ..\wb_init.s
   Uses
      At line 100 in file ..\wb_init.s
Comment: SVC_MODE used once
SVC_Stack 03FFFC00

Symbol: SVC_Stack
   Definitions
      At line 28 in file ..\wb_init.s
   Uses
      At line 101 in file ..\wb_init.s
Comment: SVC_Stack used once
SYS_MODE 0000001F

Symbol: SYS_MODE
   Definitions
      At line 14 in file ..\wb_init.s
   Uses
      At line 97 in file ..\wb_init.s
Comment: SYS_MODE used once
UDF_MODE 0000001B

Symbol: UDF_MODE
   Definitions
      At line 13 in file ..\wb_init.s
   Uses
      At line 85 in file ..\wb_init.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

Comment: UDF_MODE used once
UND_Stack 04000000

Symbol: UND_Stack
   Definitions
      At line 24 in file ..\wb_init.s
   Uses
      At line 86 in file ..\wb_init.s
Comment: UND_Stack used once
USR_MODE 00000010

Symbol: USR_MODE
   Definitions
      At line 8 in file ..\wb_init.s
   Uses
      None
Comment: USR_MODE unused
USR_Stack 04000000

Symbol: USR_Stack
   Definitions
      At line 29 in file ..\wb_init.s
   Uses
      At line 98 in file ..\wb_init.s
Comment: USR_Stack used once
16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

__main 00000000

Symbol: __main
   Definitions
      At line 189 in file ..\wb_init.s
   Uses
      At line 193 in file ..\wb_init.s
Comment: __main used once
1 symbol
367 symbols in table
