INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ece385user/Documents/ece385/lab4/lab3.srcs/sim_1/imports/sim_sources/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
