

================================================================
== Vivado HLS Report for 'operator_s'
================================================================
* Date:           Thu Feb 23 14:56:02 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.958 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       69|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        2|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      0|        2|       69|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sin_lut_samples_V_U  |operator_s_sin_lut_samples_V  |        1|  0|   0|    0|  1024|    7|     1|         7168|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                              |        1|  0|   0|    0|  1024|    7|     1|         7168|
    +---------------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln55_fu_101_p2           |     +    |      0|  0|  19|          12|          10|
    |ret_V_fu_49_p2               |     +    |      0|  0|  20|          13|          10|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_fu_73_p2           |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln55_fu_111_p2            |    or    |      0|  0|   2|           1|           1|
    |select_ln55_fu_117_p3        |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  69|          33|          39|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  operator()  | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |  operator()  | return value |
|ap_return  | out |    7| ap_ctrl_hs |  operator()  | return value |
|n_V        |  in |   12|   ap_none  |      n_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%n_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %n_V)" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 3 'read' 'n_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %n_V_read to i13" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 4 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.74ns)   --->   "%ret_V = add i13 %lhs_V, 512" [firmware/nnet_utils/nnet_types.h:54]   --->   Operation 5 'add' 'ret_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V, i32 12)" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %ret_V, i32 10, i32 12)" [firmware/nnet_utils/nnet_types.h:56]   --->   Operation 7 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.49ns)   --->   "%icmp_ln56 = icmp ne i3 %tmp_1, 0" [firmware/nnet_utils/nnet_types.h:56]   --->   Operation 8 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V, i32 12)" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 9 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i9.i1(i1 %tmp_3, i9 0, i1 %tmp_3)" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 10 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i11 %tmp_2 to i12" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 11 'sext' 'sext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%add_ln55 = add i12 %sext_ln55, 1023" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 12 'add' 'add_ln55' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%sext_ln55_1 = sext i12 %add_ln55 to i13" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 13 'sext' 'sext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%or_ln55 = or i1 %tmp, %icmp_ln56" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 14 'or' 'or_ln55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %or_ln55, i13 %sext_ln55_1, i13 %ret_V" [firmware/nnet_utils/nnet_types.h:55]   --->   Operation 15 'select' 'select_ln55' <Predicate = true> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i13 %select_ln55 to i64" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 16 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sin_lut_samples_V_addr = getelementptr [1024 x i7]* @sin_lut_samples_V, i64 0, i64 %zext_ln57" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 17 'getelementptr' 'sin_lut_samples_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.15ns)   --->   "%sin_lut_samples_V_load = load i7* %sin_lut_samples_V_addr, align 1" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 18 'load' 'sin_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 19 [1/2] (1.15ns)   --->   "%sin_lut_samples_V_load = load i7* %sin_lut_samples_V_addr, align 1" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 19 'load' 'sin_lut_samples_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 1024> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret i7 %sin_lut_samples_V_load" [firmware/nnet_utils/nnet_types.h:57]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sin_lut_samples_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_V_read               (read          ) [ 000]
lhs_V                  (sext          ) [ 000]
ret_V                  (add           ) [ 000]
tmp                    (bitselect     ) [ 000]
tmp_1                  (partselect    ) [ 000]
icmp_ln56              (icmp          ) [ 000]
tmp_3                  (bitselect     ) [ 000]
tmp_2                  (bitconcatenate) [ 000]
sext_ln55              (sext          ) [ 000]
add_ln55               (add           ) [ 000]
sext_ln55_1            (sext          ) [ 000]
or_ln55                (or            ) [ 000]
select_ln55            (select        ) [ 000]
zext_ln57              (zext          ) [ 000]
sin_lut_samples_V_addr (getelementptr ) [ 011]
sin_lut_samples_V_load (load          ) [ 000]
ret_ln57               (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sin_lut_samples_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut_samples_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="n_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="12" slack="0"/>
<pin id="28" dir="0" index="1" bw="12" slack="0"/>
<pin id="29" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="sin_lut_samples_V_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="7" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="13" slack="0"/>
<pin id="36" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_lut_samples_V_addr/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="10" slack="0"/>
<pin id="41" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="42" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_lut_samples_V_load/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="lhs_V_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="12" slack="0"/>
<pin id="47" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="ret_V_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="12" slack="0"/>
<pin id="51" dir="0" index="1" bw="11" slack="0"/>
<pin id="52" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="tmp_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="0"/>
<pin id="57" dir="0" index="1" bw="13" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tmp_1_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="13" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="0" index="3" bw="5" slack="0"/>
<pin id="68" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln56_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="3" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_3_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="13" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_2_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="0" index="3" bw="1" slack="0"/>
<pin id="92" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln55_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln55_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="11" slack="0"/>
<pin id="104" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln55_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="0"/>
<pin id="109" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="or_ln55_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="select_ln55_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="13" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln57_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="130" class="1005" name="sin_lut_samples_V_addr_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="1"/>
<pin id="132" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sin_lut_samples_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="24" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="32" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="48"><net_src comp="26" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="53"><net_src comp="45" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="49" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="49" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="63" pin=2"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="77"><net_src comp="63" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="49" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="79" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="79" pin="3"/><net_sink comp="87" pin=3"/></net>

<net id="100"><net_src comp="87" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="55" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="73" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="107" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="49" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="133"><net_src comp="32" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="39" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_V | {}
	Port: sin_lut_samples_V | {}
 - Input state : 
	Port: operator() : n_V | {1 }
	Port: operator() : sin_lut_samples_V | {1 2 }
  - Chain level:
	State 1
		ret_V : 1
		tmp : 2
		tmp_1 : 2
		icmp_ln56 : 3
		tmp_3 : 2
		tmp_2 : 3
		sext_ln55 : 4
		add_ln55 : 5
		sext_ln55_1 : 6
		or_ln55 : 4
		select_ln55 : 7
		zext_ln57 : 8
		sin_lut_samples_V_addr : 9
		sin_lut_samples_V_load : 10
	State 2
		ret_ln57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |     ret_V_fu_49     |    0    |    19   |
|          |   add_ln55_fu_101   |    0    |    18   |
|----------|---------------------|---------|---------|
|  select  |  select_ln55_fu_117 |    0    |    13   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln56_fu_73   |    0    |    9    |
|----------|---------------------|---------|---------|
|    or    |    or_ln55_fu_111   |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   | n_V_read_read_fu_26 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     lhs_V_fu_45     |    0    |    0    |
|   sext   |   sext_ln55_fu_97   |    0    |    0    |
|          |  sext_ln55_1_fu_107 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_55      |    0    |    0    |
|          |     tmp_3_fu_79     |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|     tmp_1_fu_63     |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_2_fu_87     |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln57_fu_125  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    61   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|sin_lut_samples_V_addr_reg_130|   10   |
+------------------------------+--------+
|             Total            |   10   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   61   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   10   |   70   |
+-----------+--------+--------+--------+
