

================================================================
== Vitis HLS Report for 'inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP'
================================================================
* Date:           Mon Mar 18 18:56:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.237 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      257|  20.000 ns|  2.570 us|    2|  257|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- NEURONS_STATE_RESET_LOOP  |        0|      255|         1|          1|          1|  0 ~ 255|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |neuron_index_3_fu_109_p2  |         +|   0|  0|  15|           8|           1|
    |sub_ln85_fu_98_p2         |         -|   0|  0|  14|           6|           6|
    |icmp_ln84_fu_88_p2        |      icmp|   0|  0|  15|           8|           8|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  44|          22|          15|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_neuron_index_2  |   9|          2|    8|         16|
    |neuron_index_1_fu_36             |   9|          2|    8|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  27|          6|   17|         34|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |neuron_index_1_fu_36  |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 10|   0|   10|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  inner_layer_Pipeline_NEURONS_STATE_RESET_LOOP|  return value|
|zext_ln84                |   in|    6|     ap_none|                                      zext_ln84|        scalar|
|NEURONS_INDEX_load_cast  |   in|    6|     ap_none|                        NEURONS_INDEX_load_cast|        scalar|
|neuron_index             |   in|    6|     ap_none|                                   neuron_index|        scalar|
|NEURONS_STATE_address0   |  out|    6|   ap_memory|                                  NEURONS_STATE|         array|
|NEURONS_STATE_ce0        |  out|    1|   ap_memory|                                  NEURONS_STATE|         array|
|NEURONS_STATE_we0        |  out|    1|   ap_memory|                                  NEURONS_STATE|         array|
|NEURONS_STATE_d0         |  out|    1|   ap_memory|                                  NEURONS_STATE|         array|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

