# system info ADC_debug on 2023.03.24.10:58:58
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1679677117
#
#
# Files generated for ADC_debug on 2023.03.24.10:58:58
files:
filepath,kind,attributes,module,is_top
simulation/ADC_debug.vhd,VHDL,,ADC_debug,true
simulation/adc_debug_rst_controller.vhd,VHDL,,ADC_debug,false
simulation/adc_debug_rst_controller_001.vhd,VHDL,,ADC_debug,false
simulation/submodules/ADC_debug_AvalonBridge.vhd,VHDL,,ADC_debug_AvalonBridge,false
simulation/submodules/ADC_debug_altpll_0.vho,VHDL,,ADC_debug_altpll_0,false
simulation/submodules/ADC_debug_modular_adc_0.vhd,VHDL,,ADC_debug_modular_adc_0,false
simulation/submodules/ADC_debug_mm_interconnect_0.v,VERILOG,,ADC_debug_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/ADC_debug_AvalonBridge_timing_adt.sv,SYSTEM_VERILOG,,ADC_debug_AvalonBridge_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/ADC_debug_AvalonBridge_b2p_adapter.sv,SYSTEM_VERILOG,,ADC_debug_AvalonBridge_b2p_adapter,false
simulation/submodules/ADC_debug_AvalonBridge_p2b_adapter.sv,SYSTEM_VERILOG,,ADC_debug_AvalonBridge_p2b_adapter,false
simulation/submodules/altera_modular_adc_control.v,VERILOG,,ADC_debug_modular_adc_0_control_internal,false
simulation/submodules/altera_modular_adc_control_avrg_fifo.v,VERILOG,,ADC_debug_modular_adc_0_control_internal,false
simulation/submodules/altera_modular_adc_control_fsm.v,VERILOG,,ADC_debug_modular_adc_0_control_internal,false
simulation/submodules/chsel_code_converter_sw_to_hw.v,VERILOG,,ADC_debug_modular_adc_0_control_internal,false
simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v,VERILOG,,ADC_debug_modular_adc_0_control_internal,false
simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v,VERILOG,,ADC_debug_modular_adc_0_control_internal,false
simulation/submodules/ADC_debug_modular_adc_0_adc_monitor_internal.v,VERILOG,,ADC_debug_modular_adc_0_adc_monitor_internal,false
simulation/submodules/altera_modular_adc_sequencer.v,VERILOG,,ADC_debug_modular_adc_0_sequencer_internal,false
simulation/submodules/altera_modular_adc_sequencer_csr.v,VERILOG,,ADC_debug_modular_adc_0_sequencer_internal,false
simulation/submodules/altera_modular_adc_sequencer_ctrl.v,VERILOG,,ADC_debug_modular_adc_0_sequencer_internal,false
simulation/submodules/altera_avalon_st_splitter.sv,SYSTEM_VERILOG,,altera_avalon_st_splitter,false
simulation/submodules/ADC_debug_modular_adc_0_avalon_st_adapter.vhd,VHDL,,ADC_debug_modular_adc_0_avalon_st_adapter,false
simulation/submodules/ADC_debug_modular_adc_0_avalon_st_adapter_001.vhd,VHDL,,ADC_debug_modular_adc_0_avalon_st_adapter_001,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/ADC_debug_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_router,false
simulation/submodules/ADC_debug_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_router_001,false
simulation/submodules/ADC_debug_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_cmd_demux,false
simulation/submodules/ADC_debug_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_cmd_mux,false
simulation/submodules/ADC_debug_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_rsp_demux,false
simulation/submodules/ADC_debug_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/ADC_debug_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,ADC_debug_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/altera_trace_adc_monitor_core.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_adc_monitor_internal_core,false
simulation/submodules/altera_trace_monitor_endpoint_wrapper.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_adc_monitor_internal_trace_endpoint,false
simulation/submodules/ADC_debug_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_avalon_st_adapter_data_format_adapter_0,false
simulation/submodules/ADC_debug_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/ADC_debug_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_avalon_st_adapter_timing_adapter_1,false
simulation/submodules/ADC_debug_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0,false
simulation/submodules/ADC_debug_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_avalon_st_adapter_001_timing_adapter_0,false
simulation/submodules/ADC_debug_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_avalon_st_adapter_001_timing_adapter_1,false
simulation/submodules/ADC_debug_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ADC_debug_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/altera_trace_adc_monitor_wa_inst.vhd,VHDL,,altera_trace_adc_monitor_wa_inst,false
simulation/submodules/altera_trace_adc_monitor_wa.sv,SYSTEM_VERILOG,,ADC_debug_modular_adc_0_adc_monitor_internal_core_altera_trace_adc_monitor_wa_inst_altera_trace_adc_monitor_wa_inst,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ADC_debug.AvalonBridge,ADC_debug_AvalonBridge
ADC_debug.AvalonBridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
ADC_debug.AvalonBridge.timing_adt,ADC_debug_AvalonBridge_timing_adt
ADC_debug.AvalonBridge.fifo,altera_avalon_sc_fifo
ADC_debug.AvalonBridge.b2p,altera_avalon_st_bytes_to_packets
ADC_debug.AvalonBridge.p2b,altera_avalon_st_packets_to_bytes
ADC_debug.AvalonBridge.transacto,altera_avalon_packets_to_master
ADC_debug.AvalonBridge.b2p_adapter,ADC_debug_AvalonBridge_b2p_adapter
ADC_debug.AvalonBridge.p2b_adapter,ADC_debug_AvalonBridge_p2b_adapter
ADC_debug.AvalonBridge.rst_controller,altera_reset_controller
ADC_debug.altpll_0,ADC_debug_altpll_0
ADC_debug.modular_adc_0,ADC_debug_modular_adc_0
ADC_debug.modular_adc_0.control_internal,ADC_debug_modular_adc_0_control_internal
ADC_debug.modular_adc_0.adc_monitor_internal,ADC_debug_modular_adc_0_adc_monitor_internal
ADC_debug.modular_adc_0.adc_monitor_internal.core,ADC_debug_modular_adc_0_adc_monitor_internal_core
ADC_debug.modular_adc_0.adc_monitor_internal.core.altera_trace_adc_monitor_wa_inst,altera_trace_adc_monitor_wa_inst
ADC_debug.modular_adc_0.adc_monitor_internal.core.altera_trace_adc_monitor_wa_inst.altera_trace_adc_monitor_wa_inst,ADC_debug_modular_adc_0_adc_monitor_internal_core_altera_trace_adc_monitor_wa_inst_altera_trace_adc_monitor_wa_inst
ADC_debug.modular_adc_0.adc_monitor_internal.trace_endpoint,ADC_debug_modular_adc_0_adc_monitor_internal_trace_endpoint
ADC_debug.modular_adc_0.adc_monitor_internal.rst_controller,altera_reset_controller
ADC_debug.modular_adc_0.sequencer_internal,ADC_debug_modular_adc_0_sequencer_internal
ADC_debug.modular_adc_0.st_splitter_internal,altera_avalon_st_splitter
ADC_debug.modular_adc_0.avalon_st_adapter,ADC_debug_modular_adc_0_avalon_st_adapter
ADC_debug.modular_adc_0.avalon_st_adapter.data_format_adapter_0,ADC_debug_modular_adc_0_avalon_st_adapter_data_format_adapter_0
ADC_debug.modular_adc_0.avalon_st_adapter.timing_adapter_0,ADC_debug_modular_adc_0_avalon_st_adapter_timing_adapter_0
ADC_debug.modular_adc_0.avalon_st_adapter.timing_adapter_1,ADC_debug_modular_adc_0_avalon_st_adapter_timing_adapter_1
ADC_debug.modular_adc_0.avalon_st_adapter_001,ADC_debug_modular_adc_0_avalon_st_adapter_001
ADC_debug.modular_adc_0.avalon_st_adapter_001.data_format_adapter_0,ADC_debug_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0
ADC_debug.modular_adc_0.avalon_st_adapter_001.timing_adapter_0,ADC_debug_modular_adc_0_avalon_st_adapter_001_timing_adapter_0
ADC_debug.modular_adc_0.avalon_st_adapter_001.timing_adapter_1,ADC_debug_modular_adc_0_avalon_st_adapter_001_timing_adapter_1
ADC_debug.mm_interconnect_0,ADC_debug_mm_interconnect_0
ADC_debug.mm_interconnect_0.AvalonBridge_master_translator,altera_merlin_master_translator
ADC_debug.mm_interconnect_0.modular_adc_0_sequencer_csr_translator,altera_merlin_slave_translator
ADC_debug.mm_interconnect_0.AvalonBridge_master_agent,altera_merlin_master_agent
ADC_debug.mm_interconnect_0.modular_adc_0_sequencer_csr_agent,altera_merlin_slave_agent
ADC_debug.mm_interconnect_0.modular_adc_0_sequencer_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ADC_debug.mm_interconnect_0.modular_adc_0_sequencer_csr_agent_rdata_fifo,altera_avalon_sc_fifo
ADC_debug.mm_interconnect_0.router,ADC_debug_mm_interconnect_0_router
ADC_debug.mm_interconnect_0.router_001,ADC_debug_mm_interconnect_0_router_001
ADC_debug.mm_interconnect_0.cmd_demux,ADC_debug_mm_interconnect_0_cmd_demux
ADC_debug.mm_interconnect_0.cmd_mux,ADC_debug_mm_interconnect_0_cmd_mux
ADC_debug.mm_interconnect_0.rsp_demux,ADC_debug_mm_interconnect_0_rsp_demux
ADC_debug.mm_interconnect_0.rsp_mux,ADC_debug_mm_interconnect_0_rsp_mux
ADC_debug.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
ADC_debug.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
ADC_debug.mm_interconnect_0.avalon_st_adapter,ADC_debug_mm_interconnect_0_avalon_st_adapter
ADC_debug.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ADC_debug_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ADC_debug.rst_controller,altera_reset_controller
ADC_debug.rst_controller_001,altera_reset_controller
ADC_debug.rst_controller_002,altera_reset_controller
ADC_debug.rst_controller,altera_reset_controller
ADC_debug.rst_controller_001,altera_reset_controller
