digraph "CFG for '_Z11conj_kernelPKfPfi' function" {
	label="CFG for '_Z11conj_kernelPKfPfi' function";

	Node0x4be6180 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = shl i32 %12, 1\l  %14 = ashr exact i32 %13, 1\l  %15 = icmp slt i32 %14, %2\l  br i1 %15, label %16, label %27\l|{<s0>T|<s1>F}}"];
	Node0x4be6180:s0 -> Node0x4be81a0;
	Node0x4be6180:s1 -> Node0x4be8230;
	Node0x4be81a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = sext i32 %13 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %0, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = getelementptr inbounds float, float addrspace(1)* %1, i64 %17\l  store float %19, float addrspace(1)* %20, align 4, !tbaa !7\l  %21 = add nuw nsw i32 %13, 1\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %0, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7\l  %25 = fneg contract float %24\l  %26 = getelementptr inbounds float, float addrspace(1)* %1, i64 %22\l  store float %25, float addrspace(1)* %26, align 4, !tbaa !7\l  br label %27\l}"];
	Node0x4be81a0 -> Node0x4be8230;
	Node0x4be8230 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  ret void\l}"];
}
