/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[10] ? in_data[80] : in_data[27];
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_1z);
  assign celloutsig_0_5z = celloutsig_0_4z[3] ^ celloutsig_0_2z[16];
  assign celloutsig_1_4z = in_data[153:141] / { 1'h1, in_data[106:96], celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_4z[8:2], celloutsig_1_1z } / { 1'h1, in_data[185:179] };
  assign celloutsig_0_2z = in_data[57:40] / { 1'h1, in_data[59:45], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_15z } >= { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_14z };
  assign celloutsig_1_14z = celloutsig_1_4z[10:3] > celloutsig_1_2z[12:5];
  assign celloutsig_1_17z = { in_data[144:143], celloutsig_1_15z, celloutsig_1_6z } > { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_1_1z = { in_data[135:134], celloutsig_1_0z } <= { in_data[178], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z[5:0], celloutsig_1_10z, celloutsig_1_7z } <= { in_data[116:111], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z } <= { celloutsig_1_4z[9:0], celloutsig_1_8z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z } % { 1'h1, in_data[144:143] };
  assign celloutsig_1_8z = { celloutsig_1_4z[12:1], celloutsig_1_0z } !== in_data[119:107];
  assign celloutsig_0_1z = { in_data[88:84], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } !== in_data[75:68];
  assign celloutsig_1_0z = | in_data[163:161];
  assign celloutsig_1_6z = | in_data[173:163];
  assign celloutsig_1_9z = | { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_18z = | { celloutsig_1_5z, celloutsig_1_3z, in_data[144:141] };
  assign celloutsig_1_2z = in_data[187:171] ~^ in_data[126:110];
  assign celloutsig_1_7z = ~((celloutsig_1_4z[12] & celloutsig_1_5z[3]) | celloutsig_1_4z[9]);
  assign celloutsig_1_15z = ~((celloutsig_1_12z & celloutsig_1_12z) | celloutsig_1_0z);
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_4z = { celloutsig_0_2z[7:6], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~((in_data[145] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_2z[15]));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
