--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TL.twx TL.ncd -o TL.twr TL.pcf -ucf
pong_contoller_nexys_II.ucf

Design file:              TL.ncd
Physical constraint file: TL.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK_50M_I = PERIOD TIMEGRP "CLK_50M_I" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50M_I = PERIOD TIMEGRP "CLK_50M_I" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_dcm/DCM_SP_INST/CLKIN
  Logical resource: Inst_dcm/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_dcm/DCM_SP_INST/CLKIN
  Logical resource: Inst_dcm/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: Inst_dcm/DCM_SP_INST/CLKIN
  Logical resource: Inst_dcm/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_dcm/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_dcm_CLK0_BUF = PERIOD TIMEGRP "Inst_dcm_CLK0_BUF" 
TS_CLK_50M_I HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X32Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.085 - 0.105)
  Source Clock:         clk_dcm_50M rising at 0.000ns
  Destination Clock:    clk_dcm_50M rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y72.YQ      Tcko                  0.652   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X32Y61.BY      net (fanout=1)        1.053   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X32Y61.CLK     Tdick                 0.382   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (1.034ns logic, 1.053ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X32Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm_50M rising at 0.000ns
  Destination Clock:    clk_dcm_50M rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.YQ      Tcko                  0.652   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X32Y73.BX      net (fanout=1)        0.455   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X32Y73.CLK     Tdick                 0.360   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (1.012ns logic, 0.455ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X32Y72.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm_50M rising at 0.000ns
  Destination Clock:    clk_dcm_50M rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.XQ      Tcko                  0.592   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X32Y72.BY      net (fanout=1)        0.474   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X32Y72.CLK     Tdick                 0.382   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.448ns (0.974ns logic, 0.474ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_dcm_CLK0_BUF = PERIOD TIMEGRP "Inst_dcm_CLK0_BUF" TS_CLK_50M_I HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X32Y72.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Destination:          Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm_50M rising at 20.000ns
  Destination Clock:    clk_dcm_50M rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 to Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.XQ      Tcko                  0.474   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    SLICE_X32Y72.BY      net (fanout=1)        0.379   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
    SLICE_X32Y72.CLK     Tckdi       (-Th)    -0.152   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.626ns logic, 0.379ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X32Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 (FF)
  Destination:          Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_dcm_50M rising at 20.000ns
  Destination Clock:    clk_dcm_50M rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0 to Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.YQ      Tcko                  0.522   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0
    SLICE_X32Y73.BX      net (fanout=1)        0.364   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<0>
    SLICE_X32Y73.CLK     Tckdi       (-Th)    -0.134   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<1>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.656ns logic, 0.364ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X32Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (FF)
  Destination:          Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.516ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.085 - 0.105)
  Source Clock:         clk_dcm_50M rising at 20.000ns
  Destination Clock:    clk_dcm_50M rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 to Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y72.YQ      Tcko                  0.522   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2
    SLICE_X32Y61.BY      net (fanout=1)        0.842   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay<2>
    SLICE_X32Y61.CLK     Tckdi       (-Th)    -0.152   Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti
                                                       Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti
    -------------------------------------------------  ---------------------------
    Total                                      1.516ns (0.674ns logic, 0.842ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_dcm_CLK0_BUF = PERIOD TIMEGRP "Inst_dcm_CLK0_BUF" TS_CLK_50M_I HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dcm_50M
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dcm_50M
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Logical resource: Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clk_dcm_50M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_dcm_CLKFX_BUF = PERIOD TIMEGRP "Inst_dcm_CLKFX_BUF" 
TS_CLK_50M_I / 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 297 paths analyzed, 188 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.944ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E (SLICE_X36Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E (FF)
  Destination:          Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.934ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.042 - 0.052)
  Source Clock:         ADC_3_CLK_O_OBUF rising at 0.000ns
  Destination Clock:    ADC_3_CLK_O_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E to Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y44.XB      Tregxb                3.583   Inst_Filter_3x3/Mshreg_h_sync_next_43
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E.CE
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E
    SLICE_X36Y33.BY      net (fanout=1)        1.909   Inst_Filter_3x3/Mshreg_h_sync_next_43
    SLICE_X36Y33.CLK     Tds                   0.442   Inst_Filter_3x3/Mshreg_h_sync_next_45
                                                       Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (4.025ns logic, 1.909ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/Mshreg_v_sync_next_4/SRLC16E (SLICE_X46Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E (FF)
  Destination:          Inst_Filter_3x3/Mshreg_v_sync_next_4/SRLC16E (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.020 - 0.031)
  Source Clock:         ADC_3_CLK_O_OBUF rising at 0.000ns
  Destination Clock:    ADC_3_CLK_O_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E to Inst_Filter_3x3/Mshreg_v_sync_next_4/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y28.XB      Tregxb                3.583   Inst_Filter_3x3/Mshreg_v_sync_next_3
                                                       Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E.CE
                                                       Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E
    SLICE_X46Y35.BY      net (fanout=1)        1.552   Inst_Filter_3x3/Mshreg_v_sync_next_3
    SLICE_X46Y35.CLK     Tds                   0.442   Inst_Filter_3x3/Mshreg_v_sync_next_5
                                                       Inst_Filter_3x3/Mshreg_v_sync_next_4/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (4.025ns logic, 1.552ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/Mshreg_v_sync_next_44/SRLC16E (SLICE_X42Y33.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     34.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Filter_3x3/Mshreg_v_sync_next_43/SRLC16E (FF)
  Destination:          Inst_Filter_3x3/Mshreg_v_sync_next_44/SRLC16E (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_3_CLK_O_OBUF rising at 0.000ns
  Destination Clock:    ADC_3_CLK_O_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_Filter_3x3/Mshreg_v_sync_next_43/SRLC16E to Inst_Filter_3x3/Mshreg_v_sync_next_44/SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.XB      Tregxb                3.583   Inst_Filter_3x3/Mshreg_v_sync_next_43
                                                       Inst_Filter_3x3/Mshreg_v_sync_next_43/SRLC16E.CE
                                                       Inst_Filter_3x3/Mshreg_v_sync_next_43/SRLC16E
    SLICE_X42Y33.BY      net (fanout=1)        1.263   Inst_Filter_3x3/Mshreg_v_sync_next_43
    SLICE_X42Y33.CLK     Tds                   0.442   Inst_Filter_3x3/Mshreg_v_sync_next_45
                                                       Inst_Filter_3x3/Mshreg_v_sync_next_44/SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (4.025ns logic, 1.263ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_dcm_CLKFX_BUF = PERIOD TIMEGRP "Inst_dcm_CLKFX_BUF" TS_CLK_50M_I / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_pixel_pointer/h_sync_0 (SLICE_X38Y21.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Filter_3x3/h_sync_next (FF)
  Destination:          Inst_pixel_pointer/h_sync_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.043ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.039 - 0.041)
  Source Clock:         ADC_3_CLK_O_OBUF rising at 40.000ns
  Destination Clock:    ADC_3_CLK_O_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Filter_3x3/h_sync_next to Inst_pixel_pointer/h_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y20.XQ      Tcko                  0.474   Inst_Filter_3x3/h_sync_next
                                                       Inst_Filter_3x3/h_sync_next
    SLICE_X38Y21.BY      net (fanout=2)        0.417   Inst_Filter_3x3/h_sync_next
    SLICE_X38Y21.CLK     Tckdi       (-Th)    -0.152   Inst_pixel_pointer/h_sync<1>
                                                       Inst_pixel_pointer/h_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.043ns (0.626ns logic, 0.417ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Filter_3x3/front_2 (SLICE_X42Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Filter_3x3/front_1 (FF)
  Destination:          Inst_Filter_3x3/front_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_3_CLK_O_OBUF rising at 40.000ns
  Destination Clock:    ADC_3_CLK_O_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_Filter_3x3/front_1 to Inst_Filter_3x3/front_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y78.YQ      Tcko                  0.522   Inst_Filter_3x3/front<2>
                                                       Inst_Filter_3x3/front_1
    SLICE_X42Y78.BX      net (fanout=4)        0.392   Inst_Filter_3x3/front<1>
    SLICE_X42Y78.CLK     Tckdi       (-Th)    -0.134   Inst_Filter_3x3/front<2>
                                                       Inst_Filter_3x3/front_2
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.656ns logic, 0.392ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_pixel_pointer/v_sync_1 (SLICE_X40Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_pixel_pointer/v_sync_0 (FF)
  Destination:          Inst_pixel_pointer/v_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_3_CLK_O_OBUF rising at 40.000ns
  Destination Clock:    ADC_3_CLK_O_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_pixel_pointer/v_sync_0 to Inst_pixel_pointer/v_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y20.YQ      Tcko                  0.522   Inst_pixel_pointer/v_sync<1>
                                                       Inst_pixel_pointer/v_sync_0
    SLICE_X40Y20.BX      net (fanout=2)        0.392   Inst_pixel_pointer/v_sync<0>
    SLICE_X40Y20.CLK     Tckdi       (-Th)    -0.134   Inst_pixel_pointer/v_sync<1>
                                                       Inst_pixel_pointer/v_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.656ns logic, 0.392ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_dcm_CLKFX_BUF = PERIOD TIMEGRP "Inst_dcm_CLKFX_BUF" TS_CLK_50M_I / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.986ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: Inst_Filter_3x3/Mshreg_v_sync_next_3/CLK
  Logical resource: Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E/WS
  Location pin: SLICE_X40Y28.CLK
  Clock network: ADC_3_CLK_O_OBUF
--------------------------------------------------------------------------------
Slack: 37.986ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.007ns (Twph)
  Physical resource: Inst_Filter_3x3/Mshreg_v_sync_next_3/CLK
  Logical resource: Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E/WS
  Location pin: SLICE_X40Y28.CLK
  Clock network: ADC_3_CLK_O_OBUF
--------------------------------------------------------------------------------
Slack: 37.986ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.014ns (496.524MHz) (Tcp)
  Physical resource: Inst_Filter_3x3/Mshreg_v_sync_next_3/CLK
  Logical resource: Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E/WS
  Location pin: SLICE_X40Y28.CLK
  Clock network: ADC_3_CLK_O_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 
= PERIOD TIMEGRP         
"Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"         
TS_Inst_dcm_CLK0_BUF HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145880 paths analyzed, 6404 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.674ns.
--------------------------------------------------------------------------------

Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF (SLICE_X19Y25.G4), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.632ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.078 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.XQ      Tcko                  0.591   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X12Y55.G2      net (fanout=65)       3.094   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X12Y55.Y       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<10>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0.F1        net (fanout=68)       6.518   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr<0>
    SLICE_X8Y0.X         Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_Low
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F
    SLICE_X9Y2.F2        net (fanout=1)        0.391   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_Low
    SLICE_X9Y2.X         Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<15>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.Reg1_Mux
    SLICE_X19Y25.G4      net (fanout=1)        1.658   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<15>
    SLICE_X19Y25.CLK     Tgck                  1.158   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<15>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.632ns (3.971ns logic, 11.661ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.078 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.XQ      Tcko                  0.591   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X12Y55.G2      net (fanout=65)       3.094   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X12Y55.Y       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<10>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y1.F1        net (fanout=68)       6.518   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr<0>
    SLICE_X8Y1.X         Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_High
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    SLICE_X9Y2.F4        net (fanout=1)        0.313   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_High
    SLICE_X9Y2.X         Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<15>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.Reg1_Mux
    SLICE_X19Y25.G4      net (fanout=1)        1.658   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<15>
    SLICE_X19Y25.CLK     Tgck                  1.158   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<15>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.554ns (3.971ns logic, 11.583ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.386ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.078 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.YQ      Tcko                  0.587   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X12Y55.G1      net (fanout=65)       2.852   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X12Y55.Y       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<10>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X8Y0.F1        net (fanout=68)       6.518   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr<0>
    SLICE_X8Y0.X         Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_Low
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F
    SLICE_X9Y2.F2        net (fanout=1)        0.391   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_Low
    SLICE_X9Y2.X         Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<15>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.Reg1_Mux
    SLICE_X19Y25.G4      net (fanout=1)        1.658   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<15>
    SLICE_X19Y25.CLK     Tgck                  1.158   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<15>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.386ns (3.967ns logic, 11.419ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (SLICE_X24Y34.G3), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.462ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.102 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.YQ      Tcko                  0.587   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X12Y32.G1      net (fanout=65)       4.402   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X12Y32.Y       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<2>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y51.F2      net (fanout=68)       2.986   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<3>
    SLICE_X23Y51.X       Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT2
    SLICE_X22Y51.F4      net (fanout=1)        0.023   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2
    SLICE_X22Y51.X       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X24Y34.G3      net (fanout=32)       3.957   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X24Y34.CLK     Tgck                  1.285   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<7>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.462ns (4.094ns logic, 11.368ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.102 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.YQ      Tcko                  0.587   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X12Y32.F1      net (fanout=65)       4.397   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X12Y32.X       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<2>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y51.F4      net (fanout=68)       2.943   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<2>
    SLICE_X23Y51.X       Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT2
    SLICE_X22Y51.F4      net (fanout=1)        0.023   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2
    SLICE_X22Y51.X       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X24Y34.G3      net (fanout=32)       3.957   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X24Y34.CLK     Tgck                  1.285   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<7>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.414ns (4.094ns logic, 11.320ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.102 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.XQ      Tcko                  0.591   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X12Y32.G2      net (fanout=65)       4.338   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X12Y32.Y       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<2>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y51.F2      net (fanout=68)       2.986   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value<3>
    SLICE_X23Y51.X       Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT2
    SLICE_X22Y51.F4      net (fanout=1)        0.023   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2
    SLICE_X22Y51.X       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4
    SLICE_X24Y34.G3      net (fanout=32)       3.957   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2
    SLICE_X24Y34.CLK     Tgck                  1.285   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i<7>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.402ns (4.098ns logic, 11.304ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF (SLICE_X15Y27.G4), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.084 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.XQ      Tcko                  0.591   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X12Y55.G2      net (fanout=65)       3.094   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X12Y55.Y       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<10>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y2.F1       net (fanout=68)       6.925   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr<0>
    SLICE_X14Y2.X        Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_High
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    SLICE_X13Y3.G2       net (fanout=1)        0.399   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_High
    SLICE_X13Y3.Y        Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<13>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.Reg1_Mux
    SLICE_X15Y27.G4      net (fanout=1)        1.036   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<12>
    SLICE_X15Y27.CLK     Tgck                  1.158   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<12>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.425ns (3.971ns logic, 11.454ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.179ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.084 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.YQ      Tcko                  0.587   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I
    SLICE_X12Y55.G1      net (fanout=65)       2.852   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<3>
    SLICE_X12Y55.Y       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<10>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y2.F1       net (fanout=68)       6.925   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr<0>
    SLICE_X14Y2.X        Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_High
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F
    SLICE_X13Y3.G2       net (fanout=1)        0.399   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_High
    SLICE_X13Y3.Y        Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<13>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.Reg1_Mux
    SLICE_X15Y27.G4      net (fanout=1)        1.036   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<12>
    SLICE_X15Y27.CLK     Tgck                  1.158   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<12>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     15.179ns (3.967ns logic, 11.212ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.084 - 0.120)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 0.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y51.XQ      Tcko                  0.591   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I
    SLICE_X12Y55.G2      net (fanout=65)       3.094   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr<2>
    SLICE_X12Y55.Y       Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF<10>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y2.F1       net (fanout=68)       6.825   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr<0>
    SLICE_X12Y2.X        Tilo                  0.759   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_Low
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F
    SLICE_X13Y3.G4       net (fanout=1)        0.024   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_Low
    SLICE_X13Y3.Y        Tilo                  0.704   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<13>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.Reg1_Mux
    SLICE_X15Y27.G4      net (fanout=1)        1.036   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data<12>
    SLICE_X15Y27.CLK     Tgck                  1.158   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<12>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF
    -------------------------------------------------  ---------------------------
    Total                                     14.950ns (3.971ns logic, 10.979ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_Inst_dcm_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0 (SLICE_X42Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5 (FF)
  Destination:          Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5 to Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.YQ      Tcko                  0.470   Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<6>
                                                       Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5
    SLICE_X42Y23.BX      net (fanout=2)        0.383   Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din<5>
    SLICE_X42Y23.CLK     Tdh         (-Th)     0.149   Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/rx_Data<4>
                                                       Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.321ns logic, 0.383ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X26Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.YQ      Tcko                  0.470   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/pc_I
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X26Y43.BX      net (fanout=2)        0.405   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/pc_I
    SLICE_X26Y43.CLK     Tdh         (-Th)     0.149   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i<9>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.321ns logic, 0.405ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X24Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.727ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.043 - 0.049)
  Source Clock:         Inst_mb/clk_50_0000MHz rising at 20.000ns
  Destination Clock:    Inst_mb/clk_50_0000MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF to Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y49.YQ      Tcko                  0.470   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/pc_I
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X24Y50.BX      net (fanout=2)        0.406   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/pc_I
    SLICE_X24Y50.CLK     Tdh         (-Th)     0.149   Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i<1>
                                                       Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.727ns (0.321ns logic, 0.406ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0"
        TS_Inst_dcm_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK
  Logical resource: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK
  Location pin: MULT18X18_X0Y3.CLK
  Clock network: Inst_mb/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK
  Logical resource: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK
  Location pin: MULT18X18_X0Y4.CLK
  Clock network: Inst_mb/clk_50_0000MHz
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_P)
  Physical resource: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK
  Logical resource: Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: Inst_mb/clk_50_0000MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_50M_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_50M_I                   |     20.000ns|      6.000ns|     15.674ns|            0|            0|            0|       146180|
| TS_Inst_dcm_CLK0_BUF          |     20.000ns|      6.000ns|     15.674ns|            0|            0|            3|       145880|
|  TS_Inst_mb_clock_generator_0_|     20.000ns|     15.674ns|          N/A|            0|            0|       145880|            0|
|  clock_generator_0_SIG_DCM0_CL|             |             |             |             |             |             |             |
|  K0                           |             |             |             |             |             |             |             |
| TS_Inst_dcm_CLKFX_BUF         |     40.000ns|      5.944ns|          N/A|            0|            0|          297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50M_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M_I      |   15.674|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 146180 paths, 0 nets, and 10975 connections

Design statistics:
   Minimum period:  15.674ns{1}   (Maximum frequency:  63.800MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 21:12:09 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



