//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30411180
// Cuda compilation tools, release 11.5, V11.5.50
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_70
.address_size 64

	// .globl	g2p2g
.func _ZN4core6result13unwrap_failed17ha84c04ab95b75c50E
()
.noreturn ;
// _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E has been demoted
.global .align 8 .b8 alloc841[144] = {2, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 alloc844[72] = {18, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 0, 0, 0, 0, 17, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 9, 0, 0, 0, 0, 0, 0, 0};
// _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h1f773b50ba2bbc70E has been demoted
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry g2p2g(
	.param .f32 g2p2g_param_0,
	.param .align 8 .b8 g2p2g_param_1[56],
	.param .u64 g2p2g_param_2,
	.param .u64 g2p2g_param_3,
	.param .u64 g2p2g_param_4,
	.param .u64 g2p2g_param_5,
	.param .u64 g2p2g_param_6,
	.param .u64 g2p2g_param_7,
	.param .u64 g2p2g_param_8,
	.param .u64 g2p2g_param_9,
	.param .align 8 .b8 g2p2g_param_10[72],
	.param .align 8 .b8 g2p2g_param_11[72],
	.param .u32 g2p2g_param_12,
	.param .u8 g2p2g_param_13,
	.param .u8 g2p2g_param_14
)
{
	.local .align 16 .b8 	__local_depot0[112];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<986>;
	.reg .b16 	%rs<68>;
	.reg .f32 	%f<6228>;
	.reg .b32 	%r<2229>;
	.reg .f64 	%fd<27>;
	.reg .b64 	%rd<1566>;
	// demoted variable
	.shared .align 8 .b8 _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E[5632];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f1323, [g2p2g_param_0];
	ld.param.u64 	%rd366, [g2p2g_param_2];
	ld.param.u64 	%rd367, [g2p2g_param_3];
	ld.param.u64 	%rd368, [g2p2g_param_4];
	ld.param.u64 	%rd369, [g2p2g_param_5];
	ld.param.u64 	%rd370, [g2p2g_param_6];
	ld.param.u64 	%rd371, [g2p2g_param_7];
	ld.param.u64 	%rd372, [g2p2g_param_8];
	ld.param.u8 	%r428, [g2p2g_param_13];
	ld.param.u8 	%r429, [g2p2g_param_13+1];
	prmt.b32 	%r430, %r429, %r428, 30212;
	and.b32  	%r431, %r430, 1;
	setp.eq.b32 	%p26, %r431, 1;
	ld.param.u8 	%r432, [g2p2g_param_14];
	ld.param.u8 	%r433, [g2p2g_param_14+1];
	prmt.b32 	%r434, %r433, %r432, 30212;
	and.b32  	%r435, %r434, 1;
	setp.eq.b32 	%p27, %r435, 1;
	ld.param.u64 	%rd387, [g2p2g_param_11+64];
	ld.param.u64 	%rd386, [g2p2g_param_11+56];
	ld.param.u64 	%rd385, [g2p2g_param_11+48];
	ld.param.u64 	%rd384, [g2p2g_param_11+32];
	ld.param.u64 	%rd382, [g2p2g_param_11+16];
	ld.param.u64 	%rd381, [g2p2g_param_11+8];
	ld.param.f32 	%f1326, [g2p2g_param_11];
	ld.param.u64 	%rd380, [g2p2g_param_10+64];
	ld.param.u32 	%r423, [g2p2g_param_10+40];
	ld.param.u64 	%rd377, [g2p2g_param_10+32];
	ld.param.u64 	%rd374, [g2p2g_param_10+8];
	ld.param.u64 	%rd361, [g2p2g_param_1+8];
	add.u64 	%rd1, %SPL, 32;
	cvta.to.global.u64 	%rd4, %rd374;
	cvta.to.global.u64 	%rd5, %rd377;
	cvta.to.global.u64 	%rd7, %rd384;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ntid.x;
	setp.eq.s32 	%p28, %r2, 0;
	@%p28 bra 	$L__BB0_772;

	mov.u32 	%r436, %ctaid.x;
	selp.b64 	%rd389, %rd386, %rd385, %p26;
	cvta.to.global.u64 	%rd390, %rd389;
	mul.wide.u32 	%rd391, %r436, 8;
	add.s64 	%rd8, %rd390, %rd391;
	mov.u32 	%r437, 64;
	div.u32 	%r3, %r437, %r2;
	cvt.u64.u32 	%rd9, %r3;
	mul.wide.u32 	%rd10, %r3, %r1;
	setp.gt.u64 	%p29, %rd10, 127;
	@%p29 bra 	$L__BB0_771;

	ld.global.u32 	%r4, [%rd8+4];
	ld.global.u32 	%r438, [%rd8];
	cvta.to.global.u64 	%rd392, %rd382;
	mul.wide.u32 	%rd393, %r438, 24;
	add.s64 	%rd394, %rd392, %rd393;
	ld.global.u64 	%rd395, [%rd394];
	ld.global.v2.u32 	{%r439, %r440}, [%rd394+8];
	bfe.u64 	%rd11, %rd10, 4, 1;
	bfe.u64 	%rd12, %rd10, 5, 1;
	add.s64 	%rd396, %rd11, %rd395;
	and.b64  	%rd397, %rd396, 4294967295;
	shl.b64 	%rd398, %rd10, 27;
	and.b64  	%rd399, %rd398, 4294967296;
	add.s64 	%rd400, %rd399, %rd395;
	and.b64  	%rd401, %rd400, -4294967296;
	or.b64  	%rd13, %rd401, %rd397;
	shr.u64 	%rd402, %rd13, 16;
	xor.b64  	%rd403, %rd402, %rd13;
	mul.lo.s64 	%rd404, %rd403, 2246822507;
	shr.u64 	%rd405, %rd404, 13;
	xor.b64  	%rd406, %rd405, %rd404;
	mul.lo.s64 	%rd407, %rd406, 3266489909;
	shr.u64 	%rd408, %rd407, 16;
	xor.b64  	%rd14, %rd408, %rd407;
	cvt.u64.u32 	%rd409, %r423;
	add.s64 	%rd15, %rd409, -1;
	and.b64  	%rd1470, %rd14, %rd15;
	shl.b64 	%rd410, %rd1470, 4;
	add.s64 	%rd411, %rd5, %rd410;
	ld.global.u64 	%rd17, [%rd411];
	setp.eq.s64 	%p30, %rd17, %rd13;
	@%p30 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_3;

$L__BB0_15:
	setp.gt.u32 	%p41, %r2, 64;
	@%p41 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_16;

$L__BB0_3:
	setp.eq.s64 	%p31, %rd17, -1;
	@%p31 bra 	$L__BB0_8;

$L__BB0_4:
	add.s64 	%rd412, %rd1470, 1;
	and.b64  	%rd1470, %rd412, %rd15;
	shl.b64 	%rd413, %rd1470, 4;
	add.s64 	%rd414, %rd5, %rd413;
	ld.global.u64 	%rd20, [%rd414];
	setp.eq.s64 	%p32, %rd20, %rd13;
	@%p32 bra 	$L__BB0_7;

	setp.ne.s64 	%p33, %rd20, -1;
	@%p33 bra 	$L__BB0_4;

	setp.lt.u32 	%p34, %r2, 65;
	@%p34 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_30;

$L__BB0_8:
	setp.gt.u32 	%p36, %r2, 64;
	@%p36 bra 	$L__BB0_30;

$L__BB0_9:
	and.b64  	%rd21, %rd10, 15;
	add.s64 	%rd22, %rd21, %rd9;
	shl.b64 	%rd23, %rd11, 2;
	shl.b64 	%rd24, %rd12, 2;
	add.s64 	%rd415, %rd21, 1;
	max.u64 	%rd25, %rd415, %rd22;
	sub.s64 	%rd416, %rd25, %rd10;
	and.b64  	%rd1472, %rd416, 3;
	setp.eq.s64 	%p37, %rd1472, 0;
	mov.u64 	%rd1474, %rd21;
	@%p37 bra 	$L__BB0_12;

	mov.f32 	%f1327, 0f00000000;
	mov.u32 	%r441, 2139095039;
	mov.u32 	%r442, 0;
	mov.u32 	%r443, -1;
	mov.u64 	%rd1471, %rd21;

$L__BB0_11:
	.pragma "nounroll";
	add.s64 	%rd1474, %rd1471, 1;
	bfe.u64 	%rd417, %rd1471, 2, 2;
	and.b64  	%rd418, %rd1471, 3;
	or.b64  	%rd419, %rd418, %rd23;
	or.b64  	%rd420, %rd417, %rd24;
	shl.b64 	%rd421, %rd420, 3;
	or.b64  	%rd422, %rd419, %rd421;
	mul.lo.s64 	%rd423, %rd422, 88;
	mov.u64 	%rd424, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	mov.u64 	%rd425, 0;
	add.s64 	%rd426, %rd424, %rd423;
	st.shared.u64 	[%rd426+32], %rd425;
	st.shared.v2.f32 	[%rd426+40], {%f1327, %f1327};
	st.shared.v2.f32 	[%rd426+24], {%f1327, %f1327};
	st.shared.v2.f32 	[%rd426+16], {%f1327, %f1327};
	st.shared.u32 	[%rd426+56], %rd425;
	st.shared.u64 	[%rd426+48], %rd425;
	st.shared.u64 	[%rd426], %rd425;
	st.shared.u32 	[%rd426+60], %r441;
	st.shared.u32 	[%rd426+64], %r442;
	st.shared.u32 	[%rd426+68], %r442;
	st.shared.u32 	[%rd426+72], %r443;
	st.shared.u32 	[%rd426+76], %r442;
	st.shared.u32 	[%rd426+80], %r443;
	add.s64 	%rd1472, %rd1472, -1;
	setp.ne.s64 	%p38, %rd1472, 0;
	mov.u64 	%rd1471, %rd1474;
	@%p38 bra 	$L__BB0_11;

$L__BB0_12:
	not.b64 	%rd427, %rd21;
	add.s64 	%rd428, %rd25, %rd427;
	setp.lt.u64 	%p39, %rd428, 3;
	@%p39 bra 	$L__BB0_30;

	add.s64 	%rd429, %rd1474, -1;
	and.b64  	%rd430, %rd429, 3;
	add.s64 	%rd431, %rd1474, 1;
	and.b64  	%rd432, %rd431, 3;
	and.b64  	%rd433, %rd1474, 3;
	or.b64  	%rd32, %rd433, %rd23;
	or.b64  	%rd33, %rd432, %rd23;
	or.b64  	%rd34, %rd430, %rd23;
	mov.f32 	%f1328, 0f00000000;
	mov.u32 	%r444, 2139095039;
	mov.u32 	%r445, 0;
	mov.u32 	%r446, -1;

$L__BB0_14:
	bfe.u64 	%rd434, %rd1474, 2, 2;
	or.b64  	%rd435, %rd434, %rd24;
	shl.b64 	%rd436, %rd435, 3;
	or.b64  	%rd437, %rd32, %rd436;
	mul.lo.s64 	%rd438, %rd437, 88;
	mov.u64 	%rd439, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	mov.u64 	%rd440, 0;
	add.s64 	%rd441, %rd439, %rd438;
	st.shared.u64 	[%rd441+32], %rd440;
	st.shared.v2.f32 	[%rd441+40], {%f1328, %f1328};
	st.shared.v2.f32 	[%rd441+24], {%f1328, %f1328};
	st.shared.v2.f32 	[%rd441+16], {%f1328, %f1328};
	st.shared.u32 	[%rd441+56], %rd440;
	st.shared.u64 	[%rd441+48], %rd440;
	st.shared.u64 	[%rd441], %rd440;
	st.shared.u32 	[%rd441+60], %r444;
	st.shared.u32 	[%rd441+64], %r445;
	st.shared.u32 	[%rd441+68], %r445;
	st.shared.u32 	[%rd441+72], %r446;
	st.shared.u32 	[%rd441+76], %r445;
	st.shared.u32 	[%rd441+80], %r446;
	add.s64 	%rd442, %rd1474, 1;
	bfe.u64 	%rd443, %rd442, 2, 2;
	or.b64  	%rd444, %rd443, %rd24;
	shl.b64 	%rd445, %rd444, 3;
	or.b64  	%rd446, %rd33, %rd445;
	mul.lo.s64 	%rd447, %rd446, 88;
	add.s64 	%rd448, %rd439, %rd447;
	st.shared.u64 	[%rd448+32], %rd440;
	st.shared.v2.f32 	[%rd448+40], {%f1328, %f1328};
	st.shared.v2.f32 	[%rd448+24], {%f1328, %f1328};
	st.shared.v2.f32 	[%rd448+16], {%f1328, %f1328};
	st.shared.u32 	[%rd448+56], %rd440;
	st.shared.u64 	[%rd448+48], %rd440;
	st.shared.u64 	[%rd448], %rd440;
	st.shared.u32 	[%rd448+60], %r444;
	st.shared.u32 	[%rd448+64], %r445;
	st.shared.u32 	[%rd448+68], %r445;
	st.shared.u32 	[%rd448+72], %r446;
	st.shared.u32 	[%rd448+76], %r445;
	st.shared.u32 	[%rd448+80], %r446;
	add.s64 	%rd449, %rd1474, 2;
	bfe.u64 	%rd450, %rd449, 2, 2;
	or.b64  	%rd451, %rd450, %rd24;
	shl.b64 	%rd452, %rd451, 3;
	or.b64  	%rd453, %rd32, %rd452;
	xor.b64  	%rd454, %rd453, 2;
	mul.lo.s64 	%rd455, %rd454, 88;
	add.s64 	%rd456, %rd439, %rd455;
	st.shared.u64 	[%rd456+32], %rd440;
	st.shared.v2.f32 	[%rd456+40], {%f1328, %f1328};
	st.shared.v2.f32 	[%rd456+24], {%f1328, %f1328};
	st.shared.v2.f32 	[%rd456+16], {%f1328, %f1328};
	st.shared.u32 	[%rd456+56], %rd440;
	st.shared.u64 	[%rd456+48], %rd440;
	st.shared.u64 	[%rd456], %rd440;
	st.shared.u32 	[%rd456+60], %r444;
	st.shared.u32 	[%rd456+64], %r445;
	st.shared.u32 	[%rd456+68], %r445;
	st.shared.u32 	[%rd456+72], %r446;
	st.shared.u32 	[%rd456+76], %r445;
	st.shared.u32 	[%rd456+80], %r446;
	add.s64 	%rd457, %rd1474, 3;
	bfe.u64 	%rd458, %rd457, 2, 2;
	or.b64  	%rd459, %rd458, %rd24;
	shl.b64 	%rd460, %rd459, 3;
	or.b64  	%rd461, %rd34, %rd460;
	mul.lo.s64 	%rd462, %rd461, 88;
	add.s64 	%rd463, %rd439, %rd462;
	st.shared.u64 	[%rd463+32], %rd440;
	st.shared.v2.f32 	[%rd463+40], {%f1328, %f1328};
	st.shared.v2.f32 	[%rd463+24], {%f1328, %f1328};
	st.shared.v2.f32 	[%rd463+16], {%f1328, %f1328};
	st.shared.u64 	[%rd463+48], %rd440;
	st.shared.u32 	[%rd463+56], %rd440;
	st.shared.u64 	[%rd463], %rd440;
	st.shared.u32 	[%rd463+60], %r444;
	st.shared.u32 	[%rd463+64], %r445;
	st.shared.u32 	[%rd463+68], %r445;
	st.shared.u32 	[%rd463+72], %r446;
	st.shared.u32 	[%rd463+76], %r445;
	st.shared.u32 	[%rd463+80], %r446;
	add.s64 	%rd1474, %rd1474, 4;
	setp.lt.u64 	%p40, %rd1474, %rd22;
	@%p40 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_30;

$L__BB0_7:
	setp.lt.u32 	%p35, %r2, 65;
	@%p35 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_30;

$L__BB0_16:
	and.b64  	%rd1477, %rd10, 15;
	add.s64 	%rd40, %rd1477, %rd9;
	shl.b64 	%rd464, %rd1470, 4;
	add.s64 	%rd465, %rd5, %rd464;
	shl.b64 	%rd41, %rd11, 2;
	shl.b64 	%rd42, %rd12, 2;
	ld.global.u32 	%r447, [%rd465+8];
	mul.wide.u32 	%rd43, %r447, 16;
	add.s64 	%rd466, %rd1477, 1;
	max.u64 	%rd467, %rd466, %rd40;
	sub.s64 	%rd468, %rd467, %rd10;
	and.b64  	%rd469, %rd468, 1;
	setp.eq.b64 	%p42, %rd469, 1;
	mov.pred 	%p43, 0;
	xor.pred  	%p44, %p42, %p43;
	not.pred 	%p45, %p44;
	@%p45 bra 	$L__BB0_21;

	and.b64  	%rd470, %rd10, 3;
	bfe.u64 	%rd471, %rd10, 2, 2;
	or.b64  	%rd472, %rd470, %rd41;
	or.b64  	%rd473, %rd471, %rd42;
	shl.b64 	%rd474, %rd473, 3;
	or.b64  	%rd475, %rd472, %rd474;
	or.b64  	%rd476, %rd470, %rd43;
	and.b64  	%rd477, %rd10, 12;
	or.b64  	%rd44, %rd476, %rd477;
	setp.gt.u64 	%p46, %rd380, %rd44;
	mul.lo.s64 	%rd478, %rd475, 88;
	mov.u64 	%rd479, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	add.s64 	%rd45, %rd479, %rd478;
	@%p46 bra 	$L__BB0_19;
	bra.uni 	$L__BB0_18;

$L__BB0_19:
	mul.lo.s64 	%rd481, %rd44, 72;
	add.s64 	%rd482, %rd4, %rd481;
	ld.global.u32 	%rd483, [%rd482+4];
	ld.global.u32 	%rd484, [%rd482+8];
	bfi.b64 	%rd485, %rd484, %rd483, 32, 32;
	st.shared.u64 	[%rd45+32], %rd485;
	ld.global.u32 	%r453, [%rd482+12];
	st.shared.u32 	[%rd45+48], %r453;
	ld.global.u64 	%rd486, [%rd482+40];
	st.shared.u32 	[%rd45+52], %rd486;
	shr.u64 	%rd487, %rd486, 32;
	st.shared.u32 	[%rd45+56], %rd487;
	ld.global.u64 	%rd488, [%rd482+24];
	ld.global.u64 	%rd489, [%rd482+32];
	st.shared.u64 	[%rd45], %rd488;
	st.shared.u64 	[%rd45+8], %rd489;
	ld.global.u32 	%r454, [%rd482+20];
	st.shared.u32 	[%rd45+16], %r454;
	ld.global.f32 	%f1329, [%rd482+48];
	ld.global.u32 	%r2112, [%rd482+52];
	ld.global.u32 	%r2113, [%rd482+56];
	ld.global.u32 	%r2114, [%rd482+60];
	ld.global.u32 	%r2115, [%rd482+64];
	st.shared.f32 	[%rd45+60], %f1329;
	bra.uni 	$L__BB0_20;

$L__BB0_18:
	mov.u64 	%rd480, 0;
	st.shared.u64 	[%rd45+32], %rd480;
	st.shared.u32 	[%rd45+56], %rd480;
	st.shared.u64 	[%rd45+48], %rd480;
	st.shared.u64 	[%rd45], %rd480;
	mov.u32 	%r2112, 0;
	st.shared.u32 	[%rd45+16], %r2112;
	mov.u32 	%r452, 2139095039;
	st.shared.u32 	[%rd45+60], %r452;
	mov.u32 	%r2114, -1;
	mov.u32 	%r2113, %r2112;
	mov.u32 	%r2115, %r2112;

$L__BB0_20:
	mov.u64 	%rd490, 0;
	st.shared.u32 	[%rd45+64], %r2112;
	st.shared.u32 	[%rd45+68], %r2113;
	st.shared.u32 	[%rd45+72], %r2114;
	st.shared.u32 	[%rd45+76], %r2115;
	mov.u32 	%r455, 0;
	mov.f32 	%f1330, 0f00000000;
	st.shared.v2.f32 	[%rd45+40], {%f1330, %f1330};
	st.shared.u64 	[%rd45+24], %rd490;
	st.shared.u32 	[%rd45+20], %r455;
	mov.u32 	%r456, -1;
	st.shared.u32 	[%rd45+80], %r456;
	mov.u64 	%rd1477, %rd466;

$L__BB0_21:
	setp.ge.u64 	%p47, %rd466, %rd40;
	@%p47 bra 	$L__BB0_30;

	mov.u64 	%rd501, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	mov.f32 	%f1332, 0f00000000;

$L__BB0_23:
	bfe.u64 	%rd492, %rd1477, 2, 2;
	and.b64  	%rd493, %rd1477, 3;
	or.b64  	%rd494, %rd493, %rd41;
	or.b64  	%rd495, %rd492, %rd42;
	shl.b64 	%rd496, %rd495, 3;
	or.b64  	%rd497, %rd494, %rd496;
	or.b64  	%rd498, %rd493, %rd43;
	and.b64  	%rd499, %rd1477, 12;
	or.b64  	%rd49, %rd498, %rd499;
	setp.gt.u64 	%p48, %rd380, %rd49;
	mul.lo.s64 	%rd500, %rd497, 88;
	add.s64 	%rd50, %rd501, %rd500;
	@%p48 bra 	$L__BB0_25;
	bra.uni 	$L__BB0_24;

$L__BB0_25:
	mul.lo.s64 	%rd503, %rd49, 72;
	add.s64 	%rd504, %rd4, %rd503;
	ld.global.u32 	%rd505, [%rd504+4];
	ld.global.u32 	%rd506, [%rd504+8];
	bfi.b64 	%rd507, %rd506, %rd505, 32, 32;
	st.shared.u64 	[%rd50+32], %rd507;
	ld.global.u32 	%r462, [%rd504+12];
	st.shared.u32 	[%rd50+48], %r462;
	ld.global.u64 	%rd508, [%rd504+40];
	st.shared.u32 	[%rd50+52], %rd508;
	shr.u64 	%rd509, %rd508, 32;
	st.shared.u32 	[%rd50+56], %rd509;
	ld.global.u64 	%rd510, [%rd504+24];
	ld.global.u64 	%rd511, [%rd504+32];
	st.shared.u64 	[%rd50], %rd510;
	st.shared.u64 	[%rd50+8], %rd511;
	ld.global.u32 	%r463, [%rd504+20];
	st.shared.u32 	[%rd50+16], %r463;
	ld.global.f32 	%f1331, [%rd504+48];
	ld.global.u32 	%r2116, [%rd504+52];
	ld.global.u32 	%r2117, [%rd504+56];
	ld.global.u32 	%r2118, [%rd504+60];
	ld.global.u32 	%r2119, [%rd504+64];
	st.shared.f32 	[%rd50+60], %f1331;
	bra.uni 	$L__BB0_26;

$L__BB0_24:
	mov.u64 	%rd502, 0;
	st.shared.u64 	[%rd50+32], %rd502;
	st.shared.u32 	[%rd50+56], %rd502;
	st.shared.u64 	[%rd50+48], %rd502;
	st.shared.u64 	[%rd50], %rd502;
	mov.u32 	%r2116, 0;
	st.shared.u32 	[%rd50+16], %r2116;
	mov.u32 	%r461, 2139095039;
	st.shared.u32 	[%rd50+60], %r461;
	mov.u32 	%r2118, -1;
	mov.u32 	%r2117, %r2116;
	mov.u32 	%r2119, %r2116;

$L__BB0_26:
	mov.u64 	%rd512, 0;
	st.shared.u32 	[%rd50+64], %r2116;
	st.shared.u32 	[%rd50+68], %r2117;
	st.shared.u32 	[%rd50+72], %r2118;
	st.shared.u32 	[%rd50+76], %r2119;
	mov.u32 	%r464, 0;
	st.shared.v2.f32 	[%rd50+40], {%f1332, %f1332};
	st.shared.u64 	[%rd50+24], %rd512;
	st.shared.u32 	[%rd50+20], %r464;
	mov.u32 	%r465, -1;
	st.shared.u32 	[%rd50+80], %r465;
	add.s64 	%rd51, %rd1477, 2;
	add.s64 	%rd513, %rd1477, 1;
	and.b64  	%rd514, %rd513, 3;
	bfe.u64 	%rd515, %rd513, 2, 2;
	or.b64  	%rd516, %rd514, %rd41;
	or.b64  	%rd517, %rd515, %rd42;
	shl.b64 	%rd518, %rd517, 3;
	or.b64  	%rd519, %rd516, %rd518;
	or.b64  	%rd520, %rd514, %rd43;
	and.b64  	%rd521, %rd513, 12;
	or.b64  	%rd52, %rd520, %rd521;
	setp.gt.u64 	%p49, %rd380, %rd52;
	mul.lo.s64 	%rd522, %rd519, 88;
	add.s64 	%rd53, %rd501, %rd522;
	@%p49 bra 	$L__BB0_28;
	bra.uni 	$L__BB0_27;

$L__BB0_28:
	mul.lo.s64 	%rd525, %rd52, 72;
	add.s64 	%rd526, %rd4, %rd525;
	ld.global.u32 	%rd527, [%rd526+4];
	ld.global.u32 	%rd528, [%rd526+8];
	bfi.b64 	%rd529, %rd528, %rd527, 32, 32;
	st.shared.u64 	[%rd53+32], %rd529;
	ld.global.u32 	%r471, [%rd526+12];
	st.shared.u32 	[%rd53+48], %r471;
	ld.global.u64 	%rd530, [%rd526+40];
	st.shared.u32 	[%rd53+52], %rd530;
	shr.u64 	%rd531, %rd530, 32;
	st.shared.u32 	[%rd53+56], %rd531;
	ld.global.u64 	%rd532, [%rd526+24];
	ld.global.u64 	%rd533, [%rd526+32];
	st.shared.u64 	[%rd53], %rd532;
	st.shared.u64 	[%rd53+8], %rd533;
	ld.global.u32 	%r472, [%rd526+20];
	st.shared.u32 	[%rd53+16], %r472;
	ld.global.f32 	%f1333, [%rd526+48];
	ld.global.u32 	%r2120, [%rd526+52];
	ld.global.u32 	%r2121, [%rd526+56];
	ld.global.u32 	%r2122, [%rd526+60];
	ld.global.u32 	%r2123, [%rd526+64];
	st.shared.f32 	[%rd53+60], %f1333;
	bra.uni 	$L__BB0_29;

$L__BB0_27:
	st.shared.u64 	[%rd53+32], %rd512;
	st.shared.u32 	[%rd53+56], %rd512;
	st.shared.u64 	[%rd53+48], %rd512;
	st.shared.u64 	[%rd53], %rd512;
	st.shared.u32 	[%rd53+16], %r464;
	mov.u32 	%r470, 2139095039;
	st.shared.u32 	[%rd53+60], %r470;
	mov.u32 	%r2120, %r464;
	mov.u32 	%r2121, %r464;
	mov.u32 	%r2122, %r465;
	mov.u32 	%r2123, %r464;

$L__BB0_29:
	st.shared.u32 	[%rd53+64], %r2120;
	st.shared.u32 	[%rd53+68], %r2121;
	st.shared.u32 	[%rd53+72], %r2122;
	st.shared.u32 	[%rd53+76], %r2123;
	st.shared.v2.f32 	[%rd53+40], {%f1332, %f1332};
	st.shared.u64 	[%rd53+24], %rd512;
	st.shared.u32 	[%rd53+20], %r464;
	st.shared.u32 	[%rd53+80], %r465;
	setp.lt.u64 	%p50, %rd51, %rd40;
	mov.u64 	%rd1477, %rd51;
	@%p50 bra 	$L__BB0_23;

$L__BB0_30:
	bar.sync 	0;
	add.s32 	%r475, %r440, %r439;
	add.s32 	%r31, %r4, %r1;
	setp.ge.u32 	%p51, %r31, %r475;
	@%p51 bra 	$L__BB0_748;

	cvta.to.global.u64 	%rd535, %rd372;
	mul.wide.u32 	%rd536, %r31, 4;
	add.s64 	%rd537, %rd535, %rd536;
	ld.global.u32 	%r32, [%rd537];
	cvta.to.global.u64 	%rd538, %rd366;
	mul.wide.u32 	%rd539, %r32, 24;
	add.s64 	%rd540, %rd538, %rd539;
	ld.global.v4.u8 	{%rs7, %rs8, %rs9, %rs10}, [%rd540];
	ld.global.u32 	%r33, [%rd540+4];
	ld.global.v2.u32 	{%r476, %r477}, [%rd540+8];
	ld.global.u64 	%rd54, [%rd540+16];
	cvta.to.global.u64 	%rd541, %rd367;
	mul.wide.u32 	%rd542, %r32, 8;
	add.s64 	%rd543, %rd541, %rd542;
	ld.global.f32 	%f2, [%rd543];
	ld.global.f32 	%f3, [%rd543+4];
	cvta.to.global.u64 	%rd544, %rd368;
	add.s64 	%rd545, %rd544, %rd542;
	ld.global.u32 	%rd546, [%rd545];
	ld.global.u32 	%rd547, [%rd545+4];
	bfi.b64 	%rd55, %rd547, %rd546, 32, 32;
	add.u64 	%rd549, %SPL, 96;
	st.local.u64 	[%rd549], %rd55;
	cvta.to.global.u64 	%rd550, %rd369;
	mul.wide.u32 	%rd551, %r32, 32;
	add.s64 	%rd552, %rd550, %rd551;
	ld.global.f32 	%f4, [%rd552];
	ld.global.f32 	%f5, [%rd552+4];
	ld.global.f32 	%f6, [%rd552+8];
	ld.global.f32 	%f7, [%rd552+12];
	ld.global.f32 	%f6226, [%rd552+16];
	ld.global.f32 	%f6225, [%rd552+20];
	ld.global.f32 	%f10, [%rd552+24];
	add.u64 	%rd554, %SPL, 80;
	st.local.v4.f32 	[%rd554], {%f7, %f6226, %f6225, %f10};
	ld.global.f32 	%f6121, [%rd552+28];
	cvta.to.global.u64 	%rd555, %rd370;
	add.s64 	%rd556, %rd555, %rd542;
	ld.global.u32 	%r2228, [%rd556];
	ld.global.u32 	%r38, [%rd556+4];
	cvta.to.global.u64 	%rd557, %rd371;
	mul.wide.u32 	%rd558, %r32, 20;
	add.s64 	%rd559, %rd557, %rd558;
	ld.global.u32 	%r39, [%rd559];
	mul.f32 	%f1338, %f1326, %f1326;
	mov.f32 	%f1339, 0f40800000;
	div.rn.f32 	%f12, %f1339, %f1338;
	div.rn.f32 	%f1340, %f2, %f1326;
	div.rn.f32 	%f1341, %f3, %f1326;
	mov.b32 	%r478, %f1340;
	and.b32  	%r479, %r478, -2147483648;
	or.b32  	%r480, %r479, 1056964608;
	mov.b32 	%f1342, %r480;
	add.rz.f32 	%f1343, %f1340, %f1342;
	cvt.rzi.f32.f32 	%f13, %f1343;
	mov.b32 	%r481, %f1341;
	and.b32  	%r482, %r481, -2147483648;
	or.b32  	%r483, %r482, 1056964608;
	mov.b32 	%f1344, %r483;
	add.rz.f32 	%f1345, %f1341, %f1344;
	cvt.rzi.f32.f32 	%f14, %f1345;
	add.f32 	%f1346, %f13, 0fBF800000;
	add.f32 	%f1347, %f14, 0fBF800000;
	mul.f32 	%f1348, %f1326, %f1346;
	mul.f32 	%f1349, %f1326, %f1347;
	sub.f32 	%f15, %f1348, %f2;
	sub.f32 	%f16, %f1349, %f3;
	neg.f32 	%f1350, %f15;
	div.rn.f32 	%f17, %f1350, %f1326;
	mov.f32 	%f1351, 0f3FC00000;
	sub.f32 	%f18, %f1351, %f17;
	mov.f32 	%f1354, 0f40000000;
	abs.f32 	%f21, %f18;
	setp.lt.f32 	%p52, %f21, 0f00800000;
	mul.f32 	%f1356, %f21, 0f4B800000;
	selp.f32 	%f1357, %f1356, %f21, %p52;
	selp.f32 	%f1358, 0fC3170000, 0fC2FE0000, %p52;
	mov.b32 	%r484, %f1357;
	and.b32  	%r485, %r484, 8388607;
	or.b32  	%r486, %r485, 1065353216;
	mov.b32 	%f1359, %r486;
	shr.u32 	%r487, %r484, 23;
	cvt.rn.f32.u32 	%f1360, %r487;
	add.f32 	%f1361, %f1358, %f1360;
	setp.gt.f32 	%p53, %f1359, 0f3FB504F3;
	mul.f32 	%f1362, %f1359, 0f3F000000;
	add.f32 	%f1363, %f1361, 0f3F800000;
	selp.f32 	%f1364, %f1363, %f1361, %p53;
	selp.f32 	%f1365, %f1362, %f1359, %p53;
	add.f32 	%f1366, %f1365, 0fBF800000;
	add.f32 	%f1336, %f1365, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1335,%f1336;
	// end inline asm
	add.f32 	%f1367, %f1366, %f1366;
	mul.f32 	%f1368, %f1335, %f1367;
	mul.f32 	%f1369, %f1368, %f1368;
	mov.f32 	%f1370, 0f3C4CAF63;
	mov.f32 	%f1371, 0f3B18F0FE;
	fma.rn.f32 	%f1372, %f1371, %f1369, %f1370;
	mov.f32 	%f1373, 0f3DAAAABD;
	fma.rn.f32 	%f1374, %f1372, %f1369, %f1373;
	mul.rn.f32 	%f1375, %f1374, %f1369;
	mul.rn.f32 	%f1376, %f1375, %f1368;
	sub.f32 	%f1377, %f1366, %f1368;
	add.f32 	%f1378, %f1377, %f1377;
	neg.f32 	%f1379, %f1368;
	fma.rn.f32 	%f1380, %f1379, %f1366, %f1378;
	mul.rn.f32 	%f1381, %f1335, %f1380;
	add.f32 	%f1382, %f1376, %f1368;
	sub.f32 	%f1383, %f1368, %f1382;
	add.f32 	%f1384, %f1376, %f1383;
	add.f32 	%f1385, %f1381, %f1384;
	add.f32 	%f1386, %f1382, %f1385;
	sub.f32 	%f1387, %f1382, %f1386;
	add.f32 	%f1388, %f1385, %f1387;
	mov.f32 	%f1389, 0f3F317200;
	mul.rn.f32 	%f1390, %f1364, %f1389;
	mov.f32 	%f1391, 0f35BFBE8E;
	mul.rn.f32 	%f1392, %f1364, %f1391;
	add.f32 	%f1393, %f1390, %f1386;
	sub.f32 	%f1394, %f1390, %f1393;
	add.f32 	%f1395, %f1386, %f1394;
	add.f32 	%f1396, %f1388, %f1395;
	add.f32 	%f1397, %f1392, %f1396;
	add.f32 	%f1398, %f1393, %f1397;
	sub.f32 	%f1399, %f1393, %f1398;
	add.f32 	%f1400, %f1397, %f1399;
	mul.rn.f32 	%f22, %f1354, %f1398;
	neg.f32 	%f1401, %f22;
	fma.rn.f32 	%f1402, %f1354, %f1398, %f1401;
	fma.rn.f32 	%f1403, %f1354, %f1400, %f1402;
	mov.f32 	%f1404, 0f00000000;
	fma.rn.f32 	%f23, %f1404, %f1398, %f1403;
	add.rn.f32 	%f24, %f22, %f23;
	mov.b32 	%r488, %f24;
	setp.eq.s32 	%p1, %r488, 1118925336;
	add.s32 	%r489, %r488, -1;
	mov.b32 	%f1405, %r489;
	selp.f32 	%f1406, %f1405, %f24, %p1;
	mov.f32 	%f1407, 0f3FB8AA3B;
	mul.rn.f32 	%f1408, %f1406, %f1407;
	cvt.rzi.f32.f32 	%f1409, %f1408;
	abs.f32 	%f1410, %f1409;
	setp.gt.f32 	%p54, %f1410, 0f42FC0000;
	mov.b32 	%r490, %f1409;
	and.b32  	%r491, %r490, -2147483648;
	or.b32  	%r492, %r491, 1123811328;
	mov.b32 	%f1411, %r492;
	selp.f32 	%f1412, %f1411, %f1409, %p54;
	mov.f32 	%f1413, 0fBF317218;
	fma.rn.f32 	%f1414, %f1412, %f1413, %f1406;
	mov.f32 	%f1415, 0f3102E308;
	fma.rn.f32 	%f1416, %f1412, %f1415, %f1414;
	mul.f32 	%f1417, %f1416, 0f3FB8AA3B;
	add.f32 	%f1418, %f1412, 0f4B40007F;
	mov.b32 	%r493, %f1418;
	shl.b32 	%r494, %r493, 23;
	mov.b32 	%f1419, %r494;
	ex2.approx.ftz.f32 	%f1420, %f1417;
	mul.f32 	%f25, %f1420, %f1419;
	setp.eq.f32 	%p55, %f25, 0f7F800000;
	mov.f32 	%f5923, 0f7F800000;
	@%p55 bra 	$L__BB0_33;

	neg.f32 	%f1421, %f24;
	add.rn.f32 	%f1422, %f22, %f1421;
	add.rn.f32 	%f1423, %f1422, %f23;
	add.f32 	%f1424, %f1423, 0f37000000;
	selp.f32 	%f1425, %f1424, %f1423, %p1;
	fma.rn.f32 	%f5923, %f25, %f1425, %f25;

$L__BB0_33:
	mov.f32 	%f5918, 0f3F800000;
	cvt.rzi.f32.f32 	%f5917, %f5918;
	add.f32 	%f5916, %f5917, %f5917;
	mov.f32 	%f5915, 0f40000000;
	sub.f32 	%f5914, %f5915, %f5916;
	abs.f32 	%f5913, %f5914;
	setp.lt.f32 	%p56, %f18, 0f00000000;
	setp.eq.f32 	%p57, %f5913, 0f3F800000;
	and.pred  	%p2, %p57, %p56;
	setp.eq.f32 	%p58, %f18, 0f00000000;
	@%p58 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_34;

$L__BB0_37:
	add.f32 	%f1430, %f18, %f18;
	selp.f32 	%f5925, %f1430, 0f00000000, %p57;
	bra.uni 	$L__BB0_38;

$L__BB0_34:
	mov.b32 	%r495, %f5923;
	xor.b32  	%r496, %r495, -2147483648;
	mov.b32 	%f1426, %r496;
	selp.f32 	%f5925, %f1426, %f5923, %p2;
	setp.geu.f32 	%p59, %f18, 0f00000000;
	@%p59 bra 	$L__BB0_38;

	cvt.rzi.f32.f32 	%f1428, %f1354;
	setp.eq.f32 	%p60, %f1428, 0f40000000;
	@%p60 bra 	$L__BB0_38;

	mov.f32 	%f5925, 0f7FFFFFFF;

$L__BB0_38:
	add.f32 	%f1431, %f21, 0f40000000;
	mov.b32 	%r497, %f1431;
	setp.lt.s32 	%p62, %r497, 2139095040;
	@%p62 bra 	$L__BB0_43;

	setp.gtu.f32 	%p63, %f21, 0f7F800000;
	@%p63 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_40;

$L__BB0_42:
	add.f32 	%f5925, %f18, 0f40000000;
	bra.uni 	$L__BB0_43;

$L__BB0_40:
	setp.neu.f32 	%p64, %f21, 0f7F800000;
	@%p64 bra 	$L__BB0_43;

	selp.f32 	%f5925, 0fFF800000, 0f7F800000, %p2;

$L__BB0_43:
	mov.f32 	%f5919, 0f00000000;
	mul.f32 	%f1435, %f5925, 0f3F000000;
	setp.eq.f32 	%p65, %f18, 0f3F800000;
	selp.f32 	%f34, 0f3F000000, %f1435, %p65;
	add.f32 	%f35, %f17, 0fBF800000;
	abs.f32 	%f36, %f35;
	setp.lt.f32 	%p66, %f36, 0f00800000;
	mul.f32 	%f1436, %f36, 0f4B800000;
	selp.f32 	%f1437, %f1436, %f36, %p66;
	selp.f32 	%f1438, 0fC3170000, 0fC2FE0000, %p66;
	mov.b32 	%r498, %f1437;
	and.b32  	%r499, %r498, 8388607;
	or.b32  	%r500, %r499, 1065353216;
	mov.b32 	%f1439, %r500;
	shr.u32 	%r501, %r498, 23;
	cvt.rn.f32.u32 	%f1440, %r501;
	add.f32 	%f1441, %f1438, %f1440;
	setp.gt.f32 	%p67, %f1439, 0f3FB504F3;
	mul.f32 	%f1442, %f1439, 0f3F000000;
	add.f32 	%f1443, %f1441, 0f3F800000;
	selp.f32 	%f1444, %f1443, %f1441, %p67;
	selp.f32 	%f1445, %f1442, %f1439, %p67;
	add.f32 	%f1446, %f1445, 0fBF800000;
	add.f32 	%f1433, %f1445, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1432,%f1433;
	// end inline asm
	add.f32 	%f1447, %f1446, %f1446;
	mul.f32 	%f1449, %f1432, %f1447;
	mul.f32 	%f1450, %f1449, %f1449;
	fma.rn.f32 	%f1453, %f1371, %f1450, %f1370;
	fma.rn.f32 	%f1455, %f1453, %f1450, %f1373;
	mul.rn.f32 	%f1456, %f1455, %f1450;
	mul.rn.f32 	%f1457, %f1456, %f1449;
	sub.f32 	%f1458, %f1446, %f1449;
	add.f32 	%f1459, %f1458, %f1458;
	neg.f32 	%f1460, %f1449;
	fma.rn.f32 	%f1461, %f1460, %f1446, %f1459;
	mul.rn.f32 	%f1462, %f1432, %f1461;
	add.f32 	%f1463, %f1457, %f1449;
	sub.f32 	%f1464, %f1449, %f1463;
	add.f32 	%f1465, %f1457, %f1464;
	add.f32 	%f1466, %f1462, %f1465;
	add.f32 	%f1467, %f1463, %f1466;
	sub.f32 	%f1468, %f1463, %f1467;
	add.f32 	%f1469, %f1466, %f1468;
	mul.rn.f32 	%f1471, %f1444, %f1389;
	mul.rn.f32 	%f1473, %f1444, %f1391;
	add.f32 	%f1474, %f1471, %f1467;
	sub.f32 	%f1475, %f1471, %f1474;
	add.f32 	%f1476, %f1467, %f1475;
	add.f32 	%f1477, %f1469, %f1476;
	add.f32 	%f1478, %f1473, %f1477;
	add.f32 	%f1479, %f1474, %f1478;
	sub.f32 	%f1480, %f1474, %f1479;
	add.f32 	%f1481, %f1478, %f1480;
	mul.rn.f32 	%f1482, %f1354, %f1479;
	neg.f32 	%f1483, %f1482;
	fma.rn.f32 	%f1484, %f1354, %f1479, %f1483;
	fma.rn.f32 	%f1485, %f1354, %f1481, %f1484;
	fma.rn.f32 	%f1487, %f5919, %f1479, %f1485;
	add.rn.f32 	%f1488, %f1482, %f1487;
	neg.f32 	%f1489, %f1488;
	add.rn.f32 	%f1490, %f1482, %f1489;
	add.rn.f32 	%f1491, %f1490, %f1487;
	mov.b32 	%r502, %f1488;
	setp.eq.s32 	%p68, %r502, 1118925336;
	add.s32 	%r503, %r502, -1;
	mov.b32 	%f1492, %r503;
	add.f32 	%f1493, %f1491, 0f37000000;
	selp.f32 	%f37, %f1493, %f1491, %p68;
	selp.f32 	%f1494, %f1492, %f1488, %p68;
	mul.rn.f32 	%f1496, %f1494, %f1407;
	cvt.rzi.f32.f32 	%f1497, %f1496;
	abs.f32 	%f1498, %f1497;
	setp.gt.f32 	%p69, %f1498, 0f42FC0000;
	mov.b32 	%r504, %f1497;
	and.b32  	%r505, %r504, -2147483648;
	or.b32  	%r506, %r505, 1123811328;
	mov.b32 	%f1499, %r506;
	selp.f32 	%f1500, %f1499, %f1497, %p69;
	fma.rn.f32 	%f1502, %f1500, %f1413, %f1494;
	fma.rn.f32 	%f1504, %f1500, %f1415, %f1502;
	mul.f32 	%f1505, %f1504, 0f3FB8AA3B;
	add.f32 	%f1506, %f1500, 0f4B40007F;
	mov.b32 	%r507, %f1506;
	shl.b32 	%r508, %r507, 23;
	mov.b32 	%f1507, %r508;
	ex2.approx.ftz.f32 	%f1508, %f1505;
	mul.f32 	%f38, %f1508, %f1507;
	setp.eq.f32 	%p70, %f38, 0f7F800000;
	mov.f32 	%f5926, 0f7F800000;
	@%p70 bra 	$L__BB0_45;

	fma.rn.f32 	%f5926, %f38, %f37, %f38;

$L__BB0_45:
	setp.lt.f32 	%p71, %f35, 0f00000000;
	and.pred  	%p3, %p71, %p57;
	setp.eq.f32 	%p73, %f35, 0f00000000;
	@%p73 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_46;

$L__BB0_49:
	add.f32 	%f1513, %f35, %f35;
	selp.f32 	%f5928, %f1513, 0f00000000, %p57;
	bra.uni 	$L__BB0_50;

$L__BB0_46:
	mov.b32 	%r509, %f5926;
	xor.b32  	%r510, %r509, -2147483648;
	mov.b32 	%f1509, %r510;
	selp.f32 	%f5928, %f1509, %f5926, %p3;
	setp.geu.f32 	%p74, %f35, 0f00000000;
	@%p74 bra 	$L__BB0_50;

	cvt.rzi.f32.f32 	%f1511, %f1354;
	setp.eq.f32 	%p75, %f1511, 0f40000000;
	@%p75 bra 	$L__BB0_50;

	mov.f32 	%f5928, 0f7FFFFFFF;

$L__BB0_50:
	add.f32 	%f1514, %f36, 0f40000000;
	mov.b32 	%r511, %f1514;
	setp.lt.s32 	%p77, %r511, 2139095040;
	@%p77 bra 	$L__BB0_55;

	setp.gtu.f32 	%p78, %f36, 0f7F800000;
	@%p78 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_52;

$L__BB0_54:
	add.f32 	%f5928, %f35, 0f40000000;
	bra.uni 	$L__BB0_55;

$L__BB0_52:
	setp.neu.f32 	%p79, %f36, 0f7F800000;
	@%p79 bra 	$L__BB0_55;

	selp.f32 	%f5928, 0fFF800000, 0f7F800000, %p3;

$L__BB0_55:
	mov.f32 	%f5920, 0f00000000;
	mov.f32 	%f1518, 0f3F400000;
	sub.f32 	%f1519, %f1518, %f5928;
	setp.eq.f32 	%p80, %f35, 0f3F800000;
	selp.f32 	%f47, 0fBE800000, %f1519, %p80;
	add.f32 	%f48, %f17, 0fBF000000;
	abs.f32 	%f49, %f48;
	setp.lt.f32 	%p81, %f49, 0f00800000;
	mul.f32 	%f1520, %f49, 0f4B800000;
	selp.f32 	%f1521, %f1520, %f49, %p81;
	selp.f32 	%f1522, 0fC3170000, 0fC2FE0000, %p81;
	mov.b32 	%r512, %f1521;
	and.b32  	%r513, %r512, 8388607;
	or.b32  	%r514, %r513, 1065353216;
	mov.b32 	%f1523, %r514;
	shr.u32 	%r515, %r512, 23;
	cvt.rn.f32.u32 	%f1524, %r515;
	add.f32 	%f1525, %f1522, %f1524;
	setp.gt.f32 	%p82, %f1523, 0f3FB504F3;
	mul.f32 	%f1526, %f1523, 0f3F000000;
	add.f32 	%f1527, %f1525, 0f3F800000;
	selp.f32 	%f1528, %f1527, %f1525, %p82;
	selp.f32 	%f1529, %f1526, %f1523, %p82;
	add.f32 	%f1530, %f1529, 0fBF800000;
	add.f32 	%f1516, %f1529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1515,%f1516;
	// end inline asm
	add.f32 	%f1531, %f1530, %f1530;
	mul.f32 	%f1533, %f1515, %f1531;
	mul.f32 	%f1534, %f1533, %f1533;
	fma.rn.f32 	%f1537, %f1371, %f1534, %f1370;
	fma.rn.f32 	%f1539, %f1537, %f1534, %f1373;
	mul.rn.f32 	%f1540, %f1539, %f1534;
	mul.rn.f32 	%f1541, %f1540, %f1533;
	sub.f32 	%f1542, %f1530, %f1533;
	add.f32 	%f1543, %f1542, %f1542;
	neg.f32 	%f1544, %f1533;
	fma.rn.f32 	%f1545, %f1544, %f1530, %f1543;
	mul.rn.f32 	%f1546, %f1515, %f1545;
	add.f32 	%f1547, %f1541, %f1533;
	sub.f32 	%f1548, %f1533, %f1547;
	add.f32 	%f1549, %f1541, %f1548;
	add.f32 	%f1550, %f1546, %f1549;
	add.f32 	%f1551, %f1547, %f1550;
	sub.f32 	%f1552, %f1547, %f1551;
	add.f32 	%f1553, %f1550, %f1552;
	mul.rn.f32 	%f1555, %f1528, %f1389;
	mul.rn.f32 	%f1557, %f1528, %f1391;
	add.f32 	%f1558, %f1555, %f1551;
	sub.f32 	%f1559, %f1555, %f1558;
	add.f32 	%f1560, %f1551, %f1559;
	add.f32 	%f1561, %f1553, %f1560;
	add.f32 	%f1562, %f1557, %f1561;
	add.f32 	%f1563, %f1558, %f1562;
	sub.f32 	%f1564, %f1558, %f1563;
	add.f32 	%f1565, %f1562, %f1564;
	mul.rn.f32 	%f1566, %f1354, %f1563;
	neg.f32 	%f1567, %f1566;
	fma.rn.f32 	%f1568, %f1354, %f1563, %f1567;
	fma.rn.f32 	%f1569, %f1354, %f1565, %f1568;
	fma.rn.f32 	%f1571, %f5920, %f1563, %f1569;
	add.rn.f32 	%f1572, %f1566, %f1571;
	neg.f32 	%f1573, %f1572;
	add.rn.f32 	%f1574, %f1566, %f1573;
	add.rn.f32 	%f1575, %f1574, %f1571;
	mov.b32 	%r516, %f1572;
	setp.eq.s32 	%p83, %r516, 1118925336;
	add.s32 	%r517, %r516, -1;
	mov.b32 	%f1576, %r517;
	add.f32 	%f1577, %f1575, 0f37000000;
	selp.f32 	%f50, %f1577, %f1575, %p83;
	selp.f32 	%f1578, %f1576, %f1572, %p83;
	mul.rn.f32 	%f1580, %f1578, %f1407;
	cvt.rzi.f32.f32 	%f1581, %f1580;
	abs.f32 	%f1582, %f1581;
	setp.gt.f32 	%p84, %f1582, 0f42FC0000;
	mov.b32 	%r518, %f1581;
	and.b32  	%r519, %r518, -2147483648;
	or.b32  	%r520, %r519, 1123811328;
	mov.b32 	%f1583, %r520;
	selp.f32 	%f1584, %f1583, %f1581, %p84;
	fma.rn.f32 	%f1586, %f1584, %f1413, %f1578;
	fma.rn.f32 	%f1588, %f1584, %f1415, %f1586;
	mul.f32 	%f1589, %f1588, 0f3FB8AA3B;
	add.f32 	%f1590, %f1584, 0f4B40007F;
	mov.b32 	%r521, %f1590;
	shl.b32 	%r522, %r521, 23;
	mov.b32 	%f1591, %r522;
	ex2.approx.ftz.f32 	%f1592, %f1589;
	mul.f32 	%f51, %f1592, %f1591;
	setp.eq.f32 	%p85, %f51, 0f7F800000;
	mov.f32 	%f5929, 0f7F800000;
	@%p85 bra 	$L__BB0_57;

	fma.rn.f32 	%f5929, %f51, %f50, %f51;

$L__BB0_57:
	setp.lt.f32 	%p86, %f48, 0f00000000;
	and.pred  	%p4, %p86, %p57;
	setp.eq.f32 	%p88, %f48, 0f00000000;
	@%p88 bra 	$L__BB0_61;
	bra.uni 	$L__BB0_58;

$L__BB0_61:
	add.f32 	%f1597, %f48, %f48;
	selp.f32 	%f5931, %f1597, 0f00000000, %p57;
	bra.uni 	$L__BB0_62;

$L__BB0_58:
	mov.b32 	%r523, %f5929;
	xor.b32  	%r524, %r523, -2147483648;
	mov.b32 	%f1593, %r524;
	selp.f32 	%f5931, %f1593, %f5929, %p4;
	setp.geu.f32 	%p89, %f48, 0f00000000;
	@%p89 bra 	$L__BB0_62;

	cvt.rzi.f32.f32 	%f1595, %f1354;
	setp.eq.f32 	%p90, %f1595, 0f40000000;
	@%p90 bra 	$L__BB0_62;

	mov.f32 	%f5931, 0f7FFFFFFF;

$L__BB0_62:
	add.f32 	%f1598, %f49, 0f40000000;
	mov.b32 	%r525, %f1598;
	setp.lt.s32 	%p92, %r525, 2139095040;
	@%p92 bra 	$L__BB0_67;

	setp.gtu.f32 	%p93, %f49, 0f7F800000;
	@%p93 bra 	$L__BB0_66;
	bra.uni 	$L__BB0_64;

$L__BB0_66:
	add.f32 	%f5931, %f48, 0f40000000;
	bra.uni 	$L__BB0_67;

$L__BB0_64:
	setp.neu.f32 	%p94, %f49, 0f7F800000;
	@%p94 bra 	$L__BB0_67;

	selp.f32 	%f5931, 0fFF800000, 0f7F800000, %p4;

$L__BB0_67:
	mov.f32 	%f5922, 0f3FC00000;
	mov.f32 	%f5921, 0f00000000;
	mul.f32 	%f1602, %f5931, 0f3F000000;
	setp.eq.f32 	%p95, %f48, 0f3F800000;
	selp.f32 	%f60, 0f3F000000, %f1602, %p95;
	mov.b32 	%r42, %f60;
	neg.f32 	%f1603, %f16;
	div.rn.f32 	%f61, %f1603, %f1326;
	sub.f32 	%f62, %f5922, %f61;
	abs.f32 	%f63, %f62;
	setp.lt.f32 	%p96, %f63, 0f00800000;
	mul.f32 	%f1605, %f63, 0f4B800000;
	selp.f32 	%f1606, %f1605, %f63, %p96;
	selp.f32 	%f1607, 0fC3170000, 0fC2FE0000, %p96;
	mov.b32 	%r526, %f1606;
	and.b32  	%r527, %r526, 8388607;
	or.b32  	%r528, %r527, 1065353216;
	mov.b32 	%f1608, %r528;
	shr.u32 	%r529, %r526, 23;
	cvt.rn.f32.u32 	%f1609, %r529;
	add.f32 	%f1610, %f1607, %f1609;
	setp.gt.f32 	%p97, %f1608, 0f3FB504F3;
	mul.f32 	%f1611, %f1608, 0f3F000000;
	add.f32 	%f1612, %f1610, 0f3F800000;
	selp.f32 	%f1613, %f1612, %f1610, %p97;
	selp.f32 	%f1614, %f1611, %f1608, %p97;
	add.f32 	%f1615, %f1614, 0fBF800000;
	add.f32 	%f1600, %f1614, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1599,%f1600;
	// end inline asm
	add.f32 	%f1616, %f1615, %f1615;
	mul.f32 	%f1618, %f1599, %f1616;
	mul.f32 	%f1619, %f1618, %f1618;
	fma.rn.f32 	%f1622, %f1371, %f1619, %f1370;
	fma.rn.f32 	%f1624, %f1622, %f1619, %f1373;
	mul.rn.f32 	%f1625, %f1624, %f1619;
	mul.rn.f32 	%f1626, %f1625, %f1618;
	sub.f32 	%f1627, %f1615, %f1618;
	add.f32 	%f1628, %f1627, %f1627;
	neg.f32 	%f1629, %f1618;
	fma.rn.f32 	%f1630, %f1629, %f1615, %f1628;
	mul.rn.f32 	%f1631, %f1599, %f1630;
	add.f32 	%f1632, %f1626, %f1618;
	sub.f32 	%f1633, %f1618, %f1632;
	add.f32 	%f1634, %f1626, %f1633;
	add.f32 	%f1635, %f1631, %f1634;
	add.f32 	%f1636, %f1632, %f1635;
	sub.f32 	%f1637, %f1632, %f1636;
	add.f32 	%f1638, %f1635, %f1637;
	mul.rn.f32 	%f1640, %f1613, %f1389;
	mul.rn.f32 	%f1642, %f1613, %f1391;
	add.f32 	%f1643, %f1640, %f1636;
	sub.f32 	%f1644, %f1640, %f1643;
	add.f32 	%f1645, %f1636, %f1644;
	add.f32 	%f1646, %f1638, %f1645;
	add.f32 	%f1647, %f1642, %f1646;
	add.f32 	%f1648, %f1643, %f1647;
	sub.f32 	%f1649, %f1643, %f1648;
	add.f32 	%f1650, %f1647, %f1649;
	mul.rn.f32 	%f1651, %f1354, %f1648;
	neg.f32 	%f1652, %f1651;
	fma.rn.f32 	%f1653, %f1354, %f1648, %f1652;
	fma.rn.f32 	%f1654, %f1354, %f1650, %f1653;
	fma.rn.f32 	%f1656, %f5921, %f1648, %f1654;
	add.rn.f32 	%f1657, %f1651, %f1656;
	neg.f32 	%f1658, %f1657;
	add.rn.f32 	%f1659, %f1651, %f1658;
	add.rn.f32 	%f1660, %f1659, %f1656;
	mov.b32 	%r530, %f1657;
	setp.eq.s32 	%p98, %r530, 1118925336;
	add.s32 	%r531, %r530, -1;
	mov.b32 	%f1661, %r531;
	add.f32 	%f1662, %f1660, 0f37000000;
	selp.f32 	%f64, %f1662, %f1660, %p98;
	selp.f32 	%f1663, %f1661, %f1657, %p98;
	mul.rn.f32 	%f1665, %f1663, %f1407;
	cvt.rzi.f32.f32 	%f1666, %f1665;
	abs.f32 	%f1667, %f1666;
	setp.gt.f32 	%p99, %f1667, 0f42FC0000;
	mov.b32 	%r532, %f1666;
	and.b32  	%r533, %r532, -2147483648;
	or.b32  	%r534, %r533, 1123811328;
	mov.b32 	%f1668, %r534;
	selp.f32 	%f1669, %f1668, %f1666, %p99;
	fma.rn.f32 	%f1671, %f1669, %f1413, %f1663;
	fma.rn.f32 	%f1673, %f1669, %f1415, %f1671;
	mul.f32 	%f1674, %f1673, 0f3FB8AA3B;
	add.f32 	%f1675, %f1669, 0f4B40007F;
	mov.b32 	%r535, %f1675;
	shl.b32 	%r536, %r535, 23;
	mov.b32 	%f1676, %r536;
	ex2.approx.ftz.f32 	%f1677, %f1674;
	mul.f32 	%f65, %f1677, %f1676;
	setp.eq.f32 	%p100, %f65, 0f7F800000;
	mov.f32 	%f5932, 0f7F800000;
	@%p100 bra 	$L__BB0_69;

	fma.rn.f32 	%f5932, %f65, %f64, %f65;

$L__BB0_69:
	setp.lt.f32 	%p101, %f62, 0f00000000;
	and.pred  	%p5, %p101, %p57;
	setp.eq.f32 	%p103, %f62, 0f00000000;
	@%p103 bra 	$L__BB0_73;
	bra.uni 	$L__BB0_70;

$L__BB0_73:
	add.f32 	%f1682, %f62, %f62;
	selp.f32 	%f5934, %f1682, 0f00000000, %p57;
	bra.uni 	$L__BB0_74;

$L__BB0_70:
	mov.b32 	%r537, %f5932;
	xor.b32  	%r538, %r537, -2147483648;
	mov.b32 	%f1678, %r538;
	selp.f32 	%f5934, %f1678, %f5932, %p5;
	setp.geu.f32 	%p104, %f62, 0f00000000;
	@%p104 bra 	$L__BB0_74;

	cvt.rzi.f32.f32 	%f1680, %f1354;
	setp.eq.f32 	%p105, %f1680, 0f40000000;
	@%p105 bra 	$L__BB0_74;

	mov.f32 	%f5934, 0f7FFFFFFF;

$L__BB0_74:
	add.f32 	%f1683, %f63, 0f40000000;
	mov.b32 	%r539, %f1683;
	setp.lt.s32 	%p107, %r539, 2139095040;
	@%p107 bra 	$L__BB0_79;

	setp.gtu.f32 	%p108, %f63, 0f7F800000;
	@%p108 bra 	$L__BB0_78;
	bra.uni 	$L__BB0_76;

$L__BB0_78:
	add.f32 	%f5934, %f62, 0f40000000;
	bra.uni 	$L__BB0_79;

$L__BB0_76:
	setp.neu.f32 	%p109, %f63, 0f7F800000;
	@%p109 bra 	$L__BB0_79;

	selp.f32 	%f5934, 0fFF800000, 0f7F800000, %p5;

$L__BB0_79:
	mov.f32 	%f5897, 0f00000000;
	mul.f32 	%f1687, %f5934, 0f3F000000;
	setp.eq.f32 	%p110, %f62, 0f3F800000;
	selp.f32 	%f74, 0f3F000000, %f1687, %p110;
	add.f32 	%f75, %f61, 0fBF800000;
	abs.f32 	%f76, %f75;
	setp.lt.f32 	%p111, %f76, 0f00800000;
	mul.f32 	%f1688, %f76, 0f4B800000;
	selp.f32 	%f1689, %f1688, %f76, %p111;
	selp.f32 	%f1690, 0fC3170000, 0fC2FE0000, %p111;
	mov.b32 	%r540, %f1689;
	and.b32  	%r541, %r540, 8388607;
	or.b32  	%r542, %r541, 1065353216;
	mov.b32 	%f1691, %r542;
	shr.u32 	%r543, %r540, 23;
	cvt.rn.f32.u32 	%f1692, %r543;
	add.f32 	%f1693, %f1690, %f1692;
	setp.gt.f32 	%p112, %f1691, 0f3FB504F3;
	mul.f32 	%f1694, %f1691, 0f3F000000;
	add.f32 	%f1695, %f1693, 0f3F800000;
	selp.f32 	%f1696, %f1695, %f1693, %p112;
	selp.f32 	%f1697, %f1694, %f1691, %p112;
	add.f32 	%f1698, %f1697, 0fBF800000;
	add.f32 	%f1685, %f1697, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1684,%f1685;
	// end inline asm
	add.f32 	%f1699, %f1698, %f1698;
	mul.f32 	%f1701, %f1684, %f1699;
	mul.f32 	%f1702, %f1701, %f1701;
	fma.rn.f32 	%f1705, %f1371, %f1702, %f1370;
	fma.rn.f32 	%f1707, %f1705, %f1702, %f1373;
	mul.rn.f32 	%f1708, %f1707, %f1702;
	mul.rn.f32 	%f1709, %f1708, %f1701;
	sub.f32 	%f1710, %f1698, %f1701;
	add.f32 	%f1711, %f1710, %f1710;
	neg.f32 	%f1712, %f1701;
	fma.rn.f32 	%f1713, %f1712, %f1698, %f1711;
	mul.rn.f32 	%f1714, %f1684, %f1713;
	add.f32 	%f1715, %f1709, %f1701;
	sub.f32 	%f1716, %f1701, %f1715;
	add.f32 	%f1717, %f1709, %f1716;
	add.f32 	%f1718, %f1714, %f1717;
	add.f32 	%f1719, %f1715, %f1718;
	sub.f32 	%f1720, %f1715, %f1719;
	add.f32 	%f1721, %f1718, %f1720;
	mul.rn.f32 	%f1723, %f1696, %f1389;
	mul.rn.f32 	%f1725, %f1696, %f1391;
	add.f32 	%f1726, %f1723, %f1719;
	sub.f32 	%f1727, %f1723, %f1726;
	add.f32 	%f1728, %f1719, %f1727;
	add.f32 	%f1729, %f1721, %f1728;
	add.f32 	%f1730, %f1725, %f1729;
	add.f32 	%f1731, %f1726, %f1730;
	sub.f32 	%f1732, %f1726, %f1731;
	add.f32 	%f1733, %f1730, %f1732;
	mul.rn.f32 	%f1734, %f1354, %f1731;
	neg.f32 	%f1735, %f1734;
	fma.rn.f32 	%f1736, %f1354, %f1731, %f1735;
	fma.rn.f32 	%f1737, %f1354, %f1733, %f1736;
	fma.rn.f32 	%f1739, %f5897, %f1731, %f1737;
	add.rn.f32 	%f1740, %f1734, %f1739;
	neg.f32 	%f1741, %f1740;
	add.rn.f32 	%f1742, %f1734, %f1741;
	add.rn.f32 	%f1743, %f1742, %f1739;
	mov.b32 	%r544, %f1740;
	setp.eq.s32 	%p113, %r544, 1118925336;
	add.s32 	%r545, %r544, -1;
	mov.b32 	%f1744, %r545;
	add.f32 	%f1745, %f1743, 0f37000000;
	selp.f32 	%f77, %f1745, %f1743, %p113;
	selp.f32 	%f1746, %f1744, %f1740, %p113;
	mul.rn.f32 	%f1748, %f1746, %f1407;
	cvt.rzi.f32.f32 	%f1749, %f1748;
	abs.f32 	%f1750, %f1749;
	setp.gt.f32 	%p114, %f1750, 0f42FC0000;
	mov.b32 	%r546, %f1749;
	and.b32  	%r547, %r546, -2147483648;
	or.b32  	%r548, %r547, 1123811328;
	mov.b32 	%f1751, %r548;
	selp.f32 	%f1752, %f1751, %f1749, %p114;
	fma.rn.f32 	%f1754, %f1752, %f1413, %f1746;
	fma.rn.f32 	%f1756, %f1752, %f1415, %f1754;
	mul.f32 	%f1757, %f1756, 0f3FB8AA3B;
	add.f32 	%f1758, %f1752, 0f4B40007F;
	mov.b32 	%r549, %f1758;
	shl.b32 	%r550, %r549, 23;
	mov.b32 	%f1759, %r550;
	ex2.approx.ftz.f32 	%f1760, %f1757;
	mul.f32 	%f78, %f1760, %f1759;
	setp.eq.f32 	%p115, %f78, 0f7F800000;
	mov.f32 	%f5935, 0f7F800000;
	@%p115 bra 	$L__BB0_81;

	fma.rn.f32 	%f5935, %f78, %f77, %f78;

$L__BB0_81:
	setp.lt.f32 	%p116, %f75, 0f00000000;
	and.pred  	%p6, %p116, %p57;
	setp.eq.f32 	%p118, %f75, 0f00000000;
	@%p118 bra 	$L__BB0_85;
	bra.uni 	$L__BB0_82;

$L__BB0_85:
	add.f32 	%f1765, %f75, %f75;
	selp.f32 	%f5937, %f1765, 0f00000000, %p57;
	bra.uni 	$L__BB0_86;

$L__BB0_82:
	mov.b32 	%r551, %f5935;
	xor.b32  	%r552, %r551, -2147483648;
	mov.b32 	%f1761, %r552;
	selp.f32 	%f5937, %f1761, %f5935, %p6;
	setp.geu.f32 	%p119, %f75, 0f00000000;
	@%p119 bra 	$L__BB0_86;

	cvt.rzi.f32.f32 	%f1763, %f1354;
	setp.eq.f32 	%p120, %f1763, 0f40000000;
	@%p120 bra 	$L__BB0_86;

	mov.f32 	%f5937, 0f7FFFFFFF;

$L__BB0_86:
	add.f32 	%f1766, %f76, 0f40000000;
	mov.b32 	%r553, %f1766;
	setp.lt.s32 	%p122, %r553, 2139095040;
	@%p122 bra 	$L__BB0_91;

	setp.gtu.f32 	%p123, %f76, 0f7F800000;
	@%p123 bra 	$L__BB0_90;
	bra.uni 	$L__BB0_88;

$L__BB0_90:
	add.f32 	%f5937, %f75, 0f40000000;
	bra.uni 	$L__BB0_91;

$L__BB0_88:
	setp.neu.f32 	%p124, %f76, 0f7F800000;
	@%p124 bra 	$L__BB0_91;

	selp.f32 	%f5937, 0fFF800000, 0f7F800000, %p6;

$L__BB0_91:
	mov.f32 	%f5899, 0f3F400000;
	mov.f32 	%f5898, 0f00000000;
	sub.f32 	%f1771, %f5899, %f5937;
	setp.eq.f32 	%p125, %f75, 0f3F800000;
	selp.f32 	%f87, 0fBE800000, %f1771, %p125;
	add.f32 	%f88, %f61, 0fBF000000;
	abs.f32 	%f89, %f88;
	setp.lt.f32 	%p126, %f89, 0f00800000;
	mul.f32 	%f1772, %f89, 0f4B800000;
	selp.f32 	%f1773, %f1772, %f89, %p126;
	selp.f32 	%f1774, 0fC3170000, 0fC2FE0000, %p126;
	mov.b32 	%r554, %f1773;
	and.b32  	%r555, %r554, 8388607;
	or.b32  	%r556, %r555, 1065353216;
	mov.b32 	%f1775, %r556;
	shr.u32 	%r557, %r554, 23;
	cvt.rn.f32.u32 	%f1776, %r557;
	add.f32 	%f1777, %f1774, %f1776;
	setp.gt.f32 	%p127, %f1775, 0f3FB504F3;
	mul.f32 	%f1778, %f1775, 0f3F000000;
	add.f32 	%f1779, %f1777, 0f3F800000;
	selp.f32 	%f1780, %f1779, %f1777, %p127;
	selp.f32 	%f1781, %f1778, %f1775, %p127;
	add.f32 	%f1782, %f1781, 0fBF800000;
	add.f32 	%f1768, %f1781, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1767,%f1768;
	// end inline asm
	add.f32 	%f1783, %f1782, %f1782;
	mul.f32 	%f1785, %f1767, %f1783;
	mul.f32 	%f1786, %f1785, %f1785;
	fma.rn.f32 	%f1789, %f1371, %f1786, %f1370;
	fma.rn.f32 	%f1791, %f1789, %f1786, %f1373;
	mul.rn.f32 	%f1792, %f1791, %f1786;
	mul.rn.f32 	%f1793, %f1792, %f1785;
	sub.f32 	%f1794, %f1782, %f1785;
	add.f32 	%f1795, %f1794, %f1794;
	neg.f32 	%f1796, %f1785;
	fma.rn.f32 	%f1797, %f1796, %f1782, %f1795;
	mul.rn.f32 	%f1798, %f1767, %f1797;
	add.f32 	%f1799, %f1793, %f1785;
	sub.f32 	%f1800, %f1785, %f1799;
	add.f32 	%f1801, %f1793, %f1800;
	add.f32 	%f1802, %f1798, %f1801;
	add.f32 	%f1803, %f1799, %f1802;
	sub.f32 	%f1804, %f1799, %f1803;
	add.f32 	%f1805, %f1802, %f1804;
	mul.rn.f32 	%f1807, %f1780, %f1389;
	mul.rn.f32 	%f1809, %f1780, %f1391;
	add.f32 	%f1810, %f1807, %f1803;
	sub.f32 	%f1811, %f1807, %f1810;
	add.f32 	%f1812, %f1803, %f1811;
	add.f32 	%f1813, %f1805, %f1812;
	add.f32 	%f1814, %f1809, %f1813;
	add.f32 	%f1815, %f1810, %f1814;
	sub.f32 	%f1816, %f1810, %f1815;
	add.f32 	%f1817, %f1814, %f1816;
	mul.rn.f32 	%f1818, %f1354, %f1815;
	neg.f32 	%f1819, %f1818;
	fma.rn.f32 	%f1820, %f1354, %f1815, %f1819;
	fma.rn.f32 	%f1821, %f1354, %f1817, %f1820;
	fma.rn.f32 	%f1823, %f5898, %f1815, %f1821;
	add.rn.f32 	%f1824, %f1818, %f1823;
	neg.f32 	%f1825, %f1824;
	add.rn.f32 	%f1826, %f1818, %f1825;
	add.rn.f32 	%f1827, %f1826, %f1823;
	mov.b32 	%r558, %f1824;
	setp.eq.s32 	%p128, %r558, 1118925336;
	add.s32 	%r559, %r558, -1;
	mov.b32 	%f1828, %r559;
	add.f32 	%f1829, %f1827, 0f37000000;
	selp.f32 	%f90, %f1829, %f1827, %p128;
	selp.f32 	%f1830, %f1828, %f1824, %p128;
	mul.rn.f32 	%f1832, %f1830, %f1407;
	cvt.rzi.f32.f32 	%f1833, %f1832;
	abs.f32 	%f1834, %f1833;
	setp.gt.f32 	%p129, %f1834, 0f42FC0000;
	mov.b32 	%r560, %f1833;
	and.b32  	%r561, %r560, -2147483648;
	or.b32  	%r562, %r561, 1123811328;
	mov.b32 	%f1835, %r562;
	selp.f32 	%f1836, %f1835, %f1833, %p129;
	fma.rn.f32 	%f1838, %f1836, %f1413, %f1830;
	fma.rn.f32 	%f1840, %f1836, %f1415, %f1838;
	mul.f32 	%f1841, %f1840, 0f3FB8AA3B;
	add.f32 	%f1842, %f1836, 0f4B40007F;
	mov.b32 	%r563, %f1842;
	shl.b32 	%r564, %r563, 23;
	mov.b32 	%f1843, %r564;
	ex2.approx.ftz.f32 	%f1844, %f1841;
	mul.f32 	%f91, %f1844, %f1843;
	setp.eq.f32 	%p130, %f91, 0f7F800000;
	mov.f32 	%f5938, 0f7F800000;
	@%p130 bra 	$L__BB0_93;

	fma.rn.f32 	%f5938, %f91, %f90, %f91;

$L__BB0_93:
	setp.lt.f32 	%p131, %f88, 0f00000000;
	and.pred  	%p7, %p131, %p57;
	setp.eq.f32 	%p133, %f88, 0f00000000;
	@%p133 bra 	$L__BB0_97;
	bra.uni 	$L__BB0_94;

$L__BB0_97:
	add.f32 	%f1849, %f88, %f88;
	selp.f32 	%f5940, %f1849, 0f00000000, %p57;
	bra.uni 	$L__BB0_98;

$L__BB0_94:
	mov.b32 	%r565, %f5938;
	xor.b32  	%r566, %r565, -2147483648;
	mov.b32 	%f1845, %r566;
	selp.f32 	%f5940, %f1845, %f5938, %p7;
	setp.geu.f32 	%p134, %f88, 0f00000000;
	@%p134 bra 	$L__BB0_98;

	cvt.rzi.f32.f32 	%f1847, %f1354;
	setp.eq.f32 	%p135, %f1847, 0f40000000;
	@%p135 bra 	$L__BB0_98;

	mov.f32 	%f5940, 0f7FFFFFFF;

$L__BB0_98:
	add.f32 	%f1850, %f89, 0f40000000;
	mov.b32 	%r567, %f1850;
	setp.lt.s32 	%p137, %r567, 2139095040;
	@%p137 bra 	$L__BB0_103;

	setp.gtu.f32 	%p138, %f89, 0f7F800000;
	@%p138 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_100;

$L__BB0_102:
	add.f32 	%f5940, %f88, 0f40000000;
	bra.uni 	$L__BB0_103;

$L__BB0_100:
	setp.neu.f32 	%p139, %f89, 0f7F800000;
	@%p139 bra 	$L__BB0_103;

	selp.f32 	%f5940, 0fFF800000, 0f7F800000, %p7;

$L__BB0_103:
	mov.b32 	%r2111, %f47;
	mov.b32 	%r2110, %f34;
	mov.f32 	%f102, 0f00000000;
	mul.f32 	%f1867, %f5940, 0f3F000000;
	setp.eq.f32 	%p140, %f88, 0f3F800000;
	selp.f32 	%f100, 0f3F000000, %f1867, %p140;
	mov.u64 	%rd60, 0;
	mov.u32 	%r44, 0;
	mov.b32 	%r570, %f87;
	mov.b32 	%r571, %f74;
	max.f32 	%f1868, %f13, 0fCF000000;
	cvt.rzi.s32.f32 	%r572, %f1868;
	add.s32 	%r573, %r572, -2;
	setp.gt.f32 	%p141, %f13, 0f4EFFFFFF;
	selp.b32 	%r574, 2147483645, %r573, %p141;
	setp.num.f32 	%p142, %f13, %f13;
	selp.b32 	%r575, %r574, -2, %p142;
	cvt.rn.f32.s32 	%f1869, %r575;
	mul.f32 	%f1870, %f1869, 0f3E800000;
	cvt.rmi.f32.f32 	%f1871, %f1870;
	setp.gt.f32 	%p143, %f1871, 0f4EFFFFFF;
	max.f32 	%f1872, %f1871, 0fCF000000;
	cvt.rzi.s32.f32 	%r576, %f1872;
	setp.num.f32 	%p144, %f1871, %f1871;
	shl.b32 	%r577, %r576, 2;
	selp.b32 	%r578, -4, %r577, %p143;
	selp.b32 	%r579, %r578, 0, %p144;
	sub.s32 	%r580, %r575, %r579;
	max.f32 	%f1873, %f14, 0fCF000000;
	cvt.rzi.s32.f32 	%r581, %f1873;
	add.s32 	%r582, %r581, -2;
	setp.gt.f32 	%p145, %f14, 0f4EFFFFFF;
	selp.b32 	%r583, 2147483645, %r582, %p145;
	setp.num.f32 	%p146, %f14, %f14;
	selp.b32 	%r584, %r583, -2, %p146;
	cvt.rn.f32.s32 	%f1874, %r584;
	mul.f32 	%f1875, %f1874, 0f3E800000;
	cvt.rmi.f32.f32 	%f1876, %f1875;
	setp.gt.f32 	%p147, %f1876, 0f4EFFFFFF;
	max.f32 	%f1877, %f1876, 0fCF000000;
	cvt.rzi.s32.f32 	%r585, %f1877;
	setp.num.f32 	%p148, %f1876, %f1876;
	shl.b32 	%r586, %r585, 2;
	selp.b32 	%r587, -4, %r586, %p147;
	selp.b32 	%r588, %r587, 0, %p148;
	sub.s32 	%r589, %r584, %r588;
	mul.wide.u32 	%rd561, %r589, 8;
	cvt.u64.u32 	%rd562, %r580;
	add.s64 	%rd563, %rd562, %rd561;
	add.s64 	%rd57, %rd563, 9;
	sub.f32 	%f1878, %f13, %f13;
	setp.gt.f32 	%p149, %f1878, 0f5EFFFFFF;
	max.f32 	%f1879, %f1878, 0fDF000000;
	cvt.rzi.s64.f32 	%rd564, %f1879;
	selp.b64 	%rd565, 9223372036854775807, %rd564, %p149;
	setp.num.f32 	%p150, %f1878, %f1878;
	selp.b64 	%rd566, %rd565, 0, %p150;
	sub.f32 	%f1880, %f14, %f14;
	setp.gt.f32 	%p151, %f1880, 0f5EFFFFFF;
	max.f32 	%f1881, %f1880, 0fDF000000;
	cvt.rzi.s64.f32 	%rd567, %f1881;
	setp.num.f32 	%p152, %f1880, %f1880;
	and.b64  	%rd568, %rd57, 4294967295;
	shl.b64 	%rd569, %rd567, 3;
	selp.b64 	%rd570, -8, %rd569, %p151;
	selp.b64 	%rd571, %rd570, 0, %p152;
	add.s64 	%rd572, %rd571, %rd566;
	add.s64 	%rd573, %rd572, %rd568;
	and.b64  	%rd58, %rd573, 4294967295;
	mul.lo.s64 	%rd574, %rd58, 88;
	mov.u64 	%rd575, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	add.s64 	%rd576, %rd575, %rd574;
	add.s64 	%rd59, %rd576, 808;
	add.u64 	%rd578, %SPL, 32;
	cvta.shared.u64 	%rd579, %rd575;
	ld.shared.u32 	%r590, [%rd576+808];
	st.local.u64 	[%rd578], %rd579;
	st.local.u32 	[%rd578+16], %r42;
	mov.b64 	%rd580, {%r2110, %r2111};
	st.local.u64 	[%rd578+8], %rd580;
	mov.b64 	%rd581, {%r571, %r570};
	shr.u64 	%rd582, %rd581, 32;
	st.local.u32 	[%rd578+24], %rd582;
	st.local.u32 	[%rd578+20], %rd581;
	st.local.f32 	[%rd578+28], %f100;
	mov.b32 	%r591, %f16;
	cvt.u64.u32 	%rd583, %r591;
	mov.b32 	%r592, %f15;
	cvt.u64.u32 	%rd584, %r592;
	bfi.b64 	%rd585, %rd583, %rd584, 32, 32;
	st.local.u64 	[%rd578+32], %rd585;
	cvt.u32.u64 	%r593, %rd573;
	st.local.v2.u32 	[%rd578+40], {%r593, %r590};
	mov.f32 	%f103, %f102;
	mov.f32 	%f104, %f102;
	mov.f32 	%f105, %f102;
	mov.f32 	%f106, %f102;
	mov.f32 	%f107, %f102;
	mov.f32 	%f108, %f102;
	mov.f32 	%f109, %f102;
	mov.f32 	%f110, %f102;
	mov.f32 	%f111, %f102;
	mov.f32 	%f112, %f102;
	mov.f32 	%f113, %f102;
	mov.f32 	%f114, %f102;
	mov.f32 	%f115, %f102;
	mov.f32 	%f116, %f102;
	mov.f32 	%f117, %f102;
	mov.u32 	%r45, %r44;

$L__BB0_104:
	shl.b64 	%rd586, %rd60, 4;
	mov.u64 	%rd587, alloc841;
	cvta.global.u64 	%rd588, %rd587;
	add.s64 	%rd589, %rd588, %rd586;
	setp.eq.s64 	%p153, %rd589, 0;
	@%p153 bra 	$L__BB0_111;

	add.s64 	%rd61, %rd587, %rd586;
	ld.global.nc.u64 	%rd62, [%rd61];
	setp.lt.u64 	%p154, %rd62, 3;
	@%p154 bra 	$L__BB0_107;
	bra.uni 	$L__BB0_106;

$L__BB0_107:
	ld.global.nc.u64 	%rd63, [%rd61+8];
	setp.lt.u64 	%p155, %rd63, 3;
	@%p155 bra 	$L__BB0_109;
	bra.uni 	$L__BB0_108;

$L__BB0_109:
	shl.b64 	%rd592, %rd60, 3;
	mov.u64 	%rd593, alloc844;
	add.s64 	%rd594, %rd593, %rd592;
	ld.global.nc.u64 	%rd595, [%rd594];
	shl.b64 	%rd598, %rd62, 2;
	add.s64 	%rd599, %rd578, 8;
	add.s64 	%rd600, %rd599, %rd598;
	shl.b64 	%rd601, %rd63, 2;
	add.s64 	%rd602, %rd599, %rd601;
	ld.local.f32 	%f1882, [%rd602+12];
	ld.local.f32 	%f1883, [%rd600];
	mul.f32 	%f118, %f1883, %f1882;
	add.s64 	%rd64, %rd595, %rd58;
	mul.lo.s64 	%rd603, %rd64, 88;
	add.s64 	%rd606, %rd579, %rd603;
	setp.eq.s64 	%p156, %rd606, 0;
	@%p156 bra 	$L__BB0_111;

	add.s64 	%rd609, %rd575, %rd603;
	ld.shared.u32 	%r594, [%rd609+64];
	and.b32  	%r595, %r594, 65535;
	or.b32  	%r44, %r595, %r44;
	and.b32  	%r596, %r594, 1;
	cvt.rn.f32.u32 	%f1884, %r596;
	and.b32  	%r597, %r594, 65536;
	setp.eq.s32 	%p157, %r597, 0;
	selp.f32 	%f1885, 0fBF800000, 0f3F800000, %p157;
	mul.f32 	%f1886, %f1885, %f1884;
	setp.neu.f32 	%p158, %f1886, 0f00000000;
	ld.shared.f32 	%f1887, [%rd609+60];
	mul.f32 	%f1888, %f1887, %f1886;
	fma.rn.f32 	%f1889, %f118, %f1888, %f102;
	selp.f32 	%f102, %f1889, %f102, %p158;
	bfe.u32 	%r598, %r594, 1, 1;
	cvt.rn.f32.u32 	%f1890, %r598;
	and.b32  	%r599, %r594, 131072;
	setp.eq.s32 	%p159, %r599, 0;
	selp.f32 	%f1891, 0fBF800000, 0f3F800000, %p159;
	mul.f32 	%f1892, %f1891, %f1890;
	setp.neu.f32 	%p160, %f1892, 0f00000000;
	mul.f32 	%f1893, %f1887, %f1892;
	fma.rn.f32 	%f1894, %f118, %f1893, %f103;
	selp.f32 	%f103, %f1894, %f103, %p160;
	bfe.u32 	%r600, %r594, 2, 1;
	cvt.rn.f32.u32 	%f1895, %r600;
	and.b32  	%r601, %r594, 262144;
	setp.eq.s32 	%p161, %r601, 0;
	selp.f32 	%f1896, 0fBF800000, 0f3F800000, %p161;
	mul.f32 	%f1897, %f1896, %f1895;
	setp.neu.f32 	%p162, %f1897, 0f00000000;
	mul.f32 	%f1898, %f1887, %f1897;
	fma.rn.f32 	%f1899, %f118, %f1898, %f104;
	selp.f32 	%f104, %f1899, %f104, %p162;
	bfe.u32 	%r602, %r594, 3, 1;
	cvt.rn.f32.u32 	%f1900, %r602;
	and.b32  	%r603, %r594, 524288;
	setp.eq.s32 	%p163, %r603, 0;
	selp.f32 	%f1901, 0fBF800000, 0f3F800000, %p163;
	mul.f32 	%f1902, %f1901, %f1900;
	setp.neu.f32 	%p164, %f1902, 0f00000000;
	mul.f32 	%f1903, %f1887, %f1902;
	fma.rn.f32 	%f1904, %f118, %f1903, %f105;
	selp.f32 	%f105, %f1904, %f105, %p164;
	bfe.u32 	%r604, %r594, 4, 1;
	cvt.rn.f32.u32 	%f1905, %r604;
	and.b32  	%r605, %r594, 1048576;
	setp.eq.s32 	%p165, %r605, 0;
	selp.f32 	%f1906, 0fBF800000, 0f3F800000, %p165;
	mul.f32 	%f1907, %f1906, %f1905;
	setp.neu.f32 	%p166, %f1907, 0f00000000;
	mul.f32 	%f1908, %f1887, %f1907;
	fma.rn.f32 	%f1909, %f118, %f1908, %f106;
	selp.f32 	%f106, %f1909, %f106, %p166;
	bfe.u32 	%r606, %r594, 5, 1;
	cvt.rn.f32.u32 	%f1910, %r606;
	and.b32  	%r607, %r594, 2097152;
	setp.eq.s32 	%p167, %r607, 0;
	selp.f32 	%f1911, 0fBF800000, 0f3F800000, %p167;
	mul.f32 	%f1912, %f1911, %f1910;
	setp.neu.f32 	%p168, %f1912, 0f00000000;
	mul.f32 	%f1913, %f1887, %f1912;
	fma.rn.f32 	%f1914, %f118, %f1913, %f107;
	selp.f32 	%f107, %f1914, %f107, %p168;
	bfe.u32 	%r608, %r594, 6, 1;
	cvt.rn.f32.u32 	%f1915, %r608;
	and.b32  	%r609, %r594, 4194304;
	setp.eq.s32 	%p169, %r609, 0;
	selp.f32 	%f1916, 0fBF800000, 0f3F800000, %p169;
	mul.f32 	%f1917, %f1916, %f1915;
	setp.neu.f32 	%p170, %f1917, 0f00000000;
	mul.f32 	%f1918, %f1887, %f1917;
	fma.rn.f32 	%f1919, %f118, %f1918, %f108;
	selp.f32 	%f108, %f1919, %f108, %p170;
	bfe.u32 	%r610, %r594, 7, 1;
	cvt.rn.f32.u32 	%f1920, %r610;
	and.b32  	%r611, %r594, 8388608;
	setp.eq.s32 	%p171, %r611, 0;
	selp.f32 	%f1921, 0fBF800000, 0f3F800000, %p171;
	mul.f32 	%f1922, %f1921, %f1920;
	setp.neu.f32 	%p172, %f1922, 0f00000000;
	mul.f32 	%f1923, %f1887, %f1922;
	fma.rn.f32 	%f1924, %f118, %f1923, %f109;
	selp.f32 	%f109, %f1924, %f109, %p172;
	bfe.u32 	%r612, %r594, 8, 1;
	cvt.rn.f32.u32 	%f1925, %r612;
	and.b32  	%r613, %r594, 16777216;
	setp.eq.s32 	%p173, %r613, 0;
	selp.f32 	%f1926, 0fBF800000, 0f3F800000, %p173;
	mul.f32 	%f1927, %f1926, %f1925;
	setp.neu.f32 	%p174, %f1927, 0f00000000;
	mul.f32 	%f1928, %f1887, %f1927;
	fma.rn.f32 	%f1929, %f118, %f1928, %f110;
	selp.f32 	%f110, %f1929, %f110, %p174;
	bfe.u32 	%r614, %r594, 9, 1;
	cvt.rn.f32.u32 	%f1930, %r614;
	and.b32  	%r615, %r594, 33554432;
	setp.eq.s32 	%p175, %r615, 0;
	selp.f32 	%f1931, 0fBF800000, 0f3F800000, %p175;
	mul.f32 	%f1932, %f1931, %f1930;
	setp.neu.f32 	%p176, %f1932, 0f00000000;
	mul.f32 	%f1933, %f1887, %f1932;
	fma.rn.f32 	%f1934, %f118, %f1933, %f111;
	selp.f32 	%f111, %f1934, %f111, %p176;
	bfe.u32 	%r616, %r594, 10, 1;
	cvt.rn.f32.u32 	%f1935, %r616;
	and.b32  	%r617, %r594, 67108864;
	setp.eq.s32 	%p177, %r617, 0;
	selp.f32 	%f1936, 0fBF800000, 0f3F800000, %p177;
	mul.f32 	%f1937, %f1936, %f1935;
	setp.neu.f32 	%p178, %f1937, 0f00000000;
	mul.f32 	%f1938, %f1887, %f1937;
	fma.rn.f32 	%f1939, %f118, %f1938, %f112;
	selp.f32 	%f112, %f1939, %f112, %p178;
	bfe.u32 	%r618, %r594, 11, 1;
	cvt.rn.f32.u32 	%f1940, %r618;
	and.b32  	%r619, %r594, 134217728;
	setp.eq.s32 	%p179, %r619, 0;
	selp.f32 	%f1941, 0fBF800000, 0f3F800000, %p179;
	mul.f32 	%f1942, %f1941, %f1940;
	setp.neu.f32 	%p180, %f1942, 0f00000000;
	mul.f32 	%f1943, %f1887, %f1942;
	fma.rn.f32 	%f1944, %f118, %f1943, %f113;
	selp.f32 	%f113, %f1944, %f113, %p180;
	bfe.u32 	%r620, %r594, 12, 1;
	cvt.rn.f32.u32 	%f1945, %r620;
	and.b32  	%r621, %r594, 268435456;
	setp.eq.s32 	%p181, %r621, 0;
	selp.f32 	%f1946, 0fBF800000, 0f3F800000, %p181;
	mul.f32 	%f1947, %f1946, %f1945;
	setp.neu.f32 	%p182, %f1947, 0f00000000;
	mul.f32 	%f1948, %f1887, %f1947;
	fma.rn.f32 	%f1949, %f118, %f1948, %f114;
	selp.f32 	%f114, %f1949, %f114, %p182;
	bfe.u32 	%r622, %r594, 13, 1;
	cvt.rn.f32.u32 	%f1950, %r622;
	and.b32  	%r623, %r594, 536870912;
	setp.eq.s32 	%p183, %r623, 0;
	selp.f32 	%f1951, 0fBF800000, 0f3F800000, %p183;
	mul.f32 	%f1952, %f1951, %f1950;
	setp.neu.f32 	%p184, %f1952, 0f00000000;
	mul.f32 	%f1953, %f1887, %f1952;
	fma.rn.f32 	%f1954, %f118, %f1953, %f115;
	selp.f32 	%f115, %f1954, %f115, %p184;
	bfe.u32 	%r624, %r594, 14, 1;
	cvt.rn.f32.u32 	%f1955, %r624;
	and.b32  	%r625, %r594, 1073741824;
	setp.eq.s32 	%p185, %r625, 0;
	selp.f32 	%f1956, 0fBF800000, 0f3F800000, %p185;
	mul.f32 	%f1957, %f1956, %f1955;
	setp.neu.f32 	%p186, %f1957, 0f00000000;
	mul.f32 	%f1958, %f1887, %f1957;
	fma.rn.f32 	%f1959, %f118, %f1958, %f116;
	selp.f32 	%f116, %f1959, %f116, %p186;
	bfe.u32 	%r626, %r594, 15, 1;
	cvt.rn.f32.u32 	%f1960, %r626;
	setp.gt.s32 	%p187, %r594, -1;
	selp.f32 	%f1961, 0fBF800000, 0f3F800000, %p187;
	mul.f32 	%f1962, %f1961, %f1960;
	setp.neu.f32 	%p188, %f1962, 0f00000000;
	mul.f32 	%f1963, %f1887, %f1962;
	fma.rn.f32 	%f1964, %f118, %f1963, %f117;
	selp.f32 	%f117, %f1964, %f117, %p188;
	add.s64 	%rd60, %rd60, 1;
	add.s32 	%r45, %r45, 1;
	setp.lt.u32 	%p189, %r45, 9;
	@%p189 bra 	$L__BB0_104;

$L__BB0_111:
	setp.ge.f32 	%p190, %f102, 0f00000000;
	mov.f32 	%f323, 0f00000000;
	and.b32  	%r630, %r44, 65535;
	selp.u32 	%r631, -1, 0, %p190;
	bfi.b32 	%r632, %r631, %r630, 16, 1;
	setp.ge.f32 	%p191, %f103, 0f00000000;
	selp.u32 	%r633, -1, 0, %p191;
	bfi.b32 	%r634, %r633, %r632, 17, 1;
	setp.ge.f32 	%p192, %f104, 0f00000000;
	selp.u32 	%r635, -1, 0, %p192;
	bfi.b32 	%r636, %r635, %r634, 18, 1;
	setp.ge.f32 	%p193, %f105, 0f00000000;
	setp.ge.f32 	%p194, %f106, 0f00000000;
	setp.ge.f32 	%p195, %f107, 0f00000000;
	setp.ge.f32 	%p196, %f108, 0f00000000;
	setp.ge.f32 	%p197, %f109, 0f00000000;
	setp.ge.f32 	%p198, %f110, 0f00000000;
	setp.ge.f32 	%p199, %f111, 0f00000000;
	setp.ge.f32 	%p200, %f112, 0f00000000;
	setp.ge.f32 	%p201, %f113, 0f00000000;
	setp.ge.f32 	%p202, %f114, 0f00000000;
	setp.ge.f32 	%p203, %f115, 0f00000000;
	setp.ge.f32 	%p204, %f116, 0f00000000;
	setp.ge.f32 	%p205, %f117, 0f00000000;
	selp.u32 	%r637, -1, 0, %p205;
	selp.u32 	%r638, -1, 0, %p193;
	bfi.b32 	%r639, %r638, %r636, 19, 1;
	selp.u32 	%r640, -1, 0, %p194;
	bfi.b32 	%r641, %r640, %r639, 20, 1;
	selp.u32 	%r642, -1, 0, %p195;
	bfi.b32 	%r643, %r642, %r641, 21, 1;
	selp.u32 	%r644, -1, 0, %p196;
	bfi.b32 	%r645, %r644, %r643, 22, 1;
	selp.u32 	%r646, -1, 0, %p197;
	bfi.b32 	%r647, %r646, %r645, 23, 1;
	selp.u32 	%r648, -1, 0, %p198;
	bfi.b32 	%r649, %r648, %r647, 24, 1;
	selp.u32 	%r650, -1, 0, %p199;
	bfi.b32 	%r651, %r650, %r649, 25, 1;
	selp.u32 	%r652, -1, 0, %p200;
	bfi.b32 	%r653, %r652, %r651, 26, 1;
	selp.u32 	%r654, -1, 0, %p201;
	bfi.b32 	%r655, %r654, %r653, 27, 1;
	selp.u32 	%r656, -1, 0, %p202;
	bfi.b32 	%r657, %r656, %r655, 28, 1;
	selp.u32 	%r658, -1, 0, %p203;
	bfi.b32 	%r659, %r658, %r657, 29, 1;
	selp.u32 	%r660, -1, 0, %p204;
	bfi.b32 	%r661, %r660, %r659, 30, 1;
	bfi.b32 	%r49, %r637, %r661, 31, 1;
	mov.u32 	%r118, 0;
	setp.eq.s64 	%p206, %rd588, 0;
	mov.f32 	%f6039, %f323;
	mov.f32 	%f6040, %f323;
	mov.f32 	%f6041, %f323;
	mov.f32 	%f6042, %f323;
	mov.f32 	%f6043, %f323;
	mov.f32 	%f6044, %f323;
	mov.f32 	%f6045, %f323;
	mov.f32 	%f6046, %f323;
	mov.f32 	%f6047, %f323;
	mov.u32 	%r2151, %r118;
	mov.u32 	%r2152, %r118;
	mov.u32 	%r2153, %r118;
	@%p206 bra 	$L__BB0_139;

	fma.rn.f32 	%f151, %f1326, 0f40000000, %f15;
	fma.rn.f32 	%f152, %f1326, 0f40000000, %f16;
	ld.shared.u32 	%r50, [%rd59+840];
	cvt.u16.u32 	%rs11, %r50;
	setp.eq.s16 	%p207, %rs11, 0;
	mov.u32 	%r2151, 0;
	mov.f32 	%f6039, 0f00000000;
	mov.f32 	%f6040, %f6039;
	mov.f32 	%f6041, %f6039;
	mov.f32 	%f6043, %f6039;
	mov.f32 	%f6044, %f6039;
	mov.f32 	%f6047, %f6039;
	mov.u32 	%r2152, %r2151;
	mov.u32 	%r2153, %r2151;
	@%p207 bra 	$L__BB0_114;

	mul.f32 	%f1980, %f60, %f100;
	ld.shared.u32 	%r665, [%rd59+848];
	add.s32 	%r666, %r665, 16;
	and.b32  	%r667, %r666, 31;
	mov.u32 	%r668, 1;
	shl.b32 	%r669, %r668, %r667;
	xor.b32  	%r670, %r50, %r49;
	and.b32  	%r671, %r669, %r670;
	setp.eq.s32 	%p208, %r671, 0;
	selp.f32 	%f1981, 0f3F800000, 0fBF800000, %p208;
	ld.shared.f32 	%f1982, [%rd59+836];
	mul.f32 	%f1983, %f1982, %f1981;
	mul.f32 	%f1984, %f1980, %f1983;
	add.f32 	%f1985, %f1984, 0f00000000;
	mov.b32 	%r2151, %f1985;
	fma.rn.f32 	%f1986, %f151, %f1984, 0f00000000;
	mov.b32 	%r2152, %f1986;
	fma.rn.f32 	%f1987, %f152, %f1984, 0f00000000;
	mov.b32 	%r2153, %f1987;
	mul.f32 	%f1988, %f151, %f151;
	mul.f32 	%f1989, %f151, %f152;
	mul.f32 	%f1990, %f152, %f152;
	add.f32 	%f6039, %f1980, 0f00000000;
	fma.rn.f32 	%f6040, %f151, %f1980, 0f00000000;
	fma.rn.f32 	%f6041, %f152, %f1980, 0f00000000;
	fma.rn.f32 	%f6043, %f1988, %f1980, 0f00000000;
	fma.rn.f32 	%f6044, %f1989, %f1980, 0f00000000;
	fma.rn.f32 	%f6047, %f1990, %f1980, 0f00000000;

$L__BB0_114:
	setp.eq.s64 	%p209, %rd588, -16;
	mov.f32 	%f6042, %f6040;
	mov.f32 	%f6045, %f6041;
	mov.f32 	%f6046, %f6044;
	@%p209 bra 	$L__BB0_139;

	mul.f32 	%f165, %f1326, 0f00000000;
	add.f32 	%f166, %f16, %f165;
	ld.shared.u32 	%r57, [%rd59+-568];
	cvt.u16.u32 	%rs12, %r57;
	setp.eq.s16 	%p210, %rs12, 0;
	@%p210 bra 	$L__BB0_117;

	mul.f32 	%f1991, %f60, %f74;
	ld.shared.u32 	%r672, [%rd59+-560];
	add.s32 	%r673, %r672, 16;
	and.b32  	%r674, %r673, 31;
	mov.u32 	%r675, 1;
	shl.b32 	%r676, %r675, %r674;
	xor.b32  	%r677, %r57, %r49;
	and.b32  	%r678, %r676, %r677;
	setp.eq.s32 	%p211, %r678, 0;
	selp.f32 	%f1992, 0f3F800000, 0fBF800000, %p211;
	ld.shared.f32 	%f1993, [%rd59+-572];
	mul.f32 	%f1994, %f1993, %f1992;
	mul.f32 	%f1995, %f1991, %f1994;
	mov.b32 	%f1996, %r2151;
	add.f32 	%f1997, %f1996, %f1995;
	mov.b32 	%r2151, %f1997;
	mov.b32 	%f1998, %r2152;
	fma.rn.f32 	%f1999, %f151, %f1995, %f1998;
	mov.b32 	%r2152, %f1999;
	mov.b32 	%f2000, %r2153;
	fma.rn.f32 	%f2001, %f166, %f1995, %f2000;
	mov.b32 	%r2153, %f2001;
	mul.f32 	%f2002, %f151, %f151;
	mul.f32 	%f2003, %f151, %f166;
	mul.f32 	%f2004, %f166, %f166;
	add.f32 	%f6039, %f6039, %f1991;
	fma.rn.f32 	%f6040, %f151, %f1991, %f6040;
	fma.rn.f32 	%f6041, %f166, %f1991, %f6041;
	fma.rn.f32 	%f6043, %f2002, %f1991, %f6043;
	fma.rn.f32 	%f6044, %f2003, %f1991, %f6044;
	fma.rn.f32 	%f6047, %f2004, %f1991, %f6047;

$L__BB0_117:
	setp.eq.s64 	%p212, %rd588, -32;
	mov.f32 	%f6042, %f6040;
	mov.f32 	%f6045, %f6041;
	mov.f32 	%f6046, %f6044;
	@%p212 bra 	$L__BB0_139;

	add.f32 	%f182, %f16, %f1326;
	ld.shared.u32 	%r64, [%rd59+136];
	cvt.u16.u32 	%rs13, %r64;
	setp.eq.s16 	%p213, %rs13, 0;
	mov.f32 	%f6042, %f6040;
	mov.f32 	%f6045, %f6041;
	mov.f32 	%f6046, %f6044;
	@%p213 bra 	$L__BB0_120;

	mul.f32 	%f2005, %f60, %f87;
	ld.shared.u32 	%r679, [%rd59+144];
	add.s32 	%r680, %r679, 16;
	and.b32  	%r681, %r680, 31;
	mov.u32 	%r682, 1;
	shl.b32 	%r683, %r682, %r681;
	xor.b32  	%r684, %r64, %r49;
	and.b32  	%r685, %r683, %r684;
	setp.eq.s32 	%p214, %r685, 0;
	selp.f32 	%f2006, 0f3F800000, 0fBF800000, %p214;
	ld.shared.f32 	%f2007, [%rd59+132];
	mul.f32 	%f2008, %f2007, %f2006;
	mul.f32 	%f2009, %f2005, %f2008;
	mov.b32 	%f2010, %r2151;
	add.f32 	%f2011, %f2010, %f2009;
	mov.b32 	%r2151, %f2011;
	mov.b32 	%f2012, %r2152;
	fma.rn.f32 	%f2013, %f151, %f2009, %f2012;
	mov.b32 	%r2152, %f2013;
	mov.b32 	%f2014, %r2153;
	fma.rn.f32 	%f2015, %f182, %f2009, %f2014;
	mov.b32 	%r2153, %f2015;
	mul.f32 	%f2016, %f151, %f151;
	mul.f32 	%f2017, %f151, %f182;
	mul.f32 	%f2018, %f182, %f182;
	add.f32 	%f6039, %f6039, %f2005;
	fma.rn.f32 	%f184, %f151, %f2005, %f6040;
	fma.rn.f32 	%f185, %f182, %f2005, %f6041;
	fma.rn.f32 	%f6042, %f151, %f2005, %f6040;
	fma.rn.f32 	%f6043, %f2016, %f2005, %f6043;
	fma.rn.f32 	%f188, %f2017, %f2005, %f6044;
	fma.rn.f32 	%f6045, %f182, %f2005, %f6041;
	fma.rn.f32 	%f6046, %f2017, %f2005, %f6044;
	fma.rn.f32 	%f6047, %f2018, %f2005, %f6047;
	mov.f32 	%f6040, %f184;
	mov.f32 	%f6041, %f185;
	mov.f32 	%f6044, %f188;

$L__BB0_120:
	setp.eq.s64 	%p215, %rd588, -48;
	@%p215 bra 	$L__BB0_139;

	add.f32 	%f201, %f15, %f165;
	ld.shared.u32 	%r71, [%rd59+664];
	cvt.u16.u32 	%rs14, %r71;
	setp.eq.s16 	%p216, %rs14, 0;
	@%p216 bra 	$L__BB0_123;

	mul.f32 	%f2019, %f100, %f34;
	ld.shared.u32 	%r686, [%rd59+672];
	add.s32 	%r687, %r686, 16;
	and.b32  	%r688, %r687, 31;
	mov.u32 	%r689, 1;
	shl.b32 	%r690, %r689, %r688;
	xor.b32  	%r691, %r71, %r49;
	and.b32  	%r692, %r690, %r691;
	setp.eq.s32 	%p217, %r692, 0;
	selp.f32 	%f2020, 0f3F800000, 0fBF800000, %p217;
	ld.shared.f32 	%f2021, [%rd59+660];
	mul.f32 	%f2022, %f2021, %f2020;
	mul.f32 	%f2023, %f2019, %f2022;
	mov.b32 	%f2024, %r2151;
	add.f32 	%f2025, %f2024, %f2023;
	mov.b32 	%r2151, %f2025;
	mov.b32 	%f2026, %r2152;
	fma.rn.f32 	%f2027, %f201, %f2023, %f2026;
	mov.b32 	%r2152, %f2027;
	mov.b32 	%f2028, %r2153;
	fma.rn.f32 	%f2029, %f152, %f2023, %f2028;
	mov.b32 	%r2153, %f2029;
	mul.f32 	%f2030, %f201, %f201;
	mul.f32 	%f2031, %f201, %f152;
	mul.f32 	%f2032, %f152, %f152;
	add.f32 	%f6039, %f6039, %f2019;
	fma.rn.f32 	%f6040, %f201, %f2019, %f6040;
	fma.rn.f32 	%f6041, %f152, %f2019, %f6041;
	fma.rn.f32 	%f6042, %f201, %f2019, %f6042;
	fma.rn.f32 	%f6043, %f2030, %f2019, %f6043;
	fma.rn.f32 	%f6044, %f2031, %f2019, %f6044;
	fma.rn.f32 	%f6045, %f152, %f2019, %f6045;
	fma.rn.f32 	%f6046, %f2031, %f2019, %f6046;
	fma.rn.f32 	%f6047, %f2032, %f2019, %f6047;

$L__BB0_123:
	setp.eq.s64 	%p218, %rd588, -64;
	@%p218 bra 	$L__BB0_139;

	add.s64 	%rd623, %rd579, %rd574;
	setp.eq.s64 	%p219, %rd623, 0;
	@%p219 bra 	$L__BB0_139;

	ld.shared.u32 	%r78, [%rd59+-744];
	cvt.u16.u32 	%rs15, %r78;
	setp.eq.s16 	%p220, %rs15, 0;
	@%p220 bra 	$L__BB0_127;

	mul.f32 	%f2033, %f34, %f74;
	ld.shared.u32 	%r693, [%rd59+-736];
	add.s32 	%r694, %r693, 16;
	and.b32  	%r695, %r694, 31;
	mov.u32 	%r696, 1;
	shl.b32 	%r697, %r696, %r695;
	xor.b32  	%r698, %r78, %r49;
	and.b32  	%r699, %r697, %r698;
	setp.eq.s32 	%p221, %r699, 0;
	selp.f32 	%f2034, 0f3F800000, 0fBF800000, %p221;
	ld.shared.f32 	%f2035, [%rd59+-748];
	mul.f32 	%f2036, %f2035, %f2034;
	mul.f32 	%f2037, %f2033, %f2036;
	mov.b32 	%f2038, %r2151;
	add.f32 	%f2039, %f2038, %f2037;
	mov.b32 	%r2151, %f2039;
	mov.b32 	%f2040, %r2152;
	fma.rn.f32 	%f2041, %f201, %f2037, %f2040;
	mov.b32 	%r2152, %f2041;
	mov.b32 	%f2042, %r2153;
	fma.rn.f32 	%f2043, %f166, %f2037, %f2042;
	mov.b32 	%r2153, %f2043;
	mul.f32 	%f2044, %f201, %f201;
	mul.f32 	%f2045, %f201, %f166;
	mul.f32 	%f2046, %f166, %f166;
	add.f32 	%f6039, %f6039, %f2033;
	fma.rn.f32 	%f6040, %f201, %f2033, %f6040;
	fma.rn.f32 	%f6041, %f166, %f2033, %f6041;
	fma.rn.f32 	%f6042, %f201, %f2033, %f6042;
	fma.rn.f32 	%f6043, %f2044, %f2033, %f6043;
	fma.rn.f32 	%f6044, %f2045, %f2033, %f6044;
	fma.rn.f32 	%f6045, %f166, %f2033, %f6045;
	fma.rn.f32 	%f6046, %f2045, %f2033, %f6046;
	fma.rn.f32 	%f6047, %f2046, %f2033, %f6047;

$L__BB0_127:
	setp.eq.s64 	%p222, %rd588, -80;
	@%p222 bra 	$L__BB0_139;

	ld.shared.u32 	%r85, [%rd59+-40];
	cvt.u16.u32 	%rs16, %r85;
	setp.eq.s16 	%p223, %rs16, 0;
	@%p223 bra 	$L__BB0_130;

	mul.f32 	%f2047, %f87, %f34;
	ld.shared.u32 	%r700, [%rd59+-32];
	add.s32 	%r701, %r700, 16;
	and.b32  	%r702, %r701, 31;
	mov.u32 	%r703, 1;
	shl.b32 	%r704, %r703, %r702;
	xor.b32  	%r705, %r85, %r49;
	and.b32  	%r706, %r704, %r705;
	setp.eq.s32 	%p224, %r706, 0;
	selp.f32 	%f2048, 0f3F800000, 0fBF800000, %p224;
	ld.shared.f32 	%f2049, [%rd59+-44];
	mul.f32 	%f2050, %f2049, %f2048;
	mul.f32 	%f2051, %f2047, %f2050;
	mov.b32 	%f2052, %r2151;
	add.f32 	%f2053, %f2052, %f2051;
	mov.b32 	%r2151, %f2053;
	mov.b32 	%f2054, %r2152;
	fma.rn.f32 	%f2055, %f201, %f2051, %f2054;
	mov.b32 	%r2152, %f2055;
	mov.b32 	%f2056, %r2153;
	fma.rn.f32 	%f2057, %f182, %f2051, %f2056;
	mov.b32 	%r2153, %f2057;
	mul.f32 	%f2058, %f201, %f201;
	mul.f32 	%f2059, %f201, %f182;
	mul.f32 	%f2060, %f182, %f182;
	add.f32 	%f6039, %f6039, %f2047;
	fma.rn.f32 	%f6040, %f201, %f2047, %f6040;
	fma.rn.f32 	%f6041, %f182, %f2047, %f6041;
	fma.rn.f32 	%f6042, %f201, %f2047, %f6042;
	fma.rn.f32 	%f6043, %f2058, %f2047, %f6043;
	fma.rn.f32 	%f6044, %f2059, %f2047, %f6044;
	fma.rn.f32 	%f6045, %f182, %f2047, %f6045;
	fma.rn.f32 	%f6046, %f2059, %f2047, %f6046;
	fma.rn.f32 	%f6047, %f2060, %f2047, %f6047;

$L__BB0_130:
	setp.eq.s64 	%p225, %rd588, -96;
	@%p225 bra 	$L__BB0_139;

	add.f32 	%f256, %f15, %f1326;
	ld.shared.u32 	%r92, [%rd59+752];
	cvt.u16.u32 	%rs17, %r92;
	setp.eq.s16 	%p226, %rs17, 0;
	@%p226 bra 	$L__BB0_133;

	mul.f32 	%f2061, %f47, %f100;
	ld.shared.u32 	%r707, [%rd59+760];
	add.s32 	%r708, %r707, 16;
	and.b32  	%r709, %r708, 31;
	mov.u32 	%r710, 1;
	shl.b32 	%r711, %r710, %r709;
	xor.b32  	%r712, %r92, %r49;
	and.b32  	%r713, %r711, %r712;
	setp.eq.s32 	%p227, %r713, 0;
	selp.f32 	%f2062, 0f3F800000, 0fBF800000, %p227;
	ld.shared.f32 	%f2063, [%rd59+748];
	mul.f32 	%f2064, %f2063, %f2062;
	mul.f32 	%f2065, %f2061, %f2064;
	mov.b32 	%f2066, %r2151;
	add.f32 	%f2067, %f2066, %f2065;
	mov.b32 	%r2151, %f2067;
	mov.b32 	%f2068, %r2152;
	fma.rn.f32 	%f2069, %f256, %f2065, %f2068;
	mov.b32 	%r2152, %f2069;
	mov.b32 	%f2070, %r2153;
	fma.rn.f32 	%f2071, %f152, %f2065, %f2070;
	mov.b32 	%r2153, %f2071;
	mul.f32 	%f2072, %f256, %f256;
	mul.f32 	%f2073, %f256, %f152;
	mul.f32 	%f2074, %f152, %f152;
	add.f32 	%f6039, %f6039, %f2061;
	fma.rn.f32 	%f6040, %f256, %f2061, %f6040;
	fma.rn.f32 	%f6041, %f152, %f2061, %f6041;
	fma.rn.f32 	%f6042, %f256, %f2061, %f6042;
	fma.rn.f32 	%f6043, %f2072, %f2061, %f6043;
	fma.rn.f32 	%f6044, %f2073, %f2061, %f6044;
	fma.rn.f32 	%f6045, %f152, %f2061, %f6045;
	fma.rn.f32 	%f6046, %f2073, %f2061, %f6046;
	fma.rn.f32 	%f6047, %f2074, %f2061, %f6047;

$L__BB0_133:
	setp.eq.s64 	%p228, %rd588, -112;
	@%p228 bra 	$L__BB0_139;

	ld.shared.u32 	%r99, [%rd59+-656];
	cvt.u16.u32 	%rs18, %r99;
	setp.eq.s16 	%p229, %rs18, 0;
	@%p229 bra 	$L__BB0_136;

	mul.f32 	%f2075, %f47, %f74;
	ld.shared.u32 	%r714, [%rd59+-648];
	add.s32 	%r715, %r714, 16;
	and.b32  	%r716, %r715, 31;
	mov.u32 	%r717, 1;
	shl.b32 	%r718, %r717, %r716;
	xor.b32  	%r719, %r99, %r49;
	and.b32  	%r720, %r718, %r719;
	setp.eq.s32 	%p230, %r720, 0;
	selp.f32 	%f2076, 0f3F800000, 0fBF800000, %p230;
	ld.shared.f32 	%f2077, [%rd59+-660];
	mul.f32 	%f2078, %f2077, %f2076;
	mul.f32 	%f2079, %f2075, %f2078;
	mov.b32 	%f2080, %r2151;
	add.f32 	%f2081, %f2080, %f2079;
	mov.b32 	%r2151, %f2081;
	mov.b32 	%f2082, %r2152;
	fma.rn.f32 	%f2083, %f256, %f2079, %f2082;
	mov.b32 	%r2152, %f2083;
	mov.b32 	%f2084, %r2153;
	fma.rn.f32 	%f2085, %f166, %f2079, %f2084;
	mov.b32 	%r2153, %f2085;
	mul.f32 	%f2086, %f256, %f256;
	mul.f32 	%f2087, %f256, %f166;
	mul.f32 	%f2088, %f166, %f166;
	add.f32 	%f6039, %f6039, %f2075;
	fma.rn.f32 	%f6040, %f256, %f2075, %f6040;
	fma.rn.f32 	%f6041, %f166, %f2075, %f6041;
	fma.rn.f32 	%f6042, %f256, %f2075, %f6042;
	fma.rn.f32 	%f6043, %f2086, %f2075, %f6043;
	fma.rn.f32 	%f6044, %f2087, %f2075, %f6044;
	fma.rn.f32 	%f6045, %f166, %f2075, %f6045;
	fma.rn.f32 	%f6046, %f2087, %f2075, %f6046;
	fma.rn.f32 	%f6047, %f2088, %f2075, %f6047;

$L__BB0_136:
	setp.eq.s64 	%p231, %rd588, -128;
	@%p231 bra 	$L__BB0_139;

	mul.f32 	%f293, %f47, %f87;
	ld.shared.u32 	%r106, [%rd59+48];
	cvt.u16.u32 	%rs19, %r106;
	setp.eq.s16 	%p232, %rs19, 0;
	@%p232 bra 	$L__BB0_139;

	ld.shared.u32 	%r721, [%rd59+56];
	add.s32 	%r722, %r721, 16;
	and.b32  	%r723, %r722, 31;
	mov.u32 	%r724, 1;
	shl.b32 	%r725, %r724, %r723;
	xor.b32  	%r726, %r106, %r49;
	and.b32  	%r727, %r725, %r726;
	setp.eq.s32 	%p233, %r727, 0;
	selp.f32 	%f2089, 0f3F800000, 0fBF800000, %p233;
	ld.shared.f32 	%f2090, [%rd59+44];
	mul.f32 	%f2091, %f2090, %f2089;
	mul.f32 	%f2092, %f293, %f2091;
	mov.b32 	%f2093, %r2151;
	add.f32 	%f2094, %f2093, %f2092;
	mov.b32 	%r2151, %f2094;
	mov.b32 	%f2095, %r2152;
	fma.rn.f32 	%f2096, %f256, %f2092, %f2095;
	mov.b32 	%r2152, %f2096;
	mov.b32 	%f2097, %r2153;
	fma.rn.f32 	%f2098, %f182, %f2092, %f2097;
	mov.b32 	%r2153, %f2098;
	mul.f32 	%f2099, %f256, %f256;
	mul.f32 	%f2100, %f256, %f182;
	mul.f32 	%f2101, %f182, %f182;
	add.f32 	%f6039, %f6039, %f293;
	fma.rn.f32 	%f6040, %f256, %f293, %f6040;
	fma.rn.f32 	%f6041, %f182, %f293, %f6041;
	fma.rn.f32 	%f6042, %f256, %f293, %f6042;
	fma.rn.f32 	%f6043, %f2099, %f293, %f6043;
	fma.rn.f32 	%f6044, %f2100, %f293, %f6044;
	fma.rn.f32 	%f6045, %f182, %f293, %f6045;
	fma.rn.f32 	%f6046, %f2100, %f293, %f6046;
	fma.rn.f32 	%f6047, %f2101, %f293, %f6047;

$L__BB0_139:
	mul.f32 	%f2103, %f6044, %f6046;
	mul.f32 	%f2104, %f6043, %f6047;
	sub.f32 	%f312, %f2104, %f2103;
	mul.f32 	%f2105, %f6041, %f6046;
	mul.f32 	%f2106, %f6040, %f6047;
	sub.f32 	%f313, %f2106, %f2105;
	mul.f32 	%f2107, %f6041, %f6043;
	mul.f32 	%f2108, %f6040, %f6044;
	sub.f32 	%f314, %f2108, %f2107;
	mul.f32 	%f2109, %f6039, %f312;
	mul.f32 	%f2110, %f6042, %f313;
	sub.f32 	%f2111, %f2109, %f2110;
	fma.rn.f32 	%f315, %f6045, %f314, %f2111;
	setp.eq.f32 	%p234, %f315, 0f00000000;
	mov.u64 	%rd1479, 0;
	mov.u32 	%r2154, %r118;
	@%p234 bra 	$L__BB0_142;

	abs.f32 	%f2113, %f315;
	setp.leu.f32 	%p235, %f2113, 0f2EDBE6FF;
	mov.u32 	%r2154, %r118;
	@%p235 bra 	$L__BB0_142;

	mul.f32 	%f2114, %f6039, %f6043;
	mul.f32 	%f2115, %f6040, %f6042;
	sub.f32 	%f2116, %f2114, %f2115;
	div.rn.f32 	%f2117, %f2116, %f315;
	mul.f32 	%f2118, %f6039, %f6044;
	mul.f32 	%f2119, %f6041, %f6042;
	sub.f32 	%f2120, %f2119, %f2118;
	div.rn.f32 	%f2121, %f2120, %f315;
	mul.f32 	%f2122, %f6039, %f6046;
	mul.f32 	%f2123, %f6040, %f6045;
	sub.f32 	%f2124, %f2123, %f2122;
	div.rn.f32 	%f2125, %f2124, %f315;
	mul.f32 	%f2126, %f6041, %f6045;
	mul.f32 	%f2127, %f6039, %f6047;
	sub.f32 	%f2128, %f2127, %f2126;
	div.rn.f32 	%f2129, %f2128, %f315;
	div.rn.f32 	%f2130, %f313, %f315;
	mul.f32 	%f2131, %f6043, %f6045;
	mul.f32 	%f2132, %f6042, %f6046;
	sub.f32 	%f2133, %f2132, %f2131;
	div.rn.f32 	%f2134, %f2133, %f315;
	mul.f32 	%f2135, %f6042, %f6047;
	mul.f32 	%f2136, %f6044, %f6045;
	sub.f32 	%f2137, %f2136, %f2135;
	div.rn.f32 	%f2138, %f2137, %f315;
	mov.b32 	%f2139, %r2151;
	div.rn.f32 	%f2140, %f312, %f315;
	mul.f32 	%f2141, %f2139, %f2130;
	div.rn.f32 	%f2142, %f314, %f315;
	mov.b32 	%f2143, %r2152;
	mul.f32 	%f2144, %f2143, %f2138;
	fma.rn.f32 	%f2145, %f2139, %f2140, %f2144;
	mul.f32 	%f2146, %f2143, %f2129;
	sub.f32 	%f2147, %f2146, %f2141;
	mul.f32 	%f2148, %f2143, %f2121;
	fma.rn.f32 	%f2149, %f2139, %f2142, %f2148;
	mov.b32 	%f2150, %r2153;
	fma.rn.f32 	%f323, %f2150, %f2134, %f2145;
	fma.rn.f32 	%f2151, %f2150, %f2125, %f2147;
	fma.rn.f32 	%f2152, %f2150, %f2117, %f2149;
	mul.f32 	%f2153, %f2152, %f2152;
	fma.rn.f32 	%f2154, %f2151, %f2151, %f2153;
	add.f32 	%f2155, %f2154, 0f00000000;
	sqrt.rn.f32 	%f2156, %f2155;
	div.rn.f32 	%f2157, %f2151, %f2156;
	div.rn.f32 	%f2158, %f2152, %f2156;
	mov.b32 	%r730, %f2157;
	mov.b32 	%r731, %f2158;
	cvt.u64.u32 	%rd634, %r731;
	cvt.u64.u32 	%rd635, %r730;
	bfi.b64 	%rd1479, %rd634, %rd635, 32, 32;
	mov.u32 	%r2154, %r49;

$L__BB0_142:
	mov.b64 	{%r733, %r734}, %rd1479;
	mov.b32 	%f324, %r733;
	mov.b32 	%f325, %r734;
	xor.b32  	%r735, %r2154, %r39;
	shr.u32 	%r114, %r2154, 16;
	shr.u32 	%r736, %r735, 16;
	and.b32  	%r737, %r2154, %r39;
	and.b32  	%r115, %r737, %r736;
	setp.eq.s32 	%p236, %r115, 0;
	@%p236 bra 	$L__BB0_144;

	and.b32  	%r738, %r2154, 65535;
	xor.b32  	%r739, %r115, %r114;
	prmt.b32 	%r2154, %r739, %r738, 4180;
	neg.f32 	%f323, %f323;
	neg.f32 	%f324, %f324;
	neg.f32 	%f325, %f325;
	mov.u32 	%r118, %r115;

$L__BB0_144:
	ld.param.u64 	%rd1427, [g2p2g_param_1+16];
	not.pred 	%p8, %p27;
	shr.u64 	%rd637, %rd55, 32;
	cvt.u32.u64 	%r740, %rd637;
	cvt.u32.u64 	%r741, %rd55;
	mov.b32 	%f326, %r741;
	mov.b32 	%f327, %r740;
	mov.u64 	%rd68, 0;
	mov.f32 	%f6059, 0f00000000;
	cvta.to.global.u64 	%rd664, %rd1427;
	mov.f32 	%f6060, %f6059;
	mov.f32 	%f6061, %f6059;
	mov.f32 	%f6062, %f6059;
	mov.f32 	%f6063, %f6059;
	mov.f32 	%f6064, %f6059;
	mov.f32 	%f6065, %f6059;

$L__BB0_145:
	shl.b64 	%rd638, %rd68, 4;
	add.s64 	%rd641, %rd588, %rd638;
	setp.eq.s64 	%p237, %rd641, 0;
	@%p237 bra 	$L__BB0_169;

	add.s64 	%rd69, %rd587, %rd638;
	ld.global.nc.u64 	%rd70, [%rd69];
	ld.global.nc.u64 	%rd644, [%rd69+8];
	cvt.rn.f32.u64 	%f2166, %rd70;
	cvt.rn.f32.u64 	%f2167, %rd644;
	fma.rn.f32 	%f335, %f1326, %f2166, %f15;
	fma.rn.f32 	%f336, %f1326, %f2167, %f16;
	setp.lt.u64 	%p238, %rd70, 3;
	@%p238 bra 	$L__BB0_148;
	bra.uni 	$L__BB0_147;

$L__BB0_148:
	ld.global.nc.u64 	%rd71, [%rd69+8];
	setp.lt.u64 	%p239, %rd71, 3;
	@%p239 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_149;

$L__BB0_150:
	shl.b64 	%rd645, %rd68, 3;
	mov.u64 	%rd646, alloc844;
	add.s64 	%rd647, %rd646, %rd645;
	ld.global.nc.u64 	%rd648, [%rd647];
	shl.b64 	%rd651, %rd70, 2;
	add.s64 	%rd652, %rd578, 8;
	add.s64 	%rd653, %rd652, %rd651;
	shl.b64 	%rd654, %rd71, 2;
	add.s64 	%rd655, %rd652, %rd654;
	ld.local.f32 	%f2168, [%rd655+12];
	ld.local.f32 	%f2169, [%rd653];
	mul.f32 	%f337, %f2169, %f2168;
	add.s64 	%rd72, %rd648, %rd58;
	mul.lo.s64 	%rd656, %rd72, 88;
	add.s64 	%rd659, %rd579, %rd656;
	setp.eq.s64 	%p240, %rd659, 0;
	@%p240 bra 	$L__BB0_169;

	add.s64 	%rd662, %rd575, %rd656;
	add.s64 	%rd73, %rd662, 64;
	ld.shared.u32 	%r742, [%rd662+64];
	and.b32  	%r743, %r742, %r2154;
	xor.b32  	%r744, %r742, %r2154;
	shr.u32 	%r745, %r744, 16;
	and.b32  	%r746, %r743, %r745;
	setp.eq.s32 	%p241, %r746, 0;
	or.pred  	%p242, %p241, %p8;
	@%p242 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_152;

$L__BB0_167:
	ld.shared.u64 	%rd1483, [%rd73+-32];
	bra.uni 	$L__BB0_168;

$L__BB0_152:
	ld.shared.u32 	%r747, [%rd73+8];
	mov.u64 	%rd1481, 0;
	mul.wide.u32 	%rd665, %r747, 288;
	add.s64 	%rd666, %rd664, %rd665;
	add.s64 	%rd75, %rd666, 272;
	ld.global.u32 	%r119, [%rd666+272];
	setp.eq.s32 	%p243, %r119, 0;
	@%p243 bra 	$L__BB0_155;

	ld.global.u32 	%r748, [%rd75+4];
	cvt.u64.u32 	%rd76, %r748;
	mul.wide.u32 	%rd668, %r748, 68;
	add.s64 	%rd669, %rd361, %rd668;
	setp.eq.s64 	%p244, %rd669, 0;
	@%p244 bra 	$L__BB0_155;

	cvta.to.global.u64 	%rd670, %rd361;
	mul.lo.s64 	%rd671, %rd76, 68;
	add.s64 	%rd672, %rd670, %rd671;
	ld.global.u32 	%rd673, [%rd672+32];
	ld.global.u32 	%rd674, [%rd672+36];
	bfi.b64 	%rd675, %rd674, %rd673, 32, 32;
	cvt.u32.u64 	%r749, %rd675;
	mov.b32 	%f2170, %r749;
	shr.u64 	%rd676, %rd675, 32;
	cvt.u32.u64 	%r750, %rd676;
	mov.b32 	%f2171, %r750;
	sub.f32 	%f2172, %f2, %f2170;
	sub.f32 	%f2173, %f3, %f2171;
	ld.global.f32 	%f2174, [%rd672+24];
	ld.global.u32 	%rd677, [%rd672+16];
	ld.global.u32 	%rd678, [%rd672+20];
	bfi.b64 	%rd679, %rd678, %rd677, 32, 32;
	cvt.u32.u64 	%r751, %rd679;
	shr.u64 	%rd680, %rd679, 32;
	cvt.u32.u64 	%r752, %rd680;
	mov.b32 	%f2175, %r751;
	fma.rn.f32 	%f2176, %f2174, %f2172, %f2175;
	mov.b32 	%r753, %f2176;
	mov.b32 	%f2177, %r752;
	fma.rn.f32 	%f2178, %f2174, %f2173, %f2177;
	mov.b32 	%r754, %f2178;
	cvt.u64.u32 	%rd681, %r754;
	cvt.u64.u32 	%rd682, %r753;
	bfi.b64 	%rd1481, %rd681, %rd682, 32, 32;

$L__BB0_155:
	cvt.u32.u64 	%r755, %rd1481;
	mov.b32 	%f338, %r755;
	shr.u64 	%rd683, %rd1481, 32;
	cvt.u32.u64 	%r756, %rd683;
	mov.b32 	%f339, %r756;
	sub.f32 	%f2179, %f326, %f338;
	mov.b32 	%r757, %f2179;
	sub.f32 	%f2180, %f327, %f339;
	mov.b32 	%r758, %f2180;
	cvt.u64.u32 	%rd684, %r758;
	cvt.u64.u32 	%rd685, %r757;
	bfi.b64 	%rd79, %rd684, %rd685, 32, 32;
	ld.global.f32 	%f340, [%rd75+-8];
	mul.f32 	%f2181, %f325, %f2180;
	fma.rn.f32 	%f341, %f324, %f2179, %f2181;
	mul.f32 	%f2182, %f324, %f341;
	mul.f32 	%f2183, %f325, %f341;
	sub.f32 	%f342, %f2179, %f2182;
	mov.b32 	%r759, %f342;
	sub.f32 	%f343, %f2180, %f2183;
	mov.b32 	%r760, %f343;
	cvt.u64.u32 	%rd686, %r760;
	cvt.u64.u32 	%rd687, %r759;
	bfi.b64 	%rd1482, %rd686, %rd687, 32, 32;
	ld.global.u16 	%rs20, [%rd75+-4];
	setp.eq.s16 	%p245, %rs20, 0;
	@%p245 bra 	$L__BB0_161;

	setp.eq.s16 	%p246, %rs20, 1;
	@%p246 bra 	$L__BB0_162;

	setp.ne.s16 	%p247, %rs20, 4;
	mov.u64 	%rd1482, %rd79;
	@%p247 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_162;

$L__BB0_158:
	setp.gt.f32 	%p248, %f341, 0f00000000;
	mov.u64 	%rd1482, %rd79;
	@%p248 bra 	$L__BB0_162;

	mul.f32 	%f2184, %f343, %f343;
	fma.rn.f32 	%f2185, %f342, %f342, %f2184;
	add.f32 	%f2186, %f2185, 0f00000000;
	sqrt.rn.f32 	%f344, %f2186;
	setp.leu.f32 	%p249, %f344, 0f2EDBE6FF;
	mov.u64 	%rd1482, 0;
	@%p249 bra 	$L__BB0_162;

	div.rn.f32 	%f2187, %f342, %f344;
	fma.rn.f32 	%f2188, %f340, %f341, %f344;
	mov.f32 	%f2189, 0f00000000;
	max.f32 	%f2190, %f2188, %f2189;
	mul.f32 	%f2191, %f2187, %f2190;
	div.rn.f32 	%f2192, %f343, %f344;
	mul.f32 	%f2193, %f2192, %f2190;
	mov.b32 	%r761, %f2191;
	mov.b32 	%r762, %f2193;
	cvt.u64.u32 	%rd689, %r762;
	cvt.u64.u32 	%rd690, %r761;
	bfi.b64 	%rd1482, %rd689, %rd690, 32, 32;
	bra.uni 	$L__BB0_162;

$L__BB0_161:
	mov.u64 	%rd1482, 0;

$L__BB0_162:
	cvt.u32.u64 	%r763, %rd1482;
	mov.b32 	%f2194, %r763;
	shr.u64 	%rd692, %rd1482, 32;
	cvt.u32.u64 	%r764, %rd692;
	mov.b32 	%f2195, %r764;
	add.f32 	%f345, %f338, %f2194;
	mov.b32 	%r765, %f345;
	add.f32 	%f346, %f339, %f2195;
	mov.b32 	%r766, %f346;
	cvt.u64.u32 	%rd693, %r766;
	cvt.u64.u32 	%rd694, %r765;
	bfi.b64 	%rd1483, %rd693, %rd694, 32, 32;
	@%p243 bra 	$L__BB0_168;

	ld.global.u32 	%r767, [%rd75+4];
	cvt.u64.u32 	%rd84, %r767;
	mul.wide.u32 	%rd695, %r767, 68;
	add.s64 	%rd696, %rd361, %rd695;
	setp.eq.s64 	%p251, %rd696, 0;
	@%p251 bra 	$L__BB0_168;

	cvta.to.global.u64 	%rd697, %rd361;
	mul.lo.s64 	%rd698, %rd84, 68;
	add.s64 	%rd699, %rd697, %rd698;
	add.s64 	%rd85, %rd699, 32;
	ld.global.u32 	%rd700, [%rd699+32];
	ld.global.u32 	%rd701, [%rd699+36];
	bfi.b64 	%rd86, %rd701, %rd700, 32, 32;
	cvt.u32.u64 	%r120, %rd86;
	ld.global.f32 	%f347, [%rd699+40];
	ld.global.f32 	%f348, [%rd699+44];
	ld.global.f32 	%f349, [%rd699+48];
	add.s64 	%rd702, %rd361, %rd698;
	add.s64 	%rd87, %rd702, 64;

$L__BB0_165:
	mov.u32 	%r769, 1;
	// begin inline asm
	cvta.to.global.u64 %rd703, %rd87;atom.acquire.global.exch.b32 %r768, [%rd703], %r769;
	// end inline asm
	setp.eq.s32 	%p252, %r768, 1;
	@%p252 bra 	$L__BB0_165;

	sub.f32 	%f2196, %f327, %f346;
	mul.f32 	%f2197, %f4, %f337;
	mul.f32 	%f2198, %f2197, %f2196;
	shr.u64 	%rd707, %rd86, 32;
	cvt.u32.u64 	%r772, %rd707;
	mov.b32 	%f2199, %r120;
	sub.f32 	%f2200, %f2, %f2199;
	mul.f32 	%f2201, %f2198, %f2200;
	mov.b32 	%f2202, %r772;
	sub.f32 	%f2203, %f3, %f2202;
	sub.f32 	%f2204, %f2203, %f2201;
	sub.f32 	%f2205, %f326, %f345;
	mul.f32 	%f2206, %f2197, %f2205;
	add.f32 	%f2207, %f2206, %f2204;
	mul.f32 	%f2208, %f349, %f2207;
	ld.global.f32 	%f2209, [%rd85+20];
	fma.rn.f32 	%f2210, %f2206, %f347, %f2209;
	st.global.f32 	[%rd85+20], %f2210;
	ld.global.f32 	%f2211, [%rd85+24];
	fma.rn.f32 	%f2212, %f2198, %f348, %f2211;
	st.global.f32 	[%rd85+24], %f2212;
	ld.global.f32 	%f2213, [%rd85+28];
	fma.rn.f32 	%f2214, %f349, %f2208, %f2213;
	st.global.f32 	[%rd85+28], %f2214;
	mov.u32 	%r771, 0;
	// begin inline asm
	cvta.to.global.u64 %rd705, %rd87;atom.release.global.exch.b32 %r770, [%rd705], %r771;
	// end inline asm

$L__BB0_168:
	cvt.u32.u64 	%r773, %rd1483;
	mov.b32 	%f2215, %r773;
	shr.u64 	%rd708, %rd1483, 32;
	cvt.u32.u64 	%r774, %rd708;
	mov.b32 	%f2216, %r774;
	fma.rn.f32 	%f6064, %f337, %f2215, %f6064;
	fma.rn.f32 	%f6065, %f337, %f2216, %f6065;
	mul.f32 	%f2217, %f12, %f337;
	mul.f32 	%f2218, %f2217, %f2215;
	mul.f32 	%f2219, %f2217, %f2216;
	fma.rn.f32 	%f6062, %f335, %f2218, %f6062;
	fma.rn.f32 	%f6061, %f335, %f2219, %f6061;
	fma.rn.f32 	%f6060, %f336, %f2218, %f6060;
	fma.rn.f32 	%f6059, %f336, %f2219, %f6059;
	mul.f32 	%f2220, %f336, %f2216;
	fma.rn.f32 	%f2221, %f335, %f2215, %f2220;
	mul.f32 	%f2222, %f337, %f2221;
	fma.rn.f32 	%f6063, %f12, %f2222, %f6063;
	add.s64 	%rd68, %rd68, 1;
	setp.lt.u64 	%p253, %rd68, 9;
	@%p253 bra 	$L__BB0_145;

$L__BB0_169:
	add.u64 	%rd1461, %SPL, 96;
	ld.param.u64 	%rd1428, [g2p2g_param_9];
	cvta.to.global.u64 	%rd709, %rd1428;
	mul.lo.s64 	%rd710, %rd54, 96;
	add.s64 	%rd91, %rd709, %rd710;
	mov.b32 	%r775, %f6065;
	mov.b32 	%r776, %f6064;
	st.local.v2.u32 	[%rd1461], {%r776, %r775};
	ld.global.u32 	%r121, [%rd91];
	setp.eq.s16 	%p254, %rs9, 0;
	mov.b64 	%rd1493, {%r776, %r775};
	@%p254 bra 	$L__BB0_171;

	add.u64 	%rd1463, %SPL, 96;
	st.local.v2.u32 	[%rd1463], {%r33, %r476};
	mov.b32 	%f6064, %r33;
	mov.b32 	%f6065, %r476;
	mov.b64 	%rd1493, {%r33, %r476};

$L__BB0_171:
	add.u64 	%rd1485, %SPL, 96;
	add.u64 	%rd1487, %SP, 96;
	add.s64 	%rd1491, %rd1485, 8;
	mov.u64 	%rd1492, 2;
	mov.u64 	%rd1486, %rd1485;
	mov.u64 	%rd1488, %rd1485;
	mov.u64 	%rd1489, %rd1485;
	mov.u64 	%rd1490, %rd1487;

$L__BB0_172:
	setp.eq.s64 	%p255, %rd1492, 0;
	@%p255 bra 	$L__BB0_175;

	add.s64 	%rd1492, %rd1492, -1;
	add.s64 	%rd716, %rd1485, 8;
	setp.eq.s64 	%p256, %rd1488, %rd1491;
	selp.b64 	%rd1485, %rd716, %rd1485, %p256;
	add.s64 	%rd717, %rd1486, 8;
	selp.b64 	%rd1486, %rd717, %rd1486, %p256;
	add.s64 	%rd718, %rd1487, 8;
	selp.b64 	%rd1487, %rd718, %rd1487, %p256;
	selp.b64 	%rd719, %rd716, %rd1488, %p256;
	selp.b64 	%rd720, %rd717, %rd1489, %p256;
	selp.b64 	%rd721, %rd718, %rd1490, %p256;
	add.s64 	%rd722, %rd1488, 8;
	selp.b64 	%rd1491, %rd722, %rd1491, %p256;
	setp.eq.s64 	%p257, %rd1492, 0;
	add.s64 	%rd723, %rd719, 4;
	add.s64 	%rd724, %rd720, 4;
	add.s64 	%rd725, %rd721, 4;
	selp.b64 	%rd1488, %rd719, %rd723, %p257;
	selp.b64 	%rd1489, %rd720, %rd724, %p257;
	selp.b64 	%rd1490, %rd721, %rd725, %p257;
	ld.local.f32 	%f2223, [%rd720];
	abs.f32 	%f2224, %f2223;
	mul.f32 	%f2225, %f2224, %f1323;
	setp.ltu.f32 	%p258, %f2225, %f1326;
	@%p258 bra 	$L__BB0_172;

	setp.nan.f32 	%p259, %f6064, %f6064;
	mov.b32 	%r777, %f6064;
	setp.lt.s32 	%p260, %r777, 0;
	selp.f32 	%f2226, 0fBF800000, 0f3F800000, %p260;
	selp.f32 	%f2227, 0f7FC00000, %f2226, %p259;
	mul.f32 	%f2228, %f1326, %f2227;
	mov.b32 	%r778, %f6065;
	setp.lt.s32 	%p261, %r778, 0;
	selp.f32 	%f2229, 0fBF800000, 0f3F800000, %p261;
	setp.nan.f32 	%p262, %f6065, %f6065;
	selp.f32 	%f2230, 0f7FC00000, %f2229, %p262;
	mul.f32 	%f2231, %f1326, %f2230;
	div.rn.f32 	%f2232, %f2231, %f1323;
	mov.b32 	%r779, %f2232;
	div.rn.f32 	%f2233, %f2228, %f1323;
	mov.b32 	%r780, %f2233;
	add.u64 	%rd727, %SPL, 96;
	st.local.v2.f32 	[%rd727], {%f2233, %f2232};
	mov.b64 	%rd1493, {%r780, %r779};

$L__BB0_175:
	cvt.u32.u64 	%r781, %rd1493;
	mov.b32 	%f2234, %r781;
	shr.u64 	%rd728, %rd1493, 32;
	cvt.u32.u64 	%r782, %rd728;
	mov.b32 	%f2235, %r782;
	fma.rn.f32 	%f372, %f2234, %f1323, %f2;
	fma.rn.f32 	%f373, %f2235, %f1323, %f3;
	setp.eq.s32 	%p263, %r121, 2;
	@%p263 bra 	$L__BB0_177;
	bra.uni 	$L__BB0_176;

$L__BB0_177:
	mul.f32 	%f2249, %f6063, %f1323;
	fma.rn.f32 	%f6070, %f2249, %f7, %f7;
	mov.u64 	%rd1494, %rd554;
	bra.uni 	$L__BB0_178;

$L__BB0_176:
	mul.f32 	%f2236, %f6062, %f1323;
	mul.f32 	%f2237, %f6061, %f1323;
	mul.f32 	%f2238, %f6060, %f1323;
	mul.f32 	%f2239, %f2238, %f6226;
	fma.rn.f32 	%f2240, %f2236, %f7, %f2239;
	mul.f32 	%f2241, %f6059, %f1323;
	mul.f32 	%f2242, %f2241, %f6226;
	fma.rn.f32 	%f2243, %f2237, %f7, %f2242;
	mul.f32 	%f2244, %f2238, %f10;
	fma.rn.f32 	%f2245, %f2236, %f6225, %f2244;
	mul.f32 	%f2246, %f2241, %f10;
	fma.rn.f32 	%f2247, %f2237, %f6225, %f2246;
	add.f32 	%f6226, %f6226, %f2243;
	add.f32 	%f2248, %f7, %f2240;
	st.local.v2.f32 	[%rd554], {%f2248, %f6226};
	add.f32 	%f6225, %f2245, %f6225;
	st.local.f32 	[%rd554+8], %f6225;
	add.f32 	%f6070, %f2247, %f10;
	add.s64 	%rd1494, %rd554, 12;

$L__BB0_178:
	st.local.f32 	[%rd1494], %f6070;
	ld.global.u32 	%r122, [%rd91+32];
	setp.eq.s32 	%p264, %r122, 5;
	add.s64 	%rd119, %rd1, 24;
	@%p264 bra 	$L__BB0_403;
	bra.uni 	$L__BB0_179;

$L__BB0_403:
	setp.eq.s16 	%p570, %rs8, 0;
	@%p570 bra 	$L__BB0_405;

	add.u64 	%rd942, %SPL, 96;
	mov.f32 	%f6062, 0f00000000;
	st.local.v2.f32 	[%rd942], {%f6062, %f6062};
	mov.f32 	%f6061, %f6062;
	mov.f32 	%f6060, %f6062;
	mov.f32 	%f6059, %f6062;

$L__BB0_405:
	ld.local.f32 	%f6224, [%rd554+12];
	ld.local.f32 	%f6227, [%rd554];
	mul.f32 	%f3763, %f6227, %f6224;
	mul.f32 	%f691, %f6225, %f6226;
	sub.f32 	%f692, %f3763, %f691;
	div.rn.f32 	%f693, %f4, %f5;
	div.rn.f32 	%f3764, %f693, %f692;
	setp.eq.f32 	%p571, %f3764, 0f00000000;
	setp.ne.s16 	%p572, %rs7, 0;
	or.pred  	%p573, %p572, %p571;
	@%p573 bra 	$L__BB0_746;
	bra.uni 	$L__BB0_406;

$L__BB0_746:
	add.u64 	%rd1267, %SPL, 32;
	mov.u64 	%rd1268, 0;
	st.local.v2.u64 	[%rd1267], {%rd1268, %rd1268};
	mov.u32 	%r2076, 1065353216;
	st.local.u32 	[%rd1267], %r2076;
	st.local.u32 	[%rd1267+12], %r2076;
	ld.local.v2.u64 	{%rd1269, %rd1270}, [%rd1267];
	mov.b64 	{%r2077, %r2078}, %rd1270;
	mov.b64 	{%r2079, %r2080}, %rd1269;
	st.local.v2.u64 	[%rd554], {%rd1269, %rd1270};
	mov.b32 	%f6227, %r2079;
	mov.b32 	%f6226, %r2080;
	mov.b32 	%f6225, %r2077;
	mov.b32 	%f6224, %r2078;
	mov.u16 	%rs67, 1;

$L__BB0_747:
	mul.wide.u32 	%rd1452, %r32, 8;
	ld.param.u64 	%rd1451, [g2p2g_param_7];
	mul.wide.u32 	%rd1450, %r32, 20;
	cvta.to.global.u64 	%rd1449, %rd1451;
	add.s64 	%rd1448, %rd1449, %rd1450;
	ld.param.u64 	%rd1447, [g2p2g_param_6];
	cvta.to.global.u64 	%rd1446, %rd1447;
	add.s64 	%rd1445, %rd1446, %rd1452;
	ld.param.u64 	%rd1444, [g2p2g_param_5];
	mul.wide.u32 	%rd1443, %r32, 32;
	cvta.to.global.u64 	%rd1442, %rd1444;
	add.s64 	%rd1441, %rd1442, %rd1443;
	ld.param.u64 	%rd1440, [g2p2g_param_4];
	cvta.to.global.u64 	%rd1439, %rd1440;
	add.s64 	%rd1438, %rd1439, %rd1452;
	ld.param.u64 	%rd1437, [g2p2g_param_3];
	cvta.to.global.u64 	%rd1436, %rd1437;
	add.s64 	%rd1435, %rd1436, %rd1452;
	ld.param.u64 	%rd1434, [g2p2g_param_2];
	mul.wide.u32 	%rd1433, %r32, 24;
	cvta.to.global.u64 	%rd1432, %rd1434;
	add.s64 	%rd1431, %rd1432, %rd1433;
	st.global.v4.u8 	[%rd1431], {%rs67, %rs8, %rs9, %rs10};
	st.global.u32 	[%rd1431+4], %r33;
	st.global.u32 	[%rd1431+8], %r476;
	st.global.u32 	[%rd1431+12], %r477;
	st.global.u64 	[%rd1431+16], %rd54;
	st.global.f32 	[%rd1435], %f372;
	st.global.f32 	[%rd1435+4], %f373;
	add.u64 	%rd1282, %SPL, 96;
	ld.local.u64 	%rd1283, [%rd1282];
	st.global.u32 	[%rd1438], %rd1283;
	shr.u64 	%rd1286, %rd1283, 32;
	st.global.u32 	[%rd1438+4], %rd1286;
	st.global.f32 	[%rd1441], %f4;
	st.global.f32 	[%rd1441+4], %f5;
	st.global.f32 	[%rd1441+8], %f6;
	st.global.f32 	[%rd1441+12], %f6227;
	st.global.f32 	[%rd1441+16], %f6226;
	st.global.f32 	[%rd1441+20], %f6225;
	st.global.f32 	[%rd1441+24], %f6224;
	st.global.f32 	[%rd1441+28], %f6121;
	st.global.u32 	[%rd1445], %r2228;
	st.global.u32 	[%rd1445+4], %r38;
	st.global.u32 	[%rd1448], %r2154;
	st.global.u32 	[%rd1448+4], %r118;
	st.global.f32 	[%rd1448+8], %f323;
	st.global.f32 	[%rd1448+12], %f324;
	st.global.f32 	[%rd1448+16], %f325;

$L__BB0_748:
	shr.u64 	%rd1460, %rd13, 16;
	xor.b64  	%rd1459, %rd1460, %rd13;
	mul.lo.s64 	%rd1458, %rd1459, 2246822507;
	shr.u64 	%rd1457, %rd1458, 13;
	xor.b64  	%rd1456, %rd1457, %rd1458;
	mul.lo.s64 	%rd1455, %rd1456, 3266489909;
	shr.u64 	%rd1454, %rd1455, 16;
	xor.b64  	%rd1453, %rd1454, %rd1455;
	ld.param.u32 	%r2108, [g2p2g_param_11+40];
	bar.sync 	0;
	cvt.u64.u32 	%rd1295, %r2108;
	add.s64 	%rd308, %rd1295, -1;
	and.b64  	%rd1556, %rd1453, %rd308;
	shl.b64 	%rd1296, %rd1556, 4;
	add.s64 	%rd1297, %rd7, %rd1296;
	ld.global.u64 	%rd310, [%rd1297];
	setp.eq.s64 	%p971, %rd310, %rd13;
	@%p971 bra 	$L__BB0_753;

	setp.eq.s64 	%p972, %rd310, -1;
	@%p972 bra 	$L__BB0_752;

$L__BB0_750:
	add.s64 	%rd1298, %rd1556, 1;
	and.b64  	%rd1556, %rd1298, %rd308;
	shl.b64 	%rd1299, %rd1556, 4;
	add.s64 	%rd1300, %rd7, %rd1299;
	ld.global.u64 	%rd313, [%rd1300];
	setp.eq.s64 	%p973, %rd313, %rd13;
	@%p973 bra 	$L__BB0_753;

	setp.ne.s64 	%p974, %rd313, -1;
	@%p974 bra 	$L__BB0_750;

$L__BB0_752:
	trap;

$L__BB0_753:
	cvt.u64.u32 	%rd1468, %r3;
	mul.wide.u32 	%rd1467, %r3, %r1;
	mov.u32 	%r2109, %ntid.x;
	and.b64  	%rd315, %rd1467, 15;
	add.s64 	%rd316, %rd315, %rd1468;
	setp.gt.u32 	%p975, %r2109, 64;
	@%p975 bra 	$L__BB0_770;

	mul.wide.u32 	%rd1469, %r3, %r1;
	shl.b64 	%rd1302, %rd1556, 4;
	add.s64 	%rd1303, %rd7, %rd1302;
	shr.u64 	%rd1304, %rd1469, 2;
	and.b64  	%rd319, %rd1304, 4;
	shr.u64 	%rd1305, %rd1469, 3;
	and.b64  	%rd320, %rd1305, 4;
	ld.global.u32 	%r2082, [%rd1303+8];
	mul.wide.u32 	%rd321, %r2082, 16;
	add.s64 	%rd1306, %rd315, 1;
	max.u64 	%rd322, %rd1306, %rd316;
	sub.s64 	%rd1307, %rd322, %rd1469;
	and.b64  	%rd1559, %rd1307, 3;
	setp.eq.s64 	%p976, %rd1559, 0;
	mov.u64 	%rd1565, %rd315;
	@%p976 bra 	$L__BB0_759;

	mov.u64 	%rd1558, %rd315;

$L__BB0_756:
	.pragma "nounroll";
	add.s64 	%rd1565, %rd1558, 1;
	bfe.u64 	%rd1308, %rd1558, 2, 2;
	and.b64  	%rd1309, %rd1558, 3;
	or.b64  	%rd1310, %rd1309, %rd319;
	or.b64  	%rd1311, %rd1308, %rd320;
	shl.b64 	%rd1312, %rd1311, 3;
	or.b64  	%rd327, %rd1310, %rd1312;
	or.b64  	%rd1313, %rd1309, %rd321;
	and.b64  	%rd1314, %rd1558, 12;
	or.b64  	%rd328, %rd1313, %rd1314;
	setp.le.u64 	%p977, %rd387, %rd328;
	@%p977 bra 	$L__BB0_758;

	mul.lo.s64 	%rd1325, %rd328, 72;
	add.s64 	%rd1316, %rd381, %rd1325;
	mul.lo.s64 	%rd1326, %rd327, 88;
	mov.u64 	%rd1327, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	add.s64 	%rd1328, %rd1327, %rd1326;
	ld.shared.u32 	%r2083, [%rd1328+20];
	// begin inline asm
	cvta.to.global.u64 %rd1315, %rd1316;red.global.add.f32 [%rd1315], %r2083;
	// end inline asm
	add.s64 	%rd1318, %rd1316, 4;
	ld.shared.u64 	%rd1329, [%rd1328+24];
	cvt.u32.u64 	%r2084, %rd1329;
	shr.u64 	%rd1330, %rd1329, 32;
	cvt.u32.u64 	%r2085, %rd1330;
	// begin inline asm
	cvta.to.global.u64 %rd1317, %rd1318;red.global.add.f32 [%rd1317], %r2084;
	// end inline asm
	add.s64 	%rd1320, %rd1316, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1319, %rd1320;red.global.add.f32 [%rd1319], %r2085;
	// end inline asm
	add.s64 	%rd1322, %rd1316, 12;
	ld.shared.u32 	%r2086, [%rd1328+44];
	// begin inline asm
	cvta.to.global.u64 %rd1321, %rd1322;red.global.add.f32 [%rd1321], %r2086;
	// end inline asm
	add.s64 	%rd1324, %rd1316, 16;
	ld.shared.u32 	%r2087, [%rd1328+40];
	// begin inline asm
	cvta.to.global.u64 %rd1323, %rd1324;red.global.add.f32 [%rd1323], %r2087;
	// end inline asm

$L__BB0_758:
	add.s64 	%rd1559, %rd1559, -1;
	setp.ne.s64 	%p978, %rd1559, 0;
	mov.u64 	%rd1558, %rd1565;
	@%p978 bra 	$L__BB0_756;

$L__BB0_759:
	not.b64 	%rd1331, %rd315;
	add.s64 	%rd1332, %rd322, %rd1331;
	setp.lt.u64 	%p979, %rd1332, 3;
	@%p979 bra 	$L__BB0_770;

	add.s64 	%rd1333, %rd1565, 3;
	and.b64  	%rd1334, %rd1333, 3;
	and.b64  	%rd1335, %rd1565, 3;
	xor.b64  	%rd1336, %rd1335, 2;
	add.s64 	%rd1337, %rd1565, 1;
	and.b64  	%rd1338, %rd1337, 3;
	or.b64  	%rd331, %rd1335, %rd319;
	or.b64  	%rd332, %rd1335, %rd321;
	or.b64  	%rd333, %rd1338, %rd319;
	or.b64  	%rd334, %rd1338, %rd321;
	or.b64  	%rd335, %rd1336, %rd319;
	or.b64  	%rd336, %rd1336, %rd321;
	or.b64  	%rd337, %rd1334, %rd319;
	or.b64  	%rd338, %rd1334, %rd321;
	shr.u64 	%rd1564, %rd1333, 2;
	add.s64 	%rd1339, %rd1565, 2;
	shr.u64 	%rd1563, %rd1339, 2;
	shr.u64 	%rd1562, %rd1565, 2;
	shr.u64 	%rd1561, %rd1337, 2;

$L__BB0_761:
	and.b64  	%rd348, %rd1562, 3;
	shl.b64 	%rd1340, %rd1562, 2;
	and.b64  	%rd1341, %rd1340, 12;
	or.b64  	%rd349, %rd332, %rd1341;
	setp.le.u64 	%p980, %rd387, %rd349;
	@%p980 bra 	$L__BB0_763;

	mul.lo.s64 	%rd1352, %rd349, 72;
	add.s64 	%rd1343, %rd381, %rd1352;
	or.b64  	%rd1353, %rd348, %rd320;
	shl.b64 	%rd1354, %rd1353, 3;
	or.b64  	%rd1355, %rd331, %rd1354;
	mul.lo.s64 	%rd1356, %rd1355, 88;
	mov.u64 	%rd1357, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	add.s64 	%rd1358, %rd1357, %rd1356;
	ld.shared.u32 	%r2088, [%rd1358+20];
	// begin inline asm
	cvta.to.global.u64 %rd1342, %rd1343;red.global.add.f32 [%rd1342], %r2088;
	// end inline asm
	add.s64 	%rd1345, %rd1343, 4;
	ld.shared.u64 	%rd1359, [%rd1358+24];
	cvt.u32.u64 	%r2089, %rd1359;
	shr.u64 	%rd1360, %rd1359, 32;
	cvt.u32.u64 	%r2090, %rd1360;
	// begin inline asm
	cvta.to.global.u64 %rd1344, %rd1345;red.global.add.f32 [%rd1344], %r2089;
	// end inline asm
	add.s64 	%rd1347, %rd1343, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1346, %rd1347;red.global.add.f32 [%rd1346], %r2090;
	// end inline asm
	add.s64 	%rd1349, %rd1343, 12;
	ld.shared.u32 	%r2091, [%rd1358+44];
	// begin inline asm
	cvta.to.global.u64 %rd1348, %rd1349;red.global.add.f32 [%rd1348], %r2091;
	// end inline asm
	add.s64 	%rd1351, %rd1343, 16;
	ld.shared.u32 	%r2092, [%rd1358+40];
	// begin inline asm
	cvta.to.global.u64 %rd1350, %rd1351;red.global.add.f32 [%rd1350], %r2092;
	// end inline asm

$L__BB0_763:
	and.b64  	%rd350, %rd1561, 3;
	shl.b64 	%rd1361, %rd1561, 2;
	and.b64  	%rd1362, %rd1361, 12;
	or.b64  	%rd351, %rd334, %rd1362;
	setp.le.u64 	%p981, %rd387, %rd351;
	@%p981 bra 	$L__BB0_765;

	mul.lo.s64 	%rd1373, %rd351, 72;
	add.s64 	%rd1364, %rd381, %rd1373;
	or.b64  	%rd1374, %rd350, %rd320;
	shl.b64 	%rd1375, %rd1374, 3;
	or.b64  	%rd1376, %rd333, %rd1375;
	mul.lo.s64 	%rd1377, %rd1376, 88;
	mov.u64 	%rd1378, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	add.s64 	%rd1379, %rd1378, %rd1377;
	ld.shared.u32 	%r2093, [%rd1379+20];
	// begin inline asm
	cvta.to.global.u64 %rd1363, %rd1364;red.global.add.f32 [%rd1363], %r2093;
	// end inline asm
	add.s64 	%rd1366, %rd1364, 4;
	ld.shared.u64 	%rd1380, [%rd1379+24];
	cvt.u32.u64 	%r2094, %rd1380;
	shr.u64 	%rd1381, %rd1380, 32;
	cvt.u32.u64 	%r2095, %rd1381;
	// begin inline asm
	cvta.to.global.u64 %rd1365, %rd1366;red.global.add.f32 [%rd1365], %r2094;
	// end inline asm
	add.s64 	%rd1368, %rd1364, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1367, %rd1368;red.global.add.f32 [%rd1367], %r2095;
	// end inline asm
	add.s64 	%rd1370, %rd1364, 12;
	ld.shared.u32 	%r2096, [%rd1379+44];
	// begin inline asm
	cvta.to.global.u64 %rd1369, %rd1370;red.global.add.f32 [%rd1369], %r2096;
	// end inline asm
	add.s64 	%rd1372, %rd1364, 16;
	ld.shared.u32 	%r2097, [%rd1379+40];
	// begin inline asm
	cvta.to.global.u64 %rd1371, %rd1372;red.global.add.f32 [%rd1371], %r2097;
	// end inline asm

$L__BB0_765:
	and.b64  	%rd352, %rd1563, 3;
	shl.b64 	%rd1382, %rd1563, 2;
	and.b64  	%rd1383, %rd1382, 12;
	or.b64  	%rd353, %rd336, %rd1383;
	setp.le.u64 	%p982, %rd387, %rd353;
	@%p982 bra 	$L__BB0_767;

	mul.lo.s64 	%rd1394, %rd353, 72;
	add.s64 	%rd1385, %rd381, %rd1394;
	or.b64  	%rd1395, %rd352, %rd320;
	shl.b64 	%rd1396, %rd1395, 3;
	or.b64  	%rd1397, %rd335, %rd1396;
	mul.lo.s64 	%rd1398, %rd1397, 88;
	mov.u64 	%rd1399, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	add.s64 	%rd1400, %rd1399, %rd1398;
	ld.shared.u32 	%r2098, [%rd1400+20];
	// begin inline asm
	cvta.to.global.u64 %rd1384, %rd1385;red.global.add.f32 [%rd1384], %r2098;
	// end inline asm
	add.s64 	%rd1387, %rd1385, 4;
	ld.shared.u64 	%rd1401, [%rd1400+24];
	cvt.u32.u64 	%r2099, %rd1401;
	shr.u64 	%rd1402, %rd1401, 32;
	cvt.u32.u64 	%r2100, %rd1402;
	// begin inline asm
	cvta.to.global.u64 %rd1386, %rd1387;red.global.add.f32 [%rd1386], %r2099;
	// end inline asm
	add.s64 	%rd1389, %rd1385, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1388, %rd1389;red.global.add.f32 [%rd1388], %r2100;
	// end inline asm
	add.s64 	%rd1391, %rd1385, 12;
	ld.shared.u32 	%r2101, [%rd1400+44];
	// begin inline asm
	cvta.to.global.u64 %rd1390, %rd1391;red.global.add.f32 [%rd1390], %r2101;
	// end inline asm
	add.s64 	%rd1393, %rd1385, 16;
	ld.shared.u32 	%r2102, [%rd1400+40];
	// begin inline asm
	cvta.to.global.u64 %rd1392, %rd1393;red.global.add.f32 [%rd1392], %r2102;
	// end inline asm

$L__BB0_767:
	add.s64 	%rd1565, %rd1565, 4;
	and.b64  	%rd355, %rd1564, 3;
	shl.b64 	%rd1403, %rd1564, 2;
	and.b64  	%rd1404, %rd1403, 12;
	or.b64  	%rd356, %rd338, %rd1404;
	setp.le.u64 	%p983, %rd387, %rd356;
	@%p983 bra 	$L__BB0_769;

	mul.lo.s64 	%rd1415, %rd356, 72;
	add.s64 	%rd1406, %rd381, %rd1415;
	or.b64  	%rd1416, %rd355, %rd320;
	shl.b64 	%rd1417, %rd1416, 3;
	or.b64  	%rd1418, %rd337, %rd1417;
	mul.lo.s64 	%rd1419, %rd1418, 88;
	mov.u64 	%rd1420, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h86f513edd992d572E;
	add.s64 	%rd1421, %rd1420, %rd1419;
	ld.shared.u32 	%r2103, [%rd1421+20];
	// begin inline asm
	cvta.to.global.u64 %rd1405, %rd1406;red.global.add.f32 [%rd1405], %r2103;
	// end inline asm
	add.s64 	%rd1408, %rd1406, 4;
	ld.shared.u64 	%rd1422, [%rd1421+24];
	cvt.u32.u64 	%r2104, %rd1422;
	shr.u64 	%rd1423, %rd1422, 32;
	cvt.u32.u64 	%r2105, %rd1423;
	// begin inline asm
	cvta.to.global.u64 %rd1407, %rd1408;red.global.add.f32 [%rd1407], %r2104;
	// end inline asm
	add.s64 	%rd1410, %rd1406, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1409, %rd1410;red.global.add.f32 [%rd1409], %r2105;
	// end inline asm
	add.s64 	%rd1412, %rd1406, 12;
	ld.shared.u32 	%r2106, [%rd1421+44];
	// begin inline asm
	cvta.to.global.u64 %rd1411, %rd1412;red.global.add.f32 [%rd1411], %r2106;
	// end inline asm
	add.s64 	%rd1414, %rd1406, 16;
	ld.shared.u32 	%r2107, [%rd1421+40];
	// begin inline asm
	cvta.to.global.u64 %rd1413, %rd1414;red.global.add.f32 [%rd1413], %r2107;
	// end inline asm

$L__BB0_769:
	add.s64 	%rd1564, %rd1564, 1;
	add.s64 	%rd1563, %rd1563, 1;
	add.s64 	%rd1562, %rd1562, 1;
	add.s64 	%rd1561, %rd1561, 1;
	setp.lt.u64 	%p984, %rd1565, %rd316;
	@%p984 bra 	$L__BB0_761;

$L__BB0_770:
	ret;

$L__BB0_179:
	cvt.u16.u32 	%rs22, %r122;
	setp.gt.s16 	%p265, %rs22, 2;
	@%p265 bra 	$L__BB0_182;

	setp.eq.s16 	%p268, %rs22, 1;
	@%p268 bra 	$L__BB0_254;

	setp.eq.s16 	%p269, %rs22, 2;
	@%p269 bra 	$L__BB0_211;
	bra.uni 	$L__BB0_348;

$L__BB0_211:
	ld.global.u64 	%rd766, [%rd91+56];
	mul.wide.u32 	%rd767, %r32, 16;
	add.s64 	%rd768, %rd766, %rd767;
	add.s64 	%rd129, %rd768, 4;
	ld.global.f32 	%f412, [%rd91+44];
	ld.global.f32 	%f413, [%rd91+40];
	ld.local.v4.f32 	{%f2437, %f2438, %f2439, %f2440}, [%rd554];
	add.f32 	%f2443, %f2440, %f2437;
	mul.f32 	%f414, %f2443, 0f3F000000;
	sub.f32 	%f2444, %f2437, %f2440;
	mul.f32 	%f2445, %f2444, 0f3F000000;
	add.f32 	%f2448, %f2438, %f2439;
	mul.f32 	%f2449, %f2448, 0f3F000000;
	sub.f32 	%f2450, %f2438, %f2439;
	mul.f32 	%f415, %f2450, 0f3F000000;
	mul.f32 	%f2451, %f415, %f415;
	fma.rn.f32 	%f2452, %f414, %f414, %f2451;
	sqrt.rn.f32 	%f2453, %f2452;
	mul.f32 	%f2454, %f2449, %f2449;
	fma.rn.f32 	%f2455, %f2445, %f2445, %f2454;
	sqrt.rn.f32 	%f2456, %f2455;
	add.f32 	%f416, %f2453, %f2456;
	sub.f32 	%f417, %f2453, %f2456;
	abs.f32 	%f418, %f2445;
	abs.f32 	%f419, %f2449;
	setp.eq.f32 	%p311, %f418, 0f00000000;
	setp.eq.f32 	%p312, %f419, 0f00000000;
	and.pred  	%p313, %p311, %p312;
	mov.b32 	%r165, %f2445;
	mov.b32 	%r900, %f2449;
	and.b32  	%r166, %r900, -2147483648;
	@%p313 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_212;

$L__BB0_215:
	shr.s32 	%r905, %r165, 31;
	and.b32  	%r906, %r905, 1078530011;
	or.b32  	%r907, %r906, %r166;
	mov.b32 	%f6075, %r907;
	bra.uni 	$L__BB0_216;

$L__BB0_406:
	@%p263 bra 	$L__BB0_408;

	abs.f32 	%f3765, %f6227;
	setp.gt.f32 	%p575, %f3765, 0f461C4000;
	@%p575 bra 	$L__BB0_746;

$L__BB0_408:
	ld.global.u16 	%rs5, [%rd91];
	mov.f32 	%f6136, 0f00000000;
	setp.eq.s16 	%p576, %rs5, 0;
	@%p576 bra 	$L__BB0_428;

	setp.ne.s16 	%p577, %rs5, 1;
	@%p577 bra 	$L__BB0_448;

	mov.b32 	%f6132, %r2228;
	ld.global.u64 	%rd945, [%rd91+24];
	mul.wide.u32 	%rd946, %r32, 16;
	add.s64 	%rd947, %rd945, %rd946;
	ld.f32 	%f695, [%rd947+8];
	ld.global.f32 	%f696, [%rd91+16];
	mul.f32 	%f3770, %f695, %f696;
	mul.f32 	%f697, %f3770, 0f3F000000;
	mul.f32 	%f3771, %f6225, %f6225;
	fma.rn.f32 	%f3772, %f6227, %f6227, %f3771;
	mul.f32 	%f3773, %f6224, %f6224;
	fma.rn.f32 	%f3774, %f6226, %f6226, %f3773;
	add.f32 	%f3775, %f3772, 0f00000000;
	mov.f32 	%f3776, 0f00000000;
	add.f32 	%f698, %f3775, %f3774;
	mov.f32 	%f3777, 0fBF000000;
	cvt.rzi.f32.f32 	%f3778, %f3777;
	add.f32 	%f3779, %f3778, %f3778;
	mov.f32 	%f3780, 0fBF800000;
	sub.f32 	%f3781, %f3780, %f3779;
	abs.f32 	%f699, %f3781;
	abs.f32 	%f700, %f692;
	setp.lt.f32 	%p578, %f700, 0f00800000;
	mul.f32 	%f3782, %f700, 0f4B800000;
	selp.f32 	%f3783, %f3782, %f700, %p578;
	selp.f32 	%f3784, 0fC3170000, 0fC2FE0000, %p578;
	mov.b32 	%r1441, %f3783;
	and.b32  	%r1442, %r1441, 8388607;
	or.b32  	%r1443, %r1442, 1065353216;
	mov.b32 	%f3785, %r1443;
	shr.u32 	%r1444, %r1441, 23;
	cvt.rn.f32.u32 	%f3786, %r1444;
	add.f32 	%f3787, %f3784, %f3786;
	setp.gt.f32 	%p579, %f3785, 0f3FB504F3;
	mul.f32 	%f3788, %f3785, 0f3F000000;
	add.f32 	%f3789, %f3787, 0f3F800000;
	selp.f32 	%f3790, %f3789, %f3787, %p579;
	selp.f32 	%f3791, %f3788, %f3785, %p579;
	add.f32 	%f3792, %f3791, 0fBF800000;
	add.f32 	%f3768, %f3791, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3767,%f3768;
	// end inline asm
	add.f32 	%f3793, %f3792, %f3792;
	mul.f32 	%f3794, %f3767, %f3793;
	mul.f32 	%f3795, %f3794, %f3794;
	fma.rn.f32 	%f3798, %f1371, %f3795, %f1370;
	fma.rn.f32 	%f3800, %f3798, %f3795, %f1373;
	mul.rn.f32 	%f3801, %f3800, %f3795;
	mul.rn.f32 	%f3802, %f3801, %f3794;
	sub.f32 	%f3803, %f3792, %f3794;
	add.f32 	%f3804, %f3803, %f3803;
	neg.f32 	%f3805, %f3794;
	fma.rn.f32 	%f3806, %f3805, %f3792, %f3804;
	mul.rn.f32 	%f3807, %f3767, %f3806;
	add.f32 	%f3808, %f3802, %f3794;
	sub.f32 	%f3809, %f3794, %f3808;
	add.f32 	%f3810, %f3802, %f3809;
	add.f32 	%f3811, %f3807, %f3810;
	add.f32 	%f3812, %f3808, %f3811;
	sub.f32 	%f3813, %f3808, %f3812;
	add.f32 	%f3814, %f3811, %f3813;
	mul.rn.f32 	%f3816, %f3790, %f1389;
	mul.rn.f32 	%f3818, %f3790, %f1391;
	add.f32 	%f3819, %f3816, %f3812;
	sub.f32 	%f3820, %f3816, %f3819;
	add.f32 	%f3821, %f3812, %f3820;
	add.f32 	%f3822, %f3814, %f3821;
	add.f32 	%f3823, %f3818, %f3822;
	add.f32 	%f3824, %f3819, %f3823;
	sub.f32 	%f3825, %f3819, %f3824;
	add.f32 	%f3826, %f3823, %f3825;
	mul.rn.f32 	%f3827, %f3780, %f3824;
	neg.f32 	%f3828, %f3827;
	fma.rn.f32 	%f3829, %f3780, %f3824, %f3828;
	fma.rn.f32 	%f3830, %f3780, %f3826, %f3829;
	fma.rn.f32 	%f3831, %f3776, %f3824, %f3830;
	add.rn.f32 	%f3832, %f3827, %f3831;
	neg.f32 	%f3833, %f3832;
	add.rn.f32 	%f3834, %f3827, %f3833;
	add.rn.f32 	%f3835, %f3834, %f3831;
	mov.b32 	%r1445, %f3832;
	setp.eq.s32 	%p580, %r1445, 1118925336;
	add.s32 	%r1446, %r1445, -1;
	mov.b32 	%f3836, %r1446;
	add.f32 	%f3837, %f3835, 0f37000000;
	selp.f32 	%f701, %f3837, %f3835, %p580;
	selp.f32 	%f3838, %f3836, %f3832, %p580;
	mul.rn.f32 	%f3840, %f3838, %f1407;
	cvt.rzi.f32.f32 	%f3841, %f3840;
	abs.f32 	%f3842, %f3841;
	setp.gt.f32 	%p581, %f3842, 0f42FC0000;
	mov.b32 	%r1447, %f3841;
	and.b32  	%r1448, %r1447, -2147483648;
	or.b32  	%r1449, %r1448, 1123811328;
	mov.b32 	%f3843, %r1449;
	selp.f32 	%f3844, %f3843, %f3841, %p581;
	fma.rn.f32 	%f3846, %f3844, %f1413, %f3838;
	fma.rn.f32 	%f3848, %f3844, %f1415, %f3846;
	mul.f32 	%f3849, %f3848, 0f3FB8AA3B;
	add.f32 	%f3850, %f3844, 0f4B40007F;
	mov.b32 	%r1450, %f3850;
	shl.b32 	%r1451, %r1450, 23;
	mov.b32 	%f3851, %r1451;
	ex2.approx.ftz.f32 	%f3852, %f3849;
	mul.f32 	%f702, %f3852, %f3851;
	setp.eq.f32 	%p582, %f702, 0f7F800000;
	mov.f32 	%f6126, 0f7F800000;
	@%p582 bra 	$L__BB0_412;

	fma.rn.f32 	%f6126, %f702, %f701, %f702;

$L__BB0_412:
	setp.lt.f32 	%p583, %f692, 0f00000000;
	setp.eq.f32 	%p584, %f699, 0f3F800000;
	and.pred  	%p13, %p583, %p584;
	setp.eq.f32 	%p585, %f692, 0f00000000;
	@%p585 bra 	$L__BB0_416;
	bra.uni 	$L__BB0_413;

$L__BB0_416:
	add.f32 	%f3857, %f692, %f692;
	mov.b32 	%r1454, %f3857;
	or.b32  	%r1455, %r1454, 2139095040;
	mov.b32 	%f3858, %r1455;
	selp.f32 	%f6128, %f3858, 0f7F800000, %p584;
	bra.uni 	$L__BB0_417;

$L__BB0_182:
	setp.eq.s16 	%p266, %rs22, 4;
	@%p266 bra 	$L__BB0_403;

	setp.ne.s16 	%p267, %rs22, 3;
	@%p267 bra 	$L__BB0_348;

	ld.global.u64 	%rd732, [%rd91+56];
	mul.wide.u32 	%rd733, %r32, 16;
	add.s64 	%rd734, %rd732, %rd733;
	add.s64 	%rd120, %rd734, 8;
	ld.local.v4.f32 	{%f2250, %f2251, %f2252, %f2253}, [%rd554];
	add.f32 	%f2256, %f2253, %f2250;
	mul.f32 	%f381, %f2256, 0f3F000000;
	sub.f32 	%f2257, %f2250, %f2253;
	mul.f32 	%f2258, %f2257, 0f3F000000;
	add.f32 	%f2261, %f2251, %f2252;
	mul.f32 	%f2262, %f2261, 0f3F000000;
	sub.f32 	%f2263, %f2251, %f2252;
	mul.f32 	%f382, %f2263, 0f3F000000;
	mul.f32 	%f2264, %f382, %f382;
	fma.rn.f32 	%f2265, %f381, %f381, %f2264;
	sqrt.rn.f32 	%f2266, %f2265;
	mul.f32 	%f2267, %f2262, %f2262;
	fma.rn.f32 	%f2268, %f2258, %f2258, %f2267;
	sqrt.rn.f32 	%f2269, %f2268;
	add.f32 	%f383, %f2266, %f2269;
	sub.f32 	%f384, %f2266, %f2269;
	abs.f32 	%f385, %f2258;
	abs.f32 	%f386, %f2262;
	setp.eq.f32 	%p270, %f385, 0f00000000;
	setp.eq.f32 	%p271, %f386, 0f00000000;
	and.pred  	%p272, %p270, %p271;
	mov.b32 	%r123, %f2258;
	mov.b32 	%r783, %f2262;
	and.b32  	%r124, %r783, -2147483648;
	@%p272 bra 	$L__BB0_188;
	bra.uni 	$L__BB0_185;

$L__BB0_188:
	shr.s32 	%r788, %r123, 31;
	and.b32  	%r789, %r788, 1078530011;
	or.b32  	%r790, %r789, %r124;
	mov.b32 	%f6071, %r790;
	bra.uni 	$L__BB0_189;

$L__BB0_254:
	ld.global.u64 	%rd838, [%rd91+64];
	mul.wide.u32 	%rd839, %r32, 16;
	add.s64 	%rd152, %rd838, %rd839;
	ld.f32 	%f6106, [%rd152];
	ld.global.f32 	%f468, [%rd91+52];
	ld.global.f32 	%f469, [%rd91+56];
	ld.global.f32 	%f470, [%rd91+60];
	ld.local.v2.u64 	{%rd1513, %rd1514}, [%rd554];
	mov.b64 	{%r1032, %r1033}, %rd1514;
	mov.b64 	{%r1034, %r1035}, %rd1513;
	mov.b32 	%f2697, %r1034;
	mov.b32 	%f2698, %r1033;
	add.f32 	%f2699, %f2698, %f2697;
	mul.f32 	%f471, %f2699, 0f3F000000;
	sub.f32 	%f2700, %f2697, %f2698;
	mul.f32 	%f2701, %f2700, 0f3F000000;
	mov.b32 	%f2702, %r1035;
	mov.b32 	%f2703, %r1032;
	add.f32 	%f2704, %f2702, %f2703;
	mul.f32 	%f2705, %f2704, 0f3F000000;
	sub.f32 	%f2706, %f2702, %f2703;
	mul.f32 	%f472, %f2706, 0f3F000000;
	mul.f32 	%f2707, %f472, %f472;
	fma.rn.f32 	%f2708, %f471, %f471, %f2707;
	sqrt.rn.f32 	%f2709, %f2708;
	mul.f32 	%f2710, %f2705, %f2705;
	fma.rn.f32 	%f2711, %f2701, %f2701, %f2710;
	sqrt.rn.f32 	%f2712, %f2711;
	add.f32 	%f473, %f2709, %f2712;
	sub.f32 	%f2713, %f2709, %f2712;
	setp.lt.f32 	%p373, %f2713, 0f00000000;
	selp.f32 	%f474, 0fBF800000, 0f3F800000, %p373;
	mul.f32 	%f475, %f2713, %f474;
	abs.f32 	%f476, %f2701;
	abs.f32 	%f477, %f2705;
	setp.eq.f32 	%p374, %f476, 0f00000000;
	setp.eq.f32 	%p375, %f477, 0f00000000;
	and.pred  	%p376, %p374, %p375;
	mov.b32 	%r207, %f2701;
	mov.b32 	%r1036, %f2705;
	and.b32  	%r208, %r1036, -2147483648;
	@%p376 bra 	$L__BB0_258;
	bra.uni 	$L__BB0_255;

$L__BB0_258:
	shr.s32 	%r1041, %r207, 31;
	and.b32  	%r1042, %r1041, 1078530011;
	or.b32  	%r1043, %r1042, %r208;
	mov.b32 	%f6083, %r1043;
	bra.uni 	$L__BB0_259;

$L__BB0_348:
	mov.b32 	%f3382, %r2228;
	ld.global.u64 	%rd869, [%rd91+72];
	mul.wide.u32 	%rd870, %r32, 16;
	add.s64 	%rd871, %rd869, %rd870;
	add.s64 	%rd175, %rd871, 4;
	ld.global.u8 	%rs35, [%rd91+64];
	setp.ne.s16 	%p497, %rs35, 0;
	setp.neu.f32 	%p498, %f3382, 0f00000000;
	and.pred  	%p499, %p498, %p497;
	@%p499 bra 	$L__BB0_403;

	ld.local.v4.f32 	{%f3383, %f3384, %f3385, %f3386}, [%rd554];
	add.f32 	%f3389, %f3386, %f3383;
	mul.f32 	%f605, %f3389, 0f3F000000;
	sub.f32 	%f3390, %f3383, %f3386;
	mul.f32 	%f3391, %f3390, 0f3F000000;
	add.f32 	%f3394, %f3384, %f3385;
	mul.f32 	%f3395, %f3394, 0f3F000000;
	sub.f32 	%f3396, %f3384, %f3385;
	mul.f32 	%f606, %f3396, 0f3F000000;
	mul.f32 	%f3397, %f606, %f606;
	fma.rn.f32 	%f3398, %f605, %f605, %f3397;
	sqrt.rn.f32 	%f3399, %f3398;
	mul.f32 	%f3400, %f3395, %f3395;
	fma.rn.f32 	%f3401, %f3391, %f3391, %f3400;
	sqrt.rn.f32 	%f3402, %f3401;
	add.f32 	%f607, %f3399, %f3402;
	sub.f32 	%f3403, %f3399, %f3402;
	setp.lt.f32 	%p500, %f3403, 0f00000000;
	selp.f32 	%f608, 0fBF800000, 0f3F800000, %p500;
	mul.f32 	%f609, %f3403, %f608;
	abs.f32 	%f610, %f3391;
	abs.f32 	%f611, %f3395;
	setp.eq.f32 	%p501, %f610, 0f00000000;
	setp.eq.f32 	%p502, %f611, 0f00000000;
	and.pred  	%p503, %p501, %p502;
	mov.b32 	%r250, %f3391;
	mov.b32 	%r1256, %f3395;
	and.b32  	%r251, %r1256, -2147483648;
	@%p503 bra 	$L__BB0_353;
	bra.uni 	$L__BB0_350;

$L__BB0_353:
	shr.s32 	%r1261, %r250, 31;
	and.b32  	%r1262, %r1261, 1078530011;
	or.b32  	%r1263, %r1262, %r251;
	mov.b32 	%f6107, %r1263;
	bra.uni 	$L__BB0_354;

$L__BB0_428:
	ld.global.u64 	%rd948, [%rd91+24];
	mul.wide.u32 	%rd949, %r32, 16;
	add.s64 	%rd950, %rd948, %rd949;
	ld.f32 	%f723, [%rd950+8];
	ld.local.v4.f32 	{%f6227, %f3902, %f3903, %f3904}, [%rd554];
	mul.f32 	%f3908, %f3904, %f6227;
	mul.f32 	%f3909, %f3903, %f3902;
	sub.f32 	%f725, %f3908, %f3909;
	add.f32 	%f3910, %f3904, %f6227;
	mul.f32 	%f726, %f3910, 0f3F000000;
	sub.f32 	%f3911, %f6227, %f3904;
	mul.f32 	%f3912, %f3911, 0f3F000000;
	add.f32 	%f3913, %f3902, %f3903;
	mul.f32 	%f3914, %f3913, 0f3F000000;
	sub.f32 	%f3915, %f3902, %f3903;
	mul.f32 	%f727, %f3915, 0f3F000000;
	mul.f32 	%f3916, %f727, %f727;
	fma.rn.f32 	%f728, %f726, %f726, %f3916;
	mul.f32 	%f3917, %f3914, %f3914;
	fma.rn.f32 	%f729, %f3912, %f3912, %f3917;
	abs.f32 	%f730, %f3912;
	abs.f32 	%f731, %f3914;
	setp.eq.f32 	%p597, %f730, 0f00000000;
	setp.eq.f32 	%p598, %f731, 0f00000000;
	and.pred  	%p599, %p597, %p598;
	mov.b32 	%r312, %f3912;
	mov.b32 	%r1461, %f3914;
	and.b32  	%r313, %r1461, -2147483648;
	@%p599 bra 	$L__BB0_432;
	bra.uni 	$L__BB0_429;

$L__BB0_432:
	shr.s32 	%r1466, %r312, 31;
	and.b32  	%r1467, %r1466, 1078530011;
	or.b32  	%r1468, %r1467, %r313;
	mov.b32 	%f6133, %r1468;
	bra.uni 	$L__BB0_433;

$L__BB0_255:
	setp.eq.f32 	%p377, %f476, 0f7F800000;
	setp.eq.f32 	%p378, %f477, 0f7F800000;
	and.pred  	%p379, %p377, %p378;
	@%p379 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_256;

$L__BB0_257:
	setp.lt.s32 	%p383, %r207, 0;
	selp.b32 	%r1039, 1075235812, 1061752795, %p383;
	or.b32  	%r1040, %r1039, %r208;
	mov.b32 	%f6083, %r1040;
	bra.uni 	$L__BB0_259;

$L__BB0_212:
	setp.eq.f32 	%p314, %f418, 0f7F800000;
	setp.eq.f32 	%p315, %f419, 0f7F800000;
	and.pred  	%p316, %p314, %p315;
	@%p316 bra 	$L__BB0_214;
	bra.uni 	$L__BB0_213;

$L__BB0_214:
	setp.lt.s32 	%p320, %r165, 0;
	selp.b32 	%r903, 1075235812, 1061752795, %p320;
	or.b32  	%r904, %r903, %r166;
	mov.b32 	%f6075, %r904;
	bra.uni 	$L__BB0_216;

$L__BB0_185:
	setp.eq.f32 	%p273, %f385, 0f7F800000;
	setp.eq.f32 	%p274, %f386, 0f7F800000;
	and.pred  	%p275, %p273, %p274;
	@%p275 bra 	$L__BB0_187;
	bra.uni 	$L__BB0_186;

$L__BB0_187:
	setp.lt.s32 	%p279, %r123, 0;
	selp.b32 	%r786, 1075235812, 1061752795, %p279;
	or.b32  	%r787, %r786, %r124;
	mov.b32 	%f6071, %r787;
	bra.uni 	$L__BB0_189;

$L__BB0_429:
	setp.eq.f32 	%p600, %f730, 0f7F800000;
	setp.eq.f32 	%p601, %f731, 0f7F800000;
	and.pred  	%p602, %p600, %p601;
	@%p602 bra 	$L__BB0_431;
	bra.uni 	$L__BB0_430;

$L__BB0_431:
	setp.lt.s32 	%p606, %r312, 0;
	selp.b32 	%r1464, 1075235812, 1061752795, %p606;
	or.b32  	%r1465, %r1464, %r313;
	mov.b32 	%f6133, %r1465;
	bra.uni 	$L__BB0_433;

$L__BB0_413:
	mov.b32 	%r1452, %f6126;
	xor.b32  	%r1453, %r1452, -2147483648;
	mov.b32 	%f3853, %r1453;
	selp.f32 	%f6128, %f3853, %f6126, %p13;
	setp.geu.f32 	%p586, %f692, 0f00000000;
	@%p586 bra 	$L__BB0_417;

	cvt.rzi.f32.f32 	%f3855, %f3780;
	setp.eq.f32 	%p587, %f3855, 0fBF800000;
	@%p587 bra 	$L__BB0_417;

	mov.f32 	%f6128, 0f7FFFFFFF;

$L__BB0_417:
	add.f32 	%f3859, %f700, 0f3F800000;
	mov.b32 	%r1456, %f3859;
	setp.lt.s32 	%p589, %r1456, 2139095040;
	@%p589 bra 	$L__BB0_422;

	setp.gtu.f32 	%p590, %f700, 0f7F800000;
	@%p590 bra 	$L__BB0_421;
	bra.uni 	$L__BB0_419;

$L__BB0_421:
	add.f32 	%f6128, %f692, 0fBF800000;
	bra.uni 	$L__BB0_422;

$L__BB0_256:
	setp.lt.s32 	%p380, %r207, 0;
	min.f32 	%f2714, %f477, %f476;
	max.f32 	%f2715, %f477, %f476;
	div.rn.f32 	%f2716, %f2714, %f2715;
	mul.rn.f32 	%f2717, %f2716, %f2716;
	mov.f32 	%f2718, 0fC0B59883;
	mov.f32 	%f2719, 0fBF52C7EA;
	fma.rn.f32 	%f2720, %f2717, %f2719, %f2718;
	mov.f32 	%f2721, 0fC0D21907;
	fma.rn.f32 	%f2722, %f2720, %f2717, %f2721;
	mul.f32 	%f2723, %f2717, %f2722;
	mul.f32 	%f2724, %f2716, %f2723;
	add.f32 	%f2725, %f2717, 0f41355DC0;
	mov.f32 	%f2726, 0f41E6BD60;
	fma.rn.f32 	%f2727, %f2725, %f2717, %f2726;
	mov.f32 	%f2728, 0f419D92C8;
	fma.rn.f32 	%f2729, %f2727, %f2717, %f2728;
	rcp.rn.f32 	%f2730, %f2729;
	fma.rn.f32 	%f2731, %f2724, %f2730, %f2716;
	mov.f32 	%f2732, 0f3FC90FDB;
	sub.f32 	%f2733, %f2732, %f2731;
	setp.gt.f32 	%p381, %f477, %f476;
	selp.f32 	%f2734, %f2733, %f2731, %p381;
	mov.f32 	%f2735, 0f40490FDB;
	sub.f32 	%f2736, %f2735, %f2734;
	selp.f32 	%f2737, %f2736, %f2734, %p380;
	mov.b32 	%r1037, %f2737;
	or.b32  	%r1038, %r208, %r1037;
	mov.b32 	%f2738, %r1038;
	add.f32 	%f2739, %f476, %f477;
	setp.le.f32 	%p382, %f2739, 0f7F800000;
	selp.f32 	%f6083, %f2738, %f2739, %p382;

$L__BB0_259:
	abs.f32 	%f482, %f471;
	setp.eq.f32 	%p384, %f482, 0f00000000;
	abs.f32 	%f483, %f472;
	setp.eq.f32 	%p385, %f483, 0f00000000;
	and.pred  	%p386, %p384, %p385;
	mov.b32 	%r209, %f471;
	mov.b32 	%r1044, %f472;
	and.b32  	%r210, %r1044, -2147483648;
	@%p386 bra 	$L__BB0_263;
	bra.uni 	$L__BB0_260;

$L__BB0_263:
	shr.s32 	%r1049, %r209, 31;
	and.b32  	%r1050, %r1049, 1078530011;
	or.b32  	%r1051, %r1050, %r210;
	mov.b32 	%f6084, %r1051;
	bra.uni 	$L__BB0_264;

$L__BB0_260:
	setp.eq.f32 	%p387, %f482, 0f7F800000;
	setp.eq.f32 	%p388, %f483, 0f7F800000;
	and.pred  	%p389, %p387, %p388;
	@%p389 bra 	$L__BB0_262;
	bra.uni 	$L__BB0_261;

$L__BB0_262:
	setp.lt.s32 	%p393, %r209, 0;
	selp.b32 	%r1047, 1075235812, 1061752795, %p393;
	or.b32  	%r1048, %r1047, %r210;
	mov.b32 	%f6084, %r1048;
	bra.uni 	$L__BB0_264;

$L__BB0_261:
	setp.lt.s32 	%p390, %r209, 0;
	min.f32 	%f2740, %f483, %f482;
	max.f32 	%f2741, %f483, %f482;
	div.rn.f32 	%f2742, %f2740, %f2741;
	mul.rn.f32 	%f2743, %f2742, %f2742;
	mov.f32 	%f2744, 0fC0B59883;
	mov.f32 	%f2745, 0fBF52C7EA;
	fma.rn.f32 	%f2746, %f2743, %f2745, %f2744;
	mov.f32 	%f2747, 0fC0D21907;
	fma.rn.f32 	%f2748, %f2746, %f2743, %f2747;
	mul.f32 	%f2749, %f2743, %f2748;
	mul.f32 	%f2750, %f2742, %f2749;
	add.f32 	%f2751, %f2743, 0f41355DC0;
	mov.f32 	%f2752, 0f41E6BD60;
	fma.rn.f32 	%f2753, %f2751, %f2743, %f2752;
	mov.f32 	%f2754, 0f419D92C8;
	fma.rn.f32 	%f2755, %f2753, %f2743, %f2754;
	rcp.rn.f32 	%f2756, %f2755;
	fma.rn.f32 	%f2757, %f2750, %f2756, %f2742;
	mov.f32 	%f2758, 0f3FC90FDB;
	sub.f32 	%f2759, %f2758, %f2757;
	setp.gt.f32 	%p391, %f483, %f482;
	selp.f32 	%f2760, %f2759, %f2757, %p391;
	mov.f32 	%f2761, 0f40490FDB;
	sub.f32 	%f2762, %f2761, %f2760;
	selp.f32 	%f2763, %f2762, %f2760, %p390;
	mov.b32 	%r1045, %f2763;
	or.b32  	%r1046, %r210, %r1045;
	mov.b32 	%f2764, %r1046;
	add.f32 	%f2765, %f482, %f483;
	setp.le.f32 	%p392, %f2765, 0f7F800000;
	selp.f32 	%f6084, %f2764, %f2765, %p392;

$L__BB0_264:
	sub.f32 	%f2766, %f6084, %f6083;
	mul.f32 	%f488, %f2766, 0f3F000000;
	add.f32 	%f2767, %f6083, %f6084;
	mul.f32 	%f489, %f2767, 0f3F000000;
	mul.f32 	%f2768, %f488, 0f3F22F983;
	cvt.rni.s32.f32 	%r2181, %f2768;
	cvt.rn.f32.s32 	%f2769, %r2181;
	mov.f32 	%f2770, 0fBFC90FDA;
	fma.rn.f32 	%f2771, %f2769, %f2770, %f488;
	mov.f32 	%f2772, 0fB3A22168;
	fma.rn.f32 	%f2773, %f2769, %f2772, %f2771;
	mov.f32 	%f2774, 0fA7C234C5;
	fma.rn.f32 	%f6085, %f2769, %f2774, %f2773;
	abs.f32 	%f491, %f488;
	setp.leu.f32 	%p394, %f491, 0f47CE4780;
	@%p394 bra 	$L__BB0_272;

	setp.eq.f32 	%p395, %f491, 0f7F800000;
	@%p395 bra 	$L__BB0_271;
	bra.uni 	$L__BB0_266;

$L__BB0_271:
	mov.f32 	%f2777, 0f00000000;
	mul.rn.f32 	%f6085, %f488, %f2777;
	bra.uni 	$L__BB0_272;

$L__BB0_213:
	setp.lt.s32 	%p317, %r165, 0;
	min.f32 	%f2457, %f419, %f418;
	max.f32 	%f2458, %f419, %f418;
	div.rn.f32 	%f2459, %f2457, %f2458;
	mul.rn.f32 	%f2460, %f2459, %f2459;
	mov.f32 	%f2461, 0fC0B59883;
	mov.f32 	%f2462, 0fBF52C7EA;
	fma.rn.f32 	%f2463, %f2460, %f2462, %f2461;
	mov.f32 	%f2464, 0fC0D21907;
	fma.rn.f32 	%f2465, %f2463, %f2460, %f2464;
	mul.f32 	%f2466, %f2460, %f2465;
	mul.f32 	%f2467, %f2459, %f2466;
	add.f32 	%f2468, %f2460, 0f41355DC0;
	mov.f32 	%f2469, 0f41E6BD60;
	fma.rn.f32 	%f2470, %f2468, %f2460, %f2469;
	mov.f32 	%f2471, 0f419D92C8;
	fma.rn.f32 	%f2472, %f2470, %f2460, %f2471;
	rcp.rn.f32 	%f2473, %f2472;
	fma.rn.f32 	%f2474, %f2467, %f2473, %f2459;
	mov.f32 	%f2475, 0f3FC90FDB;
	sub.f32 	%f2476, %f2475, %f2474;
	setp.gt.f32 	%p318, %f419, %f418;
	selp.f32 	%f2477, %f2476, %f2474, %p318;
	mov.f32 	%f2478, 0f40490FDB;
	sub.f32 	%f2479, %f2478, %f2477;
	selp.f32 	%f2480, %f2479, %f2477, %p317;
	mov.b32 	%r901, %f2480;
	or.b32  	%r902, %r166, %r901;
	mov.b32 	%f2481, %r902;
	add.f32 	%f2482, %f418, %f419;
	setp.le.f32 	%p319, %f2482, 0f7F800000;
	selp.f32 	%f6075, %f2481, %f2482, %p319;

$L__BB0_216:
	abs.f32 	%f424, %f414;
	setp.eq.f32 	%p321, %f424, 0f00000000;
	abs.f32 	%f425, %f415;
	setp.eq.f32 	%p322, %f425, 0f00000000;
	and.pred  	%p323, %p321, %p322;
	mov.b32 	%r167, %f414;
	mov.b32 	%r908, %f415;
	and.b32  	%r168, %r908, -2147483648;
	@%p323 bra 	$L__BB0_220;
	bra.uni 	$L__BB0_217;

$L__BB0_220:
	shr.s32 	%r913, %r167, 31;
	and.b32  	%r914, %r913, 1078530011;
	or.b32  	%r915, %r914, %r168;
	mov.b32 	%f6076, %r915;
	bra.uni 	$L__BB0_221;

$L__BB0_217:
	setp.eq.f32 	%p324, %f424, 0f7F800000;
	setp.eq.f32 	%p325, %f425, 0f7F800000;
	and.pred  	%p326, %p324, %p325;
	@%p326 bra 	$L__BB0_219;
	bra.uni 	$L__BB0_218;

$L__BB0_219:
	setp.lt.s32 	%p330, %r167, 0;
	selp.b32 	%r911, 1075235812, 1061752795, %p330;
	or.b32  	%r912, %r911, %r168;
	mov.b32 	%f6076, %r912;
	bra.uni 	$L__BB0_221;

$L__BB0_186:
	setp.lt.s32 	%p276, %r123, 0;
	min.f32 	%f2270, %f386, %f385;
	max.f32 	%f2271, %f386, %f385;
	div.rn.f32 	%f2272, %f2270, %f2271;
	mul.rn.f32 	%f2273, %f2272, %f2272;
	mov.f32 	%f2274, 0fC0B59883;
	mov.f32 	%f2275, 0fBF52C7EA;
	fma.rn.f32 	%f2276, %f2273, %f2275, %f2274;
	mov.f32 	%f2277, 0fC0D21907;
	fma.rn.f32 	%f2278, %f2276, %f2273, %f2277;
	mul.f32 	%f2279, %f2273, %f2278;
	mul.f32 	%f2280, %f2272, %f2279;
	add.f32 	%f2281, %f2273, 0f41355DC0;
	mov.f32 	%f2282, 0f41E6BD60;
	fma.rn.f32 	%f2283, %f2281, %f2273, %f2282;
	mov.f32 	%f2284, 0f419D92C8;
	fma.rn.f32 	%f2285, %f2283, %f2273, %f2284;
	rcp.rn.f32 	%f2286, %f2285;
	fma.rn.f32 	%f2287, %f2280, %f2286, %f2272;
	mov.f32 	%f2288, 0f3FC90FDB;
	sub.f32 	%f2289, %f2288, %f2287;
	setp.gt.f32 	%p277, %f386, %f385;
	selp.f32 	%f2290, %f2289, %f2287, %p277;
	mov.f32 	%f2291, 0f40490FDB;
	sub.f32 	%f2292, %f2291, %f2290;
	selp.f32 	%f2293, %f2292, %f2290, %p276;
	mov.b32 	%r784, %f2293;
	or.b32  	%r785, %r124, %r784;
	mov.b32 	%f2294, %r785;
	add.f32 	%f2295, %f385, %f386;
	setp.le.f32 	%p278, %f2295, 0f7F800000;
	selp.f32 	%f6071, %f2294, %f2295, %p278;

$L__BB0_189:
	abs.f32 	%f391, %f381;
	setp.eq.f32 	%p280, %f391, 0f00000000;
	abs.f32 	%f392, %f382;
	setp.eq.f32 	%p281, %f392, 0f00000000;
	and.pred  	%p282, %p280, %p281;
	mov.b32 	%r125, %f381;
	mov.b32 	%r791, %f382;
	and.b32  	%r126, %r791, -2147483648;
	@%p282 bra 	$L__BB0_193;
	bra.uni 	$L__BB0_190;

$L__BB0_193:
	shr.s32 	%r796, %r125, 31;
	and.b32  	%r797, %r796, 1078530011;
	or.b32  	%r798, %r797, %r126;
	mov.b32 	%f6072, %r798;
	bra.uni 	$L__BB0_194;

$L__BB0_190:
	setp.eq.f32 	%p283, %f391, 0f7F800000;
	setp.eq.f32 	%p284, %f392, 0f7F800000;
	and.pred  	%p285, %p283, %p284;
	@%p285 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_191;

$L__BB0_192:
	setp.lt.s32 	%p289, %r125, 0;
	selp.b32 	%r794, 1075235812, 1061752795, %p289;
	or.b32  	%r795, %r794, %r126;
	mov.b32 	%f6072, %r795;
	bra.uni 	$L__BB0_194;

$L__BB0_218:
	setp.lt.s32 	%p327, %r167, 0;
	min.f32 	%f2483, %f425, %f424;
	max.f32 	%f2484, %f425, %f424;
	div.rn.f32 	%f2485, %f2483, %f2484;
	mul.rn.f32 	%f2486, %f2485, %f2485;
	mov.f32 	%f2487, 0fC0B59883;
	mov.f32 	%f2488, 0fBF52C7EA;
	fma.rn.f32 	%f2489, %f2486, %f2488, %f2487;
	mov.f32 	%f2490, 0fC0D21907;
	fma.rn.f32 	%f2491, %f2489, %f2486, %f2490;
	mul.f32 	%f2492, %f2486, %f2491;
	mul.f32 	%f2493, %f2485, %f2492;
	add.f32 	%f2494, %f2486, 0f41355DC0;
	mov.f32 	%f2495, 0f41E6BD60;
	fma.rn.f32 	%f2496, %f2494, %f2486, %f2495;
	mov.f32 	%f2497, 0f419D92C8;
	fma.rn.f32 	%f2498, %f2496, %f2486, %f2497;
	rcp.rn.f32 	%f2499, %f2498;
	fma.rn.f32 	%f2500, %f2493, %f2499, %f2485;
	mov.f32 	%f2501, 0f3FC90FDB;
	sub.f32 	%f2502, %f2501, %f2500;
	setp.gt.f32 	%p328, %f425, %f424;
	selp.f32 	%f2503, %f2502, %f2500, %p328;
	mov.f32 	%f2504, 0f40490FDB;
	sub.f32 	%f2505, %f2504, %f2503;
	selp.f32 	%f2506, %f2505, %f2503, %p327;
	mov.b32 	%r909, %f2506;
	or.b32  	%r910, %r168, %r909;
	mov.b32 	%f2507, %r910;
	add.f32 	%f2508, %f424, %f425;
	setp.le.f32 	%p329, %f2508, 0f7F800000;
	selp.f32 	%f6076, %f2507, %f2508, %p329;

$L__BB0_221:
	sub.f32 	%f2509, %f6076, %f6075;
	mul.f32 	%f430, %f2509, 0f3F000000;
	add.f32 	%f2510, %f6075, %f6076;
	mul.f32 	%f431, %f2510, 0f3F000000;
	mul.f32 	%f2511, %f430, 0f3F22F983;
	cvt.rni.s32.f32 	%r2171, %f2511;
	cvt.rn.f32.s32 	%f2512, %r2171;
	mov.f32 	%f2513, 0fBFC90FDA;
	fma.rn.f32 	%f2514, %f2512, %f2513, %f430;
	mov.f32 	%f2515, 0fB3A22168;
	fma.rn.f32 	%f2516, %f2512, %f2515, %f2514;
	mov.f32 	%f2517, 0fA7C234C5;
	fma.rn.f32 	%f6077, %f2512, %f2517, %f2516;
	abs.f32 	%f433, %f430;
	setp.leu.f32 	%p331, %f433, 0f47CE4780;
	@%p331 bra 	$L__BB0_229;

	setp.eq.f32 	%p332, %f433, 0f7F800000;
	@%p332 bra 	$L__BB0_228;
	bra.uni 	$L__BB0_223;

$L__BB0_228:
	mov.f32 	%f2520, 0f00000000;
	mul.rn.f32 	%f6077, %f430, %f2520;
	bra.uni 	$L__BB0_229;

$L__BB0_191:
	setp.lt.s32 	%p286, %r125, 0;
	min.f32 	%f2296, %f392, %f391;
	max.f32 	%f2297, %f392, %f391;
	div.rn.f32 	%f2298, %f2296, %f2297;
	mul.rn.f32 	%f2299, %f2298, %f2298;
	mov.f32 	%f2300, 0fC0B59883;
	mov.f32 	%f2301, 0fBF52C7EA;
	fma.rn.f32 	%f2302, %f2299, %f2301, %f2300;
	mov.f32 	%f2303, 0fC0D21907;
	fma.rn.f32 	%f2304, %f2302, %f2299, %f2303;
	mul.f32 	%f2305, %f2299, %f2304;
	mul.f32 	%f2306, %f2298, %f2305;
	add.f32 	%f2307, %f2299, 0f41355DC0;
	mov.f32 	%f2308, 0f41E6BD60;
	fma.rn.f32 	%f2309, %f2307, %f2299, %f2308;
	mov.f32 	%f2310, 0f419D92C8;
	fma.rn.f32 	%f2311, %f2309, %f2299, %f2310;
	rcp.rn.f32 	%f2312, %f2311;
	fma.rn.f32 	%f2313, %f2306, %f2312, %f2298;
	mov.f32 	%f2314, 0f3FC90FDB;
	sub.f32 	%f2315, %f2314, %f2313;
	setp.gt.f32 	%p287, %f392, %f391;
	selp.f32 	%f2316, %f2315, %f2313, %p287;
	mov.f32 	%f2317, 0f40490FDB;
	sub.f32 	%f2318, %f2317, %f2316;
	selp.f32 	%f2319, %f2318, %f2316, %p286;
	mov.b32 	%r792, %f2319;
	or.b32  	%r793, %r126, %r792;
	mov.b32 	%f2320, %r793;
	add.f32 	%f2321, %f391, %f392;
	setp.le.f32 	%p288, %f2321, 0f7F800000;
	selp.f32 	%f6072, %f2320, %f2321, %p288;

$L__BB0_194:
	sub.f32 	%f2322, %f6072, %f6071;
	mul.f32 	%f397, %f2322, 0f3F000000;
	add.f32 	%f2323, %f6071, %f6072;
	mul.f32 	%f398, %f2323, 0f3F000000;
	mul.f32 	%f2324, %f397, 0f3F22F983;
	cvt.rni.s32.f32 	%r2161, %f2324;
	cvt.rn.f32.s32 	%f2325, %r2161;
	mov.f32 	%f2326, 0fBFC90FDA;
	fma.rn.f32 	%f2327, %f2325, %f2326, %f397;
	mov.f32 	%f2328, 0fB3A22168;
	fma.rn.f32 	%f2329, %f2325, %f2328, %f2327;
	mov.f32 	%f2330, 0fA7C234C5;
	fma.rn.f32 	%f6073, %f2325, %f2330, %f2329;
	abs.f32 	%f400, %f397;
	setp.leu.f32 	%p290, %f400, 0f47CE4780;
	@%p290 bra 	$L__BB0_202;

	setp.eq.f32 	%p291, %f400, 0f7F800000;
	@%p291 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_196;

$L__BB0_201:
	mov.f32 	%f2333, 0f00000000;
	mul.rn.f32 	%f6073, %f397, %f2333;
	bra.uni 	$L__BB0_202;

$L__BB0_350:
	setp.eq.f32 	%p504, %f610, 0f7F800000;
	setp.eq.f32 	%p505, %f611, 0f7F800000;
	and.pred  	%p506, %p504, %p505;
	@%p506 bra 	$L__BB0_352;
	bra.uni 	$L__BB0_351;

$L__BB0_352:
	setp.lt.s32 	%p510, %r250, 0;
	selp.b32 	%r1259, 1075235812, 1061752795, %p510;
	or.b32  	%r1260, %r1259, %r251;
	mov.b32 	%f6107, %r1260;
	bra.uni 	$L__BB0_354;

$L__BB0_419:
	setp.neu.f32 	%p591, %f700, 0f7F800000;
	@%p591 bra 	$L__BB0_422;

	selp.f32 	%f6128, 0f80000000, 0f00000000, %p13;

$L__BB0_422:
	setp.eq.f32 	%p592, %f692, 0f3F800000;
	selp.f32 	%f3860, 0f3F800000, %f6128, %p592;
	fma.rn.f32 	%f3861, %f698, %f3860, 0fC0000000;
	mul.f32 	%f711, %f697, %f3861;
	setp.lt.f32 	%p593, %f692, 0f3F800000;
	@%p593 bra 	$L__BB0_426;
	bra.uni 	$L__BB0_423;

$L__BB0_426:
	mul.f32 	%f3899, %f6132, 0f3F7FBE77;
	mul.f32 	%f6131, %f3899, %f6132;
	mov.f32 	%f6130, 0f3A83126F;
	mov.f32 	%f6132, %f711;
	bra.uni 	$L__BB0_427;

$L__BB0_423:
	ld.global.f32 	%f712, [%rd91+12];
	mul.f32 	%f3862, %f692, 0f4B000000;
	setp.lt.f32 	%p594, %f692, 0f00800000;
	selp.f32 	%f713, %f3862, %f692, %p594;
	selp.f32 	%f3863, 0fC1B80000, 0f00000000, %p594;
	mov.b32 	%r1457, %f713;
	add.s32 	%r1458, %r1457, -1059760811;
	and.b32  	%r1459, %r1458, -8388608;
	sub.s32 	%r1460, %r1457, %r1459;
	mov.b32 	%f3864, %r1460;
	cvt.rn.f32.s32 	%f3865, %r1459;
	mov.f32 	%f3866, 0f34000000;
	fma.rn.f32 	%f3867, %f3865, %f3866, %f3863;
	add.f32 	%f3868, %f3864, 0fBF800000;
	mov.f32 	%f3869, 0f3E1039F6;
	mov.f32 	%f3870, 0fBE055027;
	fma.rn.f32 	%f3871, %f3870, %f3868, %f3869;
	mov.f32 	%f3872, 0fBDF8CDCC;
	fma.rn.f32 	%f3873, %f3871, %f3868, %f3872;
	mov.f32 	%f3874, 0f3E0F2955;
	fma.rn.f32 	%f3875, %f3873, %f3868, %f3874;
	mov.f32 	%f3876, 0fBE2AD8B9;
	fma.rn.f32 	%f3877, %f3875, %f3868, %f3876;
	mov.f32 	%f3878, 0f3E4CED0B;
	fma.rn.f32 	%f3879, %f3877, %f3868, %f3878;
	mov.f32 	%f3880, 0fBE7FFF22;
	fma.rn.f32 	%f3881, %f3879, %f3868, %f3880;
	mov.f32 	%f3882, 0f3EAAAA78;
	fma.rn.f32 	%f3883, %f3881, %f3868, %f3882;
	fma.rn.f32 	%f3885, %f3883, %f3868, %f3777;
	mul.f32 	%f3886, %f3868, %f3885;
	fma.rn.f32 	%f3887, %f3886, %f3868, %f3868;
	mov.f32 	%f3888, 0f3F317218;
	fma.rn.f32 	%f6129, %f3867, %f3888, %f3887;
	setp.lt.u32 	%p595, %r1457, 2139095040;
	@%p595 bra 	$L__BB0_425;

	mov.f32 	%f3889, 0f7F800000;
	fma.rn.f32 	%f6129, %f713, %f3889, %f3889;

$L__BB0_425:
	setp.eq.f32 	%p596, %f713, 0f00000000;
	selp.f32 	%f3890, 0fFF800000, %f6129, %p596;
	mul.f32 	%f3891, %f696, 0f3F2AAAAB;
	mul.f32 	%f3892, %f695, %f712;
	fma.rn.f32 	%f3893, %f695, %f3891, %f3892;
	mul.f32 	%f3894, %f3893, 0f3F000000;
	fma.rn.f32 	%f3895, %f692, %f692, 0fBF800000;
	mul.f32 	%f3896, %f3895, 0f3F000000;
	sub.f32 	%f3897, %f3896, %f3890;
	mul.f32 	%f6130, %f3894, %f3897;
	mov.f32 	%f6131, %f711;

$L__BB0_427:
	add.f32 	%f3900, %f6130, %f6131;
	mul.f32 	%f6136, %f3900, %f6132;
	bra.uni 	$L__BB0_448;

$L__BB0_430:
	setp.lt.s32 	%p603, %r312, 0;
	min.f32 	%f3918, %f731, %f730;
	max.f32 	%f3919, %f731, %f730;
	div.rn.f32 	%f3920, %f3918, %f3919;
	mul.rn.f32 	%f3921, %f3920, %f3920;
	mov.f32 	%f3922, 0fC0B59883;
	mov.f32 	%f3923, 0fBF52C7EA;
	fma.rn.f32 	%f3924, %f3921, %f3923, %f3922;
	mov.f32 	%f3925, 0fC0D21907;
	fma.rn.f32 	%f3926, %f3924, %f3921, %f3925;
	mul.f32 	%f3927, %f3921, %f3926;
	mul.f32 	%f3928, %f3920, %f3927;
	add.f32 	%f3929, %f3921, 0f41355DC0;
	mov.f32 	%f3930, 0f41E6BD60;
	fma.rn.f32 	%f3931, %f3929, %f3921, %f3930;
	mov.f32 	%f3932, 0f419D92C8;
	fma.rn.f32 	%f3933, %f3931, %f3921, %f3932;
	rcp.rn.f32 	%f3934, %f3933;
	fma.rn.f32 	%f3935, %f3928, %f3934, %f3920;
	mov.f32 	%f3936, 0f3FC90FDB;
	sub.f32 	%f3937, %f3936, %f3935;
	setp.gt.f32 	%p604, %f731, %f730;
	selp.f32 	%f3938, %f3937, %f3935, %p604;
	mov.f32 	%f3939, 0f40490FDB;
	sub.f32 	%f3940, %f3939, %f3938;
	selp.f32 	%f3941, %f3940, %f3938, %p603;
	mov.b32 	%r1462, %f3941;
	or.b32  	%r1463, %r313, %r1462;
	mov.b32 	%f3942, %r1463;
	add.f32 	%f3943, %f730, %f731;
	setp.le.f32 	%p605, %f3943, 0f7F800000;
	selp.f32 	%f6133, %f3942, %f3943, %p605;

$L__BB0_433:
	abs.f32 	%f736, %f726;
	setp.eq.f32 	%p607, %f736, 0f00000000;
	abs.f32 	%f737, %f727;
	setp.eq.f32 	%p608, %f737, 0f00000000;
	and.pred  	%p609, %p607, %p608;
	mov.b32 	%r314, %f726;
	mov.b32 	%r1469, %f727;
	and.b32  	%r315, %r1469, -2147483648;
	@%p609 bra 	$L__BB0_437;
	bra.uni 	$L__BB0_434;

$L__BB0_437:
	shr.s32 	%r1474, %r314, 31;
	and.b32  	%r1475, %r1474, 1078530011;
	or.b32  	%r1476, %r1475, %r315;
	mov.b32 	%f6134, %r1476;
	bra.uni 	$L__BB0_438;

$L__BB0_434:
	setp.eq.f32 	%p610, %f736, 0f7F800000;
	setp.eq.f32 	%p611, %f737, 0f7F800000;
	and.pred  	%p612, %p610, %p611;
	@%p612 bra 	$L__BB0_436;
	bra.uni 	$L__BB0_435;

$L__BB0_436:
	setp.lt.s32 	%p616, %r314, 0;
	selp.b32 	%r1472, 1075235812, 1061752795, %p616;
	or.b32  	%r1473, %r1472, %r315;
	mov.b32 	%f6134, %r1473;
	bra.uni 	$L__BB0_438;

$L__BB0_435:
	setp.lt.s32 	%p613, %r314, 0;
	min.f32 	%f3944, %f737, %f736;
	max.f32 	%f3945, %f737, %f736;
	div.rn.f32 	%f3946, %f3944, %f3945;
	mul.rn.f32 	%f3947, %f3946, %f3946;
	mov.f32 	%f3948, 0fC0B59883;
	mov.f32 	%f3949, 0fBF52C7EA;
	fma.rn.f32 	%f3950, %f3947, %f3949, %f3948;
	mov.f32 	%f3951, 0fC0D21907;
	fma.rn.f32 	%f3952, %f3950, %f3947, %f3951;
	mul.f32 	%f3953, %f3947, %f3952;
	mul.f32 	%f3954, %f3946, %f3953;
	add.f32 	%f3955, %f3947, 0f41355DC0;
	mov.f32 	%f3956, 0f41E6BD60;
	fma.rn.f32 	%f3957, %f3955, %f3947, %f3956;
	mov.f32 	%f3958, 0f419D92C8;
	fma.rn.f32 	%f3959, %f3957, %f3947, %f3958;
	rcp.rn.f32 	%f3960, %f3959;
	fma.rn.f32 	%f3961, %f3954, %f3960, %f3946;
	mov.f32 	%f3962, 0f3FC90FDB;
	sub.f32 	%f3963, %f3962, %f3961;
	setp.gt.f32 	%p614, %f737, %f736;
	selp.f32 	%f3964, %f3963, %f3961, %p614;
	mov.f32 	%f3965, 0f40490FDB;
	sub.f32 	%f3966, %f3965, %f3964;
	selp.f32 	%f3967, %f3966, %f3964, %p613;
	mov.b32 	%r1470, %f3967;
	or.b32  	%r1471, %r315, %r1470;
	mov.b32 	%f3968, %r1471;
	add.f32 	%f3969, %f736, %f737;
	setp.le.f32 	%p615, %f3969, 0f7F800000;
	selp.f32 	%f6134, %f3968, %f3969, %p615;

$L__BB0_438:
	sub.f32 	%f3970, %f6134, %f6133;
	mul.f32 	%f742, %f3970, 0f3F000000;
	add.f32 	%f3971, %f6133, %f6134;
	mul.f32 	%f743, %f3971, 0f3F000000;
	abs.f32 	%f3972, %f742;
	setp.leu.f32 	%p617, %f3972, 0f47CE4780;
	setp.eq.f32 	%p618, %f3972, 0f7F800000;
	or.pred  	%p619, %p617, %p618;
	@%p619 bra 	$L__BB0_442;

	mov.b32 	%r1479, %f742;
	shl.b32 	%r1480, %r1479, 8;
	or.b32  	%r316, %r1480, -2147483648;
	mov.u32 	%r2202, 0;
	mov.u64 	%rd1537, __cudart_i2opi_f;
	mov.u64 	%rd1538, %rd1;
	mov.u32 	%r2203, %r2202;

$L__BB0_440:
	.pragma "nounroll";
	mov.u32 	%r318, %r2203;
	ld.global.nc.u32 	%r1483, [%rd1537];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1481, %r1483, %r316, %r318;
	madc.hi.u32     %r2203, %r1483, %r316,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1538], %r1481;
	add.s64 	%rd1538, %rd1538, 4;
	add.s64 	%rd1537, %rd1537, 4;
	add.s32 	%r2202, %r2202, 1;
	setp.ne.s32 	%p620, %r2202, 6;
	@%p620 bra 	$L__BB0_440;

	mov.u32 	%r1488, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1486, %r1488, %r316, %r318;
	madc.hi.u32     %r1487, %r1488, %r316,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1487;

$L__BB0_442:
	abs.f32 	%f3973, %f743;
	setp.leu.f32 	%p621, %f3973, 0f47CE4780;
	setp.eq.f32 	%p622, %f3973, 0f7F800000;
	or.pred  	%p623, %p621, %p622;
	@%p623 bra 	$L__BB0_446;

	mov.b32 	%r1493, %f743;
	shl.b32 	%r1494, %r1493, 8;
	or.b32  	%r321, %r1494, -2147483648;
	mov.u32 	%r2204, 0;
	mov.u64 	%rd1539, __cudart_i2opi_f;
	mov.u64 	%rd1540, %rd1;
	mov.u32 	%r2205, %r2204;

$L__BB0_444:
	.pragma "nounroll";
	mov.u32 	%r323, %r2205;
	ld.global.nc.u32 	%r1497, [%rd1539];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1495, %r1497, %r321, %r323;
	madc.hi.u32     %r2205, %r1497, %r321,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1540], %r1495;
	add.s64 	%rd1540, %rd1540, 4;
	add.s64 	%rd1539, %rd1539, 4;
	add.s32 	%r2204, %r2204, 1;
	setp.ne.s32 	%p624, %r2204, 6;
	@%p624 bra 	$L__BB0_444;

	mov.u32 	%r1502, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1500, %r1502, %r321, %r323;
	madc.hi.u32     %r1501, %r1502, %r321,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1501;

$L__BB0_446:
	sqrt.rn.f32 	%f3974, %f728;
	sqrt.rn.f32 	%f3975, %f729;
	sub.f32 	%f3976, %f3974, %f3975;
	add.f32 	%f3977, %f3974, %f3975;
	add.f32 	%f3978, %f3977, 0fBF800000;
	mov.f32 	%f3979, 0f00000000;
	max.f32 	%f3980, %f3978, %f3979;
	setp.lt.f32 	%p625, %f3976, 0f00000000;
	selp.f32 	%f3981, 0fBF800000, 0f3F800000, %p625;
	fma.rn.f32 	%f3982, %f3976, %f3981, 0fBF800000;
	max.f32 	%f3983, %f3982, %f3979;
	ld.global.f32 	%f3984, [%rd91+20];
	mul.f32 	%f3985, %f723, %f3984;
	mul.f32 	%f3986, %f3983, %f3983;
	fma.rn.f32 	%f3987, %f3980, %f3980, %f3986;
	add.f32 	%f3988, %f3987, 0f00000000;
	mul.f32 	%f6136, %f3985, %f3988;
	setp.lt.f32 	%p626, %f725, 0f3F800000;
	@%p626 bra 	$L__BB0_448;

	add.f32 	%f3989, %f725, 0fBF800000;
	ld.global.f32 	%f3990, [%rd91+16];
	mul.f32 	%f3991, %f723, %f3990;
	mul.f32 	%f3992, %f3991, 0f3F000000;
	mul.f32 	%f3993, %f3989, %f3992;
	fma.rn.f32 	%f6136, %f3989, %f3993, %f6136;

$L__BB0_448:
	mov.b32 	%f3994, %r38;
	max.f32 	%f748, %f3994, %f6136;
	ld.global.u32 	%r326, [%rd91+80];
	setp.eq.s32 	%p627, %r326, 2;
	add.u64 	%rd242, %SPL, 0;
	@%p627 bra 	$L__BB0_529;

	mov.b32 	%f749, %r2228;
	and.b16  	%rs39, %rs5, 3;
	setp.eq.s16 	%p628, %rs39, 1;
	@%p628 bra 	$L__BB0_470;

	setp.eq.s16 	%p629, %rs39, 2;
	@%p629 bra 	$L__BB0_453;

	setp.ne.s16 	%p630, %rs39, 3;
	@%p630 bra 	$L__BB0_485;

	mov.u64 	%rd1545, 0;
	mov.u64 	%rd1546, %rd1545;
	bra.uni 	$L__BB0_517;

$L__BB0_453:
	ld.global.f32 	%f750, [%rd91+8];
	div.rn.f32 	%f3998, %f693, %f6227;
	div.rn.f32 	%f751, %f3998, %f693;
	ld.global.u32 	%r327, [%rd91+12];
	cvt.rn.f32.s32 	%f752, %r327;
	mul.f32 	%f3999, %f752, 0f3F000000;
	cvt.rzi.f32.f32 	%f4000, %f3999;
	add.f32 	%f4001, %f4000, %f4000;
	sub.f32 	%f4002, %f752, %f4001;
	abs.f32 	%f753, %f4002;
	abs.f32 	%f754, %f751;
	setp.lt.f32 	%p631, %f754, 0f00800000;
	mul.f32 	%f4003, %f754, 0f4B800000;
	selp.f32 	%f4004, %f4003, %f754, %p631;
	selp.f32 	%f4005, 0fC3170000, 0fC2FE0000, %p631;
	mov.b32 	%r1505, %f4004;
	and.b32  	%r1506, %r1505, 8388607;
	or.b32  	%r1507, %r1506, 1065353216;
	mov.b32 	%f4006, %r1507;
	shr.u32 	%r1508, %r1505, 23;
	cvt.rn.f32.u32 	%f4007, %r1508;
	add.f32 	%f4008, %f4005, %f4007;
	setp.gt.f32 	%p632, %f4006, 0f3FB504F3;
	mul.f32 	%f4009, %f4006, 0f3F000000;
	add.f32 	%f4010, %f4008, 0f3F800000;
	selp.f32 	%f4011, %f4010, %f4008, %p632;
	selp.f32 	%f4012, %f4009, %f4006, %p632;
	add.f32 	%f4013, %f4012, 0fBF800000;
	add.f32 	%f3996, %f4012, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3995,%f3996;
	// end inline asm
	add.f32 	%f4014, %f4013, %f4013;
	mul.f32 	%f4015, %f3995, %f4014;
	mul.f32 	%f4016, %f4015, %f4015;
	fma.rn.f32 	%f4019, %f1371, %f4016, %f1370;
	fma.rn.f32 	%f4021, %f4019, %f4016, %f1373;
	mul.rn.f32 	%f4022, %f4021, %f4016;
	mul.rn.f32 	%f4023, %f4022, %f4015;
	sub.f32 	%f4024, %f4013, %f4015;
	add.f32 	%f4025, %f4024, %f4024;
	neg.f32 	%f4026, %f4015;
	fma.rn.f32 	%f4027, %f4026, %f4013, %f4025;
	mul.rn.f32 	%f4028, %f3995, %f4027;
	add.f32 	%f4029, %f4023, %f4015;
	sub.f32 	%f4030, %f4015, %f4029;
	add.f32 	%f4031, %f4023, %f4030;
	add.f32 	%f4032, %f4028, %f4031;
	add.f32 	%f4033, %f4029, %f4032;
	sub.f32 	%f4034, %f4029, %f4033;
	add.f32 	%f4035, %f4032, %f4034;
	mul.rn.f32 	%f4037, %f4011, %f1389;
	mul.rn.f32 	%f4039, %f4011, %f1391;
	add.f32 	%f4040, %f4037, %f4033;
	sub.f32 	%f4041, %f4037, %f4040;
	add.f32 	%f4042, %f4033, %f4041;
	add.f32 	%f4043, %f4035, %f4042;
	add.f32 	%f4044, %f4039, %f4043;
	add.f32 	%f4045, %f4040, %f4044;
	sub.f32 	%f4046, %f4040, %f4045;
	add.f32 	%f4047, %f4044, %f4046;
	abs.f32 	%f755, %f752;
	setp.gt.f32 	%p633, %f755, 0f77F684DF;
	mul.f32 	%f4048, %f752, 0f39000000;
	selp.f32 	%f4049, %f4048, %f752, %p633;
	mul.rn.f32 	%f4050, %f4049, %f4045;
	neg.f32 	%f4051, %f4050;
	fma.rn.f32 	%f4052, %f4049, %f4045, %f4051;
	fma.rn.f32 	%f4053, %f4049, %f4047, %f4052;
	mov.f32 	%f4054, 0f00000000;
	fma.rn.f32 	%f4055, %f4054, %f4045, %f4053;
	add.rn.f32 	%f4056, %f4050, %f4055;
	neg.f32 	%f4057, %f4056;
	add.rn.f32 	%f4058, %f4050, %f4057;
	add.rn.f32 	%f4059, %f4058, %f4055;
	mov.b32 	%r1509, %f4056;
	setp.eq.s32 	%p634, %r1509, 1118925336;
	add.s32 	%r1510, %r1509, -1;
	mov.b32 	%f4060, %r1510;
	add.f32 	%f4061, %f4059, 0f37000000;
	selp.f32 	%f756, %f4061, %f4059, %p634;
	selp.f32 	%f4062, %f4060, %f4056, %p634;
	mul.rn.f32 	%f4064, %f4062, %f1407;
	cvt.rzi.f32.f32 	%f4065, %f4064;
	abs.f32 	%f4066, %f4065;
	setp.gt.f32 	%p635, %f4066, 0f42FC0000;
	mov.b32 	%r1511, %f4065;
	and.b32  	%r1512, %r1511, -2147483648;
	or.b32  	%r1513, %r1512, 1123811328;
	mov.b32 	%f4067, %r1513;
	selp.f32 	%f4068, %f4067, %f4065, %p635;
	fma.rn.f32 	%f4070, %f4068, %f1413, %f4062;
	fma.rn.f32 	%f4072, %f4068, %f1415, %f4070;
	mul.f32 	%f4073, %f4072, 0f3FB8AA3B;
	add.f32 	%f4074, %f4068, 0f4B40007F;
	mov.b32 	%r1514, %f4074;
	shl.b32 	%r1515, %r1514, 23;
	mov.b32 	%f4075, %r1515;
	ex2.approx.ftz.f32 	%f4076, %f4073;
	mul.f32 	%f757, %f4076, %f4075;
	setp.eq.f32 	%p636, %f757, 0f7F800000;
	mov.f32 	%f6137, 0f7F800000;
	@%p636 bra 	$L__BB0_455;

	fma.rn.f32 	%f6137, %f757, %f756, %f757;

$L__BB0_455:
	setp.lt.f32 	%p637, %f751, 0f00000000;
	setp.eq.f32 	%p638, %f753, 0f3F800000;
	and.pred  	%p14, %p637, %p638;
	setp.eq.f32 	%p639, %f751, 0f00000000;
	@%p639 bra 	$L__BB0_459;
	bra.uni 	$L__BB0_456;

$L__BB0_459:
	add.f32 	%f4080, %f751, %f751;
	mov.b32 	%r1518, %f4080;
	selp.b32 	%r1519, %r1518, 0, %p638;
	or.b32  	%r1520, %r1519, 2139095040;
	setp.lt.s32 	%p643, %r327, 0;
	selp.b32 	%r1521, %r1520, %r1519, %p643;
	mov.b32 	%f6139, %r1521;
	bra.uni 	$L__BB0_460;

$L__BB0_470:
	ld.global.u64 	%rd963, [%rd91+24];
	mul.wide.u32 	%rd964, %r32, 16;
	add.s64 	%rd965, %rd963, %rd964;
	ld.f32 	%f4124, [%rd965+8];
	mul.f32 	%f4125, %f749, 0f3F7FBE77;
	fma.rn.f32 	%f784, %f4125, %f749, 0f3A83126F;
	mul.f32 	%f4126, %f6227, %f6224;
	sub.f32 	%f785, %f4126, %f691;
	ld.global.f32 	%f4127, [%rd91+16];
	mul.f32 	%f4128, %f4127, 0f3F2AAAAB;
	ld.global.f32 	%f4129, [%rd91+12];
	mul.f32 	%f4130, %f4124, %f4129;
	fma.rn.f32 	%f786, %f4124, %f4128, %f4130;
	mul.f32 	%f4131, %f6225, %f6225;
	fma.rn.f32 	%f787, %f6227, %f6227, %f4131;
	mul.f32 	%f4132, %f6225, %f6224;
	fma.rn.f32 	%f788, %f6227, %f6226, %f4132;
	mul.f32 	%f4133, %f6224, %f6224;
	fma.rn.f32 	%f789, %f6226, %f6226, %f4133;
	mul.f32 	%f790, %f4124, %f4127;
	mov.f32 	%f4134, 0fBF000000;
	cvt.rzi.f32.f32 	%f4135, %f4134;
	add.f32 	%f4136, %f4135, %f4135;
	mov.f32 	%f4137, 0fBF800000;
	sub.f32 	%f4138, %f4137, %f4136;
	abs.f32 	%f791, %f4138;
	abs.f32 	%f792, %f785;
	setp.lt.f32 	%p658, %f792, 0f00800000;
	mul.f32 	%f4139, %f792, 0f4B800000;
	selp.f32 	%f4140, %f4139, %f792, %p658;
	selp.f32 	%f4141, 0fC3170000, 0fC2FE0000, %p658;
	mov.b32 	%r1534, %f4140;
	and.b32  	%r1535, %r1534, 8388607;
	or.b32  	%r1536, %r1535, 1065353216;
	mov.b32 	%f4142, %r1536;
	shr.u32 	%r1537, %r1534, 23;
	cvt.rn.f32.u32 	%f4143, %r1537;
	add.f32 	%f4144, %f4141, %f4143;
	setp.gt.f32 	%p659, %f4142, 0f3FB504F3;
	mul.f32 	%f4145, %f4142, 0f3F000000;
	add.f32 	%f4146, %f4144, 0f3F800000;
	selp.f32 	%f4147, %f4146, %f4144, %p659;
	selp.f32 	%f4148, %f4145, %f4142, %p659;
	add.f32 	%f4149, %f4148, 0fBF800000;
	add.f32 	%f4122, %f4148, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4121,%f4122;
	// end inline asm
	add.f32 	%f4150, %f4149, %f4149;
	mul.f32 	%f4151, %f4121, %f4150;
	mul.f32 	%f4152, %f4151, %f4151;
	fma.rn.f32 	%f4155, %f1371, %f4152, %f1370;
	fma.rn.f32 	%f4157, %f4155, %f4152, %f1373;
	mul.rn.f32 	%f4158, %f4157, %f4152;
	mul.rn.f32 	%f4159, %f4158, %f4151;
	sub.f32 	%f4160, %f4149, %f4151;
	add.f32 	%f4161, %f4160, %f4160;
	neg.f32 	%f4162, %f4151;
	fma.rn.f32 	%f4163, %f4162, %f4149, %f4161;
	mul.rn.f32 	%f4164, %f4121, %f4163;
	add.f32 	%f4165, %f4159, %f4151;
	sub.f32 	%f4166, %f4151, %f4165;
	add.f32 	%f4167, %f4159, %f4166;
	add.f32 	%f4168, %f4164, %f4167;
	add.f32 	%f4169, %f4165, %f4168;
	sub.f32 	%f4170, %f4165, %f4169;
	add.f32 	%f4171, %f4168, %f4170;
	mul.rn.f32 	%f4173, %f4147, %f1389;
	mul.rn.f32 	%f4175, %f4147, %f1391;
	add.f32 	%f4176, %f4173, %f4169;
	sub.f32 	%f4177, %f4173, %f4176;
	add.f32 	%f4178, %f4169, %f4177;
	add.f32 	%f4179, %f4171, %f4178;
	add.f32 	%f4180, %f4175, %f4179;
	add.f32 	%f4181, %f4176, %f4180;
	sub.f32 	%f4182, %f4176, %f4181;
	add.f32 	%f4183, %f4180, %f4182;
	mul.rn.f32 	%f4184, %f4137, %f4181;
	neg.f32 	%f4185, %f4184;
	fma.rn.f32 	%f4186, %f4137, %f4181, %f4185;
	fma.rn.f32 	%f4187, %f4137, %f4183, %f4186;
	mov.f32 	%f4188, 0f00000000;
	fma.rn.f32 	%f4189, %f4188, %f4181, %f4187;
	add.rn.f32 	%f4190, %f4184, %f4189;
	neg.f32 	%f4191, %f4190;
	add.rn.f32 	%f4192, %f4184, %f4191;
	add.rn.f32 	%f4193, %f4192, %f4189;
	mov.b32 	%r1538, %f4190;
	setp.eq.s32 	%p660, %r1538, 1118925336;
	add.s32 	%r1539, %r1538, -1;
	mov.b32 	%f4194, %r1539;
	add.f32 	%f4195, %f4193, 0f37000000;
	selp.f32 	%f793, %f4195, %f4193, %p660;
	selp.f32 	%f4196, %f4194, %f4190, %p660;
	mul.rn.f32 	%f4198, %f4196, %f1407;
	cvt.rzi.f32.f32 	%f4199, %f4198;
	abs.f32 	%f4200, %f4199;
	setp.gt.f32 	%p661, %f4200, 0f42FC0000;
	mov.b32 	%r1540, %f4199;
	and.b32  	%r1541, %r1540, -2147483648;
	or.b32  	%r1542, %r1541, 1123811328;
	mov.b32 	%f4201, %r1542;
	selp.f32 	%f4202, %f4201, %f4199, %p661;
	fma.rn.f32 	%f4204, %f4202, %f1413, %f4196;
	fma.rn.f32 	%f4206, %f4202, %f1415, %f4204;
	mul.f32 	%f4207, %f4206, 0f3FB8AA3B;
	add.f32 	%f4208, %f4202, 0f4B40007F;
	mov.b32 	%r1543, %f4208;
	shl.b32 	%r1544, %r1543, 23;
	mov.b32 	%f4209, %r1544;
	ex2.approx.ftz.f32 	%f4210, %f4207;
	mul.f32 	%f794, %f4210, %f4209;
	setp.eq.f32 	%p662, %f794, 0f7F800000;
	mov.f32 	%f6144, 0f7F800000;
	@%p662 bra 	$L__BB0_472;

	fma.rn.f32 	%f6144, %f794, %f793, %f794;

$L__BB0_472:
	setp.lt.f32 	%p663, %f785, 0f00000000;
	setp.eq.f32 	%p664, %f791, 0f3F800000;
	and.pred  	%p15, %p663, %p664;
	setp.eq.f32 	%p665, %f785, 0f00000000;
	@%p665 bra 	$L__BB0_476;
	bra.uni 	$L__BB0_473;

$L__BB0_476:
	add.f32 	%f4215, %f785, %f785;
	mov.b32 	%r1547, %f4215;
	or.b32  	%r1548, %r1547, 2139095040;
	mov.b32 	%f4216, %r1548;
	selp.f32 	%f6146, %f4216, 0f7F800000, %p664;
	bra.uni 	$L__BB0_477;

$L__BB0_485:
	ld.global.u64 	%rd971, [%rd91+24];
	mul.wide.u32 	%rd972, %r32, 16;
	add.s64 	%rd973, %rd971, %rd972;
	ld.f32 	%f830, [%rd973+8];
	mul.f32 	%f4245, %f6227, %f6224;
	sub.f32 	%f831, %f4245, %f691;
	ld.local.v4.f32 	{%f6227, %f4247, %f4248, %f4249}, [%rd554];
	add.f32 	%f4251, %f4249, %f6227;
	mul.f32 	%f833, %f4251, 0f3F000000;
	sub.f32 	%f4252, %f6227, %f4249;
	mul.f32 	%f4253, %f4252, 0f3F000000;
	add.f32 	%f4256, %f4247, %f4248;
	mul.f32 	%f4257, %f4256, 0f3F000000;
	sub.f32 	%f4258, %f4247, %f4248;
	mul.f32 	%f834, %f4258, 0f3F000000;
	mul.f32 	%f4259, %f834, %f834;
	fma.rn.f32 	%f4260, %f833, %f833, %f4259;
	sqrt.rn.f32 	%f4261, %f4260;
	mul.f32 	%f4262, %f4257, %f4257;
	fma.rn.f32 	%f4263, %f4253, %f4253, %f4262;
	sqrt.rn.f32 	%f4264, %f4263;
	add.f32 	%f835, %f4261, %f4264;
	sub.f32 	%f836, %f4261, %f4264;
	abs.f32 	%f837, %f4253;
	abs.f32 	%f838, %f4257;
	setp.eq.f32 	%p674, %f837, 0f00000000;
	setp.eq.f32 	%p675, %f838, 0f00000000;
	and.pred  	%p676, %p674, %p675;
	mov.b32 	%r328, %f4253;
	mov.b32 	%r1555, %f4257;
	and.b32  	%r329, %r1555, -2147483648;
	@%p676 bra 	$L__BB0_489;
	bra.uni 	$L__BB0_486;

$L__BB0_489:
	shr.s32 	%r1560, %r328, 31;
	and.b32  	%r1561, %r1560, 1078530011;
	or.b32  	%r1562, %r1561, %r329;
	mov.b32 	%f6155, %r1562;
	bra.uni 	$L__BB0_490;

$L__BB0_486:
	setp.eq.f32 	%p677, %f837, 0f7F800000;
	setp.eq.f32 	%p678, %f838, 0f7F800000;
	and.pred  	%p679, %p677, %p678;
	@%p679 bra 	$L__BB0_488;
	bra.uni 	$L__BB0_487;

$L__BB0_488:
	setp.lt.s32 	%p683, %r328, 0;
	selp.b32 	%r1558, 1075235812, 1061752795, %p683;
	or.b32  	%r1559, %r1558, %r329;
	mov.b32 	%f6155, %r1559;
	bra.uni 	$L__BB0_490;

$L__BB0_266:
	mov.b32 	%r212, %f488;
	bfe.u32 	%r1054, %r212, 23, 8;
	add.s32 	%r213, %r1054, -128;
	shl.b32 	%r1055, %r212, 8;
	or.b32  	%r214, %r1055, -2147483648;
	shr.u32 	%r215, %r213, 5;
	mov.u32 	%r2177, 0;
	mov.u64 	%rd1509, __cudart_i2opi_f;
	mov.u64 	%rd1510, %rd1;
	mov.u32 	%r2178, %r2177;

$L__BB0_267:
	.pragma "nounroll";
	mov.u32 	%r217, %r2178;
	ld.global.nc.u32 	%r1058, [%rd1509];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1056, %r1058, %r214, %r217;
	madc.hi.u32     %r2178, %r1058, %r214,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1510], %r1056;
	add.s64 	%rd1510, %rd1510, 4;
	add.s64 	%rd1509, %rd1509, 4;
	add.s32 	%r2177, %r2177, 1;
	setp.ne.s32 	%p396, %r2177, 6;
	@%p396 bra 	$L__BB0_267;

	mov.u32 	%r1063, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1061, %r1063, %r214, %r217;
	madc.hi.u32     %r1062, %r1063, %r214,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1062;
	mov.u32 	%r1066, 4;
	sub.s32 	%r220, %r1066, %r215;
	mov.u32 	%r1067, 6;
	sub.s32 	%r1068, %r1067, %r215;
	mul.wide.s32 	%rd845, %r1068, 4;
	add.s64 	%rd846, %rd1, %rd845;
	ld.local.u32 	%r2179, [%rd846];
	ld.local.u32 	%r2180, [%rd846+-4];
	and.b32  	%r223, %r213, 31;
	setp.eq.s32 	%p397, %r223, 0;
	@%p397 bra 	$L__BB0_270;

	mov.u32 	%r1069, 32;
	sub.s32 	%r1070, %r1069, %r223;
	shr.u32 	%r1071, %r2180, %r1070;
	shl.b32 	%r1072, %r2179, %r223;
	add.s32 	%r2179, %r1071, %r1072;
	mul.wide.s32 	%rd847, %r220, 4;
	add.s64 	%rd848, %rd1, %rd847;
	ld.local.u32 	%r1073, [%rd848];
	shr.u32 	%r1074, %r1073, %r1070;
	shl.b32 	%r1075, %r2180, %r223;
	add.s32 	%r2180, %r1074, %r1075;

$L__BB0_270:
	and.b32  	%r1076, %r212, -2147483648;
	shr.u32 	%r1077, %r2180, 30;
	shl.b32 	%r1078, %r2179, 2;
	or.b32  	%r1079, %r1077, %r1078;
	shr.u32 	%r1080, %r1079, 31;
	shr.u32 	%r1081, %r2179, 30;
	add.s32 	%r1082, %r1080, %r1081;
	neg.s32 	%r1083, %r1082;
	setp.eq.s32 	%p398, %r1076, 0;
	selp.b32 	%r2181, %r1082, %r1083, %p398;
	setp.ne.s32 	%p399, %r1080, 0;
	xor.b32  	%r1084, %r1076, -2147483648;
	selp.b32 	%r1085, %r1084, %r1076, %p399;
	selp.b32 	%r1086, -1, 0, %p399;
	xor.b32  	%r1087, %r1079, %r1086;
	shl.b32 	%r1088, %r2180, 2;
	xor.b32  	%r1089, %r1088, %r1086;
	cvt.u64.u32 	%rd849, %r1087;
	cvt.u64.u32 	%rd850, %r1089;
	bfi.b64 	%rd851, %rd849, %rd850, 32, 32;
	cvt.rn.f64.s64 	%fd9, %rd851;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2775, %fd10;
	setp.eq.s32 	%p400, %r1085, 0;
	neg.f32 	%f2776, %f2775;
	selp.f32 	%f6085, %f2775, %f2776, %p400;

$L__BB0_272:
	mul.f32 	%f2778, %f489, 0f3F22F983;
	cvt.rni.s32.f32 	%r2186, %f2778;
	cvt.rn.f32.s32 	%f2779, %r2186;
	fma.rn.f32 	%f2781, %f2779, %f2770, %f489;
	fma.rn.f32 	%f2783, %f2779, %f2772, %f2781;
	fma.rn.f32 	%f6086, %f2779, %f2774, %f2783;
	abs.f32 	%f496, %f489;
	setp.leu.f32 	%p401, %f496, 0f47CE4780;
	@%p401 bra 	$L__BB0_280;

	setp.eq.f32 	%p402, %f496, 0f7F800000;
	@%p402 bra 	$L__BB0_279;
	bra.uni 	$L__BB0_274;

$L__BB0_279:
	mov.f32 	%f2787, 0f00000000;
	mul.rn.f32 	%f6086, %f489, %f2787;
	bra.uni 	$L__BB0_280;

$L__BB0_274:
	mov.b32 	%r231, %f489;
	bfe.u32 	%r1092, %r231, 23, 8;
	add.s32 	%r232, %r1092, -128;
	shl.b32 	%r1093, %r231, 8;
	or.b32  	%r233, %r1093, -2147483648;
	shr.u32 	%r234, %r232, 5;
	mov.u32 	%r2182, 0;
	mov.u64 	%rd1511, __cudart_i2opi_f;
	mov.u64 	%rd1512, %rd1;
	mov.u32 	%r2183, %r2182;

$L__BB0_275:
	.pragma "nounroll";
	mov.u32 	%r236, %r2183;
	ld.global.nc.u32 	%r1096, [%rd1511];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1094, %r1096, %r233, %r236;
	madc.hi.u32     %r2183, %r1096, %r233,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1512], %r1094;
	add.s64 	%rd1512, %rd1512, 4;
	add.s64 	%rd1511, %rd1511, 4;
	add.s32 	%r2182, %r2182, 1;
	setp.ne.s32 	%p403, %r2182, 6;
	@%p403 bra 	$L__BB0_275;

	mov.u32 	%r1101, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1099, %r1101, %r233, %r236;
	madc.hi.u32     %r1100, %r1101, %r233,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1100;
	mov.u32 	%r1104, 4;
	sub.s32 	%r239, %r1104, %r234;
	mov.u32 	%r1105, 6;
	sub.s32 	%r1106, %r1105, %r234;
	mul.wide.s32 	%rd853, %r1106, 4;
	add.s64 	%rd854, %rd1, %rd853;
	ld.local.u32 	%r2184, [%rd854];
	ld.local.u32 	%r2185, [%rd854+-4];
	and.b32  	%r242, %r232, 31;
	setp.eq.s32 	%p404, %r242, 0;
	@%p404 bra 	$L__BB0_278;

	mov.u32 	%r1107, 32;
	sub.s32 	%r1108, %r1107, %r242;
	shr.u32 	%r1109, %r2185, %r1108;
	shl.b32 	%r1110, %r2184, %r242;
	add.s32 	%r2184, %r1109, %r1110;
	mul.wide.s32 	%rd855, %r239, 4;
	add.s64 	%rd856, %rd1, %rd855;
	ld.local.u32 	%r1111, [%rd856];
	shr.u32 	%r1112, %r1111, %r1108;
	shl.b32 	%r1113, %r2185, %r242;
	add.s32 	%r2185, %r1112, %r1113;

$L__BB0_278:
	and.b32  	%r1114, %r231, -2147483648;
	shr.u32 	%r1115, %r2185, 30;
	shl.b32 	%r1116, %r2184, 2;
	or.b32  	%r1117, %r1115, %r1116;
	shr.u32 	%r1118, %r1117, 31;
	shr.u32 	%r1119, %r2184, 30;
	add.s32 	%r1120, %r1118, %r1119;
	neg.s32 	%r1121, %r1120;
	setp.eq.s32 	%p405, %r1114, 0;
	selp.b32 	%r2186, %r1120, %r1121, %p405;
	setp.ne.s32 	%p406, %r1118, 0;
	xor.b32  	%r1122, %r1114, -2147483648;
	selp.b32 	%r1123, %r1122, %r1114, %p406;
	selp.b32 	%r1124, -1, 0, %p406;
	xor.b32  	%r1125, %r1117, %r1124;
	shl.b32 	%r1126, %r2185, 2;
	xor.b32  	%r1127, %r1126, %r1124;
	cvt.u64.u32 	%rd857, %r1125;
	cvt.u64.u32 	%rd858, %r1127;
	bfi.b64 	%rd859, %rd857, %rd858, 32, 32;
	cvt.rn.f64.s64 	%fd11, %rd859;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2785, %fd12;
	setp.eq.s32 	%p407, %r1123, 0;
	neg.f32 	%f2786, %f2785;
	selp.f32 	%f6086, %f2785, %f2786, %p407;

$L__BB0_280:
	mov.f32 	%f5904, 0f3F800000;
	mul.f32 	%f2788, %f6085, %f6085;
	mov.f32 	%f2789, 0fBAB607ED;
	mov.f32 	%f2790, 0f37CBAC00;
	fma.rn.f32 	%f2791, %f2790, %f2788, %f2789;
	mov.f32 	%f2792, 0f3D2AAABB;
	fma.rn.f32 	%f2793, %f2791, %f2788, %f2792;
	mov.f32 	%f2794, 0fBEFFFFFF;
	fma.rn.f32 	%f2795, %f2793, %f2788, %f2794;
	fma.rn.f32 	%f2797, %f2795, %f2788, %f5904;
	mov.f32 	%f2798, 0f3C0885E4;
	mov.f32 	%f2799, 0fB94D4153;
	fma.rn.f32 	%f2800, %f2799, %f2788, %f2798;
	mov.f32 	%f2801, 0fBE2AAAA8;
	fma.rn.f32 	%f2802, %f2800, %f2788, %f2801;
	mov.f32 	%f2803, 0f00000000;
	fma.rn.f32 	%f2804, %f2788, %f6085, %f2803;
	fma.rn.f32 	%f2805, %f2802, %f2804, %f6085;
	and.b32  	%r1128, %r2181, 1;
	setp.eq.b32 	%p408, %r1128, 1;
	selp.f32 	%f2806, %f2797, %f2805, %p408;
	selp.f32 	%f2807, %f2805, %f2797, %p408;
	neg.f32 	%f2808, %f2806;
	and.b32  	%r1129, %r2181, 2;
	setp.eq.s32 	%p409, %r1129, 0;
	selp.f32 	%f2809, %f2806, %f2808, %p409;
	neg.f32 	%f2810, %f2807;
	add.s32 	%r1130, %r2181, 1;
	and.b32  	%r1131, %r1130, 2;
	setp.eq.s32 	%p410, %r1131, 0;
	selp.f32 	%f2811, %f2807, %f2810, %p410;
	mul.f32 	%f2812, %f6086, %f6086;
	fma.rn.f32 	%f2813, %f2790, %f2812, %f2789;
	fma.rn.f32 	%f2814, %f2813, %f2812, %f2792;
	fma.rn.f32 	%f2815, %f2814, %f2812, %f2794;
	fma.rn.f32 	%f2816, %f2815, %f2812, %f5904;
	fma.rn.f32 	%f2817, %f2812, %f6086, %f2803;
	fma.rn.f32 	%f2818, %f2799, %f2812, %f2798;
	fma.rn.f32 	%f2819, %f2818, %f2812, %f2801;
	fma.rn.f32 	%f2820, %f2819, %f2817, %f6086;
	and.b32  	%r1132, %r2186, 1;
	setp.eq.b32 	%p411, %r1132, 1;
	selp.f32 	%f2821, %f2816, %f2820, %p411;
	selp.f32 	%f2822, %f2820, %f2816, %p411;
	and.b32  	%r1133, %r2186, 2;
	setp.eq.s32 	%p412, %r1133, 0;
	neg.f32 	%f2823, %f2821;
	selp.f32 	%f2824, %f2821, %f2823, %p412;
	add.s32 	%r1134, %r2186, 1;
	and.b32  	%r1135, %r1134, 2;
	setp.eq.s32 	%p413, %r1135, 0;
	neg.f32 	%f2825, %f2822;
	selp.f32 	%f2826, %f2822, %f2825, %p413;
	mov.b32 	%r1136, %f2826;
	neg.f32 	%f2827, %f2824;
	mov.b32 	%r1137, %f2824;
	cvt.u64.u32 	%rd860, %r1137;
	cvt.u64.u32 	%rd861, %r1136;
	bfi.b64 	%rd163, %rd860, %rd861, 32, 32;
	mov.b32 	%r1138, %f2827;
	cvt.u64.u32 	%rd862, %r1138;
	bfi.b64 	%rd164, %rd861, %rd862, 32, 32;
	mul.f32 	%f2828, %f474, %f2809;
	mov.b32 	%r1139, %f2828;
	cvt.u64.u32 	%rd863, %r1139;
	mov.b32 	%r1140, %f2811;
	cvt.u64.u32 	%rd864, %r1140;
	bfi.b64 	%rd165, %rd863, %rd864, 32, 32;
	neg.f32 	%f2829, %f2809;
	mov.b32 	%r1141, %f2829;
	mul.f32 	%f2830, %f474, %f2811;
	mov.b32 	%r1142, %f2830;
	cvt.u64.u32 	%rd865, %r1142;
	cvt.u64.u32 	%rd866, %r1141;
	bfi.b64 	%rd166, %rd865, %rd866, 32, 32;
	mul.f32 	%f500, %f473, %f473;
	add.f32 	%f2831, %f500, 0f00000000;
	mul.f32 	%f501, %f475, %f475;
	add.f32 	%f502, %f2831, %f501;
	ld.global.f32 	%f503, [%rd91+44];
	neg.f32 	%f2832, %f6106;
	max.f32 	%f2833, %f2832, %f2803;
	mul.f32 	%f504, %f468, %f2833;
	abs.f32 	%f505, %f504;
	setp.ltu.f32 	%p414, %f505, 0f3F800000;
	@%p414 bra 	$L__BB0_282;
	bra.uni 	$L__BB0_281;

$L__BB0_282:
	mul.f32 	%f2855, %f504, %f504;
	mov.f32 	%f2856, 0f394FFF49;
	mov.f32 	%f2857, 0f363D0ADA;
	fma.rn.f32 	%f2858, %f2857, %f2855, %f2856;
	mov.f32 	%f2859, 0f3C08889A;
	fma.rn.f32 	%f2860, %f2858, %f2855, %f2859;
	mov.f32 	%f2861, 0f3E2AAAAB;
	fma.rn.f32 	%f2862, %f2860, %f2855, %f2861;
	mul.f32 	%f2863, %f2855, %f2862;
	fma.rn.f32 	%f6087, %f2863, %f504, %f504;
	bra.uni 	$L__BB0_283;

$L__BB0_281:
	mul.rn.f32 	%f2835, %f505, %f1407;
	cvt.rzi.f32.f32 	%f2836, %f2835;
	abs.f32 	%f2837, %f2836;
	setp.gt.f32 	%p415, %f2837, 0f42FC0000;
	mov.b32 	%r1143, %f2836;
	and.b32  	%r1144, %r1143, -2147483648;
	or.b32  	%r1145, %r1144, 1123811328;
	mov.b32 	%f2838, %r1145;
	selp.f32 	%f2839, %f2838, %f2836, %p415;
	fma.rn.f32 	%f2841, %f2839, %f1413, %f505;
	fma.rn.f32 	%f2843, %f2839, %f1415, %f2841;
	mul.f32 	%f2844, %f2843, 0f3FB8AA3B;
	add.f32 	%f2845, %f2839, 0f4B40007D;
	mov.b32 	%r1146, %f2845;
	shl.b32 	%r1147, %r1146, 23;
	mov.b32 	%f2846, %r1147;
	ex2.approx.ftz.f32 	%f2847, %f2844;
	mul.f32 	%f2848, %f2847, %f2846;
	mov.f32 	%f2849, 0f3E000000;
	div.approx.f32 	%f2850, %f2849, %f2848;
	neg.f32 	%f2851, %f2850;
	fma.rn.f32 	%f2853, %f1354, %f2848, %f2851;
	setp.ge.f32 	%p416, %f505, 0f42B40000;
	selp.f32 	%f2854, 0f7F800000, %f2853, %p416;
	mov.b32 	%r1148, %f2854;
	mov.b32 	%r1149, %f504;
	and.b32  	%r1150, %r1149, -2147483648;
	or.b32  	%r1151, %r1150, %r1148;
	mov.b32 	%f6087, %r1151;

$L__BB0_283:
	add.f32 	%f2867, %f6087, 0f3727C5AC;
	mul.f32 	%f509, %f503, %f2867;
	ld.global.f32 	%f510, [%rd91+40];
	mov.f32 	%f2868, 0fBF000000;
	cvt.rzi.f32.f32 	%f2869, %f2868;
	add.f32 	%f2870, %f2869, %f2869;
	mov.f32 	%f2871, 0fBF800000;
	sub.f32 	%f2872, %f2871, %f2870;
	abs.f32 	%f511, %f2872;
	mul.f32 	%f512, %f473, %f475;
	abs.f32 	%f513, %f512;
	setp.lt.f32 	%p417, %f513, 0f00800000;
	mul.f32 	%f2873, %f513, 0f4B800000;
	selp.f32 	%f2874, %f2873, %f513, %p417;
	selp.f32 	%f2875, 0fC3170000, 0fC2FE0000, %p417;
	mov.b32 	%r1152, %f2874;
	and.b32  	%r1153, %r1152, 8388607;
	or.b32  	%r1154, %r1153, 1065353216;
	mov.b32 	%f2876, %r1154;
	shr.u32 	%r1155, %r1152, 23;
	cvt.rn.f32.u32 	%f2877, %r1155;
	add.f32 	%f2878, %f2875, %f2877;
	setp.gt.f32 	%p418, %f2876, 0f3FB504F3;
	mul.f32 	%f2879, %f2876, 0f3F000000;
	add.f32 	%f2880, %f2878, 0f3F800000;
	selp.f32 	%f2881, %f2880, %f2878, %p418;
	selp.f32 	%f2882, %f2879, %f2876, %p418;
	add.f32 	%f2883, %f2882, 0fBF800000;
	add.f32 	%f2865, %f2882, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2864,%f2865;
	// end inline asm
	add.f32 	%f2884, %f2883, %f2883;
	mul.f32 	%f2885, %f2864, %f2884;
	mul.f32 	%f2886, %f2885, %f2885;
	fma.rn.f32 	%f2889, %f1371, %f2886, %f1370;
	fma.rn.f32 	%f2891, %f2889, %f2886, %f1373;
	mul.rn.f32 	%f2892, %f2891, %f2886;
	mul.rn.f32 	%f2893, %f2892, %f2885;
	sub.f32 	%f2894, %f2883, %f2885;
	add.f32 	%f2895, %f2894, %f2894;
	neg.f32 	%f2896, %f2885;
	fma.rn.f32 	%f2897, %f2896, %f2883, %f2895;
	mul.rn.f32 	%f2898, %f2864, %f2897;
	add.f32 	%f2899, %f2893, %f2885;
	sub.f32 	%f2900, %f2885, %f2899;
	add.f32 	%f2901, %f2893, %f2900;
	add.f32 	%f2902, %f2898, %f2901;
	add.f32 	%f2903, %f2899, %f2902;
	sub.f32 	%f2904, %f2899, %f2903;
	add.f32 	%f2905, %f2902, %f2904;
	mul.rn.f32 	%f2907, %f2881, %f1389;
	mul.rn.f32 	%f2909, %f2881, %f1391;
	add.f32 	%f2910, %f2907, %f2903;
	sub.f32 	%f2911, %f2907, %f2910;
	add.f32 	%f2912, %f2903, %f2911;
	add.f32 	%f2913, %f2905, %f2912;
	add.f32 	%f2914, %f2909, %f2913;
	add.f32 	%f514, %f2910, %f2914;
	sub.f32 	%f2915, %f2910, %f514;
	add.f32 	%f515, %f2914, %f2915;
	mul.rn.f32 	%f2916, %f2871, %f514;
	neg.f32 	%f2917, %f2916;
	fma.rn.f32 	%f2918, %f2871, %f514, %f2917;
	fma.rn.f32 	%f2919, %f2871, %f515, %f2918;
	fma.rn.f32 	%f2921, %f2803, %f514, %f2919;
	add.rn.f32 	%f2922, %f2916, %f2921;
	neg.f32 	%f2923, %f2922;
	add.rn.f32 	%f2924, %f2916, %f2923;
	add.rn.f32 	%f2925, %f2924, %f2921;
	mov.b32 	%r1156, %f2922;
	setp.eq.s32 	%p419, %r1156, 1118925336;
	add.s32 	%r1157, %r1156, -1;
	mov.b32 	%f2926, %r1157;
	add.f32 	%f2927, %f2925, 0f37000000;
	selp.f32 	%f516, %f2927, %f2925, %p419;
	selp.f32 	%f2928, %f2926, %f2922, %p419;
	mul.rn.f32 	%f2930, %f2928, %f1407;
	cvt.rzi.f32.f32 	%f2931, %f2930;
	abs.f32 	%f2932, %f2931;
	setp.gt.f32 	%p420, %f2932, 0f42FC0000;
	mov.b32 	%r1158, %f2931;
	and.b32  	%r1159, %r1158, -2147483648;
	or.b32  	%r1160, %r1159, 1123811328;
	mov.b32 	%f2933, %r1160;
	selp.f32 	%f2934, %f2933, %f2931, %p420;
	fma.rn.f32 	%f2936, %f2934, %f1413, %f2928;
	fma.rn.f32 	%f2938, %f2934, %f1415, %f2936;
	mul.f32 	%f2939, %f2938, 0f3FB8AA3B;
	add.f32 	%f2940, %f2934, 0f4B40007F;
	mov.b32 	%r1161, %f2940;
	shl.b32 	%r1162, %r1161, 23;
	mov.b32 	%f2941, %r1162;
	ex2.approx.ftz.f32 	%f2942, %f2939;
	mul.f32 	%f517, %f2942, %f2941;
	setp.eq.f32 	%p421, %f517, 0f7F800000;
	mov.f32 	%f6088, 0f7F800000;
	@%p421 bra 	$L__BB0_285;

	fma.rn.f32 	%f6088, %f517, %f516, %f517;

$L__BB0_285:
	setp.lt.f32 	%p422, %f512, 0f00000000;
	setp.eq.f32 	%p423, %f511, 0f3F800000;
	and.pred  	%p9, %p422, %p423;
	setp.eq.f32 	%p424, %f512, 0f00000000;
	@%p424 bra 	$L__BB0_289;
	bra.uni 	$L__BB0_286;

$L__BB0_289:
	add.f32 	%f2947, %f512, %f512;
	mov.b32 	%r1165, %f2947;
	or.b32  	%r1166, %r1165, 2139095040;
	mov.b32 	%f2948, %r1166;
	selp.f32 	%f6090, %f2948, 0f7F800000, %p423;
	bra.uni 	$L__BB0_290;

$L__BB0_286:
	mov.b32 	%r1163, %f6088;
	xor.b32  	%r1164, %r1163, -2147483648;
	mov.b32 	%f2943, %r1164;
	selp.f32 	%f6090, %f2943, %f6088, %p9;
	setp.geu.f32 	%p425, %f512, 0f00000000;
	@%p425 bra 	$L__BB0_290;

	cvt.rzi.f32.f32 	%f2945, %f2871;
	setp.eq.f32 	%p426, %f2945, 0fBF800000;
	@%p426 bra 	$L__BB0_290;

	mov.f32 	%f6090, 0f7FFFFFFF;

$L__BB0_290:
	add.f32 	%f2949, %f513, 0f3F800000;
	mov.b32 	%r249, %f2949;
	setp.lt.s32 	%p428, %r249, 2139095040;
	@%p428 bra 	$L__BB0_295;

	setp.gtu.f32 	%p429, %f513, 0f7F800000;
	@%p429 bra 	$L__BB0_294;
	bra.uni 	$L__BB0_292;

$L__BB0_294:
	add.f32 	%f6090, %f512, 0fBF800000;
	bra.uni 	$L__BB0_295;

$L__BB0_292:
	setp.neu.f32 	%p430, %f513, 0f7F800000;
	@%p430 bra 	$L__BB0_295;

	selp.f32 	%f6090, 0f80000000, 0f00000000, %p9;

$L__BB0_295:
	setp.eq.f32 	%p431, %f512, 0f3F800000;
	selp.f32 	%f2950, 0f3F800000, %f6090, %p431;
	mul.f32 	%f2951, %f510, %f2950;
	mul.f32 	%f526, %f502, 0f3F000000;
	sub.f32 	%f2952, %f500, %f526;
	sub.f32 	%f2953, %f501, %f526;
	mul.f32 	%f527, %f2952, %f2951;
	mul.f32 	%f528, %f2953, %f2951;
	rcp.rn.f32 	%f2954, %f512;
	sub.f32 	%f2955, %f512, %f2954;
	mul.f32 	%f2956, %f503, 0f3F000000;
	mul.f32 	%f2957, %f2955, %f2956;
	mul.f32 	%f529, %f512, %f2957;
	neg.f32 	%f530, %f529;
	setp.lt.f32 	%p432, %f509, %f530;
	@%p432 bra 	$L__BB0_330;
	bra.uni 	$L__BB0_296;

$L__BB0_330:
	mul.f32 	%f3245, %f509, 0fC0000000;
	div.rn.f32 	%f3246, %f3245, %f503;
	add.f32 	%f3247, %f3246, 0f3F800000;
	sqrt.rn.f32 	%f583, %f3247;
	mov.f32 	%f3248, 0f3E800000;
	cvt.rzi.f32.f32 	%f3249, %f3248;
	add.f32 	%f3250, %f3249, %f3249;
	mov.f32 	%f3251, 0f3F000000;
	sub.f32 	%f3252, %f3251, %f3250;
	abs.f32 	%f584, %f3252;
	abs.f32 	%f585, %f583;
	setp.lt.f32 	%p478, %f585, 0f00800000;
	mul.f32 	%f3253, %f585, 0f4B800000;
	selp.f32 	%f3254, %f3253, %f585, %p478;
	selp.f32 	%f3255, 0fC3170000, 0fC2FE0000, %p478;
	mov.b32 	%r1222, %f3254;
	and.b32  	%r1223, %r1222, 8388607;
	or.b32  	%r1224, %r1223, 1065353216;
	mov.b32 	%f3256, %r1224;
	shr.u32 	%r1225, %r1222, 23;
	cvt.rn.f32.u32 	%f3257, %r1225;
	add.f32 	%f3258, %f3255, %f3257;
	setp.gt.f32 	%p479, %f3256, 0f3FB504F3;
	mul.f32 	%f3259, %f3256, 0f3F000000;
	add.f32 	%f3260, %f3258, 0f3F800000;
	selp.f32 	%f3261, %f3260, %f3258, %p479;
	selp.f32 	%f3262, %f3259, %f3256, %p479;
	add.f32 	%f3263, %f3262, 0fBF800000;
	add.f32 	%f3243, %f3262, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3242,%f3243;
	// end inline asm
	add.f32 	%f3264, %f3263, %f3263;
	mul.f32 	%f3265, %f3242, %f3264;
	mul.f32 	%f3266, %f3265, %f3265;
	fma.rn.f32 	%f3269, %f1371, %f3266, %f1370;
	fma.rn.f32 	%f3271, %f3269, %f3266, %f1373;
	mul.rn.f32 	%f3272, %f3271, %f3266;
	mul.rn.f32 	%f3273, %f3272, %f3265;
	sub.f32 	%f3274, %f3263, %f3265;
	add.f32 	%f3275, %f3274, %f3274;
	neg.f32 	%f3276, %f3265;
	fma.rn.f32 	%f3277, %f3276, %f3263, %f3275;
	mul.rn.f32 	%f3278, %f3242, %f3277;
	add.f32 	%f3279, %f3273, %f3265;
	sub.f32 	%f3280, %f3265, %f3279;
	add.f32 	%f3281, %f3273, %f3280;
	add.f32 	%f3282, %f3278, %f3281;
	add.f32 	%f3283, %f3279, %f3282;
	sub.f32 	%f3284, %f3279, %f3283;
	add.f32 	%f3285, %f3282, %f3284;
	mul.rn.f32 	%f3287, %f3261, %f1389;
	mul.rn.f32 	%f3289, %f3261, %f1391;
	add.f32 	%f3290, %f3287, %f3283;
	sub.f32 	%f3291, %f3287, %f3290;
	add.f32 	%f3292, %f3283, %f3291;
	add.f32 	%f3293, %f3285, %f3292;
	add.f32 	%f3294, %f3289, %f3293;
	add.f32 	%f3295, %f3290, %f3294;
	sub.f32 	%f3296, %f3290, %f3295;
	add.f32 	%f3297, %f3294, %f3296;
	mul.rn.f32 	%f3298, %f3251, %f3295;
	neg.f32 	%f3299, %f3298;
	fma.rn.f32 	%f3300, %f3251, %f3295, %f3299;
	fma.rn.f32 	%f3301, %f3251, %f3297, %f3300;
	fma.rn.f32 	%f3303, %f2803, %f3295, %f3301;
	add.rn.f32 	%f3304, %f3298, %f3303;
	neg.f32 	%f3305, %f3304;
	add.rn.f32 	%f3306, %f3298, %f3305;
	add.rn.f32 	%f3307, %f3306, %f3303;
	mov.b32 	%r1226, %f3304;
	setp.eq.s32 	%p480, %r1226, 1118925336;
	add.s32 	%r1227, %r1226, -1;
	mov.b32 	%f3308, %r1227;
	add.f32 	%f3309, %f3307, 0f37000000;
	selp.f32 	%f586, %f3309, %f3307, %p480;
	selp.f32 	%f3310, %f3308, %f3304, %p480;
	mul.rn.f32 	%f3312, %f3310, %f1407;
	cvt.rzi.f32.f32 	%f3313, %f3312;
	abs.f32 	%f3314, %f3313;
	setp.gt.f32 	%p481, %f3314, 0f42FC0000;
	mov.b32 	%r1228, %f3313;
	and.b32  	%r1229, %r1228, -2147483648;
	or.b32  	%r1230, %r1229, 1123811328;
	mov.b32 	%f3315, %r1230;
	selp.f32 	%f3316, %f3315, %f3313, %p481;
	fma.rn.f32 	%f3318, %f3316, %f1413, %f3310;
	fma.rn.f32 	%f3320, %f3316, %f1415, %f3318;
	mul.f32 	%f3321, %f3320, 0f3FB8AA3B;
	add.f32 	%f3322, %f3316, 0f4B40007F;
	mov.b32 	%r1231, %f3322;
	shl.b32 	%r1232, %r1231, 23;
	mov.b32 	%f3323, %r1232;
	ex2.approx.ftz.f32 	%f3324, %f3321;
	mul.f32 	%f587, %f3324, %f3323;
	setp.eq.f32 	%p482, %f587, 0f7F800000;
	mov.f32 	%f6101, 0f7F800000;
	@%p482 bra 	$L__BB0_332;

	fma.rn.f32 	%f6101, %f587, %f586, %f587;

$L__BB0_332:
	setp.lt.f32 	%p483, %f583, 0f00000000;
	setp.eq.f32 	%p484, %f584, 0f3F800000;
	and.pred  	%p12, %p483, %p484;
	setp.eq.f32 	%p485, %f583, 0f00000000;
	@%p485 bra 	$L__BB0_336;
	bra.uni 	$L__BB0_333;

$L__BB0_336:
	add.f32 	%f3329, %f583, %f583;
	selp.f32 	%f6103, %f3329, 0f00000000, %p484;
	bra.uni 	$L__BB0_337;

$L__BB0_296:
	mul.f32 	%f531, %f469, %f509;
	setp.gt.f32 	%p433, %f529, %f531;
	add.f32 	%f532, %f469, %f469;
	@%p433 bra 	$L__BB0_313;
	bra.uni 	$L__BB0_297;

$L__BB0_313:
	mul.f32 	%f3105, %f532, %f509;
	div.rn.f32 	%f3106, %f3105, %f503;
	add.f32 	%f3107, %f3106, 0f3F800000;
	sqrt.rn.f32 	%f564, %f3107;
	mov.f32 	%f3108, 0f3E800000;
	cvt.rzi.f32.f32 	%f3109, %f3108;
	add.f32 	%f3110, %f3109, %f3109;
	mov.f32 	%f3111, 0f3F000000;
	sub.f32 	%f3112, %f3111, %f3110;
	abs.f32 	%f565, %f3112;
	abs.f32 	%f566, %f564;
	setp.lt.f32 	%p459, %f566, 0f00800000;
	mul.f32 	%f3113, %f566, 0f4B800000;
	selp.f32 	%f3114, %f3113, %f566, %p459;
	selp.f32 	%f3115, 0fC3170000, 0fC2FE0000, %p459;
	mov.b32 	%r1192, %f3114;
	and.b32  	%r1193, %r1192, 8388607;
	or.b32  	%r1194, %r1193, 1065353216;
	mov.b32 	%f3116, %r1194;
	shr.u32 	%r1195, %r1192, 23;
	cvt.rn.f32.u32 	%f3117, %r1195;
	add.f32 	%f3118, %f3115, %f3117;
	setp.gt.f32 	%p460, %f3116, 0f3FB504F3;
	mul.f32 	%f3119, %f3116, 0f3F000000;
	add.f32 	%f3120, %f3118, 0f3F800000;
	selp.f32 	%f3121, %f3120, %f3118, %p460;
	selp.f32 	%f3122, %f3119, %f3116, %p460;
	add.f32 	%f3123, %f3122, 0fBF800000;
	add.f32 	%f3103, %f3122, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3102,%f3103;
	// end inline asm
	add.f32 	%f3124, %f3123, %f3123;
	mul.f32 	%f3125, %f3102, %f3124;
	mul.f32 	%f3126, %f3125, %f3125;
	fma.rn.f32 	%f3129, %f1371, %f3126, %f1370;
	fma.rn.f32 	%f3131, %f3129, %f3126, %f1373;
	mul.rn.f32 	%f3132, %f3131, %f3126;
	mul.rn.f32 	%f3133, %f3132, %f3125;
	sub.f32 	%f3134, %f3123, %f3125;
	add.f32 	%f3135, %f3134, %f3134;
	neg.f32 	%f3136, %f3125;
	fma.rn.f32 	%f3137, %f3136, %f3123, %f3135;
	mul.rn.f32 	%f3138, %f3102, %f3137;
	add.f32 	%f3139, %f3133, %f3125;
	sub.f32 	%f3140, %f3125, %f3139;
	add.f32 	%f3141, %f3133, %f3140;
	add.f32 	%f3142, %f3138, %f3141;
	add.f32 	%f3143, %f3139, %f3142;
	sub.f32 	%f3144, %f3139, %f3143;
	add.f32 	%f3145, %f3142, %f3144;
	mul.rn.f32 	%f3147, %f3121, %f1389;
	mul.rn.f32 	%f3149, %f3121, %f1391;
	add.f32 	%f3150, %f3147, %f3143;
	sub.f32 	%f3151, %f3147, %f3150;
	add.f32 	%f3152, %f3143, %f3151;
	add.f32 	%f3153, %f3145, %f3152;
	add.f32 	%f3154, %f3149, %f3153;
	add.f32 	%f3155, %f3150, %f3154;
	sub.f32 	%f3156, %f3150, %f3155;
	add.f32 	%f3157, %f3154, %f3156;
	mul.rn.f32 	%f3158, %f3111, %f3155;
	neg.f32 	%f3159, %f3158;
	fma.rn.f32 	%f3160, %f3111, %f3155, %f3159;
	fma.rn.f32 	%f3161, %f3111, %f3157, %f3160;
	fma.rn.f32 	%f3163, %f2803, %f3155, %f3161;
	add.rn.f32 	%f3164, %f3158, %f3163;
	neg.f32 	%f3165, %f3164;
	add.rn.f32 	%f3166, %f3158, %f3165;
	add.rn.f32 	%f3167, %f3166, %f3163;
	mov.b32 	%r1196, %f3164;
	setp.eq.s32 	%p461, %r1196, 1118925336;
	add.s32 	%r1197, %r1196, -1;
	mov.b32 	%f3168, %r1197;
	add.f32 	%f3169, %f3167, 0f37000000;
	selp.f32 	%f567, %f3169, %f3167, %p461;
	selp.f32 	%f3170, %f3168, %f3164, %p461;
	mul.rn.f32 	%f3172, %f3170, %f1407;
	cvt.rzi.f32.f32 	%f3173, %f3172;
	abs.f32 	%f3174, %f3173;
	setp.gt.f32 	%p462, %f3174, 0f42FC0000;
	mov.b32 	%r1198, %f3173;
	and.b32  	%r1199, %r1198, -2147483648;
	or.b32  	%r1200, %r1199, 1123811328;
	mov.b32 	%f3175, %r1200;
	selp.f32 	%f3176, %f3175, %f3173, %p462;
	fma.rn.f32 	%f3178, %f3176, %f1413, %f3170;
	fma.rn.f32 	%f3180, %f3176, %f1415, %f3178;
	mul.f32 	%f3181, %f3180, 0f3FB8AA3B;
	add.f32 	%f3182, %f3176, 0f4B40007F;
	mov.b32 	%r1201, %f3182;
	shl.b32 	%r1202, %r1201, 23;
	mov.b32 	%f3183, %r1202;
	ex2.approx.ftz.f32 	%f3184, %f3181;
	mul.f32 	%f568, %f3184, %f3183;
	setp.eq.f32 	%p463, %f568, 0f7F800000;
	mov.f32 	%f6096, 0f7F800000;
	@%p463 bra 	$L__BB0_315;

	fma.rn.f32 	%f6096, %f568, %f567, %f568;

$L__BB0_315:
	setp.lt.f32 	%p464, %f564, 0f00000000;
	setp.eq.f32 	%p465, %f565, 0f3F800000;
	and.pred  	%p11, %p464, %p465;
	setp.eq.f32 	%p466, %f564, 0f00000000;
	@%p466 bra 	$L__BB0_319;
	bra.uni 	$L__BB0_316;

$L__BB0_319:
	add.f32 	%f3189, %f564, %f564;
	selp.f32 	%f6098, %f3189, 0f00000000, %p465;
	bra.uni 	$L__BB0_320;

$L__BB0_297:
	add.f32 	%f533, %f532, 0f3F800000;
	add.f32 	%f534, %f533, %f533;
	sub.f32 	%f2958, %f531, %f529;
	mul.f32 	%f535, %f470, %f470;
	mul.f32 	%f2959, %f535, %f2958;
	sub.f32 	%f2960, %f530, %f509;
	mul.f32 	%f536, %f2960, %f2959;
	mul.f32 	%f2961, %f528, %f528;
	fma.rn.f32 	%f2962, %f527, %f527, %f2961;
	add.f32 	%f537, %f2962, 0f00000000;
	fma.rn.f32 	%f2963, %f534, %f537, %f536;
	setp.lt.f32 	%p434, %f2963, 0f38D1B717;
	@%p434 bra 	$L__BB0_347;

	ld.global.u8 	%rs32, [%rd91+48];
	setp.eq.s16 	%p435, %rs32, 0;
	setp.leu.f32 	%p436, %f509, 0f38D1B717;
	mov.f32 	%f2964, 0f38D1B717;
	or.pred  	%p437, %p436, %p435;
	add.f32 	%f2965, %f509, 0fB8D1B717;
	setp.leu.f32 	%p438, %f2965, %f530;
	or.pred  	%p439, %p438, %p437;
	sub.f32 	%f2966, %f2964, %f531;
	setp.geu.f32 	%p440, %f2966, %f530;
	sqrt.rn.f32 	%f538, %f537;
	or.pred  	%p441, %p440, %p439;
	@%p441 bra 	$L__BB0_305;

	mov.f32 	%f5906, 0f3F800000;
	sub.f32 	%f2968, %f5906, %f469;
	mul.f32 	%f2969, %f2968, %f509;
	mul.f32 	%f539, %f2969, 0f3F000000;
	add.f32 	%f2970, %f529, %f539;
	fma.rn.f32 	%f2971, %f538, 0fBFB504F3, 0f00000000;
	mul.f32 	%f2972, %f2971, %f2971;
	fma.rn.f32 	%f2973, %f2970, %f2970, %f2972;
	add.f32 	%f2974, %f2973, 0f00000000;
	sqrt.rn.f32 	%f2975, %f2974;
	div.rn.f32 	%f540, %f2970, %f2975;
	div.rn.f32 	%f2976, %f2971, %f2975;
	add.f32 	%f2977, %f531, %f539;
	mul.f32 	%f2978, %f535, %f2977;
	sub.f32 	%f2979, %f539, %f509;
	mul.f32 	%f2980, %f2979, %f2978;
	mul.f32 	%f2981, %f535, %f540;
	add.f32 	%f2982, %f539, %f539;
	sub.f32 	%f2983, %f2982, %f509;
	add.f32 	%f2984, %f531, %f2983;
	mul.f32 	%f541, %f2984, %f2981;
	mul.f32 	%f2985, %f533, %f2976;
	mul.f32 	%f2986, %f2976, %f2985;
	fma.rn.f32 	%f2987, %f540, %f2981, %f2986;
	mul.f32 	%f2988, %f2987, 0fC0800000;
	mul.f32 	%f2989, %f2980, %f2988;
	fma.rn.f32 	%f2990, %f541, %f541, %f2989;
	sqrt.rn.f32 	%f542, %f2990;
	sub.f32 	%f2991, %f542, %f541;
	add.f32 	%f543, %f2987, %f2987;
	div.rn.f32 	%f2992, %f2991, %f543;
	fma.rn.f32 	%f6091, %f540, %f2992, %f539;
	sub.f32 	%f2993, %f530, %f539;
	sub.f32 	%f2994, %f6091, %f539;
	mul.f32 	%f2995, %f2993, %f2994;
	setp.gt.f32 	%p442, %f2995, 0f00000000;
	@%p442 bra 	$L__BB0_301;

	neg.f32 	%f2996, %f541;
	sub.f32 	%f2997, %f2996, %f542;
	div.rn.f32 	%f2998, %f2997, %f543;
	fma.rn.f32 	%f6091, %f540, %f2998, %f539;

$L__BB0_301:
	mul.f32 	%f2999, %f6091, 0fC0000000;
	div.rn.f32 	%f3000, %f2999, %f503;
	add.f32 	%f3001, %f3000, 0f3F800000;
	abs.f32 	%f3002, %f3001;
	sqrt.rn.f32 	%f547, %f3002;
	setp.leu.f32 	%p443, %f547, 0f38D1B717;
	@%p443 bra 	$L__BB0_305;

	div.rn.f32 	%f3003, %f512, %f547;
	setp.lt.f32 	%p444, %f3003, 0f00800000;
	mul.f32 	%f3004, %f3003, 0f4B000000;
	selp.f32 	%f548, %f3004, %f3003, %p444;
	selp.f32 	%f3005, 0fC1B80000, 0f00000000, %p444;
	mov.b32 	%r1167, %f548;
	add.s32 	%r1168, %r1167, -1059760811;
	and.b32  	%r1169, %r1168, -8388608;
	sub.s32 	%r1170, %r1167, %r1169;
	mov.b32 	%f3006, %r1170;
	cvt.rn.f32.s32 	%f3007, %r1169;
	mov.f32 	%f3008, 0f34000000;
	fma.rn.f32 	%f3009, %f3007, %f3008, %f3005;
	add.f32 	%f3010, %f3006, 0fBF800000;
	mov.f32 	%f3011, 0f3E1039F6;
	mov.f32 	%f3012, 0fBE055027;
	fma.rn.f32 	%f3013, %f3012, %f3010, %f3011;
	mov.f32 	%f3014, 0fBDF8CDCC;
	fma.rn.f32 	%f3015, %f3013, %f3010, %f3014;
	mov.f32 	%f3016, 0f3E0F2955;
	fma.rn.f32 	%f3017, %f3015, %f3010, %f3016;
	mov.f32 	%f3018, 0fBE2AD8B9;
	fma.rn.f32 	%f3019, %f3017, %f3010, %f3018;
	mov.f32 	%f3020, 0f3E4CED0B;
	fma.rn.f32 	%f3021, %f3019, %f3010, %f3020;
	mov.f32 	%f3022, 0fBE7FFF22;
	fma.rn.f32 	%f3023, %f3021, %f3010, %f3022;
	mov.f32 	%f3024, 0f3EAAAA78;
	fma.rn.f32 	%f3025, %f3023, %f3010, %f3024;
	fma.rn.f32 	%f3027, %f3025, %f3010, %f2868;
	mul.f32 	%f3028, %f3010, %f3027;
	fma.rn.f32 	%f3029, %f3028, %f3010, %f3010;
	mov.f32 	%f3030, 0f3F317218;
	fma.rn.f32 	%f6092, %f3009, %f3030, %f3029;
	setp.lt.u32 	%p445, %r1167, 2139095040;
	@%p445 bra 	$L__BB0_304;

	mov.f32 	%f3031, 0f7F800000;
	fma.rn.f32 	%f6092, %f548, %f3031, %f3031;

$L__BB0_304:
	setp.eq.f32 	%p446, %f548, 0f00000000;
	selp.f32 	%f3032, 0fFF800000, %f6092, %p446;
	add.f32 	%f6106, %f6106, %f3032;

$L__BB0_305:
	mov.f32 	%f5905, 0f3F800000;
	neg.f32 	%f3034, %f536;
	div.rn.f32 	%f3035, %f3034, %f534;
	sqrt.rn.f32 	%f554, %f3035;
	mov.f32 	%f3036, 0f3F000000;
	cvt.rzi.f32.f32 	%f3037, %f3036;
	add.f32 	%f3038, %f3037, %f3037;
	sub.f32 	%f3040, %f5905, %f3038;
	abs.f32 	%f555, %f3040;
	mul.rn.f32 	%f3041, %f5905, %f514;
	neg.f32 	%f3042, %f3041;
	fma.rn.f32 	%f3043, %f5905, %f514, %f3042;
	fma.rn.f32 	%f3044, %f5905, %f515, %f3043;
	fma.rn.f32 	%f3046, %f2803, %f514, %f3044;
	add.rn.f32 	%f3047, %f3041, %f3046;
	neg.f32 	%f3048, %f3047;
	add.rn.f32 	%f3049, %f3041, %f3048;
	add.rn.f32 	%f3050, %f3049, %f3046;
	mov.b32 	%r1171, %f3047;
	setp.eq.s32 	%p447, %r1171, 1118925336;
	add.s32 	%r1172, %r1171, -1;
	mov.b32 	%f3051, %r1172;
	add.f32 	%f3052, %f3050, 0f37000000;
	selp.f32 	%f556, %f3052, %f3050, %p447;
	selp.f32 	%f3053, %f3051, %f3047, %p447;
	mul.rn.f32 	%f3055, %f3053, %f1407;
	cvt.rzi.f32.f32 	%f3056, %f3055;
	abs.f32 	%f3057, %f3056;
	setp.gt.f32 	%p448, %f3057, 0f42FC0000;
	mov.b32 	%r1173, %f3056;
	and.b32  	%r1174, %r1173, -2147483648;
	or.b32  	%r1175, %r1174, 1123811328;
	mov.b32 	%f3058, %r1175;
	selp.f32 	%f3059, %f3058, %f3056, %p448;
	fma.rn.f32 	%f3061, %f3059, %f1413, %f3053;
	fma.rn.f32 	%f3063, %f3059, %f1415, %f3061;
	mul.f32 	%f3064, %f3063, 0f3FB8AA3B;
	add.f32 	%f3065, %f3059, 0f4B40007F;
	mov.b32 	%r1176, %f3065;
	shl.b32 	%r1177, %r1176, 23;
	mov.b32 	%f3066, %r1177;
	ex2.approx.ftz.f32 	%f3067, %f3064;
	mul.f32 	%f557, %f3067, %f3066;
	setp.eq.f32 	%p449, %f557, 0f7F800000;
	mov.f32 	%f6094, 0f7F800000;
	@%p449 bra 	$L__BB0_307;

	fma.rn.f32 	%f6094, %f557, %f556, %f557;

$L__BB0_307:
	mov.f32 	%f5895, 0f3F800000;
	cvt.rzi.f32.f32 	%f5894, %f5895;
	setp.eq.f32 	%p451, %f555, 0f3F800000;
	and.pred  	%p10, %p422, %p451;
	mov.b32 	%r1178, %f6094;
	xor.b32  	%r1179, %r1178, -2147483648;
	mov.b32 	%f3068, %r1179;
	selp.f32 	%f3069, %f3068, %f6094, %p10;
	add.f32 	%f3070, %f512, %f512;
	selp.f32 	%f3071, %f3070, 0f00000000, %p451;
	setp.neu.f32 	%p452, %f5894, 0f3F800000;
	and.pred  	%p453, %p422, %p452;
	selp.f32 	%f3072, 0f7FFFFFFF, %f3069, %p453;
	selp.f32 	%f6095, %f3071, %f3072, %p424;
	@%p428 bra 	$L__BB0_312;

	setp.gtu.f32 	%p456, %f513, 0f7F800000;
	@%p456 bra 	$L__BB0_311;
	bra.uni 	$L__BB0_309;

$L__BB0_311:
	add.f32 	%f6095, %f512, 0f3F800000;
	bra.uni 	$L__BB0_312;

$L__BB0_333:
	mov.b32 	%r1233, %f6101;
	xor.b32  	%r1234, %r1233, -2147483648;
	mov.b32 	%f3325, %r1234;
	selp.f32 	%f6103, %f3325, %f6101, %p12;
	setp.geu.f32 	%p486, %f583, 0f00000000;
	@%p486 bra 	$L__BB0_337;

	cvt.rzi.f32.f32 	%f3327, %f3251;
	setp.eq.f32 	%p487, %f3327, 0f3F000000;
	@%p487 bra 	$L__BB0_337;

	mov.f32 	%f6103, 0f7FFFFFFF;

$L__BB0_337:
	add.f32 	%f3330, %f585, 0f3F000000;
	mov.b32 	%r1235, %f3330;
	setp.lt.s32 	%p489, %r1235, 2139095040;
	@%p489 bra 	$L__BB0_342;

	setp.gtu.f32 	%p490, %f585, 0f7F800000;
	@%p490 bra 	$L__BB0_341;
	bra.uni 	$L__BB0_339;

$L__BB0_341:
	add.f32 	%f6103, %f583, 0f3F000000;
	bra.uni 	$L__BB0_342;

$L__BB0_223:
	mov.b32 	%r170, %f430;
	bfe.u32 	%r918, %r170, 23, 8;
	add.s32 	%r171, %r918, -128;
	shl.b32 	%r919, %r170, 8;
	or.b32  	%r172, %r919, -2147483648;
	shr.u32 	%r173, %r171, 5;
	mov.u32 	%r2167, 0;
	mov.u64 	%rd1499, __cudart_i2opi_f;
	mov.u64 	%rd1500, %rd1;
	mov.u32 	%r2168, %r2167;

$L__BB0_224:
	.pragma "nounroll";
	mov.u32 	%r175, %r2168;
	ld.global.nc.u32 	%r922, [%rd1499];
	// begin inline asm
	{
	mad.lo.cc.u32   %r920, %r922, %r172, %r175;
	madc.hi.u32     %r2168, %r922, %r172,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1500], %r920;
	add.s64 	%rd1500, %rd1500, 4;
	add.s64 	%rd1499, %rd1499, 4;
	add.s32 	%r2167, %r2167, 1;
	setp.ne.s32 	%p333, %r2167, 6;
	@%p333 bra 	$L__BB0_224;

	mov.u32 	%r927, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r925, %r927, %r172, %r175;
	madc.hi.u32     %r926, %r927, %r172,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r926;
	mov.u32 	%r930, 4;
	sub.s32 	%r178, %r930, %r173;
	mov.u32 	%r931, 6;
	sub.s32 	%r932, %r931, %r173;
	mul.wide.s32 	%rd772, %r932, 4;
	add.s64 	%rd773, %rd1, %rd772;
	ld.local.u32 	%r2169, [%rd773];
	ld.local.u32 	%r2170, [%rd773+-4];
	and.b32  	%r181, %r171, 31;
	setp.eq.s32 	%p334, %r181, 0;
	@%p334 bra 	$L__BB0_227;

	mov.u32 	%r933, 32;
	sub.s32 	%r934, %r933, %r181;
	shr.u32 	%r935, %r2170, %r934;
	shl.b32 	%r936, %r2169, %r181;
	add.s32 	%r2169, %r935, %r936;
	mul.wide.s32 	%rd774, %r178, 4;
	add.s64 	%rd775, %rd1, %rd774;
	ld.local.u32 	%r937, [%rd775];
	shr.u32 	%r938, %r937, %r934;
	shl.b32 	%r939, %r2170, %r181;
	add.s32 	%r2170, %r938, %r939;

$L__BB0_227:
	and.b32  	%r940, %r170, -2147483648;
	shr.u32 	%r941, %r2170, 30;
	shl.b32 	%r942, %r2169, 2;
	or.b32  	%r943, %r941, %r942;
	shr.u32 	%r944, %r943, 31;
	shr.u32 	%r945, %r2169, 30;
	add.s32 	%r946, %r944, %r945;
	neg.s32 	%r947, %r946;
	setp.eq.s32 	%p335, %r940, 0;
	selp.b32 	%r2171, %r946, %r947, %p335;
	setp.ne.s32 	%p336, %r944, 0;
	xor.b32  	%r948, %r940, -2147483648;
	selp.b32 	%r949, %r948, %r940, %p336;
	selp.b32 	%r950, -1, 0, %p336;
	xor.b32  	%r951, %r943, %r950;
	shl.b32 	%r952, %r2170, 2;
	xor.b32  	%r953, %r952, %r950;
	cvt.u64.u32 	%rd776, %r951;
	cvt.u64.u32 	%rd777, %r953;
	bfi.b64 	%rd778, %rd776, %rd777, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd778;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2518, %fd6;
	setp.eq.s32 	%p337, %r949, 0;
	neg.f32 	%f2519, %f2518;
	selp.f32 	%f6077, %f2518, %f2519, %p337;

$L__BB0_229:
	mul.f32 	%f2521, %f431, 0f3F22F983;
	cvt.rni.s32.f32 	%r2176, %f2521;
	cvt.rn.f32.s32 	%f2522, %r2176;
	fma.rn.f32 	%f2524, %f2522, %f2513, %f431;
	fma.rn.f32 	%f2526, %f2522, %f2515, %f2524;
	fma.rn.f32 	%f6078, %f2522, %f2517, %f2526;
	abs.f32 	%f438, %f431;
	setp.leu.f32 	%p338, %f438, 0f47CE4780;
	@%p338 bra 	$L__BB0_237;

	setp.eq.f32 	%p339, %f438, 0f7F800000;
	@%p339 bra 	$L__BB0_236;
	bra.uni 	$L__BB0_231;

$L__BB0_236:
	mov.f32 	%f2530, 0f00000000;
	mul.rn.f32 	%f6078, %f431, %f2530;
	bra.uni 	$L__BB0_237;

$L__BB0_196:
	mov.b32 	%r128, %f397;
	bfe.u32 	%r801, %r128, 23, 8;
	add.s32 	%r129, %r801, -128;
	shl.b32 	%r802, %r128, 8;
	or.b32  	%r130, %r802, -2147483648;
	shr.u32 	%r131, %r129, 5;
	mov.u32 	%r2157, 0;
	mov.u64 	%rd1495, __cudart_i2opi_f;
	mov.u64 	%rd1496, %rd1;
	mov.u32 	%r2158, %r2157;

$L__BB0_197:
	.pragma "nounroll";
	mov.u32 	%r133, %r2158;
	ld.global.nc.u32 	%r805, [%rd1495];
	// begin inline asm
	{
	mad.lo.cc.u32   %r803, %r805, %r130, %r133;
	madc.hi.u32     %r2158, %r805, %r130,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1496], %r803;
	add.s64 	%rd1496, %rd1496, 4;
	add.s64 	%rd1495, %rd1495, 4;
	add.s32 	%r2157, %r2157, 1;
	setp.ne.s32 	%p292, %r2157, 6;
	@%p292 bra 	$L__BB0_197;

	mov.u32 	%r810, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r808, %r810, %r130, %r133;
	madc.hi.u32     %r809, %r810, %r130,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r809;
	mov.u32 	%r813, 4;
	sub.s32 	%r136, %r813, %r131;
	mov.u32 	%r814, 6;
	sub.s32 	%r815, %r814, %r131;
	mul.wide.s32 	%rd738, %r815, 4;
	add.s64 	%rd739, %rd1, %rd738;
	ld.local.u32 	%r2159, [%rd739];
	ld.local.u32 	%r2160, [%rd739+-4];
	and.b32  	%r139, %r129, 31;
	setp.eq.s32 	%p293, %r139, 0;
	@%p293 bra 	$L__BB0_200;

	mov.u32 	%r816, 32;
	sub.s32 	%r817, %r816, %r139;
	shr.u32 	%r818, %r2160, %r817;
	shl.b32 	%r819, %r2159, %r139;
	add.s32 	%r2159, %r818, %r819;
	mul.wide.s32 	%rd740, %r136, 4;
	add.s64 	%rd741, %rd1, %rd740;
	ld.local.u32 	%r820, [%rd741];
	shr.u32 	%r821, %r820, %r817;
	shl.b32 	%r822, %r2160, %r139;
	add.s32 	%r2160, %r821, %r822;

$L__BB0_200:
	and.b32  	%r823, %r128, -2147483648;
	shr.u32 	%r824, %r2160, 30;
	shl.b32 	%r825, %r2159, 2;
	or.b32  	%r826, %r824, %r825;
	shr.u32 	%r827, %r826, 31;
	shr.u32 	%r828, %r2159, 30;
	add.s32 	%r829, %r827, %r828;
	neg.s32 	%r830, %r829;
	setp.eq.s32 	%p294, %r823, 0;
	selp.b32 	%r2161, %r829, %r830, %p294;
	setp.ne.s32 	%p295, %r827, 0;
	xor.b32  	%r831, %r823, -2147483648;
	selp.b32 	%r832, %r831, %r823, %p295;
	selp.b32 	%r833, -1, 0, %p295;
	xor.b32  	%r834, %r826, %r833;
	shl.b32 	%r835, %r2160, 2;
	xor.b32  	%r836, %r835, %r833;
	cvt.u64.u32 	%rd742, %r834;
	cvt.u64.u32 	%rd743, %r836;
	bfi.b64 	%rd744, %rd742, %rd743, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd744;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2331, %fd2;
	setp.eq.s32 	%p296, %r832, 0;
	neg.f32 	%f2332, %f2331;
	selp.f32 	%f6073, %f2331, %f2332, %p296;

$L__BB0_202:
	mul.f32 	%f2334, %f398, 0f3F22F983;
	cvt.rni.s32.f32 	%r2166, %f2334;
	cvt.rn.f32.s32 	%f2335, %r2166;
	fma.rn.f32 	%f2337, %f2335, %f2326, %f398;
	fma.rn.f32 	%f2339, %f2335, %f2328, %f2337;
	fma.rn.f32 	%f6074, %f2335, %f2330, %f2339;
	abs.f32 	%f405, %f398;
	setp.leu.f32 	%p297, %f405, 0f47CE4780;
	@%p297 bra 	$L__BB0_210;

	setp.eq.f32 	%p298, %f405, 0f7F800000;
	@%p298 bra 	$L__BB0_209;
	bra.uni 	$L__BB0_204;

$L__BB0_209:
	mov.f32 	%f2343, 0f00000000;
	mul.rn.f32 	%f6074, %f398, %f2343;
	bra.uni 	$L__BB0_210;

$L__BB0_231:
	mov.b32 	%r189, %f431;
	bfe.u32 	%r956, %r189, 23, 8;
	add.s32 	%r190, %r956, -128;
	shl.b32 	%r957, %r189, 8;
	or.b32  	%r191, %r957, -2147483648;
	shr.u32 	%r192, %r190, 5;
	mov.u32 	%r2172, 0;
	mov.u64 	%rd1501, __cudart_i2opi_f;
	mov.u64 	%rd1502, %rd1;
	mov.u32 	%r2173, %r2172;

$L__BB0_232:
	.pragma "nounroll";
	mov.u32 	%r194, %r2173;
	ld.global.nc.u32 	%r960, [%rd1501];
	// begin inline asm
	{
	mad.lo.cc.u32   %r958, %r960, %r191, %r194;
	madc.hi.u32     %r2173, %r960, %r191,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1502], %r958;
	add.s64 	%rd1502, %rd1502, 4;
	add.s64 	%rd1501, %rd1501, 4;
	add.s32 	%r2172, %r2172, 1;
	setp.ne.s32 	%p340, %r2172, 6;
	@%p340 bra 	$L__BB0_232;

	mov.u32 	%r965, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r963, %r965, %r191, %r194;
	madc.hi.u32     %r964, %r965, %r191,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r964;
	mov.u32 	%r968, 4;
	sub.s32 	%r197, %r968, %r192;
	mov.u32 	%r969, 6;
	sub.s32 	%r970, %r969, %r192;
	mul.wide.s32 	%rd780, %r970, 4;
	add.s64 	%rd781, %rd1, %rd780;
	ld.local.u32 	%r2174, [%rd781];
	ld.local.u32 	%r2175, [%rd781+-4];
	and.b32  	%r200, %r190, 31;
	setp.eq.s32 	%p341, %r200, 0;
	@%p341 bra 	$L__BB0_235;

	mov.u32 	%r971, 32;
	sub.s32 	%r972, %r971, %r200;
	shr.u32 	%r973, %r2175, %r972;
	shl.b32 	%r974, %r2174, %r200;
	add.s32 	%r2174, %r973, %r974;
	mul.wide.s32 	%rd782, %r197, 4;
	add.s64 	%rd783, %rd1, %rd782;
	ld.local.u32 	%r975, [%rd783];
	shr.u32 	%r976, %r975, %r972;
	shl.b32 	%r977, %r2175, %r200;
	add.s32 	%r2175, %r976, %r977;

$L__BB0_235:
	and.b32  	%r978, %r189, -2147483648;
	shr.u32 	%r979, %r2175, 30;
	shl.b32 	%r980, %r2174, 2;
	or.b32  	%r981, %r979, %r980;
	shr.u32 	%r982, %r981, 31;
	shr.u32 	%r983, %r2174, 30;
	add.s32 	%r984, %r982, %r983;
	neg.s32 	%r985, %r984;
	setp.eq.s32 	%p342, %r978, 0;
	selp.b32 	%r2176, %r984, %r985, %p342;
	setp.ne.s32 	%p343, %r982, 0;
	xor.b32  	%r986, %r978, -2147483648;
	selp.b32 	%r987, %r986, %r978, %p343;
	selp.b32 	%r988, -1, 0, %p343;
	xor.b32  	%r989, %r981, %r988;
	shl.b32 	%r990, %r2175, 2;
	xor.b32  	%r991, %r990, %r988;
	cvt.u64.u32 	%rd784, %r989;
	cvt.u64.u32 	%rd785, %r991;
	bfi.b64 	%rd786, %rd784, %rd785, 32, 32;
	cvt.rn.f64.s64 	%fd7, %rd786;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2528, %fd8;
	setp.eq.s32 	%p344, %r987, 0;
	neg.f32 	%f2529, %f2528;
	selp.f32 	%f6078, %f2528, %f2529, %p344;

$L__BB0_237:
	mov.f32 	%f5903, 0f3F800000;
	setp.lt.f32 	%p345, %f417, 0f00000000;
	mov.f32 	%f2531, 0f00000000;
	selp.f32 	%f2532, 0fBF800000, 0f3F800000, %p345;
	mul.f32 	%f442, %f417, %f2532;
	mul.f32 	%f2534, %f6077, %f6077;
	mov.f32 	%f2535, 0fBAB607ED;
	mov.f32 	%f2536, 0f37CBAC00;
	fma.rn.f32 	%f2537, %f2536, %f2534, %f2535;
	mov.f32 	%f2538, 0f3D2AAABB;
	fma.rn.f32 	%f2539, %f2537, %f2534, %f2538;
	mov.f32 	%f2540, 0fBEFFFFFF;
	fma.rn.f32 	%f2541, %f2539, %f2534, %f2540;
	fma.rn.f32 	%f2542, %f2541, %f2534, %f5903;
	mov.f32 	%f2543, 0f3C0885E4;
	mov.f32 	%f2544, 0fB94D4153;
	fma.rn.f32 	%f2545, %f2544, %f2534, %f2543;
	mov.f32 	%f2546, 0fBE2AAAA8;
	fma.rn.f32 	%f2547, %f2545, %f2534, %f2546;
	fma.rn.f32 	%f2548, %f2534, %f6077, %f2531;
	fma.rn.f32 	%f2549, %f2547, %f2548, %f6077;
	and.b32  	%r992, %r2171, 1;
	setp.eq.b32 	%p346, %r992, 1;
	selp.f32 	%f2550, %f2542, %f2549, %p346;
	selp.f32 	%f2551, %f2549, %f2542, %p346;
	neg.f32 	%f2552, %f2550;
	and.b32  	%r993, %r2171, 2;
	setp.eq.s32 	%p347, %r993, 0;
	selp.f32 	%f2553, %f2550, %f2552, %p347;
	neg.f32 	%f2554, %f2551;
	add.s32 	%r994, %r2171, 1;
	and.b32  	%r995, %r994, 2;
	setp.eq.s32 	%p348, %r995, 0;
	selp.f32 	%f2555, %f2551, %f2554, %p348;
	mul.f32 	%f2556, %f6078, %f6078;
	fma.rn.f32 	%f2557, %f2536, %f2556, %f2535;
	fma.rn.f32 	%f2558, %f2557, %f2556, %f2538;
	fma.rn.f32 	%f2559, %f2558, %f2556, %f2540;
	fma.rn.f32 	%f2560, %f2559, %f2556, %f5903;
	fma.rn.f32 	%f2561, %f2556, %f6078, %f2531;
	fma.rn.f32 	%f2562, %f2544, %f2556, %f2543;
	fma.rn.f32 	%f2563, %f2562, %f2556, %f2546;
	fma.rn.f32 	%f2564, %f2563, %f2561, %f6078;
	and.b32  	%r996, %r2176, 1;
	setp.eq.b32 	%p349, %r996, 1;
	selp.f32 	%f2565, %f2560, %f2564, %p349;
	selp.f32 	%f2566, %f2564, %f2560, %p349;
	and.b32  	%r997, %r2176, 2;
	setp.eq.s32 	%p350, %r997, 0;
	neg.f32 	%f2567, %f2565;
	selp.f32 	%f2568, %f2565, %f2567, %p350;
	add.s32 	%r998, %r2176, 1;
	and.b32  	%r999, %r998, 2;
	setp.eq.s32 	%p351, %r999, 0;
	neg.f32 	%f2569, %f2566;
	selp.f32 	%f2570, %f2566, %f2569, %p351;
	mov.b32 	%r1000, %f2570;
	neg.f32 	%f2571, %f2568;
	mov.b32 	%r1001, %f2568;
	cvt.u64.u32 	%rd787, %r1001;
	cvt.u64.u32 	%rd788, %r1000;
	bfi.b64 	%rd138, %rd787, %rd788, 32, 32;
	mov.b32 	%r1002, %f2571;
	cvt.u64.u32 	%rd789, %r1002;
	bfi.b64 	%rd139, %rd788, %rd789, 32, 32;
	mul.f32 	%f2572, %f2532, %f2553;
	mov.b32 	%r1003, %f2572;
	cvt.u64.u32 	%rd790, %r1003;
	mov.b32 	%r1004, %f2555;
	cvt.u64.u32 	%rd791, %r1004;
	bfi.b64 	%rd140, %rd790, %rd791, 32, 32;
	neg.f32 	%f2573, %f2553;
	mov.b32 	%r1005, %f2573;
	mul.f32 	%f2574, %f2532, %f2555;
	mov.b32 	%r1006, %f2574;
	cvt.u64.u32 	%rd792, %r1006;
	cvt.u64.u32 	%rd793, %r1005;
	bfi.b64 	%rd141, %rd792, %rd793, 32, 32;
	mul.f32 	%f2575, %f416, 0f4B000000;
	setp.lt.f32 	%p352, %f416, 0f00800000;
	selp.f32 	%f443, %f2575, %f416, %p352;
	selp.f32 	%f2576, 0fC1B80000, 0f00000000, %p352;
	mov.b32 	%r1007, %f443;
	add.s32 	%r1008, %r1007, -1059760811;
	and.b32  	%r1009, %r1008, -8388608;
	sub.s32 	%r1010, %r1007, %r1009;
	mov.b32 	%f2577, %r1010;
	cvt.rn.f32.s32 	%f2578, %r1009;
	mov.f32 	%f2579, 0f34000000;
	fma.rn.f32 	%f2580, %f2578, %f2579, %f2576;
	add.f32 	%f2581, %f2577, 0fBF800000;
	mov.f32 	%f2582, 0f3E1039F6;
	mov.f32 	%f2583, 0fBE055027;
	fma.rn.f32 	%f2584, %f2583, %f2581, %f2582;
	mov.f32 	%f2585, 0fBDF8CDCC;
	fma.rn.f32 	%f2586, %f2584, %f2581, %f2585;
	mov.f32 	%f2587, 0f3E0F2955;
	fma.rn.f32 	%f2588, %f2586, %f2581, %f2587;
	mov.f32 	%f2589, 0fBE2AD8B9;
	fma.rn.f32 	%f2590, %f2588, %f2581, %f2589;
	mov.f32 	%f2591, 0f3E4CED0B;
	fma.rn.f32 	%f2592, %f2590, %f2581, %f2591;
	mov.f32 	%f2593, 0fBE7FFF22;
	fma.rn.f32 	%f2594, %f2592, %f2581, %f2593;
	mov.f32 	%f2595, 0f3EAAAA78;
	fma.rn.f32 	%f2596, %f2594, %f2581, %f2595;
	mov.f32 	%f2597, 0fBF000000;
	fma.rn.f32 	%f2598, %f2596, %f2581, %f2597;
	mul.f32 	%f2599, %f2581, %f2598;
	fma.rn.f32 	%f2600, %f2599, %f2581, %f2581;
	mov.f32 	%f2601, 0f3F317218;
	fma.rn.f32 	%f6079, %f2580, %f2601, %f2600;
	setp.lt.u32 	%p353, %r1007, 2139095040;
	@%p353 bra 	$L__BB0_239;

	mov.f32 	%f2602, 0f7F800000;
	fma.rn.f32 	%f6079, %f443, %f2602, %f2602;

$L__BB0_239:
	setp.eq.f32 	%p354, %f443, 0f00000000;
	selp.f32 	%f447, 0fFF800000, %f6079, %p354;
	mul.f32 	%f2603, %f442, 0f4B000000;
	setp.lt.f32 	%p355, %f442, 0f00800000;
	selp.f32 	%f448, %f2603, %f442, %p355;
	selp.f32 	%f2604, 0fC1B80000, 0f00000000, %p355;
	mov.b32 	%r1011, %f448;
	add.s32 	%r1012, %r1011, -1059760811;
	and.b32  	%r1013, %r1012, -8388608;
	sub.s32 	%r1014, %r1011, %r1013;
	mov.b32 	%f2605, %r1014;
	cvt.rn.f32.s32 	%f2606, %r1013;
	fma.rn.f32 	%f2608, %f2606, %f2579, %f2604;
	add.f32 	%f2609, %f2605, 0fBF800000;
	fma.rn.f32 	%f2612, %f2583, %f2609, %f2582;
	fma.rn.f32 	%f2614, %f2612, %f2609, %f2585;
	fma.rn.f32 	%f2616, %f2614, %f2609, %f2587;
	fma.rn.f32 	%f2618, %f2616, %f2609, %f2589;
	fma.rn.f32 	%f2620, %f2618, %f2609, %f2591;
	fma.rn.f32 	%f2622, %f2620, %f2609, %f2593;
	fma.rn.f32 	%f2624, %f2622, %f2609, %f2595;
	fma.rn.f32 	%f2626, %f2624, %f2609, %f2597;
	mul.f32 	%f2627, %f2609, %f2626;
	fma.rn.f32 	%f2628, %f2627, %f2609, %f2609;
	fma.rn.f32 	%f6080, %f2608, %f2601, %f2628;
	setp.lt.u32 	%p356, %r1011, 2139095040;
	@%p356 bra 	$L__BB0_241;

	mov.f32 	%f2630, 0f7F800000;
	fma.rn.f32 	%f6080, %f448, %f2630, %f2630;

$L__BB0_241:
	setp.eq.f32 	%p357, %f448, 0f00000000;
	selp.f32 	%f452, 0fFF800000, %f6080, %p357;
	mov.b32 	%r1015, %f452;
	cvt.u64.u32 	%rd796, %r1015;
	mov.b32 	%r1016, %f447;
	cvt.u64.u32 	%rd797, %r1016;
	bfi.b64 	%rd798, %rd796, %rd797, 32, 32;
	add.u64 	%rd800, %SPL, 16;
	mov.u64 	%rd1503, 0;
	st.local.u64 	[%rd800], %rd798;
	add.u64 	%rd801, %SP, 32;
	add.u64 	%rd802, %SPL, 32;
	st.local.u64 	[%rd802], %rd1503;
	add.u64 	%rd1505, %SP, 0;
	cvta.to.local.u64 	%rd804, %rd1505;
	mov.u64 	%rd1507, 1;
	st.local.u64 	[%rd804], %rd1507;
	setp.le.f32 	%p358, %f452, %f447;
	setp.ge.f32 	%p359, %f452, %f447;
	selp.b16 	%rs23, 1, 2, %p359;
	setp.ltu.f32 	%p360, %f452, %f447;
	selp.b16 	%rs24, -1, 0, %p360;
	selp.b16 	%rs25, %rs24, %rs23, %p358;
	setp.ne.s16 	%p361, %rs25, -1;
	mov.f32 	%f6081, %f452;
	mov.u64 	%rd1504, %rd1507;
	@%p361 bra 	$L__BB0_243;

	add.u64 	%rd808, %SPL, 0;
	mov.u64 	%rd1504, 0;
	st.local.u64 	[%rd808], %rd1504;
	add.u64 	%rd810, %SPL, 32;
	mov.u64 	%rd1503, 1;
	st.local.u64 	[%rd810], %rd1503;
	mov.f32 	%f6081, %f447;

$L__BB0_243:
	setp.ge.f32 	%p362, %f452, %f6081;
	selp.b16 	%rs26, 1, 2, %p362;
	setp.ltu.f32 	%p363, %f452, %f6081;
	selp.b16 	%rs27, -1, 0, %p363;
	setp.le.f32 	%p364, %f452, %f6081;
	selp.b16 	%rs28, %rs27, %rs26, %p364;
	setp.ne.s16 	%p365, %rs28, -1;
	mov.u64 	%rd1506, %rd1504;
	@%p365 bra 	$L__BB0_247;

	shl.b64 	%rd815, %rd1503, 2;
	add.s64 	%rd816, %rd800, %rd815;
	ld.local.f32 	%f2631, [%rd816];
	setp.le.f32 	%p366, %f452, %f2631;
	setp.ge.f32 	%p367, %f452, %f2631;
	selp.b16 	%rs29, 1, 2, %p367;
	setp.ltu.f32 	%p368, %f452, %f2631;
	selp.b16 	%rs30, -1, 0, %p368;
	selp.b16 	%rs31, %rs30, %rs29, %p366;
	setp.ne.s16 	%p369, %rs31, -1;
	@%p369 bra 	$L__BB0_246;

	add.u64 	%rd819, %SPL, 0;
	st.local.u64 	[%rd819], %rd1503;
	mov.u64 	%rd1505, %rd801;

$L__BB0_246:
	cvta.to.local.u64 	%rd820, %rd1505;
	mov.u64 	%rd821, 1;
	st.local.u64 	[%rd820], %rd821;
	ld.local.u64 	%rd1506, [%rd804];
	mov.u64 	%rd1507, %rd1504;

$L__BB0_247:
	ld.f32 	%f454, [%rd129];
	add.f32 	%f2632, %f454, 0fBF800000;
	ld.global.f32 	%f455, [%rd91+48];
	sub.f32 	%f456, %f455, %f2632;
	add.f32 	%f2633, %f447, 0f00000000;
	add.f32 	%f457, %f2633, %f452;
	shl.b64 	%rd826, %rd1507, 2;
	add.s64 	%rd148, %rd800, %rd826;
	ld.local.f32 	%f458, [%rd148];
	add.f32 	%f459, %f413, %f413;
	mul.f32 	%f2634, %f459, %f458;
	fma.rn.f32 	%f2635, %f412, %f457, %f2634;
	setp.gtu.f32 	%p370, %f2635, %f456;
	@%p370 bra 	$L__BB0_248;
	bra.uni 	$L__BB0_403;

$L__BB0_248:
	add.f32 	%f460, %f412, %f459;
	setp.gt.u64 	%p371, %rd1506, 1;
	@%p371 bra 	$L__BB0_253;

	shl.b64 	%rd829, %rd1506, 2;
	add.s64 	%rd830, %rd800, %rd829;
	ld.local.f32 	%f2636, [%rd830];
	sub.f32 	%f2637, %f457, %f458;
	mul.f32 	%f461, %f412, %f2637;
	fma.rn.f32 	%f2638, %f460, %f2636, %f461;
	setp.gtu.f32 	%p372, %f2638, %f456;
	@%p372 bra 	$L__BB0_251;
	bra.uni 	$L__BB0_250;

$L__BB0_251:
	fma.rn.f32 	%f2641, %f412, 0f40400000, %f459;
	div.rn.f32 	%f6082, %f456, %f2641;
	mov.b32 	%r1017, %f6082;
	st.local.v2.f32 	[%rd800], {%f6082, %f6082};
	mov.b64 	%rd1508, {%r1017, %r1017};
	bra.uni 	$L__BB0_252;

$L__BB0_250:
	sub.f32 	%f2639, %f456, %f461;
	div.rn.f32 	%f2640, %f2639, %f460;
	st.local.f32 	[%rd148], %f2640;
	ld.local.f32 	%f6082, [%rd800+4];
	ld.local.u64 	%rd1508, [%rd800];

$L__BB0_252:
	cvt.u32.u64 	%r1018, %rd1508;
	mov.b32 	%f2642, %r1018;
	shr.u64 	%rd835, %rd1508, 32;
	cvt.u32.u64 	%r1019, %rd835;
	mov.b32 	%f2643, %r1019;
	sub.f32 	%f2644, %f447, %f2642;
	sub.f32 	%f2645, %f452, %f2643;
	mul.f32 	%f2646, %f2645, %f2645;
	fma.rn.f32 	%f2647, %f2644, %f2644, %f2646;
	add.f32 	%f2648, %f2647, 0f00000000;
	sqrt.rn.f32 	%f2649, %f2648;
	ld.global.f32 	%f2650, [%rd91+52];
	fma.rn.f32 	%f2651, %f2650, %f2649, %f454;
	min.f32 	%f2652, %f2651, %f455;
	st.f32 	[%rd129], %f2652;
	mov.f32 	%f2653, 0f3F000000;
	mov.f32 	%f2654, 0f3BBB989D;
	fma.rn.f32 	%f2655, %f2642, %f2654, %f2653;
	mov.f32 	%f2657, 0f437C0000;
	cvt.sat.f32.f32 	%f2658, %f2655;
	mov.f32 	%f2659, 0f4B400001;
	fma.rm.f32 	%f2660, %f2658, %f2657, %f2659;
	add.f32 	%f2661, %f2660, 0fCB40007F;
	neg.f32 	%f2662, %f2661;
	fma.rn.f32 	%f2663, %f2642, %f1407, %f2662;
	mov.f32 	%f2664, 0f32A57060;
	fma.rn.f32 	%f2665, %f2642, %f2664, %f2663;
	mov.b32 	%r1020, %f2660;
	shl.b32 	%r1021, %r1020, 23;
	mov.b32 	%f2666, %r1021;
	ex2.approx.ftz.f32 	%f2667, %f2665;
	mul.f32 	%f2668, %f2667, %f2666;
	fma.rn.f32 	%f2669, %f6082, %f2654, %f2653;
	cvt.sat.f32.f32 	%f2670, %f2669;
	fma.rm.f32 	%f2671, %f2670, %f2657, %f2659;
	add.f32 	%f2672, %f2671, 0fCB40007F;
	neg.f32 	%f2673, %f2672;
	fma.rn.f32 	%f2674, %f6082, %f1407, %f2673;
	fma.rn.f32 	%f2675, %f6082, %f2664, %f2674;
	mov.b32 	%r1022, %f2671;
	shl.b32 	%r1023, %r1022, 23;
	mov.b32 	%f2676, %r1023;
	ex2.approx.ftz.f32 	%f2677, %f2675;
	mul.f32 	%f2678, %f2677, %f2676;
	mov.b64 	{%r1024, %r1025}, %rd139;
	mov.b64 	{%r1026, %r1027}, %rd138;
	mov.b32 	%f2679, %r1026;
	mul.f32 	%f2680, %f2679, %f2668;
	mov.b32 	%f2681, %r1027;
	mul.f32 	%f2682, %f2681, %f2668;
	mov.b32 	%f2683, %r1024;
	mul.f32 	%f2684, %f2683, %f2678;
	mov.b32 	%f2685, %r1025;
	mul.f32 	%f2686, %f2685, %f2678;
	mov.b64 	{%r1028, %r1029}, %rd141;
	mov.b64 	{%r1030, %r1031}, %rd140;
	mov.b32 	%f2687, %r1030;
	mov.b32 	%f2688, %r1031;
	mul.f32 	%f2689, %f2688, %f2684;
	mul.f32 	%f2690, %f2688, %f2686;
	fma.rn.f32 	%f6226, %f2687, %f2682, %f2690;
	mov.b32 	%f2691, %r1028;
	mov.b32 	%f2692, %r1029;
	mul.f32 	%f2693, %f2692, %f2684;
	fma.rn.f32 	%f6225, %f2691, %f2680, %f2693;
	mul.f32 	%f2694, %f2692, %f2686;
	fma.rn.f32 	%f2695, %f2691, %f2682, %f2694;
	fma.rn.f32 	%f2696, %f2687, %f2680, %f2689;
	st.local.v4.f32 	[%rd554], {%f2696, %f6226, %f6225, %f2695};
	bra.uni 	$L__BB0_403;

$L__BB0_204:
	mov.b32 	%r147, %f398;
	bfe.u32 	%r839, %r147, 23, 8;
	add.s32 	%r148, %r839, -128;
	shl.b32 	%r840, %r147, 8;
	or.b32  	%r149, %r840, -2147483648;
	shr.u32 	%r150, %r148, 5;
	mov.u32 	%r2162, 0;
	mov.u64 	%rd1497, __cudart_i2opi_f;
	mov.u64 	%rd1498, %rd1;
	mov.u32 	%r2163, %r2162;

$L__BB0_205:
	.pragma "nounroll";
	mov.u32 	%r152, %r2163;
	ld.global.nc.u32 	%r843, [%rd1497];
	// begin inline asm
	{
	mad.lo.cc.u32   %r841, %r843, %r149, %r152;
	madc.hi.u32     %r2163, %r843, %r149,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1498], %r841;
	add.s64 	%rd1498, %rd1498, 4;
	add.s64 	%rd1497, %rd1497, 4;
	add.s32 	%r2162, %r2162, 1;
	setp.ne.s32 	%p299, %r2162, 6;
	@%p299 bra 	$L__BB0_205;

	mov.u32 	%r848, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r846, %r848, %r149, %r152;
	madc.hi.u32     %r847, %r848, %r149,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r847;
	mov.u32 	%r851, 4;
	sub.s32 	%r155, %r851, %r150;
	mov.u32 	%r852, 6;
	sub.s32 	%r853, %r852, %r150;
	mul.wide.s32 	%rd746, %r853, 4;
	add.s64 	%rd747, %rd1, %rd746;
	ld.local.u32 	%r2164, [%rd747];
	ld.local.u32 	%r2165, [%rd747+-4];
	and.b32  	%r158, %r148, 31;
	setp.eq.s32 	%p300, %r158, 0;
	@%p300 bra 	$L__BB0_208;

	mov.u32 	%r854, 32;
	sub.s32 	%r855, %r854, %r158;
	shr.u32 	%r856, %r2165, %r855;
	shl.b32 	%r857, %r2164, %r158;
	add.s32 	%r2164, %r856, %r857;
	mul.wide.s32 	%rd748, %r155, 4;
	add.s64 	%rd749, %rd1, %rd748;
	ld.local.u32 	%r858, [%rd749];
	shr.u32 	%r859, %r858, %r855;
	shl.b32 	%r860, %r2165, %r158;
	add.s32 	%r2165, %r859, %r860;

$L__BB0_208:
	and.b32  	%r861, %r147, -2147483648;
	shr.u32 	%r862, %r2165, 30;
	shl.b32 	%r863, %r2164, 2;
	or.b32  	%r864, %r862, %r863;
	shr.u32 	%r865, %r864, 31;
	shr.u32 	%r866, %r2164, 30;
	add.s32 	%r867, %r865, %r866;
	neg.s32 	%r868, %r867;
	setp.eq.s32 	%p301, %r861, 0;
	selp.b32 	%r2166, %r867, %r868, %p301;
	setp.ne.s32 	%p302, %r865, 0;
	xor.b32  	%r869, %r861, -2147483648;
	selp.b32 	%r870, %r869, %r861, %p302;
	selp.b32 	%r871, -1, 0, %p302;
	xor.b32  	%r872, %r864, %r871;
	shl.b32 	%r873, %r2165, 2;
	xor.b32  	%r874, %r873, %r871;
	cvt.u64.u32 	%rd750, %r872;
	cvt.u64.u32 	%rd751, %r874;
	bfi.b64 	%rd752, %rd750, %rd751, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd752;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2341, %fd4;
	setp.eq.s32 	%p303, %r870, 0;
	neg.f32 	%f2342, %f2341;
	selp.f32 	%f6074, %f2341, %f2342, %p303;

$L__BB0_210:
	mov.f32 	%f5902, 0f3F800000;
	setp.lt.f32 	%p304, %f384, 0f00000000;
	mov.f32 	%f2344, 0f00000000;
	selp.f32 	%f2345, 0fBF800000, 0f3F800000, %p304;
	mul.f32 	%f2347, %f384, %f2345;
	mul.f32 	%f2348, %f6073, %f6073;
	mov.f32 	%f2349, 0fBAB607ED;
	mov.f32 	%f2350, 0f37CBAC00;
	fma.rn.f32 	%f2351, %f2350, %f2348, %f2349;
	mov.f32 	%f2352, 0f3D2AAABB;
	fma.rn.f32 	%f2353, %f2351, %f2348, %f2352;
	mov.f32 	%f2354, 0fBEFFFFFF;
	fma.rn.f32 	%f2355, %f2353, %f2348, %f2354;
	fma.rn.f32 	%f2356, %f2355, %f2348, %f5902;
	mov.f32 	%f2357, 0f3C0885E4;
	mov.f32 	%f2358, 0fB94D4153;
	fma.rn.f32 	%f2359, %f2358, %f2348, %f2357;
	mov.f32 	%f2360, 0fBE2AAAA8;
	fma.rn.f32 	%f2361, %f2359, %f2348, %f2360;
	fma.rn.f32 	%f2362, %f2348, %f6073, %f2344;
	fma.rn.f32 	%f2363, %f2361, %f2362, %f6073;
	and.b32  	%r875, %r2161, 1;
	setp.eq.b32 	%p305, %r875, 1;
	selp.f32 	%f2364, %f2356, %f2363, %p305;
	selp.f32 	%f2365, %f2363, %f2356, %p305;
	neg.f32 	%f2366, %f2364;
	and.b32  	%r876, %r2161, 2;
	setp.eq.s32 	%p306, %r876, 0;
	selp.f32 	%f2367, %f2364, %f2366, %p306;
	neg.f32 	%f2368, %f2365;
	add.s32 	%r877, %r2161, 1;
	and.b32  	%r878, %r877, 2;
	setp.eq.s32 	%p307, %r878, 0;
	selp.f32 	%f2369, %f2365, %f2368, %p307;
	mul.f32 	%f2370, %f6074, %f6074;
	fma.rn.f32 	%f2371, %f2350, %f2370, %f2349;
	fma.rn.f32 	%f2372, %f2371, %f2370, %f2352;
	fma.rn.f32 	%f2373, %f2372, %f2370, %f2354;
	fma.rn.f32 	%f2374, %f2373, %f2370, %f5902;
	fma.rn.f32 	%f2375, %f2370, %f6074, %f2344;
	fma.rn.f32 	%f2376, %f2358, %f2370, %f2357;
	fma.rn.f32 	%f2377, %f2376, %f2370, %f2360;
	fma.rn.f32 	%f2378, %f2377, %f2375, %f6074;
	and.b32  	%r879, %r2166, 1;
	setp.eq.b32 	%p308, %r879, 1;
	selp.f32 	%f2379, %f2374, %f2378, %p308;
	selp.f32 	%f2380, %f2378, %f2374, %p308;
	and.b32  	%r880, %r2166, 2;
	setp.eq.s32 	%p309, %r880, 0;
	neg.f32 	%f2381, %f2379;
	selp.f32 	%f2382, %f2379, %f2381, %p309;
	add.s32 	%r881, %r2166, 1;
	and.b32  	%r882, %r881, 2;
	setp.eq.s32 	%p310, %r882, 0;
	neg.f32 	%f2383, %f2380;
	selp.f32 	%f2384, %f2380, %f2383, %p310;
	mov.b32 	%r883, %f2384;
	neg.f32 	%f2385, %f2382;
	mov.b32 	%r884, %f2382;
	cvt.u64.u32 	%rd753, %r884;
	mov.b32 	%r885, %f2385;
	cvt.u64.u32 	%rd754, %r885;
	cvt.u64.u32 	%rd755, %r883;
	bfi.b64 	%rd756, %rd755, %rd754, 32, 32;
	mov.b64 	{%r886, %r887}, %rd756;
	bfi.b64 	%rd757, %rd753, %rd755, 32, 32;
	mov.b64 	{%r888, %r889}, %rd757;
	mul.f32 	%f2386, %f2345, %f2367;
	mov.b32 	%r890, %f2386;
	cvt.u64.u32 	%rd758, %r890;
	mov.b32 	%r891, %f2369;
	cvt.u64.u32 	%rd759, %r891;
	neg.f32 	%f2387, %f2367;
	mov.b32 	%r892, %f2387;
	mul.f32 	%f2388, %f2345, %f2369;
	mov.b32 	%r893, %f2388;
	cvt.u64.u32 	%rd760, %r893;
	cvt.u64.u32 	%rd761, %r892;
	bfi.b64 	%rd762, %rd760, %rd761, 32, 32;
	mov.b64 	{%r894, %r895}, %rd762;
	bfi.b64 	%rd763, %rd758, %rd759, 32, 32;
	mov.b64 	{%r896, %r897}, %rd763;
	ld.global.f32 	%f2389, [%rd91+40];
	sub.f32 	%f2390, %f5902, %f2389;
	max.f32 	%f2391, %f383, %f2390;
	ld.global.f32 	%f2392, [%rd91+44];
	add.f32 	%f2393, %f2392, 0f3F800000;
	min.f32 	%f2394, %f2391, %f2393;
	max.f32 	%f2395, %f2347, %f2390;
	min.f32 	%f2396, %f2395, %f2393;
	mul.f32 	%f2397, %f2394, %f2396;
	mul.f32 	%f2398, %f383, %f2347;
	div.rn.f32 	%f2399, %f2398, %f2397;
	mul.f32 	%f6121, %f6121, %f2399;
	sub.f32 	%f2400, %f5902, %f6121;
	ld.global.f32 	%f2401, [%rd91+48];
	mul.f32 	%f2402, %f2401, %f2400;
	mov.f32 	%f2403, 0f3F000000;
	mov.f32 	%f2404, 0f3BBB989D;
	fma.rn.f32 	%f2405, %f2402, %f2404, %f2403;
	mov.f32 	%f2407, 0f437C0000;
	cvt.sat.f32.f32 	%f2408, %f2405;
	mov.f32 	%f2409, 0f4B400001;
	fma.rm.f32 	%f2410, %f2408, %f2407, %f2409;
	add.f32 	%f2411, %f2410, 0fCB40007F;
	neg.f32 	%f2412, %f2411;
	fma.rn.f32 	%f2413, %f2402, %f1407, %f2412;
	mov.f32 	%f2414, 0f32A57060;
	fma.rn.f32 	%f2415, %f2402, %f2414, %f2413;
	mov.b32 	%r898, %f2410;
	shl.b32 	%r899, %r898, 23;
	mov.b32 	%f2416, %r899;
	ex2.approx.ftz.f32 	%f2417, %f2415;
	mul.f32 	%f2418, %f2417, %f2416;
	st.f32 	[%rd120], %f2418;
	mov.b32 	%f2419, %r888;
	mul.f32 	%f2420, %f2394, %f2419;
	mov.b32 	%f2421, %r889;
	mul.f32 	%f2422, %f2394, %f2421;
	mov.b32 	%f2423, %r886;
	mul.f32 	%f2424, %f2396, %f2423;
	mov.b32 	%f2425, %r887;
	mul.f32 	%f2426, %f2396, %f2425;
	mov.b32 	%f2427, %r896;
	mov.b32 	%f2428, %r897;
	mul.f32 	%f2429, %f2428, %f2424;
	mul.f32 	%f2430, %f2428, %f2426;
	fma.rn.f32 	%f6226, %f2427, %f2422, %f2430;
	mov.b32 	%f2431, %r894;
	mov.b32 	%f2432, %r895;
	mul.f32 	%f2433, %f2432, %f2424;
	fma.rn.f32 	%f6225, %f2431, %f2420, %f2433;
	mul.f32 	%f2434, %f2432, %f2426;
	fma.rn.f32 	%f2435, %f2431, %f2422, %f2434;
	fma.rn.f32 	%f2436, %f2427, %f2420, %f2429;
	st.local.v4.f32 	[%rd554], {%f2436, %f6226, %f6225, %f2435};
	bra.uni 	$L__BB0_403;

$L__BB0_456:
	mov.b32 	%r1516, %f6137;
	xor.b32  	%r1517, %r1516, -2147483648;
	mov.b32 	%f4077, %r1517;
	selp.f32 	%f6139, %f4077, %f6137, %p14;
	setp.geu.f32 	%p640, %f751, 0f00000000;
	@%p640 bra 	$L__BB0_460;

	cvt.rzi.f32.f32 	%f4078, %f752;
	setp.eq.f32 	%p641, %f4078, %f752;
	@%p641 bra 	$L__BB0_460;

	mov.f32 	%f6139, 0f7FFFFFFF;

$L__BB0_460:
	add.f32 	%f4081, %f754, %f755;
	mov.b32 	%r1522, %f4081;
	setp.lt.s32 	%p644, %r1522, 2139095040;
	@%p644 bra 	$L__BB0_467;

	setp.gtu.f32 	%p645, %f754, 0f7F800000;
	setp.gtu.f32 	%p646, %f755, 0f7F800000;
	or.pred  	%p647, %p645, %p646;
	@%p647 bra 	$L__BB0_466;
	bra.uni 	$L__BB0_462;

$L__BB0_466:
	add.f32 	%f6139, %f751, %f752;
	bra.uni 	$L__BB0_467;

$L__BB0_473:
	mov.b32 	%r1545, %f6144;
	xor.b32  	%r1546, %r1545, -2147483648;
	mov.b32 	%f4211, %r1546;
	selp.f32 	%f6146, %f4211, %f6144, %p15;
	setp.geu.f32 	%p666, %f785, 0f00000000;
	@%p666 bra 	$L__BB0_477;

	cvt.rzi.f32.f32 	%f4213, %f4137;
	setp.eq.f32 	%p667, %f4213, 0fBF800000;
	@%p667 bra 	$L__BB0_477;

	mov.f32 	%f6146, 0f7FFFFFFF;

$L__BB0_477:
	add.f32 	%f4217, %f792, 0f3F800000;
	mov.b32 	%r1549, %f4217;
	setp.lt.s32 	%p669, %r1549, 2139095040;
	@%p669 bra 	$L__BB0_482;

	setp.gtu.f32 	%p670, %f792, 0f7F800000;
	@%p670 bra 	$L__BB0_481;
	bra.uni 	$L__BB0_479;

$L__BB0_481:
	add.f32 	%f6146, %f785, 0fBF800000;
	bra.uni 	$L__BB0_482;

$L__BB0_339:
	setp.neu.f32 	%p491, %f585, 0f7F800000;
	@%p491 bra 	$L__BB0_342;

	selp.f32 	%f6103, 0fFF800000, 0f7F800000, %p12;

$L__BB0_342:
	ld.global.u8 	%rs34, [%rd91+48];
	setp.eq.s16 	%p492, %rs34, 0;
	@%p492 bra 	$L__BB0_346;

	div.rn.f32 	%f3331, %f512, %f583;
	setp.lt.f32 	%p493, %f3331, 0f00800000;
	mul.f32 	%f3332, %f3331, 0f4B000000;
	selp.f32 	%f596, %f3332, %f3331, %p493;
	selp.f32 	%f3333, 0fC1B80000, 0f00000000, %p493;
	mov.b32 	%r1236, %f596;
	add.s32 	%r1237, %r1236, -1059760811;
	and.b32  	%r1238, %r1237, -8388608;
	sub.s32 	%r1239, %r1236, %r1238;
	mov.b32 	%f3334, %r1239;
	cvt.rn.f32.s32 	%f3335, %r1238;
	mov.f32 	%f3336, 0f34000000;
	fma.rn.f32 	%f3337, %f3335, %f3336, %f3333;
	add.f32 	%f3338, %f3334, 0fBF800000;
	mov.f32 	%f3339, 0f3E1039F6;
	mov.f32 	%f3340, 0fBE055027;
	fma.rn.f32 	%f3341, %f3340, %f3338, %f3339;
	mov.f32 	%f3342, 0fBDF8CDCC;
	fma.rn.f32 	%f3343, %f3341, %f3338, %f3342;
	mov.f32 	%f3344, 0f3E0F2955;
	fma.rn.f32 	%f3345, %f3343, %f3338, %f3344;
	mov.f32 	%f3346, 0fBE2AD8B9;
	fma.rn.f32 	%f3347, %f3345, %f3338, %f3346;
	mov.f32 	%f3348, 0f3E4CED0B;
	fma.rn.f32 	%f3349, %f3347, %f3338, %f3348;
	mov.f32 	%f3350, 0fBE7FFF22;
	fma.rn.f32 	%f3351, %f3349, %f3338, %f3350;
	mov.f32 	%f3352, 0f3EAAAA78;
	fma.rn.f32 	%f3353, %f3351, %f3338, %f3352;
	fma.rn.f32 	%f3355, %f3353, %f3338, %f2868;
	mul.f32 	%f3356, %f3338, %f3355;
	fma.rn.f32 	%f3357, %f3356, %f3338, %f3338;
	mov.f32 	%f3358, 0f3F317218;
	fma.rn.f32 	%f6104, %f3337, %f3358, %f3357;
	setp.lt.u32 	%p494, %r1236, 2139095040;
	@%p494 bra 	$L__BB0_345;

	mov.f32 	%f3359, 0f7F800000;
	fma.rn.f32 	%f6104, %f596, %f3359, %f3359;

$L__BB0_345:
	setp.eq.f32 	%p495, %f596, 0f00000000;
	selp.f32 	%f3360, 0fFF800000, %f6104, %p495;
	add.f32 	%f6106, %f6106, %f3360;

$L__BB0_346:
	setp.eq.f32 	%p496, %f583, 0f3F800000;
	selp.f32 	%f3361, 0f3F800000, %f6103, %p496;
	mov.b64 	{%r1240, %r1241}, %rd164;
	mov.b64 	{%r1242, %r1243}, %rd163;
	mov.b32 	%f3362, %r1242;
	mul.f32 	%f3363, %f3362, %f3361;
	mov.b32 	%f3364, %r1243;
	mul.f32 	%f3365, %f3364, %f3361;
	mov.b32 	%f3366, %r1240;
	mul.f32 	%f3367, %f3366, %f3361;
	mov.b32 	%f3368, %r1241;
	mul.f32 	%f3369, %f3368, %f3361;
	mov.b64 	{%r1244, %r1245}, %rd166;
	mov.b64 	{%r1246, %r1247}, %rd165;
	mov.b32 	%f3370, %r1246;
	mov.b32 	%f3371, %r1247;
	mul.f32 	%f3372, %f3371, %f3367;
	mul.f32 	%f3373, %f3371, %f3369;
	mov.b32 	%f3374, %r1244;
	mov.b32 	%f3375, %r1245;
	mul.f32 	%f3376, %f3375, %f3367;
	mul.f32 	%f3377, %f3375, %f3369;
	fma.rn.f32 	%f3378, %f3370, %f3365, %f3373;
	mov.b32 	%r1248, %f3378;
	fma.rn.f32 	%f3379, %f3370, %f3363, %f3372;
	mov.b32 	%r1249, %f3379;
	fma.rn.f32 	%f3380, %f3374, %f3365, %f3377;
	mov.b32 	%r1250, %f3380;
	fma.rn.f32 	%f3381, %f3374, %f3363, %f3376;
	mov.b32 	%r1251, %f3381;
	mov.b64 	%rd1514, {%r1251, %r1250};
	mov.b64 	%rd1513, {%r1249, %r1248};
	bra.uni 	$L__BB0_347;

$L__BB0_351:
	setp.lt.s32 	%p507, %r250, 0;
	min.f32 	%f3404, %f611, %f610;
	max.f32 	%f3405, %f611, %f610;
	div.rn.f32 	%f3406, %f3404, %f3405;
	mul.rn.f32 	%f3407, %f3406, %f3406;
	mov.f32 	%f3408, 0fC0B59883;
	mov.f32 	%f3409, 0fBF52C7EA;
	fma.rn.f32 	%f3410, %f3407, %f3409, %f3408;
	mov.f32 	%f3411, 0fC0D21907;
	fma.rn.f32 	%f3412, %f3410, %f3407, %f3411;
	mul.f32 	%f3413, %f3407, %f3412;
	mul.f32 	%f3414, %f3406, %f3413;
	add.f32 	%f3415, %f3407, 0f41355DC0;
	mov.f32 	%f3416, 0f41E6BD60;
	fma.rn.f32 	%f3417, %f3415, %f3407, %f3416;
	mov.f32 	%f3418, 0f419D92C8;
	fma.rn.f32 	%f3419, %f3417, %f3407, %f3418;
	rcp.rn.f32 	%f3420, %f3419;
	fma.rn.f32 	%f3421, %f3414, %f3420, %f3406;
	mov.f32 	%f3422, 0f3FC90FDB;
	sub.f32 	%f3423, %f3422, %f3421;
	setp.gt.f32 	%p508, %f611, %f610;
	selp.f32 	%f3424, %f3423, %f3421, %p508;
	mov.f32 	%f3425, 0f40490FDB;
	sub.f32 	%f3426, %f3425, %f3424;
	selp.f32 	%f3427, %f3426, %f3424, %p507;
	mov.b32 	%r1257, %f3427;
	or.b32  	%r1258, %r251, %r1257;
	mov.b32 	%f3428, %r1258;
	add.f32 	%f3429, %f610, %f611;
	setp.le.f32 	%p509, %f3429, 0f7F800000;
	selp.f32 	%f6107, %f3428, %f3429, %p509;

$L__BB0_354:
	abs.f32 	%f616, %f605;
	setp.eq.f32 	%p511, %f616, 0f00000000;
	abs.f32 	%f617, %f606;
	setp.eq.f32 	%p512, %f617, 0f00000000;
	and.pred  	%p513, %p511, %p512;
	mov.b32 	%r252, %f605;
	mov.b32 	%r1264, %f606;
	and.b32  	%r253, %r1264, -2147483648;
	@%p513 bra 	$L__BB0_358;
	bra.uni 	$L__BB0_355;

$L__BB0_358:
	shr.s32 	%r1269, %r252, 31;
	and.b32  	%r1270, %r1269, 1078530011;
	or.b32  	%r1271, %r1270, %r253;
	mov.b32 	%f6108, %r1271;
	bra.uni 	$L__BB0_359;

$L__BB0_355:
	setp.eq.f32 	%p514, %f616, 0f7F800000;
	setp.eq.f32 	%p515, %f617, 0f7F800000;
	and.pred  	%p516, %p514, %p515;
	@%p516 bra 	$L__BB0_357;
	bra.uni 	$L__BB0_356;

$L__BB0_357:
	setp.lt.s32 	%p520, %r252, 0;
	selp.b32 	%r1267, 1075235812, 1061752795, %p520;
	or.b32  	%r1268, %r1267, %r253;
	mov.b32 	%f6108, %r1268;
	bra.uni 	$L__BB0_359;

$L__BB0_356:
	setp.lt.s32 	%p517, %r252, 0;
	min.f32 	%f3430, %f617, %f616;
	max.f32 	%f3431, %f617, %f616;
	div.rn.f32 	%f3432, %f3430, %f3431;
	mul.rn.f32 	%f3433, %f3432, %f3432;
	mov.f32 	%f3434, 0fC0B59883;
	mov.f32 	%f3435, 0fBF52C7EA;
	fma.rn.f32 	%f3436, %f3433, %f3435, %f3434;
	mov.f32 	%f3437, 0fC0D21907;
	fma.rn.f32 	%f3438, %f3436, %f3433, %f3437;
	mul.f32 	%f3439, %f3433, %f3438;
	mul.f32 	%f3440, %f3432, %f3439;
	add.f32 	%f3441, %f3433, 0f41355DC0;
	mov.f32 	%f3442, 0f41E6BD60;
	fma.rn.f32 	%f3443, %f3441, %f3433, %f3442;
	mov.f32 	%f3444, 0f419D92C8;
	fma.rn.f32 	%f3445, %f3443, %f3433, %f3444;
	rcp.rn.f32 	%f3446, %f3445;
	fma.rn.f32 	%f3447, %f3440, %f3446, %f3432;
	mov.f32 	%f3448, 0f3FC90FDB;
	sub.f32 	%f3449, %f3448, %f3447;
	setp.gt.f32 	%p518, %f617, %f616;
	selp.f32 	%f3450, %f3449, %f3447, %p518;
	mov.f32 	%f3451, 0f40490FDB;
	sub.f32 	%f3452, %f3451, %f3450;
	selp.f32 	%f3453, %f3452, %f3450, %p517;
	mov.b32 	%r1265, %f3453;
	or.b32  	%r1266, %r253, %r1265;
	mov.b32 	%f3454, %r1266;
	add.f32 	%f3455, %f616, %f617;
	setp.le.f32 	%p519, %f3455, 0f7F800000;
	selp.f32 	%f6108, %f3454, %f3455, %p519;

$L__BB0_359:
	sub.f32 	%f3456, %f6108, %f6107;
	mul.f32 	%f622, %f3456, 0f3F000000;
	add.f32 	%f3457, %f6107, %f6108;
	mul.f32 	%f623, %f3457, 0f3F000000;
	mul.f32 	%f3458, %f622, 0f3F22F983;
	cvt.rni.s32.f32 	%r2191, %f3458;
	cvt.rn.f32.s32 	%f3459, %r2191;
	mov.f32 	%f3460, 0fBFC90FDA;
	fma.rn.f32 	%f3461, %f3459, %f3460, %f622;
	mov.f32 	%f3462, 0fB3A22168;
	fma.rn.f32 	%f3463, %f3459, %f3462, %f3461;
	mov.f32 	%f3464, 0fA7C234C5;
	fma.rn.f32 	%f6109, %f3459, %f3464, %f3463;
	abs.f32 	%f625, %f622;
	setp.leu.f32 	%p521, %f625, 0f47CE4780;
	@%p521 bra 	$L__BB0_367;

	setp.eq.f32 	%p522, %f625, 0f7F800000;
	@%p522 bra 	$L__BB0_366;
	bra.uni 	$L__BB0_361;

$L__BB0_366:
	mov.f32 	%f3467, 0f00000000;
	mul.rn.f32 	%f6109, %f622, %f3467;
	bra.uni 	$L__BB0_367;

$L__BB0_462:
	setp.eq.f32 	%p648, %f755, 0f7F800000;
	@%p648 bra 	$L__BB0_465;
	bra.uni 	$L__BB0_463;

$L__BB0_465:
	setp.gt.f32 	%p651, %f754, 0f3F800000;
	selp.b32 	%r1526, 2139095040, 0, %p651;
	xor.b32  	%r1527, %r1526, 2139095040;
	setp.lt.s32 	%p652, %r327, 0;
	selp.b32 	%r1528, %r1527, %r1526, %p652;
	mov.b32 	%f4082, %r1528;
	setp.eq.f32 	%p653, %f751, 0fBF800000;
	selp.f32 	%f6139, 0f3F800000, %f4082, %p653;
	bra.uni 	$L__BB0_467;

$L__BB0_479:
	setp.neu.f32 	%p671, %f792, 0f7F800000;
	@%p671 bra 	$L__BB0_482;

	selp.f32 	%f6146, 0f80000000, 0f00000000, %p15;

$L__BB0_482:
	setp.eq.f32 	%p672, %f785, 0f3F800000;
	mov.u32 	%r1550, 1065353216;
	selp.f32 	%f4218, 0f3F800000, %f6146, %p672;
	mul.f32 	%f4219, %f790, %f4218;
	add.f32 	%f4220, %f787, 0f00000000;
	add.f32 	%f4221, %f4220, %f789;
	mul.f32 	%f4222, %f4221, 0f3F000000;
	sub.f32 	%f4223, %f787, %f4222;
	sub.f32 	%f4224, %f789, %f4222;
	mul.f32 	%f6147, %f4223, %f4219;
	mul.f32 	%f6148, %f788, %f4219;
	mul.f32 	%f6150, %f4224, %f4219;
	fma.rn.f32 	%f4225, %f785, %f785, 0fBF800000;
	mul.f32 	%f4226, %f786, 0f3F000000;
	mul.f32 	%f4227, %f4225, %f4226;
	add.u64 	%rd967, %SPL, 32;
	st.local.v4.f32 	[%rd967], {%f4188, %f4188, %f4188, %f4188};
	mov.u64 	%rd968, 0;
	st.local.v2.u64 	[%rd242], {%rd968, %rd968};
	st.local.u32 	[%rd242], %r1550;
	st.local.u32 	[%rd242+12], %r1550;
	ld.local.v4.f32 	{%f4229, %f4230, %f4231, %f4232}, [%rd242];
	mul.f32 	%f6151, %f4227, %f4229;
	mul.f32 	%f6152, %f4227, %f4230;
	mul.f32 	%f6153, %f4227, %f4231;
	mul.f32 	%f6154, %f4227, %f4232;
	setp.ltu.f32 	%p673, %f785, 0f3F800000;
	mov.f32 	%f6149, %f6148;
	@%p673 bra 	$L__BB0_484;

	add.f32 	%f6147, %f6147, %f6151;
	add.f32 	%f819, %f6148, %f6152;
	add.f32 	%f6149, %f6148, %f6153;
	add.f32 	%f6150, %f6150, %f6154;
	st.local.v4.f32 	[%rd967], {%f4188, %f4188, %f4188, %f4188};
	mov.f32 	%f6148, %f819;
	mov.f32 	%f6151, %f4188;
	mov.f32 	%f6152, %f4188;
	mov.f32 	%f6153, %f4188;
	mov.f32 	%f6154, %f4188;

$L__BB0_484:
	fma.rn.f32 	%f4241, %f784, %f6149, %f6153;
	mov.b32 	%r1551, %f4241;
	fma.rn.f32 	%f4242, %f784, %f6150, %f6154;
	mov.b32 	%r1552, %f4242;
	fma.rn.f32 	%f4243, %f784, %f6147, %f6151;
	mov.b32 	%r1553, %f4243;
	fma.rn.f32 	%f4244, %f784, %f6148, %f6152;
	mov.b32 	%r1554, %f4244;
	mov.b64 	%rd1545, {%r1553, %r1554};
	mov.b64 	%rd1546, {%r1551, %r1552};
	bra.uni 	$L__BB0_517;

$L__BB0_487:
	setp.lt.s32 	%p680, %r328, 0;
	min.f32 	%f4265, %f838, %f837;
	max.f32 	%f4266, %f838, %f837;
	div.rn.f32 	%f4267, %f4265, %f4266;
	mul.rn.f32 	%f4268, %f4267, %f4267;
	mov.f32 	%f4269, 0fC0B59883;
	mov.f32 	%f4270, 0fBF52C7EA;
	fma.rn.f32 	%f4271, %f4268, %f4270, %f4269;
	mov.f32 	%f4272, 0fC0D21907;
	fma.rn.f32 	%f4273, %f4271, %f4268, %f4272;
	mul.f32 	%f4274, %f4268, %f4273;
	mul.f32 	%f4275, %f4267, %f4274;
	add.f32 	%f4276, %f4268, 0f41355DC0;
	mov.f32 	%f4277, 0f41E6BD60;
	fma.rn.f32 	%f4278, %f4276, %f4268, %f4277;
	mov.f32 	%f4279, 0f419D92C8;
	fma.rn.f32 	%f4280, %f4278, %f4268, %f4279;
	rcp.rn.f32 	%f4281, %f4280;
	fma.rn.f32 	%f4282, %f4275, %f4281, %f4267;
	mov.f32 	%f4283, 0f3FC90FDB;
	sub.f32 	%f4284, %f4283, %f4282;
	setp.gt.f32 	%p681, %f838, %f837;
	selp.f32 	%f4285, %f4284, %f4282, %p681;
	mov.f32 	%f4286, 0f40490FDB;
	sub.f32 	%f4287, %f4286, %f4285;
	selp.f32 	%f4288, %f4287, %f4285, %p680;
	mov.b32 	%r1556, %f4288;
	or.b32  	%r1557, %r329, %r1556;
	mov.b32 	%f4289, %r1557;
	add.f32 	%f4290, %f837, %f838;
	setp.le.f32 	%p682, %f4290, 0f7F800000;
	selp.f32 	%f6155, %f4289, %f4290, %p682;

$L__BB0_490:
	abs.f32 	%f843, %f833;
	setp.eq.f32 	%p684, %f843, 0f00000000;
	abs.f32 	%f844, %f834;
	setp.eq.f32 	%p685, %f844, 0f00000000;
	and.pred  	%p686, %p684, %p685;
	mov.b32 	%r330, %f833;
	mov.b32 	%r1563, %f834;
	and.b32  	%r331, %r1563, -2147483648;
	@%p686 bra 	$L__BB0_494;
	bra.uni 	$L__BB0_491;

$L__BB0_494:
	shr.s32 	%r1568, %r330, 31;
	and.b32  	%r1569, %r1568, 1078530011;
	or.b32  	%r1570, %r1569, %r331;
	mov.b32 	%f6156, %r1570;
	bra.uni 	$L__BB0_495;

$L__BB0_491:
	setp.eq.f32 	%p687, %f843, 0f7F800000;
	setp.eq.f32 	%p688, %f844, 0f7F800000;
	and.pred  	%p689, %p687, %p688;
	@%p689 bra 	$L__BB0_493;
	bra.uni 	$L__BB0_492;

$L__BB0_493:
	setp.lt.s32 	%p693, %r330, 0;
	selp.b32 	%r1566, 1075235812, 1061752795, %p693;
	or.b32  	%r1567, %r1566, %r331;
	mov.b32 	%f6156, %r1567;
	bra.uni 	$L__BB0_495;

$L__BB0_492:
	setp.lt.s32 	%p690, %r330, 0;
	min.f32 	%f4291, %f844, %f843;
	max.f32 	%f4292, %f844, %f843;
	div.rn.f32 	%f4293, %f4291, %f4292;
	mul.rn.f32 	%f4294, %f4293, %f4293;
	mov.f32 	%f4295, 0fC0B59883;
	mov.f32 	%f4296, 0fBF52C7EA;
	fma.rn.f32 	%f4297, %f4294, %f4296, %f4295;
	mov.f32 	%f4298, 0fC0D21907;
	fma.rn.f32 	%f4299, %f4297, %f4294, %f4298;
	mul.f32 	%f4300, %f4294, %f4299;
	mul.f32 	%f4301, %f4293, %f4300;
	add.f32 	%f4302, %f4294, 0f41355DC0;
	mov.f32 	%f4303, 0f41E6BD60;
	fma.rn.f32 	%f4304, %f4302, %f4294, %f4303;
	mov.f32 	%f4305, 0f419D92C8;
	fma.rn.f32 	%f4306, %f4304, %f4294, %f4305;
	rcp.rn.f32 	%f4307, %f4306;
	fma.rn.f32 	%f4308, %f4301, %f4307, %f4293;
	mov.f32 	%f4309, 0f3FC90FDB;
	sub.f32 	%f4310, %f4309, %f4308;
	setp.gt.f32 	%p691, %f844, %f843;
	selp.f32 	%f4311, %f4310, %f4308, %p691;
	mov.f32 	%f4312, 0f40490FDB;
	sub.f32 	%f4313, %f4312, %f4311;
	selp.f32 	%f4314, %f4313, %f4311, %p690;
	mov.b32 	%r1564, %f4314;
	or.b32  	%r1565, %r331, %r1564;
	mov.b32 	%f4315, %r1565;
	add.f32 	%f4316, %f843, %f844;
	setp.le.f32 	%p692, %f4316, 0f7F800000;
	selp.f32 	%f6156, %f4315, %f4316, %p692;

$L__BB0_495:
	sub.f32 	%f4317, %f6156, %f6155;
	mul.f32 	%f849, %f4317, 0f3F000000;
	add.f32 	%f4318, %f6155, %f6156;
	mul.f32 	%f850, %f4318, 0f3F000000;
	mul.f32 	%f4319, %f849, 0f3F22F983;
	cvt.rni.s32.f32 	%r2210, %f4319;
	cvt.rn.f32.s32 	%f4320, %r2210;
	mov.f32 	%f4321, 0fBFC90FDA;
	fma.rn.f32 	%f4322, %f4320, %f4321, %f849;
	mov.f32 	%f4323, 0fB3A22168;
	fma.rn.f32 	%f4324, %f4320, %f4323, %f4322;
	mov.f32 	%f4325, 0fA7C234C5;
	fma.rn.f32 	%f6157, %f4320, %f4325, %f4324;
	abs.f32 	%f852, %f849;
	setp.leu.f32 	%p694, %f852, 0f47CE4780;
	@%p694 bra 	$L__BB0_503;

	setp.eq.f32 	%p695, %f852, 0f7F800000;
	@%p695 bra 	$L__BB0_502;
	bra.uni 	$L__BB0_497;

$L__BB0_502:
	mov.f32 	%f4328, 0f00000000;
	mul.rn.f32 	%f6157, %f849, %f4328;
	bra.uni 	$L__BB0_503;

$L__BB0_316:
	mov.b32 	%r1203, %f6096;
	xor.b32  	%r1204, %r1203, -2147483648;
	mov.b32 	%f3185, %r1204;
	selp.f32 	%f6098, %f3185, %f6096, %p11;
	setp.geu.f32 	%p467, %f564, 0f00000000;
	@%p467 bra 	$L__BB0_320;

	cvt.rzi.f32.f32 	%f3187, %f3111;
	setp.eq.f32 	%p468, %f3187, 0f3F000000;
	@%p468 bra 	$L__BB0_320;

	mov.f32 	%f6098, 0f7FFFFFFF;

$L__BB0_320:
	add.f32 	%f3190, %f566, 0f3F000000;
	mov.b32 	%r1205, %f3190;
	setp.lt.s32 	%p470, %r1205, 2139095040;
	@%p470 bra 	$L__BB0_325;

	setp.gtu.f32 	%p471, %f566, 0f7F800000;
	@%p471 bra 	$L__BB0_324;
	bra.uni 	$L__BB0_322;

$L__BB0_324:
	add.f32 	%f6098, %f564, 0f3F000000;
	bra.uni 	$L__BB0_325;

$L__BB0_361:
	mov.b32 	%r255, %f622;
	bfe.u32 	%r1274, %r255, 23, 8;
	add.s32 	%r256, %r1274, -128;
	shl.b32 	%r1275, %r255, 8;
	or.b32  	%r257, %r1275, -2147483648;
	shr.u32 	%r258, %r256, 5;
	mov.u32 	%r2187, 0;
	mov.u64 	%rd1515, __cudart_i2opi_f;
	mov.u64 	%rd1516, %rd1;
	mov.u32 	%r2188, %r2187;

$L__BB0_362:
	.pragma "nounroll";
	mov.u32 	%r260, %r2188;
	ld.global.nc.u32 	%r1278, [%rd1515];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1276, %r1278, %r257, %r260;
	madc.hi.u32     %r2188, %r1278, %r257,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1516], %r1276;
	add.s64 	%rd1516, %rd1516, 4;
	add.s64 	%rd1515, %rd1515, 4;
	add.s32 	%r2187, %r2187, 1;
	setp.ne.s32 	%p523, %r2187, 6;
	@%p523 bra 	$L__BB0_362;

	mov.u32 	%r1283, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1281, %r1283, %r257, %r260;
	madc.hi.u32     %r1282, %r1283, %r257,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1282;
	mov.u32 	%r1286, 4;
	sub.s32 	%r263, %r1286, %r258;
	mov.u32 	%r1287, 6;
	sub.s32 	%r1288, %r1287, %r258;
	mul.wide.s32 	%rd875, %r1288, 4;
	add.s64 	%rd876, %rd1, %rd875;
	ld.local.u32 	%r2189, [%rd876];
	ld.local.u32 	%r2190, [%rd876+-4];
	and.b32  	%r266, %r256, 31;
	setp.eq.s32 	%p524, %r266, 0;
	@%p524 bra 	$L__BB0_365;

	mov.u32 	%r1289, 32;
	sub.s32 	%r1290, %r1289, %r266;
	shr.u32 	%r1291, %r2190, %r1290;
	shl.b32 	%r1292, %r2189, %r266;
	add.s32 	%r2189, %r1291, %r1292;
	mul.wide.s32 	%rd877, %r263, 4;
	add.s64 	%rd878, %rd1, %rd877;
	ld.local.u32 	%r1293, [%rd878];
	shr.u32 	%r1294, %r1293, %r1290;
	shl.b32 	%r1295, %r2190, %r266;
	add.s32 	%r2190, %r1294, %r1295;

$L__BB0_365:
	and.b32  	%r1296, %r255, -2147483648;
	shr.u32 	%r1297, %r2190, 30;
	shl.b32 	%r1298, %r2189, 2;
	or.b32  	%r1299, %r1297, %r1298;
	shr.u32 	%r1300, %r1299, 31;
	shr.u32 	%r1301, %r2189, 30;
	add.s32 	%r1302, %r1300, %r1301;
	neg.s32 	%r1303, %r1302;
	setp.eq.s32 	%p525, %r1296, 0;
	selp.b32 	%r2191, %r1302, %r1303, %p525;
	setp.ne.s32 	%p526, %r1300, 0;
	xor.b32  	%r1304, %r1296, -2147483648;
	selp.b32 	%r1305, %r1304, %r1296, %p526;
	selp.b32 	%r1306, -1, 0, %p526;
	xor.b32  	%r1307, %r1299, %r1306;
	shl.b32 	%r1308, %r2190, 2;
	xor.b32  	%r1309, %r1308, %r1306;
	cvt.u64.u32 	%rd879, %r1307;
	cvt.u64.u32 	%rd880, %r1309;
	bfi.b64 	%rd881, %rd879, %rd880, 32, 32;
	cvt.rn.f64.s64 	%fd13, %rd881;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3465, %fd14;
	setp.eq.s32 	%p527, %r1305, 0;
	neg.f32 	%f3466, %f3465;
	selp.f32 	%f6109, %f3465, %f3466, %p527;

$L__BB0_367:
	mul.f32 	%f3468, %f623, 0f3F22F983;
	cvt.rni.s32.f32 	%r2196, %f3468;
	cvt.rn.f32.s32 	%f3469, %r2196;
	fma.rn.f32 	%f3471, %f3469, %f3460, %f623;
	fma.rn.f32 	%f3473, %f3469, %f3462, %f3471;
	fma.rn.f32 	%f6110, %f3469, %f3464, %f3473;
	abs.f32 	%f630, %f623;
	setp.leu.f32 	%p528, %f630, 0f47CE4780;
	@%p528 bra 	$L__BB0_375;

	setp.eq.f32 	%p529, %f630, 0f7F800000;
	@%p529 bra 	$L__BB0_374;
	bra.uni 	$L__BB0_369;

$L__BB0_374:
	mov.f32 	%f3477, 0f00000000;
	mul.rn.f32 	%f6110, %f623, %f3477;
	bra.uni 	$L__BB0_375;

$L__BB0_369:
	mov.b32 	%r274, %f623;
	bfe.u32 	%r1312, %r274, 23, 8;
	add.s32 	%r275, %r1312, -128;
	shl.b32 	%r1313, %r274, 8;
	or.b32  	%r276, %r1313, -2147483648;
	shr.u32 	%r277, %r275, 5;
	mov.u32 	%r2192, 0;
	mov.u64 	%rd1517, __cudart_i2opi_f;
	mov.u64 	%rd1518, %rd1;
	mov.u32 	%r2193, %r2192;

$L__BB0_370:
	.pragma "nounroll";
	mov.u32 	%r279, %r2193;
	ld.global.nc.u32 	%r1316, [%rd1517];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1314, %r1316, %r276, %r279;
	madc.hi.u32     %r2193, %r1316, %r276,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1518], %r1314;
	add.s64 	%rd1518, %rd1518, 4;
	add.s64 	%rd1517, %rd1517, 4;
	add.s32 	%r2192, %r2192, 1;
	setp.ne.s32 	%p530, %r2192, 6;
	@%p530 bra 	$L__BB0_370;

	mov.u32 	%r1321, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1319, %r1321, %r276, %r279;
	madc.hi.u32     %r1320, %r1321, %r276,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1320;
	mov.u32 	%r1324, 4;
	sub.s32 	%r282, %r1324, %r277;
	mov.u32 	%r1325, 6;
	sub.s32 	%r1326, %r1325, %r277;
	mul.wide.s32 	%rd883, %r1326, 4;
	add.s64 	%rd884, %rd1, %rd883;
	ld.local.u32 	%r2194, [%rd884];
	ld.local.u32 	%r2195, [%rd884+-4];
	and.b32  	%r285, %r275, 31;
	setp.eq.s32 	%p531, %r285, 0;
	@%p531 bra 	$L__BB0_373;

	mov.u32 	%r1327, 32;
	sub.s32 	%r1328, %r1327, %r285;
	shr.u32 	%r1329, %r2195, %r1328;
	shl.b32 	%r1330, %r2194, %r285;
	add.s32 	%r2194, %r1329, %r1330;
	mul.wide.s32 	%rd885, %r282, 4;
	add.s64 	%rd886, %rd1, %rd885;
	ld.local.u32 	%r1331, [%rd886];
	shr.u32 	%r1332, %r1331, %r1328;
	shl.b32 	%r1333, %r2195, %r285;
	add.s32 	%r2195, %r1332, %r1333;

$L__BB0_373:
	and.b32  	%r1334, %r274, -2147483648;
	shr.u32 	%r1335, %r2195, 30;
	shl.b32 	%r1336, %r2194, 2;
	or.b32  	%r1337, %r1335, %r1336;
	shr.u32 	%r1338, %r1337, 31;
	shr.u32 	%r1339, %r2194, 30;
	add.s32 	%r1340, %r1338, %r1339;
	neg.s32 	%r1341, %r1340;
	setp.eq.s32 	%p532, %r1334, 0;
	selp.b32 	%r2196, %r1340, %r1341, %p532;
	setp.ne.s32 	%p533, %r1338, 0;
	xor.b32  	%r1342, %r1334, -2147483648;
	selp.b32 	%r1343, %r1342, %r1334, %p533;
	selp.b32 	%r1344, -1, 0, %p533;
	xor.b32  	%r1345, %r1337, %r1344;
	shl.b32 	%r1346, %r2195, 2;
	xor.b32  	%r1347, %r1346, %r1344;
	cvt.u64.u32 	%rd887, %r1345;
	cvt.u64.u32 	%rd888, %r1347;
	bfi.b64 	%rd889, %rd887, %rd888, 32, 32;
	cvt.rn.f64.s64 	%fd15, %rd889;
	mul.f64 	%fd16, %fd15, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3475, %fd16;
	setp.eq.s32 	%p534, %r1343, 0;
	neg.f32 	%f3476, %f3475;
	selp.f32 	%f6110, %f3475, %f3476, %p534;

$L__BB0_375:
	mov.f32 	%f5901, 0f3F800000;
	mul.f32 	%f3478, %f6109, %f6109;
	mov.f32 	%f3479, 0fBAB607ED;
	mov.f32 	%f3480, 0f37CBAC00;
	fma.rn.f32 	%f3481, %f3480, %f3478, %f3479;
	mov.f32 	%f3482, 0f3D2AAABB;
	fma.rn.f32 	%f3483, %f3481, %f3478, %f3482;
	mov.f32 	%f3484, 0fBEFFFFFF;
	fma.rn.f32 	%f3485, %f3483, %f3478, %f3484;
	fma.rn.f32 	%f3487, %f3485, %f3478, %f5901;
	mov.f32 	%f3488, 0f3C0885E4;
	mov.f32 	%f6112, 0fB94D4153;
	fma.rn.f32 	%f3490, %f6112, %f3478, %f3488;
	mov.f32 	%f3491, 0fBE2AAAA8;
	fma.rn.f32 	%f3492, %f3490, %f3478, %f3491;
	mov.f32 	%f3493, 0f00000000;
	fma.rn.f32 	%f3494, %f3478, %f6109, %f3493;
	fma.rn.f32 	%f3495, %f3492, %f3494, %f6109;
	and.b32  	%r1348, %r2191, 1;
	setp.eq.b32 	%p535, %r1348, 1;
	selp.f32 	%f3496, %f3487, %f3495, %p535;
	selp.f32 	%f3497, %f3495, %f3487, %p535;
	neg.f32 	%f3498, %f3496;
	and.b32  	%r1349, %r2191, 2;
	setp.eq.s32 	%p536, %r1349, 0;
	selp.f32 	%f3499, %f3496, %f3498, %p536;
	neg.f32 	%f3500, %f3497;
	add.s32 	%r1350, %r2191, 1;
	and.b32  	%r1351, %r1350, 2;
	setp.eq.s32 	%p537, %r1351, 0;
	selp.f32 	%f3501, %f3497, %f3500, %p537;
	mul.f32 	%f3502, %f6110, %f6110;
	fma.rn.f32 	%f3503, %f3480, %f3502, %f3479;
	fma.rn.f32 	%f3504, %f3503, %f3502, %f3482;
	fma.rn.f32 	%f3505, %f3504, %f3502, %f3484;
	fma.rn.f32 	%f3506, %f3505, %f3502, %f5901;
	fma.rn.f32 	%f3507, %f3502, %f6110, %f3493;
	fma.rn.f32 	%f3508, %f6112, %f3502, %f3488;
	fma.rn.f32 	%f3509, %f3508, %f3502, %f3491;
	fma.rn.f32 	%f3510, %f3509, %f3507, %f6110;
	and.b32  	%r1352, %r2196, 1;
	setp.eq.b32 	%p538, %r1352, 1;
	selp.f32 	%f3511, %f3506, %f3510, %p538;
	selp.f32 	%f3512, %f3510, %f3506, %p538;
	and.b32  	%r1353, %r2196, 2;
	setp.eq.s32 	%p539, %r1353, 0;
	neg.f32 	%f3513, %f3511;
	selp.f32 	%f3514, %f3511, %f3513, %p539;
	add.s32 	%r1354, %r2196, 1;
	and.b32  	%r1355, %r1354, 2;
	setp.eq.s32 	%p540, %r1355, 0;
	neg.f32 	%f3515, %f3512;
	selp.f32 	%f3516, %f3512, %f3515, %p540;
	mov.b32 	%r1356, %f3516;
	neg.f32 	%f3517, %f3514;
	mov.b32 	%r1357, %f3514;
	cvt.u64.u32 	%rd890, %r1357;
	cvt.u64.u32 	%rd891, %r1356;
	bfi.b64 	%rd184, %rd890, %rd891, 32, 32;
	mov.b32 	%r1358, %f3517;
	cvt.u64.u32 	%rd892, %r1358;
	bfi.b64 	%rd185, %rd891, %rd892, 32, 32;
	mul.f32 	%f3518, %f608, %f3499;
	mov.b32 	%r1359, %f3518;
	cvt.u64.u32 	%rd893, %r1359;
	mov.b32 	%r1360, %f3501;
	cvt.u64.u32 	%rd894, %r1360;
	bfi.b64 	%rd186, %rd893, %rd894, 32, 32;
	neg.f32 	%f3519, %f3499;
	mov.b32 	%r1361, %f3519;
	mul.f32 	%f3520, %f608, %f3501;
	mov.b32 	%r1362, %f3520;
	cvt.u64.u32 	%rd895, %r1362;
	cvt.u64.u32 	%rd896, %r1361;
	bfi.b64 	%rd187, %rd895, %rd896, 32, 32;
	ld.global.f32 	%f3521, [%rd91+44];
	ld.f32 	%f3522, [%rd175];
	mul.f32 	%f3523, %f3522, %f3521;
	ld.global.f32 	%f3524, [%rd91+52];
	sub.f32 	%f3525, %f3523, %f3524;
	ld.global.f32 	%f3526, [%rd91+48];
	mul.f32 	%f3527, %f3522, %f3526;
	neg.f32 	%f3528, %f3527;
	mov.f32 	%f3529, 0f3F000000;
	mov.f32 	%f3530, 0f3BBB989D;
	fma.rn.f32 	%f3531, %f3528, %f3530, %f3529;
	mov.f32 	%f3533, 0f437C0000;
	cvt.sat.f32.f32 	%f3534, %f3531;
	mov.f32 	%f3535, 0f4B400001;
	fma.rm.f32 	%f3536, %f3534, %f3533, %f3535;
	add.f32 	%f3537, %f3536, 0fCB40007F;
	neg.f32 	%f3538, %f3537;
	fma.rn.f32 	%f3539, %f3528, %f1407, %f3538;
	mov.f32 	%f3540, 0f32A57060;
	fma.rn.f32 	%f3541, %f3528, %f3540, %f3539;
	mov.b32 	%r1363, %f3536;
	shl.b32 	%r1364, %r1363, 23;
	mov.b32 	%f3542, %r1364;
	ex2.approx.ftz.f32 	%f3543, %f3541;
	mul.f32 	%f3544, %f3543, %f3542;
	ld.global.f32 	%f3545, [%rd91+40];
	fma.rn.f32 	%f634, %f3525, %f3544, %f3545;
	mul.f32 	%f3546, %f634, 0f3F22F983;
	cvt.rni.s32.f32 	%r2201, %f3546;
	cvt.rn.f32.s32 	%f3547, %r2201;
	fma.rn.f32 	%f3549, %f3547, %f3460, %f634;
	fma.rn.f32 	%f3551, %f3547, %f3462, %f3549;
	fma.rn.f32 	%f6111, %f3547, %f3464, %f3551;
	abs.f32 	%f636, %f634;
	setp.leu.f32 	%p541, %f636, 0f47CE4780;
	@%p541 bra 	$L__BB0_383;

	setp.eq.f32 	%p542, %f636, 0f7F800000;
	@%p542 bra 	$L__BB0_382;
	bra.uni 	$L__BB0_377;

$L__BB0_382:
	mul.rn.f32 	%f6111, %f634, %f3493;
	bra.uni 	$L__BB0_383;

$L__BB0_377:
	mov.b32 	%r293, %f634;
	bfe.u32 	%r1367, %r293, 23, 8;
	add.s32 	%r294, %r1367, -128;
	shl.b32 	%r1368, %r293, 8;
	or.b32  	%r295, %r1368, -2147483648;
	shr.u32 	%r296, %r294, 5;
	mov.u32 	%r2197, 0;
	mov.u64 	%rd1519, __cudart_i2opi_f;
	mov.u64 	%rd1520, %rd1;
	mov.u32 	%r2198, %r2197;

$L__BB0_378:
	.pragma "nounroll";
	mov.u32 	%r298, %r2198;
	ld.global.nc.u32 	%r1371, [%rd1519];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1369, %r1371, %r295, %r298;
	madc.hi.u32     %r2198, %r1371, %r295,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1520], %r1369;
	add.s64 	%rd1520, %rd1520, 4;
	add.s64 	%rd1519, %rd1519, 4;
	add.s32 	%r2197, %r2197, 1;
	setp.ne.s32 	%p543, %r2197, 6;
	@%p543 bra 	$L__BB0_378;

	mov.u32 	%r1376, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1374, %r1376, %r295, %r298;
	madc.hi.u32     %r1375, %r1376, %r295,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1375;
	mov.u32 	%r1379, 4;
	sub.s32 	%r301, %r1379, %r296;
	mov.u32 	%r1380, 6;
	sub.s32 	%r1381, %r1380, %r296;
	mul.wide.s32 	%rd898, %r1381, 4;
	add.s64 	%rd899, %rd1, %rd898;
	ld.local.u32 	%r2199, [%rd899];
	ld.local.u32 	%r2200, [%rd899+-4];
	and.b32  	%r304, %r294, 31;
	setp.eq.s32 	%p544, %r304, 0;
	@%p544 bra 	$L__BB0_381;

	mov.u32 	%r1382, 32;
	sub.s32 	%r1383, %r1382, %r304;
	shr.u32 	%r1384, %r2200, %r1383;
	shl.b32 	%r1385, %r2199, %r304;
	add.s32 	%r2199, %r1384, %r1385;
	mul.wide.s32 	%rd900, %r301, 4;
	add.s64 	%rd901, %rd1, %rd900;
	ld.local.u32 	%r1386, [%rd901];
	shr.u32 	%r1387, %r1386, %r1383;
	shl.b32 	%r1388, %r2200, %r304;
	add.s32 	%r2200, %r1387, %r1388;

$L__BB0_381:
	and.b32  	%r1389, %r293, -2147483648;
	shr.u32 	%r1390, %r2200, 30;
	shl.b32 	%r1391, %r2199, 2;
	or.b32  	%r1392, %r1390, %r1391;
	shr.u32 	%r1393, %r1392, 31;
	shr.u32 	%r1394, %r2199, 30;
	add.s32 	%r1395, %r1393, %r1394;
	neg.s32 	%r1396, %r1395;
	setp.eq.s32 	%p545, %r1389, 0;
	selp.b32 	%r2201, %r1395, %r1396, %p545;
	setp.ne.s32 	%p546, %r1393, 0;
	xor.b32  	%r1397, %r1389, -2147483648;
	selp.b32 	%r1398, %r1397, %r1389, %p546;
	selp.b32 	%r1399, -1, 0, %p546;
	xor.b32  	%r1400, %r1392, %r1399;
	shl.b32 	%r1401, %r2200, 2;
	xor.b32  	%r1402, %r1401, %r1399;
	cvt.u64.u32 	%rd902, %r1400;
	cvt.u64.u32 	%rd903, %r1402;
	bfi.b64 	%rd904, %rd902, %rd903, 32, 32;
	cvt.rn.f64.s64 	%fd17, %rd904;
	mul.f64 	%fd18, %fd17, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3553, %fd18;
	setp.eq.s32 	%p547, %r1398, 0;
	neg.f32 	%f3554, %f3553;
	selp.f32 	%f6111, %f3553, %f3554, %p547;

$L__BB0_383:
	and.b32  	%r311, %r2201, 1;
	setp.eq.s32 	%p548, %r311, 0;
	selp.f32 	%f640, %f6111, 0f3F800000, %p548;
	mul.rn.f32 	%f641, %f6111, %f6111;
	@%p548 bra 	$L__BB0_385;

	fma.rn.f32 	%f6112, %f3480, %f641, %f3479;

$L__BB0_385:
	selp.f32 	%f3559, 0f3C0885E4, 0f3D2AAABB, %p548;
	fma.rn.f32 	%f3560, %f6112, %f641, %f3559;
	selp.f32 	%f3561, 0fBE2AAAA8, 0fBEFFFFFF, %p548;
	fma.rn.f32 	%f3562, %f3560, %f641, %f3561;
	fma.rn.f32 	%f3564, %f641, %f640, %f3493;
	fma.rn.f32 	%f6113, %f3562, %f3564, %f640;
	and.b32  	%r1403, %r2201, 2;
	setp.eq.s32 	%p550, %r1403, 0;
	@%p550 bra 	$L__BB0_387;

	mov.f32 	%f3566, 0fBF800000;
	fma.rn.f32 	%f6113, %f6113, %f3566, %f3493;

$L__BB0_387:
	ld.f32 	%f647, [%rd175+8];
	mul.f32 	%f3567, %f607, 0f4B000000;
	setp.lt.f32 	%p551, %f607, 0f00800000;
	selp.f32 	%f648, %f3567, %f607, %p551;
	selp.f32 	%f3568, 0fC1B80000, 0f00000000, %p551;
	mov.b32 	%r1404, %f648;
	add.s32 	%r1405, %r1404, -1059760811;
	and.b32  	%r1406, %r1405, -8388608;
	sub.s32 	%r1407, %r1404, %r1406;
	mov.b32 	%f3569, %r1407;
	cvt.rn.f32.s32 	%f3570, %r1406;
	mov.f32 	%f3571, 0f34000000;
	fma.rn.f32 	%f3572, %f3570, %f3571, %f3568;
	add.f32 	%f3573, %f3569, 0fBF800000;
	mov.f32 	%f3574, 0f3E1039F6;
	mov.f32 	%f3575, 0fBE055027;
	fma.rn.f32 	%f3576, %f3575, %f3573, %f3574;
	mov.f32 	%f3577, 0fBDF8CDCC;
	fma.rn.f32 	%f3578, %f3576, %f3573, %f3577;
	mov.f32 	%f3579, 0f3E0F2955;
	fma.rn.f32 	%f3580, %f3578, %f3573, %f3579;
	mov.f32 	%f3581, 0fBE2AD8B9;
	fma.rn.f32 	%f3582, %f3580, %f3573, %f3581;
	mov.f32 	%f3583, 0f3E4CED0B;
	fma.rn.f32 	%f3584, %f3582, %f3573, %f3583;
	mov.f32 	%f3585, 0fBE7FFF22;
	fma.rn.f32 	%f3586, %f3584, %f3573, %f3585;
	mov.f32 	%f3587, 0f3EAAAA78;
	fma.rn.f32 	%f3588, %f3586, %f3573, %f3587;
	mov.f32 	%f3589, 0fBF000000;
	fma.rn.f32 	%f3590, %f3588, %f3573, %f3589;
	mul.f32 	%f3591, %f3573, %f3590;
	fma.rn.f32 	%f3592, %f3591, %f3573, %f3573;
	mov.f32 	%f3593, 0f3F317218;
	fma.rn.f32 	%f6114, %f3572, %f3593, %f3592;
	setp.lt.u32 	%p552, %r1404, 2139095040;
	@%p552 bra 	$L__BB0_389;

	mov.f32 	%f3594, 0f7F800000;
	fma.rn.f32 	%f6114, %f648, %f3594, %f3594;

$L__BB0_389:
	setp.eq.f32 	%p553, %f648, 0f00000000;
	selp.f32 	%f652, 0fFF800000, %f6114, %p553;
	mul.f32 	%f3595, %f609, 0f4B000000;
	setp.lt.f32 	%p554, %f609, 0f00800000;
	selp.f32 	%f653, %f3595, %f609, %p554;
	selp.f32 	%f3596, 0fC1B80000, 0f00000000, %p554;
	mov.b32 	%r1408, %f653;
	add.s32 	%r1409, %r1408, -1059760811;
	and.b32  	%r1410, %r1409, -8388608;
	sub.s32 	%r1411, %r1408, %r1410;
	mov.b32 	%f3597, %r1411;
	cvt.rn.f32.s32 	%f3598, %r1410;
	fma.rn.f32 	%f3600, %f3598, %f3571, %f3596;
	add.f32 	%f3601, %f3597, 0fBF800000;
	fma.rn.f32 	%f3604, %f3575, %f3601, %f3574;
	fma.rn.f32 	%f3606, %f3604, %f3601, %f3577;
	fma.rn.f32 	%f3608, %f3606, %f3601, %f3579;
	fma.rn.f32 	%f3610, %f3608, %f3601, %f3581;
	fma.rn.f32 	%f3612, %f3610, %f3601, %f3583;
	fma.rn.f32 	%f3614, %f3612, %f3601, %f3585;
	fma.rn.f32 	%f3616, %f3614, %f3601, %f3587;
	fma.rn.f32 	%f3618, %f3616, %f3601, %f3589;
	mul.f32 	%f3619, %f3601, %f3618;
	fma.rn.f32 	%f3620, %f3619, %f3601, %f3601;
	fma.rn.f32 	%f6115, %f3600, %f3593, %f3620;
	setp.lt.u32 	%p555, %r1408, 2139095040;
	@%p555 bra 	$L__BB0_391;

	mov.f32 	%f3622, 0f7F800000;
	fma.rn.f32 	%f6115, %f653, %f3622, %f3622;

$L__BB0_391:
	add.u64 	%rd1530, %SP, 32;
	setp.eq.f32 	%p556, %f653, 0f00000000;
	selp.f32 	%f3623, 0fFF800000, %f6115, %p556;
	fma.rn.f32 	%f657, %f647, 0f3F000000, %f652;
	fma.rn.f32 	%f658, %f647, 0f3F000000, %f3623;
	add.f32 	%f3624, %f657, 0f00000000;
	add.f32 	%f659, %f3624, %f658;
	mul.f32 	%f3625, %f659, 0f3F000000;
	sub.f32 	%f660, %f657, %f3625;
	mov.b32 	%r1412, %f660;
	sub.f32 	%f661, %f658, %f3625;
	mov.b32 	%r1413, %f661;
	cvt.u64.u32 	%rd906, %r1413;
	cvt.u64.u32 	%rd907, %r1412;
	bfi.b64 	%rd908, %rd906, %rd907, 32, 32;
	add.u64 	%rd1524, %SP, 0;
	cvta.to.local.u64 	%rd1522, %rd1524;
	mov.u64 	%rd909, 0;
	st.local.u64 	[%rd1522], %rd908;
	st.local.u64 	[%rd578], %rd909;
	add.s64 	%rd1521, %rd1522, 8;
	add.s64 	%rd1534, %rd578, 8;
	add.f32 	%f3626, %f6113, %f6113;
	mul.f32 	%f3627, %f3626, 0f3F5105EC;
	mov.f32 	%f3628, 0f40400000;
	sub.f32 	%f3629, %f3628, %f6113;
	div.rn.f32 	%f662, %f3627, %f3629;
	mov.u64 	%rd1535, 2;
	mov.u64 	%rd1523, %rd1522;
	mov.u64 	%rd1525, %rd1522;
	mov.u64 	%rd1526, %rd1522;
	mov.u64 	%rd1527, %rd1524;
	mov.u64 	%rd1529, %rd578;
	mov.u64 	%rd1531, %rd578;
	mov.u64 	%rd1532, %rd578;
	mov.u64 	%rd1533, %rd1530;

$L__BB0_392:
	setp.eq.s64 	%p557, %rd1535, 0;
	@%p557 bra 	$L__BB0_397;

	add.s64 	%rd1535, %rd1535, -1;
	add.s64 	%rd910, %rd1522, 8;
	setp.eq.s64 	%p558, %rd1525, %rd1521;
	selp.b64 	%rd911, %rd910, %rd1525, %p558;
	add.s64 	%rd912, %rd1523, 8;
	selp.b64 	%rd913, %rd912, %rd1526, %p558;
	add.s64 	%rd914, %rd1524, 8;
	selp.b64 	%rd915, %rd914, %rd1527, %p558;
	setp.eq.s64 	%p559, %rd1535, 0;
	add.s64 	%rd916, %rd911, 4;
	add.s64 	%rd917, %rd913, 4;
	add.s64 	%rd918, %rd915, 4;
	selp.b64 	%rd214, %rd911, %rd916, %p559;
	selp.b64 	%rd1526, %rd913, %rd917, %p559;
	selp.b64 	%rd1527, %rd915, %rd918, %p559;
	selp.b64 	%rd1522, %rd910, %rd1522, %p558;
	selp.b64 	%rd1523, %rd912, %rd1523, %p558;
	selp.b64 	%rd1524, %rd914, %rd1524, %p558;
	add.s64 	%rd919, %rd1525, 8;
	selp.b64 	%rd1521, %rd919, %rd1521, %p558;
	add.s64 	%rd920, %rd1531, 8;
	setp.eq.s64 	%p560, %rd578, %rd1534;
	selp.b64 	%rd921, %rd920, %rd578, %p560;
	add.s64 	%rd922, %rd1532, 8;
	selp.b64 	%rd923, %rd922, %rd1529, %p560;
	add.s64 	%rd924, %rd1533, 8;
	selp.b64 	%rd925, %rd924, %rd1530, %p560;
	selp.b64 	%rd1531, %rd920, %rd1531, %p560;
	selp.b64 	%rd1532, %rd922, %rd1532, %p560;
	selp.b64 	%rd1533, %rd924, %rd1533, %p560;
	add.s64 	%rd926, %rd578, 8;
	selp.b64 	%rd1534, %rd926, %rd1534, %p560;
	add.s64 	%rd927, %rd921, 4;
	add.s64 	%rd928, %rd923, 4;
	add.s64 	%rd929, %rd925, 4;
	selp.b64 	%rd578, %rd921, %rd927, %p559;
	selp.b64 	%rd1529, %rd923, %rd928, %p559;
	selp.b64 	%rd1530, %rd925, %rd929, %p559;
	ld.local.f32 	%f3630, [%rd923];
	ld.local.f32 	%f3631, [%rd913];
	setp.eq.f32 	%p561, %f3631, %f3630;
	mov.u64 	%rd1525, %rd214;
	@%p561 bra 	$L__BB0_392;

	setp.gt.f32 	%p562, %f659, 0f00000000;
	@%p562 bra 	$L__BB0_397;
	bra.uni 	$L__BB0_395;

$L__BB0_397:
	mul.f32 	%f3673, %f658, %f658;
	fma.rn.f32 	%f3674, %f657, %f657, %f3673;
	add.f32 	%f3675, %f3674, 0f00000000;
	sqrt.rn.f32 	%f6116, %f3675;
	mov.u64 	%rd1536, 4575657222473777152;

$L__BB0_398:
	mov.b32 	%r1420, %f6116;
	cvt.u64.u32 	%rd934, %r1420;
	or.b64  	%rd233, %rd934, %rd909;
	shr.u64 	%rd935, %rd1536, 32;
	cvt.u32.u64 	%r1421, %rd935;
	cvt.u32.u64 	%r1422, %rd1536;
	mov.b32 	%f667, %r1422;
	mov.b32 	%f668, %r1421;
	mul.f32 	%f669, %f607, %f609;
	setp.lt.f32 	%p564, %f669, 0f00800000;
	mul.f32 	%f3676, %f669, 0f4B000000;
	selp.f32 	%f670, %f3676, %f669, %p564;
	selp.f32 	%f3677, 0fC1B80000, 0f00000000, %p564;
	mov.b32 	%r1423, %f670;
	add.s32 	%r1424, %r1423, -1059760811;
	and.b32  	%r1425, %r1424, -8388608;
	sub.s32 	%r1426, %r1423, %r1425;
	mov.b32 	%f3678, %r1426;
	cvt.rn.f32.s32 	%f3679, %r1425;
	fma.rn.f32 	%f3681, %f3679, %f3571, %f3677;
	add.f32 	%f3682, %f3678, 0fBF800000;
	fma.rn.f32 	%f3685, %f3575, %f3682, %f3574;
	fma.rn.f32 	%f3687, %f3685, %f3682, %f3577;
	fma.rn.f32 	%f3689, %f3687, %f3682, %f3579;
	fma.rn.f32 	%f3691, %f3689, %f3682, %f3581;
	fma.rn.f32 	%f3693, %f3691, %f3682, %f3583;
	fma.rn.f32 	%f3695, %f3693, %f3682, %f3585;
	fma.rn.f32 	%f3697, %f3695, %f3682, %f3587;
	fma.rn.f32 	%f3699, %f3697, %f3682, %f3589;
	mul.f32 	%f3700, %f3682, %f3699;
	fma.rn.f32 	%f3701, %f3700, %f3682, %f3682;
	fma.rn.f32 	%f6117, %f3681, %f3593, %f3701;
	setp.lt.u32 	%p565, %r1423, 2139095040;
	@%p565 bra 	$L__BB0_400;

	mov.f32 	%f3703, 0f7F800000;
	fma.rn.f32 	%f6117, %f670, %f3703, %f3703;

$L__BB0_400:
	mul.f32 	%f3704, %f667, %f668;
	setp.eq.f32 	%p566, %f670, 0f00000000;
	selp.f32 	%f674, 0fFF800000, %f6117, %p566;
	mul.f32 	%f3705, %f3704, 0f4B000000;
	setp.lt.f32 	%p567, %f3704, 0f00800000;
	selp.f32 	%f675, %f3705, %f3704, %p567;
	selp.f32 	%f3706, 0fC1B80000, 0f00000000, %p567;
	mov.b32 	%r1427, %f675;
	add.s32 	%r1428, %r1427, -1059760811;
	and.b32  	%r1429, %r1428, -8388608;
	sub.s32 	%r1430, %r1427, %r1429;
	mov.b32 	%f3707, %r1430;
	cvt.rn.f32.s32 	%f3708, %r1429;
	fma.rn.f32 	%f3710, %f3708, %f3571, %f3706;
	add.f32 	%f3711, %f3707, 0fBF800000;
	fma.rn.f32 	%f3714, %f3575, %f3711, %f3574;
	fma.rn.f32 	%f3716, %f3714, %f3711, %f3577;
	fma.rn.f32 	%f3718, %f3716, %f3711, %f3579;
	fma.rn.f32 	%f3720, %f3718, %f3711, %f3581;
	fma.rn.f32 	%f3722, %f3720, %f3711, %f3583;
	fma.rn.f32 	%f3724, %f3722, %f3711, %f3585;
	fma.rn.f32 	%f3726, %f3724, %f3711, %f3587;
	fma.rn.f32 	%f3728, %f3726, %f3711, %f3589;
	mul.f32 	%f3729, %f3711, %f3728;
	fma.rn.f32 	%f3730, %f3729, %f3711, %f3711;
	fma.rn.f32 	%f6118, %f3710, %f3593, %f3730;
	setp.lt.u32 	%p568, %r1427, 2139095040;
	div.rn.f32 	%f3732, %f669, %f3704;
	mul.f32 	%f6121, %f6121, %f3732;
	@%p568 bra 	$L__BB0_402;

	mov.f32 	%f3733, 0f7F800000;
	fma.rn.f32 	%f6118, %f675, %f3733, %f3733;

$L__BB0_402:
	setp.eq.f32 	%p569, %f675, 0f00000000;
	selp.f32 	%f3734, 0fFF800000, %f6118, %p569;
	sub.f32 	%f3735, %f674, %f3734;
	ld.f32 	%f3736, [%rd175+8];
	add.f32 	%f3737, %f3736, %f3735;
	st.f32 	[%rd175+8], %f3737;
	ld.f32 	%f3738, [%rd175];
	shl.b64 	%rd937, %rd233, 32;
	or.b64  	%rd938, %rd937, %rd935;
	mov.b64 	{%r1431, %r1432}, %rd938;
	mov.b32 	%f3739, %r1432;
	add.f32 	%f3740, %f3739, %f3738;
	st.f32 	[%rd175], %f3740;
	mov.b64 	{%r1433, %r1434}, %rd185;
	mov.b64 	{%r1435, %r1436}, %rd184;
	mov.b32 	%f3741, %r1435;
	mul.f32 	%f3742, %f3741, %f667;
	mov.b32 	%f3743, %r1436;
	mul.f32 	%f3744, %f3743, %f667;
	mov.b32 	%f3745, %r1433;
	mul.f32 	%f3746, %f3745, %f668;
	mov.b32 	%f3747, %r1434;
	mul.f32 	%f3748, %f3747, %f668;
	mov.b64 	{%r1437, %r1438}, %rd187;
	mov.b64 	{%r1439, %r1440}, %rd186;
	mov.b32 	%f3749, %r1439;
	mov.b32 	%f3750, %r1440;
	mul.f32 	%f3751, %f3750, %f3746;
	mul.f32 	%f3752, %f3750, %f3748;
	fma.rn.f32 	%f6226, %f3749, %f3744, %f3752;
	mov.b32 	%f3753, %r1437;
	mov.b32 	%f3754, %r1438;
	mul.f32 	%f3755, %f3754, %f3746;
	fma.rn.f32 	%f6225, %f3753, %f3742, %f3755;
	mul.f32 	%f3756, %f3754, %f3748;
	fma.rn.f32 	%f3757, %f3753, %f3744, %f3756;
	fma.rn.f32 	%f3758, %f3749, %f3742, %f3751;
	st.local.v4.f32 	[%rd554], {%f3758, %f6226, %f6225, %f3757};
	bra.uni 	$L__BB0_403;

$L__BB0_395:
	mul.f32 	%f3632, %f661, %f661;
	fma.rn.f32 	%f3633, %f660, %f660, %f3632;
	add.f32 	%f3634, %f3633, 0f00000000;
	sqrt.rn.f32 	%f663, %f3634;
	ld.global.f32 	%f3635, [%rd91+56];
	ld.global.f32 	%f3636, [%rd91+60];
	add.f32 	%f3637, %f3636, %f3636;
	fma.rn.f32 	%f3638, %f3635, 0f40000000, %f3637;
	div.rn.f32 	%f3639, %f3638, %f3637;
	mul.f32 	%f3640, %f659, %f3639;
	fma.rn.f32 	%f6116, %f662, %f3640, %f663;
	setp.gtu.f32 	%p563, %f6116, 0f00000000;
	@%p563 bra 	$L__BB0_396;
	bra.uni 	$L__BB0_403;

$L__BB0_396:
	div.rn.f32 	%f3641, %f660, %f663;
	mul.f32 	%f3642, %f6116, %f3641;
	div.rn.f32 	%f3643, %f661, %f663;
	mul.f32 	%f3644, %f6116, %f3643;
	sub.f32 	%f3645, %f657, %f3642;
	sub.f32 	%f3646, %f658, %f3644;
	fma.rn.f32 	%f3649, %f3645, %f3530, %f3529;
	cvt.sat.f32.f32 	%f3652, %f3649;
	fma.rm.f32 	%f3654, %f3652, %f3533, %f3535;
	add.f32 	%f3655, %f3654, 0fCB40007F;
	neg.f32 	%f3656, %f3655;
	fma.rn.f32 	%f3657, %f3645, %f1407, %f3656;
	fma.rn.f32 	%f3659, %f3645, %f3540, %f3657;
	mov.b32 	%r1414, %f3654;
	shl.b32 	%r1415, %r1414, 23;
	mov.b32 	%f3660, %r1415;
	ex2.approx.ftz.f32 	%f3661, %f3659;
	mul.f32 	%f3662, %f3661, %f3660;
	fma.rn.f32 	%f3663, %f3646, %f3530, %f3529;
	cvt.sat.f32.f32 	%f3664, %f3663;
	fma.rm.f32 	%f3665, %f3664, %f3533, %f3535;
	add.f32 	%f3666, %f3665, 0fCB40007F;
	neg.f32 	%f3667, %f3666;
	fma.rn.f32 	%f3668, %f3646, %f1407, %f3667;
	fma.rn.f32 	%f3669, %f3646, %f3540, %f3668;
	mov.b32 	%r1416, %f3665;
	shl.b32 	%r1417, %r1416, 23;
	mov.b32 	%f3670, %r1417;
	ex2.approx.ftz.f32 	%f3671, %f3669;
	mul.f32 	%f3672, %f3671, %f3670;
	mov.b32 	%r1418, %f3662;
	mov.b32 	%r1419, %f3672;
	cvt.u64.u32 	%rd930, %r1419;
	cvt.u64.u32 	%rd931, %r1418;
	bfi.b64 	%rd1536, %rd930, %rd931, 32, 32;
	bra.uni 	$L__BB0_398;

$L__BB0_497:
	mov.b32 	%r333, %f849;
	bfe.u32 	%r1573, %r333, 23, 8;
	add.s32 	%r334, %r1573, -128;
	shl.b32 	%r1574, %r333, 8;
	or.b32  	%r335, %r1574, -2147483648;
	shr.u32 	%r336, %r334, 5;
	mov.u32 	%r2206, 0;
	mov.u64 	%rd1541, __cudart_i2opi_f;
	mov.u64 	%rd1542, %rd1;
	mov.u32 	%r2207, %r2206;

$L__BB0_498:
	.pragma "nounroll";
	mov.u32 	%r338, %r2207;
	ld.global.nc.u32 	%r1577, [%rd1541];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1575, %r1577, %r335, %r338;
	madc.hi.u32     %r2207, %r1577, %r335,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1542], %r1575;
	add.s64 	%rd1542, %rd1542, 4;
	add.s64 	%rd1541, %rd1541, 4;
	add.s32 	%r2206, %r2206, 1;
	setp.ne.s32 	%p696, %r2206, 6;
	@%p696 bra 	$L__BB0_498;

	mov.u32 	%r1582, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1580, %r1582, %r335, %r338;
	madc.hi.u32     %r1581, %r1582, %r335,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1581;
	mov.u32 	%r1585, 4;
	sub.s32 	%r341, %r1585, %r336;
	mov.u32 	%r1586, 6;
	sub.s32 	%r1587, %r1586, %r336;
	mul.wide.s32 	%rd977, %r1587, 4;
	add.s64 	%rd978, %rd1, %rd977;
	ld.local.u32 	%r2208, [%rd978];
	ld.local.u32 	%r2209, [%rd978+-4];
	and.b32  	%r344, %r334, 31;
	setp.eq.s32 	%p697, %r344, 0;
	@%p697 bra 	$L__BB0_501;

	mov.u32 	%r1588, 32;
	sub.s32 	%r1589, %r1588, %r344;
	shr.u32 	%r1590, %r2209, %r1589;
	shl.b32 	%r1591, %r2208, %r344;
	add.s32 	%r2208, %r1590, %r1591;
	mul.wide.s32 	%rd979, %r341, 4;
	add.s64 	%rd980, %rd1, %rd979;
	ld.local.u32 	%r1592, [%rd980];
	shr.u32 	%r1593, %r1592, %r1589;
	shl.b32 	%r1594, %r2209, %r344;
	add.s32 	%r2209, %r1593, %r1594;

$L__BB0_501:
	and.b32  	%r1595, %r333, -2147483648;
	shr.u32 	%r1596, %r2209, 30;
	shl.b32 	%r1597, %r2208, 2;
	or.b32  	%r1598, %r1596, %r1597;
	shr.u32 	%r1599, %r1598, 31;
	shr.u32 	%r1600, %r2208, 30;
	add.s32 	%r1601, %r1599, %r1600;
	neg.s32 	%r1602, %r1601;
	setp.eq.s32 	%p698, %r1595, 0;
	selp.b32 	%r2210, %r1601, %r1602, %p698;
	setp.ne.s32 	%p699, %r1599, 0;
	xor.b32  	%r1603, %r1595, -2147483648;
	selp.b32 	%r1604, %r1603, %r1595, %p699;
	selp.b32 	%r1605, -1, 0, %p699;
	xor.b32  	%r1606, %r1598, %r1605;
	shl.b32 	%r1607, %r2209, 2;
	xor.b32  	%r1608, %r1607, %r1605;
	cvt.u64.u32 	%rd981, %r1606;
	cvt.u64.u32 	%rd982, %r1608;
	bfi.b64 	%rd983, %rd981, %rd982, 32, 32;
	cvt.rn.f64.s64 	%fd19, %rd983;
	mul.f64 	%fd20, %fd19, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4326, %fd20;
	setp.eq.s32 	%p700, %r1604, 0;
	neg.f32 	%f4327, %f4326;
	selp.f32 	%f6157, %f4326, %f4327, %p700;

$L__BB0_503:
	mul.f32 	%f4329, %f850, 0f3F22F983;
	cvt.rni.s32.f32 	%r2215, %f4329;
	cvt.rn.f32.s32 	%f4330, %r2215;
	fma.rn.f32 	%f4332, %f4330, %f4321, %f850;
	fma.rn.f32 	%f4334, %f4330, %f4323, %f4332;
	fma.rn.f32 	%f6158, %f4330, %f4325, %f4334;
	abs.f32 	%f857, %f850;
	setp.leu.f32 	%p701, %f857, 0f47CE4780;
	@%p701 bra 	$L__BB0_511;

	setp.eq.f32 	%p702, %f857, 0f7F800000;
	@%p702 bra 	$L__BB0_510;
	bra.uni 	$L__BB0_505;

$L__BB0_510:
	mov.f32 	%f4338, 0f00000000;
	mul.rn.f32 	%f6158, %f850, %f4338;
	bra.uni 	$L__BB0_511;

$L__BB0_505:
	mov.b32 	%r352, %f850;
	bfe.u32 	%r1611, %r352, 23, 8;
	add.s32 	%r353, %r1611, -128;
	shl.b32 	%r1612, %r352, 8;
	or.b32  	%r354, %r1612, -2147483648;
	shr.u32 	%r355, %r353, 5;
	mov.u32 	%r2211, 0;
	mov.u64 	%rd1543, __cudart_i2opi_f;
	mov.u64 	%rd1544, %rd1;
	mov.u32 	%r2212, %r2211;

$L__BB0_506:
	.pragma "nounroll";
	mov.u32 	%r357, %r2212;
	ld.global.nc.u32 	%r1615, [%rd1543];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1613, %r1615, %r354, %r357;
	madc.hi.u32     %r2212, %r1615, %r354,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1544], %r1613;
	add.s64 	%rd1544, %rd1544, 4;
	add.s64 	%rd1543, %rd1543, 4;
	add.s32 	%r2211, %r2211, 1;
	setp.ne.s32 	%p703, %r2211, 6;
	@%p703 bra 	$L__BB0_506;

	mov.u32 	%r1620, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1618, %r1620, %r354, %r357;
	madc.hi.u32     %r1619, %r1620, %r354,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1619;
	mov.u32 	%r1623, 4;
	sub.s32 	%r360, %r1623, %r355;
	mov.u32 	%r1624, 6;
	sub.s32 	%r1625, %r1624, %r355;
	mul.wide.s32 	%rd985, %r1625, 4;
	add.s64 	%rd986, %rd1, %rd985;
	ld.local.u32 	%r2213, [%rd986];
	ld.local.u32 	%r2214, [%rd986+-4];
	and.b32  	%r363, %r353, 31;
	setp.eq.s32 	%p704, %r363, 0;
	@%p704 bra 	$L__BB0_509;

	mov.u32 	%r1626, 32;
	sub.s32 	%r1627, %r1626, %r363;
	shr.u32 	%r1628, %r2214, %r1627;
	shl.b32 	%r1629, %r2213, %r363;
	add.s32 	%r2213, %r1628, %r1629;
	mul.wide.s32 	%rd987, %r360, 4;
	add.s64 	%rd988, %rd1, %rd987;
	ld.local.u32 	%r1630, [%rd988];
	shr.u32 	%r1631, %r1630, %r1627;
	shl.b32 	%r1632, %r2214, %r363;
	add.s32 	%r2214, %r1631, %r1632;

$L__BB0_509:
	and.b32  	%r1633, %r352, -2147483648;
	shr.u32 	%r1634, %r2214, 30;
	shl.b32 	%r1635, %r2213, 2;
	or.b32  	%r1636, %r1634, %r1635;
	shr.u32 	%r1637, %r1636, 31;
	shr.u32 	%r1638, %r2213, 30;
	add.s32 	%r1639, %r1637, %r1638;
	neg.s32 	%r1640, %r1639;
	setp.eq.s32 	%p705, %r1633, 0;
	selp.b32 	%r2215, %r1639, %r1640, %p705;
	setp.ne.s32 	%p706, %r1637, 0;
	xor.b32  	%r1641, %r1633, -2147483648;
	selp.b32 	%r1642, %r1641, %r1633, %p706;
	selp.b32 	%r1643, -1, 0, %p706;
	xor.b32  	%r1644, %r1636, %r1643;
	shl.b32 	%r1645, %r2214, 2;
	xor.b32  	%r1646, %r1645, %r1643;
	cvt.u64.u32 	%rd989, %r1644;
	cvt.u64.u32 	%rd990, %r1646;
	bfi.b64 	%rd991, %rd989, %rd990, 32, 32;
	cvt.rn.f64.s64 	%fd21, %rd991;
	mul.f64 	%fd22, %fd21, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4336, %fd22;
	setp.eq.s32 	%p707, %r1642, 0;
	neg.f32 	%f4337, %f4336;
	selp.f32 	%f6158, %f4336, %f4337, %p707;

$L__BB0_511:
	mov.f32 	%f5907, 0f3F800000;
	setp.lt.f32 	%p708, %f836, 0f00000000;
	mov.f32 	%f4339, 0f00000000;
	selp.f32 	%f4340, 0fBF800000, 0f3F800000, %p708;
	mul.f32 	%f4342, %f6157, %f6157;
	mov.f32 	%f4343, 0fBAB607ED;
	mov.f32 	%f4344, 0f37CBAC00;
	fma.rn.f32 	%f4345, %f4344, %f4342, %f4343;
	mov.f32 	%f4346, 0f3D2AAABB;
	fma.rn.f32 	%f4347, %f4345, %f4342, %f4346;
	mov.f32 	%f4348, 0fBEFFFFFF;
	fma.rn.f32 	%f4349, %f4347, %f4342, %f4348;
	fma.rn.f32 	%f4350, %f4349, %f4342, %f5907;
	mov.f32 	%f4351, 0f3C0885E4;
	mov.f32 	%f4352, 0fB94D4153;
	fma.rn.f32 	%f4353, %f4352, %f4342, %f4351;
	mov.f32 	%f4354, 0fBE2AAAA8;
	fma.rn.f32 	%f4355, %f4353, %f4342, %f4354;
	fma.rn.f32 	%f4356, %f4342, %f6157, %f4339;
	fma.rn.f32 	%f4357, %f4355, %f4356, %f6157;
	and.b32  	%r1647, %r2210, 1;
	setp.eq.b32 	%p709, %r1647, 1;
	selp.f32 	%f4358, %f4350, %f4357, %p709;
	selp.f32 	%f4359, %f4357, %f4350, %p709;
	neg.f32 	%f4360, %f4358;
	and.b32  	%r1648, %r2210, 2;
	setp.eq.s32 	%p710, %r1648, 0;
	selp.f32 	%f4361, %f4358, %f4360, %p710;
	neg.f32 	%f4362, %f4359;
	add.s32 	%r1649, %r2210, 1;
	and.b32  	%r1650, %r1649, 2;
	setp.eq.s32 	%p711, %r1650, 0;
	selp.f32 	%f4363, %f4359, %f4362, %p711;
	mul.f32 	%f4364, %f6158, %f6158;
	fma.rn.f32 	%f4365, %f4344, %f4364, %f4343;
	fma.rn.f32 	%f4366, %f4365, %f4364, %f4346;
	fma.rn.f32 	%f4367, %f4366, %f4364, %f4348;
	fma.rn.f32 	%f4368, %f4367, %f4364, %f5907;
	fma.rn.f32 	%f4369, %f4364, %f6158, %f4339;
	fma.rn.f32 	%f4370, %f4352, %f4364, %f4351;
	fma.rn.f32 	%f4371, %f4370, %f4364, %f4354;
	fma.rn.f32 	%f4372, %f4371, %f4369, %f6158;
	and.b32  	%r1651, %r2215, 1;
	setp.eq.b32 	%p712, %r1651, 1;
	selp.f32 	%f4373, %f4368, %f4372, %p712;
	selp.f32 	%f4374, %f4372, %f4368, %p712;
	and.b32  	%r1652, %r2215, 2;
	setp.eq.s32 	%p713, %r1652, 0;
	neg.f32 	%f4375, %f4373;
	selp.f32 	%f4376, %f4373, %f4375, %p713;
	add.s32 	%r1653, %r2215, 1;
	and.b32  	%r1654, %r1653, 2;
	setp.eq.s32 	%p714, %r1654, 0;
	neg.f32 	%f4377, %f4374;
	selp.f32 	%f4378, %f4374, %f4377, %p714;
	mov.b32 	%r1655, %f4378;
	neg.f32 	%f4379, %f4376;
	mov.b32 	%r1656, %f4376;
	cvt.u64.u32 	%rd992, %r1656;
	mov.b32 	%r1657, %f4379;
	cvt.u64.u32 	%rd993, %r1657;
	cvt.u64.u32 	%rd994, %r1655;
	bfi.b64 	%rd995, %rd994, %rd993, 32, 32;
	mov.b64 	{%r1658, %r1659}, %rd995;
	bfi.b64 	%rd996, %rd992, %rd994, 32, 32;
	mov.b64 	{%r1660, %r1661}, %rd996;
	mul.f32 	%f4380, %f4340, %f4361;
	mov.b32 	%r1662, %f4380;
	cvt.u64.u32 	%rd997, %r1662;
	mov.b32 	%r1663, %f4363;
	cvt.u64.u32 	%rd998, %r1663;
	neg.f32 	%f4381, %f4361;
	mov.b32 	%r1664, %f4381;
	mul.f32 	%f4382, %f4340, %f4363;
	mov.b32 	%r1665, %f4382;
	cvt.u64.u32 	%rd999, %r1665;
	cvt.u64.u32 	%rd1000, %r1664;
	bfi.b64 	%rd1001, %rd999, %rd1000, 32, 32;
	mov.b64 	{%r1666, %r1667}, %rd1001;
	bfi.b64 	%rd1002, %rd997, %rd998, 32, 32;
	mov.b64 	{%r1668, %r1669}, %rd1002;
	add.f32 	%f861, %f835, 0fBF800000;
	fma.rn.f32 	%f862, %f836, %f4340, 0fBF800000;
	mov.b32 	%f863, %r1660;
	mov.b32 	%f864, %r1661;
	mov.b32 	%f865, %r1658;
	mov.b32 	%f866, %r1659;
	mov.b32 	%f867, %r1668;
	mov.b32 	%f868, %r1669;
	mov.b32 	%f869, %r1666;
	mov.b32 	%f870, %r1667;
	add.f32 	%f871, %f831, 0fBF800000;
	setp.eq.f32 	%p715, %f749, 0f3F800000;
	@%p715 bra 	$L__BB0_516;
	bra.uni 	$L__BB0_512;

$L__BB0_516:
	ld.global.f32 	%f4448, [%rd91+20];
	add.f32 	%f4449, %f4448, %f4448;
	mul.f32 	%f4450, %f830, %f4449;
	mul.f32 	%f4451, %f861, %f863;
	mul.f32 	%f4452, %f861, %f864;
	mul.f32 	%f4453, %f862, %f865;
	mul.f32 	%f4454, %f868, %f4453;
	fma.rn.f32 	%f4455, %f867, %f4451, %f4454;
	mul.f32 	%f4456, %f862, %f866;
	mul.f32 	%f4457, %f868, %f4456;
	fma.rn.f32 	%f4458, %f867, %f4452, %f4457;
	mul.f32 	%f4459, %f870, %f4453;
	fma.rn.f32 	%f4460, %f869, %f4451, %f4459;
	mul.f32 	%f4461, %f870, %f4456;
	fma.rn.f32 	%f4462, %f869, %f4452, %f4461;
	mul.f32 	%f4463, %f4455, %f4450;
	mul.f32 	%f4464, %f4458, %f4450;
	mul.f32 	%f4465, %f4460, %f4450;
	mul.f32 	%f4466, %f4462, %f4450;
	mul.f32 	%f4467, %f6225, %f4465;
	fma.rn.f32 	%f4468, %f6227, %f4463, %f4467;
	mul.f32 	%f4469, %f6225, %f4466;
	fma.rn.f32 	%f4470, %f6227, %f4464, %f4469;
	mul.f32 	%f4471, %f4465, %f6224;
	fma.rn.f32 	%f4472, %f4463, %f6226, %f4471;
	mul.f32 	%f4473, %f4466, %f6224;
	fma.rn.f32 	%f4474, %f4464, %f6226, %f4473;
	ld.global.f32 	%f4475, [%rd91+16];
	mul.f32 	%f4476, %f830, %f4475;
	mul.f32 	%f4477, %f871, %f4476;
	mul.f32 	%f4478, %f831, %f4477;
	add.u64 	%rd1007, %SPL, 32;
	mov.u64 	%rd1008, 0;
	st.local.v2.u64 	[%rd1007], {%rd1008, %rd1008};
	mov.u32 	%r1675, 1065353216;
	st.local.u32 	[%rd1007], %r1675;
	st.local.u32 	[%rd1007+12], %r1675;
	ld.local.v4.f32 	{%f4479, %f4480, %f4481, %f4482}, [%rd1007];
	fma.rn.f32 	%f4487, %f4478, %f4480, %f4470;
	mov.b32 	%r1676, %f4487;
	fma.rn.f32 	%f4488, %f4478, %f4479, %f4468;
	mov.b32 	%r1677, %f4488;
	fma.rn.f32 	%f4489, %f4478, %f4482, %f4474;
	mov.b32 	%r1678, %f4489;
	fma.rn.f32 	%f4490, %f4478, %f4481, %f4472;
	mov.b32 	%r1679, %f4490;
	st.local.v4.f32 	[%rd242], {%f4488, %f4487, %f4490, %f4489};
	mov.b64 	%rd1546, {%r1679, %r1678};
	mov.b64 	%rd1545, {%r1677, %r1676};
	bra.uni 	$L__BB0_517;

$L__BB0_512:
	ld.global.f32 	%f4383, [%rd91+20];
	add.f32 	%f4384, %f4383, %f4383;
	mul.f32 	%f4385, %f830, %f4384;
	max.f32 	%f4387, %f861, %f4339;
	mul.f32 	%f4388, %f863, %f4387;
	mul.f32 	%f4389, %f864, %f4387;
	max.f32 	%f4390, %f862, %f4339;
	mul.f32 	%f4391, %f865, %f4390;
	mul.f32 	%f4392, %f866, %f4390;
	mul.f32 	%f4393, %f868, %f4391;
	fma.rn.f32 	%f4394, %f867, %f4388, %f4393;
	mul.f32 	%f4395, %f868, %f4392;
	fma.rn.f32 	%f4396, %f867, %f4389, %f4395;
	mul.f32 	%f4397, %f870, %f4391;
	fma.rn.f32 	%f4398, %f869, %f4388, %f4397;
	mul.f32 	%f4399, %f870, %f4392;
	fma.rn.f32 	%f4400, %f869, %f4389, %f4399;
	mul.f32 	%f4401, %f4394, %f4385;
	mul.f32 	%f4402, %f4396, %f4385;
	mul.f32 	%f4403, %f4398, %f4385;
	mul.f32 	%f4404, %f4400, %f4385;
	mul.f32 	%f4405, %f6225, %f4403;
	fma.rn.f32 	%f6159, %f6227, %f4401, %f4405;
	mul.f32 	%f4406, %f6225, %f4404;
	fma.rn.f32 	%f6160, %f6227, %f4402, %f4406;
	mul.f32 	%f4407, %f4403, %f6224;
	fma.rn.f32 	%f6161, %f4401, %f6226, %f4407;
	mul.f32 	%f4408, %f4404, %f6224;
	fma.rn.f32 	%f6162, %f4402, %f6226, %f4408;
	min.f32 	%f4409, %f861, %f4339;
	mul.f32 	%f4410, %f863, %f4409;
	mul.f32 	%f4411, %f864, %f4409;
	min.f32 	%f4412, %f862, %f4339;
	mul.f32 	%f4413, %f865, %f4412;
	mul.f32 	%f4414, %f866, %f4412;
	mul.f32 	%f4415, %f868, %f4413;
	fma.rn.f32 	%f4416, %f867, %f4410, %f4415;
	mul.f32 	%f4417, %f868, %f4414;
	fma.rn.f32 	%f4418, %f867, %f4411, %f4417;
	mul.f32 	%f4419, %f870, %f4413;
	fma.rn.f32 	%f4420, %f869, %f4410, %f4419;
	mul.f32 	%f4421, %f870, %f4414;
	fma.rn.f32 	%f4422, %f869, %f4411, %f4421;
	mul.f32 	%f4423, %f4385, %f4416;
	mul.f32 	%f4424, %f4385, %f4418;
	mul.f32 	%f4425, %f4385, %f4420;
	mul.f32 	%f4426, %f4385, %f4422;
	mul.f32 	%f4427, %f6225, %f4425;
	fma.rn.f32 	%f6163, %f6227, %f4423, %f4427;
	mul.f32 	%f4428, %f6225, %f4426;
	fma.rn.f32 	%f6164, %f6227, %f4424, %f4428;
	mul.f32 	%f4429, %f4425, %f6224;
	fma.rn.f32 	%f6165, %f4423, %f6226, %f4429;
	mul.f32 	%f4430, %f4426, %f6224;
	fma.rn.f32 	%f6166, %f4424, %f6226, %f4430;
	ld.global.f32 	%f4431, [%rd91+16];
	mul.f32 	%f4432, %f830, %f4431;
	mul.f32 	%f4433, %f871, %f4432;
	mul.f32 	%f4434, %f831, %f4433;
	add.u64 	%rd1004, %SPL, 32;
	st.local.v4.f32 	[%rd1004], {%f4339, %f4339, %f4339, %f4339};
	mov.u64 	%rd1005, 0;
	st.local.v2.u64 	[%rd242], {%rd1005, %rd1005};
	mov.u32 	%r1670, 1065353216;
	st.local.u32 	[%rd242], %r1670;
	st.local.u32 	[%rd242+12], %r1670;
	ld.local.v4.f32 	{%f4435, %f4436, %f4437, %f4438}, [%rd242];
	mul.f32 	%f880, %f4434, %f4435;
	mul.f32 	%f881, %f4434, %f4436;
	mul.f32 	%f882, %f4434, %f4437;
	mul.f32 	%f883, %f4434, %f4438;
	setp.lt.f32 	%p716, %f831, 0f3F800000;
	@%p716 bra 	$L__BB0_514;
	bra.uni 	$L__BB0_513;

$L__BB0_514:
	add.f32 	%f6163, %f6163, %f880;
	add.f32 	%f6164, %f6164, %f881;
	add.f32 	%f6165, %f6165, %f882;
	add.f32 	%f6166, %f6166, %f883;
	bra.uni 	$L__BB0_515;

$L__BB0_513:
	add.f32 	%f6159, %f6159, %f880;
	add.f32 	%f6160, %f6160, %f881;
	add.f32 	%f6161, %f6161, %f882;
	add.f32 	%f6162, %f6162, %f883;

$L__BB0_515:
	ld.global.u8 	%rs40, [%rd91+8];
	setp.ne.s16 	%p717, %rs40, 0;
	setp.eq.f32 	%p718, %f749, 0f00000000;
	and.pred  	%p719, %p718, %p717;
	selp.f32 	%f4443, 0f00000000, 0f3F800000, %p719;
	fma.rn.f32 	%f4444, %f6160, %f4443, %f6164;
	mov.b32 	%r1671, %f4444;
	fma.rn.f32 	%f4445, %f6159, %f4443, %f6163;
	mov.b32 	%r1672, %f4445;
	fma.rn.f32 	%f4446, %f6162, %f4443, %f6166;
	mov.b32 	%r1673, %f4446;
	fma.rn.f32 	%f4447, %f6161, %f4443, %f6165;
	mov.b32 	%r1674, %f4447;
	mov.b64 	%rd1546, {%r1674, %r1673};
	mov.b64 	%rd1545, {%r1672, %r1671};
	bra.uni 	$L__BB0_517;

$L__BB0_322:
	setp.neu.f32 	%p472, %f566, 0f7F800000;
	@%p472 bra 	$L__BB0_325;

	selp.f32 	%f6098, 0fFF800000, 0f7F800000, %p11;

$L__BB0_325:
	ld.global.u8 	%rs33, [%rd91+48];
	setp.eq.s16 	%p473, %rs33, 0;
	@%p473 bra 	$L__BB0_329;

	div.rn.f32 	%f3191, %f512, %f564;
	setp.lt.f32 	%p474, %f3191, 0f00800000;
	mul.f32 	%f3192, %f3191, 0f4B000000;
	selp.f32 	%f577, %f3192, %f3191, %p474;
	selp.f32 	%f3193, 0fC1B80000, 0f00000000, %p474;
	mov.b32 	%r1206, %f577;
	add.s32 	%r1207, %r1206, -1059760811;
	and.b32  	%r1208, %r1207, -8388608;
	sub.s32 	%r1209, %r1206, %r1208;
	mov.b32 	%f3194, %r1209;
	cvt.rn.f32.s32 	%f3195, %r1208;
	mov.f32 	%f3196, 0f34000000;
	fma.rn.f32 	%f3197, %f3195, %f3196, %f3193;
	add.f32 	%f3198, %f3194, 0fBF800000;
	mov.f32 	%f3199, 0f3E1039F6;
	mov.f32 	%f3200, 0fBE055027;
	fma.rn.f32 	%f3201, %f3200, %f3198, %f3199;
	mov.f32 	%f3202, 0fBDF8CDCC;
	fma.rn.f32 	%f3203, %f3201, %f3198, %f3202;
	mov.f32 	%f3204, 0f3E0F2955;
	fma.rn.f32 	%f3205, %f3203, %f3198, %f3204;
	mov.f32 	%f3206, 0fBE2AD8B9;
	fma.rn.f32 	%f3207, %f3205, %f3198, %f3206;
	mov.f32 	%f3208, 0f3E4CED0B;
	fma.rn.f32 	%f3209, %f3207, %f3198, %f3208;
	mov.f32 	%f3210, 0fBE7FFF22;
	fma.rn.f32 	%f3211, %f3209, %f3198, %f3210;
	mov.f32 	%f3212, 0f3EAAAA78;
	fma.rn.f32 	%f3213, %f3211, %f3198, %f3212;
	fma.rn.f32 	%f3215, %f3213, %f3198, %f2868;
	mul.f32 	%f3216, %f3198, %f3215;
	fma.rn.f32 	%f3217, %f3216, %f3198, %f3198;
	mov.f32 	%f3218, 0f3F317218;
	fma.rn.f32 	%f6099, %f3197, %f3218, %f3217;
	setp.lt.u32 	%p475, %r1206, 2139095040;
	@%p475 bra 	$L__BB0_328;

	mov.f32 	%f3219, 0f7F800000;
	fma.rn.f32 	%f6099, %f577, %f3219, %f3219;

$L__BB0_328:
	setp.eq.f32 	%p476, %f577, 0f00000000;
	selp.f32 	%f3220, 0fFF800000, %f6099, %p476;
	add.f32 	%f6106, %f6106, %f3220;

$L__BB0_329:
	setp.eq.f32 	%p477, %f564, 0f3F800000;
	selp.f32 	%f3221, 0f3F800000, %f6098, %p477;
	mov.b64 	{%r1210, %r1211}, %rd164;
	mov.b64 	{%r1212, %r1213}, %rd163;
	mov.b32 	%f3222, %r1212;
	mul.f32 	%f3223, %f3222, %f3221;
	mov.b32 	%f3224, %r1213;
	mul.f32 	%f3225, %f3224, %f3221;
	mov.b32 	%f3226, %r1210;
	mul.f32 	%f3227, %f3226, %f3221;
	mov.b32 	%f3228, %r1211;
	mul.f32 	%f3229, %f3228, %f3221;
	mov.b64 	{%r1214, %r1215}, %rd166;
	mov.b64 	{%r1216, %r1217}, %rd165;
	mov.b32 	%f3230, %r1216;
	mov.b32 	%f3231, %r1217;
	mul.f32 	%f3232, %f3231, %f3227;
	mul.f32 	%f3233, %f3231, %f3229;
	mov.b32 	%f3234, %r1214;
	mov.b32 	%f3235, %r1215;
	mul.f32 	%f3236, %f3235, %f3227;
	mul.f32 	%f3237, %f3235, %f3229;
	fma.rn.f32 	%f3238, %f3230, %f3225, %f3233;
	mov.b32 	%r1218, %f3238;
	fma.rn.f32 	%f3239, %f3230, %f3223, %f3232;
	mov.b32 	%r1219, %f3239;
	fma.rn.f32 	%f3240, %f3234, %f3225, %f3237;
	mov.b32 	%r1220, %f3240;
	fma.rn.f32 	%f3241, %f3234, %f3223, %f3236;
	mov.b32 	%r1221, %f3241;
	mov.b64 	%rd1514, {%r1221, %r1220};
	mov.b64 	%rd1513, {%r1219, %r1218};
	bra.uni 	$L__BB0_347;

$L__BB0_463:
	setp.neu.f32 	%p649, %f754, 0f7F800000;
	@%p649 bra 	$L__BB0_467;

	setp.gt.s32 	%p650, %r327, -1;
	selp.b32 	%r1523, 2139095040, 0, %p650;
	or.b32  	%r1524, %r1523, -2147483648;
	selp.b32 	%r1525, %r1524, %r1523, %p14;
	mov.b32 	%f6139, %r1525;

$L__BB0_467:
	setp.eq.s32 	%p654, %r327, 0;
	setp.eq.f32 	%p655, %f751, 0f3F800000;
	mov.u32 	%r1529, 1065353216;
	or.pred  	%p656, %p655, %p654;
	add.f32 	%f4083, %f6139, 0fBF800000;
	selp.f32 	%f4084, 0f00000000, %f4083, %p656;
	mul.f32 	%f4085, %f750, %f4084;
	ld.global.f32 	%f4086, [%rd91+20];
	neg.f32 	%f4087, %f4086;
	max.f32 	%f4088, %f4085, %f4087;
	mul.f32 	%f4089, %f6121, %f4088;
	neg.f32 	%f4090, %f4089;
	add.u64 	%rd959, %SPL, 32;
	st.local.v4.f32 	[%rd959], {%f4054, %f4054, %f4054, %f4054};
	mov.u64 	%rd960, 0;
	st.local.v2.u64 	[%rd242], {%rd960, %rd960};
	st.local.u32 	[%rd242], %r1529;
	st.local.u32 	[%rd242+12], %r1529;
	ld.local.v4.f32 	{%f4092, %f4093, %f4094, %f4095}, [%rd242];
	mul.f32 	%f6140, %f4092, %f4090;
	mul.f32 	%f6141, %f4093, %f4090;
	mul.f32 	%f6142, %f4094, %f4090;
	mul.f32 	%f6143, %f4095, %f4090;
	ld.global.f32 	%f775, [%rd91+16];
	setp.eq.f32 	%p657, %f775, 0f00000000;
	@%p657 bra 	$L__BB0_469;

	add.f32 	%f4100, %f6062, %f6062;
	add.f32 	%f4101, %f6060, %f6061;
	add.f32 	%f4102, %f6059, %f6059;
	mul.f32 	%f4103, %f4101, 0f3F000000;
	mul.f32 	%f4104, %f4102, 0f3F000000;
	mul.f32 	%f4105, %f4100, 0f3F000000;
	add.f32 	%f4106, %f4105, 0f00000000;
	add.f32 	%f4107, %f4104, %f4106;
	mul.f32 	%f4108, %f4107, 0f3F000000;
	st.local.v4.f32 	[%rd959], {%f4105, %f4103, %f4103, %f4104};
	sub.f32 	%f4109, %f4105, %f4108;
	st.local.f32 	[%rd959], %f4109;
	sub.f32 	%f4110, %f4104, %f4108;
	st.local.f32 	[%rd959+12], %f4110;
	ld.local.v4.f32 	{%f4111, %f4112, %f4113, %f4114}, [%rd959];
	add.f32 	%f4115, %f775, %f775;
	mul.f32 	%f4116, %f6121, %f4115;
	fma.rn.f32 	%f6140, %f4116, %f4111, %f6140;
	fma.rn.f32 	%f6141, %f4116, %f4112, %f6141;
	fma.rn.f32 	%f6142, %f4116, %f4113, %f6142;
	fma.rn.f32 	%f6143, %f4116, %f4114, %f6143;

$L__BB0_469:
	mov.b32 	%r1530, %f6140;
	mov.b32 	%r1531, %f6141;
	mov.b64 	%rd1545, {%r1530, %r1531};
	mov.b32 	%r1532, %f6142;
	mov.b32 	%r1533, %f6143;
	mov.b64 	%rd1546, {%r1532, %r1533};

$L__BB0_517:
	setp.eq.s32 	%p721, %r326, 1;
	mov.pred 	%p985, 0;
	@%p721 bra 	$L__BB0_528;

	mov.b64 	{%r1680, %r1681}, %rd1546;
	mov.b64 	{%r1682, %r1683}, %rd1545;
	mov.b32 	%f909, %r1682;
	abs.f32 	%f4491, %f909;
	mov.b32 	%f6169, %r1683;
	abs.f32 	%f4492, %f6169;
	setp.le.f32 	%p722, %f4492, %f4491;
	selp.f32 	%f4493, %f4491, %f4492, %p722;
	mov.b32 	%f911, %r1680;
	abs.f32 	%f4494, %f911;
	setp.le.f32 	%p723, %f4494, %f4493;
	selp.f32 	%f4495, %f4493, %f4494, %p723;
	mov.b32 	%f6170, %r1681;
	abs.f32 	%f4496, %f6170;
	setp.le.f32 	%p724, %f4496, %f4495;
	selp.f32 	%f913, %f4495, %f4496, %p724;
	setp.eq.f32 	%p725, %f913, 0f00000000;
	@%p725 bra 	$L__BB0_520;

	div.rn.f32 	%f6169, %f6169, %f913;
	div.rn.f32 	%f6170, %f6170, %f913;
	mov.b32 	%r1684, %f6169;
	div.rn.f32 	%f4497, %f909, %f913;
	mov.b32 	%r1685, %f4497;
	mov.b64 	%rd1545, {%r1685, %r1684};

$L__BB0_520:
	fma.rn.f32 	%f4499, %f6169, %f6169, 0f00000000;
	sqrt.rn.f32 	%f4500, %f4499;
	setp.ltu.f32 	%p726, %f6169, 0f00000000;
	selp.f32 	%f4501, 0fBF800000, 0f3F800000, %p726;
	neg.f32 	%f4502, %f6169;
	selp.f32 	%f4503, %f4502, %f6169, %p726;
	mul.f32 	%f6171, %f4501, %f4500;
	fma.rn.f32 	%f4504, %f4503, %f4500, %f4499;
	add.f32 	%f919, %f4504, %f4504;
	setp.eq.f32 	%p727, %f919, 0f00000000;
	@%p727 bra 	$L__BB0_522;

	add.f32 	%f4505, %f6169, %f6171;
	sqrt.rn.f32 	%f4506, %f919;
	div.rn.f32 	%f4507, %f4505, %f4506;
	neg.f32 	%f6171, %f6171;
	add.f32 	%f4508, %f4507, %f4507;
	fma.rn.f32 	%f4509, %f6170, %f4508, 0f00000000;
	mul.f32 	%f4510, %f4507, %f4509;
	add.f32 	%f4511, %f4510, 0f00000000;
	sub.f32 	%f4512, %f6170, %f4510;
	sub.f32 	%f4513, %f4512, %f4510;
	add.f32 	%f4514, %f4511, %f4511;
	mul.f32 	%f4515, %f4507, %f4514;
	fma.rn.f32 	%f6170, %f4507, %f4515, %f4513;

$L__BB0_522:
	abs.f32 	%f924, %f6171;
	mov.b64 	{%r370, %r1688}, %rd1545;
	mov.b32 	%f6173, %r370;
	abs.f32 	%f4516, %f924;
	abs.f32 	%f4517, %f6173;
	abs.f32 	%f4518, %f6170;
	add.f32 	%f4519, %f4518, %f4517;
	mul.f32 	%f4520, %f4519, 0f358637BD;
	setp.leu.f32 	%p728, %f4516, %f4520;
	@%p728 bra 	$L__BB0_527;

	mov.b32 	%r1689, %f924;
	cvt.u64.u32 	%rd1013, %r370;
	cvt.u64.u32 	%rd1014, %r1689;
	mov.b32 	%r1690, %f6170;
	cvt.u64.u32 	%rd1015, %r1690;
	mov.u64 	%rd1012, 0;
	bfi.b64 	%rd1016, %rd1015, %rd1014, 32, 32;
	mov.b64 	{%r1691, %r1692}, %rd1016;
	bfi.b64 	%rd1017, %rd1014, %rd1013, 32, 32;
	mov.b64 	{%r1693, %r1694}, %rd1017;
	mov.b32 	%f926, %r1693;
	mov.b32 	%f4521, %r1694;
	mov.b32 	%f4522, %r1691;
	mov.b32 	%f927, %r1692;
	sub.f32 	%f4523, %f926, %f927;
	mul.f32 	%f4524, %f4523, 0f3F000000;
	mul.f32 	%f4525, %f4524, %f4524;
	fma.rn.f32 	%f928, %f4521, %f4522, %f4525;
	setp.ltu.f32 	%p729, %f928, 0f00000000;
	mov.u64 	%rd1548, %rd1012;
	mov.u64 	%rd1549, %rd1012;
	mov.u64 	%rd1550, %rd1012;
	@%p729 bra 	$L__BB0_525;

	sqrt.rn.f32 	%f4526, %f928;
	add.f32 	%f4527, %f927, %f926;
	mul.f32 	%f4528, %f4527, 0f3F000000;
	add.f32 	%f4529, %f4528, %f4526;
	sub.f32 	%f4530, %f4528, %f4526;
	mov.b32 	%r1695, %f4529;
	mov.b32 	%r1696, %f4530;
	cvt.u64.u32 	%rd1020, %r1696;
	cvt.u64.u32 	%rd1021, %r1695;
	bfi.b64 	%rd1022, %rd1020, %rd1021, 32, 32;
	shr.u64 	%rd1549, %rd1022, 32;
	shl.b64 	%rd1548, %rd1022, 32;
	mov.u64 	%rd1550, 1;

$L__BB0_525:
	or.b64  	%rd271, %rd1550, %rd1548;
	or.b64  	%rd272, %rd1012, %rd1549;
	cvt.u32.u64 	%r1697, %rd1548;
	cvt.u32.u64 	%r1698, %rd1550;
	or.b32  	%r1699, %r1698, %r1697;
	setp.eq.s32 	%p730, %r1699, 0;
	@%p730 bra 	$L__BB0_773;

	mov.b64 	{%r1700, %r1701}, %rd272;
	mov.b64 	{%r1702, %r1703}, %rd271;
	mov.b32 	%f6173, %r1703;
	mov.b32 	%f6170, %r1700;

$L__BB0_527:
	mul.f32 	%f4531, %f913, %f6170;
	mul.f32 	%f4532, %f913, %f6173;
	setp.le.f32 	%p731, %f4532, %f4531;
	selp.f32 	%f4533, %f4532, %f4531, %p731;
	setp.ge.f32 	%p732, %f4532, %f4531;
	selp.f32 	%f4534, %f4532, %f4531, %p732;
	ld.global.f32 	%f4535, [%rd91+84];
	setp.gt.f32 	%p733, %f4534, %f4535;
	sub.f32 	%f4536, %f4534, %f4533;
	mul.f32 	%f4537, %f4536, 0f3F000000;
	ld.global.f32 	%f4538, [%rd91+88];
	setp.gt.f32 	%p734, %f4537, %f4538;
	or.pred  	%p985, %p733, %p734;

$L__BB0_528:
	selp.b32 	%r2228, 0, %r2228, %p985;

$L__BB0_529:
	setp.eq.s32 	%p735, %r118, 0;
	or.pred  	%p736, %p735, %p8;
	mov.u64 	%rd1551, 0;
	@%p736 bra 	$L__BB0_531;

	ld.param.f32 	%f5896, [g2p2g_param_1];
	abs.f32 	%f4539, %f323;
	mul.f32 	%f4540, %f5896, %f4539;
	mul.f32 	%f4541, %f324, %f4540;
	mul.f32 	%f4542, %f325, %f4540;
	mov.b32 	%r1704, %f4541;
	mov.b32 	%r1705, %f4542;
	cvt.u64.u32 	%rd1024, %r1705;
	cvt.u64.u32 	%rd1025, %r1704;
	bfi.b64 	%rd1551, %rd1024, %rd1025, 32, 32;

$L__BB0_531:
	mov.b32 	%f934, %r2228;
	and.b16  	%rs41, %rs5, 3;
	setp.eq.s16 	%p737, %rs41, 1;
	@%p737 bra 	$L__BB0_551;

	setp.eq.s16 	%p738, %rs41, 2;
	@%p738 bra 	$L__BB0_535;

	setp.ne.s16 	%p739, %rs41, 3;
	@%p739 bra 	$L__BB0_566;

	mov.f32 	%f6202, 0f00000000;
	mov.f32 	%f6203, %f6202;
	mov.f32 	%f6204, %f6202;
	mov.f32 	%f6205, %f6202;
	bra.uni 	$L__BB0_598;

$L__BB0_535:
	ld.global.f32 	%f935, [%rd91+8];
	div.rn.f32 	%f4550, %f693, %f6227;
	div.rn.f32 	%f936, %f4550, %f693;
	ld.global.u32 	%r373, [%rd91+12];
	cvt.rn.f32.s32 	%f937, %r373;
	mul.f32 	%f4551, %f937, 0f3F000000;
	cvt.rzi.f32.f32 	%f4552, %f4551;
	add.f32 	%f4553, %f4552, %f4552;
	sub.f32 	%f4554, %f937, %f4553;
	abs.f32 	%f938, %f4554;
	abs.f32 	%f939, %f936;
	setp.lt.f32 	%p740, %f939, 0f00800000;
	mul.f32 	%f4555, %f939, 0f4B800000;
	selp.f32 	%f4556, %f4555, %f939, %p740;
	selp.f32 	%f4557, 0fC3170000, 0fC2FE0000, %p740;
	mov.b32 	%r1706, %f4556;
	and.b32  	%r1707, %r1706, 8388607;
	or.b32  	%r1708, %r1707, 1065353216;
	mov.b32 	%f4558, %r1708;
	shr.u32 	%r1709, %r1706, 23;
	cvt.rn.f32.u32 	%f4559, %r1709;
	add.f32 	%f4560, %f4557, %f4559;
	setp.gt.f32 	%p741, %f4558, 0f3FB504F3;
	mul.f32 	%f4561, %f4558, 0f3F000000;
	add.f32 	%f4562, %f4560, 0f3F800000;
	selp.f32 	%f4563, %f4562, %f4560, %p741;
	selp.f32 	%f4564, %f4561, %f4558, %p741;
	add.f32 	%f4565, %f4564, 0fBF800000;
	add.f32 	%f4548, %f4564, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4547,%f4548;
	// end inline asm
	add.f32 	%f4566, %f4565, %f4565;
	mul.f32 	%f4567, %f4547, %f4566;
	mul.f32 	%f4568, %f4567, %f4567;
	fma.rn.f32 	%f4571, %f1371, %f4568, %f1370;
	fma.rn.f32 	%f4573, %f4571, %f4568, %f1373;
	mul.rn.f32 	%f4574, %f4573, %f4568;
	mul.rn.f32 	%f4575, %f4574, %f4567;
	sub.f32 	%f4576, %f4565, %f4567;
	add.f32 	%f4577, %f4576, %f4576;
	neg.f32 	%f4578, %f4567;
	fma.rn.f32 	%f4579, %f4578, %f4565, %f4577;
	mul.rn.f32 	%f4580, %f4547, %f4579;
	add.f32 	%f4581, %f4575, %f4567;
	sub.f32 	%f4582, %f4567, %f4581;
	add.f32 	%f4583, %f4575, %f4582;
	add.f32 	%f4584, %f4580, %f4583;
	add.f32 	%f4585, %f4581, %f4584;
	sub.f32 	%f4586, %f4581, %f4585;
	add.f32 	%f4587, %f4584, %f4586;
	mul.rn.f32 	%f4589, %f4563, %f1389;
	mul.rn.f32 	%f4591, %f4563, %f1391;
	add.f32 	%f4592, %f4589, %f4585;
	sub.f32 	%f4593, %f4589, %f4592;
	add.f32 	%f4594, %f4585, %f4593;
	add.f32 	%f4595, %f4587, %f4594;
	add.f32 	%f4596, %f4591, %f4595;
	add.f32 	%f4597, %f4592, %f4596;
	sub.f32 	%f4598, %f4592, %f4597;
	add.f32 	%f4599, %f4596, %f4598;
	abs.f32 	%f940, %f937;
	setp.gt.f32 	%p742, %f940, 0f77F684DF;
	mul.f32 	%f4600, %f937, 0f39000000;
	selp.f32 	%f4601, %f4600, %f937, %p742;
	mul.rn.f32 	%f4602, %f4601, %f4597;
	neg.f32 	%f4603, %f4602;
	fma.rn.f32 	%f4604, %f4601, %f4597, %f4603;
	fma.rn.f32 	%f4605, %f4601, %f4599, %f4604;
	mov.f32 	%f4606, 0f00000000;
	fma.rn.f32 	%f4607, %f4606, %f4597, %f4605;
	add.rn.f32 	%f4608, %f4602, %f4607;
	neg.f32 	%f4609, %f4608;
	add.rn.f32 	%f4610, %f4602, %f4609;
	add.rn.f32 	%f4611, %f4610, %f4607;
	mov.b32 	%r1710, %f4608;
	setp.eq.s32 	%p743, %r1710, 1118925336;
	add.s32 	%r1711, %r1710, -1;
	mov.b32 	%f4612, %r1711;
	add.f32 	%f4613, %f4611, 0f37000000;
	selp.f32 	%f941, %f4613, %f4611, %p743;
	selp.f32 	%f4614, %f4612, %f4608, %p743;
	mul.rn.f32 	%f4616, %f4614, %f1407;
	cvt.rzi.f32.f32 	%f4617, %f4616;
	abs.f32 	%f4618, %f4617;
	setp.gt.f32 	%p744, %f4618, 0f42FC0000;
	mov.b32 	%r1712, %f4617;
	and.b32  	%r1713, %r1712, -2147483648;
	or.b32  	%r1714, %r1713, 1123811328;
	mov.b32 	%f4619, %r1714;
	selp.f32 	%f4620, %f4619, %f4617, %p744;
	fma.rn.f32 	%f4622, %f4620, %f1413, %f4614;
	fma.rn.f32 	%f4624, %f4620, %f1415, %f4622;
	mul.f32 	%f4625, %f4624, 0f3FB8AA3B;
	add.f32 	%f4626, %f4620, 0f4B40007F;
	mov.b32 	%r1715, %f4626;
	shl.b32 	%r1716, %r1715, 23;
	mov.b32 	%f4627, %r1716;
	ex2.approx.ftz.f32 	%f4628, %f4625;
	mul.f32 	%f942, %f4628, %f4627;
	setp.eq.f32 	%p745, %f942, 0f7F800000;
	mov.f32 	%f6175, 0f7F800000;
	@%p745 bra 	$L__BB0_537;

	fma.rn.f32 	%f6175, %f942, %f941, %f942;

$L__BB0_537:
	setp.lt.f32 	%p746, %f936, 0f00000000;
	setp.eq.f32 	%p747, %f938, 0f3F800000;
	and.pred  	%p18, %p746, %p747;
	setp.eq.f32 	%p748, %f936, 0f00000000;
	@%p748 bra 	$L__BB0_541;
	bra.uni 	$L__BB0_538;

$L__BB0_541:
	add.f32 	%f4632, %f936, %f936;
	mov.b32 	%r1719, %f4632;
	selp.b32 	%r1720, %r1719, 0, %p747;
	or.b32  	%r1721, %r1720, 2139095040;
	setp.lt.s32 	%p752, %r373, 0;
	selp.b32 	%r1722, %r1721, %r1720, %p752;
	mov.b32 	%f6177, %r1722;
	bra.uni 	$L__BB0_542;

$L__BB0_551:
	ld.global.u64 	%rd1031, [%rd91+24];
	mul.wide.u32 	%rd1032, %r32, 16;
	add.s64 	%rd1033, %rd1031, %rd1032;
	ld.f32 	%f4676, [%rd1033+8];
	mul.f32 	%f4677, %f934, 0f3F7FBE77;
	fma.rn.f32 	%f965, %f4677, %f934, 0f3A83126F;
	mul.f32 	%f4678, %f6227, %f6224;
	sub.f32 	%f966, %f4678, %f691;
	ld.global.f32 	%f4679, [%rd91+16];
	mul.f32 	%f4680, %f4679, 0f3F2AAAAB;
	ld.global.f32 	%f4681, [%rd91+12];
	mul.f32 	%f4682, %f4676, %f4681;
	fma.rn.f32 	%f967, %f4676, %f4680, %f4682;
	mul.f32 	%f4683, %f6225, %f6225;
	fma.rn.f32 	%f968, %f6227, %f6227, %f4683;
	mul.f32 	%f4684, %f6225, %f6224;
	fma.rn.f32 	%f969, %f6227, %f6226, %f4684;
	mul.f32 	%f4685, %f6224, %f6224;
	fma.rn.f32 	%f970, %f6226, %f6226, %f4685;
	mul.f32 	%f971, %f4676, %f4679;
	mov.f32 	%f4686, 0fBF000000;
	cvt.rzi.f32.f32 	%f4687, %f4686;
	add.f32 	%f4688, %f4687, %f4687;
	mov.f32 	%f4689, 0fBF800000;
	sub.f32 	%f4690, %f4689, %f4688;
	abs.f32 	%f972, %f4690;
	abs.f32 	%f973, %f966;
	setp.lt.f32 	%p767, %f973, 0f00800000;
	mul.f32 	%f4691, %f973, 0f4B800000;
	selp.f32 	%f4692, %f4691, %f973, %p767;
	selp.f32 	%f4693, 0fC3170000, 0fC2FE0000, %p767;
	mov.b32 	%r1731, %f4692;
	and.b32  	%r1732, %r1731, 8388607;
	or.b32  	%r1733, %r1732, 1065353216;
	mov.b32 	%f4694, %r1733;
	shr.u32 	%r1734, %r1731, 23;
	cvt.rn.f32.u32 	%f4695, %r1734;
	add.f32 	%f4696, %f4693, %f4695;
	setp.gt.f32 	%p768, %f4694, 0f3FB504F3;
	mul.f32 	%f4697, %f4694, 0f3F000000;
	add.f32 	%f4698, %f4696, 0f3F800000;
	selp.f32 	%f4699, %f4698, %f4696, %p768;
	selp.f32 	%f4700, %f4697, %f4694, %p768;
	add.f32 	%f4701, %f4700, 0fBF800000;
	add.f32 	%f4674, %f4700, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4673,%f4674;
	// end inline asm
	add.f32 	%f4702, %f4701, %f4701;
	mul.f32 	%f4703, %f4673, %f4702;
	mul.f32 	%f4704, %f4703, %f4703;
	fma.rn.f32 	%f4707, %f1371, %f4704, %f1370;
	fma.rn.f32 	%f4709, %f4707, %f4704, %f1373;
	mul.rn.f32 	%f4710, %f4709, %f4704;
	mul.rn.f32 	%f4711, %f4710, %f4703;
	sub.f32 	%f4712, %f4701, %f4703;
	add.f32 	%f4713, %f4712, %f4712;
	neg.f32 	%f4714, %f4703;
	fma.rn.f32 	%f4715, %f4714, %f4701, %f4713;
	mul.rn.f32 	%f4716, %f4673, %f4715;
	add.f32 	%f4717, %f4711, %f4703;
	sub.f32 	%f4718, %f4703, %f4717;
	add.f32 	%f4719, %f4711, %f4718;
	add.f32 	%f4720, %f4716, %f4719;
	add.f32 	%f4721, %f4717, %f4720;
	sub.f32 	%f4722, %f4717, %f4721;
	add.f32 	%f4723, %f4720, %f4722;
	mul.rn.f32 	%f4725, %f4699, %f1389;
	mul.rn.f32 	%f4727, %f4699, %f1391;
	add.f32 	%f4728, %f4725, %f4721;
	sub.f32 	%f4729, %f4725, %f4728;
	add.f32 	%f4730, %f4721, %f4729;
	add.f32 	%f4731, %f4723, %f4730;
	add.f32 	%f4732, %f4727, %f4731;
	add.f32 	%f4733, %f4728, %f4732;
	sub.f32 	%f4734, %f4728, %f4733;
	add.f32 	%f4735, %f4732, %f4734;
	mul.rn.f32 	%f4736, %f4689, %f4733;
	neg.f32 	%f4737, %f4736;
	fma.rn.f32 	%f4738, %f4689, %f4733, %f4737;
	fma.rn.f32 	%f4739, %f4689, %f4735, %f4738;
	mov.f32 	%f4740, 0f00000000;
	fma.rn.f32 	%f4741, %f4740, %f4733, %f4739;
	add.rn.f32 	%f4742, %f4736, %f4741;
	neg.f32 	%f4743, %f4742;
	add.rn.f32 	%f4744, %f4736, %f4743;
	add.rn.f32 	%f4745, %f4744, %f4741;
	mov.b32 	%r1735, %f4742;
	setp.eq.s32 	%p769, %r1735, 1118925336;
	add.s32 	%r1736, %r1735, -1;
	mov.b32 	%f4746, %r1736;
	add.f32 	%f4747, %f4745, 0f37000000;
	selp.f32 	%f974, %f4747, %f4745, %p769;
	selp.f32 	%f4748, %f4746, %f4742, %p769;
	mul.rn.f32 	%f4750, %f4748, %f1407;
	cvt.rzi.f32.f32 	%f4751, %f4750;
	abs.f32 	%f4752, %f4751;
	setp.gt.f32 	%p770, %f4752, 0f42FC0000;
	mov.b32 	%r1737, %f4751;
	and.b32  	%r1738, %r1737, -2147483648;
	or.b32  	%r1739, %r1738, 1123811328;
	mov.b32 	%f4753, %r1739;
	selp.f32 	%f4754, %f4753, %f4751, %p770;
	fma.rn.f32 	%f4756, %f4754, %f1413, %f4748;
	fma.rn.f32 	%f4758, %f4754, %f1415, %f4756;
	mul.f32 	%f4759, %f4758, 0f3FB8AA3B;
	add.f32 	%f4760, %f4754, 0f4B40007F;
	mov.b32 	%r1740, %f4760;
	shl.b32 	%r1741, %r1740, 23;
	mov.b32 	%f4761, %r1741;
	ex2.approx.ftz.f32 	%f4762, %f4759;
	mul.f32 	%f975, %f4762, %f4761;
	setp.eq.f32 	%p771, %f975, 0f7F800000;
	mov.f32 	%f6178, 0f7F800000;
	@%p771 bra 	$L__BB0_553;

	fma.rn.f32 	%f6178, %f975, %f974, %f975;

$L__BB0_553:
	setp.lt.f32 	%p772, %f966, 0f00000000;
	setp.eq.f32 	%p773, %f972, 0f3F800000;
	and.pred  	%p19, %p772, %p773;
	setp.eq.f32 	%p774, %f966, 0f00000000;
	@%p774 bra 	$L__BB0_557;
	bra.uni 	$L__BB0_554;

$L__BB0_557:
	add.f32 	%f4767, %f966, %f966;
	mov.b32 	%r1744, %f4767;
	or.b32  	%r1745, %r1744, 2139095040;
	mov.b32 	%f4768, %r1745;
	selp.f32 	%f6180, %f4768, 0f7F800000, %p773;
	bra.uni 	$L__BB0_558;

$L__BB0_566:
	ld.global.u64 	%rd1039, [%rd91+24];
	mul.wide.u32 	%rd1040, %r32, 16;
	add.s64 	%rd1041, %rd1039, %rd1040;
	ld.f32 	%f1015, [%rd1041+8];
	mul.f32 	%f4793, %f6227, %f6224;
	sub.f32 	%f1016, %f4793, %f691;
	ld.local.v4.f32 	{%f6227, %f4795, %f4796, %f4797}, [%rd554];
	add.f32 	%f4799, %f4797, %f6227;
	mul.f32 	%f1018, %f4799, 0f3F000000;
	sub.f32 	%f4800, %f6227, %f4797;
	mul.f32 	%f4801, %f4800, 0f3F000000;
	add.f32 	%f4804, %f4795, %f4796;
	mul.f32 	%f4805, %f4804, 0f3F000000;
	sub.f32 	%f4806, %f4795, %f4796;
	mul.f32 	%f1019, %f4806, 0f3F000000;
	mul.f32 	%f4807, %f1019, %f1019;
	fma.rn.f32 	%f4808, %f1018, %f1018, %f4807;
	sqrt.rn.f32 	%f4809, %f4808;
	mul.f32 	%f4810, %f4805, %f4805;
	fma.rn.f32 	%f4811, %f4801, %f4801, %f4810;
	sqrt.rn.f32 	%f4812, %f4811;
	add.f32 	%f1020, %f4809, %f4812;
	sub.f32 	%f1021, %f4809, %f4812;
	abs.f32 	%f1022, %f4801;
	abs.f32 	%f1023, %f4805;
	setp.eq.f32 	%p783, %f1022, 0f00000000;
	setp.eq.f32 	%p784, %f1023, 0f00000000;
	and.pred  	%p785, %p783, %p784;
	mov.b32 	%r374, %f4801;
	mov.b32 	%r1748, %f4805;
	and.b32  	%r375, %r1748, -2147483648;
	@%p785 bra 	$L__BB0_570;
	bra.uni 	$L__BB0_567;

$L__BB0_570:
	shr.s32 	%r1753, %r374, 31;
	and.b32  	%r1754, %r1753, 1078530011;
	or.b32  	%r1755, %r1754, %r375;
	mov.b32 	%f6189, %r1755;
	bra.uni 	$L__BB0_571;

$L__BB0_567:
	setp.eq.f32 	%p786, %f1022, 0f7F800000;
	setp.eq.f32 	%p787, %f1023, 0f7F800000;
	and.pred  	%p788, %p786, %p787;
	@%p788 bra 	$L__BB0_569;
	bra.uni 	$L__BB0_568;

$L__BB0_569:
	setp.lt.s32 	%p792, %r374, 0;
	selp.b32 	%r1751, 1075235812, 1061752795, %p792;
	or.b32  	%r1752, %r1751, %r375;
	mov.b32 	%f6189, %r1752;
	bra.uni 	$L__BB0_571;

$L__BB0_538:
	mov.b32 	%r1717, %f6175;
	xor.b32  	%r1718, %r1717, -2147483648;
	mov.b32 	%f4629, %r1718;
	selp.f32 	%f6177, %f4629, %f6175, %p18;
	setp.geu.f32 	%p749, %f936, 0f00000000;
	@%p749 bra 	$L__BB0_542;

	cvt.rzi.f32.f32 	%f4630, %f937;
	setp.eq.f32 	%p750, %f4630, %f937;
	@%p750 bra 	$L__BB0_542;

	mov.f32 	%f6177, 0f7FFFFFFF;

$L__BB0_542:
	add.f32 	%f4633, %f939, %f940;
	mov.b32 	%r1723, %f4633;
	setp.lt.s32 	%p753, %r1723, 2139095040;
	@%p753 bra 	$L__BB0_549;

	setp.gtu.f32 	%p754, %f939, 0f7F800000;
	setp.gtu.f32 	%p755, %f940, 0f7F800000;
	or.pred  	%p756, %p754, %p755;
	@%p756 bra 	$L__BB0_548;
	bra.uni 	$L__BB0_544;

$L__BB0_548:
	add.f32 	%f6177, %f936, %f937;
	bra.uni 	$L__BB0_549;

$L__BB0_554:
	mov.b32 	%r1742, %f6178;
	xor.b32  	%r1743, %r1742, -2147483648;
	mov.b32 	%f4763, %r1743;
	selp.f32 	%f6180, %f4763, %f6178, %p19;
	setp.geu.f32 	%p775, %f966, 0f00000000;
	@%p775 bra 	$L__BB0_558;

	cvt.rzi.f32.f32 	%f4765, %f4689;
	setp.eq.f32 	%p776, %f4765, 0fBF800000;
	@%p776 bra 	$L__BB0_558;

	mov.f32 	%f6180, 0f7FFFFFFF;

$L__BB0_558:
	add.f32 	%f4769, %f973, 0f3F800000;
	mov.b32 	%r1746, %f4769;
	setp.lt.s32 	%p778, %r1746, 2139095040;
	@%p778 bra 	$L__BB0_563;

	setp.gtu.f32 	%p779, %f973, 0f7F800000;
	@%p779 bra 	$L__BB0_562;
	bra.uni 	$L__BB0_560;

$L__BB0_562:
	add.f32 	%f6180, %f966, 0fBF800000;
	bra.uni 	$L__BB0_563;

$L__BB0_544:
	setp.eq.f32 	%p757, %f940, 0f7F800000;
	@%p757 bra 	$L__BB0_547;
	bra.uni 	$L__BB0_545;

$L__BB0_547:
	setp.gt.f32 	%p760, %f939, 0f3F800000;
	selp.b32 	%r1727, 2139095040, 0, %p760;
	xor.b32  	%r1728, %r1727, 2139095040;
	setp.lt.s32 	%p761, %r373, 0;
	selp.b32 	%r1729, %r1728, %r1727, %p761;
	mov.b32 	%f4634, %r1729;
	setp.eq.f32 	%p762, %f936, 0fBF800000;
	selp.f32 	%f6177, 0f3F800000, %f4634, %p762;
	bra.uni 	$L__BB0_549;

$L__BB0_560:
	setp.neu.f32 	%p780, %f973, 0f7F800000;
	@%p780 bra 	$L__BB0_563;

	selp.f32 	%f6180, 0f80000000, 0f00000000, %p19;

$L__BB0_563:
	setp.eq.f32 	%p781, %f966, 0f3F800000;
	mov.u32 	%r1747, 1065353216;
	selp.f32 	%f4770, 0f3F800000, %f6180, %p781;
	mul.f32 	%f4771, %f971, %f4770;
	add.f32 	%f4772, %f968, 0f00000000;
	add.f32 	%f4773, %f4772, %f970;
	mul.f32 	%f4774, %f4773, 0f3F000000;
	sub.f32 	%f4775, %f968, %f4774;
	sub.f32 	%f4776, %f970, %f4774;
	mul.f32 	%f6181, %f4775, %f4771;
	mul.f32 	%f6182, %f969, %f4771;
	mul.f32 	%f6184, %f4776, %f4771;
	fma.rn.f32 	%f4777, %f966, %f966, 0fBF800000;
	mul.f32 	%f4778, %f967, 0f3F000000;
	mul.f32 	%f4779, %f4777, %f4778;
	add.u64 	%rd1035, %SPL, 32;
	st.local.v4.f32 	[%rd1035], {%f4740, %f4740, %f4740, %f4740};
	mov.u64 	%rd1036, 0;
	st.local.v2.u64 	[%rd242], {%rd1036, %rd1036};
	st.local.u32 	[%rd242], %r1747;
	st.local.u32 	[%rd242+12], %r1747;
	ld.local.v4.f32 	{%f4781, %f4782, %f4783, %f4784}, [%rd242];
	mul.f32 	%f6185, %f4779, %f4781;
	mul.f32 	%f6186, %f4779, %f4782;
	mul.f32 	%f6187, %f4779, %f4783;
	mul.f32 	%f6188, %f4779, %f4784;
	setp.ltu.f32 	%p782, %f966, 0f3F800000;
	mov.f32 	%f6183, %f6182;
	@%p782 bra 	$L__BB0_565;

	add.f32 	%f6181, %f6181, %f6185;
	add.f32 	%f1000, %f6182, %f6186;
	add.f32 	%f6183, %f6182, %f6187;
	add.f32 	%f6184, %f6184, %f6188;
	st.local.v4.f32 	[%rd1035], {%f4740, %f4740, %f4740, %f4740};
	mov.f32 	%f6182, %f1000;
	mov.f32 	%f6185, %f4740;
	mov.f32 	%f6186, %f4740;
	mov.f32 	%f6187, %f4740;
	mov.f32 	%f6188, %f4740;

$L__BB0_565:
	fma.rn.f32 	%f6202, %f965, %f6181, %f6185;
	fma.rn.f32 	%f6203, %f965, %f6182, %f6186;
	fma.rn.f32 	%f6204, %f965, %f6183, %f6187;
	fma.rn.f32 	%f6205, %f965, %f6184, %f6188;
	bra.uni 	$L__BB0_598;

$L__BB0_568:
	setp.lt.s32 	%p789, %r374, 0;
	min.f32 	%f4813, %f1023, %f1022;
	max.f32 	%f4814, %f1023, %f1022;
	div.rn.f32 	%f4815, %f4813, %f4814;
	mul.rn.f32 	%f4816, %f4815, %f4815;
	mov.f32 	%f4817, 0fC0B59883;
	mov.f32 	%f4818, 0fBF52C7EA;
	fma.rn.f32 	%f4819, %f4816, %f4818, %f4817;
	mov.f32 	%f4820, 0fC0D21907;
	fma.rn.f32 	%f4821, %f4819, %f4816, %f4820;
	mul.f32 	%f4822, %f4816, %f4821;
	mul.f32 	%f4823, %f4815, %f4822;
	add.f32 	%f4824, %f4816, 0f41355DC0;
	mov.f32 	%f4825, 0f41E6BD60;
	fma.rn.f32 	%f4826, %f4824, %f4816, %f4825;
	mov.f32 	%f4827, 0f419D92C8;
	fma.rn.f32 	%f4828, %f4826, %f4816, %f4827;
	rcp.rn.f32 	%f4829, %f4828;
	fma.rn.f32 	%f4830, %f4823, %f4829, %f4815;
	mov.f32 	%f4831, 0f3FC90FDB;
	sub.f32 	%f4832, %f4831, %f4830;
	setp.gt.f32 	%p790, %f1023, %f1022;
	selp.f32 	%f4833, %f4832, %f4830, %p790;
	mov.f32 	%f4834, 0f40490FDB;
	sub.f32 	%f4835, %f4834, %f4833;
	selp.f32 	%f4836, %f4835, %f4833, %p789;
	mov.b32 	%r1749, %f4836;
	or.b32  	%r1750, %r375, %r1749;
	mov.b32 	%f4837, %r1750;
	add.f32 	%f4838, %f1022, %f1023;
	setp.le.f32 	%p791, %f4838, 0f7F800000;
	selp.f32 	%f6189, %f4837, %f4838, %p791;

$L__BB0_571:
	abs.f32 	%f1028, %f1018;
	setp.eq.f32 	%p793, %f1028, 0f00000000;
	abs.f32 	%f1029, %f1019;
	setp.eq.f32 	%p794, %f1029, 0f00000000;
	and.pred  	%p795, %p793, %p794;
	mov.b32 	%r376, %f1018;
	mov.b32 	%r1756, %f1019;
	and.b32  	%r377, %r1756, -2147483648;
	@%p795 bra 	$L__BB0_575;
	bra.uni 	$L__BB0_572;

$L__BB0_575:
	shr.s32 	%r1761, %r376, 31;
	and.b32  	%r1762, %r1761, 1078530011;
	or.b32  	%r1763, %r1762, %r377;
	mov.b32 	%f6190, %r1763;
	bra.uni 	$L__BB0_576;

$L__BB0_572:
	setp.eq.f32 	%p796, %f1028, 0f7F800000;
	setp.eq.f32 	%p797, %f1029, 0f7F800000;
	and.pred  	%p798, %p796, %p797;
	@%p798 bra 	$L__BB0_574;
	bra.uni 	$L__BB0_573;

$L__BB0_574:
	setp.lt.s32 	%p802, %r376, 0;
	selp.b32 	%r1759, 1075235812, 1061752795, %p802;
	or.b32  	%r1760, %r1759, %r377;
	mov.b32 	%f6190, %r1760;
	bra.uni 	$L__BB0_576;

$L__BB0_573:
	setp.lt.s32 	%p799, %r376, 0;
	min.f32 	%f4839, %f1029, %f1028;
	max.f32 	%f4840, %f1029, %f1028;
	div.rn.f32 	%f4841, %f4839, %f4840;
	mul.rn.f32 	%f4842, %f4841, %f4841;
	mov.f32 	%f4843, 0fC0B59883;
	mov.f32 	%f4844, 0fBF52C7EA;
	fma.rn.f32 	%f4845, %f4842, %f4844, %f4843;
	mov.f32 	%f4846, 0fC0D21907;
	fma.rn.f32 	%f4847, %f4845, %f4842, %f4846;
	mul.f32 	%f4848, %f4842, %f4847;
	mul.f32 	%f4849, %f4841, %f4848;
	add.f32 	%f4850, %f4842, 0f41355DC0;
	mov.f32 	%f4851, 0f41E6BD60;
	fma.rn.f32 	%f4852, %f4850, %f4842, %f4851;
	mov.f32 	%f4853, 0f419D92C8;
	fma.rn.f32 	%f4854, %f4852, %f4842, %f4853;
	rcp.rn.f32 	%f4855, %f4854;
	fma.rn.f32 	%f4856, %f4849, %f4855, %f4841;
	mov.f32 	%f4857, 0f3FC90FDB;
	sub.f32 	%f4858, %f4857, %f4856;
	setp.gt.f32 	%p800, %f1029, %f1028;
	selp.f32 	%f4859, %f4858, %f4856, %p800;
	mov.f32 	%f4860, 0f40490FDB;
	sub.f32 	%f4861, %f4860, %f4859;
	selp.f32 	%f4862, %f4861, %f4859, %p799;
	mov.b32 	%r1757, %f4862;
	or.b32  	%r1758, %r377, %r1757;
	mov.b32 	%f4863, %r1758;
	add.f32 	%f4864, %f1028, %f1029;
	setp.le.f32 	%p801, %f4864, 0f7F800000;
	selp.f32 	%f6190, %f4863, %f4864, %p801;

$L__BB0_576:
	sub.f32 	%f4865, %f6190, %f6189;
	mul.f32 	%f1034, %f4865, 0f3F000000;
	add.f32 	%f4866, %f6189, %f6190;
	mul.f32 	%f1035, %f4866, 0f3F000000;
	mul.f32 	%f4867, %f1034, 0f3F22F983;
	cvt.rni.s32.f32 	%r2221, %f4867;
	cvt.rn.f32.s32 	%f4868, %r2221;
	mov.f32 	%f4869, 0fBFC90FDA;
	fma.rn.f32 	%f4870, %f4868, %f4869, %f1034;
	mov.f32 	%f4871, 0fB3A22168;
	fma.rn.f32 	%f4872, %f4868, %f4871, %f4870;
	mov.f32 	%f4873, 0fA7C234C5;
	fma.rn.f32 	%f6191, %f4868, %f4873, %f4872;
	abs.f32 	%f1037, %f1034;
	setp.leu.f32 	%p803, %f1037, 0f47CE4780;
	@%p803 bra 	$L__BB0_584;

	setp.eq.f32 	%p804, %f1037, 0f7F800000;
	@%p804 bra 	$L__BB0_583;
	bra.uni 	$L__BB0_578;

$L__BB0_583:
	mov.f32 	%f4876, 0f00000000;
	mul.rn.f32 	%f6191, %f1034, %f4876;
	bra.uni 	$L__BB0_584;

$L__BB0_578:
	mov.b32 	%r379, %f1034;
	bfe.u32 	%r1766, %r379, 23, 8;
	add.s32 	%r380, %r1766, -128;
	shl.b32 	%r1767, %r379, 8;
	or.b32  	%r381, %r1767, -2147483648;
	shr.u32 	%r382, %r380, 5;
	mov.u32 	%r2217, 0;
	mov.u64 	%rd1552, __cudart_i2opi_f;
	mov.u64 	%rd1553, %rd1;
	mov.u32 	%r2218, %r2217;

$L__BB0_579:
	.pragma "nounroll";
	mov.u32 	%r384, %r2218;
	ld.global.nc.u32 	%r1770, [%rd1552];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1768, %r1770, %r381, %r384;
	madc.hi.u32     %r2218, %r1770, %r381,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1553], %r1768;
	add.s64 	%rd1553, %rd1553, 4;
	add.s64 	%rd1552, %rd1552, 4;
	add.s32 	%r2217, %r2217, 1;
	setp.ne.s32 	%p805, %r2217, 6;
	@%p805 bra 	$L__BB0_579;

	mov.u32 	%r1775, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1773, %r1775, %r381, %r384;
	madc.hi.u32     %r1774, %r1775, %r381,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1774;
	mov.u32 	%r1778, 4;
	sub.s32 	%r387, %r1778, %r382;
	mov.u32 	%r1779, 6;
	sub.s32 	%r1780, %r1779, %r382;
	mul.wide.s32 	%rd1045, %r1780, 4;
	add.s64 	%rd1046, %rd1, %rd1045;
	ld.local.u32 	%r2219, [%rd1046];
	ld.local.u32 	%r2220, [%rd1046+-4];
	and.b32  	%r390, %r380, 31;
	setp.eq.s32 	%p806, %r390, 0;
	@%p806 bra 	$L__BB0_582;

	mov.u32 	%r1781, 32;
	sub.s32 	%r1782, %r1781, %r390;
	shr.u32 	%r1783, %r2220, %r1782;
	shl.b32 	%r1784, %r2219, %r390;
	add.s32 	%r2219, %r1783, %r1784;
	mul.wide.s32 	%rd1047, %r387, 4;
	add.s64 	%rd1048, %rd1, %rd1047;
	ld.local.u32 	%r1785, [%rd1048];
	shr.u32 	%r1786, %r1785, %r1782;
	shl.b32 	%r1787, %r2220, %r390;
	add.s32 	%r2220, %r1786, %r1787;

$L__BB0_582:
	and.b32  	%r1788, %r379, -2147483648;
	shr.u32 	%r1789, %r2220, 30;
	shl.b32 	%r1790, %r2219, 2;
	or.b32  	%r1791, %r1789, %r1790;
	shr.u32 	%r1792, %r1791, 31;
	shr.u32 	%r1793, %r2219, 30;
	add.s32 	%r1794, %r1792, %r1793;
	neg.s32 	%r1795, %r1794;
	setp.eq.s32 	%p807, %r1788, 0;
	selp.b32 	%r2221, %r1794, %r1795, %p807;
	setp.ne.s32 	%p808, %r1792, 0;
	xor.b32  	%r1796, %r1788, -2147483648;
	selp.b32 	%r1797, %r1796, %r1788, %p808;
	selp.b32 	%r1798, -1, 0, %p808;
	xor.b32  	%r1799, %r1791, %r1798;
	shl.b32 	%r1800, %r2220, 2;
	xor.b32  	%r1801, %r1800, %r1798;
	cvt.u64.u32 	%rd1049, %r1799;
	cvt.u64.u32 	%rd1050, %r1801;
	bfi.b64 	%rd1051, %rd1049, %rd1050, 32, 32;
	cvt.rn.f64.s64 	%fd23, %rd1051;
	mul.f64 	%fd24, %fd23, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4874, %fd24;
	setp.eq.s32 	%p809, %r1797, 0;
	neg.f32 	%f4875, %f4874;
	selp.f32 	%f6191, %f4874, %f4875, %p809;

$L__BB0_584:
	mul.f32 	%f4877, %f1035, 0f3F22F983;
	cvt.rni.s32.f32 	%r2226, %f4877;
	cvt.rn.f32.s32 	%f4878, %r2226;
	fma.rn.f32 	%f4880, %f4878, %f4869, %f1035;
	fma.rn.f32 	%f4882, %f4878, %f4871, %f4880;
	fma.rn.f32 	%f6192, %f4878, %f4873, %f4882;
	abs.f32 	%f1042, %f1035;
	setp.leu.f32 	%p810, %f1042, 0f47CE4780;
	@%p810 bra 	$L__BB0_592;

	setp.eq.f32 	%p811, %f1042, 0f7F800000;
	@%p811 bra 	$L__BB0_591;
	bra.uni 	$L__BB0_586;

$L__BB0_591:
	mov.f32 	%f4886, 0f00000000;
	mul.rn.f32 	%f6192, %f1035, %f4886;
	bra.uni 	$L__BB0_592;

$L__BB0_586:
	mov.b32 	%r398, %f1035;
	bfe.u32 	%r1804, %r398, 23, 8;
	add.s32 	%r399, %r1804, -128;
	shl.b32 	%r1805, %r398, 8;
	or.b32  	%r400, %r1805, -2147483648;
	shr.u32 	%r401, %r399, 5;
	mov.u32 	%r2222, 0;
	mov.u64 	%rd1554, __cudart_i2opi_f;
	mov.u64 	%rd1555, %rd1;
	mov.u32 	%r2223, %r2222;

$L__BB0_587:
	.pragma "nounroll";
	mov.u32 	%r403, %r2223;
	ld.global.nc.u32 	%r1808, [%rd1554];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1806, %r1808, %r400, %r403;
	madc.hi.u32     %r2223, %r1808, %r400,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1555], %r1806;
	add.s64 	%rd1555, %rd1555, 4;
	add.s64 	%rd1554, %rd1554, 4;
	add.s32 	%r2222, %r2222, 1;
	setp.ne.s32 	%p812, %r2222, 6;
	@%p812 bra 	$L__BB0_587;

	mov.u32 	%r1813, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1811, %r1813, %r400, %r403;
	madc.hi.u32     %r1812, %r1813, %r400,  0;
	}
	// end inline asm
	st.local.u32 	[%rd119], %r1812;
	mov.u32 	%r1816, 4;
	sub.s32 	%r406, %r1816, %r401;
	mov.u32 	%r1817, 6;
	sub.s32 	%r1818, %r1817, %r401;
	mul.wide.s32 	%rd1053, %r1818, 4;
	add.s64 	%rd1054, %rd1, %rd1053;
	ld.local.u32 	%r2224, [%rd1054];
	ld.local.u32 	%r2225, [%rd1054+-4];
	and.b32  	%r409, %r399, 31;
	setp.eq.s32 	%p813, %r409, 0;
	@%p813 bra 	$L__BB0_590;

	mov.u32 	%r1819, 32;
	sub.s32 	%r1820, %r1819, %r409;
	shr.u32 	%r1821, %r2225, %r1820;
	shl.b32 	%r1822, %r2224, %r409;
	add.s32 	%r2224, %r1821, %r1822;
	mul.wide.s32 	%rd1055, %r406, 4;
	add.s64 	%rd1056, %rd1, %rd1055;
	ld.local.u32 	%r1823, [%rd1056];
	shr.u32 	%r1824, %r1823, %r1820;
	shl.b32 	%r1825, %r2225, %r409;
	add.s32 	%r2225, %r1824, %r1825;

$L__BB0_590:
	and.b32  	%r1826, %r398, -2147483648;
	shr.u32 	%r1827, %r2225, 30;
	shl.b32 	%r1828, %r2224, 2;
	or.b32  	%r1829, %r1827, %r1828;
	shr.u32 	%r1830, %r1829, 31;
	shr.u32 	%r1831, %r2224, 30;
	add.s32 	%r1832, %r1830, %r1831;
	neg.s32 	%r1833, %r1832;
	setp.eq.s32 	%p814, %r1826, 0;
	selp.b32 	%r2226, %r1832, %r1833, %p814;
	setp.ne.s32 	%p815, %r1830, 0;
	xor.b32  	%r1834, %r1826, -2147483648;
	selp.b32 	%r1835, %r1834, %r1826, %p815;
	selp.b32 	%r1836, -1, 0, %p815;
	xor.b32  	%r1837, %r1829, %r1836;
	shl.b32 	%r1838, %r2225, 2;
	xor.b32  	%r1839, %r1838, %r1836;
	cvt.u64.u32 	%rd1057, %r1837;
	cvt.u64.u32 	%rd1058, %r1839;
	bfi.b64 	%rd1059, %rd1057, %rd1058, 32, 32;
	cvt.rn.f64.s64 	%fd25, %rd1059;
	mul.f64 	%fd26, %fd25, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4884, %fd26;
	setp.eq.s32 	%p816, %r1835, 0;
	neg.f32 	%f4885, %f4884;
	selp.f32 	%f6192, %f4884, %f4885, %p816;

$L__BB0_592:
	mov.f32 	%f5908, 0f3F800000;
	setp.lt.f32 	%p817, %f1021, 0f00000000;
	mov.f32 	%f4887, 0f00000000;
	selp.f32 	%f4888, 0fBF800000, 0f3F800000, %p817;
	mul.f32 	%f4890, %f6191, %f6191;
	mov.f32 	%f4891, 0fBAB607ED;
	mov.f32 	%f4892, 0f37CBAC00;
	fma.rn.f32 	%f4893, %f4892, %f4890, %f4891;
	mov.f32 	%f4894, 0f3D2AAABB;
	fma.rn.f32 	%f4895, %f4893, %f4890, %f4894;
	mov.f32 	%f4896, 0fBEFFFFFF;
	fma.rn.f32 	%f4897, %f4895, %f4890, %f4896;
	fma.rn.f32 	%f4898, %f4897, %f4890, %f5908;
	mov.f32 	%f4899, 0f3C0885E4;
	mov.f32 	%f4900, 0fB94D4153;
	fma.rn.f32 	%f4901, %f4900, %f4890, %f4899;
	mov.f32 	%f4902, 0fBE2AAAA8;
	fma.rn.f32 	%f4903, %f4901, %f4890, %f4902;
	fma.rn.f32 	%f4904, %f4890, %f6191, %f4887;
	fma.rn.f32 	%f4905, %f4903, %f4904, %f6191;
	and.b32  	%r1840, %r2221, 1;
	setp.eq.b32 	%p818, %r1840, 1;
	selp.f32 	%f4906, %f4898, %f4905, %p818;
	selp.f32 	%f4907, %f4905, %f4898, %p818;
	neg.f32 	%f4908, %f4906;
	and.b32  	%r1841, %r2221, 2;
	setp.eq.s32 	%p819, %r1841, 0;
	selp.f32 	%f4909, %f4906, %f4908, %p819;
	neg.f32 	%f4910, %f4907;
	add.s32 	%r1842, %r2221, 1;
	and.b32  	%r1843, %r1842, 2;
	setp.eq.s32 	%p820, %r1843, 0;
	selp.f32 	%f4911, %f4907, %f4910, %p820;
	mul.f32 	%f4912, %f6192, %f6192;
	fma.rn.f32 	%f4913, %f4892, %f4912, %f4891;
	fma.rn.f32 	%f4914, %f4913, %f4912, %f4894;
	fma.rn.f32 	%f4915, %f4914, %f4912, %f4896;
	fma.rn.f32 	%f4916, %f4915, %f4912, %f5908;
	fma.rn.f32 	%f4917, %f4912, %f6192, %f4887;
	fma.rn.f32 	%f4918, %f4900, %f4912, %f4899;
	fma.rn.f32 	%f4919, %f4918, %f4912, %f4902;
	fma.rn.f32 	%f4920, %f4919, %f4917, %f6192;
	and.b32  	%r1844, %r2226, 1;
	setp.eq.b32 	%p821, %r1844, 1;
	selp.f32 	%f4921, %f4916, %f4920, %p821;
	selp.f32 	%f4922, %f4920, %f4916, %p821;
	and.b32  	%r1845, %r2226, 2;
	setp.eq.s32 	%p822, %r1845, 0;
	neg.f32 	%f4923, %f4921;
	selp.f32 	%f4924, %f4921, %f4923, %p822;
	add.s32 	%r1846, %r2226, 1;
	and.b32  	%r1847, %r1846, 2;
	setp.eq.s32 	%p823, %r1847, 0;
	neg.f32 	%f4925, %f4922;
	selp.f32 	%f4926, %f4922, %f4925, %p823;
	mov.b32 	%r1848, %f4926;
	neg.f32 	%f4927, %f4924;
	mov.b32 	%r1849, %f4924;
	cvt.u64.u32 	%rd1060, %r1849;
	mov.b32 	%r1850, %f4927;
	cvt.u64.u32 	%rd1061, %r1850;
	cvt.u64.u32 	%rd1062, %r1848;
	bfi.b64 	%rd1063, %rd1062, %rd1061, 32, 32;
	mov.b64 	{%r1851, %r1852}, %rd1063;
	bfi.b64 	%rd1064, %rd1060, %rd1062, 32, 32;
	mov.b64 	{%r1853, %r1854}, %rd1064;
	mul.f32 	%f4928, %f4888, %f4909;
	mov.b32 	%r1855, %f4928;
	cvt.u64.u32 	%rd1065, %r1855;
	mov.b32 	%r1856, %f4911;
	cvt.u64.u32 	%rd1066, %r1856;
	neg.f32 	%f4929, %f4909;
	mov.b32 	%r1857, %f4929;
	mul.f32 	%f4930, %f4888, %f4911;
	mov.b32 	%r1858, %f4930;
	cvt.u64.u32 	%rd1067, %r1858;
	cvt.u64.u32 	%rd1068, %r1857;
	bfi.b64 	%rd1069, %rd1067, %rd1068, 32, 32;
	mov.b64 	{%r1859, %r1860}, %rd1069;
	bfi.b64 	%rd1070, %rd1065, %rd1066, 32, 32;
	mov.b64 	{%r1861, %r1862}, %rd1070;
	add.f32 	%f1046, %f1020, 0fBF800000;
	fma.rn.f32 	%f1047, %f1021, %f4888, 0fBF800000;
	mov.b32 	%f1048, %r1853;
	mov.b32 	%f1049, %r1854;
	mov.b32 	%f1050, %r1851;
	mov.b32 	%f1051, %r1852;
	mov.b32 	%f1052, %r1861;
	mov.b32 	%f1053, %r1862;
	mov.b32 	%f1054, %r1859;
	mov.b32 	%f1055, %r1860;
	add.f32 	%f1056, %f1016, 0fBF800000;
	setp.eq.f32 	%p824, %f934, 0f3F800000;
	@%p824 bra 	$L__BB0_597;
	bra.uni 	$L__BB0_593;

$L__BB0_597:
	ld.global.f32 	%f4992, [%rd91+20];
	add.f32 	%f4993, %f4992, %f4992;
	mul.f32 	%f4994, %f1015, %f4993;
	mul.f32 	%f4995, %f1046, %f1048;
	mul.f32 	%f4996, %f1046, %f1049;
	mul.f32 	%f4997, %f1047, %f1050;
	mul.f32 	%f4998, %f1053, %f4997;
	fma.rn.f32 	%f4999, %f1052, %f4995, %f4998;
	mul.f32 	%f5000, %f1047, %f1051;
	mul.f32 	%f5001, %f1053, %f5000;
	fma.rn.f32 	%f5002, %f1052, %f4996, %f5001;
	mul.f32 	%f5003, %f1055, %f4997;
	fma.rn.f32 	%f5004, %f1054, %f4995, %f5003;
	mul.f32 	%f5005, %f1055, %f5000;
	fma.rn.f32 	%f5006, %f1054, %f4996, %f5005;
	mul.f32 	%f5007, %f4999, %f4994;
	mul.f32 	%f5008, %f5002, %f4994;
	mul.f32 	%f5009, %f5004, %f4994;
	mul.f32 	%f5010, %f5006, %f4994;
	mul.f32 	%f5011, %f6225, %f5009;
	fma.rn.f32 	%f5012, %f6227, %f5007, %f5011;
	mul.f32 	%f5013, %f6225, %f5010;
	fma.rn.f32 	%f5014, %f6227, %f5008, %f5013;
	mul.f32 	%f5015, %f5009, %f6224;
	fma.rn.f32 	%f5016, %f5007, %f6226, %f5015;
	mul.f32 	%f5017, %f5010, %f6224;
	fma.rn.f32 	%f5018, %f5008, %f6226, %f5017;
	ld.global.f32 	%f5019, [%rd91+16];
	mul.f32 	%f5020, %f1015, %f5019;
	mul.f32 	%f5021, %f1056, %f5020;
	mul.f32 	%f5022, %f1016, %f5021;
	add.u64 	%rd1075, %SPL, 32;
	mov.u64 	%rd1076, 0;
	st.local.v2.u64 	[%rd1075], {%rd1076, %rd1076};
	mov.u32 	%r1864, 1065353216;
	st.local.u32 	[%rd1075], %r1864;
	st.local.u32 	[%rd1075+12], %r1864;
	ld.local.v4.f32 	{%f5023, %f5024, %f5025, %f5026}, [%rd1075];
	fma.rn.f32 	%f6205, %f5022, %f5026, %f5018;
	fma.rn.f32 	%f6204, %f5022, %f5025, %f5016;
	fma.rn.f32 	%f6203, %f5022, %f5024, %f5014;
	fma.rn.f32 	%f6202, %f5022, %f5023, %f5012;
	st.local.v4.f32 	[%rd242], {%f6202, %f6203, %f6204, %f6205};
	bra.uni 	$L__BB0_598;

$L__BB0_593:
	ld.global.f32 	%f4931, [%rd91+20];
	add.f32 	%f4932, %f4931, %f4931;
	mul.f32 	%f4933, %f1015, %f4932;
	max.f32 	%f4935, %f1046, %f4887;
	mul.f32 	%f4936, %f1048, %f4935;
	mul.f32 	%f4937, %f1049, %f4935;
	max.f32 	%f4938, %f1047, %f4887;
	mul.f32 	%f4939, %f1050, %f4938;
	mul.f32 	%f4940, %f1051, %f4938;
	mul.f32 	%f4941, %f1053, %f4939;
	fma.rn.f32 	%f4942, %f1052, %f4936, %f4941;
	mul.f32 	%f4943, %f1053, %f4940;
	fma.rn.f32 	%f4944, %f1052, %f4937, %f4943;
	mul.f32 	%f4945, %f1055, %f4939;
	fma.rn.f32 	%f4946, %f1054, %f4936, %f4945;
	mul.f32 	%f4947, %f1055, %f4940;
	fma.rn.f32 	%f4948, %f1054, %f4937, %f4947;
	mul.f32 	%f4949, %f4942, %f4933;
	mul.f32 	%f4950, %f4944, %f4933;
	mul.f32 	%f4951, %f4946, %f4933;
	mul.f32 	%f4952, %f4948, %f4933;
	mul.f32 	%f4953, %f6225, %f4951;
	fma.rn.f32 	%f6193, %f6227, %f4949, %f4953;
	mul.f32 	%f4954, %f6225, %f4952;
	fma.rn.f32 	%f6194, %f6227, %f4950, %f4954;
	mul.f32 	%f4955, %f4951, %f6224;
	fma.rn.f32 	%f6195, %f4949, %f6226, %f4955;
	mul.f32 	%f4956, %f4952, %f6224;
	fma.rn.f32 	%f6196, %f4950, %f6226, %f4956;
	min.f32 	%f4957, %f1046, %f4887;
	mul.f32 	%f4958, %f1048, %f4957;
	mul.f32 	%f4959, %f1049, %f4957;
	min.f32 	%f4960, %f1047, %f4887;
	mul.f32 	%f4961, %f1050, %f4960;
	mul.f32 	%f4962, %f1051, %f4960;
	mul.f32 	%f4963, %f1053, %f4961;
	fma.rn.f32 	%f4964, %f1052, %f4958, %f4963;
	mul.f32 	%f4965, %f1053, %f4962;
	fma.rn.f32 	%f4966, %f1052, %f4959, %f4965;
	mul.f32 	%f4967, %f1055, %f4961;
	fma.rn.f32 	%f4968, %f1054, %f4958, %f4967;
	mul.f32 	%f4969, %f1055, %f4962;
	fma.rn.f32 	%f4970, %f1054, %f4959, %f4969;
	mul.f32 	%f4971, %f4933, %f4964;
	mul.f32 	%f4972, %f4933, %f4966;
	mul.f32 	%f4973, %f4933, %f4968;
	mul.f32 	%f4974, %f4933, %f4970;
	mul.f32 	%f4975, %f6225, %f4973;
	fma.rn.f32 	%f6197, %f6227, %f4971, %f4975;
	mul.f32 	%f4976, %f6225, %f4974;
	fma.rn.f32 	%f6198, %f6227, %f4972, %f4976;
	mul.f32 	%f4977, %f4973, %f6224;
	fma.rn.f32 	%f6199, %f4971, %f6226, %f4977;
	mul.f32 	%f4978, %f4974, %f6224;
	fma.rn.f32 	%f6200, %f4972, %f6226, %f4978;
	ld.global.f32 	%f4979, [%rd91+16];
	mul.f32 	%f4980, %f1015, %f4979;
	mul.f32 	%f4981, %f1056, %f4980;
	mul.f32 	%f4982, %f1016, %f4981;
	add.u64 	%rd1072, %SPL, 32;
	st.local.v4.f32 	[%rd1072], {%f4887, %f4887, %f4887, %f4887};
	mov.u64 	%rd1073, 0;
	st.local.v2.u64 	[%rd242], {%rd1073, %rd1073};
	mov.u32 	%r1863, 1065353216;
	st.local.u32 	[%rd242], %r1863;
	st.local.u32 	[%rd242+12], %r1863;
	ld.local.v4.f32 	{%f4983, %f4984, %f4985, %f4986}, [%rd242];
	mul.f32 	%f1065, %f4982, %f4983;
	mul.f32 	%f1066, %f4982, %f4984;
	mul.f32 	%f1067, %f4982, %f4985;
	mul.f32 	%f1068, %f4982, %f4986;
	setp.lt.f32 	%p825, %f1016, 0f3F800000;
	@%p825 bra 	$L__BB0_595;
	bra.uni 	$L__BB0_594;

$L__BB0_595:
	add.f32 	%f6197, %f6197, %f1065;
	add.f32 	%f6198, %f6198, %f1066;
	add.f32 	%f6199, %f6199, %f1067;
	add.f32 	%f6200, %f6200, %f1068;
	bra.uni 	$L__BB0_596;

$L__BB0_594:
	add.f32 	%f6193, %f6193, %f1065;
	add.f32 	%f6194, %f6194, %f1066;
	add.f32 	%f6195, %f6195, %f1067;
	add.f32 	%f6196, %f6196, %f1068;

$L__BB0_596:
	ld.global.u8 	%rs42, [%rd91+8];
	setp.ne.s16 	%p826, %rs42, 0;
	setp.eq.f32 	%p827, %f934, 0f00000000;
	and.pred  	%p828, %p827, %p826;
	selp.f32 	%f4991, 0f00000000, 0f3F800000, %p828;
	fma.rn.f32 	%f6202, %f6193, %f4991, %f6197;
	fma.rn.f32 	%f6203, %f6194, %f4991, %f6198;
	fma.rn.f32 	%f6204, %f6195, %f4991, %f6199;
	fma.rn.f32 	%f6205, %f6196, %f4991, %f6200;
	bra.uni 	$L__BB0_598;

$L__BB0_545:
	setp.neu.f32 	%p758, %f939, 0f7F800000;
	@%p758 bra 	$L__BB0_549;

	setp.gt.s32 	%p759, %r373, -1;
	selp.b32 	%r1724, 2139095040, 0, %p759;
	or.b32  	%r1725, %r1724, -2147483648;
	selp.b32 	%r1726, %r1725, %r1724, %p18;
	mov.b32 	%f6177, %r1726;

$L__BB0_549:
	setp.eq.s32 	%p763, %r373, 0;
	setp.eq.f32 	%p764, %f936, 0f3F800000;
	mov.u32 	%r1730, 1065353216;
	or.pred  	%p765, %p764, %p763;
	add.f32 	%f4635, %f6177, 0fBF800000;
	selp.f32 	%f4636, 0f00000000, %f4635, %p765;
	mul.f32 	%f4637, %f935, %f4636;
	ld.global.f32 	%f4638, [%rd91+20];
	neg.f32 	%f4639, %f4638;
	max.f32 	%f4640, %f4637, %f4639;
	mul.f32 	%f4641, %f6121, %f4640;
	neg.f32 	%f4642, %f4641;
	add.u64 	%rd1027, %SPL, 32;
	st.local.v4.f32 	[%rd1027], {%f4606, %f4606, %f4606, %f4606};
	mov.u64 	%rd1028, 0;
	st.local.v2.u64 	[%rd242], {%rd1028, %rd1028};
	st.local.u32 	[%rd242], %r1730;
	st.local.u32 	[%rd242+12], %r1730;
	ld.local.v4.f32 	{%f4644, %f4645, %f4646, %f4647}, [%rd242];
	mul.f32 	%f6202, %f4644, %f4642;
	mul.f32 	%f6203, %f4645, %f4642;
	mul.f32 	%f6204, %f4646, %f4642;
	mul.f32 	%f6205, %f4647, %f4642;
	ld.global.f32 	%f960, [%rd91+16];
	setp.eq.f32 	%p766, %f960, 0f00000000;
	@%p766 bra 	$L__BB0_598;

	add.f32 	%f4652, %f6062, %f6062;
	add.f32 	%f4653, %f6060, %f6061;
	add.f32 	%f4654, %f6059, %f6059;
	mul.f32 	%f4655, %f4653, 0f3F000000;
	mul.f32 	%f4656, %f4654, 0f3F000000;
	mul.f32 	%f4657, %f4652, 0f3F000000;
	add.f32 	%f4658, %f4657, 0f00000000;
	add.f32 	%f4659, %f4656, %f4658;
	mul.f32 	%f4660, %f4659, 0f3F000000;
	st.local.v4.f32 	[%rd1027], {%f4657, %f4655, %f4655, %f4656};
	sub.f32 	%f4661, %f4657, %f4660;
	st.local.f32 	[%rd1027], %f4661;
	sub.f32 	%f4662, %f4656, %f4660;
	st.local.f32 	[%rd1027+12], %f4662;
	ld.local.v4.f32 	{%f4663, %f4664, %f4665, %f4666}, [%rd1027];
	add.f32 	%f4667, %f960, %f960;
	mul.f32 	%f4668, %f6121, %f4667;
	fma.rn.f32 	%f6202, %f4668, %f4663, %f6202;
	fma.rn.f32 	%f6203, %f4668, %f4664, %f6203;
	fma.rn.f32 	%f6204, %f4668, %f4665, %f6204;
	fma.rn.f32 	%f6205, %f4668, %f4666, %f6205;

$L__BB0_598:
	mov.f32 	%f5909, 0f3FC00000;
	mov.b32 	%r38, %f748;
	div.rn.f32 	%f5034, %f372, %f1326;
	mov.b32 	%r1865, %f5034;
	and.b32  	%r1866, %r1865, -2147483648;
	or.b32  	%r1867, %r1866, 1056964608;
	mov.b32 	%f5035, %r1867;
	add.rz.f32 	%f5036, %f5034, %f5035;
	cvt.rzi.f32.f32 	%f1106, %f5036;
	div.rn.f32 	%f5037, %f373, %f1326;
	mov.b32 	%r1868, %f5037;
	and.b32  	%r1869, %r1868, -2147483648;
	or.b32  	%r1870, %r1869, 1056964608;
	mov.b32 	%f5038, %r1870;
	add.rz.f32 	%f5039, %f5037, %f5038;
	cvt.rzi.f32.f32 	%f1107, %f5039;
	add.f32 	%f5040, %f1106, 0fBF800000;
	add.f32 	%f5041, %f1107, 0fBF800000;
	mul.f32 	%f5042, %f1326, %f5040;
	mul.f32 	%f5043, %f1326, %f5041;
	sub.f32 	%f1108, %f5042, %f372;
	sub.f32 	%f1109, %f5043, %f373;
	neg.f32 	%f5044, %f1108;
	div.rn.f32 	%f1110, %f5044, %f1326;
	sub.f32 	%f1111, %f5909, %f1110;
	abs.f32 	%f1112, %f1111;
	setp.lt.f32 	%p829, %f1112, 0f00800000;
	mul.f32 	%f5046, %f1112, 0f4B800000;
	selp.f32 	%f5047, %f5046, %f1112, %p829;
	selp.f32 	%f5048, 0fC3170000, 0fC2FE0000, %p829;
	mov.b32 	%r1871, %f5047;
	and.b32  	%r1872, %r1871, 8388607;
	or.b32  	%r1873, %r1872, 1065353216;
	mov.b32 	%f5049, %r1873;
	shr.u32 	%r1874, %r1871, 23;
	cvt.rn.f32.u32 	%f5050, %r1874;
	add.f32 	%f5051, %f5048, %f5050;
	setp.gt.f32 	%p830, %f5049, 0f3FB504F3;
	mul.f32 	%f5052, %f5049, 0f3F000000;
	add.f32 	%f5053, %f5051, 0f3F800000;
	selp.f32 	%f5054, %f5053, %f5051, %p830;
	selp.f32 	%f5055, %f5052, %f5049, %p830;
	add.f32 	%f5056, %f5055, 0fBF800000;
	add.f32 	%f5032, %f5055, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5031,%f5032;
	// end inline asm
	add.f32 	%f5057, %f5056, %f5056;
	mul.f32 	%f5059, %f5031, %f5057;
	mul.f32 	%f5060, %f5059, %f5059;
	fma.rn.f32 	%f5063, %f1371, %f5060, %f1370;
	fma.rn.f32 	%f5065, %f5063, %f5060, %f1373;
	mul.rn.f32 	%f5066, %f5065, %f5060;
	mul.rn.f32 	%f5067, %f5066, %f5059;
	sub.f32 	%f5068, %f5056, %f5059;
	add.f32 	%f5069, %f5068, %f5068;
	neg.f32 	%f5070, %f5059;
	fma.rn.f32 	%f5071, %f5070, %f5056, %f5069;
	mul.rn.f32 	%f5072, %f5031, %f5071;
	add.f32 	%f5073, %f5067, %f5059;
	sub.f32 	%f5074, %f5059, %f5073;
	add.f32 	%f5075, %f5067, %f5074;
	add.f32 	%f5076, %f5072, %f5075;
	add.f32 	%f5077, %f5073, %f5076;
	sub.f32 	%f5078, %f5073, %f5077;
	add.f32 	%f5079, %f5076, %f5078;
	mul.rn.f32 	%f5081, %f5054, %f1389;
	mul.rn.f32 	%f5083, %f5054, %f1391;
	add.f32 	%f5084, %f5081, %f5077;
	sub.f32 	%f5085, %f5081, %f5084;
	add.f32 	%f5086, %f5077, %f5085;
	add.f32 	%f5087, %f5079, %f5086;
	add.f32 	%f5088, %f5083, %f5087;
	add.f32 	%f5089, %f5084, %f5088;
	sub.f32 	%f5090, %f5084, %f5089;
	add.f32 	%f5091, %f5088, %f5090;
	mul.rn.f32 	%f5092, %f1354, %f5089;
	neg.f32 	%f5093, %f5092;
	fma.rn.f32 	%f5094, %f1354, %f5089, %f5093;
	fma.rn.f32 	%f5095, %f1354, %f5091, %f5094;
	mov.f32 	%f5096, 0f00000000;
	fma.rn.f32 	%f5097, %f5096, %f5089, %f5095;
	add.rn.f32 	%f5098, %f5092, %f5097;
	neg.f32 	%f5099, %f5098;
	add.rn.f32 	%f5100, %f5092, %f5099;
	add.rn.f32 	%f5101, %f5100, %f5097;
	mov.b32 	%r1875, %f5098;
	setp.eq.s32 	%p831, %r1875, 1118925336;
	add.s32 	%r1876, %r1875, -1;
	mov.b32 	%f5102, %r1876;
	add.f32 	%f5103, %f5101, 0f37000000;
	selp.f32 	%f1113, %f5103, %f5101, %p831;
	selp.f32 	%f5104, %f5102, %f5098, %p831;
	mul.rn.f32 	%f5106, %f5104, %f1407;
	cvt.rzi.f32.f32 	%f5107, %f5106;
	abs.f32 	%f5108, %f5107;
	setp.gt.f32 	%p832, %f5108, 0f42FC0000;
	mov.b32 	%r1877, %f5107;
	and.b32  	%r1878, %r1877, -2147483648;
	or.b32  	%r1879, %r1878, 1123811328;
	mov.b32 	%f5109, %r1879;
	selp.f32 	%f5110, %f5109, %f5107, %p832;
	fma.rn.f32 	%f5112, %f5110, %f1413, %f5104;
	fma.rn.f32 	%f5114, %f5110, %f1415, %f5112;
	mul.f32 	%f5115, %f5114, 0f3FB8AA3B;
	add.f32 	%f5116, %f5110, 0f4B40007F;
	mov.b32 	%r1880, %f5116;
	shl.b32 	%r1881, %r1880, 23;
	mov.b32 	%f5117, %r1881;
	ex2.approx.ftz.f32 	%f5118, %f5115;
	mul.f32 	%f1114, %f5118, %f5117;
	setp.eq.f32 	%p833, %f1114, 0f7F800000;
	mov.f32 	%f6206, 0f7F800000;
	@%p833 bra 	$L__BB0_600;

	fma.rn.f32 	%f6206, %f1114, %f1113, %f1114;

$L__BB0_600:
	setp.lt.f32 	%p834, %f1111, 0f00000000;
	and.pred  	%p20, %p57, %p834;
	setp.eq.f32 	%p836, %f1111, 0f00000000;
	@%p836 bra 	$L__BB0_604;
	bra.uni 	$L__BB0_601;

$L__BB0_604:
	add.f32 	%f5123, %f1111, %f1111;
	selp.f32 	%f6208, %f5123, 0f00000000, %p57;
	bra.uni 	$L__BB0_605;

$L__BB0_601:
	mov.b32 	%r1882, %f6206;
	xor.b32  	%r1883, %r1882, -2147483648;
	mov.b32 	%f5119, %r1883;
	selp.f32 	%f6208, %f5119, %f6206, %p20;
	setp.geu.f32 	%p837, %f1111, 0f00000000;
	@%p837 bra 	$L__BB0_605;

	cvt.rzi.f32.f32 	%f5121, %f1354;
	setp.eq.f32 	%p838, %f5121, 0f40000000;
	@%p838 bra 	$L__BB0_605;

	mov.f32 	%f6208, 0f7FFFFFFF;

$L__BB0_605:
	add.f32 	%f5124, %f1112, 0f40000000;
	mov.b32 	%r1884, %f5124;
	setp.lt.s32 	%p840, %r1884, 2139095040;
	@%p840 bra 	$L__BB0_610;

	setp.gtu.f32 	%p841, %f1112, 0f7F800000;
	@%p841 bra 	$L__BB0_609;
	bra.uni 	$L__BB0_607;

$L__BB0_609:
	add.f32 	%f6208, %f1111, 0f40000000;
	bra.uni 	$L__BB0_610;

$L__BB0_607:
	setp.neu.f32 	%p842, %f1112, 0f7F800000;
	@%p842 bra 	$L__BB0_610;

	selp.f32 	%f6208, 0fFF800000, 0f7F800000, %p20;

$L__BB0_610:
	mul.f32 	%f5128, %f6208, 0f3F000000;
	setp.eq.f32 	%p843, %f1111, 0f3F800000;
	selp.f32 	%f1123, 0f3F000000, %f5128, %p843;
	add.f32 	%f1124, %f1110, 0fBF800000;
	abs.f32 	%f1125, %f1124;
	setp.lt.f32 	%p844, %f1125, 0f00800000;
	mul.f32 	%f5129, %f1125, 0f4B800000;
	selp.f32 	%f5130, %f5129, %f1125, %p844;
	selp.f32 	%f5131, 0fC3170000, 0fC2FE0000, %p844;
	mov.b32 	%r1885, %f5130;
	and.b32  	%r1886, %r1885, 8388607;
	or.b32  	%r1887, %r1886, 1065353216;
	mov.b32 	%f5132, %r1887;
	shr.u32 	%r1888, %r1885, 23;
	cvt.rn.f32.u32 	%f5133, %r1888;
	add.f32 	%f5134, %f5131, %f5133;
	setp.gt.f32 	%p845, %f5132, 0f3FB504F3;
	mul.f32 	%f5135, %f5132, 0f3F000000;
	add.f32 	%f5136, %f5134, 0f3F800000;
	selp.f32 	%f5137, %f5136, %f5134, %p845;
	selp.f32 	%f5138, %f5135, %f5132, %p845;
	add.f32 	%f5139, %f5138, 0fBF800000;
	add.f32 	%f5126, %f5138, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5125,%f5126;
	// end inline asm
	add.f32 	%f5140, %f5139, %f5139;
	mul.f32 	%f5142, %f5125, %f5140;
	mul.f32 	%f5143, %f5142, %f5142;
	fma.rn.f32 	%f5146, %f1371, %f5143, %f1370;
	fma.rn.f32 	%f5148, %f5146, %f5143, %f1373;
	mul.rn.f32 	%f5149, %f5148, %f5143;
	mul.rn.f32 	%f5150, %f5149, %f5142;
	sub.f32 	%f5151, %f5139, %f5142;
	add.f32 	%f5152, %f5151, %f5151;
	neg.f32 	%f5153, %f5142;
	fma.rn.f32 	%f5154, %f5153, %f5139, %f5152;
	mul.rn.f32 	%f5155, %f5125, %f5154;
	add.f32 	%f5156, %f5150, %f5142;
	sub.f32 	%f5157, %f5142, %f5156;
	add.f32 	%f5158, %f5150, %f5157;
	add.f32 	%f5159, %f5155, %f5158;
	add.f32 	%f5160, %f5156, %f5159;
	sub.f32 	%f5161, %f5156, %f5160;
	add.f32 	%f5162, %f5159, %f5161;
	mul.rn.f32 	%f5164, %f5137, %f1389;
	mul.rn.f32 	%f5166, %f5137, %f1391;
	add.f32 	%f5167, %f5164, %f5160;
	sub.f32 	%f5168, %f5164, %f5167;
	add.f32 	%f5169, %f5160, %f5168;
	add.f32 	%f5170, %f5162, %f5169;
	add.f32 	%f5171, %f5166, %f5170;
	add.f32 	%f5172, %f5167, %f5171;
	sub.f32 	%f5173, %f5167, %f5172;
	add.f32 	%f5174, %f5171, %f5173;
	mul.rn.f32 	%f5175, %f1354, %f5172;
	neg.f32 	%f5176, %f5175;
	fma.rn.f32 	%f5177, %f1354, %f5172, %f5176;
	fma.rn.f32 	%f5178, %f1354, %f5174, %f5177;
	fma.rn.f32 	%f5180, %f5096, %f5172, %f5178;
	add.rn.f32 	%f5181, %f5175, %f5180;
	neg.f32 	%f5182, %f5181;
	add.rn.f32 	%f5183, %f5175, %f5182;
	add.rn.f32 	%f5184, %f5183, %f5180;
	mov.b32 	%r1889, %f5181;
	setp.eq.s32 	%p846, %r1889, 1118925336;
	add.s32 	%r1890, %r1889, -1;
	mov.b32 	%f5185, %r1890;
	add.f32 	%f5186, %f5184, 0f37000000;
	selp.f32 	%f1126, %f5186, %f5184, %p846;
	selp.f32 	%f5187, %f5185, %f5181, %p846;
	mul.rn.f32 	%f5189, %f5187, %f1407;
	cvt.rzi.f32.f32 	%f5190, %f5189;
	abs.f32 	%f5191, %f5190;
	setp.gt.f32 	%p847, %f5191, 0f42FC0000;
	mov.b32 	%r1891, %f5190;
	and.b32  	%r1892, %r1891, -2147483648;
	or.b32  	%r1893, %r1892, 1123811328;
	mov.b32 	%f5192, %r1893;
	selp.f32 	%f5193, %f5192, %f5190, %p847;
	fma.rn.f32 	%f5195, %f5193, %f1413, %f5187;
	fma.rn.f32 	%f5197, %f5193, %f1415, %f5195;
	mul.f32 	%f5198, %f5197, 0f3FB8AA3B;
	add.f32 	%f5199, %f5193, 0f4B40007F;
	mov.b32 	%r1894, %f5199;
	shl.b32 	%r1895, %r1894, 23;
	mov.b32 	%f5200, %r1895;
	ex2.approx.ftz.f32 	%f5201, %f5198;
	mul.f32 	%f1127, %f5201, %f5200;
	setp.eq.f32 	%p848, %f1127, 0f7F800000;
	mov.f32 	%f6209, 0f7F800000;
	@%p848 bra 	$L__BB0_612;

	fma.rn.f32 	%f6209, %f1127, %f1126, %f1127;

$L__BB0_612:
	setp.lt.f32 	%p849, %f1124, 0f00000000;
	and.pred  	%p21, %p849, %p57;
	setp.eq.f32 	%p851, %f1124, 0f00000000;
	@%p851 bra 	$L__BB0_616;
	bra.uni 	$L__BB0_613;

$L__BB0_616:
	add.f32 	%f5206, %f1124, %f1124;
	selp.f32 	%f6211, %f5206, 0f00000000, %p57;
	bra.uni 	$L__BB0_617;

$L__BB0_613:
	mov.b32 	%r1896, %f6209;
	xor.b32  	%r1897, %r1896, -2147483648;
	mov.b32 	%f5202, %r1897;
	selp.f32 	%f6211, %f5202, %f6209, %p21;
	setp.geu.f32 	%p852, %f1124, 0f00000000;
	@%p852 bra 	$L__BB0_617;

	cvt.rzi.f32.f32 	%f5204, %f1354;
	setp.eq.f32 	%p853, %f5204, 0f40000000;
	@%p853 bra 	$L__BB0_617;

	mov.f32 	%f6211, 0f7FFFFFFF;

$L__BB0_617:
	add.f32 	%f5207, %f1125, 0f40000000;
	mov.b32 	%r1898, %f5207;
	setp.lt.s32 	%p855, %r1898, 2139095040;
	@%p855 bra 	$L__BB0_622;

	setp.gtu.f32 	%p856, %f1125, 0f7F800000;
	@%p856 bra 	$L__BB0_621;
	bra.uni 	$L__BB0_619;

$L__BB0_621:
	add.f32 	%f6211, %f1124, 0f40000000;
	bra.uni 	$L__BB0_622;

$L__BB0_619:
	setp.neu.f32 	%p857, %f1125, 0f7F800000;
	@%p857 bra 	$L__BB0_622;

	selp.f32 	%f6211, 0fFF800000, 0f7F800000, %p21;

$L__BB0_622:
	mov.f32 	%f5910, 0f3F400000;
	sub.f32 	%f5212, %f5910, %f6211;
	setp.eq.f32 	%p858, %f1124, 0f3F800000;
	selp.f32 	%f1136, 0fBE800000, %f5212, %p858;
	add.f32 	%f1137, %f1110, 0fBF000000;
	abs.f32 	%f1138, %f1137;
	setp.lt.f32 	%p859, %f1138, 0f00800000;
	mul.f32 	%f5213, %f1138, 0f4B800000;
	selp.f32 	%f5214, %f5213, %f1138, %p859;
	selp.f32 	%f5215, 0fC3170000, 0fC2FE0000, %p859;
	mov.b32 	%r1899, %f5214;
	and.b32  	%r1900, %r1899, 8388607;
	or.b32  	%r1901, %r1900, 1065353216;
	mov.b32 	%f5216, %r1901;
	shr.u32 	%r1902, %r1899, 23;
	cvt.rn.f32.u32 	%f5217, %r1902;
	add.f32 	%f5218, %f5215, %f5217;
	setp.gt.f32 	%p860, %f5216, 0f3FB504F3;
	mul.f32 	%f5219, %f5216, 0f3F000000;
	add.f32 	%f5220, %f5218, 0f3F800000;
	selp.f32 	%f5221, %f5220, %f5218, %p860;
	selp.f32 	%f5222, %f5219, %f5216, %p860;
	add.f32 	%f5223, %f5222, 0fBF800000;
	add.f32 	%f5209, %f5222, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5208,%f5209;
	// end inline asm
	add.f32 	%f5224, %f5223, %f5223;
	mul.f32 	%f5226, %f5208, %f5224;
	mul.f32 	%f5227, %f5226, %f5226;
	fma.rn.f32 	%f5230, %f1371, %f5227, %f1370;
	fma.rn.f32 	%f5232, %f5230, %f5227, %f1373;
	mul.rn.f32 	%f5233, %f5232, %f5227;
	mul.rn.f32 	%f5234, %f5233, %f5226;
	sub.f32 	%f5235, %f5223, %f5226;
	add.f32 	%f5236, %f5235, %f5235;
	neg.f32 	%f5237, %f5226;
	fma.rn.f32 	%f5238, %f5237, %f5223, %f5236;
	mul.rn.f32 	%f5239, %f5208, %f5238;
	add.f32 	%f5240, %f5234, %f5226;
	sub.f32 	%f5241, %f5226, %f5240;
	add.f32 	%f5242, %f5234, %f5241;
	add.f32 	%f5243, %f5239, %f5242;
	add.f32 	%f5244, %f5240, %f5243;
	sub.f32 	%f5245, %f5240, %f5244;
	add.f32 	%f5246, %f5243, %f5245;
	mul.rn.f32 	%f5248, %f5221, %f1389;
	mul.rn.f32 	%f5250, %f5221, %f1391;
	add.f32 	%f5251, %f5248, %f5244;
	sub.f32 	%f5252, %f5248, %f5251;
	add.f32 	%f5253, %f5244, %f5252;
	add.f32 	%f5254, %f5246, %f5253;
	add.f32 	%f5255, %f5250, %f5254;
	add.f32 	%f5256, %f5251, %f5255;
	sub.f32 	%f5257, %f5251, %f5256;
	add.f32 	%f5258, %f5255, %f5257;
	mul.rn.f32 	%f5259, %f1354, %f5256;
	neg.f32 	%f5260, %f5259;
	fma.rn.f32 	%f5261, %f1354, %f5256, %f5260;
	fma.rn.f32 	%f5262, %f1354, %f5258, %f5261;
	fma.rn.f32 	%f5264, %f5096, %f5256, %f5262;
	add.rn.f32 	%f5265, %f5259, %f5264;
	neg.f32 	%f5266, %f5265;
	add.rn.f32 	%f5267, %f5259, %f5266;
	add.rn.f32 	%f5268, %f5267, %f5264;
	mov.b32 	%r1903, %f5265;
	setp.eq.s32 	%p861, %r1903, 1118925336;
	add.s32 	%r1904, %r1903, -1;
	mov.b32 	%f5269, %r1904;
	add.f32 	%f5270, %f5268, 0f37000000;
	selp.f32 	%f1139, %f5270, %f5268, %p861;
	selp.f32 	%f5271, %f5269, %f5265, %p861;
	mul.rn.f32 	%f5273, %f5271, %f1407;
	cvt.rzi.f32.f32 	%f5274, %f5273;
	abs.f32 	%f5275, %f5274;
	setp.gt.f32 	%p862, %f5275, 0f42FC0000;
	mov.b32 	%r1905, %f5274;
	and.b32  	%r1906, %r1905, -2147483648;
	or.b32  	%r1907, %r1906, 1123811328;
	mov.b32 	%f5276, %r1907;
	selp.f32 	%f5277, %f5276, %f5274, %p862;
	fma.rn.f32 	%f5279, %f5277, %f1413, %f5271;
	fma.rn.f32 	%f5281, %f5277, %f1415, %f5279;
	mul.f32 	%f5282, %f5281, 0f3FB8AA3B;
	add.f32 	%f5283, %f5277, 0f4B40007F;
	mov.b32 	%r1908, %f5283;
	shl.b32 	%r1909, %r1908, 23;
	mov.b32 	%f5284, %r1909;
	ex2.approx.ftz.f32 	%f5285, %f5282;
	mul.f32 	%f1140, %f5285, %f5284;
	setp.eq.f32 	%p863, %f1140, 0f7F800000;
	mov.f32 	%f6212, 0f7F800000;
	@%p863 bra 	$L__BB0_624;

	fma.rn.f32 	%f6212, %f1140, %f1139, %f1140;

$L__BB0_624:
	setp.lt.f32 	%p864, %f1137, 0f00000000;
	and.pred  	%p22, %p864, %p57;
	setp.eq.f32 	%p866, %f1137, 0f00000000;
	@%p866 bra 	$L__BB0_628;
	bra.uni 	$L__BB0_625;

$L__BB0_628:
	add.f32 	%f5290, %f1137, %f1137;
	selp.f32 	%f6214, %f5290, 0f00000000, %p57;
	bra.uni 	$L__BB0_629;

$L__BB0_625:
	mov.b32 	%r1910, %f6212;
	xor.b32  	%r1911, %r1910, -2147483648;
	mov.b32 	%f5286, %r1911;
	selp.f32 	%f6214, %f5286, %f6212, %p22;
	setp.geu.f32 	%p867, %f1137, 0f00000000;
	@%p867 bra 	$L__BB0_629;

	cvt.rzi.f32.f32 	%f5288, %f1354;
	setp.eq.f32 	%p868, %f5288, 0f40000000;
	@%p868 bra 	$L__BB0_629;

	mov.f32 	%f6214, 0f7FFFFFFF;

$L__BB0_629:
	add.f32 	%f5291, %f1138, 0f40000000;
	mov.b32 	%r1912, %f5291;
	setp.lt.s32 	%p870, %r1912, 2139095040;
	@%p870 bra 	$L__BB0_634;

	setp.gtu.f32 	%p871, %f1138, 0f7F800000;
	@%p871 bra 	$L__BB0_633;
	bra.uni 	$L__BB0_631;

$L__BB0_633:
	add.f32 	%f6214, %f1137, 0f40000000;
	bra.uni 	$L__BB0_634;

$L__BB0_631:
	setp.neu.f32 	%p872, %f1138, 0f7F800000;
	@%p872 bra 	$L__BB0_634;

	selp.f32 	%f6214, 0fFF800000, 0f7F800000, %p22;

$L__BB0_634:
	mov.f32 	%f5911, 0f3FC00000;
	mul.f32 	%f5295, %f6214, 0f3F000000;
	setp.eq.f32 	%p873, %f1137, 0f3F800000;
	selp.f32 	%f1149, 0f3F000000, %f5295, %p873;
	neg.f32 	%f5296, %f1109;
	div.rn.f32 	%f1150, %f5296, %f1326;
	sub.f32 	%f1151, %f5911, %f1150;
	abs.f32 	%f1152, %f1151;
	setp.lt.f32 	%p874, %f1152, 0f00800000;
	mul.f32 	%f5298, %f1152, 0f4B800000;
	selp.f32 	%f5299, %f5298, %f1152, %p874;
	selp.f32 	%f5300, 0fC3170000, 0fC2FE0000, %p874;
	mov.b32 	%r1913, %f5299;
	and.b32  	%r1914, %r1913, 8388607;
	or.b32  	%r1915, %r1914, 1065353216;
	mov.b32 	%f5301, %r1915;
	shr.u32 	%r1916, %r1913, 23;
	cvt.rn.f32.u32 	%f5302, %r1916;
	add.f32 	%f5303, %f5300, %f5302;
	setp.gt.f32 	%p875, %f5301, 0f3FB504F3;
	mul.f32 	%f5304, %f5301, 0f3F000000;
	add.f32 	%f5305, %f5303, 0f3F800000;
	selp.f32 	%f5306, %f5305, %f5303, %p875;
	selp.f32 	%f5307, %f5304, %f5301, %p875;
	add.f32 	%f5308, %f5307, 0fBF800000;
	add.f32 	%f5293, %f5307, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5292,%f5293;
	// end inline asm
	add.f32 	%f5309, %f5308, %f5308;
	mul.f32 	%f5311, %f5292, %f5309;
	mul.f32 	%f5312, %f5311, %f5311;
	fma.rn.f32 	%f5315, %f1371, %f5312, %f1370;
	fma.rn.f32 	%f5317, %f5315, %f5312, %f1373;
	mul.rn.f32 	%f5318, %f5317, %f5312;
	mul.rn.f32 	%f5319, %f5318, %f5311;
	sub.f32 	%f5320, %f5308, %f5311;
	add.f32 	%f5321, %f5320, %f5320;
	neg.f32 	%f5322, %f5311;
	fma.rn.f32 	%f5323, %f5322, %f5308, %f5321;
	mul.rn.f32 	%f5324, %f5292, %f5323;
	add.f32 	%f5325, %f5319, %f5311;
	sub.f32 	%f5326, %f5311, %f5325;
	add.f32 	%f5327, %f5319, %f5326;
	add.f32 	%f5328, %f5324, %f5327;
	add.f32 	%f5329, %f5325, %f5328;
	sub.f32 	%f5330, %f5325, %f5329;
	add.f32 	%f5331, %f5328, %f5330;
	mul.rn.f32 	%f5333, %f5306, %f1389;
	mul.rn.f32 	%f5335, %f5306, %f1391;
	add.f32 	%f5336, %f5333, %f5329;
	sub.f32 	%f5337, %f5333, %f5336;
	add.f32 	%f5338, %f5329, %f5337;
	add.f32 	%f5339, %f5331, %f5338;
	add.f32 	%f5340, %f5335, %f5339;
	add.f32 	%f5341, %f5336, %f5340;
	sub.f32 	%f5342, %f5336, %f5341;
	add.f32 	%f5343, %f5340, %f5342;
	mul.rn.f32 	%f5344, %f1354, %f5341;
	neg.f32 	%f5345, %f5344;
	fma.rn.f32 	%f5346, %f1354, %f5341, %f5345;
	fma.rn.f32 	%f5347, %f1354, %f5343, %f5346;
	fma.rn.f32 	%f5349, %f5096, %f5341, %f5347;
	add.rn.f32 	%f5350, %f5344, %f5349;
	neg.f32 	%f5351, %f5350;
	add.rn.f32 	%f5352, %f5344, %f5351;
	add.rn.f32 	%f5353, %f5352, %f5349;
	mov.b32 	%r1917, %f5350;
	setp.eq.s32 	%p876, %r1917, 1118925336;
	add.s32 	%r1918, %r1917, -1;
	mov.b32 	%f5354, %r1918;
	add.f32 	%f5355, %f5353, 0f37000000;
	selp.f32 	%f1153, %f5355, %f5353, %p876;
	selp.f32 	%f5356, %f5354, %f5350, %p876;
	mul.rn.f32 	%f5358, %f5356, %f1407;
	cvt.rzi.f32.f32 	%f5359, %f5358;
	abs.f32 	%f5360, %f5359;
	setp.gt.f32 	%p877, %f5360, 0f42FC0000;
	mov.b32 	%r1919, %f5359;
	and.b32  	%r1920, %r1919, -2147483648;
	or.b32  	%r1921, %r1920, 1123811328;
	mov.b32 	%f5361, %r1921;
	selp.f32 	%f5362, %f5361, %f5359, %p877;
	fma.rn.f32 	%f5364, %f5362, %f1413, %f5356;
	fma.rn.f32 	%f5366, %f5362, %f1415, %f5364;
	mul.f32 	%f5367, %f5366, 0f3FB8AA3B;
	add.f32 	%f5368, %f5362, 0f4B40007F;
	mov.b32 	%r1922, %f5368;
	shl.b32 	%r1923, %r1922, 23;
	mov.b32 	%f5369, %r1923;
	ex2.approx.ftz.f32 	%f5370, %f5367;
	mul.f32 	%f1154, %f5370, %f5369;
	setp.eq.f32 	%p878, %f1154, 0f7F800000;
	mov.f32 	%f6215, 0f7F800000;
	@%p878 bra 	$L__BB0_636;

	fma.rn.f32 	%f6215, %f1154, %f1153, %f1154;

$L__BB0_636:
	setp.lt.f32 	%p879, %f1151, 0f00000000;
	and.pred  	%p23, %p879, %p57;
	setp.eq.f32 	%p881, %f1151, 0f00000000;
	@%p881 bra 	$L__BB0_640;
	bra.uni 	$L__BB0_637;

$L__BB0_640:
	add.f32 	%f5375, %f1151, %f1151;
	selp.f32 	%f6217, %f5375, 0f00000000, %p57;
	bra.uni 	$L__BB0_641;

$L__BB0_637:
	mov.b32 	%r1924, %f6215;
	xor.b32  	%r1925, %r1924, -2147483648;
	mov.b32 	%f5371, %r1925;
	selp.f32 	%f6217, %f5371, %f6215, %p23;
	setp.geu.f32 	%p882, %f1151, 0f00000000;
	@%p882 bra 	$L__BB0_641;

	cvt.rzi.f32.f32 	%f5373, %f1354;
	setp.eq.f32 	%p883, %f5373, 0f40000000;
	@%p883 bra 	$L__BB0_641;

	mov.f32 	%f6217, 0f7FFFFFFF;

$L__BB0_641:
	add.f32 	%f5376, %f1152, 0f40000000;
	mov.b32 	%r1926, %f5376;
	setp.lt.s32 	%p885, %r1926, 2139095040;
	@%p885 bra 	$L__BB0_646;

	setp.gtu.f32 	%p886, %f1152, 0f7F800000;
	@%p886 bra 	$L__BB0_645;
	bra.uni 	$L__BB0_643;

$L__BB0_645:
	add.f32 	%f6217, %f1151, 0f40000000;
	bra.uni 	$L__BB0_646;

$L__BB0_643:
	setp.neu.f32 	%p887, %f1152, 0f7F800000;
	@%p887 bra 	$L__BB0_646;

	selp.f32 	%f6217, 0fFF800000, 0f7F800000, %p23;

$L__BB0_646:
	mul.f32 	%f5380, %f6217, 0f3F000000;
	setp.eq.f32 	%p888, %f1151, 0f3F800000;
	selp.f32 	%f1163, 0f3F000000, %f5380, %p888;
	add.f32 	%f1164, %f1150, 0fBF800000;
	abs.f32 	%f1165, %f1164;
	setp.lt.f32 	%p889, %f1165, 0f00800000;
	mul.f32 	%f5381, %f1165, 0f4B800000;
	selp.f32 	%f5382, %f5381, %f1165, %p889;
	selp.f32 	%f5383, 0fC3170000, 0fC2FE0000, %p889;
	mov.b32 	%r1927, %f5382;
	and.b32  	%r1928, %r1927, 8388607;
	or.b32  	%r1929, %r1928, 1065353216;
	mov.b32 	%f5384, %r1929;
	shr.u32 	%r1930, %r1927, 23;
	cvt.rn.f32.u32 	%f5385, %r1930;
	add.f32 	%f5386, %f5383, %f5385;
	setp.gt.f32 	%p890, %f5384, 0f3FB504F3;
	mul.f32 	%f5387, %f5384, 0f3F000000;
	add.f32 	%f5388, %f5386, 0f3F800000;
	selp.f32 	%f5389, %f5388, %f5386, %p890;
	selp.f32 	%f5390, %f5387, %f5384, %p890;
	add.f32 	%f5391, %f5390, 0fBF800000;
	add.f32 	%f5378, %f5390, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5377,%f5378;
	// end inline asm
	add.f32 	%f5392, %f5391, %f5391;
	mul.f32 	%f5394, %f5377, %f5392;
	mul.f32 	%f5395, %f5394, %f5394;
	fma.rn.f32 	%f5398, %f1371, %f5395, %f1370;
	fma.rn.f32 	%f5400, %f5398, %f5395, %f1373;
	mul.rn.f32 	%f5401, %f5400, %f5395;
	mul.rn.f32 	%f5402, %f5401, %f5394;
	sub.f32 	%f5403, %f5391, %f5394;
	add.f32 	%f5404, %f5403, %f5403;
	neg.f32 	%f5405, %f5394;
	fma.rn.f32 	%f5406, %f5405, %f5391, %f5404;
	mul.rn.f32 	%f5407, %f5377, %f5406;
	add.f32 	%f5408, %f5402, %f5394;
	sub.f32 	%f5409, %f5394, %f5408;
	add.f32 	%f5410, %f5402, %f5409;
	add.f32 	%f5411, %f5407, %f5410;
	add.f32 	%f5412, %f5408, %f5411;
	sub.f32 	%f5413, %f5408, %f5412;
	add.f32 	%f5414, %f5411, %f5413;
	mul.rn.f32 	%f5416, %f5389, %f1389;
	mul.rn.f32 	%f5418, %f5389, %f1391;
	add.f32 	%f5419, %f5416, %f5412;
	sub.f32 	%f5420, %f5416, %f5419;
	add.f32 	%f5421, %f5412, %f5420;
	add.f32 	%f5422, %f5414, %f5421;
	add.f32 	%f5423, %f5418, %f5422;
	add.f32 	%f5424, %f5419, %f5423;
	sub.f32 	%f5425, %f5419, %f5424;
	add.f32 	%f5426, %f5423, %f5425;
	mul.rn.f32 	%f5427, %f1354, %f5424;
	neg.f32 	%f5428, %f5427;
	fma.rn.f32 	%f5429, %f1354, %f5424, %f5428;
	fma.rn.f32 	%f5430, %f1354, %f5426, %f5429;
	fma.rn.f32 	%f5432, %f5096, %f5424, %f5430;
	add.rn.f32 	%f5433, %f5427, %f5432;
	neg.f32 	%f5434, %f5433;
	add.rn.f32 	%f5435, %f5427, %f5434;
	add.rn.f32 	%f5436, %f5435, %f5432;
	mov.b32 	%r1931, %f5433;
	setp.eq.s32 	%p891, %r1931, 1118925336;
	add.s32 	%r1932, %r1931, -1;
	mov.b32 	%f5437, %r1932;
	add.f32 	%f5438, %f5436, 0f37000000;
	selp.f32 	%f1166, %f5438, %f5436, %p891;
	selp.f32 	%f5439, %f5437, %f5433, %p891;
	mul.rn.f32 	%f5441, %f5439, %f1407;
	cvt.rzi.f32.f32 	%f5442, %f5441;
	abs.f32 	%f5443, %f5442;
	setp.gt.f32 	%p892, %f5443, 0f42FC0000;
	mov.b32 	%r1933, %f5442;
	and.b32  	%r1934, %r1933, -2147483648;
	or.b32  	%r1935, %r1934, 1123811328;
	mov.b32 	%f5444, %r1935;
	selp.f32 	%f5445, %f5444, %f5442, %p892;
	fma.rn.f32 	%f5447, %f5445, %f1413, %f5439;
	fma.rn.f32 	%f5449, %f5445, %f1415, %f5447;
	mul.f32 	%f5450, %f5449, 0f3FB8AA3B;
	add.f32 	%f5451, %f5445, 0f4B40007F;
	mov.b32 	%r1936, %f5451;
	shl.b32 	%r1937, %r1936, 23;
	mov.b32 	%f5452, %r1937;
	ex2.approx.ftz.f32 	%f5453, %f5450;
	mul.f32 	%f1167, %f5453, %f5452;
	setp.eq.f32 	%p893, %f1167, 0f7F800000;
	mov.f32 	%f6218, 0f7F800000;
	@%p893 bra 	$L__BB0_648;

	fma.rn.f32 	%f6218, %f1167, %f1166, %f1167;

$L__BB0_648:
	setp.lt.f32 	%p894, %f1164, 0f00000000;
	and.pred  	%p24, %p894, %p57;
	setp.eq.f32 	%p896, %f1164, 0f00000000;
	@%p896 bra 	$L__BB0_652;
	bra.uni 	$L__BB0_649;

$L__BB0_652:
	add.f32 	%f5458, %f1164, %f1164;
	selp.f32 	%f6220, %f5458, 0f00000000, %p57;
	bra.uni 	$L__BB0_653;

$L__BB0_649:
	mov.b32 	%r1938, %f6218;
	xor.b32  	%r1939, %r1938, -2147483648;
	mov.b32 	%f5454, %r1939;
	selp.f32 	%f6220, %f5454, %f6218, %p24;
	setp.geu.f32 	%p897, %f1164, 0f00000000;
	@%p897 bra 	$L__BB0_653;

	cvt.rzi.f32.f32 	%f5456, %f1354;
	setp.eq.f32 	%p898, %f5456, 0f40000000;
	@%p898 bra 	$L__BB0_653;

	mov.f32 	%f6220, 0f7FFFFFFF;

$L__BB0_653:
	add.f32 	%f5459, %f1165, 0f40000000;
	mov.b32 	%r1940, %f5459;
	setp.lt.s32 	%p900, %r1940, 2139095040;
	@%p900 bra 	$L__BB0_658;

	setp.gtu.f32 	%p901, %f1165, 0f7F800000;
	@%p901 bra 	$L__BB0_657;
	bra.uni 	$L__BB0_655;

$L__BB0_657:
	add.f32 	%f6220, %f1164, 0f40000000;
	bra.uni 	$L__BB0_658;

$L__BB0_655:
	setp.neu.f32 	%p902, %f1165, 0f7F800000;
	@%p902 bra 	$L__BB0_658;

	selp.f32 	%f6220, 0fFF800000, 0f7F800000, %p24;

$L__BB0_658:
	mov.f32 	%f5912, 0f3F400000;
	sub.f32 	%f5464, %f5912, %f6220;
	setp.eq.f32 	%p903, %f1164, 0f3F800000;
	selp.f32 	%f1176, 0fBE800000, %f5464, %p903;
	add.f32 	%f1177, %f1150, 0fBF000000;
	abs.f32 	%f1178, %f1177;
	setp.lt.f32 	%p904, %f1178, 0f00800000;
	mul.f32 	%f5465, %f1178, 0f4B800000;
	selp.f32 	%f5466, %f5465, %f1178, %p904;
	selp.f32 	%f5467, 0fC3170000, 0fC2FE0000, %p904;
	mov.b32 	%r1941, %f5466;
	and.b32  	%r1942, %r1941, 8388607;
	or.b32  	%r1943, %r1942, 1065353216;
	mov.b32 	%f5468, %r1943;
	shr.u32 	%r1944, %r1941, 23;
	cvt.rn.f32.u32 	%f5469, %r1944;
	add.f32 	%f5470, %f5467, %f5469;
	setp.gt.f32 	%p905, %f5468, 0f3FB504F3;
	mul.f32 	%f5471, %f5468, 0f3F000000;
	add.f32 	%f5472, %f5470, 0f3F800000;
	selp.f32 	%f5473, %f5472, %f5470, %p905;
	selp.f32 	%f5474, %f5471, %f5468, %p905;
	add.f32 	%f5475, %f5474, 0fBF800000;
	add.f32 	%f5461, %f5474, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5460,%f5461;
	// end inline asm
	add.f32 	%f5476, %f5475, %f5475;
	mul.f32 	%f5478, %f5460, %f5476;
	mul.f32 	%f5479, %f5478, %f5478;
	fma.rn.f32 	%f5482, %f1371, %f5479, %f1370;
	fma.rn.f32 	%f5484, %f5482, %f5479, %f1373;
	mul.rn.f32 	%f5485, %f5484, %f5479;
	mul.rn.f32 	%f5486, %f5485, %f5478;
	sub.f32 	%f5487, %f5475, %f5478;
	add.f32 	%f5488, %f5487, %f5487;
	neg.f32 	%f5489, %f5478;
	fma.rn.f32 	%f5490, %f5489, %f5475, %f5488;
	mul.rn.f32 	%f5491, %f5460, %f5490;
	add.f32 	%f5492, %f5486, %f5478;
	sub.f32 	%f5493, %f5478, %f5492;
	add.f32 	%f5494, %f5486, %f5493;
	add.f32 	%f5495, %f5491, %f5494;
	add.f32 	%f5496, %f5492, %f5495;
	sub.f32 	%f5497, %f5492, %f5496;
	add.f32 	%f5498, %f5495, %f5497;
	mul.rn.f32 	%f5500, %f5473, %f1389;
	mul.rn.f32 	%f5502, %f5473, %f1391;
	add.f32 	%f5503, %f5500, %f5496;
	sub.f32 	%f5504, %f5500, %f5503;
	add.f32 	%f5505, %f5496, %f5504;
	add.f32 	%f5506, %f5498, %f5505;
	add.f32 	%f5507, %f5502, %f5506;
	add.f32 	%f5508, %f5503, %f5507;
	sub.f32 	%f5509, %f5503, %f5508;
	add.f32 	%f5510, %f5507, %f5509;
	mul.rn.f32 	%f5511, %f1354, %f5508;
	neg.f32 	%f5512, %f5511;
	fma.rn.f32 	%f5513, %f1354, %f5508, %f5512;
	fma.rn.f32 	%f5514, %f1354, %f5510, %f5513;
	fma.rn.f32 	%f5516, %f5096, %f5508, %f5514;
	add.rn.f32 	%f5517, %f5511, %f5516;
	neg.f32 	%f5518, %f5517;
	add.rn.f32 	%f5519, %f5511, %f5518;
	add.rn.f32 	%f5520, %f5519, %f5516;
	mov.b32 	%r1945, %f5517;
	setp.eq.s32 	%p906, %r1945, 1118925336;
	add.s32 	%r1946, %r1945, -1;
	mov.b32 	%f5521, %r1946;
	add.f32 	%f5522, %f5520, 0f37000000;
	selp.f32 	%f1179, %f5522, %f5520, %p906;
	selp.f32 	%f5523, %f5521, %f5517, %p906;
	mul.rn.f32 	%f5525, %f5523, %f1407;
	cvt.rzi.f32.f32 	%f5526, %f5525;
	abs.f32 	%f5527, %f5526;
	setp.gt.f32 	%p907, %f5527, 0f42FC0000;
	mov.b32 	%r1947, %f5526;
	and.b32  	%r1948, %r1947, -2147483648;
	or.b32  	%r1949, %r1948, 1123811328;
	mov.b32 	%f5528, %r1949;
	selp.f32 	%f5529, %f5528, %f5526, %p907;
	fma.rn.f32 	%f5531, %f5529, %f1413, %f5523;
	fma.rn.f32 	%f5533, %f5529, %f1415, %f5531;
	mul.f32 	%f5534, %f5533, 0f3FB8AA3B;
	add.f32 	%f5535, %f5529, 0f4B40007F;
	mov.b32 	%r1950, %f5535;
	shl.b32 	%r1951, %r1950, 23;
	mov.b32 	%f5536, %r1951;
	ex2.approx.ftz.f32 	%f5537, %f5534;
	mul.f32 	%f1180, %f5537, %f5536;
	setp.eq.f32 	%p908, %f1180, 0f7F800000;
	mov.f32 	%f6221, 0f7F800000;
	@%p908 bra 	$L__BB0_660;

	fma.rn.f32 	%f6221, %f1180, %f1179, %f1180;

$L__BB0_660:
	setp.lt.f32 	%p909, %f1177, 0f00000000;
	and.pred  	%p25, %p909, %p57;
	setp.eq.f32 	%p911, %f1177, 0f00000000;
	@%p911 bra 	$L__BB0_664;
	bra.uni 	$L__BB0_661;

$L__BB0_664:
	add.f32 	%f5542, %f1177, %f1177;
	selp.f32 	%f6223, %f5542, 0f00000000, %p57;
	bra.uni 	$L__BB0_665;

$L__BB0_661:
	mov.b32 	%r1952, %f6221;
	xor.b32  	%r1953, %r1952, -2147483648;
	mov.b32 	%f5538, %r1953;
	selp.f32 	%f6223, %f5538, %f6221, %p25;
	setp.geu.f32 	%p912, %f1177, 0f00000000;
	@%p912 bra 	$L__BB0_665;

	cvt.rzi.f32.f32 	%f5540, %f1354;
	setp.eq.f32 	%p913, %f5540, 0f40000000;
	@%p913 bra 	$L__BB0_665;

	mov.f32 	%f6223, 0f7FFFFFFF;

$L__BB0_665:
	add.f32 	%f5543, %f1178, 0f40000000;
	mov.b32 	%r1954, %f5543;
	setp.lt.s32 	%p915, %r1954, 2139095040;
	@%p915 bra 	$L__BB0_670;

	setp.gtu.f32 	%p916, %f1178, 0f7F800000;
	@%p916 bra 	$L__BB0_669;
	bra.uni 	$L__BB0_667;

$L__BB0_669:
	add.f32 	%f6223, %f1177, 0f40000000;
	bra.uni 	$L__BB0_670;

$L__BB0_667:
	setp.neu.f32 	%p917, %f1178, 0f7F800000;
	@%p917 bra 	$L__BB0_670;

	selp.f32 	%f6223, 0fFF800000, 0f7F800000, %p25;

$L__BB0_670:
	mul.f32 	%f5544, %f6223, 0f3F000000;
	setp.eq.f32 	%p918, %f1177, 0f3F800000;
	selp.f32 	%f1189, 0f3F000000, %f5544, %p918;
	sub.f32 	%f5545, %f1106, %f13;
	setp.gt.f32 	%p919, %f5545, 0f5EFFFFFF;
	max.f32 	%f5546, %f5545, 0fDF000000;
	cvt.rzi.s64.f32 	%rd1077, %f5546;
	selp.b64 	%rd1078, 4294967295, %rd1077, %p919;
	setp.num.f32 	%p920, %f5545, %f5545;
	selp.b64 	%rd1079, %rd1078, 0, %p920;
	sub.f32 	%f5547, %f1107, %f14;
	setp.gt.f32 	%p921, %f5547, 0f5EFFFFFF;
	max.f32 	%f5548, %f5547, 0fDF000000;
	cvt.rzi.s64.f32 	%rd1080, %f5548;
	setp.num.f32 	%p922, %f5547, %f5547;
	add.s64 	%rd1081, %rd1079, %rd57;
	shl.b64 	%rd1082, %rd1080, 3;
	selp.b64 	%rd1083, 4294967288, %rd1082, %p921;
	selp.b64 	%rd1084, %rd1083, 0, %p922;
	add.s64 	%rd1085, %rd1081, %rd1084;
	mul.f32 	%f5549, %f4, %f6062;
	mul.f32 	%f5550, %f4, %f6061;
	mul.f32 	%f5551, %f4, %f6060;
	mul.f32 	%f5552, %f4, %f6059;
	mul.f32 	%f5553, %f12, %f5;
	mul.f32 	%f5554, %f5553, %f1323;
	mul.f32 	%f5555, %f5554, %f6202;
	mul.f32 	%f5556, %f5554, %f6203;
	mul.f32 	%f5557, %f5554, %f6204;
	mul.f32 	%f5558, %f5554, %f6205;
	sub.f32 	%f1190, %f5549, %f5555;
	sub.f32 	%f1191, %f5550, %f5556;
	sub.f32 	%f1192, %f5551, %f5557;
	sub.f32 	%f1193, %f5552, %f5558;
	add.u64 	%rd1087, %SPL, 96;
	ld.local.u64 	%rd1088, [%rd1087];
	cvt.u32.u64 	%r1955, %rd1088;
	mov.b32 	%f5559, %r1955;
	mul.f32 	%f5560, %f4, %f5559;
	shr.u64 	%rd1089, %rd1088, 32;
	cvt.u32.u64 	%r1956, %rd1089;
	mov.b32 	%f5561, %r1956;
	mul.f32 	%f5562, %f4, %f5561;
	shr.u64 	%rd1090, %rd1551, 32;
	cvt.u32.u64 	%r1957, %rd1090;
	cvt.u32.u64 	%r1958, %rd1551;
	mov.b32 	%f5563, %r1958;
	add.f32 	%f5564, %f5563, 0f00000000;
	mov.b32 	%f5565, %r1957;
	add.f32 	%f5566, %f5565, 0f00000000;
	fma.rn.f32 	%f1194, %f5564, %f1323, %f5560;
	fma.rn.f32 	%f1195, %f5566, %f1323, %f5562;
	setp.gt.f32 	%p923, %f934, 0f00000000;
	selp.f32 	%f1196, %f4, 0f00000000, %p923;
	mul.f32 	%f1197, %f748, %f1196;
	and.b64  	%rd283, %rd1085, 4294967295;
	mul.lo.s64 	%rd1091, %rd283, 88;
	add.s64 	%rd1093, %rd575, %rd1091;
	add.s64 	%rd284, %rd1093, 20;
	mov.u16 	%rs67, 0;
	@%p27 bra 	$L__BB0_700;
	bra.uni 	$L__BB0_671;

$L__BB0_700:
	@%p206 bra 	$L__BB0_747;

	fma.rn.f32 	%f5732, %f1326, 0f40000000, %f1108;
	fma.rn.f32 	%f5733, %f1326, 0f40000000, %f1109;
	mul.f32 	%f1241, %f1190, %f5732;
	mul.f32 	%f1242, %f1191, %f5732;
	mul.f32 	%f1243, %f1192, %f5733;
	add.f32 	%f1244, %f1241, %f1243;
	mul.f32 	%f1245, %f1193, %f5733;
	add.f32 	%f1246, %f1242, %f1245;
	add.s64 	%rd294, %rd283, 18;
	ld.shared.u32 	%r1995, [%rd284+1628];
	and.b32  	%r1996, %r1995, %r2154;
	xor.b32  	%r1997, %r1995, %r2154;
	shr.u32 	%r1998, %r1997, 16;
	and.b32  	%r1999, %r1996, %r1998;
	setp.ne.s32 	%p944, %r1999, 0;
	@%p944 bra 	$L__BB0_705;

	mul.f32 	%f5734, %f1149, %f1189;
	mul.lo.s64 	%rd1174, %rd294, 88;
	add.s64 	%rd1177, %rd579, %rd1174;
	add.s64 	%rd295, %rd1177, 80;
	mul.f32 	%f1247, %f1196, %f5734;
	mul.f32 	%f1248, %f1197, %f5734;
	add.f32 	%f5735, %f1195, %f1246;
	mul.f32 	%f1249, %f5735, %f5734;
	add.f32 	%f5736, %f1194, %f1244;
	mul.f32 	%f1250, %f5736, %f5734;
	mul.f32 	%f1251, %f4, %f5734;

$L__BB0_703:
	// begin inline asm
	cvta.to.shared.u64 %rd1178, %rd295;atom.acquire.shared.exch.b32 %r2000, [%rd1178], %r1;
	// end inline asm
	setp.ne.s32 	%p945, %r2000, -1;
	@%p945 bra 	$L__BB0_703;

	ld.shared.f32 	%f5737, [%rd284+1584];
	add.f32 	%f5738, %f1251, %f5737;
	st.shared.f32 	[%rd284+1584], %f5738;
	ld.shared.v2.f32 	{%f5739, %f5740}, [%rd284+1588];
	add.f32 	%f5743, %f1250, %f5739;
	st.shared.f32 	[%rd284+1588], %f5743;
	add.f32 	%f5744, %f1249, %f5740;
	st.shared.f32 	[%rd284+1592], %f5744;
	ld.shared.v2.f32 	{%f5745, %f5746}, [%rd284+1604];
	add.f32 	%f5749, %f1248, %f5746;
	add.f32 	%f5750, %f1247, %f5745;
	st.shared.v2.f32 	[%rd284+1604], {%f5750, %f5749};
	mov.u32 	%r2003, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1180, %rd295;atom.release.shared.exch.b32 %r2002, [%rd1180], %r2003;
	// end inline asm

$L__BB0_705:
	setp.eq.s64 	%p946, %rd588, -16;
	@%p946 bra 	$L__BB0_747;

	mul.f32 	%f1252, %f1326, 0f00000000;
	add.f32 	%f5751, %f1252, %f1109;
	mul.f32 	%f1253, %f1192, %f5751;
	add.f32 	%f1254, %f1241, %f1253;
	mul.f32 	%f1255, %f1193, %f5751;
	add.f32 	%f1256, %f1242, %f1255;
	add.s64 	%rd296, %rd283, 2;
	ld.shared.u32 	%r2004, [%rd284+220];
	and.b32  	%r2005, %r2004, %r2154;
	xor.b32  	%r2006, %r2004, %r2154;
	shr.u32 	%r2007, %r2006, 16;
	and.b32  	%r2008, %r2005, %r2007;
	setp.ne.s32 	%p947, %r2008, 0;
	@%p947 bra 	$L__BB0_710;

	mul.f32 	%f5752, %f1149, %f1163;
	mul.lo.s64 	%rd1184, %rd296, 88;
	add.s64 	%rd1187, %rd579, %rd1184;
	add.s64 	%rd297, %rd1187, 80;
	mul.f32 	%f1257, %f1196, %f5752;
	mul.f32 	%f1258, %f1197, %f5752;
	add.f32 	%f5753, %f1195, %f1256;
	mul.f32 	%f1259, %f5753, %f5752;
	add.f32 	%f5754, %f1194, %f1254;
	mul.f32 	%f1260, %f5754, %f5752;
	mul.f32 	%f1261, %f4, %f5752;

$L__BB0_708:
	// begin inline asm
	cvta.to.shared.u64 %rd1188, %rd297;atom.acquire.shared.exch.b32 %r2009, [%rd1188], %r1;
	// end inline asm
	setp.ne.s32 	%p948, %r2009, -1;
	@%p948 bra 	$L__BB0_708;

	ld.shared.f32 	%f5755, [%rd284+176];
	add.f32 	%f5756, %f1261, %f5755;
	st.shared.f32 	[%rd284+176], %f5756;
	ld.shared.v2.f32 	{%f5757, %f5758}, [%rd284+180];
	add.f32 	%f5761, %f1260, %f5757;
	st.shared.f32 	[%rd284+180], %f5761;
	add.f32 	%f5762, %f1259, %f5758;
	st.shared.f32 	[%rd284+184], %f5762;
	ld.shared.v2.f32 	{%f5763, %f5764}, [%rd284+196];
	add.f32 	%f5767, %f1258, %f5764;
	add.f32 	%f5768, %f1257, %f5763;
	st.shared.v2.f32 	[%rd284+196], {%f5768, %f5767};
	mov.u32 	%r2012, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1190, %rd297;atom.release.shared.exch.b32 %r2011, [%rd1190], %r2012;
	// end inline asm

$L__BB0_710:
	setp.eq.s64 	%p949, %rd588, -32;
	@%p949 bra 	$L__BB0_747;

	add.f32 	%f5769, %f1326, %f1109;
	mul.f32 	%f1262, %f1192, %f5769;
	add.f32 	%f1263, %f1241, %f1262;
	mul.f32 	%f1264, %f1193, %f5769;
	add.f32 	%f1265, %f1242, %f1264;
	add.s64 	%rd298, %rd283, 10;
	ld.shared.u32 	%r2013, [%rd284+924];
	and.b32  	%r2014, %r2013, %r2154;
	xor.b32  	%r2015, %r2013, %r2154;
	shr.u32 	%r2016, %r2015, 16;
	and.b32  	%r2017, %r2014, %r2016;
	setp.ne.s32 	%p950, %r2017, 0;
	@%p950 bra 	$L__BB0_715;

	mul.f32 	%f5770, %f1149, %f1176;
	mul.lo.s64 	%rd1194, %rd298, 88;
	add.s64 	%rd1197, %rd579, %rd1194;
	add.s64 	%rd299, %rd1197, 80;
	mul.f32 	%f1266, %f1196, %f5770;
	mul.f32 	%f1267, %f1197, %f5770;
	add.f32 	%f5771, %f1195, %f1265;
	mul.f32 	%f1268, %f5771, %f5770;
	add.f32 	%f5772, %f1194, %f1263;
	mul.f32 	%f1269, %f5772, %f5770;
	mul.f32 	%f1270, %f4, %f5770;

$L__BB0_713:
	// begin inline asm
	cvta.to.shared.u64 %rd1198, %rd299;atom.acquire.shared.exch.b32 %r2018, [%rd1198], %r1;
	// end inline asm
	setp.ne.s32 	%p951, %r2018, -1;
	@%p951 bra 	$L__BB0_713;

	ld.shared.f32 	%f5773, [%rd284+880];
	add.f32 	%f5774, %f1270, %f5773;
	st.shared.f32 	[%rd284+880], %f5774;
	ld.shared.v2.f32 	{%f5775, %f5776}, [%rd284+884];
	add.f32 	%f5779, %f1269, %f5775;
	st.shared.f32 	[%rd284+884], %f5779;
	add.f32 	%f5780, %f1268, %f5776;
	st.shared.f32 	[%rd284+888], %f5780;
	ld.shared.v2.f32 	{%f5781, %f5782}, [%rd284+900];
	add.f32 	%f5785, %f1267, %f5782;
	add.f32 	%f5786, %f1266, %f5781;
	st.shared.v2.f32 	[%rd284+900], {%f5786, %f5785};
	mov.u32 	%r2021, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1200, %rd299;atom.release.shared.exch.b32 %r2020, [%rd1200], %r2021;
	// end inline asm

$L__BB0_715:
	setp.eq.s64 	%p952, %rd588, -48;
	@%p952 bra 	$L__BB0_747;

	add.f32 	%f5787, %f1252, %f1108;
	mul.f32 	%f1271, %f1190, %f5787;
	mul.f32 	%f1272, %f1191, %f5787;
	add.f32 	%f1273, %f1271, %f1243;
	add.f32 	%f1274, %f1272, %f1245;
	add.s64 	%rd300, %rd283, 16;
	ld.shared.u32 	%r2022, [%rd284+1452];
	and.b32  	%r2023, %r2022, %r2154;
	xor.b32  	%r2024, %r2022, %r2154;
	shr.u32 	%r2025, %r2024, 16;
	and.b32  	%r2026, %r2023, %r2025;
	setp.ne.s32 	%p953, %r2026, 0;
	@%p953 bra 	$L__BB0_720;

	mul.f32 	%f5788, %f1123, %f1189;
	mul.lo.s64 	%rd1204, %rd300, 88;
	add.s64 	%rd1207, %rd579, %rd1204;
	add.s64 	%rd301, %rd1207, 80;
	mul.f32 	%f1275, %f1196, %f5788;
	mul.f32 	%f1276, %f1197, %f5788;
	add.f32 	%f5789, %f1195, %f1274;
	mul.f32 	%f1277, %f5789, %f5788;
	add.f32 	%f5790, %f1194, %f1273;
	mul.f32 	%f1278, %f5790, %f5788;
	mul.f32 	%f1279, %f4, %f5788;

$L__BB0_718:
	// begin inline asm
	cvta.to.shared.u64 %rd1208, %rd301;atom.acquire.shared.exch.b32 %r2027, [%rd1208], %r1;
	// end inline asm
	setp.ne.s32 	%p954, %r2027, -1;
	@%p954 bra 	$L__BB0_718;

	ld.shared.f32 	%f5791, [%rd284+1408];
	add.f32 	%f5792, %f1279, %f5791;
	st.shared.f32 	[%rd284+1408], %f5792;
	ld.shared.v2.f32 	{%f5793, %f5794}, [%rd284+1412];
	add.f32 	%f5797, %f1278, %f5793;
	st.shared.f32 	[%rd284+1412], %f5797;
	add.f32 	%f5798, %f1277, %f5794;
	st.shared.f32 	[%rd284+1416], %f5798;
	ld.shared.v2.f32 	{%f5799, %f5800}, [%rd284+1428];
	add.f32 	%f5803, %f1276, %f5800;
	add.f32 	%f5804, %f1275, %f5799;
	st.shared.v2.f32 	[%rd284+1428], {%f5804, %f5803};
	mov.u32 	%r2030, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1210, %rd301;atom.release.shared.exch.b32 %r2029, [%rd1210], %r2030;
	// end inline asm

$L__BB0_720:
	setp.eq.s64 	%p955, %rd588, -64;
	@%p955 bra 	$L__BB0_747;

	add.s64 	%rd1217, %rd579, %rd1091;
	setp.eq.s64 	%p956, %rd1217, 0;
	@%p956 bra 	$L__BB0_747;

	add.f32 	%f1280, %f1271, %f1253;
	add.f32 	%f1281, %f1272, %f1255;
	ld.shared.u32 	%r2031, [%rd284+44];
	and.b32  	%r2032, %r2031, %r2154;
	xor.b32  	%r2033, %r2031, %r2154;
	shr.u32 	%r2034, %r2033, 16;
	and.b32  	%r2035, %r2032, %r2034;
	setp.ne.s32 	%p957, %r2035, 0;
	@%p957 bra 	$L__BB0_726;

	mul.f32 	%f5805, %f1123, %f1163;
	add.s64 	%rd302, %rd1217, 80;
	mul.f32 	%f1282, %f1196, %f5805;
	mul.f32 	%f1283, %f1197, %f5805;
	add.f32 	%f5806, %f1195, %f1281;
	mul.f32 	%f1284, %f5806, %f5805;
	add.f32 	%f5807, %f1194, %f1280;
	mul.f32 	%f1285, %f5807, %f5805;
	mul.f32 	%f1286, %f4, %f5805;

$L__BB0_724:
	// begin inline asm
	cvta.to.shared.u64 %rd1222, %rd302;atom.acquire.shared.exch.b32 %r2036, [%rd1222], %r1;
	// end inline asm
	setp.ne.s32 	%p958, %r2036, -1;
	@%p958 bra 	$L__BB0_724;

	ld.shared.f32 	%f5808, [%rd284];
	add.f32 	%f5809, %f1286, %f5808;
	st.shared.f32 	[%rd284], %f5809;
	ld.shared.v2.f32 	{%f5810, %f5811}, [%rd284+4];
	add.f32 	%f5814, %f1285, %f5810;
	st.shared.f32 	[%rd284+4], %f5814;
	add.f32 	%f5815, %f1284, %f5811;
	st.shared.f32 	[%rd284+8], %f5815;
	ld.shared.v2.f32 	{%f5816, %f5817}, [%rd284+20];
	add.f32 	%f5820, %f1283, %f5817;
	add.f32 	%f5821, %f1282, %f5816;
	st.shared.v2.f32 	[%rd284+20], {%f5821, %f5820};
	mov.u32 	%r2039, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1224, %rd302;atom.release.shared.exch.b32 %r2038, [%rd1224], %r2039;
	// end inline asm

$L__BB0_726:
	setp.eq.s64 	%p959, %rd588, -80;
	@%p959 bra 	$L__BB0_747;

	add.f32 	%f1287, %f1271, %f1262;
	add.f32 	%f1288, %f1272, %f1264;
	ld.shared.u32 	%r2040, [%rd284+748];
	and.b32  	%r2041, %r2040, %r2154;
	xor.b32  	%r2042, %r2040, %r2154;
	shr.u32 	%r2043, %r2042, 16;
	and.b32  	%r2044, %r2041, %r2043;
	setp.ne.s32 	%p960, %r2044, 0;
	@%p960 bra 	$L__BB0_731;

	mul.f32 	%f5822, %f1123, %f1176;
	add.s64 	%rd303, %rd1217, 784;
	mul.f32 	%f1289, %f1196, %f5822;
	mul.f32 	%f1290, %f1197, %f5822;
	add.f32 	%f5823, %f1195, %f1288;
	mul.f32 	%f1291, %f5823, %f5822;
	add.f32 	%f5824, %f1194, %f1287;
	mul.f32 	%f1292, %f5824, %f5822;
	mul.f32 	%f1293, %f4, %f5822;

$L__BB0_729:
	// begin inline asm
	cvta.to.shared.u64 %rd1232, %rd303;atom.acquire.shared.exch.b32 %r2045, [%rd1232], %r1;
	// end inline asm
	setp.ne.s32 	%p961, %r2045, -1;
	@%p961 bra 	$L__BB0_729;

	ld.shared.f32 	%f5825, [%rd284+704];
	add.f32 	%f5826, %f1293, %f5825;
	st.shared.f32 	[%rd284+704], %f5826;
	ld.shared.v2.f32 	{%f5827, %f5828}, [%rd284+708];
	add.f32 	%f5831, %f1292, %f5827;
	st.shared.f32 	[%rd284+708], %f5831;
	add.f32 	%f5832, %f1291, %f5828;
	st.shared.f32 	[%rd284+712], %f5832;
	ld.shared.v2.f32 	{%f5833, %f5834}, [%rd284+724];
	add.f32 	%f5837, %f1290, %f5834;
	add.f32 	%f5838, %f1289, %f5833;
	st.shared.v2.f32 	[%rd284+724], {%f5838, %f5837};
	mov.u32 	%r2048, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1234, %rd303;atom.release.shared.exch.b32 %r2047, [%rd1234], %r2048;
	// end inline asm

$L__BB0_731:
	setp.eq.s64 	%p962, %rd588, -96;
	@%p962 bra 	$L__BB0_747;

	add.f32 	%f5839, %f1326, %f1108;
	mul.f32 	%f1294, %f1190, %f5839;
	mul.f32 	%f1295, %f1191, %f5839;
	add.f32 	%f1296, %f1294, %f1243;
	add.f32 	%f1297, %f1295, %f1245;
	ld.shared.u32 	%r2049, [%rd284+1540];
	and.b32  	%r2050, %r2049, %r2154;
	xor.b32  	%r2051, %r2049, %r2154;
	shr.u32 	%r2052, %r2051, 16;
	and.b32  	%r2053, %r2050, %r2052;
	setp.ne.s32 	%p963, %r2053, 0;
	@%p963 bra 	$L__BB0_736;

	mul.f32 	%f5840, %f1136, %f1189;
	add.s64 	%rd304, %rd1217, 1576;
	mul.f32 	%f1298, %f1196, %f5840;
	mul.f32 	%f1299, %f1197, %f5840;
	add.f32 	%f5841, %f1195, %f1297;
	mul.f32 	%f1300, %f5841, %f5840;
	add.f32 	%f5842, %f1194, %f1296;
	mul.f32 	%f1301, %f5842, %f5840;
	mul.f32 	%f1302, %f4, %f5840;

$L__BB0_734:
	// begin inline asm
	cvta.to.shared.u64 %rd1242, %rd304;atom.acquire.shared.exch.b32 %r2054, [%rd1242], %r1;
	// end inline asm
	setp.ne.s32 	%p964, %r2054, -1;
	@%p964 bra 	$L__BB0_734;

	ld.shared.f32 	%f5843, [%rd284+1496];
	add.f32 	%f5844, %f1302, %f5843;
	st.shared.f32 	[%rd284+1496], %f5844;
	ld.shared.v2.f32 	{%f5845, %f5846}, [%rd284+1500];
	add.f32 	%f5849, %f1301, %f5845;
	st.shared.f32 	[%rd284+1500], %f5849;
	add.f32 	%f5850, %f1300, %f5846;
	st.shared.f32 	[%rd284+1504], %f5850;
	ld.shared.v2.f32 	{%f5851, %f5852}, [%rd284+1516];
	add.f32 	%f5855, %f1299, %f5852;
	add.f32 	%f5856, %f1298, %f5851;
	st.shared.v2.f32 	[%rd284+1516], {%f5856, %f5855};
	mov.u32 	%r2057, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1244, %rd304;atom.release.shared.exch.b32 %r2056, [%rd1244], %r2057;
	// end inline asm

$L__BB0_736:
	setp.eq.s64 	%p965, %rd588, -112;
	@%p965 bra 	$L__BB0_747;

	add.f32 	%f1303, %f1294, %f1253;
	add.f32 	%f1304, %f1295, %f1255;
	ld.shared.u32 	%r2058, [%rd284+132];
	and.b32  	%r2059, %r2058, %r2154;
	xor.b32  	%r2060, %r2058, %r2154;
	shr.u32 	%r2061, %r2060, 16;
	and.b32  	%r2062, %r2059, %r2061;
	setp.ne.s32 	%p966, %r2062, 0;
	@%p966 bra 	$L__BB0_741;

	mul.f32 	%f5857, %f1136, %f1163;
	add.s64 	%rd305, %rd1217, 168;
	mul.f32 	%f1305, %f1196, %f5857;
	mul.f32 	%f1306, %f1197, %f5857;
	add.f32 	%f5858, %f1195, %f1304;
	mul.f32 	%f1307, %f5858, %f5857;
	add.f32 	%f5859, %f1194, %f1303;
	mul.f32 	%f1308, %f5859, %f5857;
	mul.f32 	%f1309, %f4, %f5857;

$L__BB0_739:
	// begin inline asm
	cvta.to.shared.u64 %rd1252, %rd305;atom.acquire.shared.exch.b32 %r2063, [%rd1252], %r1;
	// end inline asm
	setp.ne.s32 	%p967, %r2063, -1;
	@%p967 bra 	$L__BB0_739;

	ld.shared.f32 	%f5860, [%rd284+88];
	add.f32 	%f5861, %f1309, %f5860;
	st.shared.f32 	[%rd284+88], %f5861;
	ld.shared.v2.f32 	{%f5862, %f5863}, [%rd284+92];
	add.f32 	%f5866, %f1308, %f5862;
	st.shared.f32 	[%rd284+92], %f5866;
	add.f32 	%f5867, %f1307, %f5863;
	st.shared.f32 	[%rd284+96], %f5867;
	ld.shared.v2.f32 	{%f5868, %f5869}, [%rd284+108];
	add.f32 	%f5872, %f1306, %f5869;
	add.f32 	%f5873, %f1305, %f5868;
	st.shared.v2.f32 	[%rd284+108], {%f5873, %f5872};
	mov.u32 	%r2066, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1254, %rd305;atom.release.shared.exch.b32 %r2065, [%rd1254], %r2066;
	// end inline asm

$L__BB0_741:
	setp.eq.s64 	%p968, %rd588, -128;
	@%p968 bra 	$L__BB0_747;

	add.s64 	%rd306, %rd283, 9;
	mul.f32 	%f5874, %f1136, %f1176;
	mul.f32 	%f1310, %f4, %f5874;
	add.f32 	%f5875, %f1294, %f1262;
	add.f32 	%f5876, %f1194, %f5875;
	add.f32 	%f5877, %f1295, %f1264;
	add.f32 	%f5878, %f1195, %f5877;
	mul.f32 	%f1311, %f5876, %f5874;
	mul.f32 	%f1312, %f5878, %f5874;
	mul.f32 	%f1313, %f1197, %f5874;
	mul.f32 	%f1314, %f1196, %f5874;
	ld.shared.u32 	%r2067, [%rd284+836];
	and.b32  	%r2068, %r2067, %r2154;
	xor.b32  	%r2069, %r2067, %r2154;
	shr.u32 	%r2070, %r2069, 16;
	and.b32  	%r2071, %r2068, %r2070;
	setp.ne.s32 	%p969, %r2071, 0;
	@%p969 bra 	$L__BB0_747;

	mul.lo.s64 	%rd1258, %rd306, 88;
	add.s64 	%rd1261, %rd579, %rd1258;
	add.s64 	%rd307, %rd1261, 80;

$L__BB0_744:
	// begin inline asm
	cvta.to.shared.u64 %rd1262, %rd307;atom.acquire.shared.exch.b32 %r2072, [%rd1262], %r1;
	// end inline asm
	setp.ne.s32 	%p970, %r2072, -1;
	@%p970 bra 	$L__BB0_744;

	ld.shared.f32 	%f5879, [%rd284+792];
	add.f32 	%f5880, %f1310, %f5879;
	st.shared.f32 	[%rd284+792], %f5880;
	ld.shared.v2.f32 	{%f5881, %f5882}, [%rd284+796];
	add.f32 	%f5885, %f1311, %f5881;
	st.shared.f32 	[%rd284+796], %f5885;
	add.f32 	%f5886, %f1312, %f5882;
	st.shared.f32 	[%rd284+800], %f5886;
	ld.shared.v2.f32 	{%f5887, %f5888}, [%rd284+812];
	add.f32 	%f5891, %f1313, %f5888;
	add.f32 	%f5892, %f1314, %f5887;
	st.shared.v2.f32 	[%rd284+812], {%f5892, %f5891};
	mov.u32 	%r2075, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1264, %rd307;atom.release.shared.exch.b32 %r2074, [%rd1264], %r2075;
	// end inline asm
	bra.uni 	$L__BB0_747;

$L__BB0_671:
	@%p206 bra 	$L__BB0_747;

	fma.rn.f32 	%f1198, %f1326, 0f40000000, %f1108;
	fma.rn.f32 	%f5567, %f1326, 0f40000000, %f1109;
	mul.f32 	%f1199, %f1190, %f1198;
	mul.f32 	%f1200, %f1192, %f5567;
	add.f32 	%f5568, %f1199, %f1200;
	mul.f32 	%f1201, %f1193, %f5567;
	add.f32 	%f5569, %f1194, %f5568;
	mul.f32 	%f1202, %f1149, %f1189;
	mul.f32 	%f1203, %f5569, %f1202;
	mul.f32 	%f1204, %f1197, %f1202;
	add.s64 	%rd1099, %rd579, %rd1091;
	add.s64 	%rd285, %rd1099, 1664;

$L__BB0_673:
	// begin inline asm
	cvta.to.shared.u64 %rd1100, %rd285;atom.acquire.shared.exch.b32 %r1959, [%rd1100], %r1;
	// end inline asm
	setp.ne.s32 	%p925, %r1959, -1;
	@%p925 bra 	$L__BB0_673;

	mul.f32 	%f1205, %f1191, %f1198;
	add.f32 	%f5570, %f1205, %f1201;
	add.f32 	%f5571, %f1195, %f5570;
	ld.shared.f32 	%f5572, [%rd284+1584];
	fma.rn.f32 	%f5573, %f4, %f1202, %f5572;
	st.shared.f32 	[%rd284+1584], %f5573;
	ld.shared.v2.f32 	{%f5574, %f5575}, [%rd284+1588];
	add.f32 	%f5578, %f1203, %f5574;
	st.shared.f32 	[%rd284+1588], %f5578;
	fma.rn.f32 	%f5579, %f5571, %f1202, %f5575;
	st.shared.f32 	[%rd284+1592], %f5579;
	ld.shared.v2.f32 	{%f5580, %f5581}, [%rd284+1604];
	fma.rn.f32 	%f5584, %f1196, %f1202, %f5580;
	add.f32 	%f5585, %f1204, %f5581;
	st.shared.v2.f32 	[%rd284+1604], {%f5584, %f5585};
	mov.u32 	%r1962, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1102, %rd285;atom.release.shared.exch.b32 %r1961, [%rd1102], %r1962;
	// end inline asm
	setp.eq.s64 	%p926, %rd588, -16;
	@%p926 bra 	$L__BB0_747;

	mul.f32 	%f1206, %f1326, 0f00000000;
	add.f32 	%f5586, %f1206, %f1109;
	mul.f32 	%f1207, %f1192, %f5586;
	add.f32 	%f5587, %f1199, %f1207;
	mul.f32 	%f1208, %f1193, %f5586;
	add.f32 	%f5588, %f1194, %f5587;
	mul.f32 	%f1209, %f1149, %f1163;
	mul.f32 	%f1210, %f5588, %f1209;
	mul.f32 	%f1211, %f1197, %f1209;
	add.s64 	%rd286, %rd1099, 256;

$L__BB0_676:
	// begin inline asm
	cvta.to.shared.u64 %rd1110, %rd286;atom.acquire.shared.exch.b32 %r1963, [%rd1110], %r1;
	// end inline asm
	setp.ne.s32 	%p927, %r1963, -1;
	@%p927 bra 	$L__BB0_676;

	add.f32 	%f5589, %f1205, %f1208;
	add.f32 	%f5590, %f1195, %f5589;
	ld.shared.f32 	%f5591, [%rd284+176];
	fma.rn.f32 	%f5592, %f4, %f1209, %f5591;
	st.shared.f32 	[%rd284+176], %f5592;
	ld.shared.v2.f32 	{%f5593, %f5594}, [%rd284+180];
	add.f32 	%f5597, %f1210, %f5593;
	st.shared.f32 	[%rd284+180], %f5597;
	fma.rn.f32 	%f5598, %f5590, %f1209, %f5594;
	st.shared.f32 	[%rd284+184], %f5598;
	ld.shared.v2.f32 	{%f5599, %f5600}, [%rd284+196];
	fma.rn.f32 	%f5603, %f1196, %f1209, %f5599;
	add.f32 	%f5604, %f1211, %f5600;
	st.shared.v2.f32 	[%rd284+196], {%f5603, %f5604};
	// begin inline asm
	cvta.to.shared.u64 %rd1112, %rd286;atom.release.shared.exch.b32 %r1965, [%rd1112], %r1962;
	// end inline asm
	setp.eq.s64 	%p928, %rd588, -32;
	@%p928 bra 	$L__BB0_747;

	add.f32 	%f5605, %f1326, %f1109;
	mul.f32 	%f1212, %f1192, %f5605;
	add.f32 	%f5606, %f1199, %f1212;
	mul.f32 	%f1213, %f1193, %f5605;
	add.f32 	%f5607, %f1194, %f5606;
	mul.f32 	%f1214, %f1149, %f1176;
	mul.f32 	%f1215, %f5607, %f1214;
	mul.f32 	%f1216, %f1197, %f1214;
	add.s64 	%rd287, %rd1099, 960;

$L__BB0_679:
	// begin inline asm
	cvta.to.shared.u64 %rd1120, %rd287;atom.acquire.shared.exch.b32 %r1967, [%rd1120], %r1;
	// end inline asm
	setp.ne.s32 	%p929, %r1967, -1;
	@%p929 bra 	$L__BB0_679;

	add.f32 	%f5608, %f1205, %f1213;
	add.f32 	%f5609, %f1195, %f5608;
	ld.shared.f32 	%f5610, [%rd284+880];
	fma.rn.f32 	%f5611, %f4, %f1214, %f5610;
	st.shared.f32 	[%rd284+880], %f5611;
	ld.shared.v2.f32 	{%f5612, %f5613}, [%rd284+884];
	add.f32 	%f5616, %f1215, %f5612;
	st.shared.f32 	[%rd284+884], %f5616;
	fma.rn.f32 	%f5617, %f5609, %f1214, %f5613;
	st.shared.f32 	[%rd284+888], %f5617;
	ld.shared.v2.f32 	{%f5618, %f5619}, [%rd284+900];
	fma.rn.f32 	%f5622, %f1196, %f1214, %f5618;
	add.f32 	%f5623, %f1216, %f5619;
	st.shared.v2.f32 	[%rd284+900], {%f5622, %f5623};
	// begin inline asm
	cvta.to.shared.u64 %rd1122, %rd287;atom.release.shared.exch.b32 %r1969, [%rd1122], %r1962;
	// end inline asm
	setp.eq.s64 	%p930, %rd588, -48;
	@%p930 bra 	$L__BB0_747;

	add.f32 	%f1217, %f1206, %f1108;
	mul.f32 	%f1218, %f1190, %f1217;
	add.f32 	%f5624, %f1218, %f1200;
	add.f32 	%f5625, %f1194, %f5624;
	mul.f32 	%f1219, %f1123, %f1189;
	mul.f32 	%f1220, %f5625, %f1219;
	mul.f32 	%f1221, %f1197, %f1219;
	add.s64 	%rd288, %rd1099, 1488;

$L__BB0_682:
	// begin inline asm
	cvta.to.shared.u64 %rd1130, %rd288;atom.acquire.shared.exch.b32 %r1971, [%rd1130], %r1;
	// end inline asm
	setp.ne.s32 	%p931, %r1971, -1;
	@%p931 bra 	$L__BB0_682;

	mul.f32 	%f1222, %f1191, %f1217;
	add.f32 	%f5626, %f1222, %f1201;
	add.f32 	%f5627, %f1195, %f5626;
	ld.shared.f32 	%f5628, [%rd284+1408];
	fma.rn.f32 	%f5629, %f4, %f1219, %f5628;
	st.shared.f32 	[%rd284+1408], %f5629;
	ld.shared.v2.f32 	{%f5630, %f5631}, [%rd284+1412];
	add.f32 	%f5634, %f1220, %f5630;
	st.shared.f32 	[%rd284+1412], %f5634;
	fma.rn.f32 	%f5635, %f5627, %f1219, %f5631;
	st.shared.f32 	[%rd284+1416], %f5635;
	ld.shared.v2.f32 	{%f5636, %f5637}, [%rd284+1428];
	fma.rn.f32 	%f5640, %f1196, %f1219, %f5636;
	add.f32 	%f5641, %f1221, %f5637;
	st.shared.v2.f32 	[%rd284+1428], {%f5640, %f5641};
	// begin inline asm
	cvta.to.shared.u64 %rd1132, %rd288;atom.release.shared.exch.b32 %r1973, [%rd1132], %r1962;
	// end inline asm
	setp.eq.s64 	%p932, %rd588, -64;
	@%p932 bra 	$L__BB0_747;

	mul.f32 	%f1223, %f1123, %f1163;
	setp.eq.s64 	%p933, %rd1099, 0;
	@%p933 bra 	$L__BB0_747;

	add.f32 	%f5642, %f1218, %f1207;
	add.f32 	%f5643, %f1194, %f5642;
	mul.f32 	%f1224, %f5643, %f1223;
	mul.f32 	%f1225, %f1197, %f1223;
	add.s64 	%rd289, %rd1099, 80;

$L__BB0_686:
	// begin inline asm
	cvta.to.shared.u64 %rd1144, %rd289;atom.acquire.shared.exch.b32 %r1975, [%rd1144], %r1;
	// end inline asm
	setp.ne.s32 	%p934, %r1975, -1;
	@%p934 bra 	$L__BB0_686;

	add.f32 	%f5644, %f1222, %f1208;
	add.f32 	%f5645, %f1195, %f5644;
	ld.shared.f32 	%f5646, [%rd284];
	fma.rn.f32 	%f5647, %f4, %f1223, %f5646;
	st.shared.f32 	[%rd284], %f5647;
	ld.shared.v2.f32 	{%f5648, %f5649}, [%rd284+4];
	add.f32 	%f5652, %f1224, %f5648;
	st.shared.f32 	[%rd284+4], %f5652;
	fma.rn.f32 	%f5653, %f5645, %f1223, %f5649;
	st.shared.f32 	[%rd284+8], %f5653;
	ld.shared.v2.f32 	{%f5654, %f5655}, [%rd284+20];
	fma.rn.f32 	%f5658, %f1196, %f1223, %f5654;
	add.f32 	%f5659, %f1225, %f5655;
	st.shared.v2.f32 	[%rd284+20], {%f5658, %f5659};
	// begin inline asm
	cvta.to.shared.u64 %rd1146, %rd289;atom.release.shared.exch.b32 %r1977, [%rd1146], %r1962;
	// end inline asm
	setp.eq.s64 	%p935, %rd588, -80;
	@%p935 bra 	$L__BB0_747;

	add.f32 	%f5660, %f1218, %f1212;
	add.f32 	%f5661, %f1194, %f5660;
	mul.f32 	%f1226, %f1123, %f1176;
	mul.f32 	%f1227, %f5661, %f1226;
	mul.f32 	%f1228, %f1197, %f1226;
	add.s64 	%rd290, %rd289, 704;

$L__BB0_689:
	// begin inline asm
	cvta.to.shared.u64 %rd1150, %rd290;atom.acquire.shared.exch.b32 %r1979, [%rd1150], %r1;
	// end inline asm
	setp.ne.s32 	%p936, %r1979, -1;
	@%p936 bra 	$L__BB0_689;

	add.f32 	%f5662, %f1222, %f1213;
	add.f32 	%f5663, %f1195, %f5662;
	ld.shared.f32 	%f5664, [%rd284+704];
	fma.rn.f32 	%f5665, %f4, %f1226, %f5664;
	st.shared.f32 	[%rd284+704], %f5665;
	ld.shared.v2.f32 	{%f5666, %f5667}, [%rd284+708];
	add.f32 	%f5670, %f1227, %f5666;
	st.shared.f32 	[%rd284+708], %f5670;
	fma.rn.f32 	%f5671, %f5663, %f1226, %f5667;
	st.shared.f32 	[%rd284+712], %f5671;
	ld.shared.v2.f32 	{%f5672, %f5673}, [%rd284+724];
	fma.rn.f32 	%f5676, %f1196, %f1226, %f5672;
	add.f32 	%f5677, %f1228, %f5673;
	st.shared.v2.f32 	[%rd284+724], {%f5676, %f5677};
	// begin inline asm
	cvta.to.shared.u64 %rd1152, %rd290;atom.release.shared.exch.b32 %r1981, [%rd1152], %r1962;
	// end inline asm
	setp.eq.s64 	%p937, %rd588, -96;
	@%p937 bra 	$L__BB0_747;

	add.f32 	%f1229, %f1326, %f1108;
	mul.f32 	%f1230, %f1190, %f1229;
	add.f32 	%f5678, %f1230, %f1200;
	add.f32 	%f5679, %f1194, %f5678;
	mul.f32 	%f1231, %f1136, %f1189;
	mul.f32 	%f1232, %f5679, %f1231;
	mul.f32 	%f1233, %f1197, %f1231;
	add.s64 	%rd291, %rd289, 1496;

$L__BB0_692:
	// begin inline asm
	cvta.to.shared.u64 %rd1156, %rd291;atom.acquire.shared.exch.b32 %r1983, [%rd1156], %r1;
	// end inline asm
	setp.ne.s32 	%p938, %r1983, -1;
	@%p938 bra 	$L__BB0_692;

	mul.f32 	%f1234, %f1191, %f1229;
	add.f32 	%f5680, %f1234, %f1201;
	add.f32 	%f5681, %f1195, %f5680;
	ld.shared.f32 	%f5682, [%rd284+1496];
	fma.rn.f32 	%f5683, %f4, %f1231, %f5682;
	st.shared.f32 	[%rd284+1496], %f5683;
	ld.shared.v2.f32 	{%f5684, %f5685}, [%rd284+1500];
	add.f32 	%f5688, %f1232, %f5684;
	st.shared.f32 	[%rd284+1500], %f5688;
	fma.rn.f32 	%f5689, %f5681, %f1231, %f5685;
	st.shared.f32 	[%rd284+1504], %f5689;
	ld.shared.v2.f32 	{%f5690, %f5691}, [%rd284+1516];
	fma.rn.f32 	%f5694, %f1196, %f1231, %f5690;
	add.f32 	%f5695, %f1233, %f5691;
	st.shared.v2.f32 	[%rd284+1516], {%f5694, %f5695};
	// begin inline asm
	cvta.to.shared.u64 %rd1158, %rd291;atom.release.shared.exch.b32 %r1985, [%rd1158], %r1962;
	// end inline asm
	setp.eq.s64 	%p939, %rd588, -112;
	@%p939 bra 	$L__BB0_747;

	add.f32 	%f5696, %f1230, %f1207;
	add.f32 	%f5697, %f1194, %f5696;
	mul.f32 	%f1235, %f1136, %f1163;
	mul.f32 	%f1236, %f5697, %f1235;
	mul.f32 	%f1237, %f1197, %f1235;
	add.s64 	%rd292, %rd289, 88;

$L__BB0_695:
	// begin inline asm
	cvta.to.shared.u64 %rd1162, %rd292;atom.acquire.shared.exch.b32 %r1987, [%rd1162], %r1;
	// end inline asm
	setp.ne.s32 	%p940, %r1987, -1;
	@%p940 bra 	$L__BB0_695;

	add.f32 	%f5698, %f1234, %f1208;
	add.f32 	%f5699, %f1195, %f5698;
	ld.shared.f32 	%f5700, [%rd284+88];
	fma.rn.f32 	%f5701, %f4, %f1235, %f5700;
	st.shared.f32 	[%rd284+88], %f5701;
	ld.shared.v2.f32 	{%f5702, %f5703}, [%rd284+92];
	add.f32 	%f5706, %f1236, %f5702;
	st.shared.f32 	[%rd284+92], %f5706;
	fma.rn.f32 	%f5707, %f5699, %f1235, %f5703;
	st.shared.f32 	[%rd284+96], %f5707;
	ld.shared.v2.f32 	{%f5708, %f5709}, [%rd284+108];
	fma.rn.f32 	%f5712, %f1196, %f1235, %f5708;
	add.f32 	%f5713, %f1237, %f5709;
	st.shared.v2.f32 	[%rd284+108], {%f5712, %f5713};
	// begin inline asm
	cvta.to.shared.u64 %rd1164, %rd292;atom.release.shared.exch.b32 %r1989, [%rd1164], %r1962;
	// end inline asm
	setp.eq.s64 	%p941, %rd588, -128;
	@%p941 bra 	$L__BB0_747;

	add.f32 	%f5714, %f1230, %f1212;
	add.f32 	%f5715, %f1194, %f5714;
	mul.f32 	%f1238, %f1136, %f1176;
	mul.f32 	%f1239, %f5715, %f1238;
	mul.f32 	%f1240, %f1197, %f1238;
	add.s64 	%rd293, %rd289, 792;

$L__BB0_698:
	// begin inline asm
	cvta.to.shared.u64 %rd1168, %rd293;atom.acquire.shared.exch.b32 %r1991, [%rd1168], %r1;
	// end inline asm
	setp.ne.s32 	%p942, %r1991, -1;
	@%p942 bra 	$L__BB0_698;

	add.f32 	%f5716, %f1234, %f1213;
	add.f32 	%f5717, %f1195, %f5716;
	ld.shared.f32 	%f5718, [%rd284+792];
	fma.rn.f32 	%f5719, %f4, %f1238, %f5718;
	st.shared.f32 	[%rd284+792], %f5719;
	ld.shared.v2.f32 	{%f5720, %f5721}, [%rd284+796];
	add.f32 	%f5724, %f1239, %f5720;
	st.shared.f32 	[%rd284+796], %f5724;
	fma.rn.f32 	%f5725, %f5717, %f1238, %f5721;
	st.shared.f32 	[%rd284+800], %f5725;
	ld.shared.v2.f32 	{%f5726, %f5727}, [%rd284+812];
	fma.rn.f32 	%f5730, %f1196, %f1238, %f5726;
	add.f32 	%f5731, %f1240, %f5727;
	st.shared.v2.f32 	[%rd284+812], {%f5730, %f5731};
	// begin inline asm
	cvta.to.shared.u64 %rd1170, %rd293;atom.release.shared.exch.b32 %r1993, [%rd1170], %r1962;
	// end inline asm
	bra.uni 	$L__BB0_747;

$L__BB0_309:
	setp.neu.f32 	%p457, %f513, 0f7F800000;
	@%p457 bra 	$L__BB0_312;

	selp.f32 	%f6095, 0fFF800000, 0f7F800000, %p10;

$L__BB0_312:
	selp.f32 	%f3073, 0f3F800000, %f6095, %p431;
	div.rn.f32 	%f3074, %f3073, %f510;
	mul.f32 	%f3075, %f554, %f3074;
	div.rn.f32 	%f3076, %f527, %f538;
	div.rn.f32 	%f3077, %f528, %f538;
	fma.rn.f32 	%f3078, %f3076, %f3075, %f526;
	fma.rn.f32 	%f3079, %f3077, %f3075, %f526;
	sqrt.rn.f32 	%f3080, %f3078;
	sqrt.rn.f32 	%f3081, %f3079;
	mov.b64 	{%r1180, %r1181}, %rd164;
	mov.b64 	{%r1182, %r1183}, %rd163;
	mov.b32 	%f3082, %r1182;
	mul.f32 	%f3083, %f3082, %f3080;
	mov.b32 	%f3084, %r1183;
	mul.f32 	%f3085, %f3084, %f3080;
	mov.b32 	%f3086, %r1180;
	mul.f32 	%f3087, %f3086, %f3081;
	mov.b32 	%f3088, %r1181;
	mul.f32 	%f3089, %f3088, %f3081;
	mov.b64 	{%r1184, %r1185}, %rd166;
	mov.b64 	{%r1186, %r1187}, %rd165;
	mov.b32 	%f3090, %r1186;
	mov.b32 	%f3091, %r1187;
	mul.f32 	%f3092, %f3091, %f3087;
	mul.f32 	%f3093, %f3091, %f3089;
	mov.b32 	%f3094, %r1184;
	mov.b32 	%f3095, %r1185;
	mul.f32 	%f3096, %f3095, %f3087;
	mul.f32 	%f3097, %f3095, %f3089;
	fma.rn.f32 	%f3098, %f3090, %f3085, %f3093;
	mov.b32 	%r1188, %f3098;
	fma.rn.f32 	%f3099, %f3090, %f3083, %f3092;
	mov.b32 	%r1189, %f3099;
	fma.rn.f32 	%f3100, %f3094, %f3085, %f3097;
	mov.b32 	%r1190, %f3100;
	fma.rn.f32 	%f3101, %f3094, %f3083, %f3096;
	mov.b32 	%r1191, %f3101;
	mov.b64 	%rd1514, {%r1191, %r1190};
	mov.b64 	%rd1513, {%r1189, %r1188};

$L__BB0_347:
	mov.b64 	{%r1252, %r1253}, %rd1514;
	mov.b64 	{%r1254, %r1255}, %rd1513;
	mov.b32 	%f6226, %r1255;
	mov.b32 	%f6225, %r1252;
	st.local.v2.u64 	[%rd554], {%rd1513, %rd1514};
	st.f32 	[%rd152], %f6106;
	bra.uni 	$L__BB0_403;

$L__BB0_106:
	trap;

$L__BB0_108:
	trap;

$L__BB0_147:
	trap;

$L__BB0_149:
	trap;

$L__BB0_772:
	trap;

$L__BB0_771:
	trap;

$L__BB0_253:
	trap;

$L__BB0_773:
	trap;

}
	// .globl	grid_update
.visible .entry grid_update(
	.param .f32 grid_update_param_0,
	.param .align 8 .b8 grid_update_param_1[72],
	.param .align 8 .b8 grid_update_param_2[56],
	.param .align 4 .b8 grid_update_param_3[8],
	.param .u8 grid_update_param_4
)
{
	.local .align 16 .b8 	__local_depot1[736];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<351>;
	.reg .b16 	%rs<135>;
	.reg .f32 	%f<722>;
	.reg .b32 	%r<671>;
	.reg .b64 	%rd<1560>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f187, [grid_update_param_0];
	ld.param.v2.u32 	{%r184, %r185}, [grid_update_param_2+48];
	ld.param.f32 	%f191, [grid_update_param_3+4];
	ld.param.f32 	%f190, [grid_update_param_3];
	ld.param.u64 	%rd59, [grid_update_param_2+16];
	ld.param.u64 	%rd620, [grid_update_param_1+64];
	ld.param.u64 	%rd615, [grid_update_param_1+16];
	ld.param.u64 	%rd614, [grid_update_param_1+8];
	ld.param.f32 	%f188, [grid_update_param_1];
	add.u64 	%rd1, %SPL, 16;
	add.u64 	%rd2, %SPL, 16;
	add.u64 	%rd3, %SPL, 208;
	add.u64 	%rd6, %SPL, 0;
	add.u64 	%rd7, %SPL, 0;
	add.u64 	%rd8, %SPL, 0;
	add.u64 	%rd9, %SPL, 0;
	add.u64 	%rd10, %SPL, 0;
	add.u64 	%rd11, %SPL, 0;
	add.u64 	%rd12, %SPL, 16;
	add.u64 	%rd13, %SPL, 160;
	add.u64 	%rd14, %SPL, 176;
	add.u64 	%rd15, %SPL, 208;
	add.u64 	%rd16, %SPL, 728;
	cvta.to.global.u64 	%rd54, %rd59;
	mov.u32 	%r186, %tid.y;
	mov.u32 	%r187, %tid.x;
	mov.u32 	%r188, %ctaid.x;
	cvt.u64.u32 	%rd20, %r188;
	mul.wide.u32 	%rd642, %r188, 16;
	cvt.u64.u32 	%rd21, %r187;
	add.s64 	%rd643, %rd21, %rd642;
	cvt.u64.u32 	%rd22, %r186;
	mul.wide.u32 	%rd644, %r186, 4;
	add.s64 	%rd23, %rd643, %rd644;
	setp.le.u64 	%p13, %rd620, %rd23;
	@%p13 bra 	$L__BB1_261;

	cvta.to.global.u64 	%rd645, %rd615;
	mul.lo.s64 	%rd646, %rd20, 24;
	add.s64 	%rd647, %rd645, %rd646;
	ld.global.u64 	%rd648, [%rd647];
	cvta.to.global.u64 	%rd649, %rd614;
	shr.u64 	%rd650, %rd648, 30;
	and.b64  	%rd651, %rd650, 17179869180;
	add.s64 	%rd652, %rd22, %rd651;
	add.s64 	%rd653, %rd652, -8589934592;
	shl.b64 	%rd654, %rd648, 2;
	and.b64  	%rd655, %rd654, 17179869180;
	add.s64 	%rd656, %rd21, %rd655;
	add.s64 	%rd657, %rd656, -8589934592;
	mul.lo.s64 	%rd658, %rd23, 72;
	cvt.rn.f32.s64 	%f192, %rd657;
	cvt.rn.f32.s64 	%f193, %rd653;
	mul.f32 	%f2, %f188, %f192;
	mul.f32 	%f3, %f188, %f193;
	add.s64 	%rd659, %rd649, %rd658;
	add.s64 	%rd24, %rd659, 4;
	ld.global.f32 	%f194, [%rd659];
	mul.f32 	%f195, %f190, %f194;
	mul.f32 	%f196, %f191, %f194;
	ld.global.u32 	%rd660, [%rd659+4];
	ld.global.u32 	%rd661, [%rd659+8];
	bfi.b64 	%rd662, %rd661, %rd660, 32, 32;
	cvt.u32.u64 	%r189, %rd662;
	shr.u64 	%rd663, %rd662, 32;
	cvt.u32.u64 	%r190, %rd663;
	mov.b32 	%f197, %r189;
	fma.rn.f32 	%f198, %f195, %f187, %f197;
	mov.b32 	%f199, %r190;
	fma.rn.f32 	%f200, %f196, %f187, %f199;
	setp.eq.f32 	%p14, %f194, 0f00000000;
	rcp.rn.f32 	%f201, %f194;
	selp.f32 	%f202, 0f00000000, %f201, %p14;
	mul.f32 	%f4, %f202, %f198;
	mul.f32 	%f5, %f202, %f200;
	ld.global.u64 	%rd1556, [%rd659+24];
	setp.ne.s64 	%p15, %rd1556, 0;
	@%p15 bra 	$L__BB1_244;
	bra.uni 	$L__BB1_2;

$L__BB1_244:
	mov.b32 	%r670, %f4;
	mov.b32 	%r669, %f5;
	cvt.u16.u64 	%rs120, %rd1556;
	shl.b16 	%rs121, %rs120, 14;
	add.s16 	%rs122, %rs121, -16384;
	shr.s16 	%rs123, %rs122, 14;
	setp.lt.s16 	%p326, %rs123, 0;
	@%p326 bra 	$L__BB1_260;

	ld.param.u64 	%rd1334, [grid_update_param_2+16];
	cvta.to.global.u64 	%rd1333, %rd1334;
	ld.global.u32 	%rd1246, [%rd24+28];
	mul.lo.s64 	%rd1247, %rd1246, 288;
	add.s64 	%rd1248, %rd1333, %rd1247;
	add.s64 	%rd601, %rd1248, 268;
	ld.global.u16 	%rs124, [%rd1248+268];
	setp.eq.s16 	%p327, %rs124, 0;
	@%p327 bra 	$L__BB1_258;

	mov.b32 	%r670, %f4;
	mov.b32 	%r669, %f5;
	setp.eq.s16 	%p328, %rs124, 4;
	@%p328 bra 	$L__BB1_260;

	setp.eq.s16 	%p329, %rs124, 1;
	@%p329 bra 	$L__BB1_257;

	ld.global.u64 	%rd1255, [%rd24+36];
	mov.u64 	%rd1254, 0;
	cvt.u32.u64 	%r537, %rd1255;
	mov.b32 	%f178, %r537;
	shr.u64 	%rd1256, %rd1255, 32;
	cvt.u32.u64 	%r538, %rd1256;
	mov.b32 	%f179, %r538;
	mul.f32 	%f600, %f179, %f179;
	fma.rn.f32 	%f601, %f178, %f178, %f600;
	add.f32 	%f180, %f601, 0f00000000;
	setp.leu.f32 	%p330, %f180, 0f2EDBE6FE;
	mov.u64 	%rd1557, %rd1254;
	mov.u64 	%rd1558, %rd1254;
	mov.u64 	%rd1559, %rd1254;
	@%p330 bra 	$L__BB1_250;

	sqrt.rn.f32 	%f602, %f180;
	mov.b32 	%r539, %f602;
	div.rn.f32 	%f603, %f178, %f602;
	div.rn.f32 	%f604, %f179, %f602;
	mov.b32 	%r540, %f603;
	mov.b32 	%r541, %f604;
	cvt.u64.u32 	%rd1259, %r541;
	cvt.u64.u32 	%rd1260, %r540;
	cvt.u64.u32 	%rd1558, %r539;
	mov.u64 	%rd1559, 1;
	bfi.b64 	%rd1557, %rd1259, %rd1260, 32, 32;

$L__BB1_250:
	mov.b32 	%r670, %f4;
	mov.b32 	%r669, %f5;
	or.b64  	%rd1261, %rd1254, %rd1557;
	or.b64  	%rd1262, %rd1558, %rd1254;
	shr.u64 	%rd1263, %rd1261, 32;
	shl.b64 	%rd1264, %rd1262, 32;
	or.b64  	%rd1265, %rd1264, %rd1263;
	or.b64  	%rd613, %rd1265, %rd1254;
	xor.b64  	%rd1267, %rd1559, 1;
	or.b64  	%rd1268, %rd1267, %rd1254;
	setp.ne.s64 	%p331, %rd1268, 0;
	@%p331 bra 	$L__BB1_260;

	mov.b32 	%r670, %f4;
	mov.b32 	%r669, %f5;
	setp.eq.s64 	%p332, %rd1556, 1;
	cvt.u32.u64 	%r542, %rd1557;
	mov.b32 	%f605, %r542;
	shr.u64 	%rd1269, %rd1557, 32;
	cvt.u32.u64 	%r543, %rd1269;
	mov.b32 	%f606, %r543;
	neg.f32 	%f607, %f605;
	neg.f32 	%f608, %f606;
	mov.b32 	%r544, %f607;
	selp.b32 	%r168, %r544, %r542, %p332;
	selp.f32 	%f609, %f607, %f605, %p332;
	selp.f32 	%f181, %f608, %f606, %p332;
	mul.f32 	%f610, %f5, %f181;
	fma.rn.f32 	%f182, %f4, %f609, %f610;
	setp.geu.f32 	%p333, %f182, 0f00000000;
	@%p333 bra 	$L__BB1_260;

	ld.param.f32 	%f644, [grid_update_param_1];
	mov.b64 	{%r545, %r546}, %rd613;
	mov.b32 	%f611, %r546;
	sub.f32 	%f183, %f611, %f644;
	setp.le.f32 	%p335, %f183, 0f00000000;
	or.pred  	%p336, %p332, %p335;
	@%p336 bra 	$L__BB1_255;
	bra.uni 	$L__BB1_253;

$L__BB1_255:
	mov.b32 	%f621, %r168;
	mul.f32 	%f622, %f182, %f621;
	sub.f32 	%f184, %f4, %f622;
	mov.b32 	%r670, %f184;
	mul.f32 	%f623, %f181, %f182;
	sub.f32 	%f185, %f5, %f623;
	mov.b32 	%r669, %f185;
	mul.f32 	%f624, %f185, %f185;
	fma.rn.f32 	%f625, %f184, %f184, %f624;
	add.f32 	%f626, %f625, 0f00000000;
	sqrt.rn.f32 	%f186, %f626;
	setp.leu.f32 	%p338, %f186, 0f2EDBE6FF;
	@%p338 bra 	$L__BB1_260;

	ld.global.f32 	%f627, [%rd601+-4];
	fma.rn.f32 	%f628, %f182, %f627, %f186;
	mov.f32 	%f629, 0f00000000;
	max.f32 	%f630, %f628, %f629;
	div.rn.f32 	%f631, %f184, %f186;
	mul.f32 	%f632, %f631, %f630;
	mov.b32 	%r670, %f632;
	div.rn.f32 	%f633, %f185, %f186;
	mul.f32 	%f634, %f633, %f630;
	mov.b32 	%r669, %f634;
	bra.uni 	$L__BB1_260;

$L__BB1_2:
	setp.eq.s32 	%p16, %r184, 0;
	@%p16 bra 	$L__BB1_259;

	cvt.u64.u32 	%rd56, %r184;
	add.f32 	%f6, %f188, %f188;
	add.s64 	%rd28, %rd6, 8;
	add.s64 	%rd29, %rd7, 8;
	add.s64 	%rd30, %rd8, 8;
	add.s64 	%rd31, %rd9, 8;
	add.s64 	%rd32, %rd10, 8;
	add.s64 	%rd33, %rd11, 8;
	add.s64 	%rd34, %rd16, 8;
	mov.u64 	%rd52, 0;
	add.s64 	%rd36, %rd3, 4;
	add.s64 	%rd39, %rd3, 44;
	add.s64 	%rd41, %rd1, 8;
	mov.u16 	%rs32, 2;
	mov.pred 	%p312, 0;
	mov.pred 	%p311, -1;
	mov.u16 	%rs1, %rs32;

$L__BB1_5:
	add.s64 	%rd56, %rd56, -1;
	setp.eq.s64 	%p17, %rd59, 0;
	@%p17 bra 	$L__BB1_242;

	add.s64 	%rd59, %rd59, 288;
	add.s64 	%rd60, %rd54, 268;
	ld.global.u32 	%r191, [%rd54+268];
	setp.eq.s32 	%p18, %r191, 4;
	@%p18 bra 	$L__BB1_241;

	ld.global.u8 	%rs33, [%rd60+12];
	setp.ne.s16 	%p19, %rs33, 0;
	@%p19 bra 	$L__BB1_241;
	bra.uni 	$L__BB1_8;

$L__BB1_241:
	add.s64 	%rd54, %rd54, 288;
	add.s64 	%rd52, %rd52, 1;
	setp.ne.s64 	%p323, %rd56, 0;
	@%p323 bra 	$L__BB1_5;
	bra.uni 	$L__BB1_242;

$L__BB1_8:
	ld.global.u16 	%rs35, [%rd60+-268];
	setp.gt.s16 	%p20, %rs35, 1;
	@%p20 bra 	$L__BB1_11;

	setp.eq.s16 	%p23, %rs35, 0;
	@%p23 bra 	$L__BB1_219;

	setp.eq.s16 	%p24, %rs35, 1;
	mov.u16 	%rs132, %rs32;
	@%p24 bra 	$L__BB1_181;
	bra.uni 	$L__BB1_237;

$L__BB1_181:
	ld.global.f32 	%f115, [%rd60+-12];
	sub.f32 	%f494, %f2, %f115;
	ld.global.f32 	%f116, [%rd60+-8];
	sub.f32 	%f495, %f3, %f116;
	ld.global.f32 	%f496, [%rd60+-16];
	ld.global.f32 	%f117, [%rd60+-20];
	mul.f32 	%f497, %f495, %f496;
	fma.rn.f32 	%f118, %f494, %f117, %f497;
	mul.f32 	%f498, %f494, %f496;
	mul.f32 	%f499, %f495, %f117;
	sub.f32 	%f119, %f499, %f498;
	mov.b32 	%r143, %f118;
	mov.b32 	%r144, %f119;
	ld.global.u64 	%rd548, [%rd60+-212];
	ld.global.u64 	%rd547, [%rd60+-220];
	sub.f32 	%f500, %f118, %f6;
	sub.f32 	%f501, %f119, %f6;
	mov.b32 	%r463, %f500;
	mov.b32 	%r464, %f501;
	cvt.u64.u32 	%rd1170, %r464;
	cvt.u64.u32 	%rd1171, %r463;
	add.f32 	%f502, %f6, %f118;
	add.f32 	%f503, %f6, %f119;
	mov.b32 	%r465, %f502;
	mov.b32 	%r466, %f503;
	cvt.u64.u32 	%rd1172, %r466;
	cvt.u64.u32 	%rd1173, %r465;
	bfi.b64 	%rd1174, %rd1170, %rd1171, 32, 32;
	mov.b64 	{%r467, %r468}, %rd1174;
	bfi.b64 	%rd1175, %rd1172, %rd1173, 32, 32;
	mov.b64 	{%r469, %r470}, %rd1175;
	mov.u16 	%rs132, 2;
	st.local.u8 	[%rd15+8], %rs132;
	mov.b32 	%f123, %r470;
	mov.b32 	%f121, %r468;
	mov.b32 	%f122, %r469;
	mov.b32 	%f120, %r467;
	ld.global.v2.f32 	{%f504, %f505}, [%rd60+-228];
	div.rn.f32 	%f126, %f120, %f504;
	div.rn.f32 	%f127, %f122, %f504;
	ld.global.u64 	%rd550, [%rd60+-252];
	cvt.rn.f32.u64 	%f506, %rd550;
	add.f32 	%f507, %f506, 0fBF800000;
	rcp.rn.f32 	%f128, %f507;
	setp.lt.f32 	%p242, %f127, 0fBF000000;
	setp.gt.f32 	%p243, %f126, 0f3F000000;
	or.pred  	%p244, %p243, %p242;
	@%p244 bra 	$L__BB1_213;

	add.f32 	%f508, %f126, 0f3F000000;
	div.rn.f32 	%f509, %f508, %f128;
	cvt.rmi.f32.f32 	%f510, %f509;
	add.s64 	%rd1176, %rd550, -2;
	cvt.rn.f32.u64 	%f511, %rd1176;
	setp.gt.f32 	%p245, %f510, 0f00000000;
	setp.lt.f32 	%p246, %f510, %f511;
	selp.f32 	%f512, %f510, %f511, %p246;
	selp.f32 	%f513, %f512, 0f00000000, %p245;
	setp.gt.f32 	%p247, %f513, 0f5F7FFFFF;
	max.f32 	%f514, %f513, 0f00000000;
	cvt.rzi.u64.f32 	%rd1177, %f514;
	selp.b64 	%rd556, -1, %rd1177, %p247;
	add.f32 	%f515, %f127, 0f3F000000;
	div.rn.f32 	%f516, %f515, %f128;
	cvt.rpi.f32.f32 	%f517, %f516;
	add.s64 	%rd1178, %rd550, -1;
	cvt.rn.f32.u64 	%f518, %rd1178;
	setp.gt.f32 	%p248, %f517, 0f00000000;
	setp.lt.f32 	%p249, %f517, %f518;
	selp.f32 	%f519, %f517, %f518, %p249;
	selp.f32 	%f520, %f519, 0f00000000, %p248;
	setp.gt.f32 	%p250, %f520, 0f5F7FFFFF;
	max.f32 	%f521, %f520, 0f00000000;
	cvt.rzi.u64.f32 	%rd1179, %f521;
	selp.b64 	%rd552, -1, %rd1179, %p250;
	setp.ge.u64 	%p251, %rd556, %rd552;
	@%p251 bra 	$L__BB1_213;

	div.rn.f32 	%f129, %f121, %f505;
	div.rn.f32 	%f130, %f123, %f505;
	ld.global.u64 	%rd553, [%rd60+-236];
	ld.global.u64 	%rd554, [%rd60+-244];
	ld.global.u64 	%rd555, [%rd60+-260];
	ld.local.v4.u32 	{%r665, %r666, %r667, %r476}, [%rd15];
	mov.f32 	%f717, 0f7F7FFFFF;
	bra.uni 	$L__BB1_184;

$L__BB1_11:
	setp.eq.s16 	%p21, %rs35, 2;
	@%p21 bra 	$L__BB1_70;

	setp.ne.s16 	%p22, %rs35, 3;
	mov.u16 	%rs132, %rs32;
	@%p22 bra 	$L__BB1_237;

	ld.global.u8 	%rs2, [%rd60+-244];
	ld.global.f32 	%f8, [%rd60+-12];
	sub.f32 	%f204, %f2, %f8;
	ld.global.f32 	%f9, [%rd60+-8];
	sub.f32 	%f205, %f3, %f9;
	ld.global.f32 	%f206, [%rd60+-16];
	ld.global.f32 	%f10, [%rd60+-20];
	mul.f32 	%f207, %f205, %f206;
	fma.rn.f32 	%f11, %f204, %f10, %f207;
	mul.f32 	%f208, %f204, %f206;
	mul.f32 	%f209, %f205, %f10;
	sub.f32 	%f12, %f209, %f208;
	mov.u32 	%r24, 2;
	st.local.u32 	[%rd3+20], %r24;
	ld.global.u64 	%rd62, [%rd60+-252];
	setp.eq.s64 	%p25, %rd62, 0;
	@%p25 bra 	$L__BB1_67;

	ld.global.u64 	%rd63, [%rd60+-260];
	mov.u64 	%rd1372, 1;

$L__BB1_15:
	shl.b64 	%rd672, %rd1372, 3;
	add.s64 	%rd673, %rd63, %rd672;
	setp.eq.s64 	%p26, %rd1372, %rd62;
	selp.b64 	%rd674, 0, %rd1372, %p26;
	shl.b64 	%rd675, %rd674, 3;
	add.s64 	%rd676, %rd63, %rd675;
	ld.u32 	%rd677, [%rd673+-8];
	ld.u32 	%rd678, [%rd673+-4];
	bfi.b64 	%rd66, %rd678, %rd677, 32, 32;
	ld.u32 	%rd679, [%rd676];
	ld.u32 	%rd680, [%rd676+4];
	bfi.b64 	%rd67, %rd680, %rd679, 32, 32;
	cvt.u32.u64 	%r7, %rd66;
	mov.b32 	%f16, %r7;
	shr.u64 	%rd681, %rd66, 32;
	cvt.u32.u64 	%r213, %rd681;
	mov.b32 	%f17, %r213;
	cvt.u32.u64 	%r8, %rd67;
	shr.u64 	%rd682, %rd67, 32;
	cvt.u32.u64 	%r214, %rd682;
	mov.b32 	%f18, %r8;
	sub.f32 	%f19, %f18, %f16;
	mov.b32 	%f211, %r214;
	sub.f32 	%f20, %f211, %f17;
	sub.f32 	%f212, %f11, %f16;
	sub.f32 	%f213, %f12, %f17;
	mul.f32 	%f214, %f20, %f213;
	fma.rn.f32 	%f21, %f19, %f212, %f214;
	mul.f32 	%f215, %f20, %f20;
	fma.rn.f32 	%f216, %f19, %f19, %f215;
	add.f32 	%f22, %f216, 0f00000000;
	setp.gtu.f32 	%p27, %f21, 0f00000000;
	mov.b64 	{%r215, %r601}, %rd66;
	mov.b64 	{%r216, %r10}, %rd67;
	@%p27 bra 	$L__BB1_17;
	bra.uni 	$L__BB1_16;

$L__BB1_17:
	setp.ltu.f32 	%p28, %f21, %f22;
	@%p28 bra 	$L__BB1_19;
	bra.uni 	$L__BB1_18;

$L__BB1_19:
	setp.eq.f32 	%p29, %f22, 0f00000000;
	@%p29 bra 	$L__BB1_66;

	mov.b32 	%f679, %r213;
	shr.u64 	%rd1359, %rd67, 32;
	cvt.u32.u64 	%r592, %rd1359;
	shr.u64 	%rd1358, %rd66, 32;
	cvt.u32.u64 	%r591, %rd1358;
	mov.b32 	%f678, %r591;
	mov.b32 	%f677, %r592;
	sub.f32 	%f676, %f677, %f678;
	mov.b32 	%f675, %r7;
	cvt.u32.u64 	%r590, %rd67;
	cvt.u32.u64 	%r589, %rd66;
	mov.b32 	%f674, %r589;
	mov.b32 	%f673, %r590;
	sub.f32 	%f672, %f673, %f674;
	div.rn.f32 	%f217, %f21, %f22;
	mov.f32 	%f218, 0f3F800000;
	sub.f32 	%f219, %f218, %f217;
	mov.b32 	%r603, %f219;
	mov.b32 	%r604, %f217;
	fma.rn.f32 	%f703, %f672, %f217, %f674;
	mov.b32 	%r600, %f703;
	fma.rn.f32 	%f704, %f676, %f217, %f678;
	mov.b32 	%r601, %f704;
	mov.u32 	%r602, 1;
	bra.uni 	$L__BB1_21;

$L__BB1_16:
	cvt.u32.u64 	%r600, %rd66;
	mov.b32 	%f703, %r600;
	mov.b32 	%f704, %r601;
	mov.u32 	%r602, 0;
	mov.u32 	%r603, %r602;
	bra.uni 	$L__BB1_21;

$L__BB1_18:
	cvt.u32.u64 	%r588, %rd67;
	cvt.u32.u64 	%r600, %rd67;
	mov.b32 	%f703, %r600;
	mov.b32 	%f704, %r10;
	mov.u32 	%r603, 1;
	mov.u32 	%r602, 0;
	mov.u32 	%r601, %r10;

$L__BB1_21:
	setp.eq.f32 	%p30, %f11, %f703;
	@%p30 bra 	$L__BB1_25;
	bra.uni 	$L__BB1_22;

$L__BB1_25:
	setp.eq.f32 	%p40, %f704, %f12;
	mov.pred 	%p39, -1;
	mov.pred 	%p345, %p39;
	@%p40 bra 	$L__BB1_29;

	mov.b32 	%r586, %f12;
	and.b32  	%r585, %r586, 2147483647;
	mov.b32 	%f670, %r585;
	setp.eq.f32 	%p42, %f670, 0f7F800000;
	and.b32  	%r225, %r601, 2147483647;
	mov.b32 	%f226, %r225;
	setp.eq.f32 	%p43, %f226, 0f7F800000;
	or.pred  	%p44, %p42, %p43;
	mov.pred 	%p345, 0;
	@%p44 bra 	$L__BB1_29;

	sub.f32 	%f227, %f704, %f12;
	abs.f32 	%f30, %f227;
	setp.le.f32 	%p46, %f30, 0f34000000;
	mov.pred 	%p345, %p39;
	@%p46 bra 	$L__BB1_29;

	abs.f32 	%f228, %f704;
	abs.f32 	%f229, %f12;
	setp.gt.f32 	%p47, %f229, %f228;
	selp.f32 	%f230, %f229, %f228, %p47;
	mul.f32 	%f231, %f230, 0f34000000;
	setp.le.f32 	%p345, %f30, %f231;
	bra.uni 	$L__BB1_29;

$L__BB1_22:
	mov.b32 	%r584, %f11;
	and.b32  	%r583, %r584, 2147483647;
	mov.b32 	%f669, %r583;
	setp.eq.f32 	%p32, %f669, 0f7F800000;
	and.b32  	%r224, %r600, 2147483647;
	mov.b32 	%f220, %r224;
	setp.eq.f32 	%p33, %f220, 0f7F800000;
	or.pred  	%p34, %p32, %p33;
	mov.pred 	%p345, 0;
	@%p34 bra 	$L__BB1_29;

	sub.f32 	%f221, %f703, %f11;
	abs.f32 	%f29, %f221;
	setp.le.f32 	%p35, %f29, 0f34000000;
	@%p35 bra 	$L__BB1_25;

	abs.f32 	%f222, %f703;
	abs.f32 	%f223, %f11;
	setp.gt.f32 	%p37, %f223, %f222;
	selp.f32 	%f224, %f223, %f222, %p37;
	mul.f32 	%f225, %f224, 0f34000000;
	setp.gtu.f32 	%p38, %f29, %f225;
	@%p38 bra 	$L__BB1_29;
	bra.uni 	$L__BB1_25;

$L__BB1_29:
	cvt.u64.u32 	%rd683, %r601;
	cvt.u64.u32 	%rd684, %r600;
	bfi.b64 	%rd68, %rd683, %rd684, 32, 32;
	mov.b64 	{%r226, %r227}, %rd68;
	selp.u64 	%rd69, 1, 0, %p345;
	mov.b32 	%f32, %r227;
	mov.b32 	%f31, %r226;
	sub.f32 	%f232, %f31, %f11;
	sub.f32 	%f233, %f32, %f12;
	mul.f32 	%f234, %f233, %f233;
	fma.rn.f32 	%f235, %f232, %f232, %f234;
	add.f32 	%f236, %f235, 0f00000000;
	sqrt.rn.f32 	%f34, %f236;
	setp.geu.f32 	%p48, %f34, %f705;
	setp.ne.s32 	%p49, %r24, 2;
	and.pred  	%p50, %p49, %p48;
	@%p50 bra 	$L__BB1_31;

	shr.u64 	%rd1357, %rd67, 32;
	shr.u64 	%rd1356, %rd66, 32;
	add.s64 	%rd1373, %rd1372, -1;
	st.local.u64 	[%rd3], %rd1373;
	st.local.v2.f32 	[%rd3+8], {%f31, %f32};
	mov.b64 	{%r230, %r231}, %rd69;
	st.local.v2.u32 	[%rd3+16], {%r230, %r602};
	st.local.v2.u32 	[%rd3+24], {%r603, %r604};
	st.local.f32 	[%rd3+32], %f34;
	st.local.u32 	[%rd3+36], %rd66;
	st.local.u32 	[%rd3+44], %rd67;
	st.local.u32 	[%rd3+40], %rd1356;
	st.local.u32 	[%rd3+48], %rd1357;
	mov.f32 	%f705, %f34;
	mov.u32 	%r24, %r602;

$L__BB1_31:
	add.s64 	%rd72, %rd1372, 1;
	setp.lt.u64 	%p51, %rd1372, %rd62;
	mov.u64 	%rd1372, %rd72;
	@%p51 bra 	$L__BB1_15;

	ld.local.u32 	%rd691, [%rd3+36];
	ld.local.u32 	%rd692, [%rd3+40];
	bfi.b64 	%rd693, %rd692, %rd691, 32, 32;
	mov.u64 	%rd690, 0;
	cvt.u32.u64 	%r232, %rd693;
	mov.b32 	%f237, %r232;
	shr.u64 	%rd694, %rd693, 32;
	cvt.u32.u64 	%r233, %rd694;
	mov.b32 	%f238, %r233;
	ld.local.u32 	%rd695, [%rd3+44];
	ld.local.u32 	%rd696, [%rd3+48];
	bfi.b64 	%rd697, %rd696, %rd695, 32, 32;
	cvt.u32.u64 	%r234, %rd697;
	shr.u64 	%rd698, %rd697, 32;
	cvt.u32.u64 	%r235, %rd698;
	mov.b32 	%f239, %r234;
	sub.f32 	%f36, %f239, %f237;
	mov.b32 	%f240, %r235;
	sub.f32 	%f37, %f240, %f238;
	mul.f32 	%f241, %f37, %f37;
	fma.rn.f32 	%f242, %f36, %f36, %f241;
	add.f32 	%f38, %f242, 0f00000000;
	setp.leu.f32 	%p52, %f38, 0f28800000;
	mov.u64 	%rd1374, %rd690;
	mov.u64 	%rd1375, %rd690;
	mov.u64 	%rd1376, %rd690;
	@%p52 bra 	$L__BB1_34;

	neg.f32 	%f243, %f36;
	sqrt.rn.f32 	%f244, %f38;
	div.rn.f32 	%f245, %f37, %f244;
	div.rn.f32 	%f246, %f243, %f244;
	mov.b32 	%r236, %f246;
	mov.b32 	%r237, %f245;
	mov.u64 	%rd1376, 1;
	mov.b64 	%rd701, {%r237, %r236};
	shr.u64 	%rd1375, %rd701, 32;
	shl.b64 	%rd1374, %rd701, 32;

$L__BB1_34:
	or.b64  	%rd79, %rd1376, %rd1374;
	or.b64  	%rd80, %rd690, %rd1375;
	and.b64  	%rd702, %rd690, 4294967295;
	xor.b64  	%rd703, %rd1376, 1;
	or.b64  	%rd704, %rd703, %rd702;
	setp.ne.s64 	%p53, %rd704, 0;
	@%p53 bra 	$L__BB1_65;

	mov.b64 	{%r238, %r239}, %rd80;
	mov.b64 	{%r240, %r241}, %rd79;
	mov.b32 	%f39, %r241;
	mov.b32 	%f40, %r238;
	setp.eq.s32 	%p54, %r24, 1;
	@%p54 bra 	$L__BB1_63;
	bra.uni 	$L__BB1_36;

$L__BB1_63:
	ld.local.u64 	%rd781, [%rd3+8];
	cvt.u32.u64 	%r262, %rd781;
	mov.b32 	%f274, %r262;
	shr.u64 	%rd782, %rd781, 32;
	cvt.u32.u64 	%r263, %rd782;
	mov.b32 	%f275, %r263;
	sub.f32 	%f276, %f2, %f274;
	sub.f32 	%f277, %f3, %f275;
	mul.f32 	%f278, %f40, %f277;
	fma.rn.f32 	%f279, %f39, %f276, %f278;
	setp.le.f32 	%p346, %f279, 0f00000000;
	bra.uni 	$L__BB1_64;

$L__BB1_219:
	add.s64 	%rd1539, %rd2, 8;
	add.u64 	%rd1542, %SP, 16;
	ld.global.f32 	%f157, [%rd60+-12];
	sub.f32 	%f563, %f2, %f157;
	ld.global.f32 	%f158, [%rd60+-8];
	sub.f32 	%f564, %f3, %f158;
	ld.global.f32 	%f159, [%rd60+-16];
	ld.global.f32 	%f160, [%rd60+-20];
	mul.f32 	%f565, %f564, %f159;
	fma.rn.f32 	%f161, %f563, %f160, %f565;
	mul.f32 	%f566, %f563, %f159;
	mul.f32 	%f567, %f564, %f160;
	sub.f32 	%f162, %f567, %f566;
	ld.global.u32 	%rd1206, [%rd60+-260];
	ld.global.u32 	%rd1207, [%rd60+-256];
	bfi.b64 	%rd1208, %rd1207, %rd1206, 32, 32;
	cvt.u32.u64 	%r514, %rd1208;
	mov.b32 	%f568, %r514;
	shr.u64 	%rd1209, %rd1208, 32;
	cvt.u32.u64 	%r515, %rd1209;
	mov.b32 	%f569, %r515;
	neg.f32 	%f570, %f568;
	neg.f32 	%f571, %f569;
	sub.f32 	%f163, %f570, %f161;
	sub.f32 	%f164, %f571, %f162;
	sub.f32 	%f165, %f161, %f568;
	sub.f32 	%f166, %f162, %f569;
	setp.ge.f32 	%p300, %f163, 0f00000000;
	selp.f32 	%f572, %f163, 0f00000000, %p300;
	setp.ge.f32 	%p301, %f164, 0f00000000;
	selp.f32 	%f573, %f164, 0f00000000, %p301;
	setp.ge.f32 	%p302, %f165, 0f00000000;
	selp.f32 	%f574, %f165, 0f00000000, %p302;
	setp.ge.f32 	%p303, %f166, 0f00000000;
	selp.f32 	%f575, %f166, 0f00000000, %p303;
	sub.f32 	%f167, %f572, %f574;
	mov.b32 	%r516, %f167;
	sub.f32 	%f168, %f573, %f575;
	mov.b32 	%r517, %f168;
	cvt.u64.u32 	%rd1210, %r517;
	cvt.u64.u32 	%rd1211, %r516;
	bfi.b64 	%rd1212, %rd1210, %rd1211, 32, 32;
	st.local.u64 	[%rd2], %rd1212;
	mov.u64 	%rd1546, 2;
	mov.u64 	%rd1540, %rd2;
	mov.u64 	%rd1541, %rd2;
	mov.u64 	%rd1543, %rd2;
	mov.u64 	%rd1544, %rd2;
	mov.u64 	%rd1545, %rd1542;

$L__BB1_220:
	setp.eq.s64 	%p304, %rd1546, 0;
	@%p304 bra 	$L__BB1_223;

	add.s64 	%rd1546, %rd1546, -1;
	add.s64 	%rd1213, %rd1543, 8;
	setp.eq.s64 	%p305, %rd1543, %rd1539;
	selp.b64 	%rd1539, %rd1213, %rd1539, %p305;
	add.s64 	%rd1214, %rd1540, 8;
	selp.b64 	%rd1540, %rd1214, %rd1540, %p305;
	add.s64 	%rd1215, %rd1541, 8;
	selp.b64 	%rd1541, %rd1215, %rd1541, %p305;
	add.s64 	%rd1216, %rd1542, 8;
	selp.b64 	%rd1542, %rd1216, %rd1542, %p305;
	selp.b64 	%rd1217, %rd1214, %rd1543, %p305;
	selp.b64 	%rd1218, %rd1215, %rd1544, %p305;
	selp.b64 	%rd1219, %rd1216, %rd1545, %p305;
	setp.eq.s64 	%p306, %rd1546, 0;
	add.s64 	%rd1220, %rd1217, 4;
	add.s64 	%rd1221, %rd1218, 4;
	add.s64 	%rd1222, %rd1219, 4;
	selp.b64 	%rd1543, %rd1217, %rd1220, %p306;
	selp.b64 	%rd1544, %rd1218, %rd1221, %p306;
	selp.b64 	%rd1545, %rd1219, %rd1222, %p306;
	ld.local.f32 	%f576, [%rd1218];
	setp.eq.f32 	%p307, %f576, 0f00000000;
	@%p307 bra 	$L__BB1_220;

	add.f32 	%f577, %f161, %f167;
	mov.b32 	%r518, %f577;
	add.f32 	%f578, %f162, %f168;
	mov.b32 	%r519, %f578;
	cvt.u64.u32 	%rd1225, %r519;
	cvt.u64.u32 	%rd1226, %r518;
	bfi.b64 	%rd1549, %rd1225, %rd1226, 32, 32;
	mov.u64 	%rd1550, 0;
	bra.uni 	$L__BB1_236;

$L__BB1_70:
	ld.global.f32 	%f290, [%rd60+-12];
	mov.u64 	%rd1530, 0;
	sub.f32 	%f291, %f2, %f290;
	ld.global.f32 	%f292, [%rd60+-8];
	sub.f32 	%f293, %f3, %f292;
	ld.global.f32 	%f294, [%rd60+-16];
	ld.global.f32 	%f295, [%rd60+-20];
	mul.f32 	%f296, %f293, %f294;
	fma.rn.f32 	%f48, %f291, %f295, %f296;
	mul.f32 	%f297, %f291, %f294;
	mul.f32 	%f298, %f293, %f295;
	sub.f32 	%f49, %f298, %f297;
	mov.b32 	%r277, %f48;
	mov.b32 	%r278, %f49;
	cvt.u64.u32 	%rd801, %r278;
	cvt.u64.u32 	%rd802, %r277;
	bfi.b64 	%rd803, %rd801, %rd802, 32, 32;
	st.local.u64 	[%rd16], %rd803;
	ld.global.u64 	%rd183, [%rd60+-236];
	setp.eq.s64 	%p75, %rd183, 0;
	mov.u64 	%rd1531, 2;
	mov.u64 	%rd1532, %rd1530;
	@%p75 bra 	$L__BB1_176;

	mov.u32 	%r285, 0;
	st.local.u32 	[%rd15], %r285;
	mov.u32 	%r286, -16777217;
	st.local.u32 	[%rd15+4], %r286;
	mov.u32 	%r44, 1;
	st.local.u32 	[%rd15+512], %r44;
	ld.global.u64 	%rd185, [%rd60+-244];
	ld.global.u64 	%rd186, [%rd60+-188];
	ld.global.u64 	%rd187, [%rd60+-196];
	mov.u32 	%r42, 2139095039;
	mov.u32 	%r41, 4;
	bra.uni 	$L__BB1_73;

$L__BB1_223:
	setp.lt.f32 	%p308, %f163, %f165;
	mov.f32 	%f718, 0fFF7FFFFF;
	@%p308 bra 	$L__BB1_226;
	bra.uni 	$L__BB1_224;

$L__BB1_226:
	setp.leu.f32 	%p313, %f165, 0fFF7FFFFF;
	mov.pred 	%p350, %p312;
	@%p313 bra 	$L__BB1_228;

	mov.f32 	%f718, %f165;
	mov.pred 	%p350, %p312;
	bra.uni 	$L__BB1_228;

$L__BB1_224:
	setp.leu.f32 	%p310, %f163, 0fFF7FFFFF;
	mov.pred 	%p350, %p312;
	@%p310 bra 	$L__BB1_228;

	mov.f32 	%f718, %f163;
	mov.pred 	%p350, %p311;

$L__BB1_228:
	setp.lt.f32 	%p315, %f164, %f166;
	@%p315 bra 	$L__BB1_231;
	bra.uni 	$L__BB1_229;

$L__BB1_231:
	setp.gt.f32 	%p317, %f166, %f718;
	@%p317 bra 	$L__BB1_234;
	bra.uni 	$L__BB1_232;

$L__BB1_234:
	mov.u64 	%rd1229, 0;
	st.local.u64 	[%rd3], %rd1229;
	neg.f32 	%f720, %f166;
	mov.u64 	%rd1548, %rd36;
	bra.uni 	$L__BB1_235;

$L__BB1_229:
	setp.leu.f32 	%p316, %f164, %f718;
	@%p316 bra 	$L__BB1_232;

	mov.u64 	%rd1227, 0;
	st.local.u64 	[%rd3], %rd1227;
	mov.u64 	%rd1548, %rd36;
	mov.f32 	%f718, %f164;
	bra.uni 	$L__BB1_233;

$L__BB1_232:
	mov.u64 	%rd1228, 0;
	st.local.u64 	[%rd3], %rd1228;
	neg.f32 	%f720, %f718;
	not.pred 	%p318, %p350;
	mov.u64 	%rd1548, %rd3;
	@%p318 bra 	$L__BB1_235;

$L__BB1_233:
	mov.f32 	%f720, %f718;

$L__BB1_235:
	st.local.f32 	[%rd1548], %f720;
	ld.local.u64 	%rd1232, [%rd3];
	cvt.u32.u64 	%r520, %rd1232;
	mov.b32 	%f581, %r520;
	shr.u64 	%rd1233, %rd1232, 32;
	cvt.u32.u64 	%r521, %rd1233;
	mov.b32 	%f582, %r521;
	add.f32 	%f583, %f161, %f581;
	add.f32 	%f584, %f162, %f582;
	mov.b32 	%r522, %f583;
	mov.b32 	%r523, %f584;
	cvt.u64.u32 	%rd1234, %r523;
	cvt.u64.u32 	%rd1235, %r522;
	bfi.b64 	%rd1549, %rd1234, %rd1235, 32, 32;
	mov.u64 	%rd1550, 1;

$L__BB1_236:
	cvt.u32.u64 	%r524, %rd1549;
	mov.b32 	%f585, %r524;
	shr.u64 	%rd1236, %rd1549, 32;
	cvt.u32.u64 	%r525, %rd1236;
	mov.b32 	%f586, %r525;
	mul.f32 	%f587, %f160, %f585;
	mul.f32 	%f588, %f159, %f586;
	sub.f32 	%f589, %f587, %f588;
	mul.f32 	%f590, %f160, %f586;
	fma.rn.f32 	%f591, %f159, %f585, %f590;
	add.f32 	%f592, %f157, %f589;
	mov.b32 	%r526, %f592;
	add.f32 	%f593, %f158, %f591;
	mov.b32 	%r527, %f593;
	cvt.u64.u32 	%rd1237, %r527;
	cvt.u64.u32 	%rd1238, %r526;
	bfi.b64 	%rd1551, %rd1237, %rd1238, 32, 32;
	mov.b64 	{%r528, %r529}, %rd1550;
	mov.b32 	{%rs132, %rs114}, %r528;
	cvt.u32.u64 	%r530, %rd1550;
	shr.u32 	%r668, %r530, 8;
	bra.uni 	$L__BB1_237;

$L__BB1_201:
	sub.f32 	%f534, %f715, %f118;
	abs.f32 	%f150, %f534;
	setp.le.f32 	%p270, %f150, 0f34000000;
	@%p270 bra 	$L__BB1_203;

	abs.f32 	%f535, %f715;
	abs.f32 	%f536, %f118;
	setp.gt.f32 	%p272, %f536, %f535;
	selp.f32 	%f537, %f536, %f535, %p272;
	mul.f32 	%f538, %f537, 0f34000000;
	setp.gtu.f32 	%p273, %f150, %f538;
	mov.pred 	%p348, %p312;
	@%p273 bra 	$L__BB1_207;
	bra.uni 	$L__BB1_203;

$L__BB1_184:
	setp.gt.u64 	%p252, %rd553, %rd556;
	@%p252 bra 	$L__BB1_186;
	bra.uni 	$L__BB1_185;

$L__BB1_186:
	add.s64 	%rd1180, %rd554, %rd556;
	ld.u8 	%rs104, [%rd1180];
	setp.eq.s16 	%p253, %rs104, 0;
	@%p253 bra 	$L__BB1_211;

	cvt.rn.f32.u64 	%f523, %rd556;
	fma.rn.f32 	%f134, %f128, %f523, 0fBF000000;
	setp.gt.u64 	%p254, %rd550, %rd556;
	@%p254 bra 	$L__BB1_189;
	bra.uni 	$L__BB1_188;

$L__BB1_189:
	shl.b64 	%rd1181, %rd556, 2;
	add.s64 	%rd557, %rd555, %rd1181;
	ld.f32 	%f135, [%rd557];
	add.s64 	%rd1182, %rd556, 1;
	setp.gt.u64 	%p255, %rd550, %rd1182;
	@%p255 bra 	$L__BB1_191;
	bra.uni 	$L__BB1_190;

$L__BB1_191:
	ld.f32 	%f136, [%rd557+4];
	setp.gt.f32 	%p256, %f136, %f130;
	setp.gt.f32 	%p257, %f135, %f130;
	and.pred  	%p258, %p257, %p256;
	@%p258 bra 	$L__BB1_211;

	setp.lt.f32 	%p259, %f135, %f129;
	setp.lt.f32 	%p260, %f136, %f129;
	and.pred  	%p261, %p259, %p260;
	@%p261 bra 	$L__BB1_211;

	cvt.rn.f32.u64 	%f695, %rd556;
	fma.rn.f32 	%f694, %f128, %f695, 0fBF000000;
	mul.f32 	%f524, %f504, %f694;
	mov.b32 	%r477, %f524;
	mul.f32 	%f139, %f505, %f135;
	mov.b32 	%r478, %f139;
	cvt.u64.u32 	%rd1183, %r478;
	cvt.u64.u32 	%rd1184, %r477;
	add.f32 	%f525, %f128, %f694;
	mul.f32 	%f137, %f504, %f525;
	mov.b32 	%r663, %f137;
	mul.f32 	%f526, %f505, %f136;
	mov.b32 	%r479, %f526;
	cvt.u64.u32 	%rd1185, %r479;
	cvt.u64.u32 	%rd1186, %r663;
	bfi.b64 	%rd1187, %rd1185, %rd1186, 32, 32;
	bfi.b64 	%rd1188, %rd1183, %rd1184, 32, 32;
	cvt.u32.u64 	%r152, %rd1188;
	mov.b32 	%f138, %r152;
	sub.f32 	%f140, %f137, %f138;
	sub.f32 	%f141, %f526, %f139;
	sub.f32 	%f527, %f118, %f138;
	sub.f32 	%f528, %f119, %f139;
	mul.f32 	%f529, %f141, %f528;
	fma.rn.f32 	%f142, %f140, %f527, %f529;
	mul.f32 	%f530, %f141, %f141;
	fma.rn.f32 	%f531, %f140, %f140, %f530;
	add.f32 	%f143, %f531, 0f00000000;
	setp.gtu.f32 	%p262, %f142, 0f00000000;
	mov.b64 	{%r480, %r664}, %rd1188;
	mov.b64 	{%r481, %r154}, %rd1187;
	@%p262 bra 	$L__BB1_195;
	bra.uni 	$L__BB1_194;

$L__BB1_195:
	setp.ltu.f32 	%p263, %f142, %f143;
	@%p263 bra 	$L__BB1_197;
	bra.uni 	$L__BB1_196;

$L__BB1_197:
	setp.eq.f32 	%p264, %f143, 0f00000000;
	@%p264 bra 	$L__BB1_210;

	cvt.u32.u64 	%r598, %rd1188;
	mov.b32 	%f700, %r598;
	div.rn.f32 	%f532, %f142, %f143;
	fma.rn.f32 	%f715, %f140, %f532, %f700;
	mov.b32 	%r663, %f715;
	fma.rn.f32 	%f716, %f141, %f532, %f139;
	mov.b32 	%r664, %f716;
	bra.uni 	$L__BB1_199;

$L__BB1_194:
	cvt.u32.u64 	%r663, %rd1188;
	mov.b32 	%f715, %r663;
	mov.b32 	%f716, %r664;
	bra.uni 	$L__BB1_199;

$L__BB1_196:
	cvt.rn.f32.u64 	%f699, %rd556;
	add.f32 	%f698, %f128, %f694;
	mul.f32 	%f715, %f504, %f698;
	mov.b32 	%f716, %r154;
	mov.u32 	%r664, %r154;

$L__BB1_199:
	setp.eq.f32 	%p265, %f118, %f715;
	@%p265 bra 	$L__BB1_203;
	bra.uni 	$L__BB1_200;

$L__BB1_203:
	setp.eq.f32 	%p275, %f716, %f119;
	mov.pred 	%p348, %p311;
	@%p275 bra 	$L__BB1_207;

	and.b32  	%r597, %r144, 2147483647;
	mov.b32 	%f696, %r597;
	setp.eq.f32 	%p277, %f696, 0f7F800000;
	and.b32  	%r483, %r664, 2147483647;
	mov.b32 	%f539, %r483;
	setp.eq.f32 	%p278, %f539, 0f7F800000;
	or.pred  	%p279, %p277, %p278;
	mov.pred 	%p348, %p312;
	@%p279 bra 	$L__BB1_207;

	sub.f32 	%f540, %f716, %f119;
	abs.f32 	%f151, %f540;
	setp.le.f32 	%p281, %f151, 0f34000000;
	mov.pred 	%p348, %p311;
	@%p281 bra 	$L__BB1_207;

	abs.f32 	%f541, %f716;
	abs.f32 	%f542, %f119;
	setp.gt.f32 	%p282, %f542, %f541;
	selp.f32 	%f543, %f542, %f541, %p282;
	mul.f32 	%f544, %f543, 0f34000000;
	setp.le.f32 	%p348, %f151, %f544;
	bra.uni 	$L__BB1_207;

$L__BB1_200:
	and.b32  	%r596, %r143, 2147483647;
	mov.b32 	%f693, %r596;
	setp.eq.f32 	%p267, %f693, 0f7F800000;
	and.b32  	%r482, %r663, 2147483647;
	mov.b32 	%f533, %r482;
	setp.eq.f32 	%p268, %f533, 0f7F800000;
	or.pred  	%p269, %p267, %p268;
	mov.pred 	%p348, %p312;
	@%p269 bra 	$L__BB1_207;
	bra.uni 	$L__BB1_201;

$L__BB1_207:
	cvt.u64.u32 	%rd1189, %r664;
	cvt.u64.u32 	%rd1190, %r663;
	bfi.b64 	%rd558, %rd1189, %rd1190, 32, 32;
	mov.b64 	{%r484, %r485}, %rd558;
	selp.u64 	%rd559, 1, 0, %p348;
	mov.b32 	%f545, %r484;
	sub.f32 	%f546, %f545, %f118;
	mov.b32 	%f547, %r485;
	sub.f32 	%f548, %f547, %f119;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f546, %f546, %f549;
	add.f32 	%f152, %f550, 0f00000000;
	setp.geu.f32 	%p283, %f152, %f717;
	@%p283 bra 	$L__BB1_211;

	sqrt.rn.f32 	%f551, %f152;
	setp.gtu.f32 	%p284, %f551, %f6;
	mov.f32 	%f717, %f152;
	@%p284 bra 	$L__BB1_211;

	mov.b64 	{%r667, %r486}, %rd559;
	mov.u32 	%r665, %r484;
	mov.u32 	%r666, %r485;
	mov.f32 	%f717, %f152;

$L__BB1_211:
	add.s64 	%rd556, %rd556, 1;
	setp.lt.u64 	%p285, %rd556, %rd552;
	@%p285 bra 	$L__BB1_184;

	st.local.u32 	[%rd15+8], %r667;
	mov.b64 	%rd1191, {%r665, %r666};
	st.local.u64 	[%rd15], %rd1191;

$L__BB1_213:
	cvt.u64.u32 	%rd1193, %r143;
	cvt.u64.u32 	%rd1194, %r144;
	bfi.b64 	%rd561, %rd1194, %rd1193, 32, 32;
	ld.local.v4.u32 	{%r488, %r489, %r490, %r491}, [%rd15];
	mov.b64 	%rd563, {%r490, %r491};
	mov.b64 	%rd562, {%r488, %r489};
	mov.u64 	%rd1551, 0;
	mov.b32 	{%rs106, %rs107}, %r490;
	and.b16  	%rs108, %rs106, 255;
	setp.eq.s16 	%p286, %rs108, 2;
	cvt.u64.u16 	%rd1195, %rs106;
	and.b64  	%rd1196, %rd1195, 255;
	selp.b64 	%rd1197, 2, %rd1196, %p286;
	and.b64  	%rd1198, %rd563, 4294967040;
	or.b64  	%rd1199, %rd1198, %rd1197;
	mov.b64 	{%r496, %r497}, %rd1199;
	mov.b32 	{%rs131, %rs109}, %r496;
	and.b16  	%rs110, %rs131, 255;
	setp.eq.s16 	%p287, %rs110, 2;
	mov.u32 	%r668, 0;
	@%p287 bra 	$L__BB1_237;

	ld.global.u8 	%rs111, [%rd60+-204];
	setp.eq.s16 	%p288, %rs111, 0;
	shr.u64 	%rd1200, %rd562, 32;
	cvt.u32.u64 	%r498, %rd1200;
	mov.b32 	%f154, %r498;
	@%p288 bra 	$L__BB1_218;

	mov.b64 	{%r499, %r500}, %rd561;
	mov.b32 	%f156, %r500;
	mov.b32 	%f155, %r499;
	mov.b64 	{%r501, %r502}, %rd547;
	mov.b64 	{%r503, %r504}, %rd548;
	ld.global.u8 	%rs22, [%rd60+-203];
	mov.b32 	%f552, %r503;
	setp.gt.f32 	%p290, %f155, %f552;
	mov.b32 	%f553, %r501;
	setp.lt.f32 	%p291, %f155, %f553;
	or.pred  	%p292, %p291, %p290;
	mov.pred 	%p349, %p312;
	@%p292 bra 	$L__BB1_217;

	setp.geu.f32 	%p293, %f156, 0fFF7FFFFF;
	setp.leu.f32 	%p294, %f156, 0f7F7FFFFF;
	and.pred  	%p349, %p294, %p293;

$L__BB1_217:
	setp.ge.f32 	%p295, %f119, %f154;
	setp.le.f32 	%p296, %f119, %f154;
	setp.eq.s16 	%p297, %rs22, 0;
	selp.u32 	%r505, -1, 0, %p295;
	selp.u32 	%r506, -1, 0, %p296;
	selp.b32 	%r507, %r506, %r505, %p297;
	and.b32  	%r508, %r507, 1;
	setp.eq.b32 	%p298, %r508, 1;
	and.pred  	%p299, %p298, %p349;
	selp.u16 	%rs131, 1, 0, %p299;

$L__BB1_218:
	cvt.u32.u64 	%r509, %rd562;
	mov.b32 	%f554, %r509;
	mul.f32 	%f555, %f117, %f554;
	ld.global.f32 	%f556, [%rd60+-16];
	mul.f32 	%f557, %f556, %f154;
	sub.f32 	%f558, %f555, %f557;
	mul.f32 	%f559, %f556, %f554;
	fma.rn.f32 	%f560, %f117, %f154, %f559;
	add.f32 	%f561, %f115, %f558;
	mov.b32 	%r510, %f561;
	add.f32 	%f562, %f116, %f560;
	mov.b32 	%r511, %f562;
	cvt.u64.u32 	%rd1201, %r511;
	cvt.u64.u32 	%rd1202, %r510;
	bfi.b64 	%rd1551, %rd1201, %rd1202, 32, 32;
	cvt.u64.u16 	%rd1203, %rs131;
	and.b64  	%rd1204, %rd1203, 255;
	mov.b64 	{%r512, %r513}, %rd1204;
	mov.b32 	{%rs132, %rs113}, %r512;
	bra.uni 	$L__BB1_237;

$L__BB1_36:
	ld.local.u32 	%r242, [%rd3+24];
	setp.eq.s32 	%p55, %r242, 0;
	@%p55 bra 	$L__BB1_49;

	setp.ne.s32 	%p56, %r242, 1;
	@%p56 bra 	$L__BB1_62;

	add.s64 	%rd81, %rd1373, 1;
	or.b64  	%rd705, %rd81, %rd62;
	and.b64  	%rd706, %rd705, -4294967296;
	setp.eq.s64 	%p57, %rd706, 0;
	@%p57 bra 	$L__BB1_40;

	rem.u64 	%rd1377, %rd81, %rd62;
	bra.uni 	$L__BB1_41;

$L__BB1_49:
	setp.eq.s64 	%p64, %rd1373, 0;
	selp.b64 	%rd128, %rd62, %rd1373, %p64;
	add.s64 	%rd745, %rd128, -1;
	setp.gt.u64 	%p65, %rd62, %rd745;
	@%p65 bra 	$L__BB1_51;
	bra.uni 	$L__BB1_50;

$L__BB1_51:
	shl.b64 	%rd746, %rd128, 3;
	add.s64 	%rd747, %rd63, %rd746;
	ld.u32 	%rd748, [%rd747+-8];
	ld.u32 	%rd749, [%rd747+-4];
	bfi.b64 	%rd129, %rd749, %rd748, 32, 32;
	or.b64  	%rd750, %rd128, %rd62;
	and.b64  	%rd751, %rd750, -4294967296;
	setp.eq.s64 	%p66, %rd751, 0;
	@%p66 bra 	$L__BB1_53;

	rem.u64 	%rd1394, %rd128, %rd62;
	bra.uni 	$L__BB1_54;

$L__BB1_167:
	ld.u32 	%r434, [%rd195+76];
	cvt.u64.u32 	%rd1113, %r434;
	setp.le.u64 	%p232, %rd186, %rd1113;
	mul.wide.u32 	%rd1114, %r434, 12;
	add.s64 	%rd1115, %rd187, %rd1114;
	setp.eq.s64 	%p233, %rd1115, 0;
	or.pred  	%p234, %p232, %p233;
	selp.b32 	%r39, %r39, %r624, %p234;
	selp.b32 	%r38, %r38, %r623, %p234;
	selp.b32 	%r37, %r37, %r622, %p234;
	selp.b32 	%r41, %r41, %r637, %p234;
	selp.b32 	%r42, %r42, %r91, %p234;

$L__BB1_73:
	mov.u32 	%r43, %r44;
	setp.eq.s32 	%p76, %r43, 0;
	@%p76 bra 	$L__BB1_174;

	mov.b32 	%f642, %r42;
	cvt.u64.u32 	%rd805, %r43;
	add.s64 	%rd806, %rd805, -1;
	cvt.u32.u64 	%r44, %rd806;
	st.local.u32 	[%rd15+512], %r44;
	mul.wide.u32 	%rd807, %r43, 8;
	add.s64 	%rd808, %rd15, %rd807;
	ld.local.u32 	%rd193, [%rd808+-4];
	ld.local.u32 	%rd809, [%rd808+-8];
	shl.b64 	%rd810, %rd809, 32;
	or.b64  	%rd192, %rd810, 1;
	mov.b64 	{%r290, %r291}, %rd193;
	mov.b32 	%f299, %r290;
	neg.f32 	%f300, %f299;
	setp.le.f32 	%p77, %f642, %f300;
	@%p77 bra 	$L__BB1_73;

	mov.b64 	{%r292, %r293}, %rd192;
	cvt.u64.u32 	%rd194, %r293;
	setp.gt.u64 	%p78, %rd183, %rd194;
	@%p78 bra 	$L__BB1_77;
	bra.uni 	$L__BB1_76;

$L__BB1_77:
	mul.lo.s64 	%rd811, %rd194, 96;
	add.s64 	%rd195, %rd185, %rd811;
	ld.u8 	%rs44, [%rd195+88];
	and.b16  	%rs45, %rs44, 1;
	setp.eq.b16 	%p80, %rs45, 1;
	mov.pred 	%p347, 0;
	xor.pred  	%p81, %p80, %p347;
	not.pred 	%p82, %p81;
	@%p82 bra 	$L__BB1_79;

	ld.v4.u32 	{%r294, %r295, %r296, %r297}, [%rd195+64];
	cvt.u64.u32 	%rd812, %r294;
	setp.gt.u64 	%p84, %rd186, %rd812;
	mul.wide.u32 	%rd813, %r294, 12;
	add.s64 	%rd814, %rd187, %rd813;
	selp.b64 	%rd815, %rd814, 0, %p84;
	setp.eq.s64 	%p85, %rd815, 0;
	add.s64 	%rd816, %rd815, 8;
	selp.b64 	%rd1415, 0, %rd816, %p85;
	cvt.u64.u32 	%rd817, %r295;
	setp.gt.u64 	%p86, %rd186, %rd817;
	mul.wide.u32 	%rd818, %r295, 12;
	add.s64 	%rd819, %rd187, %rd818;
	selp.b64 	%rd820, %rd819, 0, %p86;
	setp.eq.s64 	%p87, %rd820, 0;
	add.s64 	%rd821, %rd820, 8;
	selp.b64 	%rd1414, 0, %rd821, %p87;
	ld.u32 	%r301, [%rd195+72];
	cvt.u64.u32 	%rd822, %r301;
	setp.gt.u64 	%p88, %rd186, %rd822;
	mul.wide.u32 	%rd823, %r301, 12;
	add.s64 	%rd824, %rd187, %rd823;
	selp.b64 	%rd825, %rd824, 0, %p88;
	setp.eq.s64 	%p89, %rd825, 0;
	add.s64 	%rd826, %rd825, 8;
	selp.b64 	%rd1413, 0, %rd826, %p89;
	cvt.u64.u32 	%rd827, %r297;
	setp.gt.u64 	%p90, %rd186, %rd827;
	mul.wide.u32 	%rd828, %r297, 12;
	add.s64 	%rd829, %rd187, %rd828;
	selp.b64 	%rd830, %rd829, 0, %p90;
	setp.eq.s64 	%p91, %rd830, 0;
	add.s64 	%rd831, %rd830, 8;
	selp.b64 	%rd1412, 0, %rd831, %p91;
	mov.pred 	%p347, -1;

$L__BB1_79:
	mov.b32 	%f643, %r42;
	ld.v4.f32 	{%f301, %f302, %f303, %f304}, [%rd195];
	sub.f32 	%f309, %f301, %f48;
	sub.f32 	%f310, %f302, %f48;
	sub.f32 	%f311, %f303, %f48;
	sub.f32 	%f312, %f304, %f48;
	ld.v4.f32 	{%f313, %f314, %f315, %f316}, [%rd195+16];
	sub.f32 	%f321, %f313, %f49;
	sub.f32 	%f322, %f314, %f49;
	sub.f32 	%f323, %f315, %f49;
	sub.f32 	%f324, %f316, %f49;
	ld.v4.f32 	{%f325, %f326, %f327, %f328}, [%rd195+32];
	sub.f32 	%f333, %f48, %f325;
	sub.f32 	%f334, %f48, %f326;
	sub.f32 	%f335, %f48, %f327;
	sub.f32 	%f336, %f48, %f328;
	ld.v4.f32 	{%f337, %f338, %f339, %f340}, [%rd195+48];
	sub.f32 	%f345, %f49, %f337;
	sub.f32 	%f346, %f49, %f338;
	sub.f32 	%f347, %f49, %f339;
	sub.f32 	%f348, %f49, %f340;
	setp.ge.f32 	%p92, %f309, %f333;
	selp.f32 	%f349, %f309, %f333, %p92;
	setp.ge.f32 	%p93, %f310, %f334;
	selp.f32 	%f350, %f310, %f334, %p93;
	setp.ge.f32 	%p94, %f311, %f335;
	selp.f32 	%f351, %f311, %f335, %p94;
	setp.ge.f32 	%p95, %f312, %f336;
	selp.f32 	%f352, %f312, %f336, %p95;
	setp.ge.f32 	%p96, %f321, %f345;
	selp.f32 	%f353, %f321, %f345, %p96;
	setp.ge.f32 	%p97, %f322, %f346;
	selp.f32 	%f354, %f322, %f346, %p97;
	setp.ge.f32 	%p98, %f323, %f347;
	selp.f32 	%f355, %f323, %f347, %p98;
	setp.ge.f32 	%p99, %f324, %f348;
	selp.f32 	%f356, %f324, %f348, %p99;
	setp.ge.f32 	%p100, %f349, 0f00000000;
	selp.f32 	%f357, %f349, 0f00000000, %p100;
	setp.ge.f32 	%p101, %f350, 0f00000000;
	selp.f32 	%f358, %f350, 0f00000000, %p101;
	setp.ge.f32 	%p102, %f351, 0f00000000;
	selp.f32 	%f359, %f351, 0f00000000, %p102;
	setp.ge.f32 	%p103, %f352, 0f00000000;
	selp.f32 	%f360, %f352, 0f00000000, %p103;
	mov.b32 	%r302, %f357;
	mov.b32 	%r303, %f358;
	mov.b32 	%r304, %f359;
	mov.b32 	%r305, %f360;
	cvt.u64.u32 	%rd832, %r305;
	cvt.u64.u32 	%rd833, %r303;
	cvt.u64.u32 	%rd834, %r302;
	cvt.u64.u32 	%rd835, %r304;
	bfi.b64 	%rd836, %rd832, %rd835, 32, 32;
	bfi.b64 	%rd837, %rd833, %rd834, 32, 32;
	setp.ge.f32 	%p104, %f353, 0f00000000;
	selp.f32 	%f361, %f353, 0f00000000, %p104;
	setp.ge.f32 	%p105, %f354, 0f00000000;
	selp.f32 	%f362, %f354, 0f00000000, %p105;
	setp.ge.f32 	%p106, %f355, 0f00000000;
	selp.f32 	%f363, %f355, 0f00000000, %p106;
	setp.ge.f32 	%p107, %f356, 0f00000000;
	selp.f32 	%f364, %f356, 0f00000000, %p107;
	mov.b32 	%r306, %f361;
	mov.b32 	%r307, %f362;
	mov.b32 	%r308, %f363;
	mov.b32 	%r309, %f364;
	cvt.u64.u32 	%rd838, %r309;
	cvt.u64.u32 	%rd839, %r307;
	cvt.u64.u32 	%rd840, %r306;
	cvt.u64.u32 	%rd841, %r308;
	bfi.b64 	%rd842, %rd838, %rd841, 32, 32;
	bfi.b64 	%rd843, %rd839, %rd840, 32, 32;
	mov.b64 	{%r310, %r311}, %rd837;
	mov.b64 	{%r312, %r313}, %rd836;
	cvt.u64.u32 	%rd844, %r313;
	cvt.u64.u32 	%rd845, %r311;
	cvt.u64.u32 	%rd846, %r312;
	bfi.b64 	%rd847, %rd844, %rd846, 32, 32;
	mov.b64 	{%r314, %r315}, %rd847;
	bfi.b64 	%rd848, %rd845, %rd834, 32, 32;
	mov.b64 	{%r316, %r317}, %rd848;
	mov.b32 	%f365, %r316;
	mov.b32 	%f366, %r317;
	mov.b32 	%f367, %r314;
	mov.b32 	%f368, %r315;
	mov.b32 	%f369, %r310;
	mov.b32 	%f370, %r311;
	mov.b32 	%f371, %r312;
	mov.b32 	%f372, %r313;
	mov.b64 	{%r318, %r319}, %rd843;
	mov.b64 	{%r320, %r321}, %rd842;
	cvt.u64.u32 	%rd849, %r321;
	cvt.u64.u32 	%rd850, %r319;
	cvt.u64.u32 	%rd851, %r320;
	bfi.b64 	%rd852, %rd849, %rd851, 32, 32;
	mov.b64 	{%r322, %r323}, %rd852;
	bfi.b64 	%rd853, %rd850, %rd840, 32, 32;
	mov.b64 	{%r324, %r325}, %rd853;
	mov.b32 	%f373, %r324;
	mov.b32 	%f374, %r325;
	mov.b32 	%f375, %r322;
	mov.b32 	%f376, %r323;
	mov.b32 	%f377, %r318;
	mov.b32 	%f378, %r319;
	mov.b32 	%f379, %r320;
	mov.b32 	%f380, %r321;
	mul.f32 	%f381, %f377, %f373;
	mul.f32 	%f382, %f378, %f374;
	mul.f32 	%f383, %f379, %f375;
	mul.f32 	%f384, %f380, %f376;
	fma.rn.f32 	%f385, %f369, %f365, %f381;
	fma.rn.f32 	%f386, %f370, %f366, %f382;
	fma.rn.f32 	%f387, %f371, %f367, %f383;
	fma.rn.f32 	%f388, %f372, %f368, %f384;
	add.f32 	%f389, %f385, 0f00000000;
	add.f32 	%f390, %f386, 0f00000000;
	add.f32 	%f391, %f387, 0f00000000;
	add.f32 	%f392, %f388, 0f00000000;
	sqrt.rn.f32 	%f393, %f389;
	sqrt.rn.f32 	%f394, %f390;
	sqrt.rn.f32 	%f395, %f391;
	sqrt.rn.f32 	%f396, %f392;
	mov.b32 	%r326, %f393;
	mov.b32 	%r327, %f394;
	mov.b32 	%r328, %f395;
	mov.b32 	%r329, %f396;
	cvt.u64.u32 	%rd854, %r329;
	cvt.u64.u32 	%rd855, %r327;
	cvt.u64.u32 	%rd856, %r326;
	cvt.u64.u32 	%rd857, %r328;
	bfi.b64 	%rd1521, %rd854, %rd857, 32, 32;
	mov.b64 	{%r330, %r331}, %rd1521;
	bfi.b64 	%rd1520, %rd855, %rd856, 32, 32;
	mov.b64 	{%r332, %r333}, %rd1520;
	mov.b32 	%f397, %r332;
	mov.b32 	%f398, %r333;
	mov.b32 	%f399, %r330;
	mov.b32 	%f400, %r331;
	setp.lt.f32 	%p108, %f397, %f643;
	setp.lt.f32 	%p109, %f398, %f643;
	setp.lt.f32 	%p110, %f399, %f643;
	setp.lt.f32 	%p111, %f400, %f643;
	selp.u32 	%r334, 1, 0, %p108;
	selp.u32 	%r335, -1, 0, %p109;
	bfi.b32 	%r336, %r335, %r334, 8, 1;
	selp.u32 	%r337, -1, 0, %p110;
	bfi.b32 	%r338, %r337, %r336, 16, 1;
	selp.u32 	%r339, -1, 0, %p111;
	bfi.b32 	%r340, %r339, %r338, 24, 1;
	cvt.u64.u32 	%rd858, %r340;
	mov.b64 	{%r341, %r342}, %rd858;
	mov.b32 	{%rs46, %rs47}, %r341;
	and.b16  	%rs48, %rs46, 1;
	shr.u16 	%rs49, %rs46, 7;
	and.b16  	%rs50, %rs49, 2;
	or.b16  	%rs51, %rs50, %rs48;
	shl.b16 	%rs52, %rs47, 2;
	and.b16  	%rs53, %rs52, 4;
	or.b16  	%rs54, %rs51, %rs53;
	shr.u16 	%rs55, %rs47, 5;
	and.b16  	%rs56, %rs55, 8;
	or.b16  	%rs57, %rs54, %rs56;
	cvt.u64.u16 	%rd206, %rs57;
	@%p347 bra 	$L__BB1_81;
	bra.uni 	$L__BB1_80;

$L__BB1_81:
	mov.u64 	%rd211, 1;
	st.local.v2.u64 	[%rd14], {%rd1415, %rd1414};
	st.local.v2.u64 	[%rd14+16], {%rd1413, %rd1412};
	mov.f32 	%f401, 0f00000000;
	st.local.v4.f32 	[%rd13], {%f401, %f401, %f401, %f401};
	mov.u32 	%r353, 4;
	st.local.u32 	[%rd12+16], %r353;
	st.local.u32 	[%rd12+52], %r353;
	st.local.u32 	[%rd12+88], %r353;
	st.local.u32 	[%rd12+124], %r353;

$L__BB1_82:
	mov.u64 	%rd1335, 1;
	add.s64 	%rd860, %rd211, -1;
	cvt.u32.u64 	%r354, %rd860;
	shl.b64 	%rd862, %rd1335, %r354;
	and.b64  	%rd863, %rd862, %rd206;
	setp.eq.s64 	%p112, %rd863, 0;
	@%p112 bra 	$L__BB1_135;

	shl.b64 	%rd864, %rd211, 3;
	add.s64 	%rd865, %rd14, %rd864;
	ld.local.u64 	%rd212, [%rd865+-8];
	setp.eq.s64 	%p113, %rd212, 0;
	@%p113 bra 	$L__BB1_135;

	ld.u32 	%r45, [%rd212];
	cvt.u64.u32 	%rd213, %r45;
	ld.global.u64 	%rd866, [%rd60+-156];
	setp.gt.u64 	%p114, %rd866, %rd213;
	@%p114 bra 	$L__BB1_86;
	bra.uni 	$L__BB1_85;

$L__BB1_86:
	ld.global.u64 	%rd867, [%rd60+-164];
	mul.lo.s64 	%rd868, %rd213, 12;
	add.s64 	%rd214, %rd867, %rd868;
	ld.u32 	%rd215, [%rd214+8];
	ld.u32 	%rd216, [%rd214];
	ld.global.u64 	%rd217, [%rd60+-172];
	setp.gt.u64 	%p115, %rd217, %rd216;
	@%p115 bra 	$L__BB1_88;
	bra.uni 	$L__BB1_87;

$L__BB1_88:
	ld.global.u64 	%rd218, [%rd60+-180];
	shl.b64 	%rd869, %rd216, 3;
	add.s64 	%rd870, %rd218, %rd869;
	ld.u32 	%rd871, [%rd870];
	ld.u32 	%rd872, [%rd870+4];
	bfi.b64 	%rd219, %rd872, %rd871, 32, 32;
	ld.u32 	%rd220, [%rd214+4];
	setp.gt.u64 	%p116, %rd217, %rd220;
	@%p116 bra 	$L__BB1_90;
	bra.uni 	$L__BB1_89;

$L__BB1_90:
	setp.gt.u64 	%p117, %rd217, %rd215;
	@%p117 bra 	$L__BB1_92;
	bra.uni 	$L__BB1_91;

$L__BB1_92:
	shl.b64 	%rd873, %rd220, 3;
	add.s64 	%rd874, %rd218, %rd873;
	shl.b64 	%rd875, %rd215, 3;
	add.s64 	%rd876, %rd218, %rd875;
	cvt.u32.u64 	%r355, %rd219;
	mov.b32 	%f51, %r355;
	shr.u64 	%rd877, %rd219, 32;
	cvt.u32.u64 	%r356, %rd877;
	mov.b32 	%f52, %r356;
	ld.u32 	%rd878, [%rd874];
	ld.u32 	%rd879, [%rd874+4];
	bfi.b64 	%rd221, %rd879, %rd878, 32, 32;
	cvt.u32.u64 	%r357, %rd221;
	shr.u64 	%rd880, %rd221, 32;
	cvt.u32.u64 	%r358, %rd880;
	mov.b32 	%f53, %r357;
	sub.f32 	%f54, %f53, %f51;
	mov.b32 	%f709, %r358;
	sub.f32 	%f56, %f709, %f52;
	ld.u32 	%rd881, [%rd876];
	ld.u32 	%rd882, [%rd876+4];
	bfi.b64 	%rd222, %rd882, %rd881, 32, 32;
	cvt.u32.u64 	%r359, %rd222;
	shr.u64 	%rd883, %rd222, 32;
	cvt.u32.u64 	%r360, %rd883;
	mov.b32 	%f57, %r359;
	sub.f32 	%f58, %f57, %f51;
	mov.b32 	%f59, %r360;
	sub.f32 	%f60, %f59, %f52;
	sub.f32 	%f61, %f48, %f51;
	sub.f32 	%f62, %f49, %f52;
	mul.f32 	%f402, %f56, %f62;
	fma.rn.f32 	%f63, %f54, %f61, %f402;
	mul.f32 	%f403, %f60, %f62;
	fma.rn.f32 	%f64, %f58, %f61, %f403;
	setp.le.f32 	%p118, %f63, 0f00000000;
	setp.le.f32 	%p119, %f64, 0f00000000;
	and.pred  	%p120, %p118, %p119;
	@%p120 bra 	$L__BB1_130;
	bra.uni 	$L__BB1_93;

$L__BB1_130:
	add.u64 	%rd1510, %SPL, 0;
	add.u64 	%rd1506, %SP, 728;
	add.u64 	%rd1512, %SP, 0;
	st.local.u64 	[%rd1510], %rd219;
	mov.u64 	%rd1517, 2;
	mov.u64 	%rd1503, %rd34;
	mov.u64 	%rd1504, %rd16;
	mov.u64 	%rd1505, %rd16;
	mov.u64 	%rd1507, %rd16;
	mov.u64 	%rd1508, %rd16;
	mov.u64 	%rd1509, %rd1506;
	mov.u64 	%rd1511, %rd1510;
	mov.u64 	%rd1513, %rd1510;
	mov.u64 	%rd1514, %rd1510;
	mov.u64 	%rd1515, %rd1512;
	mov.u64 	%rd1516, %rd28;

$L__BB1_131:
	setp.eq.s64 	%p173, %rd1517, 0;
	mov.u64 	%rd1518, 1;
	@%p173 bra 	$L__BB1_133;

	add.s64 	%rd1517, %rd1517, -1;
	add.s64 	%rd1028, %rd1504, 8;
	setp.eq.s64 	%p174, %rd1507, %rd1503;
	selp.b64 	%rd1029, %rd1028, %rd1507, %p174;
	add.s64 	%rd1030, %rd1505, 8;
	selp.b64 	%rd1031, %rd1030, %rd1508, %p174;
	add.s64 	%rd1032, %rd1506, 8;
	selp.b64 	%rd1033, %rd1032, %rd1509, %p174;
	mov.u64 	%rd1518, 0;
	setp.eq.s64 	%p175, %rd1517, 0;
	add.s64 	%rd1034, %rd1029, 4;
	add.s64 	%rd1035, %rd1031, 4;
	add.s64 	%rd1036, %rd1033, 4;
	selp.b64 	%rd448, %rd1029, %rd1034, %p175;
	selp.b64 	%rd1508, %rd1031, %rd1035, %p175;
	selp.b64 	%rd1509, %rd1033, %rd1036, %p175;
	selp.b64 	%rd1504, %rd1028, %rd1504, %p174;
	selp.b64 	%rd1505, %rd1030, %rd1505, %p174;
	selp.b64 	%rd1506, %rd1032, %rd1506, %p174;
	add.s64 	%rd1037, %rd1507, 8;
	selp.b64 	%rd1503, %rd1037, %rd1503, %p174;
	add.s64 	%rd1038, %rd1513, 8;
	setp.eq.s64 	%p176, %rd1510, %rd1516;
	selp.b64 	%rd1039, %rd1038, %rd1510, %p176;
	add.s64 	%rd1040, %rd1514, 8;
	selp.b64 	%rd1041, %rd1040, %rd1511, %p176;
	add.s64 	%rd1042, %rd1515, 8;
	selp.b64 	%rd1043, %rd1042, %rd1512, %p176;
	selp.b64 	%rd1513, %rd1038, %rd1513, %p176;
	selp.b64 	%rd1514, %rd1040, %rd1514, %p176;
	selp.b64 	%rd1515, %rd1042, %rd1515, %p176;
	add.s64 	%rd1044, %rd1510, 8;
	selp.b64 	%rd1516, %rd1044, %rd1516, %p176;
	add.s64 	%rd1045, %rd1039, 4;
	add.s64 	%rd1046, %rd1041, 4;
	add.s64 	%rd1047, %rd1043, 4;
	selp.b64 	%rd1510, %rd1039, %rd1045, %p175;
	selp.b64 	%rd1511, %rd1041, %rd1046, %p175;
	selp.b64 	%rd1512, %rd1043, %rd1047, %p175;
	ld.local.f32 	%f469, [%rd1041];
	ld.local.f32 	%f470, [%rd1031];
	setp.eq.f32 	%p177, %f470, %f469;
	mov.u64 	%rd1507, %rd448;
	@%p177 bra 	$L__BB1_131;

$L__BB1_133:
	cvt.u32.u64 	%r550, %rd219;
	mov.u64 	%rd1281, 0;
	or.b64  	%rd1049, %rd1281, %rd219;
	mov.b64 	{%r402, %r403}, %rd1049;
	mov.b64 	{%r404, %r405}, %rd1518;
	cvt.u32.u64 	%r407, %rd1281;
	or.b32  	%r619, %r407, %r550;
	mov.u32 	%r620, 0;
	mov.b32 	%f713, %r403;
	mov.b32 	{%rs130, %rs76}, %r404;
	mov.u32 	%r621, %r620;
	bra.uni 	$L__BB1_134;

$L__BB1_93:
	cvt.u32.u64 	%r572, %rd221;
	mov.b32 	%f655, %r572;
	sub.f32 	%f65, %f48, %f655;
	sub.f32 	%f66, %f49, %f709;
	mul.f32 	%f404, %f56, %f66;
	fma.rn.f32 	%f67, %f54, %f65, %f404;
	mul.f32 	%f405, %f60, %f66;
	fma.rn.f32 	%f68, %f58, %f65, %f405;
	setp.ge.f32 	%p121, %f67, 0f00000000;
	setp.le.f32 	%p122, %f68, %f67;
	and.pred  	%p123, %p122, %p121;
	@%p123 bra 	$L__BB1_126;
	bra.uni 	$L__BB1_94;

$L__BB1_126:
	add.u64 	%rd1494, %SPL, 0;
	add.u64 	%rd1490, %SP, 728;
	add.u64 	%rd1496, %SP, 0;
	st.local.u64 	[%rd1494], %rd221;
	mov.u64 	%rd1501, 2;
	mov.u64 	%rd1487, %rd34;
	mov.u64 	%rd1488, %rd16;
	mov.u64 	%rd1489, %rd16;
	mov.u64 	%rd1491, %rd16;
	mov.u64 	%rd1492, %rd16;
	mov.u64 	%rd1493, %rd1490;
	mov.u64 	%rd1495, %rd1494;
	mov.u64 	%rd1497, %rd1494;
	mov.u64 	%rd1498, %rd1494;
	mov.u64 	%rd1499, %rd1496;
	mov.u64 	%rd1500, %rd29;

$L__BB1_127:
	setp.eq.s64 	%p168, %rd1501, 0;
	mov.u64 	%rd1502, 1;
	@%p168 bra 	$L__BB1_129;

	add.s64 	%rd1501, %rd1501, -1;
	add.s64 	%rd1001, %rd1488, 8;
	setp.eq.s64 	%p169, %rd1491, %rd1487;
	selp.b64 	%rd1002, %rd1001, %rd1491, %p169;
	add.s64 	%rd1003, %rd1489, 8;
	selp.b64 	%rd1004, %rd1003, %rd1492, %p169;
	add.s64 	%rd1005, %rd1490, 8;
	selp.b64 	%rd1006, %rd1005, %rd1493, %p169;
	mov.u64 	%rd1502, 0;
	setp.eq.s64 	%p170, %rd1501, 0;
	add.s64 	%rd1007, %rd1002, 4;
	add.s64 	%rd1008, %rd1004, 4;
	add.s64 	%rd1009, %rd1006, 4;
	selp.b64 	%rd410, %rd1002, %rd1007, %p170;
	selp.b64 	%rd1492, %rd1004, %rd1008, %p170;
	selp.b64 	%rd1493, %rd1006, %rd1009, %p170;
	selp.b64 	%rd1488, %rd1001, %rd1488, %p169;
	selp.b64 	%rd1489, %rd1003, %rd1489, %p169;
	selp.b64 	%rd1490, %rd1005, %rd1490, %p169;
	add.s64 	%rd1010, %rd1491, 8;
	selp.b64 	%rd1487, %rd1010, %rd1487, %p169;
	add.s64 	%rd1011, %rd1497, 8;
	setp.eq.s64 	%p171, %rd1494, %rd1500;
	selp.b64 	%rd1012, %rd1011, %rd1494, %p171;
	add.s64 	%rd1013, %rd1498, 8;
	selp.b64 	%rd1014, %rd1013, %rd1495, %p171;
	add.s64 	%rd1015, %rd1499, 8;
	selp.b64 	%rd1016, %rd1015, %rd1496, %p171;
	selp.b64 	%rd1497, %rd1011, %rd1497, %p171;
	selp.b64 	%rd1498, %rd1013, %rd1498, %p171;
	selp.b64 	%rd1499, %rd1015, %rd1499, %p171;
	add.s64 	%rd1017, %rd1494, 8;
	selp.b64 	%rd1500, %rd1017, %rd1500, %p171;
	add.s64 	%rd1018, %rd1012, 4;
	add.s64 	%rd1019, %rd1014, 4;
	add.s64 	%rd1020, %rd1016, 4;
	selp.b64 	%rd1494, %rd1012, %rd1018, %p170;
	selp.b64 	%rd1495, %rd1014, %rd1019, %p170;
	selp.b64 	%rd1496, %rd1016, %rd1020, %p170;
	ld.local.f32 	%f467, [%rd1014];
	ld.local.f32 	%f468, [%rd1004];
	setp.eq.f32 	%p172, %f468, %f467;
	mov.u64 	%rd1491, %rd410;
	@%p172 bra 	$L__BB1_127;

$L__BB1_129:
	cvt.u32.u64 	%r549, %rd221;
	mov.u64 	%rd1280, 0;
	or.b64  	%rd1022, %rd1280, %rd221;
	mov.b64 	{%r394, %r395}, %rd1022;
	mov.b64 	{%r396, %r397}, %rd1502;
	cvt.u32.u64 	%r399, %rd1280;
	or.b32  	%r619, %r399, %r549;
	mov.u32 	%r620, 0;
	mov.b32 	%f713, %r395;
	mov.u32 	%r621, 1;
	mov.b32 	{%rs130, %rs72}, %r396;
	bra.uni 	$L__BB1_134;

$L__BB1_94:
	shr.u64 	%rd1346, %rd222, 32;
	cvt.u32.u64 	%r552, %rd1346;
	mov.b32 	%f648, %r552;
	cvt.u32.u64 	%r551, %rd222;
	mov.b32 	%f647, %r551;
	sub.f32 	%f69, %f48, %f647;
	sub.f32 	%f70, %f49, %f648;
	mul.f32 	%f406, %f56, %f70;
	fma.rn.f32 	%f71, %f54, %f69, %f406;
	mul.f32 	%f407, %f60, %f70;
	fma.rn.f32 	%f72, %f58, %f69, %f407;
	setp.ge.f32 	%p124, %f72, 0f00000000;
	setp.le.f32 	%p125, %f71, %f72;
	and.pred  	%p126, %p125, %p124;
	@%p126 bra 	$L__BB1_122;
	bra.uni 	$L__BB1_95;

$L__BB1_122:
	add.u64 	%rd1478, %SPL, 0;
	add.u64 	%rd1474, %SP, 728;
	add.u64 	%rd1480, %SP, 0;
	st.local.u64 	[%rd1478], %rd222;
	mov.u64 	%rd1485, 2;
	mov.u64 	%rd1471, %rd34;
	mov.u64 	%rd1472, %rd16;
	mov.u64 	%rd1473, %rd16;
	mov.u64 	%rd1475, %rd16;
	mov.u64 	%rd1476, %rd16;
	mov.u64 	%rd1477, %rd1474;
	mov.u64 	%rd1479, %rd1478;
	mov.u64 	%rd1481, %rd1478;
	mov.u64 	%rd1482, %rd1478;
	mov.u64 	%rd1483, %rd1480;
	mov.u64 	%rd1484, %rd30;

$L__BB1_123:
	setp.eq.s64 	%p163, %rd1485, 0;
	mov.u64 	%rd1486, 1;
	@%p163 bra 	$L__BB1_125;

	add.s64 	%rd1485, %rd1485, -1;
	add.s64 	%rd974, %rd1472, 8;
	setp.eq.s64 	%p164, %rd1475, %rd1471;
	selp.b64 	%rd975, %rd974, %rd1475, %p164;
	add.s64 	%rd976, %rd1473, 8;
	selp.b64 	%rd977, %rd976, %rd1476, %p164;
	add.s64 	%rd978, %rd1474, 8;
	selp.b64 	%rd979, %rd978, %rd1477, %p164;
	mov.u64 	%rd1486, 0;
	setp.eq.s64 	%p165, %rd1485, 0;
	add.s64 	%rd980, %rd975, 4;
	add.s64 	%rd981, %rd977, 4;
	add.s64 	%rd982, %rd979, 4;
	selp.b64 	%rd372, %rd975, %rd980, %p165;
	selp.b64 	%rd1476, %rd977, %rd981, %p165;
	selp.b64 	%rd1477, %rd979, %rd982, %p165;
	selp.b64 	%rd1472, %rd974, %rd1472, %p164;
	selp.b64 	%rd1473, %rd976, %rd1473, %p164;
	selp.b64 	%rd1474, %rd978, %rd1474, %p164;
	add.s64 	%rd983, %rd1475, 8;
	selp.b64 	%rd1471, %rd983, %rd1471, %p164;
	add.s64 	%rd984, %rd1481, 8;
	setp.eq.s64 	%p166, %rd1478, %rd1484;
	selp.b64 	%rd985, %rd984, %rd1478, %p166;
	add.s64 	%rd986, %rd1482, 8;
	selp.b64 	%rd987, %rd986, %rd1479, %p166;
	add.s64 	%rd988, %rd1483, 8;
	selp.b64 	%rd989, %rd988, %rd1480, %p166;
	selp.b64 	%rd1481, %rd984, %rd1481, %p166;
	selp.b64 	%rd1482, %rd986, %rd1482, %p166;
	selp.b64 	%rd1483, %rd988, %rd1483, %p166;
	add.s64 	%rd990, %rd1478, 8;
	selp.b64 	%rd1484, %rd990, %rd1484, %p166;
	add.s64 	%rd991, %rd985, 4;
	add.s64 	%rd992, %rd987, 4;
	add.s64 	%rd993, %rd989, 4;
	selp.b64 	%rd1478, %rd985, %rd991, %p165;
	selp.b64 	%rd1479, %rd987, %rd992, %p165;
	selp.b64 	%rd1480, %rd989, %rd993, %p165;
	ld.local.f32 	%f465, [%rd987];
	ld.local.f32 	%f466, [%rd977];
	setp.eq.f32 	%p167, %f466, %f465;
	mov.u64 	%rd1475, %rd372;
	@%p167 bra 	$L__BB1_123;

$L__BB1_125:
	cvt.u32.u64 	%r548, %rd222;
	mov.u64 	%rd1279, 0;
	or.b64  	%rd995, %rd1279, %rd222;
	mov.b64 	{%r386, %r387}, %rd995;
	mov.b64 	{%r388, %r389}, %rd1486;
	cvt.u32.u64 	%r391, %rd1279;
	or.b32  	%r619, %r391, %r548;
	mov.u32 	%r620, 0;
	mov.b32 	%f713, %r387;
	mov.b32 	{%rs130, %rs68}, %r388;
	mov.u32 	%r621, 2;
	bra.uni 	$L__BB1_134;

$L__BB1_95:
	cvt.u32.u64 	%r593, %rd219;
	mov.b32 	%f681, %r593;
	sub.f32 	%f680, %f48, %f681;
	shr.u64 	%rd1348, %rd219, 32;
	cvt.u32.u64 	%r556, %rd1348;
	mov.b32 	%f653, %r556;
	sub.f32 	%f652, %f49, %f653;
	shr.u64 	%rd1347, %rd222, 32;
	cvt.u32.u64 	%r555, %rd1347;
	mov.b32 	%f651, %r555;
	cvt.u32.u64 	%r554, %rd222;
	mov.b32 	%f650, %r554;
	cvt.u32.u64 	%r553, %rd221;
	mov.b32 	%f649, %r553;
	sub.f32 	%f73, %f650, %f649;
	sub.f32 	%f74, %f651, %f709;
	mul.f32 	%f408, %f56, %f58;
	mul.f32 	%f409, %f54, %f60;
	sub.f32 	%f75, %f409, %f408;
	mul.f32 	%f410, %f56, %f680;
	mul.f32 	%f411, %f54, %f652;
	sub.f32 	%f412, %f411, %f410;
	mul.f32 	%f413, %f75, %f412;
	setp.lt.f32 	%p127, %f413, 0f00000000;
	setp.ge.f32 	%p128, %f63, 0f00000000;
	and.pred  	%p129, %p128, %p127;
	setp.le.f32 	%p130, %f67, 0f00000000;
	and.pred  	%p131, %p130, %p129;
	mov.u16 	%rs129, 0;
	@%p131 bra 	$L__BB1_98;

	cvt.u32.u64 	%r581, %rd222;
	mov.b32 	%f667, %r581;
	sub.f32 	%f666, %f48, %f667;
	shr.u64 	%rd1355, %rd222, 32;
	cvt.u32.u64 	%r580, %rd1355;
	mov.b32 	%f665, %r580;
	sub.f32 	%f664, %f49, %f665;
	mul.f32 	%f414, %f58, %f664;
	mul.f32 	%f415, %f666, %f60;
	sub.f32 	%f416, %f414, %f415;
	mul.f32 	%f417, %f75, %f416;
	setp.gt.f32 	%p132, %f417, 0f80000000;
	setp.ge.f32 	%p133, %f64, 0f00000000;
	and.pred  	%p134, %p133, %p132;
	setp.le.f32 	%p135, %f72, 0f00000000;
	and.pred  	%p136, %p135, %p134;
	mov.u16 	%rs129, 1;
	@%p136 bra 	$L__BB1_98;

	mul.f32 	%f418, %f73, %f66;
	mul.f32 	%f419, %f65, %f74;
	sub.f32 	%f420, %f418, %f419;
	mul.f32 	%f421, %f75, %f420;
	setp.lt.f32 	%p137, %f421, 0f00000000;
	sub.f32 	%f422, %f68, %f67;
	setp.ge.f32 	%p138, %f422, 0f00000000;
	and.pred  	%p139, %p138, %p137;
	sub.f32 	%f423, %f71, %f72;
	setp.ge.f32 	%p140, %f423, 0f00000000;
	and.pred  	%p141, %p140, %p139;
	selp.b16 	%rs129, 2, 3, %p141;

$L__BB1_98:
	mul.f32 	%f424, %f56, %f56;
	fma.rn.f32 	%f425, %f54, %f54, %f424;
	add.f32 	%f76, %f425, 0f00000000;
	mul.f32 	%f426, %f60, %f60;
	fma.rn.f32 	%f427, %f58, %f58, %f426;
	add.f32 	%f77, %f427, 0f00000000;
	mul.f32 	%f428, %f74, %f74;
	fma.rn.f32 	%f429, %f73, %f73, %f428;
	add.f32 	%f78, %f429, 0f00000000;
	setp.eq.s16 	%p142, %rs129, 1;
	@%p142 bra 	$L__BB1_113;

	setp.eq.s16 	%p143, %rs129, 2;
	@%p143 bra 	$L__BB1_109;

	setp.ne.s16 	%p144, %rs129, 3;
	@%p144 bra 	$L__BB1_117;

	cvt.u32.u64 	%r594, %rd219;
	mov.b32 	%f683, %r594;
	sub.f32 	%f682, %f48, %f683;
	shr.u64 	%rd1354, %rd219, 32;
	cvt.u32.u64 	%r573, %rd1354;
	mov.b32 	%f657, %r573;
	sub.f32 	%f656, %f49, %f657;
	sub.f32 	%f430, %f63, %f67;
	div.rn.f32 	%f79, %f63, %f430;
	sub.f32 	%f431, %f64, %f72;
	div.rn.f32 	%f80, %f64, %f431;
	sub.f32 	%f432, %f68, %f67;
	add.f32 	%f433, %f71, %f432;
	sub.f32 	%f434, %f433, %f72;
	div.rn.f32 	%f711, %f432, %f434;
	mul.f32 	%f435, %f656, %f656;
	fma.rn.f32 	%f436, %f682, %f682, %f435;
	add.f32 	%f437, %f436, 0f00000000;
	mul.f32 	%f438, %f76, %f79;
	mul.f32 	%f439, %f79, %f438;
	sub.f32 	%f82, %f437, %f439;
	mul.f32 	%f440, %f77, %f711;
	mul.f32 	%f441, %f711, %f440;
	sub.f32 	%f83, %f437, %f441;
	mul.f32 	%f442, %f66, %f66;
	fma.rn.f32 	%f443, %f65, %f65, %f442;
	add.f32 	%f444, %f443, 0f00000000;
	mul.f32 	%f445, %f78, %f80;
	mul.f32 	%f446, %f80, %f445;
	sub.f32 	%f84, %f444, %f446;
	setp.lt.f32 	%p145, %f82, %f83;
	@%p145 bra 	$L__BB1_105;
	bra.uni 	$L__BB1_102;

$L__BB1_105:
	setp.lt.f32 	%p147, %f82, %f84;
	@%p147 bra 	$L__BB1_107;
	bra.uni 	$L__BB1_106;

$L__BB1_107:
	cvt.u32.u64 	%r577, %rd219;
	mov.b32 	%f661, %r577;
	mul.f32 	%f710, %f56, %f79;
	fma.rn.f32 	%f708, %f54, %f79, %f661;
	mov.u32 	%r621, 0;
	mov.f32 	%f709, %f52;
	mov.f32 	%f711, %f79;
	bra.uni 	$L__BB1_108;

$L__BB1_113:
	cvt.u32.u64 	%r579, %rd219;
	mov.b32 	%f663, %r579;
	add.u64 	%rd1444, %SPL, 0;
	add.u64 	%rd1440, %SP, 728;
	add.u64 	%rd1446, %SP, 0;
	div.rn.f32 	%f712, %f64, %f77;
	fma.rn.f32 	%f455, %f58, %f712, %f663;
	mov.b32 	%r371, %f455;
	fma.rn.f32 	%f456, %f60, %f712, %f52;
	mov.b32 	%r372, %f456;
	cvt.u64.u32 	%rd914, %r372;
	cvt.u64.u32 	%rd915, %r371;
	bfi.b64 	%rd271, %rd914, %rd915, 32, 32;
	st.local.u64 	[%rd1444], %rd271;
	mov.u64 	%rd1451, 2;
	mov.u64 	%rd1437, %rd34;
	mov.u64 	%rd1438, %rd16;
	mov.u64 	%rd1439, %rd16;
	mov.u64 	%rd1441, %rd16;
	mov.u64 	%rd1442, %rd16;
	mov.u64 	%rd1443, %rd1440;
	mov.u64 	%rd1445, %rd1444;
	mov.u64 	%rd1447, %rd1444;
	mov.u64 	%rd1448, %rd1444;
	mov.u64 	%rd1449, %rd1446;
	mov.u64 	%rd1450, %rd32;

$L__BB1_114:
	setp.eq.s64 	%p153, %rd1451, 0;
	mov.u64 	%rd1470, 1;
	@%p153 bra 	$L__BB1_116;

	add.s64 	%rd1451, %rd1451, -1;
	add.s64 	%rd920, %rd1438, 8;
	setp.eq.s64 	%p154, %rd1441, %rd1437;
	selp.b64 	%rd921, %rd920, %rd1441, %p154;
	add.s64 	%rd922, %rd1439, 8;
	selp.b64 	%rd923, %rd922, %rd1442, %p154;
	add.s64 	%rd924, %rd1440, 8;
	selp.b64 	%rd925, %rd924, %rd1443, %p154;
	mov.u64 	%rd1470, 0;
	setp.eq.s64 	%p155, %rd1451, 0;
	add.s64 	%rd926, %rd921, 4;
	add.s64 	%rd927, %rd923, 4;
	add.s64 	%rd928, %rd925, 4;
	selp.b64 	%rd288, %rd921, %rd926, %p155;
	selp.b64 	%rd1442, %rd923, %rd927, %p155;
	selp.b64 	%rd1443, %rd925, %rd928, %p155;
	selp.b64 	%rd1438, %rd920, %rd1438, %p154;
	selp.b64 	%rd1439, %rd922, %rd1439, %p154;
	selp.b64 	%rd1440, %rd924, %rd1440, %p154;
	add.s64 	%rd929, %rd1441, 8;
	selp.b64 	%rd1437, %rd929, %rd1437, %p154;
	add.s64 	%rd930, %rd1447, 8;
	setp.eq.s64 	%p156, %rd1444, %rd1450;
	selp.b64 	%rd931, %rd930, %rd1444, %p156;
	add.s64 	%rd932, %rd1448, 8;
	selp.b64 	%rd933, %rd932, %rd1445, %p156;
	add.s64 	%rd934, %rd1449, 8;
	selp.b64 	%rd935, %rd934, %rd1446, %p156;
	selp.b64 	%rd1447, %rd930, %rd1447, %p156;
	selp.b64 	%rd1448, %rd932, %rd1448, %p156;
	selp.b64 	%rd1449, %rd934, %rd1449, %p156;
	add.s64 	%rd936, %rd1444, 8;
	selp.b64 	%rd1450, %rd936, %rd1450, %p156;
	add.s64 	%rd937, %rd931, 4;
	add.s64 	%rd938, %rd933, 4;
	add.s64 	%rd939, %rd935, 4;
	selp.b64 	%rd1444, %rd931, %rd937, %p155;
	selp.b64 	%rd1445, %rd933, %rd938, %p155;
	selp.b64 	%rd1446, %rd935, %rd939, %p155;
	ld.local.f32 	%f457, [%rd933];
	ld.local.f32 	%f458, [%rd923];
	setp.eq.f32 	%p157, %f458, %f457;
	mov.u64 	%rd1441, %rd288;
	@%p157 bra 	$L__BB1_114;

$L__BB1_116:
	mov.u64 	%rd1277, 0;
	or.b64  	%rd1469, %rd1277, %rd271;
	mov.u32 	%r621, 2;
	bra.uni 	$L__BB1_121;

$L__BB1_109:
	cvt.u32.u64 	%r578, %rd221;
	mov.b32 	%f662, %r578;
	add.u64 	%rd1428, %SPL, 0;
	add.u64 	%rd1424, %SP, 728;
	add.u64 	%rd1430, %SP, 0;
	mul.f32 	%f449, %f74, %f66;
	fma.rn.f32 	%f450, %f73, %f65, %f449;
	div.rn.f32 	%f712, %f450, %f78;
	fma.rn.f32 	%f451, %f73, %f712, %f662;
	mov.b32 	%r368, %f451;
	fma.rn.f32 	%f452, %f74, %f712, %f709;
	mov.b32 	%r369, %f452;
	cvt.u64.u32 	%rd887, %r369;
	cvt.u64.u32 	%rd888, %r368;
	bfi.b64 	%rd230, %rd887, %rd888, 32, 32;
	st.local.u64 	[%rd1428], %rd230;
	mov.u64 	%rd1435, 2;
	mov.u64 	%rd1421, %rd34;
	mov.u64 	%rd1422, %rd16;
	mov.u64 	%rd1423, %rd16;
	mov.u64 	%rd1425, %rd16;
	mov.u64 	%rd1426, %rd16;
	mov.u64 	%rd1427, %rd1424;
	mov.u64 	%rd1429, %rd1428;
	mov.u64 	%rd1431, %rd1428;
	mov.u64 	%rd1432, %rd1428;
	mov.u64 	%rd1433, %rd1430;
	mov.u64 	%rd1434, %rd33;

$L__BB1_110:
	setp.eq.s64 	%p148, %rd1435, 0;
	mov.u64 	%rd1470, 1;
	@%p148 bra 	$L__BB1_112;

	add.s64 	%rd1435, %rd1435, -1;
	add.s64 	%rd893, %rd1422, 8;
	setp.eq.s64 	%p149, %rd1425, %rd1421;
	selp.b64 	%rd894, %rd893, %rd1425, %p149;
	add.s64 	%rd895, %rd1423, 8;
	selp.b64 	%rd896, %rd895, %rd1426, %p149;
	add.s64 	%rd897, %rd1424, 8;
	selp.b64 	%rd898, %rd897, %rd1427, %p149;
	mov.u64 	%rd1470, 0;
	setp.eq.s64 	%p150, %rd1435, 0;
	add.s64 	%rd899, %rd894, 4;
	add.s64 	%rd900, %rd896, 4;
	add.s64 	%rd901, %rd898, 4;
	selp.b64 	%rd247, %rd894, %rd899, %p150;
	selp.b64 	%rd1426, %rd896, %rd900, %p150;
	selp.b64 	%rd1427, %rd898, %rd901, %p150;
	selp.b64 	%rd1422, %rd893, %rd1422, %p149;
	selp.b64 	%rd1423, %rd895, %rd1423, %p149;
	selp.b64 	%rd1424, %rd897, %rd1424, %p149;
	add.s64 	%rd902, %rd1425, 8;
	selp.b64 	%rd1421, %rd902, %rd1421, %p149;
	add.s64 	%rd903, %rd1431, 8;
	setp.eq.s64 	%p151, %rd1428, %rd1434;
	selp.b64 	%rd904, %rd903, %rd1428, %p151;
	add.s64 	%rd905, %rd1432, 8;
	selp.b64 	%rd906, %rd905, %rd1429, %p151;
	add.s64 	%rd907, %rd1433, 8;
	selp.b64 	%rd908, %rd907, %rd1430, %p151;
	selp.b64 	%rd1431, %rd903, %rd1431, %p151;
	selp.b64 	%rd1432, %rd905, %rd1432, %p151;
	selp.b64 	%rd1433, %rd907, %rd1433, %p151;
	add.s64 	%rd909, %rd1428, 8;
	selp.b64 	%rd1434, %rd909, %rd1434, %p151;
	add.s64 	%rd910, %rd904, 4;
	add.s64 	%rd911, %rd906, 4;
	add.s64 	%rd912, %rd908, 4;
	selp.b64 	%rd1428, %rd904, %rd910, %p150;
	selp.b64 	%rd1429, %rd906, %rd911, %p150;
	selp.b64 	%rd1430, %rd908, %rd912, %p150;
	ld.local.f32 	%f453, [%rd906];
	ld.local.f32 	%f454, [%rd896];
	setp.eq.f32 	%p152, %f454, %f453;
	mov.u64 	%rd1425, %rd247;
	@%p152 bra 	$L__BB1_110;

$L__BB1_112:
	mov.u64 	%rd1276, 0;
	or.b64  	%rd1469, %rd1276, %rd230;
	mov.u32 	%r621, 1;
	bra.uni 	$L__BB1_121;

$L__BB1_117:
	cvt.u32.u64 	%r557, %rd219;
	mov.b32 	%f654, %r557;
	add.u64 	%rd1311, %SP, 0;
	add.u64 	%rd1456, %SP, 728;
	add.u64 	%rd1462, %SP, 0;
	cvta.to.local.u64 	%rd1460, %rd1462;
	div.rn.f32 	%f712, %f63, %f76;
	fma.rn.f32 	%f459, %f54, %f712, %f654;
	mov.b32 	%r374, %f459;
	fma.rn.f32 	%f460, %f56, %f712, %f52;
	mov.b32 	%r375, %f460;
	cvt.u64.u32 	%rd941, %r375;
	cvt.u64.u32 	%rd942, %r374;
	bfi.b64 	%rd312, %rd941, %rd942, 32, 32;
	st.local.u64 	[%rd1460], %rd312;
	mov.u64 	%rd1467, 2;
	mov.u64 	%rd1453, %rd34;
	mov.u64 	%rd1454, %rd16;
	mov.u64 	%rd1455, %rd16;
	mov.u64 	%rd1457, %rd16;
	mov.u64 	%rd1458, %rd16;
	mov.u64 	%rd1459, %rd1456;
	mov.u64 	%rd1461, %rd1460;
	mov.u64 	%rd1463, %rd1460;
	mov.u64 	%rd1464, %rd1460;
	mov.u64 	%rd1465, %rd1462;
	mov.u64 	%rd1466, %rd31;

$L__BB1_118:
	setp.eq.s64 	%p158, %rd1467, 0;
	mov.u64 	%rd1470, 1;
	@%p158 bra 	$L__BB1_120;

	add.s64 	%rd1467, %rd1467, -1;
	add.s64 	%rd947, %rd1454, 8;
	setp.eq.s64 	%p159, %rd1457, %rd1453;
	selp.b64 	%rd948, %rd947, %rd1457, %p159;
	add.s64 	%rd949, %rd1455, 8;
	selp.b64 	%rd950, %rd949, %rd1458, %p159;
	add.s64 	%rd951, %rd1456, 8;
	selp.b64 	%rd952, %rd951, %rd1459, %p159;
	mov.u64 	%rd1470, 0;
	setp.eq.s64 	%p160, %rd1467, 0;
	add.s64 	%rd953, %rd948, 4;
	add.s64 	%rd954, %rd950, 4;
	add.s64 	%rd955, %rd952, 4;
	selp.b64 	%rd329, %rd948, %rd953, %p160;
	selp.b64 	%rd1458, %rd950, %rd954, %p160;
	selp.b64 	%rd1459, %rd952, %rd955, %p160;
	selp.b64 	%rd1454, %rd947, %rd1454, %p159;
	selp.b64 	%rd1455, %rd949, %rd1455, %p159;
	selp.b64 	%rd1456, %rd951, %rd1456, %p159;
	add.s64 	%rd956, %rd1457, 8;
	selp.b64 	%rd1453, %rd956, %rd1453, %p159;
	add.s64 	%rd957, %rd1463, 8;
	setp.eq.s64 	%p161, %rd1460, %rd1466;
	selp.b64 	%rd958, %rd957, %rd1460, %p161;
	add.s64 	%rd959, %rd1464, 8;
	selp.b64 	%rd960, %rd959, %rd1461, %p161;
	add.s64 	%rd961, %rd1465, 8;
	selp.b64 	%rd962, %rd961, %rd1462, %p161;
	selp.b64 	%rd1463, %rd957, %rd1463, %p161;
	selp.b64 	%rd1464, %rd959, %rd1464, %p161;
	selp.b64 	%rd1465, %rd961, %rd1465, %p161;
	add.s64 	%rd963, %rd1460, 8;
	selp.b64 	%rd1466, %rd963, %rd1466, %p161;
	add.s64 	%rd964, %rd958, 4;
	add.s64 	%rd965, %rd960, 4;
	add.s64 	%rd966, %rd962, 4;
	selp.b64 	%rd1460, %rd958, %rd964, %p160;
	selp.b64 	%rd1461, %rd960, %rd965, %p160;
	selp.b64 	%rd1462, %rd962, %rd966, %p160;
	ld.local.f32 	%f461, [%rd960];
	ld.local.f32 	%f462, [%rd950];
	setp.eq.f32 	%p162, %f462, %f461;
	mov.u64 	%rd1457, %rd329;
	@%p162 bra 	$L__BB1_118;

$L__BB1_120:
	mov.u32 	%r621, 0;
	mov.u64 	%rd1278, 0;
	or.b64  	%rd1469, %rd1278, %rd312;

$L__BB1_121:
	mov.f32 	%f463, 0f3F800000;
	sub.f32 	%f464, %f463, %f712;
	mov.b32 	%r378, %f464;
	mov.b32 	%r379, %f712;
	cvt.u64.u32 	%rd967, %r379;
	cvt.u64.u32 	%rd968, %r378;
	bfi.b64 	%rd1519, %rd967, %rd968, 32, 32;
	mov.b64 	{%r380, %r381}, %rd1470;
	mov.b64 	{%r382, %r383}, %rd1469;
	cvt.u32.u64 	%r619, %rd1469;
	mov.b32 	%f713, %r383;
	mov.u32 	%r620, 1;
	mov.b32 	{%rs130, %rs64}, %r380;
	bra.uni 	$L__BB1_134;

$L__BB1_102:
	setp.lt.f32 	%p146, %f83, %f84;
	@%p146 bra 	$L__BB1_104;
	bra.uni 	$L__BB1_103;

$L__BB1_104:
	cvt.u32.u64 	%r575, %rd219;
	mov.b32 	%f659, %r575;
	mul.f32 	%f710, %f60, %f80;
	fma.rn.f32 	%f708, %f58, %f80, %f659;
	mov.u32 	%r621, 2;
	mov.f32 	%f709, %f52;
	mov.f32 	%f711, %f80;
	bra.uni 	$L__BB1_108;

$L__BB1_106:
	cvt.u32.u64 	%r576, %rd221;
	mov.b32 	%f660, %r576;
	mul.f32 	%f710, %f74, %f711;
	fma.rn.f32 	%f708, %f73, %f711, %f660;
	mov.u32 	%r621, 1;
	bra.uni 	$L__BB1_108;

$L__BB1_103:
	cvt.u32.u64 	%r574, %rd221;
	mov.b32 	%f658, %r574;
	mul.f32 	%f710, %f74, %f711;
	fma.rn.f32 	%f708, %f73, %f711, %f658;
	mov.u32 	%r621, 1;

$L__BB1_108:
	add.f32 	%f713, %f709, %f710;
	mov.f32 	%f447, 0f3F800000;
	sub.f32 	%f448, %f447, %f711;
	mov.b32 	%r366, %f448;
	mov.b32 	%r367, %f711;
	cvt.u64.u32 	%rd884, %r367;
	cvt.u64.u32 	%rd885, %r366;
	bfi.b64 	%rd1519, %rd884, %rd885, 32, 32;
	mov.b32 	%r619, %f708;
	mov.u32 	%r620, 1;
	mov.u16 	%rs130, 1;

$L__BB1_134:
	mov.b32 	%f471, %r619;
	sub.f32 	%f472, %f471, %f48;
	sub.f32 	%f473, %f713, %f49;
	mul.f32 	%f474, %f473, %f473;
	fma.rn.f32 	%f475, %f472, %f472, %f474;
	add.f32 	%f476, %f475, 0f00000000;
	sqrt.rn.f32 	%f477, %f476;
	shl.b64 	%rd1050, %rd211, 2;
	add.s64 	%rd1051, %rd13, %rd1050;
	st.local.f32 	[%rd1051+-4], %f477;
	mul.lo.s64 	%rd1052, %rd211, 36;
	add.s64 	%rd1053, %rd12, %rd1052;
	st.local.u32 	[%rd1053+-36], %r619;
	st.local.f32 	[%rd1053+-32], %f713;
	mov.u16 	%rs77, 0;
	st.local.v4.u8 	[%rd1053+-28], {%rs130, %rs77, %rs77, %rs77};
	st.local.u32 	[%rd1053+-24], %r45;
	st.local.u32 	[%rd1053+-20], %r620;
	st.local.u32 	[%rd1053+-16], %r621;
	shr.u64 	%rd1054, %rd1519, 32;
	st.local.u32 	[%rd1053+-8], %rd1054;
	st.local.u32 	[%rd1053+-12], %rd1519;

$L__BB1_135:
	setp.lt.u64 	%p178, %rd211, 4;
	add.s64 	%rd211, %rd211, 1;
	@%p178 bra 	$L__BB1_82;

	ld.local.v2.u64 	{%rd1520, %rd1521}, [%rd13];
	ld.local.v4.u32 	{%r631, %r632, %r633, %r411}, [%rd12];
	ld.local.u32 	%r634, [%rd12+16];
	ld.local.u32 	%rd1057, [%rd12+36];
	ld.local.u32 	%rd1058, [%rd12+40];
	bfi.b64 	%rd1059, %rd1058, %rd1057, 32, 32;
	mov.b64 	{%r628, %r629}, %rd1059;
	ld.local.u32 	%r630, [%rd12+44];
	ld.local.u32 	%r635, [%rd12+52];
	ld.local.u32 	%r627, [%rd12+80];
	ld.local.u64 	%rd1060, [%rd12+72];
	mov.b64 	{%r625, %r626}, %rd1060;
	ld.local.u32 	%r636, [%rd12+88];
	ld.local.u32 	%rd1061, [%rd12+108];
	ld.local.u32 	%rd1062, [%rd12+112];
	bfi.b64 	%rd1063, %rd1062, %rd1061, 32, 32;
	mov.b64 	{%r622, %r623}, %rd1063;
	ld.local.u32 	%r624, [%rd12+116];
	ld.local.u32 	%r637, [%rd12+124];
	bra.uni 	$L__BB1_137;

$L__BB1_80:
	mov.u32 	%r634, 4;
	mov.u32 	%r635, %r634;
	mov.u32 	%r636, %r634;
	mov.u32 	%r637, %r634;

$L__BB1_137:
	and.b64  	%rd1064, %rd206, 1;
	setp.eq.b64 	%p179, %rd1064, 1;
	mov.pred 	%p180, 0;
	xor.pred  	%p181, %p179, %p180;
	not.pred 	%p182, %p181;
	mov.b64 	{%r88, %r89}, %rd1520;
	mov.b64 	{%r90, %r91}, %rd1521;
	@%p182 bra 	$L__BB1_146;
	bra.uni 	$L__BB1_138;

$L__BB1_146:
	and.b64  	%rd1080, %rd206, 2;
	setp.eq.s64 	%p196, %rd1080, 0;
	@%p196 bra 	$L__BB1_155;
	bra.uni 	$L__BB1_147;

$L__BB1_155:
	and.b64  	%rd1096, %rd206, 4;
	setp.eq.s64 	%p210, %rd1096, 0;
	@%p210 bra 	$L__BB1_164;
	bra.uni 	$L__BB1_156;

$L__BB1_164:
	and.b64  	%rd1112, %rd206, 8;
	setp.eq.s64 	%p224, %rd1112, 0;
	@%p224 bra 	$L__BB1_73;

	mov.pred 	%p344, 0;
	ld.u8 	%rs84, [%rd195+88];
	and.b16  	%rs85, %rs84, 1;
	setp.eq.b16 	%p225, %rs85, 1;
	xor.pred  	%p227, %p225, %p344;
	not.pred 	%p228, %p227;
	@%p228 bra 	$L__BB1_168;
	bra.uni 	$L__BB1_166;

$L__BB1_168:
	ld.u32 	%r139, [%rd195+76];
	cvt.u64.u32 	%rd1116, %r139;
	setp.le.u64 	%p235, %rd183, %rd1116;
	@%p235 bra 	$L__BB1_73;

	mov.b32 	%f691, %r91;
	neg.f32 	%f114, %f691;
	setp.lt.u32 	%p236, %r44, 64;
	@%p236 bra 	$L__BB1_171;
	bra.uni 	$L__BB1_170;

$L__BB1_171:
	mul.wide.u32 	%rd1126, %r44, 8;
	add.s64 	%rd1127, %rd15, %rd1126;
	mov.u64 	%rd1528, 0;
	st.local.u32 	[%rd1127], %r139;
	st.local.f32 	[%rd1127+4], %f114;
	add.s32 	%r44, %r44, 1;
	st.local.u32 	[%rd15+512], %r44;
	mov.u64 	%rd1529, %rd1528;
	bra.uni 	$L__BB1_172;

$L__BB1_138:
	mov.pred 	%p341, 0;
	ld.u8 	%rs78, [%rd195+88];
	and.b16  	%rs79, %rs78, 1;
	setp.eq.b16 	%p183, %rs79, 1;
	xor.pred  	%p185, %p183, %p341;
	not.pred 	%p186, %p185;
	@%p186 bra 	$L__BB1_141;
	bra.uni 	$L__BB1_139;

$L__BB1_141:
	ld.u32 	%r97, [%rd195+64];
	cvt.u64.u32 	%rd1068, %r97;
	setp.le.u64 	%p193, %rd183, %rd1068;
	@%p193 bra 	$L__BB1_146;

	mov.b32 	%f685, %r88;
	neg.f32 	%f111, %f685;
	setp.lt.u32 	%p194, %r44, 64;
	@%p194 bra 	$L__BB1_144;
	bra.uni 	$L__BB1_143;

$L__BB1_144:
	add.s32 	%r414, %r43, -1;
	mul.wide.u32 	%rd1078, %r414, 8;
	add.s64 	%rd1079, %rd15, %rd1078;
	mov.u64 	%rd1522, 0;
	st.local.u32 	[%rd1079], %r97;
	st.local.f32 	[%rd1079+4], %f111;
	add.s32 	%r44, %r44, 1;
	st.local.u32 	[%rd15+512], %r44;
	mov.u64 	%rd1523, %rd1522;
	bra.uni 	$L__BB1_145;

$L__BB1_147:
	mov.pred 	%p342, 0;
	ld.u8 	%rs80, [%rd195+88];
	and.b16  	%rs81, %rs80, 1;
	setp.eq.b16 	%p197, %rs81, 1;
	xor.pred  	%p199, %p197, %p342;
	not.pred 	%p200, %p199;
	@%p200 bra 	$L__BB1_150;
	bra.uni 	$L__BB1_148;

$L__BB1_150:
	ld.u32 	%r111, [%rd195+68];
	cvt.u64.u32 	%rd1084, %r111;
	setp.le.u64 	%p207, %rd183, %rd1084;
	@%p207 bra 	$L__BB1_155;

	mov.b32 	%f687, %r89;
	neg.f32 	%f112, %f687;
	setp.lt.u32 	%p208, %r44, 64;
	@%p208 bra 	$L__BB1_153;
	bra.uni 	$L__BB1_152;

$L__BB1_153:
	mul.wide.u32 	%rd1094, %r44, 8;
	add.s64 	%rd1095, %rd15, %rd1094;
	mov.u64 	%rd1524, 0;
	st.local.u32 	[%rd1095], %r111;
	st.local.f32 	[%rd1095+4], %f112;
	add.s32 	%r44, %r44, 1;
	st.local.u32 	[%rd15+512], %r44;
	mov.u64 	%rd1525, %rd1524;
	bra.uni 	$L__BB1_154;

$L__BB1_156:
	mov.pred 	%p343, 0;
	ld.u8 	%rs82, [%rd195+88];
	and.b16  	%rs83, %rs82, 1;
	setp.eq.b16 	%p211, %rs83, 1;
	xor.pred  	%p213, %p211, %p343;
	not.pred 	%p214, %p213;
	@%p214 bra 	$L__BB1_159;
	bra.uni 	$L__BB1_157;

$L__BB1_159:
	ld.u32 	%r125, [%rd195+72];
	cvt.u64.u32 	%rd1100, %r125;
	setp.le.u64 	%p221, %rd183, %rd1100;
	@%p221 bra 	$L__BB1_164;

	mov.b32 	%f689, %r90;
	neg.f32 	%f113, %f689;
	setp.lt.u32 	%p222, %r44, 64;
	@%p222 bra 	$L__BB1_162;
	bra.uni 	$L__BB1_161;

$L__BB1_162:
	mul.wide.u32 	%rd1110, %r44, 8;
	add.s64 	%rd1111, %rd15, %rd1110;
	mov.u64 	%rd1526, 0;
	st.local.u32 	[%rd1111], %r125;
	st.local.f32 	[%rd1111+4], %f113;
	add.s32 	%r44, %r44, 1;
	st.local.u32 	[%rd15+512], %r44;
	mov.u64 	%rd1527, %rd1526;
	bra.uni 	$L__BB1_163;

$L__BB1_166:
	mov.b32 	%f690, %r91;
	mov.b32 	%f480, %r42;
	setp.leu.f32 	%p229, %f480, %f690;
	setp.eq.s32 	%p230, %r637, 4;
	or.pred  	%p231, %p230, %p229;
	@%p231 bra 	$L__BB1_73;
	bra.uni 	$L__BB1_167;

$L__BB1_139:
	mov.b32 	%f684, %r88;
	mov.b32 	%f641, %r42;
	setp.leu.f32 	%p187, %f641, %f684;
	setp.eq.s32 	%p188, %r634, 4;
	or.pred  	%p189, %p188, %p187;
	@%p189 bra 	$L__BB1_146;

	ld.u32 	%r412, [%rd195+64];
	cvt.u64.u32 	%rd1065, %r412;
	setp.le.u64 	%p190, %rd186, %rd1065;
	mul.wide.u32 	%rd1066, %r412, 12;
	add.s64 	%rd1067, %rd187, %rd1066;
	setp.eq.s64 	%p191, %rd1067, 0;
	or.pred  	%p192, %p190, %p191;
	selp.b32 	%r39, %r39, %r633, %p192;
	selp.b32 	%r38, %r38, %r632, %p192;
	selp.b32 	%r37, %r37, %r631, %p192;
	selp.b32 	%r41, %r41, %r634, %p192;
	selp.b32 	%r42, %r42, %r88, %p192;
	bra.uni 	$L__BB1_146;

$L__BB1_148:
	mov.b32 	%f686, %r89;
	mov.b32 	%f478, %r42;
	setp.leu.f32 	%p201, %f478, %f686;
	setp.eq.s32 	%p202, %r635, 4;
	or.pred  	%p203, %p202, %p201;
	@%p203 bra 	$L__BB1_155;

	ld.u32 	%r420, [%rd195+68];
	cvt.u64.u32 	%rd1081, %r420;
	setp.le.u64 	%p204, %rd186, %rd1081;
	mul.wide.u32 	%rd1082, %r420, 12;
	add.s64 	%rd1083, %rd187, %rd1082;
	setp.eq.s64 	%p205, %rd1083, 0;
	or.pred  	%p206, %p204, %p205;
	selp.b32 	%r39, %r39, %r630, %p206;
	selp.b32 	%r38, %r38, %r629, %p206;
	selp.b32 	%r37, %r37, %r628, %p206;
	selp.b32 	%r41, %r41, %r635, %p206;
	selp.b32 	%r42, %r42, %r89, %p206;
	bra.uni 	$L__BB1_155;

$L__BB1_157:
	mov.b32 	%f688, %r90;
	mov.b32 	%f479, %r42;
	setp.leu.f32 	%p215, %f479, %f688;
	setp.eq.s32 	%p216, %r636, 4;
	or.pred  	%p217, %p216, %p215;
	@%p217 bra 	$L__BB1_164;

	ld.u32 	%r427, [%rd195+72];
	cvt.u64.u32 	%rd1097, %r427;
	setp.le.u64 	%p218, %rd186, %rd1097;
	mul.wide.u32 	%rd1098, %r427, 12;
	add.s64 	%rd1099, %rd187, %rd1098;
	setp.eq.s64 	%p219, %rd1099, 0;
	or.pred  	%p220, %p218, %p219;
	selp.b32 	%r39, %r39, %r627, %p220;
	selp.b32 	%r38, %r38, %r626, %p220;
	selp.b32 	%r37, %r37, %r625, %p220;
	selp.b32 	%r41, %r41, %r636, %p220;
	selp.b32 	%r42, %r42, %r90, %p220;
	bra.uni 	$L__BB1_164;

$L__BB1_170:
	mov.u64 	%rd1529, 1;
	shl.b64 	%rd1528, %rd1116, 32;

$L__BB1_172:
	mov.u64 	%rd1291, 0;
	cvt.u32.u64 	%r436, %rd1291;
	cvt.u32.u64 	%r437, %rd1528;
	or.b32  	%r438, %r437, %r436;
	cvt.u32.u64 	%r439, %rd1529;
	or.b32  	%r440, %r438, %r439;
	setp.eq.s32 	%p237, %r440, 0;
	@%p237 bra 	$L__BB1_73;
	bra.uni 	$L__BB1_173;

$L__BB1_143:
	cvt.u64.u32 	%rd1360, %r97;
	mov.u64 	%rd1523, 1;
	shl.b64 	%rd1522, %rd1360, 32;

$L__BB1_145:
	mov.u64 	%rd1282, 0;
	cvt.u32.u64 	%r415, %rd1282;
	cvt.u32.u64 	%r416, %rd1522;
	or.b32  	%r417, %r416, %r415;
	cvt.u32.u64 	%r418, %rd1523;
	or.b32  	%r419, %r417, %r418;
	setp.ne.s32 	%p195, %r419, 0;
	@%p195 bra 	$L__BB1_173;
	bra.uni 	$L__BB1_146;

$L__BB1_152:
	mov.u64 	%rd1525, 1;
	shl.b64 	%rd1524, %rd1084, 32;

$L__BB1_154:
	mov.u64 	%rd1285, 0;
	cvt.u32.u64 	%r422, %rd1285;
	cvt.u32.u64 	%r423, %rd1524;
	or.b32  	%r424, %r423, %r422;
	cvt.u32.u64 	%r425, %rd1525;
	or.b32  	%r426, %r424, %r425;
	setp.ne.s32 	%p209, %r426, 0;
	@%p209 bra 	$L__BB1_173;
	bra.uni 	$L__BB1_155;

$L__BB1_161:
	mov.u64 	%rd1527, 1;
	shl.b64 	%rd1526, %rd1100, 32;

$L__BB1_163:
	mov.u64 	%rd1288, 0;
	cvt.u32.u64 	%r429, %rd1288;
	cvt.u32.u64 	%r430, %rd1526;
	or.b32  	%r431, %r430, %r429;
	cvt.u32.u64 	%r432, %rd1527;
	or.b32  	%r433, %r431, %r432;
	setp.ne.s32 	%p223, %r433, 0;
	@%p223 bra 	$L__BB1_173;
	bra.uni 	$L__BB1_164;

$L__BB1_174:
	mov.u64 	%rd1530, 0;
	mov.u64 	%rd1531, 2;
	setp.eq.s32 	%p238, %r41, 4;
	mov.u64 	%rd1532, %rd1530;
	@%p238 bra 	$L__BB1_176;

	mov.b64 	%rd1532, {%r37, %r38};
	mov.b32 	{%rs86, %rs87}, %r39;
	mov.b64 	%rd1134, {%r39, %r441};
	and.b64  	%rd1530, %rd1134, 4294967040;
	cvt.u64.u16 	%rd1135, %rs86;
	and.b64  	%rd1531, %rd1135, 255;

$L__BB1_176:
	mov.u64 	%rd1534, 0;
	mov.u64 	%rd1533, 2;
	or.b64  	%rd1142, %rd1531, %rd1530;
	or.b64  	%rd1143, %rd1142, %rd1534;
	mov.b64 	{%r442, %r443}, %rd1143;
	mov.b32 	{%rs18, %rs88}, %r442;
	and.b16  	%rs89, %rs18, 255;
	setp.eq.s16 	%p239, %rs89, 2;
	@%p239 bra 	$L__BB1_178;

	cvt.u32.u64 	%r444, %rd1532;
	mov.b32 	%f481, %r444;
	shr.u64 	%rd1144, %rd1532, 32;
	cvt.u32.u64 	%r445, %rd1144;
	mov.b32 	%f482, %r445;
	ld.global.f32 	%f483, [%rd60+-20];
	mul.f32 	%f484, %f483, %f481;
	ld.global.f32 	%f485, [%rd60+-16];
	mul.f32 	%f486, %f485, %f482;
	sub.f32 	%f487, %f484, %f486;
	mul.f32 	%f488, %f485, %f481;
	fma.rn.f32 	%f489, %f483, %f482, %f488;
	ld.global.f32 	%f490, [%rd60+-12];
	add.f32 	%f491, %f490, %f487;
	mov.b32 	%r446, %f491;
	ld.global.f32 	%f492, [%rd60+-8];
	add.f32 	%f493, %f492, %f489;
	mov.b32 	%r447, %f493;
	cvt.u64.u32 	%rd1145, %r447;
	cvt.u64.u32 	%rd1146, %r446;
	cvt.u64.u16 	%rd1147, %rs18;
	bfi.b64 	%rd1534, %rd1145, %rd1146, 32, 32;
	and.b64  	%rd1148, %rd1147, 255;
	mov.b64 	{%r448, %r449}, %rd1148;
	mov.b32 	{%rs90, %rs91}, %r448;
	cvt.u64.u16 	%rd1533, %rs90;

$L__BB1_178:
	mov.u64 	%rd1551, 0;
	mov.u64 	%rd1535, 2;
	or.b64  	%rd1155, %rd1551, %rd1533;
	or.b64  	%rd535, %rd1155, %rd1551;
	mov.b64 	{%r450, %r451}, %rd535;
	mov.b32 	{%rs19, %rs92}, %r450;
	and.b16  	%rs93, %rs19, 255;
	setp.eq.s16 	%p240, %rs93, 2;
	mov.u64 	%rd1537, %rd1551;
	@%p240 bra 	$L__BB1_180;

	mov.u64 	%rd1352, 0;
	and.b64  	%rd1157, %rd535, 4294967040;
	cvt.u64.u16 	%rd1158, %rs19;
	and.b64  	%rd1159, %rd1158, 255;
	or.b64  	%rd1160, %rd1159, %rd1352;
	or.b64  	%rd1161, %rd1160, %rd1157;
	mov.b64 	{%r452, %r453}, %rd1161;
	mov.b32 	{%rs94, %rs95}, %r452;
	not.b16 	%rs96, %rs94;
	ld.global.u8 	%rs97, [%rd60+-28];
	setp.eq.s16 	%p241, %rs97, 0;
	and.b16  	%rs98, %rs96, 1;
	selp.b16 	%rs99, %rs94, %rs98, %p241;
	and.b64  	%rd1162, %rd1161, 4294967040;
	cvt.u64.u16 	%rd1163, %rs99;
	and.b64  	%rd1164, %rd1163, 255;
	or.b64  	%rd1165, %rd1162, %rd1352;
	or.b64  	%rd1166, %rd1165, %rd1164;
	mov.b64 	{%r454, %r455}, %rd1166;
	mov.b32 	{%rs100, %rs101}, %r454;
	and.b64  	%rd1537, %rd1166, 4294967040;
	cvt.u64.u16 	%rd1167, %rs100;
	and.b64  	%rd1535, %rd1167, 255;
	mov.u64 	%rd1551, %rd1534;

$L__BB1_180:
	mov.u64 	%rd1353, 0;
	or.b64  	%rd1168, %rd1353, %rd1535;
	or.b64  	%rd1169, %rd1168, %rd1537;
	mov.b64 	{%r456, %r457}, %rd1169;
	mov.b32 	{%rs132, %rs102}, %r456;
	cvt.u32.u64 	%r458, %rd1535;
	cvt.u32.u64 	%r459, %rd1353;
	or.b32  	%r460, %r459, %r458;
	cvt.u32.u64 	%r461, %rd1537;
	or.b32  	%r462, %r460, %r461;
	shr.u32 	%r668, %r462, 8;
	bra.uni 	$L__BB1_237;

$L__BB1_40:
	cvt.u32.u64 	%r243, %rd62;
	cvt.u32.u64 	%r244, %rd81;
	rem.u32 	%r245, %r244, %r243;
	cvt.u64.u32 	%rd1377, %r245;

$L__BB1_41:
	shl.b64 	%rd707, %rd1377, 3;
	add.s64 	%rd85, %rd63, %rd707;
	ld.u32 	%rd708, [%rd85];
	ld.u32 	%rd709, [%rd85+4];
	bfi.b64 	%rd86, %rd709, %rd708, 32, 32;
	add.s64 	%rd87, %rd1377, 1;
	or.b64  	%rd710, %rd87, %rd62;
	and.b64  	%rd711, %rd710, -4294967296;
	setp.eq.s64 	%p58, %rd711, 0;
	@%p58 bra 	$L__BB1_43;

	rem.u64 	%rd1378, %rd87, %rd62;
	bra.uni 	$L__BB1_44;

$L__BB1_53:
	cvt.u32.u64 	%r253, %rd62;
	cvt.u32.u64 	%r254, %rd128;
	rem.u32 	%r255, %r254, %r253;
	cvt.u64.u32 	%rd1394, %r255;

$L__BB1_54:
	add.s64 	%rd1408, %rd2, 16;
	add.u64 	%rd1328, %SP, 16;
	or.b64  	%rd1404, %rd1328, 8;
	add.s64 	%rd1402, %rd2, 8;
	add.u64 	%rd1325, %SP, 208;
	add.s64 	%rd1398, %rd1325, 36;
	add.s64 	%rd1396, %rd3, 36;
	shl.b64 	%rd753, %rd1394, 3;
	add.s64 	%rd754, %rd63, %rd753;
	ld.u32 	%rd755, [%rd754];
	ld.u32 	%rd756, [%rd754+4];
	bfi.b64 	%rd139, %rd756, %rd755, 32, 32;
	st.local.v2.u64 	[%rd2], {%rd129, %rd139};
	mov.u64 	%rd1409, 2;
	mov.u64 	%rd1395, %rd39;
	mov.u64 	%rd1397, %rd1396;
	mov.u64 	%rd1399, %rd1396;
	mov.u64 	%rd1400, %rd1396;
	mov.u64 	%rd1401, %rd1398;
	mov.u64 	%rd1403, %rd1402;
	mov.u64 	%rd1405, %rd1402;
	mov.u64 	%rd1406, %rd1402;
	mov.u64 	%rd1407, %rd1404;

$L__BB1_55:
	setp.eq.s64 	%p67, %rd1409, 0;
	@%p67 bra 	$L__BB1_58;

	add.s64 	%rd1409, %rd1409, -1;
	add.s64 	%rd757, %rd1396, 8;
	setp.eq.s64 	%p68, %rd1399, %rd1395;
	selp.b64 	%rd758, %rd757, %rd1399, %p68;
	add.s64 	%rd759, %rd1397, 8;
	selp.b64 	%rd760, %rd759, %rd1400, %p68;
	add.s64 	%rd761, %rd1398, 8;
	selp.b64 	%rd762, %rd761, %rd1401, %p68;
	setp.eq.s64 	%p69, %rd1409, 0;
	add.s64 	%rd763, %rd758, 4;
	add.s64 	%rd764, %rd760, 4;
	add.s64 	%rd765, %rd762, 4;
	selp.b64 	%rd156, %rd758, %rd763, %p69;
	selp.b64 	%rd1400, %rd760, %rd764, %p69;
	selp.b64 	%rd1401, %rd762, %rd765, %p69;
	selp.b64 	%rd1396, %rd757, %rd1396, %p68;
	selp.b64 	%rd1397, %rd759, %rd1397, %p68;
	selp.b64 	%rd1398, %rd761, %rd1398, %p68;
	add.s64 	%rd766, %rd1399, 8;
	selp.b64 	%rd1395, %rd766, %rd1395, %p68;
	add.s64 	%rd767, %rd1405, 8;
	setp.eq.s64 	%p70, %rd1402, %rd1408;
	selp.b64 	%rd768, %rd767, %rd1402, %p70;
	add.s64 	%rd769, %rd1406, 8;
	selp.b64 	%rd770, %rd769, %rd1403, %p70;
	add.s64 	%rd771, %rd1407, 8;
	selp.b64 	%rd772, %rd771, %rd1404, %p70;
	selp.b64 	%rd1405, %rd767, %rd1405, %p70;
	selp.b64 	%rd1406, %rd769, %rd1406, %p70;
	selp.b64 	%rd1407, %rd771, %rd1407, %p70;
	add.s64 	%rd773, %rd1402, 8;
	selp.b64 	%rd1408, %rd773, %rd1408, %p70;
	add.s64 	%rd774, %rd768, 4;
	add.s64 	%rd775, %rd770, 4;
	add.s64 	%rd776, %rd772, 4;
	selp.b64 	%rd1402, %rd768, %rd774, %p69;
	selp.b64 	%rd1403, %rd770, %rd775, %p69;
	selp.b64 	%rd1404, %rd772, %rd776, %p69;
	ld.local.f32 	%f253, [%rd770];
	ld.local.f32 	%f254, [%rd760];
	setp.eq.f32 	%p71, %f254, %f253;
	mov.u64 	%rd1399, %rd156;
	@%p71 bra 	$L__BB1_55;
	bra.uni 	$L__BB1_57;

$L__BB1_58:
	cvt.u32.u64 	%r256, %rd129;
	mov.b32 	%f255, %r256;
	shr.u64 	%rd777, %rd129, 32;
	cvt.u32.u64 	%r257, %rd777;
	mov.b32 	%f256, %r257;
	shr.u64 	%rd778, %rd139, 32;
	cvt.u32.u64 	%r258, %rd778;
	cvt.u32.u64 	%r259, %rd139;
	mov.b32 	%f257, %r259;
	sub.f32 	%f258, %f257, %f255;
	mov.b32 	%f259, %r258;
	sub.f32 	%f260, %f259, %f256;
	neg.f32 	%f706, %f258;
	neg.f32 	%f707, %f260;
	bra.uni 	$L__BB1_59;

$L__BB1_43:
	cvt.u32.u64 	%r246, %rd62;
	cvt.u32.u64 	%r247, %rd87;
	rem.u32 	%r248, %r247, %r246;
	cvt.u64.u32 	%rd1378, %r248;

$L__BB1_44:
	add.u64 	%rd1322, %SP, 208;
	add.s64 	%rd1382, %rd1322, 44;
	add.s64 	%rd1379, %rd3, 52;
	add.u64 	%rd1319, %SP, 16;
	add.u64 	%rd1388, %SP, 16;
	cvta.to.local.u64 	%rd1386, %rd1388;
	shl.b64 	%rd713, %rd1378, 3;
	add.s64 	%rd97, %rd63, %rd713;
	ld.u32 	%rd714, [%rd97];
	ld.u32 	%rd715, [%rd97+4];
	bfi.b64 	%rd716, %rd715, %rd714, 32, 32;
	st.local.v2.u64 	[%rd1386], {%rd86, %rd716};
	mov.u64 	%rd1393, 2;
	mov.u64 	%rd1380, %rd39;
	mov.u64 	%rd1381, %rd39;
	mov.u64 	%rd1383, %rd39;
	mov.u64 	%rd1384, %rd39;
	mov.u64 	%rd1385, %rd1382;
	mov.u64 	%rd1387, %rd1386;
	mov.u64 	%rd1389, %rd1386;
	mov.u64 	%rd1390, %rd1386;
	mov.u64 	%rd1391, %rd1388;
	mov.u64 	%rd1392, %rd41;

$L__BB1_45:
	setp.eq.s64 	%p59, %rd1393, 0;
	@%p59 bra 	$L__BB1_48;

	add.s64 	%rd1393, %rd1393, -1;
	add.s64 	%rd717, %rd1380, 8;
	setp.eq.s64 	%p60, %rd1383, %rd1379;
	selp.b64 	%rd718, %rd717, %rd1383, %p60;
	add.s64 	%rd719, %rd1381, 8;
	selp.b64 	%rd720, %rd719, %rd1384, %p60;
	add.s64 	%rd721, %rd1382, 8;
	selp.b64 	%rd722, %rd721, %rd1385, %p60;
	setp.eq.s64 	%p61, %rd1393, 0;
	add.s64 	%rd723, %rd718, 4;
	add.s64 	%rd724, %rd720, 4;
	add.s64 	%rd725, %rd722, 4;
	selp.b64 	%rd114, %rd718, %rd723, %p61;
	selp.b64 	%rd1384, %rd720, %rd724, %p61;
	selp.b64 	%rd1385, %rd722, %rd725, %p61;
	selp.b64 	%rd1380, %rd717, %rd1380, %p60;
	selp.b64 	%rd1381, %rd719, %rd1381, %p60;
	selp.b64 	%rd1382, %rd721, %rd1382, %p60;
	add.s64 	%rd726, %rd1383, 8;
	selp.b64 	%rd1379, %rd726, %rd1379, %p60;
	add.s64 	%rd727, %rd1389, 8;
	setp.eq.s64 	%p62, %rd1386, %rd1392;
	selp.b64 	%rd728, %rd727, %rd1386, %p62;
	add.s64 	%rd729, %rd1390, 8;
	selp.b64 	%rd730, %rd729, %rd1387, %p62;
	add.s64 	%rd731, %rd1391, 8;
	selp.b64 	%rd732, %rd731, %rd1388, %p62;
	selp.b64 	%rd1389, %rd727, %rd1389, %p62;
	selp.b64 	%rd1390, %rd729, %rd1390, %p62;
	selp.b64 	%rd1391, %rd731, %rd1391, %p62;
	add.s64 	%rd733, %rd1386, 8;
	selp.b64 	%rd1392, %rd733, %rd1392, %p62;
	add.s64 	%rd734, %rd728, 4;
	add.s64 	%rd735, %rd730, 4;
	add.s64 	%rd736, %rd732, 4;
	selp.b64 	%rd1386, %rd728, %rd734, %p61;
	selp.b64 	%rd1387, %rd730, %rd735, %p61;
	selp.b64 	%rd1388, %rd732, %rd736, %p61;
	ld.local.f32 	%f247, [%rd730];
	ld.local.f32 	%f248, [%rd720];
	setp.eq.f32 	%p63, %f248, %f247;
	mov.u64 	%rd1383, %rd114;
	@%p63 bra 	$L__BB1_45;
	bra.uni 	$L__BB1_47;

$L__BB1_48:
	ld.u32 	%rd737, [%rd85];
	ld.u32 	%rd738, [%rd85+4];
	bfi.b64 	%rd739, %rd738, %rd737, 32, 32;
	cvt.u32.u64 	%r249, %rd739;
	mov.b32 	%f249, %r249;
	shr.u64 	%rd740, %rd739, 32;
	cvt.u32.u64 	%r250, %rd740;
	mov.b32 	%f250, %r250;
	ld.u32 	%rd741, [%rd97];
	ld.u32 	%rd742, [%rd97+4];
	bfi.b64 	%rd743, %rd742, %rd741, 32, 32;
	cvt.u32.u64 	%r251, %rd743;
	shr.u64 	%rd744, %rd743, 32;
	cvt.u32.u64 	%r252, %rd744;
	mov.b32 	%f251, %r251;
	sub.f32 	%f706, %f251, %f249;
	mov.b32 	%f252, %r252;
	sub.f32 	%f707, %f252, %f250;

$L__BB1_59:
	mul.f32 	%f261, %f40, %f707;
	fma.rn.f32 	%f47, %f39, %f706, %f261;
	mul.f32 	%f262, %f707, %f707;
	fma.rn.f32 	%f263, %f706, %f706, %f262;
	add.f32 	%f264, %f263, 0f00000000;
	sqrt.rn.f32 	%f265, %f264;
	mul.f32 	%f266, %f265, 0f3A83126F;
	abs.f32 	%f267, %f47;
	setp.gt.f32 	%p72, %f267, %f266;
	@%p72 bra 	$L__BB1_61;
	bra.uni 	$L__BB1_60;

$L__BB1_61:
	setp.ge.f32 	%p346, %f47, 0f00000000;
	bra.uni 	$L__BB1_64;

$L__BB1_60:
	ld.local.u64 	%rd779, [%rd3+8];
	cvt.u32.u64 	%r260, %rd779;
	mov.b32 	%f268, %r260;
	shr.u64 	%rd780, %rd779, 32;
	cvt.u32.u64 	%r261, %rd780;
	mov.b32 	%f269, %r261;
	sub.f32 	%f270, %f2, %f268;
	sub.f32 	%f271, %f3, %f269;
	mul.f32 	%f272, %f40, %f271;
	fma.rn.f32 	%f273, %f39, %f270, %f272;
	setp.le.f32 	%p346, %f273, 0f00000000;

$L__BB1_64:
	selp.u16 	%rs36, 1, 0, %p346;
	st.local.u8 	[%rd3+16], %rs36;

$L__BB1_65:
	ld.local.v2.u32 	{%r606, %r607}, [%rd3+8];
	ld.local.u32 	%r608, [%rd3+16];

$L__BB1_67:
	setp.eq.s32 	%p73, %r24, 2;
	mov.u64 	%rd788, 0;
	mov.u64 	%rd1410, 2;
	mov.u64 	%rd1551, %rd788;
	@%p73 bra 	$L__BB1_69;

	setp.ne.s16 	%p74, %rs2, 0;
	cvt.u16.u32 	%rs38, %r608;
	selp.u16 	%rs39, 1, 0, %p74;
	xor.b16  	%rs40, %rs38, %rs39;
	mov.b32 	%f280, %r606;
	mov.b32 	%f281, %r607;
	mul.f32 	%f282, %f10, %f280;
	ld.global.f32 	%f283, [%rd60+-16];
	mul.f32 	%f284, %f283, %f281;
	sub.f32 	%f285, %f282, %f284;
	mul.f32 	%f286, %f283, %f280;
	fma.rn.f32 	%f287, %f10, %f281, %f286;
	add.f32 	%f288, %f8, %f285;
	mov.b32 	%r266, %f288;
	add.f32 	%f289, %f9, %f287;
	mov.b32 	%r267, %f289;
	cvt.u64.u32 	%rd789, %r267;
	cvt.u64.u32 	%rd790, %r266;
	cvt.u64.u16 	%rd791, %rs40;
	bfi.b64 	%rd1551, %rd789, %rd790, 32, 32;
	and.b64  	%rd792, %rd791, 255;
	mov.b64 	{%r268, %r269}, %rd792;
	mov.b32 	{%rs41, %rs42}, %r268;
	cvt.u64.u16 	%rd1410, %rs41;

$L__BB1_69:
	or.b64  	%rd793, %rd1410, %rd788;
	or.b64  	%rd794, %rd793, %rd788;
	mov.b64 	{%r270, %r271}, %rd794;
	mov.b32 	{%rs132, %rs43}, %r270;
	cvt.u32.u64 	%r272, %rd788;
	cvt.u32.u64 	%r273, %rd1410;
	or.b32  	%r274, %r273, %r272;
	or.b32  	%r276, %r274, %r272;
	shr.u32 	%r668, %r276, 8;

$L__BB1_237:
	cvt.u64.u32 	%rd1239, %r668;
	cvt.u64.u16 	%rd1240, %rs132;
	and.b64  	%rd1241, %rd1240, 255;
	bfi.b64 	%rd1242, %rd1239, %rd1241, 8, 56;
	mov.b64 	{%r531, %r532}, %rd1242;
	mov.b32 	{%rs28, %rs115}, %r531;
	and.b16  	%rs116, %rs28, 255;
	setp.eq.s16 	%p319, %rs116, 2;
	@%p319 bra 	$L__BB1_240;

	cvt.u32.u64 	%r533, %rd1551;
	mov.b32 	%f594, %r533;
	shr.u64 	%rd1243, %rd1551, 32;
	cvt.u32.u64 	%r534, %rd1243;
	mov.b32 	%f595, %r534;
	sub.f32 	%f174, %f2, %f594;
	sub.f32 	%f175, %f3, %f595;
	mul.f32 	%f596, %f175, %f175;
	fma.rn.f32 	%f597, %f174, %f174, %f596;
	add.f32 	%f598, %f597, 0f00000000;
	sqrt.rn.f32 	%f176, %f598;
	and.b16  	%rs117, %rs1, 255;
	setp.eq.s16 	%p320, %rs117, 2;
	selp.f32 	%f599, 0f7F7FFFFF, %f7, %p320;
	setp.geu.f32 	%p321, %f176, %f599;
	@%p321 bra 	$L__BB1_240;

	and.b16  	%rs1, %rs28, 1;
	mov.b32 	%r535, %f175;
	cvt.u64.u32 	%rd1244, %r535;
	mov.b32 	%r536, %f174;
	cvt.u64.u32 	%rd1245, %r536;
	bfi.b64 	%rd46, %rd1244, %rd1245, 32, 32;
	mov.u64 	%rd47, %rd52;
	mov.f32 	%f7, %f176;

$L__BB1_240:
	add.s64 	%rd54, %rd54, 288;
	add.s64 	%rd52, %rd52, 1;
	setp.eq.s64 	%p322, %rd56, 0;
	@%p322 bra 	$L__BB1_242;
	bra.uni 	$L__BB1_5;

$L__BB1_242:
	and.b16  	%rs118, %rs1, 255;
	setp.eq.s16 	%p324, %rs118, 2;
	@%p324 bra 	$L__BB1_259;
	bra.uni 	$L__BB1_243;

$L__BB1_259:
	mov.b32 	%r670, %f4;
	mov.b32 	%r669, %f5;
	mov.u64 	%rd1270, 3;
	st.global.u64 	[%rd24+20], %rd1270;
	bra.uni 	$L__BB1_260;

$L__BB1_243:
	and.b16  	%rs119, %rs1, 1;
	setp.eq.b16 	%p325, %rs119, 1;
	selp.b64 	%rd1556, 1, 2, %p325;
	st.global.u64 	[%rd24+20], %rd1556;
	st.global.u64 	[%rd24+28], %rd47;
	st.global.u64 	[%rd24+36], %rd46;
	bra.uni 	$L__BB1_244;

$L__BB1_258:
	mov.b32 	%r569, %f4;
	mov.b32 	%r568, %f5;
	setp.eq.s64 	%p339, %rd1556, 1;
	selp.b32 	%r669, 0, %r568, %p339;
	selp.b32 	%r670, 0, %r569, %p339;

$L__BB1_260:
	st.global.u32 	[%rd24], %r670;
	st.global.u32 	[%rd24+4], %r669;
	ld.global.f32 	%f635, [%rd24+12];
	setp.eq.f32 	%p340, %f635, 0f00000000;
	rcp.rn.f32 	%f636, %f635;
	selp.f32 	%f637, 0f00000000, %f636, %p340;
	ld.global.f32 	%f638, [%rd24+8];
	mul.f32 	%f639, %f638, %f637;
	st.global.f32 	[%rd24+8], %f639;

$L__BB1_261:
	ret;

$L__BB1_253:
	mov.b32 	%r670, %f4;
	mov.b32 	%r669, %f5;
	ld.param.f32 	%f645, [grid_update_param_0];
	mul.f32 	%f612, %f182, %f645;
	neg.f32 	%f613, %f612;
	setp.geu.f32 	%p337, %f183, %f613;
	@%p337 bra 	$L__BB1_260;

	ld.param.f32 	%f646, [grid_update_param_0];
	div.rn.f32 	%f614, %f183, %f646;
	add.f32 	%f615, %f182, %f614;
	mov.b32 	%f616, %r168;
	mul.f32 	%f617, %f615, %f616;
	mul.f32 	%f618, %f181, %f615;
	sub.f32 	%f619, %f4, %f617;
	mov.b32 	%r670, %f619;
	sub.f32 	%f620, %f5, %f618;
	mov.b32 	%r669, %f620;
	bra.uni 	$L__BB1_260;

$L__BB1_257:
	trap;

$L__BB1_66:
	trap;

$L__BB1_185:
	trap;

$L__BB1_188:
	trap;

$L__BB1_190:
	trap;

$L__BB1_210:
	trap;

$L__BB1_62:
	trap;

$L__BB1_50:
	trap;

$L__BB1_76:
	trap;

$L__BB1_85:
	trap;

$L__BB1_87:
	trap;

$L__BB1_89:
	trap;

$L__BB1_91:
	trap;

$L__BB1_173:
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	call.uni 
	_ZN4core6result13unwrap_failed17ha84c04ab95b75c50E, 
	(
	);
	} // callseq 0

$L__BB1_57:
	trap;

$L__BB1_47:
	trap;

}
	// .globl	reset_hashmap
.visible .entry reset_hashmap(
	.param .align 8 .b8 reset_hashmap_param_0[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r2, [reset_hashmap_param_0+8];
	ld.param.u64 	%rd1, [reset_hashmap_param_0];
	mov.u32 	%r3, %ntid.z;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ntid.x;
	mov.b64 	%rd2, {%r5, %r4};
	mov.u32 	%r6, %ctaid.z;
	mov.u32 	%r7, %nctaid.y;
	mov.u32 	%r8, %ctaid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	and.b64  	%rd3, %rd2, 4294967295;
	cvt.u64.u32 	%rd4, %r4;
	bfi.b64 	%rd5, %rd4, %rd3, 32, 32;
	cvt.u64.u32 	%rd6, %r3;
	mov.b64 	{%r13, %r14}, %rd5;
	mov.b64 	{%r15, %r16}, %rd6;
	mul.lo.s32 	%r17, %r13, %r12;
	mul.lo.s32 	%r18, %r17, %r14;
	mov.u32 	%r19, %tid.z;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r19, %r4, %r20;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r23, %r21, %r5, %r22;
	mad.lo.s32 	%r1, %r18, %r15, %r23;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_2;

	cvta.to.global.u64 	%rd7, %rd1;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	mov.u64 	%rd10, -1;
	st.global.u64 	[%rd9], %rd10;
	mov.u32 	%r24, 0;
	st.global.u32 	[%rd9+8], %r24;

$L__BB2_2:
	ret;

}
	// .globl	add_data_grp
.visible .entry add_data_grp(
	.param .u64 add_data_grp_param_0,
	.param .u32 add_data_grp_param_1,
	.param .u64 add_data_grp_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [add_data_grp_param_0];
	ld.param.u32 	%r3, [add_data_grp_param_1];
	ld.param.u64 	%rd2, [add_data_grp_param_2];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r2, %r4, %r1, %r5;
	setp.ge.u32 	%p1, %r2, %r3;
	@%p1 bra 	$L__BB3_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd5];
	ld.global.u32 	%r7, [%rd8];
	add.s32 	%r8, %r6, %r7;
	st.global.u32 	[%rd5], %r8;

$L__BB3_2:
	ret;

}
	// .globl	prefix_sum_512
.visible .entry prefix_sum_512(
	.param .u64 prefix_sum_512_param_0,
	.param .u32 prefix_sum_512_param_1,
	.param .u64 prefix_sum_512_param_2
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<63>;
	// demoted variable
	.shared .align 4 .b8 _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h1f773b50ba2bbc70E[2048];

	ld.param.u64 	%rd20, [prefix_sum_512_param_0];
	ld.param.u32 	%r5, [prefix_sum_512_param_1];
	ld.param.u64 	%rd21, [prefix_sum_512_param_2];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	setp.ge.u32 	%p1, %r2, %r5;
	@%p1 bra 	$L__BB4_17;

	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd23, %r1, 512;
	sub.s64 	%rd24, %rd22, %rd23;
	setp.lt.u64 	%p2, %rd24, 2;
	add.s64 	%rd25, %rd24, -1;
	mov.u64 	%rd26, -1;
	clz.b64 	%r8, %rd25;
	shr.u64 	%rd27, %rd26, %r8;
	add.s64 	%rd28, %rd27, 1;
	selp.b64 	%rd29, 1, %rd28, %p2;
	min.u64 	%rd2, %rd29, 512;
	max.u64 	%rd3, %rd2, 1;
	add.s32 	%r9, %r2, %r7;
	cvt.u64.u32 	%rd4, %r9;
	cvt.u64.u32 	%rd5, %r7;
	setp.ge.u32 	%p3, %r9, %r5;
	cvta.to.global.u64 	%rd30, %rd20;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd6, %rd30, %rd31;
	mov.u32 	%r21, 0;
	@%p3 bra 	$L__BB4_3;

	ld.global.u32 	%r21, [%rd6];

$L__BB4_3:
	shl.b64 	%rd32, %rd5, 2;
	mov.u64 	%rd33, _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h1f773b50ba2bbc70E;
	add.s64 	%rd7, %rd33, %rd32;
	st.shared.u32 	[%rd7], %r21;
	shr.u64 	%rd62, %rd3, 1;
	setp.eq.s64 	%p4, %rd62, 0;
	@%p4 bra 	$L__BB4_8;

	shl.b64 	%rd9, %rd5, 1;
	mov.u64 	%rd60, 1;
	or.b64  	%rd10, %rd9, 1;
	mov.u64 	%rd59, %rd62;

$L__BB4_5:
	bar.sync 	0;
	setp.le.u64 	%p5, %rd59, %rd5;
	@%p5 bra 	$L__BB4_7;

	mul.lo.s64 	%rd35, %rd60, %rd10;
	add.s64 	%rd36, %rd35, %rd60;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd39, %rd33, %rd37;
	mul.lo.s64 	%rd40, %rd60, %rd9;
	add.s64 	%rd41, %rd40, %rd60;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd33, %rd42;
	ld.shared.u32 	%r10, [%rd39+-4];
	ld.shared.u32 	%r11, [%rd43+-4];
	add.s32 	%r12, %r10, %r11;
	st.shared.u32 	[%rd39+-4], %r12;

$L__BB4_7:
	shr.u64 	%rd59, %rd59, 1;
	shl.b64 	%rd60, %rd60, 1;
	setp.ne.s64 	%p6, %rd59, 0;
	@%p6 bra 	$L__BB4_5;

$L__BB4_8:
	setp.ne.s32 	%p7, %r7, 0;
	@%p7 bra 	$L__BB4_10;

	shl.b64 	%rd44, %rd3, 2;
	add.s64 	%rd46, %rd33, %rd44;
	cvta.to.global.u64 	%rd47, %rd21;
	shl.b64 	%rd48, %rd1, 2;
	add.s64 	%rd49, %rd47, %rd48;
	ld.shared.u32 	%r14, [%rd46+-4];
	st.global.u32 	[%rd49], %r14;
	mov.u32 	%r15, 0;
	st.shared.u32 	[%rd46+-4], %r15;

$L__BB4_10:
	setp.lt.u64 	%p8, %rd2, 2;
	bar.sync 	0;
	@%p8 bra 	$L__BB4_15;

	shl.b64 	%rd15, %rd5, 1;
	mov.u64 	%rd61, 1;

$L__BB4_12:
	setp.le.u64 	%p9, %rd61, %rd5;
	@%p9 bra 	$L__BB4_14;

	mul.lo.s64 	%rd51, %rd62, %rd15;
	add.s64 	%rd52, %rd51, %rd62;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd55, %rd33, %rd53;
	add.s64 	%rd56, %rd55, -4;
	ld.shared.u32 	%r16, [%rd55+-4];
	shl.b64 	%rd57, %rd62, 2;
	add.s64 	%rd58, %rd56, %rd57;
	ld.shared.u32 	%r17, [%rd58];
	st.shared.u32 	[%rd55+-4], %r17;
	add.s32 	%r18, %r17, %r16;
	st.shared.u32 	[%rd58], %r18;

$L__BB4_14:
	shl.b64 	%rd61, %rd61, 1;
	shr.u64 	%rd62, %rd62, 1;
	setp.lt.u64 	%p10, %rd61, %rd3;
	bar.sync 	0;
	@%p10 bra 	$L__BB4_12;

$L__BB4_15:
	cvt.u32.u64 	%r19, %rd4;
	setp.ge.u32 	%p11, %r19, %r5;
	@%p11 bra 	$L__BB4_17;

	ld.shared.u32 	%r20, [%rd7];
	st.global.u32 	[%rd6], %r20;

$L__BB4_17:
	ret;

}
	// .globl	reset_grid
.visible .entry reset_grid(
	.param .align 8 .b8 reset_grid_param_0[72]
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd8, [reset_grid_param_0+64];
	ld.param.u64 	%rd2, [reset_grid_param_0+8];
	mov.u32 	%r3, %tid.y;
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd9, %r5, 16;
	cvt.u64.u32 	%rd10, %r4;
	add.s64 	%rd11, %rd10, %rd9;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd1, %rd11, %rd12;
	setp.le.u64 	%p1, %rd8, %rd1;
	@%p1 bra 	$L__BB5_2;

	mul.lo.s64 	%rd13, %rd1, 72;
	mov.u64 	%rd14, 0;
	cvta.to.global.u64 	%rd15, %rd2;
	add.s64 	%rd16, %rd15, %rd13;
	st.global.u32 	[%rd16+8], %rd14;
	st.global.u64 	[%rd16], %rd14;
	mov.u32 	%r6, 0;
	st.global.u32 	[%rd16+12], %r6;
	st.global.u64 	[%rd16+16], %rd14;
	st.global.u64 	[%rd16+24], %rd14;
	st.global.u64 	[%rd16+40], %rd14;
	mov.u32 	%r7, 2139095039;
	st.global.v2.u32 	[%rd16+48], {%r7, %r6};
	mov.u32 	%r8, -1;
	st.global.v2.u32 	[%rd16+56], {%r6, %r8};
	st.global.u32 	[%rd16+64], %r6;

$L__BB5_2:
	ret;

}
	// .globl	copy_grid_projection_data
.visible .entry copy_grid_projection_data(
	.param .align 8 .b8 copy_grid_projection_data_param_0[72],
	.param .align 8 .b8 copy_grid_projection_data_param_1[72]
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd31, [copy_grid_projection_data_param_1+64];
	ld.param.u64 	%rd26, [copy_grid_projection_data_param_1+16];
	ld.param.u64 	%rd25, [copy_grid_projection_data_param_1+8];
	ld.param.u64 	%rd24, [copy_grid_projection_data_param_0+64];
	ld.param.u32 	%r2, [copy_grid_projection_data_param_0+40];
	ld.param.u64 	%rd21, [copy_grid_projection_data_param_0+32];
	ld.param.u64 	%rd18, [copy_grid_projection_data_param_0+8];
	cvta.to.global.u64 	%rd1, %rd21;
	cvta.to.global.u64 	%rd32, %rd26;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd33, %r5, 24;
	add.s64 	%rd34, %rd32, %rd33;
	ld.global.u64 	%rd2, [%rd34];
	shr.u64 	%rd35, %rd2, 16;
	xor.b64  	%rd36, %rd35, %rd2;
	mul.lo.s64 	%rd37, %rd36, 2246822507;
	shr.u64 	%rd38, %rd37, 13;
	xor.b64  	%rd39, %rd38, %rd37;
	mul.lo.s64 	%rd40, %rd39, 3266489909;
	shr.u64 	%rd41, %rd40, 16;
	xor.b64  	%rd42, %rd41, %rd40;
	cvt.u64.u32 	%rd43, %r2;
	add.s64 	%rd3, %rd43, -1;
	and.b64  	%rd67, %rd42, %rd3;
	shl.b64 	%rd44, %rd67, 4;
	add.s64 	%rd45, %rd1, %rd44;
	ld.global.u64 	%rd5, [%rd45];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB6_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB6_10;

$L__BB6_3:
	add.s64 	%rd46, %rd67, 1;
	and.b64  	%rd67, %rd46, %rd3;
	shl.b64 	%rd47, %rd67, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u64 	%rd8, [%rd48];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB6_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB6_10;
	bra.uni 	$L__BB6_3;

$L__BB6_5:
	shl.b64 	%rd51, %rd67, 4;
	add.s64 	%rd52, %rd1, %rd51;
	mul.wide.u32 	%rd53, %r5, 16;
	mov.u32 	%r7, %tid.y;
	mov.u32 	%r8, %tid.x;
	mov.u64 	%rd69, 0;
	cvt.u64.u32 	%rd54, %r8;
	mul.wide.u32 	%rd55, %r7, 4;
	add.s64 	%rd56, %rd55, %rd54;
	add.s64 	%rd10, %rd56, %rd53;
	ld.global.u32 	%r9, [%rd52+8];
	mul.wide.u32 	%rd57, %r9, 16;
	add.s64 	%rd58, %rd57, %rd56;
	setp.le.u64 	%p5, %rd24, %rd58;
	cvta.to.global.u64 	%rd59, %rd18;
	mul.lo.s64 	%rd60, %rd58, 72;
	add.s64 	%rd11, %rd59, %rd60;
	add.s64 	%rd12, %rd18, %rd60;
	mov.u64 	%rd70, %rd69;
	@%p5 bra 	$L__BB6_7;

	mov.u64 	%rd69, %rd11;
	mov.u64 	%rd70, %rd12;

$L__BB6_7:
	setp.le.u64 	%p6, %rd31, %rd10;
	@%p6 bra 	$L__BB6_10;

	setp.eq.s64 	%p7, %rd70, 0;
	@%p7 bra 	$L__BB6_10;

	cvta.to.global.u64 	%rd61, %rd25;
	ld.global.u32 	%r10, [%rd69];
	mul.lo.s64 	%rd62, %rd10, 72;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63+20], %r10;
	ld.global.u64 	%rd64, [%rd69+24];
	ld.global.u64 	%rd65, [%rd69+32];
	st.global.u64 	[%rd63+24], %rd64;
	st.global.u64 	[%rd63+32], %rd65;
	ld.global.u64 	%rd66, [%rd69+40];
	st.global.u64 	[%rd63+40], %rd66;

$L__BB6_10:
	ret;

}
	// .globl	touch_particle_blocks
.visible .entry touch_particle_blocks(
	.param .u64 touch_particle_blocks_param_0,
	.param .u32 touch_particle_blocks_param_1,
	.param .align 8 .b8 touch_particle_blocks_param_2[72]
)
{
	.local .align 8 .b8 	__local_depot7[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<84>;


	mov.u64 	%SPL, __local_depot7;
	ld.param.u64 	%rd14, [touch_particle_blocks_param_0];
	ld.param.u32 	%r8, [touch_particle_blocks_param_1];
	ld.param.u32 	%r7, [touch_particle_blocks_param_2+40];
	ld.param.u64 	%rd18, [touch_particle_blocks_param_2+32];
	ld.param.u64 	%rd17, [touch_particle_blocks_param_2+24];
	ld.param.u64 	%rd16, [touch_particle_blocks_param_2+16];
	ld.param.f32 	%f1, [touch_particle_blocks_param_2];
	mov.u32 	%r9, %ntid.z;
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ntid.x;
	mov.b64 	%rd22, {%r11, %r10};
	mov.u32 	%r12, %ctaid.z;
	mov.u32 	%r13, %nctaid.y;
	mov.u32 	%r14, %ctaid.y;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %nctaid.x;
	mov.u32 	%r17, %ctaid.x;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	and.b64  	%rd23, %rd22, 4294967295;
	cvt.u64.u32 	%rd24, %r10;
	bfi.b64 	%rd25, %rd24, %rd23, 32, 32;
	cvt.u64.u32 	%rd26, %r9;
	mov.b64 	{%r19, %r20}, %rd25;
	mov.b64 	{%r21, %r22}, %rd26;
	mul.lo.s32 	%r23, %r19, %r18;
	mul.lo.s32 	%r24, %r23, %r20;
	mov.u32 	%r25, %tid.z;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r27, %r25, %r10, %r26;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r29, %r27, %r11, %r28;
	mad.lo.s32 	%r1, %r24, %r21, %r29;
	setp.ge.u32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB7_11;

	cvta.to.global.u64 	%rd27, %rd14;
	mul.wide.u32 	%rd28, %r1, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u32 	%rd30, [%rd29];
	ld.global.u32 	%rd31, [%rd29+4];
	bfi.b64 	%rd32, %rd31, %rd30, 32, 32;
	mov.u64 	%rd82, 0;
	cvt.u32.u64 	%r30, %rd32;
	mov.b32 	%f2, %r30;
	div.rn.f32 	%f3, %f2, %f1;
	shr.u64 	%rd34, %rd32, 32;
	cvt.u32.u64 	%r31, %rd34;
	mov.b32 	%f4, %r31;
	div.rn.f32 	%f5, %f4, %f1;
	mov.b32 	%r32, %f3;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	%f6, %r34;
	add.rz.f32 	%f7, %f3, %f6;
	cvt.rzi.f32.f32 	%f8, %f7;
	setp.gt.f32 	%p2, %f8, 0f5EFFFFFF;
	max.f32 	%f9, %f8, 0fDF000000;
	cvt.rzi.s64.f32 	%rd35, %f9;
	setp.num.f32 	%p3, %f8, %f8;
	mov.b32 	%r35, %f5;
	and.b32  	%r36, %r35, -2147483648;
	or.b32  	%r37, %r36, 1056964608;
	mov.b32 	%f10, %r37;
	add.rz.f32 	%f11, %f5, %f10;
	cvt.rzi.f32.f32 	%f12, %f11;
	setp.leu.f32 	%p4, %f12, 0f5EFFFFFF;
	max.f32 	%f13, %f12, 0fDF000000;
	cvt.rzi.s64.f32 	%rd36, %f13;
	setp.num.f32 	%p5, %f12, %f12;
	add.s64 	%rd37, %rd35, 8589934590;
	shr.u64 	%rd38, %rd37, 2;
	selp.b64 	%rd39, 2305843011361177599, %rd38, %p2;
	selp.b64 	%rd40, %rd39, 2147483647, %p3;
	shl.b64 	%rd41, %rd36, 30;
	and.b64  	%rd42, %rd40, 4294967295;
	add.s64 	%rd43, %rd41, 9223372034707292160;
	and.b64  	%rd44, %rd43, -4294967296;
	and.pred  	%p6, %p5, %p4;
	selp.b64 	%rd45, %rd44, 9223372032559808512, %p6;
	or.b64  	%rd46, %rd45, %rd42;
	add.s64 	%rd47, %rd45, 4294967296;
	or.b64  	%rd48, %rd47, %rd42;
	add.s64 	%rd49, %rd40, 1;
	and.b64  	%rd50, %rd49, 4294967295;
	or.b64  	%rd51, %rd50, %rd45;
	or.b64  	%rd52, %rd47, %rd50;
	add.u64 	%rd1, %SPL, 0;
	st.local.u64 	[%rd1], %rd46;
	st.local.u64 	[%rd1+8], %rd48;
	st.local.u64 	[%rd1+16], %rd51;
	st.local.u64 	[%rd1+24], %rd52;
	st.local.u64 	[%rd1+32], %rd82;
	mov.u64 	%rd54, 4;
	st.local.u64 	[%rd1+40], %rd54;
	add.s32 	%r3, %r7, -1;
	setp.eq.s32 	%p7, %r3, 0;
	@%p7 bra 	$L__BB7_9;

	cvt.u64.u32 	%rd56, %r7;
	add.s64 	%rd4, %rd56, -1;
	cvta.to.global.u64 	%rd5, %rd16;
	mov.u32 	%r38, 1;

$L__BB7_3:
	shl.b64 	%rd59, %rd82, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd82, %rd82, 1;
	st.local.u64 	[%rd1+32], %rd82;
	ld.local.u64 	%rd8, [%rd60];
	shr.u64 	%rd61, %rd8, 16;
	xor.b64  	%rd62, %rd61, %rd8;
	mul.lo.s64 	%rd63, %rd62, 2246822507;
	shr.u64 	%rd64, %rd63, 13;
	xor.b64  	%rd65, %rd64, %rd63;
	mul.lo.s64 	%rd66, %rd65, 3266489909;
	shr.u64 	%rd67, %rd66, 16;
	xor.b64  	%rd83, %rd67, %rd66;
	mov.u32 	%r42, %r38;

$L__BB7_4:
	and.b64  	%rd11, %rd83, %rd4;
	shl.b64 	%rd73, %rd11, 4;
	add.s64 	%rd70, %rd18, %rd73;
	mov.u64 	%rd71, -1;
	// begin inline asm
	cvta.to.global.u64 %rd68, %rd70;atom.global.cas.b64 %rd69, [%rd68], %rd71, %rd8;
	// end inline asm
	setp.eq.s64 	%p8, %rd69, -1;
	@%p8 bra 	$L__BB7_7;

	setp.eq.s64 	%p9, %rd69, %rd8;
	@%p9 bra 	$L__BB7_8;

	add.s64 	%rd83, %rd11, 1;
	add.s32 	%r5, %r42, 1;
	setp.lt.u32 	%p10, %r42, %r3;
	mov.u32 	%r42, %r5;
	@%p10 bra 	$L__BB7_4;
	bra.uni 	$L__BB7_8;

$L__BB7_7:
	cvta.to.global.u64 	%rd76, %rd18;
	mov.u32 	%r40, 1;
	// begin inline asm
	cvta.to.global.u64 %rd74, %rd17;atom.global.add.u32 %r39, [%rd74], %r40;
	// end inline asm
	mul.wide.u32 	%rd77, %r39, 24;
	add.s64 	%rd78, %rd5, %rd77;
	st.global.u64 	[%rd78], %rd8;
	mov.u32 	%r41, 0;
	st.global.v2.u32 	[%rd78+8], {%r41, %r41};
	st.global.u32 	[%rd78+16], %r41;
	add.s64 	%rd80, %rd76, %rd73;
	st.global.u32 	[%rd80+8], %r39;

$L__BB7_8:
	setp.lt.u64 	%p11, %rd82, 4;
	@%p11 bra 	$L__BB7_3;
	bra.uni 	$L__BB7_11;

$L__BB7_9:
	st.local.u64 	[%rd1+32], %rd54;

$L__BB7_11:
	ret;

}
	// .globl	tag_halo_blocks
.visible .entry tag_halo_blocks(
	.param .align 8 .b8 tag_halo_blocks_param_0[72],
	.param .u64 tag_halo_blocks_param_1,
	.param .u32 tag_halo_blocks_param_2,
	.param .u64 tag_halo_blocks_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<51>;


	ld.param.u64 	%rd17, [tag_halo_blocks_param_1];
	ld.param.u32 	%r4, [tag_halo_blocks_param_2];
	ld.param.u64 	%rd18, [tag_halo_blocks_param_3];
	ld.param.u32 	%r3, [tag_halo_blocks_param_0+40];
	ld.param.u64 	%rd13, [tag_halo_blocks_param_0+32];
	ld.param.u64 	%rd11, [tag_halo_blocks_param_0+16];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB8_8;

	cvta.to.global.u64 	%rd24, %rd17;
	cvta.to.global.u64 	%rd1, %rd13;
	mul.wide.u32 	%rd25, %r1, 24;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd2, [%rd26];
	shr.u64 	%rd27, %rd2, 16;
	xor.b64  	%rd28, %rd27, %rd2;
	mul.lo.s64 	%rd29, %rd28, 2246822507;
	shr.u64 	%rd30, %rd29, 13;
	xor.b64  	%rd31, %rd30, %rd29;
	mul.lo.s64 	%rd32, %rd31, 3266489909;
	shr.u64 	%rd33, %rd32, 16;
	xor.b64  	%rd34, %rd33, %rd32;
	cvt.u64.u32 	%rd35, %r3;
	add.s64 	%rd3, %rd35, -1;
	and.b64  	%rd49, %rd34, %rd3;
	shl.b64 	%rd36, %rd49, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u64 	%rd5, [%rd37];
	setp.eq.s64 	%p2, %rd5, %rd2;
	@%p2 bra 	$L__BB8_6;

	setp.eq.s64 	%p3, %rd5, -1;
	@%p3 bra 	$L__BB8_8;

$L__BB8_4:
	add.s64 	%rd38, %rd49, 1;
	and.b64  	%rd49, %rd38, %rd3;
	shl.b64 	%rd39, %rd49, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u64 	%rd8, [%rd40];
	setp.eq.s64 	%p4, %rd8, %rd2;
	@%p4 bra 	$L__BB8_6;

	setp.eq.s64 	%p5, %rd8, -1;
	@%p5 bra 	$L__BB8_8;
	bra.uni 	$L__BB8_4;

$L__BB8_6:
	shl.b64 	%rd43, %rd49, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u32 	%r28, [%rd44+8];
	mul.wide.u32 	%rd45, %r28, 24;
	add.s64 	%rd46, %rd11, %rd45;
	add.s64 	%rd42, %rd46, 16;
	mov.u32 	%r27, 1;
	// begin inline asm
	cvta.to.global.u64 %rd41, %rd42;atom.global.exch.b32 %r26, [%rd41], %r27;
	// end inline asm
	setp.ne.s32 	%p6, %r26, 0;
	@%p6 bra 	$L__BB8_8;

	// begin inline asm
	cvta.to.global.u64 %rd47, %rd18;atom.global.add.u32 %r29, [%rd47], %r27;
	// end inline asm

$L__BB8_8:
	ret;

}
	// .globl	tag_halo_neighbors
.visible .entry tag_halo_neighbors(
	.param .align 8 .b8 tag_halo_neighbors_param_0[72],
	.param .u32 tag_halo_neighbors_param_1
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<104>;


	ld.param.u32 	%r4, [tag_halo_neighbors_param_1];
	ld.param.u32 	%r3, [tag_halo_neighbors_param_0+40];
	ld.param.u64 	%rd29, [tag_halo_neighbors_param_0+32];
	ld.param.u64 	%rd27, [tag_halo_neighbors_param_0+16];
	cvta.to.global.u64 	%rd1, %rd29;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd33, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd34, %rd33, 4294967295;
	cvt.u64.u32 	%rd35, %r6;
	bfi.b64 	%rd36, %rd35, %rd34, 32, 32;
	cvt.u64.u32 	%rd37, %r5;
	mov.b64 	{%r15, %r16}, %rd36;
	mov.b64 	{%r17, %r18}, %rd37;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB9_20;

	cvta.to.global.u64 	%rd2, %rd27;
	mul.wide.u32 	%rd38, %r1, 24;
	add.s64 	%rd39, %rd2, %rd38;
	add.s64 	%rd3, %rd39, 16;
	ld.global.u32 	%r26, [%rd39+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB9_20;

	ld.global.u64 	%rd40, [%rd3+-16];
	and.b64  	%rd41, %rd40, 4294967295;
	and.b64  	%rd42, %rd40, -4294967296;
	add.s64 	%rd43, %rd42, -4294967296;
	or.b64  	%rd4, %rd43, %rd41;
	add.s64 	%rd44, %rd40, -1;
	and.b64  	%rd45, %rd44, 4294967295;
	or.b64  	%rd5, %rd45, %rd42;
	or.b64  	%rd6, %rd45, %rd43;
	cvt.u64.u32 	%rd46, %r3;
	add.s64 	%rd7, %rd46, -1;
	shr.u64 	%rd47, %rd4, 16;
	xor.b64  	%rd48, %rd47, %rd4;
	mul.lo.s64 	%rd49, %rd48, 2246822507;
	shr.u64 	%rd50, %rd49, 13;
	xor.b64  	%rd51, %rd50, %rd49;
	mul.lo.s64 	%rd52, %rd51, 3266489909;
	shr.u64 	%rd53, %rd52, 16;
	xor.b64  	%rd54, %rd53, %rd52;
	and.b64  	%rd98, %rd54, %rd7;
	shl.b64 	%rd55, %rd98, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u64 	%rd9, [%rd56];
	setp.eq.s64 	%p6, %rd9, %rd4;
	@%p6 bra 	$L__BB9_7;

	setp.eq.s64 	%p7, %rd9, -1;
	@%p7 bra 	$L__BB9_8;

$L__BB9_5:
	add.s64 	%rd57, %rd98, 1;
	and.b64  	%rd98, %rd57, %rd7;
	shl.b64 	%rd58, %rd98, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u64 	%rd12, [%rd59];
	setp.eq.s64 	%p8, %rd12, %rd4;
	@%p8 bra 	$L__BB9_7;

	setp.eq.s64 	%p9, %rd12, -1;
	@%p9 bra 	$L__BB9_8;
	bra.uni 	$L__BB9_5;

$L__BB9_7:
	shl.b64 	%rd60, %rd98, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.u32 	%r28, [%rd61+8];
	mul.wide.u32 	%rd62, %r28, 24;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.u32 	%r29, [%rd63+16];
	or.b32  	%r30, %r29, 2;
	st.global.u32 	[%rd63+16], %r30;

$L__BB9_8:
	shr.u64 	%rd64, %rd5, 16;
	xor.b64  	%rd65, %rd64, %rd5;
	mul.lo.s64 	%rd66, %rd65, 2246822507;
	shr.u64 	%rd67, %rd66, 13;
	xor.b64  	%rd68, %rd67, %rd66;
	mul.lo.s64 	%rd69, %rd68, 3266489909;
	shr.u64 	%rd70, %rd69, 16;
	xor.b64  	%rd71, %rd70, %rd69;
	and.b64  	%rd100, %rd71, %rd7;
	shl.b64 	%rd72, %rd100, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.u64 	%rd15, [%rd73];
	setp.eq.s64 	%p10, %rd15, %rd5;
	@%p10 bra 	$L__BB9_13;

	setp.eq.s64 	%p11, %rd15, -1;
	@%p11 bra 	$L__BB9_14;

$L__BB9_11:
	add.s64 	%rd74, %rd100, 1;
	and.b64  	%rd100, %rd74, %rd7;
	shl.b64 	%rd75, %rd100, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.u64 	%rd18, [%rd76];
	setp.eq.s64 	%p12, %rd18, %rd5;
	@%p12 bra 	$L__BB9_13;

	setp.eq.s64 	%p13, %rd18, -1;
	@%p13 bra 	$L__BB9_14;
	bra.uni 	$L__BB9_11;

$L__BB9_13:
	shl.b64 	%rd77, %rd100, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r31, [%rd78+8];
	mul.wide.u32 	%rd79, %r31, 24;
	add.s64 	%rd80, %rd2, %rd79;
	ld.global.u32 	%r32, [%rd80+16];
	or.b32  	%r33, %r32, 2;
	st.global.u32 	[%rd80+16], %r33;

$L__BB9_14:
	shr.u64 	%rd81, %rd6, 16;
	xor.b64  	%rd82, %rd81, %rd6;
	mul.lo.s64 	%rd83, %rd82, 2246822507;
	shr.u64 	%rd84, %rd83, 13;
	xor.b64  	%rd85, %rd84, %rd83;
	mul.lo.s64 	%rd86, %rd85, 3266489909;
	shr.u64 	%rd87, %rd86, 16;
	xor.b64  	%rd88, %rd87, %rd86;
	and.b64  	%rd102, %rd88, %rd7;
	shl.b64 	%rd89, %rd102, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.u64 	%rd21, [%rd90];
	setp.eq.s64 	%p14, %rd21, %rd6;
	@%p14 bra 	$L__BB9_19;

	setp.eq.s64 	%p15, %rd21, -1;
	@%p15 bra 	$L__BB9_20;

$L__BB9_17:
	add.s64 	%rd91, %rd102, 1;
	and.b64  	%rd102, %rd91, %rd7;
	shl.b64 	%rd92, %rd102, 4;
	add.s64 	%rd93, %rd1, %rd92;
	ld.global.u64 	%rd24, [%rd93];
	setp.eq.s64 	%p16, %rd24, %rd6;
	@%p16 bra 	$L__BB9_19;

	setp.eq.s64 	%p17, %rd24, -1;
	@%p17 bra 	$L__BB9_20;
	bra.uni 	$L__BB9_17;

$L__BB9_19:
	shl.b64 	%rd94, %rd102, 4;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.u32 	%r34, [%rd95+8];
	mul.wide.u32 	%rd96, %r34, 24;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.u32 	%r35, [%rd97+16];
	or.b32  	%r36, %r35, 2;
	st.global.u32 	[%rd97+16], %r36;

$L__BB9_20:
	ret;

}
	// .globl	copy_halo_to_staging
.visible .entry copy_halo_to_staging(
	.param .align 8 .b8 copy_halo_to_staging_param_0[72],
	.param .u64 copy_halo_to_staging_param_1,
	.param .u64 copy_halo_to_staging_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<258>;
	.reg .b32 	%r<223>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd10, [copy_halo_to_staging_param_1];
	ld.param.u64 	%rd11, [copy_halo_to_staging_param_2];
	ld.param.u64 	%rd5, [copy_halo_to_staging_param_0+24];
	ld.param.u64 	%rd4, [copy_halo_to_staging_param_0+16];
	ld.param.u64 	%rd3, [copy_halo_to_staging_param_0+8];
	cvta.to.global.u64 	%rd12, %rd5;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd13, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd14, %rd13, 4294967295;
	cvt.u64.u32 	%rd15, %r5;
	bfi.b64 	%rd16, %rd15, %rd14, 32, 32;
	cvt.u64.u32 	%rd17, %r4;
	mov.b64 	{%r14, %r15}, %rd16;
	mov.b64 	{%r16, %r17}, %rd17;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd12];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB10_3;

	cvta.to.global.u64 	%rd18, %rd4;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd2, %rd20, 16;
	ld.global.u32 	%r26, [%rd20+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB10_3;

	mov.u32 	%r29, -1;
	// begin inline asm
	cvta.to.global.u64 %rd21, %rd11;atom.global.dec.u32 %r28, [%rd21], %r29;
	// end inline asm
	add.s32 	%r30, %r28, -1;
	cvta.to.global.u64 	%rd23, %rd10;
	mul.wide.u32 	%rd24, %r30, 1160;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.u64 	%rd26, [%rd2+-16];
	st.global.u64 	[%rd25], %rd26;
	mul.lo.s64 	%rd27, %rd1, 1152;
	cvta.to.global.u64 	%rd28, %rd3;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.v2.f32 	{%f2, %f3}, [%rd29];
	ld.global.v2.f32 	{%f6, %f7}, [%rd29+8];
	ld.global.v2.f32 	{%f10, %f11}, [%rd29+16];
	ld.global.u64 	%rd30, [%rd29+24];
	ld.global.u64 	%rd31, [%rd29+32];
	ld.global.v2.f32 	{%f14, %f15}, [%rd29+40];
	ld.global.v2.u32 	{%r31, %r32}, [%rd29+48];
	ld.global.v2.u32 	{%r35, %r36}, [%rd29+56];
	ld.global.v2.u32 	{%r39, %r40}, [%rd29+64];
	st.global.v2.f32 	[%rd25+8], {%f2, %f3};
	st.global.v2.f32 	[%rd25+16], {%f6, %f7};
	st.global.v2.f32 	[%rd25+24], {%f10, %f11};
	st.global.u64 	[%rd25+32], %rd30;
	st.global.u64 	[%rd25+40], %rd31;
	st.global.v2.f32 	[%rd25+48], {%f14, %f15};
	st.global.v2.u32 	[%rd25+56], {%r31, %r32};
	st.global.v2.u32 	[%rd25+64], {%r35, %r36};
	st.global.v2.u32 	[%rd25+72], {%r39, %r40};
	ld.global.v2.f32 	{%f18, %f19}, [%rd29+72];
	ld.global.v2.f32 	{%f22, %f23}, [%rd29+80];
	ld.global.v2.f32 	{%f26, %f27}, [%rd29+88];
	ld.global.u64 	%rd32, [%rd29+96];
	ld.global.u64 	%rd33, [%rd29+104];
	ld.global.v2.f32 	{%f30, %f31}, [%rd29+112];
	ld.global.v2.u32 	{%r43, %r44}, [%rd29+120];
	ld.global.v2.u32 	{%r47, %r48}, [%rd29+128];
	ld.global.v2.u32 	{%r51, %r52}, [%rd29+136];
	st.global.v2.f32 	[%rd25+80], {%f18, %f19};
	st.global.v2.f32 	[%rd25+88], {%f22, %f23};
	st.global.v2.f32 	[%rd25+96], {%f26, %f27};
	st.global.u64 	[%rd25+104], %rd32;
	st.global.u64 	[%rd25+112], %rd33;
	st.global.v2.f32 	[%rd25+120], {%f30, %f31};
	st.global.v2.u32 	[%rd25+128], {%r43, %r44};
	st.global.v2.u32 	[%rd25+136], {%r47, %r48};
	st.global.v2.u32 	[%rd25+144], {%r51, %r52};
	ld.global.v2.f32 	{%f34, %f35}, [%rd29+144];
	ld.global.v2.f32 	{%f38, %f39}, [%rd29+152];
	ld.global.v2.f32 	{%f42, %f43}, [%rd29+160];
	ld.global.u64 	%rd34, [%rd29+168];
	ld.global.u64 	%rd35, [%rd29+176];
	ld.global.v2.f32 	{%f46, %f47}, [%rd29+184];
	ld.global.v2.u32 	{%r55, %r56}, [%rd29+192];
	ld.global.v2.u32 	{%r59, %r60}, [%rd29+200];
	ld.global.v2.u32 	{%r63, %r64}, [%rd29+208];
	st.global.v2.f32 	[%rd25+152], {%f34, %f35};
	st.global.v2.f32 	[%rd25+160], {%f38, %f39};
	st.global.v2.f32 	[%rd25+168], {%f42, %f43};
	st.global.u64 	[%rd25+176], %rd34;
	st.global.u64 	[%rd25+184], %rd35;
	st.global.v2.f32 	[%rd25+192], {%f46, %f47};
	st.global.v2.u32 	[%rd25+200], {%r55, %r56};
	st.global.v2.u32 	[%rd25+208], {%r59, %r60};
	st.global.v2.u32 	[%rd25+216], {%r63, %r64};
	ld.global.v2.f32 	{%f50, %f51}, [%rd29+216];
	ld.global.v2.f32 	{%f54, %f55}, [%rd29+224];
	ld.global.v2.f32 	{%f58, %f59}, [%rd29+232];
	ld.global.u64 	%rd36, [%rd29+240];
	ld.global.u64 	%rd37, [%rd29+248];
	ld.global.v2.f32 	{%f62, %f63}, [%rd29+256];
	ld.global.v2.u32 	{%r67, %r68}, [%rd29+264];
	ld.global.v2.u32 	{%r71, %r72}, [%rd29+272];
	ld.global.v2.u32 	{%r75, %r76}, [%rd29+280];
	st.global.v2.f32 	[%rd25+224], {%f50, %f51};
	st.global.v2.f32 	[%rd25+232], {%f54, %f55};
	st.global.v2.f32 	[%rd25+240], {%f58, %f59};
	st.global.u64 	[%rd25+248], %rd36;
	st.global.u64 	[%rd25+256], %rd37;
	st.global.v2.f32 	[%rd25+264], {%f62, %f63};
	st.global.v2.u32 	[%rd25+272], {%r67, %r68};
	st.global.v2.u32 	[%rd25+280], {%r71, %r72};
	st.global.u32 	[%rd25+288], %r75;
	st.global.u32 	[%rd25+292], %r76;
	ld.global.v2.f32 	{%f66, %f67}, [%rd29+288];
	ld.global.v2.f32 	{%f70, %f71}, [%rd29+296];
	ld.global.v2.f32 	{%f74, %f75}, [%rd29+304];
	ld.global.u64 	%rd38, [%rd29+312];
	ld.global.u64 	%rd39, [%rd29+320];
	ld.global.v2.f32 	{%f78, %f79}, [%rd29+328];
	ld.global.v2.u32 	{%r79, %r80}, [%rd29+336];
	ld.global.v2.u32 	{%r83, %r84}, [%rd29+344];
	ld.global.v2.u32 	{%r87, %r88}, [%rd29+352];
	st.global.v2.f32 	[%rd25+296], {%f66, %f67};
	st.global.v2.f32 	[%rd25+304], {%f70, %f71};
	st.global.v2.f32 	[%rd25+312], {%f74, %f75};
	st.global.u64 	[%rd25+320], %rd38;
	st.global.u64 	[%rd25+328], %rd39;
	st.global.v2.f32 	[%rd25+336], {%f78, %f79};
	st.global.v2.u32 	[%rd25+344], {%r79, %r80};
	st.global.v2.u32 	[%rd25+352], {%r83, %r84};
	st.global.v2.u32 	[%rd25+360], {%r87, %r88};
	ld.global.v2.f32 	{%f82, %f83}, [%rd29+360];
	ld.global.v2.f32 	{%f86, %f87}, [%rd29+368];
	ld.global.v2.f32 	{%f90, %f91}, [%rd29+376];
	ld.global.u64 	%rd40, [%rd29+384];
	ld.global.u64 	%rd41, [%rd29+392];
	ld.global.v2.f32 	{%f94, %f95}, [%rd29+400];
	ld.global.v2.u32 	{%r91, %r92}, [%rd29+408];
	ld.global.v2.u32 	{%r95, %r96}, [%rd29+416];
	ld.global.v2.u32 	{%r99, %r100}, [%rd29+424];
	st.global.v2.f32 	[%rd25+368], {%f82, %f83};
	st.global.v2.f32 	[%rd25+376], {%f86, %f87};
	st.global.v2.f32 	[%rd25+384], {%f90, %f91};
	st.global.u64 	[%rd25+392], %rd40;
	st.global.u64 	[%rd25+400], %rd41;
	st.global.v2.f32 	[%rd25+408], {%f94, %f95};
	st.global.v2.u32 	[%rd25+416], {%r91, %r92};
	st.global.v2.u32 	[%rd25+424], {%r95, %r96};
	st.global.v2.u32 	[%rd25+432], {%r99, %r100};
	ld.global.v2.f32 	{%f98, %f99}, [%rd29+432];
	ld.global.v2.f32 	{%f102, %f103}, [%rd29+440];
	ld.global.v2.f32 	{%f106, %f107}, [%rd29+448];
	ld.global.u64 	%rd42, [%rd29+456];
	ld.global.u64 	%rd43, [%rd29+464];
	ld.global.v2.f32 	{%f110, %f111}, [%rd29+472];
	ld.global.v2.u32 	{%r103, %r104}, [%rd29+480];
	ld.global.v2.u32 	{%r107, %r108}, [%rd29+488];
	ld.global.v2.u32 	{%r111, %r112}, [%rd29+496];
	st.global.v2.f32 	[%rd25+440], {%f98, %f99};
	st.global.v2.f32 	[%rd25+448], {%f102, %f103};
	st.global.v2.f32 	[%rd25+456], {%f106, %f107};
	st.global.u64 	[%rd25+464], %rd42;
	st.global.u64 	[%rd25+472], %rd43;
	st.global.v2.f32 	[%rd25+480], {%f110, %f111};
	st.global.v2.u32 	[%rd25+488], {%r103, %r104};
	st.global.v2.u32 	[%rd25+496], {%r107, %r108};
	st.global.v2.u32 	[%rd25+504], {%r111, %r112};
	ld.global.v2.f32 	{%f114, %f115}, [%rd29+504];
	ld.global.v2.f32 	{%f118, %f119}, [%rd29+512];
	ld.global.v2.f32 	{%f122, %f123}, [%rd29+520];
	ld.global.u64 	%rd44, [%rd29+528];
	ld.global.u64 	%rd45, [%rd29+536];
	ld.global.v2.f32 	{%f126, %f127}, [%rd29+544];
	ld.global.v2.u32 	{%r115, %r116}, [%rd29+552];
	ld.global.v2.u32 	{%r119, %r120}, [%rd29+560];
	ld.global.v2.u32 	{%r123, %r124}, [%rd29+568];
	st.global.v2.f32 	[%rd25+512], {%f114, %f115};
	st.global.v2.f32 	[%rd25+520], {%f118, %f119};
	st.global.v2.f32 	[%rd25+528], {%f122, %f123};
	st.global.u64 	[%rd25+536], %rd44;
	st.global.u64 	[%rd25+544], %rd45;
	st.global.v2.f32 	[%rd25+552], {%f126, %f127};
	st.global.v2.u32 	[%rd25+560], {%r115, %r116};
	st.global.v2.u32 	[%rd25+568], {%r119, %r120};
	st.global.u32 	[%rd25+576], %r123;
	st.global.u32 	[%rd25+580], %r124;
	ld.global.v2.f32 	{%f130, %f131}, [%rd29+576];
	ld.global.v2.f32 	{%f134, %f135}, [%rd29+584];
	ld.global.v2.f32 	{%f138, %f139}, [%rd29+592];
	ld.global.u64 	%rd46, [%rd29+600];
	ld.global.u64 	%rd47, [%rd29+608];
	ld.global.v2.f32 	{%f142, %f143}, [%rd29+616];
	ld.global.v2.u32 	{%r127, %r128}, [%rd29+624];
	ld.global.v2.u32 	{%r131, %r132}, [%rd29+632];
	ld.global.v2.u32 	{%r135, %r136}, [%rd29+640];
	st.global.v2.f32 	[%rd25+584], {%f130, %f131};
	st.global.v2.f32 	[%rd25+592], {%f134, %f135};
	st.global.v2.f32 	[%rd25+600], {%f138, %f139};
	st.global.u64 	[%rd25+608], %rd46;
	st.global.u64 	[%rd25+616], %rd47;
	st.global.v2.f32 	[%rd25+624], {%f142, %f143};
	st.global.v2.u32 	[%rd25+632], {%r127, %r128};
	st.global.v2.u32 	[%rd25+640], {%r131, %r132};
	st.global.v2.u32 	[%rd25+648], {%r135, %r136};
	ld.global.v2.f32 	{%f146, %f147}, [%rd29+648];
	ld.global.v2.f32 	{%f150, %f151}, [%rd29+656];
	ld.global.v2.f32 	{%f154, %f155}, [%rd29+664];
	ld.global.u64 	%rd48, [%rd29+672];
	ld.global.u64 	%rd49, [%rd29+680];
	ld.global.v2.f32 	{%f158, %f159}, [%rd29+688];
	ld.global.v2.u32 	{%r139, %r140}, [%rd29+696];
	ld.global.v2.u32 	{%r143, %r144}, [%rd29+704];
	ld.global.v2.u32 	{%r147, %r148}, [%rd29+712];
	st.global.v2.f32 	[%rd25+656], {%f146, %f147};
	st.global.v2.f32 	[%rd25+664], {%f150, %f151};
	st.global.v2.f32 	[%rd25+672], {%f154, %f155};
	st.global.u64 	[%rd25+680], %rd48;
	st.global.u64 	[%rd25+688], %rd49;
	st.global.v2.f32 	[%rd25+696], {%f158, %f159};
	st.global.v2.u32 	[%rd25+704], {%r139, %r140};
	st.global.v2.u32 	[%rd25+712], {%r143, %r144};
	st.global.v2.u32 	[%rd25+720], {%r147, %r148};
	ld.global.v2.f32 	{%f162, %f163}, [%rd29+720];
	ld.global.v2.f32 	{%f166, %f167}, [%rd29+728];
	ld.global.v2.f32 	{%f170, %f171}, [%rd29+736];
	ld.global.u64 	%rd50, [%rd29+744];
	ld.global.u64 	%rd51, [%rd29+752];
	ld.global.v2.f32 	{%f174, %f175}, [%rd29+760];
	ld.global.v2.u32 	{%r151, %r152}, [%rd29+768];
	ld.global.v2.u32 	{%r155, %r156}, [%rd29+776];
	ld.global.v2.u32 	{%r159, %r160}, [%rd29+784];
	st.global.v2.f32 	[%rd25+728], {%f162, %f163};
	st.global.v2.f32 	[%rd25+736], {%f166, %f167};
	st.global.v2.f32 	[%rd25+744], {%f170, %f171};
	st.global.u64 	[%rd25+752], %rd50;
	st.global.u64 	[%rd25+760], %rd51;
	st.global.v2.f32 	[%rd25+768], {%f174, %f175};
	st.global.v2.u32 	[%rd25+776], {%r151, %r152};
	st.global.v2.u32 	[%rd25+784], {%r155, %r156};
	st.global.v2.u32 	[%rd25+792], {%r159, %r160};
	ld.global.v2.f32 	{%f178, %f179}, [%rd29+792];
	ld.global.v2.f32 	{%f182, %f183}, [%rd29+800];
	ld.global.v2.f32 	{%f186, %f187}, [%rd29+808];
	ld.global.u64 	%rd52, [%rd29+816];
	ld.global.u64 	%rd53, [%rd29+824];
	ld.global.v2.f32 	{%f190, %f191}, [%rd29+832];
	ld.global.v2.u32 	{%r163, %r164}, [%rd29+840];
	ld.global.v2.u32 	{%r167, %r168}, [%rd29+848];
	ld.global.v2.u32 	{%r171, %r172}, [%rd29+856];
	st.global.v2.f32 	[%rd25+800], {%f178, %f179};
	st.global.v2.f32 	[%rd25+808], {%f182, %f183};
	st.global.v2.f32 	[%rd25+816], {%f186, %f187};
	st.global.u64 	[%rd25+824], %rd52;
	st.global.u64 	[%rd25+832], %rd53;
	st.global.v2.f32 	[%rd25+840], {%f190, %f191};
	st.global.v2.u32 	[%rd25+848], {%r163, %r164};
	st.global.v2.u32 	[%rd25+856], {%r167, %r168};
	st.global.u32 	[%rd25+864], %r171;
	st.global.u32 	[%rd25+868], %r172;
	ld.global.v2.f32 	{%f194, %f195}, [%rd29+864];
	ld.global.v2.f32 	{%f198, %f199}, [%rd29+872];
	ld.global.v2.f32 	{%f202, %f203}, [%rd29+880];
	ld.global.u64 	%rd54, [%rd29+888];
	ld.global.u64 	%rd55, [%rd29+896];
	ld.global.v2.f32 	{%f206, %f207}, [%rd29+904];
	ld.global.v2.u32 	{%r175, %r176}, [%rd29+912];
	ld.global.v2.u32 	{%r179, %r180}, [%rd29+920];
	ld.global.v2.u32 	{%r183, %r184}, [%rd29+928];
	st.global.v2.f32 	[%rd25+872], {%f194, %f195};
	st.global.v2.f32 	[%rd25+880], {%f198, %f199};
	st.global.v2.f32 	[%rd25+888], {%f202, %f203};
	st.global.u64 	[%rd25+896], %rd54;
	st.global.u64 	[%rd25+904], %rd55;
	st.global.v2.f32 	[%rd25+912], {%f206, %f207};
	st.global.v2.u32 	[%rd25+920], {%r175, %r176};
	st.global.v2.u32 	[%rd25+928], {%r179, %r180};
	st.global.v2.u32 	[%rd25+936], {%r183, %r184};
	ld.global.v2.f32 	{%f210, %f211}, [%rd29+936];
	ld.global.v2.f32 	{%f214, %f215}, [%rd29+944];
	ld.global.v2.f32 	{%f218, %f219}, [%rd29+952];
	ld.global.u64 	%rd56, [%rd29+960];
	ld.global.u64 	%rd57, [%rd29+968];
	ld.global.v2.f32 	{%f222, %f223}, [%rd29+976];
	ld.global.v2.u32 	{%r187, %r188}, [%rd29+984];
	ld.global.v2.u32 	{%r191, %r192}, [%rd29+992];
	ld.global.v2.u32 	{%r195, %r196}, [%rd29+1000];
	st.global.v2.f32 	[%rd25+944], {%f210, %f211};
	st.global.v2.f32 	[%rd25+952], {%f214, %f215};
	st.global.v2.f32 	[%rd25+960], {%f218, %f219};
	st.global.u64 	[%rd25+968], %rd56;
	st.global.u64 	[%rd25+976], %rd57;
	st.global.v2.f32 	[%rd25+984], {%f222, %f223};
	st.global.v2.u32 	[%rd25+992], {%r187, %r188};
	st.global.v2.u32 	[%rd25+1000], {%r191, %r192};
	st.global.v2.u32 	[%rd25+1008], {%r195, %r196};
	ld.global.v2.f32 	{%f226, %f227}, [%rd29+1008];
	ld.global.v2.f32 	{%f230, %f231}, [%rd29+1016];
	ld.global.v2.f32 	{%f234, %f235}, [%rd29+1024];
	ld.global.u64 	%rd58, [%rd29+1032];
	ld.global.u64 	%rd59, [%rd29+1040];
	ld.global.v2.f32 	{%f238, %f239}, [%rd29+1048];
	ld.global.v2.u32 	{%r199, %r200}, [%rd29+1056];
	ld.global.v2.u32 	{%r203, %r204}, [%rd29+1064];
	ld.global.v2.u32 	{%r207, %r208}, [%rd29+1072];
	st.global.v2.f32 	[%rd25+1016], {%f226, %f227};
	st.global.v2.f32 	[%rd25+1024], {%f230, %f231};
	st.global.v2.f32 	[%rd25+1032], {%f234, %f235};
	st.global.u64 	[%rd25+1040], %rd58;
	st.global.u64 	[%rd25+1048], %rd59;
	st.global.v2.f32 	[%rd25+1056], {%f238, %f239};
	st.global.v2.u32 	[%rd25+1064], {%r199, %r200};
	st.global.v2.u32 	[%rd25+1072], {%r203, %r204};
	st.global.v2.u32 	[%rd25+1080], {%r207, %r208};
	ld.global.v2.f32 	{%f242, %f243}, [%rd29+1080];
	ld.global.v2.f32 	{%f246, %f247}, [%rd29+1088];
	ld.global.v2.f32 	{%f250, %f251}, [%rd29+1096];
	ld.global.u64 	%rd60, [%rd29+1104];
	ld.global.u64 	%rd61, [%rd29+1112];
	ld.global.v2.f32 	{%f254, %f255}, [%rd29+1120];
	ld.global.v2.u32 	{%r211, %r212}, [%rd29+1128];
	ld.global.v2.u32 	{%r215, %r216}, [%rd29+1136];
	ld.global.v2.u32 	{%r219, %r220}, [%rd29+1144];
	st.global.v2.f32 	[%rd25+1088], {%f242, %f243};
	st.global.v2.f32 	[%rd25+1096], {%f246, %f247};
	st.global.v2.f32 	[%rd25+1104], {%f250, %f251};
	st.global.u64 	[%rd25+1112], %rd60;
	st.global.u64 	[%rd25+1120], %rd61;
	st.global.v2.f32 	[%rd25+1128], {%f254, %f255};
	st.global.v2.u32 	[%rd25+1136], {%r211, %r212};
	st.global.v2.u32 	[%rd25+1144], {%r215, %r216};
	st.global.u32 	[%rd25+1152], %r219;
	st.global.u32 	[%rd25+1156], %r220;

$L__BB10_3:
	ret;

}
	// .globl	merge_halo_blocks
.visible .entry merge_halo_blocks(
	.param .align 8 .b8 merge_halo_blocks_param_0[72],
	.param .u64 merge_halo_blocks_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd21, [merge_halo_blocks_param_1];
	ld.param.u64 	%rd20, [merge_halo_blocks_param_0+64];
	ld.param.u32 	%r2, [merge_halo_blocks_param_0+40];
	ld.param.u64 	%rd17, [merge_halo_blocks_param_0+32];
	ld.param.u64 	%rd14, [merge_halo_blocks_param_0+8];
	cvta.to.global.u64 	%rd22, %rd21;
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd23, %r3, 1160;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u64 	%rd2, [%rd24];
	shr.u64 	%rd25, %rd2, 16;
	xor.b64  	%rd26, %rd25, %rd2;
	mul.lo.s64 	%rd27, %rd26, 2246822507;
	shr.u64 	%rd28, %rd27, 13;
	xor.b64  	%rd29, %rd28, %rd27;
	mul.lo.s64 	%rd30, %rd29, 3266489909;
	shr.u64 	%rd31, %rd30, 16;
	xor.b64  	%rd32, %rd31, %rd30;
	cvt.u64.u32 	%rd33, %r2;
	add.s64 	%rd3, %rd33, -1;
	and.b64  	%rd64, %rd32, %rd3;
	shl.b64 	%rd34, %rd64, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u64 	%rd5, [%rd35];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB11_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB11_10;

$L__BB11_3:
	add.s64 	%rd36, %rd64, 1;
	and.b64  	%rd64, %rd36, %rd3;
	shl.b64 	%rd37, %rd64, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u64 	%rd8, [%rd38];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB11_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB11_10;
	bra.uni 	$L__BB11_3;

$L__BB11_5:
	shl.b64 	%rd39, %rd64, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u32 	%r4, [%rd40+8];
	mul.wide.u32 	%rd41, %r4, 16;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd10, %r5;
	add.s64 	%rd11, %rd41, %rd10;
	setp.gt.u64 	%p5, %rd20, %rd11;
	@%p5 bra 	$L__BB11_7;
	bra.uni 	$L__BB11_6;

$L__BB11_7:
	mul.lo.s64 	%rd42, %rd11, 72;
	add.s64 	%rd13, %rd14, %rd42;
	setp.lt.u32 	%p6, %r5, 16;
	@%p6 bra 	$L__BB11_9;
	bra.uni 	$L__BB11_8;

$L__BB11_9:
	mul.lo.s64 	%rd56, %rd10, 72;
	add.s64 	%rd57, %rd24, %rd56;
	ld.global.u32 	%r7, [%rd57+8];
	// begin inline asm
	cvta.to.global.u64 %rd43, %rd13;red.global.add.f32 [%rd43], %r7;
	// end inline asm
	add.s64 	%rd46, %rd13, 4;
	ld.global.u32 	%rd60, [%rd57+12];
	ld.global.u32 	%rd61, [%rd57+16];
	bfi.b64 	%rd62, %rd61, %rd60, 32, 32;
	cvt.u32.u64 	%r8, %rd62;
	shr.u64 	%rd63, %rd62, 32;
	cvt.u32.u64 	%r9, %rd63;
	// begin inline asm
	cvta.to.global.u64 %rd45, %rd46;red.global.add.f32 [%rd45], %r8;
	// end inline asm
	add.s64 	%rd48, %rd13, 8;
	// begin inline asm
	cvta.to.global.u64 %rd47, %rd48;red.global.add.f32 [%rd47], %r9;
	// end inline asm
	add.s64 	%rd50, %rd13, 16;
	ld.global.u32 	%r10, [%rd57+24];
	// begin inline asm
	cvta.to.global.u64 %rd49, %rd50;red.global.add.f32 [%rd49], %r10;
	// end inline asm
	add.s64 	%rd52, %rd13, 12;
	ld.global.u32 	%r11, [%rd57+20];
	// begin inline asm
	cvta.to.global.u64 %rd51, %rd52;red.global.add.f32 [%rd51], %r11;
	// end inline asm

$L__BB11_10:
	ret;

$L__BB11_6:
	trap;

$L__BB11_8:
	trap;

}
	// .globl	update_block_particle_count
.visible .entry update_block_particle_count(
	.param .u64 update_block_particle_count_param_0,
	.param .u32 update_block_particle_count_param_1,
	.param .align 8 .b8 update_block_particle_count_param_2[72]
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd11, [update_block_particle_count_param_0];
	ld.param.u32 	%r4, [update_block_particle_count_param_1];
	ld.param.u32 	%r3, [update_block_particle_count_param_2+40];
	ld.param.u64 	%rd15, [update_block_particle_count_param_2+32];
	ld.param.u64 	%rd13, [update_block_particle_count_param_2+16];
	ld.param.f32 	%f2, [update_block_particle_count_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB12_8;

	cvta.to.global.u64 	%rd24, %rd11;
	cvta.to.global.u64 	%rd1, %rd15;
	mul.wide.u32 	%rd25, %r1, 8;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%rd27, [%rd26];
	ld.global.u32 	%rd28, [%rd26+4];
	bfi.b64 	%rd29, %rd28, %rd27, 32, 32;
	cvt.u32.u64 	%r26, %rd29;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd30, %rd29, 32;
	cvt.u32.u64 	%r27, %rd30;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd31, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd33, %rd31, 8589934590;
	shr.u64 	%rd34, %rd33, 2;
	shl.b64 	%rd35, %rd32, 30;
	and.b64  	%rd36, %rd34, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd37, %rd36, 2147483647, %p6;
	add.s64 	%rd38, %rd35, 9223372034707292160;
	and.b64  	%rd39, %rd38, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd40, %rd39, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd40, %rd37;
	shr.u64 	%rd41, %rd2, 16;
	xor.b64  	%rd42, %rd41, %rd2;
	mul.lo.s64 	%rd43, %rd42, 2246822507;
	shr.u64 	%rd44, %rd43, 13;
	xor.b64  	%rd45, %rd44, %rd43;
	mul.lo.s64 	%rd46, %rd45, 3266489909;
	shr.u64 	%rd47, %rd46, 16;
	xor.b64  	%rd48, %rd47, %rd46;
	cvt.u64.u32 	%rd49, %r3;
	add.s64 	%rd3, %rd49, -1;
	and.b64  	%rd60, %rd48, %rd3;
	shl.b64 	%rd50, %rd60, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u64 	%rd5, [%rd51];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB12_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB12_8;

$L__BB12_4:
	add.s64 	%rd52, %rd60, 1;
	and.b64  	%rd60, %rd52, %rd3;
	shl.b64 	%rd53, %rd60, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.u64 	%rd8, [%rd54];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB12_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB12_8;
	bra.uni 	$L__BB12_4;

$L__BB12_6:
	shl.b64 	%rd55, %rd60, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u32 	%r34, [%rd56+8];
	mul.wide.u32 	%rd57, %r34, 24;
	add.s64 	%rd10, %rd13, %rd57;
	setp.eq.s64 	%p12, %rd10, 0;
	@%p12 bra 	$L__BB12_8;

	add.s64 	%rd59, %rd10, 12;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd58, %rd59;red.global.add.u32 [%rd58], %r35;
	// end inline asm

$L__BB12_8:
	ret;

}
	// .globl	copy_particles_len_to_scan_value
.visible .entry copy_particles_len_to_scan_value(
	.param .align 8 .b8 copy_particles_len_to_scan_value_param_0[72],
	.param .u64 copy_particles_len_to_scan_value_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_particles_len_to_scan_value_param_1];
	ld.param.u64 	%rd3, [copy_particles_len_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [copy_particles_len_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB13_2;

	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd2;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r26, [%rd20+12];
	st.global.u32 	[%rd17], %r26;

$L__BB13_2:
	ret;

}
	// .globl	copy_scan_values_to_first_particles
.visible .entry copy_scan_values_to_first_particles(
	.param .align 8 .b8 copy_scan_values_to_first_particles_param_0[72],
	.param .u64 copy_scan_values_to_first_particles_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_scan_values_to_first_particles_param_1];
	ld.param.u64 	%rd3, [copy_scan_values_to_first_particles_param_0+24];
	ld.param.u64 	%rd2, [copy_scan_values_to_first_particles_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB14_2;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.u32 	%r26, [%rd20];
	st.global.u32 	[%rd18+8], %r26;

$L__BB14_2:
	ret;

}
	// .globl	finalize_particles_sort
.visible .entry finalize_particles_sort(
	.param .u64 finalize_particles_sort_param_0,
	.param .u32 finalize_particles_sort_param_1,
	.param .align 8 .b8 finalize_particles_sort_param_2[72],
	.param .u64 finalize_particles_sort_param_3,
	.param .u64 finalize_particles_sort_param_4
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd10, [finalize_particles_sort_param_0];
	ld.param.u32 	%r4, [finalize_particles_sort_param_1];
	ld.param.u64 	%rd18, [finalize_particles_sort_param_3];
	ld.param.u64 	%rd19, [finalize_particles_sort_param_4];
	ld.param.u32 	%r3, [finalize_particles_sort_param_2+40];
	ld.param.u64 	%rd14, [finalize_particles_sort_param_2+32];
	ld.param.f32 	%f2, [finalize_particles_sort_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd20, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd21, %rd20, 4294967295;
	cvt.u64.u32 	%rd22, %r6;
	bfi.b64 	%rd23, %rd22, %rd21, 32, 32;
	cvt.u64.u32 	%rd24, %r5;
	mov.b64 	{%r15, %r16}, %rd23;
	mov.b64 	{%r17, %r18}, %rd24;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB15_7;

	cvta.to.global.u64 	%rd25, %rd10;
	cvta.to.global.u64 	%rd1, %rd14;
	mul.wide.u32 	%rd26, %r1, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.u32 	%rd28, [%rd27];
	ld.global.u32 	%rd29, [%rd27+4];
	bfi.b64 	%rd30, %rd29, %rd28, 32, 32;
	cvt.u32.u64 	%r26, %rd30;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd31, %rd30, 32;
	cvt.u32.u64 	%r27, %rd31;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd33, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd34, %rd32, 8589934590;
	shr.u64 	%rd35, %rd34, 2;
	shl.b64 	%rd36, %rd33, 30;
	and.b64  	%rd37, %rd35, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd38, %rd37, 2147483647, %p6;
	add.s64 	%rd39, %rd36, 9223372034707292160;
	and.b64  	%rd40, %rd39, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd41, %rd40, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd41, %rd38;
	shr.u64 	%rd42, %rd2, 16;
	xor.b64  	%rd43, %rd42, %rd2;
	mul.lo.s64 	%rd44, %rd43, 2246822507;
	shr.u64 	%rd45, %rd44, 13;
	xor.b64  	%rd46, %rd45, %rd44;
	mul.lo.s64 	%rd47, %rd46, 3266489909;
	shr.u64 	%rd48, %rd47, 16;
	xor.b64  	%rd49, %rd48, %rd47;
	cvt.u64.u32 	%rd50, %r3;
	add.s64 	%rd3, %rd50, -1;
	and.b64  	%rd69, %rd49, %rd3;
	shl.b64 	%rd51, %rd69, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u64 	%rd5, [%rd52];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB15_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB15_7;

$L__BB15_4:
	add.s64 	%rd53, %rd69, 1;
	and.b64  	%rd69, %rd53, %rd3;
	shl.b64 	%rd54, %rd69, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u64 	%rd8, [%rd55];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB15_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB15_7;
	bra.uni 	$L__BB15_4;

$L__BB15_6:
	shl.b64 	%rd58, %rd69, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u32 	%r36, [%rd59+8];
	mul.wide.u32 	%rd60, %r36, 4;
	add.s64 	%rd57, %rd18, %rd60;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd56, %rd57;atom.global.add.u32 %r34, [%rd56], %r35;
	// end inline asm
	cvta.to.global.u64 	%rd61, %rd19;
	mul.wide.u32 	%rd62, %r34, 4;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63], %r1;

$L__BB15_7:
	ret;

}
	// .globl	write_blocks_multiplicity_to_scan_value
.visible .entry write_blocks_multiplicity_to_scan_value(
	.param .align 8 .b8 write_blocks_multiplicity_to_scan_value_param_0[72],
	.param .u64 write_blocks_multiplicity_to_scan_value_param_1,
	.param .u64 write_blocks_multiplicity_to_scan_value_param_2,
	.param .u32 write_blocks_multiplicity_to_scan_value_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd8, [write_blocks_multiplicity_to_scan_value_param_1];
	ld.param.u64 	%rd9, [write_blocks_multiplicity_to_scan_value_param_2];
	ld.param.u32 	%r4, [write_blocks_multiplicity_to_scan_value_param_3];
	ld.param.u64 	%rd3, [write_blocks_multiplicity_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [write_blocks_multiplicity_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd10, %rd3;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd11, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd12, %rd11, 4294967295;
	cvt.u64.u32 	%rd13, %r6;
	bfi.b64 	%rd14, %rd13, %rd12, 32, 32;
	cvt.u64.u32 	%rd15, %r5;
	mov.b64 	{%r15, %r16}, %rd14;
	mov.b64 	{%r17, %r18}, %rd15;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	ld.global.u32 	%r26, [%rd10];
	setp.ge.u32 	%p1, %r1, %r26;
	@%p1 bra 	$L__BB16_3;

	setp.eq.s32 	%p2, %r4, 0;
	@%p2 bra 	$L__BB16_4;

	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r27, [%rd18+12];
	div.u32 	%r28, %r27, %r4;
	mul.lo.s32 	%r29, %r28, %r4;
	setp.ne.s32 	%p3, %r27, %r29;
	selp.u32 	%r30, 1, 0, %p3;
	add.s32 	%r31, %r28, %r30;
	ld.global.u32 	%r32, [%rd18+16];
	and.b32  	%r33, %r32, 3;
	setp.eq.s32 	%p4, %r33, 0;
	selp.b32 	%r34, %r31, 0, %p4;
	selp.b32 	%r35, 0, %r31, %p4;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.wide.u32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.u32 	[%rd21], %r34;
	cvta.to.global.u64 	%rd22, %rd9;
	add.s64 	%rd23, %rd22, %rd20;
	st.global.u32 	[%rd23], %r35;

$L__BB16_3:
	ret;

$L__BB16_4:
	trap;

}
	// .globl	init_gpu_dispatch_blocks_mapping
.visible .entry init_gpu_dispatch_blocks_mapping(
	.param .align 8 .b8 init_gpu_dispatch_blocks_mapping_param_0[72],
	.param .u64 init_gpu_dispatch_blocks_mapping_param_1,
	.param .u64 init_gpu_dispatch_blocks_mapping_param_2,
	.param .u32 init_gpu_dispatch_blocks_mapping_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd11, [init_gpu_dispatch_blocks_mapping_param_1];
	ld.param.u64 	%rd12, [init_gpu_dispatch_blocks_mapping_param_2];
	ld.param.u32 	%r11, [init_gpu_dispatch_blocks_mapping_param_3];
	ld.param.u64 	%rd9, [init_gpu_dispatch_blocks_mapping_param_0+56];
	ld.param.u64 	%rd8, [init_gpu_dispatch_blocks_mapping_param_0+48];
	ld.param.u64 	%rd5, [init_gpu_dispatch_blocks_mapping_param_0+16];
	mov.u32 	%r18, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	setp.eq.s32 	%p1, %r11, 0;
	@%p1 bra 	$L__BB17_5;

	cvt.u64.u32 	%rd1, %r2;
	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.u32 	%rd14, %r2, 24;
	add.s64 	%rd15, %rd13, %rd14;
	add.s64 	%rd2, %rd15, 16;
	ld.global.u32 	%r12, [%rd15+12];
	div.u32 	%r13, %r12, %r11;
	mul.lo.s32 	%r14, %r13, %r11;
	setp.ne.s32 	%p2, %r12, %r14;
	selp.u32 	%r15, 1, 0, %p2;
	add.s32 	%r3, %r13, %r15;
	setp.ge.u32 	%p3, %r18, %r3;
	@%p3 bra 	$L__BB17_4;

	ld.global.u32 	%r4, [%rd2+-8];
	ld.global.u8 	%rs1, [%rd2];
	and.b16  	%rs2, %rs1, 3;
	setp.ne.s16 	%p4, %rs2, 0;
	selp.b64 	%rd16, %rd12, %rd11, %p4;
	cvta.to.global.u64 	%rd17, %rd16;
	shl.b64 	%rd18, %rd1, 2;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r5, [%rd19];
	mov.u32 	%r6, %ntid.x;
	selp.b64 	%rd20, %rd9, %rd8, %p4;
	cvta.to.global.u64 	%rd3, %rd20;

$L__BB17_3:
	mad.lo.s32 	%r16, %r18, %r11, %r4;
	add.s32 	%r17, %r18, %r5;
	mul.wide.u32 	%rd21, %r17, 8;
	add.s64 	%rd22, %rd3, %rd21;
	st.global.u32 	[%rd22], %r2;
	st.global.u32 	[%rd22+4], %r16;
	add.s32 	%r18, %r18, %r6;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	$L__BB17_3;

$L__BB17_4:
	ret;

$L__BB17_5:
	trap;

}
	// .globl	estimate_timestep_length
.visible .entry estimate_timestep_length(
	.param .f32 estimate_timestep_length_param_0,
	.param .f32 estimate_timestep_length_param_1,
	.param .u64 estimate_timestep_length_param_2,
	.param .u64 estimate_timestep_length_param_3,
	.param .u64 estimate_timestep_length_param_4,
	.param .u64 estimate_timestep_length_param_5,
	.param .u64 estimate_timestep_length_param_6,
	.param .f32 estimate_timestep_length_param_7,
	.param .u64 estimate_timestep_length_param_8
)
{
	.reg .pred 	%p<38>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<233>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<38>;


	ld.param.f32 	%f33, [estimate_timestep_length_param_1];
	ld.param.u64 	%rd9, [estimate_timestep_length_param_2];
	ld.param.u64 	%rd10, [estimate_timestep_length_param_3];
	ld.param.u64 	%rd11, [estimate_timestep_length_param_4];
	ld.param.u64 	%rd12, [estimate_timestep_length_param_6];
	ld.param.f32 	%f34, [estimate_timestep_length_param_7];
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd14, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd15, %rd14, 4294967295;
	cvt.u64.u32 	%rd16, %r5;
	bfi.b64 	%rd17, %rd16, %rd15, 32, 32;
	cvt.u64.u32 	%rd18, %r4;
	mov.b64 	{%r14, %r15}, %rd17;
	mov.b64 	{%r16, %r17}, %rd18;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.param.u32 	%r25, [estimate_timestep_length_param_5];
	setp.ge.u32 	%p2, %r1, %r25;
	@%p2 bra 	$L__BB18_27;

	cvt.u64.u32 	%rd1, %r1;
	cvta.to.global.u64 	%rd19, %rd9;
	mul.wide.u32 	%rd20, %r1, 24;
	add.s64 	%rd2, %rd19, %rd20;
	ld.global.u8 	%rs1, [%rd2];
	setp.ne.s16 	%p3, %rs1, 0;
	@%p3 bra 	$L__BB18_27;

	ld.global.u64 	%rd3, [%rd2+16];
	cvta.to.global.u64 	%rd21, %rd12;
	mul.lo.s64 	%rd22, %rd3, 96;
	add.s64 	%rd4, %rd21, %rd22;
	ld.global.u32 	%r2, [%rd4];
	setp.eq.s32 	%p4, %r2, 3;
	@%p4 bra 	$L__BB18_25;
	bra.uni 	$L__BB18_3;

$L__BB18_25:
	mov.f32 	%f200, 0f7F7FFFFF;
	min.f32 	%f232, %f33, %f200;
	bra.uni 	$L__BB18_26;

$L__BB18_3:
	shl.b64 	%rd23, %rd1, 5;
	shl.b64 	%rd24, %rd1, 3;
	cvt.u16.u32 	%rs2, %r2;
	cvta.to.global.u64 	%rd25, %rd11;
	add.s64 	%rd7, %rd25, %rd24;
	cvta.to.global.u64 	%rd26, %rd10;
	add.s64 	%rd8, %rd26, %rd23;
	setp.eq.s16 	%p5, %rs2, 1;
	@%p5 bra 	$L__BB18_22;

	setp.eq.s16 	%p6, %rs2, 2;
	@%p6 bra 	$L__BB18_7;

	setp.ne.s16 	%p7, %rs2, 3;
	@%p7 bra 	$L__BB18_23;

	ld.global.f32 	%f36, [%rd7];
	ld.global.f32 	%f37, [%rd7+4];
	mul.f32 	%f38, %f37, %f37;
	fma.rn.f32 	%f39, %f36, %f36, %f38;
	add.f32 	%f230, %f39, 0f00000000;
	mov.f32 	%f231, 0f00000000;
	bra.uni 	$L__BB18_24;

$L__BB18_22:
	ld.global.u64 	%rd27, [%rd4+24];
	shl.b64 	%rd28, %rd1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.f32 	%f153, [%rd29+8];
	ld.global.f32 	%f154, [%rd8+4];
	ld.global.f32 	%f155, [%rd8];
	div.rn.f32 	%f156, %f155, %f154;
	ld.global.f32 	%f157, [%rd4+16];
	add.f32 	%f158, %f157, %f157;
	div.rn.f32 	%f159, %f158, 0f40400000;
	ld.global.f32 	%f160, [%rd4+12];
	add.f32 	%f161, %f160, %f159;
	mul.f32 	%f162, %f161, %f34;
	mul.f32 	%f163, %f157, %f34;
	fma.rn.f32 	%f164, %f163, 0f3FAAAAAB, %f162;
	div.rn.f32 	%f165, %f164, %f156;
	sqrt.rn.f32 	%f166, %f165;
	ld.global.f32 	%f167, [%rd7];
	ld.global.f32 	%f168, [%rd7+4];
	mul.f32 	%f169, %f168, %f168;
	fma.rn.f32 	%f170, %f167, %f167, %f169;
	add.f32 	%f230, %f170, 0f00000000;
	sqrt.rn.f32 	%f171, %f230;
	max.f32 	%f172, %f171, %f166;
	ld.global.f32 	%f173, [%rd4+8];
	mul.f32 	%f174, %f153, %f173;
	div.rn.f32 	%f231, %f174, %f172;
	bra.uni 	$L__BB18_24;

$L__BB18_7:
	ld.global.f32 	%f43, [%rd8+4];
	ld.global.f32 	%f44, [%rd8];
	div.rn.f32 	%f2, %f44, %f43;
	ld.global.f32 	%f3, [%rd8+12];
	div.rn.f32 	%f45, %f2, %f3;
	ld.global.f32 	%f4, [%rd4+8];
	div.rn.f32 	%f5, %f45, %f2;
	ld.global.u32 	%r3, [%rd4+12];
	cvt.rn.f32.s32 	%f6, %r3;
	abs.f32 	%f8, %f5;
	setp.lt.f32 	%p8, %f8, 0f00800000;
	mul.f32 	%f50, %f8, 0f4B800000;
	selp.f32 	%f51, %f50, %f8, %p8;
	selp.f32 	%f52, 0fC3170000, 0fC2FE0000, %p8;
	mov.b32 	%r26, %f51;
	and.b32  	%r27, %r26, 8388607;
	or.b32  	%r28, %r27, 1065353216;
	mov.b32 	%f53, %r28;
	shr.u32 	%r29, %r26, 23;
	cvt.rn.f32.u32 	%f54, %r29;
	add.f32 	%f55, %f52, %f54;
	setp.gt.f32 	%p9, %f53, 0f3FB504F3;
	mul.f32 	%f56, %f53, 0f3F000000;
	add.f32 	%f57, %f55, 0f3F800000;
	selp.f32 	%f58, %f57, %f55, %p9;
	selp.f32 	%f59, %f56, %f53, %p9;
	add.f32 	%f60, %f59, 0fBF800000;
	add.f32 	%f41, %f59, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f40,%f41;
	// end inline asm
	add.f32 	%f61, %f60, %f60;
	mul.f32 	%f62, %f40, %f61;
	mul.f32 	%f63, %f62, %f62;
	mov.f32 	%f64, 0f3C4CAF63;
	mov.f32 	%f65, 0f3B18F0FE;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3DAAAABD;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mul.rn.f32 	%f69, %f68, %f63;
	mul.rn.f32 	%f70, %f69, %f62;
	sub.f32 	%f71, %f60, %f62;
	add.f32 	%f72, %f71, %f71;
	neg.f32 	%f73, %f62;
	fma.rn.f32 	%f74, %f73, %f60, %f72;
	mul.rn.f32 	%f75, %f40, %f74;
	add.f32 	%f76, %f70, %f62;
	sub.f32 	%f77, %f62, %f76;
	add.f32 	%f78, %f70, %f77;
	add.f32 	%f79, %f75, %f78;
	add.f32 	%f80, %f76, %f79;
	sub.f32 	%f81, %f76, %f80;
	add.f32 	%f82, %f79, %f81;
	mov.f32 	%f83, 0f3F317200;
	mul.rn.f32 	%f84, %f58, %f83;
	mov.f32 	%f85, 0f35BFBE8E;
	mul.rn.f32 	%f86, %f58, %f85;
	add.f32 	%f87, %f84, %f80;
	sub.f32 	%f88, %f84, %f87;
	add.f32 	%f89, %f80, %f88;
	add.f32 	%f90, %f82, %f89;
	add.f32 	%f91, %f86, %f90;
	add.f32 	%f92, %f87, %f91;
	sub.f32 	%f93, %f87, %f92;
	add.f32 	%f94, %f91, %f93;
	abs.f32 	%f9, %f6;
	setp.gt.f32 	%p10, %f9, 0f77F684DF;
	mul.f32 	%f95, %f6, 0f39000000;
	selp.f32 	%f96, %f95, %f6, %p10;
	mul.rn.f32 	%f97, %f96, %f92;
	neg.f32 	%f98, %f97;
	fma.rn.f32 	%f99, %f96, %f92, %f98;
	fma.rn.f32 	%f100, %f96, %f94, %f99;
	mov.f32 	%f101, 0f00000000;
	fma.rn.f32 	%f102, %f101, %f92, %f100;
	add.rn.f32 	%f103, %f97, %f102;
	neg.f32 	%f104, %f103;
	add.rn.f32 	%f105, %f97, %f104;
	add.rn.f32 	%f106, %f105, %f102;
	mov.b32 	%r30, %f103;
	setp.eq.s32 	%p11, %r30, 1118925336;
	add.s32 	%r31, %r30, -1;
	mov.b32 	%f107, %r31;
	add.f32 	%f108, %f106, 0f37000000;
	selp.f32 	%f10, %f108, %f106, %p11;
	selp.f32 	%f109, %f107, %f103, %p11;
	mov.f32 	%f110, 0f3FB8AA3B;
	mul.rn.f32 	%f111, %f109, %f110;
	cvt.rzi.f32.f32 	%f112, %f111;
	abs.f32 	%f113, %f112;
	setp.gt.f32 	%p12, %f113, 0f42FC0000;
	mov.b32 	%r32, %f112;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1123811328;
	mov.b32 	%f114, %r34;
	selp.f32 	%f115, %f114, %f112, %p12;
	mov.f32 	%f116, 0fBF317218;
	fma.rn.f32 	%f117, %f115, %f116, %f109;
	mov.f32 	%f118, 0f3102E308;
	fma.rn.f32 	%f119, %f115, %f118, %f117;
	mul.f32 	%f120, %f119, 0f3FB8AA3B;
	add.f32 	%f121, %f115, 0f4B40007F;
	mov.b32 	%r35, %f121;
	shl.b32 	%r36, %r35, 23;
	mov.b32 	%f122, %r36;
	ex2.approx.ftz.f32 	%f123, %f120;
	mul.f32 	%f11, %f123, %f122;
	setp.eq.f32 	%p13, %f11, 0f7F800000;
	mov.f32 	%f227, 0f7F800000;
	@%p13 bra 	$L__BB18_9;

	fma.rn.f32 	%f227, %f11, %f10, %f11;

$L__BB18_9:
	cvt.rn.f32.s32 	%f226, %r3;
	mul.f32 	%f225, %f226, 0f3F000000;
	cvt.rzi.f32.f32 	%f224, %f225;
	add.f32 	%f223, %f224, %f224;
	sub.f32 	%f222, %f226, %f223;
	abs.f32 	%f221, %f222;
	setp.lt.f32 	%p14, %f5, 0f00000000;
	setp.eq.f32 	%p15, %f221, 0f3F800000;
	and.pred  	%p1, %p14, %p15;
	setp.eq.f32 	%p16, %f5, 0f00000000;
	@%p16 bra 	$L__BB18_13;
	bra.uni 	$L__BB18_10;

$L__BB18_13:
	add.f32 	%f127, %f5, %f5;
	mov.b32 	%r39, %f127;
	selp.b32 	%r40, %r39, 0, %p15;
	or.b32  	%r41, %r40, 2139095040;
	setp.lt.s32 	%p20, %r3, 0;
	selp.b32 	%r42, %r41, %r40, %p20;
	mov.b32 	%f229, %r42;
	bra.uni 	$L__BB18_14;

$L__BB18_23:
	ld.global.u64 	%rd30, [%rd4+24];
	shl.b64 	%rd31, %rd1, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.f32 	%f175, [%rd32+8];
	ld.global.f32 	%f176, [%rd8+4];
	ld.global.f32 	%f177, [%rd8];
	div.rn.f32 	%f178, %f177, %f176;
	ld.global.f32 	%f179, [%rd4+20];
	add.f32 	%f180, %f179, %f179;
	div.rn.f32 	%f181, %f180, 0f40400000;
	ld.global.f32 	%f182, [%rd4+16];
	add.f32 	%f183, %f182, %f181;
	mul.f32 	%f184, %f175, %f183;
	mul.f32 	%f185, %f175, %f179;
	fma.rn.f32 	%f186, %f185, 0f3FAAAAAB, %f184;
	div.rn.f32 	%f187, %f186, %f178;
	sqrt.rn.f32 	%f188, %f187;
	ld.global.f32 	%f189, [%rd7];
	ld.global.f32 	%f190, [%rd7+4];
	mul.f32 	%f191, %f190, %f190;
	fma.rn.f32 	%f192, %f189, %f189, %f191;
	add.f32 	%f230, %f192, 0f00000000;
	sqrt.rn.f32 	%f193, %f230;
	max.f32 	%f194, %f193, %f188;
	ld.global.f32 	%f195, [%rd4+12];
	mul.f32 	%f196, %f195, %f34;
	div.rn.f32 	%f231, %f196, %f194;
	bra.uni 	$L__BB18_24;

$L__BB18_10:
	mov.b32 	%r37, %f227;
	xor.b32  	%r38, %r37, -2147483648;
	mov.b32 	%f124, %r38;
	selp.f32 	%f229, %f124, %f227, %p1;
	setp.geu.f32 	%p17, %f5, 0f00000000;
	@%p17 bra 	$L__BB18_14;

	cvt.rn.f32.s32 	%f220, %r3;
	cvt.rzi.f32.f32 	%f125, %f220;
	setp.eq.f32 	%p18, %f125, %f220;
	@%p18 bra 	$L__BB18_14;

	mov.f32 	%f229, 0f7FFFFFFF;

$L__BB18_14:
	cvt.rn.f32.s32 	%f206, %r3;
	abs.f32 	%f205, %f206;
	abs.f32 	%f204, %f5;
	add.f32 	%f128, %f204, %f205;
	mov.b32 	%r43, %f128;
	setp.lt.s32 	%p21, %r43, 2139095040;
	@%p21 bra 	$L__BB18_21;

	cvt.rn.f32.s32 	%f214, %r3;
	abs.f32 	%f213, %f214;
	abs.f32 	%f212, %f5;
	setp.gtu.f32 	%p22, %f212, 0f7F800000;
	setp.gtu.f32 	%p23, %f213, 0f7F800000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB18_20;
	bra.uni 	$L__BB18_16;

$L__BB18_20:
	cvt.rn.f32.s32 	%f219, %r3;
	add.f32 	%f229, %f5, %f219;
	bra.uni 	$L__BB18_21;

$L__BB18_16:
	cvt.rn.f32.s32 	%f216, %r3;
	abs.f32 	%f215, %f216;
	setp.eq.f32 	%p25, %f215, 0f7F800000;
	@%p25 bra 	$L__BB18_19;
	bra.uni 	$L__BB18_17;

$L__BB18_19:
	abs.f32 	%f218, %f5;
	setp.gt.f32 	%p28, %f218, 0f3F800000;
	selp.b32 	%r47, 2139095040, 0, %p28;
	xor.b32  	%r48, %r47, 2139095040;
	setp.lt.s32 	%p29, %r3, 0;
	selp.b32 	%r49, %r48, %r47, %p29;
	mov.b32 	%f129, %r49;
	setp.eq.f32 	%p30, %f5, 0fBF800000;
	selp.f32 	%f229, 0f3F800000, %f129, %p30;
	bra.uni 	$L__BB18_21;

$L__BB18_17:
	abs.f32 	%f217, %f5;
	setp.neu.f32 	%p26, %f217, 0f7F800000;
	@%p26 bra 	$L__BB18_21;

	setp.gt.s32 	%p27, %r3, -1;
	selp.b32 	%r44, 2139095040, 0, %p27;
	or.b32  	%r45, %r44, -2147483648;
	selp.b32 	%r46, %r45, %r44, %p1;
	mov.b32 	%f229, %r46;

$L__BB18_21:
	ld.param.f32 	%f207, [estimate_timestep_length_param_7];
	setp.eq.s32 	%p31, %r3, 0;
	setp.eq.f32 	%p32, %f5, 0f3F800000;
	mov.f32 	%f130, 0f3F800000;
	or.pred  	%p33, %p32, %p31;
	add.f32 	%f131, %f229, 0fBF800000;
	selp.f32 	%f132, 0f00000000, %f131, %p33;
	mul.f32 	%f133, %f4, %f132;
	ld.global.f32 	%f134, [%rd4+20];
	neg.f32 	%f135, %f134;
	max.f32 	%f136, %f133, %f135;
	add.f32 	%f137, %f3, 0fBF800000;
	mul.f32 	%f138, %f137, %f2;
	mul.f32 	%f139, %f136, 0fC0C00000;
	fma.rn.f32 	%f140, %f136, 0fC0C00000, %f139;
	div.rn.f32 	%f141, %f138, %f140;
	sqrt.rn.f32 	%f142, %f141;
	div.rn.f32 	%f143, %f207, %f3;
	mul.f32 	%f144, %f143, %f142;
	ld.global.f32 	%f145, [%rd7];
	ld.global.f32 	%f146, [%rd7+4];
	mul.f32 	%f147, %f146, %f146;
	fma.rn.f32 	%f148, %f145, %f145, %f147;
	add.f32 	%f230, %f148, 0f00000000;
	max.f32 	%f149, %f230, %f130;
	div.rn.f32 	%f150, %f149, 0f3DCCCCCD;
	sqrt.rn.f32 	%f151, %f150;
	div.rn.f32 	%f152, %f207, %f151;
	min.f32 	%f231, %f144, %f152;

$L__BB18_24:
	ld.param.f32 	%f209, [estimate_timestep_length_param_1];
	ld.param.f32 	%f208, [estimate_timestep_length_param_7];
	sqrt.rn.f32 	%f197, %f230;
	div.rn.f32 	%f198, %f208, %f197;
	min.f32 	%f199, %f209, %f231;
	min.f32 	%f232, %f199, %f198;

$L__BB18_26:
	ld.param.u64 	%rd37, [estimate_timestep_length_param_8];
	ld.param.f32 	%f211, [estimate_timestep_length_param_0];
	ld.param.f32 	%f210, [estimate_timestep_length_param_1];
	setp.gt.f32 	%p34, %f210, %f211;
	setp.lt.f32 	%p35, %f232, %f211;
	and.pred  	%p36, %p34, %p35;
	selp.f32 	%f201, %f211, %f232, %p36;
	mul.f32 	%f202, %f201, 0f5368D4A5;
	setp.gt.f32 	%p37, %f202, 0f5F7FFFFF;
	max.f32 	%f203, %f202, 0f00000000;
	cvt.rzi.u64.f32 	%rd36, %f203;
	selp.b64 	%rd35, -1, %rd36, %p37;
	// begin inline asm
	cvta.to.global.u64 %rd33, %rd37;red.global.min.u64 [%rd33], %rd35;
	// end inline asm

$L__BB18_27:
	ret;

}
	// .globl	update_cdf
.visible .entry update_cdf(
	.param .align 8 .b8 update_cdf_param_0[72],
	.param .align 8 .b8 update_cdf_param_1[56]
)
{
	.reg .pred 	%p<27>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<77>;
	.reg .b64 	%rd<152>;


	ld.param.u64 	%rd47, [update_cdf_param_1+24];
	ld.param.u64 	%rd46, [update_cdf_param_1+16];
	ld.param.u64 	%rd45, [update_cdf_param_1+8];
	ld.param.u32 	%r15, [update_cdf_param_0+40];
	ld.param.u64 	%rd41, [update_cdf_param_0+32];
	ld.param.f32 	%f16, [update_cdf_param_0];
	cvta.to.global.u64 	%rd1, %rd41;
	cvta.to.global.u64 	%rd50, %rd46;
	cvta.to.global.u64 	%rd51, %rd47;
	mov.u32 	%r21, %ctaid.x;
	mul.wide.u32 	%rd52, %r21, 20;
	add.s64 	%rd53, %rd51, %rd52;
	add.s64 	%rd2, %rd53, 8;
	ld.global.u32 	%r1, [%rd53+8];
	mul.wide.u32 	%rd54, %r1, 288;
	add.s64 	%rd55, %rd50, %rd54;
	add.s64 	%rd3, %rd55, 272;
	ld.global.u32 	%r22, [%rd55+272];
	setp.eq.s32 	%p2, %r22, 1;
	@%p2 bra 	$L__BB19_2;
	bra.uni 	$L__BB19_1;

$L__BB19_2:
	cvta.to.global.u64 	%rd56, %rd45;
	ld.global.u32 	%r23, [%rd3+4];
	mul.wide.u32 	%rd57, %r23, 68;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.f32 	%f18, [%rd58];
	ld.global.f32 	%f19, [%rd58+4];
	ld.global.v2.f32 	{%f20, %f21}, [%rd3+-24];
	ld.global.v2.f32 	{%f22, %f23}, [%rd3+-16];
	mul.f32 	%f25, %f18, %f22;
	mul.f32 	%f27, %f19, %f23;
	sub.f32 	%f28, %f25, %f27;
	mul.f32 	%f29, %f18, %f23;
	fma.rn.f32 	%f30, %f19, %f22, %f29;
	ld.global.f32 	%f31, [%rd58+8];
	add.f32 	%f32, %f31, %f28;
	ld.global.f32 	%f33, [%rd58+12];
	add.f32 	%f34, %f33, %f30;
	mov.b32 	%r75, %f32;
	mov.b32 	%r76, %f34;
	cvt.u64.u32 	%rd59, %r76;
	cvt.u64.u32 	%rd60, %r75;
	mul.f32 	%f37, %f18, %f20;
	mul.f32 	%f38, %f19, %f21;
	sub.f32 	%f39, %f37, %f38;
	mul.f32 	%f40, %f18, %f21;
	fma.rn.f32 	%f41, %f19, %f20, %f40;
	mov.b32 	%r73, %f39;
	mov.b32 	%r74, %f41;
	cvt.u64.u32 	%rd61, %r74;
	cvt.u64.u32 	%rd62, %r73;
	bfi.b64 	%rd145, %rd61, %rd62, 32, 32;
	bfi.b64 	%rd146, %rd59, %rd60, 32, 32;
	bra.uni 	$L__BB19_3;

$L__BB19_1:
	ld.global.u64 	%rd146, [%rd3+-16];
	ld.global.u64 	%rd145, [%rd3+-24];
	mov.b64 	{%r73, %r74}, %rd145;
	mov.b64 	{%r75, %r76}, %rd146;

$L__BB19_3:
	mov.u32 	%r24, %tid.x;
	mov.u32 	%r25, %tid.y;
	ld.global.u32 	%rd63, [%rd2+-8];
	ld.global.u32 	%rd64, [%rd2+-4];
	bfi.b64 	%rd65, %rd64, %rd63, 32, 32;
	cvt.u32.u64 	%r26, %rd65;
	mov.b32 	%f42, %r26;
	shr.u64 	%rd66, %rd65, 32;
	cvt.u32.u64 	%r27, %rd66;
	mov.b32 	%f43, %r27;
	mov.b64 	{%r28, %r29}, %rd145;
	mov.b32 	%f44, %r28;
	mov.b32 	%f45, %r29;
	mul.f32 	%f46, %f44, %f42;
	mul.f32 	%f47, %f45, %f43;
	sub.f32 	%f48, %f46, %f47;
	mul.f32 	%f49, %f44, %f43;
	fma.rn.f32 	%f50, %f45, %f42, %f49;
	cvt.u32.u64 	%r30, %rd146;
	mov.b32 	%f51, %r30;
	shr.u64 	%rd67, %rd146, 32;
	cvt.u32.u64 	%r31, %rd67;
	mov.b32 	%f52, %r31;
	add.f32 	%f2, %f48, %f51;
	add.f32 	%f3, %f50, %f52;
	div.rn.f32 	%f53, %f2, %f16;
	mov.b32 	%r32, %f53;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	%f54, %r34;
	add.rz.f32 	%f55, %f53, %f54;
	cvt.rzi.f32.f32 	%f56, %f55;
	setp.gt.f32 	%p3, %f56, 0f5EFFFFFF;
	max.f32 	%f57, %f56, 0fDF000000;
	cvt.rzi.s64.f32 	%rd68, %f57;
	setp.num.f32 	%p4, %f56, %f56;
	add.s64 	%rd69, %rd68, -1;
	selp.b64 	%rd70, 9223372036854775806, %rd69, %p3;
	selp.b64 	%rd71, %rd70, -1, %p4;
	div.rn.f32 	%f58, %f3, %f16;
	mov.b32 	%r35, %f58;
	and.b32  	%r36, %r35, -2147483648;
	or.b32  	%r37, %r36, 1056964608;
	mov.b32 	%f59, %r37;
	add.rz.f32 	%f60, %f58, %f59;
	cvt.rzi.f32.f32 	%f61, %f60;
	setp.gt.f32 	%p5, %f61, 0f5EFFFFFF;
	max.f32 	%f62, %f61, 0fDF000000;
	cvt.rzi.s64.f32 	%rd72, %f62;
	setp.num.f32 	%p6, %f61, %f61;
	add.s64 	%rd73, %rd72, -1;
	selp.b64 	%rd74, 9223372036854775806, %rd73, %p5;
	selp.b64 	%rd75, %rd74, -1, %p6;
	cvt.u64.u32 	%rd76, %r24;
	add.s64 	%rd77, %rd71, %rd76;
	cvt.u64.u32 	%rd78, %r25;
	add.s64 	%rd79, %rd75, %rd78;
	cvt.rn.f32.s64 	%f4, %rd77;
	cvt.rn.f32.s64 	%f5, %rd79;
	mul.f32 	%f63, %f4, 0f3E800000;
	cvt.rmi.f32.f32 	%f64, %f63;
	setp.gt.f32 	%p7, %f64, 0f5EFFFFFF;
	max.f32 	%f65, %f64, 0fDF000000;
	cvt.rzi.s64.f32 	%rd80, %f65;
	selp.b64 	%rd81, 9223372036854775807, %rd80, %p7;
	setp.num.f32 	%p8, %f64, %f64;
	selp.b64 	%rd82, %rd81, 0, %p8;
	mul.f32 	%f66, %f5, 0f3E800000;
	cvt.rmi.f32.f32 	%f67, %f66;
	setp.gt.f32 	%p9, %f67, 0f5EFFFFFF;
	max.f32 	%f68, %f67, 0fDF000000;
	cvt.rzi.s64.f32 	%rd83, %f68;
	selp.b64 	%rd84, 9223372036854775807, %rd83, %p9;
	setp.num.f32 	%p10, %f67, %f67;
	selp.b64 	%rd85, %rd84, 0, %p10;
	shl.b64 	%rd86, %rd82, 2;
	shl.b64 	%rd87, %rd85, 2;
	sub.s64 	%rd10, %rd77, %rd86;
	sub.s64 	%rd11, %rd79, %rd87;
	add.s64 	%rd88, %rd82, 2147483648;
	and.b64  	%rd89, %rd88, 4294967295;
	bfi.b64 	%rd90, %rd85, %rd89, 32, 32;
	xor.b64  	%rd12, %rd90, -9223372036854775808;
	shr.u64 	%rd91, %rd12, 16;
	xor.b64  	%rd92, %rd91, %rd12;
	mul.lo.s64 	%rd93, %rd92, 2246822507;
	shr.u64 	%rd94, %rd93, 13;
	xor.b64  	%rd95, %rd94, %rd93;
	mul.lo.s64 	%rd96, %rd95, 3266489909;
	shr.u64 	%rd97, %rd96, 16;
	xor.b64  	%rd98, %rd97, %rd96;
	cvt.u64.u32 	%rd99, %r15;
	add.s64 	%rd13, %rd99, -1;
	and.b64  	%rd147, %rd98, %rd13;
	shl.b64 	%rd100, %rd147, 4;
	add.s64 	%rd15, %rd1, %rd100;
	ld.global.u64 	%rd16, [%rd15];
	setp.eq.s64 	%p11, %rd16, %rd12;
	@%p11 bra 	$L__BB19_9;
	bra.uni 	$L__BB19_4;

$L__BB19_9:
	ld.global.u32 	%r39, [%rd15+8];
	mul.wide.u32 	%rd106, %r39, 16;
	shl.b64 	%rd107, %rd11, 2;
	add.s64 	%rd108, %rd107, %rd10;
	add.s64 	%rd148, %rd108, %rd106;
	bra.uni 	$L__BB19_10;

$L__BB19_4:
	setp.eq.s64 	%p12, %rd16, -1;
	@%p12 bra 	$L__BB19_20;

	mov.pred 	%p13, 0;
	mov.pred 	%p15, -1;

$L__BB19_6:
	add.s64 	%rd101, %rd147, 1;
	and.b64  	%rd147, %rd101, %rd13;
	shl.b64 	%rd102, %rd147, 4;
	add.s64 	%rd19, %rd1, %rd102;
	ld.global.u64 	%rd20, [%rd19];
	setp.eq.s64 	%p14, %rd20, %rd12;
	mov.pred 	%p26, %p13;
	@%p14 bra 	$L__BB19_8;

	setp.ne.s64 	%p16, %rd20, -1;
	mov.pred 	%p26, %p15;
	@%p16 bra 	$L__BB19_6;

$L__BB19_8:
	ld.global.u32 	%r38, [%rd19+8];
	mul.wide.u32 	%rd103, %r38, 16;
	shl.b64 	%rd104, %rd11, 2;
	add.s64 	%rd105, %rd104, %rd10;
	add.s64 	%rd148, %rd105, %rd103;
	@%p26 bra 	$L__BB19_20;

$L__BB19_10:
	ld.param.u64 	%rd141, [update_cdf_param_0+64];
	ld.param.f32 	%f109, [update_cdf_param_0];
	mul.f32 	%f6, %f109, %f4;
	mul.f32 	%f7, %f109, %f5;
	setp.le.u64 	%p17, %rd141, %rd148;
	@%p17 bra 	$L__BB19_20;

	ld.param.u64 	%rd143, [update_cdf_param_1+32];
	ld.param.u64 	%rd142, [update_cdf_param_1+40];
	mov.b32 	%f69, %r74;
	mov.b32 	%f70, %r75;
	mov.b32 	%f71, %r76;
	mov.b32 	%f72, %r73;
	mov.u64 	%rd112, 0;
	ld.global.u32 	%r40, [%rd2+4];
	cvta.to.global.u64 	%rd113, %rd142;
	mul.wide.u32 	%rd114, %r40, 4;
	add.s64 	%rd115, %rd113, %rd114;
	ld.global.u32 	%r41, [%rd115];
	cvta.to.global.u64 	%rd116, %rd143;
	mul.wide.u32 	%rd117, %r41, 8;
	add.s64 	%rd118, %rd116, %rd117;
	ld.global.u32 	%rd119, [%rd118];
	ld.global.u32 	%rd120, [%rd118+4];
	bfi.b64 	%rd121, %rd120, %rd119, 32, 32;
	cvt.u32.u64 	%r42, %rd121;
	mov.b32 	%f73, %r42;
	shr.u64 	%rd122, %rd121, 32;
	cvt.u32.u64 	%r43, %rd122;
	mov.b32 	%f74, %r43;
	mul.f32 	%f75, %f72, %f73;
	mul.f32 	%f76, %f69, %f74;
	sub.f32 	%f77, %f75, %f76;
	mul.f32 	%f78, %f72, %f74;
	fma.rn.f32 	%f79, %f69, %f73, %f78;
	add.f32 	%f8, %f77, %f70;
	add.f32 	%f9, %f79, %f71;
	ld.global.u32 	%r44, [%rd115+4];
	mul.wide.u32 	%rd123, %r44, 8;
	add.s64 	%rd124, %rd116, %rd123;
	ld.global.u32 	%rd125, [%rd124];
	ld.global.u32 	%rd126, [%rd124+4];
	bfi.b64 	%rd127, %rd126, %rd125, 32, 32;
	cvt.u32.u64 	%r45, %rd127;
	mov.b32 	%f80, %r45;
	shr.u64 	%rd128, %rd127, 32;
	cvt.u32.u64 	%r46, %rd128;
	mov.b32 	%f81, %r46;
	mul.f32 	%f82, %f72, %f80;
	mul.f32 	%f83, %f69, %f81;
	sub.f32 	%f84, %f82, %f83;
	mul.f32 	%f85, %f72, %f81;
	fma.rn.f32 	%f86, %f69, %f80, %f85;
	add.f32 	%f87, %f84, %f70;
	add.f32 	%f88, %f86, %f71;
	sub.f32 	%f10, %f87, %f8;
	sub.f32 	%f11, %f88, %f9;
	mul.f32 	%f89, %f11, %f11;
	fma.rn.f32 	%f12, %f10, %f10, %f89;
	add.f32 	%f13, %f12, 0f00000000;
	setp.leu.f32 	%p18, %f13, 0f28800000;
	mov.u64 	%rd149, %rd112;
	mov.u64 	%rd150, %rd112;
	mov.u64 	%rd151, %rd112;
	@%p18 bra 	$L__BB19_13;

	neg.f32 	%f90, %f10;
	sqrt.rn.f32 	%f91, %f13;
	div.rn.f32 	%f92, %f11, %f91;
	div.rn.f32 	%f93, %f90, %f91;
	mov.b32 	%r47, %f93;
	mov.b32 	%r48, %f92;
	mov.u64 	%rd151, 1;
	mov.b64 	%rd131, {%r48, %r47};
	shr.u64 	%rd150, %rd131, 32;
	shl.b64 	%rd149, %rd131, 32;

$L__BB19_13:
	or.b64  	%rd33, %rd151, %rd149;
	or.b64  	%rd34, %rd112, %rd150;
	cvt.u32.u64 	%r49, %rd149;
	cvt.u32.u64 	%r50, %rd151;
	or.b32  	%r51, %r50, %r49;
	setp.eq.s32 	%p19, %r51, 0;
	@%p19 bra 	$L__BB19_21;

	mov.b64 	{%r52, %r53}, %rd34;
	mov.b64 	{%r54, %r55}, %rd33;
	mov.b32 	%f94, %r55;
	mov.b32 	%f95, %r52;
	sub.f32 	%f96, %f6, %f2;
	mul.f32 	%f97, %f96, %f94;
	sub.f32 	%f98, %f7, %f3;
	fma.rn.f32 	%f14, %f98, %f95, %f97;
	mul.f32 	%f99, %f94, %f14;
	mul.f32 	%f100, %f95, %f14;
	sub.f32 	%f101, %f6, %f99;
	sub.f32 	%f102, %f7, %f100;
	sub.f32 	%f103, %f101, %f8;
	sub.f32 	%f104, %f102, %f9;
	mul.f32 	%f105, %f104, %f104;
	fma.rn.f32 	%f106, %f103, %f103, %f105;
	div.rn.f32 	%f107, %f106, %f12;
	setp.ltu.f32 	%p20, %f107, 0f00000000;
	setp.gtu.f32 	%p21, %f107, 0f3F800000;
	or.pred  	%p22, %p21, %p20;
	@%p22 bra 	$L__BB19_20;

	ld.param.u64 	%rd144, [update_cdf_param_0+8];
	abs.f32 	%f15, %f14;
	mul.lo.s64 	%rd132, %rd148, 72;
	add.s64 	%rd133, %rd144, %rd132;
	add.s64 	%rd35, %rd133, 64;
	cvta.to.global.u64 	%rd36, %rd144;
	mov.u32 	%r57, 1;

$L__BB19_16:
	// begin inline asm
	cvta.to.global.u64 %rd134, %rd35;atom.acquire.global.exch.b32 %r56, [%rd134], %r57;
	// end inline asm
	setp.eq.s32 	%p23, %r56, 1;
	@%p23 bra 	$L__BB19_16;

	and.b32  	%r58, %r1, 31;
	shl.b32 	%r60, %r57, %r58;
	add.s64 	%rd137, %rd36, %rd132;
	add.s64 	%rd37, %rd137, 52;
	ld.global.u32 	%r61, [%rd137+52];
	or.b32  	%r62, %r61, %r60;
	setp.ge.f32 	%p24, %f14, 0f00000000;
	selp.u32 	%r63, 1, 0, %p24;
	add.s32 	%r64, %r1, 16;
	and.b32  	%r65, %r64, 31;
	mov.u32 	%r66, -2;
	shf.l.wrap.b32 	%r67, %r66, %r66, %r65;
	and.b32  	%r68, %r62, %r67;
	shl.b32 	%r69, %r63, %r65;
	or.b32  	%r70, %r68, %r69;
	st.global.u32 	[%rd137+52], %r70;
	ld.global.f32 	%f108, [%rd137+48];
	setp.geu.f32 	%p25, %f15, %f108;
	@%p25 bra 	$L__BB19_19;

	st.global.f32 	[%rd37+-4], %f15;
	st.global.u32 	[%rd37+8], %r1;

$L__BB19_19:
	mov.u32 	%r72, 0;
	// begin inline asm
	cvta.to.global.u64 %rd138, %rd35;atom.release.global.exch.b32 %r71, [%rd138], %r72;
	// end inline asm

$L__BB19_20:
	ret;

$L__BB19_21:
	trap;

}
.func _ZN4core6result13unwrap_failed17ha84c04ab95b75c50E()
.noreturn 
{



	trap;

}

