IrModule {
    path: "top",
    source_location: SourceLocation($FILE, $LINE-1, 9),
    parent: <None>,
    interface_types: [
        Input(
            IrAggregateType {
                discriminant_type: IrBitVectorType {
                    bit_count: 0,
                    signed: false,
                },
                variants: [
                    IrVariantType {
                        name: "A",
                        discriminant: LiteralBits {
                            value: 0x0_u0,
                        },
                        fields: [],
                        flattened_fields: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                    },
                ],
                flattened_fields: IrBitVectorType {
                    bit_count: 0,
                    signed: false,
                },
            },
        ),
    ],
    interface: [
        Input(
            IrModuleInputData {
                external_value: ExternalInput {
                    value_type: IrAggregateType {
                        discriminant_type: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                        variants: [
                            IrVariantType {
                                name: "A",
                                discriminant: LiteralBits {
                                    value: 0x0_u0,
                                },
                                fields: [],
                                flattened_fields: IrBitVectorType {
                                    bit_count: 0,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                    },
                },
                module_input: IrModuleInput {
                    module: "top",
                    index: 0,
                    path: "io",
                    value_type: IrAggregateType {
                        discriminant_type: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                        variants: [
                            IrVariantType {
                                name: "A",
                                discriminant: LiteralBits {
                                    value: 0x0_u0,
                                },
                                fields: [],
                                flattened_fields: IrBitVectorType {
                                    bit_count: 0,
                                    signed: false,
                                },
                            },
                        ],
                        flattened_fields: IrBitVectorType {
                            bit_count: 0,
                            signed: false,
                        },
                    },
                },
            },
        ),
    ],
    wires: {},
    registers: {},
    ..
}