
ubuntu-preinstalled/gresource:     file format elf32-littlearm


Disassembly of section .init:

00000c7c <.init>:
 c7c:	push	{r3, lr}
 c80:	bl	10d8 <__cxa_finalize@plt+0x1cc>
 c84:	pop	{r3, pc}

Disassembly of section .plt:

00000c88 <g_free@plt-0x14>:
 c88:	push	{lr}		; (str lr, [sp, #-4]!)
 c8c:	ldr	lr, [pc, #4]	; c98 <g_free@plt-0x4>
 c90:	add	lr, pc, lr
 c94:	ldr	pc, [lr, #8]!
 c98:	andeq	r2, r1, r4, ror #4

00000c9c <g_free@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #73728	; 0x12000
 ca4:	ldr	pc, [ip, #612]!	; 0x264

00000ca8 <g_resource_lookup_data@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #73728	; 0x12000
 cb0:	ldr	pc, [ip, #604]!	; 0x25c

00000cb4 <g_bytes_get_data@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #73728	; 0x12000
 cbc:	ldr	pc, [ip, #596]!	; 0x254

00000cc0 <abort@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #73728	; 0x12000
 cc8:	ldr	pc, [ip, #588]!	; 0x24c

00000ccc <elf_strptr@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #73728	; 0x12000
 cd4:	ldr	pc, [ip, #580]!	; 0x244

00000cd8 <sysconf@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #73728	; 0x12000
 ce0:	ldr	pc, [ip, #572]!	; 0x23c

00000ce4 <__libc_start_main@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #73728	; 0x12000
 cec:	ldr	pc, [ip, #564]!	; 0x234

00000cf0 <g_print@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #73728	; 0x12000
 cf8:	ldr	pc, [ip, #556]!	; 0x22c

00000cfc <__gmon_start__@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #73728	; 0x12000
 d04:	ldr	pc, [ip, #548]!	; 0x224

00000d08 <g_strconcat@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #73728	; 0x12000
 d10:	ldr	pc, [ip, #540]!	; 0x21c

00000d14 <g_printerr@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #73728	; 0x12000
 d1c:	ldr	pc, [ip, #532]!	; 0x214

00000d20 <g_string_printf@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #73728	; 0x12000
 d28:	ldr	pc, [ip, #524]!	; 0x20c

00000d2c <g_string_new@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #73728	; 0x12000
 d34:	ldr	pc, [ip, #516]!	; 0x204

00000d38 <bindtextdomain@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #73728	; 0x12000
 d40:	ldr	pc, [ip, #508]!	; 0x1fc

00000d44 <elf_kind@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #73728	; 0x12000
 d4c:	ldr	pc, [ip, #500]!	; 0x1f4

00000d50 <g_resource_get_info@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #73728	; 0x12000
 d58:	ldr	pc, [ip, #492]!	; 0x1ec

00000d5c <bind_textdomain_codeset@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #484]!	; 0x1e4

00000d68 <dcgettext@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #476]!	; 0x1dc

00000d74 <g_bytes_new_take@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #73728	; 0x12000
 d7c:	ldr	pc, [ip, #468]!	; 0x1d4

00000d80 <g_strdup_printf@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #73728	; 0x12000
 d88:	ldr	pc, [ip, #460]!	; 0x1cc

00000d8c <g_bytes_new_static@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #73728	; 0x12000
 d94:	ldr	pc, [ip, #452]!	; 0x1c4

00000d98 <g_string_free@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #73728	; 0x12000
 da0:	ldr	pc, [ip, #444]!	; 0x1bc

00000da4 <strlen@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #73728	; 0x12000
 dac:	ldr	pc, [ip, #436]!	; 0x1b4

00000db0 <setlocale@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #73728	; 0x12000
 db8:	ldr	pc, [ip, #428]!	; 0x1ac

00000dbc <g_close@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #73728	; 0x12000
 dc4:	ldr	pc, [ip, #420]!	; 0x1a4

00000dc8 <open64@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #73728	; 0x12000
 dd0:	ldr	pc, [ip, #412]!	; 0x19c

00000dd4 <raise@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #73728	; 0x12000
 ddc:	ldr	pc, [ip, #404]!	; 0x194

00000de0 <g_resource_unref@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #73728	; 0x12000
 de8:	ldr	pc, [ip, #396]!	; 0x18c

00000dec <gelf_getshdr@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #73728	; 0x12000
 df4:	ldr	pc, [ip, #388]!	; 0x184

00000df8 <strstr@plt>:
 df8:	add	ip, pc, #0, 12
 dfc:	add	ip, ip, #73728	; 0x12000
 e00:	ldr	pc, [ip, #380]!	; 0x17c

00000e04 <close@plt>:
 e04:	add	ip, pc, #0, 12
 e08:	add	ip, ip, #73728	; 0x12000
 e0c:	ldr	pc, [ip, #372]!	; 0x174

00000e10 <fwrite@plt>:
 e10:	add	ip, pc, #0, 12
 e14:	add	ip, ip, #73728	; 0x12000
 e18:	ldr	pc, [ip, #364]!	; 0x16c

00000e1c <g_str_has_prefix@plt>:
 e1c:	add	ip, pc, #0, 12
 e20:	add	ip, ip, #73728	; 0x12000
 e24:	ldr	pc, [ip, #356]!	; 0x164

00000e28 <elf_version@plt>:
 e28:	add	ip, pc, #0, 12
 e2c:	add	ip, ip, #73728	; 0x12000
 e30:	ldr	pc, [ip, #348]!	; 0x15c

00000e34 <mmap64@plt>:
 e34:	add	ip, pc, #0, 12
 e38:	add	ip, ip, #73728	; 0x12000
 e3c:	ldr	pc, [ip, #340]!	; 0x154

00000e40 <__stack_chk_fail@plt>:
 e40:	add	ip, pc, #0, 12
 e44:	add	ip, ip, #73728	; 0x12000
 e48:	ldr	pc, [ip, #332]!	; 0x14c

00000e4c <g_resource_enumerate_children@plt>:
 e4c:	add	ip, pc, #0, 12
 e50:	add	ip, ip, #73728	; 0x12000
 e54:	ldr	pc, [ip, #324]!	; 0x144

00000e58 <elf_end@plt>:
 e58:	add	ip, pc, #0, 12
 e5c:	add	ip, ip, #73728	; 0x12000
 e60:	ldr	pc, [ip, #316]!	; 0x13c

00000e64 <g_bytes_unref@plt>:
 e64:	add	ip, pc, #0, 12
 e68:	add	ip, ip, #73728	; 0x12000
 e6c:	ldr	pc, [ip, #308]!	; 0x134

00000e70 <g_resource_new_from_data@plt>:
 e70:	add	ip, pc, #0, 12
 e74:	add	ip, ip, #73728	; 0x12000
 e78:	ldr	pc, [ip, #300]!	; 0x12c

00000e7c <g_file_get_contents@plt>:
 e7c:	add	ip, pc, #0, 12
 e80:	add	ip, ip, #73728	; 0x12000
 e84:	ldr	pc, [ip, #292]!	; 0x124

00000e88 <textdomain@plt>:
 e88:	add	ip, pc, #0, 12
 e8c:	add	ip, ip, #73728	; 0x12000
 e90:	ldr	pc, [ip, #284]!	; 0x11c

00000e94 <elf_getshdrnum@plt>:
 e94:	add	ip, pc, #0, 12
 e98:	add	ip, ip, #73728	; 0x12000
 e9c:	ldr	pc, [ip, #276]!	; 0x114

00000ea0 <g_error_free@plt>:
 ea0:	add	ip, pc, #0, 12
 ea4:	add	ip, ip, #73728	; 0x12000
 ea8:	ldr	pc, [ip, #268]!	; 0x10c

00000eac <g_strfreev@plt>:
 eac:	add	ip, pc, #0, 12
 eb0:	add	ip, ip, #73728	; 0x12000
 eb4:	ldr	pc, [ip, #260]!	; 0x104

00000eb8 <strncmp@plt>:
 eb8:	add	ip, pc, #0, 12
 ebc:	add	ip, ip, #73728	; 0x12000
 ec0:	ldr	pc, [ip, #252]!	; 0xfc

00000ec4 <elf_begin@plt>:
 ec4:	add	ip, pc, #0, 12
 ec8:	add	ip, ip, #73728	; 0x12000
 ecc:	ldr	pc, [ip, #244]!	; 0xf4

00000ed0 <elf_getscn@plt>:
 ed0:	add	ip, pc, #0, 12
 ed4:	add	ip, ip, #73728	; 0x12000
 ed8:	ldr	pc, [ip, #236]!	; 0xec

00000edc <g_string_append@plt>:
 edc:	add	ip, pc, #0, 12
 ee0:	add	ip, ip, #73728	; 0x12000
 ee4:	ldr	pc, [ip, #228]!	; 0xe4

00000ee8 <elf_getshdrstrndx@plt>:
 ee8:	add	ip, pc, #0, 12
 eec:	add	ip, ip, #73728	; 0x12000
 ef0:	ldr	pc, [ip, #220]!	; 0xdc

00000ef4 <g_string_append_printf@plt>:
 ef4:	add	ip, pc, #0, 12
 ef8:	add	ip, ip, #73728	; 0x12000
 efc:	ldr	pc, [ip, #212]!	; 0xd4

00000f00 <strcmp@plt>:
 f00:	add	ip, pc, #0, 12
 f04:	add	ip, ip, #73728	; 0x12000
 f08:	ldr	pc, [ip, #204]!	; 0xcc

00000f0c <__cxa_finalize@plt>:
 f0c:	add	ip, pc, #0, 12
 f10:	add	ip, ip, #73728	; 0x12000
 f14:	ldr	pc, [ip, #196]!	; 0xc4

Disassembly of section .text:

00000f18 <.text>:
     f18:			; <UNDEFINED> instruction: 0x460eb5f8
     f1c:	strmi	r4, [r4], -sl, asr #26
     f20:	andcs	r4, r6, sl, asr #18
     f24:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
     f28:	svc	0x0042f7ff
     f2c:			; <UNDEFINED> instruction: 0xf7ff4628
     f30:	stmdbmi	r7, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
     f34:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     f38:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
     f3c:	strtmi	r4, [r8], -r5, asr #18
     f40:			; <UNDEFINED> instruction: 0xf7ff4479
     f44:	stccs	15, cr14, [r1], {12}
     f48:	stccs	13, cr13, [r3], {90}	; 0x5a
     f4c:	strcs	sp, [r0, #-3093]	; 0xfffff3eb
     f50:	stmdbmi	r1, {r0, r1, r2, r4, r5, r6, fp, sp, lr}^
     f54:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     f58:	svc	0x00d2f7ff
     f5c:	suble	r2, r9, r0, lsl #16
     f60:	andsle	r2, r5, r4, lsl #24
     f64:	eorsle	r2, r9, r3, lsl #24
     f68:	blcs	48afc <__cxa_finalize@plt+0x47bf0>
     f6c:	ldrtmi	sp, [r9], -r2, ror #18
     f70:	ldmfd	sp!, {sp}
     f74:			; <UNDEFINED> instruction: 0xf00040f8
     f78:	ldmdbmi	r8!, {r0, r3, r4, r7, r9, fp, ip, sp, pc}
     f7c:	ldrbtmi	r6, [r9], #-2160	; 0xfffff790
     f80:	svc	0x00bef7ff
     f84:	mvnle	r2, r0, lsl #16
     f88:	svcpl	0x0008f856
     f8c:	ldrb	r3, [pc, r2, lsl #24]
     f90:			; <UNDEFINED> instruction: 0x46384933
     f94:			; <UNDEFINED> instruction: 0xf7ff4479
     f98:			; <UNDEFINED> instruction: 0x4603efb4
     f9c:			; <UNDEFINED> instruction: 0x4c31b938
     fa0:	ldrbtmi	r6, [ip], #-2224	; 0xfffff750
     fa4:			; <UNDEFINED> instruction: 0x462968f2
     fa8:	andcs	r4, r0, r0, lsr #15
     fac:	stmdbmi	lr!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
     fb0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     fb4:	svc	0x00a4f7ff
     fb8:	stmdacs	r0, {r0, r1, r9, sl, lr}
     fbc:	stmdbmi	fp!, {r1, r2, r4, r5, ip, lr, pc}
     fc0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     fc4:	svc	0x009cf7ff
     fc8:	bicsle	r2, r0, r0, lsl #16
     fcc:	stccs	3, cr2, [r3], {1}
     fd0:	stcle	8, cr6, [r8], #-704	; 0xfffffd40
     fd4:	andcs	r4, r0, #9728	; 0x2600
     fd8:			; <UNDEFINED> instruction: 0xe7e4447c
     fdc:	ldrtmi	r4, [r8], -r5, lsr #18
     fe0:			; <UNDEFINED> instruction: 0xf7ff4479
     fe4:	strmi	lr, [r3], -lr, lsl #31
     fe8:			; <UNDEFINED> instruction: 0x4c23b980
     fec:	ldmvs	r0!, {r1, r3, r4, r9, sl, lr}
     ff0:			; <UNDEFINED> instruction: 0xe7d8447c
     ff4:			; <UNDEFINED> instruction: 0x200168b1
     ff8:	ldrhtmi	lr, [r8], #141	; 0x8d
     ffc:	blt	15bd004 <__cxa_finalize@plt+0x15bc0f8>
    1000:	pop	{r8, sp}
    1004:			; <UNDEFINED> instruction: 0x460840f8
    1008:	blt	143d010 <__cxa_finalize@plt+0x143c104>
    100c:			; <UNDEFINED> instruction: 0x4638491b
    1010:			; <UNDEFINED> instruction: 0xf7ff4479
    1014:			; <UNDEFINED> instruction: 0x4603ef76
    1018:	bicsle	r2, r0, r0, lsl #16
    101c:			; <UNDEFINED> instruction: 0x461a4c18
    1020:	ldrbtmi	r6, [ip], #-2224	; 0xfffff750
    1024:	ldcmi	7, cr14, [r7], {191}	; 0xbf
    1028:			; <UNDEFINED> instruction: 0xe7bb447c
    102c:	ldmvs	r0!, {r1, r2, r4, sl, fp, lr}
    1030:			; <UNDEFINED> instruction: 0xe7b7447c
    1034:			; <UNDEFINED> instruction: 0x46384915
    1038:			; <UNDEFINED> instruction: 0xf7ff4479
    103c:	strmi	lr, [r3], -r2, ror #30
    1040:	sbcle	r2, r4, r0, lsl #16
    1044:	svclt	0x0000e7bb
    1048:	andeq	r1, r0, r4, lsl #10
    104c:	andeq	r1, r0, lr, lsr #6
    1050:	strdeq	r1, [r0], -sl
    1054:	andeq	r1, r0, r4, lsl #10
    1058:	andeq	r0, r0, sl, asr #30
    105c:	andeq	r1, r0, lr, asr #9
    1060:	strdeq	r1, [r0], -ip
    1064:	andeq	r0, r0, pc, ror #24
    1068:	andeq	r0, r0, sl, ror pc
    106c:	andeq	r1, r0, lr
    1070:	andeq	r0, r0, r1, asr fp
    1074:	andeq	r0, r0, r4, lsl #30
    1078:			; <UNDEFINED> instruction: 0x00000ab9
    107c:	andeq	r0, r0, ip, lsl pc
    1080:	andeq	r0, r0, r7, lsl #22
    1084:	andeq	r0, r0, r1, lsl #22
    1088:	strdeq	r0, [r0], -r9
    108c:	strdeq	r0, [r0], -r4
    1090:	bleq	3d1d4 <__cxa_finalize@plt+0x3c2c8>
    1094:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1098:	strbtmi	fp, [sl], -r2, lsl #24
    109c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    10a0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    10a4:	ldrmi	sl, [sl], #776	; 0x308
    10a8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    10ac:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10b0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10b4:			; <UNDEFINED> instruction: 0xf85a4b06
    10b8:	stmdami	r6, {r0, r1, ip, sp}
    10bc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    10c0:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    10c4:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    10c8:	andeq	r1, r1, r4, lsr lr
    10cc:	andeq	r0, r0, r0, ror #1
    10d0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10d4:	andeq	r0, r0, r0, lsl #2
    10d8:	ldr	r3, [pc, #20]	; 10f4 <__cxa_finalize@plt+0x1e8>
    10dc:	ldr	r2, [pc, #20]	; 10f8 <__cxa_finalize@plt+0x1ec>
    10e0:	add	r3, pc, r3
    10e4:	ldr	r2, [r3, r2]
    10e8:	cmp	r2, #0
    10ec:	bxeq	lr
    10f0:	b	cfc <__gmon_start__@plt>
    10f4:	andeq	r1, r1, r4, lsl lr
    10f8:	andeq	r0, r0, r4, ror #1
    10fc:	blmi	1d311c <__cxa_finalize@plt+0x1d2210>
    1100:	bmi	1d22e8 <__cxa_finalize@plt+0x1d13dc>
    1104:	addmi	r4, r3, #2063597568	; 0x7b000000
    1108:	andle	r4, r3, sl, ror r4
    110c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1110:	ldrmi	fp, [r8, -r3, lsl #2]
    1114:	svclt	0x00004770
    1118:	andeq	r1, r1, r4, lsl #30
    111c:	andeq	r1, r1, r0, lsl #30
    1120:	strdeq	r1, [r1], -r0
    1124:	andeq	r0, r0, r8, ror #1
    1128:	stmdbmi	r9, {r3, fp, lr}
    112c:	bmi	252314 <__cxa_finalize@plt+0x251408>
    1130:	bne	25231c <__cxa_finalize@plt+0x251410>
    1134:	svceq	0x00cb447a
    1138:			; <UNDEFINED> instruction: 0x01a1eb03
    113c:	andle	r1, r3, r9, asr #32
    1140:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1144:	ldrmi	fp, [r8, -r3, lsl #2]
    1148:	svclt	0x00004770
    114c:	ldrdeq	r1, [r1], -r8
    1150:	ldrdeq	r1, [r1], -r4
    1154:	andeq	r1, r1, r4, asr #27
    1158:	andeq	r0, r0, ip, ror #1
    115c:	blmi	2ae584 <__cxa_finalize@plt+0x2ad678>
    1160:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1164:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1168:	blmi	26f71c <__cxa_finalize@plt+0x26e810>
    116c:	ldrdlt	r5, [r3, -r3]!
    1170:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1174:			; <UNDEFINED> instruction: 0xf7ff6818
    1178:			; <UNDEFINED> instruction: 0xf7ffeeca
    117c:	blmi	1c1080 <__cxa_finalize@plt+0x1c0174>
    1180:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1184:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1188:	andeq	r1, r1, r2, lsr #29
    118c:	muleq	r1, r4, sp
    1190:	strdeq	r0, [r0], -ip
    1194:	andeq	r1, r1, lr, lsl #29
    1198:	andeq	r1, r1, r2, lsl #29
    119c:	svclt	0x0000e7c4
    11a0:	svcmi	0x00f0e92d
    11a4:	bmi	a12bf0 <__cxa_finalize@plt+0xa11ce4>
    11a8:	blmi	a2d404 <__cxa_finalize@plt+0xa2c4f8>
    11ac:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    11b0:	strbtmi	r4, [r9], -r8, lsl #13
    11b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    11b8:			; <UNDEFINED> instruction: 0xf04f9313
    11bc:			; <UNDEFINED> instruction: 0xf7ff0300
    11c0:	stmdbge	r1, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    11c4:			; <UNDEFINED> instruction: 0xf7ff4630
    11c8:	blls	7cb68 <__cxa_finalize@plt+0x7bc5c>
    11cc:	stmdble	ip!, {r0, r8, r9, fp, sp}
    11d0:	ldrsbtge	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    11d4:	strcs	sl, [r1], #-3842	; 0xfffff0fe
    11d8:	strd	r4, [r3], -sl
    11dc:	strcc	r9, [r1], #-2817	; 0xfffff4ff
    11e0:	stmdble	r2!, {r0, r1, r5, r7, r9, lr}
    11e4:	ldrtmi	r4, [r0], -r1, lsr #12
    11e8:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
    11ec:	rscsle	r2, r5, r0, lsl #16
    11f0:			; <UNDEFINED> instruction: 0xf7ff4639
    11f4:			; <UNDEFINED> instruction: 0x4605edfc
    11f8:	rscle	r2, pc, r0, lsl #16
    11fc:	blcs	5b310 <__cxa_finalize@plt+0x5a404>
    1200:	stmdavs	r2, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    1204:	stmdbls	r0, {r4, r5, r9, sl, lr}
    1208:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    120c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    1210:	ldrbmi	sp, [r1], -r4, ror #1
    1214:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1218:	sbcsle	r2, pc, r0, lsl #16
    121c:	tsteq	fp, fp, lsl #2	; <UNPREDICTABLE>
    1220:	strbmi	r4, [sl], -r8, lsr #12
    1224:	stmdacs	r0, {r6, r7, r8, r9, sl, lr}
    1228:	bmi	2b5990 <__cxa_finalize@plt+0x2b4a84>
    122c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1230:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1234:	subsmi	r9, sl, r3, lsl fp
    1238:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    123c:	andslt	sp, r5, r2, lsl #2
    1240:	svchi	0x00f0e8bd
    1244:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    1248:	andeq	r1, r1, sl, asr #26
    124c:	strdeq	r0, [r0], -r4
    1250:	muleq	r0, r0, ip
    1254:	andeq	r1, r1, sl, asr #25
    1258:	addlt	fp, r5, r0, lsr r5
    125c:	bge	946b4 <__cxa_finalize@plt+0x937a8>
    1260:	stmdbge	r1, {r2, r4, sl, fp, lr}
    1264:	movwcs	r4, #1149	; 0x47d
    1268:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    126c:			; <UNDEFINED> instruction: 0xf04f9403
    1270:			; <UNDEFINED> instruction: 0xf7ff0400
    1274:	strmi	lr, [r4], -r4, lsl #28
    1278:	ldmib	sp, {r3, r4, r6, r8, ip, sp, pc}^
    127c:			; <UNDEFINED> instruction: 0xf7ff0101
    1280:	tstcs	r0, sl, ror sp
    1284:			; <UNDEFINED> instruction: 0xf7ff4605
    1288:			; <UNDEFINED> instruction: 0x4604edf4
    128c:			; <UNDEFINED> instruction: 0xf7ff4628
    1290:	bmi	27ca40 <__cxa_finalize@plt+0x27bb34>
    1294:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1298:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    129c:	subsmi	r9, sl, r3, lsl #22
    12a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    12a4:	strtmi	sp, [r0], -r2, lsl #2
    12a8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    12ac:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    12b0:	muleq	r1, r4, ip
    12b4:	strdeq	r0, [r0], -r4
    12b8:	andeq	r1, r1, r2, ror #24
    12bc:	strlt	r4, [r8, #-2051]	; 0xfffff7fd
    12c0:			; <UNDEFINED> instruction: 0xf7ff4478
    12c4:	andcs	lr, r1, r6, lsl sp
    12c8:	svclt	0x0000bd08
    12cc:	andeq	r1, r0, r4, ror #2
    12d0:	svcmi	0x00f0e92d
    12d4:	cfstrs	mvf2, [sp, #-0]
    12d8:	ldrmi	r8, [r1], r2, lsl #22
    12dc:	ldrmi	r4, [sp], -r8, asr #30
    12e0:	strtmi	r4, [r2], -r8, asr #28
    12e4:	addlt	r4, fp, pc, ror r4
    12e8:	blge	2179e8 <__cxa_finalize@plt+0x216adc>
    12ec:	ldmdavs	r6!, {r0, r1, r2, r9, sl, lr}
    12f0:			; <UNDEFINED> instruction: 0xf04f9609
    12f4:	strmi	r0, [lr], -r0, lsl #12
    12f8:			; <UNDEFINED> instruction: 0xf7ff9408
    12fc:	blls	23c9a4 <__cxa_finalize@plt+0x23ba98>
    1300:	cmnle	sl, r0, lsl #22
    1304:	strmi	r6, [r2], r1, lsl #16
    1308:	suble	r2, ip, r0, lsl #18
    130c:			; <UNDEFINED> instruction: 0x46b34b3e
    1310:	pkhbtmi	r9, r0, r6, lsl #28
    1314:	movwls	r4, #21627	; 0x547b
    1318:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
    131c:	bcc	43cb44 <__cxa_finalize@plt+0x43bc38>
    1320:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    1324:	movweq	lr, #14797	; 0x39cd
    1328:	ldrbmi	r2, [r8], -r0, lsl #4
    132c:	stcl	7, cr15, [ip], #1020	; 0x3fc
    1330:			; <UNDEFINED> instruction: 0xf7ff4604
    1334:			; <UNDEFINED> instruction: 0x4682ed38
    1338:			; <UNDEFINED> instruction: 0xf7ff4628
    133c:			; <UNDEFINED> instruction: 0x4652ed34
    1340:	strmi	r4, [r2, #1577]	; 0x629
    1344:	strmi	fp, [r2], -r8, lsr #30
    1348:			; <UNDEFINED> instruction: 0xf7ff4620
    134c:			; <UNDEFINED> instruction: 0x4602edb6
    1350:	stmdbge	r7, {r8, r9, fp, ip, sp, pc}
    1354:	tstls	r0, r1
    1358:	strtmi	sl, [r1], -r6, lsl #22
    135c:			; <UNDEFINED> instruction: 0xf7ff4638
    1360:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1364:	mcrcs	0, 0, sp, cr0, cr1, {1}
    1368:			; <UNDEFINED> instruction: 0xf899d043
    136c:	blcs	d374 <__cxa_finalize@plt+0xc468>
    1370:	bmi	a35868 <__cxa_finalize@plt+0xa3495c>
    1374:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1378:	strbeq	r3, [r9, r6, lsl #2]
    137c:	stmdbls	r4, {r3, r6, r8, r9, sl, fp, ip, sp, pc}
    1380:	stmdbmi	r5!, {r0, sl, ip, lr, pc}
    1384:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1388:	strbmi	r1, [r9], -r0, lsl #8
    138c:	beq	43cbf4 <__cxa_finalize@plt+0x43bce8>
    1390:	stc	7, cr15, [lr], #1020	; 0x3fc
    1394:			; <UNDEFINED> instruction: 0xf7ff4620
    1398:			; <UNDEFINED> instruction: 0xf858ec82
    139c:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    13a0:			; <UNDEFINED> instruction: 0xf8ddd1c2
    13a4:	ldrbmi	sl, [r0], -ip
    13a8:	stc	7, cr15, [r0, #1020]	; 0x3fc
    13ac:	blmi	553c20 <__cxa_finalize@plt+0x552d14>
    13b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    13b4:	blls	25b424 <__cxa_finalize@plt+0x25a518>
    13b8:			; <UNDEFINED> instruction: 0xf04f405a
    13bc:	tstle	sp, r0, lsl #6
    13c0:	ldc	0, cr11, [sp], #44	; 0x2c
    13c4:	pop	{r1, r8, r9, fp, pc}
    13c8:	qsub8mi	r8, fp, r0
    13cc:	strtmi	r4, [r1], -sl, asr #12
    13d0:			; <UNDEFINED> instruction: 0x96004638
    13d4:			; <UNDEFINED> instruction: 0xff7cf7ff
    13d8:	ldmdami	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    13dc:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    13e0:	ldc	7, cr15, [r8], {255}	; 0xff
    13e4:			; <UNDEFINED> instruction: 0xf7ff9808
    13e8:			; <UNDEFINED> instruction: 0xe7dfed5c
    13ec:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    13f0:	stmdals	r5, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    13f4:			; <UNDEFINED> instruction: 0xf7ff4621
    13f8:			; <UNDEFINED> instruction: 0xe7cbec7c
    13fc:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1400:	andeq	r1, r1, r4, lsl ip
    1404:	strdeq	r0, [r0], -r4
    1408:	andeq	r1, r0, r0, lsl r1
    140c:	andeq	r0, r0, r6, ror #22
    1410:	andeq	r0, r0, r6, asr fp
    1414:	andeq	r0, r0, r0, ror #29
    1418:	strdeq	r0, [r0], -r8
    141c:	andeq	r1, r1, r8, asr #22
    1420:	andeq	r1, r0, r6, asr #32
    1424:	andeq	r0, r0, r6, lsl #21
    1428:	movwcs	fp, #1328	; 0x530
    142c:	addlt	r4, r3, r9, lsl ip
    1430:	ldrbtmi	r4, [ip], #-2585	; 0xfffff5e7
    1434:	stmiapl	r2!, {r0, r3, r4, r8, sl, fp, lr}
    1438:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
    143c:			; <UNDEFINED> instruction: 0xf04f9201
    1440:	ldrmi	r0, [sl], -r0, lsl #4
    1444:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    1448:	strbtmi	fp, [r9], -r0, lsl #3
    144c:			; <UNDEFINED> instruction: 0xf7ff4604
    1450:	blmi	4fc520 <__cxa_finalize@plt+0x4fb614>
    1454:	tstcs	r1, r0, lsl #20
    1458:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    145c:	ldcl	7, cr15, [r8], {255}	; 0xff
    1460:	addmi	r9, r3, #0, 22
    1464:	strtmi	sp, [r0], -lr, lsl #16
    1468:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    146c:	blmi	293ca8 <__cxa_finalize@plt+0x292d9c>
    1470:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1474:	blls	5b4e4 <__cxa_finalize@plt+0x5a5d8>
    1478:			; <UNDEFINED> instruction: 0xf04f405a
    147c:	mrsle	r0, LR_und
    1480:	ldclt	0, cr11, [r0, #-12]!
    1484:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    1488:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    148c:			; <UNDEFINED> instruction: 0xf7ffe7eb
    1490:	svclt	0x0000ecd8
    1494:	andeq	r1, r1, r6, asr #21
    1498:	strdeq	r0, [r0], -r4
    149c:	andeq	r1, r1, r0, asr #21
    14a0:	strdeq	r0, [r0], -r8
    14a4:	andeq	r1, r1, r8, lsl #21
    14a8:	andeq	r0, r0, sl, lsl #20
    14ac:	ldrbmi	lr, [r0, sp, lsr #18]!
    14b0:	addlt	r4, r4, r5, lsl #12
    14b4:	strmi	r2, [lr], -r0
    14b8:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    14bc:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx4
    14c0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    14c4:			; <UNDEFINED> instruction: 0x463049d8
    14c8:			; <UNDEFINED> instruction: 0xf7ff4479
    14cc:	pkhbtmi	lr, r0, sl, lsl #26
    14d0:			; <UNDEFINED> instruction: 0xf0002800
    14d4:	ldmibmi	r5, {r0, r6, r7, pc}^
    14d8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    14dc:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    14e0:	stmdacs	r0, {r7, r9, sl, lr}
    14e4:	cmnhi	r1, r0	; <UNPREDICTABLE>
    14e8:			; <UNDEFINED> instruction: 0x463049d1
    14ec:			; <UNDEFINED> instruction: 0xf7ff4479
    14f0:	strmi	lr, [r0], r8, lsl #26
    14f4:			; <UNDEFINED> instruction: 0xf0002800
    14f8:	stmibmi	lr, {r0, r2, r3, r4, r5, r6, r8, pc}^
    14fc:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1500:	ldcl	7, cr15, [lr], #1020	; 0x3fc
    1504:	stmdacs	r0, {r7, r9, sl, lr}
    1508:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    150c:	ldrtmi	r4, [r0], -sl, asr #19
    1510:			; <UNDEFINED> instruction: 0xf7ff4479
    1514:	andcs	lr, r5, #62976	; 0xf600
    1518:	stmdacs	r0, {r7, r9, sl, lr}
    151c:	sbchi	pc, ip, r0, asr #32
    1520:	ldrbtmi	r4, [r9], #-2502	; 0xfffff63a
    1524:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1528:	andcs	r4, r5, #3227648	; 0x314000
    152c:	sxtab16mi	r4, r1, r9, ror #8
    1530:			; <UNDEFINED> instruction: 0xf7ff4640
    1534:	stmibmi	r3, {r1, r3, r4, sl, fp, sp, lr, pc}^
    1538:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    153c:	strbmi	r4, [r0], -r7, lsl #12
    1540:	ldc	7, cr15, [r2], {255}	; 0xff
    1544:	stmiami	r0, {r0, r9, sl, lr}^
    1548:			; <UNDEFINED> instruction: 0xf7ff4478
    154c:	pkhbtmi	lr, r0, sl, lsl #24
    1550:	andcs	r4, r5, #3112960	; 0x2f8000
    1554:	ldrbtmi	r2, [r9], #-0
    1558:	stc	7, cr15, [r6], {255}	; 0xff
    155c:			; <UNDEFINED> instruction: 0xf1b84601
    1560:			; <UNDEFINED> instruction: 0xf0000f00
    1564:			; <UNDEFINED> instruction: 0xf897808d
    1568:			; <UNDEFINED> instruction: 0xf1baa000
    156c:			; <UNDEFINED> instruction: 0xf0000f00
    1570:	blmi	fede194c <__cxa_finalize@plt+0xfede0a40>
    1574:	strtmi	r4, [r0], -r2, asr #12
    1578:	stmdbvc	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    157c:			; <UNDEFINED> instruction: 0x9600447b
    1580:	ldc	7, cr15, [r8], #1020	; 0x3fc
    1584:	andcs	r4, r5, #2932736	; 0x2cc000
    1588:	ldrbtmi	r2, [r9], #-0
    158c:	bl	ffb3f590 <__cxa_finalize@plt+0xffb3e684>
    1590:	strtmi	r4, [r0], -r1, lsl #12
    1594:	stc	7, cr15, [r2], #1020	; 0x3fc
    1598:	andcs	r4, r5, #2867200	; 0x2bc000
    159c:	andcs	r4, r0, r9, ror r4
    15a0:	bl	ff8bf5a4 <__cxa_finalize@plt+0xff8be698>
    15a4:	strtmi	r4, [r0], -r1, lsl #12
    15a8:	ldc	7, cr15, [r8], {255}	; 0xff
    15ac:	andcs	r4, r5, #2801664	; 0x2ac000
    15b0:	ldrbtmi	r2, [r9], #-0
    15b4:	bl	ff63f5b8 <__cxa_finalize@plt+0xff63e6ac>
    15b8:	ldrtmi	r4, [r8], -r1, lsl #12
    15bc:	ldc	7, cr15, [ip], {255}	; 0xff
    15c0:	stmibmi	r7!, {r3, r6, r8, ip, sp, pc}
    15c4:	andcs	r2, r0, r5, lsl #4
    15c8:			; <UNDEFINED> instruction: 0xf7ff4479
    15cc:	strmi	lr, [r1], -lr, asr #23
    15d0:			; <UNDEFINED> instruction: 0xf7ff4620
    15d4:	stmibmi	r3!, {r2, r7, sl, fp, sp, lr, pc}
    15d8:	andcs	r2, r0, r5, lsl #4
    15dc:			; <UNDEFINED> instruction: 0xf7ff4479
    15e0:	strmi	lr, [r1], -r4, asr #23
    15e4:			; <UNDEFINED> instruction: 0xf7ff4638
    15e8:	orrlt	lr, r0, r8, lsl #24
    15ec:			; <UNDEFINED> instruction: 0x4630499e
    15f0:			; <UNDEFINED> instruction: 0xf7ff4479
    15f4:	andcs	lr, r5, #34304	; 0x8600
    15f8:			; <UNDEFINED> instruction: 0xf0402800
    15fc:	ldmibmi	fp, {r1, r2, r6, r7, pc}
    1600:			; <UNDEFINED> instruction: 0xf7ff4479
    1604:			; <UNDEFINED> instruction: 0x4601ebb2
    1608:			; <UNDEFINED> instruction: 0xf7ff4620
    160c:	ldmibmi	r8, {r3, r5, r6, sl, fp, sp, lr, pc}
    1610:	andcs	r2, r0, r5, lsl #4
    1614:			; <UNDEFINED> instruction: 0xf7ff4479
    1618:	strmi	lr, [r1], -r8, lsr #23
    161c:			; <UNDEFINED> instruction: 0xf7ff4638
    1620:	andcs	lr, r5, #236, 22	; 0x3b000
    1624:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1628:	adcshi	pc, r9, r0
    162c:	mulcs	r0, r1, r9
    1630:			; <UNDEFINED> instruction: 0xf7ff4479
    1634:			; <UNDEFINED> instruction: 0x4601eb9a
    1638:			; <UNDEFINED> instruction: 0xf7ff4620
    163c:	stmibmi	lr, {r4, r6, sl, fp, sp, lr, pc}
    1640:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1644:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1648:	stccs	8, cr6, [r0, #-132]	; 0xffffff7c
    164c:	stmmi	fp, {r0, r2, r3, r6, r8, ip, lr, pc}
    1650:			; <UNDEFINED> instruction: 0xf7ff4478
    1654:	sub	lr, ip, r0, ror #22
    1658:	andcs	r4, r5, #2244608	; 0x224000
    165c:			; <UNDEFINED> instruction: 0xf7ff4479
    1660:	stmibmi	r8, {r2, r7, r8, r9, fp, sp, lr, pc}
    1664:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1668:	strbmi	r4, [r0], -r1, lsl #13
    166c:	bl	1f3f670 <__cxa_finalize@plt+0x1f3e764>
    1670:	andcs	r4, r5, #2179072	; 0x214000
    1674:			; <UNDEFINED> instruction: 0x46074479
    1678:			; <UNDEFINED> instruction: 0xf7ff4640
    167c:			; <UNDEFINED> instruction: 0x4601eb76
    1680:	mulge	r0, r7, r8
    1684:	svceq	0x0000f1ba
    1688:	blmi	fe03578c <__cxa_finalize@plt+0xfe034880>
    168c:			; <UNDEFINED> instruction: 0xf8cd4620
    1690:			; <UNDEFINED> instruction: 0xf04f9008
    1694:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
    1698:	strls	r9, [r0], -r1, lsl #14
    169c:			; <UNDEFINED> instruction: 0xf7ff461a
    16a0:	ldmdbmi	fp!, {r1, r3, r5, sl, fp, sp, lr, pc}^
    16a4:	strbmi	r2, [r0], -r5, lsl #4
    16a8:			; <UNDEFINED> instruction: 0xf7ff4479
    16ac:			; <UNDEFINED> instruction: 0x4601eb5e
    16b0:			; <UNDEFINED> instruction: 0xf7ff4620
    16b4:			; <UNDEFINED> instruction: 0xe779ec14
    16b8:	andcs	r4, r0, r6, ror r9
    16bc:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    16c0:	bl	14bf6c4 <__cxa_finalize@plt+0x14be7b8>
    16c4:			; <UNDEFINED> instruction: 0x46014632
    16c8:			; <UNDEFINED> instruction: 0xf7ff4620
    16cc:	ldmdbmi	r2!, {r1, r3, r5, r8, r9, fp, sp, lr, pc}^
    16d0:	andcs	r2, r0, r5, lsl #4
    16d4:	sxtab16mi	r4, r0, r9, ror #8
    16d8:	bl	11bf6dc <__cxa_finalize@plt+0x11be7d0>
    16dc:	strtmi	r4, [r0], -r1, lsl #12
    16e0:	bl	fff3f6e4 <__cxa_finalize@plt+0xfff3e7d8>
    16e4:	stccs	8, cr6, [r0, #-132]	; 0xffffff7c
    16e8:	stmdami	ip!, {r0, r4, r5, r7, ip, lr, pc}^
    16ec:			; <UNDEFINED> instruction: 0xf7ff4478
    16f0:	strbmi	lr, [r0], -r0, lsl #22
    16f4:	b	ff4bf6f8 <__cxa_finalize@plt+0xff4be7ec>
    16f8:	tstcs	r1, r0, lsr #12
    16fc:	bl	133f700 <__cxa_finalize@plt+0x133e7f4>
    1700:	andeq	pc, r1, r5, lsl #1
    1704:	pop	{r2, ip, sp, pc}
    1708:	blmi	19636d0 <__cxa_finalize@plt+0x19627c4>
    170c:			; <UNDEFINED> instruction: 0xf8cd4620
    1710:	ldrbmi	r9, [r0], r8
    1714:			; <UNDEFINED> instruction: 0x9600447b
    1718:	ldrmi	r9, [sl], -r1, lsl #6
    171c:	bl	ffabf720 <__cxa_finalize@plt+0xffabe814>
    1720:	andcs	r4, r5, #96, 18	; 0x180000
    1724:			; <UNDEFINED> instruction: 0xe73a4479
    1728:	andcs	r4, r5, #1556480	; 0x17c000
    172c:			; <UNDEFINED> instruction: 0xf7ff4479
    1730:	ldmdbmi	lr, {r2, r3, r4, r8, r9, fp, sp, lr, pc}^
    1734:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1738:	strbmi	r4, [r0], -r1, lsl #13
    173c:	bl	53f740 <__cxa_finalize@plt+0x53e834>
    1740:	andcs	r4, r5, #1490944	; 0x16c000
    1744:			; <UNDEFINED> instruction: 0x46074479
    1748:			; <UNDEFINED> instruction: 0xf7ff4640
    174c:	strmi	lr, [r1], -lr, lsl #22
    1750:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    1754:	bl	53f758 <__cxa_finalize@plt+0x53e84c>
    1758:	ldrbt	r4, [r9], r0, lsl #13
    175c:			; <UNDEFINED> instruction: 0x46424b56
    1760:			; <UNDEFINED> instruction: 0xf8cd4620
    1764:	ldrbtmi	r9, [fp], #-8
    1768:	blmi	1526374 <__cxa_finalize@plt+0x1525468>
    176c:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    1770:	bl	ff03f774 <__cxa_finalize@plt+0xff03e868>
    1774:			; <UNDEFINED> instruction: 0x46504952
    1778:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    177c:	b	ffd3f780 <__cxa_finalize@plt+0xffd3e874>
    1780:	strtmi	r4, [r0], -r1, lsl #12
    1784:	bl	feabf788 <__cxa_finalize@plt+0xfeabe87c>
    1788:	stmdbmi	lr, {r1, r2, r8, r9, sl, sp, lr, pc}^
    178c:	ldrbtmi	r2, [r9], #-0
    1790:	b	ffabf794 <__cxa_finalize@plt+0xffabe888>
    1794:	strtmi	r4, [r0], -r1, lsl #12
    1798:	bl	fe83f79c <__cxa_finalize@plt+0xfe83e890>
    179c:	stmdbmi	sl, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
    17a0:			; <UNDEFINED> instruction: 0xf7ff4479
    17a4:	strmi	lr, [r1], -r2, ror #21
    17a8:			; <UNDEFINED> instruction: 0xf7ff4638
    17ac:	stmdacs	r0, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    17b0:	svcge	0x0045f43f
    17b4:	ldrtmi	r4, [r0], -r5, asr #18
    17b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    17bc:	b	ff53f7c0 <__cxa_finalize@plt+0xff53e8b4>
    17c0:	strtmi	r4, [r0], -r1, lsl #12
    17c4:	bl	fe2bf7c8 <__cxa_finalize@plt+0xfe2be8bc>
    17c8:	stmdbmi	r1, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
    17cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    17d0:	b	ff2bf7d4 <__cxa_finalize@plt+0xff2be8c8>
    17d4:	andcs	r4, r5, #1032192	; 0xfc000
    17d8:	sxtab16mi	r4, r1, r9, ror #8
    17dc:			; <UNDEFINED> instruction: 0xf7ff4640
    17e0:	ldmdbmi	sp!, {r2, r6, r7, r9, fp, sp, lr, pc}
    17e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    17e8:	strbmi	r4, [r0], -r7, lsl #12
    17ec:	b	fef3f7f0 <__cxa_finalize@plt+0xfef3e8e4>
    17f0:	strb	r4, [r5, -r1, lsl #12]
    17f4:	andcs	r4, r5, #933888	; 0xe4000
    17f8:			; <UNDEFINED> instruction: 0xf7ff4479
    17fc:	ldmdbmi	r8!, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    1800:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1804:	strbmi	r4, [r0], -r1, lsl #13
    1808:	b	febbf80c <__cxa_finalize@plt+0xfebbe900>
    180c:	andcs	r4, r5, #868352	; 0xd4000
    1810:			; <UNDEFINED> instruction: 0x46074479
    1814:			; <UNDEFINED> instruction: 0xf7ff4640
    1818:	strmi	lr, [r1], -r8, lsr #21
    181c:	ldrbtmi	r4, [r8], #-2098	; 0xfffff7ce
    1820:	b	febbf824 <__cxa_finalize@plt+0xfebbe918>
    1824:	ldr	r4, [r3], r0, lsl #13
    1828:	ldrdeq	r0, [r0], -r8
    182c:	andeq	r0, r0, sl, lsl #20
    1830:	andeq	r0, r0, r0, asr #20
    1834:	ldrdeq	r0, [r0], -r2
    1838:	andeq	r0, r0, r0, lsl #23
    183c:	andeq	r0, r0, r6, ror fp
    1840:	muleq	r0, r0, fp
    1844:	andeq	r0, r0, lr, ror sl
    1848:	andeq	r0, r0, r8, ror sl
    184c:	andeq	r0, r0, sl, ror #18
    1850:	strdeq	r0, [r0], -r8
    1854:	andeq	r0, r0, r2, lsr lr
    1858:			; <UNDEFINED> instruction: 0x00000cbc
    185c:	andeq	r0, r0, r2, lsl #18
    1860:			; <UNDEFINED> instruction: 0x00000cbc
    1864:	andeq	r0, r0, r8, asr #18
    1868:	strdeq	r0, [r0], -r4
    186c:			; <UNDEFINED> instruction: 0x00000cb4
    1870:	andeq	r0, r0, r8, lsr sp
    1874:	andeq	r0, r0, r4, lsr #26
    1878:	andeq	r0, r0, sl, asr #26
    187c:	ldrdeq	r0, [r0], -r4
    1880:	andeq	r0, r0, ip, asr #16
    1884:	andeq	r0, r0, lr, asr #16
    1888:	andeq	r0, r0, ip, asr #16
    188c:			; <UNDEFINED> instruction: 0x00000bbe
    1890:	andeq	r0, r0, r4, lsl sp
    1894:	andeq	r0, r0, sl, lsl #20
    1898:	andeq	r0, r0, ip, lsl #20
    189c:	andeq	r0, r0, ip, asr #25
    18a0:	andeq	r0, r0, r0, asr #22
    18a4:	muleq	r0, r8, ip
    18a8:	andeq	r0, r0, ip, lsr #17
    18ac:	andeq	r0, r0, r6, ror r8
    18b0:	andeq	r0, r0, r4, ror r8
    18b4:	andeq	r0, r0, lr, ror #16
    18b8:	andeq	r0, r0, lr, ror #21
    18bc:	andeq	r0, r0, r6, lsl #14
    18c0:	andeq	r0, r0, r2, asr #24
    18c4:	andeq	r0, r0, lr, asr fp
    18c8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    18cc:	ldrdeq	r0, [r0], -lr
    18d0:	andeq	r0, r0, r2, lsr #14
    18d4:	andeq	r0, r0, ip, asr #14
    18d8:	ldrdeq	r0, [r0], -sl
    18dc:	andeq	r0, r0, ip, lsr r7
    18e0:	andeq	r0, r0, sl, lsr #15
    18e4:	andeq	r0, r0, r8, lsr #15
    18e8:	andeq	r0, r0, r2, lsr #15
    18ec:			; <UNDEFINED> instruction: 0x4604b538
    18f0:	strmi	r2, [sp], -r1
    18f4:	b	fe63f8f8 <__cxa_finalize@plt+0xfe63e9ec>
    18f8:	andcs	fp, r0, #152, 2	; 0x26
    18fc:	ldrmi	r4, [r1], -r0, lsr #12
    1900:	b	18bf904 <__cxa_finalize@plt+0x18be9f8>
    1904:	eorvs	r2, r8, r0, lsl #16
    1908:	andcs	sp, r0, #11264	; 0x2c00
    190c:			; <UNDEFINED> instruction: 0xf7ff2101
    1910:			; <UNDEFINED> instruction: 0x4604eada
    1914:			; <UNDEFINED> instruction: 0xf7ffb140
    1918:	stmdacs	r3, {r1, r2, r4, r9, fp, sp, lr, pc}
    191c:	strtmi	sp, [r0], -r4, lsl #2
    1920:	strcs	fp, [r0], #-3384	; 0xfffff2c8
    1924:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    1928:	tstcs	r0, r8, lsr #16
    192c:			; <UNDEFINED> instruction: 0xf7ff2400
    1930:			; <UNDEFINED> instruction: 0xf04fea46
    1934:			; <UNDEFINED> instruction: 0x462033ff
    1938:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
    193c:	mvnsmi	lr, #737280	; 0xb4000
    1940:	bmi	ad338c <__cxa_finalize@plt+0xad2480>
    1944:	blmi	aedb68 <__cxa_finalize@plt+0xaecc5c>
    1948:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
    194c:	pkhbtmi	r2, r8, lr
    1950:	ldmpl	r3, {sl, sp}^
    1954:	movwls	r6, #22555	; 0x581b
    1958:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    195c:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1960:	strtmi	r6, [r3], -lr, lsr #16
    1964:	ldrtmi	r6, [r9], -pc, ror #16
    1968:	ldrtmi	r4, [r0], -r2, lsl #12
    196c:			; <UNDEFINED> instruction: 0xf9aaf000
    1970:	ldrdne	pc, [r0], -r8
    1974:			; <UNDEFINED> instruction: 0xf8cd4620
    1978:	bne	feda5980 <__cxa_finalize@plt+0xfeda4a74>
    197c:	bl	19d29c8 <__cxa_finalize@plt+0x19d1abc>
    1980:	ldrmi	r0, [r5], -r3, lsl #6
    1984:	andcs	r9, r1, #201326592	; 0xc000000
    1988:	strls	r2, [r2], -r2, lsl #6
    198c:	b	14bf990 <__cxa_finalize@plt+0x14bea84>
    1990:	eorle	r1, r5, r3, asr #24
    1994:	ldrdne	pc, [r0], -r8
    1998:	strls	r4, [r4], #-1064	; 0xfffffbd8
    199c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19a0:	strmi	sl, [r5], -r4, lsl #18
    19a4:	b	193f9a8 <__cxa_finalize@plt+0x193ea9c>
    19a8:	strtmi	r4, [r8], -r4, lsl #12
    19ac:	b	16bf9b0 <__cxa_finalize@plt+0x16beaa4>
    19b0:	teqlt	fp, r4, lsl #22
    19b4:	ldmvs	r9, {r4, fp, lr}
    19b8:			; <UNDEFINED> instruction: 0xf7ff4478
    19bc:	stmdals	r4, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    19c0:	b	1bbf9c4 <__cxa_finalize@plt+0x1bbeab8>
    19c4:	blmi	2d4200 <__cxa_finalize@plt+0x2d32f4>
    19c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    19cc:	blls	15ba3c <__cxa_finalize@plt+0x15ab30>
    19d0:			; <UNDEFINED> instruction: 0xf04f405a
    19d4:	mrsle	r0, (UNDEF: 56)
    19d8:	andlt	r4, r7, r0, lsr #12
    19dc:	mvnshi	lr, #12386304	; 0xbd0000
    19e0:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    19e4:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19e8:			; <UNDEFINED> instruction: 0xf7ffe7ec
    19ec:	svclt	0x0000ea2a
    19f0:	andeq	r1, r1, lr, lsr #11
    19f4:	strdeq	r0, [r0], -r4
    19f8:	andeq	r0, r0, ip, ror #20
    19fc:	andeq	r1, r1, r0, lsr r5
    1a00:	andeq	r0, r0, r6, ror #19
    1a04:			; <UNDEFINED> instruction: 0x4614b570
    1a08:	addlt	r6, r4, r3, asr r8
    1a0c:	strmi	r4, [sp], -r6, lsl #12
    1a10:	ldrmi	fp, [r9], -r3, lsr #2
    1a14:			; <UNDEFINED> instruction: 0xf7ff4628
    1a18:	ldmiblt	r0!, {r2, r4, r5, r6, r9, fp, sp, lr, pc}^
    1a1c:	stmdavs	r2!, {r0, r8, r9, sp}
    1a20:			; <UNDEFINED> instruction: 0xf1066123
    1a24:			; <UNDEFINED> instruction: 0xf1060120
    1a28:			; <UNDEFINED> instruction: 0xf7ff0018
    1a2c:	stmdavs	r3!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    1a30:	stfmid	f3, [fp, #-44]	; 0xffffffd4
    1a34:	stmiavs	r6!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1a38:	stmdbmi	sl, {r1, r3, r5, r9, sl, lr}
    1a3c:	ldrbtmi	r6, [r9], #-2211	; 0xfffff75d
    1a40:	andls	r9, r3, r0, lsl #12
    1a44:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1a48:			; <UNDEFINED> instruction: 0xf7ff9803
    1a4c:	stmdavs	r0!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}^
    1a50:			; <UNDEFINED> instruction: 0xf080fab0
    1a54:	andlt	r0, r4, r0, asr #18
    1a58:	andcs	fp, r1, r0, ror sp
    1a5c:	ldcllt	0, cr11, [r0, #-16]!
    1a60:	andeq	r0, r0, r0, lsr #16
    1a64:	andeq	r0, r0, r6, lsr #19
    1a68:			; <UNDEFINED> instruction: 0x4614b538
    1a6c:			; <UNDEFINED> instruction: 0x46056853
    1a70:	strmi	fp, [r8], -r3, lsr #2
    1a74:			; <UNDEFINED> instruction: 0xf7ff4619
    1a78:	stmiblt	r0!, {r2, r6, r9, fp, sp, lr, pc}
    1a7c:	stmdavs	r2!, {r0, r8, r9, sp}
    1a80:			; <UNDEFINED> instruction: 0xf1056123
    1a84:			; <UNDEFINED> instruction: 0xf1050120
    1a88:			; <UNDEFINED> instruction: 0xf7ff0018
    1a8c:	stmiavs	r1!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1a90:			; <UNDEFINED> instruction: 0xf7ff4605
    1a94:	strtmi	pc, [r8], -r9, asr #25
    1a98:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a9c:	blx	fec1bc24 <__cxa_finalize@plt+0xfec1ad18>
    1aa0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    1aa4:	andcs	fp, r1, r8, lsr sp
    1aa8:	svclt	0x0000bd38
    1aac:	blmi	6d431c <__cxa_finalize@plt+0x6d3410>
    1ab0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    1ab4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1ab8:	strbtmi	r4, [r9], -r5, lsl #12
    1abc:	movwls	r6, #6171	; 0x181b
    1ac0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ac4:			; <UNDEFINED> instruction: 0xff12f7ff
    1ac8:	ldmdbmi	r5, {r3, r4, r5, r7, r8, ip, sp, pc}
    1acc:	andcs	r4, r0, #4, 12	; 0x400000
    1ad0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ad4:	strtmi	pc, [r0], -r5, ror #22
    1ad8:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1adc:			; <UNDEFINED> instruction: 0xf7ff9800
    1ae0:	bmi	43c130 <__cxa_finalize@plt+0x43b224>
    1ae4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    1ae8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1aec:	subsmi	r9, sl, r1, lsl #22
    1af0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1af4:	andlt	sp, r3, lr, lsl #2
    1af8:			; <UNDEFINED> instruction: 0x4628bd30
    1afc:	blx	feb3fb02 <__cxa_finalize@plt+0xfeb3ebf6>
    1b00:			; <UNDEFINED> instruction: 0xf7ffb110
    1b04:	strb	lr, [ip, lr, ror #18]!
    1b08:	strtmi	r4, [r9], -r7, lsl #16
    1b0c:			; <UNDEFINED> instruction: 0xf7ff4478
    1b10:	strb	lr, [r6, r2, lsl #18]!
    1b14:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b18:	andeq	r1, r1, r8, asr #8
    1b1c:	strdeq	r0, [r0], -r4
    1b20:			; <UNDEFINED> instruction: 0xfffff7e9
    1b24:	andeq	r1, r1, r2, lsl r4
    1b28:	ldrdeq	r0, [r0], -ip
    1b2c:	mvnsmi	lr, sp, lsr #18
    1b30:	bmi	b9338c <__cxa_finalize@plt+0xb92480>
    1b34:	blmi	b9359c <__cxa_finalize@plt+0xb92690>
    1b38:	ldrbtmi	fp, [sl], #-138	; 0xffffff76
    1b3c:	stmdbge	r3, {r1, r2, r3, r9, sl, lr}
    1b40:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
    1b44:	movwls	r6, #38939	; 0x981b
    1b48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b4c:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1b50:	blls	ee8f8 <__cxa_finalize@plt+0xed9ec>
    1b54:	teqlt	sp, #4, 12	; 0x400000
    1b58:	bge	113ff8 <__cxa_finalize@plt+0x1130ec>
    1b5c:	movwls	r4, #17952	; 0x4620
    1b60:	movwcs	r4, #1145	; 0x479
    1b64:	strvs	lr, [r5, #-2509]	; 0xfffff633
    1b68:			; <UNDEFINED> instruction: 0xf8cd9308
    1b6c:			; <UNDEFINED> instruction: 0xf7ff801c
    1b70:	blls	2407d4 <__cxa_finalize@plt+0x23f8c8>
    1b74:			; <UNDEFINED> instruction: 0x4620b193
    1b78:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b7c:			; <UNDEFINED> instruction: 0xf7ff9803
    1b80:	bmi	77c090 <__cxa_finalize@plt+0x77b184>
    1b84:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    1b88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1b8c:	subsmi	r9, sl, r9, lsl #22
    1b90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b94:	andlt	sp, sl, r8, lsr #2
    1b98:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1b9c:			; <UNDEFINED> instruction: 0x46314817
    1ba0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ba4:			; <UNDEFINED> instruction: 0xe7e6e8b8
    1ba8:	ldrbtmi	r4, [sp], #-3349	; 0xfffff2eb
    1bac:			; <UNDEFINED> instruction: 0x4638e7d4
    1bb0:	blx	14bfbb6 <__cxa_finalize@plt+0x14becaa>
    1bb4:	orrlt	r4, r8, r4, lsl #12
    1bb8:	bmi	4ae174 <__cxa_finalize@plt+0x4ad268>
    1bbc:	ldmdbmi	r2, {r5, r9, sl, lr}
    1bc0:	ldrbtmi	r4, [sl], #-1579	; 0xfffff9d5
    1bc4:	andhi	pc, r0, sp, asr #17
    1bc8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bcc:	strtmi	pc, [r0], -r1, lsl #23
    1bd0:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bd4:	stcmi	7, cr14, [sp, #-852]	; 0xfffffcac
    1bd8:			; <UNDEFINED> instruction: 0xe7ee447d
    1bdc:	ldrtmi	r4, [r9], -ip, lsl #16
    1be0:			; <UNDEFINED> instruction: 0xf7ff4478
    1be4:	bfi	lr, r8, (invalid: 17:12)
    1be8:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bec:			; <UNDEFINED> instruction: 0x000113be
    1bf0:	strdeq	r0, [r0], -r4
    1bf4:			; <UNDEFINED> instruction: 0xfffffea1
    1bf8:	andeq	r1, r1, r2, ror r3
    1bfc:	andeq	r0, r0, r8, ror #16
    1c00:	andeq	r0, r0, sl, lsr #13
    1c04:	muleq	r0, r2, r6
    1c08:	andeq	r0, r0, ip, lsl r8
    1c0c:	andeq	r0, r0, ip, ror r6
    1c10:	andeq	r0, r0, r8, lsl #16
    1c14:			; <UNDEFINED> instruction: 0x4616b5f0
    1c18:	addlt	r4, r9, r4, lsr #20
    1c1c:	strmi	r4, [pc], -r4, lsr #22
    1c20:	stmdbge	r1, {r1, r3, r4, r5, r6, sl, lr}
    1c24:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    1c28:	movwls	r6, #30747	; 0x781b
    1c2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c30:	mrc2	7, 2, pc, cr12, cr15, {7}
    1c34:	stmdbls	r1, {r3, r5, r8, r9, ip, sp, pc}
    1c38:	movwcs	sl, #2562	; 0xa02
    1c3c:	movwls	r4, #26116	; 0x6604
    1c40:	ldmdbmi	ip, {r1, r8, ip, pc}
    1c44:	strvc	lr, [r3], -sp, asr #19
    1c48:			; <UNDEFINED> instruction: 0xf7ff4479
    1c4c:	blls	1c06f8 <__cxa_finalize@plt+0x1bf7ec>
    1c50:	strtmi	fp, [r0], -fp, lsl #3
    1c54:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c58:			; <UNDEFINED> instruction: 0xf7ff9801
    1c5c:	bmi	5bbfb4 <__cxa_finalize@plt+0x5bb0a8>
    1c60:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    1c64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c68:	subsmi	r9, sl, r7, lsl #22
    1c6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c70:	andlt	sp, r9, r9, lsl r1
    1c74:	ldmdami	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1c78:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    1c7c:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c80:	strtmi	lr, [r8], -r7, ror #15
    1c84:	blx	ffa3fc88 <__cxa_finalize@plt+0xffa3ed7c>
    1c88:	teqlt	r0, r4, lsl #12
    1c8c:			; <UNDEFINED> instruction: 0xf7ff4631
    1c90:	strtmi	pc, [r0], -fp, asr #23
    1c94:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c98:	stmdami	r9, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1c9c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1ca0:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ca4:			; <UNDEFINED> instruction: 0xf7ffe7db
    1ca8:	svclt	0x0000e8cc
    1cac:	ldrdeq	r1, [r1], -r8
    1cb0:	strdeq	r0, [r0], -r4
    1cb4:			; <UNDEFINED> instruction: 0xfffffe1d
    1cb8:	muleq	r1, r6, r2
    1cbc:	andeq	r0, r0, lr, lsl #15
    1cc0:	andeq	r0, r0, sl, asr #14
    1cc4:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    1cc8:	svclt	0x00082900
    1ccc:	svclt	0x001c2800
    1cd0:	mvnscc	pc, pc, asr #32
    1cd4:	rscscc	pc, pc, pc, asr #32
    1cd8:	stmdalt	ip, {ip, sp, lr, pc}
    1cdc:	stfeqd	f7, [r8], {173}	; 0xad
    1ce0:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    1ce4:			; <UNDEFINED> instruction: 0xf80cf000
    1ce8:	ldrd	pc, [r4], -sp
    1cec:	movwcs	lr, #10717	; 0x29dd
    1cf0:	ldrbmi	fp, [r0, -r4]!
    1cf4:			; <UNDEFINED> instruction: 0xf04fb502
    1cf8:			; <UNDEFINED> instruction: 0xf7ff0008
    1cfc:	stclt	8, cr14, [r2, #-432]	; 0xfffffe50
    1d00:	svclt	0x00084299
    1d04:	push	{r4, r7, r9, lr}
    1d08:			; <UNDEFINED> instruction: 0x46044ff0
    1d0c:	andcs	fp, r0, r8, lsr pc
    1d10:			; <UNDEFINED> instruction: 0xf8dd460d
    1d14:	svclt	0x0038c024
    1d18:	cmnle	fp, #1048576	; 0x100000
    1d1c:			; <UNDEFINED> instruction: 0x46994690
    1d20:			; <UNDEFINED> instruction: 0xf283fab3
    1d24:	rsbsle	r2, r0, r0, lsl #22
    1d28:			; <UNDEFINED> instruction: 0xf385fab5
    1d2c:	rsble	r2, r8, r0, lsl #26
    1d30:			; <UNDEFINED> instruction: 0xf1a21ad2
    1d34:	blx	2455bc <__cxa_finalize@plt+0x2446b0>
    1d38:	blx	240948 <__cxa_finalize@plt+0x23fa3c>
    1d3c:			; <UNDEFINED> instruction: 0xf1c2f30e
    1d40:	b	12c39c8 <__cxa_finalize@plt+0x12c2abc>
    1d44:	blx	a04958 <__cxa_finalize@plt+0xa03a4c>
    1d48:	b	12fe96c <__cxa_finalize@plt+0x12fda60>
    1d4c:	blx	204960 <__cxa_finalize@plt+0x203a54>
    1d50:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    1d54:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    1d58:	andcs	fp, r0, ip, lsr pc
    1d5c:	movwle	r4, #42497	; 0xa601
    1d60:	bl	fed09d6c <__cxa_finalize@plt+0xfed08e60>
    1d64:	blx	2d94 <__cxa_finalize@plt+0x1e88>
    1d68:	blx	83e1a8 <__cxa_finalize@plt+0x83d29c>
    1d6c:	bl	197e990 <__cxa_finalize@plt+0x197da84>
    1d70:	tstmi	r9, #46137344	; 0x2c00000
    1d74:	bcs	11fbc <__cxa_finalize@plt+0x110b0>
    1d78:	b	13f5e70 <__cxa_finalize@plt+0x13f4f64>
    1d7c:	b	13c3eec <__cxa_finalize@plt+0x13c2fe0>
    1d80:	b	12042f4 <__cxa_finalize@plt+0x12033e8>
    1d84:	ldrmi	r7, [r6], -fp, asr #17
    1d88:	bl	fed39dbc <__cxa_finalize@plt+0xfed38eb0>
    1d8c:	bl	19429b4 <__cxa_finalize@plt+0x1941aa8>
    1d90:	ldmne	fp, {r0, r3, r9, fp}^
    1d94:	beq	2bcac4 <__cxa_finalize@plt+0x2bbbb8>
    1d98:			; <UNDEFINED> instruction: 0xf14a1c5c
    1d9c:	cfsh32cc	mvfx0, mvfx1, #0
    1da0:	strbmi	sp, [sp, #-7]
    1da4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    1da8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    1dac:	adfccsz	f4, f1, #5.0
    1db0:	blx	176594 <__cxa_finalize@plt+0x175688>
    1db4:	blx	93f9d8 <__cxa_finalize@plt+0x93eacc>
    1db8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    1dbc:	vseleq.f32	s30, s28, s11
    1dc0:	blx	9481c8 <__cxa_finalize@plt+0x9472bc>
    1dc4:	b	10ffdd4 <__cxa_finalize@plt+0x10feec8>
    1dc8:			; <UNDEFINED> instruction: 0xf1a2040e
    1dcc:			; <UNDEFINED> instruction: 0xf1c20720
    1dd0:	blx	203658 <__cxa_finalize@plt+0x20274c>
    1dd4:	blx	13e9e4 <__cxa_finalize@plt+0x13dad8>
    1dd8:	blx	13f9fc <__cxa_finalize@plt+0x13eaf0>
    1ddc:	b	10fe5ec <__cxa_finalize@plt+0x10fd6e0>
    1de0:	blx	902a04 <__cxa_finalize@plt+0x901af8>
    1de4:	bl	117f604 <__cxa_finalize@plt+0x117e6f8>
    1de8:	teqmi	r3, #1073741824	; 0x40000000
    1dec:	strbmi	r1, [r5], -r0, lsl #21
    1df0:	tsteq	r3, r1, ror #22
    1df4:	svceq	0x0000f1bc
    1df8:	stmib	ip, {r0, ip, lr, pc}^
    1dfc:	pop	{r8, sl, lr}
    1e00:	blx	fed25dc8 <__cxa_finalize@plt+0xfed24ebc>
    1e04:	msrcc	CPSR_, #132, 6	; 0x10000002
    1e08:	blx	fee3bc58 <__cxa_finalize@plt+0xfee3ad4c>
    1e0c:	blx	fed7e834 <__cxa_finalize@plt+0xfed7d928>
    1e10:	eorcc	pc, r0, #335544322	; 0x14000002
    1e14:	orrle	r2, fp, r0, lsl #26
    1e18:	svclt	0x0000e7f3
    1e1c:	mvnsmi	lr, #737280	; 0xb4000
    1e20:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1e24:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1e28:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1e2c:	svc	0x0026f7fe
    1e30:	blne	1d9302c <__cxa_finalize@plt+0x1d92120>
    1e34:	strhle	r1, [sl], -r6
    1e38:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1e3c:	svccc	0x0004f855
    1e40:	strbmi	r3, [sl], -r1, lsl #8
    1e44:	ldrtmi	r4, [r8], -r1, asr #12
    1e48:	adcmi	r4, r6, #152, 14	; 0x2600000
    1e4c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1e50:	svclt	0x000083f8
    1e54:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    1e58:	andeq	r0, r1, r8, lsl #31
    1e5c:	svclt	0x00004770

Disassembly of section .fini:

00001e60 <.fini>:
    1e60:	push	{r3, lr}
    1e64:	pop	{r3, pc}
