# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-fast | FileCheck %s
# RUN: llc -mtriple=amdgcn -mcpu=fiji -run-pass=regbankselect %s -verify-machineinstrs -o - -regbankselect-greedy | FileCheck %s

---
name: insert_vector_elt_v4i32_s_s_s
legalized: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr4, $sgpr5

    ; CHECK-LABEL: name: insert_vector_elt_v4i32_s_s_s
    ; CHECK: liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr4, $sgpr5
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(i32) = COPY $sgpr4
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(i32) = COPY $sgpr5
    ; CHECK-NEXT: [[UV:%[0-9]+]]:sgpr(i32), [[UV1:%[0-9]+]]:sgpr(i32), [[UV2:%[0-9]+]]:sgpr(i32), [[UV3:%[0-9]+]]:sgpr(i32) = G_UNMERGE_VALUES [[COPY]](<4 x i32>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:sgpr(i32) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:sgpr(i32) = G_SELECT [[ICMP]](i32), [[COPY1]], [[UV]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:sgpr(i32) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:sgpr(i32) = G_SELECT [[ICMP1]](i32), [[COPY1]], [[UV1]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:sgpr(i32) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:sgpr(i32) = G_SELECT [[ICMP2]](i32), [[COPY1]], [[UV2]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:sgpr(i32) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:sgpr(i32) = G_SELECT [[ICMP3]](i32), [[COPY1]], [[UV3]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:sgpr(<4 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32)
    ; CHECK-NEXT: $sgpr0_sgpr1_sgpr2_sgpr3 = COPY [[BUILD_VECTOR]](<4 x i32>)
    %0:_(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    %1:_(i32) = COPY $sgpr4
    %2:_(i32) = COPY $sgpr5
    %3:_(<4 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    $sgpr0_sgpr1_sgpr2_sgpr3 = COPY %3(<4 x i32>)
...

---
name: insert_vector_elt_v4i32_v_s_s
legalized: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $sgpr0, $sgpr1

    ; CHECK-LABEL: name: insert_vector_elt_v4i32_v_s_s
    ; CHECK: liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $sgpr0, $sgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<4 x i32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(i32) = COPY $sgpr0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(i32) = COPY $sgpr1
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[COPY2]](i32)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32), [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](<4 x i32>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY3]](i32), [[C]]
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY4]], [[UV]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY3]](i32), [[C1]]
    ; CHECK-NEXT: [[COPY5:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY5]], [[UV1]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY3]](i32), [[C2]]
    ; CHECK-NEXT: [[COPY6:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY6]], [[UV2]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY3]](i32), [[C3]]
    ; CHECK-NEXT: [[COPY7:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY7]], [[UV3]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<4 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<4 x i32>)
    %0:_(<4 x i32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    %1:_(i32) = COPY $sgpr0
    %2:_(i32) = COPY $sgpr1
    %3:_(<4 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3(<4 x i32>)
...

---
name: insert_vector_elt_v4i32_s_v_s
legalized: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $vgpr0, $sgpr4

    ; CHECK-LABEL: name: insert_vector_elt_v4i32_s_v_s
    ; CHECK: liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $vgpr0, $sgpr4
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(i32) = COPY $sgpr4
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<4 x i32>) = COPY [[COPY]](<4 x i32>)
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(i32) = COPY [[COPY2]](i32)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32), [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY3]](<4 x i32>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY4]](i32), [[C]]
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY1]], [[UV]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY4]](i32), [[C1]]
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY1]], [[UV1]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY4]](i32), [[C2]]
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY1]], [[UV2]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY4]](i32), [[C3]]
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY1]], [[UV3]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<4 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<4 x i32>)
    %0:_(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    %1:_(i32) = COPY $vgpr0
    %2:_(i32) = COPY $sgpr4
    %3:_(<4 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3(<4 x i32>)
...

---
name: insert_vector_elt_v4i32_s_s_v
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr4, $vgpr0

    ; CHECK-LABEL: name: insert_vector_elt_v4i32_s_s_v
    ; CHECK: liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr4, $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(i32) = COPY $sgpr4
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<4 x i32>) = COPY [[COPY]](<4 x i32>)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32), [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY3]](<4 x i32>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY4]], [[UV]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[COPY5:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY5]], [[UV1]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[COPY6:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY6]], [[UV2]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[COPY7:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY7]], [[UV3]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<4 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<4 x i32>)
    %0:_(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    %1:_(i32) = COPY $sgpr4
    %2:_(i32) = COPY $vgpr0
    %3:_(<4 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3(<4 x i32>)
...

---
name: insert_vector_elt_v4i32_s_v_v
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $vgpr0, $vgpr1

    ; CHECK-LABEL: name: insert_vector_elt_v4i32_s_v_v
    ; CHECK: liveins: $sgpr0_sgpr1_sgpr2_sgpr3, $vgpr0, $vgpr1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr1
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<4 x i32>) = COPY [[COPY]](<4 x i32>)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32), [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY3]](<4 x i32>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY1]], [[UV]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY1]], [[UV1]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY1]], [[UV2]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY1]], [[UV3]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<4 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<4 x i32>)
    %0:_(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    %1:_(i32) = COPY $vgpr0
    %2:_(i32) = COPY $vgpr1
    %3:_(<4 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3(<4 x i32>)
...

---
name: insert_vector_elt_var_v4i32_v_s_v
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $sgpr4, $vgpr0

    ; CHECK-LABEL: name: insert_vector_elt_var_v4i32_v_s_v
    ; CHECK: liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $sgpr4, $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<4 x i32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(i32) = COPY $sgpr4
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32), [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](<4 x i32>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY3]], [[UV]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY4]], [[UV1]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[COPY5:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY5]], [[UV2]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[COPY6:%[0-9]+]]:vgpr(i32) = COPY [[COPY1]](i32)
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY6]], [[UV3]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<4 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<4 x i32>)
    %0:_(<4 x i32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    %1:_(i32) = COPY $sgpr4
    %2:_(i32) = COPY $vgpr0
    %3:_(<4 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3(<4 x i32>)
...

---
name: insert_vector_elt_var_v4i32_v_v_s
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4, $sgpr0

    ; CHECK-LABEL: name: insert_vector_elt_var_v4i32_v_v_s
    ; CHECK: liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4, $sgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<4 x i32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(i32) = COPY $sgpr0
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[COPY2]](i32)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32), [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](<4 x i32>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY3]](i32), [[C]]
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY1]], [[UV]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY3]](i32), [[C1]]
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY1]], [[UV1]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY3]](i32), [[C2]]
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY1]], [[UV2]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY3]](i32), [[C3]]
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY1]], [[UV3]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<4 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<4 x i32>)
    %0:_(<4 x i32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    %1:_(i32) = COPY $vgpr0
    %2:_(i32) = COPY $sgpr0
    %3:_(<4 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3(<4 x i32>)
...

---
name: insert_vector_elt_var_v4i32_v_v_v
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4, $vgpr5

    ; CHECK-LABEL: name: insert_vector_elt_var_v4i32_v_v_v
    ; CHECK: liveins: $vgpr0_vgpr1_vgpr2_vgpr3, $vgpr4, $vgpr5
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<4 x i32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i32) = COPY $vgpr4
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr5
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32), [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](<4 x i32>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY1]], [[UV]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY1]], [[UV1]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY1]], [[UV2]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY1]], [[UV3]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<4 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3 = COPY [[BUILD_VECTOR]](<4 x i32>)
    %0:_(<4 x i32>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3
    %1:_(i32) = COPY $vgpr4
    %2:_(i32) = COPY $vgpr5
    %3:_(<4 x i32>) = G_INSERT_VECTOR_ELT %0, %1(i32), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3 = COPY %3(<4 x i32>)
...

---
name: insert_vector_elt_v8s64_s_s_s
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $sgpr16_sgpr17, $sgpr18

    ; CHECK-LABEL: name: insert_vector_elt_v8s64_s_s_s
    ; CHECK: liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $sgpr16_sgpr17, $sgpr18
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<8 x i64>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(i64) = COPY $sgpr16_sgpr17
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(i32) = COPY $sgpr18
    ; CHECK-NEXT: [[IVEC:%[0-9]+]]:sgpr(<8 x i64>) = G_INSERT_VECTOR_ELT [[COPY]], [[COPY1]](i64), [[COPY2]](i32)
    ; CHECK-NEXT: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15 = COPY [[IVEC]](<8 x i64>)
    %0:_(<8 x i64>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
    %1:_(i64) = COPY $sgpr16_sgpr17
    %2:_(i32) = COPY $sgpr18
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)
    $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15 = COPY %3(<8 x i64>)
...

---
name: insert_vector_elt_v8s64_v_s_s
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $sgpr16_sgpr17, $sgpr18

    ; CHECK-LABEL: name: insert_vector_elt_v8s64_v_s_s
    ; CHECK: liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $sgpr16_sgpr17, $sgpr18
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(i64) = COPY $sgpr16_sgpr17
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(i32) = COPY $sgpr18
    ; CHECK-NEXT: [[UV:%[0-9]+]]:sgpr(i32), [[UV1:%[0-9]+]]:sgpr(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:vgpr(<16 x i32>) = G_BITCAST [[COPY]](<8 x i64>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[SHL:%[0-9]+]]:sgpr(i32) = G_SHL [[COPY2]], [[C]](i32)
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:sgpr(i32) = G_ADD [[SHL]], [[C]]
    ; CHECK-NEXT: [[IVEC:%[0-9]+]]:vgpr(<16 x i32>) = G_INSERT_VECTOR_ELT [[BITCAST]], [[UV]](i32), [[SHL]](i32)
    ; CHECK-NEXT: [[IVEC1:%[0-9]+]]:vgpr(<16 x i32>) = G_INSERT_VECTOR_ELT [[IVEC]], [[UV1]](i32), [[ADD]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(<8 x i64>) = G_BITCAST [[IVEC1]](<16 x i32>)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY [[BITCAST1]](<8 x i64>)
    %0:_(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    %1:_(i64) = COPY $sgpr16_sgpr17
    %2:_(i32) = COPY $sgpr18
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY %3(<8 x i64>)
...

---
name: insert_vector_elt_v8s64_s_v_s
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $vgpr0_vgpr1, $sgpr16

    ; CHECK-LABEL: name: insert_vector_elt_v8s64_s_v_s
    ; CHECK: liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $vgpr0_vgpr1, $sgpr16
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<8 x i64>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(i32) = COPY $sgpr16
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<8 x i64>) = COPY [[COPY]](<8 x i64>)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:vgpr(<16 x i32>) = G_BITCAST [[COPY3]](<8 x i64>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[SHL:%[0-9]+]]:sgpr(i32) = G_SHL [[COPY2]], [[C]](i32)
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:sgpr(i32) = G_ADD [[SHL]], [[C]]
    ; CHECK-NEXT: [[IVEC:%[0-9]+]]:vgpr(<16 x i32>) = G_INSERT_VECTOR_ELT [[BITCAST]], [[UV]](i32), [[SHL]](i32)
    ; CHECK-NEXT: [[IVEC1:%[0-9]+]]:vgpr(<16 x i32>) = G_INSERT_VECTOR_ELT [[IVEC]], [[UV1]](i32), [[ADD]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(<8 x i64>) = G_BITCAST [[IVEC1]](<16 x i32>)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY [[BITCAST1]](<8 x i64>)
    %0:_(<8 x i64>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
    %1:_(i64) = COPY $vgpr0_vgpr1
    %2:_(i32) = COPY $sgpr16
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY %3(<8 x i64>)
...

---
name: insert_vector_elt_v8s64_s_s_v
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $sgpr16_sgpr17, $vgpr0

    ; CHECK-LABEL: name: insert_vector_elt_v8s64_s_s_v
    ; CHECK: liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $sgpr16_sgpr17, $vgpr0
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<8 x i64>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(i64) = COPY $sgpr16_sgpr17
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<8 x i64>) = COPY [[COPY]](<8 x i64>)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:sgpr(i32), [[UV1:%[0-9]+]]:sgpr(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; CHECK-NEXT: [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32), [[UV4:%[0-9]+]]:vgpr(i32), [[UV5:%[0-9]+]]:vgpr(i32), [[UV6:%[0-9]+]]:vgpr(i32), [[UV7:%[0-9]+]]:vgpr(i32), [[UV8:%[0-9]+]]:vgpr(i32), [[UV9:%[0-9]+]]:vgpr(i32), [[UV10:%[0-9]+]]:vgpr(i32), [[UV11:%[0-9]+]]:vgpr(i32), [[UV12:%[0-9]+]]:vgpr(i32), [[UV13:%[0-9]+]]:vgpr(i32), [[UV14:%[0-9]+]]:vgpr(i32), [[UV15:%[0-9]+]]:vgpr(i32), [[UV16:%[0-9]+]]:vgpr(i32), [[UV17:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY3]](<8 x i64>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY4]], [[UV2]]
    ; CHECK-NEXT: [[COPY5:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY5]], [[UV3]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[COPY6:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY6]], [[UV4]]
    ; CHECK-NEXT: [[COPY7:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY7]], [[UV5]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[COPY8:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT4:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY8]], [[UV6]]
    ; CHECK-NEXT: [[COPY9:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT5:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY9]], [[UV7]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[COPY10:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT6:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY10]], [[UV8]]
    ; CHECK-NEXT: [[COPY11:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT7:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY11]], [[UV9]]
    ; CHECK-NEXT: [[C4:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 4
    ; CHECK-NEXT: [[ICMP4:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C4]]
    ; CHECK-NEXT: [[COPY12:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT8:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[COPY12]], [[UV10]]
    ; CHECK-NEXT: [[COPY13:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT9:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[COPY13]], [[UV11]]
    ; CHECK-NEXT: [[C5:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 5
    ; CHECK-NEXT: [[ICMP5:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C5]]
    ; CHECK-NEXT: [[COPY14:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT10:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[COPY14]], [[UV12]]
    ; CHECK-NEXT: [[COPY15:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT11:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[COPY15]], [[UV13]]
    ; CHECK-NEXT: [[C6:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 6
    ; CHECK-NEXT: [[ICMP6:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C6]]
    ; CHECK-NEXT: [[COPY16:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT12:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[COPY16]], [[UV14]]
    ; CHECK-NEXT: [[COPY17:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT13:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[COPY17]], [[UV15]]
    ; CHECK-NEXT: [[C7:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 7
    ; CHECK-NEXT: [[ICMP7:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C7]]
    ; CHECK-NEXT: [[COPY18:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT14:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[COPY18]], [[UV16]]
    ; CHECK-NEXT: [[COPY19:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT15:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[COPY19]], [[UV17]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<16 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32), [[SELECT4]](i32), [[SELECT5]](i32), [[SELECT6]](i32), [[SELECT7]](i32), [[SELECT8]](i32), [[SELECT9]](i32), [[SELECT10]](i32), [[SELECT11]](i32), [[SELECT12]](i32), [[SELECT13]](i32), [[SELECT14]](i32), [[SELECT15]](i32)
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:vgpr(<8 x i64>) = G_BITCAST [[BUILD_VECTOR]](<16 x i32>)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY [[BITCAST]](<8 x i64>)
    %0:_(<8 x i64>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
    %1:_(i64) = COPY $sgpr16_sgpr17
    %2:_(i32) = COPY $vgpr0
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY %3(<8 x i64>)
...

---
name: insert_vector_elt_v8s64_s_v_v
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $vgpr0_vgpr1, $vgpr2

    ; CHECK-LABEL: name: insert_vector_elt_v8s64_s_v_v
    ; CHECK: liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $vgpr0_vgpr1, $vgpr2
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<8 x i64>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i64) = COPY $vgpr0_vgpr1
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr2
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<8 x i64>) = COPY [[COPY]](<8 x i64>)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; CHECK-NEXT: [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32), [[UV4:%[0-9]+]]:vgpr(i32), [[UV5:%[0-9]+]]:vgpr(i32), [[UV6:%[0-9]+]]:vgpr(i32), [[UV7:%[0-9]+]]:vgpr(i32), [[UV8:%[0-9]+]]:vgpr(i32), [[UV9:%[0-9]+]]:vgpr(i32), [[UV10:%[0-9]+]]:vgpr(i32), [[UV11:%[0-9]+]]:vgpr(i32), [[UV12:%[0-9]+]]:vgpr(i32), [[UV13:%[0-9]+]]:vgpr(i32), [[UV14:%[0-9]+]]:vgpr(i32), [[UV15:%[0-9]+]]:vgpr(i32), [[UV16:%[0-9]+]]:vgpr(i32), [[UV17:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY3]](<8 x i64>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[UV]], [[UV2]]
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[UV1]], [[UV3]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[UV]], [[UV4]]
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[UV1]], [[UV5]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[SELECT4:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[UV]], [[UV6]]
    ; CHECK-NEXT: [[SELECT5:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[UV1]], [[UV7]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[SELECT6:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[UV]], [[UV8]]
    ; CHECK-NEXT: [[SELECT7:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[UV1]], [[UV9]]
    ; CHECK-NEXT: [[C4:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 4
    ; CHECK-NEXT: [[ICMP4:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C4]]
    ; CHECK-NEXT: [[SELECT8:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[UV]], [[UV10]]
    ; CHECK-NEXT: [[SELECT9:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[UV1]], [[UV11]]
    ; CHECK-NEXT: [[C5:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 5
    ; CHECK-NEXT: [[ICMP5:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C5]]
    ; CHECK-NEXT: [[SELECT10:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[UV]], [[UV12]]
    ; CHECK-NEXT: [[SELECT11:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[UV1]], [[UV13]]
    ; CHECK-NEXT: [[C6:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 6
    ; CHECK-NEXT: [[ICMP6:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C6]]
    ; CHECK-NEXT: [[SELECT12:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[UV]], [[UV14]]
    ; CHECK-NEXT: [[SELECT13:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[UV1]], [[UV15]]
    ; CHECK-NEXT: [[C7:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 7
    ; CHECK-NEXT: [[ICMP7:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C7]]
    ; CHECK-NEXT: [[SELECT14:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[UV]], [[UV16]]
    ; CHECK-NEXT: [[SELECT15:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[UV1]], [[UV17]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<16 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32), [[SELECT4]](i32), [[SELECT5]](i32), [[SELECT6]](i32), [[SELECT7]](i32), [[SELECT8]](i32), [[SELECT9]](i32), [[SELECT10]](i32), [[SELECT11]](i32), [[SELECT12]](i32), [[SELECT13]](i32), [[SELECT14]](i32), [[SELECT15]](i32)
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:vgpr(<8 x i64>) = G_BITCAST [[BUILD_VECTOR]](<16 x i32>)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY [[BITCAST]](<8 x i64>)
    %0:_(<8 x i64>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
    %1:_(i64) = COPY $vgpr0_vgpr1
    %2:_(i32) = COPY $vgpr2
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY %3(<8 x i64>)
...

---
name: insert_vector_elt_v8s64_v_v_s
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $vgpr16_vgpr17, $sgpr18

    ; CHECK-LABEL: name: insert_vector_elt_v8s64_v_v_s
    ; CHECK: liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $vgpr16_vgpr17, $sgpr18
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i64) = COPY $vgpr16_vgpr17
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sgpr(i32) = COPY $sgpr18
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:vgpr(<16 x i32>) = G_BITCAST [[COPY]](<8 x i64>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[SHL:%[0-9]+]]:sgpr(i32) = G_SHL [[COPY2]], [[C]](i32)
    ; CHECK-NEXT: [[ADD:%[0-9]+]]:sgpr(i32) = G_ADD [[SHL]], [[C]]
    ; CHECK-NEXT: [[IVEC:%[0-9]+]]:vgpr(<16 x i32>) = G_INSERT_VECTOR_ELT [[BITCAST]], [[UV]](i32), [[SHL]](i32)
    ; CHECK-NEXT: [[IVEC1:%[0-9]+]]:vgpr(<16 x i32>) = G_INSERT_VECTOR_ELT [[IVEC]], [[UV1]](i32), [[ADD]](i32)
    ; CHECK-NEXT: [[BITCAST1:%[0-9]+]]:vgpr(<8 x i64>) = G_BITCAST [[IVEC1]](<16 x i32>)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY [[BITCAST1]](<8 x i64>)
    %0:_(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    %1:_(i64) = COPY $vgpr16_vgpr17
    %2:_(i32) = COPY $sgpr18
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY %3(<8 x i64>)
...

---
name: insert_vector_elt_v8s64_v_s_v
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $sgpr0_sgpr1, $vgpr16

    ; CHECK-LABEL: name: insert_vector_elt_v8s64_v_s_v
    ; CHECK: liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $sgpr0_sgpr1, $vgpr16
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(i64) = COPY $sgpr0_sgpr1
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr16
    ; CHECK-NEXT: [[UV:%[0-9]+]]:sgpr(i32), [[UV1:%[0-9]+]]:sgpr(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; CHECK-NEXT: [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32), [[UV4:%[0-9]+]]:vgpr(i32), [[UV5:%[0-9]+]]:vgpr(i32), [[UV6:%[0-9]+]]:vgpr(i32), [[UV7:%[0-9]+]]:vgpr(i32), [[UV8:%[0-9]+]]:vgpr(i32), [[UV9:%[0-9]+]]:vgpr(i32), [[UV10:%[0-9]+]]:vgpr(i32), [[UV11:%[0-9]+]]:vgpr(i32), [[UV12:%[0-9]+]]:vgpr(i32), [[UV13:%[0-9]+]]:vgpr(i32), [[UV14:%[0-9]+]]:vgpr(i32), [[UV15:%[0-9]+]]:vgpr(i32), [[UV16:%[0-9]+]]:vgpr(i32), [[UV17:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](<8 x i64>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY3]], [[UV2]]
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY4]], [[UV3]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[COPY5:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY5]], [[UV4]]
    ; CHECK-NEXT: [[COPY6:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY6]], [[UV5]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[COPY7:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT4:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY7]], [[UV6]]
    ; CHECK-NEXT: [[COPY8:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT5:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[COPY8]], [[UV7]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[COPY9:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT6:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY9]], [[UV8]]
    ; CHECK-NEXT: [[COPY10:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT7:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[COPY10]], [[UV9]]
    ; CHECK-NEXT: [[C4:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 4
    ; CHECK-NEXT: [[ICMP4:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C4]]
    ; CHECK-NEXT: [[COPY11:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT8:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[COPY11]], [[UV10]]
    ; CHECK-NEXT: [[COPY12:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT9:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[COPY12]], [[UV11]]
    ; CHECK-NEXT: [[C5:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 5
    ; CHECK-NEXT: [[ICMP5:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C5]]
    ; CHECK-NEXT: [[COPY13:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT10:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[COPY13]], [[UV12]]
    ; CHECK-NEXT: [[COPY14:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT11:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[COPY14]], [[UV13]]
    ; CHECK-NEXT: [[C6:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 6
    ; CHECK-NEXT: [[ICMP6:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C6]]
    ; CHECK-NEXT: [[COPY15:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT12:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[COPY15]], [[UV14]]
    ; CHECK-NEXT: [[COPY16:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT13:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[COPY16]], [[UV15]]
    ; CHECK-NEXT: [[C7:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 7
    ; CHECK-NEXT: [[ICMP7:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C7]]
    ; CHECK-NEXT: [[COPY17:%[0-9]+]]:vgpr(i32) = COPY [[UV]](i32)
    ; CHECK-NEXT: [[SELECT14:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[COPY17]], [[UV16]]
    ; CHECK-NEXT: [[COPY18:%[0-9]+]]:vgpr(i32) = COPY [[UV1]](i32)
    ; CHECK-NEXT: [[SELECT15:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[COPY18]], [[UV17]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<16 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32), [[SELECT4]](i32), [[SELECT5]](i32), [[SELECT6]](i32), [[SELECT7]](i32), [[SELECT8]](i32), [[SELECT9]](i32), [[SELECT10]](i32), [[SELECT11]](i32), [[SELECT12]](i32), [[SELECT13]](i32), [[SELECT14]](i32), [[SELECT15]](i32)
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:vgpr(<8 x i64>) = G_BITCAST [[BUILD_VECTOR]](<16 x i32>)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY [[BITCAST]](<8 x i64>)
    %0:_(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    %1:_(i64) = COPY $sgpr0_sgpr1
    %2:_(i32) = COPY $vgpr16
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY %3(<8 x i64>)
...

---
name: insert_vector_elt_v8s64_v_v_v
legalized: true
tracksRegLiveness: true

body: |
  bb.0:
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $vgpr16_vgpr17, $vgpr18

    ; CHECK-LABEL: name: insert_vector_elt_v8s64_v_v_v
    ; CHECK: liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $vgpr16_vgpr17, $vgpr18
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr(i64) = COPY $vgpr16_vgpr17
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr18
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
    ; CHECK-NEXT: [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32), [[UV4:%[0-9]+]]:vgpr(i32), [[UV5:%[0-9]+]]:vgpr(i32), [[UV6:%[0-9]+]]:vgpr(i32), [[UV7:%[0-9]+]]:vgpr(i32), [[UV8:%[0-9]+]]:vgpr(i32), [[UV9:%[0-9]+]]:vgpr(i32), [[UV10:%[0-9]+]]:vgpr(i32), [[UV11:%[0-9]+]]:vgpr(i32), [[UV12:%[0-9]+]]:vgpr(i32), [[UV13:%[0-9]+]]:vgpr(i32), [[UV14:%[0-9]+]]:vgpr(i32), [[UV15:%[0-9]+]]:vgpr(i32), [[UV16:%[0-9]+]]:vgpr(i32), [[UV17:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](<8 x i64>)
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[UV]], [[UV2]]
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[UV1]], [[UV3]]
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[UV]], [[UV4]]
    ; CHECK-NEXT: [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[UV1]], [[UV5]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
    ; CHECK-NEXT: [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[SELECT4:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[UV]], [[UV6]]
    ; CHECK-NEXT: [[SELECT5:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[UV1]], [[UV7]]
    ; CHECK-NEXT: [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
    ; CHECK-NEXT: [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
    ; CHECK-NEXT: [[SELECT6:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[UV]], [[UV8]]
    ; CHECK-NEXT: [[SELECT7:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[UV1]], [[UV9]]
    ; CHECK-NEXT: [[C4:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 4
    ; CHECK-NEXT: [[ICMP4:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C4]]
    ; CHECK-NEXT: [[SELECT8:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[UV]], [[UV10]]
    ; CHECK-NEXT: [[SELECT9:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[UV1]], [[UV11]]
    ; CHECK-NEXT: [[C5:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 5
    ; CHECK-NEXT: [[ICMP5:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C5]]
    ; CHECK-NEXT: [[SELECT10:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[UV]], [[UV12]]
    ; CHECK-NEXT: [[SELECT11:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[UV1]], [[UV13]]
    ; CHECK-NEXT: [[C6:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 6
    ; CHECK-NEXT: [[ICMP6:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C6]]
    ; CHECK-NEXT: [[SELECT12:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[UV]], [[UV14]]
    ; CHECK-NEXT: [[SELECT13:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[UV1]], [[UV15]]
    ; CHECK-NEXT: [[C7:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 7
    ; CHECK-NEXT: [[ICMP7:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C7]]
    ; CHECK-NEXT: [[SELECT14:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[UV]], [[UV16]]
    ; CHECK-NEXT: [[SELECT15:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[UV1]], [[UV17]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<16 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32), [[SELECT4]](i32), [[SELECT5]](i32), [[SELECT6]](i32), [[SELECT7]](i32), [[SELECT8]](i32), [[SELECT9]](i32), [[SELECT10]](i32), [[SELECT11]](i32), [[SELECT12]](i32), [[SELECT13]](i32), [[SELECT14]](i32), [[SELECT15]](i32)
    ; CHECK-NEXT: [[BITCAST:%[0-9]+]]:vgpr(<8 x i64>) = G_BITCAST [[BUILD_VECTOR]](<16 x i32>)
    ; CHECK-NEXT: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY [[BITCAST]](<8 x i64>)
    %0:_(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    %1:_(i64) = COPY $vgpr16_vgpr17
    %2:_(i32) = COPY $vgpr18
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)
    $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY %3(<8 x i64>)
...

# Make sure nothing goes wrong if the G_INSERT_VECTOR_ELT is the last
# instruction in a block
---
name: insert_vector_elt_v8s64_v_v_v_last_in_block
legalized: true
tracksRegLiveness: true

body: |
  ; CHECK-LABEL: name: insert_vector_elt_v8s64_v_v_v_last_in_block
  ; CHECK: bb.0:
  ; CHECK-NEXT:   successors: %bb.1(0x80000000)
  ; CHECK-NEXT:   liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $vgpr16_vgpr17, $vgpr18
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   [[COPY:%[0-9]+]]:vgpr(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
  ; CHECK-NEXT:   [[COPY1:%[0-9]+]]:vgpr(i64) = COPY $vgpr16_vgpr17
  ; CHECK-NEXT:   [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr18
  ; CHECK-NEXT:   [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY1]](i64)
  ; CHECK-NEXT:   [[UV2:%[0-9]+]]:vgpr(i32), [[UV3:%[0-9]+]]:vgpr(i32), [[UV4:%[0-9]+]]:vgpr(i32), [[UV5:%[0-9]+]]:vgpr(i32), [[UV6:%[0-9]+]]:vgpr(i32), [[UV7:%[0-9]+]]:vgpr(i32), [[UV8:%[0-9]+]]:vgpr(i32), [[UV9:%[0-9]+]]:vgpr(i32), [[UV10:%[0-9]+]]:vgpr(i32), [[UV11:%[0-9]+]]:vgpr(i32), [[UV12:%[0-9]+]]:vgpr(i32), [[UV13:%[0-9]+]]:vgpr(i32), [[UV14:%[0-9]+]]:vgpr(i32), [[UV15:%[0-9]+]]:vgpr(i32), [[UV16:%[0-9]+]]:vgpr(i32), [[UV17:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY]](<8 x i64>)
  ; CHECK-NEXT:   [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
  ; CHECK-NEXT:   [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C]]
  ; CHECK-NEXT:   [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[UV]], [[UV2]]
  ; CHECK-NEXT:   [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[UV1]], [[UV3]]
  ; CHECK-NEXT:   [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
  ; CHECK-NEXT:   [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
  ; CHECK-NEXT:   [[SELECT2:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[UV]], [[UV4]]
  ; CHECK-NEXT:   [[SELECT3:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[UV1]], [[UV5]]
  ; CHECK-NEXT:   [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 2
  ; CHECK-NEXT:   [[ICMP2:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
  ; CHECK-NEXT:   [[SELECT4:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[UV]], [[UV6]]
  ; CHECK-NEXT:   [[SELECT5:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP2]](i1), [[UV1]], [[UV7]]
  ; CHECK-NEXT:   [[C3:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 3
  ; CHECK-NEXT:   [[ICMP3:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C3]]
  ; CHECK-NEXT:   [[SELECT6:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[UV]], [[UV8]]
  ; CHECK-NEXT:   [[SELECT7:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP3]](i1), [[UV1]], [[UV9]]
  ; CHECK-NEXT:   [[C4:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 4
  ; CHECK-NEXT:   [[ICMP4:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C4]]
  ; CHECK-NEXT:   [[SELECT8:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[UV]], [[UV10]]
  ; CHECK-NEXT:   [[SELECT9:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP4]](i1), [[UV1]], [[UV11]]
  ; CHECK-NEXT:   [[C5:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 5
  ; CHECK-NEXT:   [[ICMP5:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C5]]
  ; CHECK-NEXT:   [[SELECT10:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[UV]], [[UV12]]
  ; CHECK-NEXT:   [[SELECT11:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP5]](i1), [[UV1]], [[UV13]]
  ; CHECK-NEXT:   [[C6:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 6
  ; CHECK-NEXT:   [[ICMP6:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C6]]
  ; CHECK-NEXT:   [[SELECT12:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[UV]], [[UV14]]
  ; CHECK-NEXT:   [[SELECT13:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP6]](i1), [[UV1]], [[UV15]]
  ; CHECK-NEXT:   [[C7:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 7
  ; CHECK-NEXT:   [[ICMP7:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C7]]
  ; CHECK-NEXT:   [[SELECT14:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[UV]], [[UV16]]
  ; CHECK-NEXT:   [[SELECT15:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP7]](i1), [[UV1]], [[UV17]]
  ; CHECK-NEXT:   [[BUILD_VECTOR:%[0-9]+]]:vgpr(<16 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32), [[SELECT2]](i32), [[SELECT3]](i32), [[SELECT4]](i32), [[SELECT5]](i32), [[SELECT6]](i32), [[SELECT7]](i32), [[SELECT8]](i32), [[SELECT9]](i32), [[SELECT10]](i32), [[SELECT11]](i32), [[SELECT12]](i32), [[SELECT13]](i32), [[SELECT14]](i32), [[SELECT15]](i32)
  ; CHECK-NEXT:   [[BITCAST:%[0-9]+]]:vgpr(<8 x i64>) = G_BITCAST [[BUILD_VECTOR]](<16 x i32>)
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.1:
  ; CHECK-NEXT:   $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY [[BITCAST]](<8 x i64>)
  bb.0:
    successors: %bb.1(0x80000000)
    liveins: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15, $vgpr16_vgpr17, $vgpr18

    %0:_(<8 x i64>) = COPY $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
    %1:_(i64) = COPY $vgpr16_vgpr17
    %2:_(i32) = COPY $vgpr18
    %3:_(<8 x i64>) = G_INSERT_VECTOR_ELT %0, %1(i64), %2(i32)

  bb.1:
    $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15 = COPY %3(<8 x i64>)


...

---
name:            insert_vector_elt_with_s_buffer_load
legalized:       true
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr4_sgpr5

    ; CHECK-LABEL: name: insert_vector_elt_with_s_buffer_load
    ; CHECK: liveins: $vgpr0, $sgpr0_sgpr1_sgpr2_sgpr3, $sgpr4_sgpr5
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:sgpr(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sgpr(<2 x i32>) = COPY $sgpr4_sgpr5
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr(i32) = COPY $vgpr0
    ; CHECK-NEXT: [[C:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[AMDGPU_S_BUFFER_LOAD:%[0-9]+]]:sgpr(i32) = G_AMDGPU_S_BUFFER_LOAD [[COPY]](<4 x i32>), [[C]](i32), 0 :: (dereferenceable invariant load (i32))
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr(<2 x i32>) = COPY [[COPY1]](<2 x i32>)
    ; CHECK-NEXT: [[UV:%[0-9]+]]:vgpr(i32), [[UV1:%[0-9]+]]:vgpr(i32) = G_UNMERGE_VALUES [[COPY3]](<2 x i32>)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 0
    ; CHECK-NEXT: [[ICMP:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C1]]
    ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr(i32) = COPY [[AMDGPU_S_BUFFER_LOAD]](i32)
    ; CHECK-NEXT: [[SELECT:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP]](i1), [[COPY4]], [[UV]]
    ; CHECK-NEXT: [[C2:%[0-9]+]]:sgpr(i32) = G_CONSTANT i32 1
    ; CHECK-NEXT: [[ICMP1:%[0-9]+]]:vcc(i1) = G_ICMP intpred(eq), [[COPY2]](i32), [[C2]]
    ; CHECK-NEXT: [[COPY5:%[0-9]+]]:vgpr(i32) = COPY [[AMDGPU_S_BUFFER_LOAD]](i32)
    ; CHECK-NEXT: [[SELECT1:%[0-9]+]]:vgpr(i32) = G_SELECT [[ICMP1]](i1), [[COPY5]], [[UV1]]
    ; CHECK-NEXT: [[BUILD_VECTOR:%[0-9]+]]:vgpr(<2 x i32>) = G_BUILD_VECTOR [[SELECT]](i32), [[SELECT1]](i32)
    ; CHECK-NEXT: S_ENDPGM 0, implicit [[BUILD_VECTOR]](<2 x i32>)
    %0:_(<4 x i32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3
    %1:_(<2 x i32>) = COPY $sgpr4_sgpr5
    %2:_(i32) = COPY $vgpr0
    %3:_(i32) = G_CONSTANT i32 0
    %4:_(i32) = G_AMDGPU_S_BUFFER_LOAD %0(<4 x i32>), %3(i32), 0 :: (dereferenceable invariant load (i32))
    %5:_(<2 x i32>) = G_INSERT_VECTOR_ELT %1, %4(i32), %2(i32)
    S_ENDPGM 0, implicit %5(<2 x i32>)


...
