# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:35:26 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:35:26 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_tb -t 10ps
# vsim work.cfg_tb -t 10ps 
# Start time: 13:35:42 on Aug 05,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cfg_tb#1
# Loading work.tb(tb1)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fetch(structural)#1
# ** Fatal: (vsim-3348) Port length (6) does not match actual length (5) for port "/tb/UUT/pc_s".
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT File: /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd Line: 8
# FATAL ERROR while loading design
# Error loading design
# End time: 13:35:44 on Aug 05,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:38:40 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:38:40 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_tb -t 10ps
# vsim work.cfg_tb -t 10ps 
# Start time: 13:38:43 on Aug 05,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cfg_tb#1
# Loading work.tb(tb1)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fetch(structural)#1
# ** Fatal: (vsim-3348) Port length (6) does not match actual length (5) for port "/tb/UUT/pc_s".
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT File: /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd Line: 8
# FATAL ERROR while loading design
# Error loading design
# End time: 13:38:45 on Aug 05,2021, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:39:44 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 13:39:45 on Aug 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:39:47 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling configuration CFG_FETCH
# -- Loading entity fetch
# -- Loading architecture structural of fetch
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity P4_ADDER
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity register_1
# -- Loading configuration cfg_p4_adder_beh
# End time: 13:39:47 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:39:50 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:39:50 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_tb -t 10ps
# vsim work.cfg_tb -t 10ps 
# Start time: 13:39:54 on Aug 05,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cfg_tb#1
# Loading work.tb(tb1)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fetch(structural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.p4_adder(behavioral)#1
vsim work.cfg_tb -t 10ps
# End time: 13:40:26 on Aug 05,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
# vsim work.cfg_tb -t 10ps 
# Start time: 13:40:26 on Aug 05,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cfg_tb#1
# Loading work.tb(tb1)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fetch(structural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.p4_adder(behavioral)#1
add wave
# wrong number of args for "add wave".
# Usage: add wave [-allowconstants] [-clampanalog {0|1}] [-color <standard_color_name>] [-depth <level>] [-divider <divider_name>...] [-expand <signal_name>] [-filter <f> | -nofilter <f>] [-format <type> | -<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [[-in] [-out] [-inout] | [-ports]] [-internal] [-label <name>] [-max <real_num>] [-min <real_num>] [-mvcall] [-mvcovm] [-mvcreccomplete] [-noupdate] [-numdynitem <int>] [-optcells] [-position <location>] [-queueends] [-radix <type> | -<radix_type>] [-radixenumnumeric | -radixenumsymbolic] [-recursive] [-startdynitem <int>] [-time] [-window <wname>] [<object_name>...] [{<object_name> {sig1 sig2 ...}}] 
add -wave
# ** Error: bad option "-wave": should be one of...
#   add atv ?options? ?arg arg ...?
#   add button text action ?disable? ?options? ?help?
#   add dataflow ?options? ?arg arg ...?
#   add lists ?options? ?arg arg ...?
#   add log ?options? ?arg arg ...?
#   add memory options ?arg arg ...?
#   add message ?options? ?arg arg ...?
#   add monitor ?options? ?arg arg ...?
#   add schematic ?options? ?arg arg ...?
#   add testbrowser ?options? ?arg arg ...?
#   add virtual ?options? ?arg arg ...?
#   add watch ?options? ?arg arg ...?
#   add wave ?options? ?arg arg ...?
add wave *
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT/I_MEM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT/ADD
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /tb/UUT/I_MEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb/UUT/I_MEM
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:44:01 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling configuration CFG_FETCH
# -- Loading entity fetch
# -- Loading architecture structural of fetch
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity P4_ADDER
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity register_1
# -- Loading configuration cfg_p4_adder_structural
# End time: 13:44:01 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:44:03 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# ** Error (suppressible): /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Error (suppressible): /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(34): (vcom-1272) Length of expected is 32; length of actual is 5.
# ** Note: /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(45): VHDL Compiler exiting
# End time: 13:44:04 on Aug 05,2021, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:45:36 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:45:36 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vsim work.cfg_tb -t 10ps
# End time: 13:45:55 on Aug 05,2021, Elapsed time: 0:05:29
# Errors: 4, Warnings: 3
# vsim work.cfg_tb -t 10ps 
# Start time: 13:45:55 on Aug 05,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(32): (vopt-1154) No index value can belong to null index range 0 to -1.
# ** Warning: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(49): (vopt-1154) No index value can belong to null index range 0 to -1.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 13:45:56 on Aug 05,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:46:58 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 13:46:59 on Aug 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:47:01 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling configuration CFG_FETCH
# -- Loading entity fetch
# -- Loading architecture structural of fetch
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity P4_ADDER
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity register_1
# -- Loading configuration cfg_p4_adder_structural
# End time: 13:47:01 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:47:04 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:47:04 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_tb -t 10ps
# vsim work.cfg_tb -t 10ps 
# Start time: 13:47:08 on Aug 05,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cfg_tb#1
# Loading work.tb(tb1)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fetch(structural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.p4_adder(behavioral)#1
ADD WAVE *
# invalid command name "ADD"
add wave *
run 50 ns 
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT/I_MEM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb/UUT/ADD
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ps  Iteration: 1  Instance: /tb/UUT/I_MEM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb/UUT/I_MEM
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:52:06 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling configuration CFG_FETCH
# -- Loading entity fetch
# -- Loading architecture structural of fetch
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity P4_ADDER
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity register_1
# -- Loading configuration cfg_p4_adder_structural
# End time: 13:52:06 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:52:09 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:52:09 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_tb -t 10ps
# End time: 13:52:25 on Aug 05,2021, Elapsed time: 0:05:17
# Errors: 2, Warnings: 3
# vsim work.cfg_tb -t 10ps 
# Start time: 13:52:25 on Aug 05,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(32): (vopt-1154) No index value can belong to null index range 0 to -1.
# ** Warning: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(49): (vopt-1154) No index value can belong to null index range 0 to -1.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 13:52:26 on Aug 05,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:53:20 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling configuration CFG_FETCH
# -- Loading entity fetch
# -- Loading architecture structural of fetch
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity P4_ADDER
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity register_1
# -- Loading configuration cfg_p4_adder_structural
# End time: 13:53:21 on Aug 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:53:23 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# ** Error (suppressible): /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(34): (vcom-1272) Length of expected is 6; length of actual is 5.
# ** Error (suppressible): /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(34): (vcom-1272) Length of expected is 6; length of actual is 5.
# ** Error (suppressible): /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(34): (vcom-1272) Length of expected is 6; length of actual is 5.
# ** Error (suppressible): /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(34): (vcom-1272) Length of expected is 6; length of actual is 5.
# ** Note: /home/ms21.41/Desktop/project/phase_1/block/tb.vhd(45): VHDL Compiler exiting
# End time: 13:53:23 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:53:50 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:53:50 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_tb -t 10ps
# vsim work.cfg_tb -t 10ps 
# Start time: 13:53:55 on Aug 05,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cfg_tb#1
# Loading work.tb(tb1)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fetch(structural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.p4_adder(behavioral)#1
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:54:27 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling configuration CFG_FETCH
# -- Loading entity fetch
# -- Loading architecture structural of fetch
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity P4_ADDER
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity register_1
# -- Loading configuration cfg_p4_adder_beh
# End time: 13:54:27 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:54:30 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:54:30 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_tb -t 10ps
# End time: 13:54:37 on Aug 05,2021, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim work.cfg_tb -t 10ps 
# Start time: 13:54:37 on Aug 05,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cfg_tb#1
# Loading work.tb(tb1)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fetch(structural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.p4_adder(behavioral)#1
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:55:04 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling configuration CFG_FETCH
# -- Loading entity fetch
# -- Loading architecture structural of fetch
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity P4_ADDER
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity register_1
# -- Loading configuration cfg_p4_adder_structural
# End time: 13:55:04 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:55:07 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:55:07 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_tb -t 10ps
# End time: 13:55:12 on Aug 05,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim work.cfg_tb -t 10ps 
# Start time: 13:55:12 on Aug 05,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(32): (vopt-1154) No index value can belong to null index range 0 to -1.
# ** Warning: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(49): (vopt-1154) No index value can belong to null index range 0 to -1.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# Error loading design
# End time: 13:55:13 on Aug 05,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:56:35 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# ** Error: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(26): near "of": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(28): (vcom-1136) Unknown identifier "RAMtype".
# ** Note: /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd(55): VHDL Compiler exiting
# End time: 13:56:35 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:56:52 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 13:56:52 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:56:55 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Compiling configuration CFG_FETCH
# -- Loading entity fetch
# -- Loading architecture structural of fetch
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity P4_ADDER
# -- Loading package std_logic_textio
# -- Loading entity IRAM
# -- Loading entity register_1
# -- Loading configuration cfg_p4_adder_structural
# End time: 13:56:55 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 13:56:58 on Aug 05,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_1/block/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb
# -- Compiling architecture tb1 of tb
# -- Compiling configuration cfg_tb
# -- Loading entity tb
# -- Loading architecture tb1 of tb
# -- Loading package NUMERIC_STD
# -- Loading entity fetch
# End time: 13:56:58 on Aug 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.cfg_tb
# vsim -t 10ps work.cfg_tb 
# Start time: 13:57:19 on Aug 05,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cfg_tb#1
# Loading work.tb(tb1)#1
# Loading ieee.std_logic_textio(body)
# Loading work.fetch(structural)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.p4_adder(behavioral)#1
