{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731277653919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731277653919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 01:27:33 2024 " "Processing started: Mon Nov 11 01:27:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731277653919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277653919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SecondPhasePipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off SecondPhasePipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277653919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731277654150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731277654150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(23) " "Verilog HDL information at registerFile.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731277658790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658792 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDEX " "Found entity 2: IDEX" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658792 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658792 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658794 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/hazard_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "ForwardingUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc fetch.v(5) " "Verilog HDL Declaration information at fetch.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731277658797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch decode.v(69) " "Verilog HDL Implicit Net warning at decode.v(69): created implicit net for \"branch\"" {  } { { "decode.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731277658840 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(12) " "Verilog HDL warning at testbench.v(12): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 12 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1731277658841 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(15) " "Verilog HDL warning at testbench.v(15): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1731277658841 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:uut " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch pipeline:uut\|fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"pipeline:uut\|fetch:fetch\"" {  } { { "pipeline.v" "fetch" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 pipeline:uut\|fetch:fetch\|mux2x1:PCMux " "Elaborating entity \"mux2x1\" for hierarchy \"pipeline:uut\|fetch:fetch\|mux2x1:PCMux\"" {  } { { "fetch.v" "PCMux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter pipeline:uut\|fetch:fetch\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"pipeline:uut\|fetch:fetch\|programCounter:pc\"" {  } { { "fetch.v" "pc" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder pipeline:uut\|fetch:fetch\|adder:PCAdder " "Elaborating entity \"adder\" for hierarchy \"pipeline:uut\|fetch:fetch\|adder:PCAdder\"" {  } { { "fetch.v" "PCAdder" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory pipeline:uut\|fetch:fetch\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\"" {  } { { "fetch.v" "IM" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658873 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731277658873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bce1 " "Found entity 1: altsyncram_bce1" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bce1 pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated " "Elaborating entity \"altsyncram_bce1\" for hierarchy \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID pipeline:uut\|IFID:ifid " "Elaborating entity \"IFID\" for hierarchy \"pipeline:uut\|IFID:ifid\"" {  } { { "pipeline.v" "ifid" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode pipeline:uut\|decode:dcd " "Elaborating entity \"decode\" for hierarchy \"pipeline:uut\|decode:dcd\"" {  } { { "pipeline.v" "dcd" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit pipeline:uut\|decode:dcd\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"pipeline:uut\|decode:dcd\|controlUnit:CU\"" {  } { { "decode.v" "CU" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 pipeline:uut\|decode:dcd\|mux2x1:RFMux " "Elaborating entity \"mux2x1\" for hierarchy \"pipeline:uut\|decode:dcd\|mux2x1:RFMux\"" {  } { { "decode.v" "RFMux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile pipeline:uut\|decode:dcd\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"pipeline:uut\|decode:dcd\|registerFile:RF\"" {  } { { "decode.v" "RF" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender pipeline:uut\|decode:dcd\|SignExtender:SignExtend " "Elaborating entity \"SignExtender\" for hierarchy \"pipeline:uut\|decode:dcd\|SignExtender:SignExtend\"" {  } { { "decode.v" "SignExtend" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 pipeline:uut\|decode:dcd\|mux4x1:FrdAmux " "Elaborating entity \"mux4x1\" for hierarchy \"pipeline:uut\|decode:dcd\|mux4x1:FrdAmux\"" {  } { { "decode.v" "FrdAmux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator pipeline:uut\|decode:dcd\|comparator:cmp " "Elaborating entity \"comparator\" for hierarchy \"pipeline:uut\|decode:dcd\|comparator:cmp\"" {  } { { "decode.v" "cmp" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection pipeline:uut\|hazard_detection:HDU " "Elaborating entity \"hazard_detection\" for hierarchy \"pipeline:uut\|hazard_detection:HDU\"" {  } { { "pipeline.v" "HDU" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX pipeline:uut\|IDEX:idex " "Elaborating entity \"IDEX\" for hierarchy \"pipeline:uut\|IDEX:idex\"" {  } { { "pipeline.v" "idex" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute pipeline:uut\|execute:exec " "Elaborating entity \"execute\" for hierarchy \"pipeline:uut\|execute:exec\"" {  } { { "pipeline.v" "exec" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 pipeline:uut\|execute:exec\|mux2x1:ALUMux " "Elaborating entity \"mux2x1\" for hierarchy \"pipeline:uut\|execute:exec\|mux2x1:ALUMux\"" {  } { { "execute.v" "ALUMux" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pipeline:uut\|execute:exec\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"pipeline:uut\|execute:exec\|ALU:alu\"" {  } { { "execute.v" "alu" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit pipeline:uut\|forwarding_unit:fw " "Elaborating entity \"forwarding_unit\" for hierarchy \"pipeline:uut\|forwarding_unit:fw\"" {  } { { "pipeline.v" "fw" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM pipeline:uut\|EXMEM:exmem " "Elaborating entity \"EXMEM\" for hierarchy \"pipeline:uut\|EXMEM:exmem\"" {  } { { "pipeline.v" "exmem" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory pipeline:uut\|dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"pipeline:uut\|dataMemory:DM\"" {  } { { "pipeline.v" "DM" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731277658932 ""}  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731277658932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8km1 " "Found entity 1: altsyncram_8km1" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731277658962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277658962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8km1 pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated " "Elaborating entity \"altsyncram_8km1\" for hierarchy \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB pipeline:uut\|MEMWB:memwb " "Elaborating entity \"MEMWB\" for hierarchy \"pipeline:uut\|MEMWB:memwb\"" {  } { { "pipeline.v" "memwb" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731277658964 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731277659035 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731277659035 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[0\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[1\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[2\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[3\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[4\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[5\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[6\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[7\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[8\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[9\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[10\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[11\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[12\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[13\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[14\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[15\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[16\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[17\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[18\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[19\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[20\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[21\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[22\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[23\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[24\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[25\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[26\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[27\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[28\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[29\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[30\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[31\] " "Synthesized away node \"pipeline:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_8km1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_8km1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_8km1.tdf" 782 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v" 89 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 84 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8km1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[0\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[1\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[2\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[3\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[4\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[5\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[6\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[7\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[8\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[9\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[10\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[11\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[12\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[13\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[14\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[15\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[16\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[17\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[18\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[19\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[20\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[21\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[22\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[23\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[24\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[25\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[26\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[27\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[28\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[29\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[30\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[31\] " "Synthesized away node \"pipeline:uut\|fetch:fetch\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_bce1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_bce1.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/db/altsyncram_bce1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v" 82 0 0 } } { "fetch.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v" 19 0 0 } } { "pipeline.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v" 25 0 0 } } { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v" 17 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731277659126 "|testbench|pipeline:uut|fetch:fetch|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_bce1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731277659126 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731277659126 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1731277659282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.map.smsg " "Generated suppressed messages file C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277659331 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 72 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731277659367 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 11 01:27:39 2024 " "Processing ended: Mon Nov 11 01:27:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731277659367 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731277659367 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731277659367 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277659367 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 72 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 72 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731277659933 ""}
