# DigitalSignalFilters

A VHDL and C\C++ project that uses an FPGA (Basys 3) Board that filters an input signal with a user selected formula. It uses the PC as input/output module and the FPGA as the computing component. They communicate serially through an UART transceiver on both modules.
