<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C16/EP4CE15 (0x020F20DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2011/05/18 22:31:25  #0">
      <clock name="clkCount[6]" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|scl_pad_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|scl_padoen_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|sda_pad_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|sda_padoen_o" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|scl_pad_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|scl_padoen_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|sda_pad_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|sda_padoen_o" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="AddressedConnect:i2c0Connect|selected" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.ack_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.adr_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.cyc_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_i[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.dat_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.err_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.rst_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.rty_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.sel_i[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.sel_i[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.sel_i[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.sel_i[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.stb_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|bus.we_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|decodeAddress[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|decodeAddress[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|scl_pad_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|scl_padoen_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|sda_pad_i" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|i2c_master_top:i2c|sda_padoen_o" tap_mode="classic" type="combinatorial"/>
          <wire name="I2CMaster:i2c0|strobe" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_adr_o[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="or1200:processor0|or1200_top:processor|iwb_stb_o" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|i2c_master_top:i2c|scl_padoen_o"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|i2c_master_top:i2c|scl_pad_i"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|i2c_master_top:i2c|sda_padoen_o"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|i2c_master_top:i2c|sda_pad_i"/>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="or1200:processor0|or1200_top:processor|iwb_adr_o[31..0]" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[31]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[30]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[29]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[28]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[27]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[26]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[25]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[24]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[23]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[22]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[21]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[20]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[19]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[18]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[17]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[16]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[15]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[14]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[13]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[12]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[11]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[10]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[9]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[8]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[7]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[6]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[5]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[4]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[3]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[2]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[1]"/>
            <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_adr_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="or1200:processor0|or1200_top:processor|iwb_stb_o"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.ack_o"/>
          <bus is_signal_inverted="no" link="all" name="I2CMaster:i2c0|bus.adr_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[31]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[30]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[29]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[28]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[27]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[26]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[25]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[24]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[23]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[22]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[21]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[20]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[19]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[18]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[17]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[16]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[15]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[14]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[13]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[12]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[11]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[10]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[9]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[8]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[7]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[6]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[5]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[4]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[3]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[2]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[1]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.adr_i[0]"/>
          </bus>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.cyc_i"/>
          <bus is_signal_inverted="no" link="all" name="I2CMaster:i2c0|bus.dat_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[31]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[30]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[29]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[28]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[27]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[26]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[25]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[24]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[23]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[22]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[21]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[20]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[19]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[18]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[17]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[16]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[15]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[14]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[13]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[12]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[11]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[10]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[9]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[8]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[7]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[6]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[5]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[4]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[3]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[2]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[1]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_i[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="I2CMaster:i2c0|bus.dat_o" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[31]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[30]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[29]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[28]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[27]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[26]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[25]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[24]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[23]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[22]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[21]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[20]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[19]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[18]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[17]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[16]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[15]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[14]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[13]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[12]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[11]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[10]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[9]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[8]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[7]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[6]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[5]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[4]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[3]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[2]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[1]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.dat_o[0]"/>
          </bus>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.err_o"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.rst_i"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.rty_o"/>
          <bus is_signal_inverted="no" link="all" name="I2CMaster:i2c0|bus.sel_i" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.sel_i[3]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.sel_i[2]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.sel_i[1]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.sel_i[0]"/>
          </bus>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.stb_i"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|bus.we_i"/>
          <bus is_signal_inverted="no" link="all" name="I2CMaster:i2c0|decodeAddress" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="I2CMaster:i2c0|decodeAddress[1]"/>
            <net is_signal_inverted="no" name="I2CMaster:i2c0|decodeAddress[0]"/>
          </bus>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|strobe"/>
          <net is_signal_inverted="no" name="AddressedConnect:i2c0Connect|selected"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|i2c_master_top:i2c|scl_padoen_o"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|i2c_master_top:i2c|sda_padoen_o"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|i2c_master_top:i2c|scl_pad_i"/>
          <net is_signal_inverted="no" name="I2CMaster:i2c0|i2c_master_top:i2c|sda_pad_i"/>
        </setup_view>
      </presentation>
      <trigger CRC="EEAE020A" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2011/05/18 22:31:25  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="256" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'I2CMaster:i2c0|i2c_master_top:i2c|scl_padoen_o' == falling edge
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2011/05/19 03:41:49  #0" power_up_mode="false" sample_depth="1024" trigger_position="128">0001000111011101110111010011001100110000110011001100110000000000000000000000110011001100110000000000000000000000110011001100110000000000000000001100110011001100000000000000000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000000000011001100110011000000000000000001110111011101110100110011001100000000110011001100110011111111111111111111111111111111110011001100000000000000001111111111111111110011001100110011001111111111111111110011001100110000000011001100110000000000000000000011111111111111111100110011001100000000110011001100110000000000000000001100110011001100000000000000000000001100110011001100000000000000000000001100110011000000000000000000000111011101110111010011001100110000000011001100110011000000000000000000110011001100110000000000000000000000110011001100110000000000000000001100110011001100000000000000000000001100110011001100000000000000000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000001110111011101110100010011001100000000110011001100110000000000000000000000110011001100110000000000000000001100110011001100000000000000000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000000000011001100110011000000000000000000110011001100110000000000000000010001110111011101110100110011001100001100110011001100111111111111111111111111111111111100110011000000000000000011001111111111111111110011001100110011001111111111111100110011001100110000110011001100110000000000000000110011111111111111111100110011001100001100110011001100000000000000000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000001000111011101110111010011001100110000110011001100110000000000000000000000110011001100110000000000000000001100110011001100000000000000000000001100110011001100000000000000000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000000110011001100110000000000000000010001110111011101110100110011001100000000110011001100110000000000000000001100110011001100000000000000000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000000000011001100110000000000000000000000110011001100110000000000000000000000110011001100110000000000000000011101110111011101001100110011000000001100110011001100111111111111111111111111111111111100110011000000000000000011111111111111111100110011001100110011111111111111111100110011001100000000110011001100110000000000000000111111111111111111001100110011000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000000000011001100110011000000000000000001110111011101110100110011001100000000110011001100110000000000000000001100110011001100000000000000000000001100110011001100000000000000000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000000110011001100110000000000000000000000110011001100110000000000000000010001110111011101000100110011001100001100110011001100000000000000000000001100110011001100000000000000000011001100110011000000000000000000000011001100110011000000000000000000000011001100110000000000000000000000110011001100110000000000000000000000110011001100110000000000000000001100110011001100000000000000000100011101110111011101001100110011000000001100110011001111111111111111111111111111111111001100110000000000000000110011111111111111111100110011001100110011111111111111111100110011001100001100110011001100000000000000001100111111111111111111001100110011000011001100110011000000000000000000000011001100110011000000000000000000000011001100110011000000000000000000110011001100110000000000000000010001110111011101110100110011001100001100110011001100000000000000000000001100110011001100000000000000000000001100110011000000000000000000000011001100110011000000000000000000000011001100110011000000000000000000110011001100110000000000000000000000110011001100110000000000000000000000110011001100000000000000000000011101110111011101001100110011000000001100110011001100000000000000</data>
          <extradata>11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111T1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="79"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="4"/>
      <single attribute="zoom offset denominator" value="4"/>
      <single attribute="zoom offset numerator" value="130945"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,256,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1366,706"/>
    <multi attribute="jtag widget size" size="2" value="334,120"/>
  </global_info>
</session>
