Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Feb 20 20:18:43 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uut1/clk_10ms_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   47          inf        0.000                      0                   47           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_disp_1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca_left
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.726ns  (logic 4.050ns (70.725%)  route 1.676ns (29.275%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  uut_disp_1/CA_reg/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_disp_1/CA_reg/Q
                         net (fo=2, routed)           1.676     2.132    ca_left_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.726 r  ca_left_OBUF_inst/O
                         net (fo=0)                   0.000     5.726    ca_left
    W13                                                               r  ca_left (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_disp_2/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca_right
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.982ns (70.374%)  route 1.676ns (29.626%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  uut_disp_2/CA_reg/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uut_disp_2/CA_reg/Q
                         net (fo=2, routed)           1.676     2.132    ca_right_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526     5.659 r  ca_right_OBUF_inst/O
                         net (fo=0)                   0.000     5.659    ca_right
    W19                                                               r  ca_right (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.334ns  (logic 0.766ns (22.977%)  route 2.568ns (77.023%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[8]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.137     1.655    uut1/clk_cnt[8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  uut1/clk_cnt[20]_i_5/O
                         net (fo=2, routed)           0.773     2.552    uut1/clk_cnt[20]_i_5_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.676 r  uut1/clk_cnt[20]_i_1/O
                         net (fo=21, routed)          0.658     3.334    uut1/clk_10ms_0
    SLICE_X42Y23         FDRE                                         r  uut1/clk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.334ns  (logic 0.766ns (22.977%)  route 2.568ns (77.023%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[8]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.137     1.655    uut1/clk_cnt[8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  uut1/clk_cnt[20]_i_5/O
                         net (fo=2, routed)           0.773     2.552    uut1/clk_cnt[20]_i_5_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.676 r  uut1/clk_cnt[20]_i_1/O
                         net (fo=21, routed)          0.658     3.334    uut1/clk_10ms_0
    SLICE_X42Y23         FDRE                                         r  uut1/clk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.334ns  (logic 0.766ns (22.977%)  route 2.568ns (77.023%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[8]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.137     1.655    uut1/clk_cnt[8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  uut1/clk_cnt[20]_i_5/O
                         net (fo=2, routed)           0.773     2.552    uut1/clk_cnt[20]_i_5_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.676 r  uut1/clk_cnt[20]_i_1/O
                         net (fo=21, routed)          0.658     3.334    uut1/clk_10ms_0
    SLICE_X42Y23         FDRE                                         r  uut1/clk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.334ns  (logic 0.766ns (22.977%)  route 2.568ns (77.023%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[8]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.137     1.655    uut1/clk_cnt[8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  uut1/clk_cnt[20]_i_5/O
                         net (fo=2, routed)           0.773     2.552    uut1/clk_cnt[20]_i_5_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.676 r  uut1/clk_cnt[20]_i_1/O
                         net (fo=21, routed)          0.658     3.334    uut1/clk_10ms_0
    SLICE_X42Y23         FDRE                                         r  uut1/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.227ns  (logic 0.766ns (23.736%)  route 2.461ns (76.264%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[8]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.137     1.655    uut1/clk_cnt[8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  uut1/clk_cnt[20]_i_5/O
                         net (fo=2, routed)           0.773     2.552    uut1/clk_cnt[20]_i_5_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.676 r  uut1/clk_cnt[20]_i_1/O
                         net (fo=21, routed)          0.551     3.227    uut1/clk_10ms_0
    SLICE_X42Y21         FDRE                                         r  uut1/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.227ns  (logic 0.766ns (23.736%)  route 2.461ns (76.264%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[8]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.137     1.655    uut1/clk_cnt[8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  uut1/clk_cnt[20]_i_5/O
                         net (fo=2, routed)           0.773     2.552    uut1/clk_cnt[20]_i_5_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.676 r  uut1/clk_cnt[20]_i_1/O
                         net (fo=21, routed)          0.551     3.227    uut1/clk_10ms_0
    SLICE_X42Y21         FDRE                                         r  uut1/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.227ns  (logic 0.766ns (23.736%)  route 2.461ns (76.264%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[8]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.137     1.655    uut1/clk_cnt[8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  uut1/clk_cnt[20]_i_5/O
                         net (fo=2, routed)           0.773     2.552    uut1/clk_cnt[20]_i_5_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.676 r  uut1/clk_cnt[20]_i_1/O
                         net (fo=21, routed)          0.551     3.227    uut1/clk_10ms_0
    SLICE_X42Y21         FDRE                                         r  uut1/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.227ns  (logic 0.766ns (23.736%)  route 2.461ns (76.264%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[8]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/clk_cnt_reg[8]/Q
                         net (fo=2, routed)           1.137     1.655    uut1/clk_cnt[8]
    SLICE_X43Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.779 f  uut1/clk_cnt[20]_i_5/O
                         net (fo=2, routed)           0.773     2.552    uut1/clk_cnt[20]_i_5_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.676 r  uut1/clk_cnt[20]_i_1/O
                         net (fo=21, routed)          0.551     3.227    uut1/clk_10ms_0
    SLICE_X42Y21         FDRE                                         r  uut1/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_disp_1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_disp_1/CA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  uut_disp_1/CA_reg/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uut_disp_1/CA_reg/Q
                         net (fo=2, routed)           0.168     0.309    uut_disp_1/ca_left_OBUF
    SLICE_X43Y41         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uut_disp_1/CA_i_1/O
                         net (fo=1, routed)           0.000     0.354    uut_disp_1/CA_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  uut_disp_1/CA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_disp_2/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut_disp_2/CA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE                         0.000     0.000 r  uut_disp_2/CA_reg/C
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uut_disp_2/CA_reg/Q
                         net (fo=2, routed)           0.168     0.309    uut_disp_2/ca_right_OBUF
    SLICE_X43Y5          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  uut_disp_2/CA_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    uut_disp_2/CA_i_1__0_n_0
    SLICE_X43Y5          FDRE                                         r  uut_disp_2/CA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[0]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uut1/clk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    uut1/clk_cnt[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  uut1/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    uut1/p_1_in[0]
    SLICE_X43Y22         FDRE                                         r  uut1/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_10ms_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_10ms_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE                         0.000     0.000 r  uut1/clk_10ms_reg/C
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut1/clk_10ms_reg/Q
                         net (fo=3, routed)           0.185     0.326    uut1/clk_10ms
    SLICE_X43Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  uut1/clk_10ms_i_1/O
                         net (fo=1, routed)           0.000     0.371    uut1/clk_10ms_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  uut1/clk_10ms_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[11]/C
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut1/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.125     0.289    uut1/clk_cnt[11]
    SLICE_X42Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  uut1/clk_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.399    uut1/p_1_in[11]
    SLICE_X42Y23         FDRE                                         r  uut1/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[7]/C
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut1/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.125     0.289    uut1/clk_cnt[7]
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  uut1/clk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.399    uut1/p_1_in[7]
    SLICE_X42Y22         FDRE                                         r  uut1/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[15]/C
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut1/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.127     0.291    uut1/clk_cnt[15]
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  uut1/clk_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.401    uut1/p_1_in[15]
    SLICE_X42Y24         FDRE                                         r  uut1/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[19]/C
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     0.291    uut1/clk_cnt[19]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  uut1/clk_cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.401    uut1/p_1_in[19]
    SLICE_X42Y25         FDRE                                         r  uut1/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[3]/C
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     0.291    uut1/clk_cnt[3]
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  uut1/clk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     0.401    uut1/p_1_in[3]
    SLICE_X42Y21         FDRE                                         r  uut1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/clk_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.299ns (69.174%)  route 0.133ns (30.826%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE                         0.000     0.000 r  uut1/clk_cnt_reg[0]/C
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut1/clk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.133     0.274    uut1/clk_cnt[0]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.432 r  uut1/clk_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     0.432    uut1/p_1_in[1]
    SLICE_X42Y21         FDRE                                         r  uut1/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





