$date
	Sun Oct 23 06:16:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#69275
b1101 !
1"
#69278
b1101 &
b1101 %
1$
#69279
0"
#69282
b101000 &
b101000 %
#69286
b10100 &
b10100 %
#69290
b1010 &
b1010 %
#69294
b101 &
b101 %
#69298
b10000 &
b10000 %
#69302
b1000 &
b1000 %
#69306
b100 &
b100 %
#69310
b10 &
b10 %
#69314
b1 &
b1 %
1#
#69318
b0 &
0#
b0 %
0$
#1084226
b1011 &
b1011 %
1$
b1011 !
1"
#1084227
0"
#1084230
b100010 &
b100010 %
#1084234
b10001 &
b10001 %
#1084238
b110100 &
b110100 %
#1084242
b11010 &
b11010 %
#1084246
b1101 &
b1101 %
#1084250
b101000 &
b101000 %
#1084254
b10100 &
b10100 %
#1084258
b1010 &
b1010 %
#1084262
b101 &
b101 %
#1084266
b10000 &
b10000 %
#1084270
b1000 &
b1000 %
#1084274
b100 &
b100 %
#1084278
b10 &
b10 %
#1084282
b1 &
b1 %
1#
#1084286
b0 &
0#
b0 %
0$
#2067888
b1 !
1"
#2067890
b1 &
b1 %
1$
#2067891
0"
#2067894
1#
#2067898
b0 &
b0 %
0#
0$
#4500012
