

================================================================
== Vitis HLS Report for 'pad2'
================================================================
* Date:           Sat Jan 25 23:14:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       pad2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.090 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    57605|    57605|  0.576 ms|  0.576 ms|  57603|  57603|  loop auto-rewind stp (delay=3 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_34_1_VITIS_LOOP_35_2_VITIS_LOOP_36_3  |    57603|    57603|         5|          1|          1|  57600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     330|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      50|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     135|    -|
|Register         |        -|     -|     281|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     281|     611|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_9ns_9ns_16_1_1_U1  |mul_9ns_9ns_16_1_1  |        0|   0|  0|  50|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  50|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_4ns_4ns_16ns_16_4_1_U2  |mac_muladd_4ns_4ns_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_9ns_8ns_4ns_16_4_1_U3   |mac_muladd_9ns_8ns_4ns_16_4_1   |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_313_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln34_fu_375_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln35_1_fu_299_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln35_fu_205_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln45_1_fu_412_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln45_4_fu_402_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln45_fu_425_p2       |         +|   0|  0|  23|          16|          16|
    |j_fu_293_p2              |         +|   0|  0|  12|           4|           1|
    |empty_4_fu_257_p2        |         -|   0|  0|  15|           8|           8|
    |and_ln34_fu_199_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_101         |       and|   0|  0|   2|           1|           1|
    |ap_condition_398         |       and|   0|  0|   2|           1|           1|
    |ap_condition_405         |       and|   0|  0|   2|           1|           1|
    |cmp10_fu_263_p2          |      icmp|   0|  0|  12|           4|           3|
    |cmp9_fu_243_p2           |      icmp|   0|  0|  12|           4|           1|
    |first_iter_0_fu_233_p2   |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln34_fu_331_p2      |      icmp|   0|  0|  23|          16|          14|
    |icmp_ln35_fu_325_p2      |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln36_fu_319_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln39_fu_269_p2      |      icmp|   0|  0|  12|           4|           3|
    |empty_fu_211_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln39_1_fu_287_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_2_fu_281_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_275_p2        |        or|   0|  0|   2|           1|           1|
    |c_fu_363_p3              |    select|   0|  0|   9|           1|           9|
    |empty_6_fu_435_p3        |    select|   0|  0|  32|           1|           1|
    |i_fu_225_p3              |    select|   0|  0|   4|           1|           4|
    |j_mid2_fu_217_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln34_fu_185_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln35_1_fu_305_p3  |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_193_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 330|         146|         109|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |add_ln3422_fu_92                          |   9|          2|    9|         18|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg          |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln3521_phi_fu_125_p4      |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln3620_phi_fu_136_p4      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i18_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten1215_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten17_load    |   9|          2|    8|         16|
    |ap_sig_allocacmp_j19_load                 |   9|          2|    4|          8|
    |c16_fu_76                                 |   9|          2|    9|         18|
    |i18_fu_84                                 |   9|          2|    4|          8|
    |icmp_ln3521_reg_122                       |   9|          2|    1|          2|
    |indvar_flatten1215_fu_72                  |   9|          2|   16|         32|
    |indvar_flatten17_fu_80                    |   9|          2|    8|         16|
    |j19_fu_88                                 |   9|          2|    4|          8|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 135|         30|   87|        174|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln3422_fu_92                                  |   9|   0|    9|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |c16_fu_76                                         |   9|   0|    9|          0|
    |empty_4_reg_514                                   |   8|   0|    8|          0|
    |i18_fu_84                                         |   4|   0|    4|          0|
    |icmp_ln34_reg_534                                 |   1|   0|    1|          0|
    |icmp_ln3521_reg_122                               |   1|   0|    1|          0|
    |icmp_ln35_reg_529                                 |   1|   0|    1|          0|
    |icmp_ln36_reg_524                                 |   1|   0|    1|          0|
    |indvar_flatten1215_fu_72                          |  16|   0|   16|          0|
    |indvar_flatten17_fu_80                            |   8|   0|    8|          0|
    |j19_fu_88                                         |   4|   0|    4|          0|
    |j_mid2_reg_503                                    |   4|   0|    4|          0|
    |or_ln39_1_reg_519                                 |   1|   0|    1|          0|
    |select_ln34_1_cast_reg_538                        |   9|   0|   16|          7|
    |empty_4_reg_514                                   |  64|  32|    8|          0|
    |j_mid2_reg_503                                    |  64|  32|    4|          0|
    |or_ln39_1_reg_519                                 |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 281|  96|  109|          7|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|          pad2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|          pad2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|          pad2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|          pad2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|          pad2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|          pad2|  return value|
|inp_img_address0  |  out|   16|   ap_memory|       inp_img|         array|
|inp_img_ce0       |  out|    1|   ap_memory|       inp_img|         array|
|inp_img_q0        |   in|   32|   ap_memory|       inp_img|         array|
|out_img_address0  |  out|   16|   ap_memory|       out_img|         array|
|out_img_ce0       |  out|    1|   ap_memory|       out_img|         array|
|out_img_we0       |  out|    1|   ap_memory|       out_img|         array|
|out_img_d0        |  out|   32|   ap_memory|       out_img|         array|
+------------------+-----+-----+------------+--------------+--------------+

