Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Feb 20 04:01:48 2024
| Host         : compute running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lfsr_timing_summary_routed.rpt -pb lfsr_timing_summary_routed.pb -rpx lfsr_timing_summary_routed.rpx -warn_on_violation
| Design       : lfsr
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (47)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (47)
-------------------------------------------------
 There are 47 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   55          inf        0.000                      0                   55           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.181ns  (logic 2.562ns (61.272%)  route 1.619ns (38.728%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[7]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  lfsr_shift_reg_reg[7]/Q
                         net (fo=3, routed)           1.619     1.927    lfsr_output_OBUF[7]
    AG25                 OBUF (Prop_obuf_I_O)         2.254     4.181 r  lfsr_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.181    lfsr_output[7]
    AG25                                                              r  lfsr_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.158ns  (logic 2.597ns (62.462%)  route 1.561ns (37.538%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[3]_lopt_replica/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  lfsr_shift_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.561     1.869    lfsr_shift_reg_reg[3]_lopt_replica_1
    AL25                 OBUF (Prop_obuf_I_O)         2.289     4.158 r  lfsr_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.158    lfsr_output[3]
    AL25                                                              r  lfsr_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.149ns  (logic 2.526ns (60.871%)  route 1.624ns (39.129%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[6]_lopt_replica/C
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  lfsr_shift_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.624     1.893    lfsr_shift_reg_reg[6]_lopt_replica_1
    AH25                 OBUF (Prop_obuf_I_O)         2.257     4.149 r  lfsr_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.149    lfsr_output[6]
    AH25                                                              r  lfsr_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.138ns  (logic 2.589ns (62.569%)  route 1.549ns (37.431%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[2]_lopt_replica/C
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  lfsr_shift_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.549     1.857    lfsr_shift_reg_reg[2]_lopt_replica_1
    AL26                 OBUF (Prop_obuf_I_O)         2.281     4.138 r  lfsr_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.138    lfsr_output[2]
    AL26                                                              r  lfsr_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 2.605ns (63.842%)  route 1.475ns (36.158%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[1]_lopt_replica/C
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  lfsr_shift_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.475     1.783    lfsr_shift_reg_reg[1]_lopt_replica_1
    AM26                 OBUF (Prop_obuf_I_O)         2.297     4.081 r  lfsr_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.081    lfsr_output[1]
    AM26                                                              r  lfsr_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.080ns  (logic 2.605ns (63.849%)  route 1.475ns (36.151%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[0]_lopt_replica/C
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  lfsr_shift_reg_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.475     1.783    lfsr_shift_reg_reg[0]_lopt_replica_1
    AM27                 OBUF (Prop_obuf_I_O)         2.297     4.080 r  lfsr_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.080    lfsr_output[0]
    AM27                                                              r  lfsr_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.060ns  (logic 2.531ns (62.325%)  route 1.530ns (37.675%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[4]_lopt_replica/C
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  lfsr_shift_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.530     1.799    lfsr_shift_reg_reg[4]_lopt_replica_1
    AJ25                 OBUF (Prop_obuf_I_O)         2.262     4.060 r  lfsr_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.060    lfsr_output[4]
    AJ25                                                              r  lfsr_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.984ns  (logic 2.529ns (63.474%)  route 1.455ns (36.526%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[5]_lopt_replica/C
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  lfsr_shift_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.455     1.724    lfsr_shift_reg_reg[5]_lopt_replica_1
    AH24                 OBUF (Prop_obuf_I_O)         2.260     3.984 r  lfsr_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.984    lfsr_output[5]
    AH24                                                              r  lfsr_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed_address[0]
                            (input port)
  Destination:            lfsr_shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.923ns  (logic 0.741ns (25.365%)  route 2.182ns (74.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  seed_address[0] (IN)
                         net (fo=0)                   0.000     0.000    seed_address[0]
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  seed_address_IBUF[0]_inst/O
                         net (fo=1, routed)           1.406     2.082    seed_address_IBUF[0]
    SLICE_X46Y59         LUT3 (Prop_lut3_I0_O)        0.066     2.148 r  lfsr_shift_reg[0]_i_1/O
                         net (fo=2, routed)           0.775     2.923    p_1_in[0]
    SLICE_X46Y58         FDCE                                         r  lfsr_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seed_address[3]
                            (input port)
  Destination:            lfsr_shift_reg_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.838ns  (logic 0.798ns (28.132%)  route 2.039ns (71.868%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP26                                              0.000     0.000 r  seed_address[3] (IN)
                         net (fo=0)                   0.000     0.000    seed_address[3]
    AP26                 IBUF (Prop_ibuf_I_O)         0.735     0.735 r  seed_address_IBUF[3]_inst/O
                         net (fo=1, routed)           1.372     2.107    seed_address_IBUF[3]
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.063     2.170 r  lfsr_shift_reg[3]_i_1/O
                         net (fo=2, routed)           0.668     2.838    p_1_in[3]
    SLICE_X46Y58         FDCE                                         r  lfsr_shift_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            xor_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.146ns (66.649%)  route 0.073ns (33.351%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[2]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  lfsr_shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.073     0.191    lfsr_output_OBUF[2]
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.028     0.219 r  xor_out_i_1/O
                         net (fo=1, routed)           0.000     0.219    xor_out_i_1_n_0
    SLICE_X47Y58         FDCE                                         r  xor_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.171ns (72.720%)  route 0.064ns (27.280%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[0]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  lfsr_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.064     0.171    lfsr_output_OBUF[0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.064     0.235 r  lfsr_shift_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     0.235    p_1_in[7]
    SLICE_X46Y58         FDCE                                         r  lfsr_shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.145ns (40.814%)  route 0.210ns (59.186%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[1]/C
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  lfsr_shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.210     0.328    lfsr_output_OBUF[1]
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.027     0.355 r  lfsr_shift_reg[0]_i_1/O
                         net (fo=2, routed)           0.000     0.355    p_1_in[0]
    SLICE_X46Y59         FDCE                                         r  lfsr_shift_reg_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.171ns (41.275%)  route 0.243ns (58.725%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[5]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  lfsr_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.178     0.285    lfsr_output_OBUF[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.064     0.349 r  lfsr_shift_reg[4]_i_1/O
                         net (fo=2, routed)           0.065     0.414    p_1_in[4]
    SLICE_X46Y58         FDCE                                         r  lfsr_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.146ns (33.102%)  route 0.295ns (66.898%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[2]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  lfsr_shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.188     0.306    lfsr_output_OBUF[2]
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.028     0.334 r  lfsr_shift_reg[1]_i_1/O
                         net (fo=2, routed)           0.107     0.441    p_1_in[1]
    SLICE_X46Y59         FDCE                                         r  lfsr_shift_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.146ns (32.320%)  route 0.306ns (67.680%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[7]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  lfsr_shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.197     0.315    lfsr_output_OBUF[7]
    SLICE_X47Y59         LUT3 (Prop_lut3_I2_O)        0.028     0.343 r  lfsr_shift_reg[6]_i_1/O
                         net (fo=2, routed)           0.108     0.452    p_1_in[6]
    SLICE_X47Y59         FDCE                                         r  lfsr_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.171ns (37.370%)  route 0.287ns (62.630%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[5]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  lfsr_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.178     0.285    lfsr_output_OBUF[5]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.064     0.349 r  lfsr_shift_reg[4]_i_1/O
                         net (fo=2, routed)           0.108     0.458    p_1_in[4]
    SLICE_X47Y59         FDCE                                         r  lfsr_shift_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.146ns (30.181%)  route 0.338ns (69.819%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[3]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  lfsr_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.185     0.303    lfsr_output_OBUF[3]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.028     0.331 r  lfsr_shift_reg[2]_i_1/O
                         net (fo=2, routed)           0.153     0.484    p_1_in[2]
    SLICE_X46Y59         FDCE                                         r  lfsr_shift_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.146ns (29.664%)  route 0.346ns (70.336%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[3]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  lfsr_shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.185     0.303    lfsr_output_OBUF[3]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.028     0.331 r  lfsr_shift_reg[2]_i_1/O
                         net (fo=2, routed)           0.161     0.492    p_1_in[2]
    SLICE_X46Y58         FDCE                                         r  lfsr_shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lfsr_shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.146ns (29.512%)  route 0.349ns (70.488%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE                         0.000     0.000 r  lfsr_shift_reg_reg[2]/C
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  lfsr_shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.188     0.306    lfsr_output_OBUF[2]
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.028     0.334 r  lfsr_shift_reg[1]_i_1/O
                         net (fo=2, routed)           0.160     0.495    p_1_in[1]
    SLICE_X46Y59         FDCE                                         r  lfsr_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





