 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGIN
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Tue Mar 10 21:41:24 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.35%

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 340.6302           0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/IN3 (NOR3X0)       0.0336    0.0061 @   0.1061 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)        0.0502    0.0552     0.1613 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (net)     1   3.6011       0.0000     0.1613 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1613 f
  clint/clint_slice/bsg_rtc_strobe/C_n[1] (net)         3.6011              0.0000     0.1613 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1613 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (net)   3.6011           0.0000     0.1613 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)   0.0502  -0.0043 &   0.1570 f
  data arrival time                                                                    0.1570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                         0.0137     0.4346
  data required time                                                                   0.4346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4346
  data arrival time                                                                   -0.1570
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2776


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 340.6302           0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/IN3 (NOR3X0)       0.0336    0.0061 @   0.1061 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)        0.0441    0.0512     0.1574 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (net)     1   2.4722       0.0000     0.1574 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1574 f
  clint/clint_slice/bsg_rtc_strobe/C_n[2] (net)         2.4722              0.0000     0.1574 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1574 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (net)   2.4722           0.0000     0.1574 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)   0.0441   0.0000 &   0.1574 f
  data arrival time                                                                    0.1574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                             0.0000     0.4177
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.4177 r
  library hold time                                                         0.0145     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.1574
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2748


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 340.6302           0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/IN3 (NOR3X0)       0.0336    0.0061 @   0.1061 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)        0.0460    0.0525     0.1586 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (net)     1   2.8254       0.0000     0.1586 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1586 f
  clint/clint_slice/bsg_rtc_strobe/C_n[0] (net)         2.8254              0.0000     0.1586 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1586 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (net)   2.8254           0.0000     0.1586 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)   0.0460  -0.0010 &   0.1576 f
  data arrival time                                                                    0.1576

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                             0.0000     0.4177
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.4177 r
  library hold time                                                         0.0141     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.1576
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2742


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 340.6302           0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/IN3 (NOR3X0)       0.0336    0.0062 @   0.1062 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)        0.0522    0.0564     0.1626 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (net)     1   3.9678       0.0000     0.1626 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1626 f
  clint/clint_slice/bsg_rtc_strobe/C_n[3] (net)         3.9678              0.0000     0.1626 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1626 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (net)   3.9678           0.0000     0.1626 f
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)   0.0522  -0.0008 &   0.1618 f
  data arrival time                                                                    0.1618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                             0.0000     0.4208
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.4208 r
  library hold time                                                         0.0132     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.1618
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2722


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 335.7041           0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/IN3 (NOR3X0)       0.0330    0.0060 @   0.1060 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U3/QN (NOR3X0)        0.0835    0.0523     0.1583 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (net)     1   3.7735       0.0000     0.1583 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[1] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1583 r
  clint/clint_slice/bsg_rtc_strobe/C_n[1] (net)         3.7735              0.0000     0.1583 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1583 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[1] (net)   3.7735           0.0000     0.1583 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D (DFFX1)   0.0835  -0.0076 &   0.1507 r
  data arrival time                                                                    0.1507

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                        -0.0381     0.3828
  data required time                                                                   0.3828
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3828
  data arrival time                                                                   -0.1507
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2321


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 335.7041           0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/IN3 (NOR3X0)       0.0330    0.0060 @   0.1060 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U4/QN (NOR3X0)        0.0773    0.0494     0.1553 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (net)     1   2.9979       0.0000     0.1553 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1553 r
  clint/clint_slice/bsg_rtc_strobe/C_n[0] (net)         2.9979              0.0000     0.1553 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1553 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[0] (net)   2.9979           0.0000     0.1553 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D (DFFX1)   0.0773  -0.0043 &   0.1510 r
  data arrival time                                                                    0.1510

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                             0.0000     0.4177
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.4177 r
  library hold time                                                        -0.0370     0.3807
  data required time                                                                   0.3807
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3807
  data arrival time                                                                   -0.1510
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2297


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0336    0.0062 @   0.1062 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0534    0.0628     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.6306             0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (net)  12.6306           0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/IN2 (NOR2X0)      0.0534    0.0001 &   0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/QN (NOR2X0)       0.0377    0.0413     0.2104 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (net)     1   3.0317      0.0000     0.2104 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2104 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[3] (net)       3.0317              0.0000     0.2104 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2104 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (net)   3.0317           0.0000     0.2104 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D (DFFX1)   0.0377  -0.0005 &   0.2099 f
  data arrival time                                                                    0.2099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                         0.0166     0.4375
  data required time                                                                   0.4375
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4375
  data arrival time                                                                   -0.2099
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2276


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 335.7041           0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/IN3 (NOR3X0)       0.0330    0.0060 @   0.1060 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U2/QN (NOR3X0)        0.0745    0.0480     0.1540 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (net)     1   2.6447       0.0000     0.1540 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[2] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1540 r
  clint/clint_slice/bsg_rtc_strobe/C_n[2] (net)         2.6447              0.0000     0.1540 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1540 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[2] (net)   2.6447           0.0000     0.1540 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D (DFFX1)   0.0745   0.0000 &   0.1541 r
  data arrival time                                                                    0.1541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                             0.0000     0.4177
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.4177 r
  library hold time                                                        -0.0365     0.3812
  data required time                                                                   0.3812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3812
  data arrival time                                                                   -0.1541
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2272


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/c_i[0] (net) 335.7041           0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/IN3 (NOR3X0)       0.0330    0.0061 @   0.1061 f
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/U1/QN (NOR3X0)        0.0865    0.0537     0.1598 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (net)     1   4.1402       0.0000     0.1598 r
  clint/clint_slice/bsg_rtc_strobe/nor3_C_n/o[3] (bsg_nor3_width_p4_harden_p1_0)   0.0000   0.1598 r
  clint/clint_slice/bsg_rtc_strobe/C_n[3] (net)         4.1402              0.0000     0.1598 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (bsg_dff_width_p4_harden_p0_strength_p2_0)   0.0000   0.1598 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_i[3] (net)   4.1402           0.0000     0.1598 r
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D (DFFX1)   0.0865  -0.0040 &   0.1558 r
  data arrival time                                                                    0.1558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                             0.0000     0.4208
  clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.4208 r
  library hold time                                                        -0.0387     0.3821
  data required time                                                                   0.3821
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3821
  data arrival time                                                                   -0.1558
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2263


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0330    0.0060 @   0.1060 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0497    0.0649     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.3960             0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (net)  12.3960           0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/INP (INVX0)       0.0497    0.0001 &   0.1710 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/ZN (INVX0)        0.0339    0.0208     0.1918 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n2 (net)     1   1.7542        0.0000     0.1918 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/IN2 (NAND2X0)     0.0339    0.0000 &   0.1918 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/QN (NAND2X0)      0.0483    0.0345     0.2263 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (net)     1   2.6839      0.0000     0.2263 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2263 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[2] (net)       2.6839              0.0000     0.2263 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2263 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (net)   2.6839           0.0000     0.2263 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D (DFFX1)   0.0483   0.0000 &   0.2263 f
  data arrival time                                                                    0.2263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                         0.0141     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.2263
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2087


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0330    0.0060 @   0.1060 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0497    0.0649     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.3960             0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (net)  12.3960           0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/INP (INVX0)       0.0497    0.0001 &   0.1710 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/ZN (INVX0)        0.0382    0.0237     0.1947 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n4 (net)     1   2.5126        0.0000     0.1947 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/IN2 (NAND2X0)     0.0382   -0.0011 &   0.1936 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/QN (NAND2X0)      0.0478    0.0344     0.2280 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (net)     1   2.5387      0.0000     0.2280 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2280 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[1] (net)       2.5387              0.0000     0.2280 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2280 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (net)   2.5387           0.0000     0.2280 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/D (DFFX1)   0.0478   0.0000 &   0.2280 f
  data arrival time                                                                    0.2280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                         0.0142     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.2280
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2071


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0330    0.0060 @   0.1060 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0497    0.0649     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.3960             0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (net)  12.3960           0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/INP (INVX0)       0.0497    0.0001 &   0.1710 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/ZN (INVX0)        0.0375    0.0232     0.1942 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n1 (net)     1   2.3842        0.0000     0.1942 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/IN2 (NAND2X0)     0.0375    0.0000 &   0.1942 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/QN (NAND2X0)      0.0492    0.0355     0.2297 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (net)     1   2.8218      0.0000     0.2297 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2297 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[0] (net)       2.8218              0.0000     0.2297 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2297 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (net)   2.8218           0.0000     0.2297 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D (DFFX1)   0.0492  -0.0020 &   0.2277 f
  data arrival time                                                                    0.2277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                             0.0000     0.4177
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.4177 r
  library hold time                                                         0.0134     0.4311
  data required time                                                                   0.4311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4311
  data arrival time                                                                   -0.2277
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2034


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0330    0.0060 @   0.1060 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0497    0.0649     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.3960             0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (net)  12.3960           0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/INP (INVX0)       0.0497    0.0001 &   0.1710 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/ZN (INVX0)        0.0421    0.0263     0.1973 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n3 (net)     1   3.1985        0.0000     0.1973 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/IN2 (NAND2X0)     0.0421   -0.0006 &   0.1968 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/QN (NAND2X0)      0.0498    0.0356     0.2323 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (net)     1   2.7057      0.0000     0.2323 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2323 f
  clint/clint_slice/bsg_rtc_strobe/S_n_n[4] (net)       2.7057              0.0000     0.2323 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2323 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (net)   2.7057           0.0000     0.2323 f
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D (DFFX1)   0.0498   0.0000 &   0.2323 f
  data arrival time                                                                    0.2323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                             0.0000     0.4208
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/CLK (DFFX1)          0.0000     0.4208 r
  library hold time                                                         0.0138     0.4346
  data required time                                                                   0.4346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4346
  data arrival time                                                                   -0.2323
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.2023


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2120 r
  clint/cmd_buffer/reset_i (net)                       33.2025              0.0000     0.2120 r
  clint/cmd_buffer/U11/IN1 (NAND2X0)                              0.2141   -0.0210 &   0.1910 r
  clint/cmd_buffer/U11/QN (NAND2X0)                               0.0470    0.0557     0.2467 f
  clint/cmd_buffer/n5 (net)                     1       2.5377              0.0000     0.2467 f
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                          0.0470    0.0000 &   0.2467 f
  data arrival time                                                                    0.2467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                                  0.0000     0.4172 r
  library hold time                                                         0.0139     0.4311
  data required time                                                                   0.4311
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4311
  data arrival time                                                                   -0.2467
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1844


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 f
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    335.7041              0.0000     0.1000 f
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0330    0.0060 @   0.1060 f
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0497    0.0649     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.3960             0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[3] (net)  12.3960           0.0000     0.1709 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/IN2 (NOR2X0)      0.0497    0.0001 &   0.1710 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U9/QN (NOR2X0)       0.0566    0.0355     0.2065 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (net)     1   3.2041      0.0000     0.2065 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[3] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2065 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[3] (net)       3.2041              0.0000     0.2065 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2065 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[3] (net)   3.2041           0.0000     0.2065 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D (DFFX1)   0.0566  -0.0010 &   0.2055 r
  data arrival time                                                                    0.2055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                        -0.0323     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.2055
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1831


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2120 r
  clint/resp_buffer/reset_i (net)                      33.2025              0.0000     0.2120 r
  clint/resp_buffer/U9/IN1 (NAND2X0)                              0.2141   -0.0203 &   0.1917 r
  clint/resp_buffer/U9/QN (NAND2X0)                               0.0497    0.0583     0.2500 f
  clint/resp_buffer/n16 (net)                   1       2.8949              0.0000     0.2500 f
  clint/resp_buffer/empty_r_reg/D (DFFX1)                         0.0497    0.0000 &   0.2500 f
  data arrival time                                                                    0.2500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                                 0.0000     0.4161 r
  library hold time                                                         0.0134     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.2500
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1795


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0336    0.0062 @   0.1062 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0534    0.0628     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.6306             0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[2] (net)  12.6306           0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/INP (INVX0)       0.0534    0.0001 &   0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U3/ZN (INVX0)        0.0294    0.0219     0.1909 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n2 (net)     1   1.6856        0.0000     0.1909 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/IN2 (NAND2X0)     0.0294    0.0000 &   0.1909 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U4/QN (NAND2X0)      0.0523    0.0345     0.2254 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (net)     1   2.8563      0.0000     0.2254 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[2] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2254 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[2] (net)       2.8563              0.0000     0.2254 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2254 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[2] (net)   2.8563           0.0000     0.2254 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D (DFFX1)   0.0523   0.0000 &   0.2254 r
  data arrival time                                                                    0.2254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                        -0.0310     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.2254
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1644


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0336    0.0062 @   0.1062 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0534    0.0628     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.6306             0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[1] (net)  12.6306           0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/INP (INVX0)       0.0534    0.0001 &   0.1691 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U7/ZN (INVX0)        0.0331    0.0248     0.1939 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n4 (net)     1   2.4440        0.0000     0.1939 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/IN2 (NAND2X0)     0.0331   -0.0008 &   0.1930 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U8/QN (NAND2X0)      0.0519    0.0348     0.2278 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (net)     1   2.7111      0.0000     0.2278 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[1] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2278 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[1] (net)       2.7111              0.0000     0.2278 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2278 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[1] (net)   2.7111           0.0000     0.2278 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/D (DFFX1)   0.0519   0.0000 &   0.2278 r
  data arrival time                                                                    0.2278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4209     0.4209
  clock reconvergence pessimism                                             0.0000     0.4209
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/CLK (DFFX1)          0.0000     0.4209 r
  library hold time                                                        -0.0309     0.3899
  data required time                                                                   0.3899
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3899
  data arrival time                                                                   -0.2278
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1621


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0336    0.0062 @   0.1062 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0534    0.0628     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.6306             0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[0] (net)  12.6306           0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/INP (INVX0)       0.0534    0.0001 &   0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U1/ZN (INVX0)        0.0325    0.0243     0.1933 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n1 (net)     1   2.3156        0.0000     0.1933 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/IN2 (NAND2X0)     0.0325    0.0000 &   0.1934 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U2/QN (NAND2X0)      0.0502    0.0357     0.2291 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (net)     1   2.9942      0.0000     0.2291 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[0] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2291 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[0] (net)       2.9942              0.0000     0.2291 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2291 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[0] (net)   2.9942           0.0000     0.2291 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D (DFFX1)   0.0502  -0.0018 &   0.2273 r
  data arrival time                                                                    0.2273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                             0.0000     0.4177
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/CLK (DFFX1)          0.0000     0.4177 r
  library hold time                                                        -0.0304     0.3873
  data required time                                                                   0.3873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3873
  data arrival time                                                                   -0.2273
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1600


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (bsg_strobe_width_p5_0)        0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/reset_r_i (net)    340.6302              0.0000     0.1000 r
  clint/clint_slice/bsg_rtc_strobe/U5/IN1 (OR2X1)                 0.0336    0.0062 @   0.1062 r
  clint/clint_slice/bsg_rtc_strobe/U5/Q (OR2X1)                   0.0534    0.0628     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/new_val (net)     5  12.6306             0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/i2[4] (net)  12.6306           0.0000     0.1690 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/INP (INVX0)       0.0534    0.0001 &   0.1691 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U5/ZN (INVX0)        0.0364    0.0275     0.1965 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/n3 (net)     1   3.1299        0.0000     0.1965 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/IN2 (NAND2X0)     0.0364   -0.0004 &   0.1961 f
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/U6/QN (NAND2X0)      0.0521    0.0362     0.2323 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (net)     1   2.8781      0.0000     0.2323 r
  clint/clint_slice/bsg_rtc_strobe/muxi2_S_n/o[4] (bsg_muxi2_gatestack_width_p5_harden_p1_0)   0.0000   0.2323 r
  clint/clint_slice/bsg_rtc_strobe/S_n_n[4] (net)       2.8781              0.0000     0.2323 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (bsg_dff_width_p5_harden_p0_strength_p4_0)   0.0000   0.2323 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_i[4] (net)   2.8781           0.0000     0.2323 r
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D (DFFX1)   0.0521   0.0000 &   0.2323 r
  data arrival time                                                                    0.2323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4208     0.4208
  clock reconvergence pessimism                                             0.0000     0.4208
  clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/CLK (DFFX1)          0.0000     0.4208 r
  library hold time                                                        -0.0310     0.3898
  data required time                                                                   0.3898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3898
  data arrival time                                                                   -0.2323
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1575


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U3972/IN5 (AO221X1)                    0.0964    0.0015 @   0.2246 f
  core/fe/pc_gen/bp_fe_bht/U3972/Q (AO221X1)                      0.0345    0.0667     0.2913 f
  core/fe/pc_gen/bp_fe_bht/n864 (net)           1       2.6605              0.0000     0.2913 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/D (DFFX1)              0.0345    0.0000 &   0.2913 f
  data arrival time                                                                    0.2913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4273     0.4273
  clock reconvergence pessimism                                             0.0000     0.4273
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/CLK (DFFX1)                      0.0000     0.4273 r
  library hold time                                                         0.0173     0.4447
  data required time                                                                   0.4447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4447
  data arrival time                                                                   -0.2913
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1534


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U4377/IN5 (AO221X1)                    0.0964    0.0014 @   0.2245 f
  core/fe/pc_gen/bp_fe_bht/U4377/Q (AO221X1)                      0.0334    0.0659     0.2903 f
  core/fe/pc_gen/bp_fe_bht/n674 (net)           1       2.2961              0.0000     0.2903 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/D (DFFX1)               0.0334    0.0000 &   0.2904 f
  data arrival time                                                                    0.2904

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  clock reconvergence pessimism                                             0.0000     0.4262
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/CLK (DFFX1)                       0.0000     0.4262 r
  library hold time                                                         0.0175     0.4437
  data required time                                                                   0.4437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4437
  data arrival time                                                                   -0.2904
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1534


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U3968/IN5 (AO221X1)                    0.0964    0.0013 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U3968/Q (AO221X1)                      0.0347    0.0669     0.2913 f
  core/fe/pc_gen/bp_fe_bht/n866 (net)           1       2.7585              0.0000     0.2913 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/D (DFFX1)              0.0347    0.0000 &   0.2913 f
  data arrival time                                                                    0.2913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4270     0.4270
  clock reconvergence pessimism                                             0.0000     0.4270
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/CLK (DFFX1)                      0.0000     0.4270 r
  library hold time                                                         0.0172     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.2913
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1530


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U3980/IN5 (AO221X1)                    0.0964    0.0020 @   0.2251 f
  core/fe/pc_gen/bp_fe_bht/U3980/Q (AO221X1)                      0.0350    0.0671     0.2922 f
  core/fe/pc_gen/bp_fe_bht/n860 (net)           1       2.8486              0.0000     0.2922 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/D (DFFX1)              0.0350    0.0000 &   0.2922 f
  data arrival time                                                                    0.2922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                             0.0000     0.4276
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/CLK (DFFX1)                      0.0000     0.4276 r
  library hold time                                                         0.0172     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.2922
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1526


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U3982/IN5 (AO221X1)                    0.0964    0.0020 @   0.2251 f
  core/fe/pc_gen/bp_fe_bht/U3982/Q (AO221X1)                      0.0350    0.0671     0.2922 f
  core/fe/pc_gen/bp_fe_bht/n859 (net)           1       2.8522              0.0000     0.2922 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/D (DFFX1)              0.0350    0.0000 &   0.2922 f
  data arrival time                                                                    0.2922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                             0.0000     0.4276
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/CLK (DFFX1)                      0.0000     0.4276 r
  library hold time                                                         0.0172     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.2922
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1526


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U3978/IN5 (AO221X1)                    0.0964    0.0017 @   0.2248 f
  core/fe/pc_gen/bp_fe_bht/U3978/Q (AO221X1)                      0.0351    0.0672     0.2920 f
  core/fe/pc_gen/bp_fe_bht/n861 (net)           1       2.8751              0.0000     0.2920 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/D (DFFX1)              0.0351    0.0000 &   0.2920 f
  data arrival time                                                                    0.2920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  clock reconvergence pessimism                                             0.0000     0.4274
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/CLK (DFFX1)                      0.0000     0.4274 r
  library hold time                                                         0.0172     0.4446
  data required time                                                                   0.4446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4446
  data arrival time                                                                   -0.2920
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1526


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U3976/IN5 (AO221X1)                    0.0964    0.0014 @   0.2245 f
  core/fe/pc_gen/bp_fe_bht/U3976/Q (AO221X1)                      0.0351    0.0672     0.2917 f
  core/fe/pc_gen/bp_fe_bht/n862 (net)           1       2.8999              0.0000     0.2917 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/D (DFFX1)              0.0351    0.0000 &   0.2917 f
  data arrival time                                                                    0.2917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0171     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.2917
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1526


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U3974/IN5 (AO221X1)                    0.0964    0.0018 @   0.2249 f
  core/fe/pc_gen/bp_fe_bht/U3974/Q (AO221X1)                      0.0357    0.0676     0.2925 f
  core/fe/pc_gen/bp_fe_bht/n863 (net)           1       3.0844              0.0000     0.2925 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/D (DFFX1)              0.0357    0.0000 &   0.2925 f
  data arrival time                                                                    0.2925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4275     0.4275
  clock reconvergence pessimism                                             0.0000     0.4275
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/CLK (DFFX1)                      0.0000     0.4275 r
  library hold time                                                         0.0170     0.4445
  data required time                                                                   0.4445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4445
  data arrival time                                                                   -0.2925
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1520


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U4527/IN5 (AO221X1)                    0.0964    0.0020 @   0.2251 f
  core/fe/pc_gen/bp_fe_bht/U4527/Q (AO221X1)                      0.0354    0.0674     0.2924 f
  core/fe/pc_gen/bp_fe_bht/n603 (net)           1       2.9741              0.0000     0.2924 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/D (DFFX1)                0.0354   -0.0007 &   0.2917 f
  data arrival time                                                                    0.2917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4266     0.4266
  clock reconvergence pessimism                                             0.0000     0.4266
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/CLK (DFFX1)                        0.0000     0.4266 r
  library hold time                                                         0.0171     0.4437
  data required time                                                                   0.4437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4437
  data arrival time                                                                   -0.2917
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1520


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U3970/IN5 (AO221X1)                    0.0964    0.0013 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U3970/Q (AO221X1)                      0.0351    0.0672     0.2915 f
  core/fe/pc_gen/bp_fe_bht/n865 (net)           1       2.8761              0.0000     0.2915 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/D (DFFX1)              0.0351    0.0000 &   0.2916 f
  data arrival time                                                                    0.2916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4263     0.4263
  clock reconvergence pessimism                                             0.0000     0.4263
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/CLK (DFFX1)                      0.0000     0.4263 r
  library hold time                                                         0.0172     0.4435
  data required time                                                                   0.4435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4435
  data arrival time                                                                   -0.2916
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1519


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U4523/IN5 (AO221X1)                    0.0964    0.0022 @   0.2253 f
  core/fe/pc_gen/bp_fe_bht/U4523/Q (AO221X1)                      0.0349    0.0670     0.2923 f
  core/fe/pc_gen/bp_fe_bht/n605 (net)           1       2.8047              0.0000     0.2923 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/D (DFFX1)               0.0349    0.0000 &   0.2923 f
  data arrival time                                                                    0.2923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  clock reconvergence pessimism                                             0.0000     0.4269
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/CLK (DFFX1)                       0.0000     0.4269 r
  library hold time                                                         0.0172     0.4441
  data required time                                                                   0.4441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4441
  data arrival time                                                                   -0.2923
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1518


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U4379/IN5 (AO221X1)                    0.0964    0.0014 @   0.2245 f
  core/fe/pc_gen/bp_fe_bht/U4379/Q (AO221X1)                      0.0350    0.0671     0.2916 f
  core/fe/pc_gen/bp_fe_bht/n673 (net)           1       2.8583              0.0000     0.2916 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/D (DFFX1)               0.0350    0.0000 &   0.2916 f
  data arrival time                                                                    0.2916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  clock reconvergence pessimism                                             0.0000     0.4262
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/CLK (DFFX1)                       0.0000     0.4262 r
  library hold time                                                         0.0172     0.4433
  data required time                                                                   0.4433
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4433
  data arrival time                                                                   -0.2916
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1517


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_504__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U3468/IN5 (AO221X1)                    0.1185    0.0014 @   0.2136 f
  core/fe/pc_gen/bp_fe_bht/U3468/Q (AO221X1)                      0.0347    0.0687     0.2823 f
  core/fe/pc_gen/bp_fe_bht/n1099 (net)          1       2.4148              0.0000     0.2823 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_504__0_/D (DFFX1)              0.0347    0.0000 &   0.2823 f
  data arrival time                                                                    0.2823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_504__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0214     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.2823
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1508


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U4525/IN5 (AO221X1)                    0.0964    0.0020 @   0.2251 f
  core/fe/pc_gen/bp_fe_bht/U4525/Q (AO221X1)                      0.0358    0.0678     0.2928 f
  core/fe/pc_gen/bp_fe_bht/n604 (net)           1       3.1462              0.0000     0.2928 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/D (DFFX1)                0.0358    0.0000 &   0.2929 f
  data arrival time                                                                    0.2929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4266     0.4266
  clock reconvergence pessimism                                             0.0000     0.4266
  core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/CLK (DFFX1)                        0.0000     0.4266 r
  library hold time                                                         0.0170     0.4436
  data required time                                                                   0.4436
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4436
  data arrival time                                                                   -0.2929
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1507


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_223__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4070/IN5 (AO221X1)                    0.1185    0.0006 @   0.2128 f
  core/fe/pc_gen/bp_fe_bht/U4070/Q (AO221X1)                      0.0353    0.0692     0.2820 f
  core/fe/pc_gen/bp_fe_bht/n818 (net)           1       2.6344              0.0000     0.2820 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_223__0_/D (DFFX1)              0.0353    0.0000 &   0.2820 f
  data arrival time                                                                    0.2820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                             0.0000     0.4114
  core/fe/pc_gen/bp_fe_bht/mem_reg_223__0_/CLK (DFFX1)                      0.0000     0.4114 r
  library hold time                                                         0.0213     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.2820
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1506


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U4517/IN5 (AO221X1)                    0.0964    0.0022 @   0.2253 f
  core/fe/pc_gen/bp_fe_bht/U4517/Q (AO221X1)                      0.0365    0.0682     0.2935 f
  core/fe/pc_gen/bp_fe_bht/n608 (net)           1       3.3568              0.0000     0.2935 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/D (DFFX1)               0.0365    0.0000 &   0.2935 f
  data arrival time                                                                    0.2935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/CLK (DFFX1)                       0.0000     0.4272 r
  library hold time                                                         0.0168     0.4440
  data required time                                                                   0.4440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4440
  data arrival time                                                                   -0.2935
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1505


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.0964    0.0992 @   0.2231 f
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      56.3080              0.0000     0.2231 f
  core/fe/pc_gen/bp_fe_bht/U4519/IN5 (AO221X1)                    0.0964    0.0021 @   0.2252 f
  core/fe/pc_gen/bp_fe_bht/U4519/Q (AO221X1)                      0.0371    0.0687     0.2939 f
  core/fe/pc_gen/bp_fe_bht/n607 (net)           1       3.5790              0.0000     0.2939 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/D (DFFX1)               0.0371   -0.0012 &   0.2927 f
  data arrival time                                                                    0.2927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4266     0.4266
  clock reconvergence pessimism                                             0.0000     0.4266
  core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/CLK (DFFX1)                       0.0000     0.4266 r
  library hold time                                                         0.0167     0.4432
  data required time                                                                   0.4432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4432
  data arrival time                                                                   -0.2927
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1505


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_122__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4285/IN5 (AO221X1)                    0.1185    0.0010 @   0.2132 f
  core/fe/pc_gen/bp_fe_bht/U4285/Q (AO221X1)                      0.0354    0.0693     0.2825 f
  core/fe/pc_gen/bp_fe_bht/n717 (net)           1       2.6720              0.0000     0.2825 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_122__0_/D (DFFX1)              0.0354    0.0000 &   0.2825 f
  data arrival time                                                                    0.2825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_122__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0212     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.2825
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1505


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_505__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U3466/IN5 (AO221X1)                    0.1185    0.0013 @   0.2135 f
  core/fe/pc_gen/bp_fe_bht/U3466/Q (AO221X1)                      0.0359    0.0697     0.2831 f
  core/fe/pc_gen/bp_fe_bht/n1100 (net)          1       2.8449              0.0000     0.2831 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_505__0_/D (DFFX1)              0.0359    0.0000 &   0.2831 f
  data arrival time                                                                    0.2831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  clock reconvergence pessimism                                             0.0000     0.4122
  core/fe/pc_gen/bp_fe_bht/mem_reg_505__0_/CLK (DFFX1)                      0.0000     0.4122 r
  library hold time                                                         0.0211     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.2831
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1502


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_511__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U3454/IN5 (AO221X1)                    0.1185    0.0013 @   0.2135 f
  core/fe/pc_gen/bp_fe_bht/U3454/Q (AO221X1)                      0.0355    0.0694     0.2828 f
  core/fe/pc_gen/bp_fe_bht/n1106 (net)          1       2.7159              0.0000     0.2828 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_511__0_/D (DFFX1)              0.0355    0.0000 &   0.2829 f
  data arrival time                                                                    0.2829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_511__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0212     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.2829
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1501


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_60__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4418/IN5 (AO221X1)                    0.1185    0.0009 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4418/Q (AO221X1)                      0.0358    0.0696     0.2827 f
  core/fe/pc_gen/bp_fe_bht/n655 (net)           1       2.8248              0.0000     0.2827 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_60__0_/D (DFFX1)               0.0358    0.0000 &   0.2827 f
  data arrival time                                                                    0.2827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_60__0_/CLK (DFFX1)                       0.0000     0.4115 r
  library hold time                                                         0.0212     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.2827
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1499


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_123__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4283/IN5 (AO221X1)                    0.1185    0.0009 @   0.2131 f
  core/fe/pc_gen/bp_fe_bht/U4283/Q (AO221X1)                      0.0357    0.0695     0.2826 f
  core/fe/pc_gen/bp_fe_bht/n718 (net)           1       2.7769              0.0000     0.2826 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_123__0_/D (DFFX1)              0.0357    0.0000 &   0.2826 f
  data arrival time                                                                    0.2826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_123__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0212     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.2826
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1499


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_509__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U3458/IN5 (AO221X1)                    0.1185    0.0005 @   0.2127 f
  core/fe/pc_gen/bp_fe_bht/U3458/Q (AO221X1)                      0.0371    0.0706     0.2833 f
  core/fe/pc_gen/bp_fe_bht/n1104 (net)          1       3.2683              0.0000     0.2833 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_509__0_/D (DFFX1)              0.0371    0.0000 &   0.2833 f
  data arrival time                                                                    0.2833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe/pc_gen/bp_fe_bht/mem_reg_509__0_/CLK (DFFX1)                      0.0000     0.4121 r
  library hold time                                                         0.0208     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.2833
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1496


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_217__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4082/IN5 (AO221X1)                    0.1185    0.0006 @   0.2128 f
  core/fe/pc_gen/bp_fe_bht/U4082/Q (AO221X1)                      0.0365    0.0701     0.2830 f
  core/fe/pc_gen/bp_fe_bht/n812 (net)           1       3.0688              0.0000     0.2830 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_217__0_/D (DFFX1)              0.0365    0.0000 &   0.2830 f
  data arrival time                                                                    0.2830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_217__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0210     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.2830
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1495


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_510__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U3456/IN5 (AO221X1)                    0.1185    0.0010 @   0.2132 f
  core/fe/pc_gen/bp_fe_bht/U3456/Q (AO221X1)                      0.0368    0.0703     0.2836 f
  core/fe/pc_gen/bp_fe_bht/n1105 (net)          1       3.1622              0.0000     0.2836 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_510__0_/D (DFFX1)              0.0368    0.0000 &   0.2836 f
  data arrival time                                                                    0.2836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe/pc_gen/bp_fe_bht/mem_reg_510__0_/CLK (DFFX1)                      0.0000     0.4120 r
  library hold time                                                         0.0209     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.2836
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1493


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_126__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4277/IN5 (AO221X1)                    0.1185    0.0014 @   0.2136 f
  core/fe/pc_gen/bp_fe_bht/U4277/Q (AO221X1)                      0.0373    0.0708     0.2844 f
  core/fe/pc_gen/bp_fe_bht/n721 (net)           1       3.3478              0.0000     0.2844 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_126__0_/D (DFFX1)              0.0373    0.0000 &   0.2844 f
  data arrival time                                                                    0.2844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  clock reconvergence pessimism                                             0.0000     0.4124
  core/fe/pc_gen/bp_fe_bht/mem_reg_126__0_/CLK (DFFX1)                      0.0000     0.4124 r
  library hold time                                                         0.0208     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.2844
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1488


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_506__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U3464/IN5 (AO221X1)                    0.1185    0.0008 @   0.2129 f
  core/fe/pc_gen/bp_fe_bht/U3464/Q (AO221X1)                      0.0378    0.0711     0.2841 f
  core/fe/pc_gen/bp_fe_bht/n1101 (net)          1       3.5109              0.0000     0.2841 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_506__0_/D (DFFX1)              0.0378    0.0000 &   0.2841 f
  data arrival time                                                                    0.2841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe/pc_gen/bp_fe_bht/mem_reg_506__0_/CLK (DFFX1)                      0.0000     0.4120 r
  library hold time                                                         0.0207     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.2841
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1486


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_508__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U3460/IN5 (AO221X1)                    0.1185    0.0011 @   0.2133 f
  core/fe/pc_gen/bp_fe_bht/U3460/Q (AO221X1)                      0.0383    0.0715     0.2848 f
  core/fe/pc_gen/bp_fe_bht/n1103 (net)          1       3.6987              0.0000     0.2848 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_508__0_/D (DFFX1)              0.0383   -0.0005 &   0.2844 f
  data arrival time                                                                    0.2844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4122     0.4122
  clock reconvergence pessimism                                             0.0000     0.4122
  core/fe/pc_gen/bp_fe_bht/mem_reg_508__0_/CLK (DFFX1)                      0.0000     0.4122 r
  library hold time                                                         0.0206     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.2844
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1484


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_121__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4287/IN5 (AO221X1)                    0.1185    0.0015 @   0.2137 f
  core/fe/pc_gen/bp_fe_bht/U4287/Q (AO221X1)                      0.0383    0.0715     0.2852 f
  core/fe/pc_gen/bp_fe_bht/n716 (net)           1       3.7060              0.0000     0.2852 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_121__0_/D (DFFX1)              0.0383    0.0000 &   0.2853 f
  data arrival time                                                                    0.2853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/fe/pc_gen/bp_fe_bht/mem_reg_121__0_/CLK (DFFX1)                      0.0000     0.4125 r
  library hold time                                                         0.0206     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.2853
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1478


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_507__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U3462/IN5 (AO221X1)                    0.1185    0.0007 @   0.2129 f
  core/fe/pc_gen/bp_fe_bht/U3462/Q (AO221X1)                      0.0383    0.0715     0.2844 f
  core/fe/pc_gen/bp_fe_bht/n1102 (net)          1       3.6901              0.0000     0.2844 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_507__0_/D (DFFX1)              0.0383    0.0000 &   0.2845 f
  data arrival time                                                                    0.2845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_507__0_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0206     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.2845
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1478


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4536/IN5 (AO221X1)                    0.1078    0.0003 @   0.2295 f
  core/fe/pc_gen/bp_fe_bht/U4536/Q (AO221X1)                      0.0349    0.0680     0.2976 f
  core/fe/pc_gen/bp_fe_bht/n599 (net)           1       2.6597              0.0000     0.2976 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/D (DFFX1)                0.0349    0.0000 &   0.2976 f
  data arrival time                                                                    0.2976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/CLK (DFFX1)                        0.0000     0.4279 r
  library hold time                                                         0.0172     0.4451
  data required time                                                                   0.4451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4451
  data arrival time                                                                   -0.2976
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1475


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_127__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4275/IN5 (AO221X1)                    0.1185    0.0014 @   0.2136 f
  core/fe/pc_gen/bp_fe_bht/U4275/Q (AO221X1)                      0.0399    0.0728     0.2864 f
  core/fe/pc_gen/bp_fe_bht/n722 (net)           1       4.2740              0.0000     0.2864 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_127__0_/D (DFFX1)              0.0399   -0.0006 &   0.2859 f
  data arrival time                                                                    0.2859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/fe/pc_gen/bp_fe_bht/mem_reg_127__0_/CLK (DFFX1)                      0.0000     0.4125 r
  library hold time                                                         0.0202     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.2859
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1468


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4410/IN5 (AO221X1)                    0.1078    0.0007 @   0.2299 f
  core/fe/pc_gen/bp_fe_bht/U4410/Q (AO221X1)                      0.0352    0.0682     0.2981 f
  core/fe/pc_gen/bp_fe_bht/n659 (net)           1       2.7413              0.0000     0.2981 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/D (DFFX1)               0.0352    0.0000 &   0.2981 f
  data arrival time                                                                    0.2981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  clock reconvergence pessimism                                             0.0000     0.4277
  core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/CLK (DFFX1)                       0.0000     0.4277 r
  library hold time                                                         0.0171     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.2981
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1467


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4534/IN5 (AO221X1)                    0.1078    0.0009 @   0.2301 f
  core/fe/pc_gen/bp_fe_bht/U4534/Q (AO221X1)                      0.0351    0.0681     0.2982 f
  core/fe/pc_gen/bp_fe_bht/n600 (net)           1       2.7171              0.0000     0.2982 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_/D (DFFX1)                0.0351    0.0000 &   0.2983 f
  data arrival time                                                                    0.2983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  clock reconvergence pessimism                                             0.0000     0.4269
  core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_/CLK (DFFX1)                        0.0000     0.4269 r
  library hold time                                                         0.0171     0.4440
  data required time                                                                   0.4440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4440
  data arrival time                                                                   -0.2983
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1458


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_124__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4281/IN5 (AO221X1)                    0.1185    0.0014 @   0.2136 f
  core/fe/pc_gen/bp_fe_bht/U4281/Q (AO221X1)                      0.0403    0.0731     0.2866 f
  core/fe/pc_gen/bp_fe_bht/n719 (net)           1       4.4065              0.0000     0.2866 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_124__0_/D (DFFX1)              0.0403    0.0001 &   0.2867 f
  data arrival time                                                                    0.2867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4123     0.4123
  clock reconvergence pessimism                                             0.0000     0.4123
  core/fe/pc_gen/bp_fe_bht/mem_reg_124__0_/CLK (DFFX1)                      0.0000     0.4123 r
  library hold time                                                         0.0201     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.2867
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1457


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4542/IN5 (AO221X1)                    0.1078    0.0002 @   0.2294 f
  core/fe/pc_gen/bp_fe_bht/U4542/Q (AO221X1)                      0.0358    0.0687     0.2981 f
  core/fe/pc_gen/bp_fe_bht/n596 (net)           1       2.9762              0.0000     0.2981 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_/D (DFFX1)                0.0358    0.0000 &   0.2981 f
  data arrival time                                                                    0.2981

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  clock reconvergence pessimism                                             0.0000     0.4269
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_/CLK (DFFX1)                        0.0000     0.4269 r
  library hold time                                                         0.0170     0.4439
  data required time                                                                   0.4439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4439
  data arrival time                                                                   -0.2981
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1457


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_69__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4398/IN5 (AO221X1)                    0.1078    0.0008 @   0.2301 f
  core/fe/pc_gen/bp_fe_bht/U4398/Q (AO221X1)                      0.0355    0.0684     0.2986 f
  core/fe/pc_gen/bp_fe_bht/n664 (net)           1       2.8618              0.0000     0.2986 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_69__0_/D (DFFX1)               0.0355    0.0000 &   0.2986 f
  data arrival time                                                                    0.2986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_69__0_/CLK (DFFX1)                       0.0000     0.4272 r
  library hold time                                                         0.0171     0.4442
  data required time                                                                   0.4442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4442
  data arrival time                                                                   -0.2986
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1456


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_125__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0533    0.0047 @   0.1047 f
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1185    0.1075 @   0.2122 f
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      73.1323              0.0000     0.2122 f
  core/fe/pc_gen/bp_fe_bht/U4279/IN5 (AO221X1)                    0.1185    0.0014 @   0.2135 f
  core/fe/pc_gen/bp_fe_bht/U4279/Q (AO221X1)                      0.0409    0.0735     0.2870 f
  core/fe/pc_gen/bp_fe_bht/n720 (net)           1       4.5991              0.0000     0.2870 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_125__0_/D (DFFX1)              0.0409    0.0001 &   0.2871 f
  data arrival time                                                                    0.2871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  clock reconvergence pessimism                                             0.0000     0.4124
  core/fe/pc_gen/bp_fe_bht/mem_reg_125__0_/CLK (DFFX1)                      0.0000     0.4124 r
  library hold time                                                         0.0200     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.2871
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1453


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_134__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4260/IN5 (AO221X1)                    0.1078    0.0013 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4260/Q (AO221X1)                      0.0358    0.0687     0.2992 f
  core/fe/pc_gen/bp_fe_bht/n729 (net)           1       2.9588              0.0000     0.2992 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_134__0_/D (DFFX1)              0.0358    0.0000 &   0.2992 f
  data arrival time                                                                    0.2992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4273     0.4273
  clock reconvergence pessimism                                             0.0000     0.4273
  core/fe/pc_gen/bp_fe_bht/mem_reg_134__0_/CLK (DFFX1)                      0.0000     0.4273 r
  library hold time                                                         0.0170     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1451


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_65__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4408/IN5 (AO221X1)                    0.1078    0.0011 @   0.2303 f
  core/fe/pc_gen/bp_fe_bht/U4408/Q (AO221X1)                      0.0360    0.0688     0.2991 f
  core/fe/pc_gen/bp_fe_bht/n660 (net)           1       3.0306              0.0000     0.2991 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_65__0_/D (DFFX1)               0.0360    0.0000 &   0.2992 f
  data arrival time                                                                    0.2992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4273     0.4273
  clock reconvergence pessimism                                             0.0000     0.4273
  core/fe/pc_gen/bp_fe_bht/mem_reg_65__0_/CLK (DFFX1)                       0.0000     0.4273 r
  library hold time                                                         0.0169     0.4442
  data required time                                                                   0.4442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4442
  data arrival time                                                                   -0.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1450


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_135__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4258/IN5 (AO221X1)                    0.1078    0.0014 @   0.2306 f
  core/fe/pc_gen/bp_fe_bht/U4258/Q (AO221X1)                      0.0362    0.0690     0.2996 f
  core/fe/pc_gen/bp_fe_bht/n730 (net)           1       3.0906              0.0000     0.2996 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_135__0_/D (DFFX1)              0.0362    0.0000 &   0.2996 f
  data arrival time                                                                    0.2996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  clock reconvergence pessimism                                             0.0000     0.4274
  core/fe/pc_gen/bp_fe_bht/mem_reg_135__0_/CLK (DFFX1)                      0.0000     0.4274 r
  library hold time                                                         0.0169     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.2996
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1447


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_326__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U3850/IN5 (AO221X1)                    0.1078    0.0015 @   0.2308 f
  core/fe/pc_gen/bp_fe_bht/U3850/Q (AO221X1)                      0.0363    0.0691     0.2999 f
  core/fe/pc_gen/bp_fe_bht/n921 (net)           1       3.1479              0.0000     0.2999 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_326__0_/D (DFFX1)              0.0363    0.0000 &   0.2999 f
  data arrival time                                                                    0.2999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  clock reconvergence pessimism                                             0.0000     0.4274
  core/fe/pc_gen/bp_fe_bht/mem_reg_326__0_/CLK (DFFX1)                      0.0000     0.4274 r
  library hold time                                                         0.0169     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.2999
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1444


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_327__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U3848/IN5 (AO221X1)                    0.1078    0.0017 @   0.2310 f
  core/fe/pc_gen/bp_fe_bht/U3848/Q (AO221X1)                      0.0362    0.0690     0.3000 f
  core/fe/pc_gen/bp_fe_bht/n922 (net)           1       3.1038              0.0000     0.3000 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_327__0_/D (DFFX1)              0.0362    0.0000 &   0.3000 f
  data arrival time                                                                    0.3000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  clock reconvergence pessimism                                             0.0000     0.4274
  core/fe/pc_gen/bp_fe_bht/mem_reg_327__0_/CLK (DFFX1)                      0.0000     0.4274 r
  library hold time                                                         0.0169     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.3000
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1443


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_70__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4396/IN5 (AO221X1)                    0.1078    0.0018 @   0.2311 f
  core/fe/pc_gen/bp_fe_bht/U4396/Q (AO221X1)                      0.0363    0.0691     0.3002 f
  core/fe/pc_gen/bp_fe_bht/n665 (net)           1       3.1507              0.0000     0.3002 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_70__0_/D (DFFX1)               0.0363    0.0000 &   0.3002 f
  data arrival time                                                                    0.3002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  clock reconvergence pessimism                                             0.0000     0.4274
  core/fe/pc_gen/bp_fe_bht/mem_reg_70__0_/CLK (DFFX1)                       0.0000     0.4274 r
  library hold time                                                         0.0169     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.3002
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1441


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_335__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3831/IN5 (AO221X1)                    0.1115    0.0013 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3831/Q (AO221X1)                      0.0362    0.0693     0.3020 f
  core/fe/pc_gen/bp_fe_bht/n930 (net)           1       3.0721              0.0000     0.3020 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_335__0_/D (DFFX1)              0.0362   -0.0007 &   0.3013 f
  data arrival time                                                                    0.3013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  clock reconvergence pessimism                                             0.0000     0.4280
  core/fe/pc_gen/bp_fe_bht/mem_reg_335__0_/CLK (DFFX1)                      0.0000     0.4280 r
  library hold time                                                         0.0169     0.4450
  data required time                                                                   0.4450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4450
  data arrival time                                                                   -0.3013
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1436


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_392__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3708/IN5 (AO221X1)                    0.1115    0.0023 @   0.2336 f
  core/fe/pc_gen/bp_fe_bht/U3708/Q (AO221X1)                      0.0353    0.0686     0.3022 f
  core/fe/pc_gen/bp_fe_bht/n987 (net)           1       2.7268              0.0000     0.3022 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_392__0_/D (DFFX1)              0.0353    0.0000 &   0.3022 f
  data arrival time                                                                    0.3022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_392__0_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0171     0.4455
  data required time                                                                   0.4455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4455
  data arrival time                                                                   -0.3022
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1433


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_331__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3840/IN5 (AO221X1)                    0.1115    0.0025 @   0.2339 f
  core/fe/pc_gen/bp_fe_bht/U3840/Q (AO221X1)                      0.0352    0.0686     0.3024 f
  core/fe/pc_gen/bp_fe_bht/n926 (net)           1       2.7175              0.0000     0.3024 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_331__0_/D (DFFX1)              0.0352    0.0000 &   0.3024 f
  data arrival time                                                                    0.3024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  clock reconvergence pessimism                                             0.0000     0.4283
  core/fe/pc_gen/bp_fe_bht/mem_reg_331__0_/CLK (DFFX1)                      0.0000     0.4283 r
  library hold time                                                         0.0171     0.4455
  data required time                                                                   0.4455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4455
  data arrival time                                                                   -0.3024
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1430


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_334__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3833/IN5 (AO221X1)                    0.1115    0.0028 @   0.2342 f
  core/fe/pc_gen/bp_fe_bht/U3833/Q (AO221X1)                      0.0353    0.0686     0.3028 f
  core/fe/pc_gen/bp_fe_bht/n929 (net)           1       2.7442              0.0000     0.3028 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_334__0_/D (DFFX1)              0.0353    0.0000 &   0.3028 f
  data arrival time                                                                    0.3028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_334__0_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0171     0.4455
  data required time                                                                   0.4455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4455
  data arrival time                                                                   -0.3028
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1426


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2134 f
  clint/resp_buffer/reset_i (net)                      33.4640              0.0000     0.2134 f
  clint/resp_buffer/U17/IN1 (AND3X1)                              0.1837   -0.0174 &   0.1960 f
  clint/resp_buffer/U17/Q (AND3X1)                                0.0345    0.0945     0.2905 f
  clint/resp_buffer/n17 (net)                   1       2.0585              0.0000     0.2905 f
  clint/resp_buffer/full_r_reg/D (DFFX1)                          0.0345    0.0000 &   0.2905 f
  data arrival time                                                                    0.2905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  clint/resp_buffer/full_r_reg/CLK (DFFX1)                                  0.0000     0.4160 r
  library hold time                                                         0.0170     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.2905
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1425


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_329__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3844/IN5 (AO221X1)                    0.1115    0.0021 @   0.2335 f
  core/fe/pc_gen/bp_fe_bht/U3844/Q (AO221X1)                      0.0361    0.0692     0.3027 f
  core/fe/pc_gen/bp_fe_bht/n924 (net)           1       3.0303              0.0000     0.3027 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_329__0_/D (DFFX1)              0.0361    0.0000 &   0.3028 f
  data arrival time                                                                    0.3028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_329__0_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0169     0.4453
  data required time                                                                   0.4453
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4453
  data arrival time                                                                   -0.3028
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1425


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_330__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3842/IN5 (AO221X1)                    0.1115    0.0027 @   0.2341 f
  core/fe/pc_gen/bp_fe_bht/U3842/Q (AO221X1)                      0.0355    0.0688     0.3028 f
  core/fe/pc_gen/bp_fe_bht/n925 (net)           1       2.8151              0.0000     0.3028 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_330__0_/D (DFFX1)              0.0355    0.0000 &   0.3029 f
  data arrival time                                                                    0.3029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  clock reconvergence pessimism                                             0.0000     0.4283
  core/fe/pc_gen/bp_fe_bht/mem_reg_330__0_/CLK (DFFX1)                      0.0000     0.4283 r
  library hold time                                                         0.0171     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.3029
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1425


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_332__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3837/IN5 (AO221X1)                    0.1115    0.0031 @   0.2344 f
  core/fe/pc_gen/bp_fe_bht/U3837/Q (AO221X1)                      0.0353    0.0686     0.3030 f
  core/fe/pc_gen/bp_fe_bht/n927 (net)           1       2.7326              0.0000     0.3030 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_332__0_/D (DFFX1)              0.0353    0.0000 &   0.3030 f
  data arrival time                                                                    0.3030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_332__0_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0171     0.4455
  data required time                                                                   0.4455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4455
  data arrival time                                                                   -0.3030
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1425


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_138__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4252/IN5 (AO221X1)                    0.1115    0.0033 @   0.2347 f
  core/fe/pc_gen/bp_fe_bht/U4252/Q (AO221X1)                      0.0351    0.0685     0.3031 f
  core/fe/pc_gen/bp_fe_bht/n733 (net)           1       2.6737              0.0000     0.3031 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_138__0_/D (DFFX1)              0.0351    0.0000 &   0.3032 f
  data arrival time                                                                    0.3032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  clock reconvergence pessimism                                             0.0000     0.4283
  core/fe/pc_gen/bp_fe_bht/mem_reg_138__0_/CLK (DFFX1)                      0.0000     0.4283 r
  library hold time                                                         0.0171     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.3032
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1423


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_333__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3835/IN5 (AO221X1)                    0.1115    0.0033 @   0.2346 f
  core/fe/pc_gen/bp_fe_bht/U3835/Q (AO221X1)                      0.0353    0.0686     0.3032 f
  core/fe/pc_gen/bp_fe_bht/n928 (net)           1       2.7398              0.0000     0.3032 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_333__0_/D (DFFX1)              0.0353    0.0000 &   0.3032 f
  data arrival time                                                                    0.3032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_333__0_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0171     0.4455
  data required time                                                                   0.4455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4455
  data arrival time                                                                   -0.3032
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1423


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_393__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3706/IN5 (AO221X1)                    0.1115    0.0023 @   0.2336 f
  core/fe/pc_gen/bp_fe_bht/U3706/Q (AO221X1)                      0.0368    0.0698     0.3034 f
  core/fe/pc_gen/bp_fe_bht/n988 (net)           1       3.2648              0.0000     0.3034 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_393__0_/D (DFFX1)              0.0368    0.0000 &   0.3034 f
  data arrival time                                                                    0.3034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  clock reconvergence pessimism                                             0.0000     0.4286
  core/fe/pc_gen/bp_fe_bht/mem_reg_393__0_/CLK (DFFX1)                      0.0000     0.4286 r
  library hold time                                                         0.0168     0.4453
  data required time                                                                   0.4453
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4453
  data arrival time                                                                   -0.3034
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1419


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_139__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4250/IN5 (AO221X1)                    0.1115    0.0033 @   0.2347 f
  core/fe/pc_gen/bp_fe_bht/U4250/Q (AO221X1)                      0.0357    0.0689     0.3036 f
  core/fe/pc_gen/bp_fe_bht/n734 (net)           1       2.8627              0.0000     0.3036 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_139__0_/D (DFFX1)              0.0357    0.0000 &   0.3036 f
  data arrival time                                                                    0.3036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_139__0_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0170     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.3036
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1418


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_136__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4256/IN5 (AO221X1)                    0.1115    0.0037 @   0.2351 f
  core/fe/pc_gen/bp_fe_bht/U4256/Q (AO221X1)                      0.0352    0.0686     0.3036 f
  core/fe/pc_gen/bp_fe_bht/n731 (net)           1       2.7206              0.0000     0.3036 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_136__0_/D (DFFX1)              0.0352    0.0000 &   0.3037 f
  data arrival time                                                                    0.3037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  clock reconvergence pessimism                                             0.0000     0.4283
  core/fe/pc_gen/bp_fe_bht/mem_reg_136__0_/CLK (DFFX1)                      0.0000     0.4283 r
  library hold time                                                         0.0171     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.3037
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1417


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_142__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4242/IN5 (AO221X1)                    0.1115    0.0037 @   0.2350 f
  core/fe/pc_gen/bp_fe_bht/U4242/Q (AO221X1)                      0.0355    0.0687     0.3038 f
  core/fe/pc_gen/bp_fe_bht/n737 (net)           1       2.8019              0.0000     0.3038 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_142__0_/D (DFFX1)              0.0355    0.0000 &   0.3038 f
  data arrival time                                                                    0.3038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  clock reconvergence pessimism                                             0.0000     0.4283
  core/fe/pc_gen/bp_fe_bht/mem_reg_142__0_/CLK (DFFX1)                      0.0000     0.4283 r
  library hold time                                                         0.0171     0.4454
  data required time                                                                   0.4454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4454
  data arrival time                                                                   -0.3038
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1416


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_328__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U3846/IN5 (AO221X1)                    0.1115    0.0025 @   0.2338 f
  core/fe/pc_gen/bp_fe_bht/U3846/Q (AO221X1)                      0.0368    0.0698     0.3036 f
  core/fe/pc_gen/bp_fe_bht/n923 (net)           1       3.2653              0.0000     0.3036 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_328__0_/D (DFFX1)              0.0368    0.0000 &   0.3036 f
  data arrival time                                                                    0.3036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_328__0_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0168     0.4451
  data required time                                                                   0.4451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4451
  data arrival time                                                                   -0.3036
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1415


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_144__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4238/IN5 (AO221X1)                    0.1282    0.0009 @   0.2208 f
  core/fe/pc_gen/bp_fe_bht/U4238/Q (AO221X1)                      0.0362    0.0707     0.2915 f
  core/fe/pc_gen/bp_fe_bht/n739 (net)           1       2.8200              0.0000     0.2915 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_144__0_/D (DFFX1)              0.0362    0.0000 &   0.2915 f
  data arrival time                                                                    0.2915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_144__0_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0210     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.2915
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1411


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2134 f
  clint/cmd_buffer/reset_i (net)                       33.4640              0.0000     0.2134 f
  clint/cmd_buffer/U17/IN1 (AND3X1)                               0.1837   -0.0181 &   0.1953 f
  clint/cmd_buffer/U17/Q (AND3X1)                                 0.0376    0.0970     0.2923 f
  clint/cmd_buffer/n4 (net)                     1       3.1183              0.0000     0.2923 f
  clint/cmd_buffer/full_r_reg/D (DFFX1)                           0.0376    0.0000 &   0.2923 f
  data arrival time                                                                    0.2923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/cmd_buffer/full_r_reg/CLK (DFFX1)                                   0.0000     0.4174 r
  library hold time                                                         0.0161     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.2923
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1411


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_143__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4240/IN5 (AO221X1)                    0.1115    0.0037 @   0.2351 f
  core/fe/pc_gen/bp_fe_bht/U4240/Q (AO221X1)                      0.0360    0.0692     0.3042 f
  core/fe/pc_gen/bp_fe_bht/n738 (net)           1       2.9900              0.0000     0.3042 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_143__0_/D (DFFX1)              0.0360    0.0000 &   0.3042 f
  data arrival time                                                                    0.3042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  clock reconvergence pessimism                                             0.0000     0.4282
  core/fe/pc_gen/bp_fe_bht/mem_reg_143__0_/CLK (DFFX1)                      0.0000     0.4282 r
  library hold time                                                         0.0170     0.4452
  data required time                                                                   0.4452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4452
  data arrival time                                                                   -0.3042
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1410


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_141__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4244/IN5 (AO221X1)                    0.1115    0.0038 @   0.2351 f
  core/fe/pc_gen/bp_fe_bht/U4244/Q (AO221X1)                      0.0368    0.0698     0.3049 f
  core/fe/pc_gen/bp_fe_bht/n736 (net)           1       3.2664              0.0000     0.3049 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_141__0_/D (DFFX1)              0.0368   -0.0013 &   0.3036 f
  data arrival time                                                                    0.3036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  clock reconvergence pessimism                                             0.0000     0.4277
  core/fe/pc_gen/bp_fe_bht/mem_reg_141__0_/CLK (DFFX1)                      0.0000     0.4277 r
  library hold time                                                         0.0168     0.4445
  data required time                                                                   0.4445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4445
  data arrival time                                                                   -0.3036
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1409


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_464__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U3554/IN5 (AO221X1)                    0.1282    0.0009 @   0.2208 f
  core/fe/pc_gen/bp_fe_bht/U3554/Q (AO221X1)                      0.0368    0.0712     0.2920 f
  core/fe/pc_gen/bp_fe_bht/n1059 (net)          1       3.0380              0.0000     0.2920 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_464__0_/D (DFFX1)              0.0368    0.0000 &   0.2920 f
  data arrival time                                                                    0.2920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_464__0_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0209     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.2920
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1405


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_277__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3955/IN5 (AO221X1)                    0.1067    0.0009 @   0.2222 f
  core/fe/pc_gen/bp_fe_bht/U3955/Q (AO221X1)                      0.0340    0.0672     0.2895 f
  core/fe/pc_gen/bp_fe_bht/n872 (net)           1       2.3632              0.0000     0.2895 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_277__0_/D (DFFX1)              0.0340    0.0000 &   0.2895 f
  data arrival time                                                                    0.2895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/fe/pc_gen/bp_fe_bht/mem_reg_277__0_/CLK (DFFX1)                      0.0000     0.4091 r
  library hold time                                                         0.0207     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.2895
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1403


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_465__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U3552/IN5 (AO221X1)                    0.1282    0.0010 @   0.2209 f
  core/fe/pc_gen/bp_fe_bht/U3552/Q (AO221X1)                      0.0370    0.0713     0.2922 f
  core/fe/pc_gen/bp_fe_bht/n1060 (net)          1       3.0933              0.0000     0.2922 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_465__0_/D (DFFX1)              0.0370    0.0000 &   0.2923 f
  data arrival time                                                                    0.2923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_465__0_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0209     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.2923
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1403


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_137__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4254/IN5 (AO221X1)                    0.1115    0.0037 @   0.2351 f
  core/fe/pc_gen/bp_fe_bht/U4254/Q (AO221X1)                      0.0362    0.0693     0.3044 f
  core/fe/pc_gen/bp_fe_bht/n732 (net)           1       3.0600              0.0000     0.3044 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_137__0_/D (DFFX1)              0.0362    0.0000 &   0.3044 f
  data arrival time                                                                    0.3044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  clock reconvergence pessimism                                             0.0000     0.4278
  core/fe/pc_gen/bp_fe_bht/mem_reg_137__0_/CLK (DFFX1)                      0.0000     0.4278 r
  library hold time                                                         0.0169     0.4447
  data required time                                                                   0.4447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4447
  data arrival time                                                                   -0.3044
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1402


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_140__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0767    0.0255 @   0.1255 f
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1115    0.1059 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      65.7049              0.0000     0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4246/IN5 (AO221X1)                    0.1115    0.0038 @   0.2351 f
  core/fe/pc_gen/bp_fe_bht/U4246/Q (AO221X1)                      0.0374    0.0702     0.3053 f
  core/fe/pc_gen/bp_fe_bht/n735 (net)           1       3.4762              0.0000     0.3053 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_140__0_/D (DFFX1)              0.0374   -0.0012 &   0.3041 f
  data arrival time                                                                    0.3041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  clock reconvergence pessimism                                             0.0000     0.4277
  core/fe/pc_gen/bp_fe_bht/mem_reg_140__0_/CLK (DFFX1)                      0.0000     0.4277 r
  library hold time                                                         0.0166     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.3041
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1402


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_467__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U3548/IN5 (AO221X1)                    0.1282    0.0011 @   0.2210 f
  core/fe/pc_gen/bp_fe_bht/U3548/Q (AO221X1)                      0.0371    0.0714     0.2924 f
  core/fe/pc_gen/bp_fe_bht/n1062 (net)          1       3.1300              0.0000     0.2924 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_467__0_/D (DFFX1)              0.0371    0.0000 &   0.2924 f
  data arrival time                                                                    0.2924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_467__0_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0208     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.2924
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1402


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_471__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U3540/IN5 (AO221X1)                    0.1282    0.0011 @   0.2210 f
  core/fe/pc_gen/bp_fe_bht/U3540/Q (AO221X1)                      0.0372    0.0715     0.2925 f
  core/fe/pc_gen/bp_fe_bht/n1066 (net)          1       3.1752              0.0000     0.2925 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_471__0_/D (DFFX1)              0.0372    0.0000 &   0.2925 f
  data arrival time                                                                    0.2925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_471__0_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0208     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.2925
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1400


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_466__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U3550/IN5 (AO221X1)                    0.1282    0.0011 @   0.2209 f
  core/fe/pc_gen/bp_fe_bht/U3550/Q (AO221X1)                      0.0376    0.0718     0.2928 f
  core/fe/pc_gen/bp_fe_bht/n1061 (net)          1       3.3142              0.0000     0.2928 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_466__0_/D (DFFX1)              0.0376    0.0000 &   0.2928 f
  data arrival time                                                                    0.2928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_466__0_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0207     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.2928
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1397


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_27__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U4488/IN5 (AO221X1)                    0.1067    0.0002 @   0.2215 f
  core/fe/pc_gen/bp_fe_bht/U4488/Q (AO221X1)                      0.0360    0.0688     0.2903 f
  core/fe/pc_gen/bp_fe_bht/n622 (net)           1       3.0621              0.0000     0.2903 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_27__0_/D (DFFX1)               0.0360    0.0000 &   0.2903 f
  data arrival time                                                                    0.2903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/fe/pc_gen/bp_fe_bht/mem_reg_27__0_/CLK (DFFX1)                       0.0000     0.4094 r
  library hold time                                                         0.0203     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.2903
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1394


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_342__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3815/IN5 (AO221X1)                    0.1067    0.0024 @   0.2237 f
  core/fe/pc_gen/bp_fe_bht/U3815/Q (AO221X1)                      0.0352    0.0681     0.2918 f
  core/fe/pc_gen/bp_fe_bht/n937 (net)           1       2.7639              0.0000     0.2918 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_342__0_/D (DFFX1)              0.0352   -0.0013 &   0.2906 f
  data arrival time                                                                    0.2906

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/fe/pc_gen/bp_fe_bht/mem_reg_342__0_/CLK (DFFX1)                      0.0000     0.4092 r
  library hold time                                                         0.0204     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.2906
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1390


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2134 f
  clint/cmd_buffer/reset_i (net)                       33.4640              0.0000     0.2134 f
  clint/cmd_buffer/U11/IN1 (NAND2X0)                              0.1837   -0.0181 &   0.1953 f
  clint/cmd_buffer/U11/QN (NAND2X0)                               0.0554    0.0513     0.2466 r
  clint/cmd_buffer/n5 (net)                     1       2.7101              0.0000     0.2466 r
  clint/cmd_buffer/empty_r_reg/D (DFFX1)                          0.0554    0.0000 &   0.2466 r
  data arrival time                                                                    0.2466

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  clint/cmd_buffer/empty_r_reg/CLK (DFFX1)                                  0.0000     0.4172 r
  library hold time                                                        -0.0319     0.3853
  data required time                                                                   0.3853
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3853
  data arrival time                                                                   -0.2466
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1387


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_469__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U3544/IN5 (AO221X1)                    0.1282    0.0010 @   0.2209 f
  core/fe/pc_gen/bp_fe_bht/U3544/Q (AO221X1)                      0.0392    0.0730     0.2939 f
  core/fe/pc_gen/bp_fe_bht/n1064 (net)          1       3.8677              0.0000     0.2939 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_469__0_/D (DFFX1)              0.0392    0.0001 &   0.2940 f
  data arrival time                                                                    0.2940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  clock reconvergence pessimism                                             0.0000     0.4164
  core/fe/pc_gen/bp_fe_bht/mem_reg_469__0_/CLK (DFFX1)                      0.0000     0.4164 r
  library hold time                                                         0.0157     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.2940
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1381


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_339__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3822/IN5 (AO221X1)                    0.1067    0.0021 @   0.2234 f
  core/fe/pc_gen/bp_fe_bht/U3822/Q (AO221X1)                      0.0351    0.0680     0.2915 f
  core/fe/pc_gen/bp_fe_bht/n934 (net)           1       2.7195              0.0000     0.2915 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_339__0_/D (DFFX1)              0.0351    0.0000 &   0.2915 f
  data arrival time                                                                    0.2915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/fe/pc_gen/bp_fe_bht/mem_reg_339__0_/CLK (DFFX1)                      0.0000     0.4090 r
  library hold time                                                         0.0204     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.2915
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1380


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_343__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3813/IN5 (AO221X1)                    0.1067    0.0025 @   0.2238 f
  core/fe/pc_gen/bp_fe_bht/U3813/Q (AO221X1)                      0.0349    0.0679     0.2917 f
  core/fe/pc_gen/bp_fe_bht/n938 (net)           1       2.6658              0.0000     0.2917 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_343__0_/D (DFFX1)              0.0349    0.0000 &   0.2918 f
  data arrival time                                                                    0.2918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/fe/pc_gen/bp_fe_bht/mem_reg_343__0_/CLK (DFFX1)                      0.0000     0.4092 r
  library hold time                                                         0.0205     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.2918
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1379


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_273__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3963/IN5 (AO221X1)                    0.1067    0.0021 @   0.2234 f
  core/fe/pc_gen/bp_fe_bht/U3963/Q (AO221X1)                      0.0355    0.0684     0.2918 f
  core/fe/pc_gen/bp_fe_bht/n868 (net)           1       2.8818              0.0000     0.2918 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_273__0_/D (DFFX1)              0.0355    0.0000 &   0.2918 f
  data arrival time                                                                    0.2918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/fe/pc_gen/bp_fe_bht/mem_reg_273__0_/CLK (DFFX1)                      0.0000     0.4090 r
  library hold time                                                         0.0203     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.2918
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1376


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_275__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3959/IN5 (AO221X1)                    0.1067    0.0021 @   0.2234 f
  core/fe/pc_gen/bp_fe_bht/U3959/Q (AO221X1)                      0.0359    0.0686     0.2921 f
  core/fe/pc_gen/bp_fe_bht/n870 (net)           1       3.0054              0.0000     0.2921 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_275__0_/D (DFFX1)              0.0359    0.0000 &   0.2921 f
  data arrival time                                                                    0.2921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4092     0.4092
  clock reconvergence pessimism                                             0.0000     0.4092
  core/fe/pc_gen/bp_fe_bht/mem_reg_275__0_/CLK (DFFX1)                      0.0000     0.4092 r
  library hold time                                                         0.0203     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.2921
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1373


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_25__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U4492/IN5 (AO221X1)                    0.1067    0.0031 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U4492/Q (AO221X1)                      0.0354    0.0683     0.2927 f
  core/fe/pc_gen/bp_fe_bht/n620 (net)           1       2.8588              0.0000     0.2927 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_25__0_/D (DFFX1)               0.0354    0.0000 &   0.2928 f
  data arrival time                                                                    0.2928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/fe/pc_gen/bp_fe_bht/mem_reg_25__0_/CLK (DFFX1)                       0.0000     0.4094 r
  library hold time                                                         0.0204     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.2928
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1371


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_461__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3562/IN5 (AO221X1)                    0.1247    0.0006 @   0.2388 f
  core/fe/pc_gen/bp_fe_bht/U3562/Q (AO221X1)                      0.0353    0.0697     0.3085 f
  core/fe/pc_gen/bp_fe_bht/n1056 (net)          1       2.5459              0.0000     0.3085 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_461__0_/D (DFFX1)              0.0353    0.0000 &   0.3086 f
  data arrival time                                                                    0.3086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  clock reconvergence pessimism                                             0.0000     0.4281
  core/fe/pc_gen/bp_fe_bht/mem_reg_461__0_/CLK (DFFX1)                      0.0000     0.4281 r
  library hold time                                                         0.0171     0.4452
  data required time                                                                   0.4452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4452
  data arrival time                                                                   -0.3086
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1366


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_20__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U4502/IN5 (AO221X1)                    0.1067    0.0031 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U4502/Q (AO221X1)                      0.0361    0.0688     0.2932 f
  core/fe/pc_gen/bp_fe_bht/n615 (net)           1       3.0753              0.0000     0.2932 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_20__0_/D (DFFX1)               0.0361    0.0000 &   0.2932 f
  data arrival time                                                                    0.2932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/fe/pc_gen/bp_fe_bht/mem_reg_20__0_/CLK (DFFX1)                       0.0000     0.4094 r
  library hold time                                                         0.0203     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.2932
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1364


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2134 f
  clint/cmd_buffer/reset_i (net)                       33.4640              0.0000     0.2134 f
  clint/cmd_buffer/U13/IN5 (OA221X1)                              0.1837   -0.0181 &   0.1953 f
  clint/cmd_buffer/U13/Q (OA221X1)                                0.0362    0.1067     0.3020 f
  clint/cmd_buffer/n11 (net)                    1       2.8441              0.0000     0.3020 f
  clint/cmd_buffer/head_r_reg/D (DFFX1)                           0.0362    0.0000 &   0.3020 f
  data arrival time                                                                    0.3020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                             0.0000     0.4213
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                                   0.0000     0.4213 r
  library hold time                                                         0.0169     0.4382
  data required time                                                                   0.4382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4382
  data arrival time                                                                   -0.3020
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1362


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_274__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3961/IN5 (AO221X1)                    0.1067    0.0021 @   0.2234 f
  core/fe/pc_gen/bp_fe_bht/U3961/Q (AO221X1)                      0.0370    0.0695     0.2929 f
  core/fe/pc_gen/bp_fe_bht/n869 (net)           1       3.4158              0.0000     0.2929 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_274__0_/D (DFFX1)              0.0370    0.0000 &   0.2930 f
  data arrival time                                                                    0.2930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/fe/pc_gen/bp_fe_bht/mem_reg_274__0_/CLK (DFFX1)                      0.0000     0.4090 r
  library hold time                                                         0.0200     0.4290
  data required time                                                                   0.4290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4290
  data arrival time                                                                   -0.2930
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1361


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_463__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3558/IN5 (AO221X1)                    0.1242    0.0010 @   0.2397 f
  core/fe/pc_gen/bp_fe_bht/U3558/Q (AO221X1)                      0.0348    0.0693     0.3090 f
  core/fe/pc_gen/bp_fe_bht/n1058 (net)          1       2.3929              0.0000     0.3090 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_463__0_/D (DFFX1)              0.0348    0.0000 &   0.3090 f
  data arrival time                                                                    0.3090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                             0.0000     0.4276
  core/fe/pc_gen/bp_fe_bht/mem_reg_463__0_/CLK (DFFX1)                      0.0000     0.4276 r
  library hold time                                                         0.0172     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.3090
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1358


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_128__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4272/IN5 (AO221X1)                    0.1242    0.0008 @   0.2395 f
  core/fe/pc_gen/bp_fe_bht/U4272/Q (AO221X1)                      0.0353    0.0697     0.3092 f
  core/fe/pc_gen/bp_fe_bht/n723 (net)           1       2.5714              0.0000     0.3092 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_128__0_/D (DFFX1)              0.0353    0.0000 &   0.3093 f
  data arrival time                                                                    0.3093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  clock reconvergence pessimism                                             0.0000     0.4278
  core/fe/pc_gen/bp_fe_bht/mem_reg_128__0_/CLK (DFFX1)                      0.0000     0.4278 r
  library hold time                                                         0.0171     0.4449
  data required time                                                                   0.4449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4449
  data arrival time                                                                   -0.3093
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1357


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_11__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4521/IN5 (AO221X1)                    0.1242    0.0004 @   0.2391 f
  core/fe/pc_gen/bp_fe_bht/U4521/Q (AO221X1)                      0.0355    0.0699     0.3090 f
  core/fe/pc_gen/bp_fe_bht/n606 (net)           1       2.6370              0.0000     0.3090 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_11__0_/D (DFFX1)               0.0355    0.0000 &   0.3090 f
  data arrival time                                                                    0.3090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                             0.0000     0.4276
  core/fe/pc_gen/bp_fe_bht/mem_reg_11__0_/CLK (DFFX1)                       0.0000     0.4276 r
  library hold time                                                         0.0171     0.4446
  data required time                                                                   0.4446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4446
  data arrival time                                                                   -0.3090
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1356


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_260__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3991/IN5 (AO221X1)                    0.1247    0.0006 @   0.2388 f
  core/fe/pc_gen/bp_fe_bht/U3991/Q (AO221X1)                      0.0363    0.0705     0.3094 f
  core/fe/pc_gen/bp_fe_bht/n855 (net)           1       2.9048              0.0000     0.3094 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_260__0_/D (DFFX1)              0.0363    0.0000 &   0.3094 f
  data arrival time                                                                    0.3094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  clock reconvergence pessimism                                             0.0000     0.4281
  core/fe/pc_gen/bp_fe_bht/mem_reg_260__0_/CLK (DFFX1)                      0.0000     0.4281 r
  library hold time                                                         0.0169     0.4450
  data required time                                                                   0.4450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4450
  data arrival time                                                                   -0.3094
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1356


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_130__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4268/IN5 (AO221X1)                    0.1242    0.0005 @   0.2393 f
  core/fe/pc_gen/bp_fe_bht/U4268/Q (AO221X1)                      0.0358    0.0701     0.3093 f
  core/fe/pc_gen/bp_fe_bht/n725 (net)           1       2.7266              0.0000     0.3093 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_130__0_/D (DFFX1)              0.0358    0.0000 &   0.3093 f
  data arrival time                                                                    0.3093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  clock reconvergence pessimism                                             0.0000     0.4277
  core/fe/pc_gen/bp_fe_bht/mem_reg_130__0_/CLK (DFFX1)                      0.0000     0.4277 r
  library hold time                                                         0.0170     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.3093
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1354


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_325__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3852/IN5 (AO221X1)                    0.1242    0.0009 @   0.2397 f
  core/fe/pc_gen/bp_fe_bht/U3852/Q (AO221X1)                      0.0353    0.0697     0.3094 f
  core/fe/pc_gen/bp_fe_bht/n920 (net)           1       2.5669              0.0000     0.3094 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_325__0_/D (DFFX1)              0.0353    0.0000 &   0.3094 f
  data arrival time                                                                    0.3094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  clock reconvergence pessimism                                             0.0000     0.4277
  core/fe/pc_gen/bp_fe_bht/mem_reg_325__0_/CLK (DFFX1)                      0.0000     0.4277 r
  library hold time                                                         0.0171     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.3094
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1354


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_258__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3996/IN5 (AO221X1)                    0.1247    0.0006 @   0.2388 f
  core/fe/pc_gen/bp_fe_bht/U3996/Q (AO221X1)                      0.0366    0.0708     0.3096 f
  core/fe/pc_gen/bp_fe_bht/n853 (net)           1       3.0161              0.0000     0.3096 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_258__0_/D (DFFX1)              0.0366    0.0000 &   0.3096 f
  data arrival time                                                                    0.3096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  clock reconvergence pessimism                                             0.0000     0.4282
  core/fe/pc_gen/bp_fe_bht/mem_reg_258__0_/CLK (DFFX1)                      0.0000     0.4282 r
  library hold time                                                         0.0168     0.4450
  data required time                                                                   0.4450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4450
  data arrival time                                                                   -0.3096
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1354


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_132__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4264/IN5 (AO221X1)                    0.1242    0.0003 @   0.2391 f
  core/fe/pc_gen/bp_fe_bht/U4264/Q (AO221X1)                      0.0362    0.0704     0.3095 f
  core/fe/pc_gen/bp_fe_bht/n727 (net)           1       2.8745              0.0000     0.3095 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_132__0_/D (DFFX1)              0.0362   -0.0004 &   0.3090 f
  data arrival time                                                                    0.3090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  clock reconvergence pessimism                                             0.0000     0.4274
  core/fe/pc_gen/bp_fe_bht/mem_reg_132__0_/CLK (DFFX1)                      0.0000     0.4274 r
  library hold time                                                         0.0169     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.3090
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1352


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_320__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3862/IN5 (AO221X1)                    0.1247    0.0013 @   0.2396 f
  core/fe/pc_gen/bp_fe_bht/U3862/Q (AO221X1)                      0.0360    0.0703     0.3099 f
  core/fe/pc_gen/bp_fe_bht/n915 (net)           1       2.7937              0.0000     0.3099 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_320__0_/D (DFFX1)              0.0360    0.0000 &   0.3099 f
  data arrival time                                                                    0.3099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  clock reconvergence pessimism                                             0.0000     0.4281
  core/fe/pc_gen/bp_fe_bht/mem_reg_320__0_/CLK (DFFX1)                      0.0000     0.4281 r
  library hold time                                                         0.0169     0.4451
  data required time                                                                   0.4451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4451
  data arrival time                                                                   -0.3099
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1352


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_321__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3860/IN5 (AO221X1)                    0.1242    0.0009 @   0.2397 f
  core/fe/pc_gen/bp_fe_bht/U3860/Q (AO221X1)                      0.0357    0.0700     0.3096 f
  core/fe/pc_gen/bp_fe_bht/n916 (net)           1       2.6840              0.0000     0.3096 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_321__0_/D (DFFX1)              0.0357    0.0000 &   0.3097 f
  data arrival time                                                                    0.3097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  clock reconvergence pessimism                                             0.0000     0.4277
  core/fe/pc_gen/bp_fe_bht/mem_reg_321__0_/CLK (DFFX1)                      0.0000     0.4277 r
  library hold time                                                         0.0170     0.4447
  data required time                                                                   0.4447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4447
  data arrival time                                                                   -0.3097
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1351


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_66__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4406/IN5 (AO221X1)                    0.1242    0.0011 @   0.2398 f
  core/fe/pc_gen/bp_fe_bht/U4406/Q (AO221X1)                      0.0358    0.0701     0.3099 f
  core/fe/pc_gen/bp_fe_bht/n661 (net)           1       2.7294              0.0000     0.3099 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_66__0_/D (DFFX1)               0.0358    0.0000 &   0.3099 f
  data arrival time                                                                    0.3099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/pc_gen/bp_fe_bht/mem_reg_66__0_/CLK (DFFX1)                       0.0000     0.4279 r
  library hold time                                                         0.0170     0.4449
  data required time                                                                   0.4449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4449
  data arrival time                                                                   -0.3099
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1350


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_462__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3560/IN5 (AO221X1)                    0.1242    0.0010 @   0.2397 f
  core/fe/pc_gen/bp_fe_bht/U3560/Q (AO221X1)                      0.0353    0.0697     0.3094 f
  core/fe/pc_gen/bp_fe_bht/n1057 (net)          1       2.5467              0.0000     0.3094 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_462__0_/D (DFFX1)              0.0353    0.0000 &   0.3094 f
  data arrival time                                                                    0.3094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_462__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0171     0.4443
  data required time                                                                   0.4443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4443
  data arrival time                                                                   -0.3094
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1349


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_129__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4270/IN5 (AO221X1)                    0.1242    0.0007 @   0.2395 f
  core/fe/pc_gen/bp_fe_bht/U4270/Q (AO221X1)                      0.0358    0.0701     0.3095 f
  core/fe/pc_gen/bp_fe_bht/n724 (net)           1       2.7310              0.0000     0.3095 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_129__0_/D (DFFX1)              0.0358    0.0000 &   0.3095 f
  data arrival time                                                                    0.3095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4275     0.4275
  clock reconvergence pessimism                                             0.0000     0.4275
  core/fe/pc_gen/bp_fe_bht/mem_reg_129__0_/CLK (DFFX1)                      0.0000     0.4275 r
  library hold time                                                         0.0170     0.4445
  data required time                                                                   0.4445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4445
  data arrival time                                                                   -0.3095
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1349


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_67__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4404/IN5 (AO221X1)                    0.1242    0.0012 @   0.2399 f
  core/fe/pc_gen/bp_fe_bht/U4404/Q (AO221X1)                      0.0358    0.0701     0.3100 f
  core/fe/pc_gen/bp_fe_bht/n662 (net)           1       2.7272              0.0000     0.3100 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_67__0_/D (DFFX1)               0.0358    0.0000 &   0.3100 f
  data arrival time                                                                    0.3100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/pc_gen/bp_fe_bht/mem_reg_67__0_/CLK (DFFX1)                       0.0000     0.4279 r
  library hold time                                                         0.0170     0.4449
  data required time                                                                   0.4449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4449
  data arrival time                                                                   -0.3100
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1349


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_133__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4262/IN5 (AO221X1)                    0.1242    0.0006 @   0.2393 f
  core/fe/pc_gen/bp_fe_bht/U4262/Q (AO221X1)                      0.0361    0.0703     0.3096 f
  core/fe/pc_gen/bp_fe_bht/n728 (net)           1       2.8250              0.0000     0.3096 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_133__0_/D (DFFX1)              0.0361    0.0000 &   0.3096 f
  data arrival time                                                                    0.3096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4275     0.4275
  clock reconvergence pessimism                                             0.0000     0.4275
  core/fe/pc_gen/bp_fe_bht/mem_reg_133__0_/CLK (DFFX1)                      0.0000     0.4275 r
  library hold time                                                         0.0170     0.4445
  data required time                                                                   0.4445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4445
  data arrival time                                                                   -0.3096
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1349


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_131__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4266/IN5 (AO221X1)                    0.1242    0.0012 @   0.2400 f
  core/fe/pc_gen/bp_fe_bht/U4266/Q (AO221X1)                      0.0358    0.0701     0.3100 f
  core/fe/pc_gen/bp_fe_bht/n726 (net)           1       2.7329              0.0000     0.3100 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_131__0_/D (DFFX1)              0.0358    0.0000 &   0.3100 f
  data arrival time                                                                    0.3100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  clock reconvergence pessimism                                             0.0000     0.4278
  core/fe/pc_gen/bp_fe_bht/mem_reg_131__0_/CLK (DFFX1)                      0.0000     0.4278 r
  library hold time                                                         0.0170     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.3100
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1348


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_15__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4513/IN5 (AO221X1)                    0.1242    0.0004 @   0.2391 f
  core/fe/pc_gen/bp_fe_bht/U4513/Q (AO221X1)                      0.0363    0.0705     0.3096 f
  core/fe/pc_gen/bp_fe_bht/n610 (net)           1       2.9106              0.0000     0.3096 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_15__0_/D (DFFX1)               0.0363    0.0000 &   0.3096 f
  data arrival time                                                                    0.3096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4275     0.4275
  clock reconvergence pessimism                                             0.0000     0.4275
  core/fe/pc_gen/bp_fe_bht/mem_reg_15__0_/CLK (DFFX1)                       0.0000     0.4275 r
  library hold time                                                         0.0169     0.4444
  data required time                                                                   0.4444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4444
  data arrival time                                                                   -0.3096
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1348


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U6/IN1 (NOR2X0)                  0.0336    0.0064 @   0.1064 r
  clint/clint_slice/mtimecmp_reg/U6/QN (NOR2X0)                   0.0548    0.0417     0.1482 f
  clint/clint_slice/mtimecmp_reg/n3 (net)       2       6.2950              0.0000     0.1482 f
  clint/clint_slice/mtimecmp_reg/icc_place10/INP (NBUFFX2)        0.0548   -0.0010 &   0.1471 f
  clint/clint_slice/mtimecmp_reg/icc_place10/Z (NBUFFX2)          0.1356    0.1137 @   0.2609 f
  clint/clint_slice/mtimecmp_reg/n15 (net)     28      82.0420              0.0000     0.2609 f
  clint/clint_slice/mtimecmp_reg/U55/IN3 (AO22X1)                 0.1356    0.0027 @   0.2635 f
  clint/clint_slice/mtimecmp_reg/U55/Q (AO22X1)                   0.0325    0.0826     0.3461 f
  clint/clint_slice/mtimecmp_reg/n42 (net)      1       2.3328              0.0000     0.3461 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_20_/D (DFFX1)         0.0325    0.0000 &   0.3461 f
  data arrival time                                                                    0.3461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4622     0.4622
  clock reconvergence pessimism                                             0.0000     0.4622
  clint/clint_slice/mtimecmp_reg/data_r_reg_20_/CLK (DFFX1)                 0.0000     0.4622 r
  library hold time                                                         0.0187     0.4809
  data required time                                                                   0.4809
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4809
  data arrival time                                                                   -0.3461
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1347


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_272__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3965/IN5 (AO221X1)                    0.1067    0.0021 @   0.2234 f
  core/fe/pc_gen/bp_fe_bht/U3965/Q (AO221X1)                      0.0392    0.0712     0.2946 f
  core/fe/pc_gen/bp_fe_bht/n867 (net)           1       4.1716              0.0000     0.2946 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_272__0_/D (DFFX1)              0.0392   -0.0005 &   0.2941 f
  data arrival time                                                                    0.2941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4088     0.4088
  clock reconvergence pessimism                                             0.0000     0.4088
  core/fe/pc_gen/bp_fe_bht/mem_reg_272__0_/CLK (DFFX1)                      0.0000     0.4088 r
  library hold time                                                         0.0196     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.2941
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1343


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_257__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3998/IN5 (AO221X1)                    0.1242    0.0010 @   0.2397 f
  core/fe/pc_gen/bp_fe_bht/U3998/Q (AO221X1)                      0.0368    0.0708     0.3106 f
  core/fe/pc_gen/bp_fe_bht/n852 (net)           1       3.0858              0.0000     0.3106 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_257__0_/D (DFFX1)              0.0368    0.0000 &   0.3106 f
  data arrival time                                                                    0.3106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  clock reconvergence pessimism                                             0.0000     0.4282
  core/fe/pc_gen/bp_fe_bht/mem_reg_257__0_/CLK (DFFX1)                      0.0000     0.4282 r
  library hold time                                                         0.0168     0.4449
  data required time                                                                   0.4449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4449
  data arrival time                                                                   -0.3106
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1343


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_323__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3856/IN5 (AO221X1)                    0.1242    0.0013 @   0.2401 f
  core/fe/pc_gen/bp_fe_bht/U3856/Q (AO221X1)                      0.0367    0.0708     0.3108 f
  core/fe/pc_gen/bp_fe_bht/n918 (net)           1       3.0447              0.0000     0.3108 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_323__0_/D (DFFX1)              0.0367   -0.0005 &   0.3103 f
  data arrival time                                                                    0.3103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  clock reconvergence pessimism                                             0.0000     0.4278
  core/fe/pc_gen/bp_fe_bht/mem_reg_323__0_/CLK (DFFX1)                      0.0000     0.4278 r
  library hold time                                                         0.0168     0.4446
  data required time                                                                   0.4446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4446
  data arrival time                                                                   -0.3103
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1343


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_259__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3994/IN5 (AO221X1)                    0.1247    0.0023 @   0.2406 f
  core/fe/pc_gen/bp_fe_bht/U3994/Q (AO221X1)                      0.0360    0.0703     0.3109 f
  core/fe/pc_gen/bp_fe_bht/n854 (net)           1       2.8090              0.0000     0.3109 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_259__0_/D (DFFX1)              0.0360    0.0000 &   0.3109 f
  data arrival time                                                                    0.3109

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  clock reconvergence pessimism                                             0.0000     0.4282
  core/fe/pc_gen/bp_fe_bht/mem_reg_259__0_/CLK (DFFX1)                      0.0000     0.4282 r
  library hold time                                                         0.0169     0.4451
  data required time                                                                   0.4451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4451
  data arrival time                                                                   -0.3109
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1342


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_322__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3858/IN5 (AO221X1)                    0.1242    0.0013 @   0.2401 f
  core/fe/pc_gen/bp_fe_bht/U3858/Q (AO221X1)                      0.0363    0.0705     0.3105 f
  core/fe/pc_gen/bp_fe_bht/n917 (net)           1       2.9134              0.0000     0.3105 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_322__0_/D (DFFX1)              0.0363    0.0000 &   0.3106 f
  data arrival time                                                                    0.3106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/pc_gen/bp_fe_bht/mem_reg_322__0_/CLK (DFFX1)                      0.0000     0.4279 r
  library hold time                                                         0.0169     0.4448
  data required time                                                                   0.4448
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4448
  data arrival time                                                                   -0.3106
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1342


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_14__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4515/IN5 (AO221X1)                    0.1242    0.0004 @   0.2391 f
  core/fe/pc_gen/bp_fe_bht/U4515/Q (AO221X1)                      0.0362    0.0704     0.3096 f
  core/fe/pc_gen/bp_fe_bht/n609 (net)           1       2.8897              0.0000     0.3096 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_14__0_/D (DFFX1)               0.0362    0.0000 &   0.3096 f
  data arrival time                                                                    0.3096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  clock reconvergence pessimism                                             0.0000     0.4269
  core/fe/pc_gen/bp_fe_bht/mem_reg_14__0_/CLK (DFFX1)                       0.0000     0.4269 r
  library hold time                                                         0.0169     0.4438
  data required time                                                                   0.4438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4438
  data arrival time                                                                   -0.3096
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1342


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_324__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3854/IN5 (AO221X1)                    0.1247    0.0018 @   0.2401 f
  core/fe/pc_gen/bp_fe_bht/U3854/Q (AO221X1)                      0.0364    0.0706     0.3107 f
  core/fe/pc_gen/bp_fe_bht/n919 (net)           1       2.9345              0.0000     0.3107 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_324__0_/D (DFFX1)              0.0364    0.0000 &   0.3107 f
  data arrival time                                                                    0.3107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  clock reconvergence pessimism                                             0.0000     0.4278
  core/fe/pc_gen/bp_fe_bht/mem_reg_324__0_/CLK (DFFX1)                      0.0000     0.4278 r
  library hold time                                                         0.0169     0.4446
  data required time                                                                   0.4446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4446
  data arrival time                                                                   -0.3107
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1339


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_262__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3987/IN5 (AO221X1)                    0.1247    0.0025 @   0.2408 f
  core/fe/pc_gen/bp_fe_bht/U3987/Q (AO221X1)                      0.0363    0.0705     0.3112 f
  core/fe/pc_gen/bp_fe_bht/n857 (net)           1       2.8847              0.0000     0.3112 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_262__0_/D (DFFX1)              0.0363    0.0000 &   0.3113 f
  data arrival time                                                                    0.3113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  clock reconvergence pessimism                                             0.0000     0.4282
  core/fe/pc_gen/bp_fe_bht/mem_reg_262__0_/CLK (DFFX1)                      0.0000     0.4282 r
  library hold time                                                         0.0169     0.4451
  data required time                                                                   0.4451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4451
  data arrival time                                                                   -0.3113
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1338


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/empty_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2134 f
  clint/resp_buffer/reset_i (net)                      33.4640              0.0000     0.2134 f
  clint/resp_buffer/U9/IN1 (NAND2X0)                              0.1837   -0.0173 &   0.1961 f
  clint/resp_buffer/U9/QN (NAND2X0)                               0.0580    0.0536     0.2497 r
  clint/resp_buffer/n16 (net)                   1       3.0673              0.0000     0.2497 r
  clint/resp_buffer/empty_r_reg/D (DFFX1)                         0.0580    0.0000 &   0.2497 r
  data arrival time                                                                    0.2497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  clint/resp_buffer/empty_r_reg/CLK (DFFX1)                                 0.0000     0.4161 r
  library hold time                                                        -0.0327     0.3834
  data required time                                                                   0.3834
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3834
  data arrival time                                                                   -0.2497
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1337


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U6/IN1 (NOR2X0)                  0.0336    0.0064 @   0.1064 r
  clint/clint_slice/mtimecmp_reg/U6/QN (NOR2X0)                   0.0548    0.0417     0.1482 f
  clint/clint_slice/mtimecmp_reg/n3 (net)       2       6.2950              0.0000     0.1482 f
  clint/clint_slice/mtimecmp_reg/icc_place10/INP (NBUFFX2)        0.0548   -0.0010 &   0.1471 f
  clint/clint_slice/mtimecmp_reg/icc_place10/Z (NBUFFX2)          0.1356    0.1137 @   0.2609 f
  clint/clint_slice/mtimecmp_reg/n15 (net)     28      82.0420              0.0000     0.2609 f
  clint/clint_slice/mtimecmp_reg/U54/IN3 (AO22X1)                 0.1356    0.0026 @   0.2635 f
  clint/clint_slice/mtimecmp_reg/U54/Q (AO22X1)                   0.0344    0.0841     0.3476 f
  clint/clint_slice/mtimecmp_reg/n44 (net)      1       2.9907              0.0000     0.3476 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_21_/D (DFFX1)         0.0344   -0.0005 &   0.3471 f
  data arrival time                                                                    0.3471

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4622     0.4622
  clock reconvergence pessimism                                             0.0000     0.4622
  clint/clint_slice/mtimecmp_reg/data_r_reg_21_/CLK (DFFX1)                 0.0000     0.4622 r
  library hold time                                                         0.0183     0.4804
  data required time                                                                   0.4804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4804
  data arrival time                                                                   -0.3471
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1334


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_278__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3953/IN5 (AO221X1)                    0.1067    0.0029 @   0.2242 f
  core/fe/pc_gen/bp_fe_bht/U3953/Q (AO221X1)                      0.0341    0.0673     0.2914 f
  core/fe/pc_gen/bp_fe_bht/n873 (net)           1       2.3760              0.0000     0.2914 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_278__0_/D (DFFX1)              0.0341    0.0000 &   0.2915 f
  data arrival time                                                                    0.2915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  clock reconvergence pessimism                                             0.0000     0.4045
  core/fe/pc_gen/bp_fe_bht/mem_reg_278__0_/CLK (DFFX1)                      0.0000     0.4045 r
  library hold time                                                         0.0202     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.2915
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1333


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_23__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U4496/IN5 (AO221X1)                    0.1067    0.0029 @   0.2242 f
  core/fe/pc_gen/bp_fe_bht/U4496/Q (AO221X1)                      0.0341    0.0673     0.2915 f
  core/fe/pc_gen/bp_fe_bht/n618 (net)           1       2.3838              0.0000     0.2915 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_23__0_/D (DFFX1)               0.0341    0.0000 &   0.2915 f
  data arrival time                                                                    0.2915

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  clock reconvergence pessimism                                             0.0000     0.4045
  core/fe/pc_gen/bp_fe_bht/mem_reg_23__0_/CLK (DFFX1)                       0.0000     0.4045 r
  library hold time                                                         0.0202     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.2915
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1332


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2134 f
  clint/cmd_buffer/reset_i (net)                       33.4640              0.0000     0.2134 f
  clint/cmd_buffer/U15/IN5 (OA221X1)                              0.1837   -0.0181 &   0.1953 f
  clint/cmd_buffer/U15/Q (OA221X1)                                0.0352    0.1058     0.3011 f
  clint/cmd_buffer/n8 (net)                     1       2.4604              0.0000     0.3011 f
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                           0.0352    0.0000 &   0.3011 f
  data arrival time                                                                    0.3011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                             0.0000     0.4176
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                                   0.0000     0.4176 r
  library hold time                                                         0.0166     0.4342
  data required time                                                                   0.4342
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4342
  data arrival time                                                                   -0.3011
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1331


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_256__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/INP (NBUFFX2)             0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place116/Z (NBUFFX2)               0.1242    0.1148 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1593 (net)         27      77.0125              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4000/IN5 (AO221X1)                    0.1242    0.0010 @   0.2397 f
  core/fe/pc_gen/bp_fe_bht/U4000/Q (AO221X1)                      0.0382    0.0719     0.3116 f
  core/fe/pc_gen/bp_fe_bht/n851 (net)           1       3.5779              0.0000     0.3116 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_256__0_/D (DFFX1)              0.0382    0.0000 &   0.3117 f
  data arrival time                                                                    0.3117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  clock reconvergence pessimism                                             0.0000     0.4282
  core/fe/pc_gen/bp_fe_bht/mem_reg_256__0_/CLK (DFFX1)                      0.0000     0.4282 r
  library hold time                                                         0.0164     0.4446
  data required time                                                                   0.4446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4446
  data arrival time                                                                   -0.3117
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1329


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_68__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4400/IN5 (AO221X1)                    0.1078    0.0007 @   0.2299 f
  core/fe/pc_gen/bp_fe_bht/U4400/Q (AO221X1)                      0.0347    0.0678     0.2978 f
  core/fe/pc_gen/bp_fe_bht/n663 (net)           1       2.5739              0.0000     0.2978 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_68__0_/D (DFFX1)               0.0347    0.0000 &   0.2978 f
  data arrival time                                                                    0.2978

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4101     0.4101
  clock reconvergence pessimism                                             0.0000     0.4101
  core/fe/pc_gen/bp_fe_bht/mem_reg_68__0_/CLK (DFFX1)                       0.0000     0.4101 r
  library hold time                                                         0.0205     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.2978
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1329


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_149__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4228/IN5 (AO221X1)                    0.1282    0.0010 @   0.2209 f
  core/fe/pc_gen/bp_fe_bht/U4228/Q (AO221X1)                      0.0364    0.0708     0.2917 f
  core/fe/pc_gen/bp_fe_bht/n744 (net)           1       2.8773              0.0000     0.2917 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_149__0_/D (DFFX1)              0.0364    0.0000 &   0.2917 f
  data arrival time                                                                    0.2917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  clock reconvergence pessimism                                             0.0000     0.4049
  core/fe/pc_gen/bp_fe_bht/mem_reg_149__0_/CLK (DFFX1)                      0.0000     0.4049 r
  library hold time                                                         0.0197     0.4246
  data required time                                                                   0.4246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4246
  data arrival time                                                                   -0.2917
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1329


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_468__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U3546/IN5 (AO221X1)                    0.1282    0.0010 @   0.2209 f
  core/fe/pc_gen/bp_fe_bht/U3546/Q (AO221X1)                      0.0356    0.0703     0.2912 f
  core/fe/pc_gen/bp_fe_bht/n1063 (net)          1       2.6168              0.0000     0.2912 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_468__0_/D (DFFX1)              0.0356    0.0000 &   0.2912 f
  data arrival time                                                                    0.2912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                             0.0000     0.4042
  core/fe/pc_gen/bp_fe_bht/mem_reg_468__0_/CLK (DFFX1)                      0.0000     0.4042 r
  library hold time                                                         0.0198     0.4239
  data required time                                                                   0.4239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4239
  data arrival time                                                                   -0.2912
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1328


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_151__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4223/IN5 (AO221X1)                    0.1282    0.0013 @   0.2212 f
  core/fe/pc_gen/bp_fe_bht/U4223/Q (AO221X1)                      0.0363    0.0708     0.2919 f
  core/fe/pc_gen/bp_fe_bht/n746 (net)           1       2.8388              0.0000     0.2919 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_151__0_/D (DFFX1)              0.0363    0.0000 &   0.2920 f
  data arrival time                                                                    0.2920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                             0.0000     0.4050
  core/fe/pc_gen/bp_fe_bht/mem_reg_151__0_/CLK (DFFX1)                      0.0000     0.4050 r
  library hold time                                                         0.0197     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.2920
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1327


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_150__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4225/IN5 (AO221X1)                    0.1282    0.0013 @   0.2211 f
  core/fe/pc_gen/bp_fe_bht/U4225/Q (AO221X1)                      0.0364    0.0709     0.2920 f
  core/fe/pc_gen/bp_fe_bht/n745 (net)           1       2.8893              0.0000     0.2920 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_150__0_/D (DFFX1)              0.0364    0.0000 &   0.2920 f
  data arrival time                                                                    0.2920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                             0.0000     0.4050
  core/fe/pc_gen/bp_fe_bht/mem_reg_150__0_/CLK (DFFX1)                      0.0000     0.4050 r
  library hold time                                                         0.0197     0.4246
  data required time                                                                   0.4246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4246
  data arrival time                                                                   -0.2920
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1326


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U6/IN1 (NOR2X0)                  0.0336    0.0064 @   0.1064 r
  clint/clint_slice/mtimecmp_reg/U6/QN (NOR2X0)                   0.0548    0.0417     0.1482 f
  clint/clint_slice/mtimecmp_reg/n3 (net)       2       6.2950              0.0000     0.1482 f
  clint/clint_slice/mtimecmp_reg/icc_place10/INP (NBUFFX2)        0.0548   -0.0010 &   0.1471 f
  clint/clint_slice/mtimecmp_reg/icc_place10/Z (NBUFFX2)          0.1356    0.1137 @   0.2609 f
  clint/clint_slice/mtimecmp_reg/n15 (net)     28      82.0420              0.0000     0.2609 f
  clint/clint_slice/mtimecmp_reg/U53/IN3 (AO22X1)                 0.1356    0.0026 @   0.2635 f
  clint/clint_slice/mtimecmp_reg/U53/Q (AO22X1)                   0.0347    0.0843     0.3478 f
  clint/clint_slice/mtimecmp_reg/n46 (net)      1       3.0958              0.0000     0.3478 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_22_/D (DFFX1)         0.0347    0.0000 &   0.3478 f
  data arrival time                                                                    0.3478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4621     0.4621
  clock reconvergence pessimism                                             0.0000     0.4621
  clint/clint_slice/mtimecmp_reg/data_r_reg_22_/CLK (DFFX1)                 0.0000     0.4621 r
  library hold time                                                         0.0182     0.4804
  data required time                                                                   0.4804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4804
  data arrival time                                                                   -0.3478
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1326


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mipi_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                           0.0000     0.2134 f
  clint/clint_slice/reset_i (net)                      33.4640              0.0000     0.2134 f
  clint/clint_slice/mipi_reg/reset_i (bsg_dff_reset_en_width_p1_7)          0.0000     0.2134 f
  clint/clint_slice/mipi_reg/reset_i (net)             33.4640              0.0000     0.2134 f
  clint/clint_slice/mipi_reg/U5/IN5 (OA221X1)                     0.1837   -0.0167 &   0.1967 f
  clint/clint_slice/mipi_reg/U5/Q (OA221X1)                       0.0352    0.1058     0.3025 f
  clint/clint_slice/mipi_reg/n2 (net)           1       2.4541              0.0000     0.3025 f
  clint/clint_slice/mipi_reg/data_r_reg_0_/D (DFFX1)              0.0352   -0.0009 &   0.3016 f
  data arrival time                                                                    0.3016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  clint/clint_slice/mipi_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.4173 r
  library hold time                                                         0.0168     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.3016
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1325


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_145__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4236/IN5 (AO221X1)                    0.1282    0.0011 @   0.2210 f
  core/fe/pc_gen/bp_fe_bht/U4236/Q (AO221X1)                      0.0381    0.0722     0.2931 f
  core/fe/pc_gen/bp_fe_bht/n740 (net)           1       3.4764              0.0000     0.2931 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_145__0_/D (DFFX1)              0.0381   -0.0011 &   0.2920 f
  data arrival time                                                                    0.2920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                             0.0000     0.4052
  core/fe/pc_gen/bp_fe_bht/mem_reg_145__0_/CLK (DFFX1)                      0.0000     0.4052 r
  library hold time                                                         0.0192     0.4245
  data required time                                                                   0.4245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4245
  data arrival time                                                                   -0.2920
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1325


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_212__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4092/IN5 (AO221X1)                    0.1282    0.0012 @   0.2211 f
  core/fe/pc_gen/bp_fe_bht/U4092/Q (AO221X1)                      0.0368    0.0712     0.2923 f
  core/fe/pc_gen/bp_fe_bht/n807 (net)           1       3.0442              0.0000     0.2923 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_212__0_/D (DFFX1)              0.0368    0.0000 &   0.2923 f
  data arrival time                                                                    0.2923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                             0.0000     0.4052
  core/fe/pc_gen/bp_fe_bht/mem_reg_212__0_/CLK (DFFX1)                      0.0000     0.4052 r
  library hold time                                                         0.0196     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.2923
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1324


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_213__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4090/IN5 (AO221X1)                    0.1282    0.0013 @   0.2211 f
  core/fe/pc_gen/bp_fe_bht/U4090/Q (AO221X1)                      0.0369    0.0713     0.2924 f
  core/fe/pc_gen/bp_fe_bht/n808 (net)           1       3.0737              0.0000     0.2924 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_213__0_/D (DFFX1)              0.0369    0.0000 &   0.2924 f
  data arrival time                                                                    0.2924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                             0.0000     0.4051
  core/fe/pc_gen/bp_fe_bht/mem_reg_213__0_/CLK (DFFX1)                      0.0000     0.4051 r
  library hold time                                                         0.0195     0.4247
  data required time                                                                   0.4247
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4247
  data arrival time                                                                   -0.2924
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1323


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_2__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4540/IN5 (AO221X1)                    0.1078    0.0025 @   0.2317 f
  core/fe/pc_gen/bp_fe_bht/U4540/Q (AO221X1)                      0.0332    0.0667     0.2984 f
  core/fe/pc_gen/bp_fe_bht/n597 (net)           1       2.0596              0.0000     0.2984 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_2__0_/D (DFFX1)                0.0332    0.0000 &   0.2984 f
  data arrival time                                                                    0.2984

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4097     0.4097
  clock reconvergence pessimism                                             0.0000     0.4097
  core/fe/pc_gen/bp_fe_bht/mem_reg_2__0_/CLK (DFFX1)                        0.0000     0.4097 r
  library hold time                                                         0.0209     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.2984
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1322


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_86__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4362/IN5 (AO221X1)                    0.1282    0.0021 @   0.2220 f
  core/fe/pc_gen/bp_fe_bht/U4362/Q (AO221X1)                      0.0354    0.0701     0.2921 f
  core/fe/pc_gen/bp_fe_bht/n681 (net)           1       2.5185              0.0000     0.2921 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_86__0_/D (DFFX1)               0.0354    0.0000 &   0.2921 f
  data arrival time                                                                    0.2921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                             0.0000     0.4044
  core/fe/pc_gen/bp_fe_bht/mem_reg_86__0_/CLK (DFFX1)                       0.0000     0.4044 r
  library hold time                                                         0.0199     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.2921
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1322


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_209__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4100/IN5 (AO221X1)                    0.1282    0.0021 @   0.2220 f
  core/fe/pc_gen/bp_fe_bht/U4100/Q (AO221X1)                      0.0356    0.0703     0.2922 f
  core/fe/pc_gen/bp_fe_bht/n804 (net)           1       2.6089              0.0000     0.2922 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_209__0_/D (DFFX1)              0.0356    0.0000 &   0.2922 f
  data arrival time                                                                    0.2922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                             0.0000     0.4043
  core/fe/pc_gen/bp_fe_bht/mem_reg_209__0_/CLK (DFFX1)                      0.0000     0.4043 r
  library hold time                                                         0.0198     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.2922
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1319


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_71__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4394/IN5 (AO221X1)                    0.1078    0.0020 @   0.2313 f
  core/fe/pc_gen/bp_fe_bht/U4394/Q (AO221X1)                      0.0346    0.0678     0.2990 f
  core/fe/pc_gen/bp_fe_bht/n666 (net)           1       2.5446              0.0000     0.2990 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_71__0_/D (DFFX1)               0.0346    0.0000 &   0.2991 f
  data arrival time                                                                    0.2991

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/fe/pc_gen/bp_fe_bht/mem_reg_71__0_/CLK (DFFX1)                       0.0000     0.4103 r
  library hold time                                                         0.0205     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.2991
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1318


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_148__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4230/IN5 (AO221X1)                    0.1282    0.0012 @   0.2211 f
  core/fe/pc_gen/bp_fe_bht/U4230/Q (AO221X1)                      0.0376    0.0718     0.2929 f
  core/fe/pc_gen/bp_fe_bht/n743 (net)           1       3.3225              0.0000     0.2929 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_148__0_/D (DFFX1)              0.0376    0.0000 &   0.2929 f
  data arrival time                                                                    0.2929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4052     0.4052
  clock reconvergence pessimism                                             0.0000     0.4052
  core/fe/pc_gen/bp_fe_bht/mem_reg_148__0_/CLK (DFFX1)                      0.0000     0.4052 r
  library hold time                                                         0.0194     0.4246
  data required time                                                                   0.4246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4246
  data arrival time                                                                   -0.2929
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1317


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_210__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4098/IN5 (AO221X1)                    0.1282    0.0022 @   0.2221 f
  core/fe/pc_gen/bp_fe_bht/U4098/Q (AO221X1)                      0.0364    0.0708     0.2929 f
  core/fe/pc_gen/bp_fe_bht/n805 (net)           1       2.8714              0.0000     0.2929 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_210__0_/D (DFFX1)              0.0364    0.0000 &   0.2929 f
  data arrival time                                                                    0.2929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  clock reconvergence pessimism                                             0.0000     0.4049
  core/fe/pc_gen/bp_fe_bht/mem_reg_210__0_/CLK (DFFX1)                      0.0000     0.4049 r
  library hold time                                                         0.0197     0.4246
  data required time                                                                   0.4246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4246
  data arrival time                                                                   -0.2929
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1317


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_22__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U4498/IN5 (AO221X1)                    0.1067    0.0030 @   0.2243 f
  core/fe/pc_gen/bp_fe_bht/U4498/Q (AO221X1)                      0.0356    0.0684     0.2928 f
  core/fe/pc_gen/bp_fe_bht/n617 (net)           1       2.9143              0.0000     0.2928 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_22__0_/D (DFFX1)               0.0356    0.0000 &   0.2928 f
  data arrival time                                                                    0.2928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  clock reconvergence pessimism                                             0.0000     0.4045
  core/fe/pc_gen/bp_fe_bht/mem_reg_22__0_/CLK (DFFX1)                       0.0000     0.4045 r
  library hold time                                                         0.0198     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.2928
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1315


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_16__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U4511/IN5 (AO221X1)                    0.1067    0.0031 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U4511/Q (AO221X1)                      0.0354    0.0683     0.2927 f
  core/fe/pc_gen/bp_fe_bht/n611 (net)           1       2.8450              0.0000     0.2927 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_16__0_/D (DFFX1)               0.0354    0.0000 &   0.2927 f
  data arrival time                                                                    0.2927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                             0.0000     0.4043
  core/fe/pc_gen/bp_fe_bht/mem_reg_16__0_/CLK (DFFX1)                       0.0000     0.4043 r
  library hold time                                                         0.0199     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.2927
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1315


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_211__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4096/IN5 (AO221X1)                    0.1282    0.0023 @   0.2222 f
  core/fe/pc_gen/bp_fe_bht/U4096/Q (AO221X1)                      0.0366    0.0710     0.2932 f
  core/fe/pc_gen/bp_fe_bht/n806 (net)           1       2.9695              0.0000     0.2932 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_211__0_/D (DFFX1)              0.0366    0.0000 &   0.2932 f
  data arrival time                                                                    0.2932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                             0.0000     0.4050
  core/fe/pc_gen/bp_fe_bht/mem_reg_211__0_/CLK (DFFX1)                      0.0000     0.4050 r
  library hold time                                                         0.0196     0.4246
  data required time                                                                   0.4246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4246
  data arrival time                                                                   -0.2932
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1314


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_279__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U3951/IN5 (AO221X1)                    0.1067    0.0028 @   0.2241 f
  core/fe/pc_gen/bp_fe_bht/U3951/Q (AO221X1)                      0.0362    0.0689     0.2930 f
  core/fe/pc_gen/bp_fe_bht/n874 (net)           1       3.1243              0.0000     0.2930 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_279__0_/D (DFFX1)              0.0362    0.0000 &   0.2930 f
  data arrival time                                                                    0.2930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4046     0.4046
  clock reconvergence pessimism                                             0.0000     0.4046
  core/fe/pc_gen/bp_fe_bht/mem_reg_279__0_/CLK (DFFX1)                      0.0000     0.4046 r
  library hold time                                                         0.0197     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.2930
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1312


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_87__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4360/IN5 (AO221X1)                    0.1282    0.0022 @   0.2220 f
  core/fe/pc_gen/bp_fe_bht/U4360/Q (AO221X1)                      0.0363    0.0708     0.2928 f
  core/fe/pc_gen/bp_fe_bht/n682 (net)           1       2.8469              0.0000     0.2928 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_87__0_/D (DFFX1)               0.0363    0.0000 &   0.2929 f
  data arrival time                                                                    0.2929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                             0.0000     0.4044
  core/fe/pc_gen/bp_fe_bht/mem_reg_87__0_/CLK (DFFX1)                       0.0000     0.4044 r
  library hold time                                                         0.0196     0.4240
  data required time                                                                   0.4240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4240
  data arrival time                                                                   -0.2929
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1311


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_147__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4232/IN5 (AO221X1)                    0.1282    0.0023 @   0.2222 f
  core/fe/pc_gen/bp_fe_bht/U4232/Q (AO221X1)                      0.0370    0.0713     0.2935 f
  core/fe/pc_gen/bp_fe_bht/n742 (net)           1       3.0821              0.0000     0.2935 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_147__0_/D (DFFX1)              0.0370    0.0000 &   0.2935 f
  data arrival time                                                                    0.2935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                             0.0000     0.4050
  core/fe/pc_gen/bp_fe_bht/mem_reg_147__0_/CLK (DFFX1)                      0.0000     0.4050 r
  library hold time                                                         0.0195     0.4245
  data required time                                                                   0.4245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4245
  data arrival time                                                                   -0.2935
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1310


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_0__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4544/IN5 (AO221X1)                    0.1078    0.0022 @   0.2314 f
  core/fe/pc_gen/bp_fe_bht/U4544/Q (AO221X1)                      0.0352    0.0682     0.2996 f
  core/fe/pc_gen/bp_fe_bht/n595 (net)           1       2.7518              0.0000     0.2996 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_0__0_/D (DFFX1)                0.0352    0.0000 &   0.2997 f
  data arrival time                                                                    0.2997

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4103     0.4103
  clock reconvergence pessimism                                             0.0000     0.4103
  core/fe/pc_gen/bp_fe_bht/mem_reg_0__0_/CLK (DFFX1)                        0.0000     0.4103 r
  library hold time                                                         0.0204     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.2997
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1310


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_7__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4530/IN5 (AO221X1)                    0.1078    0.0024 @   0.2317 f
  core/fe/pc_gen/bp_fe_bht/U4530/Q (AO221X1)                      0.0348    0.0679     0.2996 f
  core/fe/pc_gen/bp_fe_bht/n602 (net)           1       2.6301              0.0000     0.2996 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_7__0_/D (DFFX1)                0.0348    0.0000 &   0.2996 f
  data arrival time                                                                    0.2996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4098     0.4098
  clock reconvergence pessimism                                             0.0000     0.4098
  core/fe/pc_gen/bp_fe_bht/mem_reg_7__0_/CLK (DFFX1)                        0.0000     0.4098 r
  library hold time                                                         0.0205     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.2996
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1307


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/plic_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                           0.0000     0.2134 f
  clint/clint_slice/reset_i (net)                      33.4640              0.0000     0.2134 f
  clint/clint_slice/plic_reg/reset_i (bsg_dff_reset_en_width_p1_13)         0.0000     0.2134 f
  clint/clint_slice/plic_reg/reset_i (net)             33.4640              0.0000     0.2134 f
  clint/clint_slice/plic_reg/U5/IN5 (OA221X1)                     0.1837   -0.0167 &   0.1967 f
  clint/clint_slice/plic_reg/U5/Q (OA221X1)                       0.0360    0.1065     0.3032 f
  clint/clint_slice/plic_reg/n4 (net)           1       2.7612              0.0000     0.3032 f
  clint/clint_slice/plic_reg/data_r_reg_0_/D (DFFX1)              0.0360    0.0000 &   0.3032 f
  data arrival time                                                                    0.3032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  clint/clint_slice/plic_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0166     0.4338
  data required time                                                                   0.4338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4338
  data arrival time                                                                   -0.3032
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1306


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_18__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U4507/IN5 (AO221X1)                    0.1067    0.0031 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U4507/Q (AO221X1)                      0.0363    0.0690     0.2934 f
  core/fe/pc_gen/bp_fe_bht/n613 (net)           1       3.1483              0.0000     0.2934 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_18__0_/D (DFFX1)               0.0363    0.0000 &   0.2934 f
  data arrival time                                                                    0.2934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                             0.0000     0.4043
  core/fe/pc_gen/bp_fe_bht/mem_reg_18__0_/CLK (DFFX1)                       0.0000     0.4043 r
  library hold time                                                         0.0197     0.4240
  data required time                                                                   0.4240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4240
  data arrival time                                                                   -0.2934
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1306


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_6__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4532/IN5 (AO221X1)                    0.1078    0.0024 @   0.2316 f
  core/fe/pc_gen/bp_fe_bht/U4532/Q (AO221X1)                      0.0360    0.0689     0.3005 f
  core/fe/pc_gen/bp_fe_bht/n601 (net)           1       3.0487              0.0000     0.3005 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_6__0_/D (DFFX1)                0.0360   -0.0005 &   0.3000 f
  data arrival time                                                                    0.3000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4102     0.4102
  clock reconvergence pessimism                                             0.0000     0.4102
  core/fe/pc_gen/bp_fe_bht/mem_reg_6__0_/CLK (DFFX1)                        0.0000     0.4102 r
  library hold time                                                         0.0202     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.3000
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1305


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_17__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/INP (NBUFFX2)             0.0743    0.0178 @   0.1178 f
  core/fe/pc_gen/bp_fe_bht/icc_place110/Z (NBUFFX2)               0.1067    0.1035 @   0.2213 f
  core/fe/pc_gen/bp_fe_bht/n1565 (net)         20      62.8810              0.0000     0.2213 f
  core/fe/pc_gen/bp_fe_bht/U4509/IN5 (AO221X1)                    0.1067    0.0031 @   0.2244 f
  core/fe/pc_gen/bp_fe_bht/U4509/Q (AO221X1)                      0.0366    0.0692     0.2936 f
  core/fe/pc_gen/bp_fe_bht/n612 (net)           1       3.2620              0.0000     0.2936 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_17__0_/D (DFFX1)               0.0366    0.0000 &   0.2936 f
  data arrival time                                                                    0.2936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4045     0.4045
  clock reconvergence pessimism                                             0.0000     0.4045
  core/fe/pc_gen/bp_fe_bht/mem_reg_17__0_/CLK (DFFX1)                       0.0000     0.4045 r
  library hold time                                                         0.0196     0.4241
  data required time                                                                   0.4241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4241
  data arrival time                                                                   -0.2936
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1305


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_146__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4234/IN5 (AO221X1)                    0.1282    0.0023 @   0.2222 f
  core/fe/pc_gen/bp_fe_bht/U4234/Q (AO221X1)                      0.0376    0.0718     0.2940 f
  core/fe/pc_gen/bp_fe_bht/n741 (net)           1       3.3244              0.0000     0.2940 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_146__0_/D (DFFX1)              0.0376    0.0000 &   0.2940 f
  data arrival time                                                                    0.2940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4050     0.4050
  clock reconvergence pessimism                                             0.0000     0.4050
  core/fe/pc_gen/bp_fe_bht/mem_reg_146__0_/CLK (DFFX1)                      0.0000     0.4050 r
  library hold time                                                         0.0194     0.4244
  data required time                                                                   0.4244
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4244
  data arrival time                                                                   -0.2940
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1304


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_390__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U3714/IN5 (AO221X1)                    0.1078    0.0025 @   0.2317 f
  core/fe/pc_gen/bp_fe_bht/U3714/Q (AO221X1)                      0.0341    0.0674     0.2992 f
  core/fe/pc_gen/bp_fe_bht/n985 (net)           1       2.3842              0.0000     0.2992 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_390__0_/D (DFFX1)              0.0341    0.0000 &   0.2992 f
  data arrival time                                                                    0.2992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/fe/pc_gen/bp_fe_bht/mem_reg_390__0_/CLK (DFFX1)                      0.0000     0.4087 r
  library hold time                                                         0.0207     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.2992
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1302


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_83__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4368/IN5 (AO221X1)                    0.1282    0.0021 @   0.2220 f
  core/fe/pc_gen/bp_fe_bht/U4368/Q (AO221X1)                      0.0373    0.0716     0.2936 f
  core/fe/pc_gen/bp_fe_bht/n678 (net)           1       3.2169              0.0000     0.2936 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_83__0_/D (DFFX1)               0.0373    0.0000 &   0.2936 f
  data arrival time                                                                    0.2936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                             0.0000     0.4043
  core/fe/pc_gen/bp_fe_bht/mem_reg_83__0_/CLK (DFFX1)                       0.0000     0.4043 r
  library hold time                                                         0.0195     0.4238
  data required time                                                                   0.4238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4238
  data arrival time                                                                   -0.2936
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1302


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_3__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U4538/IN5 (AO221X1)                    0.1078    0.0025 @   0.2317 f
  core/fe/pc_gen/bp_fe_bht/U4538/Q (AO221X1)                      0.0355    0.0685     0.3002 f
  core/fe/pc_gen/bp_fe_bht/n598 (net)           1       2.8695              0.0000     0.3002 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_3__0_/D (DFFX1)                0.0355    0.0000 &   0.3002 f
  data arrival time                                                                    0.3002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4100     0.4100
  clock reconvergence pessimism                                             0.0000     0.4100
  core/fe/pc_gen/bp_fe_bht/mem_reg_3__0_/CLK (DFFX1)                        0.0000     0.4100 r
  library hold time                                                         0.0204     0.4304
  data required time                                                                   0.4304
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4304
  data arrival time                                                                   -0.3002
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1302


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_208__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/INP (NBUFFX2)             0.0590    0.0063 @   0.1063 f
  core/fe/pc_gen/bp_fe_bht/icc_place124/Z (NBUFFX2)               0.1282    0.1135 @   0.2199 f
  core/fe/pc_gen/bp_fe_bht/n1659 (net)         28      79.5826              0.0000     0.2199 f
  core/fe/pc_gen/bp_fe_bht/U4102/IN5 (AO221X1)                    0.1282    0.0021 @   0.2219 f
  core/fe/pc_gen/bp_fe_bht/U4102/Q (AO221X1)                      0.0378    0.0720     0.2939 f
  core/fe/pc_gen/bp_fe_bht/n803 (net)           1       3.3821              0.0000     0.2939 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_208__0_/D (DFFX1)              0.0378    0.0000 &   0.2939 f
  data arrival time                                                                    0.2939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                             0.0000     0.4044
  core/fe/pc_gen/bp_fe_bht/mem_reg_208__0_/CLK (DFFX1)                      0.0000     0.4044 r
  library hold time                                                         0.0193     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.2939
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1297


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_385__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U3724/IN5 (AO221X1)                    0.1078    0.0025 @   0.2318 f
  core/fe/pc_gen/bp_fe_bht/U3724/Q (AO221X1)                      0.0349    0.0680     0.2998 f
  core/fe/pc_gen/bp_fe_bht/n980 (net)           1       2.6642              0.0000     0.2998 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_385__0_/D (DFFX1)              0.0349    0.0000 &   0.2998 f
  data arrival time                                                                    0.2998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/fe/pc_gen/bp_fe_bht/mem_reg_385__0_/CLK (DFFX1)                      0.0000     0.4087 r
  library hold time                                                         0.0205     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.2998
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1294


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2134 f
  clint/resp_buffer/reset_i (net)                      33.4640              0.0000     0.2134 f
  clint/resp_buffer/U15/IN5 (OA221X1)                             0.1837   -0.0172 &   0.1962 f
  clint/resp_buffer/U15/Q (OA221X1)                               0.0367    0.1070     0.3032 f
  clint/resp_buffer/n15 (net)                   1       2.9663              0.0000     0.3032 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0367    0.0000 &   0.3032 f
  data arrival time                                                                    0.3032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.4160 r
  library hold time                                                         0.0165     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3032
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1293


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/icc_place3/INP (INVX0)                                    0.0336    0.0063 @   0.1063 r
  clint/icc_place3/ZN (INVX0)                                     0.1837    0.1071     0.2134 f
  clint/n4 (net)                               11      33.4640              0.0000     0.2134 f
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2134 f
  clint/resp_buffer/reset_i (net)                      33.4640              0.0000     0.2134 f
  clint/resp_buffer/U13/IN5 (OA221X1)                             0.1837   -0.0171 &   0.1963 f
  clint/resp_buffer/U13/Q (OA221X1)                               0.0368    0.1071     0.3034 f
  clint/resp_buffer/n14 (net)                   1       3.0328              0.0000     0.3034 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0368    0.0000 &   0.3034 f
  data arrival time                                                                    0.3034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.4160 r
  library hold time                                                         0.0165     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.3034
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1291


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_384__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0767    0.0239 @   0.1239 f
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1078    0.1053 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      64.5195              0.0000     0.2293 f
  core/fe/pc_gen/bp_fe_bht/U3726/IN5 (AO221X1)                    0.1078    0.0025 @   0.2317 f
  core/fe/pc_gen/bp_fe_bht/U3726/Q (AO221X1)                      0.0383    0.0706     0.3023 f
  core/fe/pc_gen/bp_fe_bht/n979 (net)           1       3.8330              0.0000     0.3023 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_384__0_/D (DFFX1)              0.0383   -0.0008 &   0.3015 f
  data arrival time                                                                    0.3015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4097     0.4097
  clock reconvergence pessimism                                             0.0000     0.4097
  core/fe/pc_gen/bp_fe_bht/mem_reg_384__0_/CLK (DFFX1)                      0.0000     0.4097 r
  library hold time                                                         0.0198     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.3015
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1280


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_460__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3564/IN5 (AO221X1)                    0.1247    0.0006 @   0.2388 f
  core/fe/pc_gen/bp_fe_bht/U3564/Q (AO221X1)                      0.0362    0.0704     0.3092 f
  core/fe/pc_gen/bp_fe_bht/n1055 (net)          1       2.8688              0.0000     0.3092 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_460__0_/D (DFFX1)              0.0362    0.0000 &   0.3093 f
  data arrival time                                                                    0.3093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  clock reconvergence pessimism                                             0.0000     0.4201
  core/fe/pc_gen/bp_fe_bht/mem_reg_460__0_/CLK (DFFX1)                      0.0000     0.4201 r
  library hold time                                                         0.0164     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.3093
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1273


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_474__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3534/IN5 (AO221X1)                    0.1543    0.0005 @   0.2332 f
  core/fe/pc_gen/bp_fe_bht/U3534/Q (AO221X1)                      0.0367    0.0722     0.3054 f
  core/fe/pc_gen/bp_fe_bht/n1069 (net)          1       2.6428              0.0000     0.3054 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_474__0_/D (DFFX1)              0.0367    0.0000 &   0.3054 f
  data arrival time                                                                    0.3054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4104     0.4104
  clock reconvergence pessimism                                             0.0000     0.4104
  core/fe/pc_gen/bp_fe_bht/mem_reg_474__0_/CLK (DFFX1)                      0.0000     0.4104 r
  library hold time                                                         0.0210     0.4314
  data required time                                                                   0.4314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4314
  data arrival time                                                                   -0.3054
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1260


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_454__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3576/IN5 (AO221X1)                    0.1247    0.0032 @   0.2415 f
  core/fe/pc_gen/bp_fe_bht/U3576/Q (AO221X1)                      0.0346    0.0692     0.3107 f
  core/fe/pc_gen/bp_fe_bht/n1049 (net)          1       2.3131              0.0000     0.3107 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_454__0_/D (DFFX1)              0.0346    0.0000 &   0.3107 f
  data arrival time                                                                    0.3107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4198     0.4198
  clock reconvergence pessimism                                             0.0000     0.4198
  core/fe/pc_gen/bp_fe_bht/mem_reg_454__0_/CLK (DFFX1)                      0.0000     0.4198 r
  library hold time                                                         0.0168     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.3107
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1258


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U3/IN2 (NOR2X0)                  0.0336    0.0064 @   0.1064 r
  clint/clint_slice/mtimecmp_reg/U3/QN (NOR2X0)                   0.0572    0.0425     0.1489 f
  clint/clint_slice/mtimecmp_reg/n9 (net)       2       4.8509              0.0000     0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/INP (NBUFFX2)         0.0572    0.0000 &   0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/Z (NBUFFX2)           0.1343    0.1111 @   0.2600 f
  clint/clint_slice/mtimecmp_reg/n11 (net)     28      80.6255              0.0000     0.2600 f
  clint/clint_slice/mtimecmp_reg/U55/IN1 (AO22X1)                 0.1343    0.0052 @   0.2653 f
  clint/clint_slice/mtimecmp_reg/U55/Q (AO22X1)                   0.0325    0.0898     0.3551 f
  clint/clint_slice/mtimecmp_reg/n42 (net)      1       2.3328              0.0000     0.3551 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_20_/D (DFFX1)         0.0325    0.0000 &   0.3551 f
  data arrival time                                                                    0.3551

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4622     0.4622
  clock reconvergence pessimism                                             0.0000     0.4622
  clint/clint_slice/mtimecmp_reg/data_r_reg_20_/CLK (DFFX1)                 0.0000     0.4622 r
  library hold time                                                         0.0187     0.4809
  data required time                                                                   0.4809
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4809
  data arrival time                                                                   -0.3551
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1258


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_214__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U4088/IN5 (AO221X1)                    0.1543    0.0007 @   0.2334 f
  core/fe/pc_gen/bp_fe_bht/U4088/Q (AO221X1)                      0.0381    0.0733     0.3067 f
  core/fe/pc_gen/bp_fe_bht/n809 (net)           1       3.1447              0.0000     0.3067 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_214__0_/D (DFFX1)              0.0381    0.0000 &   0.3067 f
  data arrival time                                                                    0.3067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/fe/pc_gen/bp_fe_bht/mem_reg_214__0_/CLK (DFFX1)                      0.0000     0.4116 r
  library hold time                                                         0.0206     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3067
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1255


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_473__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3536/IN5 (AO221X1)                    0.1543    0.0004 @   0.2331 f
  core/fe/pc_gen/bp_fe_bht/U3536/Q (AO221X1)                      0.0381    0.0733     0.3064 f
  core/fe/pc_gen/bp_fe_bht/n1068 (net)          1       3.1256              0.0000     0.3064 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_473__0_/D (DFFX1)              0.0381    0.0000 &   0.3064 f
  data arrival time                                                                    0.3064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/fe/pc_gen/bp_fe_bht/mem_reg_473__0_/CLK (DFFX1)                      0.0000     0.4109 r
  library hold time                                                         0.0207     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3064
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1251


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_470__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3542/IN5 (AO221X1)                    0.1543    0.0007 @   0.2334 f
  core/fe/pc_gen/bp_fe_bht/U3542/Q (AO221X1)                      0.0397    0.0746     0.3080 f
  core/fe/pc_gen/bp_fe_bht/n1065 (net)          1       3.7164              0.0000     0.3080 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_470__0_/D (DFFX1)              0.0397   -0.0008 &   0.3071 f
  data arrival time                                                                    0.3071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4116     0.4116
  clock reconvergence pessimism                                             0.0000     0.4116
  core/fe/pc_gen/bp_fe_bht/mem_reg_470__0_/CLK (DFFX1)                      0.0000     0.4116 r
  library hold time                                                         0.0203     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.3071
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1248


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_478__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3525/IN5 (AO221X1)                    0.1543    0.0005 @   0.2332 f
  core/fe/pc_gen/bp_fe_bht/U3525/Q (AO221X1)                      0.0385    0.0736     0.3068 f
  core/fe/pc_gen/bp_fe_bht/n1073 (net)          1       3.2910              0.0000     0.3068 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_478__0_/D (DFFX1)              0.0385    0.0000 &   0.3069 f
  data arrival time                                                                    0.3069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/fe/pc_gen/bp_fe_bht/mem_reg_478__0_/CLK (DFFX1)                      0.0000     0.4109 r
  library hold time                                                         0.0206     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.3069
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1246


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U3/IN2 (NOR2X0)                  0.0336    0.0064 @   0.1064 r
  clint/clint_slice/mtimecmp_reg/U3/QN (NOR2X0)                   0.0572    0.0425     0.1489 f
  clint/clint_slice/mtimecmp_reg/n9 (net)       2       4.8509              0.0000     0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/INP (NBUFFX2)         0.0572    0.0000 &   0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/Z (NBUFFX2)           0.1343    0.1111 @   0.2600 f
  clint/clint_slice/mtimecmp_reg/n11 (net)     28      80.6255              0.0000     0.2600 f
  clint/clint_slice/mtimecmp_reg/U54/IN1 (AO22X1)                 0.1343    0.0052 @   0.2653 f
  clint/clint_slice/mtimecmp_reg/U54/Q (AO22X1)                   0.0344    0.0914     0.3566 f
  clint/clint_slice/mtimecmp_reg/n44 (net)      1       2.9907              0.0000     0.3566 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_21_/D (DFFX1)         0.0344   -0.0005 &   0.3561 f
  data arrival time                                                                    0.3561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4622     0.4622
  clock reconvergence pessimism                                             0.0000     0.4622
  clint/clint_slice/mtimecmp_reg/data_r_reg_21_/CLK (DFFX1)                 0.0000     0.4622 r
  library hold time                                                         0.0183     0.4804
  data required time                                                                   0.4804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4804
  data arrival time                                                                   -0.3561
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1243


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_448__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3590/IN5 (AO221X1)                    0.1247    0.0030 @   0.2413 f
  core/fe/pc_gen/bp_fe_bht/U3590/Q (AO221X1)                      0.0352    0.0697     0.3109 f
  core/fe/pc_gen/bp_fe_bht/n1043 (net)          1       2.5134              0.0000     0.3109 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_448__0_/D (DFFX1)              0.0352    0.0000 &   0.3110 f
  data arrival time                                                                    0.3110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4185     0.4185
  clock reconvergence pessimism                                             0.0000     0.4185
  core/fe/pc_gen/bp_fe_bht/mem_reg_448__0_/CLK (DFFX1)                      0.0000     0.4185 r
  library hold time                                                         0.0167     0.4352
  data required time                                                                   0.4352
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4352
  data arrival time                                                                   -0.3110
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1242


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_455__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3574/IN5 (AO221X1)                    0.1247    0.0034 @   0.2416 f
  core/fe/pc_gen/bp_fe_bht/U3574/Q (AO221X1)                      0.0365    0.0707     0.3123 f
  core/fe/pc_gen/bp_fe_bht/n1050 (net)          1       2.9767              0.0000     0.3123 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_455__0_/D (DFFX1)              0.0365   -0.0011 &   0.3112 f
  data arrival time                                                                    0.3112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  clock reconvergence pessimism                                             0.0000     0.4184
  core/fe/pc_gen/bp_fe_bht/mem_reg_455__0_/CLK (DFFX1)                      0.0000     0.4184 r
  library hold time                                                         0.0164     0.4348
  data required time                                                                   0.4348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4348
  data arrival time                                                                   -0.3112
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1235


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mtimecmp_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 r
  clint/reset_i (net)                                 340.6302              0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (bp_clint_slice_02_0)           0.0000     0.1000 r
  clint/clint_slice/reset_i_hfs_netlink_364 (net)     340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (bsg_dff_reset_en_width_p64_0)     0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/reset_i (net)        340.6302              0.0000     0.1000 r
  clint/clint_slice/mtimecmp_reg/U3/IN2 (NOR2X0)                  0.0336    0.0064 @   0.1064 r
  clint/clint_slice/mtimecmp_reg/U3/QN (NOR2X0)                   0.0572    0.0425     0.1489 f
  clint/clint_slice/mtimecmp_reg/n9 (net)       2       4.8509              0.0000     0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/INP (NBUFFX2)         0.0572    0.0000 &   0.1489 f
  clint/clint_slice/mtimecmp_reg/icc_place8/Z (NBUFFX2)           0.1343    0.1111 @   0.2600 f
  clint/clint_slice/mtimecmp_reg/n11 (net)     28      80.6255              0.0000     0.2600 f
  clint/clint_slice/mtimecmp_reg/U53/IN1 (AO22X1)                 0.1343    0.0054 @   0.2654 f
  clint/clint_slice/mtimecmp_reg/U53/Q (AO22X1)                   0.0347    0.0916     0.3570 f
  clint/clint_slice/mtimecmp_reg/n46 (net)      1       3.0958              0.0000     0.3570 f
  clint/clint_slice/mtimecmp_reg/data_r_reg_22_/D (DFFX1)         0.0347    0.0000 &   0.3570 f
  data arrival time                                                                    0.3570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4621     0.4621
  clock reconvergence pessimism                                             0.0000     0.4621
  clint/clint_slice/mtimecmp_reg/data_r_reg_22_/CLK (DFFX1)                 0.0000     0.4621 r
  library hold time                                                         0.0182     0.4804
  data required time                                                                   0.4804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4804
  data arrival time                                                                   -0.3570
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1234


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_401__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3690/IN5 (AO221X1)                    0.1442    0.0007 @   0.2292 f
  core/fe/pc_gen/bp_fe_bht/U3690/Q (AO221X1)                      0.0374    0.0723     0.3015 f
  core/fe/pc_gen/bp_fe_bht/n996 (net)           1       3.0149              0.0000     0.3015 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_401__0_/D (DFFX1)              0.0374   -0.0012 &   0.3003 f
  data arrival time                                                                    0.3003

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4041     0.4041
  clock reconvergence pessimism                                             0.0000     0.4041
  core/fe/pc_gen/bp_fe_bht/mem_reg_401__0_/CLK (DFFX1)                      0.0000     0.4041 r
  library hold time                                                         0.0194     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.3003
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1233


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_482__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3517/IN5 (AO221X1)                    0.1275    0.0005 @   0.2391 f
  core/fe/pc_gen/bp_fe_bht/U3517/Q (AO221X1)                      0.0355    0.0701     0.3092 f
  core/fe/pc_gen/bp_fe_bht/n1077 (net)          1       2.5744              0.0000     0.3092 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_482__0_/D (DFFX1)              0.0355    0.0000 &   0.3092 f
  data arrival time                                                                    0.3092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  clock reconvergence pessimism                                             0.0000     0.4158
  core/fe/pc_gen/bp_fe_bht/mem_reg_482__0_/CLK (DFFX1)                      0.0000     0.4158 r
  library hold time                                                         0.0166     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3092
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1231


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_449__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3588/IN5 (AO221X1)                    0.1247    0.0029 @   0.2412 f
  core/fe/pc_gen/bp_fe_bht/U3588/Q (AO221X1)                      0.0366    0.0707     0.3119 f
  core/fe/pc_gen/bp_fe_bht/n1044 (net)          1       3.0047              0.0000     0.3119 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_449__0_/D (DFFX1)              0.0366    0.0000 &   0.3119 f
  data arrival time                                                                    0.3119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4185     0.4185
  clock reconvergence pessimism                                             0.0000     0.4185
  core/fe/pc_gen/bp_fe_bht/mem_reg_449__0_/CLK (DFFX1)                      0.0000     0.4185 r
  library hold time                                                         0.0163     0.4348
  data required time                                                                   0.4348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4348
  data arrival time                                                                   -0.3119
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1229


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_166__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4191/IN5 (AO221X1)                    0.1275    0.0003 @   0.2389 f
  core/fe/pc_gen/bp_fe_bht/U4191/Q (AO221X1)                      0.0370    0.0713     0.3102 f
  core/fe/pc_gen/bp_fe_bht/n761 (net)           1       3.1023              0.0000     0.3102 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_166__0_/D (DFFX1)              0.0370    0.0000 &   0.3102 f
  data arrival time                                                                    0.3102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe/pc_gen/bp_fe_bht/mem_reg_166__0_/CLK (DFFX1)                      0.0000     0.4167 r
  library hold time                                                         0.0163     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3102
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1227


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_407__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3677/IN5 (AO221X1)                    0.1442    0.0012 @   0.2297 f
  core/fe/pc_gen/bp_fe_bht/U3677/Q (AO221X1)                      0.0353    0.0707     0.3004 f
  core/fe/pc_gen/bp_fe_bht/n1002 (net)          1       2.2743              0.0000     0.3004 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_407__0_/D (DFFX1)              0.0353    0.0000 &   0.3004 f
  data arrival time                                                                    0.3004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4032     0.4032
  clock reconvergence pessimism                                             0.0000     0.4032
  core/fe/pc_gen/bp_fe_bht/mem_reg_407__0_/CLK (DFFX1)                      0.0000     0.4032 r
  library hold time                                                         0.0198     0.4231
  data required time                                                                   0.4231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4231
  data arrival time                                                                   -0.3004
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1227


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_26__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U4490/IN5 (AO221X1)                    0.1442    0.0013 @   0.2298 f
  core/fe/pc_gen/bp_fe_bht/U4490/Q (AO221X1)                      0.0363    0.0715     0.3012 f
  core/fe/pc_gen/bp_fe_bht/n621 (net)           1       2.6261              0.0000     0.3012 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_26__0_/D (DFFX1)               0.0363    0.0000 &   0.3012 f
  data arrival time                                                                    0.3012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                             0.0000     0.4042
  core/fe/pc_gen/bp_fe_bht/mem_reg_26__0_/CLK (DFFX1)                       0.0000     0.4042 r
  library hold time                                                         0.0197     0.4239
  data required time                                                                   0.4239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4239
  data arrival time                                                                   -0.3012
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1227


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_19__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U4505/IN5 (AO221X1)                    0.1442    0.0013 @   0.2297 f
  core/fe/pc_gen/bp_fe_bht/U4505/Q (AO221X1)                      0.0362    0.0714     0.3011 f
  core/fe/pc_gen/bp_fe_bht/n614 (net)           1       2.5898              0.0000     0.3011 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_19__0_/D (DFFX1)               0.0362    0.0000 &   0.3011 f
  data arrival time                                                                    0.3011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  clock reconvergence pessimism                                             0.0000     0.4040
  core/fe/pc_gen/bp_fe_bht/mem_reg_19__0_/CLK (DFFX1)                       0.0000     0.4040 r
  library hold time                                                         0.0197     0.4237
  data required time                                                                   0.4237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4237
  data arrival time                                                                   -0.3011
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1226


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_80__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U4374/IN5 (AO221X1)                    0.1442    0.0022 @   0.2306 f
  core/fe/pc_gen/bp_fe_bht/U4374/Q (AO221X1)                      0.0354    0.0708     0.3014 f
  core/fe/pc_gen/bp_fe_bht/n675 (net)           1       2.3183              0.0000     0.3014 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_80__0_/D (DFFX1)               0.0354    0.0000 &   0.3014 f
  data arrival time                                                                    0.3014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4041     0.4041
  clock reconvergence pessimism                                             0.0000     0.4041
  core/fe/pc_gen/bp_fe_bht/mem_reg_80__0_/CLK (DFFX1)                       0.0000     0.4041 r
  library hold time                                                         0.0199     0.4240
  data required time                                                                   0.4240
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4240
  data arrival time                                                                   -0.3014
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1226


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_24__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U4494/IN5 (AO221X1)                    0.1442    0.0013 @   0.2297 f
  core/fe/pc_gen/bp_fe_bht/U4494/Q (AO221X1)                      0.0365    0.0716     0.3013 f
  core/fe/pc_gen/bp_fe_bht/n619 (net)           1       2.6908              0.0000     0.3013 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_24__0_/D (DFFX1)               0.0365    0.0000 &   0.3013 f
  data arrival time                                                                    0.3013

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4041     0.4041
  clock reconvergence pessimism                                             0.0000     0.4041
  core/fe/pc_gen/bp_fe_bht/mem_reg_24__0_/CLK (DFFX1)                       0.0000     0.4041 r
  library hold time                                                         0.0196     0.4237
  data required time                                                                   0.4237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4237
  data arrival time                                                                   -0.3013
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1224


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_415__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3661/IN5 (AO221X1)                    0.1543    0.0011 @   0.2338 f
  core/fe/pc_gen/bp_fe_bht/U3661/Q (AO221X1)                      0.0384    0.0735     0.3073 f
  core/fe/pc_gen/bp_fe_bht/n1010 (net)          1       3.2378              0.0000     0.3073 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_415__0_/D (DFFX1)              0.0384    0.0000 &   0.3074 f
  data arrival time                                                                    0.3074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/fe/pc_gen/bp_fe_bht/mem_reg_415__0_/CLK (DFFX1)                      0.0000     0.4091 r
  library hold time                                                         0.0205     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.3074
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1222


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_451__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3584/IN5 (AO221X1)                    0.1247    0.0035 @   0.2417 f
  core/fe/pc_gen/bp_fe_bht/U3584/Q (AO221X1)                      0.0367    0.0708     0.3125 f
  core/fe/pc_gen/bp_fe_bht/n1046 (net)          1       3.0413              0.0000     0.3125 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_451__0_/D (DFFX1)              0.0367    0.0000 &   0.3126 f
  data arrival time                                                                    0.3126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4184     0.4184
  clock reconvergence pessimism                                             0.0000     0.4184
  core/fe/pc_gen/bp_fe_bht/mem_reg_451__0_/CLK (DFFX1)                      0.0000     0.4184 r
  library hold time                                                         0.0163     0.4348
  data required time                                                                   0.4348
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4348
  data arrival time                                                                   -0.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1222


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_450__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3586/IN5 (AO221X1)                    0.1247    0.0034 @   0.2416 f
  core/fe/pc_gen/bp_fe_bht/U3586/Q (AO221X1)                      0.0368    0.0709     0.3126 f
  core/fe/pc_gen/bp_fe_bht/n1045 (net)          1       3.0842              0.0000     0.3126 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_450__0_/D (DFFX1)              0.0368    0.0000 &   0.3126 f
  data arrival time                                                                    0.3126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                             0.0000     0.4183
  core/fe/pc_gen/bp_fe_bht/mem_reg_450__0_/CLK (DFFX1)                      0.0000     0.4183 r
  library hold time                                                         0.0163     0.4346
  data required time                                                                   0.4346
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4346
  data arrival time                                                                   -0.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1220


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_280__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3949/IN5 (AO221X1)                    0.1442    0.0012 @   0.2296 f
  core/fe/pc_gen/bp_fe_bht/U3949/Q (AO221X1)                      0.0369    0.0719     0.3015 f
  core/fe/pc_gen/bp_fe_bht/n875 (net)           1       2.8364              0.0000     0.3015 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_280__0_/D (DFFX1)              0.0369    0.0000 &   0.3015 f
  data arrival time                                                                    0.3015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4041     0.4041
  clock reconvergence pessimism                                             0.0000     0.4041
  core/fe/pc_gen/bp_fe_bht/mem_reg_280__0_/CLK (DFFX1)                      0.0000     0.4041 r
  library hold time                                                         0.0195     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.3015
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1220


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_411__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3669/IN5 (AO221X1)                    0.1442    0.0004 @   0.2288 f
  core/fe/pc_gen/bp_fe_bht/U3669/Q (AO221X1)                      0.0373    0.0722     0.3011 f
  core/fe/pc_gen/bp_fe_bht/n1006 (net)          1       2.9851              0.0000     0.3011 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_411__0_/D (DFFX1)              0.0373    0.0000 &   0.3011 f
  data arrival time                                                                    0.3011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                             0.0000     0.4036
  core/fe/pc_gen/bp_fe_bht/mem_reg_411__0_/CLK (DFFX1)                      0.0000     0.4036 r
  library hold time                                                         0.0195     0.4231
  data required time                                                                   0.4231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4231
  data arrival time                                                                   -0.3011
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1220


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_410__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3671/IN5 (AO221X1)                    0.1442    0.0008 @   0.2293 f
  core/fe/pc_gen/bp_fe_bht/U3671/Q (AO221X1)                      0.0369    0.0719     0.3012 f
  core/fe/pc_gen/bp_fe_bht/n1005 (net)          1       2.8458              0.0000     0.3012 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_410__0_/D (DFFX1)              0.0369    0.0000 &   0.3012 f
  data arrival time                                                                    0.3012

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4036     0.4036
  clock reconvergence pessimism                                             0.0000     0.4036
  core/fe/pc_gen/bp_fe_bht/mem_reg_410__0_/CLK (DFFX1)                      0.0000     0.4036 r
  library hold time                                                         0.0195     0.4231
  data required time                                                                   0.4231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4231
  data arrival time                                                                   -0.3012
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1219


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_283__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3943/IN5 (AO221X1)                    0.1442    0.0006 @   0.2290 f
  core/fe/pc_gen/bp_fe_bht/U3943/Q (AO221X1)                      0.0369    0.0719     0.3010 f
  core/fe/pc_gen/bp_fe_bht/n878 (net)           1       2.8458              0.0000     0.3010 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_283__0_/D (DFFX1)              0.0369    0.0000 &   0.3010 f
  data arrival time                                                                    0.3010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  clock reconvergence pessimism                                             0.0000     0.4033
  core/fe/pc_gen/bp_fe_bht/mem_reg_283__0_/CLK (DFFX1)                      0.0000     0.4033 r
  library hold time                                                         0.0195     0.4228
  data required time                                                                   0.4228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4228
  data arrival time                                                                   -0.3010
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1218


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_281__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3947/IN5 (AO221X1)                    0.1442    0.0011 @   0.2295 f
  core/fe/pc_gen/bp_fe_bht/U3947/Q (AO221X1)                      0.0375    0.0724     0.3019 f
  core/fe/pc_gen/bp_fe_bht/n876 (net)           1       3.0486              0.0000     0.3019 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_281__0_/D (DFFX1)              0.0375    0.0000 &   0.3019 f
  data arrival time                                                                    0.3019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4041     0.4041
  clock reconvergence pessimism                                             0.0000     0.4041
  core/fe/pc_gen/bp_fe_bht/mem_reg_281__0_/CLK (DFFX1)                      0.0000     0.4041 r
  library hold time                                                         0.0194     0.4234
  data required time                                                                   0.4234
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4234
  data arrival time                                                                   -0.3019
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1215


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_163__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U4198/IN5 (AO221X1)                    0.1275    0.0019 @   0.2405 f
  core/fe/pc_gen/bp_fe_bht/U4198/Q (AO221X1)                      0.0354    0.0700     0.3106 f
  core/fe/pc_gen/bp_fe_bht/n758 (net)           1       2.5449              0.0000     0.3106 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_163__0_/D (DFFX1)              0.0354    0.0000 &   0.3106 f
  data arrival time                                                                    0.3106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                             0.0000     0.4153
  core/fe/pc_gen/bp_fe_bht/mem_reg_163__0_/CLK (DFFX1)                      0.0000     0.4153 r
  library hold time                                                         0.0166     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.3106
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1213


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_400__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3692/IN5 (AO221X1)                    0.1442    0.0021 @   0.2306 f
  core/fe/pc_gen/bp_fe_bht/U3692/Q (AO221X1)                      0.0371    0.0721     0.3027 f
  core/fe/pc_gen/bp_fe_bht/n995 (net)           1       2.9366              0.0000     0.3027 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_400__0_/D (DFFX1)              0.0371    0.0000 &   0.3027 f
  data arrival time                                                                    0.3027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                             0.0000     0.4044
  core/fe/pc_gen/bp_fe_bht/mem_reg_400__0_/CLK (DFFX1)                      0.0000     0.4044 r
  library hold time                                                         0.0195     0.4239
  data required time                                                                   0.4239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4239
  data arrival time                                                                   -0.3027
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1212


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_406__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3679/IN5 (AO221X1)                    0.1442    0.0021 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3679/Q (AO221X1)                      0.0369    0.0719     0.3024 f
  core/fe/pc_gen/bp_fe_bht/n1001 (net)          1       2.8418              0.0000     0.3024 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_406__0_/D (DFFX1)              0.0369    0.0000 &   0.3024 f
  data arrival time                                                                    0.3024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  clock reconvergence pessimism                                             0.0000     0.4040
  core/fe/pc_gen/bp_fe_bht/mem_reg_406__0_/CLK (DFFX1)                      0.0000     0.4040 r
  library hold time                                                         0.0195     0.4235
  data required time                                                                   0.4235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4235
  data arrival time                                                                   -0.3024
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1211


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_88__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U4358/IN5 (AO221X1)                    0.1543    0.0037 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/U4358/Q (AO221X1)                      0.0359    0.0716     0.3080 f
  core/fe/pc_gen/bp_fe_bht/n683 (net)           1       2.3609              0.0000     0.3080 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_88__0_/D (DFFX1)               0.0359    0.0000 &   0.3081 f
  data arrival time                                                                    0.3081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4080     0.4080
  clock reconvergence pessimism                                             0.0000     0.4080
  core/fe/pc_gen/bp_fe_bht/mem_reg_88__0_/CLK (DFFX1)                       0.0000     0.4080 r
  library hold time                                                         0.0211     0.4291
  data required time                                                                   0.4291
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4291
  data arrival time                                                                   -0.3081
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1210


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_404__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3683/IN5 (AO221X1)                    0.1442    0.0021 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/U3683/Q (AO221X1)                      0.0372    0.0722     0.3027 f
  core/fe/pc_gen/bp_fe_bht/n999 (net)           1       2.9576              0.0000     0.3027 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_404__0_/D (DFFX1)              0.0372    0.0000 &   0.3027 f
  data arrival time                                                                    0.3027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                             0.0000     0.4042
  core/fe/pc_gen/bp_fe_bht/mem_reg_404__0_/CLK (DFFX1)                      0.0000     0.4042 r
  library hold time                                                         0.0195     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.3027
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1209


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_403__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3686/IN5 (AO221X1)                    0.1442    0.0021 @   0.2306 f
  core/fe/pc_gen/bp_fe_bht/U3686/Q (AO221X1)                      0.0372    0.0722     0.3028 f
  core/fe/pc_gen/bp_fe_bht/n998 (net)           1       2.9596              0.0000     0.3028 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_403__0_/D (DFFX1)              0.0372    0.0000 &   0.3028 f
  data arrival time                                                                    0.3028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                             0.0000     0.4042
  core/fe/pc_gen/bp_fe_bht/mem_reg_403__0_/CLK (DFFX1)                      0.0000     0.4042 r
  library hold time                                                         0.0195     0.4237
  data required time                                                                   0.4237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4237
  data arrival time                                                                   -0.3028
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1209


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_82__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U4370/IN5 (AO221X1)                    0.1442    0.0022 @   0.2306 f
  core/fe/pc_gen/bp_fe_bht/U4370/Q (AO221X1)                      0.0373    0.0722     0.3028 f
  core/fe/pc_gen/bp_fe_bht/n677 (net)           1       2.9843              0.0000     0.3028 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_82__0_/D (DFFX1)               0.0373    0.0000 &   0.3028 f
  data arrival time                                                                    0.3028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                             0.0000     0.4043
  core/fe/pc_gen/bp_fe_bht/mem_reg_82__0_/CLK (DFFX1)                       0.0000     0.4043 r
  library hold time                                                         0.0195     0.4238
  data required time                                                                   0.4238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4238
  data arrival time                                                                   -0.3028
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1209


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_282__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3945/IN5 (AO221X1)                    0.1442    0.0013 @   0.2297 f
  core/fe/pc_gen/bp_fe_bht/U3945/Q (AO221X1)                      0.0377    0.0726     0.3023 f
  core/fe/pc_gen/bp_fe_bht/n877 (net)           1       3.1466              0.0000     0.3023 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_282__0_/D (DFFX1)              0.0377    0.0000 &   0.3023 f
  data arrival time                                                                    0.3023

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  clock reconvergence pessimism                                             0.0000     0.4037
  core/fe/pc_gen/bp_fe_bht/mem_reg_282__0_/CLK (DFFX1)                      0.0000     0.4037 r
  library hold time                                                         0.0194     0.4231
  data required time                                                                   0.4231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4231
  data arrival time                                                                   -0.3023
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1208


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_405__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3681/IN5 (AO221X1)                    0.1442    0.0019 @   0.2304 f
  core/fe/pc_gen/bp_fe_bht/U3681/Q (AO221X1)                      0.0373    0.0723     0.3027 f
  core/fe/pc_gen/bp_fe_bht/n1000 (net)          1       3.0054              0.0000     0.3027 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_405__0_/D (DFFX1)              0.0373    0.0000 &   0.3027 f
  data arrival time                                                                    0.3027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4039     0.4039
  clock reconvergence pessimism                                             0.0000     0.4039
  core/fe/pc_gen/bp_fe_bht/mem_reg_405__0_/CLK (DFFX1)                      0.0000     0.4039 r
  library hold time                                                         0.0194     0.4234
  data required time                                                                   0.4234
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4234
  data arrival time                                                                   -0.3027
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1207


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_483__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3515/IN5 (AO221X1)                    0.1275    0.0005 @   0.2391 f
  core/fe/pc_gen/bp_fe_bht/U3515/Q (AO221X1)                      0.0367    0.0711     0.3102 f
  core/fe/pc_gen/bp_fe_bht/n1078 (net)          1       3.0157              0.0000     0.3102 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_483__0_/D (DFFX1)              0.0367    0.0000 &   0.3102 f
  data arrival time                                                                    0.3102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  clock reconvergence pessimism                                             0.0000     0.4146
  core/fe/pc_gen/bp_fe_bht/mem_reg_483__0_/CLK (DFFX1)                      0.0000     0.4146 r
  library hold time                                                         0.0163     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3102
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1207


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_216__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U4084/IN5 (AO221X1)                    0.1543    0.0037 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/U4084/Q (AO221X1)                      0.0363    0.0719     0.3084 f
  core/fe/pc_gen/bp_fe_bht/n811 (net)           1       2.5162              0.0000     0.3084 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_216__0_/D (DFFX1)              0.0363    0.0000 &   0.3084 f
  data arrival time                                                                    0.3084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4079     0.4079
  clock reconvergence pessimism                                             0.0000     0.4079
  core/fe/pc_gen/bp_fe_bht/mem_reg_216__0_/CLK (DFFX1)                      0.0000     0.4079 r
  library hold time                                                         0.0210     0.4289
  data required time                                                                   0.4289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4289
  data arrival time                                                                   -0.3084
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1205


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_81__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U4372/IN5 (AO221X1)                    0.1442    0.0022 @   0.2306 f
  core/fe/pc_gen/bp_fe_bht/U4372/Q (AO221X1)                      0.0375    0.0724     0.3030 f
  core/fe/pc_gen/bp_fe_bht/n676 (net)           1       3.0637              0.0000     0.3030 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_81__0_/D (DFFX1)               0.0375    0.0000 &   0.3030 f
  data arrival time                                                                    0.3030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4041     0.4041
  clock reconvergence pessimism                                             0.0000     0.4041
  core/fe/pc_gen/bp_fe_bht/mem_reg_81__0_/CLK (DFFX1)                       0.0000     0.4041 r
  library hold time                                                         0.0194     0.4235
  data required time                                                                   0.4235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4235
  data arrival time                                                                   -0.3030
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1205


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_85__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U4364/IN5 (AO221X1)                    0.1442    0.0022 @   0.2306 f
  core/fe/pc_gen/bp_fe_bht/U4364/Q (AO221X1)                      0.0378    0.0726     0.3032 f
  core/fe/pc_gen/bp_fe_bht/n680 (net)           1       3.1671              0.0000     0.3032 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_85__0_/D (DFFX1)               0.0378    0.0000 &   0.3032 f
  data arrival time                                                                    0.3032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4041     0.4041
  clock reconvergence pessimism                                             0.0000     0.4041
  core/fe/pc_gen/bp_fe_bht/mem_reg_85__0_/CLK (DFFX1)                       0.0000     0.4041 r
  library hold time                                                         0.0193     0.4235
  data required time                                                                   0.4235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4235
  data arrival time                                                                   -0.3032
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1202


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_84__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U4366/IN5 (AO221X1)                    0.1442    0.0021 @   0.2305 f
  core/fe/pc_gen/bp_fe_bht/U4366/Q (AO221X1)                      0.0376    0.0724     0.3030 f
  core/fe/pc_gen/bp_fe_bht/n679 (net)           1       3.0785              0.0000     0.3030 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_84__0_/D (DFFX1)               0.0376    0.0000 &   0.3030 f
  data arrival time                                                                    0.3030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  clock reconvergence pessimism                                             0.0000     0.4037
  core/fe/pc_gen/bp_fe_bht/mem_reg_84__0_/CLK (DFFX1)                       0.0000     0.4037 r
  library hold time                                                         0.0194     0.4231
  data required time                                                                   0.4231
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4231
  data arrival time                                                                   -0.3030
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1201


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_90__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U4354/IN5 (AO221X1)                    0.1543    0.0037 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/U4354/Q (AO221X1)                      0.0372    0.0726     0.3090 f
  core/fe/pc_gen/bp_fe_bht/n685 (net)           1       2.8059              0.0000     0.3090 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_90__0_/D (DFFX1)               0.0372    0.0000 &   0.3090 f
  data arrival time                                                                    0.3090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/fe/pc_gen/bp_fe_bht/mem_reg_90__0_/CLK (DFFX1)                       0.0000     0.4081 r
  library hold time                                                         0.0208     0.4289
  data required time                                                                   0.4289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4289
  data arrival time                                                                   -0.3090
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1199


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_477__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3527/IN5 (AO221X1)                    0.1543    0.0037 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/U3527/Q (AO221X1)                      0.0386    0.0737     0.3101 f
  core/fe/pc_gen/bp_fe_bht/n1072 (net)          1       3.3104              0.0000     0.3101 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_477__0_/D (DFFX1)              0.0386   -0.0012 &   0.3089 f
  data arrival time                                                                    0.3089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4080     0.4080
  clock reconvergence pessimism                                             0.0000     0.4080
  core/fe/pc_gen/bp_fe_bht/mem_reg_477__0_/CLK (DFFX1)                      0.0000     0.4080 r
  library hold time                                                         0.0205     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3089
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1195


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_255__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4002/IN5 (AO221X1)                    0.1367    0.0016 @   0.2428 f
  core/fe/pc_gen/bp_fe_bht/U4002/Q (AO221X1)                      0.0353    0.0703     0.3131 f
  core/fe/pc_gen/bp_fe_bht/n850 (net)           1       2.3693              0.0000     0.3131 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_255__0_/D (DFFX1)              0.0353    0.0000 &   0.3131 f
  data arrival time                                                                    0.3131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4114     0.4114
  clock reconvergence pessimism                                             0.0000     0.4114
  core/fe/pc_gen/bp_fe_bht/mem_reg_255__0_/CLK (DFFX1)                      0.0000     0.4114 r
  library hold time                                                         0.0212     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3131
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1195


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_402__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/INP (NBUFFX2)             0.0590    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place106/Z (NBUFFX2)               0.1442    0.1221 @   0.2284 f
  core/fe/pc_gen/bp_fe_bht/n1549 (net)         29      90.9992              0.0000     0.2284 f
  core/fe/pc_gen/bp_fe_bht/U3688/IN5 (AO221X1)                    0.1442    0.0017 @   0.2301 f
  core/fe/pc_gen/bp_fe_bht/U3688/Q (AO221X1)                      0.0383    0.0730     0.3032 f
  core/fe/pc_gen/bp_fe_bht/n997 (net)           1       3.3437              0.0000     0.3032 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_402__0_/D (DFFX1)              0.0383    0.0000 &   0.3032 f
  data arrival time                                                                    0.3032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  clock reconvergence pessimism                                             0.0000     0.4033
  core/fe/pc_gen/bp_fe_bht/mem_reg_402__0_/CLK (DFFX1)                      0.0000     0.4033 r
  library hold time                                                         0.0192     0.4225
  data required time                                                                   0.4225
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4225
  data arrival time                                                                   -0.3032
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1193


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_318__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3868/IN5 (AO221X1)                    0.1367    0.0023 @   0.2434 f
  core/fe/pc_gen/bp_fe_bht/U3868/Q (AO221X1)                      0.0352    0.0703     0.3138 f
  core/fe/pc_gen/bp_fe_bht/n913 (net)           1       2.3599              0.0000     0.3138 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_318__0_/D (DFFX1)              0.0352    0.0000 &   0.3138 f
  data arrival time                                                                    0.3138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_318__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0212     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.3138
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1189


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_416__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3657/IN5 (AO221X1)                    0.1275    0.0019 @   0.2405 f
  core/fe/pc_gen/bp_fe_bht/U3657/Q (AO221X1)                      0.0380    0.0720     0.3126 f
  core/fe/pc_gen/bp_fe_bht/n1011 (net)          1       3.4452              0.0000     0.3126 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_416__0_/D (DFFX1)              0.0380    0.0000 &   0.3126 f
  data arrival time                                                                    0.3126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4153     0.4153
  clock reconvergence pessimism                                             0.0000     0.4153
  core/fe/pc_gen/bp_fe_bht/mem_reg_416__0_/CLK (DFFX1)                      0.0000     0.4153 r
  library hold time                                                         0.0160     0.4314
  data required time                                                                   0.4314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4314
  data arrival time                                                                   -0.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1187


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_414__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3663/IN5 (AO221X1)                    0.1543    0.0011 @   0.2338 f
  core/fe/pc_gen/bp_fe_bht/U3663/Q (AO221X1)                      0.0358    0.0715     0.3053 f
  core/fe/pc_gen/bp_fe_bht/n1009 (net)          1       2.3342              0.0000     0.3053 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_414__0_/D (DFFX1)              0.0358    0.0000 &   0.3054 f
  data arrival time                                                                    0.3054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                             0.0000     0.4043
  core/fe/pc_gen/bp_fe_bht/mem_reg_414__0_/CLK (DFFX1)                      0.0000     0.4043 r
  library hold time                                                         0.0198     0.4241
  data required time                                                                   0.4241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4241
  data arrival time                                                                   -0.3054
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1187


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_219__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U4078/IN5 (AO221X1)                    0.1543    0.0037 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/U4078/Q (AO221X1)                      0.0392    0.0741     0.3106 f
  core/fe/pc_gen/bp_fe_bht/n814 (net)           1       3.5154              0.0000     0.3106 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_219__0_/D (DFFX1)              0.0392    0.0000 &   0.3106 f
  data arrival time                                                                    0.3106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4089     0.4089
  clock reconvergence pessimism                                             0.0000     0.4089
  core/fe/pc_gen/bp_fe_bht/mem_reg_219__0_/CLK (DFFX1)                      0.0000     0.4089 r
  library hold time                                                         0.0204     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3106
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1187


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_252__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4008/IN5 (AO221X1)                    0.1367    0.0022 @   0.2433 f
  core/fe/pc_gen/bp_fe_bht/U4008/Q (AO221X1)                      0.0357    0.0707     0.3140 f
  core/fe/pc_gen/bp_fe_bht/n847 (net)           1       2.5160              0.0000     0.3140 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_252__0_/D (DFFX1)              0.0357    0.0000 &   0.3140 f
  data arrival time                                                                    0.3140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_252__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0211     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3140
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1186


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_319__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3866/IN5 (AO221X1)                    0.1367    0.0022 @   0.2433 f
  core/fe/pc_gen/bp_fe_bht/U3866/Q (AO221X1)                      0.0357    0.0707     0.3140 f
  core/fe/pc_gen/bp_fe_bht/n914 (net)           1       2.5093              0.0000     0.3140 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_319__0_/D (DFFX1)              0.0357    0.0000 &   0.3140 f
  data arrival time                                                                    0.3140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_319__0_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0211     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3140
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1184


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_422__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3645/IN5 (AO221X1)                    0.1275    0.0026 @   0.2412 f
  core/fe/pc_gen/bp_fe_bht/U3645/Q (AO221X1)                      0.0355    0.0701     0.3114 f
  core/fe/pc_gen/bp_fe_bht/n1017 (net)          1       2.5878              0.0000     0.3114 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_422__0_/D (DFFX1)              0.0355    0.0000 &   0.3114 f
  data arrival time                                                                    0.3114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/fe/pc_gen/bp_fe_bht/mem_reg_422__0_/CLK (DFFX1)                      0.0000     0.4132 r
  library hold time                                                         0.0166     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.3114
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1184


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_452__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3581/IN5 (AO221X1)                    0.1247    0.0035 @   0.2418 f
  core/fe/pc_gen/bp_fe_bht/U3581/Q (AO221X1)                      0.0353    0.0698     0.3115 f
  core/fe/pc_gen/bp_fe_bht/n1047 (net)          1       2.5583              0.0000     0.3115 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_452__0_/D (DFFX1)              0.0353    0.0000 &   0.3115 f
  data arrival time                                                                    0.3115

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4095     0.4095
  clock reconvergence pessimism                                             0.0000     0.4095
  core/fe/pc_gen/bp_fe_bht/mem_reg_452__0_/CLK (DFFX1)                      0.0000     0.4095 r
  library hold time                                                         0.0204     0.4299
  data required time                                                                   0.4299
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4299
  data arrival time                                                                   -0.3115
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1184


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_437__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3613/IN5 (AO221X1)                    0.1275    0.0034 @   0.2421 f
  core/fe/pc_gen/bp_fe_bht/U3613/Q (AO221X1)                      0.0349    0.0697     0.3117 f
  core/fe/pc_gen/bp_fe_bht/n1032 (net)          1       2.3669              0.0000     0.3117 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_437__0_/D (DFFX1)              0.0349    0.0000 &   0.3117 f
  data arrival time                                                                    0.3117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4133     0.4133
  clock reconvergence pessimism                                             0.0000     0.4133
  core/fe/pc_gen/bp_fe_bht/mem_reg_437__0_/CLK (DFFX1)                      0.0000     0.4133 r
  library hold time                                                         0.0167     0.4300
  data required time                                                                   0.4300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4300
  data arrival time                                                                   -0.3117
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1182


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_434__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3619/IN5 (AO221X1)                    0.1275    0.0031 @   0.2417 f
  core/fe/pc_gen/bp_fe_bht/U3619/Q (AO221X1)                      0.0351    0.0698     0.3116 f
  core/fe/pc_gen/bp_fe_bht/n1029 (net)          1       2.4534              0.0000     0.3116 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_434__0_/D (DFFX1)              0.0351    0.0000 &   0.3116 f
  data arrival time                                                                    0.3116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/fe/pc_gen/bp_fe_bht/mem_reg_434__0_/CLK (DFFX1)                      0.0000     0.4131 r
  library hold time                                                         0.0167     0.4298
  data required time                                                                   0.4298
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4298
  data arrival time                                                                   -0.3116
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1182


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_419__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3651/IN5 (AO221X1)                    0.1275    0.0029 @   0.2415 f
  core/fe/pc_gen/bp_fe_bht/U3651/Q (AO221X1)                      0.0356    0.0702     0.3118 f
  core/fe/pc_gen/bp_fe_bht/n1014 (net)          1       2.6212              0.0000     0.3118 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_419__0_/D (DFFX1)              0.0356    0.0000 &   0.3118 f
  data arrival time                                                                    0.3118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/fe/pc_gen/bp_fe_bht/mem_reg_419__0_/CLK (DFFX1)                      0.0000     0.4131 r
  library hold time                                                         0.0166     0.4297
  data required time                                                                   0.4297
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4297
  data arrival time                                                                   -0.3118
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1179


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_447__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3592/IN5 (AO221X1)                    0.1367    0.0016 @   0.2428 f
  core/fe/pc_gen/bp_fe_bht/U3592/Q (AO221X1)                      0.0367    0.0715     0.3142 f
  core/fe/pc_gen/bp_fe_bht/n1042 (net)          1       2.8831              0.0000     0.3142 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_447__0_/D (DFFX1)              0.0367    0.0000 &   0.3143 f
  data arrival time                                                                    0.3143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/fe/pc_gen/bp_fe_bht/mem_reg_447__0_/CLK (DFFX1)                      0.0000     0.4112 r
  library hold time                                                         0.0209     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.3143
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1178


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_254__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4004/IN5 (AO221X1)                    0.1367    0.0030 @   0.2442 f
  core/fe/pc_gen/bp_fe_bht/U4004/Q (AO221X1)                      0.0361    0.0710     0.3151 f
  core/fe/pc_gen/bp_fe_bht/n849 (net)           1       2.6503              0.0000     0.3151 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_254__0_/D (DFFX1)              0.0361    0.0000 &   0.3151 f
  data arrival time                                                                    0.3151

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_254__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0211     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.3151
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1174


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_430__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3627/IN5 (AO221X1)                    0.1325    0.0003 @   0.2435 f
  core/fe/pc_gen/bp_fe_bht/U3627/Q (AO221X1)                      0.0354    0.0703     0.3138 f
  core/fe/pc_gen/bp_fe_bht/n1025 (net)          1       2.4739              0.0000     0.3138 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_430__0_/D (DFFX1)              0.0354    0.0000 &   0.3138 f
  data arrival time                                                                    0.3138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4152     0.4152
  clock reconvergence pessimism                                             0.0000     0.4152
  core/fe/pc_gen/bp_fe_bht/mem_reg_430__0_/CLK (DFFX1)                      0.0000     0.4152 r
  library hold time                                                         0.0160     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3138
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1174


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_301__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3904/IN5 (AO221X1)                    0.1325    0.0026 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/U3904/Q (AO221X1)                      0.0365    0.0712     0.3170 f
  core/fe/pc_gen/bp_fe_bht/n896 (net)           1       2.8807              0.0000     0.3170 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_301__0_/D (DFFX1)              0.0365   -0.0013 &   0.3157 f
  data arrival time                                                                    0.3157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_301__0_/CLK (DFFX1)                      0.0000     0.4173 r
  library hold time                                                         0.0157     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.3157
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1173


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_251__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4010/IN5 (AO221X1)                    0.1367    0.0035 @   0.2446 f
  core/fe/pc_gen/bp_fe_bht/U4010/Q (AO221X1)                      0.0372    0.0718     0.3164 f
  core/fe/pc_gen/bp_fe_bht/n846 (net)           1       3.0397              0.0000     0.3164 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_251__0_/D (DFFX1)              0.0372   -0.0020 &   0.3144 f
  data arrival time                                                                    0.3144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  clock reconvergence pessimism                                             0.0000     0.4179
  core/fe/pc_gen/bp_fe_bht/mem_reg_251__0_/CLK (DFFX1)                      0.0000     0.4179 r
  library hold time                                                         0.0138     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.3144
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1173


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_190__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4139/IN5 (AO221X1)                    0.1367    0.0044 @   0.2455 f
  core/fe/pc_gen/bp_fe_bht/U4139/Q (AO221X1)                      0.0358    0.0707     0.3162 f
  core/fe/pc_gen/bp_fe_bht/n785 (net)           1       2.5453              0.0000     0.3162 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_190__0_/D (DFFX1)              0.0358    0.0000 &   0.3162 f
  data arrival time                                                                    0.3162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  clock reconvergence pessimism                                             0.0000     0.4124
  core/fe/pc_gen/bp_fe_bht/mem_reg_190__0_/CLK (DFFX1)                      0.0000     0.4124 r
  library hold time                                                         0.0211     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.3162
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1173


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_357__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3782/IN5 (AO221X1)                    0.1375    0.0004 @   0.2452 f
  core/fe/pc_gen/bp_fe_bht/U3782/Q (AO221X1)                      0.0371    0.0718     0.3170 f
  core/fe/pc_gen/bp_fe_bht/n952 (net)           1       2.9922              0.0000     0.3170 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_357__0_/D (DFFX1)              0.0371    0.0000 &   0.3170 f
  data arrival time                                                                    0.3170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                             0.0000     0.4181
  core/fe/pc_gen/bp_fe_bht/mem_reg_357__0_/CLK (DFFX1)                      0.0000     0.4181 r
  library hold time                                                         0.0162     0.4343
  data required time                                                                   0.4343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4343
  data arrival time                                                                   -0.3170
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1173


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_408__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3675/IN5 (AO221X1)                    0.1543    0.0027 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U3675/Q (AO221X1)                      0.0358    0.0715     0.3069 f
  core/fe/pc_gen/bp_fe_bht/n1003 (net)          1       2.3320              0.0000     0.3069 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_408__0_/D (DFFX1)              0.0358    0.0000 &   0.3069 f
  data arrival time                                                                    0.3069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                             0.0000     0.4044
  core/fe/pc_gen/bp_fe_bht/mem_reg_408__0_/CLK (DFFX1)                      0.0000     0.4044 r
  library hold time                                                         0.0198     0.4241
  data required time                                                                   0.4241
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4241
  data arrival time                                                                   -0.3069
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1172


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_371__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3753/IN5 (AO221X1)                    0.1275    0.0036 @   0.2423 f
  core/fe/pc_gen/bp_fe_bht/U3753/Q (AO221X1)                      0.0350    0.0698     0.3120 f
  core/fe/pc_gen/bp_fe_bht/n966 (net)           1       2.4129              0.0000     0.3120 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_371__0_/D (DFFX1)              0.0350    0.0000 &   0.3120 f
  data arrival time                                                                    0.3120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/fe/pc_gen/bp_fe_bht/mem_reg_371__0_/CLK (DFFX1)                      0.0000     0.4125 r
  library hold time                                                         0.0167     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3120
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1172


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_184__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4153/IN5 (AO221X1)                    0.1367    0.0044 @   0.2455 f
  core/fe/pc_gen/bp_fe_bht/U4153/Q (AO221X1)                      0.0359    0.0708     0.3163 f
  core/fe/pc_gen/bp_fe_bht/n779 (net)           1       2.5788              0.0000     0.3163 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_184__0_/D (DFFX1)              0.0359    0.0000 &   0.3164 f
  data arrival time                                                                    0.3164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  clock reconvergence pessimism                                             0.0000     0.4124
  core/fe/pc_gen/bp_fe_bht/mem_reg_184__0_/CLK (DFFX1)                      0.0000     0.4124 r
  library hold time                                                         0.0211     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.3164
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1171


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_185__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4151/IN5 (AO221X1)                    0.1367    0.0042 @   0.2453 f
  core/fe/pc_gen/bp_fe_bht/U4151/Q (AO221X1)                      0.0366    0.0714     0.3167 f
  core/fe/pc_gen/bp_fe_bht/n780 (net)           1       2.8343              0.0000     0.3167 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_185__0_/D (DFFX1)              0.0366    0.0000 &   0.3167 f
  data arrival time                                                                    0.3167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/fe/pc_gen/bp_fe_bht/mem_reg_185__0_/CLK (DFFX1)                      0.0000     0.4126 r
  library hold time                                                         0.0209     0.4335
  data required time                                                                   0.4335
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4335
  data arrival time                                                                   -0.3167
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1168


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_418__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3653/IN5 (AO221X1)                    0.1275    0.0030 @   0.2416 f
  core/fe/pc_gen/bp_fe_bht/U3653/Q (AO221X1)                      0.0365    0.0709     0.3126 f
  core/fe/pc_gen/bp_fe_bht/n1013 (net)          1       2.9481              0.0000     0.3126 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_418__0_/D (DFFX1)              0.0365    0.0000 &   0.3126 f
  data arrival time                                                                    0.3126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4130     0.4130
  clock reconvergence pessimism                                             0.0000     0.4130
  core/fe/pc_gen/bp_fe_bht/mem_reg_418__0_/CLK (DFFX1)                      0.0000     0.4130 r
  library hold time                                                         0.0164     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1168


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_206__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4106/IN5 (AO221X1)                    0.1537    0.0004 @   0.2538 f
  core/fe/pc_gen/bp_fe_bht/U4106/Q (AO221X1)                      0.0370    0.0724     0.3263 f
  core/fe/pc_gen/bp_fe_bht/n801 (net)           1       2.7557              0.0000     0.3263 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_206__0_/D (DFFX1)              0.0370    0.0000 &   0.3263 f
  data arrival time                                                                    0.3263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4263     0.4263
  clock reconvergence pessimism                                             0.0000     0.4263
  core/fe/pc_gen/bp_fe_bht/mem_reg_206__0_/CLK (DFFX1)                      0.0000     0.4263 r
  library hold time                                                         0.0167     0.4430
  data required time                                                                   0.4430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4430
  data arrival time                                                                   -0.3263
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1167


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_429__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3629/IN5 (AO221X1)                    0.1325    0.0030 @   0.2462 f
  core/fe/pc_gen/bp_fe_bht/U3629/Q (AO221X1)                      0.0357    0.0705     0.3167 f
  core/fe/pc_gen/bp_fe_bht/n1024 (net)          1       2.5852              0.0000     0.3167 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_429__0_/D (DFFX1)              0.0357    0.0000 &   0.3167 f
  data arrival time                                                                    0.3167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_429__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0159     0.4334
  data required time                                                                   0.4334
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4334
  data arrival time                                                                   -0.3167
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1167


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2      16.8686              0.0000     0.1000 f
  U3204/IN6 (AO222X1)                                             0.0015    0.0005 @   0.1005 f
  U3204/Q (AO222X1)                                               0.1426    0.1248 @   0.2253 f
  mem_resp_li[630] (net)                        1      39.7469              0.0000     0.2253 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2253 f
  uce_1__uce/mem_resp_i[60] (net)                      39.7469              0.0000     0.2253 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1426   -0.0299 @   0.1954 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0681    0.0986     0.2940 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      15.4387              0.0000     0.2940 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2940 f
  data_mem_pkt_li[526] (net)                           15.4387              0.0000     0.2940 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2940 f
  core/data_mem_pkt_i[527] (net)                       15.4387              0.0000     0.2940 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2940 f
  core/be/data_mem_pkt_i[4] (net)                      15.4387              0.0000     0.2940 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2940 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               15.4387              0.0000     0.2940 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2940 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        15.4387              0.0000     0.2940 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0681   -0.0087 &   0.2853 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0366    0.0715     0.3568 f
  core/be/be_mem/dcache/n2315 (net)             1       2.6863              0.0000     0.3568 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0366    0.0000 &   0.3568 f
  data arrival time                                                                    0.3568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4562     0.4562
  clock reconvergence pessimism                                             0.0000     0.4562
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4562 r
  library hold time                                                         0.0172     0.4734
  data required time                                                                   0.4734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4734
  data arrival time                                                                   -0.3568
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1166


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_300__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3906/IN5 (AO221X1)                    0.1325    0.0031 @   0.2463 f
  core/fe/pc_gen/bp_fe_bht/U3906/Q (AO221X1)                      0.0358    0.0706     0.3169 f
  core/fe/pc_gen/bp_fe_bht/n895 (net)           1       2.6038              0.0000     0.3169 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_300__0_/D (DFFX1)              0.0358    0.0000 &   0.3169 f
  data arrival time                                                                    0.3169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  core/fe/pc_gen/bp_fe_bht/mem_reg_300__0_/CLK (DFFX1)                      0.0000     0.4174 r
  library hold time                                                         0.0159     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.3169
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1164


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_472__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3538/IN5 (AO221X1)                    0.1543    0.0037 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/U3538/Q (AO221X1)                      0.0429    0.0770     0.3135 f
  core/fe/pc_gen/bp_fe_bht/n1067 (net)          1       4.8454              0.0000     0.3135 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_472__0_/D (DFFX1)              0.0429   -0.0022 &   0.3113 f
  data arrival time                                                                    0.3113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4080     0.4080
  clock reconvergence pessimism                                             0.0000     0.4080
  core/fe/pc_gen/bp_fe_bht/mem_reg_472__0_/CLK (DFFX1)                      0.0000     0.4080 r
  library hold time                                                         0.0196     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.3113
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1163


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_186__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4149/IN5 (AO221X1)                    0.1367    0.0035 @   0.2446 f
  core/fe/pc_gen/bp_fe_bht/U4149/Q (AO221X1)                      0.0361    0.0710     0.3156 f
  core/fe/pc_gen/bp_fe_bht/n781 (net)           1       2.6574              0.0000     0.3156 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_186__0_/D (DFFX1)              0.0361    0.0000 &   0.3156 f
  data arrival time                                                                    0.3156

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4178     0.4178
  clock reconvergence pessimism                                             0.0000     0.4178
  core/fe/pc_gen/bp_fe_bht/mem_reg_186__0_/CLK (DFFX1)                      0.0000     0.4178 r
  library hold time                                                         0.0141     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.3156
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1163


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_417__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3655/IN5 (AO221X1)                    0.1275    0.0023 @   0.2410 f
  core/fe/pc_gen/bp_fe_bht/U3655/Q (AO221X1)                      0.0378    0.0719     0.3129 f
  core/fe/pc_gen/bp_fe_bht/n1012 (net)          1       3.4079              0.0000     0.3129 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_417__0_/D (DFFX1)              0.0378    0.0000 &   0.3129 f
  data arrival time                                                                    0.3129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/fe/pc_gen/bp_fe_bht/mem_reg_417__0_/CLK (DFFX1)                      0.0000     0.4132 r
  library hold time                                                         0.0161     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3129
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1163


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_77__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4381/IN5 (AO221X1)                    0.1537    0.0025 @   0.2559 f
  core/fe/pc_gen/bp_fe_bht/U4381/Q (AO221X1)                      0.0362    0.0718     0.3277 f
  core/fe/pc_gen/bp_fe_bht/n672 (net)           1       2.4585              0.0000     0.3277 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_77__0_/D (DFFX1)               0.0362    0.0000 &   0.3277 f
  data arrival time                                                                    0.3277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4271     0.4271
  clock reconvergence pessimism                                             0.0000     0.4271
  core/fe/pc_gen/bp_fe_bht/mem_reg_77__0_/CLK (DFFX1)                       0.0000     0.4271 r
  library hold time                                                         0.0169     0.4440
  data required time                                                                   0.4440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4440
  data arrival time                                                                   -0.3277
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1163


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_399__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U3694/IN5 (AO221X1)                    0.1537    0.0024 @   0.2559 f
  core/fe/pc_gen/bp_fe_bht/U3694/Q (AO221X1)                      0.0376    0.0729     0.3287 f
  core/fe/pc_gen/bp_fe_bht/n994 (net)           1       2.9573              0.0000     0.3287 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_399__0_/D (DFFX1)              0.0376    0.0000 &   0.3288 f
  data arrival time                                                                    0.3288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_399__0_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0166     0.4450
  data required time                                                                   0.4450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4450
  data arrival time                                                                   -0.3288
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1162


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_188__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4143/IN5 (AO221X1)                    0.1367    0.0044 @   0.2455 f
  core/fe/pc_gen/bp_fe_bht/U4143/Q (AO221X1)                      0.0369    0.0716     0.3171 f
  core/fe/pc_gen/bp_fe_bht/n783 (net)           1       2.9637              0.0000     0.3171 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_188__0_/D (DFFX1)              0.0369    0.0000 &   0.3172 f
  data arrival time                                                                    0.3172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4125     0.4125
  clock reconvergence pessimism                                             0.0000     0.4125
  core/fe/pc_gen/bp_fe_bht/mem_reg_188__0_/CLK (DFFX1)                      0.0000     0.4125 r
  library hold time                                                         0.0209     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3172
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1162


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_207__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4104/IN5 (AO221X1)                    0.1537    0.0004 @   0.2538 f
  core/fe/pc_gen/bp_fe_bht/U4104/Q (AO221X1)                      0.0373    0.0726     0.3265 f
  core/fe/pc_gen/bp_fe_bht/n802 (net)           1       2.8449              0.0000     0.3265 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_207__0_/D (DFFX1)              0.0373    0.0000 &   0.3265 f
  data arrival time                                                                    0.3265

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4259     0.4259
  clock reconvergence pessimism                                             0.0000     0.4259
  core/fe/pc_gen/bp_fe_bht/mem_reg_207__0_/CLK (DFFX1)                      0.0000     0.4259 r
  library hold time                                                         0.0166     0.4426
  data required time                                                                   0.4426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4426
  data arrival time                                                                   -0.3265
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1161


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_120__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4289/IN5 (AO221X1)                    0.1367    0.0044 @   0.2455 f
  core/fe/pc_gen/bp_fe_bht/U4289/Q (AO221X1)                      0.0370    0.0717     0.3172 f
  core/fe/pc_gen/bp_fe_bht/n715 (net)           1       2.9764              0.0000     0.3172 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_120__0_/D (DFFX1)              0.0370    0.0000 &   0.3172 f
  data arrival time                                                                    0.3172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4124     0.4124
  clock reconvergence pessimism                                             0.0000     0.4124
  core/fe/pc_gen/bp_fe_bht/mem_reg_120__0_/CLK (DFFX1)                      0.0000     0.4124 r
  library hold time                                                         0.0209     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3172
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1161


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_215__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U4086/IN5 (AO221X1)                    0.1543    0.0017 @   0.2344 f
  core/fe/pc_gen/bp_fe_bht/U4086/Q (AO221X1)                      0.0377    0.0730     0.3074 f
  core/fe/pc_gen/bp_fe_bht/n810 (net)           1       2.9894              0.0000     0.3074 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_215__0_/D (DFFX1)              0.0377    0.0000 &   0.3074 f
  data arrival time                                                                    0.3074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                             0.0000     0.4042
  core/fe/pc_gen/bp_fe_bht/mem_reg_215__0_/CLK (DFFX1)                      0.0000     0.4042 r
  library hold time                                                         0.0193     0.4235
  data required time                                                                   0.4235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4235
  data arrival time                                                                   -0.3074
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1160


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_446__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U3594/IN5 (AO221X1)                    0.1367    0.0023 @   0.2435 f
  core/fe/pc_gen/bp_fe_bht/U3594/Q (AO221X1)                      0.0381    0.0725     0.3160 f
  core/fe/pc_gen/bp_fe_bht/n1041 (net)          1       3.3714              0.0000     0.3160 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_446__0_/D (DFFX1)              0.0381    0.0000 &   0.3160 f
  data arrival time                                                                    0.3160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_446__0_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0206     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.3160
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1160


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_435__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3617/IN5 (AO221X1)                    0.1275    0.0030 @   0.2416 f
  core/fe/pc_gen/bp_fe_bht/U3617/Q (AO221X1)                      0.0374    0.0716     0.3133 f
  core/fe/pc_gen/bp_fe_bht/n1030 (net)          1       3.2622              0.0000     0.3133 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_435__0_/D (DFFX1)              0.0374    0.0000 &   0.3133 f
  data arrival time                                                                    0.3133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4132     0.4132
  clock reconvergence pessimism                                             0.0000     0.4132
  core/fe/pc_gen/bp_fe_bht/mem_reg_435__0_/CLK (DFFX1)                      0.0000     0.4132 r
  library hold time                                                         0.0162     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3133
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1160


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_253__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4006/IN5 (AO221X1)                    0.1367    0.0032 @   0.2443 f
  core/fe/pc_gen/bp_fe_bht/U4006/Q (AO221X1)                      0.0367    0.0715     0.3158 f
  core/fe/pc_gen/bp_fe_bht/n848 (net)           1       2.8805              0.0000     0.3158 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_253__0_/D (DFFX1)              0.0367    0.0000 &   0.3158 f
  data arrival time                                                                    0.3158

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                             0.0000     0.4177
  core/fe/pc_gen/bp_fe_bht/mem_reg_253__0_/CLK (DFFX1)                      0.0000     0.4177 r
  library hold time                                                         0.0139     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.3158
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1159


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_370__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3755/IN5 (AO221X1)                    0.1275    0.0036 @   0.2422 f
  core/fe/pc_gen/bp_fe_bht/U3755/Q (AO221X1)                      0.0373    0.0715     0.3137 f
  core/fe/pc_gen/bp_fe_bht/n965 (net)           1       3.2146              0.0000     0.3137 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_370__0_/D (DFFX1)              0.0373    0.0000 &   0.3137 f
  data arrival time                                                                    0.3137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/fe/pc_gen/bp_fe_bht/mem_reg_370__0_/CLK (DFFX1)                      0.0000     0.4134 r
  library hold time                                                         0.0162     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.3137
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1159


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_397__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U3698/IN5 (AO221X1)                    0.1537    0.0030 @   0.2565 f
  core/fe/pc_gen/bp_fe_bht/U3698/Q (AO221X1)                      0.0376    0.0729     0.3293 f
  core/fe/pc_gen/bp_fe_bht/n992 (net)           1       2.9540              0.0000     0.3293 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_397__0_/D (DFFX1)              0.0376    0.0000 &   0.3294 f
  data arrival time                                                                    0.3294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  clock reconvergence pessimism                                             0.0000     0.4286
  core/fe/pc_gen/bp_fe_bht/mem_reg_397__0_/CLK (DFFX1)                      0.0000     0.4286 r
  library hold time                                                         0.0166     0.4452
  data required time                                                                   0.4452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4452
  data arrival time                                                                   -0.3294
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1158


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_426__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3637/IN5 (AO221X1)                    0.1325    0.0028 @   0.2460 f
  core/fe/pc_gen/bp_fe_bht/U3637/Q (AO221X1)                      0.0366    0.0712     0.3172 f
  core/fe/pc_gen/bp_fe_bht/n1021 (net)          1       2.8989              0.0000     0.3172 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_426__0_/D (DFFX1)              0.0366    0.0000 &   0.3172 f
  data arrival time                                                                    0.3172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_426__0_/CLK (DFFX1)                      0.0000     0.4173 r
  library hold time                                                         0.0157     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.3172
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1158


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_303__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3899/IN5 (AO221X1)                    0.1325    0.0030 @   0.2462 f
  core/fe/pc_gen/bp_fe_bht/U3899/Q (AO221X1)                      0.0364    0.0711     0.3173 f
  core/fe/pc_gen/bp_fe_bht/n898 (net)           1       2.8405              0.0000     0.3173 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_303__0_/D (DFFX1)              0.0364    0.0000 &   0.3173 f
  data arrival time                                                                    0.3173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  core/fe/pc_gen/bp_fe_bht/mem_reg_303__0_/CLK (DFFX1)                      0.0000     0.4174 r
  library hold time                                                         0.0157     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3173
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1158


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_368__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3759/IN5 (AO221X1)                    0.1275    0.0037 @   0.2423 f
  core/fe/pc_gen/bp_fe_bht/U3759/Q (AO221X1)                      0.0369    0.0712     0.3136 f
  core/fe/pc_gen/bp_fe_bht/n963 (net)           1       3.0827              0.0000     0.3136 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_368__0_/D (DFFX1)              0.0369    0.0000 &   0.3136 f
  data arrival time                                                                    0.3136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/fe/pc_gen/bp_fe_bht/mem_reg_368__0_/CLK (DFFX1)                      0.0000     0.4131 r
  library hold time                                                         0.0163     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3136
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1157


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_412__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3667/IN5 (AO221X1)                    0.1543    0.0034 @   0.2361 f
  core/fe/pc_gen/bp_fe_bht/U3667/Q (AO221X1)                      0.0379    0.0731     0.3092 f
  core/fe/pc_gen/bp_fe_bht/n1007 (net)          1       3.0641              0.0000     0.3092 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_412__0_/D (DFFX1)              0.0379   -0.0011 &   0.3081 f
  data arrival time                                                                    0.3081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                             0.0000     0.4044
  core/fe/pc_gen/bp_fe_bht/mem_reg_412__0_/CLK (DFFX1)                      0.0000     0.4044 r
  library hold time                                                         0.0193     0.4237
  data required time                                                                   0.4237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4237
  data arrival time                                                                   -0.3081
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1157


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_369__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3757/IN5 (AO221X1)                    0.1275    0.0037 @   0.2423 f
  core/fe/pc_gen/bp_fe_bht/U3757/Q (AO221X1)                      0.0370    0.0713     0.3136 f
  core/fe/pc_gen/bp_fe_bht/n964 (net)           1       3.1226              0.0000     0.3136 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_369__0_/D (DFFX1)              0.0370    0.0000 &   0.3137 f
  data arrival time                                                                    0.3137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4131     0.4131
  clock reconvergence pessimism                                             0.0000     0.4131
  core/fe/pc_gen/bp_fe_bht/mem_reg_369__0_/CLK (DFFX1)                      0.0000     0.4131 r
  library hold time                                                         0.0162     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3137
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1156


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_76__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4383/IN5 (AO221X1)                    0.1537    0.0013 @   0.2547 f
  core/fe/pc_gen/bp_fe_bht/U4383/Q (AO221X1)                      0.0380    0.0732     0.3279 f
  core/fe/pc_gen/bp_fe_bht/n671 (net)           1       3.0993              0.0000     0.3279 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_76__0_/D (DFFX1)               0.0380    0.0000 &   0.3280 f
  data arrival time                                                                    0.3280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4271     0.4271
  clock reconvergence pessimism                                             0.0000     0.4271
  core/fe/pc_gen/bp_fe_bht/mem_reg_76__0_/CLK (DFFX1)                       0.0000     0.4271 r
  library hold time                                                         0.0165     0.4435
  data required time                                                                   0.4435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4435
  data arrival time                                                                   -0.3280
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1156


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_396__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U3700/IN5 (AO221X1)                    0.1537    0.0030 @   0.2565 f
  core/fe/pc_gen/bp_fe_bht/U3700/Q (AO221X1)                      0.0378    0.0731     0.3296 f
  core/fe/pc_gen/bp_fe_bht/n991 (net)           1       3.0458              0.0000     0.3296 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_396__0_/D (DFFX1)              0.0378    0.0000 &   0.3296 f
  data arrival time                                                                    0.3296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  clock reconvergence pessimism                                             0.0000     0.4286
  core/fe/pc_gen/bp_fe_bht/mem_reg_396__0_/CLK (DFFX1)                      0.0000     0.4286 r
  library hold time                                                         0.0165     0.4451
  data required time                                                                   0.4451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4451
  data arrival time                                                                   -0.3296
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1155


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2      10.1135              0.0000     0.1000 f
  U3230/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3230/Q (AO222X1)                                               0.1768    0.1400 @   0.2401 f
  mem_resp_li[654] (net)                        1      51.6663              0.0000     0.2401 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2401 f
  uce_1__uce/mem_resp_i[84] (net)                      51.6663              0.0000     0.2401 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.1768   -0.0530 @   0.1871 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0798    0.1096     0.2968 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      19.6649              0.0000     0.2968 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2968 f
  data_mem_pkt_li[550] (net)                           19.6649              0.0000     0.2968 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2968 f
  core/data_mem_pkt_i[551] (net)                       19.6649              0.0000     0.2968 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2968 f
  core/be/data_mem_pkt_i[28] (net)                     19.6649              0.0000     0.2968 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2968 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              19.6649              0.0000     0.2968 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2968 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       19.6649              0.0000     0.2968 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0798   -0.0117 &   0.2850 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0370    0.0730     0.3580 f
  core/be/be_mem/dcache/n2291 (net)             1       2.5483              0.0000     0.3580 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0370    0.0000 &   0.3581 f
  data arrival time                                                                    0.3581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4564     0.4564
  clock reconvergence pessimism                                             0.0000     0.4564
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4564 r
  library hold time                                                         0.0171     0.4735
  data required time                                                                   0.4735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4735
  data arrival time                                                                   -0.3581
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1155


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_234__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U4047/IN5 (AO221X1)                    0.1325    0.0030 @   0.2462 f
  core/fe/pc_gen/bp_fe_bht/U4047/Q (AO221X1)                      0.0369    0.0715     0.3177 f
  core/fe/pc_gen/bp_fe_bht/n829 (net)           1       3.0153              0.0000     0.3177 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_234__0_/D (DFFX1)              0.0369    0.0000 &   0.3177 f
  data arrival time                                                                    0.3177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_234__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0156     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.3177
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1155


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_427__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3635/IN5 (AO221X1)                    0.1325    0.0028 @   0.2460 f
  core/fe/pc_gen/bp_fe_bht/U3635/Q (AO221X1)                      0.0367    0.0713     0.3173 f
  core/fe/pc_gen/bp_fe_bht/n1022 (net)          1       2.9499              0.0000     0.3173 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_427__0_/D (DFFX1)              0.0367    0.0000 &   0.3174 f
  data arrival time                                                                    0.3174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                             0.0000     0.4171
  core/fe/pc_gen/bp_fe_bht/mem_reg_427__0_/CLK (DFFX1)                      0.0000     0.4171 r
  library hold time                                                         0.0157     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.3174
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1154


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_436__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3615/IN5 (AO221X1)                    0.1275    0.0037 @   0.2423 f
  core/fe/pc_gen/bp_fe_bht/U3615/Q (AO221X1)                      0.0357    0.0703     0.3126 f
  core/fe/pc_gen/bp_fe_bht/n1031 (net)          1       2.6498              0.0000     0.3126 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_436__0_/D (DFFX1)              0.0357   -0.0005 &   0.3121 f
  data arrival time                                                                    0.3121

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4109     0.4109
  clock reconvergence pessimism                                             0.0000     0.4109
  core/fe/pc_gen/bp_fe_bht/mem_reg_436__0_/CLK (DFFX1)                      0.0000     0.4109 r
  library hold time                                                         0.0166     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.3121
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1153


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_296__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3914/IN5 (AO221X1)                    0.1325    0.0036 @   0.2468 f
  core/fe/pc_gen/bp_fe_bht/U3914/Q (AO221X1)                      0.0364    0.0711     0.3179 f
  core/fe/pc_gen/bp_fe_bht/n891 (net)           1       2.8457              0.0000     0.3179 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_296__0_/D (DFFX1)              0.0364    0.0000 &   0.3179 f
  data arrival time                                                                    0.3179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_296__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0157     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.3179
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1153


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_297__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3912/IN5 (AO221X1)                    0.1325    0.0034 @   0.2466 f
  core/fe/pc_gen/bp_fe_bht/U3912/Q (AO221X1)                      0.0367    0.0713     0.3179 f
  core/fe/pc_gen/bp_fe_bht/n892 (net)           1       2.9206              0.0000     0.3179 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_297__0_/D (DFFX1)              0.0367    0.0000 &   0.3179 f
  data arrival time                                                                    0.3179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_297__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0157     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3179
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1152


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_425__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3639/IN5 (AO221X1)                    0.1325    0.0029 @   0.2461 f
  core/fe/pc_gen/bp_fe_bht/U3639/Q (AO221X1)                      0.0366    0.0712     0.3173 f
  core/fe/pc_gen/bp_fe_bht/n1020 (net)          1       2.8931              0.0000     0.3173 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_425__0_/D (DFFX1)              0.0366    0.0000 &   0.3173 f
  data arrival time                                                                    0.3173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe/pc_gen/bp_fe_bht/mem_reg_425__0_/CLK (DFFX1)                      0.0000     0.4168 r
  library hold time                                                         0.0157     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.3173
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1152


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_413__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3665/IN5 (AO221X1)                    0.1543    0.0034 @   0.2361 f
  core/fe/pc_gen/bp_fe_bht/U3665/Q (AO221X1)                      0.0372    0.0726     0.3087 f
  core/fe/pc_gen/bp_fe_bht/n1008 (net)          1       2.8155              0.0000     0.3087 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_413__0_/D (DFFX1)              0.0372    0.0000 &   0.3087 f
  data arrival time                                                                    0.3087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                             0.0000     0.4044
  core/fe/pc_gen/bp_fe_bht/mem_reg_413__0_/CLK (DFFX1)                      0.0000     0.4044 r
  library hold time                                                         0.0194     0.4239
  data required time                                                                   0.4239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4239
  data arrival time                                                                   -0.3087
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1152


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_169__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U4185/IN5 (AO221X1)                    0.1325    0.0035 @   0.2467 f
  core/fe/pc_gen/bp_fe_bht/U4185/Q (AO221X1)                      0.0367    0.0713     0.3180 f
  core/fe/pc_gen/bp_fe_bht/n764 (net)           1       2.9262              0.0000     0.3180 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_169__0_/D (DFFX1)              0.0367    0.0000 &   0.3180 f
  data arrival time                                                                    0.3180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_169__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0157     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3180
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1151


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_421__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U3647/IN5 (AO221X1)                    0.1433    0.0004 @   0.2462 f
  core/fe/pc_gen/bp_fe_bht/U3647/Q (AO221X1)                      0.0363    0.0714     0.3176 f
  core/fe/pc_gen/bp_fe_bht/n1016 (net)          1       2.6400              0.0000     0.3176 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_421__0_/D (DFFX1)              0.0363    0.0000 &   0.3176 f
  data arrival time                                                                    0.3176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                             0.0000     0.4162
  core/fe/pc_gen/bp_fe_bht/mem_reg_421__0_/CLK (DFFX1)                      0.0000     0.4162 r
  library hold time                                                         0.0164     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3176
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1150


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_160__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4204/IN5 (AO221X1)                    0.1433    0.0015 @   0.2473 f
  core/fe/pc_gen/bp_fe_bht/U4204/Q (AO221X1)                      0.0357    0.0709     0.3183 f
  core/fe/pc_gen/bp_fe_bht/n755 (net)           1       2.4280              0.0000     0.3183 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_160__0_/D (DFFX1)              0.0357   -0.0005 &   0.3177 f
  data arrival time                                                                    0.3177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                             0.0000     0.4162
  core/fe/pc_gen/bp_fe_bht/mem_reg_160__0_/CLK (DFFX1)                      0.0000     0.4162 r
  library hold time                                                         0.0166     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.3177
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1150


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_428__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3631/IN5 (AO221X1)                    0.1325    0.0030 @   0.2462 f
  core/fe/pc_gen/bp_fe_bht/U3631/Q (AO221X1)                      0.0375    0.0719     0.3181 f
  core/fe/pc_gen/bp_fe_bht/n1023 (net)          1       3.2182              0.0000     0.3181 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_428__0_/D (DFFX1)              0.0375    0.0000 &   0.3181 f
  data arrival time                                                                    0.3181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_428__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0155     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.3181
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1149


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_168__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U4187/IN5 (AO221X1)                    0.1325    0.0037 @   0.2469 f
  core/fe/pc_gen/bp_fe_bht/U4187/Q (AO221X1)                      0.0362    0.0709     0.3178 f
  core/fe/pc_gen/bp_fe_bht/n763 (net)           1       2.7705              0.0000     0.3178 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_168__0_/D (DFFX1)              0.0362    0.0000 &   0.3179 f
  data arrival time                                                                    0.3179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_168__0_/CLK (DFFX1)                      0.0000     0.4169 r
  library hold time                                                         0.0158     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.3179
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1148


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_187__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4147/IN5 (AO221X1)                    0.1367    0.0034 @   0.2445 f
  core/fe/pc_gen/bp_fe_bht/U4147/Q (AO221X1)                      0.0370    0.0717     0.3162 f
  core/fe/pc_gen/bp_fe_bht/n782 (net)           1       2.9707              0.0000     0.3162 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_187__0_/D (DFFX1)              0.0370    0.0000 &   0.3162 f
  data arrival time                                                                    0.3162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                             0.0000     0.4171
  core/fe/pc_gen/bp_fe_bht/mem_reg_187__0_/CLK (DFFX1)                      0.0000     0.4171 r
  library hold time                                                         0.0139     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3162
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1148


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_248__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4016/IN5 (AO221X1)                    0.1367    0.0036 @   0.2448 f
  core/fe/pc_gen/bp_fe_bht/U4016/Q (AO221X1)                      0.0366    0.0714     0.3161 f
  core/fe/pc_gen/bp_fe_bht/n843 (net)           1       2.8387              0.0000     0.3161 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_248__0_/D (DFFX1)              0.0366    0.0000 &   0.3162 f
  data arrival time                                                                    0.3162

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/fe/pc_gen/bp_fe_bht/mem_reg_248__0_/CLK (DFFX1)                      0.0000     0.4170 r
  library hold time                                                         0.0140     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3162
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1148


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_424__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3641/IN5 (AO221X1)                    0.1325    0.0029 @   0.2461 f
  core/fe/pc_gen/bp_fe_bht/U3641/Q (AO221X1)                      0.0371    0.0716     0.3177 f
  core/fe/pc_gen/bp_fe_bht/n1019 (net)          1       3.0667              0.0000     0.3177 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_424__0_/D (DFFX1)              0.0371    0.0000 &   0.3177 f
  data arrival time                                                                    0.3177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe/pc_gen/bp_fe_bht/mem_reg_424__0_/CLK (DFFX1)                      0.0000     0.4168 r
  library hold time                                                         0.0156     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3177
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1147


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_423__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3643/IN5 (AO221X1)                    0.1275    0.0033 @   0.2419 f
  core/fe/pc_gen/bp_fe_bht/U3643/Q (AO221X1)                      0.0380    0.0721     0.3140 f
  core/fe/pc_gen/bp_fe_bht/n1018 (net)          1       3.4791              0.0000     0.3140 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_423__0_/D (DFFX1)              0.0380    0.0000 &   0.3141 f
  data arrival time                                                                    0.3141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4127     0.4127
  clock reconvergence pessimism                                             0.0000     0.4127
  core/fe/pc_gen/bp_fe_bht/mem_reg_423__0_/CLK (DFFX1)                      0.0000     0.4127 r
  library hold time                                                         0.0160     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.3141
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1146


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2120 r
  clint/cmd_buffer/reset_i (net)                       33.2025              0.0000     0.2120 r
  clint/cmd_buffer/U13/IN5 (OA221X1)                              0.2141   -0.0211 &   0.1909 r
  clint/cmd_buffer/U13/Q (OA221X1)                                0.0388    0.0886     0.2796 r
  clint/cmd_buffer/n11 (net)                    1       3.0165              0.0000     0.2796 r
  clint/cmd_buffer/head_r_reg/D (DFFX1)                           0.0388    0.0000 &   0.2796 r
  data arrival time                                                                    0.2796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4213     0.4213
  clock reconvergence pessimism                                             0.0000     0.4213
  clint/cmd_buffer/head_r_reg/CLK (DFFX1)                                   0.0000     0.4213 r
  library hold time                                                        -0.0271     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.2796
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1146


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_170__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U4183/IN5 (AO221X1)                    0.1325    0.0037 @   0.2469 f
  core/fe/pc_gen/bp_fe_bht/U4183/Q (AO221X1)                      0.0365    0.0711     0.3180 f
  core/fe/pc_gen/bp_fe_bht/n765 (net)           1       2.8502              0.0000     0.3180 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_170__0_/D (DFFX1)              0.0365    0.0000 &   0.3180 f
  data arrival time                                                                    0.3180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_170__0_/CLK (DFFX1)                      0.0000     0.4169 r
  library hold time                                                         0.0157     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3180
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1146


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_409__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U3673/IN5 (AO221X1)                    0.1543    0.0027 @   0.2354 f
  core/fe/pc_gen/bp_fe_bht/U3673/Q (AO221X1)                      0.0383    0.0735     0.3088 f
  core/fe/pc_gen/bp_fe_bht/n1004 (net)          1       3.2154              0.0000     0.3088 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_409__0_/D (DFFX1)              0.0383    0.0000 &   0.3089 f
  data arrival time                                                                    0.3089

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4042     0.4042
  clock reconvergence pessimism                                             0.0000     0.4042
  core/fe/pc_gen/bp_fe_bht/mem_reg_409__0_/CLK (DFFX1)                      0.0000     0.4042 r
  library hold time                                                         0.0192     0.4234
  data required time                                                                   0.4234
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4234
  data arrival time                                                                   -0.3089
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1145


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_35__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U4470/IN5 (AO221X1)                    0.1375    0.0004 @   0.2453 f
  core/fe/pc_gen/bp_fe_bht/U4470/Q (AO221X1)                      0.0381    0.0726     0.3179 f
  core/fe/pc_gen/bp_fe_bht/n630 (net)           1       3.3628              0.0000     0.3179 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_35__0_/D (DFFX1)               0.0381   -0.0005 &   0.3174 f
  data arrival time                                                                    0.3174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4159     0.4159
  clock reconvergence pessimism                                             0.0000     0.4159
  core/fe/pc_gen/bp_fe_bht/mem_reg_35__0_/CLK (DFFX1)                       0.0000     0.4159 r
  library hold time                                                         0.0160     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.3174
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1145


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_34__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U4472/IN5 (AO221X1)                    0.1375    0.0005 @   0.2453 f
  core/fe/pc_gen/bp_fe_bht/U4472/Q (AO221X1)                      0.0372    0.0719     0.3172 f
  core/fe/pc_gen/bp_fe_bht/n629 (net)           1       3.0397              0.0000     0.3172 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_34__0_/D (DFFX1)               0.0372    0.0000 &   0.3172 f
  data arrival time                                                                    0.3172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4155     0.4155
  clock reconvergence pessimism                                             0.0000     0.4155
  core/fe/pc_gen/bp_fe_bht/mem_reg_34__0_/CLK (DFFX1)                       0.0000     0.4155 r
  library hold time                                                         0.0162     0.4317
  data required time                                                                   0.4317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4317
  data arrival time                                                                   -0.3172
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1145


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_201__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4116/IN5 (AO221X1)                    0.1537    0.0035 @   0.2570 f
  core/fe/pc_gen/bp_fe_bht/U4116/Q (AO221X1)                      0.0371    0.0725     0.3295 f
  core/fe/pc_gen/bp_fe_bht/n796 (net)           1       2.7742              0.0000     0.3295 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_201__0_/D (DFFX1)              0.0371    0.0000 &   0.3295 f
  data arrival time                                                                    0.3295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_201__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0167     0.4439
  data required time                                                                   0.4439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4439
  data arrival time                                                                   -0.3295
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1144


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_302__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3901/IN5 (AO221X1)                    0.1325    0.0038 @   0.2470 f
  core/fe/pc_gen/bp_fe_bht/U3901/Q (AO221X1)                      0.0363    0.0710     0.3180 f
  core/fe/pc_gen/bp_fe_bht/n897 (net)           1       2.7936              0.0000     0.3180 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_302__0_/D (DFFX1)              0.0363    0.0000 &   0.3180 f
  data arrival time                                                                    0.3180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe/pc_gen/bp_fe_bht/mem_reg_302__0_/CLK (DFFX1)                      0.0000     0.4167 r
  library hold time                                                         0.0158     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3180
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1144


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_191__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4137/IN5 (AO221X1)                    0.1367    0.0043 @   0.2454 f
  core/fe/pc_gen/bp_fe_bht/U4137/Q (AO221X1)                      0.0389    0.0732     0.3186 f
  core/fe/pc_gen/bp_fe_bht/n786 (net)           1       3.6669              0.0000     0.3186 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_191__0_/D (DFFX1)              0.0389    0.0000 &   0.3186 f
  data arrival time                                                                    0.3186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4126     0.4126
  clock reconvergence pessimism                                             0.0000     0.4126
  core/fe/pc_gen/bp_fe_bht/mem_reg_191__0_/CLK (DFFX1)                      0.0000     0.4126 r
  library hold time                                                         0.0204     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.3186
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1143


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2      11.9108              0.0000     0.1000 f
  U3207/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3207/Q (AO222X1)                                               0.1487    0.1249 @   0.2250 f
  mem_resp_li[633] (net)                        1      41.9192              0.0000     0.2250 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2250 f
  uce_1__uce/mem_resp_i[63] (net)                      41.9192              0.0000     0.2250 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.1487   -0.0338 @   0.1911 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0899    0.1122     0.3033 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      23.2355              0.0000     0.3033 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3033 f
  data_mem_pkt_li[529] (net)                           23.2355              0.0000     0.3033 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3033 f
  core/data_mem_pkt_i[530] (net)                       23.2355              0.0000     0.3033 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3033 f
  core/be/data_mem_pkt_i[7] (net)                      23.2355              0.0000     0.3033 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3033 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               23.2355              0.0000     0.3033 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3033 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        23.2355              0.0000     0.3033 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0899   -0.0194 &   0.2839 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0370    0.0749     0.3589 f
  core/be/be_mem/dcache/n2312 (net)             1       2.7137              0.0000     0.3589 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0370    0.0000 &   0.3589 f
  data arrival time                                                                    0.3589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4560     0.4560
  clock reconvergence pessimism                                             0.0000     0.4560
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4560 r
  library hold time                                                         0.0171     0.4732
  data required time                                                                   0.4732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4732
  data arrival time                                                                   -0.3589
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1143


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_173__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U4177/IN5 (AO221X1)                    0.1325    0.0033 @   0.2465 f
  core/fe/pc_gen/bp_fe_bht/U4177/Q (AO221X1)                      0.0379    0.0722     0.3187 f
  core/fe/pc_gen/bp_fe_bht/n768 (net)           1       3.3725              0.0000     0.3187 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_173__0_/D (DFFX1)              0.0379    0.0000 &   0.3188 f
  data arrival time                                                                    0.3188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_173__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0154     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3188
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1141


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_249__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4014/IN5 (AO221X1)                    0.1367    0.0035 @   0.2447 f
  core/fe/pc_gen/bp_fe_bht/U4014/Q (AO221X1)                      0.0373    0.0719     0.3166 f
  core/fe/pc_gen/bp_fe_bht/n844 (net)           1       3.0868              0.0000     0.3166 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_249__0_/D (DFFX1)              0.0373    0.0000 &   0.3166 f
  data arrival time                                                                    0.3166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_249__0_/CLK (DFFX1)                      0.0000     0.4169 r
  library hold time                                                         0.0138     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3166
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1141


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_171__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U4181/IN5 (AO221X1)                    0.1325    0.0037 @   0.2469 f
  core/fe/pc_gen/bp_fe_bht/U4181/Q (AO221X1)                      0.0371    0.0716     0.3185 f
  core/fe/pc_gen/bp_fe_bht/n766 (net)           1       3.0712              0.0000     0.3185 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_171__0_/D (DFFX1)              0.0371    0.0000 &   0.3185 f
  data arrival time                                                                    0.3185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_171__0_/CLK (DFFX1)                      0.0000     0.4169 r
  library hold time                                                         0.0156     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.3185
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1140


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_204__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4110/IN5 (AO221X1)                    0.1537    0.0038 @   0.2573 f
  core/fe/pc_gen/bp_fe_bht/U4110/Q (AO221X1)                      0.0373    0.0726     0.3299 f
  core/fe/pc_gen/bp_fe_bht/n799 (net)           1       2.8535              0.0000     0.3299 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_204__0_/D (DFFX1)              0.0373    0.0000 &   0.3299 f
  data arrival time                                                                    0.3299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_204__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0166     0.4438
  data required time                                                                   0.4438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4438
  data arrival time                                                                   -0.3299
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1139


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_354__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3790/IN5 (AO221X1)                    0.1375    0.0005 @   0.2454 f
  core/fe/pc_gen/bp_fe_bht/U3790/Q (AO221X1)                      0.0369    0.0716     0.3170 f
  core/fe/pc_gen/bp_fe_bht/n949 (net)           1       2.9326              0.0000     0.3170 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_354__0_/D (DFFX1)              0.0369    0.0000 &   0.3171 f
  data arrival time                                                                    0.3171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  clock reconvergence pessimism                                             0.0000     0.4146
  core/fe/pc_gen/bp_fe_bht/mem_reg_354__0_/CLK (DFFX1)                      0.0000     0.4146 r
  library hold time                                                         0.0163     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3171
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1138


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_491__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3498/IN5 (AO221X1)                    0.1325    0.0007 @   0.2439 f
  core/fe/pc_gen/bp_fe_bht/U3498/Q (AO221X1)                      0.0381    0.0724     0.3163 f
  core/fe/pc_gen/bp_fe_bht/n1086 (net)          1       3.4425              0.0000     0.3163 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_491__0_/D (DFFX1)              0.0381    0.0000 &   0.3164 f
  data arrival time                                                                    0.3164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4148     0.4148
  clock reconvergence pessimism                                             0.0000     0.4148
  core/fe/pc_gen/bp_fe_bht/mem_reg_491__0_/CLK (DFFX1)                      0.0000     0.4148 r
  library hold time                                                         0.0153     0.4302
  data required time                                                                   0.4302
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4302
  data arrival time                                                                   -0.3164
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1138


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_202__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4114/IN5 (AO221X1)                    0.1537    0.0037 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/U4114/Q (AO221X1)                      0.0375    0.0728     0.3300 f
  core/fe/pc_gen/bp_fe_bht/n797 (net)           1       2.9245              0.0000     0.3300 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_202__0_/D (DFFX1)              0.0375    0.0000 &   0.3300 f
  data arrival time                                                                    0.3300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_202__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0166     0.4438
  data required time                                                                   0.4438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4438
  data arrival time                                                                   -0.3300
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1138


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_355__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3788/IN5 (AO221X1)                    0.1375    0.0006 @   0.2454 f
  core/fe/pc_gen/bp_fe_bht/U3788/Q (AO221X1)                      0.0365    0.0714     0.3168 f
  core/fe/pc_gen/bp_fe_bht/n950 (net)           1       2.8083              0.0000     0.3168 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_355__0_/D (DFFX1)              0.0365    0.0000 &   0.3168 f
  data arrival time                                                                    0.3168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4142     0.4142
  clock reconvergence pessimism                                             0.0000     0.4142
  core/fe/pc_gen/bp_fe_bht/mem_reg_355__0_/CLK (DFFX1)                      0.0000     0.4142 r
  library hold time                                                         0.0164     0.4306
  data required time                                                                   0.4306
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4306
  data arrival time                                                                   -0.3168
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1138


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_456__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U3572/IN5 (AO221X1)                    0.1537    0.0039 @   0.2574 f
  core/fe/pc_gen/bp_fe_bht/U3572/Q (AO221X1)                      0.0373    0.0727     0.3300 f
  core/fe/pc_gen/bp_fe_bht/n1051 (net)          1       2.8685              0.0000     0.3300 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_456__0_/D (DFFX1)              0.0373    0.0000 &   0.3301 f
  data arrival time                                                                    0.3301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_456__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0166     0.4438
  data required time                                                                   0.4438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4438
  data arrival time                                                                   -0.3301
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1138


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_458__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U3568/IN5 (AO221X1)                    0.1537    0.0039 @   0.2574 f
  core/fe/pc_gen/bp_fe_bht/U3568/Q (AO221X1)                      0.0374    0.0727     0.3301 f
  core/fe/pc_gen/bp_fe_bht/n1053 (net)          1       2.8959              0.0000     0.3301 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_458__0_/D (DFFX1)              0.0374    0.0000 &   0.3301 f
  data arrival time                                                                    0.3301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_458__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0166     0.4438
  data required time                                                                   0.4438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4438
  data arrival time                                                                   -0.3301
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1137


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_91__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/INP (NBUFFX2)              0.0591    0.0064 @   0.1064 f
  core/fe/pc_gen/bp_fe_bht/icc_place80/Z (NBUFFX2)                0.1543    0.1263 @   0.2327 f
  core/fe/pc_gen/bp_fe_bht/n5 (net)            31      96.9971              0.0000     0.2327 f
  core/fe/pc_gen/bp_fe_bht/U4352/IN5 (AO221X1)                    0.1543    0.0037 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/U4352/Q (AO221X1)                      0.0383    0.0734     0.3099 f
  core/fe/pc_gen/bp_fe_bht/n686 (net)           1       3.1925              0.0000     0.3099 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_91__0_/D (DFFX1)               0.0383    0.0000 &   0.3099 f
  data arrival time                                                                    0.3099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                             0.0000     0.4043
  core/fe/pc_gen/bp_fe_bht/mem_reg_91__0_/CLK (DFFX1)                       0.0000     0.4043 r
  library hold time                                                         0.0192     0.4235
  data required time                                                                   0.4235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4235
  data arrival time                                                                   -0.3099
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1136


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_299__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U3908/IN5 (AO221X1)                    0.1325    0.0038 @   0.2470 f
  core/fe/pc_gen/bp_fe_bht/U3908/Q (AO221X1)                      0.0372    0.0716     0.3187 f
  core/fe/pc_gen/bp_fe_bht/n894 (net)           1       3.1024              0.0000     0.3187 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_299__0_/D (DFFX1)              0.0372    0.0000 &   0.3187 f
  data arrival time                                                                    0.3187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe/pc_gen/bp_fe_bht/mem_reg_299__0_/CLK (DFFX1)                      0.0000     0.4167 r
  library hold time                                                         0.0156     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3187
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1136


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_457__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U3570/IN5 (AO221X1)                    0.1537    0.0039 @   0.2574 f
  core/fe/pc_gen/bp_fe_bht/U3570/Q (AO221X1)                      0.0375    0.0728     0.3302 f
  core/fe/pc_gen/bp_fe_bht/n1052 (net)          1       2.9391              0.0000     0.3302 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_457__0_/D (DFFX1)              0.0375    0.0000 &   0.3302 f
  data arrival time                                                                    0.3302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_457__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0166     0.4438
  data required time                                                                   0.4438
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4438
  data arrival time                                                                   -0.3302
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1135


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_189__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4141/IN5 (AO221X1)                    0.1367    0.0040 @   0.2451 f
  core/fe/pc_gen/bp_fe_bht/U4141/Q (AO221X1)                      0.0385    0.0729     0.3180 f
  core/fe/pc_gen/bp_fe_bht/n784 (net)           1       3.5198              0.0000     0.3180 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_189__0_/D (DFFX1)              0.0385   -0.0006 &   0.3174 f
  data arrival time                                                                    0.3174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_189__0_/CLK (DFFX1)                      0.0000     0.4173 r
  library hold time                                                         0.0135     0.4308
  data required time                                                                   0.4308
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4308
  data arrival time                                                                   -0.3174
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1134


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_420__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3649/IN5 (AO221X1)                    0.1375    0.0019 @   0.2467 f
  core/fe/pc_gen/bp_fe_bht/U3649/Q (AO221X1)                      0.0359    0.0709     0.3176 f
  core/fe/pc_gen/bp_fe_bht/n1015 (net)          1       2.5851              0.0000     0.3176 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_420__0_/D (DFFX1)              0.0359    0.0000 &   0.3176 f
  data arrival time                                                                    0.3176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4144     0.4144
  clock reconvergence pessimism                                             0.0000     0.4144
  core/fe/pc_gen/bp_fe_bht/mem_reg_420__0_/CLK (DFFX1)                      0.0000     0.4144 r
  library hold time                                                         0.0165     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3176
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1133


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_172__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/INP (NBUFFX2)              0.0766    0.0261 @   0.1261 f
  core/fe/pc_gen/bp_fe_bht/icc_place96/Z (NBUFFX2)                0.1325    0.1171 @   0.2432 f
  core/fe/pc_gen/bp_fe_bht/n1505 (net)         27      80.7817              0.0000     0.2432 f
  core/fe/pc_gen/bp_fe_bht/U4179/IN5 (AO221X1)                    0.1325    0.0033 @   0.2465 f
  core/fe/pc_gen/bp_fe_bht/U4179/Q (AO221X1)                      0.0389    0.0730     0.3196 f
  core/fe/pc_gen/bp_fe_bht/n767 (net)           1       3.7248              0.0000     0.3196 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_172__0_/D (DFFX1)              0.0389    0.0000 &   0.3196 f
  data arrival time                                                                    0.3196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4175     0.4175
  clock reconvergence pessimism                                             0.0000     0.4175
  core/fe/pc_gen/bp_fe_bht/mem_reg_172__0_/CLK (DFFX1)                      0.0000     0.4175 r
  library hold time                                                         0.0151     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3196
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1130


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_196__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4127/IN5 (AO221X1)                    0.1414    0.0006 @   0.2451 f
  core/fe/pc_gen/bp_fe_bht/U4127/Q (AO221X1)                      0.0362    0.0712     0.3163 f
  core/fe/pc_gen/bp_fe_bht/n791 (net)           1       2.6204              0.0000     0.3163 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_196__0_/D (DFFX1)              0.0362    0.0000 &   0.3163 f
  data arrival time                                                                    0.3163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/fe/pc_gen/bp_fe_bht/mem_reg_196__0_/CLK (DFFX1)                      0.0000     0.4091 r
  library hold time                                                         0.0202     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3163
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1129


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_161__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4202/IN5 (AO221X1)                    0.1433    0.0029 @   0.2487 f
  core/fe/pc_gen/bp_fe_bht/U4202/Q (AO221X1)                      0.0360    0.0712     0.3199 f
  core/fe/pc_gen/bp_fe_bht/n756 (net)           1       2.5408              0.0000     0.3199 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_161__0_/D (DFFX1)              0.0360    0.0000 &   0.3199 f
  data arrival time                                                                    0.3199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                             0.0000     0.4163
  core/fe/pc_gen/bp_fe_bht/mem_reg_161__0_/CLK (DFFX1)                      0.0000     0.4163 r
  library hold time                                                         0.0165     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.3199
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1128


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_162__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4200/IN5 (AO221X1)                    0.1433    0.0015 @   0.2473 f
  core/fe/pc_gen/bp_fe_bht/U4200/Q (AO221X1)                      0.0373    0.0722     0.3195 f
  core/fe/pc_gen/bp_fe_bht/n757 (net)           1       3.0112              0.0000     0.3195 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_162__0_/D (DFFX1)              0.0373    0.0000 &   0.3196 f
  data arrival time                                                                    0.3196

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  core/fe/pc_gen/bp_fe_bht/mem_reg_162__0_/CLK (DFFX1)                      0.0000     0.4161 r
  library hold time                                                         0.0162     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3196
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1127


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_193__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4133/IN5 (AO221X1)                    0.1414    0.0005 @   0.2450 f
  core/fe/pc_gen/bp_fe_bht/U4133/Q (AO221X1)                      0.0357    0.0709     0.3159 f
  core/fe/pc_gen/bp_fe_bht/n788 (net)           1       2.4626              0.0000     0.3159 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_193__0_/D (DFFX1)              0.0357    0.0000 &   0.3159 f
  data arrival time                                                                    0.3159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/fe/pc_gen/bp_fe_bht/mem_reg_193__0_/CLK (DFFX1)                      0.0000     0.4082 r
  library hold time                                                         0.0203     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3159
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1126


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2120 r
  clint/cmd_buffer/reset_i (net)                       33.2025              0.0000     0.2120 r
  clint/cmd_buffer/U15/IN5 (OA221X1)                              0.2141   -0.0211 &   0.1909 r
  clint/cmd_buffer/U15/Q (OA221X1)                                0.0364    0.0878     0.2787 r
  clint/cmd_buffer/n8 (net)                     1       2.6328              0.0000     0.2787 r
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                           0.0364    0.0000 &   0.2787 r
  data arrival time                                                                    0.2787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                             0.0000     0.4176
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                                   0.0000     0.4176 r
  library hold time                                                        -0.0263     0.3913
  data required time                                                                   0.3913
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3913
  data arrival time                                                                   -0.2787
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1126


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_337__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3827/IN5 (AO221X1)                    0.1414    0.0015 @   0.2459 f
  core/fe/pc_gen/bp_fe_bht/U3827/Q (AO221X1)                      0.0354    0.0706     0.3166 f
  core/fe/pc_gen/bp_fe_bht/n932 (net)           1       2.3410              0.0000     0.3166 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_337__0_/D (DFFX1)              0.0354    0.0000 &   0.3166 f
  data arrival time                                                                    0.3166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_337__0_/CLK (DFFX1)                      0.0000     0.4083 r
  library hold time                                                         0.0204     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.3166
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1121


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_21__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4500/IN5 (AO221X1)                    0.1414    0.0014 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4500/Q (AO221X1)                      0.0372    0.0721     0.3179 f
  core/fe/pc_gen/bp_fe_bht/n616 (net)           1       3.0096              0.0000     0.3179 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_21__0_/D (DFFX1)               0.0372   -0.0006 &   0.3174 f
  data arrival time                                                                    0.3174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/fe/pc_gen/bp_fe_bht/mem_reg_21__0_/CLK (DFFX1)                       0.0000     0.4094 r
  library hold time                                                         0.0200     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.3174
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1120


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_197__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4125/IN5 (AO221X1)                    0.1414    0.0003 @   0.2447 f
  core/fe/pc_gen/bp_fe_bht/U4125/Q (AO221X1)                      0.0369    0.0719     0.3166 f
  core/fe/pc_gen/bp_fe_bht/n792 (net)           1       2.9020              0.0000     0.3166 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_197__0_/D (DFFX1)              0.0369    0.0000 &   0.3166 f
  data arrival time                                                                    0.3166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4086     0.4086
  clock reconvergence pessimism                                             0.0000     0.4086
  core/fe/pc_gen/bp_fe_bht/mem_reg_197__0_/CLK (DFFX1)                      0.0000     0.4086 r
  library hold time                                                         0.0201     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.3166
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1120


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_386__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3722/IN5 (AO221X1)                    0.1414    0.0005 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3722/Q (AO221X1)                      0.0360    0.0711     0.3160 f
  core/fe/pc_gen/bp_fe_bht/n981 (net)           1       2.5668              0.0000     0.3160 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_386__0_/D (DFFX1)              0.0360    0.0000 &   0.3160 f
  data arrival time                                                                    0.3160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/fe/pc_gen/bp_fe_bht/mem_reg_386__0_/CLK (DFFX1)                      0.0000     0.4078 r
  library hold time                                                         0.0202     0.4280
  data required time                                                                   0.4280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4280
  data arrival time                                                                   -0.3160
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1120


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_291__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U3925/IN5 (AO221X1)                    0.1433    0.0029 @   0.2487 f
  core/fe/pc_gen/bp_fe_bht/U3925/Q (AO221X1)                      0.0368    0.0718     0.3204 f
  core/fe/pc_gen/bp_fe_bht/n886 (net)           1       2.8094              0.0000     0.3204 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_291__0_/D (DFFX1)              0.0368    0.0000 &   0.3205 f
  data arrival time                                                                    0.3205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  core/fe/pc_gen/bp_fe_bht/mem_reg_291__0_/CLK (DFFX1)                      0.0000     0.4161 r
  library hold time                                                         0.0163     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3205
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1119


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_29__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4484/IN5 (AO221X1)                    0.1414    0.0010 @   0.2454 f
  core/fe/pc_gen/bp_fe_bht/U4484/Q (AO221X1)                      0.0362    0.0713     0.3167 f
  core/fe/pc_gen/bp_fe_bht/n624 (net)           1       2.6554              0.0000     0.3167 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_29__0_/D (DFFX1)               0.0362    0.0000 &   0.3168 f
  data arrival time                                                                    0.3168

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_29__0_/CLK (DFFX1)                       0.0000     0.4083 r
  library hold time                                                         0.0202     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3168
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1117


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_238__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4038/IN5 (AO221X1)                    0.1433    0.0049 @   0.2507 f
  core/fe/pc_gen/bp_fe_bht/U4038/Q (AO221X1)                      0.0352    0.0706     0.3213 f
  core/fe/pc_gen/bp_fe_bht/n833 (net)           1       2.2506              0.0000     0.3213 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_238__0_/D (DFFX1)              0.0352    0.0000 &   0.3213 f
  data arrival time                                                                    0.3213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe/pc_gen/bp_fe_bht/mem_reg_238__0_/CLK (DFFX1)                      0.0000     0.4168 r
  library hold time                                                         0.0161     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3213
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1116


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_250__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/INP (NBUFFX2)             0.0821    0.0213 @   0.1213 f
  core/fe/pc_gen/bp_fe_bht/icc_place102/Z (NBUFFX2)               0.1367    0.1198 @   0.2411 f
  core/fe/pc_gen/bp_fe_bht/n1525 (net)         26      83.3299              0.0000     0.2411 f
  core/fe/pc_gen/bp_fe_bht/U4012/IN5 (AO221X1)                    0.1367    0.0035 @   0.2446 f
  core/fe/pc_gen/bp_fe_bht/U4012/Q (AO221X1)                      0.0406    0.0745     0.3191 f
  core/fe/pc_gen/bp_fe_bht/n845 (net)           1       4.2500              0.0000     0.3191 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_250__0_/D (DFFX1)              0.0406    0.0001 &   0.3191 f
  data arrival time                                                                    0.3191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4177     0.4177
  clock reconvergence pessimism                                             0.0000     0.4177
  core/fe/pc_gen/bp_fe_bht/mem_reg_250__0_/CLK (DFFX1)                      0.0000     0.4177 r
  library hold time                                                         0.0130     0.4307
  data required time                                                                   0.4307
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4307
  data arrival time                                                                   -0.3191
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1116


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_194__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4131/IN5 (AO221X1)                    0.1414    0.0006 @   0.2450 f
  core/fe/pc_gen/bp_fe_bht/U4131/Q (AO221X1)                      0.0376    0.0724     0.3174 f
  core/fe/pc_gen/bp_fe_bht/n789 (net)           1       3.1506              0.0000     0.3174 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_194__0_/D (DFFX1)              0.0376    0.0000 &   0.3175 f
  data arrival time                                                                    0.3175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4090     0.4090
  clock reconvergence pessimism                                             0.0000     0.4090
  core/fe/pc_gen/bp_fe_bht/mem_reg_194__0_/CLK (DFFX1)                      0.0000     0.4090 r
  library hold time                                                         0.0199     0.4289
  data required time                                                                   0.4289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4289
  data arrival time                                                                   -0.3175
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1114


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_347__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3804/IN5 (AO221X1)                    0.1414    0.0010 @   0.2454 f
  core/fe/pc_gen/bp_fe_bht/U3804/Q (AO221X1)                      0.0367    0.0717     0.3171 f
  core/fe/pc_gen/bp_fe_bht/n942 (net)           1       2.8113              0.0000     0.3171 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_347__0_/D (DFFX1)              0.0367    0.0000 &   0.3171 f
  data arrival time                                                                    0.3171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_347__0_/CLK (DFFX1)                      0.0000     0.4083 r
  library hold time                                                         0.0201     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.3171
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1113


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_195__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4129/IN5 (AO221X1)                    0.1414    0.0004 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/U4129/Q (AO221X1)                      0.0373    0.0721     0.3170 f
  core/fe/pc_gen/bp_fe_bht/n790 (net)           1       3.0155              0.0000     0.3170 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_195__0_/D (DFFX1)              0.0373    0.0000 &   0.3170 f
  data arrival time                                                                    0.3170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_195__0_/CLK (DFFX1)                      0.0000     0.4083 r
  library hold time                                                         0.0200     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3170
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1113


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_338__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3824/IN5 (AO221X1)                    0.1414    0.0015 @   0.2460 f
  core/fe/pc_gen/bp_fe_bht/U3824/Q (AO221X1)                      0.0368    0.0717     0.3177 f
  core/fe/pc_gen/bp_fe_bht/n933 (net)           1       2.8416              0.0000     0.3177 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_338__0_/D (DFFX1)              0.0368    0.0000 &   0.3177 f
  data arrival time                                                                    0.3177

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4088     0.4088
  clock reconvergence pessimism                                             0.0000     0.4088
  core/fe/pc_gen/bp_fe_bht/mem_reg_338__0_/CLK (DFFX1)                      0.0000     0.4088 r
  library hold time                                                         0.0201     0.4290
  data required time                                                                   0.4290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4290
  data arrival time                                                                   -0.3177
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1112


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_389__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3716/IN5 (AO221X1)                    0.1414    0.0014 @   0.2459 f
  core/fe/pc_gen/bp_fe_bht/U3716/Q (AO221X1)                      0.0364    0.0715     0.3173 f
  core/fe/pc_gen/bp_fe_bht/n984 (net)           1       2.7205              0.0000     0.3173 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_389__0_/D (DFFX1)              0.0364    0.0000 &   0.3174 f
  data arrival time                                                                    0.3174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/fe/pc_gen/bp_fe_bht/mem_reg_389__0_/CLK (DFFX1)                      0.0000     0.4082 r
  library hold time                                                         0.0202     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.3174
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1110


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_30__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4482/IN5 (AO221X1)                    0.1414    0.0012 @   0.2456 f
  core/fe/pc_gen/bp_fe_bht/U4482/Q (AO221X1)                      0.0379    0.0726     0.3182 f
  core/fe/pc_gen/bp_fe_bht/n625 (net)           1       3.2301              0.0000     0.3182 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_30__0_/D (DFFX1)               0.0379   -0.0007 &   0.3175 f
  data arrival time                                                                    0.3175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/fe/pc_gen/bp_fe_bht/mem_reg_30__0_/CLK (DFFX1)                       0.0000     0.4087 r
  library hold time                                                         0.0198     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3175
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1110


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_236__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4042/IN5 (AO221X1)                    0.1433    0.0048 @   0.2506 f
  core/fe/pc_gen/bp_fe_bht/U4042/Q (AO221X1)                      0.0366    0.0717     0.3223 f
  core/fe/pc_gen/bp_fe_bht/n831 (net)           1       2.7603              0.0000     0.3223 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_236__0_/D (DFFX1)              0.0366    0.0000 &   0.3223 f
  data arrival time                                                                    0.3223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4176     0.4176
  clock reconvergence pessimism                                             0.0000     0.4176
  core/fe/pc_gen/bp_fe_bht/mem_reg_236__0_/CLK (DFFX1)                      0.0000     0.4176 r
  library hold time                                                         0.0157     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3223
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1109


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/mipi_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                           0.0000     0.2120 r
  clint/clint_slice/reset_i (net)                      33.2025              0.0000     0.2120 r
  clint/clint_slice/mipi_reg/reset_i (bsg_dff_reset_en_width_p1_7)          0.0000     0.2120 r
  clint/clint_slice/mipi_reg/reset_i (net)             33.2025              0.0000     0.2120 r
  clint/clint_slice/mipi_reg/U5/IN5 (OA221X1)                     0.2141   -0.0196 &   0.1924 r
  clint/clint_slice/mipi_reg/U5/Q (OA221X1)                       0.0362    0.0878     0.2801 r
  clint/clint_slice/mipi_reg/n2 (net)           1       2.6265              0.0000     0.2801 r
  clint/clint_slice/mipi_reg/data_r_reg_0_/D (DFFX1)              0.0362    0.0000 &   0.2802 r
  data arrival time                                                                    0.2802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  clint/clint_slice/mipi_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.4173 r
  library hold time                                                        -0.0263     0.3910
  data required time                                                                   0.3910
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3910
  data arrival time                                                                   -0.2802
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1109


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_237__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4040/IN5 (AO221X1)                    0.1433    0.0047 @   0.2505 f
  core/fe/pc_gen/bp_fe_bht/U4040/Q (AO221X1)                      0.0364    0.0715     0.3220 f
  core/fe/pc_gen/bp_fe_bht/n832 (net)           1       2.6826              0.0000     0.3220 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_237__0_/D (DFFX1)              0.0364    0.0000 &   0.3221 f
  data arrival time                                                                    0.3221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_237__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0158     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3221
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1109


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_391__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3712/IN5 (AO221X1)                    0.1414    0.0013 @   0.2457 f
  core/fe/pc_gen/bp_fe_bht/U3712/Q (AO221X1)                      0.0369    0.0718     0.3175 f
  core/fe/pc_gen/bp_fe_bht/n986 (net)           1       2.8819              0.0000     0.3175 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_391__0_/D (DFFX1)              0.0369    0.0000 &   0.3175 f
  data arrival time                                                                    0.3175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/fe/pc_gen/bp_fe_bht/mem_reg_391__0_/CLK (DFFX1)                      0.0000     0.4084 r
  library hold time                                                         0.0200     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.3175
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1109


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_233__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4049/IN5 (AO221X1)                    0.1433    0.0048 @   0.2506 f
  core/fe/pc_gen/bp_fe_bht/U4049/Q (AO221X1)                      0.0363    0.0715     0.3221 f
  core/fe/pc_gen/bp_fe_bht/n828 (net)           1       2.6604              0.0000     0.3221 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_233__0_/D (DFFX1)              0.0363    0.0000 &   0.3221 f
  data arrival time                                                                    0.3221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_233__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0158     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3221
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1109


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_225__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4065/IN5 (AO221X1)                    0.1433    0.0046 @   0.2504 f
  core/fe/pc_gen/bp_fe_bht/U4065/Q (AO221X1)                      0.0366    0.0717     0.3221 f
  core/fe/pc_gen/bp_fe_bht/n820 (net)           1       2.7525              0.0000     0.3221 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_225__0_/D (DFFX1)              0.0366    0.0000 &   0.3221 f
  data arrival time                                                                    0.3221

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_225__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0157     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3221
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1108


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_388__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3718/IN5 (AO221X1)                    0.1414    0.0005 @   0.2450 f
  core/fe/pc_gen/bp_fe_bht/U3718/Q (AO221X1)                      0.0377    0.0724     0.3174 f
  core/fe/pc_gen/bp_fe_bht/n983 (net)           1       3.1603              0.0000     0.3174 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_388__0_/D (DFFX1)              0.0377    0.0000 &   0.3174 f
  data arrival time                                                                    0.3174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/fe/pc_gen/bp_fe_bht/mem_reg_388__0_/CLK (DFFX1)                      0.0000     0.4082 r
  library hold time                                                         0.0199     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3174
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1107


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_387__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3720/IN5 (AO221X1)                    0.1414    0.0005 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3720/Q (AO221X1)                      0.0378    0.0726     0.3175 f
  core/fe/pc_gen/bp_fe_bht/n982 (net)           1       3.2212              0.0000     0.3175 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_387__0_/D (DFFX1)              0.0378    0.0000 &   0.3175 f
  data arrival time                                                                    0.3175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_387__0_/CLK (DFFX1)                      0.0000     0.4083 r
  library hold time                                                         0.0199     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3175
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1106


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_290__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U3927/IN5 (AO221X1)                    0.1433    0.0046 @   0.2505 f
  core/fe/pc_gen/bp_fe_bht/U3927/Q (AO221X1)                      0.0368    0.0719     0.3223 f
  core/fe/pc_gen/bp_fe_bht/n885 (net)           1       2.8429              0.0000     0.3223 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_290__0_/D (DFFX1)              0.0368    0.0000 &   0.3223 f
  data arrival time                                                                    0.3223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_290__0_/CLK (DFFX1)                      0.0000     0.4173 r
  library hold time                                                         0.0156     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3223
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1106


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_198__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4123/IN5 (AO221X1)                    0.1414    0.0014 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4123/Q (AO221X1)                      0.0370    0.0719     0.3177 f
  core/fe/pc_gen/bp_fe_bht/n793 (net)           1       2.9137              0.0000     0.3177 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_198__0_/D (DFFX1)              0.0370    0.0000 &   0.3178 f
  data arrival time                                                                    0.3178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_198__0_/CLK (DFFX1)                      0.0000     0.4083 r
  library hold time                                                         0.0200     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3178
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1106


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_224__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4067/IN5 (AO221X1)                    0.1433    0.0046 @   0.2504 f
  core/fe/pc_gen/bp_fe_bht/U4067/Q (AO221X1)                      0.0369    0.0719     0.3223 f
  core/fe/pc_gen/bp_fe_bht/n819 (net)           1       2.8651              0.0000     0.3223 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_224__0_/D (DFFX1)              0.0369    0.0000 &   0.3224 f
  data arrival time                                                                    0.3224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_224__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0156     0.4329
  data required time                                                                   0.4329
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4329
  data arrival time                                                                   -0.3224
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1105


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_192__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4135/IN5 (AO221X1)                    0.1414    0.0014 @   0.2459 f
  core/fe/pc_gen/bp_fe_bht/U4135/Q (AO221X1)                      0.0371    0.0719     0.3178 f
  core/fe/pc_gen/bp_fe_bht/n787 (net)           1       2.9396              0.0000     0.3178 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_192__0_/D (DFFX1)              0.0371    0.0000 &   0.3178 f
  data arrival time                                                                    0.3178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_192__0_/CLK (DFFX1)                      0.0000     0.4083 r
  library hold time                                                         0.0200     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3178
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1105


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_239__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4036/IN5 (AO221X1)                    0.1433    0.0048 @   0.2506 f
  core/fe/pc_gen/bp_fe_bht/U4036/Q (AO221X1)                      0.0369    0.0719     0.3226 f
  core/fe/pc_gen/bp_fe_bht/n834 (net)           1       2.8704              0.0000     0.3226 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_239__0_/D (DFFX1)              0.0369    0.0000 &   0.3226 f
  data arrival time                                                                    0.3226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                             0.0000     0.4171
  core/fe/pc_gen/bp_fe_bht/mem_reg_239__0_/CLK (DFFX1)                      0.0000     0.4171 r
  library hold time                                                         0.0157     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.3226
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1101


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_226__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4063/IN5 (AO221X1)                    0.1433    0.0029 @   0.2487 f
  core/fe/pc_gen/bp_fe_bht/U4063/Q (AO221X1)                      0.0386    0.0732     0.3219 f
  core/fe/pc_gen/bp_fe_bht/n821 (net)           1       3.4540              0.0000     0.3219 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_226__0_/D (DFFX1)              0.0386    0.0000 &   0.3219 f
  data arrival time                                                                    0.3219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                             0.0000     0.4161
  core/fe/pc_gen/bp_fe_bht/mem_reg_226__0_/CLK (DFFX1)                      0.0000     0.4161 r
  library hold time                                                         0.0159     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.3219
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1101


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_242__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0838    0.0232 @   0.1232 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1221    0.1132 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      73.7574              0.0000     0.2364 f
  core/fe/pc_gen/bp_fe_bht/U4030/IN5 (AO221X1)                    0.1221    0.0031 @   0.2394 f
  core/fe/pc_gen/bp_fe_bht/U4030/Q (AO221X1)                      0.0361    0.0702     0.3096 f
  core/fe/pc_gen/bp_fe_bht/n837 (net)           1       2.8858              0.0000     0.3096 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_242__0_/D (DFFX1)              0.0361    0.0000 &   0.3096 f
  data arrival time                                                                    0.3096

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4003     0.4003
  clock reconvergence pessimism                                             0.0000     0.4003
  core/fe/pc_gen/bp_fe_bht/mem_reg_242__0_/CLK (DFFX1)                      0.0000     0.4003 r
  library hold time                                                         0.0194     0.4197
  data required time                                                                   0.4197
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4197
  data arrival time                                                                   -0.3096
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1101


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_398__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3696/IN5 (AO221X1)                    0.1629    0.0031 @   0.2621 f
  core/fe/pc_gen/bp_fe_bht/U3696/Q (AO221X1)                      0.0375    0.0732     0.3353 f
  core/fe/pc_gen/bp_fe_bht/n993 (net)           1       2.7981              0.0000     0.3353 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_398__0_/D (DFFX1)              0.0375    0.0000 &   0.3353 f
  data arrival time                                                                    0.3353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  clock reconvergence pessimism                                             0.0000     0.4286
  core/fe/pc_gen/bp_fe_bht/mem_reg_398__0_/CLK (DFFX1)                      0.0000     0.4286 r
  library hold time                                                         0.0166     0.4452
  data required time                                                                   0.4452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4452
  data arrival time                                                                   -0.3353
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1100


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_336__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3829/IN5 (AO221X1)                    0.1414    0.0015 @   0.2460 f
  core/fe/pc_gen/bp_fe_bht/U3829/Q (AO221X1)                      0.0375    0.0723     0.3183 f
  core/fe/pc_gen/bp_fe_bht/n931 (net)           1       3.1001              0.0000     0.3183 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_336__0_/D (DFFX1)              0.0375    0.0000 &   0.3183 f
  data arrival time                                                                    0.3183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_336__0_/CLK (DFFX1)                      0.0000     0.4083 r
  library hold time                                                         0.0199     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.3183
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1099


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_229__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4057/IN5 (AO221X1)                    0.1433    0.0043 @   0.2501 f
  core/fe/pc_gen/bp_fe_bht/U4057/Q (AO221X1)                      0.0365    0.0716     0.3217 f
  core/fe/pc_gen/bp_fe_bht/n824 (net)           1       2.7314              0.0000     0.3217 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_229__0_/D (DFFX1)              0.0365    0.0000 &   0.3217 f
  data arrival time                                                                    0.3217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4159     0.4159
  clock reconvergence pessimism                                             0.0000     0.4159
  core/fe/pc_gen/bp_fe_bht/mem_reg_229__0_/CLK (DFFX1)                      0.0000     0.4159 r
  library hold time                                                         0.0157     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3217
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1099


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/clint_slice/plic_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/clint_slice/reset_i (bp_clint_slice_02_0)                           0.0000     0.2120 r
  clint/clint_slice/reset_i (net)                      33.2025              0.0000     0.2120 r
  clint/clint_slice/plic_reg/reset_i (bsg_dff_reset_en_width_p1_13)         0.0000     0.2120 r
  clint/clint_slice/plic_reg/reset_i (net)             33.2025              0.0000     0.2120 r
  clint/clint_slice/plic_reg/U5/IN5 (OA221X1)                     0.2141   -0.0197 &   0.1923 r
  clint/clint_slice/plic_reg/U5/Q (OA221X1)                       0.0372    0.0884     0.2808 r
  clint/clint_slice/plic_reg/n4 (net)           1       2.9336              0.0000     0.2808 r
  clint/clint_slice/plic_reg/data_r_reg_0_/D (DFFX1)              0.0372    0.0000 &   0.2808 r
  data arrival time                                                                    0.2808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  clint/clint_slice/plic_reg/data_r_reg_0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                        -0.0266     0.3906
  data required time                                                                   0.3906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3906
  data arrival time                                                                   -0.2808
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1098


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_28__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4486/IN5 (AO221X1)                    0.1414    0.0012 @   0.2456 f
  core/fe/pc_gen/bp_fe_bht/U4486/Q (AO221X1)                      0.0380    0.0727     0.3183 f
  core/fe/pc_gen/bp_fe_bht/n623 (net)           1       3.2898              0.0000     0.3183 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_28__0_/D (DFFX1)               0.0380    0.0000 &   0.3184 f
  data arrival time                                                                    0.3184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_28__0_/CLK (DFFX1)                       0.0000     0.4083 r
  library hold time                                                         0.0198     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3184
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1098


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_232__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4051/IN5 (AO221X1)                    0.1433    0.0049 @   0.2507 f
  core/fe/pc_gen/bp_fe_bht/U4051/Q (AO221X1)                      0.0376    0.0724     0.3231 f
  core/fe/pc_gen/bp_fe_bht/n827 (net)           1       3.1106              0.0000     0.3231 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_232__0_/D (DFFX1)              0.0376    0.0000 &   0.3232 f
  data arrival time                                                                    0.3232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/fe/pc_gen/bp_fe_bht/mem_reg_232__0_/CLK (DFFX1)                      0.0000     0.4170 r
  library hold time                                                         0.0155     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.3232
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1094


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_243__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0838    0.0232 @   0.1232 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1221    0.1132 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      73.7574              0.0000     0.2364 f
  core/fe/pc_gen/bp_fe_bht/U4028/IN5 (AO221X1)                    0.1221    0.0032 @   0.2395 f
  core/fe/pc_gen/bp_fe_bht/U4028/Q (AO221X1)                      0.0367    0.0706     0.3101 f
  core/fe/pc_gen/bp_fe_bht/n838 (net)           1       3.0643              0.0000     0.3101 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_243__0_/D (DFFX1)              0.0367    0.0000 &   0.3101 f
  data arrival time                                                                    0.3101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  clock reconvergence pessimism                                             0.0000     0.4001
  core/fe/pc_gen/bp_fe_bht/mem_reg_243__0_/CLK (DFFX1)                      0.0000     0.4001 r
  library hold time                                                         0.0193     0.4195
  data required time                                                                   0.4195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4195
  data arrival time                                                                   -0.3101
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1093


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_199__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U4121/IN5 (AO221X1)                    0.1414    0.0014 @   0.2459 f
  core/fe/pc_gen/bp_fe_bht/U4121/Q (AO221X1)                      0.0383    0.0729     0.3188 f
  core/fe/pc_gen/bp_fe_bht/n794 (net)           1       3.3909              0.0000     0.3188 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_199__0_/D (DFFX1)              0.0383    0.0000 &   0.3188 f
  data arrival time                                                                    0.3188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4083     0.4083
  clock reconvergence pessimism                                             0.0000     0.4083
  core/fe/pc_gen/bp_fe_bht/mem_reg_199__0_/CLK (DFFX1)                      0.0000     0.4083 r
  library hold time                                                         0.0197     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3188
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1092


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_228__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4059/IN5 (AO221X1)                    0.1433    0.0042 @   0.2500 f
  core/fe/pc_gen/bp_fe_bht/U4059/Q (AO221X1)                      0.0374    0.0723     0.3223 f
  core/fe/pc_gen/bp_fe_bht/n823 (net)           1       3.0241              0.0000     0.3223 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_228__0_/D (DFFX1)              0.0374    0.0000 &   0.3223 f
  data arrival time                                                                    0.3223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4159     0.4159
  clock reconvergence pessimism                                             0.0000     0.4159
  core/fe/pc_gen/bp_fe_bht/mem_reg_228__0_/CLK (DFFX1)                      0.0000     0.4159 r
  library hold time                                                         0.0155     0.4314
  data required time                                                                   0.4314
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4314
  data arrival time                                                                   -0.3223
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1090


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_227__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4061/IN5 (AO221X1)                    0.1433    0.0045 @   0.2503 f
  core/fe/pc_gen/bp_fe_bht/U4061/Q (AO221X1)                      0.0373    0.0722     0.3225 f
  core/fe/pc_gen/bp_fe_bht/n822 (net)           1       2.9858              0.0000     0.3225 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_227__0_/D (DFFX1)              0.0373    0.0000 &   0.3225 f
  data arrival time                                                                    0.3225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  core/fe/pc_gen/bp_fe_bht/mem_reg_227__0_/CLK (DFFX1)                      0.0000     0.4160 r
  library hold time                                                         0.0155     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.3225
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1090


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_231__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4053/IN5 (AO221X1)                    0.1433    0.0045 @   0.2503 f
  core/fe/pc_gen/bp_fe_bht/U4053/Q (AO221X1)                      0.0386    0.0732     0.3235 f
  core/fe/pc_gen/bp_fe_bht/n826 (net)           1       3.4675              0.0000     0.3235 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_231__0_/D (DFFX1)              0.0386   -0.0013 &   0.3222 f
  data arrival time                                                                    0.3222

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  core/fe/pc_gen/bp_fe_bht/mem_reg_231__0_/CLK (DFFX1)                      0.0000     0.4160 r
  library hold time                                                         0.0152     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3222
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1090


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_230__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U4055/IN5 (AO221X1)                    0.1433    0.0044 @   0.2502 f
  core/fe/pc_gen/bp_fe_bht/U4055/Q (AO221X1)                      0.0390    0.0735     0.3237 f
  core/fe/pc_gen/bp_fe_bht/n825 (net)           1       3.5923              0.0000     0.3237 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_230__0_/D (DFFX1)              0.0390    0.0000 &   0.3238 f
  data arrival time                                                                    0.3238

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_230__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0152     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3238
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1086


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2120 r
  clint/resp_buffer/reset_i (net)                      33.2025              0.0000     0.2120 r
  clint/resp_buffer/U15/IN5 (OA221X1)                             0.2141   -0.0202 &   0.1918 r
  clint/resp_buffer/U15/Q (OA221X1)                               0.0380    0.0889     0.2807 r
  clint/resp_buffer/n15 (net)                   1       3.1387              0.0000     0.2807 r
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0380    0.0000 &   0.2807 r
  data arrival time                                                                    0.2807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.4160 r
  library hold time                                                        -0.0268     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.2807
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1084


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      14.5473              0.0000     0.1000 f
  U3216/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3216/Q (AO222X1)                                               0.1598    0.1307 @   0.2309 f
  mem_resp_li[641] (net)                        1      45.6327              0.0000     0.2309 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2309 f
  uce_1__uce/mem_resp_i[71] (net)                      45.6327              0.0000     0.2309 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1598   -0.0280 @   0.2029 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0610    0.0957     0.2986 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      12.6048              0.0000     0.2986 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2986 f
  data_mem_pkt_li[537] (net)                           12.6048              0.0000     0.2986 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2986 f
  core/data_mem_pkt_i[538] (net)                       12.6048              0.0000     0.2986 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2986 f
  core/be/data_mem_pkt_i[15] (net)                     12.6048              0.0000     0.2986 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2986 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              12.6048              0.0000     0.2986 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2986 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       12.6048              0.0000     0.2986 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0610   -0.0018 &   0.2967 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0354    0.0695     0.3663 f
  core/be/be_mem/dcache/n2304 (net)             1       2.3764              0.0000     0.3663 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0354    0.0000 &   0.3663 f
  data arrival time                                                                    0.3663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4569     0.4569
  clock reconvergence pessimism                                             0.0000     0.4569
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4569 r
  library hold time                                                         0.0175     0.4743
  data required time                                                                   0.4743
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4743
  data arrival time                                                                   -0.3663
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1080


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2120 r
  clint/resp_buffer/reset_i (net)                      33.2025              0.0000     0.2120 r
  clint/resp_buffer/U13/IN5 (OA221X1)                             0.2141   -0.0201 &   0.1919 r
  clint/resp_buffer/U13/Q (OA221X1)                               0.0389    0.0890     0.2810 r
  clint/resp_buffer/n14 (net)                   1       3.2052              0.0000     0.2810 r
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0389    0.0000 &   0.2810 r
  data arrival time                                                                    0.2810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.4160 r
  library hold time                                                        -0.0271     0.3890
  data required time                                                                   0.3890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3890
  data arrival time                                                                   -0.2810
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1080


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_490__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/INP (NBUFFX2)              0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place88/Z (NBUFFX2)                0.1433    0.1218 @   0.2458 f
  core/fe/pc_gen/bp_fe_bht/n481 (net)          28      87.4014              0.0000     0.2458 f
  core/fe/pc_gen/bp_fe_bht/U3500/IN5 (AO221X1)                    0.1433    0.0049 @   0.2507 f
  core/fe/pc_gen/bp_fe_bht/U3500/Q (AO221X1)                      0.0373    0.0722     0.3229 f
  core/fe/pc_gen/bp_fe_bht/n1085 (net)          1       3.0021              0.0000     0.3229 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_490__0_/D (DFFX1)              0.0373    0.0000 &   0.3230 f
  data arrival time                                                                    0.3230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4154     0.4154
  clock reconvergence pessimism                                             0.0000     0.4154
  core/fe/pc_gen/bp_fe_bht/mem_reg_490__0_/CLK (DFFX1)                      0.0000     0.4154 r
  library hold time                                                         0.0155     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3230
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1080


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_346__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3806/IN5 (AO221X1)                    0.1414    0.0013 @   0.2457 f
  core/fe/pc_gen/bp_fe_bht/U3806/Q (AO221X1)                      0.0400    0.0742     0.3199 f
  core/fe/pc_gen/bp_fe_bht/n941 (net)           1       3.9783              0.0000     0.3199 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_346__0_/D (DFFX1)              0.0400    0.0001 &   0.3200 f
  data arrival time                                                                    0.3200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/fe/pc_gen/bp_fe_bht/mem_reg_346__0_/CLK (DFFX1)                      0.0000     0.4084 r
  library hold time                                                         0.0194     0.4278
  data required time                                                                   0.4278
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4278
  data arrival time                                                                   -0.3200
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1079


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2      12.6302              0.0000     0.1000 f
  U3203/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3203/Q (AO222X1)                                               0.1377    0.1192 @   0.2193 f
  mem_resp_li[629] (net)                        1      38.1934              0.0000     0.2193 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2193 f
  uce_1__uce/mem_resp_i[59] (net)                      38.1934              0.0000     0.2193 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1377   -0.0179 @   0.2013 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0653    0.0967     0.2980 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      14.6557              0.0000     0.2980 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.2980 f
  data_mem_pkt_li[525] (net)                           14.6557              0.0000     0.2980 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.2980 f
  core/data_mem_pkt_i[526] (net)                       14.6557              0.0000     0.2980 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.2980 f
  core/be/data_mem_pkt_i[3] (net)                      14.6557              0.0000     0.2980 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.2980 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               14.6557              0.0000     0.2980 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.2980 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        14.6557              0.0000     0.2980 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0653   -0.0050 &   0.2930 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0381    0.0724     0.3655 f
  core/be/be_mem/dcache/n2316 (net)             1       3.2792              0.0000     0.3655 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0381    0.0000 &   0.3655 f
  data arrival time                                                                    0.3655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4563     0.4563
  clock reconvergence pessimism                                             0.0000     0.4563
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4563 r
  library hold time                                                         0.0168     0.4731
  data required time                                                                   0.4731
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4731
  data arrival time                                                                   -0.3655
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1076


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_373__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/INP (NBUFFX2)             0.0763    0.0240 @   0.1240 f
  core/fe/pc_gen/bp_fe_bht/icc_place112/Z (NBUFFX2)               0.1275    0.1146 @   0.2387 f
  core/fe/pc_gen/bp_fe_bht/n1577 (net)         26      77.4353              0.0000     0.2387 f
  core/fe/pc_gen/bp_fe_bht/U3749/IN5 (AO221X1)                    0.1275    0.0037 @   0.2423 f
  core/fe/pc_gen/bp_fe_bht/U3749/Q (AO221X1)                      0.0361    0.0706     0.3129 f
  core/fe/pc_gen/bp_fe_bht/n968 (net)           1       2.8000              0.0000     0.3129 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_373__0_/D (DFFX1)              0.0361    0.0000 &   0.3130 f
  data arrival time                                                                    0.3130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4009     0.4009
  clock reconvergence pessimism                                             0.0000     0.4009
  core/fe/pc_gen/bp_fe_bht/mem_reg_373__0_/CLK (DFFX1)                      0.0000     0.4009 r
  library hold time                                                         0.0194     0.4203
  data required time                                                                   0.4203
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4203
  data arrival time                                                                   -0.3130
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1074


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_341__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3817/IN5 (AO221X1)                    0.1414    0.0015 @   0.2459 f
  core/fe/pc_gen/bp_fe_bht/U3817/Q (AO221X1)                      0.0427    0.0763     0.3223 f
  core/fe/pc_gen/bp_fe_bht/n936 (net)           1       4.9426              0.0000     0.3223 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_341__0_/D (DFFX1)              0.0427   -0.0025 &   0.3198 f
  data arrival time                                                                    0.3198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/fe/pc_gen/bp_fe_bht/mem_reg_341__0_/CLK (DFFX1)                      0.0000     0.4084 r
  library hold time                                                         0.0188     0.4272
  data required time                                                                   0.4272
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4272
  data arrival time                                                                   -0.3198
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1074


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      12.6879              0.0000     0.1000 f
  U3210/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3210/Q (AO222X1)                                               0.1474    0.1242 @   0.2244 f
  mem_resp_li[636] (net)                        1      41.4647              0.0000     0.2244 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2244 f
  uce_1__uce/mem_resp_i[66] (net)                      41.4647              0.0000     0.2244 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1474   -0.0254 @   0.1990 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0656    0.0975     0.2965 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      14.4556              0.0000     0.2965 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2965 f
  data_mem_pkt_li[532] (net)                           14.4556              0.0000     0.2965 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2965 f
  core/data_mem_pkt_i[533] (net)                       14.4556              0.0000     0.2965 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2965 f
  core/be/data_mem_pkt_i[10] (net)                     14.4556              0.0000     0.2965 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2965 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              14.4556              0.0000     0.2965 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2965 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       14.4556              0.0000     0.2965 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0656   -0.0026 &   0.2939 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0381    0.0725     0.3663 f
  core/be/be_mem/dcache/n2309 (net)             1       3.2711              0.0000     0.3663 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0381    0.0000 &   0.3664 f
  data arrival time                                                                    0.3664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4569     0.4569
  clock reconvergence pessimism                                             0.0000     0.4569
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4569 r
  library hold time                                                         0.0168     0.4737
  data required time                                                                   0.4737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4737
  data arrival time                                                                   -0.3664
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1073


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[82] (net)                           2      14.0920              0.0000     0.1000 f
  U3228/IN5 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3228/Q (AO222X1)                                               0.1574    0.1299 @   0.2303 f
  mem_resp_li[652] (net)                        1      45.0329              0.0000     0.2303 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2303 f
  uce_1__uce/mem_resp_i[82] (net)                      45.0329              0.0000     0.2303 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1574   -0.0300 @   0.2003 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0648    0.0987     0.2990 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      14.5015              0.0000     0.2990 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.2990 f
  data_mem_pkt_li[548] (net)                           14.5015              0.0000     0.2990 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.2990 f
  core/data_mem_pkt_i[549] (net)                       14.5015              0.0000     0.2990 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.2990 f
  core/be/data_mem_pkt_i[26] (net)                     14.5015              0.0000     0.2990 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.2990 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              14.5015              0.0000     0.2990 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.2990 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       14.5015              0.0000     0.2990 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0648   -0.0011 &   0.2979 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0351    0.0699     0.3678 f
  core/be/be_mem/dcache/n2293 (net)             1       2.2265              0.0000     0.3678 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0351    0.0000 &   0.3678 f
  data arrival time                                                                    0.3678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4567     0.4567
  clock reconvergence pessimism                                             0.0000     0.4567
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4567 r
  library hold time                                                         0.0175     0.4742
  data required time                                                                   0.4742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4742
  data arrival time                                                                   -0.3678
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1064


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      11.9472              0.0000     0.1000 f
  U3214/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3214/Q (AO222X1)                                               0.1649    0.1333 @   0.2333 f
  mem_resp_li[639] (net)                        1      47.3795              0.0000     0.2333 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2333 f
  uce_1__uce/mem_resp_i[69] (net)                      47.3795              0.0000     0.2333 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1649   -0.0358 @   0.1975 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0683    0.1009     0.2984 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      15.2402              0.0000     0.2984 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2984 f
  data_mem_pkt_li[535] (net)                           15.2402              0.0000     0.2984 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2984 f
  core/data_mem_pkt_i[536] (net)                       15.2402              0.0000     0.2984 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2984 f
  core/be/data_mem_pkt_i[13] (net)                     15.2402              0.0000     0.2984 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2984 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              15.2402              0.0000     0.2984 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2984 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       15.2402              0.0000     0.2984 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0683   -0.0036 &   0.2948 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0380    0.0726     0.3674 f
  core/be/be_mem/dcache/n2306 (net)             1       3.1560              0.0000     0.3674 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0380    0.0000 &   0.3675 f
  data arrival time                                                                    0.3675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4568     0.4568
  clock reconvergence pessimism                                             0.0000     0.4568
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4568 r
  library hold time                                                         0.0169     0.4737
  data required time                                                                   0.4737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4737
  data arrival time                                                                   -0.3675
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1063


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_340__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3819/IN5 (AO221X1)                    0.1414    0.0015 @   0.2459 f
  core/fe/pc_gen/bp_fe_bht/U3819/Q (AO221X1)                      0.0437    0.0771     0.3230 f
  core/fe/pc_gen/bp_fe_bht/n935 (net)           1       5.2926              0.0000     0.3230 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_340__0_/D (DFFX1)              0.0437   -0.0022 &   0.3208 f
  data arrival time                                                                    0.3208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/fe/pc_gen/bp_fe_bht/mem_reg_340__0_/CLK (DFFX1)                      0.0000     0.4084 r
  library hold time                                                         0.0186     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.3208
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1062


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2      12.9757              0.0000     0.1000 f
  U3222/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3222/Q (AO222X1)                                               0.1514    0.1266 @   0.2267 f
  mem_resp_li[646] (net)                        1      42.9504              0.0000     0.2267 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2267 f
  uce_1__uce/mem_resp_i[76] (net)                      42.9504              0.0000     0.2267 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.1514   -0.0311 @   0.1956 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0768    0.1051     0.3007 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      18.7417              0.0000     0.3007 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.3007 f
  data_mem_pkt_li[542] (net)                           18.7417              0.0000     0.3007 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.3007 f
  core/data_mem_pkt_i[543] (net)                       18.7417              0.0000     0.3007 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.3007 f
  core/be/data_mem_pkt_i[20] (net)                     18.7417              0.0000     0.3007 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.3007 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              18.7417              0.0000     0.3007 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.3007 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       18.7417              0.0000     0.3007 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0768   -0.0070 &   0.2937 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0382    0.0737     0.3674 f
  core/be/be_mem/dcache/n2299 (net)             1       3.0314              0.0000     0.3674 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0382    0.0000 &   0.3674 f
  data arrival time                                                                    0.3674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4560     0.4560
  clock reconvergence pessimism                                             0.0000     0.4560
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4560 r
  library hold time                                                         0.0169     0.4729
  data required time                                                                   0.4729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4729
  data arrival time                                                                   -0.3674
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1055


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_453__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/INP (NBUFFX2)             0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place114/Z (NBUFFX2)               0.1247    0.1136 @   0.2383 f
  core/fe/pc_gen/bp_fe_bht/n1581 (net)         25      75.8631              0.0000     0.2383 f
  core/fe/pc_gen/bp_fe_bht/U3579/IN5 (AO221X1)                    0.1247    0.0035 @   0.2418 f
  core/fe/pc_gen/bp_fe_bht/U3579/Q (AO221X1)                      0.0386    0.0723     0.3141 f
  core/fe/pc_gen/bp_fe_bht/n1048 (net)          1       3.7185              0.0000     0.3141 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_453__0_/D (DFFX1)              0.0386   -0.0008 &   0.3133 f
  data arrival time                                                                    0.3133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  clock reconvergence pessimism                                             0.0000     0.3996
  core/fe/pc_gen/bp_fe_bht/mem_reg_453__0_/CLK (DFFX1)                      0.0000     0.3996 r
  library hold time                                                         0.0189     0.4185
  data required time                                                                   0.4185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4185
  data arrival time                                                                   -0.3133
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1052


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2      12.8767              0.0000     0.1000 f
  U3219/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3219/Q (AO222X1)                                               0.1505    0.1261 @   0.2263 f
  mem_resp_li[643] (net)                        1      42.6341              0.0000     0.2263 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2263 f
  uce_1__uce/mem_resp_i[73] (net)                      42.6341              0.0000     0.2263 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1505   -0.0265 @   0.1998 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0658    0.0979     0.2977 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      14.5096              0.0000     0.2977 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2977 f
  data_mem_pkt_li[539] (net)                           14.5096              0.0000     0.2977 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2977 f
  core/data_mem_pkt_i[540] (net)                       14.5096              0.0000     0.2977 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2977 f
  core/be/data_mem_pkt_i[17] (net)                     14.5096              0.0000     0.2977 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2977 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              14.5096              0.0000     0.2977 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2977 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       14.5096              0.0000     0.2977 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0658   -0.0023 &   0.2954 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0387    0.0730     0.3684 f
  core/be/be_mem/dcache/n2302 (net)             1       3.4682              0.0000     0.3684 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0387    0.0000 &   0.3684 f
  data arrival time                                                                    0.3684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4568     0.4568
  clock reconvergence pessimism                                             0.0000     0.4568
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4568 r
  library hold time                                                         0.0167     0.4735
  data required time                                                                   0.4735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4735
  data arrival time                                                                   -0.3684
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1051


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_276__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/INP (NBUFFX2)             0.0759    0.0207 @   0.1207 f
  core/fe/pc_gen/bp_fe_bht/icc_place104/Z (NBUFFX2)               0.1414    0.1237 @   0.2444 f
  core/fe/pc_gen/bp_fe_bht/n1545 (net)         29      89.1200              0.0000     0.2444 f
  core/fe/pc_gen/bp_fe_bht/U3957/IN5 (AO221X1)                    0.1414    0.0012 @   0.2456 f
  core/fe/pc_gen/bp_fe_bht/U3957/Q (AO221X1)                      0.0438    0.0772     0.3228 f
  core/fe/pc_gen/bp_fe_bht/n871 (net)           1       5.3295              0.0000     0.3228 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_276__0_/D (DFFX1)              0.0438   -0.0005 &   0.3223 f
  data arrival time                                                                    0.3223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/fe/pc_gen/bp_fe_bht/mem_reg_276__0_/CLK (DFFX1)                      0.0000     0.4085 r
  library hold time                                                         0.0186     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.3223
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1047


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_74__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4387/IN5 (AO221X1)                    0.1537    0.0030 @   0.2565 f
  core/fe/pc_gen/bp_fe_bht/U4387/Q (AO221X1)                      0.0367    0.0722     0.3287 f
  core/fe/pc_gen/bp_fe_bht/n669 (net)           1       2.6434              0.0000     0.3287 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_74__0_/D (DFFX1)               0.0367    0.0000 &   0.3287 f
  data arrival time                                                                    0.3287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_74__0_/CLK (DFFX1)                       0.0000     0.4173 r
  library hold time                                                         0.0157     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.3287
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1043


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      15.7375              0.0000     0.1000 f
  U3205/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3205/Q (AO222X1)                                               0.1431    0.1223 @   0.2224 f
  mem_resp_li[631] (net)                        1      40.1178              0.0000     0.2224 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2224 f
  uce_1__uce/mem_resp_i[61] (net)                      40.1178              0.0000     0.2224 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.1431   -0.0146 @   0.2078 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0705    0.1004     0.3082 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      16.5086              0.0000     0.3082 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3082 f
  data_mem_pkt_li[527] (net)                           16.5086              0.0000     0.3082 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3082 f
  core/data_mem_pkt_i[528] (net)                       16.5086              0.0000     0.3082 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3082 f
  core/be/data_mem_pkt_i[5] (net)                      16.5086              0.0000     0.3082 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3082 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               16.5086              0.0000     0.3082 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3082 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        16.5086              0.0000     0.3082 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0705   -0.0110 &   0.2972 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0368    0.0719     0.3691 f
  core/be/be_mem/dcache/n2314 (net)             1       2.6929              0.0000     0.3691 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0368    0.0000 &   0.3691 f
  data arrival time                                                                    0.3691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4562     0.4562
  clock reconvergence pessimism                                             0.0000     0.4562
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4562 r
  library hold time                                                         0.0171     0.4734
  data required time                                                                   0.4734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4734
  data arrival time                                                                   -0.3691
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1042


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[80] (net)                           2      15.6305              0.0000     0.1000 f
  U3226/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3226/Q (AO222X1)                                               0.1217    0.1134     0.2136 f
  mem_resp_li[650] (net)                        1      33.9824              0.0000     0.2136 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2136 f
  uce_1__uce/mem_resp_i[80] (net)                      33.9824              0.0000     0.2136 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.1217   -0.0258 &   0.1878 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0983    0.1138     0.3016 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      26.4343              0.0000     0.3016 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3016 f
  data_mem_pkt_li[546] (net)                           26.4343              0.0000     0.3016 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3016 f
  core/data_mem_pkt_i[547] (net)                       26.4343              0.0000     0.3016 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3016 f
  core/be/data_mem_pkt_i[24] (net)                     26.4343              0.0000     0.3016 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3016 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              26.4343              0.0000     0.3016 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3016 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       26.4343              0.0000     0.3016 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0983   -0.0096 &   0.2920 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0388    0.0773     0.3694 f
  core/be/be_mem/dcache/n2295 (net)             1       3.1858              0.0000     0.3694 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0388    0.0000 &   0.3694 f
  data arrival time                                                                    0.3694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4566     0.4566
  clock reconvergence pessimism                                             0.0000     0.4566
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4566 r
  library hold time                                                         0.0167     0.4733
  data required time                                                                   0.4733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4733
  data arrival time                                                                   -0.3694
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1039


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_501__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3474/IN5 (AO221X1)                    0.1375    0.0004 @   0.2453 f
  core/fe/pc_gen/bp_fe_bht/U3474/Q (AO221X1)                      0.0357    0.0707     0.3159 f
  core/fe/pc_gen/bp_fe_bht/n1096 (net)          1       2.4982              0.0000     0.3159 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_501__0_/D (DFFX1)              0.0357    0.0000 &   0.3160 f
  data arrival time                                                                    0.3160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  clock reconvergence pessimism                                             0.0000     0.3996
  core/fe/pc_gen/bp_fe_bht/mem_reg_501__0_/CLK (DFFX1)                      0.0000     0.3996 r
  library hold time                                                         0.0195     0.4192
  data required time                                                                   0.4192
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4192
  data arrival time                                                                   -0.3160
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1032


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_395__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U3702/IN5 (AO221X1)                    0.1537    0.0031 @   0.2565 f
  core/fe/pc_gen/bp_fe_bht/U3702/Q (AO221X1)                      0.0380    0.0732     0.3297 f
  core/fe/pc_gen/bp_fe_bht/n990 (net)           1       3.1197              0.0000     0.3297 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_395__0_/D (DFFX1)              0.0380    0.0000 &   0.3298 f
  data arrival time                                                                    0.3298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_395__0_/CLK (DFFX1)                      0.0000     0.4173 r
  library hold time                                                         0.0154     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.3298
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1029


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_72__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4392/IN5 (AO221X1)                    0.1537    0.0032 @   0.2567 f
  core/fe/pc_gen/bp_fe_bht/U4392/Q (AO221X1)                      0.0376    0.0729     0.3296 f
  core/fe/pc_gen/bp_fe_bht/n667 (net)           1       2.9793              0.0000     0.3296 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_72__0_/D (DFFX1)               0.0376    0.0000 &   0.3296 f
  data arrival time                                                                    0.3296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_72__0_/CLK (DFFX1)                       0.0000     0.4169 r
  library hold time                                                         0.0154     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3296
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1028


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      13.0930              0.0000     0.1000 f
  U3213/IN6 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3213/Q (AO222X1)                                               0.1451    0.1257 @   0.2258 f
  mem_resp_li[638] (net)                        1      40.4709              0.0000     0.2258 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2258 f
  uce_1__uce/mem_resp_i[68] (net)                      40.4709              0.0000     0.2258 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.1451   -0.0226 @   0.2031 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0649    0.0973     0.3005 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      14.5360              0.0000     0.3005 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.3005 f
  data_mem_pkt_li[534] (net)                           14.5360              0.0000     0.3005 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.3005 f
  core/data_mem_pkt_i[535] (net)                       14.5360              0.0000     0.3005 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.3005 f
  core/be/data_mem_pkt_i[12] (net)                     14.5360              0.0000     0.3005 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.3005 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              14.5360              0.0000     0.3005 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.3005 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       14.5360              0.0000     0.3005 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0649    0.0004 &   0.3008 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0361    0.0707     0.3715 f
  core/be/be_mem/dcache/n2307 (net)             1       2.5644              0.0000     0.3715 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0361    0.0000 &   0.3716 f
  data arrival time                                                                    0.3716

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4569     0.4569
  clock reconvergence pessimism                                             0.0000     0.4569
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4569 r
  library hold time                                                         0.0173     0.4742
  data required time                                                                   0.4742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4742
  data arrival time                                                                   -0.3716
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1026


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_75__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4385/IN5 (AO221X1)                    0.1537    0.0031 @   0.2565 f
  core/fe/pc_gen/bp_fe_bht/U4385/Q (AO221X1)                      0.0383    0.0734     0.3299 f
  core/fe/pc_gen/bp_fe_bht/n670 (net)           1       3.2060              0.0000     0.3299 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_75__0_/D (DFFX1)               0.0383    0.0000 &   0.3300 f
  data arrival time                                                                    0.3300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_75__0_/CLK (DFFX1)                       0.0000     0.4173 r
  library hold time                                                         0.0153     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3300
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1026


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_73__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/INP (NBUFFX2)             0.0767    0.0251 @   0.1251 f
  core/fe/pc_gen/bp_fe_bht/icc_place108/Z (NBUFFX2)               0.1537    0.1283 @   0.2535 f
  core/fe/pc_gen/bp_fe_bht/n1561 (net)         32      95.7761              0.0000     0.2535 f
  core/fe/pc_gen/bp_fe_bht/U4390/IN5 (AO221X1)                    0.1537    0.0033 @   0.2567 f
  core/fe/pc_gen/bp_fe_bht/U4390/Q (AO221X1)                      0.0380    0.0732     0.3299 f
  core/fe/pc_gen/bp_fe_bht/n668 (net)           1       3.1065              0.0000     0.3299 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_73__0_/D (DFFX1)               0.0380    0.0000 &   0.3300 f
  data arrival time                                                                    0.3300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_73__0_/CLK (DFFX1)                       0.0000     0.4169 r
  library hold time                                                         0.0154     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3300
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1023


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_498__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3482/IN5 (AO221X1)                    0.1375    0.0004 @   0.2453 f
  core/fe/pc_gen/bp_fe_bht/U3482/Q (AO221X1)                      0.0369    0.0717     0.3170 f
  core/fe/pc_gen/bp_fe_bht/n1093 (net)          1       2.9543              0.0000     0.3170 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_498__0_/D (DFFX1)              0.0369    0.0000 &   0.3170 f
  data arrival time                                                                    0.3170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  clock reconvergence pessimism                                             0.0000     0.3999
  core/fe/pc_gen/bp_fe_bht/mem_reg_498__0_/CLK (DFFX1)                      0.0000     0.3999 r
  library hold time                                                         0.0193     0.4191
  data required time                                                                   0.4191
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4191
  data arrival time                                                                   -0.3170
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1021


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_39__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U4462/IN5 (AO221X1)                    0.1375    0.0003 @   0.2452 f
  core/fe/pc_gen/bp_fe_bht/U4462/Q (AO221X1)                      0.0370    0.0718     0.3170 f
  core/fe/pc_gen/bp_fe_bht/n634 (net)           1       2.9852              0.0000     0.3170 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_39__0_/D (DFFX1)               0.0370    0.0000 &   0.3170 f
  data arrival time                                                                    0.3170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  clock reconvergence pessimism                                             0.0000     0.3996
  core/fe/pc_gen/bp_fe_bht/mem_reg_39__0_/CLK (DFFX1)                       0.0000     0.3996 r
  library hold time                                                         0.0192     0.4189
  data required time                                                                   0.4189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4189
  data arrival time                                                                   -0.3170
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1019


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_499__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3480/IN5 (AO221X1)                    0.1375    0.0005 @   0.2453 f
  core/fe/pc_gen/bp_fe_bht/U3480/Q (AO221X1)                      0.0374    0.0720     0.3174 f
  core/fe/pc_gen/bp_fe_bht/n1094 (net)          1       3.1164              0.0000     0.3174 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_499__0_/D (DFFX1)              0.0374    0.0000 &   0.3174 f
  data arrival time                                                                    0.3174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  clock reconvergence pessimism                                             0.0000     0.3999
  core/fe/pc_gen/bp_fe_bht/mem_reg_499__0_/CLK (DFFX1)                      0.0000     0.3999 r
  library hold time                                                         0.0192     0.4190
  data required time                                                                   0.4190
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4190
  data arrival time                                                                   -0.3174
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1016


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_359__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3778/IN5 (AO221X1)                    0.1375    0.0003 @   0.2452 f
  core/fe/pc_gen/bp_fe_bht/U3778/Q (AO221X1)                      0.0375    0.0721     0.3173 f
  core/fe/pc_gen/bp_fe_bht/n954 (net)           1       3.1488              0.0000     0.3173 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_359__0_/D (DFFX1)              0.0375    0.0000 &   0.3173 f
  data arrival time                                                                    0.3173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  clock reconvergence pessimism                                             0.0000     0.3997
  core/fe/pc_gen/bp_fe_bht/mem_reg_359__0_/CLK (DFFX1)                      0.0000     0.3997 r
  library hold time                                                         0.0191     0.4188
  data required time                                                                   0.4188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4188
  data arrival time                                                                   -0.3173
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1015


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_38__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U4464/IN5 (AO221X1)                    0.1375    0.0004 @   0.2452 f
  core/fe/pc_gen/bp_fe_bht/U4464/Q (AO221X1)                      0.0375    0.0721     0.3173 f
  core/fe/pc_gen/bp_fe_bht/n633 (net)           1       3.1392              0.0000     0.3173 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_38__0_/D (DFFX1)               0.0375    0.0000 &   0.3173 f
  data arrival time                                                                    0.3173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  clock reconvergence pessimism                                             0.0000     0.3996
  core/fe/pc_gen/bp_fe_bht/mem_reg_38__0_/CLK (DFFX1)                       0.0000     0.3996 r
  library hold time                                                         0.0191     0.4187
  data required time                                                                   0.4187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4187
  data arrival time                                                                   -0.3173
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1014


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2      13.1056              0.0000     0.1000 f
  U3209/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3209/Q (AO222X1)                                               0.1550    0.1325     0.2328 f
  mem_resp_li[635] (net)                        1      46.1860              0.0000     0.2328 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2328 f
  uce_1__uce/mem_resp_i[65] (net)                      46.1860              0.0000     0.2328 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.1550   -0.0265 &   0.2063 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0747    0.1042     0.3105 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      17.9829              0.0000     0.3105 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.3105 f
  data_mem_pkt_li[531] (net)                           17.9829              0.0000     0.3105 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.3105 f
  core/data_mem_pkt_i[532] (net)                       17.9829              0.0000     0.3105 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.3105 f
  core/be/data_mem_pkt_i[9] (net)                      17.9829              0.0000     0.3105 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.3105 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               17.9829              0.0000     0.3105 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.3105 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        17.9829              0.0000     0.3105 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0747   -0.0099 &   0.3006 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0359    0.0717     0.3722 f
  core/be/be_mem/dcache/n2310 (net)             1       2.3183              0.0000     0.3722 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0359    0.0000 &   0.3723 f
  data arrival time                                                                    0.3723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4563     0.4563
  clock reconvergence pessimism                                             0.0000     0.4563
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4563 r
  library hold time                                                         0.0173     0.4736
  data required time                                                                   0.4736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4736
  data arrival time                                                                   -0.3723
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1014


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_365__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3766/IN5 (AO221X1)                    0.1629    0.0003 @   0.2593 f
  core/fe/pc_gen/bp_fe_bht/U3766/Q (AO221X1)                      0.0369    0.0727     0.3321 f
  core/fe/pc_gen/bp_fe_bht/n960 (net)           1       2.5944              0.0000     0.3321 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_365__0_/D (DFFX1)              0.0369   -0.0005 &   0.3316 f
  data arrival time                                                                    0.3316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe/pc_gen/bp_fe_bht/mem_reg_365__0_/CLK (DFFX1)                      0.0000     0.4168 r
  library hold time                                                         0.0156     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.3316
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1009


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_503__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3470/IN5 (AO221X1)                    0.1375    0.0012 @   0.2461 f
  core/fe/pc_gen/bp_fe_bht/U3470/Q (AO221X1)                      0.0370    0.0718     0.3179 f
  core/fe/pc_gen/bp_fe_bht/n1098 (net)          1       2.9880              0.0000     0.3179 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_503__0_/D (DFFX1)              0.0370    0.0000 &   0.3179 f
  data arrival time                                                                    0.3179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  clock reconvergence pessimism                                             0.0000     0.3993
  core/fe/pc_gen/bp_fe_bht/mem_reg_503__0_/CLK (DFFX1)                      0.0000     0.3993 r
  library hold time                                                         0.0192     0.4185
  data required time                                                                   0.4185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4185
  data arrival time                                                                   -0.3179
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1006


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_502__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3472/IN5 (AO221X1)                    0.1375    0.0005 @   0.2454 f
  core/fe/pc_gen/bp_fe_bht/U3472/Q (AO221X1)                      0.0390    0.0732     0.3186 f
  core/fe/pc_gen/bp_fe_bht/n1097 (net)          1       3.6663              0.0000     0.3186 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_502__0_/D (DFFX1)              0.0390    0.0000 &   0.3187 f
  data arrival time                                                                    0.3187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  clock reconvergence pessimism                                             0.0000     0.3997
  core/fe/pc_gen/bp_fe_bht/mem_reg_502__0_/CLK (DFFX1)                      0.0000     0.3997 r
  library hold time                                                         0.0188     0.4185
  data required time                                                                   0.4185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4185
  data arrival time                                                                   -0.3187
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0998


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_367__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3762/IN5 (AO221X1)                    0.1629    0.0010 @   0.2600 f
  core/fe/pc_gen/bp_fe_bht/U3762/Q (AO221X1)                      0.0367    0.0726     0.3326 f
  core/fe/pc_gen/bp_fe_bht/n962 (net)           1       2.5420              0.0000     0.3326 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_367__0_/D (DFFX1)              0.0367    0.0000 &   0.3326 f
  data arrival time                                                                    0.3326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe/pc_gen/bp_fe_bht/mem_reg_367__0_/CLK (DFFX1)                      0.0000     0.4168 r
  library hold time                                                         0.0157     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3326
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0998


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_364__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3768/IN5 (AO221X1)                    0.1629    0.0009 @   0.2599 f
  core/fe/pc_gen/bp_fe_bht/U3768/Q (AO221X1)                      0.0372    0.0730     0.3329 f
  core/fe/pc_gen/bp_fe_bht/n959 (net)           1       2.6982              0.0000     0.3329 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_364__0_/D (DFFX1)              0.0372    0.0000 &   0.3329 f
  data arrival time                                                                    0.3329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe/pc_gen/bp_fe_bht/mem_reg_364__0_/CLK (DFFX1)                      0.0000     0.4167 r
  library hold time                                                         0.0156     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3329
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0994


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_362__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3772/IN5 (AO221X1)                    0.1629    0.0010 @   0.2600 f
  core/fe/pc_gen/bp_fe_bht/U3772/Q (AO221X1)                      0.0373    0.0730     0.3330 f
  core/fe/pc_gen/bp_fe_bht/n957 (net)           1       2.7280              0.0000     0.3330 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_362__0_/D (DFFX1)              0.0373    0.0000 &   0.3330 f
  data arrival time                                                                    0.3330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe/pc_gen/bp_fe_bht/mem_reg_362__0_/CLK (DFFX1)                      0.0000     0.4168 r
  library hold time                                                         0.0155     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3330
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0993


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_366__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3764/IN5 (AO221X1)                    0.1629    0.0016 @   0.2606 f
  core/fe/pc_gen/bp_fe_bht/U3764/Q (AO221X1)                      0.0368    0.0727     0.3333 f
  core/fe/pc_gen/bp_fe_bht/n961 (net)           1       2.5717              0.0000     0.3333 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_366__0_/D (DFFX1)              0.0368    0.0000 &   0.3333 f
  data arrival time                                                                    0.3333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_366__0_/CLK (DFFX1)                      0.0000     0.4169 r
  library hold time                                                         0.0156     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.3333
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0992


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_361__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3774/IN5 (AO221X1)                    0.1629    0.0011 @   0.2601 f
  core/fe/pc_gen/bp_fe_bht/U3774/Q (AO221X1)                      0.0377    0.0734     0.3335 f
  core/fe/pc_gen/bp_fe_bht/n956 (net)           1       2.8786              0.0000     0.3335 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_361__0_/D (DFFX1)              0.0377    0.0000 &   0.3335 f
  data arrival time                                                                    0.3335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4170     0.4170
  clock reconvergence pessimism                                             0.0000     0.4170
  core/fe/pc_gen/bp_fe_bht/mem_reg_361__0_/CLK (DFFX1)                      0.0000     0.4170 r
  library hold time                                                         0.0154     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3335
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0989


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_360__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3776/IN5 (AO221X1)                    0.1629    0.0011 @   0.2601 f
  core/fe/pc_gen/bp_fe_bht/U3776/Q (AO221X1)                      0.0377    0.0733     0.3334 f
  core/fe/pc_gen/bp_fe_bht/n955 (net)           1       2.8654              0.0000     0.3334 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_360__0_/D (DFFX1)              0.0377    0.0000 &   0.3335 f
  data arrival time                                                                    0.3335

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_360__0_/CLK (DFFX1)                      0.0000     0.4169 r
  library hold time                                                         0.0154     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3335
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0988


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_153__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U4218/IN5 (AO221X1)                    0.1697    0.0008 @   0.2580 f
  core/fe/pc_gen/bp_fe_bht/U4218/Q (AO221X1)                      0.0365    0.0727     0.3308 f
  core/fe/pc_gen/bp_fe_bht/n748 (net)           1       2.3717              0.0000     0.3308 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_153__0_/D (DFFX1)              0.0365    0.0000 &   0.3308 f
  data arrival time                                                                    0.3308

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/fe/pc_gen/bp_fe_bht/mem_reg_153__0_/CLK (DFFX1)                      0.0000     0.4094 r
  library hold time                                                         0.0201     0.4296
  data required time                                                                   0.4296
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4296
  data arrival time                                                                   -0.3308
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0988


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      10.1499              0.0000     0.1000 f
  U3202/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3202/Q (AO222X1)                                               0.1553    0.1282 @   0.2285 f
  mem_resp_li[628] (net)                        1      44.1225              0.0000     0.2285 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2285 f
  uce_1__uce/mem_resp_i[58] (net)                      44.1225              0.0000     0.2285 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.1553   -0.0285 @   0.1999 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0789    0.1067     0.3067 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      19.4702              0.0000     0.3067 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3067 f
  data_mem_pkt_li[524] (net)                           19.4702              0.0000     0.3067 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3067 f
  core/data_mem_pkt_i[525] (net)                       19.4702              0.0000     0.3067 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3067 f
  core/be/data_mem_pkt_i[2] (net)                      19.4702              0.0000     0.3067 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3067 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               19.4702              0.0000     0.3067 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3067 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        19.4702              0.0000     0.3067 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0789   -0.0056 &   0.3011 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0372    0.0734     0.3744 f
  core/be/be_mem/dcache/n2317 (net)             1       2.7640              0.0000     0.3744 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0372    0.0000 &   0.3744 f
  data arrival time                                                                    0.3744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4561     0.4561
  clock reconvergence pessimism                                             0.0000     0.4561
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4561 r
  library hold time                                                         0.0171     0.4732
  data required time                                                                   0.4732
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4732
  data arrival time                                                                   -0.3744
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0987


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_363__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3770/IN5 (AO221X1)                    0.1629    0.0011 @   0.2601 f
  core/fe/pc_gen/bp_fe_bht/U3770/Q (AO221X1)                      0.0379    0.0735     0.3336 f
  core/fe/pc_gen/bp_fe_bht/n958 (net)           1       2.9663              0.0000     0.3336 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_363__0_/D (DFFX1)              0.0379    0.0000 &   0.3336 f
  data arrival time                                                                    0.3336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_363__0_/CLK (DFFX1)                      0.0000     0.4169 r
  library hold time                                                         0.0154     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3336
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0986


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_157__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U4210/IN5 (AO221X1)                    0.1697    0.0004 @   0.2577 f
  core/fe/pc_gen/bp_fe_bht/U4210/Q (AO221X1)                      0.0373    0.0733     0.3310 f
  core/fe/pc_gen/bp_fe_bht/n752 (net)           1       2.6370              0.0000     0.3310 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_157__0_/D (DFFX1)              0.0373    0.0000 &   0.3310 f
  data arrival time                                                                    0.3310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/fe/pc_gen/bp_fe_bht/mem_reg_157__0_/CLK (DFFX1)                      0.0000     0.4094 r
  library hold time                                                         0.0199     0.4294
  data required time                                                                   0.4294
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4294
  data arrival time                                                                   -0.3310
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0984


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_358__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/INP (NBUFFX2)              0.0763    0.0230 @   0.1230 f
  core/fe/pc_gen/bp_fe_bht/icc_place98/Z (NBUFFX2)                0.1375    0.1219 @   0.2449 f
  core/fe/pc_gen/bp_fe_bht/n1509 (net)         25      86.5191              0.0000     0.2449 f
  core/fe/pc_gen/bp_fe_bht/U3780/IN5 (AO221X1)                    0.1375    0.0003 @   0.2452 f
  core/fe/pc_gen/bp_fe_bht/U3780/Q (AO221X1)                      0.0407    0.0746     0.3197 f
  core/fe/pc_gen/bp_fe_bht/n953 (net)           1       4.2732              0.0000     0.3197 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_358__0_/D (DFFX1)              0.0407    0.0001 &   0.3198 f
  data arrival time                                                                    0.3198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  clock reconvergence pessimism                                             0.0000     0.3997
  core/fe/pc_gen/bp_fe_bht/mem_reg_358__0_/CLK (DFFX1)                      0.0000     0.3997 r
  library hold time                                                         0.0184     0.4181
  data required time                                                                   0.4181
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4181
  data arrival time                                                                   -0.3198
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0983


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[70] (net)                           2      10.3921              0.0000     0.1000 f
  U3215/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3215/Q (AO222X1)                                               0.1620    0.1317 @   0.2318 f
  mem_resp_li[640] (net)                        1      46.4025              0.0000     0.2318 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2318 f
  uce_1__uce/mem_resp_i[70] (net)                      46.4025              0.0000     0.2318 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1620   -0.0265 @   0.2053 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0800    0.1080     0.3133 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      19.7301              0.0000     0.3133 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3133 f
  data_mem_pkt_li[536] (net)                           19.7301              0.0000     0.3133 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3133 f
  core/data_mem_pkt_i[537] (net)                       19.7301              0.0000     0.3133 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3133 f
  core/be/data_mem_pkt_i[14] (net)                     19.7301              0.0000     0.3133 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3133 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              19.7301              0.0000     0.3133 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3133 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       19.7301              0.0000     0.3133 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0800   -0.0095 &   0.3038 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0357    0.0724     0.3762 f
  core/be/be_mem/dcache/n2305 (net)             1       2.2751              0.0000     0.3762 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0357    0.0000 &   0.3762 f
  data arrival time                                                                    0.3762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4567     0.4567
  clock reconvergence pessimism                                             0.0000     0.4567
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4567 r
  library hold time                                                         0.0174     0.4741
  data required time                                                                   0.4741
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4741
  data arrival time                                                                   -0.3762
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0978


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_111__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4309/IN5 (AO221X1)                    0.1629    0.0036 @   0.2626 f
  core/fe/pc_gen/bp_fe_bht/U4309/Q (AO221X1)                      0.0366    0.0725     0.3351 f
  core/fe/pc_gen/bp_fe_bht/n706 (net)           1       2.4953              0.0000     0.3351 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_111__0_/D (DFFX1)              0.0366    0.0000 &   0.3351 f
  data arrival time                                                                    0.3351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4171     0.4171
  clock reconvergence pessimism                                             0.0000     0.4171
  core/fe/pc_gen/bp_fe_bht/mem_reg_111__0_/CLK (DFFX1)                      0.0000     0.4171 r
  library hold time                                                         0.0157     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.3351
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0977


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_270__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U2797/IN2 (NOR2X0)                     0.1120    0.0012 @   0.2285 r
  core/fe/pc_gen/bp_fe_bht/U2797/QN (NOR2X0)                      0.0625    0.0478     0.2763 f
  core/fe/pc_gen/bp_fe_bht/n3113 (net)          1       1.9367              0.0000     0.2763 f
  core/fe/pc_gen/bp_fe_bht/U2798/IN3 (OA22X1)                     0.0625    0.0000 &   0.2763 f
  core/fe/pc_gen/bp_fe_bht/U2798/Q (OA22X1)                       0.0323    0.0698     0.3461 f
  core/fe/pc_gen/bp_fe_bht/n1648 (net)          1       2.9061              0.0000     0.3461 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__1_/D (DFFX1)              0.0323    0.0000 &   0.3461 f
  data arrival time                                                                    0.3461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                             0.0000     0.4256
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__1_/CLK (DFFX1)                      0.0000     0.4256 r
  library hold time                                                         0.0178     0.4434
  data required time                                                                   0.4434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4434
  data arrival time                                                                   -0.3461
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0973


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_41__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4458/IN5 (AO221X1)                    0.1629    0.0031 @   0.2621 f
  core/fe/pc_gen/bp_fe_bht/U4458/Q (AO221X1)                      0.0372    0.0730     0.3351 f
  core/fe/pc_gen/bp_fe_bht/n636 (net)           1       2.7036              0.0000     0.3351 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_41__0_/D (DFFX1)               0.0372    0.0000 &   0.3351 f
  data arrival time                                                                    0.3351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe/pc_gen/bp_fe_bht/mem_reg_41__0_/CLK (DFFX1)                       0.0000     0.4168 r
  library hold time                                                         0.0155     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3351
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0972


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_45__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4449/IN5 (AO221X1)                    0.1629    0.0036 @   0.2627 f
  core/fe/pc_gen/bp_fe_bht/U4449/Q (AO221X1)                      0.0379    0.0735     0.3361 f
  core/fe/pc_gen/bp_fe_bht/n640 (net)           1       2.9365              0.0000     0.3361 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_45__0_/D (DFFX1)               0.0379   -0.0012 &   0.3350 f
  data arrival time                                                                    0.3350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe/pc_gen/bp_fe_bht/mem_reg_45__0_/CLK (DFFX1)                       0.0000     0.4167 r
  library hold time                                                         0.0154     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.3350
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0971


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_47__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4445/IN5 (AO221X1)                    0.1629    0.0027 @   0.2617 f
  core/fe/pc_gen/bp_fe_bht/U4445/Q (AO221X1)                      0.0383    0.0738     0.3355 f
  core/fe/pc_gen/bp_fe_bht/n642 (net)           1       3.0948              0.0000     0.3355 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_47__0_/D (DFFX1)               0.0383    0.0000 &   0.3356 f
  data arrival time                                                                    0.3356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_47__0_/CLK (DFFX1)                       0.0000     0.4173 r
  library hold time                                                         0.0153     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3356
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0970


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_345__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3808/IN5 (AO221X1)                    0.1697    0.0017 @   0.2589 f
  core/fe/pc_gen/bp_fe_bht/U3808/Q (AO221X1)                      0.0373    0.0734     0.3323 f
  core/fe/pc_gen/bp_fe_bht/n940 (net)           1       2.6554              0.0000     0.3323 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_345__0_/D (DFFX1)              0.0373    0.0000 &   0.3323 f
  data arrival time                                                                    0.3323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_345__0_/CLK (DFFX1)                      0.0000     0.4093 r
  library hold time                                                         0.0200     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3323
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0969


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_269__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U2806/IN2 (NOR2X0)                     0.1120    0.0012 @   0.2285 r
  core/fe/pc_gen/bp_fe_bht/U2806/QN (NOR2X0)                      0.0639    0.0489     0.2774 f
  core/fe/pc_gen/bp_fe_bht/n3116 (net)          1       2.1876              0.0000     0.2774 f
  core/fe/pc_gen/bp_fe_bht/U2807/IN3 (OA22X1)                     0.0639    0.0000 &   0.2774 f
  core/fe/pc_gen/bp_fe_bht/U2807/Q (OA22X1)                       0.0321    0.0698     0.3472 f
  core/fe/pc_gen/bp_fe_bht/n1646 (net)          1       2.8400              0.0000     0.3472 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__1_/D (DFFX1)              0.0321    0.0000 &   0.3472 f
  data arrival time                                                                    0.3472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  clock reconvergence pessimism                                             0.0000     0.4262
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__1_/CLK (DFFX1)                      0.0000     0.4262 r
  library hold time                                                         0.0178     0.4440
  data required time                                                                   0.4440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4440
  data arrival time                                                                   -0.3472
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0968


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_394__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3704/IN5 (AO221X1)                    0.1629    0.0031 @   0.2621 f
  core/fe/pc_gen/bp_fe_bht/U3704/Q (AO221X1)                      0.0383    0.0739     0.3359 f
  core/fe/pc_gen/bp_fe_bht/n989 (net)           1       3.1076              0.0000     0.3359 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_394__0_/D (DFFX1)              0.0383    0.0000 &   0.3360 f
  data arrival time                                                                    0.3360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4173     0.4173
  clock reconvergence pessimism                                             0.0000     0.4173
  core/fe/pc_gen/bp_fe_bht/mem_reg_394__0_/CLK (DFFX1)                      0.0000     0.4173 r
  library hold time                                                         0.0153     0.4326
  data required time                                                                   0.4326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4326
  data arrival time                                                                   -0.3360
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0966


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_44__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4451/IN5 (AO221X1)                    0.1629    0.0038 @   0.2628 f
  core/fe/pc_gen/bp_fe_bht/U4451/Q (AO221X1)                      0.0371    0.0729     0.3357 f
  core/fe/pc_gen/bp_fe_bht/n639 (net)           1       2.6689              0.0000     0.3357 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_44__0_/D (DFFX1)               0.0371    0.0000 &   0.3357 f
  data arrival time                                                                    0.3357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe/pc_gen/bp_fe_bht/mem_reg_44__0_/CLK (DFFX1)                       0.0000     0.4167 r
  library hold time                                                         0.0156     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3357
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0966


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[75] (net)                           2      10.7251              0.0000     0.1000 f
  U3221/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3221/Q (AO222X1)                                               0.1717    0.1366 @   0.2367 f
  mem_resp_li[645] (net)                        1      49.5940              0.0000     0.2367 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2367 f
  uce_1__uce/mem_resp_i[75] (net)                      49.5940              0.0000     0.2367 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1717   -0.0336 @   0.2031 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0633    0.0995     0.3026 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      13.9549              0.0000     0.3026 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3026 f
  data_mem_pkt_li[541] (net)                           13.9549              0.0000     0.3026 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3026 f
  core/data_mem_pkt_i[542] (net)                       13.9549              0.0000     0.3026 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3026 f
  core/be/data_mem_pkt_i[19] (net)                     13.9549              0.0000     0.3026 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3026 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              13.9549              0.0000     0.3026 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3026 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       13.9549              0.0000     0.3026 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0633   -0.0008 &   0.3018 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0401    0.0738     0.3756 f
  core/be/be_mem/dcache/n2300 (net)             1       4.0022              0.0000     0.3756 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0401    0.0001 &   0.3756 f
  data arrival time                                                                    0.3756

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4558     0.4558
  clock reconvergence pessimism                                             0.0000     0.4558
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4558 r
  library hold time                                                         0.0164     0.4722
  data required time                                                                   0.4722
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4722
  data arrival time                                                                   -0.3756
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0966


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_107__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4317/IN5 (AO221X1)                    0.1629    0.0043 @   0.2633 f
  core/fe/pc_gen/bp_fe_bht/U4317/Q (AO221X1)                      0.0370    0.0728     0.3361 f
  core/fe/pc_gen/bp_fe_bht/n702 (net)           1       2.6343              0.0000     0.3361 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_107__0_/D (DFFX1)              0.0370    0.0000 &   0.3361 f
  data arrival time                                                                    0.3361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_107__0_/CLK (DFFX1)                      0.0000     0.4169 r
  library hold time                                                         0.0156     0.4325
  data required time                                                                   0.4325
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4325
  data arrival time                                                                   -0.3361
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0964


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[78] (net)                           2      11.7814              0.0000     0.1000 f
  U3224/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3224/Q (AO222X1)                                               0.1253    0.1128 @   0.2128 f
  mem_resp_li[648] (net)                        1      34.0356              0.0000     0.2128 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2128 f
  uce_1__uce/mem_resp_i[78] (net)                      34.0356              0.0000     0.2128 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1253   -0.0179 @   0.1950 f
  uce_1__uce/U123/Q (AND2X1)                                      0.1108    0.1212     0.3162 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      30.6369              0.0000     0.3162 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3162 f
  data_mem_pkt_li[544] (net)                           30.6369              0.0000     0.3162 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3162 f
  core/data_mem_pkt_i[545] (net)                       30.6369              0.0000     0.3162 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3162 f
  core/be/data_mem_pkt_i[22] (net)                     30.6369              0.0000     0.3162 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3162 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              30.6369              0.0000     0.3162 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3162 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       30.6369              0.0000     0.3162 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.1108   -0.0224 &   0.2937 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0445    0.0836     0.3774 f
  core/be/be_mem/dcache/n2297 (net)             1       5.0471              0.0000     0.3774 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0445   -0.0023 &   0.3751 f
  data arrival time                                                                    0.3751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4561     0.4561
  clock reconvergence pessimism                                             0.0000     0.4561
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4561 r
  library hold time                                                         0.0154     0.4714
  data required time                                                                   0.4714
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4714
  data arrival time                                                                   -0.3751
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0963


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_40__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4460/IN5 (AO221X1)                    0.1629    0.0039 @   0.2629 f
  core/fe/pc_gen/bp_fe_bht/U4460/Q (AO221X1)                      0.0373    0.0731     0.3360 f
  core/fe/pc_gen/bp_fe_bht/n635 (net)           1       2.7439              0.0000     0.3360 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_40__0_/D (DFFX1)               0.0373    0.0000 &   0.3360 f
  data arrival time                                                                    0.3360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe/pc_gen/bp_fe_bht/mem_reg_40__0_/CLK (DFFX1)                       0.0000     0.4167 r
  library hold time                                                         0.0155     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.3360
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0963


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_152__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U4220/IN5 (AO221X1)                    0.1697    0.0010 @   0.2583 f
  core/fe/pc_gen/bp_fe_bht/U4220/Q (AO221X1)                      0.0388    0.0745     0.3328 f
  core/fe/pc_gen/bp_fe_bht/n747 (net)           1       3.1903              0.0000     0.3328 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_152__0_/D (DFFX1)              0.0388    0.0000 &   0.3328 f
  data arrival time                                                                    0.3328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_152__0_/CLK (DFFX1)                      0.0000     0.4093 r
  library hold time                                                         0.0197     0.4290
  data required time                                                                   0.4290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4290
  data arrival time                                                                   -0.3328
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0962


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_46__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4447/IN5 (AO221X1)                    0.1629    0.0035 @   0.2626 f
  core/fe/pc_gen/bp_fe_bht/U4447/Q (AO221X1)                      0.0378    0.0735     0.3360 f
  core/fe/pc_gen/bp_fe_bht/n641 (net)           1       2.9248              0.0000     0.3360 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_46__0_/D (DFFX1)               0.0378    0.0000 &   0.3360 f
  data arrival time                                                                    0.3360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4167     0.4167
  clock reconvergence pessimism                                             0.0000     0.4167
  core/fe/pc_gen/bp_fe_bht/mem_reg_46__0_/CLK (DFFX1)                       0.0000     0.4167 r
  library hold time                                                         0.0154     0.4322
  data required time                                                                   0.4322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4322
  data arrival time                                                                   -0.3360
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0961


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_43__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4454/IN5 (AO221X1)                    0.1629    0.0042 @   0.2632 f
  core/fe/pc_gen/bp_fe_bht/U4454/Q (AO221X1)                      0.0374    0.0731     0.3363 f
  core/fe/pc_gen/bp_fe_bht/n638 (net)           1       2.7582              0.0000     0.3363 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_43__0_/D (DFFX1)               0.0374    0.0000 &   0.3363 f
  data arrival time                                                                    0.3363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_43__0_/CLK (DFFX1)                       0.0000     0.4169 r
  library hold time                                                         0.0155     0.4324
  data required time                                                                   0.4324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4324
  data arrival time                                                                   -0.3363
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0961


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_348__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3802/IN5 (AO221X1)                    0.1697    0.0017 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3802/Q (AO221X1)                      0.0381    0.0740     0.3330 f
  core/fe/pc_gen/bp_fe_bht/n943 (net)           1       2.9338              0.0000     0.3330 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_348__0_/D (DFFX1)              0.0381    0.0000 &   0.3330 f
  data arrival time                                                                    0.3330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/fe/pc_gen/bp_fe_bht/mem_reg_348__0_/CLK (DFFX1)                      0.0000     0.4091 r
  library hold time                                                         0.0198     0.4288
  data required time                                                                   0.4288
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4288
  data arrival time                                                                   -0.3330
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0959


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_267__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U2812/IN2 (NOR2X0)                     0.1120    0.0013 @   0.2286 r
  core/fe/pc_gen/bp_fe_bht/U2812/QN (NOR2X0)                      0.0648    0.0496     0.2782 f
  core/fe/pc_gen/bp_fe_bht/n3118 (net)          1       2.3591              0.0000     0.2782 f
  core/fe/pc_gen/bp_fe_bht/U2813/IN3 (OA22X1)                     0.0648    0.0000 &   0.2782 f
  core/fe/pc_gen/bp_fe_bht/U2813/Q (OA22X1)                       0.0317    0.0695     0.3477 f
  core/fe/pc_gen/bp_fe_bht/n1642 (net)          1       2.6854              0.0000     0.3477 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__1_/D (DFFX1)              0.0317    0.0000 &   0.3477 f
  data arrival time                                                                    0.3477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                             0.0000     0.4256
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__1_/CLK (DFFX1)                      0.0000     0.4256 r
  library hold time                                                         0.0179     0.4435
  data required time                                                                   0.4435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4435
  data arrival time                                                                   -0.3477
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0958


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_110__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4311/IN5 (AO221X1)                    0.1629    0.0037 @   0.2627 f
  core/fe/pc_gen/bp_fe_bht/U4311/Q (AO221X1)                      0.0379    0.0735     0.3362 f
  core/fe/pc_gen/bp_fe_bht/n705 (net)           1       2.9388              0.0000     0.3362 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_110__0_/D (DFFX1)              0.0379    0.0000 &   0.3362 f
  data arrival time                                                                    0.3362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                             0.0000     0.4166
  core/fe/pc_gen/bp_fe_bht/mem_reg_110__0_/CLK (DFFX1)                      0.0000     0.4166 r
  library hold time                                                         0.0154     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.3362
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0958


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_42__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4456/IN5 (AO221X1)                    0.1629    0.0041 @   0.2631 f
  core/fe/pc_gen/bp_fe_bht/U4456/Q (AO221X1)                      0.0378    0.0734     0.3365 f
  core/fe/pc_gen/bp_fe_bht/n637 (net)           1       2.8988              0.0000     0.3365 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_42__0_/D (DFFX1)               0.0378    0.0000 &   0.3365 f
  data arrival time                                                                    0.3365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_42__0_/CLK (DFFX1)                       0.0000     0.4169 r
  library hold time                                                         0.0154     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.3365
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0958


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_156__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U4212/IN5 (AO221X1)                    0.1697    0.0029 @   0.2601 f
  core/fe/pc_gen/bp_fe_bht/U4212/Q (AO221X1)                      0.0375    0.0735     0.3336 f
  core/fe/pc_gen/bp_fe_bht/n751 (net)           1       2.7263              0.0000     0.3336 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_156__0_/D (DFFX1)              0.0375    0.0000 &   0.3336 f
  data arrival time                                                                    0.3336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/fe/pc_gen/bp_fe_bht/mem_reg_156__0_/CLK (DFFX1)                      0.0000     0.4094 r
  library hold time                                                         0.0199     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3336
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0957


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/resp_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/resp_buffer/reset_i (bsg_two_fifo_width_p570_3)                     0.0000     0.2120 r
  clint/resp_buffer/reset_i (net)                      33.2025              0.0000     0.2120 r
  clint/resp_buffer/U17/IN1 (AND3X1)                              0.2141   -0.0204 &   0.1916 r
  clint/resp_buffer/U17/Q (AND3X1)                                0.0384    0.1018     0.2934 r
  clint/resp_buffer/n17 (net)                   1       2.2309              0.0000     0.2934 r
  clint/resp_buffer/full_r_reg/D (DFFX1)                          0.0384    0.0000 &   0.2935 r
  data arrival time                                                                    0.2935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  clint/resp_buffer/full_r_reg/CLK (DFFX1)                                  0.0000     0.4160 r
  library hold time                                                        -0.0269     0.3891
  data required time                                                                   0.3891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3891
  data arrival time                                                                   -0.2935
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0957


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      13.8711              0.0000     0.1000 f
  U3227/IN6 (AO222X1)                                             0.0009    0.0002 @   0.1002 f
  U3227/Q (AO222X1)                                               0.1097    0.1090     0.2091 f
  mem_resp_li[651] (net)                        1      29.3297              0.0000     0.2091 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2091 f
  uce_1__uce/mem_resp_i[81] (net)                      29.3297              0.0000     0.2091 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1097   -0.0075 &   0.2016 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0976    0.1113     0.3129 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      26.2162              0.0000     0.3129 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3129 f
  data_mem_pkt_li[547] (net)                           26.2162              0.0000     0.3129 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3129 f
  core/data_mem_pkt_i[548] (net)                       26.2162              0.0000     0.3129 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3129 f
  core/be/data_mem_pkt_i[25] (net)                     26.2162              0.0000     0.3129 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3129 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              26.2162              0.0000     0.3129 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3129 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       26.2162              0.0000     0.3129 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0976   -0.0204 &   0.2925 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0459    0.0827     0.3752 f
  core/be/be_mem/dcache/n2294 (net)             1       5.5295              0.0000     0.3752 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0459    0.0001 &   0.3753 f
  data arrival time                                                                    0.3753

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4559     0.4559
  clock reconvergence pessimism                                             0.0000     0.4559
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4559 r
  library hold time                                                         0.0151     0.4710
  data required time                                                                   0.4710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4710
  data arrival time                                                                   -0.3753
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0957


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_344__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3810/IN5 (AO221X1)                    0.1697    0.0017 @   0.2589 f
  core/fe/pc_gen/bp_fe_bht/U3810/Q (AO221X1)                      0.0386    0.0744     0.3333 f
  core/fe/pc_gen/bp_fe_bht/n939 (net)           1       3.1242              0.0000     0.3333 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_344__0_/D (DFFX1)              0.0386    0.0000 &   0.3334 f
  data arrival time                                                                    0.3334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_344__0_/CLK (DFFX1)                      0.0000     0.4093 r
  library hold time                                                         0.0197     0.4290
  data required time                                                                   0.4290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4290
  data arrival time                                                                   -0.3334
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0956


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_205__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4108/IN5 (AO221X1)                    0.1792    0.0005 @   0.2675 f
  core/fe/pc_gen/bp_fe_bht/U4108/Q (AO221X1)                      0.0370    0.0735     0.3410 f
  core/fe/pc_gen/bp_fe_bht/n800 (net)           1       2.4123              0.0000     0.3410 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_205__0_/D (DFFX1)              0.0370    0.0000 &   0.3410 f
  data arrival time                                                                    0.3410

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  clock reconvergence pessimism                                             0.0000     0.4201
  core/fe/pc_gen/bp_fe_bht/mem_reg_205__0_/CLK (DFFX1)                      0.0000     0.4201 r
  library hold time                                                         0.0163     0.4364
  data required time                                                                   0.4364
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4364
  data arrival time                                                                   -0.3410
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0954


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_335__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3003/IN2 (NOR2X0)                     0.1123    0.0016 @   0.2289 r
  core/fe/pc_gen/bp_fe_bht/U3003/QN (NOR2X0)                      0.0675    0.0517     0.2806 f
  core/fe/pc_gen/bp_fe_bht/n3191 (net)          1       2.8360              0.0000     0.2806 f
  core/fe/pc_gen/bp_fe_bht/U3004/IN3 (OA22X1)                     0.0675    0.0000 &   0.2806 f
  core/fe/pc_gen/bp_fe_bht/U3004/Q (OA22X1)                       0.0307    0.0691     0.3497 f
  core/fe/pc_gen/bp_fe_bht/n1778 (net)          1       2.3602              0.0000     0.3497 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_335__1_/D (DFFX1)              0.0307    0.0000 &   0.3497 f
  data arrival time                                                                    0.3497

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  clock reconvergence pessimism                                             0.0000     0.4269
  core/fe/pc_gen/bp_fe_bht/mem_reg_335__1_/CLK (DFFX1)                      0.0000     0.4269 r
  library hold time                                                         0.0182     0.4450
  data required time                                                                   0.4450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4450
  data arrival time                                                                   -0.3497
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0953


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_108__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4315/IN5 (AO221X1)                    0.1629    0.0048 @   0.2638 f
  core/fe/pc_gen/bp_fe_bht/U4315/Q (AO221X1)                      0.0373    0.0730     0.3368 f
  core/fe/pc_gen/bp_fe_bht/n703 (net)           1       2.7348              0.0000     0.3368 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_108__0_/D (DFFX1)              0.0373    0.0000 &   0.3369 f
  data arrival time                                                                    0.3369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                             0.0000     0.4166
  core/fe/pc_gen/bp_fe_bht/mem_reg_108__0_/CLK (DFFX1)                      0.0000     0.4166 r
  library hold time                                                         0.0155     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.3369
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0952


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_104__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4323/IN5 (AO221X1)                    0.1629    0.0047 @   0.2638 f
  core/fe/pc_gen/bp_fe_bht/U4323/Q (AO221X1)                      0.0374    0.0731     0.3369 f
  core/fe/pc_gen/bp_fe_bht/n699 (net)           1       2.7822              0.0000     0.3369 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_104__0_/D (DFFX1)              0.0374    0.0000 &   0.3369 f
  data arrival time                                                                    0.3369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                             0.0000     0.4166
  core/fe/pc_gen/bp_fe_bht/mem_reg_104__0_/CLK (DFFX1)                      0.0000     0.4166 r
  library hold time                                                         0.0155     0.4321
  data required time                                                                   0.4321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4321
  data arrival time                                                                   -0.3369
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0952


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_298__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3910/IN5 (AO221X1)                    0.1629    0.0049 @   0.2639 f
  core/fe/pc_gen/bp_fe_bht/U3910/Q (AO221X1)                      0.0372    0.0730     0.3369 f
  core/fe/pc_gen/bp_fe_bht/n893 (net)           1       2.7207              0.0000     0.3369 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_298__0_/D (DFFX1)              0.0372    0.0000 &   0.3369 f
  data arrival time                                                                    0.3369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                             0.0000     0.4165
  core/fe/pc_gen/bp_fe_bht/mem_reg_298__0_/CLK (DFFX1)                      0.0000     0.4165 r
  library hold time                                                         0.0155     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.3369
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0951


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[62] (net)                           2       8.1312              0.0000     0.1000 f
  U3206/IN6 (AO222X1)                                             0.0003   -0.0002 @   0.0998 f
  U3206/Q (AO222X1)                                               0.1685    0.1377 @   0.2375 f
  mem_resp_li[632] (net)                        1      48.3239              0.0000     0.2375 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2375 f
  uce_1__uce/mem_resp_i[62] (net)                      48.3239              0.0000     0.2375 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.1685   -0.0391 @   0.1984 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0784    0.1080     0.3064 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      19.2842              0.0000     0.3064 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.3064 f
  data_mem_pkt_li[528] (net)                           19.2842              0.0000     0.3064 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.3064 f
  core/data_mem_pkt_i[529] (net)                       19.2842              0.0000     0.3064 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.3064 f
  core/be/data_mem_pkt_i[6] (net)                      19.2842              0.0000     0.3064 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.3064 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               19.2842              0.0000     0.3064 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.3064 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        19.2842              0.0000     0.3064 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0784   -0.0035 &   0.3029 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0390    0.0748     0.3777 f
  core/be/be_mem/dcache/n2313 (net)             1       3.4093              0.0000     0.3777 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0390    0.0000 &   0.3777 f
  data arrival time                                                                    0.3777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4561     0.4561
  clock reconvergence pessimism                                             0.0000     0.4561
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4561 r
  library hold time                                                         0.0166     0.4728
  data required time                                                                   0.4728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4728
  data arrival time                                                                   -0.3777
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0951


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_351__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3796/IN5 (AO221X1)                    0.1697    0.0017 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3796/Q (AO221X1)                      0.0383    0.0741     0.3331 f
  core/fe/pc_gen/bp_fe_bht/n946 (net)           1       3.0148              0.0000     0.3331 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_351__0_/D (DFFX1)              0.0383    0.0000 &   0.3331 f
  data arrival time                                                                    0.3331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/fe/pc_gen/bp_fe_bht/mem_reg_351__0_/CLK (DFFX1)                      0.0000     0.4084 r
  library hold time                                                         0.0197     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3331
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0950


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_174__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4175/IN5 (AO221X1)                    0.1629    0.0049 @   0.2639 f
  core/fe/pc_gen/bp_fe_bht/U4175/Q (AO221X1)                      0.0372    0.0729     0.3369 f
  core/fe/pc_gen/bp_fe_bht/n769 (net)           1       2.6934              0.0000     0.3369 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_174__0_/D (DFFX1)              0.0372    0.0000 &   0.3369 f
  data arrival time                                                                    0.3369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4163     0.4163
  clock reconvergence pessimism                                             0.0000     0.4163
  core/fe/pc_gen/bp_fe_bht/mem_reg_174__0_/CLK (DFFX1)                      0.0000     0.4163 r
  library hold time                                                         0.0156     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.3369
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0950


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_109__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4313/IN5 (AO221X1)                    0.1629    0.0050 @   0.2640 f
  core/fe/pc_gen/bp_fe_bht/U4313/Q (AO221X1)                      0.0368    0.0727     0.3367 f
  core/fe/pc_gen/bp_fe_bht/n704 (net)           1       2.5703              0.0000     0.3367 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_109__0_/D (DFFX1)              0.0368    0.0000 &   0.3367 f
  data arrival time                                                                    0.3367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  core/fe/pc_gen/bp_fe_bht/mem_reg_109__0_/CLK (DFFX1)                      0.0000     0.4160 r
  library hold time                                                         0.0156     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3367
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0949


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_506__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0541    0.0047 @   0.1047 r
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1357    0.1099 @   0.2146 r
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      80.6911              0.0000     0.2146 r
  core/fe/pc_gen/bp_fe_bht/U3266/IN2 (NOR2X0)                     0.1360    0.0009 @   0.2155 r
  core/fe/pc_gen/bp_fe_bht/U3266/QN (NOR2X0)                      0.0693    0.0518     0.2673 f
  core/fe/pc_gen/bp_fe_bht/n3302 (net)          1       2.0246              0.0000     0.2673 f
  core/fe/pc_gen/bp_fe_bht/U3267/IN3 (OA22X1)                     0.0693    0.0000 &   0.2673 f
  core/fe/pc_gen/bp_fe_bht/U3267/Q (OA22X1)                       0.0333    0.0711     0.3384 f
  core/fe/pc_gen/bp_fe_bht/n2120 (net)          1       3.2356              0.0000     0.3384 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_506__1_/D (DFFX1)              0.0333    0.0000 &   0.3385 f
  data arrival time                                                                    0.3385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4115     0.4115
  clock reconvergence pessimism                                             0.0000     0.4115
  core/fe/pc_gen/bp_fe_bht/mem_reg_506__1_/CLK (DFFX1)                      0.0000     0.4115 r
  library hold time                                                         0.0217     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3385
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0948


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_245__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0838    0.0232 @   0.1232 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1221    0.1132 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      73.7574              0.0000     0.2364 f
  core/fe/pc_gen/bp_fe_bht/U4024/IN5 (AO221X1)                    0.1221    0.0033 @   0.2396 f
  core/fe/pc_gen/bp_fe_bht/U4024/Q (AO221X1)                      0.0520    0.0821     0.3218 f
  core/fe/pc_gen/bp_fe_bht/n840 (net)           1       8.5096              0.0000     0.3218 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_245__0_/D (DFFX1)              0.0520   -0.0004 &   0.3213 f
  data arrival time                                                                    0.3213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  clock reconvergence pessimism                                             0.0000     0.4001
  core/fe/pc_gen/bp_fe_bht/mem_reg_245__0_/CLK (DFFX1)                      0.0000     0.4001 r
  library hold time                                                         0.0159     0.4160
  data required time                                                                   0.4160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4160
  data arrival time                                                                   -0.3213
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0947


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_382__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place86/INP (NBUFFX2)              0.0838    0.0232 @   0.1232 f
  core/fe/pc_gen/bp_fe_bht/icc_place86/Z (NBUFFX2)                0.1661    0.1353 @   0.2584 f
  core/fe/pc_gen/bp_fe_bht/n449 (net)          28     103.7693              0.0000     0.2584 f
  core/fe/pc_gen/bp_fe_bht/U3730/IN5 (AO221X1)                    0.1661    0.0028 @   0.2612 f
  core/fe/pc_gen/bp_fe_bht/U3730/Q (AO221X1)                      0.0377    0.0735     0.3347 f
  core/fe/pc_gen/bp_fe_bht/n977 (net)           1       2.8531              0.0000     0.3347 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_382__0_/D (DFFX1)              0.0377    0.0000 &   0.3348 f
  data arrival time                                                                    0.3348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4088     0.4088
  clock reconvergence pessimism                                             0.0000     0.4088
  core/fe/pc_gen/bp_fe_bht/mem_reg_382__0_/CLK (DFFX1)                      0.0000     0.4088 r
  library hold time                                                         0.0207     0.4295
  data required time                                                                   0.4295
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4295
  data arrival time                                                                   -0.3348
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0947


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_350__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3798/IN5 (AO221X1)                    0.1697    0.0017 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3798/Q (AO221X1)                      0.0386    0.0744     0.3333 f
  core/fe/pc_gen/bp_fe_bht/n945 (net)           1       3.1246              0.0000     0.3333 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_350__0_/D (DFFX1)              0.0386    0.0000 &   0.3334 f
  data arrival time                                                                    0.3334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/fe/pc_gen/bp_fe_bht/mem_reg_350__0_/CLK (DFFX1)                      0.0000     0.4084 r
  library hold time                                                         0.0196     0.4280
  data required time                                                                   0.4280
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4280
  data arrival time                                                                   -0.3334
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0947


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_175__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4173/IN5 (AO221X1)                    0.1629    0.0050 @   0.2640 f
  core/fe/pc_gen/bp_fe_bht/U4173/Q (AO221X1)                      0.0372    0.0729     0.3369 f
  core/fe/pc_gen/bp_fe_bht/n770 (net)           1       2.6914              0.0000     0.3369 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_175__0_/D (DFFX1)              0.0372    0.0000 &   0.3370 f
  data arrival time                                                                    0.3370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4160     0.4160
  clock reconvergence pessimism                                             0.0000     0.4160
  core/fe/pc_gen/bp_fe_bht/mem_reg_175__0_/CLK (DFFX1)                      0.0000     0.4160 r
  library hold time                                                         0.0156     0.4315
  data required time                                                                   0.4315
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4315
  data arrival time                                                                   -0.3370
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0946


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_510__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0541    0.0047 @   0.1047 r
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1357    0.1099 @   0.2146 r
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      80.6911              0.0000     0.2146 r
  core/fe/pc_gen/bp_fe_bht/U3253/IN2 (NOR2X0)                     0.1358    0.0010 @   0.2156 r
  core/fe/pc_gen/bp_fe_bht/U3253/QN (NOR2X0)                      0.0706    0.0538     0.2694 f
  core/fe/pc_gen/bp_fe_bht/n3294 (net)          1       2.4619              0.0000     0.2694 f
  core/fe/pc_gen/bp_fe_bht/U3254/IN3 (OA22X1)                     0.0706    0.0000 &   0.2694 f
  core/fe/pc_gen/bp_fe_bht/U3254/Q (OA22X1)                       0.0315    0.0699     0.3393 f
  core/fe/pc_gen/bp_fe_bht/n2128 (net)          1       2.6177              0.0000     0.3393 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_510__1_/D (DFFX1)              0.0315    0.0000 &   0.3393 f
  data arrival time                                                                    0.3393

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe/pc_gen/bp_fe_bht/mem_reg_510__1_/CLK (DFFX1)                      0.0000     0.4118 r
  library hold time                                                         0.0221     0.4339
  data required time                                                                   0.4339
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4339
  data arrival time                                                                   -0.3393
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0946


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: clint/cmd_buffer/full_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  clint/reset_i (bp_clint_slice_buffered_02_0)                              0.0000     0.1000 f
  clint/reset_i (net)                                 335.7041              0.0000     0.1000 f
  clint/icc_place3/INP (INVX0)                                    0.0330    0.0061 @   0.1061 f
  clint/icc_place3/ZN (INVX0)                                     0.2141    0.1059     0.2120 r
  clint/n4 (net)                               11      33.2025              0.0000     0.2120 r
  clint/cmd_buffer/reset_i (bsg_two_fifo_width_p570_2)                      0.0000     0.2120 r
  clint/cmd_buffer/reset_i (net)                       33.2025              0.0000     0.2120 r
  clint/cmd_buffer/U17/IN1 (AND3X1)                               0.2141   -0.0210 &   0.1909 r
  clint/cmd_buffer/U17/Q (AND3X1)                                 0.0413    0.1041     0.2951 r
  clint/cmd_buffer/n4 (net)                     1       3.2907              0.0000     0.2951 r
  clint/cmd_buffer/full_r_reg/D (DFFX1)                           0.0413    0.0000 &   0.2951 r
  data arrival time                                                                    0.2951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4174     0.4174
  clock reconvergence pessimism                                             0.0000     0.4174
  clint/cmd_buffer/full_r_reg/CLK (DFFX1)                                   0.0000     0.4174 r
  library hold time                                                        -0.0278     0.3896
  data required time                                                                   0.3896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3896
  data arrival time                                                                   -0.2951
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0945


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_105__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4321/IN5 (AO221X1)                    0.1629    0.0047 @   0.2638 f
  core/fe/pc_gen/bp_fe_bht/U4321/Q (AO221X1)                      0.0383    0.0738     0.3376 f
  core/fe/pc_gen/bp_fe_bht/n700 (net)           1       3.0819              0.0000     0.3376 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_105__0_/D (DFFX1)              0.0383    0.0000 &   0.3376 f
  data arrival time                                                                    0.3376

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4166     0.4166
  clock reconvergence pessimism                                             0.0000     0.4166
  core/fe/pc_gen/bp_fe_bht/mem_reg_105__0_/CLK (DFFX1)                      0.0000     0.4166 r
  library hold time                                                         0.0153     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.3376
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0943


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_509__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0541    0.0047 @   0.1047 r
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1357    0.1099 @   0.2146 r
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      80.6911              0.0000     0.2146 r
  core/fe/pc_gen/bp_fe_bht/U3263/IN2 (NOR2X0)                     0.1360    0.0009 @   0.2155 r
  core/fe/pc_gen/bp_fe_bht/U3263/QN (NOR2X0)                      0.0696    0.0519     0.2674 f
  core/fe/pc_gen/bp_fe_bht/n3301 (net)          1       2.0474              0.0000     0.2674 f
  core/fe/pc_gen/bp_fe_bht/U3264/IN3 (OA22X1)                     0.0696    0.0000 &   0.2674 f
  core/fe/pc_gen/bp_fe_bht/U3264/Q (OA22X1)                       0.0338    0.0715     0.3389 f
  core/fe/pc_gen/bp_fe_bht/n2126 (net)          1       3.4038              0.0000     0.3389 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_509__1_/D (DFFX1)              0.0338    0.0000 &   0.3390 f
  data arrival time                                                                    0.3390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe/pc_gen/bp_fe_bht/mem_reg_509__1_/CLK (DFFX1)                      0.0000     0.4117 r
  library hold time                                                         0.0216     0.4333
  data required time                                                                   0.4333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4333
  data arrival time                                                                   -0.3390
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0943


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2       9.9759              0.0000     0.1000 f
  U3217/IN6 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3217/Q (AO222X1)                                               0.1747    0.1409 @   0.2409 f
  mem_resp_li[642] (net)                        1      50.3927              0.0000     0.2409 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2409 f
  uce_1__uce/mem_resp_i[72] (net)                      50.3927              0.0000     0.2409 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1747   -0.0327 @   0.2082 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0821    0.1107     0.3189 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      20.4607              0.0000     0.3189 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3189 f
  data_mem_pkt_li[538] (net)                           20.4607              0.0000     0.3189 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3189 f
  core/data_mem_pkt_i[539] (net)                       20.4607              0.0000     0.3189 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3189 f
  core/be/data_mem_pkt_i[16] (net)                     20.4607              0.0000     0.3189 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3189 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              20.4607              0.0000     0.3189 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3189 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       20.4607              0.0000     0.3189 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0821   -0.0134 &   0.3055 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0375    0.0739     0.3794 f
  core/be/be_mem/dcache/n2303 (net)             1       2.7851              0.0000     0.3794 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0375    0.0000 &   0.3794 f
  data arrival time                                                                    0.3794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4568     0.4568
  clock reconvergence pessimism                                             0.0000     0.4568
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4568 r
  library hold time                                                         0.0170     0.4738
  data required time                                                                   0.4738
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4738
  data arrival time                                                                   -0.3794
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0943


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_349__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3800/IN5 (AO221X1)                    0.1697    0.0018 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3800/Q (AO221X1)                      0.0399    0.0754     0.3344 f
  core/fe/pc_gen/bp_fe_bht/n944 (net)           1       3.5731              0.0000     0.3344 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_349__0_/D (DFFX1)              0.0399    0.0000 &   0.3344 f
  data arrival time                                                                    0.3344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4091     0.4091
  clock reconvergence pessimism                                             0.0000     0.4091
  core/fe/pc_gen/bp_fe_bht/mem_reg_349__0_/CLK (DFFX1)                      0.0000     0.4091 r
  library hold time                                                         0.0194     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3344
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0941


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_106__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U4319/IN5 (AO221X1)                    0.1629    0.0043 @   0.2634 f
  core/fe/pc_gen/bp_fe_bht/U4319/Q (AO221X1)                      0.0394    0.0747     0.3380 f
  core/fe/pc_gen/bp_fe_bht/n701 (net)           1       3.4735              0.0000     0.3380 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_106__0_/D (DFFX1)              0.0394    0.0000 &   0.3381 f
  data arrival time                                                                    0.3381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4168     0.4168
  clock reconvergence pessimism                                             0.0000     0.4168
  core/fe/pc_gen/bp_fe_bht/mem_reg_106__0_/CLK (DFFX1)                      0.0000     0.4168 r
  library hold time                                                         0.0150     0.4319
  data required time                                                                   0.4319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4319
  data arrival time                                                                   -0.3381
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0938


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_122__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place84/INP (NBUFFX2)              0.0541    0.0047 @   0.1047 r
  core/fe/pc_gen/bp_fe_bht/icc_place84/Z (NBUFFX2)                0.1357    0.1099 @   0.2146 r
  core/fe/pc_gen/bp_fe_bht/n63 (net)           25      80.6911              0.0000     0.2146 r
  core/fe/pc_gen/bp_fe_bht/U2043/IN2 (NOR2X0)                     0.1358    0.0009 @   0.2156 r
  core/fe/pc_gen/bp_fe_bht/U2043/QN (NOR2X0)                      0.0678    0.0533     0.2689 f
  core/fe/pc_gen/bp_fe_bht/n2834 (net)          1       2.3599              0.0000     0.2689 f
  core/fe/pc_gen/bp_fe_bht/U2045/IN3 (OA22X1)                     0.0678    0.0000 &   0.2689 f
  core/fe/pc_gen/bp_fe_bht/U2045/Q (OA22X1)                       0.0327    0.0705     0.3394 f
  core/fe/pc_gen/bp_fe_bht/n1352 (net)          1       3.0290              0.0000     0.3394 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_122__1_/D (DFFX1)              0.0327    0.0000 &   0.3395 f
  data arrival time                                                                    0.3395

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4113     0.4113
  clock reconvergence pessimism                                             0.0000     0.4113
  core/fe/pc_gen/bp_fe_bht/mem_reg_122__1_/CLK (DFFX1)                      0.0000     0.4113 r
  library hold time                                                         0.0218     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3395
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0937


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_200__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4118/IN5 (AO221X1)                    0.1792    0.0007 @   0.2678 f
  core/fe/pc_gen/bp_fe_bht/U4118/Q (AO221X1)                      0.0389    0.0750     0.3428 f
  core/fe/pc_gen/bp_fe_bht/n795 (net)           1       3.0851              0.0000     0.3428 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_200__0_/D (DFFX1)              0.0389    0.0000 &   0.3428 f
  data arrival time                                                                    0.3428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  clock reconvergence pessimism                                             0.0000     0.4201
  core/fe/pc_gen/bp_fe_bht/mem_reg_200__0_/CLK (DFFX1)                      0.0000     0.4201 r
  library hold time                                                         0.0158     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.3428
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0931


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[121] (net)                          2       6.8016              0.0000     0.1000 f
  U3271/IN5 (AO222X1)                                             0.0002    0.0000 @   0.1000 f
  U3271/Q (AO222X1)                                               0.1665    0.1346 @   0.2346 f
  mem_resp_li[691] (net)                        1      48.2001              0.0000     0.2346 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2346 f
  uce_1__uce/mem_resp_i[121] (net)                     48.2001              0.0000     0.2346 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.1665   -0.0291 @   0.2055 f
  uce_1__uce/U170/Q (AND2X1)                                      0.0898    0.1147     0.3202 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      23.4987              0.0000     0.3202 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3202 f
  data_mem_pkt_li[587] (net)                           23.4987              0.0000     0.3202 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3202 f
  core/data_mem_pkt_i[588] (net)                       23.4987              0.0000     0.3202 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3202 f
  core/be/data_mem_pkt_i[65] (net)                     23.4987              0.0000     0.3202 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3202 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              23.4987              0.0000     0.3202 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3202 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       23.4987              0.0000     0.3202 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0898   -0.0149 &   0.3053 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0382    0.0750     0.3803 f
  core/be/be_mem/dcache/n2254 (net)             1       2.7648              0.0000     0.3803 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0382    0.0000 &   0.3803 f
  data arrival time                                                                    0.3803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4565     0.4565
  clock reconvergence pessimism                                             0.0000     0.4565
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4565 r
  library hold time                                                         0.0168     0.4733
  data required time                                                                   0.4733
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4733
  data arrival time                                                                   -0.3803
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0930


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_431__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/INP (NBUFFX2)              0.0766    0.0258 @   0.1258 f
  core/fe/pc_gen/bp_fe_bht/icc_place90/Z (NBUFFX2)                0.1629    0.1332 @   0.2590 f
  core/fe/pc_gen/bp_fe_bht/n1475 (net)         35     102.3004              0.0000     0.2590 f
  core/fe/pc_gen/bp_fe_bht/U3625/IN5 (AO221X1)                    0.1629    0.0050 @   0.2640 f
  core/fe/pc_gen/bp_fe_bht/U3625/Q (AO221X1)                      0.0384    0.0739     0.3379 f
  core/fe/pc_gen/bp_fe_bht/n1026 (net)          1       3.1255              0.0000     0.3379 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_431__0_/D (DFFX1)              0.0384    0.0000 &   0.3380 f
  data arrival time                                                                    0.3380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4150     0.4150
  clock reconvergence pessimism                                             0.0000     0.4150
  core/fe/pc_gen/bp_fe_bht/mem_reg_431__0_/CLK (DFFX1)                      0.0000     0.4150 r
  library hold time                                                         0.0153     0.4303
  data required time                                                                   0.4303
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4303
  data arrival time                                                                   -0.3380
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0923


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_261__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3989/IN5 (AO221X1)                    0.1792    0.0026 @   0.2696 f
  core/fe/pc_gen/bp_fe_bht/U3989/Q (AO221X1)                      0.0382    0.0744     0.3441 f
  core/fe/pc_gen/bp_fe_bht/n856 (net)           1       2.8240              0.0000     0.3441 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_261__0_/D (DFFX1)              0.0382    0.0000 &   0.3441 f
  data arrival time                                                                    0.3441

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  clock reconvergence pessimism                                             0.0000     0.4201
  core/fe/pc_gen/bp_fe_bht/mem_reg_261__0_/CLK (DFFX1)                      0.0000     0.4201 r
  library hold time                                                         0.0160     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.3441
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0920


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_481__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3519/IN5 (AO221X1)                    0.1792    0.0032 @   0.2702 f
  core/fe/pc_gen/bp_fe_bht/U3519/Q (AO221X1)                      0.0380    0.0743     0.3445 f
  core/fe/pc_gen/bp_fe_bht/n1076 (net)          1       2.7669              0.0000     0.3445 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_481__0_/D (DFFX1)              0.0380    0.0000 &   0.3445 f
  data arrival time                                                                    0.3445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  clock reconvergence pessimism                                             0.0000     0.4201
  core/fe/pc_gen/bp_fe_bht/mem_reg_481__0_/CLK (DFFX1)                      0.0000     0.4201 r
  library hold time                                                         0.0160     0.4361
  data required time                                                                   0.4361
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4361
  data arrival time                                                                   -0.3445
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0916


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_101__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4331/IN5 (AO221X1)                    0.1792    0.0011 @   0.2681 f
  core/fe/pc_gen/bp_fe_bht/U4331/Q (AO221X1)                      0.0382    0.0745     0.3426 f
  core/fe/pc_gen/bp_fe_bht/n696 (net)           1       2.8480              0.0000     0.3426 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_101__0_/D (DFFX1)              0.0382    0.0000 &   0.3426 f
  data arrival time                                                                    0.3426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4182     0.4182
  clock reconvergence pessimism                                             0.0000     0.4182
  core/fe/pc_gen/bp_fe_bht/mem_reg_101__0_/CLK (DFFX1)                      0.0000     0.4182 r
  library hold time                                                         0.0160     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.3426
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0915


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_286__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3935/IN5 (AO221X1)                    0.1697    0.0070 @   0.2643 f
  core/fe/pc_gen/bp_fe_bht/U3935/Q (AO221X1)                      0.0376    0.0735     0.3378 f
  core/fe/pc_gen/bp_fe_bht/n881 (net)           1       2.7415              0.0000     0.3378 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_286__0_/D (DFFX1)              0.0376    0.0000 &   0.3378 f
  data arrival time                                                                    0.3378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_286__0_/CLK (DFFX1)                      0.0000     0.4093 r
  library hold time                                                         0.0199     0.4293
  data required time                                                                   0.4293
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4293
  data arrival time                                                                   -0.3378
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0914


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_263__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3985/IN5 (AO221X1)                    0.1792    0.0025 @   0.2695 f
  core/fe/pc_gen/bp_fe_bht/U3985/Q (AO221X1)                      0.0389    0.0750     0.3445 f
  core/fe/pc_gen/bp_fe_bht/n858 (net)           1       3.0862              0.0000     0.3445 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_263__0_/D (DFFX1)              0.0389    0.0000 &   0.3445 f
  data arrival time                                                                    0.3445

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  clock reconvergence pessimism                                             0.0000     0.4201
  core/fe/pc_gen/bp_fe_bht/mem_reg_263__0_/CLK (DFFX1)                      0.0000     0.4201 r
  library hold time                                                         0.0158     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.3445
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0914


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_284__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3939/IN5 (AO221X1)                    0.1697    0.0070 @   0.2642 f
  core/fe/pc_gen/bp_fe_bht/U3939/Q (AO221X1)                      0.0377    0.0737     0.3379 f
  core/fe/pc_gen/bp_fe_bht/n879 (net)           1       2.7991              0.0000     0.3379 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_284__0_/D (DFFX1)              0.0377    0.0000 &   0.3379 f
  data arrival time                                                                    0.3379

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_284__0_/CLK (DFFX1)                      0.0000     0.4093 r
  library hold time                                                         0.0199     0.4292
  data required time                                                                   0.4292
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4292
  data arrival time                                                                   -0.3379
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0913


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2       8.2888              0.0000     0.1000 f
  U3208/IN6 (AO222X1)                                             0.0003   -0.0001 @   0.0999 f
  U3208/Q (AO222X1)                                               0.1795    0.1433 @   0.2432 f
  mem_resp_li[634] (net)                        1      51.9746              0.0000     0.2432 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2432 f
  uce_1__uce/mem_resp_i[64] (net)                      51.9746              0.0000     0.2432 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1795   -0.0288 @   0.2144 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0669    0.1026     0.3170 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      15.2575              0.0000     0.3170 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3170 f
  data_mem_pkt_li[530] (net)                           15.2575              0.0000     0.3170 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3170 f
  core/data_mem_pkt_i[531] (net)                       15.2575              0.0000     0.3170 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3170 f
  core/be/data_mem_pkt_i[8] (net)                      15.2575              0.0000     0.3170 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3170 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               15.2575              0.0000     0.3170 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3170 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        15.2575              0.0000     0.3170 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0669   -0.0053 &   0.3117 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0359    0.0708     0.3825 f
  core/be/be_mem/dcache/n2311 (net)             1       2.4448              0.0000     0.3825 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0359    0.0000 &   0.3825 f
  data arrival time                                                                    0.3825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4563     0.4563
  clock reconvergence pessimism                                             0.0000     0.4563
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4563 r
  library hold time                                                         0.0174     0.4736
  data required time                                                                   0.4736
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4736
  data arrival time                                                                   -0.3825
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0911


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[79] (net)                           2      11.3114              0.0000     0.1000 f
  U3225/IN5 (AO222X1)                                             0.0006   -0.0001 @   0.0999 f
  U3225/Q (AO222X1)                                               0.1339    0.1171 @   0.2170 f
  mem_resp_li[649] (net)                        1      36.8937              0.0000     0.2170 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2170 f
  uce_1__uce/mem_resp_i[79] (net)                      36.8937              0.0000     0.2170 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.1339   -0.0149 @   0.2022 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0876    0.1096     0.3117 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      22.7319              0.0000     0.3117 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3117 f
  data_mem_pkt_li[545] (net)                           22.7319              0.0000     0.3117 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3117 f
  core/data_mem_pkt_i[546] (net)                       22.7319              0.0000     0.3117 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3117 f
  core/be/data_mem_pkt_i[23] (net)                     22.7319              0.0000     0.3117 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3117 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              22.7319              0.0000     0.3117 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3117 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       22.7319              0.0000     0.3117 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0876   -0.0057 &   0.3060 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0406    0.0769     0.3830 f
  core/be/be_mem/dcache/n2296 (net)             1       3.7213              0.0000     0.3830 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0406   -0.0012 &   0.3818 f
  data arrival time                                                                    0.3818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4567     0.4567
  clock reconvergence pessimism                                             0.0000     0.4567
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4567 r
  library hold time                                                         0.0163     0.4730
  data required time                                                                   0.4730
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4730
  data arrival time                                                                   -0.3818
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0911


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_486__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3509/IN5 (AO221X1)                    0.1792    0.0027 @   0.2697 f
  core/fe/pc_gen/bp_fe_bht/U3509/Q (AO221X1)                      0.0389    0.0750     0.3447 f
  core/fe/pc_gen/bp_fe_bht/n1081 (net)          1       3.0847              0.0000     0.3447 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_486__0_/D (DFFX1)              0.0389    0.0000 &   0.3448 f
  data arrival time                                                                    0.3448

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                             0.0000     0.4200
  core/fe/pc_gen/bp_fe_bht/mem_reg_486__0_/CLK (DFFX1)                      0.0000     0.4200 r
  library hold time                                                         0.0158     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.3448
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0911


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_487__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3507/IN5 (AO221X1)                    0.1792    0.0031 @   0.2702 f
  core/fe/pc_gen/bp_fe_bht/U3507/Q (AO221X1)                      0.0387    0.0748     0.3450 f
  core/fe/pc_gen/bp_fe_bht/n1082 (net)          1       3.0173              0.0000     0.3450 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_487__0_/D (DFFX1)              0.0387    0.0000 &   0.3450 f
  data arrival time                                                                    0.3450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4200     0.4200
  clock reconvergence pessimism                                             0.0000     0.4200
  core/fe/pc_gen/bp_fe_bht/mem_reg_487__0_/CLK (DFFX1)                      0.0000     0.4200 r
  library hold time                                                         0.0159     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.3450
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0909


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2       9.0331              0.0000     0.1000 f
  U3220/IN6 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3220/Q (AO222X1)                                               0.1693    0.1378 @   0.2377 f
  mem_resp_li[644] (net)                        1      48.4365              0.0000     0.2377 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2377 f
  uce_1__uce/mem_resp_i[74] (net)                      48.4365              0.0000     0.2377 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1693   -0.0245 @   0.2132 f
  uce_1__uce/U119/Q (AND2X1)                                      0.0590    0.0964     0.3096 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      12.3594              0.0000     0.3096 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3096 f
  data_mem_pkt_li[540] (net)                           12.3594              0.0000     0.3096 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3096 f
  core/data_mem_pkt_i[541] (net)                       12.3594              0.0000     0.3096 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3096 f
  core/be/data_mem_pkt_i[18] (net)                     12.3594              0.0000     0.3096 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3096 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              12.3594              0.0000     0.3096 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3096 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       12.3594              0.0000     0.3096 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0590   -0.0029 &   0.3067 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0420    0.0744     0.3811 f
  core/be/be_mem/dcache/n2301 (net)             1       4.6841              0.0000     0.3811 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0420    0.0001 &   0.3812 f
  data arrival time                                                                    0.3812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4560     0.4560
  clock reconvergence pessimism                                             0.0000     0.4560
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4560 r
  library hold time                                                         0.0160     0.4720
  data required time                                                                   0.4720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4720
  data arrival time                                                                   -0.3812
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0908


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_485__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3511/IN5 (AO221X1)                    0.1792    0.0032 @   0.2702 f
  core/fe/pc_gen/bp_fe_bht/U3511/Q (AO221X1)                      0.0385    0.0747     0.3449 f
  core/fe/pc_gen/bp_fe_bht/n1080 (net)          1       2.9368              0.0000     0.3449 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_485__0_/D (DFFX1)              0.0385    0.0000 &   0.3449 f
  data arrival time                                                                    0.3449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4196     0.4196
  clock reconvergence pessimism                                             0.0000     0.4196
  core/fe/pc_gen/bp_fe_bht/mem_reg_485__0_/CLK (DFFX1)                      0.0000     0.4196 r
  library hold time                                                         0.0159     0.4355
  data required time                                                                   0.4355
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4355
  data arrival time                                                                   -0.3449
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0906


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_352__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3794/IN5 (AO221X1)                    0.1792    0.0010 @   0.2680 f
  core/fe/pc_gen/bp_fe_bht/U3794/Q (AO221X1)                      0.0383    0.0745     0.3425 f
  core/fe/pc_gen/bp_fe_bht/n947 (net)           1       2.8560              0.0000     0.3425 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_352__0_/D (DFFX1)              0.0383    0.0000 &   0.3425 f
  data arrival time                                                                    0.3425

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_352__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0160     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.3425
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0906


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_480__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3521/IN5 (AO221X1)                    0.1792    0.0032 @   0.2702 f
  core/fe/pc_gen/bp_fe_bht/U3521/Q (AO221X1)                      0.0391    0.0752     0.3454 f
  core/fe/pc_gen/bp_fe_bht/n1075 (net)          1       3.1580              0.0000     0.3454 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_480__0_/D (DFFX1)              0.0391    0.0000 &   0.3454 f
  data arrival time                                                                    0.3454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4201     0.4201
  clock reconvergence pessimism                                             0.0000     0.4201
  core/fe/pc_gen/bp_fe_bht/mem_reg_480__0_/CLK (DFFX1)                      0.0000     0.4201 r
  library hold time                                                         0.0158     0.4359
  data required time                                                                   0.4359
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4359
  data arrival time                                                                   -0.3454
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0905


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_203__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4112/IN5 (AO221X1)                    0.1792    0.0008 @   0.2678 f
  core/fe/pc_gen/bp_fe_bht/U4112/Q (AO221X1)                      0.0386    0.0748     0.3426 f
  core/fe/pc_gen/bp_fe_bht/n798 (net)           1       2.9864              0.0000     0.3426 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_203__0_/D (DFFX1)              0.0386    0.0000 &   0.3426 f
  data arrival time                                                                    0.3426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_203__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0159     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3426
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0905


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_100__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4333/IN5 (AO221X1)                    0.1792    0.0011 @   0.2681 f
  core/fe/pc_gen/bp_fe_bht/U4333/Q (AO221X1)                      0.0383    0.0746     0.3427 f
  core/fe/pc_gen/bp_fe_bht/n695 (net)           1       2.8887              0.0000     0.3427 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_100__0_/D (DFFX1)              0.0383    0.0000 &   0.3427 f
  data arrival time                                                                    0.3427

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_100__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0159     0.4331
  data required time                                                                   0.4331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4331
  data arrival time                                                                   -0.3427
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0904


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_1__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place92/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place92/Z (NBUFFX2)                0.1276    0.1102 @   0.2346 r
  core/fe/pc_gen/bp_fe_bht/n1479 (net)         23      73.6428              0.0000     0.2346 r
  core/fe/pc_gen/bp_fe_bht/U2025/IN2 (NOR2X0)                     0.1276    0.0003 @   0.2349 r
  core/fe/pc_gen/bp_fe_bht/U2025/QN (NOR2X0)                      0.0626    0.0512     0.2861 f
  core/fe/pc_gen/bp_fe_bht/n2829 (net)          1       2.1162              0.0000     0.2861 f
  core/fe/pc_gen/bp_fe_bht/U2026/IN3 (OA22X1)                     0.0626    0.0000 &   0.2861 f
  core/fe/pc_gen/bp_fe_bht/U2026/Q (OA22X1)                       0.0316    0.0691     0.3552 f
  core/fe/pc_gen/bp_fe_bht/n1110 (net)          1       2.6136              0.0000     0.3552 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__1_/D (DFFX1)                0.0316    0.0000 &   0.3552 f
  data arrival time                                                                    0.3552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                             0.0000     0.4276
  core/fe/pc_gen/bp_fe_bht/mem_reg_1__1_/CLK (DFFX1)                        0.0000     0.4276 r
  library hold time                                                         0.0180     0.4456
  data required time                                                                   0.4456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4456
  data arrival time                                                                   -0.3552
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0903


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_31__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U4480/IN5 (AO221X1)                    0.1697    0.0070 @   0.2642 f
  core/fe/pc_gen/bp_fe_bht/U4480/Q (AO221X1)                      0.0388    0.0745     0.3387 f
  core/fe/pc_gen/bp_fe_bht/n626 (net)           1       3.1802              0.0000     0.3387 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_31__0_/D (DFFX1)               0.0388    0.0000 &   0.3388 f
  data arrival time                                                                    0.3388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4093     0.4093
  clock reconvergence pessimism                                             0.0000     0.4093
  core/fe/pc_gen/bp_fe_bht/mem_reg_31__0_/CLK (DFFX1)                       0.0000     0.4093 r
  library hold time                                                         0.0197     0.4289
  data required time                                                                   0.4289
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4289
  data arrival time                                                                   -0.3388
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0902


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_287__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/INP (NBUFFX2)              0.0762    0.0220 @   0.1220 f
  core/fe/pc_gen/bp_fe_bht/icc_place82/Z (NBUFFX2)                0.1697    0.1352 @   0.2572 f
  core/fe/pc_gen/bp_fe_bht/n19 (net)           33     105.6304              0.0000     0.2572 f
  core/fe/pc_gen/bp_fe_bht/U3933/IN5 (AO221X1)                    0.1697    0.0071 @   0.2643 f
  core/fe/pc_gen/bp_fe_bht/U3933/Q (AO221X1)                      0.0389    0.0746     0.3389 f
  core/fe/pc_gen/bp_fe_bht/n882 (net)           1       3.2247              0.0000     0.3389 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_287__0_/D (DFFX1)              0.0389    0.0000 &   0.3390 f
  data arrival time                                                                    0.3390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4094     0.4094
  clock reconvergence pessimism                                             0.0000     0.4094
  core/fe/pc_gen/bp_fe_bht/mem_reg_287__0_/CLK (DFFX1)                      0.0000     0.4094 r
  library hold time                                                         0.0196     0.4290
  data required time                                                                   0.4290
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4290
  data arrival time                                                                   -0.3390
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0900


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_33__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4474/IN5 (AO221X1)                    0.1792    0.0031 @   0.2701 f
  core/fe/pc_gen/bp_fe_bht/U4474/Q (AO221X1)                      0.0367    0.0732     0.3434 f
  core/fe/pc_gen/bp_fe_bht/n628 (net)           1       2.2922              0.0000     0.3434 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_33__0_/D (DFFX1)               0.0367    0.0000 &   0.3434 f
  data arrival time                                                                    0.3434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4169     0.4169
  clock reconvergence pessimism                                             0.0000     0.4169
  core/fe/pc_gen/bp_fe_bht/mem_reg_33__0_/CLK (DFFX1)                       0.0000     0.4169 r
  library hold time                                                         0.0163     0.4332
  data required time                                                                   0.4332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4332
  data arrival time                                                                   -0.3434
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0898


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_32__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4476/IN5 (AO221X1)                    0.1792    0.0031 @   0.2701 f
  core/fe/pc_gen/bp_fe_bht/U4476/Q (AO221X1)                      0.0392    0.0753     0.3454 f
  core/fe/pc_gen/bp_fe_bht/n627 (net)           1       3.2049              0.0000     0.3454 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_32__0_/D (DFFX1)               0.0392    0.0000 &   0.3454 f
  data arrival time                                                                    0.3454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4192     0.4192
  clock reconvergence pessimism                                             0.0000     0.4192
  core/fe/pc_gen/bp_fe_bht/mem_reg_32__0_/CLK (DFFX1)                       0.0000     0.4192 r
  library hold time                                                         0.0157     0.4350
  data required time                                                                   0.4350
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4350
  data arrival time                                                                   -0.3454
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0896


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_103__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4327/IN5 (AO221X1)                    0.1792    0.0033 @   0.2704 f
  core/fe/pc_gen/bp_fe_bht/U4327/Q (AO221X1)                      0.0383    0.0745     0.3449 f
  core/fe/pc_gen/bp_fe_bht/n698 (net)           1       2.8801              0.0000     0.3449 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_103__0_/D (DFFX1)              0.0383    0.0000 &   0.3449 f
  data arrival time                                                                    0.3449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                             0.0000     0.4181
  core/fe/pc_gen/bp_fe_bht/mem_reg_103__0_/CLK (DFFX1)                      0.0000     0.4181 r
  library hold time                                                         0.0159     0.4341
  data required time                                                                   0.4341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4341
  data arrival time                                                                   -0.3449
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0892


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_328__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0778    0.0259 @   0.1259 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1292    0.1086 @   0.2345 r
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      73.3693              0.0000     0.2345 r
  core/fe/pc_gen/bp_fe_bht/U3019/IN2 (NOR2X0)                     0.1296    0.0022 @   0.2367 r
  core/fe/pc_gen/bp_fe_bht/U3019/QN (NOR2X0)                      0.0665    0.0500     0.2867 f
  core/fe/pc_gen/bp_fe_bht/n3198 (net)          1       1.8122              0.0000     0.2867 f
  core/fe/pc_gen/bp_fe_bht/U3020/IN3 (OA22X1)                     0.0665    0.0000 &   0.2867 f
  core/fe/pc_gen/bp_fe_bht/U3020/Q (OA22X1)                       0.0325    0.0703     0.3571 f
  core/fe/pc_gen/bp_fe_bht/n1764 (net)          1       2.9824              0.0000     0.3571 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_328__1_/D (DFFX1)              0.0325    0.0000 &   0.3571 f
  data arrival time                                                                    0.3571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  clock reconvergence pessimism                                             0.0000     0.4284
  core/fe/pc_gen/bp_fe_bht/mem_reg_328__1_/CLK (DFFX1)                      0.0000     0.4284 r
  library hold time                                                         0.0178     0.4461
  data required time                                                                   0.4461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4461
  data arrival time                                                                   -0.3571
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0890


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_37__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4466/IN5 (AO221X1)                    0.1792    0.0033 @   0.2704 f
  core/fe/pc_gen/bp_fe_bht/U4466/Q (AO221X1)                      0.0384    0.0746     0.3450 f
  core/fe/pc_gen/bp_fe_bht/n632 (net)           1       2.9193              0.0000     0.3450 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_37__0_/D (DFFX1)               0.0384    0.0000 &   0.3450 f
  data arrival time                                                                    0.3450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4181     0.4181
  clock reconvergence pessimism                                             0.0000     0.4181
  core/fe/pc_gen/bp_fe_bht/mem_reg_37__0_/CLK (DFFX1)                       0.0000     0.4181 r
  library hold time                                                         0.0159     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.3450
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0890


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_353__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3792/IN5 (AO221X1)                    0.1792    0.0010 @   0.2681 f
  core/fe/pc_gen/bp_fe_bht/U3792/Q (AO221X1)                      0.0401    0.0759     0.3440 f
  core/fe/pc_gen/bp_fe_bht/n948 (net)           1       3.5040              0.0000     0.3440 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_353__0_/D (DFFX1)              0.0401    0.0000 &   0.3440 f
  data arrival time                                                                    0.3440

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4172     0.4172
  clock reconvergence pessimism                                             0.0000     0.4172
  core/fe/pc_gen/bp_fe_bht/mem_reg_353__0_/CLK (DFFX1)                      0.0000     0.4172 r
  library hold time                                                         0.0155     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.3440
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0887


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_484__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3513/IN5 (AO221X1)                    0.1792    0.0032 @   0.2702 f
  core/fe/pc_gen/bp_fe_bht/U3513/Q (AO221X1)                      0.0405    0.0763     0.3464 f
  core/fe/pc_gen/bp_fe_bht/n1079 (net)          1       3.6608              0.0000     0.3464 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_484__0_/D (DFFX1)              0.0405    0.0000 &   0.3465 f
  data arrival time                                                                    0.3465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4197     0.4197
  clock reconvergence pessimism                                             0.0000     0.4197
  core/fe/pc_gen/bp_fe_bht/mem_reg_484__0_/CLK (DFFX1)                      0.0000     0.4197 r
  library hold time                                                         0.0154     0.4351
  data required time                                                                   0.4351
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4351
  data arrival time                                                                   -0.3465
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0886


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_36__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U4468/IN5 (AO221X1)                    0.1792    0.0033 @   0.2703 f
  core/fe/pc_gen/bp_fe_bht/U4468/Q (AO221X1)                      0.0391    0.0752     0.3455 f
  core/fe/pc_gen/bp_fe_bht/n631 (net)           1       3.1727              0.0000     0.3455 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_36__0_/D (DFFX1)               0.0391    0.0000 &   0.3455 f
  data arrival time                                                                    0.3455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4183     0.4183
  clock reconvergence pessimism                                             0.0000     0.4183
  core/fe/pc_gen/bp_fe_bht/mem_reg_36__0_/CLK (DFFX1)                       0.0000     0.4183 r
  library hold time                                                         0.0158     0.4340
  data required time                                                                   0.4340
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4340
  data arrival time                                                                   -0.3455
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0885


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3972/IN5 (AO221X1)                    0.1122    0.0018 @   0.2291 r
  core/fe/pc_gen/bp_fe_bht/U3972/Q (AO221X1)                      0.0366    0.0835     0.3126 r
  core/fe/pc_gen/bp_fe_bht/n864 (net)           1       2.8329              0.0000     0.3126 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/D (DFFX1)              0.0366    0.0000 &   0.3126 r
  data arrival time                                                                    0.3126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4273     0.4273
  clock reconvergence pessimism                                             0.0000     0.4273
  core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/CLK (DFFX1)                      0.0000     0.4273 r
  library hold time                                                        -0.0265     0.4009
  data required time                                                                   0.4009
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4009
  data arrival time                                                                   -0.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0883


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U4377/IN5 (AO221X1)                    0.1123    0.0016 @   0.2289 r
  core/fe/pc_gen/bp_fe_bht/U4377/Q (AO221X1)                      0.0356    0.0829     0.3118 r
  core/fe/pc_gen/bp_fe_bht/n674 (net)           1       2.4685              0.0000     0.3118 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/D (DFFX1)               0.0356    0.0000 &   0.3118 r
  data arrival time                                                                    0.3118

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  clock reconvergence pessimism                                             0.0000     0.4262
  core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/CLK (DFFX1)                       0.0000     0.4262 r
  library hold time                                                        -0.0262     0.4000
  data required time                                                                   0.4000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4000
  data arrival time                                                                   -0.3118
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0882


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_356__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/INP (NBUFFX2)              0.0767    0.0246 @   0.1246 f
  core/fe/pc_gen/bp_fe_bht/icc_place94/Z (NBUFFX2)                0.1792    0.1424 @   0.2670 f
  core/fe/pc_gen/bp_fe_bht/n1493 (net)         36     114.4326              0.0000     0.2670 f
  core/fe/pc_gen/bp_fe_bht/U3784/IN5 (AO221X1)                    0.1792    0.0034 @   0.2704 f
  core/fe/pc_gen/bp_fe_bht/U3784/Q (AO221X1)                      0.0390    0.0751     0.3455 f
  core/fe/pc_gen/bp_fe_bht/n951 (net)           1       3.1351              0.0000     0.3455 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_356__0_/D (DFFX1)              0.0390    0.0000 &   0.3455 f
  data arrival time                                                                    0.3455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4179     0.4179
  clock reconvergence pessimism                                             0.0000     0.4179
  core/fe/pc_gen/bp_fe_bht/mem_reg_356__0_/CLK (DFFX1)                      0.0000     0.4179 r
  library hold time                                                         0.0158     0.4337
  data required time                                                                   0.4337
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4337
  data arrival time                                                                   -0.3455
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0882


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3968/IN5 (AO221X1)                    0.1124    0.0015 @   0.2288 r
  core/fe/pc_gen/bp_fe_bht/U3968/Q (AO221X1)                      0.0369    0.0838     0.3126 r
  core/fe/pc_gen/bp_fe_bht/n866 (net)           1       2.9309              0.0000     0.3126 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/D (DFFX1)              0.0369    0.0000 &   0.3126 r
  data arrival time                                                                    0.3126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4270     0.4270
  clock reconvergence pessimism                                             0.0000     0.4270
  core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/CLK (DFFX1)                      0.0000     0.4270 r
  library hold time                                                        -0.0265     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.3126
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0879


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_329__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/INP (NBUFFX2)             0.0778    0.0259 @   0.1259 r
  core/fe/pc_gen/bp_fe_bht/icc_place126/Z (NBUFFX2)               0.1292    0.1086 @   0.2345 r
  core/fe/pc_gen/bp_fe_bht/n1667 (net)         23      73.3693              0.0000     0.2345 r
  core/fe/pc_gen/bp_fe_bht/U3022/IN2 (NOR2X0)                     0.1295    0.0013 @   0.2358 r
  core/fe/pc_gen/bp_fe_bht/U3022/QN (NOR2X0)                      0.0641    0.0528     0.2886 f
  core/fe/pc_gen/bp_fe_bht/n3199 (net)          1       2.4154              0.0000     0.2886 f
  core/fe/pc_gen/bp_fe_bht/U3023/IN3 (OA22X1)                     0.0641    0.0000 &   0.2886 f
  core/fe/pc_gen/bp_fe_bht/U3023/Q (OA22X1)                       0.0324    0.0700     0.3586 f
  core/fe/pc_gen/bp_fe_bht/n1766 (net)          1       2.9503              0.0000     0.3586 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_329__1_/D (DFFX1)              0.0324   -0.0006 &   0.3580 f
  data arrival time                                                                    0.3580

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  clock reconvergence pessimism                                             0.0000     0.4280
  core/fe/pc_gen/bp_fe_bht/mem_reg_329__1_/CLK (DFFX1)                      0.0000     0.4280 r
  library hold time                                                         0.0178     0.4458
  data required time                                                                   0.4458
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4458
  data arrival time                                                                   -0.3580
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0878


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3976/IN5 (AO221X1)                    0.1123    0.0017 @   0.2290 r
  core/fe/pc_gen/bp_fe_bht/U3976/Q (AO221X1)                      0.0372    0.0840     0.3130 r
  core/fe/pc_gen/bp_fe_bht/n862 (net)           1       3.0723              0.0000     0.3130 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/D (DFFX1)              0.0372    0.0000 &   0.3130 r
  data arrival time                                                                    0.3130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                        -0.0266     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.3130
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0875


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_374__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place100/INP (NBUFFX2)             0.0838    0.0234 @   0.1234 f
  core/fe/pc_gen/bp_fe_bht/icc_place100/Z (NBUFFX2)               0.1708    0.1319 @   0.2553 f
  core/fe/pc_gen/bp_fe_bht/n1521 (net)         31     104.2889              0.0000     0.2553 f
  core/fe/pc_gen/bp_fe_bht/U3747/IN5 (AO221X1)                    0.1708    0.0034 @   0.2587 f
  core/fe/pc_gen/bp_fe_bht/U3747/Q (AO221X1)                      0.0376    0.0736     0.3324 f
  core/fe/pc_gen/bp_fe_bht/n969 (net)           1       2.7427              0.0000     0.3324 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_374__0_/D (DFFX1)              0.0376    0.0000 &   0.3324 f
  data arrival time                                                                    0.3324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  clock reconvergence pessimism                                             0.0000     0.4008
  core/fe/pc_gen/bp_fe_bht/mem_reg_374__0_/CLK (DFFX1)                      0.0000     0.4008 r
  library hold time                                                         0.0191     0.4199
  data required time                                                                   0.4199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4199
  data arrival time                                                                   -0.3324
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0875


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3978/IN5 (AO221X1)                    0.1122    0.0020 @   0.2293 r
  core/fe/pc_gen/bp_fe_bht/U3978/Q (AO221X1)                      0.0372    0.0839     0.3133 r
  core/fe/pc_gen/bp_fe_bht/n861 (net)           1       3.0475              0.0000     0.3133 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/D (DFFX1)              0.0372    0.0000 &   0.3133 r
  data arrival time                                                                    0.3133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4274     0.4274
  clock reconvergence pessimism                                             0.0000     0.4274
  core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/CLK (DFFX1)                      0.0000     0.4274 r
  library hold time                                                        -0.0266     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.3133
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0875


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      17.9115              0.0000     0.1000 f
  U3204/IN4 (AO222X1)                                             0.0014    0.0002 @   0.1002 f
  U3204/Q (AO222X1)                                               0.1426    0.1542 @   0.2544 f
  mem_resp_li[630] (net)                        1      39.7469              0.0000     0.2544 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2544 f
  uce_1__uce/mem_resp_i[60] (net)                      39.7469              0.0000     0.2544 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.1426   -0.0299 @   0.2245 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0681    0.0986     0.3231 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      15.4387              0.0000     0.3231 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3231 f
  data_mem_pkt_li[526] (net)                           15.4387              0.0000     0.3231 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3231 f
  core/data_mem_pkt_i[527] (net)                       15.4387              0.0000     0.3231 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3231 f
  core/be/data_mem_pkt_i[4] (net)                      15.4387              0.0000     0.3231 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3231 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               15.4387              0.0000     0.3231 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3231 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        15.4387              0.0000     0.3231 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0681   -0.0087 &   0.3144 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0366    0.0715     0.3859 f
  core/be/be_mem/dcache/n2315 (net)             1       2.6863              0.0000     0.3859 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0366    0.0000 &   0.3860 f
  data arrival time                                                                    0.3860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4562     0.4562
  clock reconvergence pessimism                                             0.0000     0.4562
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4562 r
  library hold time                                                         0.0172     0.4734
  data required time                                                                   0.4734
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4734
  data arrival time                                                                   -0.3860
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0874


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3980/IN5 (AO221X1)                    0.1125    0.0023 @   0.2296 r
  core/fe/pc_gen/bp_fe_bht/U3980/Q (AO221X1)                      0.0371    0.0840     0.3136 r
  core/fe/pc_gen/bp_fe_bht/n860 (net)           1       3.0210              0.0000     0.3136 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/D (DFFX1)              0.0371    0.0000 &   0.3136 r
  data arrival time                                                                    0.3136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                             0.0000     0.4276
  core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/CLK (DFFX1)                      0.0000     0.4276 r
  library hold time                                                        -0.0266     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.3136
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0874


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3982/IN5 (AO221X1)                    0.1125    0.0023 @   0.2296 r
  core/fe/pc_gen/bp_fe_bht/U3982/Q (AO221X1)                      0.0371    0.0840     0.3136 r
  core/fe/pc_gen/bp_fe_bht/n859 (net)           1       3.0246              0.0000     0.3136 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/D (DFFX1)              0.0371    0.0000 &   0.3136 r
  data arrival time                                                                    0.3136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4276     0.4276
  clock reconvergence pessimism                                             0.0000     0.4276
  core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/CLK (DFFX1)                      0.0000     0.4276 r
  library hold time                                                        -0.0266     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.3136
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0874


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2      10.8069              0.0000     0.1000 f
  U3223/IN6 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3223/Q (AO222X1)                                               0.1514    0.1330     0.2331 f
  mem_resp_li[647] (net)                        1      44.5769              0.0000     0.2331 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2331 f
  uce_1__uce/mem_resp_i[77] (net)                      44.5769              0.0000     0.2331 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1514   -0.0179 &   0.2152 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0715    0.1014     0.3166 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      16.5133              0.0000     0.3166 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3166 f
  data_mem_pkt_li[543] (net)                           16.5133              0.0000     0.3166 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3166 f
  core/data_mem_pkt_i[544] (net)                       16.5133              0.0000     0.3166 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3166 f
  core/be/data_mem_pkt_i[21] (net)                     16.5133              0.0000     0.3166 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3166 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              16.5133              0.0000     0.3166 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3166 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       16.5133              0.0000     0.3166 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0715   -0.0060 &   0.3105 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0399    0.0745     0.3850 f
  core/be/be_mem/dcache/n2298 (net)             1       3.7524              0.0000     0.3850 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0399    0.0000 &   0.3851 f
  data arrival time                                                                    0.3851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4560     0.4560
  clock reconvergence pessimism                                             0.0000     0.4560
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4560 r
  library hold time                                                         0.0165     0.4724
  data required time                                                                   0.4724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4724
  data arrival time                                                                   -0.3851
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0874


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_315__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0838    0.0232 @   0.1232 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1221    0.1132 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      73.7574              0.0000     0.2364 f
  core/fe/pc_gen/bp_fe_bht/U3874/IN5 (AO221X1)                    0.1221    0.0014 @   0.2378 f
  core/fe/pc_gen/bp_fe_bht/U3874/Q (AO221X1)                      0.0349    0.0692     0.3070 f
  core/fe/pc_gen/bp_fe_bht/n910 (net)           1       2.4497              0.0000     0.3070 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_315__0_/D (DFFX1)              0.0349    0.0000 &   0.3070 f
  data arrival time                                                                    0.3070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                             0.0000     0.3779
  core/fe/pc_gen/bp_fe_bht/mem_reg_315__0_/CLK (DFFX1)                      0.0000     0.3779 r
  library hold time                                                         0.0163     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.3070
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0872


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_459__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/INP (NBUFFX2)             0.0763    0.0241 @   0.1241 f
  core/fe/pc_gen/bp_fe_bht/icc_place118/Z (NBUFFX2)               0.1974    0.1522 @   0.2763 f
  core/fe/pc_gen/bp_fe_bht/n1597 (net)         39     127.5227              0.0000     0.2763 f
  core/fe/pc_gen/bp_fe_bht/U3566/IN5 (AO221X1)                    0.1974    0.0034 @   0.2797 f
  core/fe/pc_gen/bp_fe_bht/U3566/Q (AO221X1)                      0.0398    0.0764     0.3561 f
  core/fe/pc_gen/bp_fe_bht/n1054 (net)          1       3.1451              0.0000     0.3561 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_459__0_/D (DFFX1)              0.0398    0.0000 &   0.3561 f
  data arrival time                                                                    0.3561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/pc_gen/bp_fe_bht/mem_reg_459__0_/CLK (DFFX1)                      0.0000     0.4272 r
  library hold time                                                         0.0161     0.4433
  data required time                                                                   0.4433
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4433
  data arrival time                                                                   -0.3561
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0871


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3974/IN5 (AO221X1)                    0.1123    0.0021 @   0.2294 r
  core/fe/pc_gen/bp_fe_bht/U3974/Q (AO221X1)                      0.0378    0.0844     0.3137 r
  core/fe/pc_gen/bp_fe_bht/n863 (net)           1       3.2568              0.0000     0.3137 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/D (DFFX1)              0.0378    0.0000 &   0.3138 r
  data arrival time                                                                    0.3138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4275     0.4275
  clock reconvergence pessimism                                             0.0000     0.4275
  core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/CLK (DFFX1)                      0.0000     0.4275 r
  library hold time                                                        -0.0268     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.3138
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0869


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_314__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0838    0.0232 @   0.1232 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1221    0.1132 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      73.7574              0.0000     0.2364 f
  core/fe/pc_gen/bp_fe_bht/U3876/IN5 (AO221X1)                    0.1221    0.0020 @   0.2384 f
  core/fe/pc_gen/bp_fe_bht/U3876/Q (AO221X1)                      0.0346    0.0690     0.3073 f
  core/fe/pc_gen/bp_fe_bht/n909 (net)           1       2.3415              0.0000     0.3073 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_314__0_/D (DFFX1)              0.0346    0.0000 &   0.3073 f
  data arrival time                                                                    0.3073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3779     0.3779
  clock reconvergence pessimism                                             0.0000     0.3779
  core/fe/pc_gen/bp_fe_bht/mem_reg_314__0_/CLK (DFFX1)                      0.0000     0.3779 r
  library hold time                                                         0.0164     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.3073
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0869


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U3970/IN5 (AO221X1)                    0.1124    0.0015 @   0.2288 r
  core/fe/pc_gen/bp_fe_bht/U3970/Q (AO221X1)                      0.0372    0.0840     0.3128 r
  core/fe/pc_gen/bp_fe_bht/n865 (net)           1       3.0485              0.0000     0.3128 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/D (DFFX1)              0.0372    0.0000 &   0.3128 r
  data arrival time                                                                    0.3128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4263     0.4263
  clock reconvergence pessimism                                             0.0000     0.4263
  core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/CLK (DFFX1)                      0.0000     0.4263 r
  library hold time                                                        -0.0266     0.3997
  data required time                                                                   0.3997
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3997
  data arrival time                                                                   -0.3128
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0869


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U4527/IN5 (AO221X1)                    0.1125    0.0023 @   0.2296 r
  core/fe/pc_gen/bp_fe_bht/U4527/Q (AO221X1)                      0.0375    0.0842     0.3138 r
  core/fe/pc_gen/bp_fe_bht/n603 (net)           1       3.1465              0.0000     0.3138 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/D (DFFX1)                0.0375   -0.0007 &   0.3131 r
  data arrival time                                                                    0.3131

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4266     0.4266
  clock reconvergence pessimism                                             0.0000     0.4266
  core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/CLK (DFFX1)                        0.0000     0.4266 r
  library hold time                                                        -0.0267     0.3999
  data required time                                                                   0.3999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3999
  data arrival time                                                                   -0.3131
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0868


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_375__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place100/INP (NBUFFX2)             0.0838    0.0234 @   0.1234 f
  core/fe/pc_gen/bp_fe_bht/icc_place100/Z (NBUFFX2)               0.1708    0.1319 @   0.2553 f
  core/fe/pc_gen/bp_fe_bht/n1521 (net)         31     104.2889              0.0000     0.2553 f
  core/fe/pc_gen/bp_fe_bht/U3745/IN5 (AO221X1)                    0.1708    0.0039 @   0.2591 f
  core/fe/pc_gen/bp_fe_bht/U3745/Q (AO221X1)                      0.0381    0.0740     0.3331 f
  core/fe/pc_gen/bp_fe_bht/n970 (net)           1       2.9032              0.0000     0.3331 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_375__0_/D (DFFX1)              0.0381    0.0000 &   0.3331 f
  data arrival time                                                                    0.3331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  clock reconvergence pessimism                                             0.0000     0.4008
  core/fe/pc_gen/bp_fe_bht/mem_reg_375__0_/CLK (DFFX1)                      0.0000     0.4008 r
  library hold time                                                         0.0190     0.4199
  data required time                                                                   0.4199
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4199
  data arrival time                                                                   -0.3331
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0867


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U4379/IN5 (AO221X1)                    0.1123    0.0016 @   0.2289 r
  core/fe/pc_gen/bp_fe_bht/U4379/Q (AO221X1)                      0.0371    0.0839     0.3128 r
  core/fe/pc_gen/bp_fe_bht/n673 (net)           1       3.0307              0.0000     0.3128 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/D (DFFX1)               0.0371    0.0000 &   0.3129 r
  data arrival time                                                                    0.3129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  clock reconvergence pessimism                                             0.0000     0.4262
  core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/CLK (DFFX1)                       0.0000     0.4262 r
  library hold time                                                        -0.0266     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.3129
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0867


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                38     340.6302              0.0000     0.1000 r
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN47 (net)                                     340.6302              0.0000     0.1000 r
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 r
  core/fe/IN28 (net)                                  340.6302              0.0000     0.1000 r
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 r
  core/fe/pc_gen/IN28 (net)                           340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              340.6302              0.0000     0.1000 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/INP (NBUFFX2)              0.0778    0.0244 @   0.1244 r
  core/fe/pc_gen/bp_fe_bht/icc_place78/Z (NBUFFX2)                0.1119    0.1029 @   0.2273 r
  core/fe/pc_gen/bp_fe_bht/n2 (net)            20      62.6718              0.0000     0.2273 r
  core/fe/pc_gen/bp_fe_bht/U4523/IN5 (AO221X1)                    0.1121    0.0025 @   0.2298 r
  core/fe/pc_gen/bp_fe_bht/U4523/Q (AO221X1)                      0.0370    0.0838     0.3136 r
  core/fe/pc_gen/bp_fe_bht/n605 (net)           1       2.9771              0.0000     0.3136 r
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/D (DFFX1)               0.0370    0.0000 &   0.3136 r
  data arrival time                                                                    0.3136

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4269     0.4269
  clock reconvergence pessimism                                             0.0000     0.4269
  core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/CLK (DFFX1)                       0.0000     0.4269 r
  library hold time                                                        -0.0266     0.4003
  data required time                                                                   0.4003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4003
  data arrival time                                                                   -0.3136
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0867


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe/pc_gen/bp_fe_bht/mem_reg_445__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                38     335.7041              0.0000     0.1000 f
  core/IN47 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN47 (net)                                     335.7041              0.0000     0.1000 f
  core/fe/IN28 (bp_fe_top_02_0)                                             0.0000     0.1000 f
  core/fe/IN28 (net)                                  335.7041              0.0000     0.1000 f
  core/fe/pc_gen/IN28 (bp_fe_pc_gen_02_0)                                   0.0000     0.1000 f
  core/fe/pc_gen/IN28 (net)                           335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (bp_fe_bht_bht_idx_width_p9_0)           0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/reset_i (net)              335.7041              0.0000     0.1000 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/INP (NBUFFX2)             0.0838    0.0232 @   0.1232 f
  core/fe/pc_gen/bp_fe_bht/icc_place120/Z (NBUFFX2)               0.1221    0.1132 @   0.2364 f
  core/fe/pc_gen/bp_fe_bht/n1635 (net)         25      73.7574              0.0000     0.2364 f
  core/fe/pc_gen/bp_fe_bht/U3596/IN5 (AO221X1)                    0.1221    0.0010 @   0.2374 f
  core/fe/pc_gen/bp_fe_bht/U3596/Q (AO221X1)                      0.0361    0.0701     0.3075 f
  core/fe/pc_gen/bp_fe_bht/n1040 (net)          1       2.8624              0.0000     0.3075 f
  core/fe/pc_gen/bp_fe_bht/mem_reg_445__0_/D (DFFX1)              0.0361    0.0000 &   0.3075 f
  data arrival time                                                                    0.3075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3778     0.3778
  clock reconvergence pessimism                                             0.0000     0.3778
  core/fe/pc_gen/bp_fe_bht/mem_reg_445__0_/CLK (DFFX1)                      0.0000     0.3778 r
  library hold time                                                         0.0161     0.3938
  data required time                                                                   0.3938
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3938
  data arrival time                                                                   -0.3075
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0863


1
