Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  6 15:06:19 2023
| Host         : Roys_MacBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1798)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 239 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1798)
---------------------------------------------------
 There are 1798 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.753     6.295    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.419    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.285     1.872    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.917    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1826 Endpoints
Min Delay          1826 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_7/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.711ns  (logic 5.415ns (17.076%)  route 26.296ns (82.924%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.551    30.509    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124    30.633 r  my_otter/my_PC/otter_memory/memory_reg_bram_7_i_5/O
                         net (fo=1, routed)           1.078    31.711    my_otter/my_PC/otter_memory/memory_reg_bram_7_i_5_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_7/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_7/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.454ns  (logic 5.443ns (17.305%)  route 26.011ns (82.695%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.307    30.266    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I0_O)        0.152    30.418 r  my_otter/my_PC/otter_memory/memory_reg_bram_7_i_3/O
                         net (fo=1, routed)           1.036    31.454    my_otter/my_PC/otter_memory/memory_reg_bram_7_i_3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_7/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_3/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.422ns  (logic 5.415ns (17.233%)  route 26.007ns (82.767%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.271    30.229    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.124    30.353 r  my_otter/my_PC/otter_memory/memory_reg_bram_3_i_4/O
                         net (fo=1, routed)           1.069    31.422    my_otter/my_PC/otter_memory/memory_reg_bram_3_i_4_n_0
    RAMB36_X2Y3          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_3/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_7/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.387ns  (logic 5.443ns (17.342%)  route 25.944ns (82.658%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.157    30.116    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X49Y27         LUT4 (Prop_lut4_I1_O)        0.152    30.268 r  my_otter/my_PC/otter_memory/memory_reg_bram_7_i_6/O
                         net (fo=1, routed)           1.119    31.387    my_otter/my_PC/otter_memory/memory_reg_bram_7_i_6_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_7/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_6/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.218ns  (logic 5.444ns (17.439%)  route 25.774ns (82.561%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.271    30.229    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X49Y26         LUT4 (Prop_lut4_I0_O)        0.153    30.382 r  my_otter/my_PC/otter_memory/memory_reg_bram_6_i_4/O
                         net (fo=1, routed)           0.836    31.218    my_otter/my_PC/otter_memory/memory_reg_bram_6_i_4_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_6/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_7/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.157ns  (logic 5.415ns (17.380%)  route 25.742ns (82.620%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.157    30.116    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X49Y27         LUT4 (Prop_lut4_I0_O)        0.124    30.240 r  my_otter/my_PC/otter_memory/memory_reg_bram_7_i_4/O
                         net (fo=1, routed)           0.917    31.157    my_otter/my_PC/otter_memory/memory_reg_bram_7_i_4_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_7/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_6/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.105ns  (logic 5.415ns (17.409%)  route 25.690ns (82.591%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.158    30.117    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I0_O)        0.124    30.241 r  my_otter/my_PC/otter_memory/memory_reg_bram_6_i_5/O
                         net (fo=1, routed)           0.864    31.105    my_otter/my_PC/otter_memory/memory_reg_bram_6_i_5_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_6/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_15/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.077ns  (logic 5.443ns (17.515%)  route 25.634ns (82.485%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.376    30.334    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.152    30.486 r  my_otter/my_PC/otter_memory/memory_reg_bram_15_i_4/O
                         net (fo=1, routed)           0.590    31.077    my_otter/my_PC/otter_memory/memory_reg_bram_15_i_4_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_15/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_15/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.041ns  (logic 5.415ns (17.445%)  route 25.626ns (82.555%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.376    30.334    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X47Y27         LUT4 (Prop_lut4_I0_O)        0.124    30.458 r  my_otter/my_PC/otter_memory/memory_reg_bram_15_i_3/O
                         net (fo=1, routed)           0.582    31.041    my_otter/my_PC/otter_memory/memory_reg_bram_15_i_3_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_15/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_bram_6/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.027ns  (logic 5.441ns (17.536%)  route 25.586ns (82.464%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/my_PC/otter_memory/memory_reg_bram_9/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 f  my_otter/my_PC/otter_memory/memory_reg_bram_9/DOBDO[12]
                         net (fo=1, routed)           2.075     4.529    my_otter/my_PC/otter_memory/memory_reg_bram_9_n_55
    SLICE_X51Y16         LUT6 (Prop_lut6_I3_O)        0.124     4.653 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51/O
                         net (fo=1, routed)           0.000     4.653    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_51_n_0
    SLICE_X51Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     4.865 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28/O
                         net (fo=1, routed)           0.000     4.865    my_otter/my_PC/otter_memory/RESULT0_carry__2_i_28_n_0
    SLICE_X51Y16         MUXF8 (Prop_muxf8_I1_O)      0.094     4.959 f  my_otter/my_PC/otter_memory/RESULT0_carry__2_i_14/O
                         net (fo=49, routed)          3.458     8.417    my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_0_0
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.345     8.762 f  my_otter/my_PC/otter_memory/RESULT0_carry_i_12/O
                         net (fo=1, routed)           0.997     9.759    my_otter/my_PC/otter_memory/RESULT0_carry_i_12_n_0
    SLICE_X40Y13         LUT5 (Prop_lut5_I1_O)        0.361    10.120 r  my_otter/my_PC/otter_memory/RESULT0_carry_i_10/O
                         net (fo=26, routed)          2.152    12.272    my_otter/my_PC/otter_memory/ALU_srcB[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I0_O)        0.327    12.599 r  my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10/O
                         net (fo=40, routed)          2.114    14.713    my_otter/my_PC/otter_memory/RESULT0_carry__0_i_10_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I3_O)        0.124    14.837 r  my_otter/my_PC/otter_memory/RESULT0_carry__1_i_3/O
                         net (fo=8, routed)           1.280    16.116    my_otter/my_PC/otter_memory/data_out_reg[9]
    SLICE_X41Y19         LUT5 (Prop_lut5_I2_O)        0.124    16.240 r  my_otter/my_PC/otter_memory/i__carry__0_i_4/O
                         net (fo=2, routed)           0.735    16.975    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_0[0]
    SLICE_X43Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.501 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.501    my_otter/my_ALU/RESULT0_inferred__8/i__carry__0_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.615 r  my_otter/my_ALU/RESULT0_inferred__8/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.615    my_otter/my_ALU/RESULT0_inferred__8/i__carry__1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 f  my_otter/my_ALU/RESULT0_inferred__8/i__carry__2/CO[3]
                         net (fo=1, routed)           1.456    19.185    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81_0[0]
    SLICE_X43Y15         LUT6 (Prop_lut6_I1_O)        0.124    19.309 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146/O
                         net (fo=1, routed)           1.228    20.537    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_146_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124    20.661 f  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_81/O
                         net (fo=88, routed)          6.174    26.835    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_147_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.959 r  my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84/O
                         net (fo=64, routed)          3.136    30.095    my_otter/my_PC/otter_memory/memory_reg_bram_0_i_84_n_0
    SLICE_X49Y27         LUT4 (Prop_lut4_I1_O)        0.150    30.245 r  my_otter/my_PC/otter_memory/memory_reg_bram_6_i_6/O
                         net (fo=1, routed)           0.782    31.027    my_otter/my_PC/otter_memory/memory_reg_bram_6_i_6_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  my_otter/my_PC/otter_memory/memory_reg_bram_6/WEA[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_6_11_i_25/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_124/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.726%)  route 0.161ns (53.274%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_6_11_i_25/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_6_11_i_25/Q
                         net (fo=66, routed)          0.161     0.302    reg_file_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X34Y12         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_124/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_6_11_i_25/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_6_11_i_52/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.726%)  route 0.161ns (53.274%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_6_11_i_25/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_6_11_i_25/Q
                         net (fo=66, routed)          0.161     0.302    reg_file_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X34Y12         FDRE                                         r  reg_file_reg_r1_0_31_6_11_i_52/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_CU_FSM/FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.183ns (47.180%)  route 0.205ns (52.820%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE                         0.000     0.000 r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/C
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/Q
                         net (fo=21, routed)          0.205     0.346    my_otter/my_CU_FSM/PS[0]
    SLICE_X37Y11         LUT5 (Prop_lut5_I1_O)        0.042     0.388 r  my_otter/my_CU_FSM/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    my_otter/my_CU_FSM/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.586%)  route 0.205ns (52.414%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE                         0.000     0.000 r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/C
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/Q
                         net (fo=21, routed)          0.205     0.346    my_otter/my_CU_FSM/PS[0]
    SLICE_X37Y11         LUT3 (Prop_lut3_I0_O)        0.045     0.391 r  my_otter/my_CU_FSM/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    my_otter/my_CU_FSM/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X37Y11         FDRE                                         r  my_otter/my_CU_FSM/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/otter_memory/ioBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_regFile/reg_file_reg_r1_0_31_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.759%)  route 0.212ns (53.241%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDRE                         0.000     0.000 r  my_otter/my_PC/otter_memory/ioBuffer_reg[3]/C
    SLICE_X32Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_PC/otter_memory/ioBuffer_reg[3]/Q
                         net (fo=1, routed)           0.087     0.228    my_otter/my_PC/otter_memory/ioBuffer[3]
    SLICE_X33Y9          LUT5 (Prop_lut5_I3_O)        0.045     0.273 r  my_otter/my_PC/otter_memory/reg_file_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.125     0.398    my_otter/my_regFile/reg_file_reg_r1_0_31_0_5/DIB1
    SLICE_X34Y10         RAMD32                                       r  my_otter/my_regFile/reg_file_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/PC_reg/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.141ns (33.655%)  route 0.278ns (66.345%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE                         0.000     0.000 r  my_otter/my_PC/PC_reg/data_out_reg[12]/C
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_PC/PC_reg/data_out_reg[12]/Q
                         net (fo=25, routed)          0.278     0.419    my_otter/my_PC/otter_memory/Q[12]
    SLICE_X37Y12         FDRE                                         r  my_otter/my_PC/otter_memory/memory_reg_mux_sel_b_pos_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_PC/PC_reg/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/my_PC/PC_reg/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.769%)  route 0.249ns (57.231%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  my_otter/my_PC/PC_reg/data_out_reg[0]/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_PC/PC_reg/data_out_reg[0]/Q
                         net (fo=5, routed)           0.249     0.390    my_otter/my_PC/otter_memory/Q[0]
    SLICE_X36Y12         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  my_otter/my_PC/otter_memory/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.435    my_otter/my_PC/PC_reg/D[0]
    SLICE_X36Y12         FDRE                                         r  my_otter/my_PC/PC_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_6_11_i_25/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_135/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.141ns (32.291%)  route 0.296ns (67.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_6_11_i_25/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_6_11_i_25/Q
                         net (fo=66, routed)          0.296     0.437    reg_file_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X32Y13         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_135/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_6_11_i_25/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_137/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.141ns (32.291%)  route 0.296ns (67.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_6_11_i_25/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_6_11_i_25/Q
                         net (fo=66, routed)          0.296     0.437    reg_file_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X32Y13         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_137/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_6_11_i_25/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_6_11_i_26/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.141ns (32.291%)  route 0.296ns (67.709%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_6_11_i_25/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_6_11_i_25/Q
                         net (fo=66, routed)          0.296     0.437    reg_file_reg_r1_0_31_6_11_i_25_n_0
    SLICE_X32Y13         FDRE                                         r  reg_file_reg_r1_0_31_6_11_i_26/CE
  -------------------------------------------------------------------    -------------------





