// Seed: 2886402703
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri  id_6  =  id_1  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  =  1  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_2 = 32'd33
) (
    _id_1,
    _id_2
);
  input wire _id_2;
  output wire _id_1;
  logic [id_2 : id_1] id_3;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  bit id_4 = id_2;
  always @(-1) id_4 <= 1'h0;
  assign id_4 = -1;
endmodule
