ARM GAS  /tmp/ccvWuW2p.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM4_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM4_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM4_Init:
  27              	.LFB217:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  /tmp/ccvWuW2p.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 84 - 1;
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  49:Core/Src/tim.c ****   htim1.Init.Period = 20000 - 1;
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  53:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  54:Core/Src/tim.c ****   {
  55:Core/Src/tim.c ****     Error_Handler();
  56:Core/Src/tim.c ****   }
  57:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  58:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  79:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  84:Core/Src/tim.c ****   {
  85:Core/Src/tim.c ****     Error_Handler();
  86:Core/Src/tim.c ****   }
  87:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
ARM GAS  /tmp/ccvWuW2p.s 			page 3


  88:Core/Src/tim.c ****   {
  89:Core/Src/tim.c ****     Error_Handler();
  90:Core/Src/tim.c ****   }
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  98:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****     Error_Handler();
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 105:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c **** }
 108:Core/Src/tim.c **** /* TIM4 init function */
 109:Core/Src/tim.c **** void MX_TIM4_Init(void)
 110:Core/Src/tim.c **** {
  29              		.loc 1 110 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
 111:Core/Src/tim.c **** 
 112:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 116 3 view .LVU1
  41              		.loc 1 116 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
 117:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 117 3 is_stmt 1 view .LVU3
  48              		.loc 1 117 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 122:Core/Src/tim.c ****   htim4.Instance = TIM4;
ARM GAS  /tmp/ccvWuW2p.s 			page 4


  51              		.loc 1 122 3 is_stmt 1 view .LVU5
  52              		.loc 1 122 18 is_stmt 0 view .LVU6
  53 0012 1548     		ldr	r0, .L9
  54 0014 154A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
 123:Core/Src/tim.c ****   htim4.Init.Prescaler = 21;
  56              		.loc 1 123 3 is_stmt 1 view .LVU7
  57              		.loc 1 123 24 is_stmt 0 view .LVU8
  58 0018 1522     		movs	r2, #21
  59 001a 4260     		str	r2, [r0, #4]
 124:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 124 3 is_stmt 1 view .LVU9
  61              		.loc 1 124 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
 125:Core/Src/tim.c ****   htim4.Init.Period = 100;
  63              		.loc 1 125 3 is_stmt 1 view .LVU11
  64              		.loc 1 125 21 is_stmt 0 view .LVU12
  65 001e 6422     		movs	r2, #100
  66 0020 C260     		str	r2, [r0, #12]
 126:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 126 3 is_stmt 1 view .LVU13
  68              		.loc 1 126 28 is_stmt 0 view .LVU14
  69 0022 0361     		str	r3, [r0, #16]
 127:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  70              		.loc 1 127 3 is_stmt 1 view .LVU15
  71              		.loc 1 127 32 is_stmt 0 view .LVU16
  72 0024 8361     		str	r3, [r0, #24]
 128:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
  73              		.loc 1 128 3 is_stmt 1 view .LVU17
  74              		.loc 1 128 7 is_stmt 0 view .LVU18
  75 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL0:
  77              		.loc 1 128 6 view .LVU19
  78 002a 98B9     		cbnz	r0, .L6
  79              	.L2:
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  80              		.loc 1 132 3 is_stmt 1 view .LVU20
  81              		.loc 1 132 34 is_stmt 0 view .LVU21
  82 002c 4FF48053 		mov	r3, #4096
  83 0030 0293     		str	r3, [sp, #8]
 133:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
  84              		.loc 1 133 3 is_stmt 1 view .LVU22
  85              		.loc 1 133 7 is_stmt 0 view .LVU23
  86 0032 02A9     		add	r1, sp, #8
  87 0034 0C48     		ldr	r0, .L9
  88 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  89              	.LVL1:
  90              		.loc 1 133 6 view .LVU24
  91 003a 70B9     		cbnz	r0, .L7
  92              	.L3:
 134:Core/Src/tim.c ****   {
 135:Core/Src/tim.c ****     Error_Handler();
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
ARM GAS  /tmp/ccvWuW2p.s 			page 5


  93              		.loc 1 137 3 is_stmt 1 view .LVU25
  94              		.loc 1 137 37 is_stmt 0 view .LVU26
  95 003c 2023     		movs	r3, #32
  96 003e 0093     		str	r3, [sp]
 138:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  97              		.loc 1 138 3 is_stmt 1 view .LVU27
  98              		.loc 1 138 33 is_stmt 0 view .LVU28
  99 0040 0023     		movs	r3, #0
 100 0042 0193     		str	r3, [sp, #4]
 139:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 101              		.loc 1 139 3 is_stmt 1 view .LVU29
 102              		.loc 1 139 7 is_stmt 0 view .LVU30
 103 0044 6946     		mov	r1, sp
 104 0046 0848     		ldr	r0, .L9
 105 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 139 6 view .LVU31
 108 004c 40B9     		cbnz	r0, .L8
 109              	.L1:
 140:Core/Src/tim.c ****   {
 141:Core/Src/tim.c ****     Error_Handler();
 142:Core/Src/tim.c ****   }
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c **** }
 110              		.loc 1 147 1 view .LVU32
 111 004e 07B0     		add	sp, sp, #28
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0050 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
 130:Core/Src/tim.c ****   }
 120              		.loc 1 130 5 is_stmt 1 view .LVU33
 121 0054 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 0058 E8E7     		b	.L2
 124              	.L7:
 135:Core/Src/tim.c ****   }
 125              		.loc 1 135 5 view .LVU34
 126 005a FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 005e EDE7     		b	.L3
 129              	.L8:
 141:Core/Src/tim.c ****   }
 130              		.loc 1 141 5 view .LVU35
 131 0060 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 147 1 is_stmt 0 view .LVU36
 134 0064 F3E7     		b	.L1
 135              	.L10:
 136 0066 00BF     		.align	2
ARM GAS  /tmp/ccvWuW2p.s 			page 6


 137              	.L9:
 138 0068 00000000 		.word	.LANCHOR0
 139 006c 00080040 		.word	1073743872
 140              		.cfi_endproc
 141              	.LFE217:
 143              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 144              		.align	1
 145              		.global	HAL_TIM_Base_MspInit
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu fpv4-sp-d16
 151              	HAL_TIM_Base_MspInit:
 152              	.LVL6:
 153              	.LFB218:
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 150:Core/Src/tim.c **** {
 154              		.loc 1 150 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 8
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 159              		.loc 1 150 1 is_stmt 0 view .LVU38
 160 0000 82B0     		sub	sp, sp, #8
 161              	.LCFI4:
 162              		.cfi_def_cfa_offset 8
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 163              		.loc 1 152 3 is_stmt 1 view .LVU39
 164              		.loc 1 152 20 is_stmt 0 view .LVU40
 165 0002 0368     		ldr	r3, [r0]
 166              		.loc 1 152 5 view .LVU41
 167 0004 104A     		ldr	r2, .L17
 168 0006 9342     		cmp	r3, r2
 169 0008 04D0     		beq	.L15
 153:Core/Src/tim.c ****   {
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 157:Core/Src/tim.c ****     /* TIM1 clock enable */
 158:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 170              		.loc 1 163 8 is_stmt 1 view .LVU42
 171              		.loc 1 163 10 is_stmt 0 view .LVU43
 172 000a 104A     		ldr	r2, .L17+4
 173 000c 9342     		cmp	r3, r2
 174 000e 0ED0     		beq	.L16
 175              	.L11:
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
ARM GAS  /tmp/ccvWuW2p.s 			page 7


 168:Core/Src/tim.c ****     /* TIM4 clock enable */
 169:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 173:Core/Src/tim.c ****   }
 174:Core/Src/tim.c **** }
 176              		.loc 1 174 1 view .LVU44
 177 0010 02B0     		add	sp, sp, #8
 178              	.LCFI5:
 179              		.cfi_remember_state
 180              		.cfi_def_cfa_offset 0
 181              		@ sp needed
 182 0012 7047     		bx	lr
 183              	.L15:
 184              	.LCFI6:
 185              		.cfi_restore_state
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 186              		.loc 1 158 5 is_stmt 1 view .LVU45
 187              	.LBB2:
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 188              		.loc 1 158 5 view .LVU46
 189 0014 0023     		movs	r3, #0
 190 0016 0093     		str	r3, [sp]
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 191              		.loc 1 158 5 view .LVU47
 192 0018 0D4B     		ldr	r3, .L17+8
 193 001a 5A6C     		ldr	r2, [r3, #68]
 194 001c 42F00102 		orr	r2, r2, #1
 195 0020 5A64     		str	r2, [r3, #68]
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 196              		.loc 1 158 5 view .LVU48
 197 0022 5B6C     		ldr	r3, [r3, #68]
 198 0024 03F00103 		and	r3, r3, #1
 199 0028 0093     		str	r3, [sp]
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 200              		.loc 1 158 5 view .LVU49
 201 002a 009B     		ldr	r3, [sp]
 202              	.LBE2:
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 203              		.loc 1 158 5 view .LVU50
 204 002c F0E7     		b	.L11
 205              	.L16:
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 206              		.loc 1 169 5 view .LVU51
 207              	.LBB3:
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 208              		.loc 1 169 5 view .LVU52
 209 002e 0023     		movs	r3, #0
 210 0030 0193     		str	r3, [sp, #4]
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 211              		.loc 1 169 5 view .LVU53
 212 0032 074B     		ldr	r3, .L17+8
 213 0034 1A6C     		ldr	r2, [r3, #64]
 214 0036 42F00402 		orr	r2, r2, #4
 215 003a 1A64     		str	r2, [r3, #64]
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
ARM GAS  /tmp/ccvWuW2p.s 			page 8


 216              		.loc 1 169 5 view .LVU54
 217 003c 1B6C     		ldr	r3, [r3, #64]
 218 003e 03F00403 		and	r3, r3, #4
 219 0042 0193     		str	r3, [sp, #4]
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 220              		.loc 1 169 5 view .LVU55
 221 0044 019B     		ldr	r3, [sp, #4]
 222              	.LBE3:
 169:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 223              		.loc 1 169 5 view .LVU56
 224              		.loc 1 174 1 is_stmt 0 view .LVU57
 225 0046 E3E7     		b	.L11
 226              	.L18:
 227              		.align	2
 228              	.L17:
 229 0048 00000140 		.word	1073807360
 230 004c 00080040 		.word	1073743872
 231 0050 00380240 		.word	1073887232
 232              		.cfi_endproc
 233              	.LFE218:
 235              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 236              		.align	1
 237              		.global	HAL_TIM_MspPostInit
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 241              		.fpu fpv4-sp-d16
 243              	HAL_TIM_MspPostInit:
 244              	.LVL7:
 245              	.LFB219:
 175:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 176:Core/Src/tim.c **** {
 246              		.loc 1 176 1 is_stmt 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 24
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250              		.loc 1 176 1 is_stmt 0 view .LVU59
 251 0000 00B5     		push	{lr}
 252              	.LCFI7:
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 14, -4
 255 0002 87B0     		sub	sp, sp, #28
 256              	.LCFI8:
 257              		.cfi_def_cfa_offset 32
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 258              		.loc 1 178 3 is_stmt 1 view .LVU60
 259              		.loc 1 178 20 is_stmt 0 view .LVU61
 260 0004 0023     		movs	r3, #0
 261 0006 0193     		str	r3, [sp, #4]
 262 0008 0293     		str	r3, [sp, #8]
 263 000a 0393     		str	r3, [sp, #12]
 264 000c 0493     		str	r3, [sp, #16]
 265 000e 0593     		str	r3, [sp, #20]
 179:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 266              		.loc 1 179 3 is_stmt 1 view .LVU62
 267              		.loc 1 179 15 is_stmt 0 view .LVU63
ARM GAS  /tmp/ccvWuW2p.s 			page 9


 268 0010 0268     		ldr	r2, [r0]
 269              		.loc 1 179 5 view .LVU64
 270 0012 0F4B     		ldr	r3, .L23
 271 0014 9A42     		cmp	r2, r3
 272 0016 02D0     		beq	.L22
 273              	.LVL8:
 274              	.L19:
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 186:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 187:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 188:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 189:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 190:Core/Src/tim.c ****     */
 191:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Servo1Control_Pin|Servo2Control_Pin|Servo3Control_Pin;
 192:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 196:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 201:Core/Src/tim.c ****   }
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c **** }
 275              		.loc 1 203 1 view .LVU65
 276 0018 07B0     		add	sp, sp, #28
 277              	.LCFI9:
 278              		.cfi_remember_state
 279              		.cfi_def_cfa_offset 4
 280              		@ sp needed
 281 001a 5DF804FB 		ldr	pc, [sp], #4
 282              	.LVL9:
 283              	.L22:
 284              	.LCFI10:
 285              		.cfi_restore_state
 185:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 286              		.loc 1 185 5 is_stmt 1 view .LVU66
 287              	.LBB4:
 185:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 288              		.loc 1 185 5 view .LVU67
 289 001e 0023     		movs	r3, #0
 290 0020 0093     		str	r3, [sp]
 185:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 291              		.loc 1 185 5 view .LVU68
 292 0022 0C4B     		ldr	r3, .L23+4
 293 0024 1A6B     		ldr	r2, [r3, #48]
 294 0026 42F00102 		orr	r2, r2, #1
 295 002a 1A63     		str	r2, [r3, #48]
 185:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 296              		.loc 1 185 5 view .LVU69
ARM GAS  /tmp/ccvWuW2p.s 			page 10


 297 002c 1B6B     		ldr	r3, [r3, #48]
 298 002e 03F00103 		and	r3, r3, #1
 299 0032 0093     		str	r3, [sp]
 185:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 300              		.loc 1 185 5 view .LVU70
 301 0034 009B     		ldr	r3, [sp]
 302              	.LBE4:
 185:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 303              		.loc 1 185 5 view .LVU71
 191:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 304              		.loc 1 191 5 view .LVU72
 191:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305              		.loc 1 191 25 is_stmt 0 view .LVU73
 306 0036 4FF4E063 		mov	r3, #1792
 307 003a 0193     		str	r3, [sp, #4]
 192:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 192 5 is_stmt 1 view .LVU74
 192:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 309              		.loc 1 192 26 is_stmt 0 view .LVU75
 310 003c 0223     		movs	r3, #2
 311 003e 0293     		str	r3, [sp, #8]
 193:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 312              		.loc 1 193 5 is_stmt 1 view .LVU76
 194:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 313              		.loc 1 194 5 view .LVU77
 195:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 314              		.loc 1 195 5 view .LVU78
 195:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 315              		.loc 1 195 31 is_stmt 0 view .LVU79
 316 0040 0123     		movs	r3, #1
 317 0042 0593     		str	r3, [sp, #20]
 196:Core/Src/tim.c **** 
 318              		.loc 1 196 5 is_stmt 1 view .LVU80
 319 0044 01A9     		add	r1, sp, #4
 320 0046 0448     		ldr	r0, .L23+8
 321              	.LVL10:
 196:Core/Src/tim.c **** 
 322              		.loc 1 196 5 is_stmt 0 view .LVU81
 323 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 324              	.LVL11:
 325              		.loc 1 203 1 view .LVU82
 326 004c E4E7     		b	.L19
 327              	.L24:
 328 004e 00BF     		.align	2
 329              	.L23:
 330 0050 00000140 		.word	1073807360
 331 0054 00380240 		.word	1073887232
 332 0058 00000240 		.word	1073872896
 333              		.cfi_endproc
 334              	.LFE219:
 336              		.section	.text.MX_TIM1_Init,"ax",%progbits
 337              		.align	1
 338              		.global	MX_TIM1_Init
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 342              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccvWuW2p.s 			page 11


 344              	MX_TIM1_Init:
 345              	.LFB216:
  32:Core/Src/tim.c **** 
 346              		.loc 1 32 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 88
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350 0000 10B5     		push	{r4, lr}
 351              	.LCFI11:
 352              		.cfi_def_cfa_offset 8
 353              		.cfi_offset 4, -8
 354              		.cfi_offset 14, -4
 355 0002 96B0     		sub	sp, sp, #88
 356              	.LCFI12:
 357              		.cfi_def_cfa_offset 96
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 358              		.loc 1 38 3 view .LVU84
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 359              		.loc 1 38 26 is_stmt 0 view .LVU85
 360 0004 0024     		movs	r4, #0
 361 0006 1294     		str	r4, [sp, #72]
 362 0008 1394     		str	r4, [sp, #76]
 363 000a 1494     		str	r4, [sp, #80]
 364 000c 1594     		str	r4, [sp, #84]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 365              		.loc 1 39 3 is_stmt 1 view .LVU86
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 366              		.loc 1 39 27 is_stmt 0 view .LVU87
 367 000e 1094     		str	r4, [sp, #64]
 368 0010 1194     		str	r4, [sp, #68]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 369              		.loc 1 40 3 is_stmt 1 view .LVU88
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 370              		.loc 1 40 22 is_stmt 0 view .LVU89
 371 0012 0994     		str	r4, [sp, #36]
 372 0014 0A94     		str	r4, [sp, #40]
 373 0016 0B94     		str	r4, [sp, #44]
 374 0018 0C94     		str	r4, [sp, #48]
 375 001a 0D94     		str	r4, [sp, #52]
 376 001c 0E94     		str	r4, [sp, #56]
 377 001e 0F94     		str	r4, [sp, #60]
  41:Core/Src/tim.c **** 
 378              		.loc 1 41 3 is_stmt 1 view .LVU90
  41:Core/Src/tim.c **** 
 379              		.loc 1 41 34 is_stmt 0 view .LVU91
 380 0020 2022     		movs	r2, #32
 381 0022 2146     		mov	r1, r4
 382 0024 01A8     		add	r0, sp, #4
 383 0026 FFF7FEFF 		bl	memset
 384              	.LVL12:
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 84 - 1;
 385              		.loc 1 46 3 is_stmt 1 view .LVU92
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 84 - 1;
 386              		.loc 1 46 18 is_stmt 0 view .LVU93
 387 002a 3648     		ldr	r0, .L43
 388 002c 364B     		ldr	r3, .L43+4
 389 002e 0360     		str	r3, [r0]
ARM GAS  /tmp/ccvWuW2p.s 			page 12


  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 390              		.loc 1 47 3 is_stmt 1 view .LVU94
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 391              		.loc 1 47 24 is_stmt 0 view .LVU95
 392 0030 5323     		movs	r3, #83
 393 0032 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.Period = 20000 - 1;
 394              		.loc 1 48 3 is_stmt 1 view .LVU96
  48:Core/Src/tim.c ****   htim1.Init.Period = 20000 - 1;
 395              		.loc 1 48 26 is_stmt 0 view .LVU97
 396 0034 8460     		str	r4, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 397              		.loc 1 49 3 is_stmt 1 view .LVU98
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 398              		.loc 1 49 21 is_stmt 0 view .LVU99
 399 0036 44F61F63 		movw	r3, #19999
 400 003a C360     		str	r3, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 401              		.loc 1 50 3 is_stmt 1 view .LVU100
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 402              		.loc 1 50 28 is_stmt 0 view .LVU101
 403 003c 0461     		str	r4, [r0, #16]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 404              		.loc 1 51 3 is_stmt 1 view .LVU102
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 405              		.loc 1 51 32 is_stmt 0 view .LVU103
 406 003e 4461     		str	r4, [r0, #20]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 407              		.loc 1 52 3 is_stmt 1 view .LVU104
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 408              		.loc 1 52 32 is_stmt 0 view .LVU105
 409 0040 8461     		str	r4, [r0, #24]
  53:Core/Src/tim.c ****   {
 410              		.loc 1 53 3 is_stmt 1 view .LVU106
  53:Core/Src/tim.c ****   {
 411              		.loc 1 53 7 is_stmt 0 view .LVU107
 412 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 413              	.LVL13:
  53:Core/Src/tim.c ****   {
 414              		.loc 1 53 6 view .LVU108
 415 0046 0028     		cmp	r0, #0
 416 0048 44D1     		bne	.L35
 417              	.L26:
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 418              		.loc 1 57 3 is_stmt 1 view .LVU109
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 419              		.loc 1 57 34 is_stmt 0 view .LVU110
 420 004a 4FF48053 		mov	r3, #4096
 421 004e 1293     		str	r3, [sp, #72]
  58:Core/Src/tim.c ****   {
 422              		.loc 1 58 3 is_stmt 1 view .LVU111
  58:Core/Src/tim.c ****   {
 423              		.loc 1 58 7 is_stmt 0 view .LVU112
 424 0050 12A9     		add	r1, sp, #72
 425 0052 2C48     		ldr	r0, .L43
 426 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 427              	.LVL14:
ARM GAS  /tmp/ccvWuW2p.s 			page 13


  58:Core/Src/tim.c ****   {
 428              		.loc 1 58 6 view .LVU113
 429 0058 0028     		cmp	r0, #0
 430 005a 3ED1     		bne	.L36
 431              	.L27:
  62:Core/Src/tim.c ****   {
 432              		.loc 1 62 3 is_stmt 1 view .LVU114
  62:Core/Src/tim.c ****   {
 433              		.loc 1 62 7 is_stmt 0 view .LVU115
 434 005c 2948     		ldr	r0, .L43
 435 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 436              	.LVL15:
  62:Core/Src/tim.c ****   {
 437              		.loc 1 62 6 view .LVU116
 438 0062 0028     		cmp	r0, #0
 439 0064 3CD1     		bne	.L37
 440              	.L28:
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 441              		.loc 1 66 3 is_stmt 1 view .LVU117
  66:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 442              		.loc 1 66 37 is_stmt 0 view .LVU118
 443 0066 0023     		movs	r3, #0
 444 0068 1093     		str	r3, [sp, #64]
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 445              		.loc 1 67 3 is_stmt 1 view .LVU119
  67:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 446              		.loc 1 67 33 is_stmt 0 view .LVU120
 447 006a 1193     		str	r3, [sp, #68]
  68:Core/Src/tim.c ****   {
 448              		.loc 1 68 3 is_stmt 1 view .LVU121
  68:Core/Src/tim.c ****   {
 449              		.loc 1 68 7 is_stmt 0 view .LVU122
 450 006c 10A9     		add	r1, sp, #64
 451 006e 2548     		ldr	r0, .L43
 452 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 453              	.LVL16:
  68:Core/Src/tim.c ****   {
 454              		.loc 1 68 6 view .LVU123
 455 0074 0028     		cmp	r0, #0
 456 0076 36D1     		bne	.L38
 457              	.L29:
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 458              		.loc 1 72 3 is_stmt 1 view .LVU124
  72:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 459              		.loc 1 72 20 is_stmt 0 view .LVU125
 460 0078 6023     		movs	r3, #96
 461 007a 0993     		str	r3, [sp, #36]
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 462              		.loc 1 73 3 is_stmt 1 view .LVU126
  73:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 463              		.loc 1 73 19 is_stmt 0 view .LVU127
 464 007c 0022     		movs	r2, #0
 465 007e 0A92     		str	r2, [sp, #40]
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 466              		.loc 1 74 3 is_stmt 1 view .LVU128
  74:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 467              		.loc 1 74 24 is_stmt 0 view .LVU129
ARM GAS  /tmp/ccvWuW2p.s 			page 14


 468 0080 0B92     		str	r2, [sp, #44]
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 469              		.loc 1 75 3 is_stmt 1 view .LVU130
  75:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 470              		.loc 1 75 25 is_stmt 0 view .LVU131
 471 0082 0C92     		str	r2, [sp, #48]
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 472              		.loc 1 76 3 is_stmt 1 view .LVU132
  76:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 473              		.loc 1 76 24 is_stmt 0 view .LVU133
 474 0084 0D92     		str	r2, [sp, #52]
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 475              		.loc 1 77 3 is_stmt 1 view .LVU134
  77:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 476              		.loc 1 77 25 is_stmt 0 view .LVU135
 477 0086 0E92     		str	r2, [sp, #56]
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 478              		.loc 1 78 3 is_stmt 1 view .LVU136
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 479              		.loc 1 78 26 is_stmt 0 view .LVU137
 480 0088 0F92     		str	r2, [sp, #60]
  79:Core/Src/tim.c ****   {
 481              		.loc 1 79 3 is_stmt 1 view .LVU138
  79:Core/Src/tim.c ****   {
 482              		.loc 1 79 7 is_stmt 0 view .LVU139
 483 008a 09A9     		add	r1, sp, #36
 484 008c 1D48     		ldr	r0, .L43
 485 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 486              	.LVL17:
  79:Core/Src/tim.c ****   {
 487              		.loc 1 79 6 view .LVU140
 488 0092 58BB     		cbnz	r0, .L39
 489              	.L30:
  83:Core/Src/tim.c ****   {
 490              		.loc 1 83 3 is_stmt 1 view .LVU141
  83:Core/Src/tim.c ****   {
 491              		.loc 1 83 7 is_stmt 0 view .LVU142
 492 0094 0422     		movs	r2, #4
 493 0096 09A9     		add	r1, sp, #36
 494 0098 1A48     		ldr	r0, .L43
 495 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 496              	.LVL18:
  83:Core/Src/tim.c ****   {
 497              		.loc 1 83 6 view .LVU143
 498 009e 40BB     		cbnz	r0, .L40
 499              	.L31:
  87:Core/Src/tim.c ****   {
 500              		.loc 1 87 3 is_stmt 1 view .LVU144
  87:Core/Src/tim.c ****   {
 501              		.loc 1 87 7 is_stmt 0 view .LVU145
 502 00a0 0822     		movs	r2, #8
 503 00a2 09A9     		add	r1, sp, #36
 504 00a4 1748     		ldr	r0, .L43
 505 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 506              	.LVL19:
  87:Core/Src/tim.c ****   {
 507              		.loc 1 87 6 view .LVU146
ARM GAS  /tmp/ccvWuW2p.s 			page 15


 508 00aa 28BB     		cbnz	r0, .L41
 509              	.L32:
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 510              		.loc 1 91 3 is_stmt 1 view .LVU147
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 511              		.loc 1 91 40 is_stmt 0 view .LVU148
 512 00ac 0023     		movs	r3, #0
 513 00ae 0193     		str	r3, [sp, #4]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 514              		.loc 1 92 3 is_stmt 1 view .LVU149
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 515              		.loc 1 92 41 is_stmt 0 view .LVU150
 516 00b0 0293     		str	r3, [sp, #8]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 517              		.loc 1 93 3 is_stmt 1 view .LVU151
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 518              		.loc 1 93 34 is_stmt 0 view .LVU152
 519 00b2 0393     		str	r3, [sp, #12]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 520              		.loc 1 94 3 is_stmt 1 view .LVU153
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 521              		.loc 1 94 33 is_stmt 0 view .LVU154
 522 00b4 0493     		str	r3, [sp, #16]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 523              		.loc 1 95 3 is_stmt 1 view .LVU155
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 524              		.loc 1 95 35 is_stmt 0 view .LVU156
 525 00b6 0593     		str	r3, [sp, #20]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 526              		.loc 1 96 3 is_stmt 1 view .LVU157
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 527              		.loc 1 96 38 is_stmt 0 view .LVU158
 528 00b8 4FF40052 		mov	r2, #8192
 529 00bc 0692     		str	r2, [sp, #24]
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 530              		.loc 1 97 3 is_stmt 1 view .LVU159
  97:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 531              		.loc 1 97 40 is_stmt 0 view .LVU160
 532 00be 0893     		str	r3, [sp, #32]
  98:Core/Src/tim.c ****   {
 533              		.loc 1 98 3 is_stmt 1 view .LVU161
  98:Core/Src/tim.c ****   {
 534              		.loc 1 98 7 is_stmt 0 view .LVU162
 535 00c0 01A9     		add	r1, sp, #4
 536 00c2 1048     		ldr	r0, .L43
 537 00c4 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 538              	.LVL20:
  98:Core/Src/tim.c ****   {
 539              		.loc 1 98 6 view .LVU163
 540 00c8 C8B9     		cbnz	r0, .L42
 541              	.L33:
 105:Core/Src/tim.c **** 
 542              		.loc 1 105 3 is_stmt 1 view .LVU164
 543 00ca 0E48     		ldr	r0, .L43
 544 00cc FFF7FEFF 		bl	HAL_TIM_MspPostInit
 545              	.LVL21:
 107:Core/Src/tim.c **** /* TIM4 init function */
ARM GAS  /tmp/ccvWuW2p.s 			page 16


 546              		.loc 1 107 1 is_stmt 0 view .LVU165
 547 00d0 16B0     		add	sp, sp, #88
 548              	.LCFI13:
 549              		.cfi_remember_state
 550              		.cfi_def_cfa_offset 8
 551              		@ sp needed
 552 00d2 10BD     		pop	{r4, pc}
 553              	.L35:
 554              	.LCFI14:
 555              		.cfi_restore_state
  55:Core/Src/tim.c ****   }
 556              		.loc 1 55 5 is_stmt 1 view .LVU166
 557 00d4 FFF7FEFF 		bl	Error_Handler
 558              	.LVL22:
 559 00d8 B7E7     		b	.L26
 560              	.L36:
  60:Core/Src/tim.c ****   }
 561              		.loc 1 60 5 view .LVU167
 562 00da FFF7FEFF 		bl	Error_Handler
 563              	.LVL23:
 564 00de BDE7     		b	.L27
 565              	.L37:
  64:Core/Src/tim.c ****   }
 566              		.loc 1 64 5 view .LVU168
 567 00e0 FFF7FEFF 		bl	Error_Handler
 568              	.LVL24:
 569 00e4 BFE7     		b	.L28
 570              	.L38:
  70:Core/Src/tim.c ****   }
 571              		.loc 1 70 5 view .LVU169
 572 00e6 FFF7FEFF 		bl	Error_Handler
 573              	.LVL25:
 574 00ea C5E7     		b	.L29
 575              	.L39:
  81:Core/Src/tim.c ****   }
 576              		.loc 1 81 5 view .LVU170
 577 00ec FFF7FEFF 		bl	Error_Handler
 578              	.LVL26:
 579 00f0 D0E7     		b	.L30
 580              	.L40:
  85:Core/Src/tim.c ****   }
 581              		.loc 1 85 5 view .LVU171
 582 00f2 FFF7FEFF 		bl	Error_Handler
 583              	.LVL27:
 584 00f6 D3E7     		b	.L31
 585              	.L41:
  89:Core/Src/tim.c ****   }
 586              		.loc 1 89 5 view .LVU172
 587 00f8 FFF7FEFF 		bl	Error_Handler
 588              	.LVL28:
 589 00fc D6E7     		b	.L32
 590              	.L42:
 100:Core/Src/tim.c ****   }
 591              		.loc 1 100 5 view .LVU173
 592 00fe FFF7FEFF 		bl	Error_Handler
 593              	.LVL29:
 594 0102 E2E7     		b	.L33
ARM GAS  /tmp/ccvWuW2p.s 			page 17


 595              	.L44:
 596              		.align	2
 597              	.L43:
 598 0104 00000000 		.word	.LANCHOR1
 599 0108 00000140 		.word	1073807360
 600              		.cfi_endproc
 601              	.LFE216:
 603              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 604              		.align	1
 605              		.global	HAL_TIM_Base_MspDeInit
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 609              		.fpu fpv4-sp-d16
 611              	HAL_TIM_Base_MspDeInit:
 612              	.LVL30:
 613              	.LFB220:
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 206:Core/Src/tim.c **** {
 614              		.loc 1 206 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
 618              		@ link register save eliminated.
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 619              		.loc 1 208 3 view .LVU175
 620              		.loc 1 208 20 is_stmt 0 view .LVU176
 621 0000 0368     		ldr	r3, [r0]
 622              		.loc 1 208 5 view .LVU177
 623 0002 0A4A     		ldr	r2, .L50
 624 0004 9342     		cmp	r3, r2
 625 0006 03D0     		beq	.L48
 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 211:Core/Src/tim.c **** 
 212:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 213:Core/Src/tim.c ****     /* Peripheral clock disable */
 214:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 215:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 218:Core/Src/tim.c ****   }
 219:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM4)
 626              		.loc 1 219 8 is_stmt 1 view .LVU178
 627              		.loc 1 219 10 is_stmt 0 view .LVU179
 628 0008 094A     		ldr	r2, .L50+4
 629 000a 9342     		cmp	r3, r2
 630 000c 07D0     		beq	.L49
 631              	.L45:
 220:Core/Src/tim.c ****   {
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 224:Core/Src/tim.c ****     /* Peripheral clock disable */
 225:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
ARM GAS  /tmp/ccvWuW2p.s 			page 18


 226:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 229:Core/Src/tim.c ****   }
 230:Core/Src/tim.c **** }
 632              		.loc 1 230 1 view .LVU180
 633 000e 7047     		bx	lr
 634              	.L48:
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 635              		.loc 1 214 5 is_stmt 1 view .LVU181
 636 0010 02F59C32 		add	r2, r2, #79872
 637 0014 536C     		ldr	r3, [r2, #68]
 638 0016 23F00103 		bic	r3, r3, #1
 639 001a 5364     		str	r3, [r2, #68]
 640 001c 7047     		bx	lr
 641              	.L49:
 225:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 642              		.loc 1 225 5 view .LVU182
 643 001e 02F50C32 		add	r2, r2, #143360
 644 0022 136C     		ldr	r3, [r2, #64]
 645 0024 23F00403 		bic	r3, r3, #4
 646 0028 1364     		str	r3, [r2, #64]
 647              		.loc 1 230 1 is_stmt 0 view .LVU183
 648 002a F0E7     		b	.L45
 649              	.L51:
 650              		.align	2
 651              	.L50:
 652 002c 00000140 		.word	1073807360
 653 0030 00080040 		.word	1073743872
 654              		.cfi_endproc
 655              	.LFE220:
 657              		.global	htim4
 658              		.global	htim1
 659              		.section	.bss.htim1,"aw",%nobits
 660              		.align	2
 661              		.set	.LANCHOR1,. + 0
 664              	htim1:
 665 0000 00000000 		.space	72
 665      00000000 
 665      00000000 
 665      00000000 
 665      00000000 
 666              		.section	.bss.htim4,"aw",%nobits
 667              		.align	2
 668              		.set	.LANCHOR0,. + 0
 671              	htim4:
 672 0000 00000000 		.space	72
 672      00000000 
 672      00000000 
 672      00000000 
 672      00000000 
 673              		.text
 674              	.Letext0:
 675              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 676              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 677              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 678              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /tmp/ccvWuW2p.s 			page 19


 679              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 680              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 681              		.file 8 "Core/Inc/tim.h"
 682              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 683              		.file 10 "Core/Inc/main.h"
 684              		.file 11 "<built-in>"
ARM GAS  /tmp/ccvWuW2p.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccvWuW2p.s:18     .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccvWuW2p.s:26     .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccvWuW2p.s:138    .text.MX_TIM4_Init:0000000000000068 $d
     /tmp/ccvWuW2p.s:144    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccvWuW2p.s:151    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccvWuW2p.s:229    .text.HAL_TIM_Base_MspInit:0000000000000048 $d
     /tmp/ccvWuW2p.s:236    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccvWuW2p.s:243    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccvWuW2p.s:330    .text.HAL_TIM_MspPostInit:0000000000000050 $d
     /tmp/ccvWuW2p.s:337    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccvWuW2p.s:344    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccvWuW2p.s:598    .text.MX_TIM1_Init:0000000000000104 $d
     /tmp/ccvWuW2p.s:604    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccvWuW2p.s:611    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccvWuW2p.s:652    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
     /tmp/ccvWuW2p.s:671    .bss.htim4:0000000000000000 htim4
     /tmp/ccvWuW2p.s:664    .bss.htim1:0000000000000000 htim1
     /tmp/ccvWuW2p.s:660    .bss.htim1:0000000000000000 $d
     /tmp/ccvWuW2p.s:667    .bss.htim4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
