proc SCHEMATIC_Lab1 {} {
make LF347 -name xi0 -origin {1180 210}
make global -name gnd -origin {1240 370}
make global -orient RXY -name gnd -origin {1240 130}
make V_dc -orient RXY -name V0 -dc_voltage 12 -ac_voltage 0 -origin {1240 330}
make V_dc -orient RXY -name V1 -dc_voltage 12 -ac_voltage 0 -origin {1240 170}
make global -name gnd -origin {1050 300}
make name_net -name Vout -origin {1390 250}
make C -name C0 -capacitance 4p -origin {1050 260}
make R -orient R90 -name R0 -resistance 180k -origin {1240 70}
make C -orient R90 -name C1 -capacitance 22p -origin {1240 0}
make I_sin -orient RXY -name I0 -peak_current 1n -frequency 20K -ac_current 0 -origin {950 260}
  make_wire 950 220 1050 220
  make_wire 1130 220 1130 230
  make_wire 1130 300 1130 270
  make_wire 1050 300 950 300
  make_wire 1050 300 1130 300
  make_wire 1350 0 1280 0
  make_wire 1350 250 1310 250
  make_wire 1350 250 1390 250
  make_wire 1280 70 1350 70
  make_wire 1200 70 1110 70
  make_wire 1110 220 1130 220
  make_wire 1200 0 1110 0
  make_wire 1050 220 1110 220
  make_wire 1110 0 1110 70
  make_wire 1110 70 1110 220
  make_wire 1350 0 1350 70
  make_wire 1350 70 1350 250
}

