#ifndef SPECTXCORE_H
#define SPECTXCORE_H

// #################################
// # Author: Timon Heim
// # Email: timon.heim at cern.ch
// # Project: Yarr
// # Description: YARR FW Library
// # Comment: Transmitter Core
// ################################

#include <iostream>
#include <stdint.h>
#include <thread>
#include <chrono>

#include "SpecCom.h"
#include "TxCore.h"

#define TX_ADDR (0x1 << 14)

#define TX_FIFO 0x0
#define TX_ENABLE 0x1
#define TX_EMPTY 0x2
#define TRIG_EN 0x3
#define TRIG_DONE 0x4
#define TRIG_CONF 0x5
#define TRIG_FREQ 0x6
#define TRIG_TIME 0x7
#define TRIG_COUNT 0x9
#define TRIG_WORD_LENGTH 0xA
#define TRIG_WORD 0xB
#define TRIG_ABORT 0xF
#define TRIG_IN_CNT 0xF

#define TX_CLK_PERIOD 25e-9

// TODO move into its own class
#define TRIG_LOGIC_ADR (0x5 << 14)
#define TRIG_LOGIC_MASK 0x0
#define TRIG_LOGIC_MODE 0x1
#define TRIG_LOGIC_CONFIG 0x2
#define TRIG_LOGIC_EDGE 0x3
#define TRIG_LOGIC_DELAY 0x4 // And the next 3 addresses up to 0x7
#define TRIG_LOGIC_DEADTIME 0x8

#define NCHANNELS 4


class SpecTxCore : virtual public TxCore, virtual public SpecCom{
    public:
        SpecTxCore();

        void setVerbose(bool v=true);

        void writeFifo(uint32_t value);
        void releaseFifo() {this->writeFifo(0x0);} // Add some padding
        
        void setCmdEnable(uint32_t value);
        uint32_t getCmdEnable();
        void maskCmdEnable(uint32_t value, uint32_t mask);

        void setTrigEnable(uint32_t value);
        uint32_t getTrigEnable();
        void maskTrigEnable(uint32_t value, uint32_t mask);

        void setTrigConfig(enum TRIG_CONF_VALUE cfg);
        void setTrigFreq(double freq); // in Hz
        void setTrigCnt(uint32_t count);
        void setTrigTime(double time); // in s
        void setTrigWordLength(uint32_t length); // From Msb
        void setTrigWord(uint32_t *word); // 4 words, start at Msb

        void toggleTrigAbort();

        bool isCmdEmpty();
        bool isTrigDone();

        uint32_t getTrigInCount();
        
        // TODO move to own class
        void setTriggerLogicMask(uint32_t mask) {
            SpecCom::writeSingle(TRIG_LOGIC_ADR | TRIG_LOGIC_MASK, mask);
        };
        void setTriggerLogicMode(enum TRIG_LOGIC_MODE_VALUE mode) {
            SpecCom::writeSingle(TRIG_LOGIC_ADR | TRIG_LOGIC_MODE, (uint32_t) mode);
        }
        void setTriggerLogicConfig(uint32_t config) {
            SpecCom::writeSingle(TRIG_LOGIC_ADR | TRIG_LOGIC_CONFIG, config);
        }
        void setTriggerEdge(uint32_t edge) {
            SpecCom::writeSingle(TRIG_LOGIC_ADR | TRIG_LOGIC_EDGE, edge);
        }
        void setTriggerDelay(uint32_t channel, uint32_t delay) {
            if (channel < NCHANNELS) 
                SpecCom::writeSingle((TRIG_LOGIC_ADR | TRIG_LOGIC_DELAY) + channel, delay);
        }
        void setTriggerDeadtime(uint32_t deadtime) {
            SpecCom::writeSingle(TRIG_LOGIC_ADR | TRIG_LOGIC_DEADTIME, deadtime);
        }

        void resetTriggerLogic() {
            SpecCom::writeSingle(TRIG_LOGIC_ADR | 0xFF, 0x1);
        }

    private:
        bool verbose;
        //uint32_t enMask;
};

#endif
