<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600MachineScheduler.h source code [llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::R600SchedStrategy "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600MachineScheduler.h.html'>R600MachineScheduler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- R600MachineScheduler.h - R600 Scheduler Interface -*- C++ -*-------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// R600 Machine Scheduler interface</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_R600MACHINESCHEDULER_H">LLVM_LIB_TARGET_AMDGPU_R600MACHINESCHEDULER_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_R600MACHINESCHEDULER_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_R600MACHINESCHEDULER_H">LLVM_LIB_TARGET_AMDGPU_R600MACHINESCHEDULER_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" id="llvm::R600InstrInfo">R600InstrInfo</a>;</td></tr>
<tr><th id="25">25</th><td><b>struct</b> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" id="llvm::R600RegisterInfo">R600RegisterInfo</a>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type def" id="llvm::R600SchedStrategy" title='llvm::R600SchedStrategy' data-ref="llvm::R600SchedStrategy">R600SchedStrategy</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedStrategy" title='llvm::MachineSchedStrategy' data-ref="llvm::MachineSchedStrategy">MachineSchedStrategy</a> {</td></tr>
<tr><th id="28">28</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> *<dfn class="decl" id="llvm::R600SchedStrategy::DAG" title='llvm::R600SchedStrategy::DAG' data-ref="llvm::R600SchedStrategy::DAG">DAG</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="29">29</th><td>  <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a> *<dfn class="decl" id="llvm::R600SchedStrategy::TII" title='llvm::R600SchedStrategy::TII' data-ref="llvm::R600SchedStrategy::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="30">30</th><td>  <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo">R600RegisterInfo</a> *<dfn class="decl" id="llvm::R600SchedStrategy::TRI" title='llvm::R600SchedStrategy::TRI' data-ref="llvm::R600SchedStrategy::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="31">31</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl" id="llvm::R600SchedStrategy::MRI" title='llvm::R600SchedStrategy::MRI' data-ref="llvm::R600SchedStrategy::MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <b>enum</b> <dfn class="type def" id="llvm::R600SchedStrategy::InstKind" title='llvm::R600SchedStrategy::InstKind' data-ref="llvm::R600SchedStrategy::InstKind">InstKind</dfn> {</td></tr>
<tr><th id="34">34</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::InstKind::IDAlu" title='llvm::R600SchedStrategy::InstKind::IDAlu' data-ref="llvm::R600SchedStrategy::InstKind::IDAlu">IDAlu</dfn>,</td></tr>
<tr><th id="35">35</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::InstKind::IDFetch" title='llvm::R600SchedStrategy::InstKind::IDFetch' data-ref="llvm::R600SchedStrategy::InstKind::IDFetch">IDFetch</dfn>,</td></tr>
<tr><th id="36">36</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::InstKind::IDOther" title='llvm::R600SchedStrategy::InstKind::IDOther' data-ref="llvm::R600SchedStrategy::InstKind::IDOther">IDOther</dfn>,</td></tr>
<tr><th id="37">37</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::InstKind::IDLast" title='llvm::R600SchedStrategy::InstKind::IDLast' data-ref="llvm::R600SchedStrategy::InstKind::IDLast">IDLast</dfn></td></tr>
<tr><th id="38">38</th><td>  };</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <b>enum</b> <dfn class="type def" id="llvm::R600SchedStrategy::AluKind" title='llvm::R600SchedStrategy::AluKind' data-ref="llvm::R600SchedStrategy::AluKind">AluKind</dfn> {</td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluAny" title='llvm::R600SchedStrategy::AluKind::AluAny' data-ref="llvm::R600SchedStrategy::AluKind::AluAny">AluAny</dfn>,</td></tr>
<tr><th id="42">42</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluT_X" title='llvm::R600SchedStrategy::AluKind::AluT_X' data-ref="llvm::R600SchedStrategy::AluKind::AluT_X">AluT_X</dfn>,</td></tr>
<tr><th id="43">43</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluT_Y" title='llvm::R600SchedStrategy::AluKind::AluT_Y' data-ref="llvm::R600SchedStrategy::AluKind::AluT_Y">AluT_Y</dfn>,</td></tr>
<tr><th id="44">44</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluT_Z" title='llvm::R600SchedStrategy::AluKind::AluT_Z' data-ref="llvm::R600SchedStrategy::AluKind::AluT_Z">AluT_Z</dfn>,</td></tr>
<tr><th id="45">45</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluT_W" title='llvm::R600SchedStrategy::AluKind::AluT_W' data-ref="llvm::R600SchedStrategy::AluKind::AluT_W">AluT_W</dfn>,</td></tr>
<tr><th id="46">46</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluT_XYZW" title='llvm::R600SchedStrategy::AluKind::AluT_XYZW' data-ref="llvm::R600SchedStrategy::AluKind::AluT_XYZW">AluT_XYZW</dfn>,</td></tr>
<tr><th id="47">47</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluPredX" title='llvm::R600SchedStrategy::AluKind::AluPredX' data-ref="llvm::R600SchedStrategy::AluKind::AluPredX">AluPredX</dfn>,</td></tr>
<tr><th id="48">48</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluTrans" title='llvm::R600SchedStrategy::AluKind::AluTrans' data-ref="llvm::R600SchedStrategy::AluKind::AluTrans">AluTrans</dfn>,</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluDiscarded" title='llvm::R600SchedStrategy::AluKind::AluDiscarded' data-ref="llvm::R600SchedStrategy::AluKind::AluDiscarded">AluDiscarded</dfn>, <i>// LLVM Instructions that are going to be eliminated</i></td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::R600SchedStrategy::AluKind::AluLast" title='llvm::R600SchedStrategy::AluKind::AluLast' data-ref="llvm::R600SchedStrategy::AluKind::AluLast">AluLast</dfn></td></tr>
<tr><th id="51">51</th><td>  };</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl" id="llvm::R600SchedStrategy::Available" title='llvm::R600SchedStrategy::Available' data-ref="llvm::R600SchedStrategy::Available">Available</dfn>[<a class="enum" href="#llvm::R600SchedStrategy::InstKind::IDLast" title='llvm::R600SchedStrategy::InstKind::IDLast' data-ref="llvm::R600SchedStrategy::InstKind::IDLast">IDLast</a>], <dfn class="decl" id="llvm::R600SchedStrategy::Pending" title='llvm::R600SchedStrategy::Pending' data-ref="llvm::R600SchedStrategy::Pending">Pending</dfn>[<a class="enum" href="#llvm::R600SchedStrategy::InstKind::IDLast" title='llvm::R600SchedStrategy::InstKind::IDLast' data-ref="llvm::R600SchedStrategy::InstKind::IDLast">IDLast</a>];</td></tr>
<tr><th id="54">54</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl" id="llvm::R600SchedStrategy::AvailableAlus" title='llvm::R600SchedStrategy::AvailableAlus' data-ref="llvm::R600SchedStrategy::AvailableAlus">AvailableAlus</dfn>[<a class="enum" href="#llvm::R600SchedStrategy::AluKind::AluLast" title='llvm::R600SchedStrategy::AluKind::AluLast' data-ref="llvm::R600SchedStrategy::AluKind::AluLast">AluLast</a>];</td></tr>
<tr><th id="55">55</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="decl" id="llvm::R600SchedStrategy::PhysicalRegCopy" title='llvm::R600SchedStrategy::PhysicalRegCopy' data-ref="llvm::R600SchedStrategy::PhysicalRegCopy">PhysicalRegCopy</dfn>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <a class="type" href="#llvm::R600SchedStrategy::InstKind" title='llvm::R600SchedStrategy::InstKind' data-ref="llvm::R600SchedStrategy::InstKind">InstKind</a> <dfn class="decl" id="llvm::R600SchedStrategy::CurInstKind" title='llvm::R600SchedStrategy::CurInstKind' data-ref="llvm::R600SchedStrategy::CurInstKind">CurInstKind</dfn>;</td></tr>
<tr><th id="58">58</th><td>  <em>int</em> <dfn class="decl" id="llvm::R600SchedStrategy::CurEmitted" title='llvm::R600SchedStrategy::CurEmitted' data-ref="llvm::R600SchedStrategy::CurEmitted">CurEmitted</dfn>;</td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="#llvm::R600SchedStrategy::InstKind" title='llvm::R600SchedStrategy::InstKind' data-ref="llvm::R600SchedStrategy::InstKind">InstKind</a> <dfn class="decl" id="llvm::R600SchedStrategy::NextInstKind" title='llvm::R600SchedStrategy::NextInstKind' data-ref="llvm::R600SchedStrategy::NextInstKind">NextInstKind</dfn>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::R600SchedStrategy::AluInstCount" title='llvm::R600SchedStrategy::AluInstCount' data-ref="llvm::R600SchedStrategy::AluInstCount">AluInstCount</dfn>;</td></tr>
<tr><th id="62">62</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::R600SchedStrategy::FetchInstCount" title='llvm::R600SchedStrategy::FetchInstCount' data-ref="llvm::R600SchedStrategy::FetchInstCount">FetchInstCount</dfn>;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <em>int</em> <dfn class="decl" id="llvm::R600SchedStrategy::InstKindLimit" title='llvm::R600SchedStrategy::InstKindLimit' data-ref="llvm::R600SchedStrategy::InstKindLimit">InstKindLimit</dfn>[<a class="enum" href="#llvm::R600SchedStrategy::InstKind::IDLast" title='llvm::R600SchedStrategy::InstKind::IDLast' data-ref="llvm::R600SchedStrategy::InstKind::IDLast">IDLast</a>];</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>int</em> <dfn class="decl" id="llvm::R600SchedStrategy::OccupedSlotsMask" title='llvm::R600SchedStrategy::OccupedSlotsMask' data-ref="llvm::R600SchedStrategy::OccupedSlotsMask">OccupedSlotsMask</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>public</b>:</td></tr>
<tr><th id="69">69</th><td>  <dfn class="decl" id="_ZN4llvm17R600SchedStrategyC1Ev" title='llvm::R600SchedStrategy::R600SchedStrategy' data-ref="_ZN4llvm17R600SchedStrategyC1Ev">R600SchedStrategy</dfn>() = <b>default</b>;</td></tr>
<tr><th id="70">70</th><td>  <dfn class="virtual decl" id="_ZN4llvm17R600SchedStrategyD1Ev" title='llvm::R600SchedStrategy::~R600SchedStrategy' data-ref="_ZN4llvm17R600SchedStrategyD1Ev">~R600SchedStrategy</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17R600SchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::R600SchedStrategy::initialize' data-ref="_ZN4llvm17R600SchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col0 decl" id="200dag" title='dag' data-type='llvm::ScheduleDAGMI *' data-ref="200dag">dag</dfn>) override;</td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="virtual decl" id="_ZN4llvm17R600SchedStrategy8pickNodeERb" title='llvm::R600SchedStrategy::pickNode' data-ref="_ZN4llvm17R600SchedStrategy8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col1 decl" id="201IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="201IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17R600SchedStrategy9schedNodeEPNS_5SUnitEb" title='llvm::R600SchedStrategy::schedNode' data-ref="_ZN4llvm17R600SchedStrategy9schedNodeEPNS_5SUnitEb">schedNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="202SU" title='SU' data-type='llvm::SUnit *' data-ref="202SU">SU</dfn>, <em>bool</em> <dfn class="local col3 decl" id="203IsTopNode" title='IsTopNode' data-type='bool' data-ref="203IsTopNode">IsTopNode</dfn>) override;</td></tr>
<tr><th id="75">75</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17R600SchedStrategy14releaseTopNodeEPNS_5SUnitE" title='llvm::R600SchedStrategy::releaseTopNode' data-ref="_ZN4llvm17R600SchedStrategy14releaseTopNodeEPNS_5SUnitE">releaseTopNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="204SU" title='SU' data-type='llvm::SUnit *' data-ref="204SU">SU</dfn>) override;</td></tr>
<tr><th id="76">76</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm17R600SchedStrategy17releaseBottomNodeEPNS_5SUnitE" title='llvm::R600SchedStrategy::releaseBottomNode' data-ref="_ZN4llvm17R600SchedStrategy17releaseBottomNodeEPNS_5SUnitE">releaseBottomNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="205SU" title='SU' data-type='llvm::SUnit *' data-ref="205SU">SU</dfn>) override;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>private</b>:</td></tr>
<tr><th id="79">79</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; <dfn class="decl" id="llvm::R600SchedStrategy::InstructionsGroupCandidate" title='llvm::R600SchedStrategy::InstructionsGroupCandidate' data-ref="llvm::R600SchedStrategy::InstructionsGroupCandidate">InstructionsGroupCandidate</dfn>;</td></tr>
<tr><th id="80">80</th><td>  <em>bool</em> <dfn class="decl" id="llvm::R600SchedStrategy::VLIW5" title='llvm::R600SchedStrategy::VLIW5' data-ref="llvm::R600SchedStrategy::VLIW5">VLIW5</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>int</em> <dfn class="decl" id="_ZN4llvm17R600SchedStrategy11getInstKindEPNS_5SUnitE" title='llvm::R600SchedStrategy::getInstKind' data-ref="_ZN4llvm17R600SchedStrategy11getInstKindEPNS_5SUnitE">getInstKind</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="206SU" title='SU' data-type='llvm::SUnit *' data-ref="206SU">SU</dfn>);</td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm17R600SchedStrategy17regBelongsToClassEjPKNS_19TargetRegisterClassE" title='llvm::R600SchedStrategy::regBelongsToClass' data-ref="_ZNK4llvm17R600SchedStrategy17regBelongsToClassEjPKNS_19TargetRegisterClassE">regBelongsToClass</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="207Reg" title='Reg' data-type='unsigned int' data-ref="207Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="208RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="208RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="#llvm::R600SchedStrategy::AluKind" title='llvm::R600SchedStrategy::AluKind' data-ref="llvm::R600SchedStrategy::AluKind">AluKind</a> <dfn class="decl" id="_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE" title='llvm::R600SchedStrategy::getAluKind' data-ref="_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE">getAluKind</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="209SU" title='SU' data-type='llvm::SUnit *' data-ref="209SU">SU</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm17R600SchedStrategy7LoadAluEv" title='llvm::R600SchedStrategy::LoadAlu' data-ref="_ZN4llvm17R600SchedStrategy7LoadAluEv">LoadAlu</dfn>();</td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm17R600SchedStrategy18AvailablesAluCountEv" title='llvm::R600SchedStrategy::AvailablesAluCount' data-ref="_ZNK4llvm17R600SchedStrategy18AvailablesAluCountEv">AvailablesAluCount</dfn>() <em>const</em>;</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="_ZN4llvm17R600SchedStrategy15AttemptFillSlotEjb" title='llvm::R600SchedStrategy::AttemptFillSlot' data-ref="_ZN4llvm17R600SchedStrategy15AttemptFillSlotEjb">AttemptFillSlot</dfn> (<em>unsigned</em> <dfn class="local col0 decl" id="210Slot" title='Slot' data-type='unsigned int' data-ref="210Slot">Slot</dfn>, <em>bool</em> <dfn class="local col1 decl" id="211AnyAlu" title='AnyAlu' data-type='bool' data-ref="211AnyAlu">AnyAlu</dfn>);</td></tr>
<tr><th id="88">88</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm17R600SchedStrategy15PrepareNextSlotEv" title='llvm::R600SchedStrategy::PrepareNextSlot' data-ref="_ZN4llvm17R600SchedStrategy15PrepareNextSlotEv">PrepareNextSlot</dfn>();</td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb" title='llvm::R600SchedStrategy::PopInst' data-ref="_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb">PopInst</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col2 decl" id="212Q" title='Q' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="212Q">Q</dfn>, <em>bool</em> <dfn class="local col3 decl" id="213AnyALU" title='AnyALU' data-type='bool' data-ref="213AnyALU">AnyALU</dfn>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm17R600SchedStrategy10AssignSlotEPNS_12MachineInstrEj" title='llvm::R600SchedStrategy::AssignSlot' data-ref="_ZN4llvm17R600SchedStrategy10AssignSlotEPNS_12MachineInstrEj">AssignSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="214MI" title='MI' data-type='llvm::MachineInstr *' data-ref="214MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="215Slot" title='Slot' data-type='unsigned int' data-ref="215Slot">Slot</dfn>);</td></tr>
<tr><th id="92">92</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="decl" id="_ZN4llvm17R600SchedStrategy7pickAluEv" title='llvm::R600SchedStrategy::pickAlu' data-ref="_ZN4llvm17R600SchedStrategy7pickAluEv">pickAlu</dfn>();</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="decl" id="_ZN4llvm17R600SchedStrategy9pickOtherEi" title='llvm::R600SchedStrategy::pickOther' data-ref="_ZN4llvm17R600SchedStrategy9pickOtherEi">pickOther</dfn>(<em>int</em> <dfn class="local col6 decl" id="216QID" title='QID' data-type='int' data-ref="216QID">QID</dfn>);</td></tr>
<tr><th id="94">94</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm17R600SchedStrategy9MoveUnitsERSt6vectorIPNS_5SUnitESaIS3_EES6_" title='llvm::R600SchedStrategy::MoveUnits' data-ref="_ZN4llvm17R600SchedStrategy9MoveUnitsERSt6vectorIPNS_5SUnitESaIS3_EES6_">MoveUnits</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col7 decl" id="217QSrc" title='QSrc' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="217QSrc">QSrc</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col8 decl" id="218QDst" title='QDst' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="218QDst">QDst</dfn>);</td></tr>
<tr><th id="95">95</th><td>};</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_TARGET_AMDGPU_R600MACHINESCHEDULER_H</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUTargetMachine.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
