INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_transmitter/UART_transmitter.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_transmitter/UART_transmitter.srcs/sources_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_transmitter/UART_transmitter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
