# ì•ˆë…•í•˜ì„¸ìš” ì €ëŠ” ì—„ì°¬í•˜ ì…ë‹ˆë‹¤! ğŸ‘‹

## About Me âœ¨

| ê¸°ê°„                     | í™œë™/ê²½ë ¥                          | ì£¼ìš” ì—…ë¬´                         |
|------------------------|----------------------------------|----------------------------------|
| 2025.03.25 ~ 2025.10.28 | ë„¥ìŠ¤íŠ¸ì¹© AI ì‹œìŠ¤í…œë°˜ë„ì²´ ì„¤ê³„ (2ê¸°) / ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„° |     ì„ë² ë””ë“œ & Verilog     |
| 2019.03 ~ 2025.02       | ì¸í•˜ëŒ€í•™êµ         |     ì •ë³´í†µì‹ ê³µí•™ê³¼ ì¡¸ì—…     |

## Skills ğŸ› ï¸

| Category     | Details                                                   |
|--------------|-----------------------------------------------------------|
| **Languages** | Python, C, C++, Verilog, SystemVerilog, MATLAB, |
| **Tools**     | Visual Studio, VS Code, Cadence-Virtuoso, Vivado, Vitis, Synopsys VCS & Verdi, Synopsys Custom Compiler, STM32CubeIDE, OrCAD |


## Experience & Projects
- â–  (Systemverilog) Radix-2Â² DIF, CBFP í™œìš© 512-Point FFT RTL ì„¤ê³„ ë° í•©ì„±
- â–  (Systemverilog) RISC-V RV32I ê¸°ë°˜ 32-bit Multi-Cycle CPU ì„¤ê³„ (Basys3) 
- â–  (Systemverilog) AMBA APBÂ·AXI4-Lite Protocol ë° Peripheral ì„¤ê³„, UVM ê¸°ë°˜ ë™ì‘ ê²€ì¦ (Basys3)
- â–  (Systemverilog) VGA ì˜ìƒì²˜ë¦¬ë¥¼ í™œìš©í•œ ì‹¤ì‹œê°„ PK(Penalty Kick) ê²Œì„ (Basys3)
- â–  (Verilog) UART í†µì‹  SR-04, DHT-11 ë° Multi-function Watch í†µí•© ì œì–´ ì„¤ê³„ (Basys3)
- â–  (C) â€œë£¨íŒ¡: ê²½ì°°ê³¼ ë„ë‘‘â€ ê²Œì„ í”„ë¡œì íŠ¸ (ARM Cortex-M3 STM32)
- â–  (Virtuoso) Wallace Tree ê¸°ë°˜ 16X16 unsigned Multiplier Full-Custom Design
- â–  (Virtuoso, Python) ê·¼ì‚¬ ê°€ì‚°ê¸°ë¥¼ í™œìš©í•œ ì €ì „ë ¥ ë””ì§€í„¸ ì‹ í˜¸ ì²˜ë¦¬
