Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Nov 29 22:38:26 2018

drc -z shiyan_10.ncd shiyan_10.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net j_PWR_2_o_Mux_1_o is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
