vhdl xil_defaultlib "c:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.vhd"
vhdl xil_defaultlib "c:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.vhd"
vhdl xil_defaultlib "C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sources_1/new/rbcp.vhd"
vhdl xil_defaultlib "C:/Users/hikaru/readout/pcb_gb/fpga/rhea/spi_ctrl/spi_ctrl.srcs/sim_1/new/rbcp_sim.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
