// Seed: 4265765539
module module_0;
  logic id_1;
  ;
  assign module_1.id_11 = 0;
  wire \id_2 ;
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wand id_5,
    output wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    input wand id_12,
    input supply1 id_13,
    input tri id_14,
    input supply1 id_15,
    input uwire id_16,
    input wand id_17,
    input supply0 id_18,
    input wor id_19,
    input tri1 id_20,
    output uwire id_21
    , id_37,
    output tri1 id_22,
    input tri id_23,
    input uwire id_24,
    output tri id_25,
    input supply1 id_26,
    output wire id_27,
    input supply1 id_28,
    input tri0 id_29,
    output uwire id_30,
    input uwire id_31,
    output tri1 id_32,
    output supply1 id_33,
    output wand id_34,
    input supply0 id_35
);
  assign id_21 = 1 != id_29;
  wire id_38;
  module_0 modCall_1 ();
  assign id_6 = id_17;
  and primCall (
      id_21,
      id_23,
      id_24,
      id_26,
      id_28,
      id_29,
      id_3,
      id_31,
      id_35,
      id_37,
      id_38,
      id_4,
      id_5,
      id_7,
      id_8,
      id_9
  );
endmodule
