module top_module( 
    input [7:0] in,
    output reg [7:0] out
);

    always@(*)begin
    for(integer i=0;i<8;i=i+1)
        out[i] = in[7-i];
    end
    
endmodule
