# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# File: /home/ipontes3olavy/second_quadrimester/diglabii/week3/doc/main.csv
# Generated on: Mon Nov 20 18:32:22 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clock,Input,PIN_M9,3B,B3B_N0,,,,,,,,,,,,,,
db_dist_h0[6],Output,PIN_AB21,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h0[5],Output,PIN_AB22,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h0[4],Output,PIN_V14,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h0[3],Output,PIN_Y14,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h0[2],Output,PIN_AA10,3B,B3B_N0,,,,,,,,,,,,,,
db_dist_h0[1],Output,PIN_AB17,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h0[0],Output,PIN_Y19,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h1[6],Output,PIN_V19,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h1[5],Output,PIN_V18,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h1[4],Output,PIN_U17,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h1[3],Output,PIN_V16,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h1[2],Output,PIN_Y17,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h1[1],Output,PIN_W16,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_h1[0],Output,PIN_Y16,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l0[6],Output,PIN_AA22,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l0[5],Output,PIN_Y21,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l0[4],Output,PIN_Y22,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l0[3],Output,PIN_W21,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l0[2],Output,PIN_W22,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l0[1],Output,PIN_V21,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l0[0],Output,PIN_U21,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l1[6],Output,PIN_U22,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l1[5],Output,PIN_AA17,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l1[4],Output,PIN_AB18,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l1[3],Output,PIN_AA18,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l1[2],Output,PIN_AA19,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l1[1],Output,PIN_AB20,4A,B4A_N0,,,,,,,,,,,,,,
db_dist_l1[0],Output,PIN_AA20,4A,B4A_N0,,,,,,,,,,,,,,
db_estado[6],Output,PIN_W19,4A,B4A_N0,,,,,,,,,,,,,,
db_estado[5],Output,PIN_C2,2A,B2A_N0,,,,,,,,,,,,,,
db_estado[4],Output,PIN_C1,2A,B2A_N0,,,,,,,,,,,,,,
db_estado[3],Output,PIN_P14,4A,B4A_N0,,,,,,,,,,,,,,
db_estado[2],Output,PIN_T14,4A,B4A_N0,,,,,,,,,,,,,,
db_estado[1],Output,PIN_M8,3B,B3B_N0,,,,,,,,,,,,,,
db_estado[0],Output,PIN_N9,3B,B3B_N0,,,,,,,,,,,,,,
db_sw[1],Input,PIN_V13,4A,B4A_N0,,,,,,,,,,,,,,
db_sw[0],Input,PIN_AB12,4A,B4A_N0,,,,,,,,,,,,,,
echo,Input,PIN_H15,7A,B7A_N0,,,,,,,,,,,,,,
lidar_rx,Input,PIN_H16,7A,B7A_N0,,,,,,,,,,,,,,
lidar_tx,Output,PIN_A12,7A,B7A_N0,,,,,,,,,,,,,,
pwm,Output,PIN_D13,7A,B7A_N0,,,,,,,,,,,,,,
reset,Input,PIN_U13,4A,B4A_N0,,,,,,,,,,,,,,
rx,Input,PIN_A13,7A,B7A_N0,,,,,,,,,,,,,,
trigger,Output,PIN_B12,7A,B7A_N0,,,,,,,,,,,,,,
tx,Output,PIN_B13,7A,B7A_N0,,,,,,,,,,,,,,
