<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4252" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4252{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_4252{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_4252{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4252{left:69px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t5_4252{left:69px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_4252{left:755px;bottom:609px;letter-spacing:-0.16px;}
#t7_4252{left:69px;bottom:593px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t8_4252{left:207px;bottom:593px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_4252{left:69px;bottom:570px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#ta_4252{left:69px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_4252{left:69px;bottom:536px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_4252{left:101px;bottom:973px;letter-spacing:-0.15px;}
#td_4252{left:164px;bottom:1014px;letter-spacing:-0.1px;}
#te_4252{left:245px;bottom:1014px;letter-spacing:-0.12px;}
#tf_4252{left:245px;bottom:998px;letter-spacing:-0.12px;}
#tg_4252{left:164px;bottom:973px;letter-spacing:-0.15px;}
#th_4252{left:245px;bottom:973px;letter-spacing:-0.12px;word-spacing:-0.32px;}
#ti_4252{left:245px;bottom:956px;letter-spacing:-0.11px;}
#tj_4252{left:164px;bottom:932px;letter-spacing:-0.14px;}
#tk_4252{left:245px;bottom:932px;letter-spacing:-0.12px;}
#tl_4252{left:190px;bottom:877px;letter-spacing:0.12px;word-spacing:0.01px;}
#tm_4252{left:276px;bottom:877px;letter-spacing:0.13px;word-spacing:-0.02px;}
#tn_4252{left:77px;bottom:854px;letter-spacing:-0.15px;}
#to_4252{left:482px;bottom:854px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tp_4252{left:87px;bottom:830px;letter-spacing:-0.13px;}
#tq_4252{left:187px;bottom:830px;letter-spacing:-0.12px;}
#tr_4252{left:101px;bottom:805px;letter-spacing:-0.17px;}
#ts_4252{left:164px;bottom:805px;letter-spacing:-0.13px;}
#tt_4252{left:245px;bottom:805px;letter-spacing:-0.12px;}
#tu_4252{left:245px;bottom:788px;letter-spacing:-0.12px;}
#tv_4252{left:102px;bottom:764px;letter-spacing:-0.16px;}
#tw_4252{left:164px;bottom:764px;letter-spacing:-0.13px;}
#tx_4252{left:245px;bottom:764px;letter-spacing:-0.12px;}
#ty_4252{left:245px;bottom:747px;letter-spacing:-0.12px;}
#tz_4252{left:102px;bottom:723px;letter-spacing:-0.15px;}
#t10_4252{left:164px;bottom:723px;letter-spacing:-0.14px;}
#t11_4252{left:245px;bottom:723px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4252{left:245px;bottom:706px;letter-spacing:-0.12px;}
#t13_4252{left:101px;bottom:681px;letter-spacing:-0.17px;}
#t14_4252{left:164px;bottom:681px;letter-spacing:-0.13px;}
#t15_4252{left:245px;bottom:681px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_4252{left:245px;bottom:664px;letter-spacing:-0.12px;}
#t17_4252{left:138px;bottom:495px;letter-spacing:0.11px;word-spacing:0.02px;}
#t18_4252{left:224px;bottom:495px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t19_4252{left:76px;bottom:472px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1a_4252{left:483px;bottom:472px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t1b_4252{left:88px;bottom:448px;letter-spacing:-0.12px;}
#t1c_4252{left:190px;bottom:448px;letter-spacing:-0.12px;}
#t1d_4252{left:102px;bottom:423px;letter-spacing:-0.14px;}
#t1e_4252{left:166px;bottom:423px;letter-spacing:-0.1px;}
#t1f_4252{left:249px;bottom:423px;letter-spacing:-0.11px;}
#t1g_4252{left:249px;bottom:402px;letter-spacing:-0.12px;}
#t1h_4252{left:249px;bottom:385px;letter-spacing:-0.11px;}
#t1i_4252{left:249px;bottom:364px;letter-spacing:-0.11px;}
#t1j_4252{left:166px;bottom:339px;letter-spacing:-0.15px;}
#t1k_4252{left:249px;bottom:339px;letter-spacing:-0.12px;}
#t1l_4252{left:166px;bottom:315px;letter-spacing:-0.13px;}
#t1m_4252{left:249px;bottom:315px;letter-spacing:-0.11px;}
#t1n_4252{left:103px;bottom:278px;letter-spacing:-0.12px;}
#t1o_4252{left:166px;bottom:290px;letter-spacing:-0.13px;}
#t1p_4252{left:249px;bottom:290px;letter-spacing:-0.11px;}
#t1q_4252{left:166px;bottom:266px;letter-spacing:-0.16px;}
#t1r_4252{left:249px;bottom:266px;letter-spacing:-0.12px;}
#t1s_4252{left:103px;bottom:176px;letter-spacing:-0.12px;}
#t1t_4252{left:166px;bottom:241px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t1u_4252{left:249px;bottom:241px;letter-spacing:-0.11px;}
#t1v_4252{left:249px;bottom:220px;letter-spacing:-0.11px;}
#t1w_4252{left:249px;bottom:199px;letter-spacing:-0.11px;}
#t1x_4252{left:249px;bottom:177px;letter-spacing:-0.11px;}
#t1y_4252{left:166px;bottom:153px;letter-spacing:-0.15px;}
#t1z_4252{left:249px;bottom:153px;letter-spacing:-0.12px;}
#t20_4252{left:166px;bottom:128px;letter-spacing:-0.13px;}
#t21_4252{left:249px;bottom:128px;letter-spacing:-0.11px;}
#t22_4252{left:249px;bottom:111px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_4252{left:190px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t24_4252{left:276px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t25_4252{left:77px;bottom:1063px;letter-spacing:-0.15px;}
#t26_4252{left:482px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t27_4252{left:87px;bottom:1039px;letter-spacing:-0.13px;}
#t28_4252{left:187px;bottom:1039px;letter-spacing:-0.12px;}

.s1_4252{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4252{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4252{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4252{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_4252{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4252{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4252{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4252" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4252Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4252" style="-webkit-user-select: none;"><object width="935" height="1210" data="4252/4252.svg" type="image/svg+xml" id="pdf4252" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4252" class="t s1_4252">34-6 </span><span id="t2_4252" class="t s1_4252">Vol. 3D </span>
<span id="t3_4252" class="t s2_4252">INTRODUCTION TO INTEL® SOFTWARE GUARD EXTENSIONS </span>
<span id="t4_4252" class="t s3_4252">On processors that support Intel SGX1 and SGX2, CPUID leaf 12H sub-leaf 2 report physical memory resources </span>
<span id="t5_4252" class="t s3_4252">available for use with Intel SGX. These physical memory sections are typically allocated by BIOS as </span><span id="t6_4252" class="t s4_4252">Processor </span>
<span id="t7_4252" class="t s4_4252">Reserved Memory</span><span id="t8_4252" class="t s3_4252">, and available to the OS to manage as EPC. </span>
<span id="t9_4252" class="t s3_4252">To enumerate how many EPC sections are available to the EPC manager, software can enumerate CPUID leaf 12H </span>
<span id="ta_4252" class="t s3_4252">with sub-leaf index starting from 2, and decode the sub-leaf-type encoding (returned in EAX[3:0]) until the sub- </span>
<span id="tb_4252" class="t s3_4252">leaf type is invalid. All invalid sub-leaves of CPUID leaf 12H return EAX/EBX/ECX/EDX with 0. </span>
<span id="tc_4252" class="t s5_4252">EDX </span>
<span id="td_4252" class="t s5_4252">7:0 </span><span id="te_4252" class="t s5_4252">MaxEnclaveSize_Not64: the maximum supported enclave size is 2^(EDX[7:0]) bytes when not in 64-bit </span>
<span id="tf_4252" class="t s5_4252">mode. </span>
<span id="tg_4252" class="t s5_4252">15:8 </span><span id="th_4252" class="t s5_4252">MaxEnclaveSize_64: the maximum supported enclave size is 2^(EDX[15:8]) bytes when operating in 64- </span>
<span id="ti_4252" class="t s5_4252">bit mode. </span>
<span id="tj_4252" class="t s5_4252">31:16 </span><span id="tk_4252" class="t s5_4252">Reserved (0). </span>
<span id="tl_4252" class="t s6_4252">Table 34-6. </span><span id="tm_4252" class="t s6_4252">CPUID Leaf 12H, Sub-Leaf 1 Enumeration of Intel® SGX Capabilities </span>
<span id="tn_4252" class="t s7_4252">CPUID.(EAX=12H,ECX=1) </span><span id="to_4252" class="t s7_4252">Description Behavior </span>
<span id="tp_4252" class="t s7_4252">Register </span><span id="tq_4252" class="t s7_4252">Bits </span>
<span id="tr_4252" class="t s5_4252">EAX </span><span id="ts_4252" class="t s5_4252">31:0 </span><span id="tt_4252" class="t s5_4252">Report the valid bits of SECS.ATTRIBUTES[31:0] that software can set with ECREATE. </span>
<span id="tu_4252" class="t s5_4252">SECS.ATTRIBUTES[n] can be set to 1 using ECREATE only if EAX[n] is 1, where n &lt; 32. </span>
<span id="tv_4252" class="t s5_4252">EBX </span><span id="tw_4252" class="t s5_4252">31:0 </span><span id="tx_4252" class="t s5_4252">Report the valid bits of SECS.ATTRIBUTES[63:32] that software can set with ECREATE. </span>
<span id="ty_4252" class="t s5_4252">SECS.ATTRIBUTES[n+32] can be set to 1 using ECREATE only if EBX[n] is 1, where n &lt; 32. </span>
<span id="tz_4252" class="t s5_4252">ECX </span><span id="t10_4252" class="t s5_4252">31:0 </span><span id="t11_4252" class="t s5_4252">Report the valid bits of SECS.ATTRIBUTES[95:64] that software can set with ECREATE. </span>
<span id="t12_4252" class="t s5_4252">SECS.ATTRIBUTES[n+64] can be set to 1 using ECREATE only if ECX[n] is 1, where n &lt; 32. </span>
<span id="t13_4252" class="t s5_4252">EDX </span><span id="t14_4252" class="t s5_4252">31:0 </span><span id="t15_4252" class="t s5_4252">Report the valid bits of SECS.ATTRIBUTES[127:96] that software can set with ECREATE. </span>
<span id="t16_4252" class="t s5_4252">SECS.ATTRIBUTES[n+96] can be set to 1 using ECREATE only if EDX[n] is 1, where n &lt; 32. </span>
<span id="t17_4252" class="t s6_4252">Table 34-7. </span><span id="t18_4252" class="t s6_4252">CPUID Leaf 12H, Sub-Leaf Index 2 or Higher Enumeration of Intel® SGX Resources </span>
<span id="t19_4252" class="t s7_4252">CPUID.(EAX=12H,ECX &gt; 1) </span><span id="t1a_4252" class="t s7_4252">Description Behavior </span>
<span id="t1b_4252" class="t s7_4252">Register </span><span id="t1c_4252" class="t s7_4252">Bits </span>
<span id="t1d_4252" class="t s5_4252">EAX </span><span id="t1e_4252" class="t s5_4252">3:0 </span><span id="t1f_4252" class="t s5_4252">0000b: This sub-leaf is invalid; EDX:ECX:EBX:EAX return 0. </span>
<span id="t1g_4252" class="t s5_4252">0001b: This sub-leaf enumerates an EPC section. EBX:EAX and EDX:ECX provide information on the </span>
<span id="t1h_4252" class="t s5_4252">Enclave Page Cache (EPC) section. </span>
<span id="t1i_4252" class="t s5_4252">All other encodings are reserved. </span>
<span id="t1j_4252" class="t s5_4252">11:4 </span><span id="t1k_4252" class="t s5_4252">Reserved (enumerate 0). </span>
<span id="t1l_4252" class="t s5_4252">31:12 </span><span id="t1m_4252" class="t s5_4252">If EAX[3:0] = 0001b, these are bits 31:12 of the physical address of the base of the EPC section. </span>
<span id="t1n_4252" class="t s5_4252">EBX </span>
<span id="t1o_4252" class="t s5_4252">19:0 </span><span id="t1p_4252" class="t s5_4252">If EAX[3:0] = 0001b, these are bits 51:32 of the physical address of the base of the EPC section. </span>
<span id="t1q_4252" class="t s5_4252">31:20 </span><span id="t1r_4252" class="t s5_4252">Reserved. </span>
<span id="t1s_4252" class="t s5_4252">ECX </span>
<span id="t1t_4252" class="t s5_4252">3: 0 </span><span id="t1u_4252" class="t s5_4252">If ECX[3:0] = 0000b, then all bits of the EDX:ECX pair are enumerated as 0. </span>
<span id="t1v_4252" class="t s5_4252">If ECX[3:0] = 0001b, then this section has confidentiality and integrity protection. </span>
<span id="t1w_4252" class="t s5_4252">If ECX[3:0] = 0010b, then this section has confidentiality protection only. </span>
<span id="t1x_4252" class="t s5_4252">All other encodings are reserved. </span>
<span id="t1y_4252" class="t s5_4252">11:4 </span><span id="t1z_4252" class="t s5_4252">Reserved (enumerate 0). </span>
<span id="t20_4252" class="t s5_4252">31:12 </span><span id="t21_4252" class="t s5_4252">If EAX[3:0] = 0001b, these are bits 31:12 of the size of the corresponding EPC section within the </span>
<span id="t22_4252" class="t s5_4252">Processor Reserved Memory. </span>
<span id="t23_4252" class="t s6_4252">Table 34-5. </span><span id="t24_4252" class="t s6_4252">CPUID Leaf 12H, Sub-Leaf 0 Enumeration of Intel® SGX Capabilities </span>
<span id="t25_4252" class="t s7_4252">CPUID.(EAX=12H,ECX=0) </span><span id="t26_4252" class="t s7_4252">Description Behavior </span>
<span id="t27_4252" class="t s7_4252">Register </span><span id="t28_4252" class="t s7_4252">Bits </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
