<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/cores/blackparrot/external/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">//</span>
<a name="l-2"></a><span class="c1">// bsg_fifo_1r1w_pseudo_large</span>
<a name="l-3"></a><span class="c1">//</span>
<a name="l-4"></a><span class="c1">// MBT 3/11/15</span>
<a name="l-5"></a><span class="c1">//</span>
<a name="l-6"></a><span class="c1">// This fifo looks like a 1R1W fifo but actually is implemented</span>
<a name="l-7"></a><span class="c1">// with a 1RW FIFO for the bulk of its storage, and has a</span>
<a name="l-8"></a><span class="c1">// small 1R1W FIFO to help decouple reads and writes that may</span>
<a name="l-9"></a><span class="c1">// conflict. This FIFO is useful for cases where reads and writes</span>
<a name="l-10"></a><span class="c1">// each individually have a duty cycle of 50% or less.</span>
<a name="l-11"></a><span class="c1">//</span>
<a name="l-12"></a><span class="c1">// In 180 nm, the area of a 128x70 1R1W is about 1.75 the equivalent 1RW.</span>
<a name="l-13"></a><span class="c1">// The 2-element little fifo is about 0.25 the above 1RW. So the net</span>
<a name="l-14"></a><span class="c1">// savings is 1.25 versus 1.75; but that assumes the 1R1W has no overhead</span>
<a name="l-15"></a><span class="c1">// when in reality, it would probably have a 2-el fifo as well (e.g. 2.00).</span>
<a name="l-16"></a><span class="c1">// So this module does actually save area.</span>
<a name="l-17"></a><span class="c1">//</span>
<a name="l-18"></a><span class="c1">// For example, an element is written into the</span>
<a name="l-19"></a><span class="c1">// FIFO every other cycle, and an element is read from the FIFO</span>
<a name="l-20"></a><span class="c1">// every other cycle.</span>
<a name="l-21"></a><span class="c1">//</span>
<a name="l-22"></a><span class="c1">// _______________________________</span>
<a name="l-23"></a><span class="c1">//               \     __________ \__|\    ____________</span>
<a name="l-24"></a><span class="c1">//                \___/ 1RW FIFO \___| |__/ 1R1W FIFO  \______</span>
<a name="l-25"></a><span class="c1">//                    \___big____/   | |  \___little___/</span>
<a name="l-26"></a><span class="c1">//                                   |/</span>
<a name="l-27"></a><span class="c1">//</span>
<a name="l-28"></a><span class="c1">// Data is inserted directly into the little fifo until</span>
<a name="l-29"></a><span class="c1">// that fifo is full. Then it is stored in</span>
<a name="l-30"></a><span class="c1">// the 1 port ram. When data is not enqued into the big fifo,</span>
<a name="l-31"></a><span class="c1">// and there is sufficient gauranteed space in the little fifo</span>
<a name="l-32"></a><span class="c1">// then data is transferred from the big fifo to the little fifo.</span>
<a name="l-33"></a><span class="c1">//</span>
<a name="l-34"></a><span class="c1">// Although both bsg_fifo_1r1w_pseudo_large and bsg_fifo_1r1w_large</span>
<a name="l-35"></a><span class="c1">// use 1RW rams, the pseudo fifo will be more area efficient for</span>
<a name="l-36"></a><span class="c1">// smaller FIFO sizes, because 1) it does not read as much data at a time</span>
<a name="l-37"></a><span class="c1">// and thus does not require as many sense amps (see your RAM compiler)</span>
<a name="l-38"></a><span class="c1">// and 2) the little FIFO is smaller than the associated &quot;little fifo&quot;</span>
<a name="l-39"></a><span class="c1">// serial-to-parallel registers of the 1r1w_large.</span>
<a name="l-40"></a><span class="c1">//</span>
<a name="l-41"></a><span class="c1">// * Enque Guarantees:</span>
<a name="l-42"></a><span class="c1">//</span>
<a name="l-43"></a><span class="c1">// In order to maintain the appearance of the 1R1W FIFO, this</span>
<a name="l-44"></a><span class="c1">// FIFO will always accept up to els_p data elements without saying</span>
<a name="l-45"></a><span class="c1">// that it is full. (These elements can be sent back-to-back, but this</span>
<a name="l-46"></a><span class="c1">// may starve out the little FIFO since it will not be able to</span>
<a name="l-47"></a><span class="c1">// access the 1RW FIFO.)</span>
<a name="l-48"></a><span class="c1">//</span>
<a name="l-49"></a><span class="c1">// * Deque non-guarantees and guarantees:</span>
<a name="l-50"></a><span class="c1">//</span>
<a name="l-51"></a><span class="c1">// As long as the duty cycle is &lt;= 50 percent in any window of the input data stream</span>
<a name="l-52"></a><span class="c1">// that is twice the size of the parameter max_conflict_run_p, the FIFO will report</span>
<a name="l-53"></a><span class="c1">// that data is available when there is data available. If the user violates this</span>
<a name="l-54"></a><span class="c1">// parameter, the FIFO may be busy receiving data and potentially could report not</span>
<a name="l-55"></a><span class="c1">// having data when there is in fact data inside the FIFO.</span>
<a name="l-56"></a><span class="c1">//</span>
<a name="l-57"></a><span class="c1">// As long as you check the v_o signal, you will not lose data; but you may have periods</span>
<a name="l-58"></a><span class="c1">// where are unable to read because writes are occupying the bandwidth.</span>
<a name="l-59"></a><span class="c1">//</span>
<a name="l-60"></a><span class="c1">// On the other hand, if you have code that counts how many elements went into the FIFO,</span>
<a name="l-61"></a><span class="c1">// and then expects to deque that number of elements without checking the v_o bit, that</span>
<a name="l-62"></a><span class="c1">//  code could fail.)</span>
<a name="l-63"></a><span class="c1">//</span>
<a name="l-64"></a><span class="c1">// (Another example: if the incoming data comes in bursts of N words, followed by</span>
<a name="l-65"></a><span class="c1">// a pause of at least N cycles, and the receiver reads data at most one word</span>
<a name="l-66"></a><span class="c1">// every other two cycles; then the FIFO will never report empty if it has data.)</span>
<a name="l-67"></a><span class="c1">//</span>
<a name="l-68"></a><span class="c1">// Parameters:</span>
<a name="l-69"></a><span class="c1">//</span>
<a name="l-70"></a><span class="c1">// max_conflict_run_p (N):</span>
<a name="l-71"></a><span class="c1">//</span>
<a name="l-72"></a><span class="c1">//   First, the maximum # of sequential writes, N, that the FIFO can sustain before dropping</span>
<a name="l-73"></a><span class="c1">//   below an average throughput of 1/2 because of structural hazards on the 1RW ram.</span>
<a name="l-74"></a><span class="c1">//   This conflict run property is useful, for example, if we know that traffic comes in bursts</span>
<a name="l-75"></a><span class="c1">//   of consecutive packets.</span>
<a name="l-76"></a>
<a name="l-77"></a><span class="c1">//   Second, how many elements must be queued up before the FIFO starts</span>
<a name="l-78"></a><span class="c1">//   using the large 1RW FIFO, which will likely consume a lot more power,</span>
<a name="l-79"></a><span class="c1">//   after how many elements the effective throughput of the FIFO drops to 1/2.</span>
<a name="l-80"></a>
<a name="l-81"></a><span class="c1">// early_yumi_p:  this parameter says whether the yumi signal comes in earlier</span>
<a name="l-82"></a><span class="c1">//   which allows us to reduce latency between deque and the next element</span>
<a name="l-83"></a><span class="c1">//   being transferred from the internal ram to the output, which in turns</span>
<a name="l-84"></a><span class="c1">//   reduces how many FIFO elements are required by the setting of max_conflict_run_p</span>
<a name="l-85"></a><span class="c1">//   Without early_yumi, this latency is</span>
<a name="l-86"></a><span class="c1">//   2+n cycles (yumi-&gt;BF deq-&gt;LF enq) where n is the number BF enques. early yumi</span>
<a name="l-87"></a><span class="c1">//   changes this to (yumi/BF deq -&gt; LF enq) or 1+n cycles.</span>
<a name="l-88"></a><span class="c1">//   early_yumi_p can be used if the yumi signal is known early, and reduces the</span>
<a name="l-89"></a><span class="c1">//   required little fifo size by 1 element to 1+n.</span>
<a name="l-90"></a>
<a name="l-91"></a><span class="c1">//   [ Assertion to be formally proved: the FIFO size required for a conflict run size of n is 2+n.</span>
<a name="l-92"></a><span class="c1">//   (yumi-&gt;BF deq-&gt;LF enq)+conflicts. So, your basic small FIFO should be at least 3 elements for</span>
<a name="l-93"></a><span class="c1">//   enque patterns that do every-other cycle with an unknown relationship to the output, which</span>
<a name="l-94"></a><span class="c1">//   is also every other cycle. The early yumi flag changes this parameter to</span>
<a name="l-95"></a><span class="c1">//   (yumi/BF deq -&gt; LF enq) +conflicts = 1+n = 2 elements ]</span>
<a name="l-96"></a><span class="c1">//</span>
<a name="l-97"></a><span class="c1">//   (early_yumi_p allows the fifo to support 1/2 rate inputs and outputs with conflict runs of 1</span>
<a name="l-98"></a><span class="c1">//   and only a twofer.)</span>
<a name="l-99"></a>
<a name="l-100"></a><span class="c1">// TODO: make max_conflict_run_p a parameter (and correspondingly parameterize little FIFO size</span>
<a name="l-101"></a><span class="c1">//                                            and update control logic)</span>
<a name="l-102"></a><span class="c1">//       add assertions that detect violation of the max conflict run</span>
<a name="l-103"></a><span class="c1">//</span>
<a name="l-104"></a>
<a name="l-105"></a><span class="k">module</span> <span class="n">bsg_fifo_1r1w_pseudo_large</span> <span class="p">#(</span><span class="k">parameter</span> <span class="n">width_p</span> <span class="o">=</span> <span class="o">-</span><span class="mh">1</span>
<a name="l-106"></a>                                      <span class="p">,</span> <span class="k">parameter</span> <span class="n">els_p</span> <span class="o">=</span> <span class="o">-</span><span class="mh">1</span>
<a name="l-107"></a>                                      <span class="c1">// Future extensions: need to add max_conflict_run_p;</span>
<a name="l-108"></a>                                      <span class="c1">// currently it is &quot;1&quot; and only if early_yumi_p = 1.</span>
<a name="l-109"></a>                                      <span class="c1">// to implement this, we need to parameterize the fifo</span>
<a name="l-110"></a>                                      <span class="c1">// to be of size (max_conflict_run_p+2-early_yumi_p)</span>
<a name="l-111"></a>
<a name="l-112"></a>                                      <span class="c1">// if yumi is on critical path; you can change this to 0.</span>
<a name="l-113"></a>                                      <span class="c1">// but to maintain performance, we would need to</span>
<a name="l-114"></a>                                      <span class="c1">// implement the max_conflict_run_p parameter.</span>
<a name="l-115"></a>                                      <span class="p">,</span> <span class="k">parameter</span> <span class="n">early_yumi_p</span> <span class="o">=</span> <span class="mh">1</span>
<a name="l-116"></a>                                      <span class="p">,</span> <span class="k">parameter</span> <span class="n">verbose_p</span> <span class="o">=</span> <span class="mh">0</span>
<a name="l-117"></a>                                      <span class="p">)</span>
<a name="l-118"></a>   <span class="p">(</span><span class="k">input</span>   <span class="n">clk_i</span>
<a name="l-119"></a>    <span class="p">,</span> <span class="k">input</span> <span class="n">reset_i</span>
<a name="l-120"></a>
<a name="l-121"></a>    <span class="p">,</span> <span class="k">input</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data_i</span>
<a name="l-122"></a>    <span class="p">,</span> <span class="k">input</span> <span class="n">v_i</span>
<a name="l-123"></a>    <span class="p">,</span> <span class="k">output</span> <span class="n">ready_o</span>
<a name="l-124"></a>
<a name="l-125"></a>    <span class="p">,</span> <span class="k">output</span> <span class="n">v_o</span>
<a name="l-126"></a>    <span class="p">,</span> <span class="k">output</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">data_o</span>
<a name="l-127"></a>    <span class="p">,</span> <span class="k">input</span>  <span class="n">yumi_i</span>
<a name="l-128"></a>    <span class="p">);</span>
<a name="l-129"></a>
<a name="l-130"></a>   <span class="k">wire</span> <span class="n">big_full_lo</span><span class="p">,</span> <span class="n">big_empty_lo</span><span class="p">;</span>
<a name="l-131"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">big_data_lo</span><span class="p">;</span>
<a name="l-132"></a>
<a name="l-133"></a>   <span class="k">logic</span>               <span class="n">big_enq</span><span class="p">,</span> <span class="n">big_deq</span><span class="p">,</span> <span class="n">big_deq_r</span><span class="p">;</span>
<a name="l-134"></a>
<a name="l-135"></a>   <span class="k">wire</span>               <span class="n">little_ready_lo</span><span class="p">,</span> <span class="n">little_will_have_space</span><span class="p">;</span>
<a name="l-136"></a>
<a name="l-137"></a>   <span class="k">logic</span>              <span class="n">little_valid</span><span class="p">,</span> <span class="n">big_valid</span><span class="p">;</span>
<a name="l-138"></a>
<a name="l-139"></a>   <span class="k">if</span> <span class="p">(</span><span class="n">early_yumi_p</span><span class="p">)</span>
<a name="l-140"></a>     <span class="k">assign</span> <span class="n">little_will_have_space</span> <span class="o">=</span> <span class="n">little_ready_lo</span> <span class="o">|</span> <span class="n">yumi_i</span><span class="p">;</span>
<a name="l-141"></a>   <span class="k">else</span>
<a name="l-142"></a>     <span class="k">assign</span> <span class="n">little_will_have_space</span> <span class="o">=</span> <span class="n">little_ready_lo</span><span class="p">;</span>
<a name="l-143"></a>
<a name="l-144"></a>   <span class="c1">// whether we dequed something on the last cycle</span>
<a name="l-145"></a>
<a name="l-146"></a>   <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span>
<a name="l-147"></a>     <span class="k">if</span> <span class="p">(</span><span class="n">reset_i</span><span class="p">)</span>
<a name="l-148"></a>       <span class="n">big_deq_r</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-149"></a>     <span class="k">else</span>
<a name="l-150"></a>       <span class="n">big_deq_r</span> <span class="o">&lt;=</span> <span class="n">big_deq</span><span class="p">;</span>
<a name="l-151"></a>
<a name="l-152"></a>   <span class="c1">// if the big fifo is not full, then we can take more data</span>
<a name="l-153"></a>   <span class="k">wire</span> <span class="n">ready_o_int</span> <span class="o">=</span> <span class="o">~</span><span class="n">big_full_lo</span><span class="p">;</span>
<a name="l-154"></a>   <span class="k">assign</span> <span class="n">ready_o</span>   <span class="o">=</span> <span class="n">ready_o_int</span><span class="p">;</span>
<a name="l-155"></a>
<a name="l-156"></a>   <span class="c1">// ***** DEBUG ******</span>
<a name="l-157"></a>   <span class="c1">// for debugging; whether we are bypassing the big fifo</span>
<a name="l-158"></a>   <span class="c1">// synopsys translate_off</span>
<a name="l-159"></a>
<a name="l-160"></a>   <span class="k">wire</span> <span class="n">bypass_mode</span> <span class="o">=</span> <span class="n">v_i</span> <span class="o">&amp;</span> <span class="o">~</span> <span class="n">big_enq</span><span class="p">;</span>
<a name="l-161"></a>
<a name="l-162"></a>   <span class="c1">// sum up all of the storage in this fifo</span>
<a name="l-163"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">num_elements_debug</span> <span class="o">=</span> <span class="n">big1p</span><span class="p">.</span><span class="n">num_elements_debug</span> <span class="o">+</span> <span class="n">big_deq_r</span> <span class="o">+</span> <span class="n">little2p</span><span class="p">.</span><span class="n">num_elements_debug</span><span class="p">;</span>
<a name="l-164"></a>
<a name="l-165"></a>   <span class="k">logic</span> <span class="n">big_enq_r</span><span class="p">;</span>
<a name="l-166"></a>
<a name="l-167"></a>   <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span>
<a name="l-168"></a>     <span class="k">if</span> <span class="p">(</span><span class="n">reset_i</span><span class="p">)</span>
<a name="l-169"></a>       <span class="n">big_enq_r</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-170"></a>     <span class="k">else</span>
<a name="l-171"></a>       <span class="n">big_enq_r</span> <span class="o">&lt;=</span> <span class="n">big_enq_r</span> <span class="o">|</span> <span class="n">big_enq</span><span class="p">;</span>
<a name="l-172"></a>
<a name="l-173"></a>   <span class="k">always_ff</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">clk_i</span><span class="p">)</span>
<a name="l-174"></a>     <span class="k">if</span> <span class="p">(</span><span class="n">verbose_p</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">reset_i</span> <span class="o">===</span> <span class="mh">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">big_enq_r</span> <span class="o">&amp;</span> <span class="n">big_enq</span><span class="p">))</span>
<a name="l-175"></a>       <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;## %L: overflowing into big fifo for the first time (%m)&quot;</span><span class="p">);</span>
<a name="l-176"></a>
<a name="l-177"></a>   <span class="c1">// synopsys translate_on</span>
<a name="l-178"></a>
<a name="l-179"></a>   <span class="c1">//</span>
<a name="l-180"></a>   <span class="c1">// ***** END DEBUG ******</span>
<a name="l-181"></a>
<a name="l-182"></a>   <span class="k">always_comb</span>
<a name="l-183"></a>     <span class="k">begin</span>
<a name="l-184"></a>        <span class="c1">// if we fetch an element last cycle, we need to enque</span>
<a name="l-185"></a>        <span class="c1">// it into the little fifo</span>
<a name="l-186"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">big_deq_r</span><span class="p">)</span>
<a name="l-187"></a>          <span class="k">begin</span>
<a name="l-188"></a>             <span class="c1">// we dequed last cycle, so there must be room</span>
<a name="l-189"></a>             <span class="c1">// in both big and little fifos</span>
<a name="l-190"></a>             <span class="n">little_valid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-191"></a>             <span class="n">big_enq</span>      <span class="o">=</span> <span class="n">v_i</span><span class="p">;</span>
<a name="l-192"></a>
<a name="l-193"></a>             <span class="c1">// if there is data in big fifo</span>
<a name="l-194"></a>             <span class="c1">// and we are not enqueing to the big fifo</span>
<a name="l-195"></a>             <span class="c1">// and the little fifo is empty</span>
<a name="l-196"></a>             <span class="c1">// we can grab another word</span>
<a name="l-197"></a>
<a name="l-198"></a>             <span class="c1">// we do not test for the yumi signal here</span>
<a name="l-199"></a>             <span class="c1">// because an empty little fifo cannot have a yumi.</span>
<a name="l-200"></a>             <span class="n">big_deq</span>      <span class="o">=</span> <span class="p">(</span><span class="o">~</span><span class="n">big_empty_lo</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">big_enq</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">v_o</span><span class="p">);</span>
<a name="l-201"></a>          <span class="k">end</span>
<a name="l-202"></a>        <span class="k">else</span>
<a name="l-203"></a>          <span class="k">begin</span>
<a name="l-204"></a>             <span class="c1">// clean through bypass mode; skip</span>
<a name="l-205"></a>             <span class="c1">// big fifo and go to little fifo</span>
<a name="l-206"></a>             <span class="k">if</span> <span class="p">(</span><span class="n">big_empty_lo</span><span class="p">)</span>
<a name="l-207"></a>               <span class="k">begin</span>
<a name="l-208"></a>                  <span class="n">little_valid</span> <span class="o">=</span> <span class="n">v_i</span>  <span class="o">&amp;</span> <span class="n">little_will_have_space</span><span class="p">;</span>
<a name="l-209"></a>                  <span class="n">big_enq</span>      <span class="o">=</span> <span class="n">v_i</span>  <span class="o">&amp;</span> <span class="o">~</span><span class="n">little_will_have_space</span><span class="p">;</span>
<a name="l-210"></a>                  <span class="n">big_deq</span>      <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span> <span class="c1">// big FIFO is empty, can&#39;t deque</span>
<a name="l-211"></a>               <span class="k">end</span>
<a name="l-212"></a>             <span class="k">else</span>
<a name="l-213"></a>               <span class="c1">// there is data in the big fifo</span>
<a name="l-214"></a>               <span class="c1">// but we did not fetch from it</span>
<a name="l-215"></a>               <span class="c1">// last cycle.</span>
<a name="l-216"></a>               <span class="c1">// we cannot enque anything into</span>
<a name="l-217"></a>               <span class="c1">// the little fifo this cycle.</span>
<a name="l-218"></a>               <span class="k">begin</span>
<a name="l-219"></a>                  <span class="n">little_valid</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-220"></a>                  <span class="n">big_enq</span> <span class="o">=</span> <span class="n">v_i</span>  <span class="o">&amp;</span> <span class="o">~</span><span class="n">big_full_lo</span><span class="p">;</span>
<a name="l-221"></a>                  <span class="n">big_deq</span> <span class="o">=</span> <span class="o">~</span><span class="n">big_enq</span> <span class="o">&amp;</span> <span class="n">little_will_have_space</span><span class="p">;</span>
<a name="l-222"></a>               <span class="k">end</span>
<a name="l-223"></a>          <span class="k">end</span> <span class="c1">// else: !if(big_deq_r)</span>
<a name="l-224"></a>
<a name="l-225"></a>        <span class="n">big_valid</span>    <span class="o">=</span> <span class="n">big_enq</span> <span class="o">|</span> <span class="n">big_deq</span><span class="p">;</span>
<a name="l-226"></a>     <span class="k">end</span>
<a name="l-227"></a>
<a name="l-228"></a>   <span class="c1">// if we dequed from the big queue last cycle</span>
<a name="l-229"></a>   <span class="c1">// then we enque it into the little fifo</span>
<a name="l-230"></a>
<a name="l-231"></a>   <span class="k">wire</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">little_data</span> <span class="o">=</span> <span class="n">big_deq_r</span> <span class="o">?</span> <span class="n">big_data_lo</span> <span class="o">:</span> <span class="n">data_i</span><span class="p">;</span>
<a name="l-232"></a>
<a name="l-233"></a>   <span class="n">bsg_fifo_1rw_large</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">width_p</span><span class="p">)</span>
<a name="l-234"></a>                        <span class="p">,.</span><span class="n">els_p</span><span class="p">(</span><span class="n">els_p</span><span class="p">)</span>
<a name="l-235"></a>                        <span class="p">,.</span><span class="n">verbose_p</span><span class="p">(</span><span class="n">verbose_p</span><span class="p">)</span>
<a name="l-236"></a>                        <span class="p">)</span> <span class="n">big1p</span>
<a name="l-237"></a>     <span class="p">(.</span><span class="n">clk_i</span>         <span class="p">(</span><span class="n">clk_i</span>       <span class="p">)</span>
<a name="l-238"></a>      <span class="p">,.</span><span class="n">reset_i</span>      <span class="p">(</span><span class="n">reset_i</span>     <span class="p">)</span>
<a name="l-239"></a>      <span class="p">,.</span><span class="n">data_i</span>       <span class="p">(</span><span class="n">data_i</span>      <span class="p">)</span>
<a name="l-240"></a>
<a name="l-241"></a>      <span class="p">,.</span><span class="n">v_i</span>          <span class="p">(</span><span class="n">big_valid</span><span class="p">)</span>
<a name="l-242"></a>      <span class="p">,.</span><span class="n">enq_not_deq_i</span><span class="p">(</span><span class="n">big_enq</span><span class="p">)</span>
<a name="l-243"></a>
<a name="l-244"></a>      <span class="p">,.</span><span class="n">full_o</span>   <span class="p">(</span><span class="n">big_full_lo</span> <span class="p">)</span>
<a name="l-245"></a>      <span class="p">,.</span><span class="n">empty_o</span>  <span class="p">(</span><span class="n">big_empty_lo</span><span class="p">)</span>
<a name="l-246"></a>      <span class="p">,.</span><span class="n">data_o</span>   <span class="p">(</span><span class="n">big_data_lo</span> <span class="p">)</span>
<a name="l-247"></a>      <span class="p">);</span>
<a name="l-248"></a>
<a name="l-249"></a>   <span class="n">bsg_two_fifo</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">width_p</span><span class="p">)</span>
<a name="l-250"></a>                  <span class="p">,.</span> <span class="n">verbose_p</span><span class="p">(</span><span class="n">verbose_p</span><span class="p">)</span>
<a name="l-251"></a>                  <span class="p">,.</span> <span class="n">allow_enq_deq_on_full_p</span><span class="p">(</span><span class="n">early_yumi_p</span><span class="p">))</span> <span class="n">little2p</span>
<a name="l-252"></a>     <span class="p">(.</span><span class="n">clk_i</span>   <span class="p">(</span><span class="n">clk_i</span><span class="p">)</span>
<a name="l-253"></a>      <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="n">reset_i</span><span class="p">)</span>
<a name="l-254"></a>      <span class="p">,.</span><span class="n">ready_o</span><span class="p">(</span><span class="n">little_ready_lo</span><span class="p">)</span>
<a name="l-255"></a>      <span class="p">,.</span><span class="n">data_i</span> <span class="p">(</span><span class="n">little_data</span><span class="p">)</span>
<a name="l-256"></a>      <span class="p">,.</span><span class="n">v_i</span>    <span class="p">(</span><span class="n">little_valid</span><span class="p">)</span>
<a name="l-257"></a>
<a name="l-258"></a>      <span class="p">,.</span><span class="n">v_o</span>    <span class="p">(</span><span class="n">v_o</span><span class="p">)</span>
<a name="l-259"></a>      <span class="p">,.</span><span class="n">data_o</span> <span class="p">(</span><span class="n">data_o</span><span class="p">)</span>
<a name="l-260"></a>      <span class="p">,.</span><span class="n">yumi_i</span> <span class="p">(</span><span class="n">yumi_i</span><span class="p">)</span>
<a name="l-261"></a>      <span class="p">);</span>
<a name="l-262"></a>
<a name="l-263"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>