Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Reading design: vgatop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgatop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgatop"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : vgatop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vga_selector.vhd" in Library work.
Architecture behavioral of Entity vga_selector is up to date.
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vga_controller_640_60.vhd" in Library work.
Architecture behavioral of Entity vga_controller_640_60 is up to date.
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vga_controller_800_60.vhd" in Library work.
Architecture behavioral of Entity vga_controller_800_60 is up to date.
Compiling vhdl file "D:/downloads/cell.vhd" in Library work.
Architecture behavioral of Entity cell is up to date.
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/cell_matrix.vhd" in Library work.
Entity <cell_matrix> compiled.
Entity <cell_matrix> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/DCM_25.vhd" in Library work.
Architecture behavioral of Entity dcm_25 is up to date.
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/VgaRefComp.vhd" in Library work.
Architecture structural of Entity vgarefcomp is up to date.
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/ipcore_dir/map_ram.vhd" in Library work.
Architecture map_ram_a of Entity map_ram is up to date.
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/inst_dcm_25.vhd" in Library work.
Architecture behavioral of Entity inst_dcm_25 is up to date.
Compiling vhdl file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" in Library work.
Architecture behavioral of Entity vgatop is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgatop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cell_matrix> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_25> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VgaRefComp> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cell> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_selector> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_controller_640_60> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_controller_800_60> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgatop> in library <work> (Architecture <behavioral>).
WARNING:Xst:1541 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" line 111: Different binding for component: <cell_matrix>. Port <wea> does not match.
WARNING:Xst:2211 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" line 148: Instantiating black box module <map_ram>.
WARNING:Xst:2211 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" line 157: Instantiating black box module <map_ram>.
WARNING:Xst:2211 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" line 166: Instantiating black box module <map_ram>.
WARNING:Xst:2211 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" line 175: Instantiating black box module <map_ram>.
WARNING:Xst:2211 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" line 184: Instantiating black box module <map_ram>.
WARNING:Xst:2211 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" line 193: Instantiating black box module <map_ram>.
WARNING:Xst:819 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd" line 202: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>
Entity <vgatop> analyzed. Unit <vgatop> generated.

Analyzing Entity <cell_matrix> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/cell_matrix.vhd" line 86: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <count>
Entity <cell_matrix> analyzed. Unit <cell_matrix> generated.

Analyzing Entity <cell> in library <work> (Architecture <behavioral>).
Entity <cell> analyzed. Unit <cell> generated.

Analyzing Entity <DCM_25> in library <work> (Architecture <behavioral>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  TRUE" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  FALSE" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM_25>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM_25>.
Entity <DCM_25> analyzed. Unit <DCM_25> generated.

Analyzing Entity <VgaRefComp> in library <work> (Architecture <structural>).
Entity <VgaRefComp> analyzed. Unit <VgaRefComp> generated.

Analyzing Entity <vga_selector> in library <work> (Architecture <behavioral>).
Entity <vga_selector> analyzed. Unit <vga_selector> generated.

Analyzing Entity <vga_controller_640_60> in library <work> (Architecture <behavioral>).
Entity <vga_controller_640_60> analyzed. Unit <vga_controller_640_60> generated.

Analyzing Entity <vga_controller_800_60> in library <work> (Architecture <behavioral>).
Entity <vga_controller_800_60> analyzed. Unit <vga_controller_800_60> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <cell>.
    Related source file is "D:/downloads/cell.vhd".
WARNING:Xst:647 - Input <in1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <cell> synthesized.


Synthesizing Unit <vga_selector>.
    Related source file is "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vga_selector.vhd".
Unit <vga_selector> synthesized.


Synthesizing Unit <vga_controller_640_60>.
    Related source file is "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vga_controller_640_60.vhd".
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit up counter for signal <hcounter>.
    Found 11-bit comparator greatequal for signal <HS$cmp_ge0000> created at line 177.
    Found 11-bit comparator less for signal <HS$cmp_lt0000> created at line 177.
    Found 11-bit up counter for signal <vcounter>.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0000> created at line 202.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0001> created at line 202.
    Found 11-bit comparator greatequal for signal <VS$cmp_ge0000> created at line 193.
    Found 11-bit comparator less for signal <VS$cmp_lt0000> created at line 193.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.


Synthesizing Unit <vga_controller_800_60>.
    Related source file is "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vga_controller_800_60.vhd".
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit up counter for signal <hcounter>.
    Found 11-bit comparator greatequal for signal <HS$cmp_ge0000> created at line 177.
    Found 11-bit comparator less for signal <HS$cmp_lt0000> created at line 177.
    Found 11-bit up counter for signal <vcounter>.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0000> created at line 202.
    Found 11-bit comparator less for signal <video_enable$cmp_lt0001> created at line 202.
    Found 11-bit comparator greatequal for signal <VS$cmp_ge0000> created at line 193.
    Found 11-bit comparator less for signal <VS$cmp_lt0000> created at line 193.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_800_60> synthesized.


Synthesizing Unit <cell_matrix>.
    Related source file is "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/cell_matrix.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <wea_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit up counter for signal <count>.
    Found 5-bit comparator greater for signal <wea_0$cmp_gt0000> created at line 91.
    Found 5-bit comparator less for signal <wea_0$cmp_lt0000> created at line 91.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <cell_matrix> synthesized.


Synthesizing Unit <DCM_25>.
    Related source file is "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/DCM_25.vhd".
Unit <DCM_25> synthesized.


Synthesizing Unit <VgaRefComp>.
    Related source file is "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/VgaRefComp.vhd".
Unit <VgaRefComp> synthesized.


Synthesizing Unit <vgatop>.
    Related source file is "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/vgatop.vhd".
WARNING:Xst:1780 - Signal <spo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <flag> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <dina> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_tmp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_40> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 8-bit latch for signal <color_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 12-bit comparator greater for signal <color_out$cmp_gt0000> created at line 204.
    Found 12-bit comparator greater for signal <color_out$cmp_gt0001> created at line 204.
    Found 3-bit down counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 Comparator(s).
Unit <vgatop> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 11-bit up counter                                     : 4
 3-bit down counter                                    : 1
 4-bit up counter                                      : 1
# Registers                                            : 42
 1-bit register                                        : 42
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 16
 11-bit comparator greatequal                          : 4
 11-bit comparator less                                : 8
 12-bit comparator greater                             : 2
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/map_ram.ngc>.
Loading core <map_ram> for timing and area information for instance <r1>.
Loading core <map_ram> for timing and area information for instance <r2>.
Loading core <map_ram> for timing and area information for instance <r3>.
Loading core <map_ram> for timing and area information for instance <r4>.
Loading core <map_ram> for timing and area information for instance <r5>.
Loading core <map_ram> for timing and area information for instance <r6>.
WARNING:Xst:1290 - Hierarchical block <VgaCtrl800_60> is unconnected in block <vga>.
   It will be removed from the design.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block wea_0.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 11-bit up counter                                     : 4
 3-bit down counter                                    : 1
 4-bit up counter                                      : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Latches                                              : 2
 1-bit latch                                           : 1
 8-bit latch                                           : 1
# Comparators                                          : 16
 11-bit comparator greatequal                          : 4
 11-bit comparator less                                : 8
 12-bit comparator greater                             : 2
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch wea_0 hinder the constant cleaning in the block cell_matrix.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <vga/VgaCtrl800_60/blank> of sequential type is unconnected in block <vgatop>.
WARNING:Xst:2677 - Node <vga/VgaCtrl800_60/HS> of sequential type is unconnected in block <vgatop>.
WARNING:Xst:2677 - Node <vga/VgaCtrl800_60/VS> of sequential type is unconnected in block <vgatop>.
INFO:Xst:2261 - The FF/Latch <color_out_6> in Unit <vgatop> is equivalent to the following FF/Latch, which will be removed : <color_out_7> 
INFO:Xst:2261 - The FF/Latch <color_out_3> in Unit <vgatop> is equivalent to the following FF/Latch, which will be removed : <color_out_4> 
INFO:Xst:2261 - The FF/Latch <color_out_0> in Unit <vgatop> is equivalent to the following FF/Latch, which will be removed : <color_out_1> 

Optimizing unit <vgatop> ...

Optimizing unit <cell_matrix> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgatop, actual ratio is 1.
Latch color_out_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch color_out_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch color_out_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <vgatop> :
	Found 6-bit shift register for signal <Inst_cell_matrix/Inst_cell_0106/data>.
	Found 6-bit shift register for signal <Inst_cell_matrix/Inst_cell_0206/data>.
	Found 6-bit shift register for signal <Inst_cell_matrix/Inst_cell_0306/data>.
	Found 6-bit shift register for signal <Inst_cell_matrix/Inst_cell_0406/data>.
	Found 6-bit shift register for signal <Inst_cell_matrix/Inst_cell_0506/data>.
	Found 6-bit shift register for signal <Inst_cell_matrix/Inst_cell_0606/data>.
Unit <vgatop> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32
# Shift Registers                                      : 6
 6-bit shift register                                  : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgatop.ngr
Top Level Output File Name         : vgatop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 35

Cell Usage :
# BELS                             : 136
#      GND                         : 7
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 7
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT3_L                      : 1
#      LUT4                        : 27
#      LUT4_D                      : 1
#      LUT4_L                      : 3
#      MUXCY                       : 25
#      MUXF5                       : 3
#      VCC                         : 7
#      XORCY                       : 22
# FlipFlops/Latches                : 47
#      FD                          : 5
#      FD_1                        : 6
#      FDR                         : 16
#      FDRE                        : 11
#      LD                          : 8
#      LDE                         : 1
# RAMS                             : 6
#      RAMB16_S36_S36              : 6
# Shift Registers                  : 6
#      SRL16_1                     : 6
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 35
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 33
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       49  out of   4656     1%  
 Number of Slice Flip Flops:             39  out of   9312     0%  
 Number of 4 input LUTs:                 78  out of   9312     0%  
    Number used as logic:                72
    Number used as Shift registers:       6
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    232    15%  
    IOB Flip Flops:                       8
 Number of BRAMs:                         6  out of     20    30%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)          | Load  |
-----------------------------------------------------------------------+--------------------------------+-------+
clk_50                                                                 | Inst_DCM_25/DCM_SP_INST:CLK0   | 50    |
color_out_not0001(color_out_not0001:O)                                 | NONE(*)(color_out_0)           | 8     |
Inst_cell_matrix/wea_0_cmp_lt0000(Inst_cell_matrix/wea_0_cmp_lt00001:O)| NONE(*)(Inst_cell_matrix/wea_0)| 1     |
-----------------------------------------------------------------------+--------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.616ns (Maximum Frequency: 131.303MHz)
   Minimum input arrival time before clock: 4.388ns
   Maximum output required time after clock: 4.880ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 7.616ns (frequency: 131.303MHz)
  Total number of paths / destination ports: 714 / 119
-------------------------------------------------------------------------
Delay:               3.808ns (Levels of Logic = 1)
  Source:            r2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (RAM)
  Destination:       Inst_cell_matrix/Inst_cell_0206/Mshreg_data (FF)
  Source Clock:      clk_50 rising
  Destination Clock: clk_50 falling

  Data Path: r2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram to Inst_cell_matrix/Inst_cell_0206/Mshreg_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKA->DOA0    4   2.800   0.587  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (douta<0>)
     end scope: 'r2'
     SRL16_1:D                 0.421          Inst_cell_matrix/Inst_cell_0206/Mshreg_data
    ----------------------------------------
    Total                      3.808ns (3.221ns logic, 0.587ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.388ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       vga/VgaCtrl640_60/vcounter_0 (FF)
  Destination Clock: clk_50 rising

  Data Path: rst to vga/VgaCtrl640_60/vcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  rst_IBUF (rst_IBUF)
     LUT4:I0->O           11   0.704   0.933  vga/VgaCtrl640_60/vcounter_or000026 (vga/VgaCtrl640_60/vcounter_or0000)
     FDRE:R                    0.911          vga/VgaCtrl640_60/vcounter_0
    ----------------------------------------
    Total                      4.388ns (2.833ns logic, 1.555ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.880ns (Levels of Logic = 1)
  Source:            vga/VgaCtrl640_60/vcounter_2 (FF)
  Destination:       vcount<2> (PAD)
  Source Clock:      clk_50 rising

  Data Path: vga/VgaCtrl640_60/vcounter_2 to vcount<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.591   1.017  vga/VgaCtrl640_60/vcounter_2 (vga/VgaCtrl640_60/vcounter_2)
     OBUF:I->O                 3.272          vcount_2_OBUF (vcount<2>)
    ----------------------------------------
    Total                      4.880ns (3.863ns logic, 1.017ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'color_out_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            color_out_6_1 (LATCH)
  Destination:       color_out<7> (PAD)
  Source Clock:      color_out_not0001 falling

  Data Path: color_out_6_1 to color_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  color_out_6_1 (color_out_6_1)
     OBUF:I->O                 3.272          color_out_7_OBUF (color_out<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.06 secs
 
--> 

Total memory usage is 274332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    5 (   0 filtered)

