$date
	Wed Sep 28 05:20:18 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module segmentdisplay_test $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$var wire 1 % c $end
$var wire 1 & b $end
$var wire 1 ' a $end
$var reg 1 ( x1 $end
$var reg 1 ) x2 $end
$var reg 1 * x3 $end
$var reg 1 + x4 $end
$scope module dut $end
$var wire 1 ' a $end
$var wire 1 & b $end
$var wire 1 % c $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 * x3 $end
$var wire 1 + x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
1'
1&
1%
1$
1#
1"
0!
$end
#10000
0$
0'
0#
0"
1+
#20000
1'
1$
0%
1#
1!
0+
1*
#30000
1%
0#
1+
#40000
0'
0$
1&
1"
1!
0+
0*
1)
#50000
1'
0&
1$
1+
#60000
1'
1#
0+
1*
#70000
0$
0"
1&
0!
0#
1+
#80000
1!
1#
1$
1"
0+
0*
0)
1(
#90000
1&
0#
0$
1+
#100000
1#
1'
0+
1*
#110000
0'
1$
0&
1!
1+
#120000
0!
1'
0%
0+
0*
1)
#130000
1&
1%
1!
0'
0"
1+
#140000
1'
0&
0%
1"
0+
1*
#150000
0$
1!
1+
#200000
