# uvm-basics
Inspired on the 'UVM basics' course by Mentor

## Basic design 

It is a simple counter. This is a basic UVM TB structure follwing the steps presented in 
https://www.youtube.com/playlist?list=PL589BOiAVX7ZuFi6omNpuSd3WGGFmcu-Q

## Serial unsigned mutiplier and a Booth signed multiplier

It is a parametrizable UVM testbench tested on 4 different multipliers.

## Network-on-Chip

It is the NoC design presented in the paper [HERMES: an infrastructure for low area overhead packet-switching networks on chip](https://www.sciencedirect.com/science/article/pii/S0167926004000185)

## UART interface

An UVM testbench for an [UART interface](http://www.asic-world.com/examples/verilog/uart.html).

