$date
	Sun Oct 23 01:38:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1005293
b10100 !
1"
#1005294
b10100 &
b10100 %
1$
#1005295
0"
#1005298
b1010 &
b1010 %
#1005302
b101 &
b101 %
#1005306
b10000 &
b10000 %
#1005310
b1000 &
b1000 %
#1005314
b100 &
b100 %
#1005318
b10 &
b10 %
#1005322
b1 &
b1 %
1#
#1005326
b0 &
0#
b0 %
0$
#1998183
1"
#1998186
b10100 &
b10100 %
1$
#1998187
0"
#1998190
b1010 &
b1010 %
#1998194
b101 &
b101 %
#1998198
b10000 &
b10000 %
#1998202
b1000 &
b1000 %
#1998206
b100 &
b100 %
#1998210
b10 &
b10 %
#1998214
b1 &
1#
b1 %
#1998218
b0 &
b0 %
0#
0$
#2975617
b10110 !
1"
#2975618
b10110 &
b10110 %
1$
#2975619
0"
#2975622
b1011 &
b1011 %
#2975626
b100010 &
b100010 %
#2975630
b10001 &
b10001 %
#2975634
b110100 &
b110100 %
#2975638
b11010 &
b11010 %
#2975642
b1101 &
b1101 %
#2975646
b101000 &
b101000 %
#2975650
b10100 &
b10100 %
#2975654
b1010 &
b1010 %
#2975658
b101 &
b101 %
#2975662
b10000 &
b10000 %
#2975666
b1000 &
b1000 %
#2975670
b100 &
b100 %
#2975674
b10 &
b10 %
#2975678
b1 &
1#
b1 %
#2975682
b0 &
b0 %
0#
0$
#4500012
