Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jan  6 22:27:53 2022
| Host         : Vozeo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AICameraTop_control_sets_placed.rpt
| Design       : AICameraTop
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   171 |
|    Minimum number of control sets                        |   171 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   769 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   171 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |   123 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           34 |
| No           | No                    | Yes                    |              51 |           15 |
| No           | Yes                   | No                     |              27 |           14 |
| Yes          | No                    | No                     |             420 |          141 |
| Yes          | No                    | Yes                    |              17 |            5 |
| Yes          | Yes                   | No                     |             864 |          432 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                                                                         Enable Signal                                                                                         |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out2  | uart/uartIn/p_0_in[6]                                                                                                                                                                         | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_228 | getImage/now_addr_reg[14]_psbram_and_n                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  |                                                                                                                                                                                               | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_213  | getImage/now_addr_reg[13]_psbram_and_n                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1  |                                                                                                                                                                                               |                                                                                                                                |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | bluetooth/bluetooth_out[3]_i_1_n_0                                                                                                                                                            | rst_IBUF                                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | bluetooth/bluetooth_out[0]_i_1_n_0                                                                                                                                                            | rst_IBUF                                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | bluetooth/bluetooth_out[1]_i_1_n_0                                                                                                                                                            | rst_IBUF                                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | bluetooth/bluetooth_out[2]_i_1_n_0                                                                                                                                                            | rst_IBUF                                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/p_0_in[0]                                                                                                                                                                         | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/p_0_in[1]                                                                                                                                                                         | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/p_0_in[3]                                                                                                                                                                         | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/p_0_in[7]                                                                                                                                                                         | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/p_0_in[4]                                                                                                                                                                         | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/p_0_in[5]                                                                                                                                                                         | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/p_0_in[2]                                                                                                                                                                         | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out2  | uart/uartOut/uart_tx_i_1_n_0                                                                                                                                                                  | uart/uart_out_rst                                                                                                              |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_229  | getImage/now_addr_reg[14]_psbram_and_n_1                                                                                       |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_212 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_psbram_and_n    |                1 |              2 |         2.00 |
| ~pclk_IBUF_BUFG         |                                                                                                                                                                                               |                                                                                                                                |                2 |              2 |         1.00 |
|  pclk_IBUF_BUFG         |                                                                                                                                                                                               |                                                                                                                                |                1 |              3 |         3.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/cnt                                                                                                                                                                               | uart/uart_in_rst_reg_n_0                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out2  | bluetooth/bluetooth_dealed[3]_i_1_n_0                                                                                                                                                         |                                                                                                                                |                3 |              4 |         1.33 |
|  clk_wiz/inst/clk_out2  | bluetooth/cnt[3]_i_1_n_0                                                                                                                                                                      | rst_IBUF                                                                                                                       |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartOut/end_cnt_clk                                                                                                                                                                      | uart/uart_out_rst                                                                                                              |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out3  |                                                                                                                                                                                               |                                                                                                                                |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out3  | camera/sender/now_state[3]_i_1_n_0                                                                                                                                                            | rst_IBUF                                                                                                                       |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out3  | camera/sender/sio_c1_out                                                                                                                                                                      |                                                                                                                                |                2 |              5 |         2.50 |
|  clk_wiz/inst/clk_out2  |                                                                                                                                                                                               |                                                                                                                                |                4 |              5 |         1.25 |
|  clk_wiz/inst/clk_out2  |                                                                                                                                                                                               | rst_IBUF                                                                                                                       |                4 |              6 |         1.50 |
|  clk_wiz/inst/clk_out3  | camera/sender/change_time_0                                                                                                                                                                   | camera/sender/change_time[8]_i_1_n_0                                                                                           |                1 |              7 |         7.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[263]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[175]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[103]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[311]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[319]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[287]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[303]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[343]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[127]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[367]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[375]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[239]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[31]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[327]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[335]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[351]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[47]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[63]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[71]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[7]_i_1_n_0                                                                                                                                                              |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[39]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[79]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[55]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[87]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[95]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[383]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[119]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[159]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[199]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[223]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[247]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[135]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[111]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[183]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[215]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[231]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[295]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[359]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[143]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                1 |              8 |         8.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[151]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[23]_i_1_n_0                                                                                                                                                             |                                                                                                                                |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[191]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[255]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[207]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[271]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[279]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/image_res[167]_i_1_n_0                                                                                                                                                            |                                                                                                                                |                2 |              8 |         4.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_219 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_17_psbram_and_n_3 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_222 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_18_psbram_and_n_3 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_223 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_18_psbram_and_n_2 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_221 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_18_psbram_and_n_1 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_224 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_18_psbram_and_n   |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_167 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_22_psbram_and_n   |                7 |              9 |         1.29 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_123 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_33_psbram_and_n_2 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_109 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_23_psbram_and_n_2 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_105 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_31_psbram_and_n_3 |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_106 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_31_psbram_and_n   |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_108 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_31_psbram_and_n_1 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_107 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_31_psbram_and_n_2 |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_111 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_23_psbram_and_n_1 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_114 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_32_psbram_and_n_3 |                8 |              9 |         1.12 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_110 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_23_psbram_and_n_3 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_112 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_23_psbram_and_n   |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_113 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_32_psbram_and_n_1 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_115 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_32_psbram_and_n_2 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_118 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_24_psbram_and_n_1 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_116 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_32_psbram_and_n   |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_117 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_24_psbram_and_n_3 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_119 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_24_psbram_and_n   |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_120 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_24_psbram_and_n_2 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_124 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_33_psbram_and_n_1 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_121 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_33_psbram_and_n_3 |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_122 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_33_psbram_and_n   |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_125 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_25_psbram_and_n_3 |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_126 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_25_psbram_and_n_2 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_128 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_25_psbram_and_n_1 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_127 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_25_psbram_and_n   |                7 |              9 |         1.29 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_130 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_34_psbram_and_n   |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_129 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_34_psbram_and_n_1 |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_133 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_26_psbram_and_n   |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_131 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_34_psbram_and_n_2 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_132 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_34_psbram_and_n_3 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_136 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_26_psbram_and_n_1 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_135 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_26_psbram_and_n_3 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_134 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_26_psbram_and_n_2 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_138 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_27_psbram_and_n   |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_137 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_27_psbram_and_n_3 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_142 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_19_psbram_and_n_2 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_140 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_27_psbram_and_n_2 |                7 |              9 |         1.29 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_144 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_19_psbram_and_n_1 |                7 |              9 |         1.29 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_139 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_27_psbram_and_n_1 |                8 |              9 |         1.12 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_141 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_19_psbram_and_n_3 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_143 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_19_psbram_and_n   |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_146 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_28_psbram_and_n_2 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_147 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_28_psbram_and_n_3 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_145 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_28_psbram_and_n   |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_148 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_28_psbram_and_n_1 |                7 |              9 |         1.29 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_153 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_29_psbram_and_n_3 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_154 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_29_psbram_and_n_1 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_152 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_20_psbram_and_n_2 |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_150 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_20_psbram_and_n_1 |                7 |              9 |         1.29 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_151 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_20_psbram_and_n   |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_156 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_29_psbram_and_n   |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_159 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_21_psbram_and_n_2 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_157 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_21_psbram_and_n_3 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_160 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_21_psbram_and_n_1 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_158 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_21_psbram_and_n   |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_155 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_29_psbram_and_n_2 |                2 |              9 |         4.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_161 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_30_psbram_and_n_3 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_164 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_30_psbram_and_n   |                7 |              9 |         1.29 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_162 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_30_psbram_and_n_2 |                2 |              9 |         4.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_163 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_30_psbram_and_n_1 |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_165 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_22_psbram_and_n_3 |                3 |              9 |         3.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_168 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_22_psbram_and_n_1 |                8 |              9 |         1.12 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_149 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_20_psbram_and_n_3 |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_166 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_22_psbram_and_n_2 |                2 |              9 |         4.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_217 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_17_psbram_and_n_2 |                6 |              9 |         1.50 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_214 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_psbram_and_n_1  |                9 |              9 |         1.00 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_216 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_psbram_and_n    |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_215 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_7_psbram_and_n_2  |                7 |              9 |         1.29 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_218 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_17_psbram_and_n_1 |                5 |              9 |         1.80 |
|  clk_wiz/inst/clk_out4  | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_220 | buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_17_psbram_and_n   |                4 |              9 |         2.25 |
|  clk_wiz/inst/clk_out1  |                                                                                                                                                                                               | vga/row_pos                                                                                                                    |                3 |             11 |         3.67 |
|  clk_wiz/inst/clk_out3  | camera/sender/sccb_ready_reg_0                                                                                                                                                                | rst_IBUF                                                                                                                       |                5 |             11 |         2.20 |
|  uart/uartOut/trans_clk |                                                                                                                                                                                               | uart/uart_out_rst                                                                                                              |                3 |             12 |         4.00 |
|  uart/uartOut/trans_clk | uart/uartOut/uartGetData/row_pos[11]_i_1_n_0                                                                                                                                                  | uart/uart_out_rst                                                                                                              |                2 |             12 |         6.00 |
|  clk_wiz/inst/clk_out1  | vga/row_pos                                                                                                                                                                                   | vga/row_pos[11]_i_1__0_n_0                                                                                                     |                4 |             12 |         3.00 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/res_cnt[3]_i_1_n_0                                                                                                                                                                | uart/uart_in_rst_reg_n_0                                                                                                       |                4 |             13 |         3.25 |
|  clk_wiz/inst/clk_out4  |                                                                                                                                                                                               | rst_IBUF                                                                                                                       |                9 |             14 |         1.56 |
|  clk_wiz/inst/clk_out2  | uart/uartIn/begin_bps_cnt                                                                                                                                                                     | uart/uart_in_rst_reg_n_0                                                                                                       |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out2  | bluetooth/begin_bps_cnt                                                                                                                                                                       | rst_IBUF                                                                                                                       |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out3  | camera/sender/wait_time[16]_i_1_n_0                                                                                                                                                           | rst_IBUF                                                                                                                       |                4 |             17 |         4.25 |
|  clk_wiz/inst/clk_out4  |                                                                                                                                                                                               |                                                                                                                                |               16 |             18 |         1.12 |
|  uart/E[0]              |                                                                                                                                                                                               |                                                                                                                                |                8 |             19 |         2.38 |
|  pclk_IBUF_BUFG         | getImage/get_ready                                                                                                                                                                            | getImage/write_ready1                                                                                                          |                4 |             19 |         4.75 |
|  pclk_IBUF_BUFG         | getImage/next_addr                                                                                                                                                                            | getImage/write_ready1                                                                                                          |                5 |             19 |         3.80 |
|  pclk_IBUF_BUFG         | getImage/rgb_565_0                                                                                                                                                                            |                                                                                                                                |               11 |             27 |         2.45 |
|  clk_wiz/inst/clk_out3  | camera/sender/data_temp[31]_i_1_n_0                                                                                                                                                           | rst_IBUF                                                                                                                       |                6 |             30 |         5.00 |
|  clk_wiz/inst/clk_out2  |                                                                                                                                                                                               | uart/uart_out_rst                                                                                                              |                9 |             34 |         3.78 |
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


