<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 21 17:41:39 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \u3/line_7__N_375]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets \u1/clk_1mhz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_in_c]
            463 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.354ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_delay_i0_i0  (from clk_in_c +)
   Destination:    FD1P3AX    SP             \u1/state_i0_i0  (to clk_in_c +)

   Delay:                  11.361ns  (41.9% logic, 58.1% route), 15 logic levels.

 Constraint Details:

     11.361ns data_path \u1/cnt_delay_i0_i0 to \u1/state_i0_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.354ns

 Path Details: \u1/cnt_delay_i0_i0 to \u1/state_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_delay_i0_i0 (from clk_in_c)
Route         2   e 1.198                                  \u1/cnt_delay[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \u1/sub_732_add_2_1
Route         1   e 0.020                                  \u1/n14065
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_3
Route         1   e 0.020                                  \u1/n14066
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_5
Route         1   e 0.020                                  \u1/n14067
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_7
Route         1   e 0.020                                  \u1/n14068
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_9
Route         1   e 0.020                                  \u1/n14069
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_11
Route         1   e 0.020                                  \u1/n14070
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_13
Route         1   e 0.020                                  \u1/n14071
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_15
Route         1   e 0.020                                  \u1/n14072
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_17
Route         1   e 0.020                                  \u1/n14073
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_19
Route         1   e 0.020                                  \u1/n14074
FCI_TO_F    ---     0.598            CIN to S[2]           \u1/sub_732_add_2_21
Route        22   e 2.179                                  \u1/n261
LUT4        ---     0.493              B to Z              \u1/i1_3_lut
Route         1   e 0.941                                  \u1/n9022
LUT4        ---     0.493              B to Z              \u1/i2_4_lut_4_lut_adj_63
Route         2   e 1.141                                  \u1/n15287
LUT4        ---     0.493              D to Z              \u1/i2_4_lut_4_lut_adj_104
Route         1   e 0.941                                  \u1/clk_in_c_enable_92
                  --------
                   11.361  (41.9% logic, 58.1% route), 15 logic levels.


Passed:  The following path meets requirements by 988.354ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_delay_i0_i0  (from clk_in_c +)
   Destination:    FD1P3AX    SP             \u1/state_i0_i2  (to clk_in_c +)

   Delay:                  11.361ns  (41.9% logic, 58.1% route), 15 logic levels.

 Constraint Details:

     11.361ns data_path \u1/cnt_delay_i0_i0 to \u1/state_i0_i2 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.354ns

 Path Details: \u1/cnt_delay_i0_i0 to \u1/state_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_delay_i0_i0 (from clk_in_c)
Route         2   e 1.198                                  \u1/cnt_delay[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \u1/sub_732_add_2_1
Route         1   e 0.020                                  \u1/n14065
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_3
Route         1   e 0.020                                  \u1/n14066
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_5
Route         1   e 0.020                                  \u1/n14067
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_7
Route         1   e 0.020                                  \u1/n14068
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_9
Route         1   e 0.020                                  \u1/n14069
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_11
Route         1   e 0.020                                  \u1/n14070
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_13
Route         1   e 0.020                                  \u1/n14071
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_15
Route         1   e 0.020                                  \u1/n14072
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_17
Route         1   e 0.020                                  \u1/n14073
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_732_add_2_19
Route         1   e 0.020                                  \u1/n14074
FCI_TO_F    ---     0.598            CIN to S[2]           \u1/sub_732_add_2_21
Route        22   e 2.179                                  \u1/n261
LUT4        ---     0.493              B to Z              \u1/i1_3_lut
Route         1   e 0.941                                  \u1/n9022
LUT4        ---     0.493              B to Z              \u1/i2_4_lut_4_lut_adj_63
Route         2   e 1.141                                  \u1/n15287
LUT4        ---     0.493              A to Z              \u1/i2_4_lut_adj_91
Route         1   e 0.941                                  \u1/clk_in_c_enable_109
                  --------
                   11.361  (41.9% logic, 58.1% route), 15 logic levels.


Passed:  The following path meets requirements by 988.374ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_write_i0_i4  (from clk_in_c +)
   Destination:    FD1P3AX    SP             \u1/num_delay_i0_i6  (to clk_in_c +)

   Delay:                  11.341ns  (30.0% logic, 70.0% route), 7 logic levels.

 Constraint Details:

     11.341ns data_path \u1/cnt_write_i0_i4 to \u1/num_delay_i0_i6 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.374ns

 Path Details: \u1/cnt_write_i0_i4 to \u1/num_delay_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_write_i0_i4 (from clk_in_c)
Route        30   e 2.093                                  cnt_write[4]
LUT4        ---     0.493              C to Z              \u1/i13900_2_lut_rep_238_3_lut_4_lut
Route         2   e 1.141                                  \u1/n16458
LUT4        ---     0.493              B to Z              \u1/i75_4_lut
Route         1   e 0.941                                  \u1/n73
LUT4        ---     0.493              C to Z              \u1/i1_4_lut_adj_83
Route         1   e 0.941                                  \u1/n52_adj_539
LUT4        ---     0.493              D to Z              \u1/i77_4_lut
Route         1   e 0.941                                  \u1/n75
LUT4        ---     0.493              D to Z              \u1/i1_4_lut_4_lut_adj_52
Route         1   e 0.941                                  \u1/n45
LUT4        ---     0.493              B to Z              \u1/i14070_4_lut_4_lut
Route         1   e 0.941                                  \u1/clk_in_c_enable_105
                  --------
                   11.341  (30.0% logic, 70.0% route), 7 logic levels.

Report: 11.646 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u3/line_7__N_375]       |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \u1/clk_1mhz]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |  1000.000 ns|    11.646 ns|    15  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  5407 paths, 469 nets, and 1419 connections (52.6% coverage)


Peak memory: 84385792 bytes, TRCE: 1462272 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
