# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/new/Amplification.v" \
"../../../../Lab6.srcs/sources_1/new/D.v" \
"../../../../Lab6.srcs/sources_1/new/Minus.v" \
"../../../../Lab6.srcs/sources_1/new/PipeLine.v" \
"../../../../Lab6.srcs/sources_1/new/Sum.v" \
"../../../../Lab6.srcs/sim_1/new/PipeLine_Sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
