# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4_1.gen/sources_1/ip/c_addsub_0_1/sim/c_addsub_0.vhd" \
"../../../../lab4_1.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \

# Do not sort compile order
nosort
