<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ExplorerOne: src/drivers/stm32f3discovery/stm/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ExplorerOne
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c718a368270b13c54d94892d20736f45.html">drivers</a></li><li class="navelem"><a class="el" href="dir_f5ba85cfe6517ebfcf5b642124b5d51a.html">stm32f3discovery</a></li><li class="navelem"><a class="el" href="dir_3229df0ad3c71d10e4182eb303214001.html">stm</a></li><li class="navelem"><a class="el" href="dir_0c1379cdda03614ff332060ed92ccdf6.html">STM32F3xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_5d2055370f1526a8f27cbd1448473024.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f3xx_ll_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f3xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32F3xx_LL_DMA_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32F3xx_LL_DMA_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f3xx_8h.html">stm32f3xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t CHANNEL_OFFSET_TAB[] =</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>{</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>};</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>{</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  uint32_t PeriphOrM2MSrcAddress;  </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  uint32_t MemoryOrM2MDstAddress;  </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  uint32_t Direction;              </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  uint32_t Mode;                   </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  uint32_t PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  uint32_t MemoryOrM2MDstIncMode;  </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  uint32_t PeriphOrM2MSrcDataSize; </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  uint32_t MemoryOrM2MDstDataSize; </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  uint32_t NbData;                 </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  uint32_t Priority;               </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>} LL_DMA_InitTypeDef;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define LL_DMA_CHANNEL_1                  0x00000001U </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_DMA_CHANNEL_2                  0x00000002U </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_DMA_CHANNEL_3                  0x00000003U </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define LL_DMA_CHANNEL_4                  0x00000004U </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_DMA_CHANNEL_5                  0x00000005U </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_DMA_CHANNEL_6                  0x00000006U </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define LL_DMA_CHANNEL_7                  0x00000007U </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define LL_DMA_CHANNEL_ALL                0xFFFF0000U </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U             </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         </span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U             </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#if defined(DMA2)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#if defined (DMA2)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#if defined (DMA2_Channel6) &amp;&amp; defined (DMA2_Channel7)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#if defined (DMA2)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">#if defined (DMA2_Channel6) &amp;&amp; defined (DMA2_Channel7)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA2_Channel6 : \</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) ? DMA1_Channel7 : \</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor"> DMA2_Channel7)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableChannel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>{</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  SET_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>}</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableChannel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  CLEAR_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>}</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>{</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>));</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>}</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t <a class="code hl_union" href="unionConfiguration.html">Configuration</a>)</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>{</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>             <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>             <a class="code hl_union" href="unionConfiguration.html">Configuration</a>);</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>}</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Direction)</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>{</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>             <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>, Direction);</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>}</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>{</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>));</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>}</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>{</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>,</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>             Mode);</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>}</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>__STATIC_INLINE uint32_t LL_DMA_GetMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>{</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>));</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>}</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>{</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>,</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>             PeriphOrM2MSrcIncMode);</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>}</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>{</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>));</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>}</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>{</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>,</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>             MemoryOrM2MDstIncMode);</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>}</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>{</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>));</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>}</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>{</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>,</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>             PeriphOrM2MSrcDataSize);</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>}</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>{</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>));</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>}</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>{</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>,</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>             MemoryOrM2MDstDataSize);</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>}</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>{</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>));</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>}</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetChannelPriorityLevel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t Priority)</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>{</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>             Priority);</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>}</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>{</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>));</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>}</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t NbData)</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>{</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  MODIFY_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>             <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>, NbData);</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>}</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>__STATIC_INLINE uint32_t LL_DMA_GetDataLength(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>{</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>));</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>}</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t SrcAddress,</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>                                            uint32_t DstAddress, uint32_t Direction)</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>{</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  {</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>    WRITE_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, SrcAddress);</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>    WRITE_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, DstAddress);</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  }</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  {</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>    WRITE_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, SrcAddress);</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>    WRITE_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, DstAddress);</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  }</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>}</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>{</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>  WRITE_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>}</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t PeriphAddress)</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>{</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  WRITE_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, PeriphAddress);</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>}</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>{</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>}</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>{</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>}</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>{</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  WRITE_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, MemoryAddress);</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>}</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, uint32_t MemoryAddress)</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>{</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  WRITE_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>}</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>{</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>}</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>{</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>}</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>{</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>));</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>}</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>{</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>));</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>}</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>{</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>));</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>}</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>{</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>));</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>}</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>{</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>));</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>}</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>{</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>));</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>}</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span> </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>{</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>));</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>}</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span> </div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>{</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>));</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>}</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>{</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>));</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>}</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>{</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>));</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>}</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>{</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>));</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>}</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>{</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>));</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>}</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>{</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>));</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>}</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span> </div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>{</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>));</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>}</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span> </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>{</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>));</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>}</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span> </div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>{</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>));</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>}</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>{</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>));</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>}</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>{</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>));</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>}</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span> </div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>{</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>));</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>}</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>{</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>));</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>}</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>{</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>));</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>}</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>{</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>));</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>}</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span> </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>{</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>));</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>}</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>{</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>));</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>}</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>{</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>));</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>}</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>{</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>));</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>}</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>{</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>));</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>}</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>{</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">ISR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>));</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>}</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>{</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>);</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>}</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span> </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>{</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>);</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>}</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>{</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>);</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>}</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>{</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>);</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>}</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span> </div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>{</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>);</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>}</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>{</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>);</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>}</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>{</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>);</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>}</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>{</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>);</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>}</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>{</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>);</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>}</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span> </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>{</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>);</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>}</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span> </div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>{</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>);</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>}</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span> </div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>{</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>);</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>}</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span> </div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>{</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>);</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>}</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span> </div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>{</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>);</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>}</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>{</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>);</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>}</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span> </div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>{</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>);</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>}</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span> </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>{</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>);</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>}</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>{</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>);</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>}</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>{</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>);</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>}</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>{</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>);</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>}</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>{</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>);</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>}</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>{</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>);</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>}</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>{</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>);</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>}</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>{</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>);</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>}</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span> </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>{</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>);</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>}</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span> </div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>{</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>);</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>}</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span> </div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>{</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>);</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>}</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span> </div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>{</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  WRITE_REG(DMAx-&gt;<a class="code hl_variable" href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">IFCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>);</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>}</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>{</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  SET_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>}</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>{</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  SET_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>}</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>{</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>  SET_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>}</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span> </div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>{</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>  CLEAR_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>}</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span> </div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>{</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>  CLEAR_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>}</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>{</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  CLEAR_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>}</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span> </div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>{</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>));</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>}</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span> </div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>{</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>));</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>}</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel)</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>{</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a> *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>                   <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>));</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>}</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>uint32_t LL_DMA_Init(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>uint32_t LL_DMA_DeInit(<a class="code hl_struct" href="structDMA__TypeDef.html">DMA_TypeDef</a> *DMAx, uint32_t Channel);</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span> </div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>}</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span> </div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F3xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span> </div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga028cb96357bd24868a74ee1134a35b7e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a></div><div class="ttdeci">#define DMA_CCR_PINC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7040</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0d98e88c334091e20e931372646a6b0d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a></div><div class="ttdeci">#define DMA_IFCR_CGIF3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6960</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0f0fae31377ab1d33e36cead97b1811b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a></div><div class="ttdeci">#define DMA_CCR_HTIE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7028</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga12fcc1471918f3e7b293b2d825177253"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></div><div class="ttdeci">#define DMA_ISR_TEIF4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6895</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1a1522414af27c7fff2cc27edac1d680"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></div><div class="ttdeci">#define DMA_ISR_TCIF1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6853</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1a8d824b9bff520523fccfbe57b07516"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a></div><div class="ttdeci">#define DMA_CCR_PSIZE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7047</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1e523c5cbf5594ffe8540c317bce6933"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF6</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7005</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga26bfd55e965445ae253a5c5fa8f1769a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></div><div class="ttdeci">#define DMA_ISR_TEIF1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6859</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga28664595df654d9d8052fb6f9cc48495"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></div><div class="ttdeci">#define DMA_ISR_TCIF3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6877</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2d76395cf6c6ef50e05c96d7ae723058"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></div><div class="ttdeci">#define DMA_ISR_TCIF6</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6913</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2dea86ca2ec8aa945b840f2c1866e1f6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6966</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3475228c998897d0f408a4c5da066186"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></div><div class="ttdeci">#define DMA_ISR_GIF1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6850</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga34b431fd4e034f8333e44594712f75eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6975</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3c23c727a4dbbc45a356c8418299275d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6990</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3d1f2b8c82b1e20b4311af8ca9576736"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></div><div class="ttdeci">#define DMA_ISR_HTIF5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6904</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3dd2204c9046500140e3c720fb5a415f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a></div><div class="ttdeci">#define DMA_CCR_TEIE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7031</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3e769c78024a22b4d1f528ce03ccc760"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6954</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4076bf1ed67fb39d4a0175e5943d5f2d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF7</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7017</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga41b6d9787aeff76a51581d9488b4604f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></div><div class="ttdeci">#define DMA_ISR_HTIF6</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6916</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga42f9b12c4c80cbb7cd0f94f139c73de3"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></div><div class="ttdeci">#define DMA_ISR_TEIF5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6907</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga445471396e741418bcd6f63404f4052c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a></div><div class="ttdeci">#define DMA_CCR_CIRC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7037</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga44fa823dbb15b829621961efc60d6a95"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></div><div class="ttdeci">#define DMA_ISR_GIF2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6862</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4528af54928542c09502c01827418732"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></div><div class="ttdeci">#define DMA_ISR_TCIF7</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6925</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga492495253fe3f05ea83dd3c3dbb5dddf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a></div><div class="ttdeci">#define DMA_CCR_MSIZE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7053</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4abb0afb7dbe362c150bf80c4c751a67"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6957</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga53bb9a00737c52faffaaa91ff08b34a1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></div><div class="ttdeci">#define DMA_ISR_HTIF3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6880</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga59bad79f1ae37b69b048834808e8d067"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6969</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5bcd07efcadd5fef598edec1cca70e38"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></div><div class="ttdeci">#define DMA_ISR_TEIF2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6871</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5c87a41026384e25fe2312d03af76215"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a></div><div class="ttdeci">#define DMA_CCR_MEM2MEM</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7065</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5ea57d09f13edbd6ad8afe9465e0fa70"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></div><div class="ttdeci">#define DMA_ISR_TCIF5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6901</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5f83359698adf05854b55705f78d8a5c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></div><div class="ttdeci">#define DMA_ISR_HTIF1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6856</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga60085fa798cf77f80365839e7d88c8f1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6939</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga631741eb4843eda3578808a3d8b527b2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></div><div class="ttdeci">#define DMA_ISR_TCIF2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6865</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga66e9aa2475130fbf63db304ceea019eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6942</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga684cf326c770f1ab21c604a5f62907ad"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></div><div class="ttdeci">#define DMA_ISR_HTIF4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6892</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ec6326d337a773b4ced9d8a680c05a9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6993</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6fdda8f7f2507c1d3988c7310a35d46c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6981</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga73d22139e4567c89e2afcb4aef71104c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a></div><div class="ttdeci">#define DMA_IFCR_CGIF4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6972</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga75ad797334d9fb70750ace14b16e0122"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a></div><div class="ttdeci">#define DMA_IFCR_CGIF1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6936</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga769016c2b0bf22ff3ad6967b3dc0e2bb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></div><div class="ttdeci">#define DMA_ISR_HTIF7</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6928</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7fc61098c5cf9a7d53ddcb155e34c984"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a></div><div class="ttdeci">#define DMA_IFCR_CGIF6</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6996</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga83d4d9cba635d1e33e3477b773379cfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></div><div class="ttdeci">#define DMA_ISR_GIF5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6898</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8505b947a04834750e164dc320dfae09"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6951</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga86f178e879b2d8ceeea351e4750272dd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></div><div class="ttdeci">#define DMA_ISR_GIF7</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6922</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8ee1947aef188f437f37d3ff444f8646"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></div><div class="ttdeci">#define DMA_ISR_HTIF2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6868</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8f1ece172cf3c3e696b86d401d7345a2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a></div><div class="ttdeci">#define DMA_CCR_DIR</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7034</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga943245d2a8300854d53fd07bb957a6fc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a></div><div class="ttdeci">#define DMA_IFCR_CGIF5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6984</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga950664b81ec2d4d843f89ef102107d7b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6978</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga97726688157629243aa59bb60e33c284"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a></div><div class="ttdeci">#define DMA_CCR_PL</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7059</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga989699cace2fa87efa867b825c1deb29"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF1</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6945</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa189138f534283d876f654ec9474987e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a></div><div class="ttdeci">#define DMA_CCR_MINC</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7043</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa624379143a2535d7a60d87d59834d10"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></div><div class="ttdeci">#define DMA_ISR_TEIF3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6883</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa7378f7a26730bfd5c950b7c7efb9272"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF7</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7014</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaba9cd82cab0cca23de038e946f81c6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a></div><div class="ttdeci">#define DMA_CCR_TCIE</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7025</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaad9f01dfeb289156448f5a5a0ad54099"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a></div><div class="ttdeci">#define DMA_IFCR_CGIF7</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7008</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaae4c7d1d10beb535aec39de9a8bdc327"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF5</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6987</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab907e446bbf1e1400dc5fdbd929d0e5f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a></div><div class="ttdeci">#define DMA_IFCR_CGIF2</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6948</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7022</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac26181e8c2bd1fddc1e774cb7b621e5b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF7</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7011</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac3dca486df2f235aac8f3975f5f4ab75"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF6</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6999</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac55f4836aa8e6cfc9bdcadfabf65b5d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></div><div class="ttdeci">#define DMA_ISR_GIF6</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6910</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacb0bd8fb0e580688c5cf617b618bbc17"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></div><div class="ttdeci">#define DMA_ISR_GIF3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6874</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaccb4c0c5e0f2e01dec12ba366b83cb4d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF3</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6963</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad42c0abbace3b816e7669e27b3676d2a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a></div><div class="ttdeci">#define DMA_CNDTR_NDT</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7070</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad7d4e46949a35cf037a303bd65a0c87a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></div><div class="ttdeci">#define DMA_ISR_TCIF4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6889</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae47d914969922381708ae06c1c71123a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></div><div class="ttdeci">#define DMA_ISR_TEIF6</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6919</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae67273db02ffd8f2bfe0a5c93e9282a4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF6</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:7002</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf4f69823d44810c353af1f0a89eaf180"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></div><div class="ttdeci">#define DMA_ISR_GIF4</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6886</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf8333b3c78b7d0a07bd4b1e91e902b31"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></div><div class="ttdeci">#define DMA_ISR_TEIF7</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:6931</div></div>
<div class="ttc" id="astm32f3xx_8h_html"><div class="ttname"><a href="stm32f3xx_8h.html">stm32f3xx.h</a></div><div class="ttdoc">CMSIS STM32F3xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astructDMA__Channel__TypeDef_html"><div class="ttname"><a href="structDMA__Channel__TypeDef.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:341</div></div>
<div class="ttc" id="astructDMA__TypeDef_html"><div class="ttname"><a href="structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f303xc.h:349</div></div>
<div class="ttc" id="astructDMA__TypeDef_html_a30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="structDMA__TypeDef.html#a30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:351</div></div>
<div class="ttc" id="astructDMA__TypeDef_html_aa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="structDMA__TypeDef.html#aa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32f303xc.h:350</div></div>
<div class="ttc" id="aunionConfiguration_html"><div class="ttname"><a href="unionConfiguration.html">Configuration</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
