# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 3.2e-05 1024 360 490 550912 53.6388 26.8964 338.345 837.993 1257.07 1257.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 250 0.000512 2048 51 3630 11264 7.62355 3.49226 93.4215 122.33 227.001 227.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1020 0.000512 4096 180 4980 33280 6.62659 580.489 209.531 796.699 796.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 6.4e-05 1024 205 520 196608 35.5162 13.5141 132.225 417.719 599.173 599.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 990 0.001024 4096 80 340 17728 2.7119 21.8543 104.6 129.211 129.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1820 6.4e-05 4096 340 2240 284800 46.288 55.6093 2843.45 1675.46 4620.88 4620.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 0.000256 1024 215 850 60416 5.87354 3.40787 60.8454 104.597 174.857 174.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1010 0.000256 1024 60 440 74112 3.42426 29.7452 104.83 138.043 138.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 450 0.000512 512 175 860 6144 3.29046 0.831488 3.2423 26.3213 33.8658 34.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 3.2e-05 2048 60 2350 608256 70.7094 55.9944 3211.61 1679.04 5017.46 5017.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 3.2e-05 1024 360 490 550656 53.7198 26.9533 383.917 837.483 1302.28 1302.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 250 0.000512 2048 51 3630 10944 7.59066 3.45498 107.57 122.506 241.253 241.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.000512 4096 180 4980 33264 6.62534 699.658 209.492 915.82 915.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 6.4e-05 1024 205 520 195840 35.6132 13.5217 150.594 417.452 617.377 617.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 0.001024 4096 80 340 17712 2.7136 24.9378 104.564 132.258 132.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1820 6.4e-05 4096 340 2240 284832 46.3837 55.7263 3229.05 1675.63 5006.87 5006.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 0.000256 1024 215 850 60480 5.87386 3.4169 69.7456 110.396 189.563 189.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1010 0.000256 1024 60 440 74088 3.4224 33.7995 104.798 142.063 142.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 450 0.000512 512 175 860 4608 3.19466 0.774752 2.96941 24.9505 32.0713 32.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 3.2e-05 2048 60 2350 607968 70.8301 56.0965 3703.01 1675.58 5505.62 5505.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 3.2e-05 1024 360 490 550400 53.6027 26.9363 400.937 837.97 1319.65 1319.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 250 0.000512 2048 51 3630 10240 7.59149 3.42426 104.416 122.026 237.59 237.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.000512 4096 180 4980 33280 6.62131 727.158 209.654 943.478 943.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 6.4e-05 1024 205 520 197120 35.6208 13.5319 157.969 419.241 626.55 626.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 0.001024 4096 80 340 17760 2.71974 26.2877 104.874 133.924 133.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1820 6.4e-05 4096 340 2240 284800 46.2817 55.6765 3370.39 1676.08 5148.51 5148.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 0.000256 1024 215 850 60160 5.8393 3.39114 72.7371 107.482 189.576 189.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1010 0.000256 1024 60 440 74080 3.42426 35.3079 104.814 143.59 143.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 450 0.000512 512 175 860 5120 3.30525 0.815104 3.36739 25.9925 33.6611 33.7981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 3.2e-05 2048 60 2350 608000 70.6594 56.0457 3855.9 1675.67 5658.39 5658.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 3.2e-05 1024 360 490 549888 53.5317 26.88 374.394 836.622 1291.62 1291.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 250 0.000512 2048 51 3630 10752 7.52816 3.43043 102.625 122.055 235.766 235.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.000512 4096 180 4980 33216 6.62093 677.54 209.395 893.6 893.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 6.4e-05 1024 205 520 193536 35.6007 13.4608 144.961 416.473 610.68 610.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 0.001024 4096 80 340 17664 2.70694 24.391 104.452 131.591 131.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1820 6.4e-05 4096 340 2240 284928 46.2029 55.5886 3140.47 1676.73 4919.07 4919.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 0.000256 1024 215 850 59904 5.85043 3.4025 67.4888 109.257 186.13 186.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1010 0.000256 1024 60 440 74112 3.43098 33.1124 105.495 142.081 142.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 450 0.000512 512 175 860 3072 3.28317 0.776512 1.98973 24.9711 31.2039 31.3431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 3.2e-05 2048 60 2350 608256 70.5428 56.0742 3599.29 1676.25 5402.27 5402.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 3.2e-05 1024 360 490 550400 53.7153 26.9709 378.814 837.599 1297.29 1297.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 250 0.000512 2048 51 3630 10400 7.60637 3.43066 100.306 122.08 233.554 233.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.000512 4096 180 4980 33200 6.6233 685.177 209.447 901.291 901.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 6.4e-05 1024 205 520 195200 35.5873 13.5063 147.76 416.968 614.006 614.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 0.001024 4096 80 340 17700 2.71379 24.7236 104.726 132.205 132.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1820 6.4e-05 4096 340 2240 284800 46.5018 55.7391 3173.49 1678.51 4954.31 4954.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 0.000256 1024 215 850 60000 5.89059 3.40992 68.3668 109.554 187.351 187.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1010 0.000256 1024 60 440 74100 3.4263 33.57 104.927 141.964 142.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 450 0.000512 512 175 860 6400 3.23808 0.821248 4.01027 26.0161 34.26 34.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 3.2e-05 2048 60 2350 608000 70.9783 56.2225 3638.12 1677.11 5442.53 5442.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 3.2e-05 1024 360 490 548352 53.8504 26.9107 389.081 837.278 1307.32 1307.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 250 0.000512 2048 51 3630 10752 7.57158 3.46109 106.689 121.372 239.218 239.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.000512 4096 180 4980 33152 6.62022 701.444 209.297 917.406 917.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 6.4e-05 1024 205 520 197120 35.5434 13.5376 153.758 418.894 621.924 622.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 0.001024 4096 80 340 17696 2.72141 25.5265 104.79 133.081 133.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1820 6.4e-05 4096 340 2240 284704 46.2779 55.6686 3244.05 1677 5023.07 5023.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 0.000256 1024 215 850 60032 5.89632 3.41501 70.4316 109.572 189.445 189.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1010 0.000256 1024 60 440 74032 3.4263 34.5866 104.877 142.935 142.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 450 0.000512 512 175 860 3584 3.16048 0.745472 2.37946 24.3169 30.7835 30.9223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 3.2e-05 2048 60 2350 607936 70.6301 56.1623 3726.56 1676.94 5530.4 5530.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 3.2e-05 1024 360 490 549120 53.5759 26.8855 390.781 834.464 1305.91 1306.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 250 0.000512 2048 51 3630 10560 7.58557 3.42835 105.257 120.728 237.132 237.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.000512 4096 180 4980 33240 6.61648 708.133 209.627 924.421 924.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 6.4e-05 1024 205 520 195840 35.641 13.5598 152.759 417.511 619.656 619.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 0.001024 4096 80 340 17640 2.7073 25.4994 104.434 132.684 132.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1820 6.4e-05 4096 340 2240 284640 46.3843 55.7186 3273.98 1675.58 5051.74 5051.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 0.000256 1024 215 850 60480 5.88618 3.41811 71.2345 108.31 188.983 189.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1010 0.000256 1024 60 440 74040 3.42182 34.6945 104.798 142.957 143.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 450 0.000512 512 175 860 3840 3.38829 0.8192 2.54381 26.0143 32.9498 33.0939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 3.2e-05 2048 60 2350 607680 70.7952 56.2198 3753.66 1678.74 5559.52 5559.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 3.2e-05 1024 360 490 548864 53.4752 26.8374 377.38 835.944 1293.84 1293.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 250 0.000512 2048 51 3630 11264 7.63571 3.50413 108.401 122.287 241.957 242.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.000512 4096 180 4980 33152 6.60954 682.914 209.396 898.966 899.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 6.4e-05 1024 205 520 196608 35.4955 13.5107 148.741 418.318 616.252 616.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 0.001024 4096 80 340 17664 2.71299 24.6909 104.71 132.156 132.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1820 6.4e-05 4096 340 2240 284672 46.2484 55.5833 3167.08 1677.43 4946.43 4946.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 0.000256 1024 215 850 60416 5.86074 3.40752 68.8242 109.48 187.702 187.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1010 0.000256 1024 60 440 73984 3.42214 33.5047 104.836 141.803 141.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 450 0.000512 512 175 860 4096 3.22912 0.77744 2.61091 25.0125 31.8093 31.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 3.2e-05 2048 60 2350 607744 70.6038 56.1143 3630.44 1681.6 5438.87 5438.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 3.2e-05 1024 360 490 546816 53.2649 26.7469 378.855 833.19 1292.25 1292.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 250 0.000512 2048 51 3630 10752 7.55712 3.44138 103.635 120.787 235.551 235.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.000512 4096 180 4980 33024 6.59229 689.797 209.02 905.455 905.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 6.4e-05 1024 205 520 190464 35.4892 13.3368 145.136 412.809 606.957 607.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 0.001024 4096 80 340 17472 2.70131 24.8532 104.096 131.692 131.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1820 6.4e-05 4096 340 2240 284544 46.2361 55.5925 3190.86 1677.11 4969.88 4969.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 0.000256 1024 215 850 58368 5.85984 3.3689 66.7316 104.939 181.034 181.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1010 0.000256 1024 60 440 73920 3.42214 33.7695 104.82 142.057 142.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 450 0.000512 512 175 860 0 0.77744 0.004576 24.9917 25.8529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 3.2e-05 2048 60 2350 607488 70.6425 56.7307 3652.22 1701.4 5481.19 5455.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 3.2e-05 1024 360 490 544000 53.9156 26.8165 403.147 833.637 1317.72 1317.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 250 0.000512 2048 51 3630 9600 7.69117 3.43872 99.5208 121.733 232.516 232.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.000512 4096 180 4980 33000 6.58931 735.74 208.959 951.335 951.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 6.4e-05 1024 205 520 192000 35.3686 13.3697 156.274 412.867 618.063 618.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 0.001024 4096 80 340 17600 2.71043 26.4417 104.745 133.938 133.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1820 6.4e-05 4096 340 2240 284400 46.3735 55.7076 3386.77 1676.12 5165.05 5165.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 0.000256 1024 215 850 59200 5.8321 3.38157 72.5046 105.801 187.649 187.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1010 0.000256 1024 60 440 74000 3.4263 36.2951 104.953 144.716 144.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 450 0.000512 512 175 860 6400 3.24026 0.81936 4.4049 26.091 34.7353 34.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 3.2e-05 2048 60 2350 608000 70.6949 56.1248 3919.78 1683.11 5729.82 5729.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 3.2e-05 1024 360 490 548864 53.4238 26.835 477.527 836.045 1394.03 1394.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 250 0.000512 2048 51 3630 8192 7.48826 3.2729 95.648 116.966 223.5 223.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.000512 4096 180 4980 33024 6.61498 858.044 209.369 1074.08 1074.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 6.4e-05 1024 205 520 196608 35.5095 13.5066 188.681 418.351 656.237 656.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 990 0.001024 4096 80 340 17408 2.69722 31.2509 104.002 137.993 138.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1820 6.4e-05 4096 340 2240 284160 46.2356 55.6032 3973.66 1675.4 5750.97 5751.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 0.000256 1024 215 850 59392 5.91978 3.4144 85.4426 106.729 201.637 201.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1010 0.000256 1024 60 440 73728 3.42221 42.4098 104.651 150.525 150.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 450 0.000512 512 175 860 0 0.659904 0.004096 22.2812 23.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 3.2e-05 2048 60 2350 607232 70.4437 56.6645 4553.35 1703.65 6384.3 6361.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1700 3.2e-05 1024 360 495 549888 54.1119 26.9087 645.857 837.758 1564.84 1565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 250 0.000512 2048 51 3630 11264 7.60998 3.46579 93.6051 123.755 228.568 228.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1020 0.000512 4096 180 4980 33312 6.62416 600.839 209.529 817.038 817.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 720 6.4e-05 1024 205 525 198656 35.4813 13.6069 250.746 419.033 719.058 719.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 990 0.001024 4096 80 345 17760 2.72141 21.3552 104.732 128.874 128.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1820 6.4e-05 4096 340 2235 284992 46.4589 55.5804 5313.77 1676.67 7092.57 7092.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 940 0.000256 1024 215 855 60928 5.85197 3.4191 58.3765 112.722 180.498 180.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1010 0.000256 1024 60 450 74080 3.42272 56.9364 104.851 165.256 165.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 450 0.000512 512 175 870 6144 3.30195 0.832544 3.42618 26.2988 34.048 34.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 3.2e-05 2048 60 2355 608256 70.7436 56.0807 3182.27 1676.1 4985.3 4985.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1700 3.2e-05 1024 360 495 549120 54.2972 26.9701 685.976 838.559 1606.01 1606.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 250 0.000512 2048 51 3630 10880 7.62998 3.44461 92.0801 123.041 226.328 226.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1020 0.000512 4096 180 4980 33320 6.61904 606.402 209.816 822.882 822.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 720 6.4e-05 1024 205 525 198400 35.5776 13.5302 230.537 419.444 699.278 699.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 990 0.001024 4096 80 345 17760 2.7216 21.7375 104.875 129.38 129.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1820 6.4e-05 4096 340 2235 284960 46.4604 55.6957 2801.41 1677.35 4581 4581.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 0.000256 1024 215 855 60800 5.91277 3.42467 60.4861 110.714 180.668 180.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1010 0.000256 1024 60 450 74080 3.4296 59.3695 104.962 167.802 167.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 450 0.000512 512 175 870 5120 3.3065 0.820896 2.85379 25.9833 33.1481 33.2943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 3.2e-05 2048 60 2355 608320 71.1558 56.1232 3217.07 1677.67 5022.14 5022.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 3.2e-05 1024 360 495 548352 53.9572 26.9102 374.305 844.627 1300 1300.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 250 0.000512 2048 51 3630 11136 7.59165 3.45274 93.7537 123.867 228.799 228.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1020 0.000512 4096 180 4980 33312 6.61504 603.814 211.674 822.147 822.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 6.4e-05 1024 205 525 198144 35.4795 13.5106 131.076 422.459 602.714 602.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 990 0.001024 4096 80 345 17760 2.72237 21.6187 105.848 130.232 130.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1820 6.4e-05 4096 340 2235 284928 46.3169 55.661 2787.06 1692.2 4581.32 4581.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 0.000256 1024 215 855 60672 5.87798 3.41389 59.7823 111.399 180.607 180.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1010 0.000256 1024 60 450 74064 3.42835 29.3073 105.885 138.665 138.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 450 0.000512 512 175 870 4608 3.33594 0.81904 2.54064 26.2171 33.0975 33.2494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 3.2e-05 2048 60 2355 608064 70.7905 56.1097 3192.48 1692.14 5011.64 5011.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 3.2e-05 1024 360 495 548352 54.0131 26.9417 343.143 836.441 1260.74 1260.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 250 0.000512 2048 51 3630 11200 7.66691 3.49798 96.6254 123.519 231.443 231.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.000512 4096 180 4980 33264 6.61914 614.857 209.408 830.929 830.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 6.4e-05 1024 205 525 198912 35.4945 13.5393 135.518 418.397 603.141 603.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 990 0.001024 4096 80 345 17752 2.72384 22.2639 104.817 129.847 129.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1820 6.4e-05 4096 340 2235 284928 46.5066 55.7084 2850.86 1675.74 4628.9 4628.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 0.000256 1024 215 855 60480 5.90422 3.41677 61.2734 111.18 181.904 182.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1010 0.000256 1024 60 450 74032 3.42419 30.5152 104.828 138.811 138.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 450 0.000512 512 175 870 3584 3.324 0.794624 2.0624 25.4556 31.819 31.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 3.2e-05 2048 60 2355 608160 70.9498 56.1188 3267.64 1677.55 5072.37 5072.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 3.2e-05 1024 360 495 548864 53.8603 26.8978 350.758 837.611 1269.33 1269.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 250 0.000512 2048 51 3630 11264 7.61075 3.49184 96.3531 122.258 229.843 229.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.000512 4096 180 4980 33280 6.62627 596.079 209.484 812.241 812.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 6.4e-05 1024 205 525 196608 35.4909 13.5021 137.296 417.632 604.103 604.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 0.001024 4096 80 345 17728 2.72112 22.9098 104.71 130.382 130.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1820 6.4e-05 4096 340 2235 284800 46.3601 55.6033 2910.94 1675.1 4688.09 4688.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 0.000256 1024 215 855 60416 5.86346 3.40944 61.8948 107.414 178.706 178.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1010 0.000256 1024 60 450 74048 3.42477 31.4217 104.824 139.716 139.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 450 0.000512 512 175 870 6144 3.28941 0.831136 3.45274 26.3197 34.0724 34.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 3.2e-05 2048 60 2355 608256 70.6859 56.0271 3317.02 1675.73 5119.58 5119.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 3.2e-05 1024 360 495 548352 54.0244 26.9529 395.248 838.285 1314.7 1314.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 250 0.000512 2048 51 3630 10944 7.58122 3.45469 109.623 122.381 243.168 243.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.000512 4096 180 4980 33264 6.61709 711.841 209.688 928.189 928.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 6.4e-05 1024 205 525 198144 35.3892 13.5291 155.981 417.992 623.078 623.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 0.001024 4096 80 345 17712 2.71408 26.2021 104.8 133.758 133.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1820 6.4e-05 4096 340 2235 284832 46.405 55.7042 3273.02 1677.25 5052.45 5052.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 0.000256 1024 215 855 60480 5.87965 3.40896 71.5815 111.279 192.282 192.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1010 0.000256 1024 60 450 74016 3.4185 35.6342 104.92 144.014 144.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 450 0.000512 512 175 870 2304 3.336 0.77808 1.65642 24.9735 30.9233 31.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 3.2e-05 2048 60 2355 607968 70.7286 56.1654 3778.44 1677.17 5582.63 5582.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 3.2e-05 1024 360 495 547840 53.9324 26.9459 385.207 837.958 1304.24 1304.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 250 0.000512 2048 51 3630 10240 7.59398 3.42502 100.363 121.895 233.408 233.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.000512 4096 180 4980 33280 6.61642 693.57 209.649 909.879 909.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 6.4e-05 1024 205 525 197120 35.6115 13.5309 151.59 419.28 620.201 620.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 0.001024 4096 80 345 17680 2.71187 25.4916 104.586 132.834 132.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1820 6.4e-05 4096 340 2235 284800 46.2582 55.6779 3191.98 1675.85 4969.84 4969.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 0.000256 1024 215 855 60160 5.83213 3.39034 69.5866 109.743 188.68 188.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1010 0.000256 1024 60 450 74000 3.42826 34.7638 104.825 143.061 143.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 450 0.000512 512 175 870 5120 3.30637 0.820992 3.36422 25.99 33.6626 33.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 3.2e-05 2048 60 2355 608000 70.6117 56.0743 3687.82 1675.73 5490.35 5490.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 3.2e-05 1024 360 495 546816 53.8186 26.8836 411.266 837.089 1329.25 1329.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 250 0.000512 2048 51 3630 10752 7.51894 3.43245 111.833 121.861 244.774 244.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.000512 4096 180 4980 33216 6.61594 736.167 209.66 952.486 952.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 6.4e-05 1024 205 525 196608 35.2455 13.9868 162.059 417.009 628.489 628.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 0.001024 4096 80 345 17664 2.7136 27.4354 104.638 134.829 134.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1820 6.4e-05 4096 340 2235 284928 46.1435 55.5848 3398.67 1677.24 5177.71 5177.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 0.000256 1024 215 855 59904 5.84432 3.40314 74.0506 108.499 191.924 192.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1010 0.000256 1024 60 450 74016 3.42589 37.3717 104.926 145.766 145.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 450 0.000512 512 175 870 3072 3.27651 0.776192 2.18163 24.9822 31.3958 31.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 3.2e-05 2048 60 2355 607872 70.3439 56.0986 3920.16 1681.33 5728.04 5728.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 3.2e-05 1024 360 495 547200 54.1031 26.9701 407.975 836.854 1326.1 1326.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 250 0.000512 2048 51 3630 10400 7.60496 3.43283 107.234 120.646 239.05 239.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.000512 4096 180 4980 33200 6.61584 730.018 209.261 945.939 945.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 6.4e-05 1024 205 525 195200 35.5717 13.5086 158.73 416.556 624.559 624.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 0.001024 4096 80 345 17700 2.71328 27.0378 104.759 134.557 134.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1820 6.4e-05 4096 340 2235 284800 46.4589 55.7367 3374.02 1675.82 5152.12 5152.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 0.000256 1024 215 855 60000 5.88662 3.4103 73.4948 108.626 191.551 191.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1010 0.000256 1024 60 450 74000 3.42355 37.0076 104.818 145.293 145.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 450 0.000512 512 175 870 3200 3.42838 0.821376 2.26483 25.9912 32.6961 32.8423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 3.2e-05 2048 60 2355 608000 70.8608 56.2628 3894.44 1675.66 5697.33 5697.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 3.2e-05 1024 360 495 548352 53.7735 26.912 411.572 837.225 1329.67 1329.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 250 0.000512 2048 51 3630 10752 7.56864 3.4383 111.275 121.119 243.531 243.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.000512 4096 180 4980 33152 6.61312 734.548 209.282 950.492 950.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 6.4e-05 1024 205 525 197120 35.5266 15.1962 161.511 418.881 631.297 631.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 990 0.001024 4096 80 345 17696 2.7177 27.3997 104.908 135.069 135.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1820 6.4e-05 4096 340 2235 284704 46.252 55.6563 3403.98 1676.87 5182.84 5182.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 0.000256 1024 215 855 60032 5.89146 3.41264 74.0229 104.968 188.423 188.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1010 0.000256 1024 60 450 73920 3.42221 37.2596 104.839 145.564 145.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 450 0.000512 512 175 870 0 0.743008 0.005952 24.2524 25.0833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 3.2e-05 2048 60 2355 607936 70.555 56.7984 3926.26 1700.92 5754.73 5729.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 3.2e-05 1024 360 495 545280 54.0153 26.8796 401.523 834.287 1316.9 1317.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 250 0.000512 2048 51 3630 10560 7.59152 3.4263 107.45 120.504 239.098 239.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.000512 4096 180 4980 33240 6.61709 727.288 209.574 943.525 943.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 6.4e-05 1024 205 525 195840 35.6348 13.5291 157.413 417.428 624.187 624.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 0.001024 4096 80 345 17640 2.71248 26.7313 104.537 134.026 134.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1820 6.4e-05 4096 340 2235 284640 46.3872 55.7439 3361.86 1675.02 5139.08 5139.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 0.000256 1024 215 855 60480 5.8824 3.41718 73.1136 109.098 191.64 191.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1010 0.000256 1024 60 450 73920 3.42173 36.5176 104.733 144.715 144.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 450 0.000512 512 175 870 3840 3.39533 0.818464 2.72006 26.0067 33.1214 33.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 3.2e-05 2048 60 2355 607680 70.73 56.1521 3864.3 1674.81 5666.09 5666.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 3.2e-05 1024 360 495 544768 53.9721 26.8464 384.189 835.859 1301.06 1301.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 250 0.000512 2048 51 3630 11264 7.64138 3.50525 110.488 122.071 243.836 243.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.000512 4096 180 4980 33152 6.60864 694.751 209.374 910.78 910.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 6.4e-05 1024 205 525 196608 35.5165 13.5045 151.39 418.218 618.811 618.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 0.001024 4096 80 345 17664 2.7265 25.81 104.913 133.491 133.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1820 6.4e-05 4096 340 2235 284672 46.2424 55.5913 3223.1 1677.27 5002.29 5002.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 0.000256 1024 215 855 60416 5.86662 3.41056 70.3174 107.209 186.933 187.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1010 0.000256 1024 60 450 73984 3.42496 35.0718 105.186 143.727 143.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 450 0.000512 512 175 870 4096 3.22883 0.774112 2.77373 25.0128 31.9671 32.1041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 3.2e-05 2048 60 2355 607744 70.497 55.9713 3701.67 1677.11 5505.37 5505.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 3.2e-05 1024 360 495 540672 54.0364 26.7447 447.223 832.326 1360.53 1360.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 250 0.000512 2048 51 3630 10752 7.55037 3.43424 122.004 121.586 254.701 254.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.000512 4096 180 4980 33024 6.59722 805.552 208.808 1021 1021.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 6.4e-05 1024 205 525 190464 35.4842 13.6314 172.331 412.353 633.983 634.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 0.001024 4096 80 345 17472 2.70893 29.7801 104.112 136.645 136.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1820 6.4e-05 4096 340 2235 284544 46.2177 55.5953 3724.2 1675.79 5501.88 5501.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 0.000256 1024 215 855 58368 5.84941 3.82125 79.3154 104.321 193.439 193.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1010 0.000256 1024 60 450 73920 3.42672 41.0043 104.833 149.307 149.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 450 0.000512 512 175 870 0 0.777568 0.00448 25.0377 25.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 3.2e-05 2048 60 2355 607488 70.4612 56.7823 4291.44 1699.72 6118.59 6092.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 3.2e-05 1024 360 495 544000 53.8823 26.8129 450.758 832.839 1364.48 1364.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 250 0.000512 2048 51 3630 9600 7.68842 3.44678 109.646 120.584 241.497 241.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.000512 4096 180 4980 33000 6.58672 814.498 208.76 1029.89 1029.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 6.4e-05 1024 205 525 192000 35.3873 13.3693 173.842 412.47 635.258 635.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 0.001024 4096 80 345 17600 2.72384 29.8574 104.86 137.485 137.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1820 6.4e-05 4096 340 2235 284400 46.3702 55.7011 3743.28 1675.3 5520.73 5520.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 0.000256 1024 215 855 59200 5.83072 3.37619 80.4239 105.32 195.077 195.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1010 0.000256 1024 60 450 73800 3.42042 41.0244 104.7 149.187 149.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 450 0.000512 512 175 870 0 0.821248 0.004608 26.0036 26.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 3.2e-05 2048 60 2355 608000 70.6222 56.9892 4326.03 1702.34 6156.18 6129.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 3.2e-05 1024 360 495 540672 54.4047 26.8435 408.027 835.324 1324.8 1324.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 250 0.000512 2048 51 3630 8192 7.49206 3.27277 82.7293 116.888 210.513 210.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.000512 4096 180 4980 33024 6.60768 740.518 209.193 956.364 956.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 6.4e-05 1024 205 525 196608 35.4978 13.5118 162.253 418.043 629.492 629.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 990 0.001024 4096 80 345 17408 2.70704 27.1933 104.052 133.992 134.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1820 6.4e-05 4096 340 2235 284160 46.2394 55.6052 3426.84 1673.79 5202.56 5202.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 0.000256 1024 215 855 59392 5.92269 3.41053 73.5886 106.641 189.692 189.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1010 0.000256 1024 60 450 73728 3.42195 37.4039 104.681 145.553 145.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 450 0.000512 512 175 870 0 0.656864 0.005696 22.2643 23.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 3.2e-05 2048 60 2355 607232 70.4478 56.7261 3941.3 1698.13 5766.81 5743.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1700 3.2e-05 1024 360 500 548864 54.1255 26.8962 640.748 838.562 1560.53 1560.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 250 0.000512 2048 51 3640 11008 7.63581 3.46726 87.217 124.528 222.979 223.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1020 0.000512 4096 180 4980 33312 6.62998 565.737 209.734 782.146 782.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 720 6.4e-05 1024 205 520 196608 35.6612 13.5025 208.507 419.462 677.325 677.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 990 0.001024 4096 80 340 17792 2.71974 20.0931 104.879 127.736 127.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1820 6.4e-05 4096 340 2240 284864 46.287 55.5962 4814.89 1677.61 6594.47 6594.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 940 0.000256 1024 215 860 60672 5.86733 3.41606 55.646 111.35 176.406 176.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1010 0.000256 1024 60 440 74176 3.42464 53.6232 104.965 162.056 162.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 450 0.000512 512 175 860 6144 3.2904 0.83312 3.19571 26.3247 33.8234 33.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 3.2e-05 2048 60 2360 608256 70.6734 55.9902 3014.38 1682.27 4823.43 4823.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 3.2e-05 1024 360 500 549120 54.0735 26.9599 404.828 837.917 1323.98 1324.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 250 0.000512 2048 51 3640 10880 7.61882 3.45402 96.9722 122.7 230.879 230.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1020 0.000512 4096 180 4980 33320 6.61709 636.839 209.65 853.153 853.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 720 6.4e-05 1024 205 520 197120 35.7084 13.5267 138.642 419.14 607.209 607.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 990 0.001024 4096 80 340 17800 2.72416 22.813 104.885 130.467 130.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1820 6.4e-05 4096 340 2240 284800 46.4466 55.7036 2948.95 1676.06 4727.24 4727.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 0.000256 1024 215 860 60800 5.89702 3.42794 64.3009 109.101 182.859 182.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1010 0.000256 1024 60 440 74160 3.42765 59.9883 104.869 168.33 168.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 450 0.000512 512 175 860 5120 3.31213 0.8192 2.99242 25.9662 33.2729 33.4174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 3.2e-05 2048 60 2360 608320 70.9429 56.2748 3393.61 1676.5 5197.45 5197.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 3.2e-05 1024 360 500 548352 53.9194 26.9065 370.092 837.018 1288.14 1288.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 250 0.000512 2048 51 3640 10752 7.6288 3.45091 89.5043 123.566 224.282 224.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1020 0.000512 4096 180 4980 33312 6.62138 592.231 209.776 808.674 808.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 6.4e-05 1024 205 520 196608 35.6203 13.5414 128.477 418.677 596.508 596.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 990 0.001024 4096 80 340 17760 2.71629 21.1992 104.759 128.718 128.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1820 6.4e-05 4096 340 2240 284832 46.2904 55.6483 2738.42 1677.71 4518.15 4518.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 0.000256 1024 215 860 60672 5.87062 3.41702 58.9265 111.931 180.273 180.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1010 0.000256 1024 60 440 74160 3.43011 28.698 104.935 137.105 137.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 450 0.000512 512 175 860 6144 3.23824 0.817152 3.32874 25.986 33.5464 33.6918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 3.2e-05 2048 60 2360 608064 70.8454 56.0538 3151.51 1678.36 4956.89 4956.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 3.2e-05 1024 360 500 548352 53.9551 26.9288 341.626 836.229 1258.94 1259.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 250 0.000512 2048 51 3640 11200 7.67539 3.48778 94.9356 123.35 229.581 229.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.000512 4096 180 4980 33264 6.60691 600.469 209.353 816.474 816.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 6.4e-05 1024 205 520 195328 35.8489 13.5475 130.682 427.264 607.538 607.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 0.001024 4096 80 340 17752 2.71974 21.8341 104.663 129.26 129.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1820 6.4e-05 4096 340 2240 284816 46.4034 55.6987 2796.9 1675.3 4574.39 4574.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 0.000256 1024 215 860 60480 5.89818 3.41811 60.8367 111.355 181.636 181.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1010 0.000256 1024 60 440 74144 3.4263 29.6285 104.832 137.931 137.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 450 0.000512 512 175 860 5376 3.22106 0.793408 2.97123 25.4492 32.6195 32.7599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 3.2e-05 2048 60 2360 607936 70.891 56.0927 3184.89 1675.19 4987.18 4987.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 3.2e-05 1024 360 500 548864 53.8695 26.8944 344.29 837.605 1262.85 1262.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 250 0.000512 2048 51 3640 10752 7.67546 3.48749 89.4174 122.21 222.917 223.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.000512 4096 180 4980 33280 6.62323 574.327 209.482 790.477 790.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 6.4e-05 1024 205 520 194560 35.7066 14.0402 131.121 417.643 598.694 598.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 0.001024 4096 80 340 17728 2.71376 22.1351 104.572 129.464 129.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1820 6.4e-05 4096 340 2240 284672 46.2584 55.6076 2830.52 1675.54 4608.01 4608.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 0.000256 1024 215 860 60416 5.86906 3.40787 61.5587 110.531 181.494 181.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1010 0.000256 1024 60 440 74112 3.42016 29.9783 104.8 138.241 138.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 450 0.000512 512 175 860 6144 3.28646 0.829472 3.34486 26.3114 33.9559 34.0994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 3.2e-05 2048 60 2360 608256 70.5844 55.989 3211.05 1675.79 5013.52 5013.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 3.2e-05 1024 360 500 548352 53.9856 26.958 421.075 837.491 1339.7 1339.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 250 0.000512 2048 51 3640 10368 7.64186 3.44678 109.581 111.715 232.515 232.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.000512 4096 180 4980 33264 6.61242 743.5 209.486 959.645 959.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 6.4e-05 1024 205 520 195840 35.607 13.7369 162.278 417.489 629.302 629.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 0.001024 4096 80 340 17712 2.7087 27.2589 104.558 134.567 134.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1820 6.4e-05 4096 340 2240 284688 46.3708 55.7199 3429.3 1675.65 5207.12 5207.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 0.000256 1024 215 860 60480 5.86816 3.41184 75.7477 109.663 194.82 194.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1010 0.000256 1024 60 440 74088 3.42381 36.8067 104.799 145.074 145.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 450 0.000512 512 175 860 4608 3.1975 0.774144 3.14125 24.9851 32.2752 32.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 3.2e-05 2048 60 2360 607968 70.6792 56.1142 3958.52 1678.96 5764.38 5764.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 3.2e-05 1024 360 500 543744 54.0532 26.8543 291.43 835.293 1207.82 1207.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 250 0.000512 2048 51 3640 9216 7.63363 3.38819 68.1888 120.715 200.054 200.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.000512 4096 180 4980 33120 6.60906 516.173 209.307 732.133 732.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 6.4e-05 1024 205 520 193536 35.3761 13.3976 112.341 414.809 576.107 576.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 0.001024 4096 80 340 17568 2.70746 19.0749 104.268 126.091 126.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1820 6.4e-05 4096 340 2240 284544 46.201 55.6491 2381.2 1676.87 4160 4160.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 0.000256 1024 215 860 59904 5.81795 3.38784 52.898 109.14 171.376 171.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1010 0.000256 1024 60 440 74016 3.42618 25.7733 104.898 134.139 134.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 450 0.000512 512 175 860 4608 3.19296 0.776192 2.41213 25.0211 31.5798 31.7198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 3.2e-05 2048 60 2360 607680 70.5147 56.186 2749.31 1676.48 4552.6 4552.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 3.2e-05 1024 360 500 547840 53.8966 26.9351 403.517 838.733 1323.28 1323.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 250 0.000512 2048 51 3640 10240 7.58128 3.41904 103.551 122.925 237.606 237.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.000512 4096 180 4980 33280 6.61709 717.607 209.826 934.093 934.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 6.4e-05 1024 205 520 197120 35.5884 14.0352 156.663 419.549 626.023 626.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 0.001024 4096 80 340 17760 2.72211 26.3042 104.959 134.027 134.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1820 6.4e-05 4096 340 2240 284640 46.2561 55.681 3324.08 1677.41 5103.52 5103.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 0.000256 1024 215 860 60160 5.84054 3.38938 72.7944 106.224 188.378 188.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1010 0.000256 1024 60 440 74080 3.42141 35.3076 104.901 143.671 143.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 450 0.000512 512 175 860 5120 3.30166 0.817472 3.38458 26.0063 33.6943 33.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 3.2e-05 2048 60 2360 608000 70.5904 56.0497 3827.98 1677.12 5631.86 5631.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 3.2e-05 1024 360 500 547840 53.8413 26.898 283.788 838.719 1203.44 1203.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 250 0.000512 2048 51 3640 10240 7.59078 3.42922 73.0043 122.238 206.395 206.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.000512 4096 180 4980 33120 6.60602 500.48 209.362 716.49 716.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 6.4e-05 1024 205 520 194560 35.8769 13.7603 109.323 419.594 578.745 578.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 0.001024 4096 80 340 17600 2.70541 18.4565 104.516 125.719 125.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1820 6.4e-05 4096 340 2240 284480 46.1354 55.5913 2313.65 1677.44 4092.9 4092.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 0.000256 1024 215 860 58880 5.81376 3.36707 50.2804 105.471 165.061 165.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1010 0.000256 1024 60 440 73920 3.42176 24.7892 104.78 133.031 133.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 450 0.000512 512 175 860 0 0.748576 0.005952 24.2819 25.1152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 3.2e-05 2048 60 2360 608000 70.3439 56.8167 2665.23 1701.31 4493.89 4468.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 3.2e-05 1024 360 500 546816 53.8866 26.8805 378.559 836.358 1295.89 1296.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 250 0.000512 2048 51 3640 9984 7.61171 3.42483 94.9483 120.635 226.751 226.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.000512 4096 180 4980 33216 6.61805 673.024 209.324 889.012 889.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 6.4e-05 1024 205 520 193536 35.5884 13.8916 143.788 416.367 609.824 609.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 0.001024 4096 80 340 17664 2.70394 24.6295 104.419 131.796 131.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1820 6.4e-05 4096 340 2240 284736 46.1602 55.5853 3118.78 1675.77 4896.37 4896.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 0.000256 1024 215 860 59904 5.84512 3.39795 67.8776 109.694 186.948 187.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1010 0.000256 1024 60 440 74112 3.4295 33.1416 104.848 141.464 141.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 450 0.000512 512 175 860 3072 3.28138 0.775552 2.0761 24.9623 31.2776 31.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 3.2e-05 2048 60 2360 607872 70.4373 55.9916 3586.24 1678.85 5391.63 5391.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 3.2e-05 1024 360 500 540672 54.0671 26.8284 268.633 833.076 1182.8 1182.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 250 0.000512 2048 51 3640 9216 7.716 3.43245 62.4172 121.682 195.379 195.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.000512 4096 180 4980 33024 6.59715 476.975 208.993 692.61 692.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 6.4e-05 1024 205 520 190464 35.4996 13.3423 102.206 412.685 563.917 564.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 0.001024 4096 80 340 17472 2.69718 17.4838 103.984 124.209 124.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1820 6.4e-05 4096 340 2240 284544 46.223 55.5889 2214.19 1676.69 3992.77 3992.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 0.000256 1024 215 860 58368 5.95322 3.37072 47.6043 106.821 164.332 164.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1010 0.000256 1024 60 440 73920 3.42118 23.8651 104.81 132.136 132.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 450 0.000512 512 175 860 0 0.780064 0.004512 24.9818 25.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 3.2e-05 2048 60 2360 607488 70.4819 56.8454 2551.09 1701.18 4379.79 4354.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 3.2e-05 1024 360 500 547200 54.1158 26.9694 396.168 837.871 1315.32 1315.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 250 0.000512 2048 51 3640 10400 7.60902 3.43632 103.332 120.754 235.266 235.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.000512 4096 180 4980 33200 6.61312 701.68 209.497 917.838 917.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 6.4e-05 1024 205 520 195200 35.5928 13.5116 152.562 416.981 618.842 618.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 0.001024 4096 80 340 17700 2.71555 25.8606 104.751 133.372 133.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1820 6.4e-05 4096 340 2240 284800 46.4807 55.7467 3246.69 1678.53 5027.53 5027.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 0.000256 1024 215 860 60000 5.8935 3.41402 71.1351 109.114 189.689 189.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1010 0.000256 1024 60 440 74100 3.4247 34.7769 104.949 143.195 143.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 450 0.000512 512 175 860 3200 3.43498 0.82112 2.21642 26.0192 32.6752 32.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 3.2e-05 2048 60 2360 608000 70.8954 56.2276 3737.67 1678.9 5543.81 5543.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 3.2e-05 1024 360 500 544000 53.8534 26.8085 278.374 833.554 1192.78 1192.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 250 0.000512 2048 51 3640 9600 7.6992 3.44474 67.7064 121.715 200.697 200.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.000512 4096 180 4980 33000 6.58566 490.667 208.937 706.232 706.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 6.4e-05 1024 205 520 192000 35.3687 13.3742 106.181 412.794 567.901 568.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 0.001024 4096 80 340 17600 2.70826 18.0081 104.735 125.495 125.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1820 6.4e-05 4096 340 2240 284400 46.3688 55.7015 2276.93 1675.94 4055.02 4055.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 0.000256 1024 215 860 59200 5.82381 3.37882 49.717 108.569 167.619 167.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1010 0.000256 1024 60 440 74000 3.4247 24.574 104.939 132.98 133.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 450 0.000512 512 175 860 0 0.820992 0.004288 26.024 26.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 3.2e-05 2048 60 2360 608000 70.6198 57.0509 2625.88 1703.58 4457.32 4430.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 3.2e-05 1024 360 500 548352 53.7733 26.9112 506.771 837.219 1424.87 1425.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 250 0.000512 2048 51 3640 10752 7.56934 3.43859 136.799 122.161 270.095 270.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.000512 4096 180 4980 33152 6.60954 891.904 209.283 1107.84 1107.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 6.4e-05 1024 205 520 193536 35.9697 13.5318 192.613 430.835 673.131 673.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 0.001024 4096 80 340 17696 2.72179 32.7961 104.782 140.344 140.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1820 6.4e-05 4096 340 2240 284704 46.2397 55.6607 4122.04 1676.84 5900.86 5900.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 0.000256 1024 215 860 60032 5.90029 3.41482 90.4572 107.956 207.862 207.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1010 0.000256 1024 60 440 74032 3.42016 44.3003 104.865 152.629 152.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 450 0.000512 512 175 860 3584 3.15952 0.74352 2.93514 24.3099 31.3252 31.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 3.2e-05 2048 60 2360 607488 70.4977 56.097 4732.31 1676.6 6535.62 6535.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 3.2e-05 1024 360 500 544768 54.1575 26.8858 328.659 837.445 1247.35 1247.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 250 0.000512 2048 51 3640 8960 7.58134 3.3504 73.5357 119.052 203.646 203.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.000512 4096 180 4980 32928 6.57715 582.534 208.697 797.854 797.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 6.4e-05 1024 205 520 186368 36.1332 13.3752 121.398 414.224 585.319 585.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 0.001024 4096 80 340 17472 2.70131 21.2808 104.187 128.21 128.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1820 6.4e-05 4096 340 2240 284480 46.156 55.5964 2718.66 1677.59 4498.09 4498.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 0.000256 1024 215 860 59136 5.83536 3.38307 58.9313 109.067 177.346 177.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1010 0.000256 1024 60 440 73920 3.42538 29.1603 104.876 137.505 137.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 450 0.000512 512 175 860 0 0.752512 0.004096 24.3269 25.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 3.2e-05 2048 60 2360 607488 70.3693 56.7428 3113.11 1701.35 4941.77 4916.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 3.2e-05 1024 360 500 545280 53.9726 26.8862 481.972 835.126 1398.15 1398.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 250 0.000512 2048 51 3640 10560 7.58816 3.42835 128.456 119.532 259.131 259.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.000512 4096 180 4980 33240 6.61341 857.205 209.77 1073.63 1073.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 6.4e-05 1024 205 520 195840 35.6132 13.5974 186.591 417.677 653.662 653.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 0.001024 4096 80 340 17640 2.69926 31.0486 104.502 138.292 138.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1820 6.4e-05 4096 340 2240 284640 46.3361 55.7161 3964.47 1676.59 5743.19 5743.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 0.000256 1024 215 860 60480 5.87882 3.41629 87.2847 104.657 201.361 201.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1010 0.000256 1024 60 440 74040 3.42672 42.3506 104.872 150.691 150.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 450 0.000512 512 175 860 3840 3.39235 0.817152 3.08077 26.0264 33.4966 33.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 3.2e-05 2048 60 2360 607680 70.713 56.1562 4544.47 1676.27 6347.72 6347.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 3.2e-05 1024 360 500 545280 53.8873 26.8595 327.412 834.809 1243.16 1243.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 250 0.000512 2048 51 3640 9600 7.68646 3.44125 78.7498 120.957 210.965 211.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.000512 4096 180 4980 33120 6.61082 580.991 209.603 797.252 797.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 6.4e-05 1024 205 520 192000 35.3185 13.3553 124.57 412.356 585.788 585.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 0.001024 4096 80 340 17520 2.70637 21.666 104.415 128.83 128.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1820 6.4e-05 4096 340 2240 284160 46.2434 55.666 2682.05 1674.56 4458.6 4458.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 0.000256 1024 215 860 59520 5.80614 3.3792 58.704 107.324 175.34 175.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1010 0.000256 1024 60 440 73920 3.42339 28.8503 104.786 137.104 137.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 450 0.000512 512 175 860 0 0.8224 0.004832 26.0271 26.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 3.2e-05 2048 60 2360 606720 70.5139 56.8702 3074.25 1700.12 4901.95 4875.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 3.2e-05 1024 360 500 544768 53.9139 26.8378 465.34 835.151 1381.44 1381.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 250 0.000512 2048 51 3640 10240 7.73091 3.50413 120.285 121.967 253.617 253.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.000512 4096 180 4980 33152 6.60896 833.863 209.192 1049.71 1049.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 6.4e-05 1024 205 520 192512 35.9375 13.5086 177.928 417.832 645.393 645.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 0.001024 4096 80 340 17664 2.71258 30.2756 104.601 137.631 137.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1820 6.4e-05 4096 340 2240 284672 46.2158 55.593 3867.95 1676.47 5646.3 5646.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 0.000256 1024 215 860 60416 5.86477 3.40803 84.6683 109.823 203.901 204.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1010 0.000256 1024 60 440 73984 3.42282 41.089 104.737 149.292 149.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 450 0.000512 512 175 860 4096 3.22467 0.776 3.19821 24.9848 32.3669 32.5062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 3.2e-05 2048 60 2360 607744 70.4164 56.0001 4423.5 1675.59 6225.62 6225.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 3.2e-05 1024 360 500 540672 54.407 28.1641 312.421 835.449 1230.64 1230.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 250 0.000512 2048 51 3640 8192 7.48486 3.27587 64.2686 117.941 193.1 193.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.000512 4096 180 4980 33024 6.6089 559.421 209.221 775.295 775.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 6.4e-05 1024 205 520 188416 36.5261 13.7007 117.847 418.058 586.316 586.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 990 0.001024 4096 80 340 17408 2.69962 20.6967 103.928 127.367 127.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1820 6.4e-05 4096 340 2240 284160 46.2247 55.5907 2590.56 1674.52 4366.97 4367.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 0.000256 1024 215 860 59392 5.92077 3.40787 56.607 108.76 174.824 174.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1010 0.000256 1024 60 440 73728 3.42163 27.7258 104.58 135.771 135.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 450 0.000512 512 175 860 0 0.659296 0.004256 22.2715 23.0151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 3.2e-05 2048 60 2360 607232 70.4388 56.6848 2965.57 1700.2 4793.09 4770.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 3.2e-05 1024 360 500 540672 54.0398 26.7489 402.464 832.497 1315.95 1316.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 250 0.000512 2048 51 3640 9216 7.7168 3.43654 93.7873 120.56 225.629 225.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.000512 4096 180 4980 33024 6.59616 729.615 208.849 945.105 945.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 6.4e-05 1024 205 520 190464 35.4938 13.3483 153.245 412.46 614.731 614.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 0.001024 4096 80 340 17472 2.69651 25.9785 103.922 132.641 132.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1820 6.4e-05 4096 340 2240 284544 46.2218 55.6052 3386.26 1675.51 5163.68 5163.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 0.000256 1024 215 860 58368 5.85146 3.37306 71.7615 107.491 188.607 188.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1010 0.000256 1024 60 440 73920 3.42275 35.8482 104.732 144.046 144.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 450 0.000512 512 175 860 0 0.77648 0.004096 24.9647 25.8263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 3.2e-05 2048 60 2360 607488 70.4726 56.7893 3863.04 1700.16 5690.66 5664.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 3.2e-05 1024 360 500 528384 54.4142 26.4804 279.59 825.286 1185.96 1186.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 250 0.000512 2048 51 3640 6144 7.71725 3.2871 44.2114 117.448 172.793 172.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.000512 4096 180 4980 32640 6.54064 501.979 208.011 716.575 716.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 6.4e-05 1024 205 520 184320 36.2763 13.3505 105.85 412.975 568.632 568.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 0.001024 4096 80 340 17280 2.69722 19.1609 104.011 125.91 125.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1820 6.4e-05 4096 340 2240 284160 46.1803 55.5806 2349.07 1676.07 4126.98 4127.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 0.000256 1024 215 860 58368 5.87181 3.37261 50.6077 108.784 168.765 168.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1010 0.000256 1024 60 440 73728 3.42042 25.4261 104.833 133.724 133.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 450 0.000512 512 175 860 0 0.782336 0.004096 25.118 25.9888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 3.2e-05 2048 60 2360 606720 70.4933 56.7323 2705.55 1700.15 4533.11 4507.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 3.2e-05 1024 360 500 544000 53.8771 26.8083 423.438 832.981 1337.3 1337.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 250 0.000512 2048 51 3640 9600 7.6905 3.43654 103.841 121.647 236.745 236.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.000512 4096 180 4980 33000 6.5889 751.404 208.796 966.835 966.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 6.4e-05 1024 205 520 192000 35.3844 13.3712 161.271 425.177 635.39 635.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 0.001024 4096 80 340 17600 2.70544 27.1749 104.657 134.581 134.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1820 6.4e-05 4096 340 2240 284400 46.3511 55.7076 3460.44 1674.8 5237.38 5237.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 0.000256 1024 215 860 59200 5.82902 3.37987 75.2867 103.428 188.055 188.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1010 0.000256 1024 60 440 74000 3.42832 37.2573 104.869 145.602 145.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 450 0.000512 512 175 860 0 0.819136 0.005216 26.0068 26.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 3.2e-05 2048 60 2360 608000 70.6203 56.9935 4002.86 1706.59 5837.26 5810.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 3.2e-05 1024 360 500 537600 53.248 26.4933 298.211 825.236 1203.39 1203.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 250 0.000512 2048 51 3640 9600 7.71725 3.4713 74.39 120.508 206.217 206.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.000512 4096 180 4980 32800 6.58691 538.846 208.932 754.41 754.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 6.4e-05 1024 205 520 192000 35.3123 13.3613 115.314 413.039 577.214 577.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 990 0.001024 4096 80 340 17200 2.68886 18.9055 103.658 125.297 125.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1820 6.4e-05 4096 340 2240 284000 46.2438 55.6812 2456.22 1677 4235.23 4235.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 0.000256 1024 215 860 57600 5.91382 3.37814 52.2577 107.859 169.539 169.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1010 0.000256 1024 60 440 73600 3.4185 26.4894 104.672 134.623 134.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1700 3.2e-05 1024 360 504 548864 54.2004 26.8949 625.461 838.57 1545.33 1545.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 250 0.000512 2048 51 3624 10752 7.66259 3.46538 83.9735 123.856 219.091 219.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1020 0.000512 4096 180 4992 33312 6.62326 561.025 209.8 777.494 777.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 720 6.4e-05 1024 205 528 197632 35.5259 13.4978 207.566 419.441 676.221 676.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 990 0.001024 4096 80 336 17824 2.72384 19.6909 104.941 127.398 127.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1820 6.4e-05 4096 340 2256 284736 46.3416 55.5971 4672.13 1678 6452.15 6452.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 940 0.000256 1024 215 864 59648 5.91651 3.42006 55.72 111.806 176.993 177.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1010 0.000256 1024 60 456 74016 3.42016 53.8918 104.938 162.294 162.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 450 0.000512 512 175 864 5120 3.34672 0.830944 2.72784 26.3269 33.4151 33.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 3.2e-05 2048 60 2352 608384 70.5992 56.1105 2960.17 1677.69 4764.69 4764.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 3.2e-05 1024 360 504 549120 54.0375 26.9558 374.662 838.474 1294.33 1294.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 250 0.000512 2048 51 3624 10560 7.65824 3.45238 87.6626 124.146 223.047 223.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1020 0.000512 4096 180 4992 33280 6.6184 592.032 209.857 808.551 808.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 720 6.4e-05 1024 205 528 197120 35.6877 13.526 131.584 419.399 600.383 600.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 990 0.001024 4096 80 336 17800 2.71738 20.9453 104.841 128.546 128.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1820 6.4e-05 4096 340 2256 284640 46.4281 55.6933 2752.04 1677.2 4531.44 4531.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 0.000256 1024 215 864 59520 5.9528 3.42454 59.1935 110.496 179.196 179.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1010 0.000256 1024 60 456 74000 3.41872 54.0754 104.916 162.456 162.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 450 0.000512 512 175 864 3840 3.39542 0.81968 2.25309 25.9834 32.6298 32.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 3.2e-05 2048 60 2352 608480 70.8813 56.2067 3128.51 1677.64 4933.35 4933.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 3.2e-05 1024 360 504 548352 53.8453 27.1611 332.205 836.424 1249.83 1249.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 250 0.000512 2048 51 3624 10752 7.63648 3.47341 88.1472 122.867 222.257 222.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1020 0.000512 4096 180 4992 33264 6.6119 583.34 209.434 799.431 799.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 6.4e-05 1024 205 528 196608 35.5929 13.545 129.655 431.591 610.573 610.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 990 0.001024 4096 80 336 17808 2.72618 20.9859 104.843 128.599 128.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1820 6.4e-05 4096 340 2256 284640 46.2665 55.6611 2705.37 1676.23 4483.6 4483.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 0.000256 1024 215 864 59520 5.93107 3.4129 59.0715 108.788 177.336 177.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1010 0.000256 1024 60 456 74016 3.43245 29.4483 104.862 137.785 137.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 450 0.000512 512 175 864 4608 3.33315 0.817152 2.52442 25.9686 32.8247 32.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 3.2e-05 2048 60 2352 608256 70.6669 56.1869 3080.56 1675.68 4883.2 4883.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 3.2e-05 1024 360 504 546816 53.9054 26.872 268.613 836.575 1186.17 1186.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 250 0.000512 2048 51 3624 9984 7.6184 3.40365 53.1098 112.274 176.54 176.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1020 0.000512 4096 180 4992 33216 6.61094 375.634 209.43 591.721 591.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 720 6.4e-05 1024 205 528 193536 35.6342 13.4606 82.7302 416.378 548.387 548.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 990 0.001024 4096 80 336 17760 2.72611 13.7626 104.839 121.372 121.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1820 6.4e-05 4096 340 2256 284544 46.1625 55.6035 1744.08 1676.01 3521.94 3522.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 0.000256 1024 215 864 59136 5.89194 3.40019 37.9989 107.879 155.299 155.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1010 0.000256 1024 60 456 73920 3.42486 56.6292 104.79 164.89 164.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 450 0.000512 512 175 864 3072 3.28227 0.777696 1.37894 24.9717 30.5982 30.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 3.2e-05 2048 60 2352 608256 70.47 56.021 1993.6 1675.75 3795.94 3796.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 3.2e-05 1024 360 504 548352 53.8947 26.9269 383.717 837.182 1301.92 1302.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 250 0.000512 2048 51 3624 10752 7.70938 3.49568 101.863 123.196 236.394 236.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.000512 4096 180 4992 33264 6.62118 674.844 209.621 891.132 891.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 6.4e-05 1024 205 528 197120 35.5985 13.5699 150.583 418.794 618.727 618.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 0.001024 4096 80 336 17808 2.72538 24.4737 104.968 132.208 132.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1820 6.4e-05 4096 340 2256 284592 46.3647 55.7297 3147.16 1677.48 4926.82 4926.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 0.000256 1024 215 864 59584 5.93238 3.41811 67.8666 109.17 186.513 186.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1010 0.000256 1024 60 456 73976 3.42291 34.3389 104.89 142.695 142.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 450 0.000512 512 175 864 3584 3.3297 0.797504 2.24144 25.4729 32.0197 32.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 3.2e-05 2048 60 2352 608160 70.771 56.1367 3556.16 1676.8 5359.97 5360.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 3.2e-05 1024 360 504 548352 53.809 26.9055 309.051 837.132 1227.1 1227.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 250 0.000512 2048 51 3624 9856 7.6607 3.42016 59.2889 122.921 193.422 193.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1020 0.000512 4096 180 4992 33152 6.61667 424.047 209.312 640.02 640.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 6.4e-05 1024 205 528 197120 35.5341 13.5068 96.4449 426.878 572.545 572.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 990 0.001024 4096 80 336 17696 2.71155 15.5116 104.653 122.918 122.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1820 6.4e-05 4096 340 2256 284480 46.2293 55.6526 1994 1676.53 3772.49 3772.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 0.000256 1024 215 864 59136 5.93344 3.41178 43.2719 107.488 160.234 160.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1010 0.000256 1024 60 456 73920 3.42426 22.2468 104.886 130.599 130.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 450 0.000512 512 175 864 0 0.745472 0.004448 24.2427 25.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 3.2e-05 2048 60 2352 607936 70.4653 56.9893 2250.34 1703.63 4081.61 4056.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 3.2e-05 1024 360 504 548864 53.7986 26.8922 374.069 838.67 1293.62 1293.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 250 0.000512 2048 51 3624 10752 7.66995 3.48384 95.8824 123.177 230.34 230.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.000512 4096 180 4992 33280 6.62707 616.585 209.782 833.04 833.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 6.4e-05 1024 205 528 196608 35.4694 13.527 144.726 418.173 612.078 612.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 0.001024 4096 80 336 17792 2.7256 23.7281 104.933 131.43 131.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1820 6.4e-05 4096 340 2256 284544 46.224 55.6077 3048.64 1677.35 4827.9 4827.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 0.000256 1024 215 864 59392 5.90774 3.40442 65.9948 108.836 184.272 184.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1010 0.000256 1024 60 456 73984 3.42342 33.5779 104.926 141.97 142.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 450 0.000512 512 175 864 4096 3.42112 0.831488 2.45501 26.3398 33.2294 33.3637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 3.2e-05 2048 60 2352 608256 70.6062 55.9739 3429.71 1678.87 5235.26 5235.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 3.2e-05 1024 360 504 544768 53.934 26.8481 250.298 835.295 1166.57 1166.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 250 0.000512 2048 51 3624 10240 7.72835 3.50634 59.7328 121.991 193.086 193.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.000512 4096 180 4992 33152 6.61546 393.558 209.303 609.522 609.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 6.4e-05 1024 205 528 196608 35.5066 13.5598 98.2786 417.812 565.345 565.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 990 0.001024 4096 80 336 17664 2.71402 15.9519 104.522 123.232 123.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1820 6.4e-05 4096 340 2256 284416 46.2294 55.5849 2026.34 1676.12 3804.36 3804.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 0.000256 1024 215 864 59392 5.91165 3.41155 44.093 107.777 161.323 161.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1010 0.000256 1024 60 456 73856 3.4271 22.7717 104.769 131.012 131.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 450 0.000512 512 175 864 0 0.7768 0.005536 24.9283 25.7939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 3.2e-05 2048 60 2352 607744 70.5035 56.8425 2244.77 1700.72 4073.04 4047.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 3.2e-05 1024 360 504 548352 53.9784 27.2077 406.281 837.493 1325.16 1325.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 250 0.000512 2048 51 3624 10368 7.63978 3.44701 104.675 121.225 237.118 237.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.000512 4096 180 4992 33264 6.6231 717.292 209.622 933.583 933.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 6.4e-05 1024 205 528 195840 35.5955 13.5276 157.99 417.417 624.715 624.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 0.001024 4096 80 336 17784 2.72998 25.7766 104.839 133.388 133.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1820 6.4e-05 4096 340 2256 284544 46.3954 55.7243 3319.71 1675.64 5097.55 5097.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 0.000256 1024 215 864 59328 5.92058 3.40992 72.3604 105.918 187.736 187.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1010 0.000256 1024 60 456 73944 3.42227 36.4749 104.799 144.739 144.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 450 0.000512 512 175 864 2304 3.33494 0.774528 1.71382 24.9491 30.9531 31.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 3.2e-05 2048 60 2352 607968 70.6583 56.1221 3786.15 1678.8 5591.84 5591.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 3.2e-05 1024 360 504 543744 54.0621 26.8574 283.513 834.49 1199.14 1199.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 250 0.000512 2048 51 3624 9216 7.62883 3.3841 65.5221 119.57 196.239 196.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.000512 4096 180 4992 33120 6.6177 500.13 209.171 715.965 716.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 6.4e-05 1024 205 528 193536 35.3836 13.4021 110 414.427 573.402 573.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 0.001024 4096 80 336 17712 2.72371 18.391 104.837 125.997 126.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1820 6.4e-05 4096 340 2256 284256 46.204 55.638 2317.91 1675.24 4095.06 4095.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 0.000256 1024 215 864 58752 5.88 3.39149 50.551 108.251 168.2 168.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1010 0.000256 1024 60 456 73872 3.42221 25.6692 104.795 133.927 133.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 450 0.000512 512 175 864 0 0.774272 0.004096 24.9352 25.7953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 3.2e-05 2048 60 2352 607680 70.5004 56.9524 2646.52 1703.22 4477.39 4451.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 3.2e-05 1024 360 504 547840 53.9142 26.9385 383.887 837.845 1302.78 1302.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 250 0.000512 2048 51 3624 10240 7.58326 3.42256 98.37 120.729 230.231 230.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.000512 4096 180 4992 33200 6.61142 677.616 209.265 893.537 893.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 6.4e-05 1024 205 528 197120 35.6051 13.5373 150.581 419.177 619.082 619.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 990 0.001024 4096 80 336 17760 2.72179 24.5569 104.839 132.158 132.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1820 6.4e-05 4096 340 2256 284480 46.2293 55.6762 3153.98 1675.72 4931.68 4931.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 0.000256 1024 215 864 58880 5.88416 3.39283 68.0735 107.258 184.741 184.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1010 0.000256 1024 60 456 73920 3.42141 34.3803 104.774 142.617 142.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 450 0.000512 512 175 864 2560 3.45632 0.817152 1.84339 26.0047 32.2971 32.4346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 3.2e-05 2048 60 2352 608000 70.6412 56.074 3596.69 1675.4 5398.91 5399.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 3.2e-05 1024 360 504 547840 53.816 26.8984 277.129 837.939 1195.98 1196.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 250 0.000512 2048 51 3624 10240 7.58813 3.4345 70.6085 121.98 203.739 203.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.000512 4096 180 4992 33120 6.61578 484.91 209.257 700.828 700.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 6.4e-05 1024 205 528 194560 35.8654 13.525 107.55 419.246 576.367 576.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 990 0.001024 4096 80 336 17600 2.71149 17.6836 104.322 124.76 124.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1820 6.4e-05 4096 340 2256 284480 46.1308 55.5865 2249.47 1676.6 4027.87 4027.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 0.000256 1024 215 864 57600 5.87411 3.37094 48.1843 108.542 166.101 166.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1010 0.000256 1024 60 456 73760 3.41898 24.8121 104.667 132.942 132.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 450 0.000512 512 175 864 0 0.749632 0.006144 24.261 25.0974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 3.2e-05 2048 60 2352 608000 70.3473 56.7829 2564.15 1701.6 4393.07 4368.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 3.2e-05 1024 360 504 546816 53.8322 26.8797 496.973 837.195 1415.08 1415.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 250 0.000512 2048 51 3624 9984 7.60141 3.4263 123.387 120.731 255.28 255.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.000512 4096 180 4992 33216 6.61418 867.485 209.611 1083.75 1083.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 6.4e-05 1024 205 528 193536 35.5899 13.5779 191.868 416.752 657.977 658.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 0.001024 4096 80 336 17760 2.72634 31.7841 104.932 139.486 139.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1820 6.4e-05 4096 340 2256 284544 46.1655 55.6052 4015.67 1677.44 5794.96 5795.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 0.000256 1024 215 864 59136 5.88544 3.4015 87.9223 109.563 206.903 207.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1010 0.000256 1024 60 456 73920 3.4241 44.4849 104.888 152.84 152.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 450 0.000512 512 175 864 3072 3.27702 0.776256 2.51168 24.9847 31.7323 31.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 3.2e-05 2048 60 2352 608256 70.3516 56.0927 4580.04 1678.47 6385.07 6385.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 3.2e-05 1024 360 504 540672 54.0567 26.7448 313.876 833.294 1228.17 1228.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 250 0.000512 2048 51 3624 9216 7.71664 3.4353 71.0902 120.658 203.03 203.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.000512 4096 180 4992 33024 6.60941 555.174 209.116 770.947 770.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 6.4e-05 1024 205 528 190464 35.4709 13.3381 120.959 412.807 582.765 582.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 0.001024 4096 80 336 17664 2.7247 19.8715 104.944 127.584 127.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1820 6.4e-05 4096 340 2256 284160 46.2277 55.6073 2601.59 1677.11 4380.62 4380.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 0.000256 1024 215 864 58368 5.85168 3.37018 56.1964 105.484 171.03 171.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1010 0.000256 1024 60 456 73728 3.42208 28.5924 104.77 136.828 136.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 450 0.000512 512 175 864 0 0.777152 0.005024 24.9955 25.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 3.2e-05 2048 60 2352 607488 70.4858 56.8596 2947.12 1701.8 4776.47 4750.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 3.2e-05 1024 360 504 547200 54.1286 26.9743 486.922 837.014 1405.24 1405.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 250 0.000512 2048 51 3624 10400 7.61056 3.43245 125.975 121.714 258.866 258.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.000512 4096 180 4992 33200 6.61882 855.843 209.365 1071.87 1071.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 6.4e-05 1024 205 528 195200 35.5646 13.5086 189.55 416.573 655.382 655.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 0.001024 4096 80 336 17700 2.71155 30.8332 104.546 138.134 138.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1820 6.4e-05 4096 340 2256 284600 46.4732 55.7343 3965.92 1676.77 5744.98 5745.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 0.000256 1024 215 864 59200 5.92746 3.41485 86.5931 108.478 204.542 204.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1010 0.000256 1024 60 456 73900 3.42269 43.6289 104.779 151.876 151.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 450 0.000512 512 175 864 3200 3.42678 0.817152 2.6175 25.997 33.0388 33.1776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 3.2e-05 2048 60 2352 608000 70.8164 56.1623 4504.83 1675.96 6307.88 6307.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 3.2e-05 1024 360 504 544000 53.8781 26.8186 328.672 832.971 1242.54 1242.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 250 0.000512 2048 51 3624 9600 7.69363 3.43654 78.0426 121.65 210.955 211.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.000512 4096 180 4992 33000 6.59491 577.178 208.863 792.682 792.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 6.4e-05 1024 205 528 192000 35.3604 13.3775 126.877 412.49 588.293 588.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 0.001024 4096 80 336 17600 2.71469 21.3504 104.56 128.668 128.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1820 6.4e-05 4096 340 2256 284000 46.3606 55.7036 2686.22 1674.94 4463.31 4463.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 0.000256 1024 215 864 57600 5.9071 3.37523 57.3839 104.915 171.713 171.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1010 0.000256 1024 60 456 73800 3.42144 29.6463 104.788 137.899 137.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 450 0.000512 512 175 864 0 0.822624 0.006144 26.0048 26.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 3.2e-05 2048 60 2352 608000 70.5884 56.9603 3057.96 1702.6 4888.29 4861.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 3.2e-05 1024 360 504 548352 53.7657 26.9067 477.311 837.23 1395.4 1395.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 250 0.000512 2048 51 3624 9856 7.67024 3.4345 116.327 122.163 249.722 249.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.000512 4096 180 4992 33152 6.60685 839.455 209.351 1055.46 1055.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 6.4e-05 1024 205 528 197120 35.54 13.5326 188.095 418.907 656.261 656.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 990 0.001024 4096 80 336 17696 2.7095 30.2244 104.675 137.651 137.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1820 6.4e-05 4096 340 2256 284480 46.229 55.6708 3897.77 1677.45 5677.19 5677.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 0.000256 1024 215 864 59136 5.93638 3.41494 84.6456 112.39 206.513 206.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1010 0.000256 1024 60 456 73920 3.42592 42.8554 104.907 151.231 151.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 450 0.000512 512 175 864 0 0.743424 0.00512 24.2501 25.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 3.2e-05 2048 60 2352 607936 70.4695 56.9051 4426.19 1700.85 6254.61 6229.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 3.2e-05 1024 360 504 544768 54.1686 26.878 315.264 836.421 1232.93 1233.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 250 0.000512 2048 51 3624 8960 7.57101 3.34947 69.7742 119.974 200.8 200.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.000512 4096 180 4992 32928 6.58227 549.277 208.514 764.416 764.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 6.4e-05 1024 205 528 193536 35.2524 13.6066 122.439 413.715 585.203 585.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 990 0.001024 4096 80 336 17472 2.70336 20.4812 103.951 127.178 127.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1820 6.4e-05 4096 340 2256 284480 46.1397 55.5884 2567.02 1675.56 4344.38 4344.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 0.000256 1024 215 864 57344 5.92445 3.3792 54.9216 104.736 169.09 169.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1010 0.000256 1024 60 456 73696 3.42016 28.3084 104.641 136.413 136.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 450 0.000512 512 175 864 0 0.749664 0.005792 24.2953 25.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 3.2e-05 2048 60 2352 607488 70.3772 56.7295 2921.78 1699.58 4748.66 4723.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 3.2e-05 1024 360 504 545280 53.9459 26.8841 464.019 834.554 1379.6 1379.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 250 0.000512 2048 51 3624 9600 7.69251 3.42314 110.314 122.635 244.197 244.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.000512 4096 180 4992 33120 6.60912 807.292 209.047 1022.99 1023.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 6.4e-05 1024 205 528 195840 35.6356 13.525 181.448 417.51 648.301 648.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 0.001024 4096 80 336 17640 2.7087 29.602 104.327 136.679 136.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1820 6.4e-05 4096 340 2256 284400 46.3507 55.7264 3756.56 1676.01 5534.72 5534.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 0.000256 1024 215 864 58560 5.96611 3.4175 81.6149 109.728 200.857 200.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1010 0.000256 1024 60 456 73920 3.4231 41.7157 104.832 150.014 150.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 450 0.000512 512 175 864 3840 3.39354 0.819264 3.04582 26.0113 33.4498 33.5892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 3.2e-05 2048 60 2352 607680 70.6703 56.0801 4284.13 1675.11 6086.1 6086.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 3.2e-05 1024 360 504 545280 53.9049 26.8602 300.169 835.402 1223.38 1223.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 250 0.000512 2048 51 3624 9600 7.67795 3.43907 71.5876 122.158 204.995 205.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.000512 4096 180 4992 32880 6.568 519.072 208.576 734.263 734.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 6.4e-05 1024 205 528 192000 35.3108 13.3654 115.358 412.746 576.97 577.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 0.001024 4096 80 336 17520 2.7111 19.6386 104.411 126.805 126.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1820 6.4e-05 4096 340 2256 284160 48.1691 55.6583 2416.76 1676.75 4197.42 4197.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 0.000256 1024 215 864 57600 5.89683 3.37389 52.2733 106.512 168.186 168.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1010 0.000256 1024 60 456 73680 3.4263 26.8107 104.757 135.037 135.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 450 0.000512 512 175 864 0 0.821664 0.005792 26.0506 26.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 3.2e-05 2048 60 2352 606720 70.5211 56.8786 2754.96 1703.48 4586.03 4559.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 3.2e-05 1024 360 504 544768 53.9321 26.8362 442.51 836.023 1359.5 1359.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 250 0.000512 2048 51 3624 10240 7.72557 3.51162 112.622 123.133 247.119 247.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.000512 4096 180 4992 33152 6.61731 773.229 209.453 989.344 989.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 6.4e-05 1024 205 528 196608 35.5061 14.527 174.079 418.143 642.443 642.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 0.001024 4096 80 336 17664 2.71286 28.1764 104.604 135.536 135.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1820 6.4e-05 4096 340 2256 284416 46.2028 55.5988 3594.04 1677.5 5373.42 5373.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 0.000256 1024 215 864 59392 5.91715 3.41162 78.9341 105.873 194.263 194.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1010 0.000256 1024 60 456 73856 3.42426 39.7719 104.851 148.089 148.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 450 0.000512 512 175 864 0 0.778912 0.005312 24.9511 25.8155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 3.2e-05 2048 60 2352 607744 70.4129 56.7912 4095.3 1702.05 5924.74 5899.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1700 3.2e-05 1024 360 504 540672 54.4382 26.8425 296.132 836.113 1213.72 1213.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 250 0.000512 2048 51 3624 8192 7.48707 3.27898 60.0129 117.142 188.051 188.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.000512 4096 180 4992 33024 6.61699 525.849 209.433 741.945 741.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 6.4e-05 1024 205 528 196608 35.505 13.5123 117.338 418.261 584.804 584.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 990 0.001024 4096 80 336 17408 2.6993 18.4203 103.901 125.063 125.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1820 6.4e-05 4096 340 2256 283648 46.2234 55.5892 2439.28 1675.21 4216.38 4216.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 0.000256 1024 215 864 59392 5.92451 3.40582 53.65 107.95 171.057 171.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1010 0.000256 1024 60 456 73728 3.42083 26.9353 104.838 135.237 135.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1700 3.2e-05 1024 360 500 545792 54.3923 26.9005 691.884 837.888 1611.26 1611.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 250 0.000512 2048 51 3625 11264 7.60877 3.46842 99.973 122.997 234.176 234.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1020 0.000512 4096 180 5000 33280 6.62752 632.346 209.519 848.539 848.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 720 6.4e-05 1024 205 525 196608 35.6412 13.4963 230.899 419.135 699.364 699.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 990 0.001024 4096 80 350 17760 2.72682 23.3242 104.884 130.977 131.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1820 6.4e-05 4096 340 2250 284928 46.2725 55.5919 5316.48 1676.28 7094.71 7094.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 0.000256 1024 215 850 59904 5.90992 3.41558 63.095 110.867 183.417 183.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1010 0.000256 1024 60 450 74080 3.42426 60.4047 104.872 168.745 168.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 450 0.000512 512 175 875 5120 3.34995 0.830976 3.10816 26.3048 33.774 33.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 3.2e-05 2048 60 2350 608128 70.5529 56.0838 3366.84 1676.38 5169.96 5170.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 3.2e-05 1024 360 500 546560 54.3686 26.9632 361.855 837.775 1281.15 1281.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 250 0.000512 2048 51 3625 11200 7.58902 3.4481 89.4802 124.344 224.992 225.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1020 0.000512 4096 180 5000 33280 6.62173 570.685 209.53 786.882 786.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 720 6.4e-05 1024 205 525 197120 35.6929 13.5278 125.446 419.075 593.927 594.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 990 0.001024 4096 80 350 17720 2.71728 20.9565 104.695 128.411 128.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1820 6.4e-05 4096 340 2250 284880 46.4356 55.6877 2637.06 1675.8 4415.06 4415.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 0.000256 1024 215 850 59840 5.9393 3.42451 56.3087 112.148 177.951 178.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1010 0.000256 1024 60 450 74080 3.42816 51.5578 106.663 161.691 161.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 450 0.000512 512 175 875 3840 3.3944 0.820576 2.22326 25.9609 32.5809 32.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 3.2e-05 2048 60 2350 608160 70.8809 56.3056 3014.76 1676.2 4818.27 4818.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1700 3.2e-05 1024 360 500 545280 54.7054 26.9394 602.549 838.545 1522.94 1523.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 250 0.000512 2048 51 3625 10880 7.52064 3.40173 56.1841 122.211 189.445 189.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1020 0.000512 4096 180 5000 33200 6.61485 367.357 209.491 583.511 583.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 720 6.4e-05 1024 205 525 197120 35.6834 13.511 192.161 419.398 660.941 661.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 990 0.001024 4096 80 350 17680 2.7177 13.8074 104.786 121.352 121.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1820 6.4e-05 4096 340 2250 284800 46.4587 55.68 4429.26 1677.01 6208.49 6208.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 0.000256 1024 215 850 58880 5.89424 3.39139 36.25 106.021 151.687 151.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1010 0.000256 1024 60 450 74000 3.42666 50.9152 104.898 159.282 159.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 450 0.000512 512 175 875 2560 3.47222 0.8192 1.24138 26.0075 31.7228 31.8668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 3.2e-05 2048 60 2350 607680 70.6502 56.0671 1947.67 1676.91 3751.4 3751.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 3.2e-05 1024 360 500 545280 54.2027 26.9107 343.904 836.536 1261.75 1261.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 250 0.000512 2048 51 3625 11136 7.57526 3.47555 94.6851 121.754 227.619 227.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1020 0.000512 4096 180 5000 33264 6.62454 606.619 209.523 822.812 822.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 6.4e-05 1024 205 525 196608 35.6059 13.5324 132.679 418.466 600.474 600.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 990 0.001024 4096 80 350 17712 2.71997 22.2575 104.71 129.731 129.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1820 6.4e-05 4096 340 2250 284832 46.2768 55.651 2801.74 1676.01 4579.76 4579.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 0.000256 1024 215 850 59520 5.92294 3.41402 60.0036 110.736 180.206 180.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1010 0.000256 1024 60 450 74064 3.42733 30.0294 104.965 138.464 138.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 450 0.000512 512 175 875 4608 3.33386 0.81904 2.68035 25.9697 32.9821 33.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 3.2e-05 2048 60 2350 607872 70.7201 56.0985 3203.88 1678.89 5009.69 5009.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 3.2e-05 1024 360 500 543744 54.355 26.8778 276.347 836.418 1194.2 1194.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 250 0.000512 2048 51 3625 10752 7.53885 3.40256 58.9271 121.852 191.853 191.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1020 0.000512 4096 180 5000 33216 6.61888 390.439 209.468 606.571 606.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 720 6.4e-05 1024 205 525 193536 35.5955 13.441 84.6928 416.354 550.275 550.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 990 0.001024 4096 80 350 17664 2.72573 14.4894 104.688 121.946 122.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1820 6.4e-05 4096 340 2250 284736 46.1615 55.5971 1809.05 1675.94 3586.83 3586.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 0.000256 1024 215 850 59136 5.88938 3.40582 38.5102 109.024 156.958 157.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1010 0.000256 1024 60 450 74016 3.42496 55.466 104.843 163.781 163.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 450 0.000512 512 175 875 3072 3.28576 0.776192 1.49251 24.9659 30.7006 30.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 3.2e-05 2048 60 2350 607872 70.4473 56.0497 2078.32 1675.63 3880.55 3880.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 3.2e-05 1024 360 500 544768 54.326 26.943 368.722 837.222 1287.42 1287.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 250 0.000512 2048 51 3625 11200 7.66048 3.49757 101.81 123.222 236.323 236.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.000512 4096 180 5000 33264 6.62445 651.391 209.879 867.937 867.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 6.4e-05 1024 205 525 195328 35.8112 13.5475 141.635 418.849 610.032 610.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 990 0.001024 4096 80 350 17696 2.72022 24.1126 104.765 131.64 131.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1820 6.4e-05 4096 340 2250 284816 46.3778 55.7083 3012.82 1677.3 4792.29 4792.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 0.000256 1024 215 850 59584 5.93299 3.41936 63.9448 110.199 183.622 183.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1010 0.000256 1024 60 450 74032 3.42464 32.8294 104.919 141.218 141.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 450 0.000512 512 175 875 3584 3.32851 0.79872 2.2096 25.4749 31.9974 32.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 3.2e-05 2048 60 2350 607936 70.7607 56.0899 3444.13 1677.17 5248.26 5248.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 3.2e-05 1024 360 500 544768 54.2116 26.9714 299.74 836.602 1217.72 1217.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 250 0.000512 2048 51 3625 10752 7.57309 3.41866 61.9884 121.577 194.69 194.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1020 0.000512 4096 180 5000 33152 6.60742 408.742 209.229 624.625 624.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 6.4e-05 1024 205 525 193536 35.9718 13.5129 90.4246 418.502 558.601 558.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 990 0.001024 4096 80 350 17584 2.71469 15.5218 104.351 122.631 122.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1820 6.4e-05 4096 340 2250 284704 46.2519 55.6602 1915.15 1675.43 3692.57 3692.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 0.000256 1024 215 850 59136 5.94506 3.41226 40.9189 108.363 158.77 158.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1010 0.000256 1024 60 450 73920 3.76013 21.2685 104.75 129.821 129.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 450 0.000512 512 175 875 0 0.743488 0.004224 24.2278 25.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 3.2e-05 2048 60 2350 607488 70.553 56.8123 2167 1701.12 3995.67 3970.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 3.2e-05 1024 360 500 544768 54.2725 26.8999 384.873 838.558 1304.8 1304.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 250 0.000512 2048 51 3625 11264 7.61158 3.4855 104.739 122.298 238.264 238.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.000512 4096 180 5000 33216 6.61504 649.461 209.465 865.587 865.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 6.4e-05 1024 205 525 194560 35.6802 13.5062 147.059 418.112 614.543 614.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 990 0.001024 4096 80 350 17728 2.72118 25.5121 104.95 133.226 133.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1820 6.4e-05 4096 340 2250 284800 46.2213 55.5929 3116.28 1676.69 4894.87 4894.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 0.000256 1024 215 850 59392 5.90768 3.40378 67.0812 107.777 184.295 184.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1010 0.000256 1024 60 450 74048 3.4263 34.1825 104.925 142.575 142.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 450 0.000512 512 175 875 4096 3.41805 0.831488 2.60509 26.3398 33.3765 33.5171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 3.2e-05 2048 60 2350 608000 70.4981 56.0005 3559.18 1677.22 5363.01 5363.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 3.2e-05 1024 360 500 540672 54.3908 26.837 256.797 835.258 1173.47 1173.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 250 0.000512 2048 51 3625 11264 7.61965 3.50656 68.0797 121.989 201.329 201.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.000512 4096 180 5000 33152 6.61344 409.644 209.337 625.641 625.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 6.4e-05 1024 205 525 192512 35.9501 13.507 97.8241 417.849 565.315 565.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 990 0.001024 4096 80 350 17664 2.72179 17.1595 104.878 124.802 124.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1820 6.4e-05 4096 340 2250 284672 46.2376 55.595 2075.48 1676.52 3853.91 3853.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 0.000256 1024 215 850 59392 5.91696 3.40992 44.8527 109.183 163.489 163.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1010 0.000256 1024 60 450 73984 3.42298 23.0543 104.864 131.386 131.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 25 450 0.000512 512 175 875 0 0.776608 0.004928 24.9283 25.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 3.2e-05 2048 60 2350 607744 70.4699 56.7859 2333.25 1702.43 4163.13 4137.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 3.2e-05 1024 360 500 546048 54.2444 26.9603 405.513 837.597 1324.51 1324.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 250 0.000512 2048 51 3625 10944 7.57859 3.45293 109.905 122.284 243.352 243.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.000512 4096 180 5000 33264 6.62483 717.228 209.701 933.6 933.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 6.4e-05 1024 205 525 195840 35.6005 13.5252 155.874 417.506 622.693 622.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 990 0.001024 4096 80 350 17712 2.72845 26.5991 104.839 134.209 134.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1820 6.4e-05 4096 340 2250 284832 46.3946 55.7344 3305.86 1676.03 5084.1 5084.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 0.000256 1024 215 850 59328 5.9151 3.41094 70.6921 109.673 189.823 189.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1010 0.000256 1024 60 450 74016 3.41978 35.917 104.831 144.211 144.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 450 0.000512 512 175 875 2304 3.33398 0.775296 1.8176 24.9546 31.0641 31.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 3.2e-05 2048 60 2350 607680 70.7267 56.1594 3793.35 1676.04 5596.38 5596.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 3.2e-05 1024 360 500 543744 54.0486 26.8575 291.725 835.112 1207.93 1208.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 250 0.000512 2048 51 3625 10368 7.51638 3.37907 75.1099 120.694 206.823 206.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.000512 4096 180 5000 33120 6.60925 513.312 209.385 729.352 729.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 6.4e-05 1024 205 525 193536 35.3617 13.3984 111.49 414.722 575.156 575.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 990 0.001024 4096 80 350 17568 2.70931 19.5748 104.518 126.846 126.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1820 6.4e-05 4096 340 2250 284544 46.233 55.646 2358.6 1676.5 4137.05 4137.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 0.000256 1024 215 850 58752 5.87014 3.38573 50.7661 109.252 169.4 169.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1010 0.000256 1024 60 450 73872 3.42646 25.9964 104.8 134.265 134.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 450 0.000512 512 175 875 0 0.776032 0.004096 24.9545 25.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 3.2e-05 2048 60 2350 607104 70.5169 56.8818 2713.66 1702.49 4543.74 4518.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 3.2e-05 1024 360 500 545280 54.2153 26.9353 394.934 837.937 1314.22 1314.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 250 0.000512 2048 51 3625 10880 7.51974 3.42435 106.508 120.73 238.312 238.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.000512 4096 180 5000 33200 6.6089 694.059 209.315 910.029 910.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 6.4e-05 1024 205 525 197120 35.6034 13.542 153.565 419.175 622.072 622.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 0.001024 4096 80 350 17680 2.72067 26.1733 104.706 133.642 133.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1820 6.4e-05 4096 340 2250 284800 46.2479 55.6745 3210.85 1675.6 4988.47 4988.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 0.000256 1024 215 850 58880 5.89194 8.5328 68.9944 108.344 191.899 192.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1010 0.000256 1024 60 450 74000 3.4201 34.8978 104.81 143.17 143.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 450 0.000512 512 175 875 2560 3.46154 0.817248 1.90125 25.9851 32.348 32.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 3.2e-05 2048 60 2350 607680 70.5196 56.0354 3679.56 1686.44 5492.67 5492.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 3.2e-05 1024 360 500 542720 54.4285 26.9025 277.308 838.656 1197.49 1197.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 250 0.000512 2048 51 3625 10240 7.59645 3.43245 71.024 121.016 203.2 203.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.000512 4096 180 5000 33120 6.61446 487.203 209.493 703.357 703.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 6.4e-05 1024 205 525 194560 35.8586 13.5244 107.025 419.602 576.196 576.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 990 0.001024 4096 80 350 17600 2.72413 18.5877 104.788 126.143 126.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1820 6.4e-05 4096 340 2250 284800 46.1373 55.6012 2248.78 1677.76 4028.36 4028.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 0.000256 1024 215 850 57600 5.8793 3.36982 47.6839 103.496 160.555 160.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1010 0.000256 1024 60 450 73920 3.41949 24.6725 104.9 133.033 133.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 450 0.000512 512 175 875 0 0.749568 0.004416 24.2806 25.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 3.2e-05 2048 60 2350 607360 70.3611 56.786 2577.58 1702.88 4407.8 4382.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 3.2e-05 1024 360 500 543744 54.2249 28.8475 481.561 837.173 1402 1402.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 250 0.000512 2048 51 3625 10752 7.52304 4.26173 128.213 121.788 261.916 262.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.000512 4096 180 5000 33216 6.61827 846.77 209.658 1063.09 1063.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 6.4e-05 1024 205 525 193536 35.5867 13.4588 184.108 416.75 650.091 650.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 990 0.001024 4096 80 350 17664 2.71565 31.5643 104.782 139.104 139.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1820 6.4e-05 4096 340 2250 284736 46.1578 55.5876 3901.02 1677.43 5680.28 5680.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 0.000256 1024 215 850 59136 5.88566 3.40234 83.9826 109.693 203.093 203.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1010 0.000256 1024 60 450 74016 3.42736 42.6499 104.946 151.064 151.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 450 0.000512 512 175 875 3072 3.27533 0.77744 2.58237 24.9865 31.8073 31.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 3.2e-05 2048 60 2350 607872 70.3269 55.9946 4457.96 1680.51 6264.9 6265.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 3.2e-05 1024 360 500 540672 54.0792 26.7465 320.765 833.296 1235.07 1235.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 250 0.000512 2048 51 3625 10752 7.55485 3.43987 84.8835 121.707 217.714 217.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.000512 4096 180 5000 33024 6.59472 565.472 209.173 781.285 781.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 6.4e-05 1024 205 525 190464 35.4893 13.3348 121.788 412.816 583.611 583.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 990 0.001024 4096 80 350 17472 2.70544 21.1398 104.281 128.17 128.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1820 6.4e-05 4096 340 2250 284544 46.2072 55.5931 2623.92 1677.12 4402.92 4402.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 0.000256 1024 215 850 58368 5.84963 3.36835 56.0518 108.64 174.036 174.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1010 0.000256 1024 60 450 73920 3.42976 28.7294 104.956 137.158 137.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 450 0.000512 512 175 875 0 0.778592 0.004544 24.99 25.8535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 3.2e-05 2048 60 2350 607488 70.4787 56.7773 2998.21 1701.71 4827.36 4801.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 3.2e-05 1024 360 500 544000 54.4451 26.9603 479.978 837.712 1399.29 1399.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 250 0.000512 2048 51 3625 10400 7.61443 3.43654 123.182 120.746 255.107 255.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.000512 4096 180 5000 33200 6.6224 849.83 209.596 1066.09 1066.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 6.4e-05 1024 205 525 195200 35.5932 13.5057 185.403 416.93 651.624 651.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 0.001024 4096 80 350 17600 2.7135 31.6352 104.462 138.854 138.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1820 6.4e-05 4096 340 2250 284800 46.5009 55.7363 3926.82 1677.97 5707.1 5707.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 0.000256 1024 215 850 59200 5.92861 3.40787 84.3219 108.764 202.55 202.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1010 0.000256 1024 60 450 74000 3.42269 42.6816 104.922 151.071 151.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 450 0.000512 512 175 875 3200 3.4255 0.819488 2.71565 26.0186 33.1638 33.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 3.2e-05 2048 60 2350 608000 70.856 56.2122 4474.34 1677.34 6278.86 6278.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 3.2e-05 1024 360 500 537600 54.5826 26.81 319.253 832.931 1233.78 1233.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 250 0.000512 2048 51 3625 9600 7.70243 3.43456 76.2452 121.793 209.303 209.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.000512 4096 180 5000 33000 6.59565 570.011 208.883 785.529 785.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 6.4e-05 1024 205 525 192000 35.3653 13.3682 122.769 412.341 584.026 584.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 0.001024 4096 80 350 17400 2.70154 21.916 103.84 128.501 128.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1820 6.4e-05 4096 340 2250 284400 46.3647 55.7133 2632.29 1674.55 4409 4409.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 0.000256 1024 215 850 57600 5.9145 3.3792 55.0363 108.47 172.923 173.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1010 0.000256 1024 60 450 73800 3.42243 28.5327 104.702 136.702 136.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 450 0.000512 512 175 875 0 0.822304 0.006144 26.0081 26.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 3.2e-05 2048 60 2350 608000 70.6208 56.9563 2992.99 1702.26 4823 4796.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 3.2e-05 1024 360 500 544768 54.2136 26.9102 470.679 844.577 1396.57 1396.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 250 0.000512 2048 51 3625 10752 7.56893 3.43885 123.974 122.014 257.128 257.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.000512 4096 180 5000 33152 6.61504 819.056 211.235 1036.95 1037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 6.4e-05 1024 205 525 193536 35.9497 13.5324 179.268 422.422 651.356 651.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 990 0.001024 4096 80 350 17584 2.71155 30.7265 105.356 138.838 138.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1820 6.4e-05 4096 340 2250 284704 46.2234 55.6603 3783.58 1691.5 5577.05 5577.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 0.000256 1024 215 850 59136 5.93965 3.41664 81.4222 109.92 200.829 200.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1010 0.000256 1024 60 450 73920 3.42426 41.3904 105.751 150.608 150.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 450 0.000512 512 175 875 0 0.743424 0.0056 24.4611 25.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 3.2e-05 2048 60 2350 607488 70.4945 56.8177 4332.86 1715.69 6176.05 6150.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 3.2e-05 1024 360 500 544768 61.2096 26.8803 308.755 836.72 1233.77 1233.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 250 0.000512 2048 51 3625 8960 7.57882 3.34848 68.2897 120.214 199.554 199.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.000512 4096 180 5000 32928 6.58022 534.417 208.624 749.668 749.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 6.4e-05 1024 205 525 186368 36.1144 13.3755 113.464 413.982 577.119 577.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 990 0.001024 4096 80 350 17472 2.7088 20.7933 104.35 127.897 127.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1820 6.4e-05 4096 340 2250 284480 46.1473 55.5922 2472.55 1676 4250.37 4250.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 0.000256 1024 215 850 57344 5.92013 3.38118 52.2462 105.811 167.486 167.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1010 0.000256 1024 60 450 73696 3.42013 27.1968 104.597 135.255 135.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 450 0.000512 512 175 875 0 0.750816 0.004544 24.3036 25.1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 3.2e-05 2048 60 2350 607488 70.3988 56.8099 2837.51 1702.16 4667.06 4642.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 3.2e-05 1024 360 500 541440 54.4435 26.878 452.599 842.646 1376.76 1376.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 250 0.000512 2048 51 3625 10560 7.58064 3.42771 118.095 122.581 251.814 251.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.000512 4096 180 5000 33120 6.61354 791.792 211.155 1009.6 1009.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 6.4e-05 1024 205 525 195840 35.6356 13.5291 175.111 421.544 646 646.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 0.001024 4096 80 350 17640 2.72384 30.0146 105.727 138.505 138.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1820 6.4e-05 4096 340 2250 284640 46.3558 55.7193 3657.69 1691.82 5451.66 5451.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 0.000256 1024 215 850 59520 5.92042 3.4113 79.4406 110.75 199.65 199.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1010 0.000256 1024 60 450 73920 3.42221 40.1367 105.781 149.382 149.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 450 0.000512 512 175 875 3840 3.39187 0.818656 3.13702 26.2657 33.7924 33.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 3.2e-05 2048 60 2350 607680 70.6574 56.1212 4198.12 1691.51 6016.51 6016.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 3.2e-05 1024 360 500 537600 54.8907 26.862 298.159 835.403 1215.51 1215.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 250 0.000512 2048 51 3625 9600 7.68352 3.44672 70.0016 121.14 202.403 202.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.000512 4096 180 5000 32880 6.5665 521.588 208.628 736.827 736.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 6.4e-05 1024 205 525 192000 35.2932 13.357 114.358 412.738 575.934 576.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 0.001024 4096 80 350 17520 2.71674 20.3145 104.782 127.854 127.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1820 6.4e-05 4096 340 2250 284160 46.2126 55.66 2436.19 1676.21 4214.35 4214.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 0.000256 1024 215 850 57600 5.89254 3.3751 51.646 107.79 168.834 168.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1010 0.000256 1024 60 450 73680 3.42477 26.7745 104.684 134.927 134.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 450 0.000512 512 175 875 0 0.821952 0.005856 26.0537 26.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 3.2e-05 2048 60 2350 606720 70.5142 56.8488 2792.02 1701.84 4621.42 4594.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 3.2e-05 1024 360 500 540672 54.3874 26.8411 430.911 835.859 1348.19 1348.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 250 0.000512 2048 51 3625 11264 7.63149 3.50109 120.757 124.172 256.191 256.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.000512 4096 180 5000 33152 6.61779 760.743 209.486 976.893 976.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 6.4e-05 1024 205 525 192512 35.9372 13.5045 164.757 418.26 632.646 632.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 990 0.001024 4096 80 350 17664 2.72022 28.6433 104.956 136.363 136.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1820 6.4e-05 4096 340 2250 284672 46.2359 55.6147 3508.55 1677.27 5287.75 5287.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 0.000256 1024 215 850 59392 5.9104 3.41002 75.8908 111.227 196.567 196.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1010 0.000256 1024 60 450 73984 3.42205 38.3488 104.942 146.758 146.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 25 450 0.000512 512 175 875 0 0.776192 0.005408 24.9446 25.8038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 3.2e-05 2048 60 2350 607744 70.5207 56.834 4007.33 1701.95 5836.82 5811.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 3.2e-05 1024 360 500 540672 54.4093 26.8419 303.28 835.12 1219.85 1220
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 250 0.000512 2048 51 3625 8192 7.48838 3.27651 60.6176 117.911 189.421 189.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.000512 4096 180 5000 33024 6.61299 540.223 209.262 756.144 756.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 6.4e-05 1024 205 525 188416 36.5168 13.7533 113.63 417.905 581.988 582.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 990 0.001024 4096 80 350 17408 2.71187 19.4553 104.152 126.361 126.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1820 6.4e-05 4096 340 2250 284160 46.2157 55.5844 2503.54 1673.37 4278.79 4278.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 0.000256 1024 215 850 59392 5.92013 3.40438 54.0497 106.615 170.119 170.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1010 0.000256 1024 60 450 73728 3.42048 27.1256 104.654 135.243 135.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1700 3.2e-05 1024 360 512 544768 54.7451 26.8935 583.017 837.892 1502.75 1502.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 250 0.000512 2048 51 3648 11008 7.63293 3.46435 85.8654 123.464 220.557 220.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1020 0.000512 4096 180 4992 33312 6.62934 555.856 209.635 772.166 772.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 720 6.4e-05 1024 205 544 198656 35.4363 13.4955 204.975 419.117 673.211 673.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 990 0.001024 4096 80 352 17728 2.71789 20.4882 104.769 128.018 128.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1820 6.4e-05 4096 340 2240 284800 46.3372 55.6032 4434.08 1676.49 6212.59 6212.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 0.000256 1024 215 864 60416 5.88717 3.41606 55.9629 110.398 175.796 175.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1010 0.000256 1024 60 448 74112 3.42899 49.2626 104.891 157.627 157.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 450 0.000512 512 175 864 4096 3.42435 0.83504 2.27245 26.3132 33.0273 33.1713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 3.2e-05 2048 60 2368 608000 70.5597 56.0422 2960.59 1676.29 4763.6 4763.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1700 3.2e-05 1024 360 512 544768 54.8791 26.9021 584.345 838.6 1504.93 1505.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 250 0.000512 2048 51 3648 10752 7.67123 3.47024 54.5235 123.72 189.51 189.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1020 0.000512 4096 180 4992 33280 6.62653 356.68 209.784 573.135 573.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 720 6.4e-05 1024 205 544 196608 35.6361 13.484 229.046 418.007 696.355 696.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 990 0.001024 4096 80 352 17664 2.71565 13.4503 104.665 120.894 120.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1820 6.4e-05 4096 340 2240 284672 46.5578 55.5978 4779.07 1676.9 6558.21 6558.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 940 0.000256 1024 215 864 59904 5.89072 3.40813 35.9756 112.881 158.283 158.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1010 0.000256 1024 60 448 74048 3.4263 50.0073 104.926 158.401 158.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 450 0.000512 512 175 864 4096 3.42752 0.831552 1.66038 26.348 32.4505 32.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 3.2e-05 2048 60 2368 608000 70.5883 56.0046 1909.39 1677.64 3713.74 3713.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 3.2e-05 1024 360 512 544000 54.6004 26.9603 360.945 838.772 1281.47 1281.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 250 0.000512 2048 51 3648 10880 7.6233 3.45088 86.9062 122.559 220.668 220.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1020 0.000512 4096 180 4992 33280 6.6231 566.997 209.751 783.414 783.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 720 6.4e-05 1024 205 544 198400 35.5226 13.6888 130.91 419.473 599.777 599.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 990 0.001024 4096 80 352 17720 2.7177 21.0411 104.846 128.648 128.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1820 6.4e-05 4096 340 2240 284800 46.477 55.7235 2625.27 1677.4 4404.94 4405.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 0.000256 1024 215 864 60480 5.90653 3.42326 57.5959 110.015 177.069 177.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1010 0.000256 1024 60 448 74080 3.42016 28.134 104.939 136.536 136.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 450 0.000512 512 175 864 3840 3.3863 0.8192 2.15965 25.9837 32.5308 32.6783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 3.2e-05 2048 60 2368 608160 70.8155 56.2908 3025.89 1677.79 4830.89 4830.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1700 3.2e-05 1024 360 512 542720 54.9164 26.9332 604.651 838.529 1525.22 1525.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 250 0.000512 2048 51 3648 10240 7.59091 3.40342 52.9606 123.398 187.481 187.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1020 0.000512 4096 180 4992 33200 6.61622 363.373 209.436 579.469 579.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 720 6.4e-05 1024 205 544 197120 35.6875 13.5148 199.135 419.396 667.916 668.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 990 0.001024 4096 80 352 17680 2.71498 13.6763 104.839 121.272 121.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1820 6.4e-05 4096 340 2240 284640 46.2454 55.6801 1693.52 1677 3472.52 3472.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 0.000256 1024 215 864 59520 5.86765 3.38896 36.6546 109.957 155.994 156.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1010 0.000256 1024 60 448 74000 3.42096 51.2718 104.88 159.617 159.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 450 0.000512 512 175 864 2560 3.4673 0.819648 1.26515 26.006 31.7384 31.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 3.2e-05 2048 60 2368 607680 70.6396 56.0911 1952.42 1676.79 3756.05 3756.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 3.2e-05 1024 360 512 543744 54.3548 26.9164 348.653 836.5 1266.62 1266.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 250 0.000512 2048 51 3648 10752 7.62358 3.47136 92.9429 122.721 226.887 226.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.000512 4096 180 4992 33264 6.61619 611.531 209.449 827.64 827.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 6.4e-05 1024 205 544 198144 35.4541 13.5332 140.351 418.434 607.961 608.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 990 0.001024 4096 80 352 17712 2.71363 22.965 104.759 130.483 130.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1820 6.4e-05 4096 340 2240 284736 46.2552 55.6578 2831.66 1675.91 4609.57 4609.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 0.000256 1024 215 864 60288 5.87232 3.41408 61.8506 108.534 179.802 179.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1010 0.000256 1024 60 448 74064 3.42426 30.6599 104.848 138.973 139.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 450 0.000512 512 175 864 3072 3.42336 0.817984 1.89405 25.9666 32.285 32.4235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 3.2e-05 2048 60 2368 607872 70.5938 56.0624 3273.59 1675.89 5076.24 5076.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 3.2e-05 1024 360 512 543744 54.2651 26.8705 284.664 837.463 1203.46 1203.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 250 0.000512 2048 51 3648 9984 7.60858 3.41075 55.9512 121.382 188.479 188.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1020 0.000512 4096 180 4992 33216 6.61709 391.704 209.631 607.994 608.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 6.4e-05 1024 205 544 196608 35.2396 13.4431 91.0635 416.776 556.703 556.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 990 0.001024 4096 80 352 17664 2.7137 14.9292 104.847 122.532 122.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1820 6.4e-05 4096 340 2240 284736 46.1419 55.5867 1805.07 1677.62 3584.5 3584.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 0.000256 1024 215 864 59904 5.84922 3.4017 40.1351 107.526 157.041 157.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1010 0.000256 1024 60 448 74016 3.42221 19.9107 104.927 128.301 128.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 450 0.000512 512 175 864 0 0.774016 0.00544 24.9253 25.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 3.2e-05 2048 60 2368 607872 70.3588 56.8093 2095.59 1702.29 3925.23 3899.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 3.2e-05 1024 360 512 542976 54.5032 27.0152 347.952 836.403 1266.07 1266.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 250 0.000512 2048 51 3648 11200 7.66621 3.49155 95.6789 124.17 231.135 231.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.000512 4096 180 4992 33264 6.61709 602.135 209.474 818.27 818.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 6.4e-05 1024 205 544 197120 35.6279 13.539 139.752 418.406 607.508 607.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 990 0.001024 4096 80 352 17696 2.71974 22.9208 104.702 130.382 130.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1820 6.4e-05 4096 340 2240 284704 46.385 55.6972 2785.13 1675.67 4562.96 4563.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 0.000256 1024 215 864 60480 5.88938 3.41766 61.491 109.566 180.488 180.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1010 0.000256 1024 60 448 74088 3.43158 30.4484 104.878 138.8 138.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 450 0.000512 512 175 864 1792 3.43427 0.7928 1.27424 25.4504 31.132 31.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 3.2e-05 2048 60 2368 607936 70.6965 56.1193 3214.9 1679.92 5021.73 5021.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 3.2e-05 1024 360 512 541184 54.6069 26.915 224.704 837.307 1143.73 1143.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 250 0.000512 2048 51 3648 10752 7.5713 3.43462 59.019 121.121 191.277 191.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.000512 4096 180 4992 33152 6.61776 383.574 209.374 599.61 599.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 6.4e-05 1024 205 544 197120 35.5353 13.5291 90.0944 418.806 558.155 558.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 990 0.001024 4096 80 352 17584 2.71722 14.7867 104.503 122.05 122.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1820 6.4e-05 4096 340 2240 284480 46.2318 55.6564 1797.15 1677.04 3576.16 3576.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 0.000256 1024 215 864 60032 5.90035 3.41747 39.3282 111.124 159.897 160.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1010 0.000256 1024 60 448 74032 3.4304 19.8983 104.972 128.346 128.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 450 0.000512 512 175 864 0 0.749408 0.004384 24.2516 25.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 3.2e-05 2048 60 2368 607488 70.5611 56.8236 2062.94 1700.98 3891.5 3866.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 3.2e-05 1024 360 512 542976 54.5716 26.9378 244.428 836.501 1162.64 1162.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 250 0.000512 2048 51 3648 9408 7.54378 3.32326 42.4758 120.036 173.509 173.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1020 0.000512 4096 180 4992 33096 6.61094 314.757 209.153 530.564 530.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 720 6.4e-05 1024 205 544 193536 36.0341 13.9428 73.8499 418.443 542.455 542.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 990 0.001024 4096 80 352 17472 2.70346 11.9795 104.092 118.819 118.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1820 6.4e-05 4096 340 2240 284256 46.3753 55.6954 1484.73 1674.96 3261.84 3261.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 0.000256 1024 215 864 60480 5.90611 3.43226 32.8832 107.852 150.202 150.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1010 0.000256 1024 60 448 73920 3.42282 16.6373 104.783 124.887 124.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 450 0.000512 512 175 864 0 0.800768 0.004992 25.4625 26.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 3.2e-05 2048 60 2368 607488 70.7296 56.9208 1689.02 1699.98 3516.85 3490.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 3.2e-05 1024 360 512 544768 54.2875 26.9005 354.051 837.622 1273.06 1273.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 250 0.000512 2048 51 3648 10752 7.67062 3.49168 91.019 122.018 224.326 224.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.000512 4096 180 4992 33280 6.62118 582.305 209.553 798.523 798.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 6.4e-05 1024 205 544 196608 35.4807 13.5059 141.992 417.685 608.856 608.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 990 0.001024 4096 80 352 17664 2.71258 23.0318 104.558 130.346 130.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1820 6.4e-05 4096 340 2240 284672 46.2336 55.6076 2844.28 1675.12 4621.33 4621.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 0.000256 1024 215 864 59904 5.88643 3.408 61.9557 109.076 180.459 180.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1010 0.000256 1024 60 448 74048 3.42134 31.0741 104.81 139.349 139.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 450 0.000512 512 175 864 4096 3.41872 0.832032 2.4847 26.3112 33.2267 33.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 3.2e-05 2048 60 2368 608000 70.4944 56.037 3245.07 1675.82 5047.53 5047.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 3.2e-05 1024 360 512 540672 54.3923 26.8431 239.324 835.162 1155.92 1156.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 250 0.000512 2048 51 3648 10240 7.72381 3.50224 57.1944 123.018 191.565 191.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.000512 4096 180 4992 33152 6.61498 372.148 209.261 588.071 588.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 6.4e-05 1024 205 544 196608 35.5193 13.91 96.389 417.924 563.929 564.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 990 0.001024 4096 80 352 17536 2.70634 15.9252 104.235 122.911 122.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1820 6.4e-05 4096 340 2240 284672 46.2218 55.6173 1925.75 1675.87 3703.53 3703.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 0.000256 1024 215 864 59392 5.91667 3.41603 41.7279 105.95 157.138 157.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1010 0.000256 1024 60 448 73984 3.42192 21.3844 104.833 129.682 129.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 450 0.000512 512 175 864 0 0.77824 0.004384 24.9256 25.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 3.2e-05 2048 60 2368 607744 70.45 56.8054 2162.95 1702.26 3992.66 3966.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 3.2e-05 1024 360 512 540672 54.0759 26.7499 199.782 832.487 1113.3 1113.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 250 0.000512 2048 51 3648 9216 7.71107 3.45053 43.5231 120.557 175.371 175.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1020 0.000512 4096 180 4992 33024 6.59866 309.918 208.922 525.481 525.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 6.4e-05 1024 205 544 190464 35.51 13.4852 78.3026 412.391 539.872 540.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 990 0.001024 4096 80 352 17472 2.70659 13.1855 104.234 120.17 120.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1820 6.4e-05 4096 340 2240 284544 46.2164 55.6083 1591.9 1675.51 3369.31 3369.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 0.000256 1024 215 864 58368 5.85504 3.36896 34.3346 107.503 151.19 151.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1010 0.000256 1024 60 448 73920 3.42221 17.8917 104.829 126.185 126.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 450 0.000512 512 175 864 0 0.77824 0.005664 24.9689 25.8302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 3.2e-05 2048 60 2368 607488 70.4399 56.7898 1796.83 1699.96 3624.2 3598.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 3.2e-05 1024 360 512 543744 54.5245 26.9537 503.095 838.196 1422.97 1423.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 250 0.000512 2048 51 3648 10368 7.63837 3.45088 128.568 121.206 260.995 261.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.000512 4096 180 4992 33264 6.62605 869.211 209.741 1085.62 1085.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 6.4e-05 1024 205 544 195840 35.5965 13.5259 199.933 417.737 666.976 667.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 990 0.001024 4096 80 352 17712 2.72675 32.7986 105.028 140.597 140.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1820 6.4e-05 4096 340 2240 284688 46.3606 55.7158 3994.62 1677.05 5773.82 5773.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 0.000256 1024 215 864 59904 5.89197 3.4105 88.1104 108.746 206.291 206.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1010 0.000256 1024 60 448 74016 3.42016 43.7606 104.888 152.114 152.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 450 0.000512 512 175 864 2304 3.33552 0.781728 1.97629 24.9701 31.2436 31.3856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 3.2e-05 2048 60 2368 607680 70.6384 56.1451 4627.43 1681.93 6436.27 6436.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 3.2e-05 1024 360 512 539136 54.5377 26.8534 314.557 835.194 1231.34 1231.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 250 0.000512 2048 51 3648 9216 7.62733 3.38534 71.9299 119.646 202.72 202.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.000512 4096 180 4992 33120 6.61571 556.28 209.351 772.293 772.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 6.4e-05 1024 205 544 193536 35.3742 13.3977 125.221 414.765 588.947 589.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 990 0.001024 4096 80 352 17568 2.71155 20.5268 104.581 127.862 127.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1820 6.4e-05 4096 340 2240 284544 46.2192 55.6566 2571.99 1676.66 4350.61 4350.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 0.000256 1024 215 864 58752 5.8695 3.38819 55.2454 104.871 169.508 169.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1010 0.000256 1024 60 448 73872 3.42019 27.8837 104.789 136.135 136.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 450 0.000512 512 175 864 0 0.777984 0.00576 24.9593 25.8271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 3.2e-05 2048 60 2368 607104 70.4899 56.8521 2956.74 1701.24 4785.53 4759.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 3.2e-05 1024 360 512 539136 54.6767 26.8841 260.741 835.212 1177.71 1177.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 250 0.000512 2048 51 3648 8640 7.72458 3.39149 56.0224 119.821 187.088 187.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.000512 4096 180 4992 33048 6.60739 452.956 209.33 668.954 669.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 6.4e-05 1024 205 544 193536 35.8941 13.5414 104.076 417.826 571.521 571.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 990 0.001024 4096 80 352 17496 2.7151 17.5146 104.57 124.843 124.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1820 6.4e-05 4096 340 2240 284256 46.3761 55.7107 2100.2 1675.56 3877.93 3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 0.000256 1024 215 864 58752 5.96826 3.41994 45.9613 108.761 164.238 164.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1010 0.000256 1024 60 448 73872 3.41994 23.2488 104.874 131.585 131.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 450 0.000512 512 175 864 0 0.708608 0.00592 23.4557 24.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 3.2e-05 2048 60 2368 607392 70.6566 56.8956 2442.6 1702.01 4272.35 4248.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 3.2e-05 1024 360 512 542720 54.525 26.9362 464.435 838.768 1384.86 1385.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 250 0.000512 2048 51 3648 10240 7.58592 3.42413 117.784 120.801 249.73 249.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.000512 4096 180 4992 33200 6.61782 812.401 209.434 1028.5 1028.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 6.4e-05 1024 205 544 197120 35.6101 13.5414 186.765 419.503 655.611 655.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 990 0.001024 4096 80 352 17680 2.71885 30.4211 104.842 138.027 138.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1820 6.4e-05 4096 340 2240 284640 46.2483 55.679 3750.39 1677.01 5529.41 5529.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 0.000256 1024 215 864 59520 5.85616 3.38947 81.6509 107.231 198.259 198.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1010 0.000256 1024 60 448 74000 3.41696 40.6884 104.874 149.025 149.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 450 0.000512 512 175 864 2560 3.46038 0.82112 2.12861 26.0063 32.6017 32.7466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 3.2e-05 2048 60 2368 607680 70.4901 56.1132 4320.71 1676.86 6124.28 6124.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 3.2e-05 1024 360 512 542720 54.4499 26.905 312.639 837.965 1232.16 1232.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 250 0.000512 2048 51 3648 10240 7.59552 3.4265 79.8062 121.971 212.93 213.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.000512 4096 180 4992 33120 6.61504 550.163 209.263 766.084 766.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 6.4e-05 1024 205 544 194560 35.882 13.6369 124.239 419.255 593.2 593.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 990 0.001024 4096 80 352 17600 2.712 21.5736 104.752 129.082 129.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1820 6.4e-05 4096 340 2240 284480 46.1584 55.5904 2523.45 1676.06 4301.34 4301.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 0.000256 1024 215 864 58880 5.81181 3.36499 54.5207 106.441 170.274 170.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1010 0.000256 1024 60 448 73920 3.42109 27.3396 104.788 135.593 135.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 450 0.000512 512 175 864 0 0.74752 0.005504 24.2627 25.0964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 3.2e-05 2048 60 2368 607360 70.3616 56.7931 2889.15 1711.89 4728.39 4703.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 3.2e-05 1024 360 512 537600 54.8539 26.8554 260.02 835.218 1177.14 1177.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 250 0.000512 2048 51 3648 9600 7.68218 3.43805 62.0791 121.951 195.282 195.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.000512 4096 180 4992 32880 6.57299 458.649 208.55 673.815 673.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 6.4e-05 1024 205 544 192000 35.31 13.351 103.22 412.701 564.763 564.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 990 0.001024 4096 80 352 17520 2.71597 17.33 105.011 125.1 125.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1820 6.4e-05 4096 340 2240 284160 46.2349 55.6548 2124.78 1675.96 3902.7 3902.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 0.000256 1024 215 864 57600 5.8983 3.37936 44.8224 107.559 161.788 161.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1010 0.000256 1024 60 448 73680 3.4249 22.997 104.648 131.112 131.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 450 0.000512 512 175 864 0 0.820896 0.005536 26.05 26.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 3.2e-05 2048 60 2368 606720 70.5265 57.0979 2428.72 1701.34 4257.87 4231.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 3.2e-05 1024 360 512 543744 54.2243 26.8685 445.1 837.258 1363.65 1363.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 250 0.000512 2048 51 3648 9984 7.60474 3.4223 108.969 120.737 240.862 240.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.000512 4096 180 4992 33216 6.61347 768.34 209.631 984.631 984.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 6.4e-05 1024 205 544 196608 35.2324 13.4636 178.322 416.781 643.983 644.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 990 0.001024 4096 80 352 17664 2.71587 28.9739 104.85 136.584 136.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1820 6.4e-05 4096 340 2240 284736 46.1537 55.588 3543.17 1677.61 5322.6 5322.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 0.000256 1024 215 864 59904 5.84806 3.40134 78.0605 106.42 193.858 193.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1010 0.000256 1024 60 448 74016 3.4224 38.7404 104.929 147.134 147.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 450 0.000512 512 175 864 0 0.7776 0.004864 24.9796 25.8377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 3.2e-05 2048 60 2368 607872 70.3322 56.9226 4101.54 1705.19 5934.17 5908.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 3.2e-05 1024 360 512 540672 54.0818 26.7471 287.447 833.092 1201.57 1201.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 250 0.000512 2048 51 3648 9216 7.7232 3.44246 66.2546 120.619 198.172 198.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.000512 4096 180 4992 33024 6.59037 496.386 209.07 712.093 712.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 6.4e-05 1024 205 544 190464 35.4764 13.4124 112.439 412.725 574.238 574.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 990 0.001024 4096 80 352 17472 2.70358 18.9141 104.321 125.983 126.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1820 6.4e-05 4096 340 2240 284544 46.198 55.6149 2305.22 1677.56 4084.67 4084.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 0.000256 1024 215 864 58368 5.85325 3.37386 50.3278 108.622 168.309 168.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1010 0.000256 1024 60 448 73920 3.42221 25.4136 104.911 133.789 133.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 450 0.000512 512 175 864 0 0.774144 0.006144 24.9854 25.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 3.2e-05 2048 60 2368 607488 70.4577 56.8218 2668.51 1701.3 4497.28 4471.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1700 3.2e-05 1024 360 512 534528 54.0865 26.5724 247.542 828.497 1156.9 1157.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 250 0.000512 2048 51 3648 6912 7.62442 3.28806 44.684 117.44 173.166 173.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.000512 4096 180 4992 32832 6.56998 429.926 208.398 644.94 644.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 6.4e-05 1024 205 544 184320 35.7034 14.0968 94.655 408.334 552.979 553.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 990 0.001024 4096 80 352 17280 2.69856 16.5 103.716 122.957 123.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1820 6.4e-05 4096 340 2240 284544 46.1271 55.5922 1995.97 1676 3773.76 3773.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 0.000256 1024 215 864 57600 5.8145 3.33571 42.8781 107.688 159.848 159.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1010 0.000256 1024 60 448 73728 3.42221 21.8995 104.697 130.062 130.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 450 0.000512 512 175 864 0 0.779744 0.005696 25.0307 25.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 3.2e-05 2048 60 2368 607104 70.4056 56.8844 2308.99 1700.26 4136.73 4110.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 3.2e-05 1024 360 512 544000 54.4732 26.9844 437.294 837.818 1356.77 1356.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 250 0.000512 2048 51 3648 10400 7.6055 3.4304 112.275 120.755 244.194 244.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.000512 4096 180 4992 33200 6.61245 759.163 209.568 975.387 975.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 6.4e-05 1024 205 544 195200 35.5655 14.0137 173.698 416.976 640.44 640.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 990 0.001024 4096 80 352 17600 2.70397 28.7411 104.527 136.016 136.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1820 6.4e-05 4096 340 2240 284800 46.4814 55.7403 3493.31 1677.79 5273.4 5273.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 0.000256 1024 215 864 60000 5.89091 3.4137 77.2101 107.521 194.167 194.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1010 0.000256 1024 60 448 74000 3.42067 38.0954 104.914 146.473 146.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 450 0.000512 512 175 864 3200 3.42618 0.819904 2.61389 26.0204 33.0617 33.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 3.2e-05 2048 60 2368 608000 70.8173 56.2378 4030.93 1681.12 5839.22 5839.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 3.2e-05 1024 360 512 537600 54.5792 26.8186 299.895 833.389 1214.88 1215.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 250 0.000512 2048 51 3648 9600 7.69434 3.44064 71.4108 120.635 203.311 203.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.000512 4096 180 4992 33000 6.59267 528.261 208.969 743.87 743.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 6.4e-05 1024 205 544 192000 35.3695 13.3678 118.979 412.617 580.522 580.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 990 0.001024 4096 80 352 17400 2.70048 20.2435 103.961 126.947 127.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1820 6.4e-05 4096 340 2240 284400 46.3604 55.6976 2460.15 1675.62 4237.92 4237.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 0.000256 1024 215 864 59200 5.83536 3.37738 53.317 107.495 170.153 170.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1010 0.000256 1024 60 448 73800 3.42016 26.7109 104.749 134.923 134.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 450 0.000512 512 175 864 0 0.820448 0.004928 26.0168 26.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 3.2e-05 2048 60 2368 608000 70.6198 56.9933 2827.49 1706.6 4661.9 4635.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 3.2e-05 1024 360 512 537600 55.2678 26.9699 250.504 837.293 1170.23 1170.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 250 0.000512 2048 51 3648 9600 7.73709 3.45702 60.8811 121.221 193.422 193.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.000512 4096 180 4992 33000 6.61702 436.952 209.369 652.983 653.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 6.4e-05 1024 205 544 192000 35.4128 13.3816 99.2607 412.487 560.726 560.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 990 0.001024 4096 80 352 17400 2.70608 17.1242 104.425 124.299 124.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1820 6.4e-05 4096 340 2240 284400 46.4366 55.7429 2029.9 1675.07 3807.22 3807.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 0.000256 1024 215 864 57600 5.92922 3.3833 43.8116 106.509 159.764 159.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1010 0.000256 1024 60 448 73800 3.42035 22.2042 104.815 130.483 130.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 3.2e-05 1024 360 512 541184 54.589 26.9148 421.01 837.127 1339.83 1339.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 250 0.000512 2048 51 3648 10752 7.57632 3.43859 112.409 121.1 244.648 244.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.000512 4096 180 4992 33152 6.61062 739.347 209.328 955.33 955.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 6.4e-05 1024 205 544 197120 35.5129 13.5674 170.162 418.8 638.231 638.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 990 0.001024 4096 80 352 17584 2.71126 27.8159 104.484 135.053 135.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1820 6.4e-05 4096 340 2240 284480 46.2308 55.661 3418.38 1676.69 5197.04 5197.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 0.000256 1024 215 864 60032 5.89443 3.41606 75.183 109.346 193.974 194.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1010 0.000256 1024 60 448 74032 3.42701 37.327 104.95 145.749 145.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 450 0.000512 512 175 864 0 0.745472 0.0048 24.2482 25.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 3.2e-05 2048 60 2368 607488 70.4854 56.8382 3943.27 1700.81 5771.59 5746.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 3.2e-05 1024 360 512 537600 55.0572 26.8844 292.572 836.664 1211.38 1211.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 250 0.000512 2048 51 3648 8960 7.57338 3.34234 64.2232 118.942 194.211 194.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.000512 4096 180 4992 32928 6.57635 511.475 208.578 726.674 726.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 6.4e-05 1024 205 544 193536 35.2465 13.3758 116.877 413.843 579.532 579.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 990 0.001024 4096 80 352 17472 2.71053 19.4162 104.408 126.579 126.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1820 6.4e-05 4096 340 2240 284480 46.1558 55.5964 2388.89 1676.04 4166.76 4166.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 0.000256 1024 215 864 59136 5.84406 3.37955 52.0649 107.912 169.332 169.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1010 0.000256 1024 60 448 73920 3.43229 26.1637 104.873 134.513 134.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 450 0.000512 512 175 864 0 0.7528 0.004288 24.3036 25.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 3.2e-05 2048 60 2368 607488 70.3902 56.8043 2754.9 1699.87 4582.17 4557.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 3.2e-05 1024 360 512 537600 55.192 26.919 242.249 837.667 1162.22 1162.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 250 0.000512 2048 51 3648 8064 7.69414 3.35584 50.6396 116.304 178.121 178.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.000512 4096 180 4992 32928 6.61709 421.929 209.372 637.966 638.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 6.4e-05 1024 205 544 193536 35.9886 13.5296 97.0493 419.095 565.847 565.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 990 0.001024 4096 80 352 17136 2.67754 16.7383 103.304 122.763 122.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1820 6.4e-05 4096 340 2240 283584 46.2193 55.6424 1948.67 1675.79 3726.4 3726.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 940 0.000256 1024 215 864 56448 5.79402 3.31005 41.5316 103.52 154.284 154.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1010 0.000256 1024 60 448 73584 3.42016 21.5388 104.67 129.673 129.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 3.2e-05 1024 360 512 541440 54.4621 26.9297 409.471 842.581 1333.64 1333.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 250 0.000512 2048 51 3648 10560 7.58531 3.43098 108.161 121.5 240.811 240.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.000512 4096 180 4992 33120 6.60739 731.369 211.053 949.076 949.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 6.4e-05 1024 205 544 195840 35.6365 13.5297 164.379 421.448 635.186 635.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 990 0.001024 4096 80 352 17640 2.7136 26.9429 105.753 135.451 135.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1820 6.4e-05 4096 340 2240 284640 46.3503 55.6955 3375.45 1691.47 5169.04 5169.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 0.000256 1024 215 864 59520 5.92096 3.41546 72.5394 109.681 191.685 191.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1010 0.000256 1024 60 448 73920 3.42112 36.2023 105.737 145.403 145.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 450 0.000512 512 175 864 3840 3.3952 0.818816 3.00054 26.2568 33.6562 33.7943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 3.2e-05 2048 60 2368 607680 70.6761 56.1691 3859.66 1691.17 5677.78 5677.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 3.2e-05 1024 360 512 537600 54.8457 26.8636 295.552 835.245 1212.7 1212.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 250 0.000512 2048 51 3648 9600 7.68534 3.44064 70.9436 123.003 205.204 205.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.000512 4096 180 4992 32880 6.56109 512.655 208.552 727.817 727.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 6.4e-05 1024 205 544 192000 35.2938 13.3523 117.238 412.697 578.762 578.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 990 0.001024 4096 80 352 17520 2.71891 19.5906 104.828 127.178 127.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1820 6.4e-05 4096 340 2240 284160 46.2337 55.6644 2379.05 1675.97 4156.99 4157.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 0.000256 1024 215 864 57600 5.89536 3.37712 50.8164 105.452 165.666 165.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1010 0.000256 1024 60 448 73680 3.4233 26.1794 105.56 135.203 135.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 450 0.000512 512 175 864 0 0.819776 0.004416 26.0472 26.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 3.2e-05 2048 60 2368 606720 70.509 57.0172 2752.2 1701.49 4581.41 4554.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1700 3.2e-05 1024 360 512 541440 54.4656 26.8968 246.331 835.57 1163.46 1163.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 250 0.000512 2048 51 3648 8640 7.61731 3.34234 54.5542 118.696 184.343 184.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.000512 4096 180 4992 32760 6.5625 424.201 208.604 639.413 639.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 6.4e-05 1024 205 544 195840 35.6755 13.9845 99.1039 418.163 567.117 567.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 990 0.001024 4096 80 352 17280 2.70131 16.1062 104.202 123.054 123.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1820 6.4e-05 4096 340 2240 283680 46.3676 55.7199 1986.93 1675.78 3764.89 3764.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 0.000256 1024 215 864 57600 6.03997 3.4263 42.3973 110.022 162.014 162.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1010 0.000256 1024 60 448 73440 3.42061 21.586 104.509 129.561 129.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 450 0.000512 512 175 864 0 0.714752 0.005696 23.5568 24.3522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 3.2e-05 2048 60 2368 606240 70.7427 56.8838 2284.41 1698.29 4110.51 4086.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 3.2e-05 1024 360 512 540672 54.3813 26.8387 417.027 836.143 1334.58 1334.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 250 0.000512 2048 51 3648 10240 7.7249 3.50464 106.256 123.127 240.746 240.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.000512 4096 180 4992 33152 6.61674 726.357 209.458 942.476 942.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 6.4e-05 1024 205 544 196608 35.5122 13.5007 168.1 418.248 635.542 635.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 990 0.001024 4096 80 352 17536 2.7081 27.8221 104.335 134.91 134.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1820 6.4e-05 4096 340 2240 284672 46.2206 55.5993 3350.27 1678.05 5130.21 5130.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 0.000256 1024 215 864 59392 5.91802 3.40992 73.5195 108.865 191.845 191.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1010 0.000256 1024 60 448 73984 3.4215 36.594 104.932 144.989 145.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 450 0.000512 512 175 864 0 0.776192 0.00544 24.9501 25.8126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 3.2e-05 2048 60 2368 607744 70.4347 56.9286 3874.31 1702.15 5704.01 5678.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1700 3.2e-05 1024 360 512 540672 54.4101 26.8431 283.486 836.128 1201.06 1201.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 250 0.000512 2048 51 3648 8192 7.48493 3.27862 58.3375 119.074 188.305 188.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.000512 4096 180 4992 33024 6.61446 488.746 209.461 704.863 704.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 6.4e-05 1024 205 544 196608 35.5043 13.5107 114.494 418.386 582.08 582.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 990 0.001024 4096 80 352 17408 2.70192 18.1163 104.331 125.194 125.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1820 6.4e-05 4096 340 2240 284160 46.2165 55.6032 2267.96 1676.01 4045.86 4045.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 940 0.000256 1024 215 864 59392 5.92877 3.40938 50.2484 107.798 167.512 167.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1010 0.000256 1024 60 448 73728 3.51978 24.9169 104.758 133.239 133.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1700 3.2e-05 1024 360 512 528384 54.4025 26.4624 248.977 825.297 1155.34 1155.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 250 0.000512 2048 51 3648 6144 7.7192 3.29165 38.3102 116.394 165.852 165.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.000512 4096 180 4992 32640 6.55146 443.575 208.085 658.259 658.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 6.4e-05 1024 205 544 184320 36.2529 13.4022 97.1101 412.974 559.93 560.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 990 0.001024 4096 80 352 17280 2.70746 17.7323 104.336 124.819 124.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1820 6.4e-05 4096 340 2240 284160 46.1896 55.5739 2080.41 1676.06 3858.31 3858.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 0.000256 1024 215 864 58368 5.87526 3.37709 44.9836 107.731 162.098 162.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1010 0.000256 1024 60 448 73728 3.424 22.5753 104.931 130.973 131.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 450 0.000512 512 175 864 0 0.786432 0.004768 25.1191 25.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 3.2e-05 2048 60 2368 606720 70.517 56.7845 2389.59 1700.16 4217.26 4191.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1700 3.2e-05 1024 360 520 547840 54.2992 26.8964 611.84 838.589 1531.82 1531.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 250 0.000512 2048 51 3640 10496 7.67808 3.46858 83.3958 125.812 220.484 220.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1020 0.000512 4096 180 5000 33280 6.62342 564.39 209.691 780.748 780.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 720 6.4e-05 1024 205 520 192512 36.1635 13.5025 192.562 419.449 661.863 662.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 990 0.001024 4096 80 360 17696 2.71974 21.545 104.895 129.203 129.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1820 6.4e-05 4096 340 2240 284608 46.3218 55.5865 4577.79 1677.67 6357.45 6357.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 940 0.000256 1024 215 880 59648 5.92675 3.42189 57.079 110.09 176.647 176.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1010 0.000256 1024 60 440 74176 3.42989 50.207 104.973 158.654 158.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 450 0.000512 512 175 880 5120 3.34979 0.833536 2.8681 26.324 33.5592 33.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 3.2e-05 2048 60 2360 608128 70.5852 56.0901 3002.43 1677.69 4806.91 4807.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1700 3.2e-05 1024 360 520 546816 54.4786 26.8987 610.562 837.624 1529.77 1529.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 250 0.000512 2048 51 3640 10240 7.71872 3.46726 52.6741 123.455 187.446 187.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1020 0.000512 4096 180 5000 33216 6.61504 361.4 209.262 577.323 577.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 720 6.4e-05 1024 205 520 190464 36.302 13.4879 213.877 417.637 681.496 681.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 990 0.001024 4096 80 360 17664 2.72358 14.0108 104.769 121.566 121.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1820 6.4e-05 4096 340 2240 284416 46.3647 55.6062 4422.5 1675.1 6199.65 6199.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 940 0.000256 1024 215 880 59392 5.90362 3.40992 36.8608 110.339 156.642 156.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1010 0.000256 1024 60 440 74112 3.42022 50.4934 104.794 158.753 158.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 450 0.000512 512 175 880 4096 3.42499 0.83136 1.72771 26.3149 32.475 32.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 3.2e-05 2048 60 2360 608000 70.5752 56.2392 1939.72 1675.74 3742.4 3742.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1700 3.2e-05 1024 360 520 547840 54.0849 26.966 419.525 837.552 1338.32 1338.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 250 0.000512 2048 51 3640 10240 7.6865 3.45088 92.5022 115.775 219.541 219.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1020 0.000512 4096 180 5000 33280 6.62995 642.194 209.47 858.341 858.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 720 6.4e-05 1024 205 520 193280 36.1382 13.5332 137.483 419.02 606.367 606.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 990 0.001024 4096 80 360 17680 2.72506 24.6373 104.73 132.135 132.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1820 6.4e-05 4096 340 2240 284560 46.4159 55.7076 2983.69 1676.02 4761.91 4761.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 0.000256 1024 215 880 59520 5.9536 3.42778 64.9596 107.355 181.824 181.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1010 0.000256 1024 60 440 74160 3.42426 31.7174 104.827 140.011 140.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 450 0.000512 512 175 880 5120 3.30688 0.8192 3.16074 25.9518 33.421 33.5667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 3.2e-05 2048 60 2360 608160 70.6664 56.1254 3414.33 1675.69 5216.92 5217.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1700 3.2e-05 1024 360 520 547840 53.9715 26.9375 304.625 838.444 1224.18 1224.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 250 0.000512 2048 51 3640 9600 7.65818 3.39763 55.8167 121.682 188.686 188.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1020 0.000512 4096 180 5000 33200 6.62118 405.647 209.467 621.779 621.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 720 6.4e-05 1024 205 520 192000 36.23 14.1461 92.8786 419.414 562.858 563.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 990 0.001024 4096 80 360 17600 2.71523 16.0645 104.613 123.441 123.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1820 6.4e-05 4096 340 2240 284480 46.2429 55.6882 1890.73 1676.96 3669.71 3669.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 0.000256 1024 215 880 58880 5.8927 3.39242 41.5914 108.764 159.771 159.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1010 0.000256 1024 60 440 74080 3.42224 57.1331 104.878 165.479 165.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 450 0.000512 512 175 880 5120 3.30902 0.818144 2.30915 26.0091 32.6364 32.7782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 3.2e-05 2048 60 2360 607680 70.5038 56.0516 2169.76 1676.61 3973.04 3973.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1700 3.2e-05 1024 360 520 545280 54.2292 26.957 691.207 835.077 1607.67 1607.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 250 0.000512 2048 51 3640 9600 7.68662 3.4121 46.3672 120.846 178.439 178.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1020 0.000512 4096 180 5000 33120 6.61174 331.692 209.253 547.602 547.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 720 6.4e-05 1024 205 520 192000 36.1154 13.8854 204.471 417.692 672.348 672.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 990 0.001024 4096 80 360 17520 2.70365 13.2386 104.406 120.391 120.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1820 6.4e-05 4096 340 2240 284400 46.4712 55.7026 5015.31 1676.63 6794.2 6794.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 940 0.000256 1024 215 880 58560 5.9665 3.41475 33.9653 106.638 150.114 150.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1010 0.000256 1024 60 440 74040 3.42256 57.313 104.875 165.654 165.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 450 0.000512 512 175 880 3840 3.39469 0.8192 1.72262 26.033 32.1495 32.2867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 3.2e-05 2048 60 2360 607680 70.6954 56.1963 1770.44 1676.4 3573.84 3573.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1700 3.2e-05 1024 360 520 546816 53.9633 26.9072 348.402 837.214 1266.69 1266.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 250 0.000512 2048 51 3640 10368 7.66685 3.4864 86.6932 121.863 219.85 219.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.000512 4096 180 5000 33264 6.62045 590.84 209.682 807.186 807.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 6.4e-05 1024 205 520 192000 36.1616 13.5329 125.639 418.793 594.324 594.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 990 0.001024 4096 80 360 17664 2.71869 22.565 104.807 130.135 130.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1820 6.4e-05 4096 340 2240 284544 46.2616 55.679 2731.55 1677.37 4510.94 4511.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 0.000256 1024 215 880 59520 5.91987 3.41456 59.5721 110.664 179.698 179.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1010 0.000256 1024 60 440 74160 3.42979 28.8466 104.965 137.288 137.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 450 0.000512 512 175 880 4608 3.33517 0.8192 2.72714 25.9974 33.061 33.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 3.2e-05 2048 60 2360 607872 70.6016 56.1295 3151.49 1679.43 4957.77 4957.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1700 3.2e-05 1024 360 520 546816 53.8989 26.8703 279.779 837.302 1198.05 1198.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 250 0.000512 2048 51 3640 9984 7.60858 3.40557 55.2823 122.094 188.52 188.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1020 0.000512 4096 180 5000 33216 6.61709 386.289 209.692 602.641 602.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 6.4e-05 1024 205 520 190464 35.9742 13.4385 82.08 416.795 548.468 548.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 990 0.001024 4096 80 360 17568 2.71155 15.2658 104.552 122.571 122.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1820 6.4e-05 4096 340 2240 284544 46.1677 55.59 1778.04 1678.3 3558.17 3558.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 940 0.000256 1024 215 880 59136 5.88595 3.40042 39.6154 105.711 154.747 154.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1010 0.000256 1024 60 440 74112 3.43024 19.0956 104.965 127.534 127.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 450 0.000512 512 175 880 3072 3.27258 0.774816 1.51254 24.9885 30.7298 30.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 3.2e-05 2048 60 2360 607872 70.374 56.094 2052.03 1678.82 3857.43 3857.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1700 3.2e-05 1024 360 520 543744 54.1075 26.8561 244.214 835.297 1160.67 1160.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 250 0.000512 2048 51 3640 9216 7.63357 3.36666 41.6486 121.734 174.513 174.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1020 0.000512 4096 180 5000 33120 6.61504 315.539 209.429 531.625 531.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 720 6.4e-05 1024 205 520 188928 35.915 13.3769 67.5593 414.731 531.767 531.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 990 0.001024 4096 80 360 17568 2.7136 12.7468 104.809 120.312 120.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1820 6.4e-05 4096 340 2240 284256 46.2266 55.6462 1460.14 1676.98 3239.07 3239.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 940 0.000256 1024 215 880 58752 5.87843 3.38579 32.4497 106.985 148.826 148.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1010 0.000256 1024 60 440 74016 3.42016 50.4082 104.896 158.768 158.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 450 0.000512 512 175 880 0 0.77824 0.00464 24.9635 25.8255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 3.2e-05 2048 60 2360 607104 70.5335 56.8545 1689.97 1702.92 3520.46 3494.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 3.2e-05 1024 360 520 546560 54.0515 26.9386 508.773 836.368 1426.33 1426.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 250 0.000512 2048 51 3640 10304 7.74125 3.49856 123.202 123.107 257.678 257.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.000512 4096 180 5000 33264 6.62118 836.704 209.51 1052.88 1052.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 6.4e-05 1024 205 520 191744 36.2562 13.5394 183.517 418.362 651.858 651.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 990 0.001024 4096 80 360 17640 2.71283 32.0963 104.616 139.466 139.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1820 6.4e-05 4096 340 2240 284480 46.3728 55.7317 3900 1675.9 5678.09 5678.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 0.000256 1024 215 880 59584 5.93213 3.41811 87.1335 104.747 201.361 201.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1010 0.000256 1024 60 440 74144 3.42221 42.5127 104.841 150.82 150.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 450 0.000512 512 175 880 3584 3.32867 0.798336 2.86026 25.4501 32.6171 32.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 3.2e-05 2048 60 2360 607936 70.6259 56.1631 4494.71 1675.44 6297.05 6297.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 3.2e-05 1024 360 520 544768 54.1691 26.9107 316.472 836.688 1234.43 1234.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 250 0.000512 2048 51 3640 9856 7.66765 3.44291 74.7692 122.07 208.079 208.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.000512 4096 180 5000 33152 6.60669 528.661 209.224 744.536 744.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 6.4e-05 1024 205 520 189952 36.3803 13.6086 113.755 418.492 582.419 582.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 990 0.001024 4096 80 360 17584 2.71149 20.3865 104.618 127.758 127.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1820 6.4e-05 4096 340 2240 284256 46.2468 55.6646 2450.04 1675.43 4227.47 4227.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 0.000256 1024 215 880 59136 5.94618 3.40854 54.2487 105.765 169.498 169.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1010 0.000256 1024 60 440 74032 3.42339 26.4122 104.778 134.655 134.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 450 0.000512 512 175 880 0 0.743424 0.004992 24.228 25.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 3.2e-05 2048 60 2360 607488 70.4716 56.8484 2822.79 1699.4 4649.69 4624.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1700 3.2e-05 1024 360 520 542976 54.521 26.9395 348.401 837.279 1267.33 1267.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 250 0.000512 2048 51 3640 8064 7.67414 3.31504 49.6503 119.935 180.701 180.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1020 0.000512 4096 180 5000 33096 6.6089 429.517 209.402 645.57 645.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 6.4e-05 1024 205 520 188160 36.7035 13.5276 92.899 418.842 562.159 562.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 990 0.001024 4096 80 360 17472 2.70768 16.5356 104.405 123.691 123.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1820 6.4e-05 4096 340 2240 284256 46.378 55.7179 2000.86 1676.54 3779.56 3779.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 0.000256 1024 215 880 59136 5.96179 3.42998 44.6102 107.951 162.083 162.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1010 0.000256 1024 60 440 73920 3.42589 21.8761 104.789 130.134 130.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 450 0.000512 512 175 880 0 0.800992 0.004096 25.4874 26.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 3.2e-05 2048 60 2360 607488 70.7021 56.8752 2299.75 1701.72 4129.23 4102.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1700 3.2e-05 1024 360 520 546816 53.974 26.8947 471.031 838.622 1390.72 1390.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 250 0.000512 2048 51 3640 10240 7.708 3.49354 113.842 123.185 248.36 248.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.000512 4096 180 5000 33216 6.61299 772.952 209.513 989.123 989.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 6.4e-05 1024 205 520 190464 36.1807 13.5074 169.517 418.13 637.525 637.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 990 0.001024 4096 80 360 17664 2.71965 30.335 104.897 137.996 138.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1820 6.4e-05 4096 340 2240 284416 46.2167 55.5884 3613.53 1677.33 5392.75 5392.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 0.000256 1024 215 880 59392 5.90902 3.40422 81.2135 108.961 199.619 199.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1010 0.000256 1024 60 440 74112 3.41978 39.2684 104.923 147.654 147.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 450 0.000512 512 175 880 4096 3.4168 0.829504 3.16074 26.3428 33.9356 34.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 3.2e-05 2048 60 2360 608000 70.3986 56.0203 4165.85 1677.69 5970.07 5970.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1700 3.2e-05 1024 360 520 544768 53.9567 26.8481 299.009 835.861 1215.87 1216.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 250 0.000512 2048 51 3640 10240 7.73658 3.50134 71.7047 122.063 205.143 205.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.000512 4096 180 5000 33152 6.61814 472.142 209.489 688.299 688.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 6.4e-05 1024 205 520 188416 36.5111 13.5098 106.827 418.092 575.132 575.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 990 0.001024 4096 80 360 17536 2.70739 19.7815 104.536 127.068 127.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1820 6.4e-05 4096 340 2240 284416 46.2254 55.5871 2326.51 1677.26 4105.66 4105.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 940 0.000256 1024 215 880 59392 5.912 3.4105 51.8971 107.804 169.157 169.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1010 0.000256 1024 60 440 73984 3.42237 25.1696 104.819 133.455 133.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 40 450 0.000512 512 175 880 0 0.776128 0.005568 24.9459 25.8066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 3.2e-05 2048 60 2360 607744 70.4298 56.8178 2639.12 1701.99 4468.55 4442.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1700 3.2e-05 1024 360 520 540672 54.0612 26.7489 239.677 833.254 1153.93 1154.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 250 0.000512 2048 51 3640 9216 7.7153 3.43859 52.8989 121.686 185.863 185.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.000512 4096 180 5000 33024 6.5999 389.097 209.123 604.862 604.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 6.4e-05 1024 205 520 184320 36.222 13.3427 85.0954 412.639 547.478 547.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 990 0.001024 4096 80 360 17472 2.70739 16.5498 104.522 123.821 123.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1820 6.4e-05 4096 340 2240 284160 46.2152 55.6135 1880.38 1676.72 3659.01 3659.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 0.000256 1024 215 880 58368 5.85779 3.37482 41.2242 106.518 157.097 157.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1010 0.000256 1024 60 440 73920 3.42598 20.5674 104.808 128.845 128.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 450 0.000512 512 175 880 0 0.779872 0.004512 24.9857 25.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 3.2e-05 2048 60 2360 607488 70.4667 56.7831 2153.09 1701.2 3981.72 3955.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 3.2e-05 1024 360 520 546048 54.2733 26.9576 478.649 838.26 1398.34 1398.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 250 0.000512 2048 51 3640 9792 7.69216 3.45539 111.541 121.225 244.043 244.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.000512 4096 180 5000 33264 6.61523 805.435 209.813 1021.91 1021.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 6.4e-05 1024 205 520 191232 36.1521 13.521 173.236 417.794 640.895 641.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 990 0.001024 4096 80 360 17640 2.7136 31.1009 104.809 138.667 138.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1820 6.4e-05 4096 340 2240 284400 46.3825 55.7166 3706.99 1677.78 5486.95 5487.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 0.000256 1024 215 880 59328 5.90979 3.41245 82.4884 106.599 198.538 198.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1010 0.000256 1024 60 440 74088 3.41811 39.938 104.897 148.296 148.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 450 0.000512 512 175 880 2304 3.33277 0.776192 2.04742 24.9705 31.3101 31.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 3.2e-05 2048 60 2360 607680 70.6532 56.3159 4288.77 1677.11 6092.95 6093.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1700 3.2e-05 1024 360 520 543744 54.0792 26.8568 309.867 835.117 1226.12 1226.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 250 0.000512 2048 51 3640 9216 7.6304 3.38413 69.1391 120.688 200.971 201.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.000512 4096 180 5000 33120 6.61622 522.232 209.383 738.274 738.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 6.4e-05 1024 205 520 188928 35.9428 13.4005 111.131 414.638 575.298 575.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 990 0.001024 4096 80 360 17568 2.7177 20.8162 104.785 128.362 128.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1820 6.4e-05 4096 340 2240 284256 46.2108 55.6604 2402.57 1676.9 4181.42 4181.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 0.000256 1024 215 880 58752 5.88314 3.38602 52.7828 106.961 169.142 169.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1010 0.000256 1024 60 440 74016 3.42173 25.9805 104.875 134.319 134.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 450 0.000512 512 175 880 0 0.77488 0.005568 24.9528 25.8093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 3.2e-05 2048 60 2360 607104 70.5082 56.8418 2770.22 1701.38 4599.13 4573.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1700 3.2e-05 1024 360 520 539136 54.6972 26.8833 270.663 835.167 1187.61 1187.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 250 0.000512 2048 51 3640 8640 7.73235 3.3937 57.697 119.825 188.78 188.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 0.000512 4096 180 5000 33048 6.6121 460.692 209.375 676.723 676.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 6.4e-05 1024 205 520 186624 36.7624 13.53 97.1043 417.796 565.38 565.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 990 0.001024 4096 80 360 17496 2.71654 18.0066 104.777 125.545 125.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1820 6.4e-05 4096 340 2240 283824 46.3657 55.7086 2122.46 1675.23 3899.84 3899.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 0.000256 1024 215 880 58752 5.98026 3.41606 46.5392 107.699 163.762 163.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1010 0.000256 1024 60 440 73872 3.42221 22.9949 104.775 131.234 131.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 450 0.000512 512 175 880 0 0.712704 0.005152 23.4531 24.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 3.2e-05 2048 60 2360 607392 70.6601 56.8907 2450.17 1700.51 4278.42 4254.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1700 3.2e-05 1024 360 520 534528 54.0948 26.5747 238.861 829.03 1148.76 1148.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 250 0.000512 2048 51 3640 6912 7.62538 3.2847 42.1508 116.452 169.642 169.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.000512 4096 180 5000 32832 6.57002 407.803 208.596 623.013 623.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 6.4e-05 1024 205 520 184320 35.7201 13.2936 86.3178 408.61 544.137 544.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 990 0.001024 4096 80 360 17280 2.69901 15.4679 104.001 122.212 122.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1820 6.4e-05 4096 340 2240 283968 46.1556 55.5865 1893.75 1677.11 3672.68 3672.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 0.000256 1024 215 880 57600 5.81392 3.33968 41.2308 104.599 155.114 155.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1010 0.000256 1024 60 440 73728 3.42403 20.5603 104.675 128.701 128.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 450 0.000512 512 175 880 0 0.780032 0.00464 25.047 25.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 3.2e-05 2048 60 2360 607104 70.3672 56.7744 2191.09 1701.57 4019.99 3994.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1700 3.2e-05 1024 360 520 547840 54.3799 27.0688 448.882 837.642 1368.17 1368.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 250 0.000512 2048 51 3640 9600 7.65203 3.42944 103.493 120.704 235.407 235.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.000512 4096 180 5000 33200 6.61533 756.791 209.264 972.716 972.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 6.4e-05 1024 205 520 192000 36.2146 13.5352 162.351 419.044 631.34 631.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 0.001024 4096 80 360 17600 2.70963 29.5579 104.512 136.821 136.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1820 6.4e-05 4096 340 2240 284480 46.2316 55.6925 3478.53 1675.66 5256.19 5256.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 0.000256 1024 215 880 58880 5.88845 3.40109 76.5136 104.133 190.071 190.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1010 0.000256 1024 60 440 74080 3.42426 37.2777 104.777 145.523 145.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 450 0.000512 512 175 880 5120 3.30656 0.814464 3.88765 25.9781 34.1731 34.3101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 3.2e-05 2048 60 2360 607680 70.5004 56.1909 4001.21 1675.19 5803.21 5803.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1700 3.2e-05 1024 360 520 547840 53.7718 26.9046 305.042 838.078 1223.99 1224.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 250 0.000512 2048 51 3640 8960 7.72118 3.43027 65.2165 121.998 198.494 198.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.000512 4096 180 5000 33120 6.60902 514.206 209.346 730.205 730.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 6.4e-05 1024 205 520 189440 36.489 14.9797 109.338 419.232 580.227 580.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 990 0.001024 4096 80 360 17440 2.70211 19.9741 104.124 126.842 126.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1820 6.4e-05 4096 340 2240 284480 46.1581 55.5915 2380.89 1676.98 4159.7 4159.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 0.000256 1024 215 880 57600 5.87565 3.36486 51.5786 108.557 169.51 169.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1010 0.000256 1024 60 440 73920 3.4215 25.4075 104.706 133.579 133.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 450 0.000512 512 175 880 0 0.752 0.004256 24.2627 25.0987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 3.2e-05 2048 60 2360 607360 70.3717 56.7724 2734.68 1701.73 4563.73 4538.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1700 3.2e-05 1024 360 520 545280 53.8902 26.8582 255.59 834.754 1171.29 1171.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 250 0.000512 2048 51 3640 9600 7.68717 3.4401 59.8656 121.897 193.017 193.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.000512 4096 180 5000 32880 6.56381 427.587 208.488 642.682 642.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 6.4e-05 1024 205 520 184320 36.2742 13.3548 89.2289 412.446 551.495 551.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 0.001024 4096 80 360 17280 2.69328 16.8335 103.69 123.26 123.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1820 6.4e-05 4096 340 2240 284160 46.2238 55.6687 1991.1 1674.99 3768.05 3768.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 0.000256 1024 215 880 57600 5.8895 3.37427 43.5761 108.544 161.511 161.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1010 0.000256 1024 60 440 73920 3.42566 21.3496 104.812 129.628 129.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 450 0.000512 512 175 880 0 0.81984 0.0048 26.0311 26.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 3.2e-05 2048 60 2360 606720 70.51 56.9292 2290.95 1700.58 4119.16 4092.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1700 3.2e-05 1024 360 520 542720 54.5414 26.9046 245.299 837.934 1164.87 1165.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 250 0.000512 2048 51 3640 7680 7.8975 3.45421 45.9447 121.319 178.744 178.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 0.000512 4096 180 5000 32960 6.61504 429.249 209.257 645.163 645.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 6.4e-05 1024 205 520 184320 36.2433 13.3427 87.5279 412.395 549.692 549.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 990 0.001024 4096 80 360 17280 2.69914 17.3261 104.083 124.152 124.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1820 6.4e-05 4096 340 2240 283520 46.2623 55.6121 1993.56 1673.01 3768.52 3768.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 0.000256 1024 215 880 56320 5.95683 3.37542 42.4375 108.493 160.39 160.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1010 0.000256 1024 60 440 73600 3.41811 20.6662 104.454 128.58 128.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1700 3.2e-05 1024 360 520 546816 53.846 26.8769 418.98 836.609 1336.51 1336.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 250 0.000512 2048 51 3640 9984 7.60752 3.42016 101.409 120.664 233.229 233.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.000512 4096 180 5000 33216 6.61942 717.593 209.516 933.774 933.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 6.4e-05 1024 205 520 190464 35.9612 13.461 150.963 416.52 617.095 617.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 990 0.001024 4096 80 360 17568 2.71072 27.5727 104.461 134.786 134.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1820 6.4e-05 4096 340 2240 284544 46.1516 55.5725 3318.61 1676.27 5096.69 5096.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 0.000256 1024 215 880 59136 5.89494 3.40227 72.4834 108.43 190.344 190.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1010 0.000256 1024 60 440 74112 3.42979 35.1376 104.877 143.488 143.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 450 0.000512 512 175 880 3072 3.28029 0.776096 2.54509 24.9705 31.7508 31.8892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 3.2e-05 2048 60 2360 607872 70.3628 55.9827 3775.53 1679.47 5581.45 5581.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1700 3.2e-05 1024 360 520 540672 54.0563 26.7503 297.175 833.212 1211.39 1211.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 250 0.000512 2048 51 3640 9216 7.70851 3.44019 66.3339 120.641 198.256 198.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.000512 4096 180 5000 33024 6.59661 505.336 209.3 721.276 721.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 6.4e-05 1024 205 520 184320 36.2024 13.5107 105.581 412.683 568.161 568.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 990 0.001024 4096 80 360 17472 2.7064 20.3334 104.534 127.618 127.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1820 6.4e-05 4096 340 2240 284160 46.2172 55.5911 2338.94 1676.94 4117.76 4117.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 0.000256 1024 215 880 58368 5.85187 3.36557 51.3397 107.577 168.258 168.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1010 0.000256 1024 60 440 73920 3.42218 25.2871 104.822 133.574 133.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 450 0.000512 512 175 880 0 0.77824 0.005056 24.9892 25.8497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 3.2e-05 2048 60 2360 607488 70.4576 56.877 2693.91 1701.41 4522.84 4497.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1700 3.2e-05 1024 360 520 534528 54.1515 26.5955 243.455 829.293 1153.7 1153.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 250 0.000512 2048 51 3640 6912 7.61965 3.2777 42.7416 116.485 170.257 170.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.000512 4096 180 5000 32832 6.55853 414.298 208.652 629.556 629.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 6.4e-05 1024 205 520 184320 35.7103 13.3625 87.8497 408.732 545.837 545.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 990 0.001024 4096 80 360 17280 2.69978 15.7397 104.032 122.516 122.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1820 6.4e-05 4096 340 2240 283968 46.1335 55.6017 1923.89 1677.63 3703.34 3703.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 0.000256 1024 215 880 57600 5.81776 3.34234 41.87 106.741 157.899 158.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1010 0.000256 1024 60 440 73728 3.41763 20.8045 104.706 128.973 129.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 450 0.000512 512 175 880 0 0.779392 0.005152 25.0639 25.9288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 3.2e-05 2048 60 2360 607104 70.396 56.8935 2219.63 1701.92 4049.04 4023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1700 3.2e-05 1024 360 520 528384 54.3913 26.4555 226.811 824.517 1132.37 1132.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 250 0.000512 2048 51 3640 6144 7.72899 3.29139 36.5437 117.362 165.057 165.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.000512 4096 180 5000 32640 6.54512 387.13 207.952 601.673 601.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 6.4e-05 1024 205 520 184320 36.2666 13.3473 82.6153 412.595 545.01 545.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 990 0.001024 4096 80 360 17280 2.70586 14.918 104.447 122.114 122.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1820 6.4e-05 4096 340 2240 283392 46.1939 55.5743 1797.22 1674.48 3573.55 3573.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 0.000256 1024 215 880 58368 5.86925 3.37366 40.299 106.58 156.25 156.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1010 0.000256 1024 60 440 73728 3.42275 19.6633 104.736 127.866 127.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 450 0.000512 512 175 880 0 0.786112 0.0048 25.0976 25.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 3.2e-05 2048 60 2360 606720 70.5383 56.7414 2076.41 1700.49 3904.37 3878.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1700 3.2e-05 1024 360 520 547200 54.1036 26.968 438.768 837.789 1357.82 1357.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 250 0.000512 2048 51 3640 9600 7.68842 3.43142 101.132 120.744 233.126 233.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.000512 4096 180 5000 33200 6.6168 738.177 209.619 954.466 954.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 6.4e-05 1024 205 520 188800 36.3484 13.7536 156.745 416.981 624.016 624.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 0.001024 4096 80 360 17600 2.70829 28.8707 104.745 136.368 136.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1820 6.4e-05 4096 340 2240 284600 46.4555 55.7426 3411.17 1678.02 5191.47 5191.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 0.000256 1024 215 880 59200 5.9247 3.41402 75.6639 106.801 191.933 192.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1010 0.000256 1024 60 440 74100 3.42323 36.6222 104.95 145.037 145.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 450 0.000512 512 175 880 3200 3.42605 0.819552 2.69578 26.0934 33.2192 33.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 3.2e-05 2048 60 2360 608000 70.8308 56.172 3931.32 1677.57 5736.01 5736.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1700 3.2e-05 1024 360 520 544000 53.8897 26.8153 297.767 833.558 1212.23 1212.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 250 0.000512 2048 51 3640 9600 7.69306 3.44269 69.721 121.717 202.702 202.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.000512 4096 180 5000 33000 6.59661 500.239 209.066 715.946 715.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 6.4e-05 1024 205 520 185600 36.1549 13.3671 105.121 412.707 567.537 567.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 0.001024 4096 80 360 17400 2.70333 19.7539 104.199 126.699 126.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1820 6.4e-05 4096 340 2240 284000 46.3537 55.6941 2312.74 1675.97 4090.83 4090.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 0.000256 1024 215 880 57600 5.91478 3.37792 50.4629 107.518 167.403 167.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1010 0.000256 1024 60 440 74000 3.42602 24.875 104.943 133.286 133.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 450 0.000512 512 175 880 0 0.820544 0.005056 26.0261 26.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 3.2e-05 2048 60 2360 608000 70.6396 57.0238 2671.46 1705.49 4504.81 4477.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1700 3.2e-05 1024 360 520 547200 54.1556 26.9697 259.068 837.271 1177.66 1177.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 250 0.000512 2048 51 3640 9600 7.7369 3.45686 60.1308 122.271 193.725 193.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 0.000512 4096 180 5000 33000 6.6089 443.404 209.419 659.479 659.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 6.4e-05 1024 205 520 182400 36.6722 13.3855 89.795 412.486 552.524 552.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 990 0.001024 4096 80 360 17400 2.70934 16.9948 104.644 124.389 124.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1820 6.4e-05 4096 340 2240 283800 46.4381 55.7471 2070.52 1675.29 3848.08 3848.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 0.000256 1024 215 880 57600 5.92931 3.38266 44.1672 107.565 161.169 161.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1010 0.000256 1024 60 440 73800 3.42221 21.6186 104.717 129.799 129.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1700 3.2e-05 1024 360 520 537600 53.2598 26.4923 235.366 824.499 1139.82 1139.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 250 0.000512 2048 51 3640 9600 7.72557 3.47011 57.4044 120.402 189.133 189.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 0.000512 4096 180 5000 32800 6.59354 395.702 208.875 611.216 611.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 6.4e-05 1024 205 520 179200 36.8373 13.3556 81.4855 412.598 544.467 544.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 990 0.001024 4096 80 360 17200 2.69946 15.8856 104.1 122.727 122.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1820 6.4e-05 4096 340 2240 284000 46.2333 55.6726 1841.16 1675.72 3618.87 3618.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 0.000256 1024 215 880 57600 5.91488 3.38125 41.2304 107.763 158.42 158.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1010 0.000256 1024 60 440 73600 3.4207 19.9082 104.577 127.949 128.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1700 3.2e-05 1024 360 528 547840 54.1316 26.9005 662.204 838.576 1582.02 1582.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 250 0.000512 2048 51 3648 10240 7.69546 3.46931 88.4665 116.063 215.83 215.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1020 0.000512 4096 180 4992 33312 6.62416 608.947 209.802 825.421 825.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 720 6.4e-05 1024 205 528 192512 36.1477 13.5029 214.029 419.465 683.343 683.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 990 0.001024 4096 80 336 17824 2.728 22.0508 104.94 129.762 129.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1820 6.4e-05 4096 340 2256 284736 46.1824 55.5901 2865.82 1677.62 4645.29 4645.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 940 0.000256 1024 215 864 58624 5.95501 3.41565 61.0228 106.431 176.954 177.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1010 0.000256 1024 60 480 73824 3.43296 61.8068 104.967 170.253 170.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 450 0.000512 512 175 864 5120 3.34582 0.831264 3.06829 26.3355 33.7634 33.9051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 3.2e-05 2048 60 2352 608384 70.4325 56.124 3218.38 1677.54 5022.59 5022.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1700 3.2e-05 1024 360 528 546816 54.2711 27.0558 657.868 838.537 1577.93 1578.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 250 0.000512 2048 51 3648 10240 7.71517 3.46755 57.2457 122.604 191.164 191.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1020 0.000512 4096 180 4992 33280 6.62131 390.243 209.786 606.696 606.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 720 6.4e-05 1024 205 528 190464 36.2396 13.6262 199.346 418.011 667.412 667.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 990 0.001024 4096 80 336 17792 2.7255 14.3708 104.937 122.076 122.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1820 6.4e-05 4096 340 2256 284544 46.2882 55.6175 5091.25 1677.13 6870.37 6870.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 940 0.000256 1024 215 864 58368 5.95187 3.41005 39.4889 110.201 159.185 159.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1010 0.000256 1024 60 480 73792 3.43107 61.9101 105.044 170.43 170.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 450 0.000512 512 175 864 4096 3.42323 0.831552 1.78182 26.3419 32.5652 32.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 3.2e-05 2048 60 2352 608256 70.4514 56.0184 2060.76 1681.57 3868.91 3869.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1700 3.2e-05 1024 360 528 546816 54.0621 26.8843 659.862 836.813 1577.82 1577.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 250 0.000512 2048 51 3648 9216 7.69414 3.40346 43.5175 123.772 178.515 178.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1020 0.000512 4096 180 4992 33216 6.61555 322.765 209.467 538.89 538.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 720 6.4e-05 1024 205 528 190464 36.039 13.4532 242.939 416.39 709.012 709.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 990 0.001024 4096 80 336 17760 2.72998 12.2954 104.859 119.944 119.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1820 6.4e-05 4096 340 2256 284544 46.2248 55.5813 5707.47 1676.3 7485.66 7485.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 940 0.000256 1024 215 864 57600 5.95389 3.40557 32.2066 109.521 151.216 151.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1010 0.000256 1024 60 480 73728 3.42157 61.1743 104.839 169.48 169.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 450 0.000512 512 175 864 3072 3.2864 0.776608 1.37997 24.9725 30.5965 30.7368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 3.2e-05 2048 60 2352 608256 70.3742 56.0988 1703.18 1680.02 3509.78 3509.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 3.2e-05 1024 360 528 547840 54.1073 26.9608 386.244 838.582 1306.1 1306.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 250 0.000512 2048 51 3648 9920 7.71158 3.44586 83.2818 123.008 217.578 217.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1020 0.000512 4096 180 4992 33280 6.62323 588.556 209.672 804.897 804.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 6.4e-05 1024 205 528 193280 36.1349 14.1722 131.499 428.357 610.346 610.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 990 0.001024 4096 80 336 17800 2.71968 21.133 104.854 128.748 128.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1820 6.4e-05 4096 340 2256 284640 46.4275 55.7014 2738.21 1677.42 4517.84 4517.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 0.000256 1024 215 864 58560 5.9953 3.42806 58.5944 108.834 176.981 177.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1010 0.000256 1024 60 480 73800 3.42262 31.5402 104.942 139.949 140.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 450 0.000512 512 175 864 3840 3.38512 0.820256 2.29779 25.9808 32.6721 32.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 3.2e-05 2048 60 2352 608480 70.8015 56.1969 3118.62 1677.83 4923.56 4923.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 3.2e-05 1024 360 528 547840 53.98 26.9354 281.631 838.542 1201.29 1201.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 250 0.000512 2048 51 3648 9600 7.66147 3.40147 53.3932 123.041 187.625 187.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1020 0.000512 4096 180 4992 33200 6.61056 384.188 209.629 600.471 600.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 720 6.4e-05 1024 205 528 192000 36.2172 13.5167 86.401 419.467 555.788 555.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 990 0.001024 4096 80 336 17760 2.71667 14.0611 104.844 121.667 121.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1820 6.4e-05 4096 340 2256 284480 46.2614 55.6662 1784.28 1677.63 3563.92 3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 0.000256 1024 215 864 57600 5.95482 3.39181 38.3528 107.55 155.377 155.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1010 0.000256 1024 60 480 73760 3.42301 54.8629 104.933 163.264 163.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 450 0.000512 512 175 864 2560 3.46531 0.81936 1.35955 26.0084 31.8338 31.9734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 3.2e-05 2048 60 2352 608000 70.577 56.1268 2032.43 1680.13 3839.38 3839.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1700 3.2e-05 1024 360 528 545280 54.3696 26.8849 617.522 835.249 1534.22 1534.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 250 0.000512 2048 51 3648 9600 7.68381 3.41197 43.5792 122.925 177.728 177.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1020 0.000512 4096 180 4992 33120 6.60829 312.565 209.241 528.459 528.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 720 6.4e-05 1024 205 528 192000 36.1537 13.5311 186.828 417.776 654.481 654.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 990 0.001024 4096 80 336 17640 2.70963 11.9672 104.42 119.141 119.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1820 6.4e-05 4096 340 2256 284400 46.3805 55.7109 1464.11 1676.96 3243.24 3243.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 0.000256 1024 215 864 57600 6.0153 3.41494 31.7042 107.719 148.974 149.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1010 0.000256 1024 60 480 73680 3.42294 53.8908 104.886 162.244 162.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 450 0.000512 512 175 864 3840 3.39766 0.822464 1.67005 26.0369 32.1096 32.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 3.2e-05 2048 60 2352 607680 70.6748 56.1009 1665.75 1677.96 3470.59 3470.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 3.2e-05 1024 360 528 546816 53.8903 27.007 494.605 836.423 1412.12 1412.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 250 0.000512 2048 51 3648 9984 7.70096 3.47136 116.668 122.583 250.556 250.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.000512 4096 180 4992 33264 6.6183 811.546 209.427 1027.64 1027.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 6.4e-05 1024 205 528 192000 36.1299 13.525 185.29 418.388 653.519 653.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 0.001024 4096 80 336 17808 2.72502 29.7168 104.841 137.326 137.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1820 6.4e-05 4096 340 2256 284640 46.2176 55.6565 3780.48 1675.76 5558.19 5558.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 0.000256 1024 215 864 58368 5.9639 3.41654 82.8892 110.94 203.34 203.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1010 0.000256 1024 60 480 73776 3.41846 44.6812 104.822 152.967 153.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 450 0.000512 512 175 864 4608 3.332 0.8192 3.53802 25.9634 33.8407 33.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 3.2e-05 2048 60 2352 608256 70.4649 56.0771 4337.34 1675.71 6139.71 6139.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 3.2e-05 1024 360 528 546816 53.8253 26.8769 308.66 837.094 1226.65 1226.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 250 0.000512 2048 51 3648 9216 7.69312 3.42051 68.8432 122.82 202.904 203.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1020 0.000512 4096 180 4992 33216 6.6128 514.023 209.584 730.262 730.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 6.4e-05 1024 205 528 190464 35.9697 13.6253 114.608 416.636 581.027 581.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 990 0.001024 4096 80 336 17760 2.71974 19.2983 104.917 126.977 127.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1820 6.4e-05 4096 340 2256 284544 46.1399 55.6102 2382.75 1677.26 4161.83 4161.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 0.000256 1024 215 864 57600 5.95235 3.40173 51.323 108.504 169.309 169.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1010 0.000256 1024 60 480 73728 3.41846 27.7484 106.628 137.838 137.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 450 0.000512 512 175 864 3072 3.2768 0.775456 1.83757 24.9812 31.054 31.1909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 3.2e-05 2048 60 2352 608256 70.3691 56.0001 2724.55 1677.11 4528.13 4528.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1700 3.2e-05 1024 360 528 543744 54.0559 27.1196 336.008 835.02 1252.4 1252.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 250 0.000512 2048 51 3648 9216 7.6241 3.3607 54.9562 120.683 186.755 186.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1020 0.000512 4096 180 4992 33120 6.61968 413.167 209.311 629.141 629.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 720 6.4e-05 1024 205 528 188928 35.9232 13.3781 93.0221 414.601 557.106 557.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 990 0.001024 4096 80 336 17712 2.72634 15.18 104.907 122.856 122.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1820 6.4e-05 4096 340 2256 284256 46.1847 55.6407 1923 1676.36 3701.26 3701.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 0.000256 1024 215 864 57600 5.92355 3.38534 41.9016 104.86 156.198 156.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1010 0.000256 1024 60 480 73584 3.41869 22.7966 104.761 131.019 131.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 450 0.000512 512 175 864 0 0.777024 0.004416 24.9512 25.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 3.2e-05 2048 60 2352 607680 70.4842 56.9326 2202.46 1700.91 4030.98 4005.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 3.2e-05 1024 360 528 540672 54.049 26.7489 297.525 832.624 1211.15 1211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 250 0.000512 2048 51 3648 9216 7.71766 3.41094 46.6516 120.569 178.477 178.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1020 0.000512 4096 180 4992 33024 6.59891 348.346 208.95 563.94 563.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 720 6.4e-05 1024 205 528 184320 36.2004 13.3351 83.6233 412.408 545.752 545.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 990 0.001024 4096 80 336 17664 2.72595 13.1559 104.854 120.779 120.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1820 6.4e-05 4096 340 2256 284160 46.2103 55.6044 1623.9 1675.79 3401.58 3401.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 0.000256 1024 215 864 56832 5.92557 3.37018 35.308 106.459 151.186 151.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1010 0.000256 1024 60 480 73536 3.4232 81.6289 104.711 189.805 189.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 450 0.000512 512 175 864 0 0.778048 0.0048 24.9713 25.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 3.2e-05 2048 60 2352 607488 70.4616 56.736 1860.96 1700.25 3688.59 3662.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 3.2e-05 1024 360 528 546560 54.0595 26.9377 459.537 837.241 1377.97 1378.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 250 0.000512 2048 51 3648 10304 7.74637 3.50618 111.649 122.166 245.195 245.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.000512 4096 180 4992 33264 6.61773 751.946 209.673 968.283 968.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 6.4e-05 1024 205 528 191744 36.2539 13.5424 171.388 418.845 640.213 640.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 0.001024 4096 80 336 17808 2.72547 27.3023 104.987 135.057 135.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1820 6.4e-05 4096 340 2256 284592 46.3741 55.6951 3499.63 1677.31 5279.1 5279.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 0.000256 1024 215 864 58240 5.98288 3.41526 76.5683 108.068 194.163 194.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1010 0.000256 1024 60 480 73752 3.41811 41.4022 104.908 149.769 149.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 450 0.000512 512 175 864 3584 3.32339 0.7944 2.73072 25.4731 32.5053 32.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 3.2e-05 2048 60 2352 608160 70.6245 56.1251 4006.25 1677.25 5810.37 5810.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 3.2e-05 1024 360 528 544768 54.2036 26.9133 290.646 836.523 1208.48 1208.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 250 0.000512 2048 51 3648 9856 7.65978 3.44259 67.7903 122.076 201.1 201.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 0.000512 4096 180 4992 33152 6.61027 475.795 209.406 691.857 691.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 6.4e-05 1024 205 528 189952 36.3938 13.5355 108.336 418.418 576.867 577.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 990 0.001024 4096 80 336 17696 2.71539 17.7313 104.586 125.074 125.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1820 6.4e-05 4096 340 2256 284480 46.2204 55.6524 2229.05 1675.47 4006.47 4006.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 0.000256 1024 215 864 58240 5.97152 3.41638 48.4685 107.872 165.855 165.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1010 0.000256 1024 60 480 73696 3.42064 26.3403 104.804 134.608 134.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 450 0.000512 512 175 864 0 0.74272 0.005376 24.233 25.0608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 3.2e-05 2048 60 2352 607936 70.4629 56.9342 2532.69 1699.52 4359.79 4334.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1700 3.2e-05 1024 360 528 542976 54.5169 26.931 236.956 836.58 1155.18 1155.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 250 0.000512 2048 51 3648 8064 7.67853 3.34237 45.4795 119.848 176.481 176.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1020 0.000512 4096 180 4992 33096 6.61526 390.801 209.169 606.631 606.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 6.4e-05 1024 205 528 188160 36.7147 13.5618 88.196 418.481 557.137 557.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 990 0.001024 4096 80 336 17640 2.71738 14.1722 104.583 121.517 121.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1820 6.4e-05 4096 340 2256 284256 46.3588 55.7199 1830.77 1675.56 3608.49 3608.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 0.000256 1024 215 864 57792 6.0345 3.4263 39.7794 107.866 157.233 157.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1010 0.000256 1024 60 480 73584 3.42467 21.6932 104.73 129.89 129.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 450 0.000512 512 175 864 0 0.799136 0.004928 25.4632 26.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 3.2e-05 2048 60 2352 607488 70.7233 57.1607 2080.67 1701.84 3910.58 3884.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1700 3.2e-05 1024 360 528 544768 54.1638 26.875 291.909 836.662 1209.81 1209.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 250 0.000512 2048 51 3648 8960 7.57808 3.33021 45.3338 120.287 176.654 176.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1020 0.000512 4096 180 4992 32928 6.5753 351.674 208.577 566.874 566.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 6.4e-05 1024 205 528 186368 36.112 13.3499 79.4221 413.752 542.824 542.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 990 0.001024 4096 80 336 17472 2.7 13.9425 103.983 120.668 120.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1820 6.4e-05 4096 340 2256 284480 46.14 55.5944 1660.54 1676.04 3438.39 3438.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 0.000256 1024 215 864 57344 5.92541 3.38221 35.7453 107.919 153.1 153.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1010 0.000256 1024 60 480 73472 3.42045 19.7668 104.654 127.883 127.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 450 0.000512 512 175 864 0 0.751808 0.006144 24.3579 25.1918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 3.2e-05 2048 60 2352 607488 70.3571 56.7585 1876.56 1699.81 3703.66 3678.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 3.2e-05 1024 360 528 546816 53.9859 26.9009 443.286 837.939 1362.31 1362.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 250 0.000512 2048 51 3648 10240 7.71571 3.48774 105.001 122.043 238.377 238.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.000512 4096 180 4992 33280 6.62118 704.761 209.638 921.065 921.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 6.4e-05 1024 205 528 190464 36.2018 13.5043 164.765 417.82 632.475 632.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 0.001024 4096 80 336 17792 2.72544 26.5412 104.862 134.171 134.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1820 6.4e-05 4096 340 2256 284544 46.2275 55.605 3401.76 1675.98 5179.64 5179.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 0.000256 1024 215 864 58368 5.9576 3.40784 73.953 107.646 191.099 191.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1010 0.000256 1024 60 480 73792 3.43187 39.9798 104.879 148.334 148.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 450 0.000512 512 175 864 4096 3.41894 0.830912 2.99728 26.3205 33.7492 33.8907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 3.2e-05 2048 60 2352 608256 70.3811 56.0252 3872.3 1679.88 5678.69 5678.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1700 3.2e-05 1024 360 528 544768 53.9241 26.8384 284.473 835.953 1201.39 1201.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 250 0.000512 2048 51 3648 10240 7.7279 3.5057 68.0087 123.117 202.491 202.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.000512 4096 180 4992 33152 6.61728 446.364 209.469 662.496 662.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 6.4e-05 1024 205 528 188416 36.4925 13.5065 105.707 418.222 574.112 574.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 990 0.001024 4096 80 336 17664 2.71136 17.8202 104.597 125.169 125.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1820 6.4e-05 4096 340 2256 284416 46.2164 55.5965 2210.16 1677.45 3989.51 3989.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 0.000256 1024 215 864 58368 5.9575 3.40893 48.2826 107.82 165.601 165.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1010 0.000256 1024 60 480 73728 3.42797 25.8888 104.964 134.323 134.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 48 450 0.000512 512 175 864 0 0.776096 0.005696 24.9485 25.8083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 3.2e-05 2048 60 2352 607744 70.439 56.8394 2499.5 1702.15 4329.11 4303.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 3.2e-05 1024 360 528 540672 54.0769 26.7469 238.796 832.667 1152.49 1152.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 250 0.000512 2048 51 3648 9216 7.71587 3.43754 50.7278 120.546 182.557 182.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 0.000512 4096 180 4992 33024 6.59661 365.965 208.922 581.526 581.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 6.4e-05 1024 205 528 184320 36.1944 13.3416 87.2766 412.337 549.337 549.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 990 0.001024 4096 80 336 17664 2.72794 15.0678 104.841 122.679 122.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1820 6.4e-05 4096 340 2256 284160 46.2131 55.6006 1853.72 1675.98 3631.6 3631.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 0.000256 1024 215 864 56832 5.91824 3.37213 39.9747 107.495 156.888 157.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1010 0.000256 1024 60 480 73536 3.42067 21.9913 104.698 130.154 130.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 450 0.000512 512 175 864 0 0.780576 0.00464 24.9675 25.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 3.2e-05 2048 60 2352 607488 70.4641 56.8104 2082.68 1701.39 3911.54 3885.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1700 3.2e-05 1024 360 528 540672 54.435 26.8381 209.828 836.029 1127.32 1127.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 250 0.000512 2048 51 3648 8192 7.48912 3.27827 40.7772 116.957 168.628 168.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 0.000512 4096 180 4992 33024 6.61504 325.714 209.442 541.814 541.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 6.4e-05 1024 205 528 188416 36.537 13.5066 79.2794 418.267 547.782 547.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 990 0.001024 4096 80 336 17408 2.69722 12.4334 103.901 119.074 119.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1820 6.4e-05 4096 340 2256 283648 46.2234 55.5989 1630.4 1675.61 3407.91 3407.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 0.000256 1024 215 864 57344 6.03626 3.41469 35.1591 107.783 152.522 152.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1010 0.000256 1024 60 480 73472 3.42064 19.4212 104.782 127.668 127.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 3.2e-05 1024 360 528 546048 54.2492 26.9619 424.392 837.375 1343.18 1343.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 250 0.000512 2048 51 3648 9792 7.68477 3.44797 100.898 121.116 233.275 233.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 0.000512 4096 180 4992 33264 6.6271 724.397 209.535 940.605 940.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 6.4e-05 1024 205 528 191232 36.1659 13.5204 159.647 417.394 626.918 627.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 0.001024 4096 80 336 17784 2.72522 26.0731 104.823 133.662 133.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1820 6.4e-05 4096 340 2256 284544 46.3748 55.7158 3367.47 1675.42 5145.06 5145.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 0.000256 1024 215 864 58176 5.9663 3.412 71.8109 107.543 188.86 188.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1010 0.000256 1024 60 480 73728 3.4215 38.711 104.779 146.953 147.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 450 0.000512 512 175 864 2304 3.33478 0.773632 1.95514 24.9448 31.188 31.3316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 3.2e-05 2048 60 2352 607968 70.6664 56.1144 3813.59 1675.24 5615.73 5615.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1700 3.2e-05 1024 360 528 543744 54.0724 26.8534 296.94 834.591 1212.66 1212.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 250 0.000512 2048 51 3648 9216 7.62525 3.38134 66.6467 120.627 198.41 198.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 0.000512 4096 180 4992 33120 6.61299 498.727 209.199 714.585 714.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 6.4e-05 1024 205 528 188928 35.9316 14.2126 110.756 414.482 575.568 575.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 990 0.001024 4096 80 336 17712 2.72246 18.4402 104.855 126.06 126.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1820 6.4e-05 4096 340 2256 284256 46.2152 55.6464 2313.26 1675.68 4090.88 4090.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 0.000256 1024 215 864 57600 5.92454 3.38723 50.0008 106.903 166.345 166.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1010 0.000256 1024 60 480 73584 3.42134 27.0052 104.71 135.18 135.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 450 0.000512 512 175 864 0 0.776192 0.005312 24.9429 25.8021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 3.2e-05 2048 60 2352 607680 70.4876 57.084 2638.15 1700.15 4466.07 4440.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1700 3.2e-05 1024 360 528 539136 54.694 26.8859 250.051 835.42 1167.25 1167.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 250 0.000512 2048 51 3648 8640 7.73424 3.39354 53.0824 120.901 185.238 185.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 0.000512 4096 180 4992 33048 6.61469 422.744 209.386 638.788 638.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 6.4e-05 1024 205 528 186624 36.7638 13.9781 92.5677 417.941 561.434 561.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 990 0.001024 4096 80 336 17496 2.70131 16.1587 104.173 123.075 123.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1820 6.4e-05 4096 340 2256 283824 46.3731 55.7061 1958.54 1675.78 3736.47 3736.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 0.000256 1024 215 864 57024 6.06013 3.4145 41.8527 107.735 159.19 159.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1010 0.000256 1024 60 480 73440 3.42016 22.8388 104.703 131.002 131.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 450 0.000512 512 175 864 0 0.7088 0.005408 23.4596 24.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 3.2e-05 2048 60 2352 607392 70.6702 56.831 2241.15 1700.98 4069.81 4045.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1700 3.2e-05 1024 360 528 534528 54.1167 26.5748 247.62 828.508 1157.02 1157.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 250 0.000512 2048 51 3648 6912 7.63488 3.27574 42.3844 116.384 169.809 169.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 0.000512 4096 180 4992 32832 6.56762 422.785 208.407 637.808 637.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 6.4e-05 1024 205 528 184320 35.6923 13.2751 92.6283 408.339 550.119 550.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 990 0.001024 4096 80 336 17568 2.72208 16.8611 104.841 124.467 124.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1820 6.4e-05 4096 340 2256 283968 46.1415 55.5842 1962.08 1676.65 3740.54 3740.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 0.000256 1024 215 864 55296 5.92451 3.34019 40.8411 104.534 154.773 154.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1010 0.000256 1024 60 480 73440 3.41658 23.1258 104.694 131.28 131.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 450 0.000512 512 175 864 0 0.77824 0.00512 25.0276 25.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 3.2e-05 2048 60 2352 607104 70.3579 56.8109 2247.25 1701.74 4076.35 4050.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 3.2e-05 1024 360 528 547840 53.8987 26.9401 421.053 838.629 1340.72 1340.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 250 0.000512 2048 51 3648 9600 7.65882 3.42582 98.0905 121.87 231.171 231.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.000512 4096 180 4992 33200 6.61392 717.099 209.461 933.22 933.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 6.4e-05 1024 205 528 192000 36.2307 13.541 158.296 419.571 627.824 627.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 990 0.001024 4096 80 336 17760 2.71706 25.5915 104.854 133.204 133.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1820 6.4e-05 4096 340 2256 284480 46.2239 55.6664 3335.77 1677.58 5115.33 5115.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 0.000256 1024 215 864 57600 5.94608 3.39258 70.1331 107.243 186.836 186.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1010 0.000256 1024 60 480 73760 3.42646 38.163 106.879 148.514 148.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 450 0.000512 512 175 864 2560 3.4607 0.8184 2.11997 26.0068 32.5844 32.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 3.2e-05 2048 60 2352 608000 70.5206 56.1267 3754.38 1676.98 5558.12 5558.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 3.2e-05 1024 360 528 547840 53.8197 26.9096 304.099 838.069 1223.09 1223.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 250 0.000512 2048 51 3648 8960 7.7215 3.43405 65.7896 120.937 198.012 198.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 0.000512 4096 180 4992 33120 6.61504 509.743 209.289 725.692 725.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 6.4e-05 1024 205 528 189440 36.4767 13.5235 113.008 419.306 582.498 582.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 990 0.001024 4096 80 336 17600 2.71616 19.1971 104.344 126.301 126.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1820 6.4e-05 4096 340 2256 284480 46.1435 55.6005 2366.16 1676.75 4144.73 4144.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 0.000256 1024 215 864 56320 5.93034 3.36464 50.2962 107.512 167.231 167.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1010 0.000256 1024 60 480 73600 3.42237 27.4022 104.755 135.622 135.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 450 0.000512 512 175 864 0 0.751616 0.00496 24.264 25.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 3.2e-05 2048 60 2352 608000 70.3497 56.7563 2694.17 1701.82 4523.29 4498.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 3.2e-05 1024 360 528 545280 53.8903 26.8513 251.006 835.487 1167.43 1167.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 250 0.000512 2048 51 3648 9600 7.69706 3.43203 58.5274 121.061 190.84 190.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.000512 4096 180 4992 32880 6.56371 418.214 208.605 633.426 633.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 6.4e-05 1024 205 528 184320 36.2434 13.3532 91.8415 412.796 554.422 554.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 0.001024 4096 80 336 17520 2.70934 15.8659 104.433 123.052 123.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1820 6.4e-05 4096 340 2256 284160 46.2084 55.6626 1950.12 1676.59 3728.65 3728.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 0.000256 1024 215 864 55680 5.98995 3.38086 40.6211 107.382 157.504 157.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1010 0.000256 1024 60 480 73440 3.42016 22.6215 104.731 130.815 130.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 450 0.000512 512 175 864 0 0.822176 0.004608 26.0516 26.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 3.2e-05 2048 60 2352 606720 70.5258 56.8435 2221.38 1701.76 4050.71 4023.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 3.2e-05 1024 360 528 542720 54.5623 26.9391 233.904 838.961 1154.57 1154.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 250 0.000512 2048 51 3648 7680 7.90787 3.46083 44.3963 121.445 177.344 177.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 0.000512 4096 180 4992 32960 6.61642 390.407 209.461 606.529 606.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 6.4e-05 1024 205 528 184320 36.2623 13.3443 86.4602 412.896 549.152 549.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 990 0.001024 4096 80 336 17280 2.69107 14.8906 103.571 121.194 121.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1820 6.4e-05 4096 340 2256 283520 46.2537 55.5929 1806.01 1675.04 3582.97 3583.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 940 0.000256 1024 215 864 56320 5.96195 3.37488 39.0981 105.455 154.024 154.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1010 0.000256 1024 60 480 73280 3.42016 21.1046 104.624 129.191 129.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1700 3.2e-05 1024 360 500 544768 54.5232 26.8903 650.816 838.472 1570.9 1571.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 250 0.000512 2048 51 3650 11264 7.60394 3.4655 102.104 125.095 238.399 238.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1020 0.000512 4096 180 5000 33280 6.61558 639.687 209.657 856.006 856.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 720 6.4e-05 1024 205 550 195584 35.738 13.7981 226.951 419.395 696.072 696.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 990 0.001024 4096 80 350 17760 2.72602 24.0954 104.954 131.819 131.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1820 6.4e-05 4096 340 2250 284928 46.156 55.5859 2986.37 1677.45 4765.63 4765.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 0.000256 1024 215 850 57856 5.99728 3.42166 62.5788 111.641 183.766 183.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1010 0.000256 1024 60 450 74080 3.46317 56.4207 104.939 164.866 164.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 450 0.000512 512 175 900 4096 3.41958 0.831616 2.67869 26.3203 33.4368 33.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 3.2e-05 2048 60 2350 608000 70.4472 56.0029 3372.56 1677.36 5176.48 5176.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1700 3.2e-05 1024 360 500 544768 54.6145 26.8977 647.455 837.808 1566.97 1567.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 250 0.000512 2048 51 3650 11264 7.61315 3.4711 65.0931 124.046 200.348 200.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1020 0.000512 4096 180 5000 33216 6.61434 403.461 209.263 619.38 619.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 720 6.4e-05 1024 205 550 194560 35.7524 13.4823 211.644 417.624 678.691 678.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 990 0.001024 4096 80 350 17728 2.72256 15.4541 104.852 123.072 123.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1820 6.4e-05 4096 340 2250 284800 46.332 55.5945 5045.25 1675.15 6822.4 6822.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 940 0.000256 1024 215 850 57344 6.00272 3.40845 40.1654 111.086 160.789 160.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1010 0.000256 1024 60 450 74048 3.41968 56.9713 104.826 165.261 165.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 450 0.000512 512 175 900 4096 3.42534 0.83024 1.95424 26.3146 32.7057 32.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 3.2e-05 2048 60 2350 608000 70.3994 56.1095 2155.79 1675.78 3958.19 3958.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1700 3.2e-05 1024 360 500 543744 54.5147 26.8721 649.51 837.174 1568.26 1568.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 250 0.000512 2048 51 3650 10752 7.52902 3.4 51.7332 122.726 185.519 185.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1020 0.000512 4096 180 5000 33216 6.61962 331.378 209.657 547.699 547.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 720 6.4e-05 1024 205 550 193536 35.6578 13.4355 250.921 416.667 716.865 717.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 990 0.001024 4096 80 350 17664 2.71565 12.5891 104.792 120.155 120.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1820 6.4e-05 4096 340 2250 284736 46.2348 55.5759 5632.88 1677.87 7412.64 7412.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 940 0.000256 1024 215 850 56832 5.9951 3.40298 32.9385 110.916 153.377 153.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1010 0.000256 1024 60 450 74016 3.42006 56.1544 104.939 164.556 164.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 50 450 0.000512 512 175 900 0 0.776 0.0224 24.9314 25.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 3.2e-05 2048 60 2350 607872 70.3245 56.7726 1765.94 1702.1 3595.33 3569.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 3.2e-05 1024 360 500 545280 54.4414 26.9623 377.348 837.791 1296.75 1296.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 250 0.000512 2048 51 3650 10880 7.61629 3.4545 91.4644 123.514 226.178 226.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1020 0.000512 4096 180 5000 33280 6.62298 592.916 209.529 809.111 809.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 6.4e-05 1024 205 550 194560 35.9831 13.5293 134.314 419.094 603.108 603.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 990 0.001024 4096 80 350 17720 2.71789 22.1943 104.702 129.657 129.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1820 6.4e-05 4096 340 2250 284880 46.4092 55.6933 2738.43 1676.46 4517.06 4517.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 0.000256 1024 215 850 57920 6.01334 3.42429 58.435 111.575 179.58 179.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1010 0.000256 1024 60 450 74080 3.4304 29.9439 104.866 138.282 138.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 450 0.000512 512 175 900 2560 3.46678 0.81712 1.68509 25.9565 32.1077 32.2546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 3.2e-05 2048 60 2350 608000 70.6548 56.2228 3154.63 1676.28 4957.9 4958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 3.2e-05 1024 360 500 545280 54.2641 27.1626 272.83 837.825 1192.28 1192.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 250 0.000512 2048 51 3650 10240 7.59152 3.40579 56.1578 121.852 189.135 189.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1020 0.000512 4096 180 5000 33200 6.61258 379.626 209.311 595.594 595.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 720 6.4e-05 1024 205 550 194560 35.9018 13.5175 86.8358 419.047 555.494 555.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 990 0.001024 4096 80 350 17680 2.71565 14.4271 104.693 121.879 121.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1820 6.4e-05 4096 340 2250 284800 46.2479 55.6652 1759.61 1675.57 3537.18 3537.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 0.000256 1024 215 850 56960 5.97939 3.39101 37.3802 107.169 154.046 154.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1010 0.000256 1024 60 450 74000 3.44323 50.2374 104.808 158.531 158.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 450 0.000512 512 175 900 2560 3.46368 0.818112 1.39818 25.9884 31.8487 31.9897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 3.2e-05 2048 60 2350 607680 70.5433 56.0603 2022.49 1675.37 3824.58 3824.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1700 3.2e-05 1024 360 500 541440 54.904 26.8855 590.319 834.45 1506.76 1506.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 250 0.000512 2048 51 3650 10560 7.58573 3.4065 48.1082 122.179 181.409 181.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1020 0.000512 4096 180 5000 33120 6.61846 315.064 209.108 530.832 530.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 720 6.4e-05 1024 205 550 192000 36.151 13.5086 190.377 417.47 657.697 657.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 990 0.001024 4096 80 350 17640 2.71939 12.5537 104.701 120.017 120.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1820 6.4e-05 4096 340 2250 284640 46.3483 55.7065 1465.51 1675.37 3243.02 3243.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 0.000256 1024 215 850 57600 6.02019 3.41402 31.8412 108.672 150.077 150.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1010 0.000256 1024 60 450 73920 3.42621 50.6388 104.753 158.863 158.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 50 450 0.000512 512 175 900 0 0.820896 0.006016 25.9555 26.8603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 3.2e-05 2048 60 2350 607200 70.6927 56.9768 1686.19 1701.01 3515.06 3488.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1700 3.2e-05 1024 360 500 542720 54.8714 26.906 581.398 837.753 1501.13 1501.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 250 0.000512 2048 51 3650 10240 7.59795 3.41024 41.023 122.984 175.145 175.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1020 0.000512 4096 180 5000 33120 6.61619 271.687 209.262 487.607 487.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 720 6.4e-05 1024 205 550 194560 35.9512 13.5244 185.192 419.062 653.921 654.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 990 0.001024 4096 80 350 17600 2.72045 10.8949 104.868 118.525 118.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1820 6.4e-05 4096 340 2250 284800 46.2734 55.5887 4301.95 1676.29 6080.18 6080.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 940 0.000256 1024 215 850 56320 5.94291 3.37443 27.2402 103.372 140.058 140.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1010 0.000256 1024 60 450 73920 3.42221 50.1904 104.784 158.441 158.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 50 450 0.000512 512 175 900 0 0.75008 0.004096 24.2605 25.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 3.2e-05 2048 60 2350 607360 70.3862 56.7281 1452.79 1699.68 3279.78 3254.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 3.2e-05 1024 360 500 543744 54.3384 26.9127 470.406 836.503 1388.36 1388.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 250 0.000512 2048 51 3650 11136 7.57622 3.47744 127.798 122.579 261.563 261.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.000512 4096 180 5000 33264 6.62323 802.16 209.487 1018.32 1018.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 6.4e-05 1024 205 550 195072 35.7538 13.5352 185.675 418.448 653.606 653.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 990 0.001024 4096 80 350 17712 2.72173 29.7893 104.694 137.248 137.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1820 6.4e-05 4096 340 2250 284832 46.2418 55.6443 3707.5 1676.49 5485.96 5486.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 0.000256 1024 215 850 57600 6.00672 3.41418 80.0139 107.784 197.351 197.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1010 0.000256 1024 60 450 74064 3.45117 41.2449 104.854 149.594 149.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 450 0.000512 512 175 900 3072 3.42342 0.819616 2.42496 25.963 32.8174 32.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 3.2e-05 2048 60 2350 607872 70.4623 56.107 4296.82 1675.64 6099.14 6099.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 3.2e-05 1024 360 500 543744 54.2284 26.8812 290.599 837.287 1209.19 1209.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 250 0.000512 2048 51 3650 10752 7.5233 3.42582 78.0328 120.735 209.849 209.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1020 0.000512 4096 180 5000 33216 6.61309 501.584 209.879 718.122 718.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 6.4e-05 1024 205 550 193536 35.583 13.7296 114.679 416.719 580.893 581.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 990 0.001024 4096 80 350 17664 2.71974 18.7238 104.796 126.283 126.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1820 6.4e-05 4096 340 2250 284736 46.1579 55.593 2305.04 1677.63 4084.49 4084.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 0.000256 1024 215 850 56832 5.99475 3.40378 49.3156 106.417 165.26 165.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1010 0.000256 1024 60 450 74016 3.4248 25.6009 104.954 134.024 134.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 50 450 0.000512 512 175 900 0 0.774176 0.004544 24.9308 25.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 3.2e-05 2048 60 2350 607872 70.3166 56.771 2663.4 1702.49 4493.17 4467.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1700 3.2e-05 1024 360 500 539136 54.5452 26.8534 321.927 834.479 1238 1238.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 250 0.000512 2048 51 3650 10368 7.51258 3.36384 60.92 120.851 192.777 192.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1020 0.000512 4096 180 5000 33120 6.61709 407.496 209.203 623.359 623.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 6.4e-05 1024 205 550 188928 35.9371 13.3783 91.7065 414.282 555.486 555.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 990 0.001024 4096 80 350 17568 2.71024 15.5708 104.423 122.749 122.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1820 6.4e-05 4096 340 2250 284544 46.2223 55.6503 1881.72 1675.07 3658.74 3658.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 940 0.000256 1024 215 850 56448 5.97648 3.38621 40.3078 103.834 153.634 153.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1010 0.000256 1024 60 450 73872 3.42221 20.7961 104.709 128.972 129.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 50 450 0.000512 512 175 900 0 0.779264 0.00544 24.9344 25.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 3.2e-05 2048 60 2350 607104 70.5345 56.917 2176.75 1699.62 4004.02 3978.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 3.2e-05 1024 360 500 540672 54.0656 26.7449 289.74 832.621 1203.38 1203.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 250 0.000512 2048 51 3650 10752 7.55603 3.41648 54.1796 120.736 186.019 186.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1020 0.000512 4096 180 5000 33024 6.60192 346.029 209.002 561.677 561.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 720 6.4e-05 1024 205 550 190464 35.4909 13.3229 85.1443 412.4 546.543 546.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 990 0.001024 4096 80 350 17472 2.70944 13.5224 104.196 120.472 120.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1820 6.4e-05 4096 340 2250 284544 46.2254 55.6003 1604.08 1676.38 3382.36 3382.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 940 0.000256 1024 215 850 55296 5.99654 3.36778 33.8038 108.561 151.859 151.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1010 0.000256 1024 60 450 73920 3.42224 69.7057 104.873 178.044 178.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 450 0.000512 512 175 900 0 0.77952 0.004544 24.9708 25.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 3.2e-05 2048 60 2350 607488 70.4925 56.7493 1856.94 1702.78 3687.16 3661.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 3.2e-05 1024 360 500 542976 54.4962 26.9369 435.342 836.441 1353.41 1353.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 250 0.000512 2048 51 3650 11200 7.65597 3.49389 117.59 122.063 250.935 251.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.000512 4096 180 5000 33264 6.62646 731.554 209.529 947.754 947.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 6.4e-05 1024 205 550 193536 36.0369 13.5453 170.988 418.392 639.143 639.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 990 0.001024 4096 80 350 17696 2.7177 27.5288 104.658 134.948 135.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1820 6.4e-05 4096 340 2250 284816 46.3763 55.7117 3422.61 1676.18 5200.95 5201.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 0.000256 1024 215 850 57792 6.01811 3.42032 74.1321 109.895 193.594 193.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1010 0.000256 1024 60 450 74032 3.42259 38.1234 104.817 146.406 146.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 450 0.000512 512 175 900 1792 3.43725 0.795168 1.53811 25.456 31.4064 31.5492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 3.2e-05 2048 60 2350 607712 70.5814 56.1091 3950.26 1675.64 5752.7 5752.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 3.2e-05 1024 360 500 541184 54.6108 26.9084 274.905 836.405 1193.03 1193.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 250 0.000512 2048 51 3650 10752 7.5736 3.43898 72.6207 121.004 204.766 204.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 0.000512 4096 180 5000 33152 6.6048 467.595 209.205 683.449 683.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 6.4e-05 1024 205 550 193536 35.9654 15.0363 108.6 418.449 578.237 578.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 990 0.001024 4096 80 350 17584 2.71302 18.1473 104.34 125.243 125.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1820 6.4e-05 4096 340 2250 284704 46.2461 55.6585 2178.27 1675.66 3955.91 3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 0.000256 1024 215 850 57344 6.03709 3.41411 46.9575 108.901 165.439 165.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1010 0.000256 1024 60 450 73920 3.42221 24.3343 104.732 132.53 132.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 50 450 0.000512 512 175 900 0 0.74336 0.00576 24.2244 25.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 3.2e-05 2048 60 2350 607488 70.4838 56.8321 2505.05 1700.93 4333.47 4308.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1700 3.2e-05 1024 360 500 542976 54.5356 26.9417 226.073 837.292 1145.03 1145.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 250 0.000512 2048 51 3650 9408 7.54394 3.33824 52.3547 119.943 183.307 183.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.000512 4096 180 5000 33096 6.61504 383.326 209.408 599.393 599.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 6.4e-05 1024 205 550 193536 36.0391 13.6515 89.3016 418.842 558.018 558.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 990 0.001024 4096 80 350 17472 2.69891 14.4336 104.142 121.317 121.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1820 6.4e-05 4096 340 2250 284592 46.3484 55.7287 1788.98 1676.55 3567.69 3567.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 0.000256 1024 215 850 57792 6.03302 3.4233 38.7522 107.956 156.292 156.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1010 0.000256 1024 60 450 73920 3.42624 20.1093 104.909 128.487 128.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 450 0.000512 512 175 900 0 0.797472 0.005984 25.4897 26.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 3.2e-05 2048 60 2350 606816 70.7347 56.9536 2050.71 1701.61 3880.19 3853.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1700 3.2e-05 1024 360 500 537600 55.0496 26.8818 276.876 837.431 1196.45 1196.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 250 0.000512 2048 51 3650 8960 7.57264 3.33114 44.7217 119.277 175.03 175.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1020 0.000512 4096 180 5000 32928 6.57088 345.383 208.829 560.826 560.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 6.4e-05 1024 205 550 186368 36.1276 13.353 77.6785 414.152 541.493 541.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 990 0.001024 4096 80 350 17472 2.7096 14.2627 104.451 121.465 121.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1820 6.4e-05 4096 340 2250 284480 46.1373 55.5831 1611.64 1677.62 3391.06 3391.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 940 0.000256 1024 215 850 55552 6.01555 3.38109 33.5782 107.626 150.729 150.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1010 0.000256 1024 60 450 73696 3.42058 17.9431 104.695 126.104 126.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 450 0.000512 512 175 900 0 0.751616 0.006144 24.3263 25.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 3.2e-05 2048 60 2350 607488 70.3716 56.7944 1850.37 1701.34 3679.06 3654.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 3.2e-05 1024 360 500 544768 54.2532 26.9187 425.818 838.436 1345.62 1345.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 250 0.000512 2048 51 3650 11264 7.60832 3.49389 115.861 122.111 249.213 249.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.000512 4096 180 5000 33216 6.61514 705.807 209.47 921.936 921.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 6.4e-05 1024 205 550 194560 35.6964 13.5143 167.694 418.047 635.143 635.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 990 0.001024 4096 80 350 17728 2.72381 27.7243 104.946 135.437 135.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1820 6.4e-05 4096 340 2250 284800 46.2377 55.593 3383.5 1676.77 5162.18 5162.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 0.000256 1024 215 850 57344 6.00922 3.4056 72.1771 104.674 186.398 186.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1010 0.000256 1024 60 450 74048 3.42499 37.4231 104.927 145.818 145.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 450 0.000512 512 175 900 4096 3.41629 0.831488 3.11146 26.3351 33.8761 34.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 3.2e-05 2048 60 2350 608000 70.397 56.0515 3892.85 1680.85 5700.26 5700.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1700 3.2e-05 1024 360 500 540672 54.4007 26.8461 274.082 835.866 1191.39 1191.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 250 0.000512 2048 51 3650 11264 7.64106 3.50307 75.569 122.054 208.902 209.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.000512 4096 180 5000 33152 6.61472 460.857 209.49 677.008 677.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 6.4e-05 1024 205 550 192512 35.9412 13.5188 107.845 418.097 575.592 575.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 990 0.001024 4096 80 350 17664 2.7256 18.6915 104.955 126.416 126.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1820 6.4e-05 4096 340 2250 284672 46.1783 55.5929 2196.22 1677.27 3975.35 3975.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 940 0.000256 1024 215 850 57344 6.01546 3.4065 47.2644 108.855 165.676 165.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1010 0.000256 1024 60 450 73984 3.42464 24.4217 105.396 134.2 134.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 50 450 0.000512 512 175 900 0 0.77824 0.005216 24.9467 25.8084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 3.2e-05 2048 60 2350 607744 70.4405 56.805 2521.14 1701.98 4350.55 4324.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 3.2e-05 1024 360 500 540672 54.0682 26.7489 234.681 833.209 1148.89 1149.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 250 0.000512 2048 51 3650 10752 7.55578 3.43741 61.005 120.642 192.771 192.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.000512 4096 180 5000 33024 6.60253 376.582 209.153 592.382 592.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 6.4e-05 1024 205 550 190464 35.4946 13.3386 91.7156 412.691 553.426 553.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 990 0.001024 4096 80 350 17472 2.70291 15.8802 104.27 122.899 122.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1820 6.4e-05 4096 340 2250 284544 46.219 55.5963 1866.51 1676.95 3645.35 3645.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 0.000256 1024 215 850 55296 6.00384 3.36986 39.3662 107.587 156.46 156.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1010 0.000256 1024 60 450 73920 3.42096 20.6746 104.943 129.08 129.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 450 0.000512 512 175 900 0 0.776192 0.005344 24.9908 25.8505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 3.2e-05 2048 60 2350 607488 70.4787 56.7599 2124.91 1701.44 3953.79 3928.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1700 3.2e-05 1024 360 500 540672 54.4249 26.8391 208.051 835.188 1124.7 1124.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 250 0.000512 2048 51 3650 8192 7.48614 3.27475 41.6591 116.857 169.404 169.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 0.000512 4096 180 5000 33024 6.61299 329.669 209.287 545.614 545.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 6.4e-05 1024 205 550 188416 36.5421 13.5127 80.8086 417.843 548.895 549.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 990 0.001024 4096 80 350 17408 2.7073 13.1623 104.161 120.073 120.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1820 6.4e-05 4096 340 2250 284160 46.2356 55.5917 1659.7 1673.72 3435.33 3435.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 0.000256 1024 215 850 57344 6.0289 3.40582 35.5747 105.574 150.712 150.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1010 0.000256 1024 60 450 73728 3.41894 18.7125 104.659 126.833 126.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 3.2e-05 1024 360 500 543744 54.5309 26.9944 431.788 838.28 1351.79 1351.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 250 0.000512 2048 51 3650 10944 7.57558 3.44886 117.697 122.28 251.131 251.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.000512 4096 180 5000 33264 6.62714 755.714 209.819 972.212 972.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 6.4e-05 1024 205 550 193536 35.8835 13.6471 170.1 417.879 637.696 637.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 990 0.001024 4096 80 350 17712 2.72998 28.5204 104.927 136.219 136.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1820 6.4e-05 4096 340 2250 284832 46.3732 55.7188 3486.33 1677.91 5266.41 5266.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 0.000256 1024 215 850 57600 6.00451 3.41034 74.1116 106.858 190.519 190.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1010 0.000256 1024 60 450 74016 3.42042 38.0396 104.925 146.427 146.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 50 450 0.000512 512 175 900 0 0.777984 0.004704 24.9156 25.7746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 3.2e-05 2048 60 2350 607680 70.6796 56.9033 3985.63 1702.06 5815.47 5789.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1700 3.2e-05 1024 360 500 539136 54.526 26.8557 304.676 835.179 1221.44 1221.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 250 0.000512 2048 51 3650 10368 7.51043 3.38285 79.2715 119.646 209.938 210.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.000512 4096 180 5000 33120 6.60842 536.602 209.401 752.658 752.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 6.4e-05 1024 205 550 188928 35.9408 13.4054 118.577 414.67 582.783 582.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 990 0.001024 4096 80 350 17568 2.70954 20.3668 104.522 127.641 127.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1820 6.4e-05 4096 340 2250 284544 46.2254 55.6438 2468.57 1676.64 4247.16 4247.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 0.000256 1024 215 850 56448 5.97629 3.38874 52.3577 108.03 169.886 170.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1010 0.000256 1024 60 450 73872 3.42435 27.0193 104.818 135.304 135.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 50 450 0.000512 512 175 900 0 0.776192 0.0048 24.9618 25.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 3.2e-05 2048 60 2350 607104 70.5146 56.8955 2835.3 1703.26 4666.15 4640.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1700 3.2e-05 1024 360 500 539136 54.6796 26.8798 252.316 834.605 1168.67 1168.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 250 0.000512 2048 51 3650 10368 7.55574 3.39558 67.018 120.803 198.899 199.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 0.000512 4096 180 5000 33048 6.61562 441.01 209.231 656.904 656.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 6.4e-05 1024 205 550 193536 35.8911 13.5309 100.595 417.521 567.724 567.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 990 0.001024 4096 80 350 17496 2.70787 17.4141 104.445 124.609 124.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1820 6.4e-05 4096 340 2250 284256 46.3694 55.7056 2032.97 1674.14 3809.26 3809.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 0.000256 1024 215 850 57024 6.05741 3.41475 43.3855 108.686 161.676 161.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1010 0.000256 1024 60 450 73872 3.42339 22.5122 104.819 130.795 130.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1700 3.2e-05 1024 360 500 534528 54.1091 26.5769 237.911 829.203 1147.99 1148.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 250 0.000512 2048 51 3650 9216 7.38592 3.28346 57.529 117.525 185.852 185.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.000512 4096 180 5000 32832 6.5577 414.458 208.633 629.696 629.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 6.4e-05 1024 205 550 184320 35.7244 13.2706 91.3097 408.691 549.175 549.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 990 0.001024 4096 80 350 17280 2.69725 17.2841 103.755 123.779 123.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1820 6.4e-05 4096 340 2250 284544 46.1472 55.5993 1919.12 1677.44 3698.38 3698.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 0.000256 1024 215 850 55296 5.92986 3.33795 39.6465 106.727 155.768 155.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1010 0.000256 1024 60 450 73728 3.42077 21.0452 104.817 129.325 129.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 450 0.000512 512 175 900 0 0.780288 0.005504 25.0549 25.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 3.2e-05 2048 60 2350 607104 70.3963 56.7951 2210.81 1701.72 4039.9 4014.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1700 3.2e-05 1024 360 500 541440 54.4828 27.0917 221.53 834.9 1138.2 1138.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 250 0.000512 2048 51 3650 8640 7.63568 3.3399 49.3897 118.62 179.113 179.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 0.000512 4096 180 5000 32760 6.56413 378.465 208.481 593.554 593.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 6.4e-05 1024 205 550 184320 37.0298 13.6458 84.4233 417.768 553.057 553.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 990 0.001024 4096 80 350 17280 2.70474 14.2685 104.066 121.084 121.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1820 6.4e-05 4096 340 2250 283680 46.3668 55.7344 1750.97 1674.31 3527.46 3527.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 0.000256 1024 215 850 57600 6.04413 3.43024 39.4797 108.893 157.974 158.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1010 0.000256 1024 60 450 73440 3.42016 19.5315 104.449 127.443 127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 3.2e-05 1024 360 500 545280 54.1935 26.9268 420.111 838.661 1340.09 1340.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 250 0.000512 2048 51 3650 10240 7.58736 3.42835 106.486 120.818 238.446 238.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.000512 4096 180 5000 33200 6.60538 729.082 209.516 945.249 945.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 6.4e-05 1024 205 550 194560 35.9252 13.5311 165.769 419.575 634.986 635.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 990 0.001024 4096 80 350 17680 2.7177 27.1912 104.804 134.754 134.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1820 6.4e-05 4096 340 2250 284800 46.2343 55.6781 3364.29 1677.86 5144.15 5144.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 0.000256 1024 215 850 56960 5.98208 3.39446 71.6348 108.299 189.439 189.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1010 0.000256 1024 60 450 74000 3.4263 36.9234 104.911 145.303 145.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 450 0.000512 512 175 900 2560 3.45466 0.815584 2.21162 26.0071 32.6734 32.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 3.2e-05 2048 60 2350 607680 70.5085 56.0355 3878.87 1677.03 5682.56 5682.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 3.2e-05 1024 360 500 542720 54.4386 26.8994 289.093 838.571 1209.19 1209.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 250 0.000512 2048 51 3650 10240 7.59008 3.43245 74.6082 120.998 206.758 206.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 0.000512 4096 180 5000 33120 6.61718 501.335 209.467 717.465 717.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 6.4e-05 1024 205 550 194560 35.8532 13.518 114.893 419.468 583.914 584.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 990 0.001024 4096 80 350 17600 2.72275 19.7463 104.775 127.284 127.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1820 6.4e-05 4096 340 2250 284800 46.1174 55.5908 2305.32 1677.88 4084.99 4085.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 0.000256 1024 215 850 56320 5.92858 3.36486 48.9331 108.62 166.977 167.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1010 0.000256 1024 60 450 73920 3.41834 25.4851 104.886 133.832 133.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 450 0.000512 512 175 900 0 0.750336 0.004128 24.277 25.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 3.2e-05 2048 60 2350 607360 70.3706 56.7938 2654.84 1703.91 4486.1 4461.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 3.2e-05 1024 360 500 537600 54.8649 26.8593 242.735 835.406 1160.06 1160.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 250 0.000512 2048 51 3650 9600 7.68282 3.43434 59.7185 121.977 192.943 193.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.000512 4096 180 5000 32880 6.56998 427.52 208.659 642.791 642.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 6.4e-05 1024 205 550 184320 36.2286 13.6058 92.8881 412.85 555.757 555.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 990 0.001024 4096 80 350 17520 2.71946 16.6257 104.796 124.186 124.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1820 6.4e-05 4096 340 2250 284160 46.2153 55.6523 1982.51 1676.46 3760.91 3760.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 0.000256 1024 215 850 55680 5.9951 3.37894 41.0531 108.625 159.178 159.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1010 0.000256 1024 60 450 73680 3.42032 21.5236 104.694 129.681 129.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 450 0.000512 512 175 900 0 0.822944 0.004224 26.751 27.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 3.2e-05 2048 60 2350 606720 70.5474 56.9394 2263.4 1702.43 4093.52 4065.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 3.2e-05 1024 360 500 542720 54.5315 26.9025 226.333 838.727 1146.69 1146.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 250 0.000512 2048 51 3650 10240 7.6375 3.45907 59.9382 122.458 193.624 193.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 0.000512 4096 180 5000 32960 6.61504 390.682 209.458 606.8 606.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 6.4e-05 1024 205 550 184320 36.2488 13.347 86.156 412.79 548.724 548.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 990 0.001024 4096 80 350 17280 2.69558 15.445 103.912 122.095 122.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1820 6.4e-05 4096 340 2250 284160 46.266 55.5936 1805.98 1674.59 3582.51 3582.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 940 0.000256 1024 215 850 56320 5.95805 3.37334 39.3827 106.487 155.33 155.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1010 0.000256 1024 60 450 73600 3.4175 19.988 104.666 128.114 128.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 3.2e-05 1024 360 500 524800 54.7752 26.4884 209.594 824.341 1115.39 1115.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 250 0.000512 2048 51 3650 9600 7.73168 3.46973 53.4094 120.39 185.129 185.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.000512 4096 180 5000 32800 6.59661 374.063 208.847 589.549 589.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 6.4e-05 1024 205 550 179200 36.8119 13.3591 80.6533 412.518 543.527 543.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 990 0.001024 4096 80 350 17200 2.69926 15.4925 103.818 122.053 122.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1820 6.4e-05 4096 340 2250 284000 46.2515 55.6632 1737.37 1675.19 3514.55 3514.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 0.000256 1024 215 850 54400 6.07782 3.3793 36.0355 108.79 154.412 154.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1010 0.000256 1024 60 450 73600 3.42582 19.3047 105.413 128.186 128.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1700 3.2e-05 1024 360 540 533504 55.8095 26.9147 614.936 837.616 1535.48 1535.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 250 0.000512 2048 51 3660 9984 7.71542 3.46291 83.3343 124.766 219.406 219.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1020 0.000512 4096 180 4980 33312 6.63286 585.592 209.498 801.768 801.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 720 6.4e-05 1024 205 540 178176 37.8391 13.5373 187.206 418.962 657.729 657.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 990 0.001024 4096 80 360 17696 2.71907 22.4443 104.773 129.986 130.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1820 6.4e-05 4096 340 2280 284096 46.1824 55.5848 2794.24 1675.7 4571.79 4571.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 940 0.000256 1024 215 900 59136 5.93536 3.42029 61.4346 108.531 179.447 179.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1010 0.000256 1024 60 480 73824 3.42864 54.6073 104.851 162.931 162.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 450 0.000512 512 175 900 2048 3.52333 0.832032 1.51002 26.2995 32.3486 32.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 3.2e-05 2048 60 2400 607616 70.4572 56.0829 3176.79 1675.67 4979.12 4979.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1700 3.2e-05 1024 360 540 532480 56.0388 26.896 611.803 838.611 1533.55 1533.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 250 0.000512 2048 51 3660 9728 7.75226 3.46147 53.7942 123.406 188.545 188.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1020 0.000512 4096 180 4980 33280 6.62736 382.314 209.733 598.718 598.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 720 6.4e-05 1024 205 540 176128 37.9849 13.4893 173.238 418.121 643.022 643.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 990 0.001024 4096 80 360 17664 2.71866 15.1908 104.891 122.843 122.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1820 6.4e-05 4096 340 2280 283904 46.3912 55.6332 4475.44 1677.9 6255.44 6255.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 940 0.000256 1024 215 900 58880 5.9353 3.40934 40.5524 109.192 159.217 159.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1010 0.000256 1024 60 480 73792 3.43008 55.3006 107.847 166.622 166.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 450 0.000512 512 175 900 2048 3.52909 0.828128 1.2608 26.347 32.1501 32.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 3.2e-05 2048 60 2400 607488 70.4001 55.9951 2072.57 1677.81 3876.88 3876.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1700 3.2e-05 1024 360 540 531456 55.9421 26.8763 612.195 836.455 1531.68 1531.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 250 0.000512 2048 51 3660 9216 7.68422 3.40906 41.6578 122.108 174.987 175.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1020 0.000512 4096 180 4980 33216 6.61971 308.384 209.355 524.402 524.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 720 6.4e-05 1024 205 540 175104 37.8221 13.7224 206.972 416.307 675.017 675.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 990 0.001024 4096 80 360 17568 2.7095 12.5553 104.448 119.772 119.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1820 6.4e-05 4096 340 2280 283968 46.3258 55.5842 4424.67 1676 6202.65 6202.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 940 0.000256 1024 215 900 58368 5.91802 3.40442 33.2237 109.467 152.142 152.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1010 0.000256 1024 60 480 73728 3.42317 54.7308 104.839 163.039 163.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 60 450 0.000512 512 175 900 0 0.775904 0.005248 24.9062 25.7661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 3.2e-05 2048 60 2400 607488 70.3537 56.7873 1683.4 1700.81 3511.54 3485.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1700 3.2e-05 1024 360 540 528384 56.201 26.838 604.471 835.28 1522.98 1523.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 250 0.000512 2048 51 3660 9216 7.82666 3.4783 36.3602 124.155 171.951 172.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1020 0.000512 4096 180 4980 33152 6.60842 267.346 209.199 483.197 483.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 720 6.4e-05 1024 205 540 176128 38.0363 13.486 208.089 417.754 677.554 677.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 990 0.001024 4096 80 360 17536 2.71181 11.1524 104.45 118.375 118.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1820 6.4e-05 4096 340 2280 283904 46.3979 55.5915 4966.5 1675.91 6744.47 6744.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 940 0.000256 1024 215 900 58368 5.96509 3.40582 28.8719 113.027 151.395 151.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1010 0.000256 1024 60 480 73728 3.42893 55.2104 104.877 163.56 163.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 60 450 0.000512 512 175 900 0 0.777472 0.023296 24.928 25.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 3.2e-05 2048 60 2400 607232 70.4781 56.7799 1457.79 1704.94 3290.16 3264.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 3.2e-05 1024 360 540 532480 55.7253 26.9535 537.996 838.413 1459.29 1459.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 250 0.000512 2048 51 3660 9920 7.71376 3.44826 114.777 121.741 247.807 247.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1020 0.000512 4096 180 4980 33320 6.61094 799.222 209.779 1015.66 1015.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 6.4e-05 1024 205 540 177920 37.8954 13.5263 172.309 419.357 643.274 643.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 990 0.001024 4096 80 360 17680 2.71382 30.5598 104.827 138.145 138.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1820 6.4e-05 4096 340 2280 284000 46.3699 55.7015 3777.83 1677.04 5557.02 5557.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 940 0.000256 1024 215 900 59200 5.96144 3.42634 86.4603 110.118 206.095 206.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1010 0.000256 1024 60 480 73800 3.42496 43.9696 104.923 152.362 152.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 450 0.000512 512 175 900 1280 3.52253 0.817152 1.28688 25.9757 31.7842 31.9364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 3.2e-05 2048 60 2400 607680 70.6327 56.1476 4376.25 1677.43 6180.57 6180.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 3.2e-05 1024 360 540 532480 55.6411 26.9313 379.619 837.97 1300.35 1300.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 250 0.000512 2048 51 3660 9600 7.65875 3.39686 70.2222 120.911 202.354 202.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1020 0.000512 4096 180 4980 33280 6.60822 500.663 209.654 716.966 717.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 720 6.4e-05 1024 205 540 176640 37.978 13.5111 106.199 419.2 577.071 577.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 990 0.001024 4096 80 360 17600 2.71261 19.7138 104.551 127.02 127.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1820 6.4e-05 4096 340 2280 283840 46.2403 55.6876 2345.72 1675.85 4123.58 4123.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 940 0.000256 1024 215 900 58240 5.92672 3.38832 53.0591 109.479 171.98 172.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1010 0.000256 1024 60 480 73760 3.42547 78.828 104.861 187.156 187.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 60 450 0.000512 512 175 900 0 0.817632 0.006144 25.9265 26.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 3.2e-05 2048 60 2400 607360 70.502 56.9116 2710.71 1701.56 4539.87 4513.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 3.2e-05 1024 360 540 529920 55.7757 26.8793 826.822 834.462 1744.14 1744.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 250 0.000512 2048 51 3660 9600 7.69587 3.40451 56.6894 120.765 188.685 188.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1020 0.000512 4096 180 4980 33240 6.61082 408.08 209.623 624.36 624.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 720 6.4e-05 1024 205 540 176640 37.8703 13.5515 238.349 417.389 707.352 707.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 990 0.001024 4096 80 360 17520 2.70592 15.6248 104.321 122.695 122.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1820 6.4e-05 4096 340 2280 283680 46.3727 55.7164 1919.22 1676.06 3697.45 3697.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 940 0.000256 1024 215 900 58560 5.96922 3.41245 43.4134 109.726 162.647 162.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1010 0.000256 1024 60 480 73680 3.4208 74.6559 104.801 182.921 182.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 60 450 0.000512 512 175 900 0 0.821504 0.005408 25.9512 26.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 3.2e-05 2048 60 2400 607200 70.6574 56.9219 2216.19 1704.36 4048.32 4021.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1700 3.2e-05 1024 360 540 532480 55.5911 26.8972 802.254 838.742 1723.68 1723.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 250 0.000512 2048 51 3660 8960 7.7193 3.40922 46.1434 121.343 178.745 178.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1020 0.000512 4096 180 4980 33120 6.6089 344.892 209.465 561.009 561.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 720 6.4e-05 1024 205 540 174080 38.2241 13.4986 216.327 419.557 687.799 687.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 990 0.001024 4096 80 360 17440 2.70294 13.502 104.206 120.453 120.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1820 6.4e-05 4096 340 2280 283840 46.1424 55.5929 1626.87 1677.61 3406.29 3406.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 940 0.000256 1024 215 900 57600 5.88499 3.36486 36.3767 107.598 153.351 153.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1010 0.000256 1024 60 480 73600 3.42259 78.5347 104.84 186.842 186.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 3.2e-05 1024 360 540 531456 55.6011 26.9086 444.089 837.219 1364.02 1364.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 250 0.000512 2048 51 3660 9984 7.70832 3.47405 105.656 121.708 238.681 238.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 0.000512 4096 180 4980 33312 6.61914 732.189 209.817 948.671 948.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 6.4e-05 1024 205 540 176640 37.9489 13.8322 157.772 418.775 628.522 628.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 990 0.001024 4096 80 360 17664 2.71974 28.3729 104.805 135.94 135.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1820 6.4e-05 4096 340 2280 283968 46.2485 55.6503 3464.51 1677.36 5243.85 5243.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 940 0.000256 1024 215 900 59136 5.92941 3.41203 79.5059 108.934 197.91 198.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1010 0.000256 1024 60 480 73776 3.42016 40.2045 104.925 148.593 148.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 450 0.000512 512 175 900 1536 3.50944 0.817152 1.47258 25.9868 31.9644 32.1065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 3.2e-05 2048 60 2400 607488 70.5169 56.0585 4015.74 1677.4 5819.83 5819.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 3.2e-05 1024 360 540 531456 55.5397 26.8718 279.227 837.257 1199.09 1199.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 250 0.000512 2048 51 3660 9216 7.69296 3.4249 62.0049 120.894 194.146 194.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1020 0.000512 4096 180 4980 33216 6.62048 461.702 209.536 677.904 677.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 6.4e-05 1024 205 540 175104 37.6905 13.4812 98.0775 416.672 566.109 566.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 990 0.001024 4096 80 360 17568 2.70797 18.508 104.534 125.793 125.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1820 6.4e-05 4096 340 2280 283968 46.1336 55.5872 2174.16 1677.5 3953.47 3953.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 940 0.000256 1024 215 900 58368 5.92112 3.39933 49.6496 109.563 168.66 168.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1010 0.000256 1024 60 480 73728 3.42221 25.4388 104.915 133.82 133.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 60 450 0.000512 512 175 900 0 0.776544 0.004128 24.9254 25.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 3.2e-05 2048 60 2400 607488 70.3949 56.81 2521.07 1703.43 4351.9 4326.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 3.2e-05 1024 360 540 529920 55.5925 26.9107 303.392 835.287 1221.38 1221.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 250 0.000512 2048 51 3660 9216 7.63242 3.36739 50.8152 119.863 181.81 181.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1020 0.000512 4096 180 4980 33120 6.61066 378.732 209.302 594.689 594.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 6.4e-05 1024 205 540 170496 38.0497 13.3806 78.3185 414.728 544.663 544.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 990 0.001024 4096 80 360 17568 2.71171 14.7286 104.811 122.293 122.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1820 6.4e-05 4096 340 2280 283680 46.2316 55.6454 1788.48 1676.87 3567.3 3567.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 940 0.000256 1024 215 900 57600 5.92253 3.3833 40.0526 108.044 157.529 157.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1010 0.000256 1024 60 480 73584 3.41811 20.885 104.802 129.146 129.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 450 0.000512 512 175 900 0 0.776032 0.004672 24.9657 25.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 3.2e-05 2048 60 2400 607104 70.5223 56.9616 2069.98 1701.46 3899.12 3873.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 3.2e-05 1024 360 540 528384 55.4398 26.7527 280.987 832.594 1195.97 1196.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 250 0.000512 2048 51 3660 9216 7.71987 3.42378 46.8817 122.18 180.336 180.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1020 0.000512 4096 180 4980 33024 6.59456 342.431 208.849 557.917 557.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 720 6.4e-05 1024 205 540 172032 37.5912 13.3433 71.9437 412.337 535.402 535.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 990 0.001024 4096 80 360 17472 2.70605 14.5756 104.445 121.769 121.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1820 6.4e-05 4096 340 2280 283776 46.2008 55.5925 1614.56 1675.51 3391.95 3392.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 940 0.000256 1024 215 900 56832 5.92355 3.37018 36.0933 105.389 150.903 151.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1010 0.000256 1024 60 480 73536 3.4263 18.874 104.697 127.037 127.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 450 0.000512 512 175 900 0 0.776448 0.005312 24.9692 25.8301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 3.2e-05 2048 60 2400 606720 70.5128 56.7872 1863.91 1699.96 3691.35 3665.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 3.2e-05 1024 360 540 529920 55.7256 26.8526 732.972 835.412 1651.16 1651.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 250 0.000512 2048 51 3660 9600 7.69792 3.42426 41.347 121.32 173.917 174.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1020 0.000512 4096 180 4980 33120 6.61462 297.183 209.812 513.653 513.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 720 6.4e-05 1024 205 540 168960 38.031 13.3407 196.862 412.865 661.286 661.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 990 0.001024 4096 80 360 17280 2.69578 12.1137 103.774 118.626 118.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1820 6.4e-05 4096 340 2280 283200 46.2503 55.6577 1395.68 1676.34 3174.01 3174.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 940 0.000256 1024 215 900 57600 5.89859 3.37674 31.6376 107.577 148.616 148.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1010 0.000256 1024 60 480 73440 3.42176 68.9962 104.731 177.19 177.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 450 0.000512 512 175 900 0 0.821216 0.00416 26.0547 26.9624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 3.2e-05 2048 60 2400 606720 70.526 56.9292 1619.96 1701.75 3449.36 3422.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 3.2e-05 1024 360 540 532224 55.6617 26.9412 422.389 836.31 1341.5 1341.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 250 0.000512 2048 51 3660 9856 7.77958 3.50422 99.9849 122.054 233.457 233.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 0.000512 4096 180 4980 33264 6.61395 702.515 209.366 918.545 918.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 6.4e-05 1024 205 540 177408 37.9095 13.6057 150.425 418.392 620.517 620.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 990 0.001024 4096 80 360 17640 2.71357 27.0293 104.602 134.388 134.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1820 6.4e-05 4096 340 2280 283920 46.3809 55.7138 3321.95 1675.46 5099.58 5099.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 940 0.000256 1024 215 900 59136 5.94758 3.41613 75.2477 107.776 192.517 192.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1010 0.000256 1024 60 480 73752 3.42221 38.1706 104.788 146.426 146.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 60 450 0.000512 512 175 900 0 0.794176 0.005344 25.3887 26.2669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 3.2e-05 2048 60 2400 607264 70.6685 56.9974 3825.42 1700.7 5653.98 5627.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 3.2e-05 1024 360 540 530432 55.8026 26.9104 268.157 836.644 1187.71 1187.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 250 0.000512 2048 51 3660 8960 7.7511 3.43654 58.3075 121.027 190.657 190.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 0.000512 4096 180 4980 33152 6.61094 447.338 209.145 663.137 663.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 6.4e-05 1024 205 540 175616 38.0574 13.5314 95.2271 418.55 565.556 565.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 990 0.001024 4096 80 360 17584 2.71114 17.3186 104.637 124.713 124.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1820 6.4e-05 4096 340 2280 283808 46.2192 55.6646 2111.73 1675.8 3889.5 3889.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 940 0.000256 1024 215 900 59136 5.93872 3.41197 48.0155 108.936 166.435 166.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1010 0.000256 1024 60 480 73696 3.42285 24.569 104.821 132.855 132.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 3.2e-05 1024 360 540 532224 55.6861 26.9429 228.916 837.376 1149.12 1149.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 250 0.000512 2048 51 3660 8064 7.68749 3.34512 44.5431 118.887 174.595 174.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 0.000512 4096 180 4980 33096 6.61635 373.615 209.306 589.58 589.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 6.4e-05 1024 205 540 177408 37.9369 13.5477 81.4102 418.876 551.958 552.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 990 0.001024 4096 80 360 17472 2.70966 15.3664 104.419 122.539 122.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1820 6.4e-05 4096 340 2280 283584 46.3637 55.7036 1783.2 1676.74 3562.08 3562.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 940 0.000256 1024 215 900 59136 5.96992 3.43094 40.6554 109.013 159.197 159.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1010 0.000256 1024 60 480 73584 3.42563 20.9134 104.829 129.21 129.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 60 450 0.000512 512 175 900 0 0.801856 0.004192 25.4895 26.3756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 3.2e-05 2048 60 2400 606816 70.7293 57.0501 2041.88 1702.97 3872.82 3846.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 3.2e-05 1024 360 540 530432 55.7184 26.8774 200.058 836.551 1119.4 1119.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 250 0.000512 2048 51 3660 7168 7.75277 3.35462 34.5544 118.926 164.717 164.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1020 0.000512 4096 180 4980 32928 6.57613 327.177 208.484 542.282 542.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 6.4e-05 1024 205 540 172032 37.782 13.3815 69.8283 413.698 534.876 535.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 990 0.001024 4096 80 360 17472 2.71027 12.5898 104.61 119.953 120.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1820 6.4e-05 4096 340 2280 283584 46.1414 55.5976 1566.46 1675.82 3344.1 3344.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 940 0.000256 1024 215 900 57344 5.92406 3.3833 34.947 107.908 152.291 152.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1010 0.000256 1024 60 480 73472 3.42477 18.3596 104.641 126.467 126.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 3.2e-05 1024 360 540 519680 56.0521 26.6765 245.729 830.306 1158.96 1159.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 250 0.000512 2048 51 3660 8960 7.73011 3.38944 38.8199 121.414 171.482 171.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1020 0.000512 4096 180 4980 33040 6.60976 289.458 209.597 505.708 505.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 6.4e-05 1024 205 540 170240 37.5879 13.31 61.3854 409.408 521.876 522.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 990 0.001024 4096 80 360 17360 2.70723 11.8901 104.422 119.06 119.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1820 6.4e-05 4096 340 2280 283360 46.3462 55.6974 1395.96 1676.34 3174.42 3174.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 940 0.000256 1024 215 900 56000 5.9265 3.35213 30.4817 108.883 148.768 148.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1010 0.000256 1024 60 480 73360 3.41626 16.3722 104.685 124.516 124.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 3.2e-05 1024 360 540 532480 55.5769 26.9002 402.515 838.591 1323.78 1323.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 250 0.000512 2048 51 3660 9728 7.75757 3.48688 91.7206 123.164 226.258 226.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 0.000512 4096 180 4980 33280 6.62099 637.358 209.713 853.739 853.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 6.4e-05 1024 205 540 176128 37.8798 13.5019 142.708 418.176 612.456 612.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 990 0.001024 4096 80 360 17664 2.71558 26.2311 104.889 133.879 133.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1820 6.4e-05 4096 340 2280 283904 46.2369 55.595 3156.83 1677.49 4936.23 4936.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 940 0.000256 1024 215 900 58880 5.93165 3.40634 71.5478 106.669 187.685 187.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1010 0.000256 1024 60 480 73792 3.43245 36.6481 104.958 145.083 145.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 450 0.000512 512 175 900 2048 3.52566 0.831136 1.83635 26.3388 32.7153 32.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 3.2e-05 2048 60 2400 607488 70.4206 55.9756 3631.56 1677.47 5435.54 5435.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 3.2e-05 1024 360 540 528384 55.806 26.8443 272.111 835.938 1190.89 1191.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 250 0.000512 2048 51 3660 9216 7.82912 3.50211 59.0058 123.113 193.578 193.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 0.000512 4096 180 4980 33152 6.60726 425.986 209.393 642.028 642.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 6.4e-05 1024 205 540 176128 37.9161 13.5063 97.2731 418.202 567.084 567.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 990 0.001024 4096 80 360 17536 2.70541 18.5467 104.543 125.838 125.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1820 6.4e-05 4096 340 2280 283904 46.2294 55.593 2166.43 1678.06 3946.39 3946.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 940 0.000256 1024 215 900 58368 5.95485 3.40787 48.7508 109.918 168.152 168.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1010 0.000256 1024 60 480 73728 3.42896 25.1041 104.965 133.541 133.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 60 450 0.000512 512 175 900 0 0.774144 0.006144 24.9488 25.8094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 3.2e-05 2048 60 2400 607232 70.4366 56.8171 2457.33 1704.92 4289.69 4263.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 3.2e-05 1024 360 540 528384 55.4072 26.7449 227.353 833.119 1142.82 1142.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 250 0.000512 2048 51 3660 9216 7.70893 3.43456 49.7308 121.671 182.675 182.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 0.000512 4096 180 4980 33024 6.59104 351.426 209.005 567.066 567.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 6.4e-05 1024 205 540 172032 37.5973 13.8105 79.8036 412.638 544.034 544.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 990 0.001024 4096 80 360 17472 2.7088 16.0034 104.526 123.278 123.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1820 6.4e-05 4096 340 2280 283776 46.207 55.5923 1796.03 1676.75 3574.65 3574.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 940 0.000256 1024 215 900 56832 5.91235 3.37446 39.8958 106.514 155.82 155.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1010 0.000256 1024 60 480 73536 3.41981 21.0905 104.774 129.326 129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 450 0.000512 512 175 900 0 0.777728 0.005824 24.9878 25.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 3.2e-05 2048 60 2400 606720 70.4843 56.8216 2037.59 1701.22 3866.31 3840.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1700 3.2e-05 1024 360 540 524288 56.1183 26.8441 210.201 835.307 1128.67 1128.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 250 0.000512 2048 51 3660 6144 7.6945 3.27299 30.9945 116.87 158.961 159.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 0.000512 4096 180 4980 33024 6.61709 312.799 209.197 528.659 528.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 6.4e-05 1024 205 540 172032 38.3762 13.5066 74.2757 417.912 544.26 544.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 990 0.001024 4096 80 360 17408 2.70541 13.3522 104.45 120.549 120.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1820 6.4e-05 4096 340 2280 283136 46.2336 55.5889 1658.9 1673.79 3434.59 3434.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 940 0.000256 1024 215 900 57344 6.0336 3.4103 36.7891 107.686 154.046 154.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1010 0.000256 1024 60 480 73472 3.42253 19.4305 104.697 127.592 127.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 3.2e-05 1024 360 540 532480 55.6209 26.9108 194.808 838.169 1115.71 1115.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 250 0.000512 2048 51 3660 7680 7.90275 3.45923 35.2642 121.346 168.104 168.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 0.000512 4096 180 4980 32960 6.60902 287.18 209.199 503.033 503.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 6.4e-05 1024 205 540 163840 38.5145 14.6947 64.663 412.516 530.579 530.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 990 0.001024 4096 80 360 17280 2.70131 12.6362 104.111 119.493 119.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1820 6.4e-05 4096 340 2280 282880 46.2667 55.5928 1511.02 1673.5 3286.46 3286.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 940 0.000256 1024 215 900 56320 5.96784 3.37066 33.2125 106.415 149.093 149.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1010 0.000256 1024 60 480 73280 3.41926 17.5905 104.538 125.591 125.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1700 3.2e-05 1024 360 512 543744 54.7453 26.8955 579.193 838.405 1499.44 1499.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 250 0.000512 2048 51 3648 10752 7.65616 3.46134 88.2326 124.42 223.9 224.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1020 0.000512 4096 180 4992 33312 6.63331 577.389 209.762 793.829 793.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 720 6.4e-05 1024 205 576 197632 35.5351 13.5014 213.681 419.375 682.277 682.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 990 0.001024 4096 80 384 17568 2.7153 23.6175 104.822 131.199 131.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1820 6.4e-05 4096 340 2240 284416 46.1804 55.5964 2705.37 1677.61 4484.83 4484.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 940 0.000256 1024 215 896 60416 5.87347 3.41888 60.3911 110.582 180.391 180.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1010 0.000256 1024 60 448 74112 3.42947 49.1447 104.955 157.571 157.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 450 0.000512 512 175 896 3072 3.47539 0.831488 1.97341 26.3189 32.7837 32.9234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 3.2e-05 2048 60 2368 608000 70.4249 56.0222 3083.68 1677.19 4887.43 4887.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1700 3.2e-05 1024 360 512 542720 55.0333 26.9019 576.662 838.632 1497.44 1497.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 250 0.000512 2048 51 3648 10752 7.66131 3.46544 56.9939 123.447 191.699 191.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1020 0.000512 4096 180 4992 33280 6.61946 370.031 209.808 586.503 586.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 720 6.4e-05 1024 205 576 196608 35.5822 13.4862 198.476 418.059 665.799 665.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 990 0.001024 4096 80 384 17536 2.7201 15.6296 104.847 123.24 123.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1820 6.4e-05 4096 340 2240 284288 46.4017 55.6073 4292.89 1677.13 6072.11 6072.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 940 0.000256 1024 215 896 59904 5.8904 3.40762 38.8349 109.25 157.513 157.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1010 0.000256 1024 60 448 74048 3.42058 48.6687 104.932 157.067 157.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 450 0.000512 512 175 896 2048 3.53414 0.83296 1.23523 26.3441 32.1264 32.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 3.2e-05 2048 60 2368 608000 70.4484 56.0173 1978.65 1677.74 3782.96 3783.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1700 3.2e-05 1024 360 512 540672 55.0256 26.8728 575.618 837.283 1495 1495.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 250 0.000512 2048 51 3648 9984 7.60131 3.40992 44.45 122.033 177.626 177.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1020 0.000512 4096 180 4992 33216 6.62003 304.265 209.634 520.565 520.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 720 6.4e-05 1024 205 576 193536 35.7084 13.4444 234.623 416.725 700.695 700.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 990 0.001024 4096 80 384 17472 2.71728 13.1686 104.672 120.622 120.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1820 6.4e-05 4096 340 2240 284352 46.3155 55.5949 4245.05 1677.62 6024.66 6024.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 940 0.000256 1024 215 896 59904 5.85338 3.40115 32.7415 104.631 146.756 146.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1010 0.000256 1024 60 448 74016 3.42419 48.7216 104.925 157.115 157.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 64 450 0.000512 512 175 896 0 0.776192 0.004832 24.9345 25.7966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 3.2e-05 2048 60 2368 607872 70.2935 56.7706 1634.39 1705.69 3467.33 3441.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1700 3.2e-05 1024 360 512 540672 54.823 26.8381 574.993 835.142 1492 1492.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 250 0.000512 2048 51 3648 10240 7.72077 3.48352 39.8303 123.583 174.747 174.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1020 0.000512 4096 180 4992 33152 6.61424 262.934 209.257 478.848 478.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 720 6.4e-05 1024 205 576 196608 35.6332 13.4902 237.02 417.74 704.071 704.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 990 0.001024 4096 80 384 17408 2.70938 10.8564 104.399 118.027 118.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1820 6.4e-05 4096 340 2240 284160 46.4157 55.5804 4787.67 1675.82 6565.57 6565.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 940 0.000256 1024 215 896 59392 5.91811 3.41187 28.0356 111.143 148.634 148.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1010 0.000256 1024 60 448 73984 3.42016 48.6405 105.305 157.41 157.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 64 450 0.000512 512 175 896 0 0.78032 0.022528 24.9344 25.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 3.2e-05 2048 60 2368 607744 70.4478 56.8905 1411.22 1700.54 3239.27 3213.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 3.2e-05 1024 360 512 542720 54.6037 26.9622 504.512 838.383 1424.66 1424.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 250 0.000512 2048 51 3648 10560 7.64717 3.44269 116.912 122.925 251.054 251.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1020 0.000512 4096 180 4992 33280 6.6184 774.187 209.623 990.473 990.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 6.4e-05 1024 205 576 198400 35.5072 13.5236 192.872 419.365 661.458 661.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 990 0.001024 4096 80 384 17560 2.71542 31.5507 104.821 139.13 139.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1820 6.4e-05 4096 340 2240 284400 46.3852 55.711 3588.3 1677.01 5367.49 5367.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 940 0.000256 1024 215 896 60160 5.92083 3.42426 81.6981 106.962 198.13 198.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1010 0.000256 1024 60 448 74080 3.42128 39.3031 104.914 147.682 147.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 450 0.000512 512 175 896 2560 3.4617 0.817152 2.06038 25.9768 32.4945 32.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 3.2e-05 2048 60 2368 608160 70.5887 56.2391 4144.3 1680.76 5952 5952.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 3.2e-05 1024 360 512 542720 54.5302 26.9455 354.131 837.83 1273.63 1273.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 250 0.000512 2048 51 3648 10240 7.59162 3.40806 69.8307 122.033 202.99 203.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1020 0.000512 4096 180 4992 33200 6.61504 472.852 209.258 688.769 688.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 720 6.4e-05 1024 205 576 197120 35.6061 13.5178 118.039 419.043 586.391 586.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 990 0.001024 4096 80 384 17520 2.71574 19.8334 104.745 127.336 127.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1820 6.4e-05 4096 340 2240 284320 46.2408 55.6728 2178.55 1675.58 3956.12 3956.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 940 0.000256 1024 215 896 59520 5.86019 3.39018 49.9437 109.249 168.573 168.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1010 0.000256 1024 60 448 74000 3.4192 24.2067 104.792 132.457 132.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 450 0.000512 512 175 896 2560 3.45667 0.818496 1.65046 25.9831 32.0879 32.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 3.2e-05 2048 60 2368 607680 70.4872 56.049 2521.48 1675.39 4323.52 4323.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 3.2e-05 1024 360 512 537600 54.9151 26.8861 300.201 835.256 1217.46 1217.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 250 0.000512 2048 51 3648 9600 7.68566 3.40787 54.916 120.865 187.001 187.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1020 0.000512 4096 180 4992 33120 6.60685 390.212 209.247 606.111 606.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 720 6.4e-05 1024 205 576 195840 35.6379 13.5128 101.741 417.792 568.87 569.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 990 0.001024 4096 80 384 17400 2.70746 15.9805 104.412 123.144 123.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1820 6.4e-05 4096 340 2240 284160 46.3593 55.7096 1804.59 1676.97 3583.71 3583.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 940 0.000256 1024 215 896 59520 5.92381 3.41408 41.3519 105.619 156.438 156.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1010 0.000256 1024 60 448 73920 3.42736 66.3625 104.831 174.661 174.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 64 450 0.000512 512 175 896 0 0.819936 0.005696 25.9731 26.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 3.2e-05 2048 60 2368 607680 70.649 56.9695 2085.11 1702.63 3915.55 3888.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1700 3.2e-05 1024 360 512 542720 54.4946 26.9271 750.822 838.071 1670.5 1670.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 250 0.000512 2048 51 3648 10240 7.59885 3.40842 49.9435 121.26 182.341 182.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1020 0.000512 4096 180 4992 33120 6.61638 335.425 209.352 551.434 551.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 720 6.4e-05 1024 205 576 194560 35.9222 13.8109 244.419 419.282 713.621 713.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 990 0.001024 4096 80 384 17440 2.71843 14.0187 104.762 121.543 121.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1820 6.4e-05 4096 340 2240 284160 46.1496 55.6034 1557.45 1676.28 3335.56 3335.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 940 0.000256 1024 215 896 58880 5.82067 3.37526 35.081 104.354 148.76 148.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1010 0.000256 1024 60 448 73920 3.42118 69.66 104.802 177.926 177.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 64 450 0.000512 512 175 896 0 0.755168 0.004736 24.266 25.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 3.2e-05 2048 60 2368 607360 70.4039 56.7557 1790.12 1700.12 3617.59 3592.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1700 3.2e-05 1024 360 512 537600 54.6721 26.8104 801.069 833.467 1716.21 1716.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 250 0.000512 2048 51 3648 9600 7.69434 3.41811 43.8723 121.112 176.232 176.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1020 0.000512 4096 180 4992 33000 6.59456 304.615 209.065 520.317 520.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 720 6.4e-05 1024 205 576 192000 35.4157 13.3468 260.161 412.801 721.905 722.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 990 0.001024 4096 80 384 17400 2.7161 12.8314 104.819 120.41 120.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1820 6.4e-05 4096 340 2240 284000 46.4106 55.6982 5595.6 1676.43 7374.22 7374.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 940 0.000256 1024 215 896 57600 5.91149 3.3751 31.8064 108.563 149.782 149.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1010 0.000256 1024 60 448 73800 3.41894 66.1807 104.791 174.432 174.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 450 0.000512 512 175 896 0 0.821504 0.004704 26.0219 26.9287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 3.2e-05 2048 60 2368 608000 70.6181 56.9404 1641.95 1707.04 3476.73 3449.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 3.2e-05 1024 360 512 542208 54.442 26.923 422.047 836.445 1340.05 1340.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 250 0.000512 2048 51 3648 10752 7.6216 3.4727 109.046 121.539 241.813 241.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.000512 4096 180 4992 33264 6.61632 710.613 209.437 926.71 926.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 6.4e-05 1024 205 576 196608 35.5768 13.5308 177.983 418.48 645.758 645.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 990 0.001024 4096 80 384 17568 2.72394 29.3479 104.833 136.949 137.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1820 6.4e-05 4096 340 2240 284352 46.2322 55.6591 3301.46 1676.13 5079.56 5079.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 0.000256 1024 215 896 60288 5.87651 3.41366 76.1374 108.835 194.392 194.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1010 0.000256 1024 60 448 74064 3.42157 36.4194 104.833 144.715 144.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 450 0.000512 512 175 896 1536 3.5024 0.817728 1.42512 25.963 31.8931 32.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 3.2e-05 2048 60 2368 607872 70.4559 56.0464 3828.37 1675.74 5630.73 5630.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 3.2e-05 1024 360 512 540672 54.6151 26.8841 263.976 837.29 1182.96 1183.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 250 0.000512 2048 51 3648 9984 7.61037 3.42794 64.714 120.741 196.626 196.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1020 0.000512 4096 180 4992 33216 6.61459 444.228 209.633 660.522 660.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 6.4e-05 1024 205 576 193536 35.5719 13.7134 109.575 416.8 575.855 575.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 990 0.001024 4096 80 384 17472 2.70944 18.9604 104.674 126.39 126.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1820 6.4e-05 4096 340 2240 284352 46.1321 55.5865 2064.08 1677.77 3843.65 3843.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 940 0.000256 1024 215 896 59904 5.84794 3.40211 47.6697 107.475 164.527 164.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1010 0.000256 1024 60 448 74016 3.4199 23.0487 104.937 131.449 131.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 450 0.000512 512 175 896 0 0.777856 0.00528 24.9263 25.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 3.2e-05 2048 60 2368 607872 70.3463 56.8058 2396.52 1704.09 4227.96 4202.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 3.2e-05 1024 360 512 539136 54.5908 26.855 285.089 835.252 1201.99 1202.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 250 0.000512 2048 51 3648 9216 7.62768 3.36211 48.7783 120.109 180.004 180.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1020 0.000512 4096 180 4992 33120 6.61136 366.205 209.316 582.181 582.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 6.4e-05 1024 205 576 193536 35.3718 13.3816 89.2972 414.612 552.849 552.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 990 0.001024 4096 80 384 17424 2.71184 15.1163 104.641 122.513 122.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1820 6.4e-05 4096 340 2240 283968 46.2096 55.648 1700.55 1676.72 3479.2 3479.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 940 0.000256 1024 215 896 58752 5.88186 3.37939 38.0844 108.012 155.481 155.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1010 0.000256 1024 60 448 73872 3.42077 18.6739 104.77 126.906 126.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 450 0.000512 512 175 896 0 0.77552 0.006144 24.9502 25.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 3.2e-05 2048 60 2368 607104 70.5059 57.0081 1964.54 1702.75 3794.99 3769.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 3.2e-05 1024 360 512 534528 54.8536 26.7496 260.152 832.62 1174.57 1174.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 250 0.000512 2048 51 3648 9216 7.72045 3.41811 45.3364 121.874 178.476 178.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1020 0.000512 4096 180 4992 33024 6.60275 325.806 208.953 541.405 541.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 720 6.4e-05 1024 205 576 190464 35.5171 13.4252 78.906 412.4 540.435 540.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 990 0.001024 4096 80 384 17280 2.70093 13.1823 104.074 120.001 120.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1820 6.4e-05 4096 340 2240 284160 46.2316 55.5909 1505.75 1676.11 3283.76 3283.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 940 0.000256 1024 215 896 58368 5.85632 3.36698 33.9715 107.517 150.839 150.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1010 0.000256 1024 60 448 73920 3.42451 16.583 104.844 124.895 124.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 450 0.000512 512 175 896 0 0.777632 0.004544 24.9705 25.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 3.2e-05 2048 60 2368 607488 70.4641 56.7451 1736.15 1701.76 3565.3 3539.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 3.2e-05 1024 360 512 537600 54.9075 26.8534 236.798 835.424 1154.18 1154.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 250 0.000512 2048 51 3648 9600 7.68954 3.41402 39.824 121.409 172.461 172.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1020 0.000512 4096 180 4992 32880 6.56384 283.961 208.605 499.172 499.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 720 6.4e-05 1024 205 576 192000 35.3085 13.3386 69.5122 412.791 531.133 531.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 990 0.001024 4096 80 384 17280 2.7095 12.4266 104.418 119.595 119.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1820 6.4e-05 4096 340 2240 283680 46.2328 55.6584 1325.59 1676.35 3103.9 3103.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 940 0.000256 1024 215 896 57600 5.89789 3.37888 29.6728 105.478 144.556 144.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1010 0.000256 1024 60 448 73680 3.41811 61.6694 104.672 169.803 169.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 450 0.000512 512 175 896 0 0.821824 0.00512 26.0552 26.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 3.2e-05 2048 60 2368 606720 70.506 56.9091 1535.02 1701.77 3364.39 3337.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 3.2e-05 1024 360 512 541184 54.6816 26.9387 393.475 837.142 1312.44 1312.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 250 0.000512 2048 51 3648 10752 7.70726 3.50208 103.389 122.151 236.875 236.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.000512 4096 180 4992 33264 6.61504 673.154 209.652 889.467 889.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 6.4e-05 1024 205 576 197120 35.6214 13.5471 165.965 418.758 634.08 634.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 990 0.001024 4096 80 384 17528 2.72179 27.6661 104.754 135.184 135.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1820 6.4e-05 4096 340 2240 284368 46.3748 55.7265 3102.93 1677.13 4882.25 4882.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 0.000256 1024 215 896 60032 5.90646 3.41869 70.4606 106.828 186.741 186.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1010 0.000256 1024 60 448 74088 3.42816 34.2544 104.959 142.683 142.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 450 0.000512 512 175 896 1792 3.43619 0.796704 1.59085 27.4025 33.4069 33.5556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 3.2e-05 2048 60 2368 607936 70.6313 56.1167 3580.46 1676.99 5384.32 5384.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1700 3.2e-05 1024 360 512 541184 54.608 26.9708 252.053 837.299 1171.13 1171.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 250 0.000512 2048 51 3648 9856 7.66966 3.43859 60.1799 121.121 192.542 192.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.000512 4096 180 4992 33152 6.61424 425.235 209.376 641.271 641.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 6.4e-05 1024 205 576 197120 35.5351 13.533 106.376 418.861 574.493 574.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 990 0.001024 4096 80 384 17472 2.71245 17.471 104.759 124.985 125.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1820 6.4e-05 4096 340 2240 284256 46.2321 55.6602 1988.84 1677.02 3767.83 3767.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 940 0.000256 1024 215 896 60032 5.90026 3.41114 44.9775 109.018 163.432 163.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1010 0.000256 1024 60 448 74032 3.42653 22.188 104.973 130.631 130.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 64 450 0.000512 512 175 896 0 0.74576 0.004352 24.2483 25.0811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 3.2e-05 2048 60 2368 607488 70.4673 56.8241 2276.37 1702.66 4106.51 4081.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1700 3.2e-05 1024 360 512 537600 55.2515 26.937 212.498 837.38 1132.26 1132.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 250 0.000512 2048 51 3648 9408 7.55926 3.33926 48.7867 119.948 179.76 179.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.000512 4096 180 4992 33096 6.61299 359.229 209.378 575.264 575.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 6.4e-05 1024 205 576 193536 36.042 13.6465 88.9658 418.882 557.726 557.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 990 0.001024 4096 80 384 17304 2.70336 15.7573 104.159 122.661 122.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1820 6.4e-05 4096 340 2240 283920 46.3744 55.7124 1679.09 1677.21 3458.47 3458.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 0.000256 1024 215 896 59136 5.97021 3.42426 37.95 107.966 155.437 155.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1010 0.000256 1024 60 448 73920 3.41811 18.7453 104.902 127.108 127.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 450 0.000512 512 175 896 0 0.795072 0.0048 25.4895 26.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 3.2e-05 2048 60 2368 607488 70.7223 57.1786 1929.99 1703.35 3761.42 3735.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1700 3.2e-05 1024 360 512 537600 55.0631 26.88 187.846 837.443 1107.42 1107.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 250 0.000512 2048 51 3648 8960 7.58653 3.34877 40.9121 119.039 171.013 171.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1020 0.000512 4096 180 4992 32928 6.58064 313.412 208.779 528.817 528.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 6.4e-05 1024 205 576 193536 35.252 13.372 79.1524 414.138 542.098 542.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 990 0.001024 4096 80 384 17248 2.70746 12.9233 104.154 119.827 119.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1820 6.4e-05 4096 340 2240 284032 46.1516 55.5832 1479.25 1677.71 3258.76 3258.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 940 0.000256 1024 215 896 59136 5.84749 3.3809 33.3952 106.959 149.709 149.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1010 0.000256 1024 60 448 73920 3.42816 16.3386 104.972 124.782 124.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 450 0.000512 512 175 896 0 0.751616 0.004832 24.3263 25.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 3.2e-05 2048 60 2368 607488 70.4046 56.8377 1693.79 1702.84 3524.05 3498.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 3.2e-05 1024 360 512 528640 55.2707 26.6812 230.954 829.511 1142.61 1142.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 250 0.000512 2048 51 3648 8960 7.71949 3.39376 36.1689 121.326 168.739 168.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1020 0.000512 4096 180 4992 33040 6.61674 279.124 209.466 495.25 495.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 6.4e-05 1024 205 576 188160 35.3864 13.5718 68.0684 409.018 526.227 526.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 990 0.001024 4096 80 384 17080 2.69066 12.1264 103.455 118.314 118.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1820 6.4e-05 4096 340 2240 283920 46.3516 55.7039 1327.41 1674.85 3104.39 3104.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 940 0.000256 1024 215 896 58240 5.82077 3.34896 29.1461 105.628 144.072 144.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1010 0.000256 1024 60 448 73640 3.42013 15.1934 104.571 123.226 123.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 450 0.000512 512 175 896 0 0.751616 0.004128 24.3395 25.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 3.2e-05 2048 60 2368 607040 70.6904 56.8177 1502.97 1699.77 3330.43 3305.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 3.2e-05 1024 360 512 542720 54.4687 26.8984 393.151 837.957 1312.67 1312.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 250 0.000512 2048 51 3648 10752 7.66509 3.48774 99.9453 122.053 233.277 233.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.000512 4096 180 4992 33280 6.62154 637.391 209.643 853.702 853.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 6.4e-05 1024 205 576 196608 35.4623 13.5039 165.655 417.882 632.691 632.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 990 0.001024 4096 80 384 17536 2.71382 27.6878 104.773 135.218 135.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1820 6.4e-05 4096 340 2240 284288 46.2089 55.6107 3087.02 1676.41 4865.33 4865.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 940 0.000256 1024 215 896 59904 5.888 3.40787 70.1938 107.649 187.272 187.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1010 0.000256 1024 60 448 74048 3.42282 34.2118 104.844 142.521 142.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 450 0.000512 512 175 896 2048 3.52486 0.829152 1.79286 26.3211 32.6542 32.7927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 3.2e-05 2048 60 2368 608000 70.3873 56.0046 3537.98 1676.3 5340.78 5340.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1700 3.2e-05 1024 360 512 540672 54.3976 26.8378 263.887 835.271 1180.59 1180.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 250 0.000512 2048 51 3648 10240 7.72406 3.50909 64.1531 123.03 198.544 198.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.000512 4096 180 4992 33152 6.60858 414.617 209.289 630.558 630.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 6.4e-05 1024 205 576 196608 35.5151 13.5066 111.889 417.86 578.959 579.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 990 0.001024 4096 80 384 17408 2.71158 18.0716 104.413 125.239 125.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1820 6.4e-05 4096 340 2240 284160 46.2213 55.595 2084.65 1676.08 3862.62 3862.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 940 0.000256 1024 215 896 59392 5.91853 3.40787 47.0996 107.739 164.294 164.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1010 0.000256 1024 60 448 73984 3.42387 23.074 104.843 131.383 131.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 64 450 0.000512 512 175 896 0 0.775104 0.00464 24.9285 25.7879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 3.2e-05 2048 60 2368 607744 70.4378 56.8371 2363.56 1702.42 4193.44 4167.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 3.2e-05 1024 360 512 534528 54.8437 26.7468 216.532 833.072 1131.39 1131.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 250 0.000512 2048 51 3648 9216 7.71053 3.43654 48.3764 121.684 181.334 181.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.000512 4096 180 4992 33024 6.59693 339.91 209.065 555.617 555.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 6.4e-05 1024 205 576 190464 35.4712 13.9297 90.2613 412.63 552.48 552.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 990 0.001024 4096 80 384 17280 2.7049 14.971 104.131 121.849 121.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1820 6.4e-05 4096 340 2240 284160 46.2004 55.5895 1728.63 1677.13 3507.63 3507.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 940 0.000256 1024 215 896 58368 5.85971 3.36909 38.727 109.674 157.758 157.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1010 0.000256 1024 60 448 73920 3.4224 19.1864 104.903 127.554 127.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 450 0.000512 512 175 896 0 0.777088 0.005024 24.9848 25.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 3.2e-05 2048 60 2368 607488 70.4667 56.8677 1961.15 1702.64 3791.31 3765.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1700 3.2e-05 1024 360 512 540672 54.3834 26.8396 201.798 835.549 1118.76 1118.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 250 0.000512 2048 51 3648 8192 7.50272 3.2729 38.388 118.976 168.263 168.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 0.000512 4096 180 4992 33024 6.61299 304.82 209.277 520.752 520.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 6.4e-05 1024 205 576 196608 35.5169 13.5066 86.0377 417.928 553.175 553.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 990 0.001024 4096 80 384 17152 2.6959 13.7602 103.716 120.214 120.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1820 6.4e-05 4096 340 2240 283648 46.2255 55.6047 1591.81 1674.27 3367.99 3368.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 940 0.000256 1024 215 896 59392 5.92717 3.40582 36.2852 110.86 156.608 156.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1010 0.000256 1024 60 448 73728 3.42432 17.6737 104.661 125.801 125.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 3.2e-05 1024 360 512 542720 54.544 26.9078 187.044 838.948 1107.63 1107.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 250 0.000512 2048 51 3648 10240 7.65434 3.45952 44.3445 122.498 178.08 178.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 0.000512 4096 180 4992 32960 6.61811 281.027 209.464 497.15 497.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 6.4e-05 1024 205 576 184320 36.2317 13.6199 74.8869 412.9 537.825 537.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 990 0.001024 4096 80 384 17280 2.71581 13.2245 104.843 120.825 120.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1820 6.4e-05 4096 340 2240 283520 46.2667 55.619 1462.8 1675.4 3240.16 3240.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 940 0.000256 1024 215 896 58880 5.8504 3.37498 33.3389 105.459 148.153 148.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1010 0.000256 1024 60 448 73600 3.4191 16.3452 104.678 124.488 124.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1700 3.2e-05 1024 360 512 528384 54.422 26.458 229.398 825.305 1135.78 1135.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 250 0.000512 2048 51 3648 6144 7.7328 3.26688 27.5401 119.283 157.952 158.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1020 0.000512 4096 180 4992 32640 6.5535 254.325 208.102 469.024 469.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 6.4e-05 1024 205 576 184320 36.2545 13.3222 71.6926 412.991 534.44 534.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 990 0.001024 4096 80 384 16896 2.67046 12.0013 103.127 117.84 117.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1820 6.4e-05 4096 340 2240 283392 46.1929 55.5827 1386.35 1676.63 3164.83 3164.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 940 0.000256 1024 215 896 58368 5.87504 3.37107 31.7405 107.732 148.845 148.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1010 0.000256 1024 60 448 73728 3.42349 15.6393 104.933 124.035 124.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 450 0.000512 512 175 896 0 0.783968 0.004352 25.1285 25.9963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 3.2e-05 2048 60 2368 606720 70.4799 56.7517 1560.62 1700.21 3388.25 3362.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1700 3.2e-05 1024 360 512 510464 58.6353 26.9294 612.421 838.35 1536.53 1536.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 250 0.000512 2048 51 3712 10880 7.68691 3.48365 90.0418 125.079 226.418 226.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1020 0.000512 4096 180 4992 33328 6.6273 576.967 209.75 793.386 793.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 6.4e-05 1024 205 640 180736 37.7004 13.5396 238.373 419.31 709.109 709.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 990 0.001024 4096 80 384 17600 2.74829 40.0714 104.905 147.767 147.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1820 6.4e-05 4096 340 2304 284000 46.4197 55.6503 5144.44 1677.9 6924.49 6924.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 940 0.000256 1024 215 896 55424 6.17776 3.41811 95.6799 113.888 219.294 219.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1010 0.000256 1024 60 512 73552 3.42688 53.8317 104.937 162.238 162.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1700 3.2e-05 1024 360 512 509952 58.4015 26.8919 611.412 837.779 1534.68 1534.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 250 0.000512 2048 51 3712 10752 7.65126 3.46278 100.363 123.005 234.612 234.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1020 0.000512 4096 180 4992 33312 6.62733 641.605 209.605 857.882 857.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 720 6.4e-05 1024 205 640 180224 37.7221 13.5002 224.218 419.056 694.682 694.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 990 0.001024 4096 80 384 17568 2.71562 26.7794 104.747 134.285 134.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1820 6.4e-05 4096 340 2304 283968 46.163 55.5931 3056.7 1676.03 4834.57 4834.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 940 0.000256 1024 215 896 55296 6.13949 3.41475 65.9196 110.071 185.673 185.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1010 0.000256 1024 60 512 73536 3.4304 58.5398 104.861 166.873 166.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1700 3.2e-05 1024 360 512 509952 58.508 26.9035 607.967 838.417 1532 1532.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 250 0.000512 2048 51 3712 10752 7.6617 3.4687 65.4689 123.181 199.907 200.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1020 0.000512 4096 180 4992 33280 6.62938 414.835 209.752 631.261 631.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 720 6.4e-05 1024 205 640 178176 37.7453 13.4844 206.801 417.958 676.181 676.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 990 0.001024 4096 80 384 17536 2.71565 18.11 104.825 125.693 125.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1820 6.4e-05 4096 340 2304 283776 46.2008 55.5935 1976.37 1676.7 3754.94 3755.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 940 0.000256 1024 215 896 54784 6.14218 3.40934 42.5908 107.702 159.972 160.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1010 0.000256 1024 60 512 73472 3.42333 58.2705 104.9 166.637 166.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1700 3.2e-05 1024 360 512 506880 58.686 26.8739 604.191 836.613 1526.56 1526.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 250 0.000512 2048 51 3712 9984 7.60544 3.41402 50.0485 121.756 182.954 183.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1020 0.000512 4096 180 4992 33216 6.61421 338.217 209.461 554.335 554.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 720 6.4e-05 1024 205 640 178176 37.4743 13.4376 202.45 416.376 669.929 670.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 990 0.001024 4096 80 384 17472 2.7177 15.3028 104.589 122.655 122.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1820 6.4e-05 4096 340 2304 283776 46.2414 55.6072 4594.42 1676.26 6372.6 6372.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 940 0.000256 1024 215 896 54528 6.11763 3.39965 35.1761 108.441 153.262 153.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1010 0.000256 1024 60 512 73440 3.42358 58.4008 105.552 167.419 167.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1700 3.2e-05 1024 360 512 507904 58.4037 26.8412 603.03 835.095 1523.57 1523.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 250 0.000512 2048 51 3712 10240 7.7305 3.484 46.5443 122.943 180.829 180.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1020 0.000512 4096 180 4992 33152 6.62211 301.458 209.247 517.371 517.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 720 6.4e-05 1024 205 640 176128 37.9896 13.4859 197.732 417.847 667.244 667.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 990 0.001024 4096 80 384 17408 2.70803 12.1116 104.393 119.255 119.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1820 6.4e-05 4096 340 2304 283648 46.3344 55.5927 4563.05 1675.74 6340.79 6340.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 940 0.000256 1024 215 896 54272 6.1761 3.40717 30.889 108.763 149.362 149.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1010 0.000256 1024 60 512 73344 3.42157 57.549 104.729 165.743 165.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1700 3.2e-05 1024 360 512 506880 58.7018 26.9087 605.945 837.802 1529.55 1529.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 250 0.000512 2048 51 3712 10240 7.59744 3.41254 42.64 122.096 175.873 175.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1020 0.000512 4096 180 4992 33120 6.61917 276.206 209.224 492.096 492.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 720 6.4e-05 1024 205 640 179200 37.7754 13.5025 200.03 419.079 670.576 670.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 990 0.001024 4096 80 384 17440 2.71565 11.6133 104.726 119.098 119.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1820 6.4e-05 4096 340 2304 283840 46.3214 55.6149 4545.88 1675.97 6323.86 6323.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 940 0.000256 1024 215 896 53760 6.07795 3.3687 28.427 106.421 144.427 144.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1010 0.000256 1024 60 512 73280 3.42349 57.7899 104.767 166.025 166.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1700 3.2e-05 1024 360 512 503808 58.4583 26.7576 600.028 832.629 1518.08 1518.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 250 0.000512 2048 51 3712 9216 7.71661 3.41958 36.8341 121.61 169.707 169.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1020 0.000512 4096 180 4992 33024 6.59866 254.636 208.953 470.232 470.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 720 6.4e-05 1024 205 640 172032 37.7046 13.32 232.044 412.406 695.662 695.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 990 0.001024 4096 80 384 17280 2.72794 10.2226 104.072 117.064 117.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1820 6.4e-05 4096 340 2304 283392 46.3483 55.5948 4522.35 1675.8 6300.17 6300.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 940 0.000256 1024 215 896 53760 6.0872 3.37363 26.7683 106.462 142.821 142.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1010 0.000256 1024 60 512 73344 3.41971 57.8805 104.887 166.232 166.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1700 3.2e-05 1024 360 512 508928 58.4842 26.88 606.294 837.347 1529.2 1529.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 250 0.000512 2048 51 3712 8960 7.57606 3.33501 33.7272 121.337 166.105 166.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1020 0.000512 4096 180 4992 32928 6.57763 239.986 208.751 455.358 455.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 720 6.4e-05 1024 205 640 172032 37.8556 14.5183 232.425 414.111 699.1 699.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 990 0.001024 4096 80 384 17248 2.72794 11.2174 104.147 118.135 118.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1820 6.4e-05 4096 340 2304 283584 46.2297 55.5898 5147.35 1677.44 6926.7 6926.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 940 0.000256 1024 215 896 53760 6.10483 3.3792 25.0261 108.176 142.813 142.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1010 0.000256 1024 60 512 73248 3.42224 58.1865 104.907 166.558 166.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1700 3.2e-05 1024 360 512 507904 58.3804 26.8437 602.514 836.042 1523.98 1524.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 250 0.000512 2048 51 3712 8192 7.49251 3.25632 30.3212 118.034 159.235 159.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1020 0.000512 4096 180 4992 33024 6.61392 228.311 209.437 444.406 444.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 720 6.4e-05 1024 205 640 172032 38.4592 13.7366 230.956 418.27 701.614 701.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 990 0.001024 4096 80 384 17152 2.7216 9.18288 103.81 115.758 115.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1820 6.4e-05 4096 340 2304 283136 46.353 55.5922 5121.2 1675.41 6898.63 6898.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 940 0.000256 1024 215 896 53248 6.22387 3.41197 24.0952 108.659 142.52 142.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1010 0.000256 1024 60 512 73216 3.42352 58.1243 104.884 166.477 166.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1700 3.2e-05 1024 360 540 530432 56.1112 26.8792 608.315 837.462 1528.97 1529.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 250 0.000512 2048 51 3660 7168 7.75197 3.3319 24.5727 120.882 156.671 156.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1020 0.000512 4096 180 4980 32928 6.57078 221.676 208.705 436.999 437.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 6.4e-05 1024 205 540 172032 37.8843 13.355 202.747 414.141 668.319 668.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 990 0.001024 4096 80 360 17472 2.71565 37.3453 104.721 144.844 144.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1820 6.4e-05 4096 340 2280 283584 46.3135 55.5847 4977.04 1677.64 6756.67 6756.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 940 0.000256 1024 215 900 57344 5.95219 3.38016 99.4823 110.617 219.564 219.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1010 0.000256 1024 60 480 73472 3.42502 53.3197 104.756 161.546 161.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1700 3.2e-05 1024 360 512 537600 55.5004 26.8811 571.166 837.352 1491.1 1491.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 250 0.000512 2048 51 3648 8960 7.57978 3.33456 29.4155 120.697 161.156 161.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1020 0.000512 4096 180 4992 32928 6.5848 216.723 208.748 432.102 432.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 6.4e-05 1024 205 576 193536 35.367 13.3517 233.898 414.104 696.907 697.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 990 0.001024 4096 80 384 17248 2.70752 37.9877 104.152 144.91 144.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1820 6.4e-05 4096 340 2240 284032 46.2899 55.5936 4790.06 1677.99 6570.02 6570.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 940 0.000256 1024 215 896 59136 5.84176 3.38291 38.931 110.698 158.985 159.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1010 0.000256 1024 60 448 73920 3.4304 49.1356 104.962 157.571 157.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 450 0.000512 512 175 896 0 0.769984 0.00416 24.3341 25.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 3.2e-05 2048 60 2368 607488 70.3623 57.0397 1167.34 1701.28 2996.2 2971.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1700 3.2e-05 1024 360 500 537600 54.5923 26.6771 590.645 830.214 1502.32 1502.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 250 0.000512 2048 51 3650 8960 7.72237 3.39542 30.7977 120.935 162.978 163.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1020 0.000512 4096 180 5000 33040 6.62323 223.919 209.703 440.286 440.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 6.4e-05 1024 205 550 179200 36.6337 13.2868 213.719 409.371 673.194 673.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 990 0.001024 4096 80 350 17360 2.70586 36.589 104.14 143.496 143.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1820 6.4e-05 4096 340 2250 283920 46.5458 55.7024 4890.92 1675.92 6669.17 6669.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 940 0.000256 1024 215 850 56000 5.93053 3.34886 38.8203 106.904 155.133 155.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1010 0.000256 1024 60 450 73640 3.41891 49.6847 104.684 157.831 157.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 450 0.000512 512 175 900 0 0.769984 0.004736 24.3671 25.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 3.2e-05 2048 60 2350 605920 70.7394 56.8524 1193.6 1699.7 3021.06 2995.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1700 3.2e-05 1024 360 528 537600 54.5812 26.6808 614.242 830.205 1525.91 1526.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 250 0.000512 2048 51 3648 8960 7.72538 3.38944 30.1269 121.951 163.319 163.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1020 0.000512 4096 180 4992 33040 6.6207 222.802 209.651 439.119 439.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 6.4e-05 1024 205 528 179200 36.6287 13.2831 213.783 409.36 673.242 673.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 990 0.001024 4096 80 336 17360 2.69699 34.6073 103.766 141.131 141.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1820 6.4e-05 4096 340 2256 283920 46.5805 55.7125 4893.35 1675.92 6671.64 6671.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 940 0.000256 1024 215 864 56000 5.9529 3.35053 96.2273 109.054 214.711 214.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1010 0.000256 1024 60 480 73360 3.42048 52.9777 104.678 161.12 161.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 450 0.000512 512 175 864 0 0.773344 0.004672 24.3629 25.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 3.2e-05 2048 60 2352 607040 70.6852 56.8952 1180.54 1702.79 3011.08 2985.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1700 3.2e-05 1024 360 512 540672 54.945 26.8338 578.043 835.956 1495.98 1496.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 250 0.000512 2048 51 3648 10240 7.73338 3.48621 37.9491 124.586 173.879 173.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1020 0.000512 4096 180 4992 33152 6.60858 256.903 209.461 473.017 473.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 6.4e-05 1024 205 544 196608 35.6354 13.6116 227.987 418.146 695.567 695.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 990 0.001024 4096 80 352 17536 2.70333 35.9193 104.332 143.018 143.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1820 6.4e-05 4096 340 2240 284672 46.4242 55.5909 4783.17 1677.45 6562.72 6562.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 940 0.000256 1024 215 864 59392 5.92218 3.41142 92.1538 112.593 214.207 214.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1010 0.000256 1024 60 448 73984 3.42253 49.3534 104.936 157.756 157.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 32 450 0.000512 512 175 864 0 0.795552 0.005664 24.9513 25.8233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 3.2e-05 2048 60 2368 607744 70.5069 56.8014 1381.88 1702.23 3211.59 3185.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1700 3.2e-05 1024 360 512 522240 55.1342 26.5611 747.232 825.435 1654.56 1654.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 250 0.000512 2048 51 3648 7680 7.9384 3.4625 43.5609 120.984 176.072 176.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1020 0.000512 4096 180 4992 32640 6.56794 383.068 208.6 598.28 598.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 720 6.4e-05 1024 205 544 184320 36.2549 13.3263 292.656 413.169 755.591 755.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 990 0.001024 4096 80 352 17280 2.7136 14.7486 104.848 122.375 122.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1820 6.4e-05 4096 340 2240 284160 46.1455 55.5886 6714.7 1677.63 8494.14 8494.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 940 0.000256 1024 215 864 57600 5.91414 3.38189 60.8752 108.904 179.206 179.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1010 0.000256 1024 60 448 73440 3.42531 71.9364 104.698 180.102 180.159
