# Image_Equalization
Progetto Reti logiche 2020-2021

#Overview
Implementation of a FSM in hardware using Xilinx-Vivado
The module is an implementation of an equalizator of BW image, with max dimensione 128x128x pixels

#Acrichecture
*single process architecture
*optimization of number of states and clock cycles

#Documents
*specification
*report
