

================================================================
== Vivado HLS Report for 'axi2matrix'
================================================================
* Date:           Tue Jan 14 16:43:26 2025

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        AES_HLS
* Solution:       aes
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    229|
|Register         |        -|      -|     120|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     120|    231|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  44|          9|    1|          9|
    |state_data_V_address0      |  44|          9|    4|         36|
    |state_data_V_address1      |  44|          9|    4|         36|
    |state_data_V_d0            |  44|          9|    8|         72|
    |state_data_V_d1            |  44|          9|    8|         72|
    |stream_in_key_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 229|         47|   26|        227|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  8|   0|    8|          0|
    |op2_V_read_assign_15_reg_451  |  8|   0|    8|          0|
    |op2_V_read_assign_16_reg_456  |  8|   0|    8|          0|
    |op2_V_read_assign_17_reg_461  |  8|   0|    8|          0|
    |op2_V_read_assign_18_reg_466  |  8|   0|    8|          0|
    |op2_V_read_assign_19_reg_471  |  8|   0|    8|          0|
    |op2_V_read_assign_20_reg_476  |  8|   0|    8|          0|
    |op2_V_read_assign_21_reg_481  |  8|   0|    8|          0|
    |op2_V_read_assign_22_reg_486  |  8|   0|    8|          0|
    |op2_V_read_assign_23_reg_491  |  8|   0|    8|          0|
    |op2_V_read_assign_24_reg_496  |  8|   0|    8|          0|
    |op2_V_read_assign_25_reg_501  |  8|   0|    8|          0|
    |op2_V_read_assign_26_reg_506  |  8|   0|    8|          0|
    |op2_V_read_assign_27_reg_511  |  8|   0|    8|          0|
    |tmp_reg_516                   |  8|   0|    8|          0|
    +------------------------------+---+----+-----+-----------+
    |Total                         |120|   0|  120|          0|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     axi2matrix     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     axi2matrix     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     axi2matrix     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     axi2matrix     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     axi2matrix     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     axi2matrix     | return value |
|stream_in_key_TDATA    |  in |  128|    axis    | stream_in_V_data_V |    pointer   |
|stream_in_key_TVALID   |  in |    1|    axis    | stream_in_V_data_V |    pointer   |
|stream_in_key_TREADY   | out |    1|    axis    | stream_in_V_dest_V |    pointer   |
|stream_in_key_TDEST    |  in |    1|    axis    | stream_in_V_dest_V |    pointer   |
|stream_in_key_TKEEP    |  in |   16|    axis    | stream_in_V_keep_V |    pointer   |
|stream_in_key_TSTRB    |  in |   16|    axis    | stream_in_V_strb_V |    pointer   |
|stream_in_key_TUSER    |  in |    1|    axis    | stream_in_V_user_V |    pointer   |
|stream_in_key_TLAST    |  in |    1|    axis    | stream_in_V_last_V |    pointer   |
|stream_in_key_TID      |  in |    1|    axis    |  stream_in_V_id_V  |    pointer   |
|state_data_V_address0  | out |    4|  ap_memory |    state_data_V    |     array    |
|state_data_V_ce0       | out |    1|  ap_memory |    state_data_V    |     array    |
|state_data_V_we0       | out |    1|  ap_memory |    state_data_V    |     array    |
|state_data_V_d0        | out |    8|  ap_memory |    state_data_V    |     array    |
|state_data_V_address1  | out |    4|  ap_memory |    state_data_V    |     array    |
|state_data_V_ce1       | out |    1|  ap_memory |    state_data_V    |     array    |
|state_data_V_we1       | out |    1|  ap_memory |    state_data_V    |     array    |
|state_data_V_d1        | out |    8|  ap_memory |    state_data_V    |     array    |
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_data_V_addr = getelementptr [16 x i8]* %state_data_V, i64 0, i64 0" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_data_V_addr_46 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 4" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call { i128, i16, i16, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i1P.i1P.i1P.i1P(i128* %stream_in_V_data_V, i16* %stream_in_V_keep_V, i16* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V)" [AES_HLS/aes_implementation.cpp:169]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i16, i16, i1, i1, i1, i1 } %empty, 0" [AES_HLS/aes_implementation.cpp:169]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%op2_V_read_assign = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 120, i32 127)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign, i8* %state_data_V_addr, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%op2_V_read_assign_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 112, i32 119)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_s, i8* %state_data_V_addr_46, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%op2_V_read_assign_15 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 104, i32 111)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%op2_V_read_assign_16 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 96, i32 103)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%op2_V_read_assign_17 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 88, i32 95)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op2_V_read_assign_18 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 80, i32 87)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%op2_V_read_assign_19 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 72, i32 79)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%op2_V_read_assign_20 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 64, i32 71)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%op2_V_read_assign_21 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 56, i32 63)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%op2_V_read_assign_22 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 48, i32 55)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%op2_V_read_assign_23 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 40, i32 47)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%op2_V_read_assign_24 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 32, i32 39)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%op2_V_read_assign_25 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 24, i32 31)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%op2_V_read_assign_26 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 16, i32 23)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%op2_V_read_assign_27 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %tmp_data_V, i32 8, i32 15)" [AES_HLS/aes_implementation.cpp:176]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = trunc i128 %tmp_data_V to i8" [AES_HLS/aes_implementation.cpp:176]

 <State 2> : 2.32ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_data_V_addr_47 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 8" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_data_V_addr_48 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 12" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_2 : Operation 33 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_15, i8* %state_data_V_addr_47, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_16, i8* %state_data_V_addr_48, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%state_data_V_addr_49 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%state_data_V_addr_50 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 5" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_3 : Operation 37 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_17, i8* %state_data_V_addr_49, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_18, i8* %state_data_V_addr_50, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%state_data_V_addr_51 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 9" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%state_data_V_addr_52 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 13" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_4 : Operation 41 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_19, i8* %state_data_V_addr_51, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_20, i8* %state_data_V_addr_52, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 5> : 2.32ns
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%state_data_V_addr_53 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 2" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%state_data_V_addr_54 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 6" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_5 : Operation 45 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_21, i8* %state_data_V_addr_53, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 46 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_22, i8* %state_data_V_addr_54, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 6> : 2.32ns
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%state_data_V_addr_55 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 10" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%state_data_V_addr_56 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 14" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_6 : Operation 49 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_23, i8* %state_data_V_addr_55, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 50 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_24, i8* %state_data_V_addr_56, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%state_data_V_addr_57 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 3" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%state_data_V_addr_58 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 7" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_7 : Operation 53 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_25, i8* %state_data_V_addr_57, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 54 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_26, i8* %state_data_V_addr_58, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 8> : 2.32ns
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%state_data_V_addr_59 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 11" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%state_data_V_addr_60 = getelementptr [16 x i8]* %state_data_V, i64 0, i64 15" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %stream_in_V_data_V, i16* %stream_in_V_keep_V, i16* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind"
ST_8 : Operation 58 [1/1] (2.32ns)   --->   "store i8 %op2_V_read_assign_27, i8* %state_data_V_addr_59, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 59 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %state_data_V_addr_60, align 1" [AES_HLS/aes_implementation.cpp:107->AES_HLS/aes_implementation.cpp:176]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [AES_HLS/aes_implementation.cpp:179]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_data_V_addr    (getelementptr) [ 000000000]
state_data_V_addr_46 (getelementptr) [ 000000000]
empty                (read         ) [ 000000000]
tmp_data_V           (extractvalue ) [ 000000000]
op2_V_read_assign    (partselect   ) [ 000000000]
StgValue_14          (store        ) [ 000000000]
op2_V_read_assign_s  (partselect   ) [ 000000000]
StgValue_16          (store        ) [ 000000000]
op2_V_read_assign_15 (partselect   ) [ 001000000]
op2_V_read_assign_16 (partselect   ) [ 001000000]
op2_V_read_assign_17 (partselect   ) [ 001100000]
op2_V_read_assign_18 (partselect   ) [ 001100000]
op2_V_read_assign_19 (partselect   ) [ 001110000]
op2_V_read_assign_20 (partselect   ) [ 001110000]
op2_V_read_assign_21 (partselect   ) [ 001111000]
op2_V_read_assign_22 (partselect   ) [ 001111000]
op2_V_read_assign_23 (partselect   ) [ 001111100]
op2_V_read_assign_24 (partselect   ) [ 001111100]
op2_V_read_assign_25 (partselect   ) [ 001111110]
op2_V_read_assign_26 (partselect   ) [ 001111110]
op2_V_read_assign_27 (partselect   ) [ 001111111]
tmp                  (trunc        ) [ 001111111]
state_data_V_addr_47 (getelementptr) [ 000000000]
state_data_V_addr_48 (getelementptr) [ 000000000]
StgValue_33          (store        ) [ 000000000]
StgValue_34          (store        ) [ 000000000]
state_data_V_addr_49 (getelementptr) [ 000000000]
state_data_V_addr_50 (getelementptr) [ 000000000]
StgValue_37          (store        ) [ 000000000]
StgValue_38          (store        ) [ 000000000]
state_data_V_addr_51 (getelementptr) [ 000000000]
state_data_V_addr_52 (getelementptr) [ 000000000]
StgValue_41          (store        ) [ 000000000]
StgValue_42          (store        ) [ 000000000]
state_data_V_addr_53 (getelementptr) [ 000000000]
state_data_V_addr_54 (getelementptr) [ 000000000]
StgValue_45          (store        ) [ 000000000]
StgValue_46          (store        ) [ 000000000]
state_data_V_addr_55 (getelementptr) [ 000000000]
state_data_V_addr_56 (getelementptr) [ 000000000]
StgValue_49          (store        ) [ 000000000]
StgValue_50          (store        ) [ 000000000]
state_data_V_addr_57 (getelementptr) [ 000000000]
state_data_V_addr_58 (getelementptr) [ 000000000]
StgValue_53          (store        ) [ 000000000]
StgValue_54          (store        ) [ 000000000]
state_data_V_addr_59 (getelementptr) [ 000000000]
state_data_V_addr_60 (getelementptr) [ 000000000]
StgValue_57          (specinterface) [ 000000000]
StgValue_58          (store        ) [ 000000000]
StgValue_59          (store        ) [ 000000000]
StgValue_60          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_data_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i16P.i16P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="empty_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="164" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="0" index="3" bw="16" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="1" index="8" bw="164" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="state_data_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="state_data_V_addr_46_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_46/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="3" bw="4" slack="0"/>
<pin id="162" dir="0" index="4" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="2147483647"/>
<pin id="163" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_16/1 StgValue_33/2 StgValue_34/2 StgValue_37/3 StgValue_38/3 StgValue_41/4 StgValue_42/4 StgValue_45/5 StgValue_46/5 StgValue_49/6 StgValue_50/6 StgValue_53/7 StgValue_54/7 StgValue_58/8 StgValue_59/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="state_data_V_addr_47_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_47/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="state_data_V_addr_48_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_48/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="state_data_V_addr_49_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_49/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="state_data_V_addr_50_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_50/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="state_data_V_addr_51_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_51/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="state_data_V_addr_52_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_52/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="state_data_V_addr_53_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_53/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="state_data_V_addr_54_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_54/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="state_data_V_addr_55_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_55/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="state_data_V_addr_56_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_56/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="state_data_V_addr_57_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_57/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="state_data_V_addr_58_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_58/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="state_data_V_addr_59_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_59/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="state_data_V_addr_60_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_data_V_addr_60/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_data_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="164" slack="0"/>
<pin id="293" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="op2_V_read_assign_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="128" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="0" index="3" bw="8" slack="0"/>
<pin id="300" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="op2_V_read_assign_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="128" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="0" index="3" bw="8" slack="0"/>
<pin id="311" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_s/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="op2_V_read_assign_15_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="128" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="0" index="3" bw="8" slack="0"/>
<pin id="322" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_15/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="op2_V_read_assign_16_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="128" slack="0"/>
<pin id="330" dir="0" index="2" bw="8" slack="0"/>
<pin id="331" dir="0" index="3" bw="8" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_16/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="op2_V_read_assign_17_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="128" slack="0"/>
<pin id="340" dir="0" index="2" bw="8" slack="0"/>
<pin id="341" dir="0" index="3" bw="8" slack="0"/>
<pin id="342" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_17/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="op2_V_read_assign_18_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="128" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="0" index="3" bw="8" slack="0"/>
<pin id="352" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_18/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="op2_V_read_assign_19_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="128" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="0" index="3" bw="8" slack="0"/>
<pin id="362" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_19/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="op2_V_read_assign_20_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="128" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="0" index="3" bw="8" slack="0"/>
<pin id="372" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_20/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="op2_V_read_assign_21_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="128" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="0" index="3" bw="7" slack="0"/>
<pin id="382" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_21/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="op2_V_read_assign_22_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="128" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_22/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="op2_V_read_assign_23_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="128" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="0" index="3" bw="7" slack="0"/>
<pin id="402" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_23/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="op2_V_read_assign_24_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="128" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_24/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="op2_V_read_assign_25_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="128" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_25/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="op2_V_read_assign_26_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="128" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_26/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="op2_V_read_assign_27_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="128" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="0" index="3" bw="5" slack="0"/>
<pin id="442" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="op2_V_read_assign_27/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="128" slack="0"/>
<pin id="449" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="op2_V_read_assign_15_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_15 "/>
</bind>
</comp>

<comp id="456" class="1005" name="op2_V_read_assign_16_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_16 "/>
</bind>
</comp>

<comp id="461" class="1005" name="op2_V_read_assign_17_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="2"/>
<pin id="463" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_17 "/>
</bind>
</comp>

<comp id="466" class="1005" name="op2_V_read_assign_18_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="2"/>
<pin id="468" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_18 "/>
</bind>
</comp>

<comp id="471" class="1005" name="op2_V_read_assign_19_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="3"/>
<pin id="473" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_19 "/>
</bind>
</comp>

<comp id="476" class="1005" name="op2_V_read_assign_20_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="3"/>
<pin id="478" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_20 "/>
</bind>
</comp>

<comp id="481" class="1005" name="op2_V_read_assign_21_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="4"/>
<pin id="483" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_21 "/>
</bind>
</comp>

<comp id="486" class="1005" name="op2_V_read_assign_22_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="4"/>
<pin id="488" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_22 "/>
</bind>
</comp>

<comp id="491" class="1005" name="op2_V_read_assign_23_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="5"/>
<pin id="493" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_23 "/>
</bind>
</comp>

<comp id="496" class="1005" name="op2_V_read_assign_24_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="5"/>
<pin id="498" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_24 "/>
</bind>
</comp>

<comp id="501" class="1005" name="op2_V_read_assign_25_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="6"/>
<pin id="503" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_25 "/>
</bind>
</comp>

<comp id="506" class="1005" name="op2_V_read_assign_26_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="6"/>
<pin id="508" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_26 "/>
</bind>
</comp>

<comp id="511" class="1005" name="op2_V_read_assign_27_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="7"/>
<pin id="513" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="op2_V_read_assign_27 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="7"/>
<pin id="518" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="140" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="84" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="86" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="165" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="182"><net_src comp="173" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="88" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="90" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="183" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="200"><net_src comp="191" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="92" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="201" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="218"><net_src comp="209" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="96" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="219" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="236"><net_src comp="227" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="100" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="102" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="237" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="254"><net_src comp="245" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="104" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="14" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="106" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="255" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="272"><net_src comp="263" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="108" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="110" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="273" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="290"><net_src comp="281" pin="3"/><net_sink comp="156" pin=3"/></net>

<net id="294"><net_src comp="122" pin="8"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="24" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="26" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="305"><net_src comp="295" pin="4"/><net_sink comp="156" pin=1"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="291" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="316"><net_src comp="306" pin="4"/><net_sink comp="156" pin=4"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="291" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="291" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="291" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="291" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="22" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="291" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="291" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="291" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="58" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="393"><net_src comp="22" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="291" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="60" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="291" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="413"><net_src comp="22" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="291" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="291" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="22" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="291" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="76" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="78" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="22" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="291" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="80" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="291" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="317" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="459"><net_src comp="327" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="464"><net_src comp="337" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="469"><net_src comp="347" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="474"><net_src comp="357" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="479"><net_src comp="367" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="484"><net_src comp="377" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="489"><net_src comp="387" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="494"><net_src comp="397" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="499"><net_src comp="407" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="504"><net_src comp="417" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="509"><net_src comp="427" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="514"><net_src comp="437" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="519"><net_src comp="447" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="156" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in_V_data_V | {}
	Port: stream_in_V_keep_V | {}
	Port: stream_in_V_strb_V | {}
	Port: stream_in_V_user_V | {}
	Port: stream_in_V_last_V | {}
	Port: stream_in_V_id_V | {}
	Port: stream_in_V_dest_V | {}
	Port: state_data_V | {1 2 3 4 5 6 7 8 }
 - Input state : 
	Port: axi2matrix : stream_in_V_data_V | {1 }
	Port: axi2matrix : stream_in_V_keep_V | {1 }
	Port: axi2matrix : stream_in_V_strb_V | {1 }
	Port: axi2matrix : stream_in_V_user_V | {1 }
	Port: axi2matrix : stream_in_V_last_V | {1 }
	Port: axi2matrix : stream_in_V_id_V | {1 }
	Port: axi2matrix : stream_in_V_dest_V | {1 }
  - Chain level:
	State 1
		op2_V_read_assign : 1
		StgValue_14 : 2
		op2_V_read_assign_s : 1
		StgValue_16 : 2
		op2_V_read_assign_15 : 1
		op2_V_read_assign_16 : 1
		op2_V_read_assign_17 : 1
		op2_V_read_assign_18 : 1
		op2_V_read_assign_19 : 1
		op2_V_read_assign_20 : 1
		op2_V_read_assign_21 : 1
		op2_V_read_assign_22 : 1
		op2_V_read_assign_23 : 1
		op2_V_read_assign_24 : 1
		op2_V_read_assign_25 : 1
		op2_V_read_assign_26 : 1
		op2_V_read_assign_27 : 1
		tmp : 1
	State 2
		StgValue_33 : 1
		StgValue_34 : 1
	State 3
		StgValue_37 : 1
		StgValue_38 : 1
	State 4
		StgValue_41 : 1
		StgValue_42 : 1
	State 5
		StgValue_45 : 1
		StgValue_46 : 1
	State 6
		StgValue_49 : 1
		StgValue_50 : 1
	State 7
		StgValue_53 : 1
		StgValue_54 : 1
	State 8
		StgValue_58 : 1
		StgValue_59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|   read   |      empty_read_fu_122      |
|----------|-----------------------------|
|extractvalue|      tmp_data_V_fu_291      |
|----------|-----------------------------|
|          |   op2_V_read_assign_fu_295  |
|          |  op2_V_read_assign_s_fu_306 |
|          | op2_V_read_assign_15_fu_317 |
|          | op2_V_read_assign_16_fu_327 |
|          | op2_V_read_assign_17_fu_337 |
|          | op2_V_read_assign_18_fu_347 |
|          | op2_V_read_assign_19_fu_357 |
|partselect| op2_V_read_assign_20_fu_367 |
|          | op2_V_read_assign_21_fu_377 |
|          | op2_V_read_assign_22_fu_387 |
|          | op2_V_read_assign_23_fu_397 |
|          | op2_V_read_assign_24_fu_407 |
|          | op2_V_read_assign_25_fu_417 |
|          | op2_V_read_assign_26_fu_427 |
|          | op2_V_read_assign_27_fu_437 |
|----------|-----------------------------|
|   trunc  |          tmp_fu_447         |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|op2_V_read_assign_15_reg_451|    8   |
|op2_V_read_assign_16_reg_456|    8   |
|op2_V_read_assign_17_reg_461|    8   |
|op2_V_read_assign_18_reg_466|    8   |
|op2_V_read_assign_19_reg_471|    8   |
|op2_V_read_assign_20_reg_476|    8   |
|op2_V_read_assign_21_reg_481|    8   |
|op2_V_read_assign_22_reg_486|    8   |
|op2_V_read_assign_23_reg_491|    8   |
|op2_V_read_assign_24_reg_496|    8   |
|op2_V_read_assign_25_reg_501|    8   |
|op2_V_read_assign_26_reg_506|    8   |
|op2_V_read_assign_27_reg_511|    8   |
|         tmp_reg_516        |    8   |
+----------------------------+--------+
|            Total           |   112  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p0  |   8  |   4  |   32   ||    41   |
| grp_access_fu_156 |  p1  |   8  |   8  |   64   ||    41   |
| grp_access_fu_156 |  p3  |   8  |   4  |   32   ||    41   |
| grp_access_fu_156 |  p4  |   8  |   8  |   64   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  8.0056 ||   164   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   164  |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   112  |   164  |
+-----------+--------+--------+--------+
