{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738774094737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738774094738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  5 19:48:14 2025 " "Processing started: Wed Feb  5 19:48:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738774094738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774094738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Interface -c VGA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774094738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738774095201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738774095201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL " "Found entity 1: VGA_PLL" {  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103124 ""} { "Info" "ISGN_ENTITY_NAME" "2 fivebit2text " "Found entity 2: fivebit2text" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103124 ""} { "Info" "ISGN_ENTITY_NAME" "3 sixteenbit2text_signed " "Found entity 3: sixteenbit2text_signed" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103124 ""} { "Info" "ISGN_ENTITY_NAME" "4 sixteenbit2text_unsigned " "Found entity 4: sixteenbit2text_unsigned" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagestatic.v 1 1 " "Found 1 design units, including 1 entities, in source file imagestatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageStatic " "Found entity 1: ImageStatic" {  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automan.v 2 2 " "Found 2 design units, including 2 entities, in source file automan.v" { { "Info" "ISGN_ENTITY_NAME" "1 autoMAN " "Found entity 1: autoMAN" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103131 ""} { "Info" "ISGN_ENTITY_NAME" "2 char2index " "Found entity 2: char2index" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charmap.v 1 1 " "Found 1 design units, including 1 entities, in source file charmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharMap " "Found entity 1: CharMap" {  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_PLL " "Found entity 1: CPU_PLL" {  } { { "CPU_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CPU_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC1 pc1 vga_interface.v(55) " "Verilog HDL Declaration information at vga_interface.v(55): object \"PC1\" differs only in case from object \"pc1\" in the same scope" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738774103267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC2 pc2 vga_interface.v(56) " "Verilog HDL Declaration information at vga_interface.v(56): object \"PC2\" differs only in case from object \"pc2\" in the same scope" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738774103267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_interface.v 3 3 " "Using design file vga_interface.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103268 ""} { "Info" "ISGN_ENTITY_NAME" "2 Reset_Delay " "Found entity 2: Reset_Delay" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103268 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcd7seg " "Found entity 3: bcd7seg" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103268 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103268 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga_interface.v(104) " "Verilog HDL Instantiation warning at vga_interface.v(104): instance has no name" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 104 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1738774103268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Interface " "Elaborating entity \"VGA_Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738774103269 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] vga_interface.v(27) " "Output port \"LEDR\[9..2\]\" at vga_interface.v(27) has no driver" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738774103272 "|VGA_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:cycles1 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:cycles1\"" {  } { { "vga_interface.v" "cycles1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:reset " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:reset\"" {  } { { "vga_interface.v" "reset" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_interface.v(147) " "Verilog HDL assignment warning at vga_interface.v(147): truncated value with size 32 to match size of target (20)" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103294 "|VGA_Interface|Reset_Delay:reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL VGA_PLL:comb_243 " "Elaborating entity \"VGA_PLL\" for hierarchy \"VGA_PLL:comb_243\"" {  } { { "vga_interface.v" "comb_243" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_PLL:comb_243\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_PLL:comb_243\|altpll:altpll_component\"" {  } { { "VGA_PLL.v" "altpll_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_PLL:comb_243\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_PLL:comb_243\|altpll:altpll_component\"" {  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_PLL:comb_243\|altpll:altpll_component " "Instantiated megafunction \"VGA_PLL:comb_243\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103357 ""}  } { { "VGA_PLL.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_PLL.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774103357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PLL_altpll " "Found entity 1: VGA_PLL_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/vga_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_PLL_altpll VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated " "Elaborating entity \"VGA_PLL_altpll\" for hierarchy \"VGA_PLL:comb_243\|altpll:altpll_component\|VGA_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_CTRL " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_CTRL\"" {  } { { "vga_interface.v" "VGA_CTRL" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103403 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(70) " "Verilog HDL assignment warning at VGA_controller.v(70): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103429 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(97) " "Verilog HDL assignment warning at VGA_controller.v(97): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103430 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(100) " "Verilog HDL assignment warning at VGA_controller.v(100): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103430 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_controller.v(106) " "Verilog HDL assignment warning at VGA_controller.v(106): truncated value with size 32 to match size of target (20)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103430 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(212) " "Verilog HDL Always Construct warning at VGA_controller.v(212): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103430 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(212) " "Verilog HDL Always Construct warning at VGA_controller.v(212): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103430 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(212) " "Verilog HDL Always Construct warning at VGA_controller.v(212): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103431 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(216) " "Verilog HDL Always Construct warning at VGA_controller.v(216): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103431 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(216) " "Verilog HDL Always Construct warning at VGA_controller.v(216): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103431 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(216) " "Verilog HDL Always Construct warning at VGA_controller.v(216): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103431 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(220) " "Verilog HDL Always Construct warning at VGA_controller.v(220): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103431 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(220) " "Verilog HDL Always Construct warning at VGA_controller.v(220): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103431 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(220) " "Verilog HDL Always Construct warning at VGA_controller.v(220): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103432 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(224) " "Verilog HDL Always Construct warning at VGA_controller.v(224): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103432 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(224) " "Verilog HDL Always Construct warning at VGA_controller.v(224): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103432 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(224) " "Verilog HDL Always Construct warning at VGA_controller.v(224): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103432 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(228) " "Verilog HDL Always Construct warning at VGA_controller.v(228): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103432 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(228) " "Verilog HDL Always Construct warning at VGA_controller.v(228): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103433 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(228) " "Verilog HDL Always Construct warning at VGA_controller.v(228): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103433 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(232) " "Verilog HDL Always Construct warning at VGA_controller.v(232): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103433 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(232) " "Verilog HDL Always Construct warning at VGA_controller.v(232): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103433 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(232) " "Verilog HDL Always Construct warning at VGA_controller.v(232): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103433 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(236) " "Verilog HDL Always Construct warning at VGA_controller.v(236): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103434 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(236) " "Verilog HDL Always Construct warning at VGA_controller.v(236): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103434 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(236) " "Verilog HDL Always Construct warning at VGA_controller.v(236): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103434 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(240) " "Verilog HDL Always Construct warning at VGA_controller.v(240): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103434 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(240) " "Verilog HDL Always Construct warning at VGA_controller.v(240): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103435 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(240) " "Verilog HDL Always Construct warning at VGA_controller.v(240): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103435 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(244) " "Verilog HDL Always Construct warning at VGA_controller.v(244): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103435 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(244) " "Verilog HDL Always Construct warning at VGA_controller.v(244): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103435 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_shamt VGA_controller.v(244) " "Verilog HDL Always Construct warning at VGA_controller.v(244): variable \"text_shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103435 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(248) " "Verilog HDL Always Construct warning at VGA_controller.v(248): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103435 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(248) " "Verilog HDL Always Construct warning at VGA_controller.v(248): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103436 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_shamt VGA_controller.v(248) " "Verilog HDL Always Construct warning at VGA_controller.v(248): variable \"text_shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103436 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(252) " "Verilog HDL Always Construct warning at VGA_controller.v(252): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103436 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(252) " "Verilog HDL Always Construct warning at VGA_controller.v(252): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103436 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(252) " "Verilog HDL Always Construct warning at VGA_controller.v(252): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103436 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rd VGA_controller.v(256) " "Verilog HDL Always Construct warning at VGA_controller.v(256): variable \"text_rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103436 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(256) " "Verilog HDL Always Construct warning at VGA_controller.v(256): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103437 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(256) " "Verilog HDL Always Construct warning at VGA_controller.v(256): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103437 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(260) " "Verilog HDL Always Construct warning at VGA_controller.v(260): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103437 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(264) " "Verilog HDL Always Construct warning at VGA_controller.v(264): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103437 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(264) " "Verilog HDL Always Construct warning at VGA_controller.v(264): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103437 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(264) " "Verilog HDL Always Construct warning at VGA_controller.v(264): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103437 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 160 VGA_controller.v(264) " "Verilog HDL assignment warning at VGA_controller.v(264): truncated value with size 168 to match size of target (160)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103438 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(268) " "Verilog HDL Always Construct warning at VGA_controller.v(268): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103438 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(268) " "Verilog HDL Always Construct warning at VGA_controller.v(268): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103438 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_unsigned_immediate VGA_controller.v(268) " "Verilog HDL Always Construct warning at VGA_controller.v(268): variable \"text_unsigned_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 268 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103438 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 160 VGA_controller.v(268) " "Verilog HDL assignment warning at VGA_controller.v(268): truncated value with size 168 to match size of target (160)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103438 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(272) " "Verilog HDL Always Construct warning at VGA_controller.v(272): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103438 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(272) " "Verilog HDL Always Construct warning at VGA_controller.v(272): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103439 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_unsigned_immediate VGA_controller.v(272) " "Verilog HDL Always Construct warning at VGA_controller.v(272): variable \"text_unsigned_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103439 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(276) " "Verilog HDL Always Construct warning at VGA_controller.v(276): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103439 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(276) " "Verilog HDL Always Construct warning at VGA_controller.v(276): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103439 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_unsigned_immediate VGA_controller.v(276) " "Verilog HDL Always Construct warning at VGA_controller.v(276): variable \"text_unsigned_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103439 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 160 VGA_controller.v(276) " "Verilog HDL assignment warning at VGA_controller.v(276): truncated value with size 168 to match size of target (160)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103439 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(280) " "Verilog HDL Always Construct warning at VGA_controller.v(280): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103440 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(280) " "Verilog HDL Always Construct warning at VGA_controller.v(280): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103440 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(280) " "Verilog HDL Always Construct warning at VGA_controller.v(280): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103440 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(284) " "Verilog HDL Always Construct warning at VGA_controller.v(284): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103440 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(284) " "Verilog HDL Always Construct warning at VGA_controller.v(284): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103440 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(284) " "Verilog HDL Always Construct warning at VGA_controller.v(284): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103440 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(288) " "Verilog HDL Always Construct warning at VGA_controller.v(288): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103441 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(288) " "Verilog HDL Always Construct warning at VGA_controller.v(288): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103441 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(288) " "Verilog HDL Always Construct warning at VGA_controller.v(288): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103441 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 160 VGA_controller.v(288) " "Verilog HDL assignment warning at VGA_controller.v(288): truncated value with size 168 to match size of target (160)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103441 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(292) " "Verilog HDL Always Construct warning at VGA_controller.v(292): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103441 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(292) " "Verilog HDL Always Construct warning at VGA_controller.v(292): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103441 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(292) " "Verilog HDL Always Construct warning at VGA_controller.v(292): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103442 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rs VGA_controller.v(296) " "Verilog HDL Always Construct warning at VGA_controller.v(296): variable \"text_rs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103442 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_rt VGA_controller.v(296) " "Verilog HDL Always Construct warning at VGA_controller.v(296): variable \"text_rt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103442 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_signed_immediate VGA_controller.v(296) " "Verilog HDL Always Construct warning at VGA_controller.v(296): variable \"text_signed_immediate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103442 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_address VGA_controller.v(300) " "Verilog HDL Always Construct warning at VGA_controller.v(300): variable \"text_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103442 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "text_address VGA_controller.v(304) " "Verilog HDL Always Construct warning at VGA_controller.v(304): variable \"text_address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1738774103442 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_controller.v(209) " "Verilog HDL Case Statement warning at VGA_controller.v(209): incomplete case statement has no default case item" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 209 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738774103443 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TextCurrentInst VGA_controller.v(206) " "Verilog HDL Always Construct warning at VGA_controller.v(206): inferring latch(es) for variable \"TextCurrentInst\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738774103443 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(337) " "Verilog HDL assignment warning at VGA_controller.v(337): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103443 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(338) " "Verilog HDL assignment warning at VGA_controller.v(338): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103443 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_controller.v(339) " "Verilog HDL assignment warning at VGA_controller.v(339): truncated value with size 32 to match size of target (4)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103443 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[159\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[159\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103443 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[158\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[158\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103444 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[157\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[157\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103444 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[156\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[156\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103444 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[155\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[155\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103444 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[154\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[154\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103444 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[153\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[153\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103444 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[152\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[152\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103444 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[151\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[151\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103445 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[150\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[150\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103445 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[149\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[149\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103445 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[148\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[148\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103445 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[147\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[147\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103445 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[146\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[146\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103445 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[145\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[145\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103445 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[144\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[144\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103446 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[143\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[143\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103446 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[142\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[142\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103446 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[141\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[141\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103446 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[140\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[140\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103446 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[139\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[139\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103446 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[138\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[138\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103446 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[137\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[137\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103447 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[136\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[136\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103447 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[135\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[135\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103447 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[134\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[134\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103447 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[133\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[133\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103447 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[132\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[132\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103447 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[131\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[131\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103448 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[130\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[130\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103448 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[129\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[129\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103448 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[128\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[128\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103448 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[127\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[127\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103448 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[126\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[126\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103448 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[125\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[125\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103448 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[124\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[124\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103449 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[123\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[123\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103449 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[122\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[122\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103449 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[121\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[121\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103449 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[120\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[120\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103449 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[119\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[119\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103449 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[118\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[118\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103450 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[117\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[117\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103450 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[116\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[116\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103450 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[115\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[115\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103450 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[114\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[114\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103450 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[113\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[113\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103450 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[112\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[112\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103451 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[111\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[111\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103451 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[110\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[110\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103451 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[109\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[109\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103451 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[108\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[108\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103451 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[107\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[107\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103451 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[106\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[106\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103452 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[105\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[105\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103452 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[104\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[104\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103452 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[103\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[103\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103452 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[102\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[102\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103452 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[101\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[101\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[100\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[100\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[99\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[99\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[98\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[98\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[97\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[97\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[96\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[96\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[95\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[95\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[94\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[94\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[93\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[93\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[92\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[92\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103453 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[91\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[91\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[90\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[90\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[89\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[89\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[88\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[88\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[87\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[87\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[86\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[86\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[85\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[85\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[84\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[84\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[83\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[83\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[82\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[82\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103454 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[81\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[81\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[80\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[80\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[79\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[79\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[78\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[78\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[77\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[77\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[76\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[76\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[75\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[75\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[74\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[74\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[73\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[73\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[72\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[72\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103455 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[71\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[71\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[70\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[70\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[69\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[69\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[68\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[68\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[67\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[67\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[66\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[66\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[65\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[65\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[64\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[64\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[63\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[63\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[62\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[62\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[61\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[61\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103456 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[60\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[60\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[59\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[59\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[58\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[58\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[57\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[57\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[56\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[56\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[55\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[55\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[54\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[54\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[53\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[53\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[52\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[52\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[51\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[51\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103457 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[50\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[50\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[49\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[49\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[48\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[48\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[47\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[47\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[46\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[46\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[45\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[45\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[44\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[44\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[43\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[43\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[42\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[42\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[41\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[41\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[40\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[40\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103458 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[39\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[39\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[38\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[38\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[37\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[37\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[36\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[36\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[35\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[35\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[34\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[34\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[33\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[33\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[32\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[32\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[31\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[31\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[30\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[30\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103459 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[29\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[29\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[28\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[28\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[27\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[27\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[26\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[26\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[25\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[25\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[24\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[24\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[23\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[23\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[22\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[22\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[21\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[21\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103460 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[20\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[20\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[19\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[19\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[18\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[18\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[17\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[17\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[16\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[16\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[15\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[15\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[14\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[14\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[13\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[13\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[12\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[12\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103461 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[11\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[11\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[10\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[10\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[9\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[9\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[8\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[8\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[7\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[7\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[6\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[6\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[5\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[5\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[4\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[4\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[3\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[3\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103462 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[2\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[2\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103463 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[1\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[1\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103463 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TextCurrentInst\[0\] VGA_controller.v(206) " "Inferred latch for \"TextCurrentInst\[0\]\" at VGA_controller.v(206)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103463 "|VGA_Interface|VGA_controller:VGA_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator VGA_controller:VGA_CTRL\|video_sync_generator:VSG " "Elaborating entity \"video_sync_generator\" for hierarchy \"VGA_controller:VGA_CTRL\|video_sync_generator:VSG\"" {  } { { "VGA_controller.v" "VSG" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(111) " "Verilog HDL assignment warning at video_sync_generator.v(111): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103469 "|VGA_Interface|VGA_controller:VGA_CTRL|video_sync_generator:VSG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(114) " "Verilog HDL assignment warning at video_sync_generator.v(114): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/video_sync_generator.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103469 "|VGA_Interface|VGA_controller:VGA_CTRL|video_sync_generator:VSG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageStatic VGA_controller:VGA_CTRL\|ImageStatic:IMG " "Elaborating entity \"ImageStatic\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\"" {  } { { "VGA_controller.v" "IMG" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\"" {  } { { "ImageStatic.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\"" {  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ImageStatic_MIF.mif " "Parameter \"init_file\" = \"ImageStatic_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103526 ""}  } { { "ImageStatic.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/ImageStatic.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774103526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hca1 " "Found entity 1: altsyncram_hca1" {  } { { "db/altsyncram_hca1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hca1 VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated " "Elaborating entity \"altsyncram_hca1\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_hca1.tdf" "rden_decode" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_43b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_43b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_43b " "Found entity 1: mux_43b" {  } { { "db/mux_43b.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/mux_43b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_43b VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|mux_43b:mux2 " "Elaborating entity \"mux_43b\" for hierarchy \"VGA_controller:VGA_CTRL\|ImageStatic:IMG\|altsyncram:altsyncram_component\|altsyncram_hca1:auto_generated\|mux_43b:mux2\"" {  } { { "db/altsyncram_hca1.tdf" "mux2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_hca1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autoMAN VGA_controller:VGA_CTRL\|autoMAN:automan " "Elaborating entity \"autoMAN\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\"" {  } { { "VGA_controller.v" "automan" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 autoMAN.v(39) " "Verilog HDL assignment warning at autoMAN.v(39): truncated value with size 32 to match size of target (16)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103665 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 autoMAN.v(42) " "Verilog HDL assignment warning at autoMAN.v(42): truncated value with size 32 to match size of target (16)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103665 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoMAN.v(59) " "Verilog HDL assignment warning at autoMAN.v(59): truncated value with size 32 to match size of target (8)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103665 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char2index VGA_controller:VGA_CTRL\|autoMAN:automan\|char2index:C2I " "Elaborating entity \"char2index\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|char2index:C2I\"" {  } { { "autoMAN.v" "C2I" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 autoMAN.v(113) " "Verilog HDL assignment warning at autoMAN.v(113): truncated value with size 32 to match size of target (8)" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103666 "|VGA_Interface|VGA_controller:VGA_CTRL|autoMAN:automan|char2index:C2I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharMap VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap " "Elaborating entity \"CharMap\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\"" {  } { { "autoMAN.v" "cmap" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\"" {  } { { "CharMap.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\"" {  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CharMap_MIF.mif " "Parameter \"init_file\" = \"CharMap_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774103681 ""}  } { { "CharMap.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/CharMap.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774103681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bt91 " "Found entity 1: altsyncram_bt91" {  } { { "db/altsyncram_bt91.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_bt91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bt91 VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated " "Elaborating entity \"altsyncram_bt91\" for hierarchy \"VGA_controller:VGA_CTRL\|autoMAN:automan\|CharMap:cmap\|altsyncram:altsyncram_component\|altsyncram_bt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/ssooo_cpu.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/ssooo_cpu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_CPU " "Found entity 1: SSOOO_CPU" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSOOO_CPU VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu " "Elaborating entity \"SSOOO_CPU\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\"" {  } { { "VGA_controller.v" "cpu" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXCEPTION_EPC ssooo_cpu.v(160) " "Verilog HDL or VHDL warning at ssooo_cpu.v(160): object \"EXCEPTION_EPC\" assigned a value but never read" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738774103751 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXCEPTION_CAUSE ssooo_cpu.v(160) " "Verilog HDL or VHDL warning at ssooo_cpu.v(160): object \"EXCEPTION_CAUSE\" assigned a value but never read" {  } { { "ssooo_cpu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738774103751 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/pc_register.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "pc_register.v" "" { Text "d:/github repos/josdc-silicore/ssooo/pc_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103768 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|PC_register:pcreg " "Elaborating entity \"PC_register\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|PC_register:pcreg\"" {  } { { "ssooo_cpu.v" "pcreg" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc instq.v(5) " "Verilog HDL Declaration information at instq.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738774103789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/instruction queue/instq.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstQ " "Found entity 1: InstQ" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstQ VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq " "Elaborating entity \"InstQ\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\"" {  } { { "ssooo_cpu.v" "instq" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103791 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 instq.v(16) " "Net \"InstMem.data_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774103793 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 instq.v(16) " "Net \"InstMem.waddr_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774103793 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 instq.v(16) " "Net \"InstMem.we_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774103793 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|InstQ:instq"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/register file/regfile.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103816 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RegFile:regfile\"" {  } { { "ssooo_cpu.v" "regfile" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103817 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(49) " "Verilog HDL Always Construct warning at regfile.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "d:/github repos/josdc-silicore/ssooo/register file/regfile.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738774103833 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RegFile:regfile"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/branchpredictor.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103860 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BranchPredictor opcodes.txt(22) " "Verilog HDL Parameter Declaration warning at opcodes.txt(22): Parameter Declaration in module \"BranchPredictor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "opcodes.txt" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/opcodes.txt" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1738774103860 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "BranchPredictor branchpredictor.v(20) " "Verilog HDL Parameter Declaration warning at branchpredictor.v(20): Parameter Declaration in module \"BranchPredictor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1738774103861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|BranchPredictor:BPU " "Elaborating entity \"BranchPredictor\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|BranchPredictor:BPU\"" {  } { { "ssooo_cpu.v" "BPU" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 branchpredictor.v(20) " "Verilog HDL assignment warning at branchpredictor.v(20): truncated value with size 32 to match size of target (4)" {  } { { "branchpredictor.v" "" { Text "d:/github repos/josdc-silicore/ssooo/branchpredictor.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103862 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|BranchPredictor:BPU"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/reorder buffer/rob.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\"" {  } { { "ssooo_cpu.v" "rob" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(167) " "Verilog HDL assignment warning at rob.v(167): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103917 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(227) " "Verilog HDL assignment warning at rob.v(227): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103917 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(234) " "Verilog HDL assignment warning at rob.v(234): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103917 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i rob.v(165) " "Verilog HDL Always Construct warning at rob.v(165): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738774103917 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ROB:rob"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/functional unit/alu_oper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op " "Elaborating entity \"ALU_OPER\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\"" {  } { { "ssooo_cpu.v" "alu_op" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103944 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_oper.v(28) " "Verilog HDL Case Statement warning at alu_oper.v(28): incomplete case statement has no default case item" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738774103945 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP alu_oper.v(28) " "Verilog HDL Always Construct warning at alu_oper.v(28): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738774103946 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[0\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103946 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[1\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103946 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[2\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103946 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[3\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774103946 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "I rob.v 84 rs.v(60) " "Verilog HDL macro warning at rs.v(60): overriding existing definition for macro \"I\", which was defined in \"rob.v\", line 84" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 60 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1738774103972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs.v(108) " "Verilog HDL information at rs.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738774103972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/reservation station/rs.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/reservation station/rs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS " "Found entity 1: RS" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774103973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774103973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs " "Elaborating entity \"RS\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\"" {  } { { "ssooo_cpu.v" "rs" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774103975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(110) " "Verilog HDL assignment warning at rs.v(110): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103992 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(118) " "Verilog HDL assignment warning at rs.v(118): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103992 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(123) " "Verilog HDL assignment warning at rs.v(123): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103992 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(148) " "Verilog HDL assignment warning at rs.v(148): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103992 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(255) " "Verilog HDL assignment warning at rs.v(255): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774103992 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|RS:rs"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/functional unit/alu.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/functional unit/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774104013 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774104013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\"" {  } { { "ssooo_cpu.v" "alu1" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104015 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(40) " "Verilog HDL Case Statement warning at alu.v(40): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738774104017 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_res alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): inferring latch(es) for variable \"Reg_res\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738774104017 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[0\] alu.v(40) " "Inferred latch for \"Reg_res\[0\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104017 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[1\] alu.v(40) " "Inferred latch for \"Reg_res\[1\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104017 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[2\] alu.v(40) " "Inferred latch for \"Reg_res\[2\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104017 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[3\] alu.v(40) " "Inferred latch for \"Reg_res\[3\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104017 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[4\] alu.v(40) " "Inferred latch for \"Reg_res\[4\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104017 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[5\] alu.v(40) " "Inferred latch for \"Reg_res\[5\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104017 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[6\] alu.v(40) " "Inferred latch for \"Reg_res\[6\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[7\] alu.v(40) " "Inferred latch for \"Reg_res\[7\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[8\] alu.v(40) " "Inferred latch for \"Reg_res\[8\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[9\] alu.v(40) " "Inferred latch for \"Reg_res\[9\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[10\] alu.v(40) " "Inferred latch for \"Reg_res\[10\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[11\] alu.v(40) " "Inferred latch for \"Reg_res\[11\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[12\] alu.v(40) " "Inferred latch for \"Reg_res\[12\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[13\] alu.v(40) " "Inferred latch for \"Reg_res\[13\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[14\] alu.v(40) " "Inferred latch for \"Reg_res\[14\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[15\] alu.v(40) " "Inferred latch for \"Reg_res\[15\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[16\] alu.v(40) " "Inferred latch for \"Reg_res\[16\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[17\] alu.v(40) " "Inferred latch for \"Reg_res\[17\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[18\] alu.v(40) " "Inferred latch for \"Reg_res\[18\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[19\] alu.v(40) " "Inferred latch for \"Reg_res\[19\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[20\] alu.v(40) " "Inferred latch for \"Reg_res\[20\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[21\] alu.v(40) " "Inferred latch for \"Reg_res\[21\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[22\] alu.v(40) " "Inferred latch for \"Reg_res\[22\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[23\] alu.v(40) " "Inferred latch for \"Reg_res\[23\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[24\] alu.v(40) " "Inferred latch for \"Reg_res\[24\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[25\] alu.v(40) " "Inferred latch for \"Reg_res\[25\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[26\] alu.v(40) " "Inferred latch for \"Reg_res\[26\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[27\] alu.v(40) " "Inferred latch for \"Reg_res\[27\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[28\] alu.v(40) " "Inferred latch for \"Reg_res\[28\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[29\] alu.v(40) " "Inferred latch for \"Reg_res\[29\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[30\] alu.v(40) " "Inferred latch for \"Reg_res\[30\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[31\] alu.v(40) " "Inferred latch for \"Reg_res\[31\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104018 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|ALU:alu1"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddressUnit " "Found entity 1: AddressUnit" {  } { { "addressunit.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/addressunit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774104039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774104039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressUnit VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|AddressUnit:AU " "Elaborating entity \"AddressUnit\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|AddressUnit:AU\"" {  } { { "ssooo_cpu.v" "AU" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LSBuffer " "Found entity 1: LSBuffer" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774104059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774104059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSBuffer VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer " "Elaborating entity \"LSBuffer\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\"" {  } { { "ssooo_cpu.v" "lsbuffer" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsbuffer.v(120) " "Verilog HDL assignment warning at lsbuffer.v(120): truncated value with size 32 to match size of target (5)" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsbuffer.v(169) " "Verilog HDL assignment warning at lsbuffer.v(169): truncated value with size 32 to match size of target (5)" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[7\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[7\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[6\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[6\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[5\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[5\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[4\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[4\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[3\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[3\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[2\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[2\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[1\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[1\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_EA\[0\]\[31..10\] 0 lsbuffer.v(84) " "Net \"Reg_EA\[0\]\[31..10\]\" at lsbuffer.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "lsbuffer.v" "" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738774104073 "|VGA_Interface|VGA_controller:VGA_CTRL|SSOOO_CPU:cpu|LSBuffer:lsbuffer"}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/memory unit/dm.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/memory unit/dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "dm.v" "" { Text "d:/github repos/josdc-silicore/ssooo/memory unit/dm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774104090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774104090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory " "Elaborating entity \"DM\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\"" {  } { { "ssooo_cpu.v" "datamemory" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/datamemory_ip.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/datamemory_ip.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_IP " "Found entity 1: DataMemory_IP" {  } { { "datamemory_ip.v" "" { Text "d:/github repos/josdc-silicore/ssooo/datamemory_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774104108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774104108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory_IP VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory " "Elaborating entity \"DataMemory_IP\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\"" {  } { { "dm.v" "DataMemory" { Text "d:/github repos/josdc-silicore/ssooo/memory unit/dm.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "datamemory_ip.v" "altsyncram_component" { Text "d:/github repos/josdc-silicore/ssooo/datamemory_ip.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "datamemory_ip.v" "" { Text "d:/github repos/josdc-silicore/ssooo/datamemory_ip.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataMemory_IP1PORT_MIF.MIF " "Parameter \"init_file\" = \"DataMemory_IP1PORT_MIF.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774104114 ""}  } { { "datamemory_ip.v" "" { Text "d:/github repos/josdc-silicore/ssooo/datamemory_ip.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774104114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9j1 " "Found entity 1: altsyncram_n9j1" {  } { { "db/altsyncram_n9j1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_n9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774104167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774104167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n9j1 VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_n9j1:auto_generated " "Elaborating entity \"altsyncram_n9j1\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_n9j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104167 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/github repos/josdc-silicore/ssooo/common data bus/cdb.v 1 1 " "Using design file /github repos/josdc-silicore/ssooo/common data bus/cdb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "cdb.v" "" { Text "d:/github repos/josdc-silicore/ssooo/common data bus/cdb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774104190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738774104190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|CDB:cdb\"" {  } { { "ssooo_cpu.v" "cdb" { Text "d:/github repos/josdc-silicore/ssooo/ssooo_cpu.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fivebit2text VGA_controller:VGA_CTRL\|fivebit2text:I2Trd " "Elaborating entity \"fivebit2text\" for hierarchy \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\"" {  } { { "VGA_controller.v" "I2Trd" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(361) " "Verilog HDL assignment warning at VGA_controller.v(361): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104194 "|VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(362) " "Verilog HDL assignment warning at VGA_controller.v(362): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104194 "|VGA_Interface|VGA_controller:VGA_CTRL|fivebit2text:I2Trd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenbit2text_signed VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed " "Elaborating entity \"sixteenbit2text_signed\" for hierarchy \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\"" {  } { { "VGA_controller.v" "immediate_signed" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104195 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(383) " "Verilog HDL assignment warning at VGA_controller.v(383): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104196 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(384) " "Verilog HDL assignment warning at VGA_controller.v(384): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104196 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(385) " "Verilog HDL assignment warning at VGA_controller.v(385): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104196 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(386) " "Verilog HDL assignment warning at VGA_controller.v(386): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104196 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(387) " "Verilog HDL assignment warning at VGA_controller.v(387): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104196 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(394) " "Verilog HDL assignment warning at VGA_controller.v(394): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104197 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(395) " "Verilog HDL assignment warning at VGA_controller.v(395): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104197 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(396) " "Verilog HDL assignment warning at VGA_controller.v(396): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104197 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(397) " "Verilog HDL assignment warning at VGA_controller.v(397): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104197 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(398) " "Verilog HDL assignment warning at VGA_controller.v(398): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104197 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_signed:immediate_signed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenbit2text_unsigned VGA_controller:VGA_CTRL\|sixteenbit2text_unsigned:immediate_unsigned " "Elaborating entity \"sixteenbit2text_unsigned\" for hierarchy \"VGA_controller:VGA_CTRL\|sixteenbit2text_unsigned:immediate_unsigned\"" {  } { { "VGA_controller.v" "immediate_unsigned" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774104197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(416) " "Verilog HDL assignment warning at VGA_controller.v(416): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104198 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(417) " "Verilog HDL assignment warning at VGA_controller.v(417): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104198 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(418) " "Verilog HDL assignment warning at VGA_controller.v(418): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104198 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(419) " "Verilog HDL assignment warning at VGA_controller.v(419): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104198 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_controller.v(420) " "Verilog HDL assignment warning at VGA_controller.v(420): truncated value with size 32 to match size of target (8)" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738774104199 "|VGA_Interface|VGA_controller:VGA_CTRL|sixteenbit2text_unsigned:immediate_unsigned"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk " "Found clock multiplexer input_clk" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738774104977 "|VGA_Interface|input_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~0 " "Found clock multiplexer input_clk~0" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738774104977 "|VGA_Interface|input_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~1 " "Found clock multiplexer input_clk~1" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738774104977 "|VGA_Interface|input_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~2 " "Found clock multiplexer input_clk~2" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738774104977 "|VGA_Interface|input_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~3 " "Found clock multiplexer input_clk~3" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738774104977 "|VGA_Interface|input_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_clk~4 " "Found clock multiplexer input_clk~4" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1738774104977 "|VGA_Interface|input_clk~4"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1738774104977 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_BTA_rtl_0 " "Inferred dual-clock RAM node \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_BTA_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1738774108064 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|InstMem " "RAM logic \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|InstMem\" is uninferred due to asynchronous read logic" {  } { { "instq.v" "InstMem" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1738774108064 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_Rd " "RAM logic \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_Rd\" is uninferred due to inappropriate RAM size" {  } { { "rob.v" "Reg_Rd" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 91 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1738774108064 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\|Reg_ROBEN " "RAM logic \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\|Reg_ROBEN\" is uninferred due to inappropriate RAM size" {  } { { "lsbuffer.v" "Reg_ROBEN" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1738774108064 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\|Reg_opcode " "RAM logic \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|LSBuffer:lsbuffer\|Reg_opcode\" is uninferred due to inappropriate RAM size" {  } { { "lsbuffer.v" "Reg_opcode" { Text "d:/github repos/josdc-silicore/ssooo/addressunit&ld_st buffer/lsbuffer.v" 82 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1738774108064 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1738774108064 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_BTA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|Reg_BTA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1738774115157 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1738774115157 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1738774115157 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "48 " "Inferred 48 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "vga_interface.v" "Mod0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "vga_interface.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "vga_interface.v" "Mod1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "vga_interface.v" "Div1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "vga_interface.v" "Mod2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "vga_interface.v" "Div2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "vga_interface.v" "Mod3" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "vga_interface.v" "Mod4" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "vga_interface.v" "Div3" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "vga_interface.v" "Mod5" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|Div0\"" {  } { { "VGA_controller.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|autoMAN:automan\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|autoMAN:automan\|Div2\"" {  } { { "autoMAN.v" "Div2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|autoMAN:automan\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|autoMAN:automan\|Mod0\"" {  } { { "autoMAN.v" "Mod0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|autoMAN:automan\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|autoMAN:automan\|Div1\"" {  } { { "autoMAN.v" "Div1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_controller:VGA_CTRL\|autoMAN:automan\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_controller:VGA_CTRL\|autoMAN:automan\|Mult0\"" {  } { { "autoMAN.v" "Mult0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|autoMAN:automan\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|autoMAN:automan\|Div0\"" {  } { { "autoMAN.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|Div0\"" {  } { { "VGA_controller.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|Mod1\"" {  } { { "VGA_controller.v" "Mod1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trs\|Mod0\"" {  } { { "VGA_controller.v" "Mod0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 361 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trt\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trt\|Mod0\"" {  } { { "VGA_controller.v" "Mod0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 361 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trs\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trs\|Div0\"" {  } { { "VGA_controller.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trs\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trs\|Mod1\"" {  } { { "VGA_controller.v" "Mod1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trt\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trt\|Div0\"" {  } { { "VGA_controller.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trt\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trt\|Mod1\"" {  } { { "VGA_controller.v" "Mod1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div3\"" {  } { { "VGA_controller.v" "Div3" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 387 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod4\"" {  } { { "VGA_controller.v" "Mod4" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 387 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div7\"" {  } { { "VGA_controller.v" "Div7" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 398 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod9\"" {  } { { "VGA_controller.v" "Mod9" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 398 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|Mod0\"" {  } { { "VGA_controller.v" "Mod0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 361 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div0\"" {  } { { "VGA_controller.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 384 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod1\"" {  } { { "VGA_controller.v" "Mod1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 384 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div4\"" {  } { { "VGA_controller.v" "Div4" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 395 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod6\"" {  } { { "VGA_controller.v" "Mod6" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 395 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div2\"" {  } { { "VGA_controller.v" "Div2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 386 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod3\"" {  } { { "VGA_controller.v" "Mod3" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 386 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div6\"" {  } { { "VGA_controller.v" "Div6" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod8\"" {  } { { "VGA_controller.v" "Mod8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div1\"" {  } { { "VGA_controller.v" "Div1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 385 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod2\"" {  } { { "VGA_controller.v" "Mod2" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 385 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Div5\"" {  } { { "VGA_controller.v" "Div5" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 396 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod7\"" {  } { { "VGA_controller.v" "Mod7" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 396 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod0\"" {  } { { "VGA_controller.v" "Mod0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 383 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|Mod5\"" {  } { { "VGA_controller.v" "Mod5" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 394 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Tshamt\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Tshamt\|Mod0\"" {  } { { "VGA_controller.v" "Mod0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 361 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Tshamt\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Tshamt\|Div0\"" {  } { { "VGA_controller.v" "Div0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|fivebit2text:I2Tshamt\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|fivebit2text:I2Tshamt\|Mod1\"" {  } { { "VGA_controller.v" "Mod1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|Div1\"" {  } { { "VGA_controller.v" "Div1" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_controller:VGA_CTRL\|autoMAN:automan\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_controller:VGA_CTRL\|autoMAN:automan\|Div3\"" {  } { { "autoMAN.v" "Div3" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774115159 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1738774115159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|altsyncram:Reg_BTA_rtl_0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|altsyncram:Reg_BTA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774115176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|altsyncram:Reg_BTA_rtl_0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ROB:rob\|altsyncram:Reg_BTA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115176 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774115176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3d1 " "Found entity 1: altsyncram_s3d1" {  } { { "db/altsyncram_s3d1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/altsyncram_s3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774115262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115262 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774115262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_pll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774115470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115470 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774115470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774115526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115526 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774115526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rtl " "Found entity 1: lpm_divide_rtl" {  } { { "db/lpm_divide_rtl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_rtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1ie " "Found entity 1: alt_u_div_1ie" {  } { { "db/alt_u_div_1ie.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_1ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774115646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115646 ""}  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774115646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_3vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_kke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|lpm_divide:Div0\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774115799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115799 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774115799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div2\"" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774115891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div2 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115891 ""}  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774115891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_ntl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774115971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774115971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\"" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774115979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774115979 ""}  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774115979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_qll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div1\"" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div1 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116029 ""}  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qtl " "Found entity 1: lpm_divide_qtl" {  } { { "db/lpm_divide_qtl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_qtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\"" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116148 ""}  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\|multcore:mult_core VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1qg " "Found entity 1: add_sub_1qg" {  } { { "db/add_sub_1qg.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/add_sub_1qg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\|altshift:external_latency_ffs VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div0\"" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116313 ""}  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_ptl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|lpm_divide:Div0\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116404 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|lpm_divide:Mod1\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|lpm_divide:Mod1 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|fivebit2text:I2Trd\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116483 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 362 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div3\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 387 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div3 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116556 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 387 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9vl " "Found entity 1: lpm_divide_9vl" {  } { { "db/lpm_divide_9vl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_9vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_0le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod4\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 387 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod4 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116659 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 387 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_rll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div0\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 384 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div0 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116773 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 384 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div2\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 386 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div2 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116834 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 386 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5vl " "Found entity 1: lpm_divide_5vl" {  } { { "db/lpm_divide_5vl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_5vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div1\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 385 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774116943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div1 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774116944 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 385 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774116944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/lpm_divide_stl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774116987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774116987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774117004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774117004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4ie " "Found entity 1: alt_u_div_4ie" {  } { { "db/alt_u_div_4ie.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_4ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738774117028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774117028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|lpm_divide:Div1\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774117075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|lpm_divide:Div1 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774117075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774117075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774117075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774117075 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774117075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div3\"" {  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774117082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div3 " "Instantiated megafunction \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774117082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774117082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774117082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774117082 ""}  } { { "autoMAN.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/autoMAN.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738774117082 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738774120040 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[139\] VGA_controller:VGA_CTRL\|TextCurrentInst\[29\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[139\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[29\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[146\] VGA_controller:VGA_CTRL\|TextCurrentInst\[29\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[146\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[29\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[129\] VGA_controller:VGA_CTRL\|TextCurrentInst\[29\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[129\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[29\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[65\] VGA_controller:VGA_CTRL\|TextCurrentInst\[68\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[65\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[68\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[33\] VGA_controller:VGA_CTRL\|TextCurrentInst\[67\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[33\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[67\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[42\] VGA_controller:VGA_CTRL\|TextCurrentInst\[67\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[42\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[67\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[66\] VGA_controller:VGA_CTRL\|TextCurrentInst\[59\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[66\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[59\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[34\] VGA_controller:VGA_CTRL\|TextCurrentInst\[83\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[34\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[83\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[58\] VGA_controller:VGA_CTRL\|TextCurrentInst\[83\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[58\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[83\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[30\] VGA_controller:VGA_CTRL\|TextCurrentInst\[27\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[30\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[27\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[7\] VGA_controller:VGA_CTRL\|TextCurrentInst\[11\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[7\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[11\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[136\] VGA_controller:VGA_CTRL\|TextCurrentInst\[123\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[136\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[123\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[137\] VGA_controller:VGA_CTRL\|TextCurrentInst\[123\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[137\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[123\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[144\] VGA_controller:VGA_CTRL\|TextCurrentInst\[123\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[144\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[123\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[130\] VGA_controller:VGA_CTRL\|TextCurrentInst\[123\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[130\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[123\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[98\] VGA_controller:VGA_CTRL\|TextCurrentInst\[131\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[98\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[131\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[10\] VGA_controller:VGA_CTRL\|TextCurrentInst\[2\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[10\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[2\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[9\] VGA_controller:VGA_CTRL\|TextCurrentInst\[2\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[9\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[2\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[1\] VGA_controller:VGA_CTRL\|TextCurrentInst\[2\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[1\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[2\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[57\] VGA_controller:VGA_CTRL\|TextCurrentInst\[2\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[57\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[2\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[82\] VGA_controller:VGA_CTRL\|TextCurrentInst\[74\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[82\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[74\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[50\] VGA_controller:VGA_CTRL\|TextCurrentInst\[74\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[50\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[74\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[17\] VGA_controller:VGA_CTRL\|TextCurrentInst\[18\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[17\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[18\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[31\] VGA_controller:VGA_CTRL\|TextCurrentInst\[25\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[31\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[25\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[121\] VGA_controller:VGA_CTRL\|TextCurrentInst\[105\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[121\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[105\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774120249 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1738774120249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[5\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120280 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[21\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120280 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[13\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120280 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[77\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120280 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[61\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120280 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[85\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120280 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[37\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120280 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[45\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[29\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[53\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[109\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[101\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[93\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[117\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[133\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[133\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[125\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[149\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[149\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[92\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[76\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120281 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[60\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[108\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[36\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[20\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[4\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[52\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[12\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[44\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[100\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[84\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[68\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[116\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[132\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[132\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120282 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[124\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[148\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[148\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[67\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[75\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[59\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[83\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[35\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[43\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[27\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[51\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[11\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[19\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[107\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120283 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[99\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[91\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[115\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[123\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[131\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[2\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[74\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[26\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[90\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[18\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[114\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[73\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[41\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[25\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[49\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120284 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[105\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[97\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[89\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[113\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[6\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[22\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[14\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[70\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[78\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[62\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[86\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[38\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[46\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[54\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120285 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[110\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[102\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[94\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[118\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[134\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[142\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[142\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[126\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[150\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[150\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[23\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[15\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[71\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[79\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[63\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[87\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[39\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120286 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[47\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[55\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[111\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[103\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[95\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[119\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[135\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[135\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[143\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[143\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[127\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|TextCurrentInst\[151\] " "Latch VGA_controller:VGA_CTRL\|TextCurrentInst\[151\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[31\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120287 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[11\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[11\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[11\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[10\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[10\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[10\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[12\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[12\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[12\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[13\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[13\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[13\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120288 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[14\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[14\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[14\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[15\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[15\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[15\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[16\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[16\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[16\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[17\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[17\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[17\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[18\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[18\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[18\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120289 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[19\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[19\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[19\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[20\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[20\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[20\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[21\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[21\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[21\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[22\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[22\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[22\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[23\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[23\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120290 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[23\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[24\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[24\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[24\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[25\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[25\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[25\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[26\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[26\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[26\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[27\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[27\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[27\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120291 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[28\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[28\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[29\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[29\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[29\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[30\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[30\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[30\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[2\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120292 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[2\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[2\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[2\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[3\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[3\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[3\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[9\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[9\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[9\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[8\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[8\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[8\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[7\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120293 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[7\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[7\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[6\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[6\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[5\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[4\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu1\|Reg_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP1\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[4\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu2\|Reg_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP2\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[4\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU:alu3\|Reg_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|RS:rs\|RS_FU_ALUOP3\[3\]" {  } { { "rs.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reservation station/rs.v" 208 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[0\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120294 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[1\] " "Latch VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|ALU_OPER:alu_op\|ALU_OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal VGA_controller:VGA_CTRL\|SSOOO_CPU:cpu\|InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "d:/github repos/josdc-silicore/ssooo/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738774120295 ""}  } { { "alu_oper.v" "" { Text "d:/github repos/josdc-silicore/ssooo/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738774120295 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pc_register.v" "" { Text "d:/github repos/josdc-silicore/ssooo/pc_register.v" 17 -1 0 } } { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 177 -1 0 } } { "rob.v" "" { Text "d:/github repos/josdc-silicore/ssooo/reorder buffer/rob.v" 154 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738774120367 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738774120367 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[74\] VGA_controller:VGA_CTRL\|TextCurrentInst\[107\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[74\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[107\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774126338 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[131\] VGA_controller:VGA_CTRL\|TextCurrentInst\[99\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[131\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[99\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774126338 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA_controller:VGA_CTRL\|TextCurrentInst\[41\] VGA_controller:VGA_CTRL\|TextCurrentInst\[91\] " "Duplicate LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[41\]\" merged with LATCH primitive \"VGA_controller:VGA_CTRL\|TextCurrentInst\[91\]\"" {  } { { "VGA_controller.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_controller.v" 206 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1738774126338 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1738774126338 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1738774127581 "|VGA_Interface|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1738774127581 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738774127981 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod8\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod8\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod8\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod8\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod8\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod8\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod3\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod8\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod8\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod6\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod2\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"VGA_controller:VGA_CTRL\|sixteenbit2text_signed:immediate_signed\|lpm_divide:Mod7\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_uhe.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_15_result_int\[0\]~0" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|op_9~6 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|op_9~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_5_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_5_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_5_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_6_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_6_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_6_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_7_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_7_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 92 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_8_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_8_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_8_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_9_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_9_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_9_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_10_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_10_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_10_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_11_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_11_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_11_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_12_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_12_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_12_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_13_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_13_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_13_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""} { "Info" "ISCL_SCL_CELL_NAME" "VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~8 " "Logic cell \"VGA_controller:VGA_CTRL\|autoMAN:automan\|lpm_divide:Mod0\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~8\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_14_result_int\[0\]~8" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/db/alt_u_div_she.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774138690 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1738774138690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/VGA_Interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774139108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738774140271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738774140271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774141386 "|VGA_Interface|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774141386 "|VGA_Interface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774141386 "|VGA_Interface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774141386 "|VGA_Interface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774141386 "|VGA_Interface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "vga_interface.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/QuartusVGAinterface/vga_interface.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1738774141386 "|VGA_Interface|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1738774141386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23589 " "Implemented 23589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738774141386 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738774141386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23401 " "Implemented 23401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738774141386 ""} { "Info" "ICUT_CUT_TM_RAMS" "100 " "Implemented 100 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1738774141386 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1738774141386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738774141386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 583 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 583 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5016 " "Peak virtual memory: 5016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738774141510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  5 19:49:01 2025 " "Processing ended: Wed Feb  5 19:49:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738774141510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738774141510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738774141510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738774141510 ""}
