// Seed: 3896033102
module module_0 (
    input  tri1 id_0,
    output wire id_1
);
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output supply0 id_2,
    output wire id_3,
    input wand id_4,
    input logic id_5,
    output wand id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wor id_10,
    output wand id_11
);
  supply1 id_13 = id_9;
  always @(1) id_1 <= (id_5);
  module_0(
      id_0, id_11
  );
endmodule
