# colecovision
Modification of ColecoVision Mister Core to be able to use DDR3 DDR3 RAM or SDRAM module on a Terasic DE10 nano. This was an HDL training exercise.


I am pleased to announce the formation of an FPGA Low Latency Trading Development Group. We welcome interested individuals to connect and collaborate with us.
Please consider joining our Discord community for further discussion and updates at: [https://discord.com/invite/JKpshJr]
