// Seed: 127471504
module module_0 (
    output tri0 id_0,
    output wire id_1,
    output tri0 id_2
);
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    output wand id_6,
    input wand id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input wor id_11,
    inout tri1 id_12,
    output tri0 id_13
);
  assign id_13 = {1 != 1, id_2};
  module_0 modCall_1 (
      id_6,
      id_12,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_13 = id_9 == 1'd0;
endmodule
