version 3
Z:/Lab3/p22.vhd
p22
VHDL
VHDL
Z:/Lab3/test22.xwv
Clocked
-
-
2000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
30000000
30000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
a
clk
b
clk
carry_out
clk
reset
clk
sum
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
carry_out_DIFF
sum_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
reset
a
b
carry_out
sum
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
