{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.948333",
   "Default View_TopLeft":"-328,0",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hbm_refclk -pg 1 -lvl 3 -x 740 -y 220 -defaultsOSRD -right
preplace port AXIS_IN0 -pg 1 -lvl 0 -x 0 -y 370 -defaultsOSRD
preplace port AXIS_IN1 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port axis_out -pg 1 -lvl 3 -x 740 -y 60 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_hbm_cattrip -pg 1 -lvl 3 -x 740 -y 260 -defaultsOSRD
preplace port port-id_ram_reader_idle0 -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD -left
preplace port port-id_start_ram_reader0 -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port port-id_has_data0 -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD -left
preplace port port-id_inflow_done0 -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD -left
preplace port port-id_overflow_0 -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD -left
preplace port port-id_has_data1 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD -left
preplace port port-id_inflow_done1 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD -left
preplace port port-id_overflow_1 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD -left
preplace port port-id_ram_reader_idle1 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD -left
preplace port port-id_start_ram_reader1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace portBus hbm_temp -pg 1 -lvl 3 -x 740 -y 240 -defaultsOSRD
preplace portBus inflow_q -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus hwm_0 -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD -left
preplace portBus hwm_1 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD -left
preplace inst ram -pg 1 -lvl 2 -x 580 -y 220 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 151 147 149 150 152 148} -defaultsOSRD -pinDir AXI_WR1 left -pinY AXI_WR1 20L -pinDir AXI_RD1 left -pinY AXI_RD1 0L -pinDir AXI_WR0 left -pinY AXI_WR0 170L -pinDir AXI_RD0 left -pinY AXI_RD0 190L -pinDir hbm_refclk right -pinY hbm_refclk 0R -pinDir axi_nn_aclk left -pinY axi_nn_aclk 250L -pinDir axi_nn_resetn left -pinY axi_nn_resetn 210L -pinBusDir hbm_temp right -pinBusY hbm_temp 20R -pinDir hbm_cattrip right -pinY hbm_cattrip 40R -pinDir aclk left -pinY aclk 270L -pinDir aresetn left -pinY aresetn 230L
preplace inst channel_0 -pg 1 -lvl 1 -x 220 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 82 80 81 83 84 85 86 88 87 89} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir M_AXI_WR right -pinY M_AXI_WR 20R -pinDir M_AXI_RD right -pinY M_AXI_RD 40R -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 20L -pinBusDir inflow_q left -pinBusY inflow_q 40L -pinDir ram_reader_idle left -pinY ram_reader_idle 80L -pinDir start_ram_reader left -pinY start_ram_reader 100L -pinDir has_data left -pinY has_data 120L -pinDir inflow_done left -pinY inflow_done 140L -pinBusDir high_water_mark left -pinBusY high_water_mark 180L -pinDir overflow left -pinY overflow 160L -pinDir mux_select right -pinY mux_select 60R
preplace inst channel_1 -pg 1 -lvl 1 -x 220 -y 60 -swap {0 1 2 3 44 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 4 41 42 43 40 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 86 87 88 85} -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir M_AXI_WR right -pinY M_AXI_WR 180R -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir M_AXI_RD right -pinY M_AXI_RD 160R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir inflow_q left -pinBusY inflow_q 60L -pinDir has_data left -pinY has_data 80L -pinDir inflow_done left -pinY inflow_done 100L -pinBusDir high_water_mark left -pinBusY high_water_mark 140L -pinDir overflow left -pinY overflow 160L -pinDir ram_reader_idle left -pinY ram_reader_idle 180L -pinDir start_ram_reader left -pinY start_ram_reader 120L
preplace inst output_mux -pg 1 -lvl 2 -x 580 -y 60 -swap {5 1 2 3 4 0 6 7 8 9 10 11 12 13 14 15 16} -defaultsOSRD -pinDir axis0 left -pinY axis0 20L -pinDir axis1 left -pinY axis1 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 40L -pinDir input_select left -pinY input_select 60L
preplace netloc channel_0_high_water_mark 1 0 1 N 550
preplace netloc channel_0_mux_select 1 1 1 400 120n
preplace netloc channel_0_overflow 1 0 1 NJ 530
preplace netloc channel_0_ram_reader_idle 1 0 1 NJ 450
preplace netloc channel_1_high_water_mark 1 0 1 NJ 200
preplace netloc channel_1_idle 1 0 1 NJ 240
preplace netloc channel_1_overflow 1 0 1 NJ 220
preplace netloc pcie_bridge_axi_aclk 1 0 2 40 310 440
preplace netloc ram_hbm_cattrip 1 2 1 NJ 260
preplace netloc ram_hbm_temp 1 2 1 NJ 240
preplace netloc resetn_1 1 0 2 60 290 420
preplace netloc start_ram_reader_0 1 0 1 NJ 470
preplace netloc stream_to_ram_0_done 1 0 1 NJ 510
preplace netloc stream_to_ram_0_has_data 1 0 1 NJ 490
preplace netloc stream_to_ram_1_done 1 0 1 NJ 160
preplace netloc stream_to_ram_1_has_data 1 0 1 NJ 140
preplace netloc switch_ctrl_0_inflow_q 1 0 1 20 120n
preplace netloc switch_ctrl_ram_reader_start1 1 0 1 NJ 180
preplace netloc Conn1 1 2 1 NJ 60
preplace netloc RD_AXI_1 1 1 1 N 410
preplace netloc RD_AXI_2 1 1 1 N 220
preplace netloc WR_AXI_1 1 1 1 N 390
preplace netloc WR_AXI_2 1 1 1 N 240
preplace netloc axis_switch_axis_out0 1 0 1 NJ 370
preplace netloc axis_switch_axis_out1 1 0 1 NJ 60
preplace netloc channel_0_AXIS_OUT 1 1 1 380 80n
preplace netloc channel_1_AXIS_OUT 1 1 1 N 60
preplace netloc hbm_refclk_1 1 2 1 N 220
levelinfo -pg 1 0 220 580 740
pagesize -pg 1 -db -bbox -sgen -190 0 900 600
",
   "No Loops_ScaleFactor":"0.948333",
   "No Loops_TopLeft":"-348,1",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port hbm0_refclk -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port AXIS_IN0 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port AXIS_IN1 -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port axis_out -pg 1 -lvl 3 -x 760 -y 410 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_hbm_cattrip -pg 1 -lvl 3 -x 760 -y 170 -defaultsOSRD
preplace port port-id_ram_reader_idle0 -pg 1 -lvl 3 -x 760 -y 20 -defaultsOSRD
preplace port port-id_start_ram_reader0 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_has_data0 -pg 1 -lvl 3 -x 760 -y 290 -defaultsOSRD
preplace port port-id_inflow_done0 -pg 1 -lvl 3 -x 760 -y 310 -defaultsOSRD
preplace port port-id_overflow_0 -pg 1 -lvl 3 -x 760 -y 330 -defaultsOSRD
preplace port port-id_has_data1 -pg 1 -lvl 3 -x 760 -y 500 -defaultsOSRD
preplace port port-id_inflow_done1 -pg 1 -lvl 3 -x 760 -y 520 -defaultsOSRD
preplace port port-id_overflow_1 -pg 1 -lvl 3 -x 760 -y 560 -defaultsOSRD
preplace port port-id_ram_reader_idle1 -pg 1 -lvl 3 -x 760 -y 580 -defaultsOSRD
preplace port port-id_start_ram_reader1 -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace portBus hbm_temp -pg 1 -lvl 3 -x 760 -y 150 -defaultsOSRD
preplace portBus inflow_q -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace portBus hwm_0 -pg 1 -lvl 3 -x 760 -y 270 -defaultsOSRD
preplace portBus hwm_1 -pg 1 -lvl 3 -x 760 -y 540 -defaultsOSRD
preplace inst ram -pg 1 -lvl 2 -x 600 -y 160 -defaultsOSRD
preplace inst channel_0 -pg 1 -lvl 1 -x 200 -y 180 -defaultsOSRD
preplace inst channel_1 -pg 1 -lvl 1 -x 200 -y 460 -defaultsOSRD
preplace inst output_mux -pg 1 -lvl 2 -x 600 -y 410 -defaultsOSRD
preplace netloc channel_0_high_water_mark 1 1 2 420J 290 730J
preplace netloc channel_0_mux_select 1 1 1 400 260n
preplace netloc channel_0_overflow 1 1 2 450J 320 730J
preplace netloc channel_0_ram_reader_idle 1 1 2 360J 20 NJ
preplace netloc channel_1_high_water_mark 1 1 2 410J 540 NJ
preplace netloc channel_1_idle 1 1 2 360J 580 NJ
preplace netloc channel_1_overflow 1 1 2 380J 560 NJ
preplace netloc pcie_bridge_axi_aclk 1 0 2 40 320 440
preplace netloc ram_hbm_cattrip 1 2 1 NJ 170
preplace netloc ram_hbm_temp 1 2 1 NJ 150
preplace netloc resetn_1 1 0 2 30 330 470
preplace netloc start_ram_reader_0 1 0 1 NJ 220
preplace netloc stream_to_ram_0_done 1 1 2 460J 310 NJ
preplace netloc stream_to_ram_0_has_data 1 1 2 430J 300 740J
preplace netloc stream_to_ram_1_done 1 1 2 440J 520 NJ
preplace netloc stream_to_ram_1_has_data 1 1 2 460J 500 NJ
preplace netloc switch_ctrl_0_inflow_q 1 0 1 20 200n
preplace netloc switch_ctrl_ram_reader_start1 1 0 1 NJ 500
preplace netloc Conn1 1 2 1 NJ 410
preplace netloc RD_AXI_1 1 1 1 N 140
preplace netloc RD_AXI_2 1 1 1 410 100n
preplace netloc WR_AXI_1 1 1 1 N 120
preplace netloc WR_AXI_2 1 1 1 380 80n
preplace netloc axis_switch_axis_out0 1 0 1 NJ 140
preplace netloc axis_switch_axis_out1 1 0 1 NJ 420
preplace netloc channel_0_AXIS_OUT 1 1 1 370 100n
preplace netloc channel_1_AXIS_OUT 1 1 1 430 400n
preplace netloc hbm_refclk_1 1 0 2 NJ 310 390J
levelinfo -pg 1 0 200 600 760
pagesize -pg 1 -db -bbox -sgen -180 0 930 600
"
}

