// Seed: 2646283030
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9 = id_5;
  wire id_10;
  assign id_3 = 1'b0 + 1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output supply0 id_2,
    output uwire id_3,
    output supply0 id_4
    , id_14,
    output wand id_5,
    input tri0 id_6,
    output wor id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    output tri id_12
);
  tri id_15;
  assign id_8 = id_15;
  module_0(
      id_14, id_14, id_14, id_14, id_14, id_14, id_14, id_14
  );
  assign id_15 = id_11;
  wire id_16;
  assign id_2 = 1;
endmodule
