// Seed: 1205946464
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output uwire id_4
);
  assign id_4 = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand _id_4,
    input uwire id_5
);
  static logic id_7;
  logic [id_4 : -1] id_8, id_9, id_10;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1,
      id_0,
      id_0
  );
endmodule
