// Seed: 951159840
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input supply0 id_9
    , id_12,
    input wire id_10
);
  wire id_13;
  assign id_0 = ~|id_9;
  wire id_14;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    output wand id_6,
    input supply1 id_7
    , id_13,
    input uwire id_8,
    input supply0 id_9,
    input wire id_10,
    output wor id_11
);
  supply1  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  =  1  ;
  module_0(
      id_34, id_28, id_20, id_33, id_19, id_10, id_9, id_16, id_33, id_9, id_27
  );
  wire id_36;
  or (
      id_1,
      id_35,
      id_30,
      id_3,
      id_20,
      id_26,
      id_29,
      id_15,
      id_10,
      id_31,
      id_5,
      id_32,
      id_8,
      id_14,
      id_17,
      id_23,
      id_13,
      id_9,
      id_18
  );
  assign id_4 = id_14;
endmodule
