
*** Running vivado
    with args -log PG_OV_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PG_OV_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PG_OV_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top PG_OV_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 2966 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_clk_wiz_0_0/PG_OV_clk_wiz_0_0_board.xdc] for cell 'PG_OV_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_clk_wiz_0_0/PG_OV_clk_wiz_0_0_board.xdc] for cell 'PG_OV_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_clk_wiz_0_0/PG_OV_clk_wiz_0_0.xdc] for cell 'PG_OV_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_clk_wiz_0_0/PG_OV_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_clk_wiz_0_0/PG_OV_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1312.582 ; gain = 572.711
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_clk_wiz_0_0/PG_OV_clk_wiz_0_0.xdc] for cell 'PG_OV_i/clk_wiz_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_processing_system7_0_0/PG_OV_processing_system7_0_0.xdc] for cell 'PG_OV_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_processing_system7_0_0/PG_OV_processing_system7_0_0.xdc] for cell 'PG_OV_i/processing_system7_0/inst'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_rst_ps7_0_100M_0/PG_OV_rst_ps7_0_100M_0_board.xdc] for cell 'PG_OV_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_rst_ps7_0_100M_0/PG_OV_rst_ps7_0_100M_0_board.xdc] for cell 'PG_OV_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_rst_ps7_0_100M_0/PG_OV_rst_ps7_0_100M_0.xdc] for cell 'PG_OV_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/sources_1/bd/PG_OV/ip/PG_OV_rst_ps7_0_100M_0/PG_OV_rst_ps7_0_100M_0.xdc] for cell 'PG_OV_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/constrs_1/new/PYNQ-Z1.xdc]
Finished Parsing XDC File [D:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.srcs/constrs_1/new/PYNQ-Z1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1312.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1312.582 ; gain = 1009.828
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.764 . Memory (MB): peak = 1312.582 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1461f9d0a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.979 . Memory (MB): peak = 1321.629 ; gain = 9.047

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 93a2353d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8a9d7518

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 20 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fd1625dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 239 cells
INFO: [Opt 31-1021] In phase Sweep, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fd1625dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fd1625dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fd1625dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              30  |                                              2  |
|  Constant propagation         |               0  |              20  |                                              0  |
|  Sweep                        |               0  |             239  |                                              8  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1459.977 ; gain = 0.000
Ending Logic Optimization Task | Checksum: aebd7554

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1459.977 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: aebd7554

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1459.977 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aebd7554

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1459.977 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1459.977 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: aebd7554

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1459.977 ; gain = 147.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1459.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.runs/impl_1/PG_OV_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PG_OV_wrapper_drc_opted.rpt -pb PG_OV_wrapper_drc_opted.pb -rpx PG_OV_wrapper_drc_opted.rpx
Command: report_drc -file PG_OV_wrapper_drc_opted.rpt -pb PG_OV_wrapper_drc_opted.pb -rpx PG_OV_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.runs/impl_1/PG_OV_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1459.977 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 98040308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1459.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1459.977 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b645cb03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1459.977 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 145ce4f73

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 145ce4f73

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1523.094 ; gain = 63.117
Phase 1 Placer Initialization | Checksum: 145ce4f73

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 143764f8c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1523.094 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: eb72cfed

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.094 ; gain = 63.117
Phase 2.2 Global Placement Core | Checksum: 1388884b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.094 ; gain = 63.117
Phase 2 Global Placement | Checksum: 1388884b4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 204aaae59

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13adbf3d3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ece0592f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14bcc98ff

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13505ba9f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11c170f96

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13b22cf66

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1523.094 ; gain = 63.117
Phase 3 Detail Placement | Checksum: 13b22cf66

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1523.094 ; gain = 63.117

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 137b0d676

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net PG_OV_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 137b0d676

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1563.070 ; gain = 103.094
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.984. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1033c4bab

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1563.070 ; gain = 103.094
Phase 4.1 Post Commit Optimization | Checksum: 1033c4bab

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1563.070 ; gain = 103.094

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1033c4bab

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1563.070 ; gain = 103.094

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1033c4bab

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1563.070 ; gain = 103.094

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1563.070 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: b6d1bf34

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1563.070 ; gain = 103.094
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b6d1bf34

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1563.070 ; gain = 103.094
Ending Placer Task | Checksum: 76724a91

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1563.070 ; gain = 103.094
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1563.070 ; gain = 103.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1563.070 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1563.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.runs/impl_1/PG_OV_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PG_OV_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1563.070 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file PG_OV_wrapper_utilization_placed.rpt -pb PG_OV_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PG_OV_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1563.070 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 75ef32f4 ConstDB: 0 ShapeSum: 83179d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1c5e97ff0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1637.984 ; gain = 67.258
Post Restoration Checksum: NetGraph: d9adb7f2 NumContArr: ec3bc7fe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c5e97ff0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1668.336 ; gain = 97.609

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c5e97ff0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1678.445 ; gain = 107.719

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c5e97ff0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1678.445 ; gain = 107.719
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f9c5e5f3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1735.320 ; gain = 164.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.968  | TNS=0.000  | WHS=-0.174 | THS=-19.956|

Phase 2 Router Initialization | Checksum: 1fed66169

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1847.285 ; gain = 276.559

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20344
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20343
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fe05c40f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2801
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19a9770d8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.836  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d630648e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1847.285 ; gain = 276.559
Phase 4 Rip-up And Reroute | Checksum: 1d630648e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d630648e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d630648e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.285 ; gain = 276.559
Phase 5 Delay and Skew Optimization | Checksum: 1d630648e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19f16792f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.285 ; gain = 276.559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.850  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1441c24a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.285 ; gain = 276.559
Phase 6 Post Hold Fix | Checksum: 1441c24a3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.17003 %
  Global Horizontal Routing Utilization  = 5.43796 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a9b50d88

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a9b50d88

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e5f62e09

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1847.285 ; gain = 276.559

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.850  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e5f62e09

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1847.285 ; gain = 276.559
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1847.285 ; gain = 276.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1847.285 ; gain = 284.215
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1847.285 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1847.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.runs/impl_1/PG_OV_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PG_OV_wrapper_drc_routed.rpt -pb PG_OV_wrapper_drc_routed.pb -rpx PG_OV_wrapper_drc_routed.rpx
Command: report_drc -file PG_OV_wrapper_drc_routed.rpt -pb PG_OV_wrapper_drc_routed.pb -rpx PG_OV_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.runs/impl_1/PG_OV_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PG_OV_wrapper_methodology_drc_routed.rpt -pb PG_OV_wrapper_methodology_drc_routed.pb -rpx PG_OV_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file PG_OV_wrapper_methodology_drc_routed.rpt -pb PG_OV_wrapper_methodology_drc_routed.pb -rpx PG_OV_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/SInglePhotons/Vivado Projects/PG_NEW/PG_NEW.runs/impl_1/PG_OV_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1847.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file PG_OV_wrapper_power_routed.rpt -pb PG_OV_wrapper_power_summary_routed.pb -rpx PG_OV_wrapper_power_routed.rpx
Command: report_power -file PG_OV_wrapper_power_routed.rpt -pb PG_OV_wrapper_power_summary_routed.pb -rpx PG_OV_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.855 ; gain = 1.570
INFO: [runtcl-4] Executing : report_route_status -file PG_OV_wrapper_route_status.rpt -pb PG_OV_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PG_OV_wrapper_timing_summary_routed.rpt -pb PG_OV_wrapper_timing_summary_routed.pb -rpx PG_OV_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file PG_OV_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file PG_OV_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PG_OV_wrapper_bus_skew_routed.rpt -pb PG_OV_wrapper_bus_skew_routed.pb -rpx PG_OV_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force PG_OV_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__2 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__2 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__3 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__3 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__2 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__2 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__3 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__3 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__4 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__4 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__5 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__5 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__6 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__6 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__7 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__7 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__2 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__2 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__3 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__3 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__4 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__4 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__5 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__5 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__6 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__6 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1 input PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__2 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__3 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__2 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__3 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__4 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__5 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__6 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__7 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__2 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__3 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__4 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__5 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__6 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1 output PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O171/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/O21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/P1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__2 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__3 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/decimal__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__2 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__3 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__4 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__5 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__6 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__7 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_0_out__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__2 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__3 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__4 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__5 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__6 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/p_2_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1 multiplier stage PG_OV_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/sel00__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 155 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PG_OV_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 155 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2265.855 ; gain = 417.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 15:16:49 2019...
