{"sha": "60be12c32cb3a07a64efdab1f0ee6fd74536cc93", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjBiZTEyYzMyY2IzYTA3YTY0ZWZkYWIxZjBlZTZmZDc0NTM2Y2M5Mw==", "commit": {"author": {"name": "zhengnannan", "email": "zhengnannan@huawei.com", "date": "2020-11-03T13:56:39Z"}, "committer": {"name": "Richard Sandiford", "email": "richard.sandiford@arm.com", "date": "2020-11-03T13:56:39Z"}, "message": "AArch64: Add FLAG for AES/SHA/SM3/SM4 intrinsics [PR94442]\n\n2020-11-03  Zhiheng Xie  <xiezhiheng@huawei.com>\n\t    Nannan Zheng  <zhengnannan@huawei.com>\n\ngcc/ChangeLog:\n\n\t* config/aarch64/aarch64-simd-builtins.def: Add proper FLAG\n\tfor AES/SHA/SM3/SM4 intrinsics.", "tree": {"sha": "28bd36666a9abafbb335065214492daa9e8c63b2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/28bd36666a9abafbb335065214492daa9e8c63b2"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/60be12c32cb3a07a64efdab1f0ee6fd74536cc93", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/60be12c32cb3a07a64efdab1f0ee6fd74536cc93", "html_url": "https://github.com/Rust-GCC/gccrs/commit/60be12c32cb3a07a64efdab1f0ee6fd74536cc93", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/60be12c32cb3a07a64efdab1f0ee6fd74536cc93/comments", "author": null, "committer": {"login": "rsandifo-arm", "id": 28043039, "node_id": "MDQ6VXNlcjI4MDQzMDM5", "avatar_url": "https://avatars.githubusercontent.com/u/28043039?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo-arm", "html_url": "https://github.com/rsandifo-arm", "followers_url": "https://api.github.com/users/rsandifo-arm/followers", "following_url": "https://api.github.com/users/rsandifo-arm/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo-arm/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo-arm/orgs", "repos_url": "https://api.github.com/users/rsandifo-arm/repos", "events_url": "https://api.github.com/users/rsandifo-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "c229693ba6f5abb245fc71ebef4b8f7720e8ccf5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c229693ba6f5abb245fc71ebef4b8f7720e8ccf5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c229693ba6f5abb245fc71ebef4b8f7720e8ccf5"}], "stats": {"total": 54, "additions": 27, "deletions": 27}, "files": [{"sha": "5b78bc536e02b9aa14152f944db30da8d9b4a2b6", "filename": "gcc/config/aarch64/aarch64-simd-builtins.def", "status": "modified", "additions": 27, "deletions": 27, "changes": 54, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/60be12c32cb3a07a64efdab1f0ee6fd74536cc93/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/60be12c32cb3a07a64efdab1f0ee6fd74536cc93/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def?ref=60be12c32cb3a07a64efdab1f0ee6fd74536cc93", "patch": "@@ -514,24 +514,24 @@\n   BUILTIN_VALLDIF (BSL_S, simd_bsl, 0, ALL)\n \n   /* Implemented by aarch64_crypto_aes<op><mode>.  */\n-  VAR1 (BINOPU, crypto_aese, 0, ALL, v16qi)\n-  VAR1 (BINOPU, crypto_aesd, 0, ALL, v16qi)\n-  VAR1 (UNOPU, crypto_aesmc, 0, ALL, v16qi)\n-  VAR1 (UNOPU, crypto_aesimc, 0, ALL, v16qi)\n+  VAR1 (BINOPU, crypto_aese, 0, NONE, v16qi)\n+  VAR1 (BINOPU, crypto_aesd, 0, NONE, v16qi)\n+  VAR1 (UNOPU, crypto_aesmc, 0, NONE, v16qi)\n+  VAR1 (UNOPU, crypto_aesimc, 0, NONE, v16qi)\n \n   /* Implemented by aarch64_crypto_sha1<op><mode>.  */\n-  VAR1 (UNOPU, crypto_sha1h, 0, ALL, si)\n-  VAR1 (BINOPU, crypto_sha1su1, 0, ALL, v4si)\n-  VAR1 (TERNOPU, crypto_sha1c, 0, ALL, v4si)\n-  VAR1 (TERNOPU, crypto_sha1m, 0, ALL, v4si)\n-  VAR1 (TERNOPU, crypto_sha1p, 0, ALL, v4si)\n-  VAR1 (TERNOPU, crypto_sha1su0, 0, ALL, v4si)\n+  VAR1 (UNOPU, crypto_sha1h, 0, NONE, si)\n+  VAR1 (BINOPU, crypto_sha1su1, 0, NONE, v4si)\n+  VAR1 (TERNOPU, crypto_sha1c, 0, NONE, v4si)\n+  VAR1 (TERNOPU, crypto_sha1m, 0, NONE, v4si)\n+  VAR1 (TERNOPU, crypto_sha1p, 0, NONE, v4si)\n+  VAR1 (TERNOPU, crypto_sha1su0, 0, NONE, v4si)\n \n   /* Implemented by aarch64_crypto_sha256<op><mode>.  */\n-  VAR1 (TERNOPU, crypto_sha256h, 0, ALL, v4si)\n-  VAR1 (TERNOPU, crypto_sha256h2, 0, ALL, v4si)\n-  VAR1 (BINOPU, crypto_sha256su0, 0, ALL, v4si)\n-  VAR1 (TERNOPU, crypto_sha256su1, 0, ALL, v4si)\n+  VAR1 (TERNOPU, crypto_sha256h, 0, NONE, v4si)\n+  VAR1 (TERNOPU, crypto_sha256h2, 0, NONE, v4si)\n+  VAR1 (BINOPU, crypto_sha256su0, 0, NONE, v4si)\n+  VAR1 (TERNOPU, crypto_sha256su1, 0, NONE, v4si)\n \n   /* Implemented by aarch64_crypto_pmull<mode>.  */\n   VAR1 (BINOPP, crypto_pmull, 0, NONE, di)\n@@ -633,27 +633,27 @@\n   BUILTIN_GPI (UNOPUS, fixuns_truncdf, 2, FP)\n \n   /* Implemented by aarch64_sm3ss1qv4si.  */\n-  VAR1 (TERNOPU, sm3ss1q, 0, ALL, v4si)\n+  VAR1 (TERNOPU, sm3ss1q, 0, NONE, v4si)\n   /* Implemented by aarch64_sm3tt<sm3tt_op>qv4si.  */\n-  VAR1 (QUADOPUI, sm3tt1aq, 0, ALL, v4si)\n-  VAR1 (QUADOPUI, sm3tt1bq, 0, ALL, v4si)\n-  VAR1 (QUADOPUI, sm3tt2aq, 0, ALL, v4si)\n-  VAR1 (QUADOPUI, sm3tt2bq, 0, ALL, v4si)\n+  VAR1 (QUADOPUI, sm3tt1aq, 0, NONE, v4si)\n+  VAR1 (QUADOPUI, sm3tt1bq, 0, NONE, v4si)\n+  VAR1 (QUADOPUI, sm3tt2aq, 0, NONE, v4si)\n+  VAR1 (QUADOPUI, sm3tt2bq, 0, NONE, v4si)\n   /* Implemented by aarch64_sm3partw<sm3part_op>qv4si.  */\n-  VAR1 (TERNOPU, sm3partw1q, 0, ALL, v4si)\n-  VAR1 (TERNOPU, sm3partw2q, 0, ALL, v4si)\n+  VAR1 (TERNOPU, sm3partw1q, 0, NONE, v4si)\n+  VAR1 (TERNOPU, sm3partw2q, 0, NONE, v4si)\n   /* Implemented by aarch64_sm4eqv4si.  */\n-  VAR1 (BINOPU, sm4eq, 0, ALL, v4si)\n+  VAR1 (BINOPU, sm4eq, 0, NONE, v4si)\n   /* Implemented by aarch64_sm4ekeyqv4si.  */\n-  VAR1 (BINOPU, sm4ekeyq, 0, ALL, v4si)\n+  VAR1 (BINOPU, sm4ekeyq, 0, NONE, v4si)\n   /* Implemented by aarch64_crypto_sha512hqv2di.  */\n-  VAR1 (TERNOPU, crypto_sha512hq, 0, ALL, v2di)\n+  VAR1 (TERNOPU, crypto_sha512hq, 0, NONE, v2di)\n   /* Implemented by aarch64_sha512h2qv2di.  */\n-  VAR1 (TERNOPU, crypto_sha512h2q, 0, ALL, v2di)\n+  VAR1 (TERNOPU, crypto_sha512h2q, 0, NONE, v2di)\n   /* Implemented by aarch64_crypto_sha512su0qv2di.  */\n-  VAR1 (BINOPU, crypto_sha512su0q, 0, ALL, v2di)\n+  VAR1 (BINOPU, crypto_sha512su0q, 0, NONE, v2di)\n   /* Implemented by aarch64_crypto_sha512su1qv2di.  */\n-  VAR1 (TERNOPU, crypto_sha512su1q, 0, ALL, v2di)\n+  VAR1 (TERNOPU, crypto_sha512su1q, 0, NONE, v2di)\n   /* Implemented by eor3q<mode>4.  */\n   BUILTIN_VQ_I (TERNOPU, eor3q, 4, ALL)\n   BUILTIN_VQ_I (TERNOP, eor3q, 4, ALL)"}]}