============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 29 2025  04:46:09 pm
  Module:                 biriscv_multiplier
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4 ps) Setup Check with Pin Stage1_s_reg[0][63]/CK->D
          Group: clk_i
     Startpoint: (F) opcode_ra_operand_i[2]
          Clock: (R) clk_i
       Endpoint: (R) Stage1_s_reg[0][63]/D
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1100          100     
                                              
             Setup:-      18                  
       Uncertainty:-      50                  
     Required Time:=    1032                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-     628                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay             300             biriscv_multiplier.s_line_30_63_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  opcode_ra_operand_i[2] -       -     F     (arrival)      1  6.6   252     0     400    (-,-) 
  g36184/Y               -       A->Y  R     CLKINVX8       1  6.0    38    23     423    (-,-) 
  g36183/Y               -       A->Y  F     CLKINVX6       2  7.5    14    12     435    (-,-) 
  SUB_UNS_OP1_g1261/Y    -       A->Y  R     CLKINVX6       2  8.1    11    10     445    (-,-) 
  SUB_UNS_OP1_g1260/Y    -       A->Y  F     CLKINVX6       1  5.9     9     9     454    (-,-) 
  SUB_UNS_OP1_g1208/Y    -       A->Y  R     NOR2X6         1  5.0    14    14     468    (-,-) 
  SUB_UNS_OP1_g1191/Y    -       A->Y  F     NAND2X4        1  5.5    21    18     485    (-,-) 
  SUB_UNS_OP1_g1190/Y    -       B->Y  R     NOR2X6         4  9.9    24    18     503    (-,-) 
  SUB_UNS_OP1_g1189/Y    -       B->Y  R     CLKAND2X6      5 10.6    15    23     526    (-,-) 
  SUB_UNS_OP1_g1184/Y    -       C->Y  F     NAND3X1        1  3.5    57    38     564    (-,-) 
  SUB_UNS_OP1_g1171/Y    -       B->Y  R     CLKXOR2X1      1  3.2    21    33     597    (-,-) 
  g60444/Y               -       B->Y  F     MXI2X2         2  7.1    23    43     640    (-,-) 
  g60377/Y               -       C0->Y R     AOI211X2       5 11.5   104    62     702    (-,-) 
  g60342/Y               -       B->Y  R     OR2X6         26 51.9    55    54     756    (-,-) 
  g59778/Y               -       B0->Y R     OA21X2        33 61.3   175   128     884    (-,-) 
  g59248/Y               -       A->Y  F     CLKINVX6       1  3.4    29    25     908    (-,-) 
  g59223__6161/Y         -       B->Y  F     OR2X4         32 63.2   102    83     992    (-,-) 
  g58224__4733/Y         -       B0->Y R     OAI2BB1X1      1  3.3    40    36    1028    (-,-) 
  Stage1_s_reg[0][63]/D  <<<     -     R     DFFRHQX1       1    -     -     0    1028    (-,-) 
#-----------------------------------------------------------------------------------------------

