Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Tue Jan 24 22:40:04 2017
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.362        0.000                      0                47356        0.015        0.000                      0                47356        3.750        0.000                       0                 19226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_2          0.362        0.000                      0                46510        0.015        0.000                      0                46510        3.750        0.000                       0                 19226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               1.532        0.000                      0                  846        0.181        0.000                      0                  846  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 2.187ns (24.161%)  route 6.865ns (75.839%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.264    11.009    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X104Y18        LUT2 (Prop_lut2_I1_O)        0.124    11.133 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=13, routed)          0.932    12.065    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/n_5_opt_has_pipe.first_q[30]_i_1
    SLICE_X112Y15        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.696    12.875    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X112Y15                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.229    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X112Y15        FDRE (Setup_fdre_C_R)       -0.524    12.427    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 2.187ns (24.161%)  route 6.865ns (75.839%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.264    11.009    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X104Y18        LUT2 (Prop_lut2_I1_O)        0.124    11.133 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=13, routed)          0.932    12.065    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/n_5_opt_has_pipe.first_q[30]_i_1
    SLICE_X112Y15        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.696    12.875    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X112Y15                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.229    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X112Y15        FDRE (Setup_fdre_C_R)       -0.524    12.427    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.187ns (24.152%)  route 6.868ns (75.848%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.220    10.965    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.979    12.068    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X110Y13        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.697    12.877    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X110Y13                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.229    13.106    
                         clock uncertainty           -0.154    12.952    
    SLICE_X110Y13        FDRE (Setup_fdre_C_R)       -0.429    12.523    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.187ns (24.152%)  route 6.868ns (75.848%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.220    10.965    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.979    12.068    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X110Y13        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.697    12.877    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X110Y13                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.229    13.106    
                         clock uncertainty           -0.154    12.952    
    SLICE_X110Y13        FDRE (Setup_fdre_C_R)       -0.429    12.523    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.187ns (24.152%)  route 6.868ns (75.848%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.220    10.965    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.979    12.068    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X110Y13        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.697    12.877    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X110Y13                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.229    13.106    
                         clock uncertainty           -0.154    12.952    
    SLICE_X110Y13        FDRE (Setup_fdre_C_R)       -0.429    12.523    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 2.187ns (24.164%)  route 6.864ns (75.836%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.220    10.965    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.974    12.064    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X111Y13        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.697    12.877    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X111Y13                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.229    13.106    
                         clock uncertainty           -0.154    12.952    
    SLICE_X111Y13        FDRE (Setup_fdre_C_R)       -0.429    12.523    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 2.187ns (24.464%)  route 6.753ns (75.536%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 12.872 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.264    11.009    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclken
    SLICE_X104Y18        LUT2 (Prop_lut2_I1_O)        0.124    11.133 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=13, routed)          0.820    11.953    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/n_5_opt_has_pipe.first_q[30]_i_1
    SLICE_X108Y17        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.692    12.872    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X108Y17                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.229    13.101    
                         clock uncertainty           -0.154    12.947    
    SLICE_X108Y17        FDRE (Setup_fdre_C_R)       -0.524    12.423    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/normaliser/normalize_1/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 2.187ns (24.541%)  route 6.725ns (75.459%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.220    10.965    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.836    11.925    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X108Y12        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.696    12.875    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X108Y12                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.229    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X108Y12        FDRE (Setup_fdre_C_R)       -0.524    12.427    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 2.187ns (24.541%)  route 6.725ns (75.459%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.220    10.965    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.836    11.925    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X108Y12        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.696    12.875    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X108Y12                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.229    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X108Y12        FDRE (Setup_fdre_C_R)       -0.524    12.427    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 2.187ns (24.541%)  route 6.725ns (75.459%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.719     3.013    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X69Y21                                                      r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.419     3.432 r  zed_i/correlation_accel_v2_0/inst/ap_CS_fsm_reg[81]/Q
                         net (fo=120, routed)         0.921     4.353    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[8]
    SLICE_X66Y23         LUT3 (Prop_lut3_I1_O)        0.299     4.652 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/ram_reg_i_87__1/O
                         net (fo=33, routed)          0.697     5.349    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O7
    SLICE_X65Y22         LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572[0]_i_32/O
                         net (fo=1, routed)           0.475     5.948    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572[0]_i_32
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.455 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.455    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_21
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.569 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.569    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_12
    SLICE_X67Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.683 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.009     6.692    zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_tmp_34_reg_1572_reg[0]_i_3
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.806 r  zed_i/correlation_accel_v2_0/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_34_reg_1572_reg[0]_i_2/CO[3]
                         net (fo=65, routed)          1.334     8.140    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_fu_1183_p2[0]
    SLICE_X78Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.264 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_34_reg_1572[0]_i_1/O
                         net (fo=17, routed)          0.645     8.909    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/I3
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.033 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_2__1/O
                         net (fo=1, routed)           0.588     9.621    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/n_5_U0_i_2__1
    SLICE_X89Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0_i_1__3/O
                         net (fo=481, routed)         1.220    10.965    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclken
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.124    11.089 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=22, routed)          0.836    11.925    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/n_5_opt_has_pipe.first_q[21]_i_1
    SLICE_X108Y12        FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.696    12.875    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/aclk
    SLICE_X108Y12                                                     r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.229    13.105    
                         clock uncertainty           -0.154    12.951    
    SLICE_X108Y12        FDRE (Setup_fdre_C_R)       -0.524    12.427    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14/correlation_accel_v2_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.427    
                         arrival time                         -11.925    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.560%)  route 0.207ns (59.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.557     0.893    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X37Y50                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[18]/Q
                         net (fo=1, routed)           0.207     1.240    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[18]
    SLICE_X36Y47         FDRE                                         r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.830     1.196    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X36Y47                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.059     1.225    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.690%)  route 0.203ns (55.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.580     0.916    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X66Y51                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[20]/Q
                         net (fo=1, routed)           0.203     1.283    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/I17[4]
    SLICE_X61Y49         FDRE                                         r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.854     1.220    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X61Y49                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.075     1.265    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/aw_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.265%)  route 0.156ns (42.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.592     0.928    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.164     1.092 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[14]/Q
                         net (fo=3, routed)           0.156     1.247    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[14]
    SLICE_X27Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.292 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/m_axi_awaddr[14]_INST_0/O
                         net (fo=1, routed)           0.000     1.292    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/aw_pipe/D[14]
    SLICE_X27Y50         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/aw_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.844     1.210    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/aw_pipe/aclk
    SLICE_X27Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/aw_pipe/m_payload_i_reg[14]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092     1.272    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_regslice/inst/aw_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.509%)  route 0.180ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.557     0.893    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y50                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[26]/Q
                         net (fo=1, routed)           0.180     1.201    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[26]
    SLICE_X41Y48         FDRE                                         r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.830     1.196    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y48                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.012     1.178    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U8/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/tmp_57_reg_1636_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.264%)  route 0.218ns (60.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.551     0.887    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U8/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X48Y21                                                      r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U8/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U8/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/Q
                         net (fo=2, routed)           0.218     1.246    zed_i/correlation_accel_v2_0/inst/grp_fu_810_p2[0]
    SLICE_X52Y20         FDRE                                         r  zed_i/correlation_accel_v2_0/inst/tmp_57_reg_1636_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.814     1.180    zed_i/correlation_accel_v2_0/inst/ap_clk
    SLICE_X52Y20                                                      r  zed_i/correlation_accel_v2_0/inst/tmp_57_reg_1636_reg[0]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.070     1.215    zed_i/correlation_accel_v2_0/inst/tmp_57_reg_1636_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.075%)  route 0.166ns (52.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.563     0.898    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X42Y49                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.046 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]/Q
                         net (fo=1, routed)           0.166     1.213    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/I3[15]
    SLICE_X41Y52         FDRE                                         r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.825     1.191    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X41Y52                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X41Y52         FDRE (Hold_fdre_C_D)         0.016     1.177    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.908%)  route 0.241ns (63.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.557     0.893    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X40Y52                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.241     1.275    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[29]
    SLICE_X39Y48         FDRE                                         r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.830     1.196    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X39Y48                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.070     1.236    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.080%)  route 0.217ns (56.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.580     0.916    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X66Y51                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[26]/Q
                         net (fo=1, routed)           0.217     1.296    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/I24[2]
    SLICE_X64Y48         FDRE                                         r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.854     1.220    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X64Y48                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y48         FDRE (Hold_fdre_C_D)         0.066     1.256    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.334ns (78.233%)  route 0.093ns (21.767%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.592     0.928    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X27Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[15]/Q
                         net (fo=3, routed)           0.092     1.161    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q[15]
    SLICE_X26Y49         LUT5 (Prop_lut5_I1_O)        0.049     1.210 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[15]_i_2/O
                         net (fo=1, routed)           0.000     1.210    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_5_next_mi_addr[15]_i_2
    SLICE_X26Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.301 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.301    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_5_next_mi_addr_reg[15]_i_1
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.354 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.354    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_12_next_mi_addr_reg[19]_i_1
    SLICE_X26Y50         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.844     1.210    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y50                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[16]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     1.314    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.590%)  route 0.204ns (55.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.558     0.893    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/aclk
    SLICE_X50Y5                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/Q
                         net (fo=3, routed)           0.204     1.261    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/D[13]
    SLICE_X49Y6          FDRE                                         r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.829     1.195    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/aclk
    SLICE_X49Y6                                                       r  zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y6          FDRE (Hold_fdre_C_D)         0.055     1.215    zed_i/correlation_accel_v2_0/inst/correlation_accel_v2_fdiv_32ns_32ns_32_16_U10/correlation_accel_v2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y5   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y5   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y14  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X0Y14  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y7   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y7   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y0   zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y0   zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y14  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y14  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y13   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_448_511_0_2/RAMA/CLK                                                                                   
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y13   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_448_511_0_2/RAMB/CLK                                                                                   
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y13   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_448_511_0_2/RAMC/CLK                                                                                   
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X4Y13   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_448_511_0_2/RAMD/CLK                                                                                   
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y17   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA/CLK                                                                                           
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y17   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMA_D1/CLK                                                                                        
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y17   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB/CLK                                                                                           
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y17   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMB_D1/CLK                                                                                        
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y17   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC/CLK                                                                                           
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X4Y17   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_11/RAMC_D1/CLK                                                                                        
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X2Y40   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X2Y40   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK                                                                                                    
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X0Y10   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/CLK                                                                                      
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X0Y10   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/CLK                                                                                      
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X0Y10   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMC/CLK                                                                                      
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250     5.000   3.750  SLICE_X0Y10   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMD/CLK                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X8Y25   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X8Y25   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X8Y25   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK                                                                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X8Y25   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK                                                                                                                                                 



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.580ns (7.346%)  route 7.316ns (92.654%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          2.046    10.829    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1
    SLICE_X13Y45         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.580    12.760    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X13Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X13Y45         FDPE (Recov_fdpe_C_PRE)     -0.359    12.361    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 0.580ns (7.400%)  route 7.258ns (92.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.988    10.771    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/O1
    SLICE_X12Y42         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.579    12.759    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X12Y42                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X12Y42         FDPE (Recov_fdpe_C_PRE)     -0.319    12.400    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 0.580ns (7.478%)  route 7.176ns (92.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.906    10.689    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]
    SLICE_X10Y44         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.581    12.760    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X10Y44                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X10Y44         FDPE (Recov_fdpe_C_PRE)     -0.319    12.402    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.580ns (7.739%)  route 6.915ns (92.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.645    10.428    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X9Y40          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.578    12.757    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X9Y40                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[8]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 0.580ns (7.739%)  route 6.915ns (92.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.645    10.428    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X9Y40          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.578    12.757    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X9Y40                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[9]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 0.580ns (7.697%)  route 6.955ns (92.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.685    10.468    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/AR[0]
    SLICE_X11Y40         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.579    12.759    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X11Y40                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X11Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    12.360    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.580ns (7.884%)  route 6.776ns (92.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.506    10.289    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X9Y39          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.578    12.757    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X9Y39                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.580ns (7.884%)  route 6.776ns (92.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.506    10.289    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X9Y39          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.578    12.757    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X9Y39                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[5]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.580ns (7.884%)  route 6.776ns (92.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.506    10.289    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X9Y39          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.578    12.757    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X9Y39                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[6]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.580ns (7.884%)  route 6.776ns (92.116%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.639     2.933    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X33Y79                                                      r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          5.270     8.659    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X1Y37          LUT1 (Prop_lut1_I0_O)        0.124     8.783 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.506    10.289    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X9Y39          FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       1.578    12.757    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X9Y39                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[7]/C
                         clock pessimism              0.115    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    12.313    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gaxi_pkt_fifo_wr.gaxi_mm_cc_pkt_wr.wr_pkt_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.313    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.044%)  route 0.220ns (60.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.220     1.256    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.044%)  route 0.220ns (60.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.220     1.256    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.613%)  route 0.291ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.291     1.327    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X32Y48         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.613%)  route 0.291ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.291     1.327    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X32Y48         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.613%)  route 0.291ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.291     1.327    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X32Y48         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.613%)  route 0.291ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.291     1.327    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X32Y48         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y48         FDPE (Remov_fdpe_C_PRE)     -0.071     1.096    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.613%)  route 0.291ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.291     1.327    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y48         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.613%)  route 0.291ns (67.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.291     1.327    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X33Y48         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.075    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.361%)  route 0.323ns (69.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.577     0.913    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y51                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.054 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.323     1.377    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X32Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X32Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.212%)  route 0.342ns (70.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.559     0.895    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.342     1.377    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X34Y47         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=19247, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y47                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.277    





