; Copyright 2017 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

        [       :LNOT: :DEF: __HAL_SPI_HDR__
        GBLL    __HAL_SPI_HDR__

;SPI memory usage
; the device as we use it
                ^       0, a1
; public bit
SPIDevice       #       HALDevice_SPI_Size
; our private bits
SPI_sb          #       4
; io decode pins for each spi CS line supported (1 byte per bit, LSB first)
SPI_Pins0       #       4    ;  4 pins max per channel 1 byte per pin
SPI_Pins1       #       4    ;  4 pins max per channel 1 byte per pin

SPIDeviceEnd    #       0

SPIDeviceSize   *       (SPIDeviceEnd-SPIDevice)

        ] ; __HAL_SPI_HDR__

        END
