vendor_name = ModelSim
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/Simple_Circuit.v
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/Waveform.vwf
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/Simple_Circuit2.v
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/Simple_Circuit_boolean.v
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/Lab2_4.v
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/Waveform1.vwf
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/Lab3_1.v
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/Waveform2.vwf
source_file = 1, C:/altera/13.0sp1/quartus/bin64/lab2_0/db/Lab2_0.cbx.xml
design_name = Lab3_1
instance = comp, \F[2]~output , F[2]~output, Lab3_1, 1
instance = comp, \F[1]~output , F[1]~output, Lab3_1, 1
instance = comp, \F[0]~output , F[0]~output, Lab3_1, 1
instance = comp, \A[3]~input , A[3]~input, Lab3_1, 1
instance = comp, \A[2]~input , A[2]~input, Lab3_1, 1
instance = comp, \A[1]~input , A[1]~input, Lab3_1, 1
instance = comp, \F~0 , F~0, Lab3_1, 1
instance = comp, \A[0]~input , A[0]~input, Lab3_1, 1
instance = comp, \F~1 , F~1, Lab3_1, 1
