{"vcs1":{"timestamp_begin":1759283009.464999992, "rt":0.75, "ut":0.28, "st":0.12}}
{"vcselab":{"timestamp_begin":1759283010.270651793, "rt":0.78, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1759283011.098000685, "rt":0.18, "ut":0.09, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759283009.195316543}
{"VCS_COMP_START_TIME": 1759283009.195316543}
{"VCS_COMP_END_TIME": 1759283012.110109098}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog3 +notimingcheck"}
{"vcs1": {"peak_mem": 367956}}
{"vcselab": {"peak_mem": 229976}}
