// Seed: 1567849971
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
  wire  id_4;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output tri0  id_2,
    output wire  id_3,
    output tri   id_4,
    input  tri   id_5,
    input  tri0  id_6,
    inout  wand  id_7
    , id_16,
    input  wire  id_8,
    output uwire id_9,
    output tri0  id_10,
    output tri1  id_11,
    input  tri0  id_12,
    output uwire id_13,
    input  wire  id_14
);
  parameter id_17 = -1;
  module_0 modCall_1 (
      id_17,
      id_17
  );
  logic id_18;
endmodule
