
;; Function HAL_MspInit (HAL_MspInit, funcdef_no=1438, decl_uid=9919, cgraph_uid=1442, symbol_order=1448)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:104000 VFP_LO_REGS:104000 ALL_REGS:104000 MEM:65000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:105000 VFP_LO_REGS:105000 ALL_REGS:105000 MEM:70000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:15000 VFP_LO_REGS:15000 ALL_REGS:15000 MEM:10000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 5 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i   5 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 r123=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   9 r113=[r123+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  10 r114=r113|0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  12 [r123+0x60]=r114                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  15 r115=[r123+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  16 r116=r115&0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  17 [sfp-0x8]=r116                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 r121=[sfp-0x8]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  25 r117=[r123+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  26 r118=r117|0x10000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  28 [r123+0x58]=r118                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  31 r119=[r123+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  32 r120=r119&0x10000000                    :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  33 [sfp-0x4]=r120                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  35 r122=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  38 {call [`HAL_PWREx_DisableUCPDDeadBattery'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 20
;;   new head = 5
;;   new tail = 38


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 12 [ip] 13 [sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r3={2d} r7={1d,2u} r12={2d} r13={1d,3u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,6u} r103={1d,1u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d} r122={1d} r123={1d,6u} 
;;    total ref usage 143{117d,26u,0e} in 29{28 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 123)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 10 13 2 (set (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 114 [ _2 ])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 13 12 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 15 13 16 2 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":72:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 17 16 18 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])
        (reg:SI 116 [ _4 ])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 18 17 19 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 121 [ vol.0_12 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":72:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 121 [ vol.0_12 ])
        (nil)))
(debug_insn 20 19 21 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":72:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 25 23 26 2 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 28 2 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 117 [ _5 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 28 26 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 29 28 31 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 31 29 32 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 123)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (nil)))
(insn 32 31 33 2 (set (reg:SI 120 [ _8 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int 268435456 [0x10000000]))) "../Core/Src/stm32g4xx_hal_msp.c":73:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 33 32 34 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 34 33 35 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 122 [ vol.1_15 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":73:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.1_15 ])
        (nil)))
(debug_insn 36 35 37 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":73:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":79:3 -1
     (nil))
(call_insn/j 38 37 39 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>) [0 HAL_PWREx_DisableUCPDDeadBattery S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":79:3 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWREx_DisableUCPDDeadBattery") [flags 0x41]  <function_decl 0000000006af6100 HAL_PWREx_DisableUCPDDeadBattery>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(barrier 39 38 0)

;; Function HAL_ADC_MspInit (HAL_ADC_MspInit, funcdef_no=1439, decl_uid=8608, cgraph_uid=1443, symbol_order=1449)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r174 costs: LO_REGS:348 HI_REGS:696 CALLER_SAVE_REGS:696 EVEN_REG:696 GENERAL_REGS:696 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r173 costs: LO_REGS:348 HI_REGS:696 CALLER_SAVE_REGS:696 EVEN_REG:696 GENERAL_REGS:696 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r172 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r171 costs: LO_REGS:2348 HI_REGS:2348 CALLER_SAVE_REGS:2348 EVEN_REG:2348 GENERAL_REGS:2348 VFP_D0_D7_REGS:79610 VFP_LO_REGS:79610 ALL_REGS:79610 MEM:53740
  r170 costs: LO_REGS:348 HI_REGS:1044 CALLER_SAVE_REGS:1044 EVEN_REG:1044 GENERAL_REGS:1044 VFP_D0_D7_REGS:33756 VFP_LO_REGS:33756 ALL_REGS:33756 MEM:21750
  r163 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r161 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r159 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r157 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r151 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r149 costs: LO_REGS:0 HI_REGS:696 CALLER_SAVE_REGS:696 EVEN_REG:696 GENERAL_REGS:696 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r145 costs: LO_REGS:0 HI_REGS:1392 CALLER_SAVE_REGS:1392 EVEN_REG:1392 GENERAL_REGS:1392 VFP_D0_D7_REGS:12876 VFP_LO_REGS:12876 ALL_REGS:12876 MEM:7830
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5046 MEM:2610
  r138 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:18096 VFP_LO_REGS:18096 ALL_REGS:18096 MEM:11310
  r135 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r134 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r129 costs: LO_REGS:4348 HI_REGS:4348 CALLER_SAVE_REGS:4348 EVEN_REG:4348 GENERAL_REGS:4348 VFP_D0_D7_REGS:34610 VFP_LO_REGS:34610 ALL_REGS:34610 MEM:23740
  r128 costs: LO_REGS:2000 HI_REGS:12000 CALLER_SAVE_REGS:12000 EVEN_REG:12000 GENERAL_REGS:12000 VFP_D0_D7_REGS:104000 VFP_LO_REGS:104000 ALL_REGS:104000 MEM:65000
  r126 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:30220 VFP_LO_REGS:30220 ALL_REGS:30220 MEM:14480
  r125 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r124 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r122 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r121 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r120 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r119 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r118 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r117 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r116 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480


Pass 1 for finding pseudo/allocno costs

    r174: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r173: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r172: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r168: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r167: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r174 costs: LO_REGS:348 HI_REGS:1044 CALLER_SAVE_REGS:1044 EVEN_REG:1044 GENERAL_REGS:696 VFP_D0_D7_REGS:7830 VFP_LO_REGS:7830 ALL_REGS:5220 MEM:5220
  r173 costs: LO_REGS:348 HI_REGS:1044 CALLER_SAVE_REGS:1044 EVEN_REG:1044 GENERAL_REGS:696 VFP_D0_D7_REGS:7830 VFP_LO_REGS:7830 ALL_REGS:5220 MEM:5220
  r172 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r171 costs: GENERAL_REGS:2348 VFP_D0_D7_REGS:82220 VFP_LO_REGS:82220 ALL_REGS:79610 MEM:55480
  r170 costs: LO_REGS:348 HI_REGS:1392 CALLER_SAVE_REGS:1392 EVEN_REG:1392 GENERAL_REGS:1044 VFP_D0_D7_REGS:36540 VFP_LO_REGS:36540 ALL_REGS:33930 MEM:24360
  r163 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r161 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r159 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r157 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r151 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r149 costs: LO_REGS:0 HI_REGS:696 CALLER_SAVE_REGS:696 EVEN_REG:696 GENERAL_REGS:696 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r145 costs: LO_REGS:0 HI_REGS:1392 CALLER_SAVE_REGS:1392 EVEN_REG:1392 GENERAL_REGS:1392 VFP_D0_D7_REGS:13050 VFP_LO_REGS:13050 ALL_REGS:13050 MEM:8700
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5220 MEM:3480
  r138 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:18270 VFP_LO_REGS:18270 ALL_REGS:18270 MEM:12180
  r135 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r134 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r133 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r132 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r129 costs: GENERAL_REGS:4348 VFP_D0_D7_REGS:52220 VFP_LO_REGS:52220 ALL_REGS:34610 MEM:35480
  r128 costs: LO_REGS:2000 HI_REGS:14000 CALLER_SAVE_REGS:14000 EVEN_REG:14000 GENERAL_REGS:12000 VFP_D0_D7_REGS:120000 VFP_LO_REGS:120000 ALL_REGS:105000 MEM:80000
  r126 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:35220 VFP_LO_REGS:35220 ALL_REGS:35220 MEM:23480
  r125 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r124 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r122 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r121 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r120 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r119 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r118 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r117 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r116 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480

rescanning insn with uid = 10.
rescanning insn with uid = 10.
rescanning insn with uid = 11.
rescanning insn with uid = 11.
rescanning insn with uid = 12.
rescanning insn with uid = 12.
rescanning insn with uid = 13.
rescanning insn with uid = 13.
;;   ======================================================
;;   -- basic block 2 from 170 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 170 r172=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r128=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
rescanning insn with uid = 13.
rescanning insn with uid = 12.
rescanning insn with uid = 11.
rescanning insn with uid = 10.
;;	  2--> b  0: i   2 r126=r172                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  15 r129=sfp-0x54                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 r2=0x54                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  18 r1=r128                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   9 [sfp-0x68]=r128                         :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  10 [sfp-0x64]=r128                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  11 [sfp-0x60]=r128                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  12 [sfp-0x5c]=r128                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  13 [sfp-0x58]=r128                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i   7 r171=sfp-0x68                           :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  19 r0=r129                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  20 {r0=call [`memset'];use 0;clobber lr;}  :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  23 r132=0x50000500                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  24 r133=[r126]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  25 cc=cmp(r133,r132)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  26 pc={(cc!=0)?L151:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 18
;;   new head = 6
;;   new tail = 26

;;   ======================================================
;;   -- basic block 3 from 28 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r134=0x10000                            :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  32 r135=0xffffffff80000000                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  36 r0=r129                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 [sfp-0x54]=r134                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 [sfp-0xc]=r135                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  37 {r0=call [`HAL_RCCEx_PeriphCLKConfig'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 171 r173=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  41 {pc={(r173==0)?L45:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 28
;;   new tail = 41

;;   ======================================================
;;   -- basic block 4 from 43 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 {call [`Error_Handler'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 43
;;   new tail = 44

;;   ======================================================
;;   -- basic block 5 from 47 to 135 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  50 r138=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  89 r1=r171                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  51 r115=[r138+0x4c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  52 r116=r115|0x4000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  54 [r138+0x4c]=r116                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  57 r117=[r138+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  58 r118=r117&0x4000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  59 [sfp-0x70]=r118                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  61 r124=[sfp-0x70]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  64 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  65 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  67 r119=[r138+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  68 r120=r119|0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  70 [r138+0x4c]=r120                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  73 r121=[r138+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  74 r122=r121&0x2                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  75 [sfp-0x6c]=r122                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  93 r170=`hdma_adc4'                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  84 r145=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 21--> b  0: i  90 r0=0x48000400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  81 r144=0x30000c000                        :cortex_m4_ex:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	 23--> b  0: i  82 [sfp-0x68]=r144                         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  77 r125=[sfp-0x6c]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 24--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  85 [sfp-0x60]=r145                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  91 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  94 r149=0x40020008                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  98 r151=0x26                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  95 [r170]=r149                             :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 29--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  99 [r170+0x4]=r151                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i 100 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 31--> b  0: i 110 r157=0x80                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i 114 r159=0x100                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i 103 [r170+0x8]=r145                         :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 33--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i 107 [r170+0xc]=r145                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 35--> b  0: i 111 [r170+0x10]=r157                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 36--> b  0: i 115 [r170+0x14]=r159                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 37--> b  0: i 118 r161=0x400                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 122 r163=0x20                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 39--> b  0: i 119 [r170+0x18]=r161                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 39--> b  0: i 120 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 40--> b  0: i 123 [r170+0x1c]=r163                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 40--> b  0: i 124 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 41--> b  0: i 130 r0=r170                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 42--> b  0: i 127 [r170+0x20]=r145                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 42--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 43--> b  0: i 131 {r0=call [`HAL_DMA_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 44--> b  0: i 172 r174=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 135 {pc={(r174==0)?L139:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 45
;;   new head = 47
;;   new tail = 135

;;   ======================================================
;;   -- basic block 6 from 137 to 138 -- before reload
;;   ======================================================

;;	  0--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 138 {call [`Error_Handler'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 137
;;   new tail = 138

;;   ======================================================
;;   -- basic block 7 from 141 to 150 -- before reload
;;   ======================================================

;;	  0--> b  0: i 141 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 142 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 144 [r126+0x54]=r170                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 147 [r170+0x28]=r126                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 150 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 141
;;   new tail = 150


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_ADC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,7u} r1={9d,2u} r2={8d,1u} r3={7d} r7={1d,8u} r12={12d} r13={1d,14u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={9d,1u} r101={6d} r102={1d,23u,3e} r103={1d,7u} r104={6d} r105={6d} r106={6d} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r124={1d} r125={1d} r126={1d,3u} r128={1d,6u} r129={1d,2u} r132={1d,1u} r133={1d,1u,1e} r134={1d,1u} r135={1d,1u} r138={1d,6u} r144={1d,1u} r145={1d,4u} r149={1d,1u} r151={1d,1u} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,1u} r170={1d,12u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} 
;;    total ref usage 675{552d,119u,4e} in 110{104 regular + 6 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 170 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":94:3 -1
     (nil))
(insn 170 6 8 2 (set (reg:SI 172)
        (reg:SI 0 r0 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":93:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hadc ])
        (nil)))
(insn 8 170 2 2 (set (reg:SI 128)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 8 15 2 (set (reg/v/f:SI 126 [ hadc ])
        (reg:SI 172)) "../Core/Src/stm32g4xx_hal_msp.c":93:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 172)
        (nil)))
(insn 15 2 17 2 (set (reg/f:SI 129)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -84 [0xffffffffffffffac]))) "../Core/Src/stm32g4xx_hal_msp.c":95:28 7 {*arm_addsi3}
     (nil))
(insn 17 15 18 2 (set (reg:SI 2 r2)
        (const_int 84 [0x54])) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 9 2 (set (reg:SI 1 r1)
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(insn 9 18 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -100 [0xffffffffffffff9c])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -96 [0xffffffffffffffa0])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -92 [0xffffffffffffffa4])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -88 [0xffffffffffffffa8])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":94:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 14 13 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":95:3 -1
     (nil))
(insn 7 14 19 2 (set (reg/f:SI 171)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -104 [0xffffffffffffff98]))) "../Core/Src/stm32g4xx_hal_msp.c":94:20 7 {*arm_addsi3}
     (nil))
(insn 19 7 20 2 (set (reg:SI 0 r0)
        (reg/f:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":95:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))
(call_insn 20 19 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":95:28 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004e8e800 __builtin_memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 22 20 23 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":96:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 132)
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (reg/f:SI 133 [ hadc_18(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 126 [ hadc ]) [4 hadc_18(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":96:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 133 [ hadc_18(D)->Instance ])
            (reg:SI 132))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 133 [ hadc_18(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 132)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 133 [ hadc_18(D)->Instance ])
                    (const_int 1342178560 [0x50000500]))
                (nil)))))
(jump_insn 26 25 27 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 151)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":96:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 151)
(note 27 26 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 38 27 40 3 NOTE_INSN_DELETED)
(note 40 38 28 3 NOTE_INSN_DELETED)
(debug_insn 28 40 29 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":103:5 -1
     (nil))
(insn 29 28 32 3 (set (reg:SI 134)
        (const_int 65536 [0x10000])) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 29 36 3 (set (reg:SI 135)
        (const_int -2147483648 [0xffffffff80000000])) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 32 30 3 (set (reg:SI 0 r0)
        (reg/f:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":105:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -84 [0xffffffffffffffac]))
            (nil))))
(insn 30 36 31 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -84 [0xffffffffffffffac])) [1 PeriphClkInit.PeriphClockSelection+0 S4 A32])
        (reg:SI 134)) "../Core/Src/stm32g4xx_hal_msp.c":103:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(debug_insn 31 30 33 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":104:5 -1
     (nil))
(insn 33 31 34 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 PeriphClkInit.Adc345ClockSelection+0 S4 A32])
        (reg:SI 135)) "../Core/Src/stm32g4xx_hal_msp.c":104:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(debug_insn 34 33 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":105:5 -1
     (nil))
(call_insn 37 34 171 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>) [0 HAL_RCCEx_PeriphCLKConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 0000000006860a00 HAL_RCCEx_PeriphCLKConfig>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 171 37 41 3 (set (reg:SI 173)
        (reg:SI 0 r0)) "../Core/Src/stm32g4xx_hal_msp.c":105:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 41 171 42 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 173)
                        (const_int 0 [0]))
                    (label_ref:SI 45)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":105:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 45)
(note 42 41 43 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":107:7 -1
     (nil))
(call_insn 44 43 45 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":107:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 45 44 46 5 8 (nil) [1 uses])
(note 46 45 132 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 132 46 134 5 NOTE_INSN_DELETED)
(note 134 132 47 5 NOTE_INSN_DELETED)
(debug_insn 47 134 48 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 48 47 49 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 50 49 89 5 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 50 51 5 (set (reg:SI 1 r1)
        (reg/f:SI 171)) "../Core/Src/stm32g4xx_hal_msp.c":121:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98]))
            (nil))))
(insn 51 89 52 5 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 54 5 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 115 [ _3 ])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 54 52 55 5 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 55 54 57 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 57 55 58 5 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 5 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int 16384 [0x4000]))) "../Core/Src/stm32g4xx_hal_msp.c":111:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 59 58 60 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -112 [0xffffffffffffff90])) [1 tmpreg+0 S4 A64])
        (reg:SI 118 [ _6 ])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 60 59 61 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(insn 61 60 62 5 (set (reg:SI 124 [ vol.2_25 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -112 [0xffffffffffffff90])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":111:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 124 [ vol.2_25 ])
        (nil)))
(debug_insn 62 61 63 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":111:5 -1
     (nil))
(debug_insn 63 62 64 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 64 63 65 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 65 64 67 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 67 65 68 5 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 70 5 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 70 68 71 5 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(debug_insn 71 70 73 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 73 71 74 5 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))
(insn 74 73 75 5 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int 2 [0x2]))) "../Core/Src/stm32g4xx_hal_msp.c":113:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 75 74 76 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -108 [0xffffffffffffff94])) [1 tmpreg+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 76 75 93 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(insn 93 76 84 5 (set (reg/f:SI 170)
        (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 93 90 5 (set (reg:SI 145)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 84 81 5 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":121:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 90 82 5 (set (reg:DI 144)
        (const_int 12884951040 [0x30000c000])) "../Core/Src/stm32g4xx_hal_msp.c":118:25 729 {*movdi_vfp}
     (nil))
(insn 82 81 77 5 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -104 [0xffffffffffffff98])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 144)) "../Core/Src/stm32g4xx_hal_msp.c":118:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 144)
        (nil)))
(insn 77 82 78 5 (set (reg:SI 125 [ vol.3_28 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -108 [0xffffffffffffff94])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":113:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 125 [ vol.3_28 ])
        (nil)))
(debug_insn 78 77 79 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":113:5 -1
     (nil))
(debug_insn 79 78 80 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":118:5 -1
     (nil))
(debug_insn 80 79 83 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":119:5 -1
     (nil))
(debug_insn 83 80 85 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":120:5 -1
     (nil))
(insn 85 83 86 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -96 [0xffffffffffffffa0])) [1 GPIO_InitStruct.Pull+0 S4 A64])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":120:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 91 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":121:5 -1
     (nil))
(call_insn 91 86 92 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":121:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 92 91 94 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":125:5 -1
     (nil))
(insn 94 92 98 5 (set (reg:SI 149)
        (const_int 1073872904 [0x40020008])) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 94 95 5 (set (reg:SI 151)
        (const_int 38 [0x26])) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 95 98 96 5 (set (mem/f/c:SI (reg/f:SI 170) [13 hdma_adc4.Instance+0 S4 A32])
        (reg:SI 149)) "../Core/Src/stm32g4xx_hal_msp.c":125:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(debug_insn 96 95 99 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":126:5 -1
     (nil))
(insn 99 96 100 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 4 [0x4])) [1 hdma_adc4.Init.Request+0 S4 A32])
        (reg:SI 151)) "../Core/Src/stm32g4xx_hal_msp.c":126:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 100 99 110 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":127:5 -1
     (nil))
(insn 110 100 114 5 (set (reg:SI 157)
        (const_int 128 [0x80])) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 110 103 5 (set (reg:SI 159)
        (const_int 256 [0x100])) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 103 114 104 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 8 [0x8])) [1 hdma_adc4.Init.Direction+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":127:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 104 103 107 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":128:5 -1
     (nil))
(insn 107 104 108 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 12 [0xc])) [1 hdma_adc4.Init.PeriphInc+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":128:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 108 107 111 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":129:5 -1
     (nil))
(insn 111 108 112 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 16 [0x10])) [1 hdma_adc4.Init.MemInc+0 S4 A32])
        (reg:SI 157)) "../Core/Src/stm32g4xx_hal_msp.c":129:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 112 111 115 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":130:5 -1
     (nil))
(insn 115 112 116 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 20 [0x14])) [1 hdma_adc4.Init.PeriphDataAlignment+0 S4 A32])
        (reg:SI 159)) "../Core/Src/stm32g4xx_hal_msp.c":130:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
(debug_insn 116 115 118 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":131:5 -1
     (nil))
(insn 118 116 122 5 (set (reg:SI 161)
        (const_int 1024 [0x400])) "../Core/Src/stm32g4xx_hal_msp.c":131:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 122 118 119 5 (set (reg:SI 163)
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 122 120 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 24 [0x18])) [1 hdma_adc4.Init.MemDataAlignment+0 S4 A32])
        (reg:SI 161)) "../Core/Src/stm32g4xx_hal_msp.c":131:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 120 119 123 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":132:5 -1
     (nil))
(insn 123 120 124 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 28 [0x1c])) [1 hdma_adc4.Init.Mode+0 S4 A32])
        (reg:SI 163)) "../Core/Src/stm32g4xx_hal_msp.c":132:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 124 123 130 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":133:5 -1
     (nil))
(insn 130 124 127 5 (set (reg:SI 0 r0)
        (reg/f:SI 170)) "../Core/Src/stm32g4xx_hal_msp.c":134:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("hdma_adc4") [flags 0xc0]  <var_decl 00000000072b57e0 hdma_adc4>)
        (nil)))
(insn 127 130 128 5 (set (mem/c:SI (plus:SI (reg/f:SI 170)
                (const_int 32 [0x20])) [1 hdma_adc4.Init.Priority+0 S4 A32])
        (reg:SI 145)) "../Core/Src/stm32g4xx_hal_msp.c":133:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145)
        (nil)))
(debug_insn 128 127 131 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":134:5 -1
     (nil))
(call_insn 131 128 172 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 000000000687f800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 172 131 135 5 (set (reg:SI 174)
        (reg:SI 0 r0)) "../Core/Src/stm32g4xx_hal_msp.c":134:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(jump_insn 135 172 136 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 174)
                        (const_int 0 [0]))
                    (label_ref:SI 139)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":134:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 719407028 (nil))))
 -> 139)
(note 136 135 137 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 137 136 138 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":136:7 -1
     (nil))
(call_insn 138 137 139 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>) [0 Error_Handler S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":136:7 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("Error_Handler") [flags 0x41]  <function_decl 00000000072edf00 Error_Handler>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(code_label 139 138 140 7 9 (nil) [1 uses])
(note 140 139 141 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 141 140 142 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(debug_insn 142 141 144 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 144 142 145 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 126 [ hadc ])
                (const_int 84 [0x54])) [11 hadc_18(D)->DMA_Handle+0 S4 A32])
        (reg/f:SI 170)) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 145 144 147 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(insn 147 145 150 7 (set (mem/f/c:SI (plus:SI (reg/f:SI 170)
                (const_int 40 [0x28])) [16 hdma_adc4.Parent+0 S4 A32])
        (reg/v/f:SI 126 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":139:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg/v/f:SI 126 [ hadc ])
            (nil))))
(debug_insn 150 147 151 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":139:5 -1
     (nil))
(code_label 151 150 152 8 6 (nil) [1 uses])
(note 152 151 177 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 177 152 0 NOTE_INSN_DELETED)

;; Function HAL_ADC_MspDeInit (HAL_ADC_MspDeInit, funcdef_no=1440, decl_uid=8610, cgraph_uid=1444, symbol_order=1450)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r124 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r120 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:7656 VFP_LO_REGS:7656 ALL_REGS:7656 MEM:4350
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:27610 VFP_LO_REGS:27610 ALL_REGS:27610 MEM:12740
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r114 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480


Pass 1 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r124 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r120 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:7830 VFP_LO_REGS:7830 ALL_REGS:7830 MEM:5220
  r119 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:32610 VFP_LO_REGS:32610 ALL_REGS:32610 MEM:21740
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r114 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480

;;   ======================================================
;;   -- basic block 2 from 32 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r124=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r117=r124                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r118=0x50000500                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r119=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   9 cc=cmp(r119,r118)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 pc={(cc!=0)?L30:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 r120=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 r0=0x48000400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 r114=[r120+0x4c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r1=0xc000                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 r115=r114&0xffffffffffffbfff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 [r120+0x4c]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 {call [`HAL_GPIO_DeInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  25 r0=[r117+0x54]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  26 {r0=call [`HAL_DMA_DeInit'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 12
;;   new tail = 26


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_ADC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={3d} r3={3d} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,4u} r103={1d,3u} r104={2d} r105={2d} r106={2d} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u,1e} r120={1d,2u} r124={1d,1u} 
;;    total ref usage 230{198d,31u,1e} in 19{17 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 32 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":156:3 -1
     (nil))
(insn 32 6 2 2 (set (reg:SI 124)
        (reg:SI 0 r0 [ hadc ])) "../Core/Src/stm32g4xx_hal_msp.c":155:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hadc ])
        (nil)))
(insn 2 32 7 2 (set (reg/v/f:SI 117 [ hadc ])
        (reg:SI 124)) "../Core/Src/stm32g4xx_hal_msp.c":155:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 7 2 8 2 (set (reg:SI 118)
        (const_int 1342178560 [0x50000500])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 119 [ hadc_7(D)->Instance ])
        (mem/f:SI (reg/v/f:SI 117 [ hadc ]) [4 hadc_7(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":156:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 119 [ hadc_7(D)->Instance ])
            (reg:SI 118))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 119 [ hadc_7(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 118)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 119 [ hadc_7(D)->Instance ])
                    (const_int 1342178560 [0x50000500]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":156:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 30)
(note 11 10 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 11 12 3 NOTE_INSN_DELETED)
(debug_insn 12 24 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":162:5 -1
     (nil))
(insn 13 12 21 3 (set (reg/f:SI 120)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 13 14 3 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 21 20 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 14 15 3 (set (reg:SI 1 r1)
        (const_int 49152 [0xc000])) "../Core/Src/stm32g4xx_hal_msp.c":168:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -16385 [0xffffffffffffbfff]))) "../Core/Src/stm32g4xx_hal_msp.c":162:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 120)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":162:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 18 17 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":168:5 -1
     (nil))
(call_insn 22 18 23 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":168:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 23 22 25 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":171:5 -1
     (nil))
(insn 25 23 26 3 (set (reg:SI 0 r0)
        (mem/f:SI (plus:SI (reg/v/f:SI 117 [ hadc ])
                (const_int 84 [0x54])) [11 hadc_7(D)->DMA_Handle+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":171:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ hadc ])
        (nil)))
(call_insn/j 26 25 27 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>) [0 HAL_DMA_DeInit S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":171:5 293 {*sibcall_value_insn}
     (expr_list:REG_UNUSED (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_DeInit") [flags 0x41]  <function_decl 000000000687f900 HAL_DMA_DeInit>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 27 26 30)
(code_label 30 27 31 4 22 (nil) [1 uses])
(note 31 30 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 36 31 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_MspInit (HAL_CORDIC_MspInit, funcdef_no=1441, decl_uid=8704, cgraph_uid=1445, symbol_order=1451)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:17700 VFP_LO_REGS:17700 ALL_REGS:17700 MEM:10500
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r118 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r117 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000


Pass 1 for finding pseudo/allocno costs

    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r122 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:18000 VFP_LO_REGS:18000 ALL_REGS:18000 MEM:12000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r117 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000

;;   ======================================================
;;   -- basic block 2 from 32 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  32 r125=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r120=0x40020c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r121=[r125]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 cc=cmp(r121,r120)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 pc={(cc!=0)?L30:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 29 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 r122=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 r114=[r122+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 r115=r114|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 [r122+0x48]=r115                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 r116=[r122+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 r117=r116&0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 [sfp-0x4]=r117                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  26 r118=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 12
;;   new tail = 29


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,6u} r103={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r120={1d,1u} r121={1d,1u,1e} r122={1d,3u} r125={1d,1u} 
;;    total ref usage 65{35d,29u,1e} in 20{20 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 32 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":187:3 -1
     (nil))
(insn 32 6 7 2 (set (reg:SI 125)
        (reg:SI 0 r0 [ hcordic ])) "../Core/Src/stm32g4xx_hal_msp.c":186:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 7 32 8 2 (set (reg:SI 120)
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 121 [ hcordic_8(D)->Instance ])
        (mem/f:SI (reg:SI 125) [23 hcordic_8(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 121 [ hcordic_8(D)->Instance ])
            (reg:SI 120))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 121 [ hcordic_8(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 120)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 121 [ hcordic_8(D)->Instance ])
                    (const_int 1073875968 [0x40020c00]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":187:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 30)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 122)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 19 17 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 20 19 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":193:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 24 23 25 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(insn 26 25 29 3 (set (reg:SI 118 [ vol.4_11 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":193:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.4_11 ])
        (nil)))
(debug_insn 29 26 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":193:5 -1
     (nil))
(code_label 30 29 31 4 30 (nil) [1 uses])
(note 31 30 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 35 31 0 NOTE_INSN_DELETED)

;; Function HAL_CORDIC_MspDeInit (HAL_CORDIC_MspDeInit, funcdef_no=1442, decl_uid=8706, cgraph_uid=1446, symbol_order=1452)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:13200 VFP_LO_REGS:13200 ALL_REGS:13200 MEM:7500
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000


Pass 1 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:13500 VFP_LO_REGS:13500 ALL_REGS:13500 MEM:9000
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000

;;   ======================================================
;;   -- basic block 2 from 22 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r121=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r117=0x40020c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r118=[r121]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 cc=cmp(r118,r117)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 pc={(cc!=0)?L20:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 r119=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 r114=[r119+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 r115=r114&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 [r119+0x48]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 12
;;   new tail = 17


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_CORDIC_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r114={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,2u} r121={1d,1u} 
;;    total ref usage 57{32d,24u,1e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 22 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":209:3 -1
     (nil))
(insn 22 6 7 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ hcordic ])) "../Core/Src/stm32g4xx_hal_msp.c":208:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hcordic ])
        (nil)))
(insn 7 22 8 2 (set (reg:SI 117)
        (const_int 1073875968 [0x40020c00])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 118 [ hcordic_6(D)->Instance ])
        (mem/f:SI (reg:SI 121) [23 hcordic_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":209:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ hcordic_6(D)->Instance ])
            (reg:SI 117))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ hcordic_6(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 117)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 118 [ hcordic_6(D)->Instance ])
                    (const_int 1073875968 [0x40020c00]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":209:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":215:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 119)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":215:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":215:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(code_label 20 17 21 4 39 (nil) [1 uses])
(note 21 20 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 25 21 0 NOTE_INSN_DELETED)

;; Function HAL_SPI_MspInit (HAL_SPI_MspInit, funcdef_no=1443, decl_uid=9054, cgraph_uid=1447, symbol_order=1453)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r139 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r136 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5046 MEM:2610
  r129 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:18096 VFP_LO_REGS:18096 ALL_REGS:18096 MEM:11310
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r126 costs: LO_REGS:0 HI_REGS:10000 CALLER_SAVE_REGS:10000 EVEN_REG:10000 GENERAL_REGS:10000 VFP_D0_D7_REGS:89000 VFP_LO_REGS:89000 ALL_REGS:89000 MEM:55000
  r125 costs: LO_REGS:2348 HI_REGS:2348 CALLER_SAVE_REGS:2348 EVEN_REG:2348 GENERAL_REGS:2348 VFP_D0_D7_REGS:79610 VFP_LO_REGS:79610 ALL_REGS:79610 MEM:53740
  r123 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r122 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r121 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r120 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r119 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r118 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r117 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r116 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r114 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r139 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r136 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5220 MEM:3480
  r129 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:18270 VFP_LO_REGS:18270 ALL_REGS:18270 MEM:12180
  r128 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r126 costs: LO_REGS:0 HI_REGS:10000 CALLER_SAVE_REGS:10000 EVEN_REG:10000 GENERAL_REGS:10000 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000
  r125 costs: GENERAL_REGS:2348 VFP_D0_D7_REGS:82220 VFP_LO_REGS:82220 ALL_REGS:79610 MEM:55480
  r123 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r122 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r121 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r120 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r119 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r118 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r117 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r116 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r114 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480

rescanning insn with uid = 10.
rescanning insn with uid = 10.
rescanning insn with uid = 11.
rescanning insn with uid = 11.
rescanning insn with uid = 12.
rescanning insn with uid = 12.
rescanning insn with uid = 13.
rescanning insn with uid = 13.
;;   ======================================================
;;   -- basic block 2 from 71 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 r139=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r125=sfp-0x18                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 r127=0x40013000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r128=[r139]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r126=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   9 [sfp-0x18]=r126                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 [r125+0x4]=r126                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r125+0x8]=r126                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 [r125+0xc]=r126                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  13 [r125+0x10]=r126                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  17 cc=cmp(r128,r127)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  18 pc={(cc!=0)?L69:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 6
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 66 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r129=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  54 r135=0x20000001c                        :cortex_m4_ex:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 r114=[r129+0x60]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  64 r1=r125                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  25 r115=r114|0x1000                        :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  27 [r129+0x60]=r115                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  30 r116=[r129+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  31 r117=r116&0x1000                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  32 [sfp-0x20]=r117                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  34 r122=[sfp-0x20]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  40 r118=[r129+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  41 r119=r118|0x40                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  43 [r129+0x4c]=r119                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  46 r120=[r129+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  55 [sfp-0x18]=r135                         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  47 r121=r120&0x40                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 18--> b  0: i  48 [sfp-0x1c]=r121                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  59 r136=0x5                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  65 r0=0x48001800                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  50 r123=[sfp-0x1c]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 21--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  60 [sfp-0x8]=r136                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  66 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 23
;;   new head = 20
;;   new tail = 66


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SPI_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,12u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d} r123={1d} r125={1d,5u} r126={1d,5u} r127={1d,1u} r128={1d,1u,1e} r129={1d,6u} r135={1d,1u} r136={1d,1u} r139={1d,1u} 
;;    total ref usage 186{127d,57u,2e} in 54{53 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 71 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":231:3 -1
     (nil))
(insn 71 6 7 2 (set (reg:SI 139)
        (reg:SI 0 r0 [ hspi ])) "../Core/Src/stm32g4xx_hal_msp.c":230:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hspi ])
        (nil)))
(insn 7 71 15 2 (set (reg/f:SI 125)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":231:20 7 {*arm_addsi3}
     (nil))
(insn 15 7 16 2 (set (reg:SI 127)
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 8 2 (set (reg/f:SI 128 [ hspi_13(D)->Instance ])
        (mem/f:SI (reg:SI 139) [6 hspi_13(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":232:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 8 16 9 2 (set (reg:SI 126)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 4 [0x4])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 125)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 126)) "../Core/Src/stm32g4xx_hal_msp.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(debug_insn 14 13 17 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":232:3 -1
     (nil))
(insn 17 14 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 128 [ hspi_13(D)->Instance ])
            (reg:SI 127))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 128 [ hspi_13(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 127)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 128 [ hspi_13(D)->Instance ])
                    (const_int 1073819648 [0x40013000]))
                (nil)))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 69)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":232:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 69)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 23 22 54 3 (set (reg/f:SI 129)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 23 24 3 (set (reg:DI 135)
        (const_int 8589934620 [0x20000001c])) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (nil))
(insn 24 54 64 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 24 25 3 (set (reg:SI 1 r1)
        (reg/f:SI 125)) "../Core/Src/stm32g4xx_hal_msp.c":251:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 25 64 27 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 27 25 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 30 28 31 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 4096 [0x1000]))) "../Core/Src/stm32g4xx_hal_msp.c":238:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 32 31 33 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 33 32 34 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(insn 34 33 35 3 (set (reg:SI 122 [ vol.5_16 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -32 [0xffffffffffffffe0])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":238:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.5_16 ])
        (nil)))
(debug_insn 35 34 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":238:5 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 37 36 38 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 38 37 40 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 40 38 41 3 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 43 3 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 43 41 44 3 (set (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 44 43 46 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 46 44 55 3 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 129)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 55 46 47 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 135)) "../Core/Src/stm32g4xx_hal_msp.c":246:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 135)
        (nil)))
(insn 47 55 48 3 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 64 [0x40]))) "../Core/Src/stm32g4xx_hal_msp.c":240:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 48 47 49 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 49 48 59 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(insn 59 49 65 3 (set (reg:SI 136)
        (const_int 5 [0x5])) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 59 50 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":251:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 65 51 3 (set (reg:SI 123 [ vol.6_19 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":240:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 123 [ vol.6_19 ])
        (nil)))
(debug_insn 51 50 52 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":240:5 -1
     (nil))
(debug_insn 52 51 53 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":246:5 -1
     (nil))
(debug_insn 53 52 56 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":247:5 -1
     (nil))
(debug_insn 56 53 57 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":248:5 -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":249:5 -1
     (nil))
(debug_insn 58 57 60 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":250:5 -1
     (nil))
(insn 60 58 61 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 136)) "../Core/Src/stm32g4xx_hal_msp.c":250:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 61 60 66 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":251:5 -1
     (nil))
(call_insn 66 61 69 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":251:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 69 66 70 4 44 (nil) [1 uses])
(note 70 69 75 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 75 70 0 NOTE_INSN_DELETED)

;; Function HAL_SPI_MspDeInit (HAL_SPI_MspDeInit, funcdef_no=1444, decl_uid=9056, cgraph_uid=1448, symbol_order=1454)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r122 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:7656 VFP_LO_REGS:7656 ALL_REGS:7656 MEM:4350
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r114 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480


Pass 1 for finding pseudo/allocno costs

    r122: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r122 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r119 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:7830 VFP_LO_REGS:7830 ALL_REGS:7830 MEM:5220
  r118 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r114 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480

;;   ======================================================
;;   -- basic block 2 from 28 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r122=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r117=0x40013000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r118=[r122]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 cc=cmp(r118,r117)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 pc={(cc!=0)?L26:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 22 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 r119=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 r0=0x48001800                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 r114=[r119+0x60]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r1=0x1c                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 r115=r114&0xffffffffffffefff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 [r119+0x60]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 {call [`HAL_GPIO_DeInit'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 12
;;   new tail = 22


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SPI_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,2u} r122={1d,1u} 
;;    total ref usage 143{115d,27u,1e} in 15{14 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 28 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":268:3 -1
     (nil))
(insn 28 6 7 2 (set (reg:SI 122)
        (reg:SI 0 r0 [ hspi ])) "../Core/Src/stm32g4xx_hal_msp.c":267:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hspi ])
        (nil)))
(insn 7 28 8 2 (set (reg:SI 117)
        (const_int 1073819648 [0x40013000])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 118 [ hspi_6(D)->Instance ])
        (mem/f:SI (reg:SI 122) [6 hspi_6(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":268:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 118 [ hspi_6(D)->Instance ])
            (reg:SI 117))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 118 [ hspi_6(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 117)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 118 [ hspi_6(D)->Instance ])
                    (const_int 1073819648 [0x40013000]))
                (nil)))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 26)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":268:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 26)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":274:5 -1
     (nil))
(insn 13 12 21 3 (set (reg/f:SI 119)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 13 14 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 21 20 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 14 15 3 (set (reg:SI 1 r1)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":281:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 20 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Core/Src/stm32g4xx_hal_msp.c":274:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 18 3 (set (mem/v:SI (plus:SI (reg/f:SI 119)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":274:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(debug_insn 18 17 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":281:5 -1
     (nil))
(call_insn/j 22 18 23 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":281:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 23 22 26)
(code_label 26 23 27 4 50 (nil) [1 uses])
(note 27 26 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 32 27 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_Base_MspInit (HAL_TIM_Base_MspInit, funcdef_no=1445, decl_uid=9622, cgraph_uid=1449, symbol_order=1455)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_TIM_Base_MspInit

Dataflow summary:
def_info->table_size = 216, use_info->table_size = 77
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,14u} r103={1d,7u} r104={2d} r105={2d} r106={2d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d} r127={1d} r128={1d} r130={1d,1u} r131={1d,3u} r134={1d,3u} r137={1d,1u} r138={1d,3u} r141={1d,1u} 
;;    total ref usage 293{216d,75u,2e} in 64{62 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d8(1){ }d12(2){ }d15(3){ }d16(7){ }d21(13){ }d24(14){ }d29(16){ }d32(17){ }d35(18){ }d38(19){ }d41(20){ }d44(21){ }d47(22){ }d50(23){ }d53(24){ }d56(25){ }d59(26){ }d62(27){ }d65(28){ }d68(29){ }d71(30){ }d74(31){ }d186(102){ }d187(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 130 141
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 130 141
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 115 116 117 128 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 116 117 128 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ }u30(13){ }u31(102){ }u32(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 119 120 121 127 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 118 119 120 121 127 134
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 137
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc] 137
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u57(7){ }u58(13){ }u59(102){ }u60(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122 123 124 125 126 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 122 123 124 125 126 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 6 3 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u74(7){ }u75(13){ }u76(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 89 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 34 to worklist
  Adding insn 59 to worklist
  Adding insn 56 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 66 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 23 to worklist
  Adding insn 17 to worklist
  Adding insn 15 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 58 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 79 to worklist
  Adding insn 73 to worklist
  Adding insn 71 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 65 to worklist
  Adding insn 64 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 33 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 88 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r141 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r138 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:10207 VFP_LO_REGS:10207 ALL_REGS:10207 MEM:6055
  r137 costs: LO_REGS:0 HI_REGS:1156 CALLER_SAVE_REGS:1156 EVEN_REG:1156 GENERAL_REGS:1156 VFP_D0_D7_REGS:16762 VFP_LO_REGS:16762 ALL_REGS:16762 MEM:8670
  r134 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:7198 VFP_LO_REGS:7198 ALL_REGS:7198 MEM:4270
  r131 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:17700 VFP_LO_REGS:17700 ALL_REGS:17700 MEM:10500
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r128 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r127 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r126 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:2595 VFP_LO_REGS:2595 ALL_REGS:2595 MEM:1730
  r125 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r124 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r123 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r122 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r121 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r120 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r119 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r118 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r117 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:49170 VFP_LO_REGS:49170 ALL_REGS:49170 MEM:32780


Pass 1 for finding pseudo/allocno costs

    r141: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r141 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r138 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:10380 VFP_LO_REGS:10380 ALL_REGS:10380 MEM:6920
  r137 costs: LO_REGS:0 HI_REGS:1156 CALLER_SAVE_REGS:1156 EVEN_REG:1156 GENERAL_REGS:1156 VFP_D0_D7_REGS:17340 VFP_LO_REGS:17340 ALL_REGS:17340 MEM:11560
  r134 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r131 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:18000 VFP_LO_REGS:18000 ALL_REGS:18000 MEM:12000
  r130 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:4500 VFP_LO_REGS:4500 ALL_REGS:4500 MEM:3000
  r127 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:1830 VFP_LO_REGS:1830 ALL_REGS:1830 MEM:1220
  r126 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:2595 VFP_LO_REGS:2595 ALL_REGS:2595 MEM:1730
  r125 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r124 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r123 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r122 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r121 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r120 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r119 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r118 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r117 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r116 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:49170 VFP_LO_REGS:49170 ALL_REGS:49170 MEM:32780

;;   ======================================================
;;   -- basic block 2 from 88 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  88 r141=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r130=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r141]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 cc=cmp(r113,r130)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 pc={(cc!=0)?L30:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 89 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 r131=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  16 r114=[r131+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  17 r115=r114|0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 [r131+0x60]=r115                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  22 r116=[r131+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  23 r117=r116&0x800                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  24 [sfp-0xc]=r117                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  26 r128=[sfp-0xc]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  89 pc=L86                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 12
;;   new tail = 89

;;   ======================================================
;;   -- basic block 4 from 32 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 cc=cmp(r113,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  34 pc={(cc!=0)?L61:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 32
;;   new tail = 34

;;   ======================================================
;;   -- basic block 5 from 36 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r134=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 r2=0                                    :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r118=[r134+0x58]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  55 r0=0x1c                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  41 r119=r118|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  43 [r134+0x58]=r119                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  46 r120=[r134+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  54 r1=r2                                   :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  47 r121=r120&0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 [sfp-0x8]=r121                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  50 r127=[sfp-0x8]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  56 {call [`HAL_NVIC_SetPriority'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  57 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  58 r0=0x1c                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  59 {call [`HAL_NVIC_EnableIRQ'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 36
;;   new tail = 59

;;   ======================================================
;;   -- basic block 6 from 63 to 66 -- before reload
;;   ======================================================

;;	  0--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  64 r137=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  65 cc=cmp(r113,r137)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  66 pc={(cc!=0)?L86:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 63
;;   new tail = 66

;;   ======================================================
;;   -- basic block 7 from 68 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  71 r138=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 r122=[r138+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  73 r123=r122|0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  75 [r138+0x58]=r123                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  78 r124=[r138+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  79 r125=r124&0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  80 [sfp-0x4]=r125                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  82 r126=[sfp-0x4]                          :cortex_m4_a,cortex_m4_b:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 68
;;   new tail = 85


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_Base_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={4d,1u} r2={4d,2u} r3={3d} r7={1d,8u} r12={4d} r13={1d,10u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={5d,3u} r101={2d} r102={1d,14u} r103={1d,7u} r104={2d} r105={2d} r106={2d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d} r127={1d} r128={1d} r130={1d,1u} r131={1d,3u} r134={1d,3u} r137={1d,1u} r138={1d,3u} r141={1d,1u} 
;;    total ref usage 293{216d,75u,2e} in 64{62 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 88 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":298:3 -1
     (nil))
(insn 88 6 8 2 (set (reg:SI 141)
        (reg:SI 0 r0 [ htim_base ])) "../Core/Src/stm32g4xx_hal_msp.c":297:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim_base ])
        (nil)))
(insn 8 88 7 2 (set (reg:SI 130)
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":298:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 8 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 141) [7 htim_base_16(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":298:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 9 7 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 130))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":298:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 30)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 13 12 14 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(debug_insn 14 13 15 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 131)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 19 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 19 17 20 3 (set (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 20 19 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 22 20 23 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 131)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (nil)))
(insn 23 22 24 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 2048 [0x800]))) "../Core/Src/stm32g4xx_hal_msp.c":304:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 24 23 25 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(insn 26 25 27 3 (set (reg:SI 128 [ vol.7_27 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":304:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 128 [ vol.7_27 ])
        (nil)))
(debug_insn 27 26 89 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":304:5 -1
     (nil))
(jump_insn 89 27 90 3 (set (pc)
        (label_ref 86)) 284 {*arm_jump}
     (nil)
 -> 86)
(barrier 90 89 30)
(code_label 30 90 31 4 56 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":309:8 -1
     (nil))
(insn 33 32 34 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":309:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 61)
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 37 36 38 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 38 37 39 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 39 38 53 5 (set (reg/f:SI 134)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 39 40 5 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 53 55 5 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 40 41 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 55 43 5 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 43 41 44 5 (set (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(debug_insn 44 43 46 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 46 44 54 5 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (plus:SI (reg/f:SI 134)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 54 46 47 5 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../Core/Src/stm32g4xx_hal_msp.c":317:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 47 54 48 5 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":315:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 48 47 49 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])
        (reg:SI 121 [ _9 ])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(debug_insn 49 48 50 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(insn 50 49 51 5 (set (reg:SI 127 [ vol.8_22 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 tmpreg+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":315:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 127 [ vol.8_22 ])
        (nil)))
(debug_insn 51 50 52 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":315:5 -1
     (nil))
(debug_insn 52 51 56 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":317:5 -1
     (nil))
(call_insn 56 52 57 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":317:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006885600 HAL_NVIC_SetPriority>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 57 56 58 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":318:5 -1
     (nil))
(insn 58 57 59 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":318:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 59 58 60 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>) [0 HAL_NVIC_EnableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":318:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006885700 HAL_NVIC_EnableIRQ>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 60 59 61)
(code_label 61 60 62 6 58 (nil) [1 uses])
(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":323:8 -1
     (nil))
(insn 64 63 65 6 (set (reg:SI 137)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":323:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 137))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 66 65 67 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 86)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":323:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 86)
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(debug_insn 70 69 71 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 71 70 72 7 (set (reg/f:SI 138)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 7 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 75 7 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 75 73 76 7 (set (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 123 [ _11 ])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(debug_insn 76 75 78 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 78 76 79 7 (set (reg:SI 124 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 138)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))
(insn 79 78 80 7 (set (reg:SI 125 [ _13 ])
        (and:SI (reg:SI 124 [ _12 ])
            (const_int 8 [0x8]))) "../Core/Src/stm32g4xx_hal_msp.c":329:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 80 79 81 7 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(debug_insn 81 80 82 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(insn 82 81 85 7 (set (reg:SI 126 [ vol.9_19 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":329:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 126 [ vol.9_19 ])
        (nil)))
(debug_insn 85 82 86 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":329:5 -1
     (nil))
(code_label 86 85 87 8 55 (nil) [2 uses])
(note 87 86 96 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 96 87 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_MspPostInit (HAL_TIM_MspPostInit, funcdef_no=1446, decl_uid=14116, cgraph_uid=1450, symbol_order=1456)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r131 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r128 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5046 VFP_LO_REGS:5046 ALL_REGS:5046 MEM:2610
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5046 MEM:2610
  r124 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:10266 VFP_LO_REGS:10266 ALL_REGS:10266 MEM:6090
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r121 costs: LO_REGS:0 HI_REGS:10000 CALLER_SAVE_REGS:10000 EVEN_REG:10000 GENERAL_REGS:10000 VFP_D0_D7_REGS:89000 VFP_LO_REGS:89000 ALL_REGS:89000 MEM:55000
  r120 costs: LO_REGS:2348 HI_REGS:2348 CALLER_SAVE_REGS:2348 EVEN_REG:2348 GENERAL_REGS:2348 VFP_D0_D7_REGS:79610 VFP_LO_REGS:79610 ALL_REGS:79610 MEM:53740
  r118 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r117 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r116 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r114 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480


Pass 1 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r131 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r128 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r127 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:5220 MEM:3480
  r124 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:10440 VFP_LO_REGS:10440 ALL_REGS:10440 MEM:6960
  r123 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r122 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:10000 CALLER_SAVE_REGS:10000 EVEN_REG:10000 GENERAL_REGS:10000 VFP_D0_D7_REGS:90000 VFP_LO_REGS:90000 ALL_REGS:90000 MEM:60000
  r120 costs: GENERAL_REGS:2348 VFP_D0_D7_REGS:82220 VFP_LO_REGS:82220 ALL_REGS:79610 MEM:55480
  r118 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:2610 VFP_LO_REGS:2610 ALL_REGS:2610 MEM:1740
  r117 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r116 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r115 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480
  r114 costs: LO_REGS:0 HI_REGS:348 CALLER_SAVE_REGS:348 EVEN_REG:348 GENERAL_REGS:348 VFP_D0_D7_REGS:5220 VFP_LO_REGS:5220 ALL_REGS:5220 MEM:3480

rescanning insn with uid = 10.
rescanning insn with uid = 10.
rescanning insn with uid = 11.
rescanning insn with uid = 11.
rescanning insn with uid = 12.
rescanning insn with uid = 12.
rescanning insn with uid = 13.
rescanning insn with uid = 13.
;;   ======================================================
;;   -- basic block 2 from 55 to 18 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 r131=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r120=sfp-0x18                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 r122=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  16 r123=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r121=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   9 [sfp-0x18]=r121                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 [r120+0x4]=r121                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  11 [r120+0x8]=r121                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  12 [r120+0xc]=r121                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  13 [r120+0x10]=r121                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  17 cc=cmp(r123,r122)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  18 pc={(cc!=0)?L53:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 6
;;   new tail = 18

;;   ======================================================
;;   -- basic block 3 from 20 to 50 -- before reload
;;   ======================================================

;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r124=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 r127=0x200000080                        :cortex_m4_ex:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  24 r114=[r124+0x4c]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  48 r1=r120                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  25 r115=r114|0x20                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  27 [r124+0x4c]=r115                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  30 r116=[r124+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  39 [sfp-0x18]=r127                         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  31 r117=r116&0x20                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  32 [sfp-0x1c]=r117                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  43 r128=0x6                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  49 r0=0x48001400                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  34 r118=[sfp-0x1c]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  40 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  44 [sfp-0x8]=r128                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  50 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 20
;;   new tail = 50


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_MspPostInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u,1e} r103={1d,3u} r104={1d} r105={1d} r106={1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r120={1d,5u} r121={1d,5u} r122={1d,1u} r123={1d,1u,1e} r124={1d,3u} r127={1d,1u} r128={1d,1u} r131={1d,1u} 
;;    total ref usage 172{122d,48u,2e} in 41{40 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 55 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":339:3 -1
     (nil))
(insn 55 6 7 2 (set (reg:SI 131)
        (reg:SI 0 r0 [ htim ])) "../Core/Src/stm32g4xx_hal_msp.c":338:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim ])
        (nil)))
(insn 7 55 15 2 (set (reg/f:SI 120)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":339:20 7 {*arm_addsi3}
     (nil))
(insn 15 7 16 2 (set (reg:SI 122)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 8 2 (set (reg/f:SI 123 [ htim_9(D)->Instance ])
        (mem/f:SI (reg:SI 131) [7 htim_9(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":340:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 8 16 9 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [3 GPIO_InitStruct+0 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 4 [0x4])) [3 GPIO_InitStruct+4 S4 A32])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 8 [0x8])) [3 GPIO_InitStruct+8 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 12 [0xc])) [3 GPIO_InitStruct+12 S4 A32])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 120)
                (const_int 16 [0x10])) [3 GPIO_InitStruct+16 S4 A64])
        (reg:SI 121)) "../Core/Src/stm32g4xx_hal_msp.c":339:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(debug_insn 14 13 17 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":340:3 -1
     (nil))
(insn 17 14 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 123 [ htim_9(D)->Instance ])
            (reg:SI 122))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 123 [ htim_9(D)->Instance ])
        (expr_list:REG_DEAD (reg:SI 122)
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 123 [ htim_9(D)->Instance ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 53)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":340:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 53)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 21 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 23 22 38 3 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 23 24 3 (set (reg:DI 127)
        (const_int 8589934720 [0x200000080])) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (nil))
(insn 24 38 48 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 24 25 3 (set (reg:SI 1 r1)
        (reg/f:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":355:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 25 48 27 3 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 27 25 28 3 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 30 28 39 3 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (nil)))
(insn 39 30 31 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 127)) "../Core/Src/stm32g4xx_hal_msp.c":350:25 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 127)
        (nil)))
(insn 31 39 32 3 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int 32 [0x20]))) "../Core/Src/stm32g4xx_hal_msp.c":346:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 32 31 33 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 33 32 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(insn 43 33 49 3 (set (reg:SI 128)
        (const_int 6 [0x6])) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 43 34 3 (set (reg:SI 0 r0)
        (const_int 1207964672 [0x48001400])) "../Core/Src/stm32g4xx_hal_msp.c":355:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 49 35 3 (set (reg:SI 118 [ vol.10_12 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":346:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.10_12 ])
        (nil)))
(debug_insn 35 34 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":346:5 -1
     (nil))
(debug_insn 36 35 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":350:5 -1
     (nil))
(debug_insn 37 36 40 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":351:5 -1
     (nil))
(debug_insn 40 37 41 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":352:5 -1
     (nil))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":353:5 -1
     (nil))
(debug_insn 42 41 44 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":354:5 -1
     (nil))
(insn 44 42 45 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 128)) "../Core/Src/stm32g4xx_hal_msp.c":354:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(debug_insn 45 44 50 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":355:5 -1
     (nil))
(call_insn 50 45 53 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":355:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 53 50 54 4 65 (nil) [1 uses])
(note 54 53 59 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 59 54 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_Base_MspDeInit (HAL_TIM_Base_MspDeInit, funcdef_no=1447, decl_uid=9624, cgraph_uid=1451, symbol_order=1457)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)


HAL_TIM_Base_MspDeInit

Dataflow summary:
def_info->table_size = 123, use_info->table_size = 57
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,2u} r124={1d,2u} r126={1d,1u} r127={1d,2u} r129={1d,1u} 
;;    total ref usage 180{123d,55u,2e} in 32{31 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(3){ }d9(7){ }d12(13){ }d14(14){ }d17(16){ }d19(17){ }d21(18){ }d23(19){ }d25(20){ }d27(21){ }d29(22){ }d31(23){ }d33(24){ }d35(25){ }d37(26){ }d39(27){ }d41(28){ }d43(29){ }d45(30){ }d47(31){ }d105(102){ }d106(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 121 129
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 121 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 2 )->[3]->( 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114 115 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114 115 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 117 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 116 117 124
;; live  kill	 12 [ip]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 100 [cc] 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; live  gen 	 100 [cc] 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118 119 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118 119 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 6 3 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u50(7){ }u51(13){ }u52(102){ }u53(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 5 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 54 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 24 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 41 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 15 to worklist
  Adding insn 13 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 46 to worklist
  Adding insn 44 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 23 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 53 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 11 count 9 (    1)

Pass 0 for finding pseudo/allocno costs


  r129 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r127 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:7612 VFP_LO_REGS:7612 ALL_REGS:7612 MEM:4325
  r126 costs: LO_REGS:0 HI_REGS:1156 CALLER_SAVE_REGS:1156 EVEN_REG:1156 GENERAL_REGS:1156 VFP_D0_D7_REGS:16762 VFP_LO_REGS:16762 ALL_REGS:16762 MEM:8670
  r124 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:5368 VFP_LO_REGS:5368 ALL_REGS:5368 MEM:3050
  r122 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:13200 VFP_LO_REGS:13200 ALL_REGS:13200 MEM:7500
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r119 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r118 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r117 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r116 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:49170 VFP_LO_REGS:49170 ALL_REGS:49170 MEM:32780


Pass 1 for finding pseudo/allocno costs

    r129: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r129 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r127 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:7785 VFP_LO_REGS:7785 ALL_REGS:7785 MEM:5190
  r126 costs: LO_REGS:0 HI_REGS:1156 CALLER_SAVE_REGS:1156 EVEN_REG:1156 GENERAL_REGS:1156 VFP_D0_D7_REGS:17340 VFP_LO_REGS:17340 ALL_REGS:17340 MEM:11560
  r124 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:5490 VFP_LO_REGS:5490 ALL_REGS:5490 MEM:3660
  r122 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:13500 VFP_LO_REGS:13500 ALL_REGS:13500 MEM:9000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r119 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r118 costs: LO_REGS:0 HI_REGS:346 CALLER_SAVE_REGS:346 EVEN_REG:346 GENERAL_REGS:346 VFP_D0_D7_REGS:5190 VFP_LO_REGS:5190 ALL_REGS:5190 MEM:3460
  r117 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r116 costs: LO_REGS:0 HI_REGS:244 CALLER_SAVE_REGS:244 EVEN_REG:244 GENERAL_REGS:244 VFP_D0_D7_REGS:3660 VFP_LO_REGS:3660 ALL_REGS:3660 MEM:2440
  r115 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r114 costs: LO_REGS:0 HI_REGS:600 CALLER_SAVE_REGS:600 EVEN_REG:600 GENERAL_REGS:600 VFP_D0_D7_REGS:9000 VFP_LO_REGS:9000 ALL_REGS:9000 MEM:6000
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:49170 VFP_LO_REGS:49170 ALL_REGS:49170 MEM:32780

;;   ======================================================
;;   -- basic block 2 from 53 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  53 r129=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r121=0x40012c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r113=[r129]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i   9 cc=cmp(r113,r121)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  10 pc={(cc!=0)?L20:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 6
;;   new tail = 10

;;   ======================================================
;;   -- basic block 3 from 12 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 r122=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  14 r114=[r122+0x60]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 r115=r114&0xfffffffffffff7ff            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  17 [r122+0x60]=r115                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  54 pc=L51                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 12
;;   new tail = 54

;;   ======================================================
;;   -- basic block 4 from 22 to 24 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 cc=cmp(r113,0x40000000)                 :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 pc={(cc!=0)?L36:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 22
;;   new tail = 24

;;   ======================================================
;;   -- basic block 5 from 26 to 34 -- before reload
;;   ======================================================

;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r124=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  33 r0=0x1c                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r116=[r124+0x58]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  29 r117=r116&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 [r124+0x58]=r117                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 {call [`HAL_NVIC_DisableIRQ'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 26
;;   new tail = 34

;;   ======================================================
;;   -- basic block 6 from 38 to 41 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r126=0x40000c00                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 cc=cmp(r113,r126)                       :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 pc={(cc!=0)?L51:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 38
;;   new tail = 41

;;   ======================================================
;;   -- basic block 7 from 43 to 48 -- before reload
;;   ======================================================

;;	  0--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  44 r127=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  45 r118=[r127+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  46 r119=r118&0xfffffffffffffff7            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  48 [r127+0x58]=r119                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 43
;;   new tail = 48


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_TIM_Base_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r3={2d} r7={1d,8u} r12={2d} r13={1d,9u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,8u} r103={1d,7u} r104={1d} r105={1d} r106={1d} r113={1d,3u,2e} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={1d,1u} r122={1d,2u} r124={1d,2u} r126={1d,1u} r127={1d,2u} r129={1d,1u} 
;;    total ref usage 180{123d,55u,2e} in 32{31 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 53 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":371:3 -1
     (nil))
(insn 53 6 8 2 (set (reg:SI 129)
        (reg:SI 0 r0 [ htim_base ])) "../Core/Src/stm32g4xx_hal_msp.c":370:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ htim_base ])
        (nil)))
(insn 8 53 7 2 (set (reg:SI 121)
        (const_int 1073818624 [0x40012c00])) "../Core/Src/stm32g4xx_hal_msp.c":371:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 8 9 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg:SI 129) [7 htim_base_10(D)->Instance+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":371:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 9 7 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 121))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073818624 [0x40012c00]))
            (nil))))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":371:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 20)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 12 11 13 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":377:5 -1
     (nil))
(insn 13 12 14 3 (set (reg/f:SI 122)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 17 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Core/Src/stm32g4xx_hal_msp.c":377:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 17 15 54 3 (set (mem/v:SI (plus:SI (reg/f:SI 122)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 115 [ _3 ])) "../Core/Src/stm32g4xx_hal_msp.c":377:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 122)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(jump_insn 54 17 55 3 (set (pc)
        (label_ref 51)) 284 {*arm_jump}
     (nil)
 -> 51)
(barrier 55 54 20)
(code_label 20 55 21 4 72 (nil) [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 4 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":382:8 -1
     (nil))
(insn 23 22 24 4 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (const_int 1073741824 [0x40000000]))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":382:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 886588628 (nil)))
 -> 36)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 26 25 27 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":388:5 -1
     (nil))
(insn 27 26 33 5 (set (reg/f:SI 124)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 27 28 5 (set (reg:SI 0 r0)
        (const_int 28 [0x1c])) "../Core/Src/stm32g4xx_hal_msp.c":391:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 33 29 5 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 31 5 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":388:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 31 29 32 5 (set (mem/v:SI (plus:SI (reg/f:SI 124)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 117 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":388:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 32 31 34 5 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":391:5 -1
     (nil))
(call_insn/j 34 32 35 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>) [0 HAL_NVIC_DisableIRQ S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":391:5 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_DisableIRQ") [flags 0x41]  <function_decl 0000000006885800 HAL_NVIC_DisableIRQ>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(barrier 35 34 36)
(code_label 36 35 37 6 74 (nil) [1 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 6 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":396:8 -1
     (nil))
(insn 39 38 40 6 (set (reg:SI 126)
        (const_int 1073744896 [0x40000c00])) "../Core/Src/stm32g4xx_hal_msp.c":396:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 6 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 126))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                    (const_int 1073744896 [0x40000c00]))
                (nil)))))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 51)
            (pc))) "../Core/Src/stm32g4xx_hal_msp.c":396:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 51)
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":402:5 -1
     (nil))
(insn 44 43 45 7 (set (reg/f:SI 127)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 7 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 48 7 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Core/Src/stm32g4xx_hal_msp.c":402:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 48 46 51 7 (set (mem/v:SI (plus:SI (reg/f:SI 127)
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 119 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":402:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
(code_label 51 48 52 8 71 (nil) [2 uses])
(note 52 51 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 61 52 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspInit (HAL_SRAM_MspInit, funcdef_no=1449, decl_uid=9245, cgraph_uid=1453, symbol_order=1460)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14152 MEM:7320
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:21472 MEM:12200
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14152 MEM:7320
  r131 costs: LO_REGS:3904 HI_REGS:3904 CALLER_SAVE_REGS:3904 EVEN_REG:3904 GENERAL_REGS:3904 VFP_D0_D7_REGS:30256 VFP_LO_REGS:30256 ALL_REGS:30256 MEM:20496
  r130 costs: LO_REGS:0 HI_REGS:2928 CALLER_SAVE_REGS:2928 EVEN_REG:2928 GENERAL_REGS:2928 VFP_D0_D7_REGS:28792 VFP_LO_REGS:28792 ALL_REGS:28792 MEM:17080
  r129 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14152 VFP_LO_REGS:14152 ALL_REGS:14152 MEM:7320
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14152 MEM:7320
  r125 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:28792 VFP_LO_REGS:28792 ALL_REGS:28792 MEM:17080
  r124 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14152 VFP_LO_REGS:14152 ALL_REGS:14152 MEM:7320
  r122 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:36320 VFP_LO_REGS:36320 ALL_REGS:36320 MEM:19880
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r118 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r117 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r116 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r115 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r114 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760


Pass 1 for finding pseudo/allocno costs

    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r137: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred ALL_REGS, alternative VFP_LO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14640 MEM:9760
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:21960 MEM:14640
  r133 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14640 MEM:9760
  r131 costs: GENERAL_REGS:3904 VFP_D0_D7_REGS:52216 VFP_LO_REGS:52216 ALL_REGS:30256 MEM:35136
  r130 costs: LO_REGS:0 HI_REGS:2928 CALLER_SAVE_REGS:2928 EVEN_REG:2928 GENERAL_REGS:2928 VFP_D0_D7_REGS:29280 VFP_LO_REGS:29280 ALL_REGS:29280 MEM:19520
  r129 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r128 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:0 VFP_LO_REGS:0 ALL_REGS:14640 MEM:9760
  r125 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:29280 VFP_LO_REGS:29280 ALL_REGS:29280 MEM:19520
  r124 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r122 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r121 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37320 VFP_LO_REGS:37320 ALL_REGS:37320 MEM:24880
  r120 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r118 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:7320 VFP_LO_REGS:7320 ALL_REGS:7320 MEM:4880
  r117 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r116 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r115 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r114 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760

;;   ======================================================
;;   -- basic block 2 from 6 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  12 r121=`*.LANCHOR0'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   9 r120=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  13 r122=[r121]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  10 [sfp-0x10]=r120                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  15 {pc={(r122!=0)?L96:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 22 to 95 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r125=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 r124=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 [r121]=r124                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 r114=[r125+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  54 r131=sfp-0x18                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 r115=r114|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  33 [r125+0x50]=r115                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  36 r116=[r125+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  51 r130=0xc                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  37 r117=r116&0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  57 r0=0x48001000                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  38 [sfp-0x1c]=r117                         :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  44 r128=0x20000ff80                        :cortex_m4_ex:GENERAL_REGS+2(2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  45 [sfp-0x18]=r128                         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  56 r1=r131                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  48 r129=0x3                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  40 r118=[sfp-0x1c]                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  49 [sfp-0xc]=r129                          :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  52 [sfp-0x8]=r130                          :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  58 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  73 r1=r131                                 :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  74 r0=0x48000c00                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 22--> b  0: i  63 r133=0x20000c7b3                        :cortex_m4_ex:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	 23--> b  0: i  64 [sfp-0x18]=r133                         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 24--> b  0: i  69 [sfp-0x8]=r130                          :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 25--> b  0: i  65 r134=0x300000000                        :cortex_m4_ex:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	 26--> b  0: i  66 [sfp-0x10]=r134                         :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 26--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  75 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  83 [sfp-0x10]=r134                         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 28--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  91 r0=0x48001800                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 30--> b  0: i  90 r1=r131                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 31--> b  0: i  86 [sfp-0x8]=r130                          :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	 31--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  80 r138=0x200000020                        :cortex_m4_ex:@GENERAL_REGS+2(2)@VFP_LO_REGS+0(0)
;;	 33--> b  0: i  81 [sfp-0x18]=r138                         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  92 {call [`HAL_GPIO_Init'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  95 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 34
;;   new head = 22
;;   new tail = 95


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={4d} r3={4d} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,17u,3e} r103={1d,3u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d} r120={1d,1u} r121={1d,2u} r122={1d,1u} r124={1d,1u} r125={1d,3u} r128={1d,1u} r129={1d,1u} r130={1d,3u} r131={1d,3u} r133={1d,1u} r134={1d,2u} r138={1d,1u} 
;;    total ref usage 356{292d,61u,3e} in 70{67 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 14 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":412:13 -1
     (nil))
(debug_insn 8 7 12 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":416:3 -1
     (nil))
(insn 12 8 9 2 (set (reg/f:SI 121)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":417:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 12 13 2 (set (reg:SI 120)
        (const_int 0 [0])) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 9 10 2 (set (reg:SI 122 [ FMC_Initialized ])
        (mem/c:SI (reg/f:SI 121) [1 FMC_Initialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":417:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [1 FMC_Initialized+0 S4 A32])
        (nil)))
(insn 10 13 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [3 MEM <char[4]> [(struct  *)&GPIO_InitStruct + 8B]+0 S4 A64])
        (reg:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":416:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(debug_insn 11 10 15 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":417:3 -1
     (nil))
(jump_insn 15 11 21 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 122 [ FMC_Initialized ])
                        (const_int 0 [0]))
                    (label_ref:SI 96)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":417:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 122 [ FMC_Initialized ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 548896828 (nil))))
 -> 96)
(note 21 15 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 29 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":420:3 -1
     (nil))
(insn 29 22 24 3 (set (reg/f:SI 125)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 29 25 3 (set (reg:SI 124)
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (mem/c:SI (reg/f:SI 121) [1 FMC_Initialized+0 S4 A32])
        (reg:SI 124)) "../Core/Src/stm32g4xx_hal_msp.c":420:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg/f:SI 121)
            (nil))))
(debug_insn 26 25 27 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 27 26 28 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 28 27 30 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 30 28 54 3 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 30 31 3 (set (reg/f:SI 131)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))) "../Core/Src/stm32g4xx_hal_msp.c":454:3 7 {*arm_addsi3}
     (nil))
(insn 31 54 33 3 (set (reg:SI 115 [ _5 ])
        (ior:SI (reg:SI 114 [ _4 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 33 31 34 3 (set (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 115 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
        (nil)))
(debug_insn 34 33 36 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 36 34 51 3 (set (reg:SI 116 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 125)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (nil)))
(insn 51 36 37 3 (set (reg:SI 130)
        (const_int 12 [0xc])) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 51 57 3 (set (reg:SI 117 [ _7 ])
        (and:SI (reg:SI 116 [ _6 ])
            (const_int 1 [0x1]))) "../Core/Src/stm32g4xx_hal_msp.c":423:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _6 ])
        (nil)))
(insn 57 37 38 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 57 39 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])
        (reg:SI 117 [ _7 ])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _7 ])
        (nil)))
(debug_insn 39 38 44 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(insn 44 39 45 3 (set (reg:DI 128)
        (const_int 8590000000 [0x20000ff80])) "../Core/Src/stm32g4xx_hal_msp.c":447:23 729 {*movdi_vfp}
     (nil))
(insn 45 44 56 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 128)) "../Core/Src/stm32g4xx_hal_msp.c":447:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 128)
        (nil)))
(insn 56 45 48 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":454:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 48 56 40 3 (set (reg:SI 129)
        (const_int 3 [0x3])) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 48 41 3 (set (reg:SI 118 [ vol.12_8 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -28 [0xffffffffffffffe4])) [1 tmpreg+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":423:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 118 [ vol.12_8 ])
        (nil)))
(debug_insn 41 40 42 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":423:3 -1
     (nil))
(debug_insn 42 41 43 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":447:3 -1
     (nil))
(debug_insn 43 42 46 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":450:3 -1
     (nil))
(debug_insn 46 43 47 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":451:3 -1
     (nil))
(debug_insn 47 46 49 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":452:3 -1
     (nil))
(insn 49 47 50 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [1 GPIO_InitStruct.Speed+0 S4 A32])
        (reg:SI 129)) "../Core/Src/stm32g4xx_hal_msp.c":452:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(debug_insn 50 49 52 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":453:3 -1
     (nil))
(insn 52 50 53 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":453:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 58 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":454:3 -1
     (nil))
(call_insn 58 53 59 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":454:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 59 58 60 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":456:3 -1
     (nil))
(debug_insn 60 59 61 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":459:3 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":460:3 -1
     (nil))
(debug_insn 62 61 73 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":461:3 -1
     (nil))
(insn 73 62 74 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":463:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -24 [0xffffffffffffffe8]))
        (nil)))
(insn 74 73 63 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":463:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 74 64 3 (set (reg:DI 133)
        (const_int 8589985715 [0x20000c7b3])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(insn 64 63 69 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 133)) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 133)
        (nil)))
(insn 69 64 65 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":462:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 69 66 3 (set (reg:DI 134)
        (const_int 12884901888 [0x300000000])) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(insn 66 65 67 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 134)) "../Core/Src/stm32g4xx_hal_msp.c":456:23 729 {*movdi_vfp}
     (nil))
(debug_insn 67 66 70 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":462:3 -1
     (nil))
(debug_insn 70 67 75 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":463:3 -1
     (nil))
(call_insn 75 70 76 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":463:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 76 75 77 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":465:3 -1
     (nil))
(debug_insn 77 76 78 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":466:3 -1
     (nil))
(debug_insn 78 77 79 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":467:3 -1
     (nil))
(debug_insn 79 78 83 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":468:3 -1
     (nil))
(insn 83 79 84 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct + 8B]+0 S8 A64])
        (reg:DI 134)) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 134)
        (nil)))
(debug_insn 84 83 91 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":469:3 -1
     (nil))
(insn 91 84 90 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":470:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 90 91 86 3 (set (reg:SI 1 r1)
        (reg/f:SI 131)) "../Core/Src/stm32g4xx_hal_msp.c":470:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))
(insn 86 90 87 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [1 GPIO_InitStruct.Alternate+0 S4 A64])
        (reg:SI 130)) "../Core/Src/stm32g4xx_hal_msp.c":469:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 87 86 80 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":470:3 -1
     (nil))
(insn 80 87 81 3 (set (reg:DI 138)
        (const_int 8589934624 [0x200000020])) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (nil))
(insn 81 80 92 3 (set (mem/c:DI (plus:SI (reg/f:SI 102 sfp)
                (const_int -24 [0xffffffffffffffe8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&GPIO_InitStruct]+0 S8 A64])
        (reg:DI 138)) "../Core/Src/stm32g4xx_hal_msp.c":465:23 729 {*movdi_vfp}
     (expr_list:REG_DEAD (reg:DI 138)
        (nil)))
(call_insn 92 81 95 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>) [0 HAL_GPIO_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":470:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_Init") [flags 0x41]  <function_decl 0000000006848500 HAL_GPIO_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 95 92 96 3 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/stm32g4xx_hal_msp.c":481:3 -1
     (nil))
(code_label 96 95 97 4 80 (nil) [1 uses])
(note 97 96 102 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 102 97 0 NOTE_INSN_DELETED)

;; Function HAL_SRAM_MspDeInit (HAL_SRAM_MspDeInit, funcdef_no=1451, decl_uid=9247, cgraph_uid=1455, symbol_order=1463)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r121 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:21472 VFP_LO_REGS:21472 ALL_REGS:21472 MEM:12200
  r120 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14152 VFP_LO_REGS:14152 ALL_REGS:14152 MEM:7320
  r118 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:36320 VFP_LO_REGS:36320 ALL_REGS:36320 MEM:19880
  r115 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r114 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760


Pass 1 for finding pseudo/allocno costs

    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r121 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:21960 VFP_LO_REGS:21960 ALL_REGS:21960 MEM:14640
  r120 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r118 costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:37320 VFP_LO_REGS:37320 ALL_REGS:37320 MEM:24880
  r115 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760
  r114 costs: LO_REGS:0 HI_REGS:976 CALLER_SAVE_REGS:976 EVEN_REG:976 GENERAL_REGS:976 VFP_D0_D7_REGS:14640 VFP_LO_REGS:14640 ALL_REGS:14640 MEM:9760

;;   ======================================================
;;   -- basic block 2 from 6 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   7 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   8 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i   9 r117=`*.LANCHOR1'                       :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r118=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  12 {pc={(r118!=0)?L42:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 6
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 38 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 r121=0x40021000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  16 r120=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 [r117]=r120                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  20 r114=[r121+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  27 r0=0x48001000                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  21 r115=r114&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  26 r1=0xff80                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  23 [r121+0x50]=r115                        :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  28 {call [`HAL_GPIO_DeInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  29 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  32 r0=0x48000c00                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  31 r1=0xc7b3                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 11--> b  0: i  33 {call [`HAL_GPIO_DeInit'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  37 r0=0x48001800                           :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  36 r1=0x20                                 :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 14--> b  0: i  38 {call [`HAL_GPIO_DeInit'];return;use 0;}:cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 14
;;   new head = 14
;;   new tail = 38


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_SRAM_MspDeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,3u} r1={7d,3u} r2={4d} r3={4d} r7={1d,4u} r12={6d} r13={1d,7u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,4u} r103={1d,3u} r104={3d} r105={3d} r106={3d} r114={1d,1u} r115={1d,1u} r117={1d,2u} r118={1d,1u} r120={1d,1u} r121={1d,2u} 
;;    total ref usage 313{281d,32u,0e} in 26{23 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 11 2 NOTE_INSN_FUNCTION_BEG)
(note 11 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 11 7 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":541:3 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker:BLK) "../Core/Src/stm32g4xx_hal_msp.c":489:13 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":493:3 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Core/Src/stm32g4xx_hal_msp.c":493:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 12 2 (set (reg:SI 118 [ FMC_DeInitialized ])
        (mem/c:SI (reg/f:SI 117) [1 FMC_DeInitialized+0 S4 A32])) "../Core/Src/stm32g4xx_hal_msp.c":493:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [1 FMC_DeInitialized+0 S4 A32])
        (nil)))
(jump_insn 12 10 13 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 118 [ FMC_DeInitialized ])
                        (const_int 0 [0]))
                    (label_ref:SI 42)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":493:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg:SI 118 [ FMC_DeInitialized ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 548896828 (nil))))
 -> 42)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 19 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":496:3 -1
     (nil))
(insn 19 14 16 3 (set (reg/f:SI 121)
        (const_int 1073876992 [0x40021000])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 19 17 3 (set (reg:SI 120)
        (const_int 1 [0x1])) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 3 (set (mem/c:SI (reg/f:SI 117) [1 FMC_DeInitialized+0 S4 A32])
        (reg:SI 120)) "../Core/Src/stm32g4xx_hal_msp.c":496:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/f:SI 117)
            (nil))))
(debug_insn 18 17 20 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":498:3 -1
     (nil))
(insn 20 18 27 3 (set (reg:SI 114 [ _4 ])
        (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 20 21 3 (set (reg:SI 0 r0)
        (const_int 1207963648 [0x48001000])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 27 26 3 (set (reg:SI 115 [ _5 ])
        (and:SI (reg:SI 114 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Core/Src/stm32g4xx_hal_msp.c":498:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _4 ])
        (nil)))
(insn 26 21 23 3 (set (reg:SI 1 r1)
        (const_int 65408 [0xff80])) "../Core/Src/stm32g4xx_hal_msp.c":522:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 26 24 3 (set (mem/v:SI (plus:SI (reg/f:SI 121)
                (const_int 80 [0x50])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB3ENR+0 S4 A64])
        (reg:SI 115 [ _5 ])) "../Core/Src/stm32g4xx_hal_msp.c":498:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_DEAD (reg:SI 115 [ _5 ])
            (nil))))
(debug_insn 24 23 28 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":522:3 -1
     (nil))
(call_insn 28 24 29 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":522:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 29 28 32 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":526:3 -1
     (nil))
(insn 32 29 31 3 (set (reg:SI 0 r0)
        (const_int 1207962624 [0x48000c00])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 32 33 3 (set (reg:SI 1 r1)
        (const_int 51123 [0xc7b3])) "../Core/Src/stm32g4xx_hal_msp.c":526:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 31 34 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":526:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 34 33 37 3 (debug_marker) "../Core/Src/stm32g4xx_hal_msp.c":530:3 -1
     (nil))
(insn 37 34 36 3 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 36 37 38 3 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) "../Core/Src/stm32g4xx_hal_msp.c":530:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 38 36 39 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>) [0 HAL_GPIO_DeInit S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Core/Src/stm32g4xx_hal_msp.c":530:3 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GPIO_DeInit") [flags 0x41]  <function_decl 0000000006848600 HAL_GPIO_DeInit>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(barrier 39 38 42)
(code_label 42 39 43 4 86 (nil) [1 uses])
(note 43 42 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 50 43 0 NOTE_INSN_DELETED)
