Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Feb 23 23:35:39 2018
| Host         : localhost.localdomain running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_VGA_timing_summary_routed.rpt -rpx top_VGA_timing_summary_routed.rpx
| Design       : top_VGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.892        0.000                      0                   95        0.216        0.000                      0                   95        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               5.892        0.000                      0                   95        0.216        0.000                      0                   95        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_pbsync_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.644ns (42.770%)  route 2.200ns (57.230%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.577     8.048    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.332     8.380 r  i_iologic/s_pbsync[3]_i_1/O
                         net (fo=5, routed)           0.611     8.991    i_iologic/s_pbsync
    SLICE_X0Y19          FDCE                                         r  i_iologic/s_pbsync_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    i_iologic/CLK
    SLICE_X0Y19          FDCE                                         r  i_iologic/s_pbsync_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_CE)      -0.205    14.883    i_iologic/s_pbsync_reg[3]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_button_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.644ns (43.327%)  route 2.150ns (56.673%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.577     8.048    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.332     8.380 r  i_iologic/s_pbsync[3]_i_1/O
                         net (fo=5, routed)           0.562     8.942    i_iologic/s_pbsync
    SLICE_X0Y20          FDCE                                         r  i_iologic/s_button_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    i_iologic/CLK
    SLICE_X0Y20          FDCE                                         r  i_iologic/s_button_reg/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.883    i_iologic/s_button_reg
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_pbsync_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.644ns (43.327%)  route 2.150ns (56.673%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.577     8.048    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.332     8.380 r  i_iologic/s_pbsync[3]_i_1/O
                         net (fo=5, routed)           0.562     8.942    i_iologic/s_pbsync
    SLICE_X0Y20          FDCE                                         r  i_iologic/s_pbsync_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    i_iologic/CLK
    SLICE_X0Y20          FDCE                                         r  i_iologic/s_pbsync_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.883    i_iologic/s_pbsync_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_pbsync_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.644ns (43.327%)  route 2.150ns (56.673%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.577     8.048    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.332     8.380 r  i_iologic/s_pbsync[3]_i_1/O
                         net (fo=5, routed)           0.562     8.942    i_iologic/s_pbsync
    SLICE_X0Y20          FDCE                                         r  i_iologic/s_pbsync_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    i_iologic/CLK
    SLICE_X0Y20          FDCE                                         r  i_iologic/s_pbsync_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.883    i_iologic/s_pbsync_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_pbsync_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.644ns (43.327%)  route 2.150ns (56.673%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.577     8.048    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.332     8.380 r  i_iologic/s_pbsync[3]_i_1/O
                         net (fo=5, routed)           0.562     8.942    i_iologic/s_pbsync
    SLICE_X0Y20          FDCE                                         r  i_iologic/s_pbsync_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    i_iologic/CLK
    SLICE_X0Y20          FDCE                                         r  i_iologic/s_pbsync_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.883    i_iologic/s_pbsync_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_swsync_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.644ns (43.416%)  route 2.143ns (56.584%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.585     8.057    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.332     8.389 r  i_iologic/s_swsync[15]_i_1/O
                         net (fo=16, routed)          0.545     8.934    i_iologic/s_swsync
    SLICE_X1Y18          FDCE                                         r  i_iologic/s_swsync_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509    14.850    i_iologic/CLK
    SLICE_X1Y18          FDCE                                         r  i_iologic/s_swsync_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    i_iologic/s_swsync_reg[4]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_swsync_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.644ns (43.416%)  route 2.143ns (56.584%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.585     8.057    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.332     8.389 r  i_iologic/s_swsync[15]_i_1/O
                         net (fo=16, routed)          0.545     8.934    i_iologic/s_swsync
    SLICE_X1Y18          FDCE                                         r  i_iologic/s_swsync_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509    14.850    i_iologic/CLK
    SLICE_X1Y18          FDCE                                         r  i_iologic/s_swsync_reg[5]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    i_iologic/s_swsync_reg[5]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_swsync_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.644ns (43.416%)  route 2.143ns (56.584%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.585     8.057    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.332     8.389 r  i_iologic/s_swsync[15]_i_1/O
                         net (fo=16, routed)          0.545     8.934    i_iologic/s_swsync
    SLICE_X1Y18          FDCE                                         r  i_iologic/s_swsync_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509    14.850    i_iologic/CLK
    SLICE_X1Y18          FDCE                                         r  i_iologic/s_swsync_reg[6]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    i_iologic/s_swsync_reg[6]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 i_iologic/s_swsync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_swsync_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.644ns (43.416%)  route 2.143ns (56.584%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.626     5.147    i_iologic/CLK
    SLICE_X2Y19          FDCE                                         r  i_iologic/s_swsync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  i_iologic/s_swsync_reg[0]/Q
                         net (fo=3, routed)           1.012     6.677    i_iologic/swsync[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  i_iologic/s_button1_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.801    i_iologic/s_button1_inferred__0_carry_i_4_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.314 r  i_iologic/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.314    i_iologic/s_button1_inferred__0_carry_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.471 r  i_iologic/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.585     8.057    i_iologic/s_button1_inferred__0_carry__0_n_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.332     8.389 r  i_iologic/s_swsync[15]_i_1/O
                         net (fo=16, routed)          0.545     8.934    i_iologic/s_swsync
    SLICE_X1Y18          FDCE                                         r  i_iologic/s_swsync_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.509    14.850    i_iologic/CLK
    SLICE_X1Y18          FDCE                                         r  i_iologic/s_swsync_reg[7]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    i_iologic/s_swsync_reg[7]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_sourcemultiplexer/red_mux_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.196ns (29.486%)  route 2.860ns (70.514%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.624     5.145    i_vgacontroller/CLK
    SLICE_X4Y18          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.419     5.564 r  i_vgacontroller/s_pixelhorizontal_reg[7]/Q
                         net (fo=18, routed)          1.244     6.808    i_vgacontroller/pixelhorizontal[7]
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.325     7.133 r  i_vgacontroller/red_mux_o[3]_i_9/O
                         net (fo=1, routed)           0.749     7.882    i_vgacontroller/red_mux_o[3]_i_9_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.328     8.210 r  i_vgacontroller/red_mux_o[3]_i_3/O
                         net (fo=1, routed)           0.867     9.077    i_vgacontroller/red_mux_o[3]_i_3_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124     9.201 r  i_vgacontroller/red_mux_o[3]_i_2/O
                         net (fo=1, routed)           0.000     9.201    i_sourcemultiplexer/s_swsync_reg[2]_0
    SLICE_X2Y17          FDCE                                         r  i_sourcemultiplexer/red_mux_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.511    14.852    i_sourcemultiplexer/CLK
    SLICE_X2Y17          FDCE                                         r  i_sourcemultiplexer/red_mux_o_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.081    15.158    i_sourcemultiplexer/red_mux_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_pixelvertical_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.472    i_vgacontroller/CLK
    SLICE_X6Y15          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDCE (Prop_fdce_C_Q)         0.148     1.620 r  i_vgacontroller/s_pixelvertical_reg[8]/Q
                         net (fo=9, routed)           0.090     1.711    i_vgacontroller/pixelvertical[8]
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.098     1.809 r  i_vgacontroller/s_pixelvertical[9]_i_2/O
                         net (fo=1, routed)           0.000     1.809    i_vgacontroller/s_pixelvertical[9]
    SLICE_X6Y15          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     1.985    i_vgacontroller/CLK
    SLICE_X6Y15          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X6Y15          FDCE (Hold_fdce_C_D)         0.120     1.592    i_vgacontroller/s_pixelvertical_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_pixelvertical_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.543%)  route 0.175ns (48.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.472    i_vgacontroller/CLK
    SLICE_X5Y15          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  i_vgacontroller/s_pixelvertical_reg[0]/Q
                         net (fo=9, routed)           0.175     1.788    i_vgacontroller/pixelvertical[0]
    SLICE_X6Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  i_vgacontroller/s_pixelvertical[6]_i_1/O
                         net (fo=1, routed)           0.000     1.833    i_vgacontroller/s_pixelvertical[6]
    SLICE_X6Y14          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     1.986    i_vgacontroller/CLK
    SLICE_X6Y14          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y14          FDCE (Hold_fdce_C_D)         0.120     1.607    i_vgacontroller/s_pixelvertical_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_pixelhorizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.027%)  route 0.107ns (31.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    i_vgacontroller/CLK
    SLICE_X4Y18          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  i_vgacontroller/s_pixelhorizontal_reg[7]/Q
                         net (fo=18, routed)          0.107     1.704    i_vgacontroller/pixelhorizontal[7]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.099     1.803 r  i_vgacontroller/s_pixelhorizontal[9]_i_1/O
                         net (fo=1, routed)           0.000     1.803    i_vgacontroller/s_pixelhorizontal[9]
    SLICE_X4Y18          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    i_vgacontroller/CLK
    SLICE_X4Y18          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[9]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y18          FDCE (Hold_fdce_C_D)         0.092     1.561    i_vgacontroller/s_pixelhorizontal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 i_iologic/s_enctr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_iologic/s_enctr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.008%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.468    i_iologic/CLK
    SLICE_X0Y21          FDCE                                         r  i_iologic/s_enctr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  i_iologic/s_enctr_reg[16]/Q
                         net (fo=5, routed)           0.194     1.803    i_iologic/s_enctr_reg_n_0_[16]
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.045     1.848 r  i_iologic/s_enctr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    i_iologic/s_enctr[0]
    SLICE_X2Y20          FDCE                                         r  i_iologic/s_enctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    i_iologic/CLK
    SLICE_X2Y20          FDCE                                         r  i_iologic/s_enctr_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.121     1.604    i_iologic/s_enctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_vgacontroller/s_pixelvertical_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_pixelvertical_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.033%)  route 0.171ns (47.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.472    i_vgacontroller/CLK
    SLICE_X5Y15          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  i_vgacontroller/s_pixelvertical_reg[0]/Q
                         net (fo=9, routed)           0.171     1.785    i_vgacontroller/pixelvertical[0]
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  i_vgacontroller/s_pixelvertical[5]_i_1/O
                         net (fo=1, routed)           0.000     1.830    i_vgacontroller/s_pixelvertical[5]
    SLICE_X5Y14          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     1.986    i_vgacontroller/CLK
    SLICE_X5Y14          FDCE                                         r  i_vgacontroller/s_pixelvertical_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y14          FDCE (Hold_fdce_C_D)         0.091     1.578    i_vgacontroller/s_pixelvertical_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_pixelhorizontal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.803%)  route 0.180ns (49.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    i_vgacontroller/CLK
    SLICE_X4Y18          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  i_vgacontroller/s_pixelhorizontal_reg[9]/Q
                         net (fo=17, routed)          0.180     1.790    i_vgacontroller/pixelhorizontal[9]
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  i_vgacontroller/s_pixelhorizontal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    i_vgacontroller/s_pixelhorizontal[5]
    SLICE_X5Y17          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     1.983    i_vgacontroller/CLK
    SLICE_X5Y17          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[5]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.092     1.576    i_vgacontroller/s_pixelhorizontal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_pixelhorizontal_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.664%)  route 0.181ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    i_vgacontroller/CLK
    SLICE_X4Y18          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  i_vgacontroller/s_pixelhorizontal_reg[9]/Q
                         net (fo=17, routed)          0.181     1.791    i_vgacontroller/pixelhorizontal[9]
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.045     1.836 r  i_vgacontroller/s_pixelhorizontal[8]_i_1/O
                         net (fo=1, routed)           0.000     1.836    i_vgacontroller/s_pixelhorizontal[8]
    SLICE_X5Y17          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     1.983    i_vgacontroller/CLK
    SLICE_X5Y17          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[8]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.091     1.575    i_vgacontroller/s_pixelhorizontal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_vgacontroller/s_pixelhorizontal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_pixelhorizontal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.470    i_vgacontroller/CLK
    SLICE_X4Y17          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  i_vgacontroller/s_pixelhorizontal_reg[0]/Q
                         net (fo=6, routed)           0.185     1.796    i_vgacontroller/pixelhorizontal[0]
    SLICE_X4Y17          LUT4 (Prop_lut4_I1_O)        0.043     1.839 r  i_vgacontroller/s_pixelhorizontal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    i_vgacontroller/s_pixelhorizontal[3]
    SLICE_X4Y17          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     1.983    i_vgacontroller/CLK
    SLICE_X4Y17          FDCE                                         r  i_vgacontroller/s_pixelhorizontal_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.107     1.577    i_vgacontroller/s_pixelhorizontal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_prescaler/s_25mhz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_prescaler/s_25mhz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    i_prescaler/CLK
    SLICE_X5Y18          FDCE                                         r  i_prescaler/s_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_prescaler/s_25mhz_reg/Q
                         net (fo=2, routed)           0.167     1.777    i_prescaler/pixenable
    SLICE_X5Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  i_prescaler/s_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.822    i_prescaler/s_25mhz_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  i_prescaler/s_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    i_prescaler/CLK
    SLICE_X5Y18          FDCE                                         r  i_prescaler/s_25mhz_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.091     1.560    i_prescaler/s_25mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_prescaler/s_25mhz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vgacontroller/s_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    i_prescaler/CLK
    SLICE_X5Y18          FDCE                                         r  i_prescaler/s_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  i_prescaler/s_25mhz_reg/Q
                         net (fo=2, routed)           0.169     1.779    i_vgacontroller/pixenable
    SLICE_X5Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  i_vgacontroller/s_enable_i_1/O
                         net (fo=1, routed)           0.000     1.824    i_vgacontroller/s_enable_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  i_vgacontroller/s_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    i_vgacontroller/CLK
    SLICE_X5Y18          FDCE                                         r  i_vgacontroller/s_enable_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.092     1.561    i_vgacontroller/s_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    i_iologic/s_1khzen_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    i_iologic/s_button_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    i_iologic/s_debcnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    i_iologic/s_debcnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    i_iologic/s_enctr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    i_iologic/s_enctr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    i_iologic/s_enctr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    i_iologic/s_enctr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    i_iologic/s_enctr_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    i_iologic/s_1khzen_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    i_iologic/s_button_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    i_iologic/s_debcnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    i_iologic/s_debcnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y20    i_iologic/s_enctr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    i_iologic/s_enctr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    i_iologic/s_enctr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    i_iologic/s_enctr_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    i_sourcemultiplexer/blue_mux_o_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    i_sourcemultiplexer/green_mux_o_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    i_sourcemultiplexer/red_mux_o_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y15    i_vgacontroller/s_pixelvertical_reg[0]/C



