{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464805401299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464805401299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 14:23:21 2016 " "Processing started: Wed Jun 01 14:23:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464805401299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464805401299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464805401299 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464805402374 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VHDL/reg.vhd " "Can't analyze file -- file ../VHDL/reg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1464805402468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdi_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdi_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdi_shifter-FSMD2 " "Found design unit 1: tdi_shifter-FSMD2" {  } { { "../VHDL/tdi_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdi_shifter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403309 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdi_shifter " "Found entity 1: tdi_shifter" {  } { { "../VHDL/tdi_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdi_shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/memory_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_map-BHV " "Found design unit 1: memory_map-BHV" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403312 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_map " "Found entity 1: memory_map" {  } { { "../VHDL/memory_map.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/memory_map.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/jtag_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_wrapper-bhvr " "Found design unit 1: jtag_wrapper-bhvr" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403316 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_wrapper " "Found entity 1: jtag_wrapper" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-case_statment " "Found design unit 1: decoder7seg-case_statment" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403324 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/vjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vjtag-SYN " "Found design unit 1: vjtag-SYN" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403328 ""} { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/vJTAG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/tdo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdo_shifter-FSMD2 " "Found design unit 1: tdo_shifter-FSMD2" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403337 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdo_shifter " "Found entity 1: tdo_shifter" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/tdo_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../VHDL/mem_pkg.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 application_test-bhvr " "Found design unit 1: application_test-bhvr" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403349 ""} { "Info" "ISGN_ENTITY_NAME" "1 application_test " "Found entity 1: application_test" {  } { { "../VHDL/application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/application_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/vhdl/top_level_application_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_application_test-str " "Found design unit 1: top_level_application_test-str" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403354 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_application_test " "Found entity 1: top_level_application_test" {  } { { "../VHDL/top_level_application_test.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/top_level_application_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464805403354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464805403354 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "out_data_rdy jtag_wrapper.vhd(68) " "VHDL error at jtag_wrapper.vhd(68): object \"out_data_rdy\" is used but not declared" {  } { { "../VHDL/jtag_wrapper.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/VHDL/jtag_wrapper.vhd" 68 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1464805403356 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464805403576 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 01 14:23:23 2016 " "Processing ended: Wed Jun 01 14:23:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464805403576 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464805403576 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464805403576 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464805403576 ""}
