//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z23L0CacheSize_test_kernel6float4PjS0_Pf

.visible .entry _Z23L0CacheSize_test_kernel6float4PjS0_Pf(
	.param .align 16 .b8 _Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_0[16],
	.param .u64 _Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_1,
	.param .u64 _Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_2,
	.param .u64 _Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd3, [_Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_1];
	ld.param.u64 	%rd4, [_Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_2];
	ld.param.u64 	%rd2, [_Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_3];
	ld.param.f32 	%f2, [_Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_0+4];
	ld.param.f32 	%f3, [_Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_0+8];
	ld.param.f32 	%f4, [_Z23L0CacheSize_test_kernel6float4PjS0_Pf_param_0];
	cvta.to.global.u64 	%rd5, %rd4;
	fma.rn.f32 	%f5, %f4, %f3, %f2;
	fma.rn.f32 	%f6, %f5, %f3, %f2;
	fma.rn.f32 	%f7, %f6, %f3, %f2;
	fma.rn.f32 	%f8, %f7, %f3, %f2;
	fma.rn.f32 	%f9, %f8, %f3, %f2;
	fma.rn.f32 	%f10, %f9, %f3, %f2;
	fma.rn.f32 	%f11, %f10, %f3, %f2;
	fma.rn.f32 	%f12, %f11, %f3, %f2;
	fma.rn.f32 	%f13, %f12, %f3, %f2;
	fma.rn.f32 	%f14, %f13, %f3, %f2;
	// begin inline asm
	bar.sync 0;
mov.u32 %r1, %clock;

	// end inline asm
	fma.rn.f32 	%f15, %f14, %f3, %f2;
	fma.rn.f32 	%f16, %f15, %f3, %f2;
	fma.rn.f32 	%f17, %f16, %f3, %f2;
	fma.rn.f32 	%f18, %f17, %f3, %f2;
	fma.rn.f32 	%f19, %f18, %f3, %f2;
	fma.rn.f32 	%f20, %f19, %f3, %f2;
	fma.rn.f32 	%f21, %f20, %f3, %f2;
	fma.rn.f32 	%f22, %f21, %f3, %f2;
	fma.rn.f32 	%f23, %f22, %f3, %f2;
	fma.rn.f32 	%f1, %f23, %f3, %f2;
	// begin inline asm
	mov.u32 %r2, %clock;
	// end inline asm
	mov.u32 	%r3, %tid.x;
	cvt.s64.s32 	%rd1, %r3;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r3, 4;
	add.s64 	%rd8, %rd6, %rd7;
	add.s64 	%rd9, %rd5, %rd7;
	st.global.u32 	[%rd8], %r1;
	st.global.u32 	[%rd9], %r2;
	setp.neu.f32 	%p1, %f1, 0f00000000;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd10, %rd2;
	shl.b64 	%rd11, %rd1, 2;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f1;

$L__BB0_2:
	ret;

}

