# compile vhdl design source files
vhdl xil_defaultlib  "../../../entregable_1.srcs/sources_1/new/CONV_DEC_BIN.vhd"
vhdl xil_defaultlib  "../../fifo_tb.vhd"

# Do not sort compile order
nosort
