$date
	Tue Apr 08 08:47:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module squareroot_MAHSQR_tb $end
$var wire 8 ! final_op [7:0] $end
$var reg 16 " R [15:0] $end
$scope module uut $end
$var wire 16 # R [15:0] $end
$var wire 12 $ Y [11:0] $end
$var wire 4 % zm [3:0] $end
$var wire 4 & y [3:0] $end
$var wire 16 ' shifted_num [15:0] $end
$var wire 1 ( select_line_mux $end
$var wire 4 ) rem [3:0] $end
$var wire 2 * quo_exact_z [1:0] $end
$var wire 8 + quo_exact_x [7:0] $end
$var wire 16 , num [15:0] $end
$var wire 8 - maybe_Q_1 [7:0] $end
$var wire 8 . maybe_Q_0 [7:0] $end
$var wire 3 / mLOD [2:0] $end
$var wire 8 0 final_op [7:0] $end
$scope module MSHIFT $end
$var wire 16 1 numerator [15:0] $end
$var wire 16 2 stage1 [15:0] $end
$var wire 16 3 stage3 [15:0] $end
$var wire 16 4 stage4 [15:0] $end
$var wire 16 5 stage6 [15:0] $end
$var wire 16 6 stage7 [15:0] $end
$var wire 16 7 stage8 [15:0] $end
$var wire 16 8 stage9 [15:0] $end
$var wire 16 9 stage5 [15:0] $end
$var wire 16 : stage2 [15:0] $end
$var wire 16 ; num_op [15:0] $end
$var wire 3 < mshift [2:0] $end
$scope module shift00 $end
$var wire 16 = data_in [15:0] $end
$var wire 16 > data_out [15:0] $end
$var wire 1 ? zero $end
$scope begin shift_logic[0] $end
$var parameter 2 @ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 A and0 $end
$var wire 1 B and1 $end
$var wire 1 C d0 $end
$var wire 1 D d1 $end
$var wire 1 E not_sel $end
$var wire 1 F sel $end
$var wire 1 G y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[1] $end
$var parameter 2 H i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 I and0 $end
$var wire 1 J and1 $end
$var wire 1 K d0 $end
$var wire 1 L d1 $end
$var wire 1 M not_sel $end
$var wire 1 N sel $end
$var wire 1 O y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[2] $end
$var parameter 3 P i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 Q and0 $end
$var wire 1 R and1 $end
$var wire 1 S d0 $end
$var wire 1 T d1 $end
$var wire 1 U not_sel $end
$var wire 1 V sel $end
$var wire 1 W y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[3] $end
$var parameter 3 X i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 Y and0 $end
$var wire 1 Z and1 $end
$var wire 1 [ d0 $end
$var wire 1 \ d1 $end
$var wire 1 ] not_sel $end
$var wire 1 ^ sel $end
$var wire 1 _ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[4] $end
$var parameter 4 ` i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 a and0 $end
$var wire 1 b and1 $end
$var wire 1 c d0 $end
$var wire 1 d d1 $end
$var wire 1 e not_sel $end
$var wire 1 f sel $end
$var wire 1 g y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[5] $end
$var parameter 4 h i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 i and0 $end
$var wire 1 j and1 $end
$var wire 1 k d0 $end
$var wire 1 l d1 $end
$var wire 1 m not_sel $end
$var wire 1 n sel $end
$var wire 1 o y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[6] $end
$var parameter 4 p i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 q and0 $end
$var wire 1 r and1 $end
$var wire 1 s d0 $end
$var wire 1 t d1 $end
$var wire 1 u not_sel $end
$var wire 1 v sel $end
$var wire 1 w y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[7] $end
$var parameter 4 x i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 y and0 $end
$var wire 1 z and1 $end
$var wire 1 { d0 $end
$var wire 1 | d1 $end
$var wire 1 } not_sel $end
$var wire 1 ~ sel $end
$var wire 1 !" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[8] $end
$var parameter 5 "" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 #" and0 $end
$var wire 1 $" and1 $end
$var wire 1 %" d0 $end
$var wire 1 &" d1 $end
$var wire 1 '" not_sel $end
$var wire 1 (" sel $end
$var wire 1 )" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[9] $end
$var parameter 5 *" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 +" and0 $end
$var wire 1 ," and1 $end
$var wire 1 -" d0 $end
$var wire 1 ." d1 $end
$var wire 1 /" not_sel $end
$var wire 1 0" sel $end
$var wire 1 1" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[10] $end
$var parameter 5 2" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 3" and0 $end
$var wire 1 4" and1 $end
$var wire 1 5" d0 $end
$var wire 1 6" d1 $end
$var wire 1 7" not_sel $end
$var wire 1 8" sel $end
$var wire 1 9" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[11] $end
$var parameter 5 :" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 ;" and0 $end
$var wire 1 <" and1 $end
$var wire 1 =" d0 $end
$var wire 1 >" d1 $end
$var wire 1 ?" not_sel $end
$var wire 1 @" sel $end
$var wire 1 A" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[12] $end
$var parameter 5 B" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 C" and0 $end
$var wire 1 D" and1 $end
$var wire 1 E" d0 $end
$var wire 1 F" d1 $end
$var wire 1 G" not_sel $end
$var wire 1 H" sel $end
$var wire 1 I" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[13] $end
$var parameter 5 J" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 K" and0 $end
$var wire 1 L" and1 $end
$var wire 1 M" d0 $end
$var wire 1 N" d1 $end
$var wire 1 O" not_sel $end
$var wire 1 P" sel $end
$var wire 1 Q" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[14] $end
$var parameter 5 R" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 S" and0 $end
$var wire 1 T" and1 $end
$var wire 1 U" d0 $end
$var wire 1 V" d1 $end
$var wire 1 W" not_sel $end
$var wire 1 X" sel $end
$var wire 1 Y" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[15] $end
$var parameter 5 Z" i $end
$scope begin genblk1 $end
$scope module u_mux_u $end
$var wire 1 [" and0 $end
$var wire 1 \" and1 $end
$var wire 1 ]" d0 $end
$var wire 1 ^" d1 $end
$var wire 1 _" not_sel $end
$var wire 1 `" sel $end
$var wire 1 a" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module shift01 $end
$var wire 16 b" data_out [15:0] $end
$var wire 1 c" zero $end
$var wire 16 d" data_in [15:0] $end
$scope begin shift_logic[0] $end
$var parameter 2 e" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 f" and0 $end
$var wire 1 g" and1 $end
$var wire 1 h" d0 $end
$var wire 1 i" d1 $end
$var wire 1 j" not_sel $end
$var wire 1 k" sel $end
$var wire 1 l" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[1] $end
$var parameter 2 m" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 n" and0 $end
$var wire 1 o" and1 $end
$var wire 1 p" d0 $end
$var wire 1 q" d1 $end
$var wire 1 r" not_sel $end
$var wire 1 s" sel $end
$var wire 1 t" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[2] $end
$var parameter 3 u" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 v" and0 $end
$var wire 1 w" and1 $end
$var wire 1 x" d0 $end
$var wire 1 y" d1 $end
$var wire 1 z" not_sel $end
$var wire 1 {" sel $end
$var wire 1 |" y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[3] $end
$var parameter 3 }" i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 ~" and0 $end
$var wire 1 !# and1 $end
$var wire 1 "# d0 $end
$var wire 1 ## d1 $end
$var wire 1 $# not_sel $end
$var wire 1 %# sel $end
$var wire 1 &# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[4] $end
$var parameter 4 '# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 (# and0 $end
$var wire 1 )# and1 $end
$var wire 1 *# d0 $end
$var wire 1 +# d1 $end
$var wire 1 ,# not_sel $end
$var wire 1 -# sel $end
$var wire 1 .# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[5] $end
$var parameter 4 /# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 0# and0 $end
$var wire 1 1# and1 $end
$var wire 1 2# d0 $end
$var wire 1 3# d1 $end
$var wire 1 4# not_sel $end
$var wire 1 5# sel $end
$var wire 1 6# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[6] $end
$var parameter 4 7# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 8# and0 $end
$var wire 1 9# and1 $end
$var wire 1 :# d0 $end
$var wire 1 ;# d1 $end
$var wire 1 <# not_sel $end
$var wire 1 =# sel $end
$var wire 1 ># y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[7] $end
$var parameter 4 ?# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 @# and0 $end
$var wire 1 A# and1 $end
$var wire 1 B# d0 $end
$var wire 1 C# d1 $end
$var wire 1 D# not_sel $end
$var wire 1 E# sel $end
$var wire 1 F# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[8] $end
$var parameter 5 G# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 H# and0 $end
$var wire 1 I# and1 $end
$var wire 1 J# d0 $end
$var wire 1 K# d1 $end
$var wire 1 L# not_sel $end
$var wire 1 M# sel $end
$var wire 1 N# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[9] $end
$var parameter 5 O# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 P# and0 $end
$var wire 1 Q# and1 $end
$var wire 1 R# d0 $end
$var wire 1 S# d1 $end
$var wire 1 T# not_sel $end
$var wire 1 U# sel $end
$var wire 1 V# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[10] $end
$var parameter 5 W# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 X# and0 $end
$var wire 1 Y# and1 $end
$var wire 1 Z# d0 $end
$var wire 1 [# d1 $end
$var wire 1 \# not_sel $end
$var wire 1 ]# sel $end
$var wire 1 ^# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[11] $end
$var parameter 5 _# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 `# and0 $end
$var wire 1 a# and1 $end
$var wire 1 b# d0 $end
$var wire 1 c# d1 $end
$var wire 1 d# not_sel $end
$var wire 1 e# sel $end
$var wire 1 f# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[12] $end
$var parameter 5 g# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 h# and0 $end
$var wire 1 i# and1 $end
$var wire 1 j# d0 $end
$var wire 1 k# d1 $end
$var wire 1 l# not_sel $end
$var wire 1 m# sel $end
$var wire 1 n# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[13] $end
$var parameter 5 o# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 p# and0 $end
$var wire 1 q# and1 $end
$var wire 1 r# d0 $end
$var wire 1 s# d1 $end
$var wire 1 t# not_sel $end
$var wire 1 u# sel $end
$var wire 1 v# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[14] $end
$var parameter 5 w# i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 x# and0 $end
$var wire 1 y# and1 $end
$var wire 1 z# d0 $end
$var wire 1 {# d1 $end
$var wire 1 |# not_sel $end
$var wire 1 }# sel $end
$var wire 1 ~# y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[15] $end
$var parameter 5 !$ i $end
$scope begin genblk1 $end
$scope module u_mux_u $end
$var wire 1 "$ and0 $end
$var wire 1 #$ and1 $end
$var wire 1 $$ d0 $end
$var wire 1 %$ d1 $end
$var wire 1 &$ not_sel $end
$var wire 1 '$ sel $end
$var wire 1 ($ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module shift02 $end
$var wire 16 )$ data_in [15:0] $end
$var wire 16 *$ data_out [15:0] $end
$var wire 1 +$ zero $end
$scope begin shift_logic[0] $end
$var parameter 2 ,$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 -$ and0 $end
$var wire 1 .$ and1 $end
$var wire 1 /$ d0 $end
$var wire 1 0$ d1 $end
$var wire 1 1$ not_sel $end
$var wire 1 2$ sel $end
$var wire 1 3$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[1] $end
$var parameter 2 4$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 5$ and0 $end
$var wire 1 6$ and1 $end
$var wire 1 7$ d0 $end
$var wire 1 8$ d1 $end
$var wire 1 9$ not_sel $end
$var wire 1 :$ sel $end
$var wire 1 ;$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[2] $end
$var parameter 3 <$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 =$ and0 $end
$var wire 1 >$ and1 $end
$var wire 1 ?$ d0 $end
$var wire 1 @$ d1 $end
$var wire 1 A$ not_sel $end
$var wire 1 B$ sel $end
$var wire 1 C$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[3] $end
$var parameter 3 D$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 E$ and0 $end
$var wire 1 F$ and1 $end
$var wire 1 G$ d0 $end
$var wire 1 H$ d1 $end
$var wire 1 I$ not_sel $end
$var wire 1 J$ sel $end
$var wire 1 K$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[4] $end
$var parameter 4 L$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 M$ and0 $end
$var wire 1 N$ and1 $end
$var wire 1 O$ d0 $end
$var wire 1 P$ d1 $end
$var wire 1 Q$ not_sel $end
$var wire 1 R$ sel $end
$var wire 1 S$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[5] $end
$var parameter 4 T$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 U$ and0 $end
$var wire 1 V$ and1 $end
$var wire 1 W$ d0 $end
$var wire 1 X$ d1 $end
$var wire 1 Y$ not_sel $end
$var wire 1 Z$ sel $end
$var wire 1 [$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[6] $end
$var parameter 4 \$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 ]$ and0 $end
$var wire 1 ^$ and1 $end
$var wire 1 _$ d0 $end
$var wire 1 `$ d1 $end
$var wire 1 a$ not_sel $end
$var wire 1 b$ sel $end
$var wire 1 c$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[7] $end
$var parameter 4 d$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 e$ and0 $end
$var wire 1 f$ and1 $end
$var wire 1 g$ d0 $end
$var wire 1 h$ d1 $end
$var wire 1 i$ not_sel $end
$var wire 1 j$ sel $end
$var wire 1 k$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[8] $end
$var parameter 5 l$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 m$ and0 $end
$var wire 1 n$ and1 $end
$var wire 1 o$ d0 $end
$var wire 1 p$ d1 $end
$var wire 1 q$ not_sel $end
$var wire 1 r$ sel $end
$var wire 1 s$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[9] $end
$var parameter 5 t$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 u$ and0 $end
$var wire 1 v$ and1 $end
$var wire 1 w$ d0 $end
$var wire 1 x$ d1 $end
$var wire 1 y$ not_sel $end
$var wire 1 z$ sel $end
$var wire 1 {$ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[10] $end
$var parameter 5 |$ i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 }$ and0 $end
$var wire 1 ~$ and1 $end
$var wire 1 !% d0 $end
$var wire 1 "% d1 $end
$var wire 1 #% not_sel $end
$var wire 1 $% sel $end
$var wire 1 %% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[11] $end
$var parameter 5 &% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 '% and0 $end
$var wire 1 (% and1 $end
$var wire 1 )% d0 $end
$var wire 1 *% d1 $end
$var wire 1 +% not_sel $end
$var wire 1 ,% sel $end
$var wire 1 -% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[12] $end
$var parameter 5 .% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 /% and0 $end
$var wire 1 0% and1 $end
$var wire 1 1% d0 $end
$var wire 1 2% d1 $end
$var wire 1 3% not_sel $end
$var wire 1 4% sel $end
$var wire 1 5% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[13] $end
$var parameter 5 6% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 7% and0 $end
$var wire 1 8% and1 $end
$var wire 1 9% d0 $end
$var wire 1 :% d1 $end
$var wire 1 ;% not_sel $end
$var wire 1 <% sel $end
$var wire 1 =% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[14] $end
$var parameter 5 >% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 ?% and0 $end
$var wire 1 @% and1 $end
$var wire 1 A% d0 $end
$var wire 1 B% d1 $end
$var wire 1 C% not_sel $end
$var wire 1 D% sel $end
$var wire 1 E% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[15] $end
$var parameter 5 F% i $end
$scope begin genblk1 $end
$scope module u_mux_u $end
$var wire 1 G% and0 $end
$var wire 1 H% and1 $end
$var wire 1 I% d0 $end
$var wire 1 J% d1 $end
$var wire 1 K% not_sel $end
$var wire 1 L% sel $end
$var wire 1 M% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module shift03 $end
$var wire 16 N% data_out [15:0] $end
$var wire 1 O% zero $end
$var wire 16 P% data_in [15:0] $end
$scope begin shift_logic[0] $end
$var parameter 2 Q% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 R% and0 $end
$var wire 1 S% and1 $end
$var wire 1 T% d0 $end
$var wire 1 U% d1 $end
$var wire 1 V% not_sel $end
$var wire 1 W% sel $end
$var wire 1 X% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[1] $end
$var parameter 2 Y% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 Z% and0 $end
$var wire 1 [% and1 $end
$var wire 1 \% d0 $end
$var wire 1 ]% d1 $end
$var wire 1 ^% not_sel $end
$var wire 1 _% sel $end
$var wire 1 `% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[2] $end
$var parameter 3 a% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 b% and0 $end
$var wire 1 c% and1 $end
$var wire 1 d% d0 $end
$var wire 1 e% d1 $end
$var wire 1 f% not_sel $end
$var wire 1 g% sel $end
$var wire 1 h% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[3] $end
$var parameter 3 i% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 j% and0 $end
$var wire 1 k% and1 $end
$var wire 1 l% d0 $end
$var wire 1 m% d1 $end
$var wire 1 n% not_sel $end
$var wire 1 o% sel $end
$var wire 1 p% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[4] $end
$var parameter 4 q% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 r% and0 $end
$var wire 1 s% and1 $end
$var wire 1 t% d0 $end
$var wire 1 u% d1 $end
$var wire 1 v% not_sel $end
$var wire 1 w% sel $end
$var wire 1 x% y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[5] $end
$var parameter 4 y% i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 z% and0 $end
$var wire 1 {% and1 $end
$var wire 1 |% d0 $end
$var wire 1 }% d1 $end
$var wire 1 ~% not_sel $end
$var wire 1 !& sel $end
$var wire 1 "& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[6] $end
$var parameter 4 #& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 $& and0 $end
$var wire 1 %& and1 $end
$var wire 1 && d0 $end
$var wire 1 '& d1 $end
$var wire 1 (& not_sel $end
$var wire 1 )& sel $end
$var wire 1 *& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[7] $end
$var parameter 4 +& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 ,& and0 $end
$var wire 1 -& and1 $end
$var wire 1 .& d0 $end
$var wire 1 /& d1 $end
$var wire 1 0& not_sel $end
$var wire 1 1& sel $end
$var wire 1 2& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[8] $end
$var parameter 5 3& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 4& and0 $end
$var wire 1 5& and1 $end
$var wire 1 6& d0 $end
$var wire 1 7& d1 $end
$var wire 1 8& not_sel $end
$var wire 1 9& sel $end
$var wire 1 :& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[9] $end
$var parameter 5 ;& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 <& and0 $end
$var wire 1 =& and1 $end
$var wire 1 >& d0 $end
$var wire 1 ?& d1 $end
$var wire 1 @& not_sel $end
$var wire 1 A& sel $end
$var wire 1 B& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[10] $end
$var parameter 5 C& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 D& and0 $end
$var wire 1 E& and1 $end
$var wire 1 F& d0 $end
$var wire 1 G& d1 $end
$var wire 1 H& not_sel $end
$var wire 1 I& sel $end
$var wire 1 J& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[11] $end
$var parameter 5 K& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 L& and0 $end
$var wire 1 M& and1 $end
$var wire 1 N& d0 $end
$var wire 1 O& d1 $end
$var wire 1 P& not_sel $end
$var wire 1 Q& sel $end
$var wire 1 R& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[12] $end
$var parameter 5 S& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 T& and0 $end
$var wire 1 U& and1 $end
$var wire 1 V& d0 $end
$var wire 1 W& d1 $end
$var wire 1 X& not_sel $end
$var wire 1 Y& sel $end
$var wire 1 Z& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[13] $end
$var parameter 5 [& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 \& and0 $end
$var wire 1 ]& and1 $end
$var wire 1 ^& d0 $end
$var wire 1 _& d1 $end
$var wire 1 `& not_sel $end
$var wire 1 a& sel $end
$var wire 1 b& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[14] $end
$var parameter 5 c& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 d& and0 $end
$var wire 1 e& and1 $end
$var wire 1 f& d0 $end
$var wire 1 g& d1 $end
$var wire 1 h& not_sel $end
$var wire 1 i& sel $end
$var wire 1 j& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[15] $end
$var parameter 5 k& i $end
$scope begin genblk1 $end
$scope module u_mux_u $end
$var wire 1 l& and0 $end
$var wire 1 m& and1 $end
$var wire 1 n& d0 $end
$var wire 1 o& d1 $end
$var wire 1 p& not_sel $end
$var wire 1 q& sel $end
$var wire 1 r& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module shift04 $end
$var wire 16 s& data_in [15:0] $end
$var wire 16 t& data_out [15:0] $end
$var wire 1 u& zero $end
$scope begin shift_logic[0] $end
$var parameter 2 v& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 w& and0 $end
$var wire 1 x& and1 $end
$var wire 1 y& d0 $end
$var wire 1 z& d1 $end
$var wire 1 {& not_sel $end
$var wire 1 |& sel $end
$var wire 1 }& y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[1] $end
$var parameter 2 ~& i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 !' and0 $end
$var wire 1 "' and1 $end
$var wire 1 #' d0 $end
$var wire 1 $' d1 $end
$var wire 1 %' not_sel $end
$var wire 1 &' sel $end
$var wire 1 '' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[2] $end
$var parameter 3 (' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 )' and0 $end
$var wire 1 *' and1 $end
$var wire 1 +' d0 $end
$var wire 1 ,' d1 $end
$var wire 1 -' not_sel $end
$var wire 1 .' sel $end
$var wire 1 /' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[3] $end
$var parameter 3 0' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 1' and0 $end
$var wire 1 2' and1 $end
$var wire 1 3' d0 $end
$var wire 1 4' d1 $end
$var wire 1 5' not_sel $end
$var wire 1 6' sel $end
$var wire 1 7' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[4] $end
$var parameter 4 8' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 9' and0 $end
$var wire 1 :' and1 $end
$var wire 1 ;' d0 $end
$var wire 1 <' d1 $end
$var wire 1 =' not_sel $end
$var wire 1 >' sel $end
$var wire 1 ?' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[5] $end
$var parameter 4 @' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 A' and0 $end
$var wire 1 B' and1 $end
$var wire 1 C' d0 $end
$var wire 1 D' d1 $end
$var wire 1 E' not_sel $end
$var wire 1 F' sel $end
$var wire 1 G' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[6] $end
$var parameter 4 H' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 I' and0 $end
$var wire 1 J' and1 $end
$var wire 1 K' d0 $end
$var wire 1 L' d1 $end
$var wire 1 M' not_sel $end
$var wire 1 N' sel $end
$var wire 1 O' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[7] $end
$var parameter 4 P' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 Q' and0 $end
$var wire 1 R' and1 $end
$var wire 1 S' d0 $end
$var wire 1 T' d1 $end
$var wire 1 U' not_sel $end
$var wire 1 V' sel $end
$var wire 1 W' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[8] $end
$var parameter 5 X' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 Y' and0 $end
$var wire 1 Z' and1 $end
$var wire 1 [' d0 $end
$var wire 1 \' d1 $end
$var wire 1 ]' not_sel $end
$var wire 1 ^' sel $end
$var wire 1 _' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[9] $end
$var parameter 5 `' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 a' and0 $end
$var wire 1 b' and1 $end
$var wire 1 c' d0 $end
$var wire 1 d' d1 $end
$var wire 1 e' not_sel $end
$var wire 1 f' sel $end
$var wire 1 g' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[10] $end
$var parameter 5 h' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 i' and0 $end
$var wire 1 j' and1 $end
$var wire 1 k' d0 $end
$var wire 1 l' d1 $end
$var wire 1 m' not_sel $end
$var wire 1 n' sel $end
$var wire 1 o' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[11] $end
$var parameter 5 p' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 q' and0 $end
$var wire 1 r' and1 $end
$var wire 1 s' d0 $end
$var wire 1 t' d1 $end
$var wire 1 u' not_sel $end
$var wire 1 v' sel $end
$var wire 1 w' y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[12] $end
$var parameter 5 x' i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 y' and0 $end
$var wire 1 z' and1 $end
$var wire 1 {' d0 $end
$var wire 1 |' d1 $end
$var wire 1 }' not_sel $end
$var wire 1 ~' sel $end
$var wire 1 !( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[13] $end
$var parameter 5 "( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 #( and0 $end
$var wire 1 $( and1 $end
$var wire 1 %( d0 $end
$var wire 1 &( d1 $end
$var wire 1 '( not_sel $end
$var wire 1 (( sel $end
$var wire 1 )( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[14] $end
$var parameter 5 *( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 +( and0 $end
$var wire 1 ,( and1 $end
$var wire 1 -( d0 $end
$var wire 1 .( d1 $end
$var wire 1 /( not_sel $end
$var wire 1 0( sel $end
$var wire 1 1( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[15] $end
$var parameter 5 2( i $end
$scope begin genblk1 $end
$scope module u_mux_u $end
$var wire 1 3( and0 $end
$var wire 1 4( and1 $end
$var wire 1 5( d0 $end
$var wire 1 6( d1 $end
$var wire 1 7( not_sel $end
$var wire 1 8( sel $end
$var wire 1 9( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module shift05 $end
$var wire 16 :( data_in [15:0] $end
$var wire 16 ;( data_out [15:0] $end
$var wire 1 <( zero $end
$scope begin shift_logic[0] $end
$var parameter 2 =( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 >( and0 $end
$var wire 1 ?( and1 $end
$var wire 1 @( d0 $end
$var wire 1 A( d1 $end
$var wire 1 B( not_sel $end
$var wire 1 C( sel $end
$var wire 1 D( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[1] $end
$var parameter 2 E( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 F( and0 $end
$var wire 1 G( and1 $end
$var wire 1 H( d0 $end
$var wire 1 I( d1 $end
$var wire 1 J( not_sel $end
$var wire 1 K( sel $end
$var wire 1 L( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[2] $end
$var parameter 3 M( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 N( and0 $end
$var wire 1 O( and1 $end
$var wire 1 P( d0 $end
$var wire 1 Q( d1 $end
$var wire 1 R( not_sel $end
$var wire 1 S( sel $end
$var wire 1 T( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[3] $end
$var parameter 3 U( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 V( and0 $end
$var wire 1 W( and1 $end
$var wire 1 X( d0 $end
$var wire 1 Y( d1 $end
$var wire 1 Z( not_sel $end
$var wire 1 [( sel $end
$var wire 1 \( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[4] $end
$var parameter 4 ]( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 ^( and0 $end
$var wire 1 _( and1 $end
$var wire 1 `( d0 $end
$var wire 1 a( d1 $end
$var wire 1 b( not_sel $end
$var wire 1 c( sel $end
$var wire 1 d( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[5] $end
$var parameter 4 e( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 f( and0 $end
$var wire 1 g( and1 $end
$var wire 1 h( d0 $end
$var wire 1 i( d1 $end
$var wire 1 j( not_sel $end
$var wire 1 k( sel $end
$var wire 1 l( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[6] $end
$var parameter 4 m( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 n( and0 $end
$var wire 1 o( and1 $end
$var wire 1 p( d0 $end
$var wire 1 q( d1 $end
$var wire 1 r( not_sel $end
$var wire 1 s( sel $end
$var wire 1 t( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[7] $end
$var parameter 4 u( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 v( and0 $end
$var wire 1 w( and1 $end
$var wire 1 x( d0 $end
$var wire 1 y( d1 $end
$var wire 1 z( not_sel $end
$var wire 1 {( sel $end
$var wire 1 |( y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[8] $end
$var parameter 5 }( i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 ~( and0 $end
$var wire 1 !) and1 $end
$var wire 1 ") d0 $end
$var wire 1 #) d1 $end
$var wire 1 $) not_sel $end
$var wire 1 %) sel $end
$var wire 1 &) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[9] $end
$var parameter 5 ') i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 () and0 $end
$var wire 1 )) and1 $end
$var wire 1 *) d0 $end
$var wire 1 +) d1 $end
$var wire 1 ,) not_sel $end
$var wire 1 -) sel $end
$var wire 1 .) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[10] $end
$var parameter 5 /) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 0) and0 $end
$var wire 1 1) and1 $end
$var wire 1 2) d0 $end
$var wire 1 3) d1 $end
$var wire 1 4) not_sel $end
$var wire 1 5) sel $end
$var wire 1 6) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[11] $end
$var parameter 5 7) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 8) and0 $end
$var wire 1 9) and1 $end
$var wire 1 :) d0 $end
$var wire 1 ;) d1 $end
$var wire 1 <) not_sel $end
$var wire 1 =) sel $end
$var wire 1 >) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[12] $end
$var parameter 5 ?) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 @) and0 $end
$var wire 1 A) and1 $end
$var wire 1 B) d0 $end
$var wire 1 C) d1 $end
$var wire 1 D) not_sel $end
$var wire 1 E) sel $end
$var wire 1 F) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[13] $end
$var parameter 5 G) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 H) and0 $end
$var wire 1 I) and1 $end
$var wire 1 J) d0 $end
$var wire 1 K) d1 $end
$var wire 1 L) not_sel $end
$var wire 1 M) sel $end
$var wire 1 N) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[14] $end
$var parameter 5 O) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 P) and0 $end
$var wire 1 Q) and1 $end
$var wire 1 R) d0 $end
$var wire 1 S) d1 $end
$var wire 1 T) not_sel $end
$var wire 1 U) sel $end
$var wire 1 V) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[15] $end
$var parameter 5 W) i $end
$scope begin genblk1 $end
$scope module u_mux_u $end
$var wire 1 X) and0 $end
$var wire 1 Y) and1 $end
$var wire 1 Z) d0 $end
$var wire 1 [) d1 $end
$var wire 1 \) not_sel $end
$var wire 1 ]) sel $end
$var wire 1 ^) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module shift06 $end
$var wire 16 _) data_in [15:0] $end
$var wire 16 `) data_out [15:0] $end
$var wire 1 a) zero $end
$scope begin shift_logic[0] $end
$var parameter 2 b) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 c) and0 $end
$var wire 1 d) and1 $end
$var wire 1 e) d0 $end
$var wire 1 f) d1 $end
$var wire 1 g) not_sel $end
$var wire 1 h) sel $end
$var wire 1 i) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[1] $end
$var parameter 2 j) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 k) and0 $end
$var wire 1 l) and1 $end
$var wire 1 m) d0 $end
$var wire 1 n) d1 $end
$var wire 1 o) not_sel $end
$var wire 1 p) sel $end
$var wire 1 q) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[2] $end
$var parameter 3 r) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 s) and0 $end
$var wire 1 t) and1 $end
$var wire 1 u) d0 $end
$var wire 1 v) d1 $end
$var wire 1 w) not_sel $end
$var wire 1 x) sel $end
$var wire 1 y) y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[3] $end
$var parameter 3 z) i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 {) and0 $end
$var wire 1 |) and1 $end
$var wire 1 }) d0 $end
$var wire 1 ~) d1 $end
$var wire 1 !* not_sel $end
$var wire 1 "* sel $end
$var wire 1 #* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[4] $end
$var parameter 4 $* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 %* and0 $end
$var wire 1 &* and1 $end
$var wire 1 '* d0 $end
$var wire 1 (* d1 $end
$var wire 1 )* not_sel $end
$var wire 1 ** sel $end
$var wire 1 +* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[5] $end
$var parameter 4 ,* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 -* and0 $end
$var wire 1 .* and1 $end
$var wire 1 /* d0 $end
$var wire 1 0* d1 $end
$var wire 1 1* not_sel $end
$var wire 1 2* sel $end
$var wire 1 3* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[6] $end
$var parameter 4 4* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 5* and0 $end
$var wire 1 6* and1 $end
$var wire 1 7* d0 $end
$var wire 1 8* d1 $end
$var wire 1 9* not_sel $end
$var wire 1 :* sel $end
$var wire 1 ;* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[7] $end
$var parameter 4 <* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 =* and0 $end
$var wire 1 >* and1 $end
$var wire 1 ?* d0 $end
$var wire 1 @* d1 $end
$var wire 1 A* not_sel $end
$var wire 1 B* sel $end
$var wire 1 C* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[8] $end
$var parameter 5 D* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 E* and0 $end
$var wire 1 F* and1 $end
$var wire 1 G* d0 $end
$var wire 1 H* d1 $end
$var wire 1 I* not_sel $end
$var wire 1 J* sel $end
$var wire 1 K* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[9] $end
$var parameter 5 L* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 M* and0 $end
$var wire 1 N* and1 $end
$var wire 1 O* d0 $end
$var wire 1 P* d1 $end
$var wire 1 Q* not_sel $end
$var wire 1 R* sel $end
$var wire 1 S* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[10] $end
$var parameter 5 T* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 U* and0 $end
$var wire 1 V* and1 $end
$var wire 1 W* d0 $end
$var wire 1 X* d1 $end
$var wire 1 Y* not_sel $end
$var wire 1 Z* sel $end
$var wire 1 [* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[11] $end
$var parameter 5 \* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 ]* and0 $end
$var wire 1 ^* and1 $end
$var wire 1 _* d0 $end
$var wire 1 `* d1 $end
$var wire 1 a* not_sel $end
$var wire 1 b* sel $end
$var wire 1 c* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[12] $end
$var parameter 5 d* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 e* and0 $end
$var wire 1 f* and1 $end
$var wire 1 g* d0 $end
$var wire 1 h* d1 $end
$var wire 1 i* not_sel $end
$var wire 1 j* sel $end
$var wire 1 k* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[13] $end
$var parameter 5 l* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 m* and0 $end
$var wire 1 n* and1 $end
$var wire 1 o* d0 $end
$var wire 1 p* d1 $end
$var wire 1 q* not_sel $end
$var wire 1 r* sel $end
$var wire 1 s* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[14] $end
$var parameter 5 t* i $end
$scope begin genblk1 $end
$scope module u_mux $end
$var wire 1 u* and0 $end
$var wire 1 v* and1 $end
$var wire 1 w* d0 $end
$var wire 1 x* d1 $end
$var wire 1 y* not_sel $end
$var wire 1 z* sel $end
$var wire 1 {* y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[15] $end
$var parameter 5 |* i $end
$scope begin genblk1 $end
$scope module u_mux_u $end
$var wire 1 }* and0 $end
$var wire 1 ~* and1 $end
$var wire 1 !+ d0 $end
$var wire 1 "+ d1 $end
$var wire 1 #+ not_sel $end
$var wire 1 $+ sel $end
$var wire 1 %+ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module shiftmux1 $end
$var wire 16 &+ mux_a [15:0] $end
$var wire 16 '+ mux_b [15:0] $end
$var wire 1 (+ mux_sel $end
$var wire 16 )+ mux_y [15:0] $end
$scope begin bit_mux[0] $end
$var parameter 2 *+ i $end
$scope module u_mux $end
$var wire 1 ++ and0 $end
$var wire 1 ,+ and1 $end
$var wire 1 -+ d0 $end
$var wire 1 .+ d1 $end
$var wire 1 /+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 0+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[1] $end
$var parameter 2 1+ i $end
$scope module u_mux $end
$var wire 1 2+ and0 $end
$var wire 1 3+ and1 $end
$var wire 1 4+ d0 $end
$var wire 1 5+ d1 $end
$var wire 1 6+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 7+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[2] $end
$var parameter 3 8+ i $end
$scope module u_mux $end
$var wire 1 9+ and0 $end
$var wire 1 :+ and1 $end
$var wire 1 ;+ d0 $end
$var wire 1 <+ d1 $end
$var wire 1 =+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 >+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[3] $end
$var parameter 3 ?+ i $end
$scope module u_mux $end
$var wire 1 @+ and0 $end
$var wire 1 A+ and1 $end
$var wire 1 B+ d0 $end
$var wire 1 C+ d1 $end
$var wire 1 D+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 E+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[4] $end
$var parameter 4 F+ i $end
$scope module u_mux $end
$var wire 1 G+ and0 $end
$var wire 1 H+ and1 $end
$var wire 1 I+ d0 $end
$var wire 1 J+ d1 $end
$var wire 1 K+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 L+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[5] $end
$var parameter 4 M+ i $end
$scope module u_mux $end
$var wire 1 N+ and0 $end
$var wire 1 O+ and1 $end
$var wire 1 P+ d0 $end
$var wire 1 Q+ d1 $end
$var wire 1 R+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 S+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[6] $end
$var parameter 4 T+ i $end
$scope module u_mux $end
$var wire 1 U+ and0 $end
$var wire 1 V+ and1 $end
$var wire 1 W+ d0 $end
$var wire 1 X+ d1 $end
$var wire 1 Y+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 Z+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[7] $end
$var parameter 4 [+ i $end
$scope module u_mux $end
$var wire 1 \+ and0 $end
$var wire 1 ]+ and1 $end
$var wire 1 ^+ d0 $end
$var wire 1 _+ d1 $end
$var wire 1 `+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 a+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[8] $end
$var parameter 5 b+ i $end
$scope module u_mux $end
$var wire 1 c+ and0 $end
$var wire 1 d+ and1 $end
$var wire 1 e+ d0 $end
$var wire 1 f+ d1 $end
$var wire 1 g+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 h+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[9] $end
$var parameter 5 i+ i $end
$scope module u_mux $end
$var wire 1 j+ and0 $end
$var wire 1 k+ and1 $end
$var wire 1 l+ d0 $end
$var wire 1 m+ d1 $end
$var wire 1 n+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 o+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[10] $end
$var parameter 5 p+ i $end
$scope module u_mux $end
$var wire 1 q+ and0 $end
$var wire 1 r+ and1 $end
$var wire 1 s+ d0 $end
$var wire 1 t+ d1 $end
$var wire 1 u+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 v+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[11] $end
$var parameter 5 w+ i $end
$scope module u_mux $end
$var wire 1 x+ and0 $end
$var wire 1 y+ and1 $end
$var wire 1 z+ d0 $end
$var wire 1 {+ d1 $end
$var wire 1 |+ not_sel $end
$var wire 1 (+ sel $end
$var wire 1 }+ y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[12] $end
$var parameter 5 ~+ i $end
$scope module u_mux $end
$var wire 1 !, and0 $end
$var wire 1 ", and1 $end
$var wire 1 #, d0 $end
$var wire 1 $, d1 $end
$var wire 1 %, not_sel $end
$var wire 1 (+ sel $end
$var wire 1 &, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[13] $end
$var parameter 5 ', i $end
$scope module u_mux $end
$var wire 1 (, and0 $end
$var wire 1 ), and1 $end
$var wire 1 *, d0 $end
$var wire 1 +, d1 $end
$var wire 1 ,, not_sel $end
$var wire 1 (+ sel $end
$var wire 1 -, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[14] $end
$var parameter 5 ., i $end
$scope module u_mux $end
$var wire 1 /, and0 $end
$var wire 1 0, and1 $end
$var wire 1 1, d0 $end
$var wire 1 2, d1 $end
$var wire 1 3, not_sel $end
$var wire 1 (+ sel $end
$var wire 1 4, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[15] $end
$var parameter 5 5, i $end
$scope module u_mux $end
$var wire 1 6, and0 $end
$var wire 1 7, and1 $end
$var wire 1 8, d0 $end
$var wire 1 9, d1 $end
$var wire 1 :, not_sel $end
$var wire 1 (+ sel $end
$var wire 1 ;, y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope module shiftmux2 $end
$var wire 16 <, mux_a [15:0] $end
$var wire 16 =, mux_b [15:0] $end
$var wire 1 >, mux_sel $end
$var wire 16 ?, mux_y [15:0] $end
$scope begin bit_mux[0] $end
$var parameter 2 @, i $end
$scope module u_mux $end
$var wire 1 A, and0 $end
$var wire 1 B, and1 $end
$var wire 1 C, d0 $end
$var wire 1 D, d1 $end
$var wire 1 E, not_sel $end
$var wire 1 >, sel $end
$var wire 1 F, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[1] $end
$var parameter 2 G, i $end
$scope module u_mux $end
$var wire 1 H, and0 $end
$var wire 1 I, and1 $end
$var wire 1 J, d0 $end
$var wire 1 K, d1 $end
$var wire 1 L, not_sel $end
$var wire 1 >, sel $end
$var wire 1 M, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[2] $end
$var parameter 3 N, i $end
$scope module u_mux $end
$var wire 1 O, and0 $end
$var wire 1 P, and1 $end
$var wire 1 Q, d0 $end
$var wire 1 R, d1 $end
$var wire 1 S, not_sel $end
$var wire 1 >, sel $end
$var wire 1 T, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[3] $end
$var parameter 3 U, i $end
$scope module u_mux $end
$var wire 1 V, and0 $end
$var wire 1 W, and1 $end
$var wire 1 X, d0 $end
$var wire 1 Y, d1 $end
$var wire 1 Z, not_sel $end
$var wire 1 >, sel $end
$var wire 1 [, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[4] $end
$var parameter 4 \, i $end
$scope module u_mux $end
$var wire 1 ], and0 $end
$var wire 1 ^, and1 $end
$var wire 1 _, d0 $end
$var wire 1 `, d1 $end
$var wire 1 a, not_sel $end
$var wire 1 >, sel $end
$var wire 1 b, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[5] $end
$var parameter 4 c, i $end
$scope module u_mux $end
$var wire 1 d, and0 $end
$var wire 1 e, and1 $end
$var wire 1 f, d0 $end
$var wire 1 g, d1 $end
$var wire 1 h, not_sel $end
$var wire 1 >, sel $end
$var wire 1 i, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[6] $end
$var parameter 4 j, i $end
$scope module u_mux $end
$var wire 1 k, and0 $end
$var wire 1 l, and1 $end
$var wire 1 m, d0 $end
$var wire 1 n, d1 $end
$var wire 1 o, not_sel $end
$var wire 1 >, sel $end
$var wire 1 p, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[7] $end
$var parameter 4 q, i $end
$scope module u_mux $end
$var wire 1 r, and0 $end
$var wire 1 s, and1 $end
$var wire 1 t, d0 $end
$var wire 1 u, d1 $end
$var wire 1 v, not_sel $end
$var wire 1 >, sel $end
$var wire 1 w, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[8] $end
$var parameter 5 x, i $end
$scope module u_mux $end
$var wire 1 y, and0 $end
$var wire 1 z, and1 $end
$var wire 1 {, d0 $end
$var wire 1 |, d1 $end
$var wire 1 }, not_sel $end
$var wire 1 >, sel $end
$var wire 1 ~, y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[9] $end
$var parameter 5 !- i $end
$scope module u_mux $end
$var wire 1 "- and0 $end
$var wire 1 #- and1 $end
$var wire 1 $- d0 $end
$var wire 1 %- d1 $end
$var wire 1 &- not_sel $end
$var wire 1 >, sel $end
$var wire 1 '- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[10] $end
$var parameter 5 (- i $end
$scope module u_mux $end
$var wire 1 )- and0 $end
$var wire 1 *- and1 $end
$var wire 1 +- d0 $end
$var wire 1 ,- d1 $end
$var wire 1 -- not_sel $end
$var wire 1 >, sel $end
$var wire 1 .- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[11] $end
$var parameter 5 /- i $end
$scope module u_mux $end
$var wire 1 0- and0 $end
$var wire 1 1- and1 $end
$var wire 1 2- d0 $end
$var wire 1 3- d1 $end
$var wire 1 4- not_sel $end
$var wire 1 >, sel $end
$var wire 1 5- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[12] $end
$var parameter 5 6- i $end
$scope module u_mux $end
$var wire 1 7- and0 $end
$var wire 1 8- and1 $end
$var wire 1 9- d0 $end
$var wire 1 :- d1 $end
$var wire 1 ;- not_sel $end
$var wire 1 >, sel $end
$var wire 1 <- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[13] $end
$var parameter 5 =- i $end
$scope module u_mux $end
$var wire 1 >- and0 $end
$var wire 1 ?- and1 $end
$var wire 1 @- d0 $end
$var wire 1 A- d1 $end
$var wire 1 B- not_sel $end
$var wire 1 >, sel $end
$var wire 1 C- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[14] $end
$var parameter 5 D- i $end
$scope module u_mux $end
$var wire 1 E- and0 $end
$var wire 1 F- and1 $end
$var wire 1 G- d0 $end
$var wire 1 H- d1 $end
$var wire 1 I- not_sel $end
$var wire 1 >, sel $end
$var wire 1 J- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[15] $end
$var parameter 5 K- i $end
$scope module u_mux $end
$var wire 1 L- and0 $end
$var wire 1 M- and1 $end
$var wire 1 N- d0 $end
$var wire 1 O- d1 $end
$var wire 1 P- not_sel $end
$var wire 1 >, sel $end
$var wire 1 Q- y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope module shiftmux3 $end
$var wire 16 R- mux_a [15:0] $end
$var wire 16 S- mux_b [15:0] $end
$var wire 1 T- mux_sel $end
$var wire 16 U- mux_y [15:0] $end
$scope begin bit_mux[0] $end
$var parameter 2 V- i $end
$scope module u_mux $end
$var wire 1 W- and0 $end
$var wire 1 X- and1 $end
$var wire 1 Y- d0 $end
$var wire 1 Z- d1 $end
$var wire 1 [- not_sel $end
$var wire 1 T- sel $end
$var wire 1 \- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[1] $end
$var parameter 2 ]- i $end
$scope module u_mux $end
$var wire 1 ^- and0 $end
$var wire 1 _- and1 $end
$var wire 1 `- d0 $end
$var wire 1 a- d1 $end
$var wire 1 b- not_sel $end
$var wire 1 T- sel $end
$var wire 1 c- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[2] $end
$var parameter 3 d- i $end
$scope module u_mux $end
$var wire 1 e- and0 $end
$var wire 1 f- and1 $end
$var wire 1 g- d0 $end
$var wire 1 h- d1 $end
$var wire 1 i- not_sel $end
$var wire 1 T- sel $end
$var wire 1 j- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[3] $end
$var parameter 3 k- i $end
$scope module u_mux $end
$var wire 1 l- and0 $end
$var wire 1 m- and1 $end
$var wire 1 n- d0 $end
$var wire 1 o- d1 $end
$var wire 1 p- not_sel $end
$var wire 1 T- sel $end
$var wire 1 q- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[4] $end
$var parameter 4 r- i $end
$scope module u_mux $end
$var wire 1 s- and0 $end
$var wire 1 t- and1 $end
$var wire 1 u- d0 $end
$var wire 1 v- d1 $end
$var wire 1 w- not_sel $end
$var wire 1 T- sel $end
$var wire 1 x- y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[5] $end
$var parameter 4 y- i $end
$scope module u_mux $end
$var wire 1 z- and0 $end
$var wire 1 {- and1 $end
$var wire 1 |- d0 $end
$var wire 1 }- d1 $end
$var wire 1 ~- not_sel $end
$var wire 1 T- sel $end
$var wire 1 !. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[6] $end
$var parameter 4 ". i $end
$scope module u_mux $end
$var wire 1 #. and0 $end
$var wire 1 $. and1 $end
$var wire 1 %. d0 $end
$var wire 1 &. d1 $end
$var wire 1 '. not_sel $end
$var wire 1 T- sel $end
$var wire 1 (. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[7] $end
$var parameter 4 ). i $end
$scope module u_mux $end
$var wire 1 *. and0 $end
$var wire 1 +. and1 $end
$var wire 1 ,. d0 $end
$var wire 1 -. d1 $end
$var wire 1 .. not_sel $end
$var wire 1 T- sel $end
$var wire 1 /. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[8] $end
$var parameter 5 0. i $end
$scope module u_mux $end
$var wire 1 1. and0 $end
$var wire 1 2. and1 $end
$var wire 1 3. d0 $end
$var wire 1 4. d1 $end
$var wire 1 5. not_sel $end
$var wire 1 T- sel $end
$var wire 1 6. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[9] $end
$var parameter 5 7. i $end
$scope module u_mux $end
$var wire 1 8. and0 $end
$var wire 1 9. and1 $end
$var wire 1 :. d0 $end
$var wire 1 ;. d1 $end
$var wire 1 <. not_sel $end
$var wire 1 T- sel $end
$var wire 1 =. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[10] $end
$var parameter 5 >. i $end
$scope module u_mux $end
$var wire 1 ?. and0 $end
$var wire 1 @. and1 $end
$var wire 1 A. d0 $end
$var wire 1 B. d1 $end
$var wire 1 C. not_sel $end
$var wire 1 T- sel $end
$var wire 1 D. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[11] $end
$var parameter 5 E. i $end
$scope module u_mux $end
$var wire 1 F. and0 $end
$var wire 1 G. and1 $end
$var wire 1 H. d0 $end
$var wire 1 I. d1 $end
$var wire 1 J. not_sel $end
$var wire 1 T- sel $end
$var wire 1 K. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[12] $end
$var parameter 5 L. i $end
$scope module u_mux $end
$var wire 1 M. and0 $end
$var wire 1 N. and1 $end
$var wire 1 O. d0 $end
$var wire 1 P. d1 $end
$var wire 1 Q. not_sel $end
$var wire 1 T- sel $end
$var wire 1 R. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[13] $end
$var parameter 5 S. i $end
$scope module u_mux $end
$var wire 1 T. and0 $end
$var wire 1 U. and1 $end
$var wire 1 V. d0 $end
$var wire 1 W. d1 $end
$var wire 1 X. not_sel $end
$var wire 1 T- sel $end
$var wire 1 Y. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[14] $end
$var parameter 5 Z. i $end
$scope module u_mux $end
$var wire 1 [. and0 $end
$var wire 1 \. and1 $end
$var wire 1 ]. d0 $end
$var wire 1 ^. d1 $end
$var wire 1 _. not_sel $end
$var wire 1 T- sel $end
$var wire 1 `. y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[15] $end
$var parameter 5 a. i $end
$scope module u_mux $end
$var wire 1 b. and0 $end
$var wire 1 c. and1 $end
$var wire 1 d. d0 $end
$var wire 1 e. d1 $end
$var wire 1 f. not_sel $end
$var wire 1 T- sel $end
$var wire 1 g. y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PE_find_m $end
$var wire 1 h. en $end
$var wire 8 i. ip [7:0] $end
$var wire 1 j. temp1 $end
$var wire 1 k. temp2 $end
$var wire 1 l. temp3 $end
$var wire 3 m. P [2:0] $end
$upscope $end
$scope module divide $end
$var wire 12 n. data_in_t [11:0] $end
$var wire 12 o. data_out_t [11:0] $end
$var wire 1 p. zeroo $end
$scope begin shift_logic[0] $end
$var parameter 2 q. i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 r. and0 $end
$var wire 1 s. and1 $end
$var wire 1 t. d0 $end
$var wire 1 u. d1 $end
$var wire 1 v. not_sel $end
$var wire 1 w. sel $end
$var wire 1 x. y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[1] $end
$var parameter 2 y. i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 z. and0 $end
$var wire 1 {. and1 $end
$var wire 1 |. d0 $end
$var wire 1 }. d1 $end
$var wire 1 ~. not_sel $end
$var wire 1 !/ sel $end
$var wire 1 "/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[2] $end
$var parameter 3 #/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 $/ and0 $end
$var wire 1 %/ and1 $end
$var wire 1 &/ d0 $end
$var wire 1 '/ d1 $end
$var wire 1 (/ not_sel $end
$var wire 1 )/ sel $end
$var wire 1 */ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[3] $end
$var parameter 3 +/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 ,/ and0 $end
$var wire 1 -/ and1 $end
$var wire 1 ./ d0 $end
$var wire 1 // d1 $end
$var wire 1 0/ not_sel $end
$var wire 1 1/ sel $end
$var wire 1 2/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[4] $end
$var parameter 4 3/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 4/ and0 $end
$var wire 1 5/ and1 $end
$var wire 1 6/ d0 $end
$var wire 1 7/ d1 $end
$var wire 1 8/ not_sel $end
$var wire 1 9/ sel $end
$var wire 1 :/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[5] $end
$var parameter 4 ;/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 </ and0 $end
$var wire 1 =/ and1 $end
$var wire 1 >/ d0 $end
$var wire 1 ?/ d1 $end
$var wire 1 @/ not_sel $end
$var wire 1 A/ sel $end
$var wire 1 B/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[6] $end
$var parameter 4 C/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 D/ and0 $end
$var wire 1 E/ and1 $end
$var wire 1 F/ d0 $end
$var wire 1 G/ d1 $end
$var wire 1 H/ not_sel $end
$var wire 1 I/ sel $end
$var wire 1 J/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[7] $end
$var parameter 4 K/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 L/ and0 $end
$var wire 1 M/ and1 $end
$var wire 1 N/ d0 $end
$var wire 1 O/ d1 $end
$var wire 1 P/ not_sel $end
$var wire 1 Q/ sel $end
$var wire 1 R/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[8] $end
$var parameter 5 S/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 T/ and0 $end
$var wire 1 U/ and1 $end
$var wire 1 V/ d0 $end
$var wire 1 W/ d1 $end
$var wire 1 X/ not_sel $end
$var wire 1 Y/ sel $end
$var wire 1 Z/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[9] $end
$var parameter 5 [/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 \/ and0 $end
$var wire 1 ]/ and1 $end
$var wire 1 ^/ d0 $end
$var wire 1 _/ d1 $end
$var wire 1 `/ not_sel $end
$var wire 1 a/ sel $end
$var wire 1 b/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[10] $end
$var parameter 5 c/ i $end
$scope begin genblk1 $end
$scope module u_mux_g $end
$var wire 1 d/ and0 $end
$var wire 1 e/ and1 $end
$var wire 1 f/ d0 $end
$var wire 1 g/ d1 $end
$var wire 1 h/ not_sel $end
$var wire 1 i/ sel $end
$var wire 1 j/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope begin shift_logic[11] $end
$var parameter 5 k/ i $end
$scope begin genblk1 $end
$scope module u_mux_x $end
$var wire 1 l/ and0 $end
$var wire 1 m/ and1 $end
$var wire 1 n/ d0 $end
$var wire 1 o/ d1 $end
$var wire 1 p/ not_sel $end
$var wire 1 q/ sel $end
$var wire 1 r/ y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module exact1 $end
$var wire 1 s/ w10 $end
$var wire 1 t/ w6 $end
$var wire 1 u/ w9 $end
$var wire 1 v/ w8 $end
$var wire 1 w/ w7 $end
$var wire 1 x/ w5 $end
$var wire 1 y/ w4 $end
$var wire 1 z/ w3 $end
$var wire 1 {/ w2 $end
$var wire 1 |/ w14 $end
$var wire 1 }/ w13 $end
$var wire 1 ~/ w12 $end
$var wire 1 !0 w11 $end
$var wire 1 "0 w1 $end
$var wire 4 #0 R [3:0] $end
$var wire 2 $0 Q [1:0] $end
$var wire 4 %0 A [3:0] $end
$scope module ESRC1 $end
$var wire 1 &0 a $end
$var wire 1 '0 a1 $end
$var wire 1 (0 b $end
$var wire 1 )0 bin $end
$var wire 1 {/ bout $end
$var wire 1 *0 qout $end
$var wire 1 +0 y1 $end
$var wire 1 ,0 y2 $end
$var wire 1 -0 y3 $end
$var wire 1 .0 y4 $end
$var wire 1 z/ r $end
$var wire 1 "0 qin $end
$scope module mux_ESRC $end
$var wire 1 /0 and0 $end
$var wire 1 00 and1 $end
$var wire 1 &0 d0 $end
$var wire 1 .0 d1 $end
$var wire 1 10 not_sel $end
$var wire 1 z/ y_mux $end
$var wire 1 "0 sel $end
$upscope $end
$upscope $end
$scope module ESRC2 $end
$var wire 1 20 a $end
$var wire 1 30 a1 $end
$var wire 1 40 b $end
$var wire 1 {/ bin $end
$var wire 1 y/ bout $end
$var wire 1 t/ qin $end
$var wire 1 "0 qout $end
$var wire 1 50 y1 $end
$var wire 1 60 y2 $end
$var wire 1 70 y3 $end
$var wire 1 80 y4 $end
$var wire 1 x/ r $end
$scope module mux_ESRC $end
$var wire 1 90 and0 $end
$var wire 1 :0 and1 $end
$var wire 1 20 d0 $end
$var wire 1 80 d1 $end
$var wire 1 ;0 not_sel $end
$var wire 1 t/ sel $end
$var wire 1 x/ y_mux $end
$upscope $end
$upscope $end
$scope module ESRC3 $end
$var wire 1 x/ a $end
$var wire 1 <0 a1 $end
$var wire 1 =0 b $end
$var wire 1 u/ bout $end
$var wire 1 s/ qin $end
$var wire 1 v/ qout $end
$var wire 1 >0 y1 $end
$var wire 1 ?0 y2 $end
$var wire 1 @0 y3 $end
$var wire 1 A0 y4 $end
$var wire 1 B0 r $end
$var wire 1 w/ bin $end
$scope module mux_ESRC $end
$var wire 1 C0 and0 $end
$var wire 1 D0 and1 $end
$var wire 1 x/ d0 $end
$var wire 1 A0 d1 $end
$var wire 1 E0 not_sel $end
$var wire 1 s/ sel $end
$var wire 1 B0 y_mux $end
$upscope $end
$upscope $end
$scope module ESRC4 $end
$var wire 1 z/ a $end
$var wire 1 F0 a1 $end
$var wire 1 G0 b $end
$var wire 1 w/ bout $end
$var wire 1 v/ qin $end
$var wire 1 ~/ qout $end
$var wire 1 H0 y1 $end
$var wire 1 I0 y2 $end
$var wire 1 J0 y3 $end
$var wire 1 K0 y4 $end
$var wire 1 L0 r $end
$var wire 1 !0 bin $end
$scope module mux_ESRC $end
$var wire 1 M0 and0 $end
$var wire 1 N0 and1 $end
$var wire 1 z/ d0 $end
$var wire 1 K0 d1 $end
$var wire 1 O0 not_sel $end
$var wire 1 v/ sel $end
$var wire 1 L0 y_mux $end
$upscope $end
$upscope $end
$scope module ESRC5 $end
$var wire 1 P0 a $end
$var wire 1 Q0 a1 $end
$var wire 1 R0 b $end
$var wire 1 !0 bout $end
$var wire 1 ~/ qin $end
$var wire 1 |/ qout $end
$var wire 1 S0 y1 $end
$var wire 1 T0 y2 $end
$var wire 1 U0 y3 $end
$var wire 1 V0 y4 $end
$var wire 1 W0 r $end
$var wire 1 }/ bin $end
$scope module mux_ESRC $end
$var wire 1 X0 and0 $end
$var wire 1 Y0 and1 $end
$var wire 1 P0 d0 $end
$var wire 1 V0 d1 $end
$var wire 1 Z0 not_sel $end
$var wire 1 ~/ sel $end
$var wire 1 W0 y_mux $end
$upscope $end
$upscope $end
$scope module ESRC6 $end
$var wire 1 [0 a $end
$var wire 1 \0 a1 $end
$var wire 1 ]0 b $end
$var wire 1 ^0 bin $end
$var wire 1 }/ bout $end
$var wire 1 |/ qin $end
$var wire 1 _0 qout $end
$var wire 1 `0 y1 $end
$var wire 1 a0 y2 $end
$var wire 1 b0 y3 $end
$var wire 1 c0 y4 $end
$var wire 1 d0 r $end
$scope module mux_ESRC $end
$var wire 1 e0 and0 $end
$var wire 1 f0 and1 $end
$var wire 1 [0 d0 $end
$var wire 1 c0 d1 $end
$var wire 1 g0 not_sel $end
$var wire 1 |/ sel $end
$var wire 1 d0 y_mux $end
$upscope $end
$upscope $end
$upscope $end
$scope module firstmux $end
$var wire 4 h0 mux_a [3:0] $end
$var wire 4 i0 mux_b [3:0] $end
$var wire 4 j0 mux_y [3:0] $end
$var wire 1 ( mux_sel $end
$scope begin bit_mux[0] $end
$var parameter 2 k0 i $end
$scope module u_mux $end
$var wire 1 l0 and0 $end
$var wire 1 m0 and1 $end
$var wire 1 n0 d0 $end
$var wire 1 o0 d1 $end
$var wire 1 p0 not_sel $end
$var wire 1 q0 y_mux $end
$var wire 1 ( sel $end
$upscope $end
$upscope $end
$scope begin bit_mux[1] $end
$var parameter 2 r0 i $end
$scope module u_mux $end
$var wire 1 s0 and0 $end
$var wire 1 t0 and1 $end
$var wire 1 u0 d0 $end
$var wire 1 v0 d1 $end
$var wire 1 w0 not_sel $end
$var wire 1 x0 y_mux $end
$var wire 1 ( sel $end
$upscope $end
$upscope $end
$scope begin bit_mux[2] $end
$var parameter 3 y0 i $end
$scope module u_mux $end
$var wire 1 z0 and0 $end
$var wire 1 {0 and1 $end
$var wire 1 |0 d0 $end
$var wire 1 }0 d1 $end
$var wire 1 ~0 not_sel $end
$var wire 1 !1 y_mux $end
$var wire 1 ( sel $end
$upscope $end
$upscope $end
$scope begin bit_mux[3] $end
$var parameter 3 "1 i $end
$scope module u_mux $end
$var wire 1 #1 and0 $end
$var wire 1 $1 and1 $end
$var wire 1 %1 d0 $end
$var wire 1 &1 d1 $end
$var wire 1 '1 not_sel $end
$var wire 1 (1 y_mux $end
$var wire 1 ( sel $end
$upscope $end
$upscope $end
$upscope $end
$scope module nor_select_line $end
$var wire 1 )1 or_result $end
$var wire 1 ( s $end
$var wire 1 *1 temp1 $end
$var wire 1 +1 temp2 $end
$var wire 4 ,1 z [3:0] $end
$upscope $end
$scope module second_mux $end
$var wire 8 -1 mux_a [7:0] $end
$var wire 8 .1 mux_b [7:0] $end
$var wire 1 ( mux_sel $end
$var wire 8 /1 mux_y [7:0] $end
$scope begin bit_mux[0] $end
$var parameter 2 01 i $end
$scope module u_mux $end
$var wire 1 11 and0 $end
$var wire 1 21 and1 $end
$var wire 1 31 d0 $end
$var wire 1 41 d1 $end
$var wire 1 51 not_sel $end
$var wire 1 ( sel $end
$var wire 1 61 y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[1] $end
$var parameter 2 71 i $end
$scope module u_mux $end
$var wire 1 81 and0 $end
$var wire 1 91 and1 $end
$var wire 1 :1 d0 $end
$var wire 1 ;1 d1 $end
$var wire 1 <1 not_sel $end
$var wire 1 ( sel $end
$var wire 1 =1 y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[2] $end
$var parameter 3 >1 i $end
$scope module u_mux $end
$var wire 1 ?1 and0 $end
$var wire 1 @1 and1 $end
$var wire 1 A1 d0 $end
$var wire 1 B1 d1 $end
$var wire 1 C1 not_sel $end
$var wire 1 ( sel $end
$var wire 1 D1 y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[3] $end
$var parameter 3 E1 i $end
$scope module u_mux $end
$var wire 1 F1 and0 $end
$var wire 1 G1 and1 $end
$var wire 1 H1 d0 $end
$var wire 1 I1 d1 $end
$var wire 1 J1 not_sel $end
$var wire 1 ( sel $end
$var wire 1 K1 y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[4] $end
$var parameter 4 L1 i $end
$scope module u_mux $end
$var wire 1 M1 and0 $end
$var wire 1 N1 and1 $end
$var wire 1 O1 d0 $end
$var wire 1 P1 d1 $end
$var wire 1 Q1 not_sel $end
$var wire 1 ( sel $end
$var wire 1 R1 y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[5] $end
$var parameter 4 S1 i $end
$scope module u_mux $end
$var wire 1 T1 and0 $end
$var wire 1 U1 and1 $end
$var wire 1 V1 d0 $end
$var wire 1 W1 d1 $end
$var wire 1 X1 not_sel $end
$var wire 1 ( sel $end
$var wire 1 Y1 y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[6] $end
$var parameter 4 Z1 i $end
$scope module u_mux $end
$var wire 1 [1 and0 $end
$var wire 1 \1 and1 $end
$var wire 1 ]1 d0 $end
$var wire 1 ^1 d1 $end
$var wire 1 _1 not_sel $end
$var wire 1 ( sel $end
$var wire 1 `1 y_mux $end
$upscope $end
$upscope $end
$scope begin bit_mux[7] $end
$var parameter 4 a1 i $end
$scope module u_mux $end
$var wire 1 b1 and0 $end
$var wire 1 c1 and1 $end
$var wire 1 d1 d0 $end
$var wire 1 e1 d1 $end
$var wire 1 f1 not_sel $end
$var wire 1 ( sel $end
$var wire 1 g1 y_mux $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 a1
b110 Z1
b101 S1
b100 L1
b11 E1
b10 >1
b1 71
b0 01
b11 "1
b10 y0
b1 r0
b0 k0
b1011 k/
b1010 c/
b1001 [/
b1000 S/
b111 K/
b110 C/
b101 ;/
b100 3/
b11 +/
b10 #/
b1 y.
b0 q.
b1111 a.
b1110 Z.
b1101 S.
b1100 L.
b1011 E.
b1010 >.
b1001 7.
b1000 0.
b111 ).
b110 ".
b101 y-
b100 r-
b11 k-
b10 d-
b1 ]-
b0 V-
b1111 K-
b1110 D-
b1101 =-
b1100 6-
b1011 /-
b1010 (-
b1001 !-
b1000 x,
b111 q,
b110 j,
b101 c,
b100 \,
b11 U,
b10 N,
b1 G,
b0 @,
b1111 5,
b1110 .,
b1101 ',
b1100 ~+
b1011 w+
b1010 p+
b1001 i+
b1000 b+
b111 [+
b110 T+
b101 M+
b100 F+
b11 ?+
b10 8+
b1 1+
b0 *+
b1111 |*
b1110 t*
b1101 l*
b1100 d*
b1011 \*
b1010 T*
b1001 L*
b1000 D*
b111 <*
b110 4*
b101 ,*
b100 $*
b11 z)
b10 r)
b1 j)
b0 b)
b1111 W)
b1110 O)
b1101 G)
b1100 ?)
b1011 7)
b1010 /)
b1001 ')
b1000 }(
b111 u(
b110 m(
b101 e(
b100 ](
b11 U(
b10 M(
b1 E(
b0 =(
b1111 2(
b1110 *(
b1101 "(
b1100 x'
b1011 p'
b1010 h'
b1001 `'
b1000 X'
b111 P'
b110 H'
b101 @'
b100 8'
b11 0'
b10 ('
b1 ~&
b0 v&
b1111 k&
b1110 c&
b1101 [&
b1100 S&
b1011 K&
b1010 C&
b1001 ;&
b1000 3&
b111 +&
b110 #&
b101 y%
b100 q%
b11 i%
b10 a%
b1 Y%
b0 Q%
b1111 F%
b1110 >%
b1101 6%
b1100 .%
b1011 &%
b1010 |$
b1001 t$
b1000 l$
b111 d$
b110 \$
b101 T$
b100 L$
b11 D$
b10 <$
b1 4$
b0 ,$
b1111 !$
b1110 w#
b1101 o#
b1100 g#
b1011 _#
b1010 W#
b1001 O#
b1000 G#
b111 ?#
b110 7#
b101 /#
b100 '#
b11 }"
b10 u"
b1 m"
b0 e"
b1111 Z"
b1110 R"
b1101 J"
b1100 B"
b1011 :"
b1010 2"
b1001 *"
b1000 ""
b111 x
b110 p
b101 h
b100 `
b11 X
b10 P
b1 H
b0 @
$end
#0
$dumpvars
0g1
0f1
0e1
0d1
0c1
0b1
0`1
0_1
0^1
0]1
0\1
0[1
0Y1
0X1
0W1
0V1
0U1
0T1
0R1
0Q1
0P1
0O1
0N1
0M1
0K1
0J1
0I1
0H1
0G1
0F1
1D1
0C1
1B1
1A1
1@1
0?1
1=1
0<1
1;1
1:1
191
081
061
051
041
031
021
011
b110 /1
b110 .1
b110 -1
b0 ,1
0+1
0*1
0)1
0(1
0'1
0&1
0%1
0$1
0#1
0!1
0~0
0}0
0|0
0{0
0z0
0x0
0w0
0v0
0u0
0t0
0s0
0q0
0p0
0o0
0n0
0m0
0l0
b0 j0
b0 i0
b0 h0
1g0
0f0
0e0
0d0
1c0
0b0
0a0
1`0
0_0
0^0
1]0
1\0
0[0
1Z0
0Y0
0X0
0W0
1V0
0U0
1T0
0S0
0R0
1Q0
0P0
1O0
0N0
0M0
0L0
1K0
0J0
1I0
0H0
0G0
1F0
1E0
0D0
0C0
0B0
1A0
0@0
1?0
0>0
0=0
1<0
1;0
0:0
090
180
070
160
050
040
130
020
110
000
0/0
1.0
0-0
0,0
1+0
0*0
0)0
1(0
1'0
0&0
b0 %0
b0 $0
b0 #0
0"0
1!0
0~/
1}/
0|/
1{/
0z/
1y/
0x/
1w/
0v/
1u/
0t/
0s/
0r/
1q/
0p/
0o/
0n/
0m/
0l/
0j/
1i/
0h/
0g/
0f/
0e/
0d/
0b/
1a/
0`/
0_/
0^/
0]/
0\/
0Z/
1Y/
0X/
0W/
0V/
0U/
0T/
0R/
1Q/
0P/
0O/
0N/
0M/
0L/
0J/
1I/
0H/
0G/
0F/
0E/
0D/
0B/
1A/
0@/
0?/
0>/
0=/
0</
0:/
19/
08/
07/
06/
05/
04/
02/
11/
00/
0//
1./
0-/
0,/
1*/
1)/
0(/
1'/
1&/
1%/
0$/
1"/
1!/
0~.
1}.
0|.
1{.
0z.
0x.
1w.
0v.
0u.
0t.
0s.
0r.
0p.
b110 o.
b1100 n.
b0 m.
0l.
0k.
0j.
b0 i.
1h.
0g.
1f.
0e.
0d.
0c.
0b.
0`.
1_.
0^.
0].
0\.
0[.
0Y.
1X.
0W.
0V.
0U.
0T.
0R.
1Q.
0P.
0O.
0N.
0M.
0K.
1J.
0I.
0H.
0G.
0F.
0D.
1C.
0B.
0A.
0@.
0?.
0=.
1<.
0;.
0:.
09.
08.
06.
15.
04.
03.
02.
01.
0/.
1..
0-.
0,.
0+.
0*.
0(.
1'.
0&.
0%.
0$.
0#.
0!.
1~-
0}-
0|-
0{-
0z-
0x-
1w-
0v-
0u-
0t-
0s-
0q-
1p-
0o-
0n-
0m-
0l-
1j-
1i-
0h-
1g-
0f-
1e-
1c-
1b-
0a-
1`-
0_-
1^-
0\-
1[-
0Z-
0Y-
0X-
0W-
b110 U-
0T-
b0 S-
b110 R-
0Q-
1P-
0O-
0N-
0M-
0L-
0J-
1I-
0H-
0G-
0F-
0E-
0C-
1B-
0A-
0@-
0?-
0>-
0<-
1;-
0:-
09-
08-
07-
05-
14-
03-
02-
01-
00-
0.-
1--
0,-
0+-
0*-
0)-
0'-
1&-
0%-
0$-
0#-
0"-
0~,
1},
0|,
0{,
0z,
0y,
0w,
1v,
0u,
0t,
0s,
0r,
0p,
1o,
0n,
0m,
0l,
0k,
0i,
1h,
0g,
0f,
0e,
0d,
0b,
1a,
0`,
0_,
0^,
0],
0[,
1Z,
0Y,
0X,
0W,
0V,
1T,
1S,
0R,
1Q,
0P,
1O,
1M,
1L,
0K,
1J,
0I,
1H,
0F,
1E,
1D,
0C,
0B,
0A,
b110 ?,
0>,
b1 =,
b110 <,
0;,
1:,
09,
08,
07,
06,
04,
13,
02,
01,
00,
0/,
0-,
1,,
0+,
0*,
0),
0(,
0&,
1%,
0$,
0#,
0",
0!,
0}+
1|+
0{+
0z+
0y+
0x+
0v+
1u+
0t+
0s+
0r+
0q+
0o+
1n+
0m+
0l+
0k+
0j+
0h+
1g+
0f+
0e+
0d+
0c+
0a+
1`+
0_+
0^+
0]+
0\+
0Z+
1Y+
0X+
0W+
0V+
0U+
0S+
1R+
0Q+
0P+
0O+
0N+
0L+
1K+
0J+
0I+
0H+
0G+
0E+
1D+
0C+
0B+
0A+
0@+
1>+
1=+
0<+
1;+
0:+
19+
17+
16+
15+
14+
03+
12+
00+
1/+
1.+
0-+
0,+
0++
b110 )+
0(+
b11 '+
b110 &+
0%+
1$+
0#+
0"+
0!+
0~*
0}*
0{*
1z*
0y*
0x*
0w*
0v*
0u*
0s*
1r*
0q*
0p*
0o*
0n*
0m*
0k*
1j*
0i*
0h*
0g*
0f*
0e*
0c*
1b*
0a*
0`*
0_*
0^*
0]*
0[*
1Z*
0Y*
0X*
0W*
0V*
0U*
0S*
1R*
0Q*
0P*
0O*
0N*
0M*
0K*
1J*
0I*
0H*
0G*
0F*
0E*
0C*
1B*
0A*
0@*
0?*
0>*
0=*
0;*
1:*
09*
08*
07*
06*
05*
03*
12*
01*
00*
0/*
0.*
0-*
0+*
1**
0)*
0(*
0'*
0&*
0%*
0#*
1"*
0!*
0~)
0})
0|)
0{)
0y)
1x)
0w)
0v)
0u)
0t)
0s)
0q)
1p)
0o)
0n)
0m)
0l)
0k)
0i)
1h)
0g)
0f)
0e)
0d)
0c)
0a)
b0 `)
b0 _)
0^)
1])
0\)
0[)
0Z)
0Y)
0X)
0V)
1U)
0T)
0S)
0R)
0Q)
0P)
0N)
1M)
0L)
0K)
0J)
0I)
0H)
0F)
1E)
0D)
0C)
0B)
0A)
0@)
0>)
1=)
0<)
0;)
0:)
09)
08)
06)
15)
04)
03)
02)
01)
00)
0.)
1-)
0,)
0+)
0*)
0))
0()
0&)
1%)
0$)
0#)
0")
0!)
0~(
0|(
1{(
0z(
0y(
0x(
0w(
0v(
0t(
1s(
0r(
0q(
0p(
0o(
0n(
0l(
1k(
0j(
0i(
0h(
0g(
0f(
0d(
1c(
0b(
0a(
0`(
0_(
0^(
0\(
1[(
0Z(
0Y(
0X(
0W(
0V(
0T(
1S(
0R(
0Q(
0P(
0O(
0N(
0L(
1K(
0J(
0I(
0H(
0G(
0F(
0D(
1C(
0B(
0A(
1@(
0?(
0>(
0<(
b0 ;(
b1 :(
09(
18(
07(
06(
05(
04(
03(
01(
10(
0/(
0.(
0-(
0,(
0+(
0)(
1((
0'(
0&(
0%(
0$(
0#(
0!(
1~'
0}'
0|'
0{'
0z'
0y'
0w'
1v'
0u'
0t'
0s'
0r'
0q'
0o'
1n'
0m'
0l'
0k'
0j'
0i'
0g'
1f'
0e'
0d'
0c'
0b'
0a'
0_'
1^'
0]'
0\'
0['
0Z'
0Y'
0W'
1V'
0U'
0T'
0S'
0R'
0Q'
0O'
1N'
0M'
0L'
0K'
0J'
0I'
0G'
1F'
0E'
0D'
0C'
0B'
0A'
0?'
1>'
0='
0<'
0;'
0:'
09'
07'
16'
05'
04'
03'
02'
01'
0/'
1.'
0-'
0,'
0+'
0*'
0)'
0''
1&'
0%'
0$'
1#'
0"'
0!'
1}&
1|&
0{&
1z&
1y&
1x&
0w&
0u&
b1 t&
b11 s&
0r&
1q&
0p&
0o&
0n&
0m&
0l&
0j&
1i&
0h&
0g&
0f&
0e&
0d&
0b&
1a&
0`&
0_&
0^&
0]&
0\&
0Z&
1Y&
0X&
0W&
0V&
0U&
0T&
0R&
1Q&
0P&
0O&
0N&
0M&
0L&
0J&
1I&
0H&
0G&
0F&
0E&
0D&
0B&
1A&
0@&
0?&
0>&
0=&
0<&
0:&
19&
08&
07&
06&
05&
04&
02&
11&
00&
0/&
0.&
0-&
0,&
0*&
1)&
0(&
0'&
0&&
0%&
0$&
0"&
1!&
0~%
0}%
0|%
0{%
0z%
0x%
1w%
0v%
0u%
0t%
0s%
0r%
0p%
1o%
0n%
0m%
0l%
0k%
0j%
0h%
1g%
0f%
0e%
1d%
0c%
0b%
1`%
1_%
0^%
1]%
1\%
1[%
0Z%
1X%
1W%
0V%
1U%
0T%
1S%
0R%
b110 P%
0O%
b11 N%
0M%
1L%
0K%
0J%
0I%
0H%
0G%
0E%
1D%
0C%
0B%
0A%
0@%
0?%
0=%
1<%
0;%
0:%
09%
08%
07%
05%
14%
03%
02%
01%
00%
0/%
0-%
1,%
0+%
0*%
0)%
0(%
0'%
0%%
1$%
0#%
0"%
0!%
0~$
0}$
0{$
1z$
0y$
0x$
0w$
0v$
0u$
0s$
1r$
0q$
0p$
0o$
0n$
0m$
0k$
1j$
0i$
0h$
0g$
0f$
0e$
0c$
1b$
0a$
0`$
0_$
0^$
0]$
0[$
1Z$
0Y$
0X$
0W$
0V$
0U$
0S$
1R$
0Q$
0P$
0O$
0N$
0M$
0K$
1J$
0I$
0H$
0G$
0F$
0E$
0C$
1B$
0A$
0@$
0?$
0>$
0=$
0;$
1:$
09$
08$
17$
06$
05$
13$
12$
01$
10$
1/$
1.$
0-$
0+$
b1 *$
b11 )$
0($
1'$
0&$
0%$
0$$
0#$
0"$
0~#
1}#
0|#
0{#
0z#
0y#
0x#
0v#
1u#
0t#
0s#
0r#
0q#
0p#
0n#
1m#
0l#
0k#
0j#
0i#
0h#
0f#
1e#
0d#
0c#
0b#
0a#
0`#
0^#
1]#
0\#
0[#
0Z#
0Y#
0X#
0V#
1U#
0T#
0S#
0R#
0Q#
0P#
0N#
1M#
0L#
0K#
0J#
0I#
0H#
0F#
1E#
0D#
0C#
0B#
0A#
0@#
0>#
1=#
0<#
0;#
0:#
09#
08#
06#
15#
04#
03#
02#
01#
00#
0.#
1-#
0,#
0+#
0*#
0)#
0(#
0&#
1%#
0$#
0##
0"#
0!#
0~"
0|"
1{"
0z"
0y"
1x"
0w"
0v"
1t"
1s"
0r"
1q"
1p"
1o"
0n"
1l"
1k"
0j"
1i"
0h"
1g"
0f"
b110 d"
0c"
b11 b"
0a"
1`"
0_"
0^"
0]"
0\"
0["
0Y"
1X"
0W"
0V"
0U"
0T"
0S"
0Q"
1P"
0O"
0N"
0M"
0L"
0K"
0I"
1H"
0G"
0F"
0E"
0D"
0C"
0A"
1@"
0?"
0>"
0="
0<"
0;"
09"
18"
07"
06"
05"
04"
03"
01"
10"
0/"
0."
0-"
0,"
0+"
0)"
1("
0'"
0&"
0%"
0$"
0#"
0!"
1~
0}
0|
0{
0z
0y
0w
1v
0u
0t
0s
0r
0q
0o
1n
0m
0l
0k
0j
0i
0g
1f
0e
0d
0c
0b
0a
0_
1^
0]
0\
0[
0Z
0Y
0W
1V
0U
0T
1S
0R
0Q
1O
1N
0M
1L
1K
1J
0I
1G
1F
0E
1D
0C
1B
0A
0?
b11 >
b110 =
b0 <
b110 ;
b110 :
b110 9
b0 8
b0 7
b1 6
b11 5
b1 4
b11 3
b11 2
b110 1
b110 0
b0 /
b110 .
b110 -
b110 ,
b0 +
b0 *
b0 )
1(
b110 '
b0 &
b0 %
b110 $
b1100 #
b1100 "
b110 !
$end
#10000
1V1
1!.
1{-
1}-
13*
1.*
10*
17*
1t(
0@(
1o(
0}&
1q(
1x(
0x&
1W'
1_-
0f-
0z&
0#'
1R'
0+.
1K1
1a-
0h-
0`%
1T'
1['
0-.
1G1
1q)
0y)
0[%
1:&
0C*
1H1
1I1
1l)
0t)
0g-
0d%
0]%
15&
0>*
1n)
1u)
0v)
0})
0T,
1:.
1>&
17&
0@*
0G*
1q-
1(.
1T(
0\(
1'-
0K.
0=.
0&)
1X-
1m-
0t-
1$.
1O(
0W(
0D,
1I,
1^,
1s,
1#-
18-
0G.
09.
0!)
12.
1Z-
1o-
0v-
1&.
1Q(
1X(
0Y(
0`(
03$
1K,
1`,
1u,
1%-
1:-
0I.
0;.
0#)
0*)
14.
1i)
1#*
0+*
1;*
17'
0?'
0.$
1;$
1S$
1k$
1{$
15%
0c*
0S*
0g'
b101101011 8
b101101011 `)
b101101011 S-
1K*
1d)
1|)
0&*
16*
0D1
12'
0:'
00$
07$
16$
1N$
1f$
1v$
10%
0^*
0N*
0b'
1F*
1f)
1m)
1~)
1'*
0(*
0/*
18*
1?*
0@1
14'
1;'
0<'
0C'
0t"
18$
1?$
1P$
1W$
1h$
1o$
1x$
1!%
12%
19%
0`*
0g*
0P*
0W*
0d'
0k'
1H*
1O*
1L(
1d(
0l(
1|(
0A1
0B1
1x%
0"&
0o"
1|"
16#
1N#
1^#
1v#
0L0
0F)
06)
0J&
b1011010110 7
b1011010110 ;(
b1011010110 _)
1.)
1G(
1_(
0g(
1w(
1s%
0{%
0Q,
0x"
0q"
1w"
11#
1I#
1Y#
1q#
0M0
0A)
01)
0E&
1))
161
1=1
1I(
1P(
1a(
1h(
0i(
0p(
1y(
1")
0j-
1|-
1|%
1u%
0%.
0&&
0}%
0>+
1X,
1"#
1y"
1m,
1:#
13#
1$-
1R#
1K#
12-
1b#
1[#
1G-
1z#
1s#
0C)
0J)
03)
0:)
0H.
0N&
0G&
1+)
12)
121
191
1/'
1G'
0O'
1_'
0e-
0O,
1i,
0p,
09+
1E+
1Z+
1o+
1}+
14,
0)(
0w'
05-
b10110101100 6
b10110101100 t&
b10110101100 :(
1o'
131
141
1:1
1;1
0O1
1*'
1B'
0J'
1Z'
0[-
0b-
0i-
0p-
0w-
0~-
0'.
0..
05.
0<.
0C.
0J.
0Q.
0X.
0_.
0f.
0E,
0B,
0L,
0S,
0P,
0Z,
0a,
0h,
1e,
0o,
0l,
0v,
0},
0z,
0&-
0--
04-
0;-
0B-
0I-
0P-
0/+
06+
13+
0=+
0D+
1A+
0K+
0R+
0Y+
1V+
0`+
1]+
0g+
0n+
1k+
0u+
0|+
1y+
0%,
1",
0,,
03,
10,
0:,
1R1
0$(
0?-
0r'
01-
1j'
1*-
1y&
1,'
13'
0R,
1D'
1K'
1g,
0L'
0S'
0n,
1\'
1c'
0|,
1T-
1>,
1(+
1N1
1_0
0g0
0&(
0-(
0A-
0t'
0{'
03-
1l'
1s'
1,-
1\-
1c-
1X%
0x-
1p%
0C$
0/.
1*&
1[$
16.
02&
0c$
0D.
1B&
0s$
b111011 !
b111011 0
b111011 /1
1Y1
b111 /
b111 <
b111 m.
1]1
1P1
1|/
0Z0
1Y0
0g.
0j&
0=%
0Y.
0Z&
0-%
b101101011 '
b101101011 ;
b101101011 U-
0R.
b101101011001 5
b101101011001 N%
b101101011001 s&
1R&
b1011010110010 4
b1011010110010 *$
b1011010110010 =,
1%%
0W-
0^-
1S%
0s-
1k%
0>$
0*.
1%&
1V$
01.
0-&
0^$
0?.
1=&
0n$
1U1
1j.
1k.
1l.
0F0
1~/
0O0
0b.
0e&
08%
0T.
0U&
0(%
0M.
1M&
1~$
0Y-
0T%
1`-
1\%
1U%
1/$
1u-
1t%
1m%
0@$
0G$
1,.
1.&
1'&
1X$
1_$
03.
06&
0/&
0`$
0g$
1A.
1F&
1?&
0p$
0w$
0H0
1d1
1W1
1z/
1v/
0E0
0d.
0n&
0g&
0:%
0A%
0D0
0V.
0^&
0W&
0*%
01%
1O.
1V&
1O&
1"%
1)%
0F,
1M,
1l"
1b,
0&#
1w,
1>#
0~,
0F#
1.-
0V#
1G0
b11101011 -
b11101011 -1
b111011 .
b111011 .1
b11000000 +
b11000000 i.
100
010
1*0
1s/
0Q-
0~#
0C-
0n#
b1011010110010 9
b1011010110010 P%
b1011010110010 ?,
b1011010110010 R-
1<-
b10110101100101 3
b10110101100101 b"
b10110101100101 )$
1f#
0A,
0H,
1g"
0],
0!#
0r,
19#
0y,
0A#
0)-
0Q#
b11 *
b11 $0
1"0
0;0
0u/
0L-
0y#
0w/
0>-
0i#
07-
1a#
0C,
0h"
0.+
1J,
1p"
1i"
1C+
0_,
0*#
0##
1X+
1t,
1B#
1;#
1_+
0{,
0J#
0C#
1m+
0+-
0Z#
0S#
1t/
0?0
0B0
12,
0N-
0$$
0{#
0K0
0I0
1$,
0@-
0r#
0k#
1{+
19-
1j#
1c#
00+
0G
17+
1_
0L+
1w
1a+
1!"
0h+
11"
0v+
0y/
1<0
0A0
0C0
1Y"
0;,
0!0
1I"
0-,
0}/
b101101011001010 2
b101101011001010 >
b101101011001010 '+
1A"
b101101011001010 :
b101101011001010 d"
b101101011001010 )+
b101101011001010 <,
1&,
0++
0B
02+
1Z
0G+
1r
0\+
1z
0c+
1,"
0q+
060
0x/
1T"
06,
0T0
1W0
1D"
0(,
0`0
b10 )
b10 #0
0d0
1<"
0!,
1C
1-+
0D
0K
04+
1\
1c
1I+
1t
1{
1^+
1|
1%"
1e+
1."
15"
1s+
030
080
090
1V"
1]"
18,
0Q0
1V0
0X0
1F"
1M"
1*,
0\0
0c0
0e0
1>"
1E"
1#,
120
1P0
1[0
b1011010110010101 ,
b1011010110010101 1
b1011010110010101 =
b1011010110010101 &+
1x.
0"/
1:/
1R/
1Z/
b10110010101 $
b10110010101 o.
1j/
1(1
1x0
b1011 %
b1011 %0
b1011 j0
1q0
1s.
0{.
15/
1M/
1U/
1e/
1$1
1t0
1m0
1u.
1|.
0}.
0&/
17/
1>/
1O/
1V/
1W/
1^/
1g/
1n/
1&1
1v0
1o0
b101100101010 n.
b1011 &
b1011 i0
b101100101010 "
b101100101010 #
#20000
061
0=1
1D1
021
091
1@1
031
041
0:1
0;1
1A1
1B1
0V1
0\-
0c-
1j-
1/.
0(.
b110001100 '
b110001100 ;
b110001100 U-
0!.
0X-
0_-
1f-
1+.
0$.
0{-
0Z-
0a-
1h-
1-.
0&.
0}-
0i)
0q)
1y)
1C*
0;*
b110001100 8
b110001100 `)
b110001100 S-
03*
0d)
0l)
1t)
1>*
06*
0.*
1e)
0f)
0m)
0n)
0u)
1v)
1})
1@*
1G*
08*
0?*
00*
07*
1D(
0L(
0T(
1\(
1&)
0|(
b1100011001 7
b1100011001 ;(
b1100011001 _)
0t(
1?(
0G(
0O(
1W(
1!)
0w(
0o(
1A(
1H(
0I(
0P(
0Q(
0X(
1Y(
1`(
1#)
1*)
0y(
0")
0q(
0x(
1''
0/'
07'
1?'
1g'
0_'
b11000110010 6
b11000110010 t&
b11000110010 :(
0W'
1"'
0*'
02'
1:'
1b'
0Z'
0R'
0y&
1$'
1+'
0,'
03'
04'
0;'
1<'
1C'
1d'
1k'
0\'
0c'
0T'
0['
0X%
1h%
0p%
0x%
1"&
1J&
0B&
b110001100100 5
b110001100100 N%
b110001100100 s&
0:&
0S%
1c%
0k%
0s%
1{%
1E&
0=&
05&
0`-
0\%
0U%
1n-
1l%
1e%
0u-
0t%
0m%
0|-
0|%
0u%
1%.
1&&
1}%
1H.
1N&
1G&
0A.
0F&
0?&
0:.
0>&
07&
0M,
1[,
0b,
0i,
1p,
15-
0.-
b1100011001000 9
b1100011001000 P%
b1100011001000 ?,
b1100011001000 R-
0'-
0I,
1W,
0^,
0e,
1l,
b111100 !
b111100 0
b111100 /1
1R1
11-
0*-
0#-
0K,
1Y,
0`,
0g,
1n,
1N1
1_0
0g0
13-
0,-
0%-
0;$
1K$
0S$
0[$
1c$
1]1
1P1
1|/
0Z0
0B0
1-%
0%%
b1100011001000 4
b1100011001000 *$
b1100011001000 =,
0{$
06$
1F$
0N$
0V$
1^$
b11001100 -
b11001100 -1
b111100 .
b111100 .1
b11000000 +
b11000000 i.
1~/
0O0
0C0
1(%
0~$
0v$
08$
0?$
1H$
1O$
0P$
0W$
0X$
0_$
1`$
1g$
b11 *
b11 $0
1v/
0E0
1*%
11%
0"%
0)%
0x$
0!%
0|"
1.#
06#
0>#
1F#
1s/
1n#
0f#
b11000110010001 3
b11000110010001 b"
b11000110010001 )$
0^#
0w"
1)#
01#
09#
1A#
0u/
1i#
0a#
0Y#
1C,
1h"
0X,
0"#
0y"
1f,
12#
1+#
0m,
0:#
03#
0t,
0B#
0;#
1{,
1J#
1C#
0<0
0?0
1@-
1r#
1k#
09-
0j#
0c#
02-
0b#
0[#
10+
0E+
1S+
0Z+
0a+
1h+
1x/
1w/
0L0
1-,
0&,
1J0
b110001100100011 :
b110001100100011 d"
b110001100100011 )+
b110001100100011 <,
0}+
1,+
0A+
1O+
0V+
0]+
1d+
1:0
1H0
1I0
0N0
1),
0",
1!0
0y+
1.+
0C+
1Q+
0X+
0_+
1f+
180
1F0
0K0
1+,
0$,
1T0
0{+
1G
0_
1o
0w
0!"
1)"
0{/
0z/
1Q"
1W0
0I"
1}/
b11 )
b11 #0
1d0
b110001100100011 2
b110001100100011 >
b110001100100011 '+
0A"
1B
0Z
1j
0r
0z
1$"
0+0
000
1L"
1Y0
0D"
1`0
1f0
0<"
1D
1K
14+
0\
0c
0I+
1l
1s
1W+
0t
0{
0^+
0|
0%"
0e+
1&"
1-"
1l+
0'0
0.0
1N"
1U"
11,
1Q0
1V0
0F"
0M"
0*,
1\0
1c0
0>"
0E"
0#,
1&0
0P0
0[0
b1100011001000111 ,
b1100011001000111 1
b1100011001000111 =
b1100011001000111 &+
1"/
0:/
1J/
0R/
0Z/
b11001000111 $
b11001000111 o.
1b/
1!1
0x0
b1100 %
b1100 %0
b1100 j0
0q0
1{.
05/
1E/
0M/
0U/
1]/
1{0
0t0
0m0
1t.
1}.
1&/
07/
0>/
1G/
1N/
0O/
0V/
0W/
0^/
1_/
1f/
1}0
0v0
0o0
b110010001111 n.
b1100 &
b1100 i0
b110010001111 "
b110010001111 #
#30000
161
1=1
0K1
121
191
0G1
131
141
1:1
1;1
0H1
0I1
1V1
1\-
1c-
0q-
06.
1(.
b11100111 '
b11100111 ;
b11100111 U-
1!.
1X-
1_-
0m-
02.
1$.
1{-
1Z-
1a-
0o-
04.
1&.
1}-
1i)
1q)
0#*
0K*
1;*
b11100111 8
b11100111 `)
b11100111 S-
13*
1d)
1l)
0|)
0F*
16*
1.*
1f)
1m)
1n)
1u)
0~)
0'*
0H*
0O*
18*
1?*
10*
17*
1L(
1T(
0d(
0.)
1|(
b111001111 7
b111001111 ;(
b111001111 _)
1t(
1G(
1O(
0_(
0))
1w(
1o(
1@(
1I(
1P(
1Q(
1X(
0a(
0h(
0+)
02)
1y(
1")
1q(
1x(
1}&
1/'
17'
0G'
0o'
1_'
b1110011111 6
b1110011111 t&
b1110011111 :(
1W'
1x&
1*'
12'
0B'
0j'
1Z'
1R'
1y&
1z&
1#'
1,'
13'
14'
1;'
0D'
0K'
0l'
0s'
1\'
1c'
1T'
1['
1X%
1`%
1p%
1x%
0*&
0R&
1B&
b11100111111 5
b11100111111 N%
b11100111111 s&
1:&
1S%
1[%
1k%
1s%
0%&
0M&
1=&
15&
1`-
1\%
1U%
1g-
1d%
1]%
1u-
1t%
1m%
1|-
1|%
1u%
0,.
0.&
0'&
0O.
0V&
0O&
1A.
1F&
1?&
1:.
1>&
17&
1M,
1T,
1b,
1i,
0w,
0<-
1.-
b111001111110 9
b111001111110 P%
b111001111110 ?,
b111001111110 R-
1'-
1I,
1P,
1^,
1e,
0s,
08-
1*-
1#-
1K,
1R,
1`,
1g,
0u,
0:-
1,-
1%-
1;$
1C$
1S$
1[$
0k$
b100111 !
b100111 0
b100111 /1
0R1
1e0
05%
1%%
b111001111110 4
b111001111110 *$
b111001111110 =,
1{$
16$
1>$
1N$
1V$
0f$
0N1
0_0
1g0
1X0
00%
1~$
1v$
0/$
18$
1?$
1@$
1G$
1P$
1W$
1X$
1_$
0h$
0o$
0]1
0P1
0|/
1Z0
02%
09%
1"%
1)%
1x$
1!%
0l"
1|"
1&#
16#
1>#
0N#
b10100111 -
b10100111 -1
b100111 .
b100111 .1
b10000000 +
b10000000 i.
0~/
1O0
0v#
1f#
b1110011111100 3
b1110011111100 b"
b1110011111100 )$
1^#
0g"
1w"
1!#
11#
19#
0I#
b10 *
b10 $0
0v/
1E0
0q#
1a#
1Y#
0C,
0h"
0J,
0p"
0i"
1X,
1"#
1y"
1_,
1*#
1##
1m,
1:#
13#
1t,
1B#
1;#
0$-
0R#
0K#
0s/
0G-
0z#
0s#
19-
1j#
1c#
12-
1b#
1[#
00+
07+
1E+
1L+
1Z+
1a+
0o+
1u/
0B0
04,
0L0
1&,
b11100111111000 :
b11100111111000 d"
b11100111111000 )+
b11100111111000 <,
1}+
0,+
03+
1A+
1H+
1V+
1]+
0k+
1?0
0D0
00,
0N0
1",
1y+
0.+
05+
1C+
1J+
1X+
1_+
0m+
1<0
1A0
02,
1K0
0J0
0I0
1$,
1{+
0G
0O
1_
1g
1w
1!"
01"
0x/
0Y"
0!0
1W0
1I"
0}/
b11 )
b11 #0
1d0
b11100111111000 2
b11100111111000 >
b11100111111000 '+
1A"
0B
0J
1Z
1b
1r
1z
0,"
0:0
0T"
0T0
0Y0
1D"
0`0
0f0
1<"
0D
0K
04+
0L
0S
0;+
1\
1c
1I+
1d
1k
1P+
1t
1{
1^+
1|
1%"
1e+
0."
05"
0s+
130
080
0V"
0]"
08,
0Q0
1V0
1F"
1M"
1*,
0\0
0c0
1>"
1E"
1#,
020
1P0
1[0
b111001111110001 ,
b111001111110001 1
b111001111110001 =
b111001111110001 &+
0"/
0*/
1:/
1B/
1R/
1Z/
b1111110001 $
b1111110001 o.
0j/
0(1
1x0
b111 %
b111 %0
b111 j0
1q0
0{.
0%/
15/
1=/
1M/
1U/
0e/
0$1
1t0
1m0
0}.
0&/
0'/
0./
17/
1>/
1?/
1F/
1O/
1V/
1W/
1^/
0g/
0n/
0&1
1v0
1o0
b11111100011 n.
b111 &
b111 i0
b11111100011 "
b11111100011 #
#40000
06.
02.
04.
0Z-
0a-
0h-
0}-
1&.
1-.
0K*
0i)
0q)
0y)
03*
1;*
b11000000 8
b11000000 `)
b11000000 S-
1C*
0F*
0d)
0l)
0t)
0.*
16*
1>*
0H*
0O*
0e)
0f)
0m)
0n)
0u)
0v)
0})
00*
07*
18*
1?*
1@*
1G*
0.)
0D(
0L(
0T(
0\(
0t(
1|(
b110000000 7
b110000000 ;(
b110000000 _)
1&)
0))
0?(
0G(
0O(
0W(
0o(
1w(
1!)
0+)
02)
0@(
0A(
0H(
0I(
0P(
0Q(
0X(
0Y(
0`(
0q(
0x(
1y(
1")
1#)
1*)
0o'
0}&
0''
0/'
07'
0?'
0W'
1_'
b1100000000 6
b1100000000 t&
b1100000000 :(
1g'
0j'
0K1
0R1
0x&
0"'
0*'
02'
0:'
0R'
1Z'
1b'
0l'
0s'
1/$
0F1
0M1
0y&
0z&
0#'
0$'
0+'
0,'
03'
04'
0;'
0<'
0C'
0T'
0['
1\'
1c'
1d'
1k'
0R&
1l"
0H1
0I1
0O1
0X%
0`%
0h%
0p%
0x%
0"&
0:&
1B&
b11000000000 5
b11000000000 N%
b11000000000 s&
1J&
0M&
1g"
031
041
0:1
0;1
0A1
0B1
0V1
0Y-
0T%
0S%
0[%
0c%
0k%
0s%
0{%
05&
1=&
1E&
0O.
0V&
0O&
1J,
1p"
1i"
0q-
0x-
0=.
0D.
0K.
0F,
0`-
0\%
0U%
0g-
0d%
0]%
0n-
0l%
0e%
0u-
0t%
0m%
0|-
0|%
0u%
0%.
0&&
0}%
0:.
0>&
07&
1A.
1F&
1?&
1H.
1N&
1G&
0<-
17+
1`1
0\-
0^-
0c-
0e-
0j-
0l-
0s-
0z-
0!.
0#.
1(.
b11000000 '
b11000000 ;
b11000000 U-
1/.
08.
0?.
0F.
0A,
0M,
0T,
0[,
0b,
0i,
0p,
0'-
1.-
00-
b110000000000 9
b110000000000 P%
b110000000000 ?,
b110000000000 R-
15-
07-
12+
1!,
1(,
1[1
1_0
0g0
0K,
0R,
0Y,
0`,
0g,
0n,
0[-
0X-
0b-
0_-
0i-
0f-
0p-
0w-
0~-
0{-
0'.
1$.
0..
1+.
05.
0<.
0C.
0J.
0Q.
0X.
0_.
0f.
0E,
0L,
0I,
0S,
0P,
0Z,
0W,
0a,
0^,
0h,
0e,
0o,
0l,
0v,
0},
0&-
0#-
0--
1*-
04-
11-
0;-
0B-
0I-
0P-
1/+
16+
1=+
1D+
1K+
1R+
1Y+
1`+
1g+
1n+
1u+
1|+
1%,
1,,
13,
1:,
1]1
1P1
1|/
0Z0
1Y0
13-
1,-
0%-
0;$
0C$
0K$
0S$
0[$
0c$
1T-
1>,
0(+
1~/
0O0
1-%
1%%
b110000000000 4
b110000000000 *$
b110000000000 =,
0{$
06$
0>$
0F$
0N$
0V$
0^$
b110 /
b110 <
b110 m.
1v/
0E0
1(%
1~$
0v$
08$
0?$
0@$
0G$
0H$
0O$
0P$
0W$
0X$
0_$
0`$
0g$
1j.
1k.
0l.
1s/
1*%
11%
1"%
1)%
0x$
0!%
0|"
0&#
0.#
06#
0>#
0F#
0d1
0W1
0u/
1n#
1f#
b1100000000001 3
b1100000000001 b"
b1100000000001 )$
0^#
0w/
0w"
0!#
0)#
01#
09#
0A#
0G0
b1000000 -
b1000000 -1
b10000 .
b10000 .1
b1000000 +
b1000000 i.
110
0*0
0?0
0B0
1i#
1a#
0Y#
0C,
0h"
0X,
0"#
0y"
0_,
0*#
0##
0f,
02#
0+#
0m,
0:#
03#
0t,
0B#
0;#
0{,
0J#
0C#
b1 *
b1 $0
0"0
1;0
1<0
0A0
0C0
1@-
1r#
1k#
19-
1j#
1c#
02-
0b#
0[#
00+
0E+
0L+
0S+
0Z+
0a+
0h+
0t/
0x/
1-,
1&,
0J0
b11000000000010 :
b11000000000010 d"
b11000000000010 )+
b11000000000010 <,
0}+
0,+
0A+
0H+
0O+
0V+
0]+
0d+
1y/
0:0
0H0
0L0
0),
0",
0!0
0y+
1.+
0C+
0J+
0Q+
0X+
0_+
0f+
160
180
1F0
0K0
0M0
0+,
1$,
0T0
1{+
1G
0_
0g
0o
0w
0!"
0)"
1{/
0z/
0Q"
1I"
0}/
b1100000000001 2
b1100000000001 >
b1100000000001 '+
1A"
0g1
1B
0Z
0b
0j
0r
0z
0$"
1+0
000
0L"
1W0
1D"
0`0
b10 )
b10 #0
0d0
1<"
011
061
081
0=1
0?1
0D1
0T1
b1000000 !
b1000000 0
b1000000 /1
0Y1
0b1
1s0
1l0
0C
0-+
1D
1K
14+
0\
0c
0I+
0d
0k
0P+
0l
0s
0W+
0t
0{
0^+
0|
0%"
0e+
0&"
0-"
0l+
1'0
1.0
0N"
0U"
01,
0Q0
1V0
0X0
1F"
1M"
1*,
0\0
0c0
0e0
1>"
1E"
1#,
151
021
1<1
091
1C1
0@1
1J1
1Q1
1X1
0U1
1_1
1f1
1'1
1~0
1w0
1p0
0&0
1P0
1[0
b11000000000010 ,
b11000000000010 1
b11000000000010 =
b11000000000010 &+
0(
0x.
1"/
0:/
0B/
0J/
0R/
0Z/
b10 $
b10 o.
0b/
0!1
1x0
b11 %
b11 %0
b11 j0
1q0
1)1
0s.
1{.
05/
0=/
0E/
0M/
0U/
0]/
0{0
0t0
0m0
1*1
0u.
0|.
1}.
1&/
07/
0>/
0?/
0F/
0G/
0N/
0O/
0V/
0W/
0^/
0_/
0f/
0}0
0v0
0o0
1n0
1u0
b101 n.
b0 &
b0 i0
b11 ,1
b11 h0
b11000000000101 "
b11000000000101 #
#50000
1=1
181
1:1
1;1
1c-
1_-
1a-
1q)
1l)
1D1
0K1
1n)
1u)
1?1
0F1
1T(
1A1
1B1
0H1
0I1
1O(
1Q(
1X(
1j-
0q-
1(.
16.
17'
b111000110 '
b111000110 ;
b111000110 U-
0=.
1f-
0m-
1$.
12.
12'
09.
1h-
0o-
1&.
14.
14'
1;'
0;.
1y)
0#*
1;*
1K*
1x%
b111000110 8
b111000110 `)
b111000110 S-
0S*
1t)
0|)
16*
1F*
1s%
0N*
1v)
1})
0~)
0'*
18*
1?*
1H*
1O*
1|-
1|%
1u%
0P*
0W*
1\(
0d(
1|(
1.)
1i,
b1110001100 7
b1110001100 ;(
b1110001100 _)
06)
1W(
0_(
1w(
1))
1e,
01)
1Y(
1`(
0a(
0h(
1y(
1")
1+)
12)
1g,
03)
0:)
1?'
0G'
1_'
1o'
1[$
b11100011000 6
b11100011000 t&
b11100011000 :(
0w'
1:'
0B'
1Z'
1j'
1V$
0r'
1<'
1C'
0D'
0K'
1\'
1c'
1l'
1s'
1X$
1_$
0t'
0{'
1"&
0*&
1B&
1R&
1>#
b111000110000 5
b111000110000 N%
b111000110000 s&
0Z&
1{%
0%&
1=&
1M&
19#
0U&
1%.
1&&
1}%
0,.
0.&
0'&
1A.
1F&
1?&
1O.
1V&
1O&
1t,
1B#
1;#
0V.
0^&
0W&
1p,
0w,
1.-
1<-
1a+
0(,
b1110001100000 9
b1110001100000 P%
b1110001100000 ?,
b1110001100000 R-
0C-
1l,
0s,
1*-
18-
0/+
06+
0=+
0D+
0K+
0R+
0Y+
0`+
1]+
0g+
1d+
0n+
0u+
0|+
0%,
1",
0,,
1),
03,
10,
0:,
1w/
0?-
1n,
0u,
1,-
1:-
1(+
1H0
0A-
1c$
0k$
1%%
15%
b11000110 !
b11000110 0
b11000110 /1
1g1
b111 /
b111 <
b111 m.
b1110001100000 4
b1110001100000 *$
b1110001100000 =,
0=%
1^$
0f$
1~$
10%
1b1
1l.
08%
0/$
1`$
1g$
0h$
0o$
1"%
1)%
12%
19%
1d1
1W1
0:%
0A%
0l"
1F#
0N#
0W0
1f#
1v#
1G0
b11000110 -
b11000110 -1
b110110 .
b110110 .1
b11000000 +
b11000000 i.
010
1*0
b11100011000000 3
b11100011000000 b"
b11100011000000 )$
0~#
0g"
1A#
0I#
0Y0
1a#
1L0
1q#
b11 *
b11 $0
1"0
0;0
1:0
0B0
0y#
0.+
0J,
0p"
0i"
1_+
1{,
1J#
1C#
1f+
0$-
0R#
0K#
0V0
0{+
19-
1j#
1c#
1N0
1+,
1G-
1z#
1s#
1t/
0D0
12,
0N-
0$$
0{#
0G
07+
1!"
1h+
1)"
0o+
1}/
b101 )
b101 #0
1d0
0A"
1&,
0{/
1F0
1K0
1Q"
14,
0y/
0<0
0A0
b111000110000000 2
b111000110000000 >
b111000110000000 '+
1Y"
b111000110000000 :
b111000110000000 d"
b111000110000000 )+
b111000110000000 <,
0;,
0B
02+
1z
0c+
1$"
0j+
1`0
1f0
0<"
0!,
0+0
0z/
1L"
0/,
060
1x/
1T"
06,
0D
0K
04+
1|
1%"
1e+
1&"
1-"
1l+
1\0
1c0
0>"
0E"
0#,
0'0
0.0
0/0
1N"
1U"
11,
030
180
090
1V"
1]"
18,
0[0
1&0
120
b1110001100000000 ,
b1110001100000000 1
b1110001100000000 =
b1110001100000000 &+
0"/
1Z/
b1100000000 $
b1100000000 o.
1b/
0q0
1!1
b1110 %
b1110 %0
b1110 j0
1(1
0{.
1U/
1]/
1+1
0l0
1z0
1#1
0t.
0}.
0&/
1W/
1^/
1_/
1f/
1}0
1v0
0n0
1|0
1%1
b11000000000 n.
b110 &
b110 i0
b1110 ,1
b1110 h0
b1110011000000000 "
b1110011000000000 #
#60000
0=1
b11000000 !
b11000000 0
b11000000 /1
0D1
081
0?1
0:1
0;1
0A1
0B1
b11000000 -
b11000000 -1
b110000 .
b110000 .1
0c-
b111000000 '
b111000000 ;
b111000000 U-
0j-
0_-
0f-
0a-
0h-
0q)
b111000000 8
b111000000 `)
b111000000 S-
0y)
0l)
0t)
0n)
0u)
0v)
0})
0T(
b1110000000 7
b1110000000 ;(
b1110000000 _)
0\(
0O(
0W(
0Q(
0X(
0Y(
0`(
07'
b11100000000 6
b11100000000 t&
b11100000000 :(
0?'
02'
0:'
04'
0;'
0<'
0C'
0x%
b111000000000 5
b111000000000 N%
b111000000000 s&
0"&
0s%
0{%
0|-
0|%
0u%
0%.
0&&
0}%
0i,
b1110000000000 9
b1110000000000 P%
b1110000000000 ?,
b1110000000000 R-
0p,
0e,
0l,
0g,
0n,
0[$
b1110000000000 4
b1110000000000 *$
b1110000000000 =,
0c$
0V$
0^$
0X$
0_$
0`$
0g$
0>#
b11100000000000 3
b11100000000000 b"
b11100000000000 )$
0F#
09#
0A#
0t,
0B#
0;#
0{,
0J#
0C#
0a+
b111000000000000 :
b111000000000000 d"
b111000000000000 )+
b111000000000000 <,
0h+
0]+
0d+
0_+
0f+
0!"
b111000000000000 2
b111000000000000 >
b111000000000000 '+
0)"
0z
0$"
1C
1-+
0|
0%"
0e+
0&"
0-"
0l+
b1110000000000001 ,
b1110000000000001 1
b1110000000000001 =
b1110000000000001 &+
1x.
0Z/
b1 $
b1 o.
0b/
1s.
0U/
0]/
1u.
1|.
0W/
0^/
0_/
0f/
0}0
0v0
b10 n.
b0 &
b0 i0
b1110000000000010 "
b1110000000000010 #
#70000
0=1
1D1
081
1?1
0:1
0;1
1A1
1B1
1K1
1R1
0Y1
1F1
1M1
0T1
0c-
1j-
1H1
1I1
1O1
0V1
0_-
1f-
0a-
1h-
1q-
1x-
0!.
0q)
1y)
1m-
1t-
0{-
0l)
1t)
1o-
1v-
0}-
0n)
0u)
1v)
1})
1#*
1+*
03*
1&.
0-.
04.
0T(
1\(
1|)
1&*
0.*
1;*
0C*
b1011100 8
b1011100 `)
b1011100 S-
0K*
0O(
1W(
1~)
1'*
1(*
1/*
00*
07*
16*
0>*
0F*
1Y-
1T%
0Q(
0X(
1Y(
1`(
1d(
1l(
0t(
18*
1?*
0@*
0G*
0H*
0O*
1F,
07'
1?'
1_(
1g(
0o(
1|(
0&)
b10111000 7
b10111000 ;(
b10111000 _)
0.)
1B,
1z,
02'
1:'
1a(
1h(
1i(
1p(
0q(
0x(
1w(
0!)
0))
1D,
1|,
04'
0;'
1<'
1C'
1G'
1O'
0W'
1y(
1")
0#)
0*)
0+)
02)
13$
1s$
0x%
1"&
1B'
1J'
0R'
1_'
0g'
b101110000 6
b101110000 t&
b101110000 :(
0o'
1.$
1n$
0s%
1{%
0y&
1D'
1K'
1L'
1S'
0T'
0['
1Z'
0b'
0j'
10$
17$
1p$
1w$
0|-
0|%
0u%
1%.
1&&
1}%
0X%
1*&
12&
0:&
1\'
1c'
0d'
0k'
0l'
0s'
1t"
1V#
0i,
1p,
0S%
1%&
1-&
05&
1B&
0J&
b1011100000 5
b1011100000 N%
b1011100000 s&
0R&
1o"
1Q#
0e,
1l,
1s,
0#-
0`-
0\%
0U%
1,.
1.&
1'&
13.
16&
1/&
0:.
0>&
07&
1=&
0E&
0M&
1C,
1h"
1Q,
1x"
1q"
1+-
1Z#
1S#
0D.
0K.
0R.
0M,
1w,
1~,
0'-
1A.
1F&
1?&
0H.
0N&
0G&
0O.
0V&
0O&
10+
1>+
1v+
1(.
0/.
b1011100 '
b1011100 ;
b1011100 U-
06.
0?.
0F.
0M.
0H,
0r,
0y,
0"-
1.-
00-
05-
b10111000001 9
b10111000001 P%
b10111000001 ?,
b10111000001 R-
0<-
1++
19+
1c+
1j+
1q+
1!,
0g,
1n,
1u,
0%-
1,-
0[-
0b-
0i-
0p-
0w-
0~-
0'.
1$.
0..
0+.
05.
02.
0<.
0C.
0J.
0Q.
0X.
0_.
0f.
0E,
0L,
0S,
0Z,
0a,
0h,
0o,
0v,
0},
0&-
0--
1*-
04-
01-
0;-
08-
0B-
0I-
0P-
1/+
16+
1=+
1D+
1K+
1R+
1Y+
1`+
1g+
1n+
1u+
1|+
1%,
1,,
13,
1:,
03-
0:-
0[$
1c$
1k$
0{$
1%%
1T-
1>,
0(+
0-%
1`1
0e0
b10111000001 4
b10111000001 *$
b10111000001 =,
05%
0V$
1^$
1f$
0v$
1~$
b1011100 !
b1011100 0
b1011100 /1
0g1
b110 /
b110 <
b110 m.
0(%
1[1
1_0
0g0
00%
0/$
0X$
0_$
1`$
1g$
1h$
1o$
0x$
0!%
1"%
1)%
0b1
1j.
1k.
0l.
0*%
01%
1]1
1P1
1|/
0Z0
02%
09%
0l"
0>#
1F#
1N#
0^#
1f#
0d1
0W1
0n#
1~/
0O0
b101110000010 3
b101110000010 b"
b101110000010 )$
0v#
0g"
09#
1A#
1I#
0L0
0Y#
1a#
0G0
b1011100 -
b1011100 -1
b11100 .
b11100 .1
b1000000 +
b1000000 i.
110
0*0
0i#
1v/
0E0
0q#
0J,
0p"
0i"
0t,
0B#
0;#
1{,
1J#
1C#
1$-
1R#
1K#
0N0
0w/
02-
0b#
0[#
19-
1j#
1c#
b1 *
b1 $0
0"0
1;0
0@-
0r#
0k#
1s/
0G-
0z#
0s#
07+
0a+
1h+
1o+
0K0
0}+
1&,
0t/
0-,
0u/
0B0
b1011100000101 :
b1011100000101 d"
b1011100000101 )+
b1011100000101 <,
04,
03+
0]+
0d+
0k+
0y+
0",
1y/
0H0
0),
0?0
0D0
00,
15+
1_+
1f+
1m+
1{+
0J0
0$,
160
1F0
0+,
1<0
0A0
02,
1O
1!"
1)"
11"
0}/
0d0
1A"
0!0
b0 )
b0 #0
0W0
0I"
1{/
0z/
0Q"
0x/
b101110000010 2
b101110000010 >
b101110000010 '+
0Y"
1J
1z
1$"
1,"
0`0
0f0
1<"
0T0
0Y0
0D"
1+0
000
0L"
0:0
0T"
1L
1S
1;+
1|
1%"
1e+
1&"
1-"
1l+
1."
15"
1s+
0\0
0c0
1>"
1E"
1#,
1Q0
0V0
0F"
0M"
0*,
1'0
1.0
0N"
0U"
01,
130
180
0V"
0]"
08,
1[0
0P0
0&0
020
b1011100000101 ,
b1011100000101 1
b1011100000101 =
b1011100000101 &+
1*/
1Z/
1b/
b11100000101 $
b11100000101 o.
1j/
1q0
0x0
0!1
b1 %
b1 %0
b1 j0
0(1
1%/
1U/
1]/
1e/
0+1
1l0
0s0
0z0
0#1
1t.
1'/
1./
1W/
1^/
1_/
1f/
1g/
1n/
1&1
1}0
1v0
1n0
0u0
0|0
0%1
b111000001011 n.
b1110 &
b1110 i0
b1 ,1
b1 h0
b1111000001011 "
b1111000001011 #
#80000
0K1
0H1
0I1
0q-
0m-
1/.
0o-
1+.
0#*
1-.
0|)
1C*
0~)
0'*
1>*
1e)
0d(
1@*
1G*
1D(
0_(
1&)
1?(
0a(
0h(
1!)
1A(
1H(
0G'
1#)
1*)
1''
0B'
1g'
061
1D1
1"'
0D'
0K'
1b'
021
1y&
1$'
1+'
0*&
1d'
1k'
06.
031
041
1A1
1B1
0O1
1X%
1h%
0%&
1J&
02.
0Y-
0T%
1S%
1c%
0,.
0.&
0'&
1E&
04.
0\-
1j-
0x-
0F,
1`-
1\%
1U%
1n-
1l%
1e%
0w,
1H.
1N&
1G&
0K*
b10000100 '
b10000100 ;
b10000100 U-
0(.
0X-
1f-
0t-
0B,
1M,
1[,
0s,
15-
0F*
0$.
0Z-
1h-
0v-
0D,
1I,
1W,
0u,
11-
0H*
0O*
0&.
0i)
1y)
0+*
03$
1K,
1Y,
0k$
13-
0.)
b10000100 8
b10000100 `)
b10000100 S-
0;*
0d)
1t)
0&*
0.$
1;$
1K$
0f$
1-%
0))
06*
0f)
0m)
1v)
1})
0(*
0/*
00$
07$
16$
1F$
0h$
0o$
1(%
0+)
02)
08*
0?*
0L(
1\(
0l(
1/$
0t"
18$
1?$
1H$
1O$
0N#
1*%
11%
0o'
b100001001 7
b100001001 ;(
b100001001 _)
0|(
0G(
1W(
0g(
1l"
0o"
1|"
1.#
0I#
1n#
0j'
0w(
0@(
0I(
0P(
1Y(
1`(
0i(
0p(
1g"
0Q,
0x"
0q"
1w"
1)#
0$-
0R#
0K#
1i#
0l'
0s'
0y(
0")
0}&
0/'
1?'
0O'
1J,
1p"
1i"
0>+
1X,
1"#
1y"
1f,
12#
1+#
0o+
1@-
1r#
1k#
0R&
b1000010010 6
b1000010010 t&
b1000010010 :(
0_'
0x&
0*'
1:'
0J'
17+
09+
1E+
1S+
0j+
1-,
0M&
0Z'
0z&
0#'
0,'
03'
1<'
1C'
0L'
0S'
0/+
06+
13+
0=+
0D+
1A+
0K+
0R+
1O+
0Y+
0`+
0g+
1d+
0n+
0u+
0|+
0%,
0,,
1),
03,
0:,
0O.
0V&
0O&
0\'
0c'
0`%
0p%
1"&
02&
1(+
1H0
0<-
0R1
b10000100101 5
b10000100101 N%
b10000100101 s&
0B&
0[%
0k%
1{%
0-&
1Y1
b111 /
b111 <
b111 m.
08-
0_0
1g0
0L0
0=&
0g-
0d%
0]%
0u-
0t%
0m%
1%.
1&&
1}%
03.
06&
0/&
1U1
1l.
0N0
0:-
0]1
0P1
0|/
1Z0
0M0
0A.
0F&
0?&
0T,
0b,
1p,
0~,
1J0
0K0
1d1
1W1
05%
0~/
1O0
b100001001010 9
b100001001010 P%
b100001001010 ?,
b100001001010 R-
0.-
0P,
0^,
1l,
0z,
1G0
b10000100 -
b10000100 -1
b100100 .
b100100 .1
b10000000 +
b10000000 i.
010
1*0
00%
0v/
1E0
0*-
0R,
0`,
1n,
0|,
b10 *
b10 $0
1"0
0;0
02%
09%
0B0
0s/
0,-
0C$
0S$
1c$
0s$
1t/
0v#
0D0
1u/
b100001001010 4
b100001001010 *$
b100001001010 =,
0%%
0>$
0N$
1^$
0n$
0y/
0q#
1A0
1?0
0~$
0@$
0G$
0P$
0W$
1`$
1g$
0p$
0w$
060
080
1+,
0G-
0z#
0s#
1w/
0"%
0)%
0&#
06#
1F#
0V#
0{/
1F0
1Q"
04,
0W0
1I0
b1000010010101 3
b1000010010101 b"
b1000010010101 )$
0f#
0!#
01#
1A#
0Q#
0+0
0z/
1L"
0/,
0Y0
1!0
0a#
0C,
0h"
1C+
0_,
0*#
0##
1Q+
0m,
0:#
03#
0_+
1{,
1J#
1C#
0m+
0+-
0Z#
0S#
0'0
0.0
0/0
1N"
1U"
11,
1V0
1T0
0{+
09-
0j#
0c#
00+
1_
0L+
1o
0Z+
0!"
1h+
01"
0v+
b100100 !
b100100 0
b100100 /1
0`1
1&0
1}/
b0 )
b0 #0
0d0
b10000100101010 2
b10000100101010 >
b10000100101010 '+
0A"
b10000100101010 :
b10000100101010 d"
b10000100101010 )+
b10000100101010 <,
0&,
0++
1Z
0G+
1j
0U+
0z
0c+
0,"
0q+
0?1
0F1
0M1
0[1
1!1
1`0
0f0
0<"
0!,
0C
0-+
1\
1c
1I+
1l
1s
1W+
0|
0%"
0e+
0."
05"
0s+
051
0<1
0C1
1@1
0J1
0G1
0Q1
0N1
0X1
0_1
0f1
0'1
1{0
0~0
0w0
0p0
1\0
1c0
0>"
0E"
0#,
1(
0[0
b100001001010100 ,
b100001001010100 1
b100001001010100 =
b100001001010100 &+
0x.
1:/
1J/
0Z/
b1001010100 $
b1001010100 o.
0j/
0)1
b100 %
b100 %0
b100 j0
0q0
0s.
15/
1E/
0U/
0e/
0*1
0l0
0u.
0|.
17/
1>/
1G/
1N/
0W/
0^/
0g/
0n/
0&1
0v0
0n0
b10010101001 n.
b100 &
b100 i0
b0 ,1
b0 h0
b10010101001 "
b10010101001 #
#90000
1$.
1&.
1;*
161
16*
121
18*
1?*
131
141
0V1
1|(
1w(
1\-
0!.
1y(
1")
1X-
0{-
1_'
1Z-
0}-
1_-
1Z'
1i)
03*
1a-
1\'
1c'
1d)
0.*
1q)
0h-
0-.
1B&
1f)
1m)
00*
07*
1l)
0y)
b1000011 8
b1000011 `)
b1000011 S-
0C*
1=&
1L(
0t(
1n)
1u)
0t)
0>*
1A.
1F&
1?&
1G(
0o(
0e)
1T(
0v)
0})
0@*
0G*
1.-
1I(
1P(
0q(
0x(
0D(
1O(
0\(
b10000110 7
b10000110 ;(
b10000110 _)
0&)
1B,
1e,
1*-
1/'
0W'
0?(
1Q(
1X(
0W(
0!)
1D,
1g,
1,-
1*'
0R'
0A(
0H(
17'
0Y(
0`(
0#)
0*)
13$
0Y,
1[$
1%%
1,'
13'
0T'
0['
0''
12'
0?'
b100001100 6
b100001100 t&
b100001100 :(
0g'
1.$
0K$
1V$
1~$
1p%
0:&
1=1
0K1
0"'
14'
1;'
0:'
0b'
10$
17$
0F$
1X$
1_$
1"%
1)%
1k%
05&
191
0D1
0G1
0y&
0$'
0+'
1x%
0<'
0C'
0d'
0k'
1/$
1t"
0H$
0O$
1>#
1f#
1u-
1t%
1m%
0:.
0>&
07&
1:1
1;1
0@1
0H1
0I1
0X%
0h%
1s%
0"&
b1000011000 5
b1000011000 N%
b1000011000 s&
0J&
1l"
1o"
0.#
19#
1a#
1b,
0'-
0A1
0B1
1Y-
1T%
0S%
0c%
1|-
1|%
1u%
0{%
0E&
1g"
1Q,
1x"
1q"
0)#
1t,
1B#
1;#
19-
1j#
1c#
1^,
0#-
1c-
0q-
1(.
0K.
1F,
0`-
0\%
0U%
0n-
0l%
0e%
1i,
0%.
0&&
0}%
0H.
0N&
0G&
1J,
1p"
1i"
1>+
0f,
02#
0+#
1a+
1&,
0^-
0j-
0l-
0#.
b1000011 '
b1000011 ;
b1000011 U-
0/.
0F.
0A,
0H,
0M,
0[,
0d,
0k,
0p,
00-
b10000110001 9
b10000110001 P%
b10000110001 ?,
b10000110001 R-
05-
12+
17+
19+
0S+
1U+
1\+
1!,
1R1
0K,
1`,
0n,
0[-
0b-
0i-
0f-
0p-
0w-
0~-
0'.
0..
0+.
05.
0<.
0C.
0J.
0Q.
0X.
0_.
0f.
0E,
0L,
0I,
0S,
0Z,
0W,
0a,
0h,
0o,
0l,
0v,
0},
0&-
0--
04-
01-
0;-
0B-
0I-
0P-
1/+
16+
03+
1=+
1D+
1K+
1R+
0O+
1Y+
1`+
1g+
1n+
1u+
1|+
1%,
1,,
13,
1:,
1N1
1_0
0g0
03-
0%-
0;$
1S$
0c$
1T-
1>,
0(+
1]1
1P1
1|/
0Z0
0-%
b10000110001 4
b10000110001 *$
b10000110001 =,
0{$
06$
1N$
0^$
b10011 !
b10011 0
b10011 /1
0Y1
b110 /
b110 <
b110 m.
1~/
0O0
0(%
0v$
08$
0?$
1P$
1W$
0`$
0g$
0U1
1j.
1k.
0l.
1v/
0E0
0*%
01%
0x$
0!%
0|"
16#
0F#
0d1
0W1
0A0
1s/
0n#
b100001100011 3
b100001100011 b"
b100001100011 )$
0^#
0w"
11#
0A#
0G0
b1000011 -
b1000011 -1
b10011 .
b10011 .1
b1000000 +
b1000000 i.
110
0*0
0B0
0u/
0i#
0Y#
0C,
0h"
0X,
0"#
0y"
1m,
1:#
13#
0{,
0J#
0C#
b1 *
b1 $0
0"0
1;0
1<0
0C0
0?0
0@-
0r#
0k#
02-
0b#
0[#
00+
0E+
1Z+
0h+
0t/
0x/
0w/
0-,
0J0
b1000011000110 :
b1000011000110 d"
b1000011000110 )+
b1000011000110 <,
0}+
0,+
0A+
0V+
0d+
1y/
0:0
0H0
0I0
0L0
0),
0!0
0y+
1.+
0C+
1X+
0f+
160
180
1F0
0K0
0M0
0+,
0V0
0T0
1{+
1G
0_
1w
0)"
1{/
0z/
0Q"
0}/
b100001100011 2
b100001100011 >
b100001100011 '+
1A"
1B
0Z
1r
0$"
1+0
000
0L"
0`0
b0 )
b0 #0
0d0
1<"
1D
1K
14+
0\
0c
0I+
1t
1{
1^+
0&"
0-"
0l+
1'0
1.0
0N"
0U"
01,
0\0
0c0
0e0
1>"
1E"
1#,
0&0
1[0
b1000011000110 ,
b1000011000110 1
b1000011000110 =
b1000011000110 &+
1"/
0:/
1R/
b11000110 $
b11000110 o.
0b/
0!1
b1 %
b1 %0
b1 j0
1q0
1{.
05/
1M/
0]/
0{0
1m0
1}.
1&/
07/
0>/
1O/
1V/
0_/
0f/
0}0
1o0
b110001101 n.
b1 &
b1 i0
b110001101 "
b110001101 #
#100000
