#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 14 12:59:20 2023
# Process ID: 28424
# Current directory: C:/Users/otienom/Documents/ece212_alex_maurice/lab8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20712 C:\Users\otienom\Documents\ece212_alex_maurice\lab8\Mips_32_bit_sing_cycle_processor.xpr
# Log file: C:/Users/otienom/Documents/ece212_alex_maurice/lab8/vivado.log
# Journal file: C:/Users/otienom/Documents/ece212_alex_maurice/lab8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/processor_designs/Mips_32_bit_sing_cycle_processor' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.gen/sources_1', nor could it be found using path 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/processor_designs/Mips_32_bit_sing_cycle_processor/Mips_32_bit_sing_cycle_processor.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 14 12:59:52 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation succeeded
$stop called at time : 170 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1088.734 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/DUV/mips/U_C/U_MD/opcode}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/DUV/mips/U_C/U_AD/funct}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/DUV/mips/U_DP/U_PCREG}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/DUV/mips/U_DP/U_PCREG}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/DUV/mips/U_DP/pc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/DUV/mips/U_DP/instr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/DUV/mips/U_DP/regwrite}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/DUV/mips/U_DP/result}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Simulation succeeded
$stop called at time : 170 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 44
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1212.949 ; gain = 0.000
set_property top maindec [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: maindec
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1763.969 ; gain = 250.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1815.965 ; gain = 302.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1815.965 ; gain = 302.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1815.965 ; gain = 302.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1888.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.465 ; gain = 483.293
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1996.465 ; gain = 739.469
set_property top controller [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2059.785 ; gain = 60.535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
WARNING: [Synth 8-7071] port 'branchne' of module 'maindec' is unconnected for instance 'U_MD' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:31]
WARNING: [Synth 8-7023] instance 'U_MD' of module 'maindec' has 10 connections declared, but only 9 given [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:31]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2072.793 ; gain = 73.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.676 ; gain = 97.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2096.676 ; gain = 97.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2112.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2132.875 ; gain = 133.625
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2229.984 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
ERROR: [Synth 8-344] instance 'U_MD' has duplicate port connection for port 'branch' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:31]
WARNING: [Synth 8-7071] port 'branchne' of module 'maindec' is unconnected for instance 'U_MD' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:31]
WARNING: [Synth 8-7023] instance 'U_MD' of module 'maindec' has 10 connections declared, but only 9 given [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:31]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
ERROR: [Synth 8-6156] failed synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
ERROR: [Synth 8-6156] failed synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2229.984 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.918 ; gain = 17.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2247.918 ; gain = 17.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2253.797 ; gain = 23.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2253.797 ; gain = 23.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2271.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2271.238 ; gain = 41.254
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2271.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.711 ; gain = 0.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.711 ; gain = 0.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2289.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2289.543 ; gain = 18.305
close [ open C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/mux3.sv w ]
add_files C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/mux3.sv
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.422 ; gain = 6.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.422 ; gain = 6.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2305.016 ; gain = 15.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2305.016 ; gain = 15.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2322.426 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2322.426 ; gain = 32.883
close [ open C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv w ]
add_files C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv
WARNING: [filemgmt 56-12] File 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv' cannot be added to the project because it already exists in the project, skipping this file
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2389.184 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.184 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2389.184 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2448.105 ; gain = 58.922
close [ open C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv w ]
add_files C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2468.203 ; gain = 16.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2468.203 ; gain = 16.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.680 ; gain = 21.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.680 ; gain = 21.305
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2603.422 ; gain = 152.047
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2623.586 ; gain = 16.734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.586 ; gain = 16.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.586 ; gain = 16.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.586 ; gain = 16.734
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2644.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2644.020 ; gain = 37.168
set_property top mips [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'alusrc' does not match port width (2) of module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'signextzero' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'signextzero' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:23]
ERROR: [Synth 8-448] named port connection 'a' does not exist for instance 'U_SZE' of module 'signextzero' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:78]
ERROR: [Synth 8-448] named port connection 'y' does not exist for instance 'U_SZE' of module 'signextzero' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:78]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
ERROR: [Synth 8-6156] failed synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'alusrc' does not match port width (2) of module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'signextzero' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'signextzero' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:23]
ERROR: [Synth 8-448] named port connection 'a' does not exist for instance 'U_SZE' of module 'signextzero' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:78]
ERROR: [Synth 8-448] named port connection 'y' does not exist for instance 'U_SZE' of module 'signextzero' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:78]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
ERROR: [Synth 8-6156] failed synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module signext [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'alusrc' does not match port width (2) of module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
ERROR: [Synth 8-439] module 'signextzero' not found [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:78]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
ERROR: [Synth 8-6156] failed synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'alusrc' does not match port width (2) of module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'signextzero' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signextzero' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'mips' (14#1) [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2644.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2644.020 ; gain = 0.000
save_wave_config {C:/Users/otienom/Documents/ece212_alex_maurice/lab8/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab8/testbench_behav.wcfg
set_property xsim.view C:/Users/otienom/Documents/ece212_alex_maurice/lab8/testbench_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/otienom/Documents/ece212_alex_maurice/lab8/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/otienom/Documents/ece212_alex_maurice/lab8/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation failed - expected to write m[84]=7, actual value          0
$stop called at time : 90 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/test2_annotated_blank.dat
add_files -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/imem.sv
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'alusrc' does not match port width (2) of module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'signextzero' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signextzero' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'mips' (14#1) [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
	Parameter SIZE bound to: 32 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'test2_annotated_blank.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:34]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'imem' (15#1) [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmem' (16#1) [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2644.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2644.020 ; gain = 0.000
add_files -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/test2_annotated_blank.dat
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'alusrc' does not match port width (2) of module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'signextzero' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signextzero' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'mips' (14#1) [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'test2_annotated_blank.dat' is read successfully [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'imem' (15#1) [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmem' (16#1) [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2644.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2644.020 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/zero}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/srcb}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/signimmzero}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/pcsrc}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_C/U_MD/branchne}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_C/U_MD/branch}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2644.020 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/rd}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/immed}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/aluout}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/srca}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_C/branchnenotzero}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_C/branchzero}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/U_ALU/y}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/otienom/Documents/mips_L_single/sv/memfile.dat]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:81]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/alusrc}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:41]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2644.020 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
WARNING: [VRFC 10-3248] data object 'alusrc' is already declared [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:37]
WARNING: [VRFC 10-3703] second declaration of 'alusrc' ignored [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:37]
WARNING: [VRFC 10-3029] 'alusrc' was previously declared without a range [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'alusrc' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.020 ; gain = 0.000
refresh_design
WARNING: [Synth 8-1083] alusrc was previously declared without a range [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:37]
CRITICAL WARNING: [Synth 8-976] alusrc has already been declared [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:37]
CRITICAL WARNING: [Synth 8-2654] second declaration of alusrc ignored [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:37]
INFO: [Synth 8-994] alusrc is declared here [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:36]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
WARNING: [Synth 8-689] width (1) of port connection 'alusrc' does not match port width (2) of module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:42]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'signextzero' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signextzero' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'mips' (14#1) [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'test2_annotated_blank.dat' is read successfully [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'imem' (15#1) [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmem' (16#1) [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2644.020 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2644.020 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.402 ; gain = 10.383
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2673.426 ; gain = 1.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'signextzero' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signextzero' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'mips' (14#1) [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'test2_annotated_blank.dat' is read successfully [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'imem' (15#1) [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmem' (16#1) [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.426 ; gain = 1.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2676.395 ; gain = 4.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2676.395 ; gain = 4.188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2696.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2696.809 ; gain = 24.602
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2696.809 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/jump}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3688.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$stop called at time : 210 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 59
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3688.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Simulation failed - expected to write m[84]=7, actual value          1
$stop called at time : 110 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 48
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3688.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Simulation failed - expected to write m[84]=7, actual value 4294934274
$stop called at time : 120 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 48
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3697.758 ; gain = 0.000
save_wave_config {C:/Users/otienom/Documents/ece212_alex_maurice/lab8/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3697.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv:12]
WARNING: [Synth 8-6104] Input port 'funct' has an internal driver [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/mips_L_single/sv/controller.sv:16]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [C:/Users/otienom/Documents/mips_L_single/sv/adder.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (6#1) [C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv:8]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [C:/Users/otienom/Documents/mips_L_single/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'signextzero' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signextzero' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv:30]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/mips_L_single/sv/alu.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'mips' (14#1) [C:/Users/otienom/Documents/mips_L_single/sv/mips.sv:12]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'test2_annotated_blank.dat' is read successfully [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'imem' (15#1) [C:/Users/otienom/Documents/mips_L_single/sv/imem.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dmem' (16#1) [C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/otienom/Documents/mips_L_single/sv/top.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3697.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3697.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3697.758 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3697.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3697.758 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextzero
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 14. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/top.sv" Line 11. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/sl2.sv" Line 9. Module sl2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/regfile.sv" Line 8. Module regfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/mips_L_single/sv/signext.sv" Line 10. Module signext has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv" Line 10. Module signextzero has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/sv/mux3.sv" Line 30. Module mux3(WIDTH=32) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.signextzero
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/otienom/Documents/ece212_alex_maurice/lab8/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/otienom/Documents/ece212_alex_maurice/lab8/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Simulation failed - expected to write m[84]=7, actual value 4294934274
$stop called at time : 120 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3697.758 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/writedata}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/U_RF}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2.data'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim/test2_annotated_blank.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.sim/sim_1/behav/xsim'
"xelab -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c9fd3c1094204949b8b84ac1337b026c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/otienom/Documents/ece212_alex_maurice/lab8/Mips_32_bit_sing_cycle_processor.srcs/sources_1/new/signextzero.sv:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Simulation failed - expected to write m[84]=7, actual value 4294934274
$stop called at time : 120 ns : File "C:/Users/otienom/Documents/mips_L_single/sv/testbench.sv" Line 48
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3697.758 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/mips/U_DP/aluout}} 
relaunch_sim
