// Seed: 2351482463
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
  tri  id_15 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1,
    input  wand id_2,
    input  wand id_3
);
  uwire id_5;
  assign {id_5, id_5} = 1;
  wire id_6;
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
