
*** Running vivado
    with args -log controller_clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source controller_clock.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source controller_clock.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 293.895 ; gain = 84.406
INFO: [Synth 8-638] synthesizing module 'controller_clock' [c:/Users/Andrea Diecidue/Desktop/polito/Computer Architecture/Projects/controller_project/controller_project.srcs/sources_1/ip/controller_clock/controller_clock.v:70]
INFO: [Synth 8-638] synthesizing module 'controller_clock_clk_wiz' [c:/Users/Andrea Diecidue/Desktop/polito/Computer Architecture/Projects/controller_project/controller_project.srcs/sources_1/ip/controller_clock/controller_clock_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/.Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/.Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/.Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/.Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/.Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/.Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'controller_clock_clk_wiz' (4#1) [c:/Users/Andrea Diecidue/Desktop/polito/Computer Architecture/Projects/controller_project/controller_project.srcs/sources_1/ip/controller_clock/controller_clock_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'controller_clock' (5#1) [c:/Users/Andrea Diecidue/Desktop/polito/Computer Architecture/Projects/controller_project/controller_project.srcs/sources_1/ip/controller_clock/controller_clock.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 331.223 ; gain = 121.734
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 331.223 ; gain = 121.734
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 553.781 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 553.781 ; gain = 344.293
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:01:09 . Memory (MB): peak = 553.781 ; gain = 344.293
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 553.781 ; gain = 344.293
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 553.781 ; gain = 344.293
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 553.781 ; gain = 344.293
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 569.320 ; gain = 359.832
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 569.320 ; gain = 359.832
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:46 . Memory (MB): peak = 579.004 ; gain = 369.516
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 579.004 ; gain = 369.516
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 579.004 ; gain = 369.516
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 579.004 ; gain = 369.516
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 579.004 ; gain = 369.516
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 579.004 ; gain = 369.516
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 579.004 ; gain = 369.516

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 579.004 ; gain = 369.516
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 960.168 ; gain = 354.137
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:46 . Memory (MB): peak = 960.168 ; gain = 744.555
