41c41
< MANUFACTURINGGRID 0.0005 ;
---
> MANUFACTURINGGRID 0.001 ;
42a43
> # Export LEF: 6 routing layers requested in librarytemplate, but only 3 metal layer(s) available.
65c66
<   PITCH 0.14 ;
---
>   PITCH 0.19 ;
91,126d91
< LAYER V3
<   TYPE CUT ;
<   SPACING 0.075 ;
<   WIDTH 0.065 ;
< END V3
< 
< LAYER M4
<   TYPE ROUTING ;
<   WIDTH 0.07 ;
<   SPACING 0.07 ;
<   PITCH 0.14 ;
<   DIRECTION VERTICAL ;
<   RESISTANCE RPERSQ 0.25 ;
<   THICKNESS 0.14 ;
<   CAPACITANCE CPERSQDIST 0.001 ;
<   EDGECAPACITANCE 5.00e-04 ;
< END M4
< 
< LAYER V4
<   TYPE CUT ;
<   SPACING 0.075 ;
<   WIDTH 0.065 ;
< END V4
< 
< LAYER M5
<   TYPE ROUTING ;
<   WIDTH 0.07 ;
<   SPACING 0.07 ;
<   PITCH 0.14 ;
<   DIRECTION HORIZONTAL ;
<   RESISTANCE RPERSQ 0.25 ;
<   THICKNESS 0.14 ;
<   CAPACITANCE CPERSQDIST 0.001 ;
<   EDGECAPACITANCE 5.00e-04 ;
< END M5
< 
133,134d97
<   LAYER M1 ;
<     RECT -0.065 -0.035 0.065 0.035 ;
136,142c99
<     RECT -0.035 -0.035 0.035 0.035 ;
<   LAYER M2 ;
<     RECT -0.065 -0.035 0.065 0.035 ;
< END Via1
< 
< VIA Via1_cross DEFAULT
<   RESISTANCE 1 ;
---
>     RECT -0.03 -0.03 0.035 0.035 ;
144,146c101
<     RECT -0.035 -0.065 0.035 0.065 ;
<   LAYER V1 ;
<     RECT -0.035 -0.035 0.035 0.035 ;
---
>     RECT -0.065 -0.065 0.07 0.07 ;
148,149c103,104
<     RECT -0.035 -0.065 0.035 0.065 ;
< END Via1_cross
---
>     RECT -0.065 -0.065 0.07 0.07 ;
> END Via1
153,154d107
<   LAYER M2 ;
<     RECT -0.065 -0.035 0.065 0.035 ;
156,162c109
<     RECT -0.035 -0.035 0.035 0.035 ;
<   LAYER M3 ;
<     RECT -0.065 -0.035 0.065 0.035 ;
< END Via2
< 
< VIA Via2_cross DEFAULT
<   RESISTANCE 1 ;
---
>     RECT -0.03 -0.03 0.035 0.035 ;
164,182c111
<     RECT -0.035 -0.065 0.035 0.065 ;
<   LAYER V2 ;
<     RECT -0.035 -0.035 0.035 0.035 ;
<   LAYER M3 ;
<     RECT -0.035 -0.065 0.035 0.065 ;
< END Via2_cross
< 
< VIA Via3 DEFAULT
<   RESISTANCE 1 ;
<   LAYER M3 ;
<     RECT -0.065 -0.035 0.065 0.035 ;
<   LAYER V3 ;
<     RECT -0.035 -0.035 0.035 0.035 ;
<   LAYER M4 ;
<     RECT -0.065 -0.035 0.065 0.035 ;
< END Via3
< 
< VIA Via3_cross DEFAULT
<   RESISTANCE 1 ;
---
>     RECT -0.065 -0.065 0.07 0.07 ;
184,209c113,114
<     RECT -0.035 -0.065 0.035 0.065 ;
<   LAYER V3 ;
<     RECT -0.035 -0.035 0.035 0.035 ;
<   LAYER M4 ;
<     RECT -0.035 -0.065 0.035 0.065 ;
< END Via3_cross
< 
< VIA Via4 DEFAULT
<   RESISTANCE 1 ;
<   LAYER M4 ;
<     RECT -0.065 -0.035 0.065 0.035 ;
<   LAYER V4 ;
<     RECT -0.035 -0.035 0.035 0.035 ;
<   LAYER M5 ;
<     RECT -0.065 -0.035 0.065 0.035 ;
< END Via4
< 
< VIA Via4_cross DEFAULT
<   RESISTANCE 1 ;
<   LAYER M4 ;
<     RECT -0.035 -0.065 0.035 0.065 ;
<   LAYER V4 ;
<     RECT -0.035 -0.035 0.035 0.035 ;
<   LAYER M5 ;
<     RECT -0.035 -0.065 0.035 0.065 ;
< END Via4_cross
---
>     RECT -0.065 -0.065 0.07 0.07 ;
> END Via2
231,250d135
< VIARULE Via3Array GENERATE
<   LAYER M3 ;
<     ENCLOSURE 0.035 0.035 ;
<   LAYER M4 ;
<     ENCLOSURE 0.035 0.035 ;
<   LAYER V3 ;
<     RECT -0.03 -0.03 0.035 0.035 ;
<     SPACING 0.14 BY 0.14 ;
< END Via3Array
< 
< VIARULE Via4Array GENERATE
<   LAYER M4 ;
<     ENCLOSURE 0.035 0.035 ;
<   LAYER M5 ;
<     ENCLOSURE 0.035 0.035 ;
<   LAYER V4 ;
<     RECT -0.03 -0.03 0.035 0.035 ;
<     SPACING 0.14 BY 0.14 ;
< END Via4Array
< 
272,284c157,164
< VIARULE TURNM4 GENERATE
<   LAYER M4 ;
<     DIRECTION vertical ;
<   LAYER M4 ;
<     DIRECTION horizontal ;
< END TURNM4
< 
< VIARULE TURNM5 GENERATE
<   LAYER M5 ;
<     DIRECTION vertical ;
<   LAYER M5 ;
<     DIRECTION horizontal ;
< END TURNM5
---
> SPACING
>   SAMENET M1 M1 0.065 ;
>   SAMENET M2 M2 0.07 ;
>   SAMENET M3 M3 0.07 ;
>   SAMENET V1 V1 0.075 ;
>   SAMENET V2 V2 0.075 ;
>   SAMENET V1 V2 0.0 STACK ;
> END SPACING
3126,3173d3005
< MACRO INV_X1_TRI
<   CLASS core ;
<   FOREIGN INV_X1_TRI 0.0 0.0 ;
<   ORIGIN 0 0 ;
<   SYMMETRY X Y ;
<   SITE Free_OMC_Si2_PDK45nm ;
<   SIZE 0.57 BY 1.4 ;
<   PIN VDD
<     DIRECTION INOUT ;
<     USE power ;
<     SHAPE ABUTMENT ;
<     PORT
<       LAYER M1 ;
<         POLYGON 0 1.315 0.05 1.315 0.05 1.015 0.115 1.015 0.115 1.315 0.425 1.315 0.425 1.015 0.49 1.015 0.49 1.315 0.57 1.315 0.57 1.485 0 1.485  ;
<     END
<   END VDD
<   PIN A
<     DIRECTION INPUT ;
<     PORT
<       LAYER M1 ;
<         POLYGON 0.18 0.685 0.28 0.685 0.28 0.82 0.18 0.82  ;
<     END
<   END A
<   PIN VSS
<     DIRECTION INOUT ;
<     USE ground ;
<     SHAPE ABUTMENT ;
<     PORT
<       LAYER M1 ;
<         POLYGON 0 -0.085 0.57 -0.085 0.57 0.085 0.49 0.085 0.49 0.51 0.425 0.51 0.425 0.085 0 0.085  ;
<     END
<   END VSS
<   PIN OE 
<     DIRECTION INPUT ;
<     PORT
<       LAYER M1 ;
<         POLYGON 0.345 0.58 0.445 0.58 0.445 0.715 0.345 0.715  ;
<     END
<   END OE
<   PIN ZN
<     DIRECTION OUTPUT ;
<     PORT
<       LAYER M1 ;
<         POLYGON 0.05 0.28 0.115 0.28 0.115 0.885 0.3 0.885 0.3 1 0.335 1 0.335 1.1 0.3 1.1 0.3 1.235 0.235 1.235 0.235 1.1 0.235 1 0.235 0.95 0.05 0.95  ;
<     END
<   END ZN
< END INV_X1_TRI
< 
