Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 21 16:55:56 2020
| Host         : DESKTOP-RNNIHH5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.237     -295.853                     43                 1102        0.140        0.000                      0                 1102        3.000        0.000                       0                   476  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0     {0.000 25.000}     50.000          20.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          -8.237      -55.997                      7                  846        0.146        0.000                      0                  846        7.192        0.000                       0                   342  
  clkfbout_clk_wiz_0                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                    3.239        0.000                      0                  244        0.140        0.000                      0                  244        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -8.062     -287.630                     43                   43        0.429        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -8.237ns,  Total Violation      -55.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.237ns  (required time - arrival time)
  Source:                 t1/count_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.435ns  (logic 10.984ns (46.870%)  route 12.451ns (53.130%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 16.888 - 15.385 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.711     1.713    t1/clk_out1
    SLICE_X3Y103         FDRE                                         r  t1/count_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  t1/count_out_reg[4]/Q
                         net (fo=11, routed)          0.742     2.911    t1/count_out_reg_n_0_[4]
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  t1/seg_out[6]_i_30/O
                         net (fo=1, routed)           0.000     3.035    t1/seg_out[6]_i_30_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.585 r  t1/seg_out_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.585    t1/seg_out_reg[6]_i_11_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.807 f  t1/seg_out_reg[6]_i_9/O[0]
                         net (fo=36, routed)          0.891     4.698    t1/seg_out_reg[6]_i_9_n_7
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.299     4.997 r  t1/seg_out[6]_i_142/O
                         net (fo=1, routed)           0.000     4.997    t1/seg_out[6]_i_142_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.547 r  t1/seg_out_reg[6]_i_93/CO[3]
                         net (fo=1, routed)           0.000     5.547    t1/seg_out_reg[6]_i_93_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  t1/seg_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.661    t1/seg_out_reg[6]_i_49_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.883 r  t1/seg_out_reg[6]_i_32/O[0]
                         net (fo=3, routed)           0.822     6.705    t1/seg_out_reg[6]_i_32_n_7
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.299     7.004 r  t1/seg_out[6]_i_25/O
                         net (fo=1, routed)           0.000     7.004    t1/seg_out[6]_i_25_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.496 r  t1/seg_out_reg[6]_i_10/CO[1]
                         net (fo=36, routed)          0.504     8.000    t1/seg_out_reg[6]_i_10_n_2
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.332     8.332 r  t1/seg_out[6]_i_15/O
                         net (fo=17, routed)          0.958     9.290    t1/minutes[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     9.414 r  t1/seg_out[6]_i_419/O
                         net (fo=1, routed)           0.000     9.414    t1/seg_out[6]_i_419_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.790 r  t1/seg_out_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000     9.790    t1/seg_out_reg[6]_i_293_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  t1/seg_out_reg[6]_i_294/CO[3]
                         net (fo=1, routed)           0.000     9.907    t1/seg_out_reg[6]_i_294_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  t1/seg_out_reg[6]_i_295/CO[3]
                         net (fo=1, routed)           0.000    10.024    t1/seg_out_reg[6]_i_295_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.339 r  t1/seg_out_reg[6]_i_212/O[3]
                         net (fo=39, routed)          0.909    11.248    t1/ones30_out[20]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.307    11.555 r  t1/seg_out[6]_i_439/O
                         net (fo=3, routed)           0.958    12.513    t1/seg_out[6]_i_439_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.909 r  t1/seg_out_reg[6]_i_298/CO[3]
                         net (fo=1, routed)           0.000    12.909    t1/seg_out_reg[6]_i_298_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  t1/seg_out_reg[6]_i_292/CO[3]
                         net (fo=1, routed)           0.000    13.026    t1/seg_out_reg[6]_i_292_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.341 r  t1/seg_out_reg[6]_i_289/O[3]
                         net (fo=3, routed)           0.903    14.244    t1/seg_out_reg[6]_i_289_n_4
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.307    14.551 r  t1/seg_out[6]_i_239/O
                         net (fo=1, routed)           0.568    15.119    t1/seg_out[6]_i_239_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.645 r  t1/seg_out_reg[6]_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.645    t1/seg_out_reg[6]_i_137_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  t1/seg_out_reg[6]_i_636/O[3]
                         net (fo=3, routed)           0.509    16.468    t1/seg_out_reg[6]_i_636_n_4
    SLICE_X8Y114         LUT3 (Prop_lut3_I0_O)        0.306    16.774 r  t1/seg_out[6]_i_557/O
                         net (fo=1, routed)           0.719    17.492    t1/seg_out[6]_i_557_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.042 r  t1/seg_out_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    18.042    t1/seg_out_reg[6]_i_457_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.281 r  t1/seg_out_reg[6]_i_313/O[2]
                         net (fo=3, routed)           0.582    18.863    t1/seg_out_reg[6]_i_313_n_5
    SLICE_X14Y114        LUT2 (Prop_lut2_I0_O)        0.301    19.164 r  t1/seg_out[6]_i_317/O
                         net (fo=1, routed)           0.000    19.164    t1/seg_out[6]_i_317_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.677 r  t1/seg_out_reg[6]_i_217/CO[3]
                         net (fo=1, routed)           0.000    19.677    t1/seg_out_reg[6]_i_217_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.992 r  t1/seg_out_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.833    20.825    t1/seg_out_reg[6]_i_128_n_4
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.307    21.132 r  t1/seg_out[6]_i_121/O
                         net (fo=1, routed)           0.000    21.132    t1/seg_out[6]_i_121_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.682 r  t1/seg_out_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.682    t1/seg_out_reg[6]_i_64_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.910 r  t1/seg_out_reg[6]_i_35/CO[2]
                         net (fo=4, routed)           0.429    22.340    t1/seg_out_reg[6]_i_35_n_1
    SLICE_X13Y117        LUT5 (Prop_lut5_I1_O)        0.313    22.653 f  t1/seg_out[6]_i_16/O
                         net (fo=22, routed)          0.938    23.591    t1/tens[1]
    SLICE_X12Y119        LUT4 (Prop_lut4_I1_O)        0.124    23.715 r  t1/seg_out[4]_i_7/O
                         net (fo=1, routed)           0.733    24.448    t1/seg_out[4]_i_7_n_0
    SLICE_X12Y118        LUT6 (Prop_lut6_I5_O)        0.124    24.572 r  t1/seg_out[4]_i_2/O
                         net (fo=1, routed)           0.452    25.024    display_mod/seg_out_reg[4]_0
    SLICE_X12Y118        LUT6 (Prop_lut6_I0_O)        0.124    25.148 r  display_mod/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000    25.148    display_mod/seg_out[4]_i_1_n_0
    SLICE_X12Y118        FDRE                                         r  display_mod/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.501    16.888    display_mod/clk_out1
    SLICE_X12Y118        FDRE                                         r  display_mod/seg_out_reg[4]/C
                         clock pessimism              0.077    16.966    
                         clock uncertainty           -0.132    16.833    
    SLICE_X12Y118        FDRE (Setup_fdre_C_D)        0.077    16.910    display_mod/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         16.910    
                         arrival time                         -25.148    
  -------------------------------------------------------------------
                         slack                                 -8.237    

Slack (VIOLATED) :        -8.110ns  (required time - arrival time)
  Source:                 t1/count_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.308ns  (logic 10.984ns (47.126%)  route 12.324ns (52.874%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 16.888 - 15.385 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.711     1.713    t1/clk_out1
    SLICE_X3Y103         FDRE                                         r  t1/count_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  t1/count_out_reg[4]/Q
                         net (fo=11, routed)          0.742     2.911    t1/count_out_reg_n_0_[4]
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  t1/seg_out[6]_i_30/O
                         net (fo=1, routed)           0.000     3.035    t1/seg_out[6]_i_30_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.585 r  t1/seg_out_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.585    t1/seg_out_reg[6]_i_11_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.807 f  t1/seg_out_reg[6]_i_9/O[0]
                         net (fo=36, routed)          0.891     4.698    t1/seg_out_reg[6]_i_9_n_7
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.299     4.997 r  t1/seg_out[6]_i_142/O
                         net (fo=1, routed)           0.000     4.997    t1/seg_out[6]_i_142_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.547 r  t1/seg_out_reg[6]_i_93/CO[3]
                         net (fo=1, routed)           0.000     5.547    t1/seg_out_reg[6]_i_93_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  t1/seg_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.661    t1/seg_out_reg[6]_i_49_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.883 r  t1/seg_out_reg[6]_i_32/O[0]
                         net (fo=3, routed)           0.822     6.705    t1/seg_out_reg[6]_i_32_n_7
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.299     7.004 r  t1/seg_out[6]_i_25/O
                         net (fo=1, routed)           0.000     7.004    t1/seg_out[6]_i_25_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.496 r  t1/seg_out_reg[6]_i_10/CO[1]
                         net (fo=36, routed)          0.504     8.000    t1/seg_out_reg[6]_i_10_n_2
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.332     8.332 r  t1/seg_out[6]_i_15/O
                         net (fo=17, routed)          0.958     9.290    t1/minutes[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     9.414 r  t1/seg_out[6]_i_419/O
                         net (fo=1, routed)           0.000     9.414    t1/seg_out[6]_i_419_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.790 r  t1/seg_out_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000     9.790    t1/seg_out_reg[6]_i_293_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  t1/seg_out_reg[6]_i_294/CO[3]
                         net (fo=1, routed)           0.000     9.907    t1/seg_out_reg[6]_i_294_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  t1/seg_out_reg[6]_i_295/CO[3]
                         net (fo=1, routed)           0.000    10.024    t1/seg_out_reg[6]_i_295_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.339 r  t1/seg_out_reg[6]_i_212/O[3]
                         net (fo=39, routed)          0.909    11.248    t1/ones30_out[20]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.307    11.555 r  t1/seg_out[6]_i_439/O
                         net (fo=3, routed)           0.958    12.513    t1/seg_out[6]_i_439_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.909 r  t1/seg_out_reg[6]_i_298/CO[3]
                         net (fo=1, routed)           0.000    12.909    t1/seg_out_reg[6]_i_298_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  t1/seg_out_reg[6]_i_292/CO[3]
                         net (fo=1, routed)           0.000    13.026    t1/seg_out_reg[6]_i_292_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.341 r  t1/seg_out_reg[6]_i_289/O[3]
                         net (fo=3, routed)           0.903    14.244    t1/seg_out_reg[6]_i_289_n_4
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.307    14.551 r  t1/seg_out[6]_i_239/O
                         net (fo=1, routed)           0.568    15.119    t1/seg_out[6]_i_239_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.645 r  t1/seg_out_reg[6]_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.645    t1/seg_out_reg[6]_i_137_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  t1/seg_out_reg[6]_i_636/O[3]
                         net (fo=3, routed)           0.509    16.468    t1/seg_out_reg[6]_i_636_n_4
    SLICE_X8Y114         LUT3 (Prop_lut3_I0_O)        0.306    16.774 r  t1/seg_out[6]_i_557/O
                         net (fo=1, routed)           0.719    17.492    t1/seg_out[6]_i_557_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.042 r  t1/seg_out_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    18.042    t1/seg_out_reg[6]_i_457_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.281 r  t1/seg_out_reg[6]_i_313/O[2]
                         net (fo=3, routed)           0.582    18.863    t1/seg_out_reg[6]_i_313_n_5
    SLICE_X14Y114        LUT2 (Prop_lut2_I0_O)        0.301    19.164 r  t1/seg_out[6]_i_317/O
                         net (fo=1, routed)           0.000    19.164    t1/seg_out[6]_i_317_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.677 r  t1/seg_out_reg[6]_i_217/CO[3]
                         net (fo=1, routed)           0.000    19.677    t1/seg_out_reg[6]_i_217_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.992 r  t1/seg_out_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.833    20.825    t1/seg_out_reg[6]_i_128_n_4
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.307    21.132 r  t1/seg_out[6]_i_121/O
                         net (fo=1, routed)           0.000    21.132    t1/seg_out[6]_i_121_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.682 r  t1/seg_out_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.682    t1/seg_out_reg[6]_i_64_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.910 r  t1/seg_out_reg[6]_i_35/CO[2]
                         net (fo=4, routed)           0.429    22.340    t1/seg_out_reg[6]_i_35_n_1
    SLICE_X13Y117        LUT5 (Prop_lut5_I1_O)        0.313    22.653 r  t1/seg_out[6]_i_16/O
                         net (fo=22, routed)          0.693    23.346    t1/tens[1]
    SLICE_X13Y119        LUT5 (Prop_lut5_I3_O)        0.124    23.470 r  t1/seg_out[6]_i_6/O
                         net (fo=7, routed)           0.997    24.467    t1/seg_out[6]_i_6_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I2_O)        0.124    24.591 r  t1/seg_out[2]_i_2/O
                         net (fo=1, routed)           0.306    24.897    display_mod/seg_out_reg[2]_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.124    25.021 r  display_mod/seg_out[2]_i_1/O
                         net (fo=1, routed)           0.000    25.021    display_mod/seg_out[2]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  display_mod/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.501    16.888    display_mod/clk_out1
    SLICE_X14Y118        FDRE                                         r  display_mod/seg_out_reg[2]/C
                         clock pessimism              0.077    16.966    
                         clock uncertainty           -0.132    16.833    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)        0.077    16.910    display_mod/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         16.910    
                         arrival time                         -25.021    
  -------------------------------------------------------------------
                         slack                                 -8.110    

Slack (VIOLATED) :        -8.107ns  (required time - arrival time)
  Source:                 t1/count_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.257ns  (logic 10.984ns (47.230%)  route 12.273ns (52.770%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 16.888 - 15.385 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.711     1.713    t1/clk_out1
    SLICE_X3Y103         FDRE                                         r  t1/count_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  t1/count_out_reg[4]/Q
                         net (fo=11, routed)          0.742     2.911    t1/count_out_reg_n_0_[4]
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  t1/seg_out[6]_i_30/O
                         net (fo=1, routed)           0.000     3.035    t1/seg_out[6]_i_30_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.585 r  t1/seg_out_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.585    t1/seg_out_reg[6]_i_11_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.807 f  t1/seg_out_reg[6]_i_9/O[0]
                         net (fo=36, routed)          0.891     4.698    t1/seg_out_reg[6]_i_9_n_7
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.299     4.997 r  t1/seg_out[6]_i_142/O
                         net (fo=1, routed)           0.000     4.997    t1/seg_out[6]_i_142_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.547 r  t1/seg_out_reg[6]_i_93/CO[3]
                         net (fo=1, routed)           0.000     5.547    t1/seg_out_reg[6]_i_93_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  t1/seg_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.661    t1/seg_out_reg[6]_i_49_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.883 r  t1/seg_out_reg[6]_i_32/O[0]
                         net (fo=3, routed)           0.822     6.705    t1/seg_out_reg[6]_i_32_n_7
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.299     7.004 r  t1/seg_out[6]_i_25/O
                         net (fo=1, routed)           0.000     7.004    t1/seg_out[6]_i_25_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.496 r  t1/seg_out_reg[6]_i_10/CO[1]
                         net (fo=36, routed)          0.504     8.000    t1/seg_out_reg[6]_i_10_n_2
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.332     8.332 r  t1/seg_out[6]_i_15/O
                         net (fo=17, routed)          0.958     9.290    t1/minutes[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     9.414 r  t1/seg_out[6]_i_419/O
                         net (fo=1, routed)           0.000     9.414    t1/seg_out[6]_i_419_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.790 r  t1/seg_out_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000     9.790    t1/seg_out_reg[6]_i_293_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  t1/seg_out_reg[6]_i_294/CO[3]
                         net (fo=1, routed)           0.000     9.907    t1/seg_out_reg[6]_i_294_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  t1/seg_out_reg[6]_i_295/CO[3]
                         net (fo=1, routed)           0.000    10.024    t1/seg_out_reg[6]_i_295_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.339 r  t1/seg_out_reg[6]_i_212/O[3]
                         net (fo=39, routed)          0.909    11.248    t1/ones30_out[20]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.307    11.555 r  t1/seg_out[6]_i_439/O
                         net (fo=3, routed)           0.958    12.513    t1/seg_out[6]_i_439_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.909 r  t1/seg_out_reg[6]_i_298/CO[3]
                         net (fo=1, routed)           0.000    12.909    t1/seg_out_reg[6]_i_298_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  t1/seg_out_reg[6]_i_292/CO[3]
                         net (fo=1, routed)           0.000    13.026    t1/seg_out_reg[6]_i_292_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.341 r  t1/seg_out_reg[6]_i_289/O[3]
                         net (fo=3, routed)           0.903    14.244    t1/seg_out_reg[6]_i_289_n_4
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.307    14.551 r  t1/seg_out[6]_i_239/O
                         net (fo=1, routed)           0.568    15.119    t1/seg_out[6]_i_239_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.645 r  t1/seg_out_reg[6]_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.645    t1/seg_out_reg[6]_i_137_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  t1/seg_out_reg[6]_i_636/O[3]
                         net (fo=3, routed)           0.509    16.468    t1/seg_out_reg[6]_i_636_n_4
    SLICE_X8Y114         LUT3 (Prop_lut3_I0_O)        0.306    16.774 r  t1/seg_out[6]_i_557/O
                         net (fo=1, routed)           0.719    17.492    t1/seg_out[6]_i_557_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.042 r  t1/seg_out_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    18.042    t1/seg_out_reg[6]_i_457_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.281 r  t1/seg_out_reg[6]_i_313/O[2]
                         net (fo=3, routed)           0.582    18.863    t1/seg_out_reg[6]_i_313_n_5
    SLICE_X14Y114        LUT2 (Prop_lut2_I0_O)        0.301    19.164 r  t1/seg_out[6]_i_317/O
                         net (fo=1, routed)           0.000    19.164    t1/seg_out[6]_i_317_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.677 r  t1/seg_out_reg[6]_i_217/CO[3]
                         net (fo=1, routed)           0.000    19.677    t1/seg_out_reg[6]_i_217_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.992 r  t1/seg_out_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.833    20.825    t1/seg_out_reg[6]_i_128_n_4
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.307    21.132 r  t1/seg_out[6]_i_121/O
                         net (fo=1, routed)           0.000    21.132    t1/seg_out[6]_i_121_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.682 r  t1/seg_out_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.682    t1/seg_out_reg[6]_i_64_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.910 r  t1/seg_out_reg[6]_i_35/CO[2]
                         net (fo=4, routed)           0.519    22.430    t1/seg_out_reg[6]_i_35_n_1
    SLICE_X13Y117        LUT5 (Prop_lut5_I1_O)        0.313    22.743 r  t1/seg_out[6]_i_19/O
                         net (fo=8, routed)           0.449    23.191    t1/tens[2]
    SLICE_X13Y117        LUT6 (Prop_lut6_I1_O)        0.124    23.315 r  t1/seg_out[6]_i_7/O
                         net (fo=7, routed)           0.973    24.289    t1/seg_out[6]_i_7_n_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I1_O)        0.124    24.413 r  t1/seg_out[1]_i_2/O
                         net (fo=1, routed)           0.433    24.846    display_mod/seg_out_reg[1]_0
    SLICE_X13Y118        LUT6 (Prop_lut6_I0_O)        0.124    24.970 r  display_mod/seg_out[1]_i_1/O
                         net (fo=1, routed)           0.000    24.970    display_mod/seg_out[1]_i_1_n_0
    SLICE_X13Y118        FDRE                                         r  display_mod/seg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.501    16.888    display_mod/clk_out1
    SLICE_X13Y118        FDRE                                         r  display_mod/seg_out_reg[1]/C
                         clock pessimism              0.077    16.966    
                         clock uncertainty           -0.132    16.833    
    SLICE_X13Y118        FDRE (Setup_fdre_C_D)        0.029    16.862    display_mod/seg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                         -24.970    
  -------------------------------------------------------------------
                         slack                                 -8.107    

Slack (VIOLATED) :        -7.982ns  (required time - arrival time)
  Source:                 t1/count_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.131ns  (logic 10.984ns (47.486%)  route 12.147ns (52.514%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 16.888 - 15.385 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.711     1.713    t1/clk_out1
    SLICE_X3Y103         FDRE                                         r  t1/count_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  t1/count_out_reg[4]/Q
                         net (fo=11, routed)          0.742     2.911    t1/count_out_reg_n_0_[4]
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  t1/seg_out[6]_i_30/O
                         net (fo=1, routed)           0.000     3.035    t1/seg_out[6]_i_30_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.585 r  t1/seg_out_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.585    t1/seg_out_reg[6]_i_11_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.807 f  t1/seg_out_reg[6]_i_9/O[0]
                         net (fo=36, routed)          0.891     4.698    t1/seg_out_reg[6]_i_9_n_7
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.299     4.997 r  t1/seg_out[6]_i_142/O
                         net (fo=1, routed)           0.000     4.997    t1/seg_out[6]_i_142_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.547 r  t1/seg_out_reg[6]_i_93/CO[3]
                         net (fo=1, routed)           0.000     5.547    t1/seg_out_reg[6]_i_93_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  t1/seg_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.661    t1/seg_out_reg[6]_i_49_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.883 r  t1/seg_out_reg[6]_i_32/O[0]
                         net (fo=3, routed)           0.822     6.705    t1/seg_out_reg[6]_i_32_n_7
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.299     7.004 r  t1/seg_out[6]_i_25/O
                         net (fo=1, routed)           0.000     7.004    t1/seg_out[6]_i_25_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.496 r  t1/seg_out_reg[6]_i_10/CO[1]
                         net (fo=36, routed)          0.504     8.000    t1/seg_out_reg[6]_i_10_n_2
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.332     8.332 r  t1/seg_out[6]_i_15/O
                         net (fo=17, routed)          0.958     9.290    t1/minutes[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     9.414 r  t1/seg_out[6]_i_419/O
                         net (fo=1, routed)           0.000     9.414    t1/seg_out[6]_i_419_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.790 r  t1/seg_out_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000     9.790    t1/seg_out_reg[6]_i_293_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  t1/seg_out_reg[6]_i_294/CO[3]
                         net (fo=1, routed)           0.000     9.907    t1/seg_out_reg[6]_i_294_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  t1/seg_out_reg[6]_i_295/CO[3]
                         net (fo=1, routed)           0.000    10.024    t1/seg_out_reg[6]_i_295_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.339 r  t1/seg_out_reg[6]_i_212/O[3]
                         net (fo=39, routed)          0.909    11.248    t1/ones30_out[20]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.307    11.555 r  t1/seg_out[6]_i_439/O
                         net (fo=3, routed)           0.958    12.513    t1/seg_out[6]_i_439_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.909 r  t1/seg_out_reg[6]_i_298/CO[3]
                         net (fo=1, routed)           0.000    12.909    t1/seg_out_reg[6]_i_298_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  t1/seg_out_reg[6]_i_292/CO[3]
                         net (fo=1, routed)           0.000    13.026    t1/seg_out_reg[6]_i_292_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.341 r  t1/seg_out_reg[6]_i_289/O[3]
                         net (fo=3, routed)           0.903    14.244    t1/seg_out_reg[6]_i_289_n_4
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.307    14.551 r  t1/seg_out[6]_i_239/O
                         net (fo=1, routed)           0.568    15.119    t1/seg_out[6]_i_239_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.645 r  t1/seg_out_reg[6]_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.645    t1/seg_out_reg[6]_i_137_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  t1/seg_out_reg[6]_i_636/O[3]
                         net (fo=3, routed)           0.509    16.468    t1/seg_out_reg[6]_i_636_n_4
    SLICE_X8Y114         LUT3 (Prop_lut3_I0_O)        0.306    16.774 r  t1/seg_out[6]_i_557/O
                         net (fo=1, routed)           0.719    17.492    t1/seg_out[6]_i_557_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.042 r  t1/seg_out_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    18.042    t1/seg_out_reg[6]_i_457_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.281 r  t1/seg_out_reg[6]_i_313/O[2]
                         net (fo=3, routed)           0.582    18.863    t1/seg_out_reg[6]_i_313_n_5
    SLICE_X14Y114        LUT2 (Prop_lut2_I0_O)        0.301    19.164 r  t1/seg_out[6]_i_317/O
                         net (fo=1, routed)           0.000    19.164    t1/seg_out[6]_i_317_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.677 r  t1/seg_out_reg[6]_i_217/CO[3]
                         net (fo=1, routed)           0.000    19.677    t1/seg_out_reg[6]_i_217_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.992 r  t1/seg_out_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.833    20.825    t1/seg_out_reg[6]_i_128_n_4
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.307    21.132 r  t1/seg_out[6]_i_121/O
                         net (fo=1, routed)           0.000    21.132    t1/seg_out[6]_i_121_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.682 r  t1/seg_out_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.682    t1/seg_out_reg[6]_i_64_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.910 r  t1/seg_out_reg[6]_i_35/CO[2]
                         net (fo=4, routed)           0.519    22.430    t1/seg_out_reg[6]_i_35_n_1
    SLICE_X13Y117        LUT5 (Prop_lut5_I1_O)        0.313    22.743 r  t1/seg_out[6]_i_19/O
                         net (fo=8, routed)           0.449    23.191    t1/tens[2]
    SLICE_X13Y117        LUT6 (Prop_lut6_I1_O)        0.124    23.315 r  t1/seg_out[6]_i_7/O
                         net (fo=7, routed)           0.986    24.301    t1/seg_out[6]_i_7_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.124    24.425 r  t1/seg_out[5]_i_2/O
                         net (fo=1, routed)           0.295    24.720    display_mod/seg_out_reg[5]_0
    SLICE_X15Y118        LUT6 (Prop_lut6_I0_O)        0.124    24.844 r  display_mod/seg_out[5]_i_1/O
                         net (fo=1, routed)           0.000    24.844    display_mod/seg_out[5]_i_1_n_0
    SLICE_X15Y118        FDRE                                         r  display_mod/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.501    16.888    display_mod/clk_out1
    SLICE_X15Y118        FDRE                                         r  display_mod/seg_out_reg[5]/C
                         clock pessimism              0.077    16.966    
                         clock uncertainty           -0.132    16.833    
    SLICE_X15Y118        FDRE (Setup_fdre_C_D)        0.029    16.862    display_mod/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                         -24.844    
  -------------------------------------------------------------------
                         slack                                 -7.982    

Slack (VIOLATED) :        -7.940ns  (required time - arrival time)
  Source:                 t1/count_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.138ns  (logic 10.984ns (47.471%)  route 12.154ns (52.529%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.711     1.713    t1/clk_out1
    SLICE_X3Y103         FDRE                                         r  t1/count_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  t1/count_out_reg[4]/Q
                         net (fo=11, routed)          0.742     2.911    t1/count_out_reg_n_0_[4]
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  t1/seg_out[6]_i_30/O
                         net (fo=1, routed)           0.000     3.035    t1/seg_out[6]_i_30_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.585 r  t1/seg_out_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.585    t1/seg_out_reg[6]_i_11_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.807 f  t1/seg_out_reg[6]_i_9/O[0]
                         net (fo=36, routed)          0.891     4.698    t1/seg_out_reg[6]_i_9_n_7
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.299     4.997 r  t1/seg_out[6]_i_142/O
                         net (fo=1, routed)           0.000     4.997    t1/seg_out[6]_i_142_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.547 r  t1/seg_out_reg[6]_i_93/CO[3]
                         net (fo=1, routed)           0.000     5.547    t1/seg_out_reg[6]_i_93_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  t1/seg_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.661    t1/seg_out_reg[6]_i_49_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.883 r  t1/seg_out_reg[6]_i_32/O[0]
                         net (fo=3, routed)           0.822     6.705    t1/seg_out_reg[6]_i_32_n_7
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.299     7.004 r  t1/seg_out[6]_i_25/O
                         net (fo=1, routed)           0.000     7.004    t1/seg_out[6]_i_25_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.496 r  t1/seg_out_reg[6]_i_10/CO[1]
                         net (fo=36, routed)          0.504     8.000    t1/seg_out_reg[6]_i_10_n_2
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.332     8.332 r  t1/seg_out[6]_i_15/O
                         net (fo=17, routed)          0.958     9.290    t1/minutes[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     9.414 r  t1/seg_out[6]_i_419/O
                         net (fo=1, routed)           0.000     9.414    t1/seg_out[6]_i_419_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.790 r  t1/seg_out_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000     9.790    t1/seg_out_reg[6]_i_293_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  t1/seg_out_reg[6]_i_294/CO[3]
                         net (fo=1, routed)           0.000     9.907    t1/seg_out_reg[6]_i_294_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  t1/seg_out_reg[6]_i_295/CO[3]
                         net (fo=1, routed)           0.000    10.024    t1/seg_out_reg[6]_i_295_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.339 r  t1/seg_out_reg[6]_i_212/O[3]
                         net (fo=39, routed)          0.909    11.248    t1/ones30_out[20]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.307    11.555 r  t1/seg_out[6]_i_439/O
                         net (fo=3, routed)           0.958    12.513    t1/seg_out[6]_i_439_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.909 r  t1/seg_out_reg[6]_i_298/CO[3]
                         net (fo=1, routed)           0.000    12.909    t1/seg_out_reg[6]_i_298_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  t1/seg_out_reg[6]_i_292/CO[3]
                         net (fo=1, routed)           0.000    13.026    t1/seg_out_reg[6]_i_292_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.341 r  t1/seg_out_reg[6]_i_289/O[3]
                         net (fo=3, routed)           0.903    14.244    t1/seg_out_reg[6]_i_289_n_4
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.307    14.551 r  t1/seg_out[6]_i_239/O
                         net (fo=1, routed)           0.568    15.119    t1/seg_out[6]_i_239_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.645 r  t1/seg_out_reg[6]_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.645    t1/seg_out_reg[6]_i_137_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  t1/seg_out_reg[6]_i_636/O[3]
                         net (fo=3, routed)           0.509    16.468    t1/seg_out_reg[6]_i_636_n_4
    SLICE_X8Y114         LUT3 (Prop_lut3_I0_O)        0.306    16.774 r  t1/seg_out[6]_i_557/O
                         net (fo=1, routed)           0.719    17.492    t1/seg_out[6]_i_557_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.042 r  t1/seg_out_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    18.042    t1/seg_out_reg[6]_i_457_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.281 r  t1/seg_out_reg[6]_i_313/O[2]
                         net (fo=3, routed)           0.582    18.863    t1/seg_out_reg[6]_i_313_n_5
    SLICE_X14Y114        LUT2 (Prop_lut2_I0_O)        0.301    19.164 r  t1/seg_out[6]_i_317/O
                         net (fo=1, routed)           0.000    19.164    t1/seg_out[6]_i_317_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.677 r  t1/seg_out_reg[6]_i_217/CO[3]
                         net (fo=1, routed)           0.000    19.677    t1/seg_out_reg[6]_i_217_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.992 r  t1/seg_out_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.833    20.825    t1/seg_out_reg[6]_i_128_n_4
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.307    21.132 r  t1/seg_out[6]_i_121/O
                         net (fo=1, routed)           0.000    21.132    t1/seg_out[6]_i_121_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.682 r  t1/seg_out_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.682    t1/seg_out_reg[6]_i_64_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.910 r  t1/seg_out_reg[6]_i_35/CO[2]
                         net (fo=4, routed)           0.429    22.340    t1/seg_out_reg[6]_i_35_n_1
    SLICE_X13Y117        LUT5 (Prop_lut5_I1_O)        0.313    22.653 r  t1/seg_out[6]_i_16/O
                         net (fo=22, routed)          0.693    23.346    t1/tens[1]
    SLICE_X13Y119        LUT5 (Prop_lut5_I3_O)        0.124    23.470 r  t1/seg_out[6]_i_6/O
                         net (fo=7, routed)           0.709    24.179    t1/seg_out[6]_i_6_n_0
    SLICE_X12Y119        LUT6 (Prop_lut6_I2_O)        0.124    24.303 r  t1/seg_out[0]_i_2/O
                         net (fo=1, routed)           0.425    24.727    display_mod/seg_out_reg[0]_0
    SLICE_X12Y120        LUT6 (Prop_lut6_I0_O)        0.124    24.851 r  display_mod/seg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    24.851    display_mod/seg_out[0]_i_1_n_0
    SLICE_X12Y120        FDRE                                         r  display_mod/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.500    16.887    display_mod/clk_out1
    SLICE_X12Y120        FDRE                                         r  display_mod/seg_out_reg[0]/C
                         clock pessimism              0.077    16.965    
                         clock uncertainty           -0.132    16.832    
    SLICE_X12Y120        FDRE (Setup_fdre_C_D)        0.079    16.911    display_mod/seg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                         -24.851    
  -------------------------------------------------------------------
                         slack                                 -7.940    

Slack (VIOLATED) :        -7.816ns  (required time - arrival time)
  Source:                 t1/count_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.012ns  (logic 10.984ns (47.731%)  route 12.028ns (52.269%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.711     1.713    t1/clk_out1
    SLICE_X3Y103         FDRE                                         r  t1/count_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  t1/count_out_reg[4]/Q
                         net (fo=11, routed)          0.742     2.911    t1/count_out_reg_n_0_[4]
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  t1/seg_out[6]_i_30/O
                         net (fo=1, routed)           0.000     3.035    t1/seg_out[6]_i_30_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.585 r  t1/seg_out_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.585    t1/seg_out_reg[6]_i_11_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.807 f  t1/seg_out_reg[6]_i_9/O[0]
                         net (fo=36, routed)          0.891     4.698    t1/seg_out_reg[6]_i_9_n_7
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.299     4.997 r  t1/seg_out[6]_i_142/O
                         net (fo=1, routed)           0.000     4.997    t1/seg_out[6]_i_142_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.547 r  t1/seg_out_reg[6]_i_93/CO[3]
                         net (fo=1, routed)           0.000     5.547    t1/seg_out_reg[6]_i_93_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  t1/seg_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.661    t1/seg_out_reg[6]_i_49_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.883 r  t1/seg_out_reg[6]_i_32/O[0]
                         net (fo=3, routed)           0.822     6.705    t1/seg_out_reg[6]_i_32_n_7
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.299     7.004 r  t1/seg_out[6]_i_25/O
                         net (fo=1, routed)           0.000     7.004    t1/seg_out[6]_i_25_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.496 r  t1/seg_out_reg[6]_i_10/CO[1]
                         net (fo=36, routed)          0.504     8.000    t1/seg_out_reg[6]_i_10_n_2
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.332     8.332 r  t1/seg_out[6]_i_15/O
                         net (fo=17, routed)          0.958     9.290    t1/minutes[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     9.414 r  t1/seg_out[6]_i_419/O
                         net (fo=1, routed)           0.000     9.414    t1/seg_out[6]_i_419_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.790 r  t1/seg_out_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000     9.790    t1/seg_out_reg[6]_i_293_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  t1/seg_out_reg[6]_i_294/CO[3]
                         net (fo=1, routed)           0.000     9.907    t1/seg_out_reg[6]_i_294_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  t1/seg_out_reg[6]_i_295/CO[3]
                         net (fo=1, routed)           0.000    10.024    t1/seg_out_reg[6]_i_295_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.339 r  t1/seg_out_reg[6]_i_212/O[3]
                         net (fo=39, routed)          0.909    11.248    t1/ones30_out[20]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.307    11.555 r  t1/seg_out[6]_i_439/O
                         net (fo=3, routed)           0.958    12.513    t1/seg_out[6]_i_439_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.909 r  t1/seg_out_reg[6]_i_298/CO[3]
                         net (fo=1, routed)           0.000    12.909    t1/seg_out_reg[6]_i_298_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  t1/seg_out_reg[6]_i_292/CO[3]
                         net (fo=1, routed)           0.000    13.026    t1/seg_out_reg[6]_i_292_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.341 r  t1/seg_out_reg[6]_i_289/O[3]
                         net (fo=3, routed)           0.903    14.244    t1/seg_out_reg[6]_i_289_n_4
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.307    14.551 r  t1/seg_out[6]_i_239/O
                         net (fo=1, routed)           0.568    15.119    t1/seg_out[6]_i_239_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.645 r  t1/seg_out_reg[6]_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.645    t1/seg_out_reg[6]_i_137_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  t1/seg_out_reg[6]_i_636/O[3]
                         net (fo=3, routed)           0.509    16.468    t1/seg_out_reg[6]_i_636_n_4
    SLICE_X8Y114         LUT3 (Prop_lut3_I0_O)        0.306    16.774 r  t1/seg_out[6]_i_557/O
                         net (fo=1, routed)           0.719    17.492    t1/seg_out[6]_i_557_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.042 r  t1/seg_out_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    18.042    t1/seg_out_reg[6]_i_457_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.281 r  t1/seg_out_reg[6]_i_313/O[2]
                         net (fo=3, routed)           0.582    18.863    t1/seg_out_reg[6]_i_313_n_5
    SLICE_X14Y114        LUT2 (Prop_lut2_I0_O)        0.301    19.164 r  t1/seg_out[6]_i_317/O
                         net (fo=1, routed)           0.000    19.164    t1/seg_out[6]_i_317_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.677 r  t1/seg_out_reg[6]_i_217/CO[3]
                         net (fo=1, routed)           0.000    19.677    t1/seg_out_reg[6]_i_217_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.992 r  t1/seg_out_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.833    20.825    t1/seg_out_reg[6]_i_128_n_4
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.307    21.132 r  t1/seg_out[6]_i_121/O
                         net (fo=1, routed)           0.000    21.132    t1/seg_out[6]_i_121_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.682 r  t1/seg_out_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.682    t1/seg_out_reg[6]_i_64_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.910 r  t1/seg_out_reg[6]_i_35/CO[2]
                         net (fo=4, routed)           0.429    22.340    t1/seg_out_reg[6]_i_35_n_1
    SLICE_X13Y117        LUT5 (Prop_lut5_I1_O)        0.313    22.653 r  t1/seg_out[6]_i_16/O
                         net (fo=22, routed)          0.687    23.339    t1/tens[1]
    SLICE_X14Y119        LUT6 (Prop_lut6_I1_O)        0.124    23.463 r  t1/seg_out[3]_i_5/O
                         net (fo=1, routed)           0.849    24.312    t1/seg_out[3]_i_5_n_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.124    24.436 r  t1/seg_out[3]_i_2/O
                         net (fo=1, routed)           0.165    24.601    display_mod/seg_out_reg[3]_0
    SLICE_X14Y120        LUT6 (Prop_lut6_I0_O)        0.124    24.725 r  display_mod/seg_out[3]_i_1/O
                         net (fo=1, routed)           0.000    24.725    display_mod/seg_out[3]_i_1_n_0
    SLICE_X14Y120        FDRE                                         r  display_mod/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.500    16.887    display_mod/clk_out1
    SLICE_X14Y120        FDRE                                         r  display_mod/seg_out_reg[3]/C
                         clock pessimism              0.077    16.965    
                         clock uncertainty           -0.132    16.832    
    SLICE_X14Y120        FDRE (Setup_fdre_C_D)        0.077    16.909    display_mod/seg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         16.909    
                         arrival time                         -24.725    
  -------------------------------------------------------------------
                         slack                                 -7.816    

Slack (VIOLATED) :        -7.805ns  (required time - arrival time)
  Source:                 t1/count_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display_mod/seg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.006ns  (logic 10.984ns (47.744%)  route 12.022ns (52.256%))
  Logic Levels:           35  (CARRY4=21 LUT1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 16.888 - 15.385 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.711     1.713    t1/clk_out1
    SLICE_X3Y103         FDRE                                         r  t1/count_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456     2.169 r  t1/count_out_reg[4]/Q
                         net (fo=11, routed)          0.742     2.911    t1/count_out_reg_n_0_[4]
    SLICE_X4Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.035 r  t1/seg_out[6]_i_30/O
                         net (fo=1, routed)           0.000     3.035    t1/seg_out[6]_i_30_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.585 r  t1/seg_out_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.585    t1/seg_out_reg[6]_i_11_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.807 f  t1/seg_out_reg[6]_i_9/O[0]
                         net (fo=36, routed)          0.891     4.698    t1/seg_out_reg[6]_i_9_n_7
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.299     4.997 r  t1/seg_out[6]_i_142/O
                         net (fo=1, routed)           0.000     4.997    t1/seg_out[6]_i_142_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.547 r  t1/seg_out_reg[6]_i_93/CO[3]
                         net (fo=1, routed)           0.000     5.547    t1/seg_out_reg[6]_i_93_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  t1/seg_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.661    t1/seg_out_reg[6]_i_49_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.883 r  t1/seg_out_reg[6]_i_32/O[0]
                         net (fo=3, routed)           0.822     6.705    t1/seg_out_reg[6]_i_32_n_7
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.299     7.004 r  t1/seg_out[6]_i_25/O
                         net (fo=1, routed)           0.000     7.004    t1/seg_out[6]_i_25_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     7.496 r  t1/seg_out_reg[6]_i_10/CO[1]
                         net (fo=36, routed)          0.504     8.000    t1/seg_out_reg[6]_i_10_n_2
    SLICE_X3Y105         LUT4 (Prop_lut4_I3_O)        0.332     8.332 r  t1/seg_out[6]_i_15/O
                         net (fo=17, routed)          0.958     9.290    t1/minutes[0]
    SLICE_X2Y107         LUT4 (Prop_lut4_I1_O)        0.124     9.414 r  t1/seg_out[6]_i_419/O
                         net (fo=1, routed)           0.000     9.414    t1/seg_out[6]_i_419_n_0
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.790 r  t1/seg_out_reg[6]_i_293/CO[3]
                         net (fo=1, routed)           0.000     9.790    t1/seg_out_reg[6]_i_293_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.907 r  t1/seg_out_reg[6]_i_294/CO[3]
                         net (fo=1, routed)           0.000     9.907    t1/seg_out_reg[6]_i_294_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.024 r  t1/seg_out_reg[6]_i_295/CO[3]
                         net (fo=1, routed)           0.000    10.024    t1/seg_out_reg[6]_i_295_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.339 r  t1/seg_out_reg[6]_i_212/O[3]
                         net (fo=39, routed)          0.909    11.248    t1/ones30_out[20]
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.307    11.555 r  t1/seg_out[6]_i_439/O
                         net (fo=3, routed)           0.958    12.513    t1/seg_out[6]_i_439_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.909 r  t1/seg_out_reg[6]_i_298/CO[3]
                         net (fo=1, routed)           0.000    12.909    t1/seg_out_reg[6]_i_298_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.026 r  t1/seg_out_reg[6]_i_292/CO[3]
                         net (fo=1, routed)           0.000    13.026    t1/seg_out_reg[6]_i_292_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.341 r  t1/seg_out_reg[6]_i_289/O[3]
                         net (fo=3, routed)           0.903    14.244    t1/seg_out_reg[6]_i_289_n_4
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.307    14.551 r  t1/seg_out[6]_i_239/O
                         net (fo=1, routed)           0.568    15.119    t1/seg_out[6]_i_239_n_0
    SLICE_X9Y112         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.645 r  t1/seg_out_reg[6]_i_137/CO[3]
                         net (fo=1, routed)           0.000    15.645    t1/seg_out_reg[6]_i_137_n_0
    SLICE_X9Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.958 r  t1/seg_out_reg[6]_i_636/O[3]
                         net (fo=3, routed)           0.509    16.468    t1/seg_out_reg[6]_i_636_n_4
    SLICE_X8Y114         LUT3 (Prop_lut3_I0_O)        0.306    16.774 r  t1/seg_out[6]_i_557/O
                         net (fo=1, routed)           0.719    17.492    t1/seg_out[6]_i_557_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.042 r  t1/seg_out_reg[6]_i_457/CO[3]
                         net (fo=1, routed)           0.000    18.042    t1/seg_out_reg[6]_i_457_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.281 r  t1/seg_out_reg[6]_i_313/O[2]
                         net (fo=3, routed)           0.582    18.863    t1/seg_out_reg[6]_i_313_n_5
    SLICE_X14Y114        LUT2 (Prop_lut2_I0_O)        0.301    19.164 r  t1/seg_out[6]_i_317/O
                         net (fo=1, routed)           0.000    19.164    t1/seg_out[6]_i_317_n_0
    SLICE_X14Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.677 r  t1/seg_out_reg[6]_i_217/CO[3]
                         net (fo=1, routed)           0.000    19.677    t1/seg_out_reg[6]_i_217_n_0
    SLICE_X14Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.992 r  t1/seg_out_reg[6]_i_128/O[3]
                         net (fo=3, routed)           0.833    20.825    t1/seg_out_reg[6]_i_128_n_4
    SLICE_X13Y115        LUT4 (Prop_lut4_I1_O)        0.307    21.132 r  t1/seg_out[6]_i_121/O
                         net (fo=1, routed)           0.000    21.132    t1/seg_out[6]_i_121_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.682 r  t1/seg_out_reg[6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    21.682    t1/seg_out_reg[6]_i_64_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.910 r  t1/seg_out_reg[6]_i_35/CO[2]
                         net (fo=4, routed)           0.514    22.425    t1/seg_out_reg[6]_i_35_n_1
    SLICE_X13Y117        LUT5 (Prop_lut5_I1_O)        0.313    22.738 r  t1/seg_out[6]_i_17/O
                         net (fo=22, routed)          0.681    23.419    t1/tens[0]
    SLICE_X11Y119        LUT6 (Prop_lut6_I3_O)        0.124    23.543 r  t1/seg_out[6]_i_5/O
                         net (fo=1, routed)           0.577    24.120    t1/seg_out[6]_i_5_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I0_O)        0.124    24.244 r  t1/seg_out[6]_i_2/O
                         net (fo=1, routed)           0.351    24.595    display_mod/seg_out_reg[6]_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.124    24.719 r  display_mod/seg_out[6]_i_1/O
                         net (fo=1, routed)           0.000    24.719    display_mod/seg_out[6]_i_1_n_0
    SLICE_X14Y118        FDRE                                         r  display_mod/seg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.501    16.888    display_mod/clk_out1
    SLICE_X14Y118        FDRE                                         r  display_mod/seg_out_reg[6]/C
                         clock pessimism              0.077    16.966    
                         clock uncertainty           -0.132    16.833    
    SLICE_X14Y118        FDRE (Setup_fdre_C_D)        0.081    16.914    display_mod/seg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -24.719    
  -------------------------------------------------------------------
                         slack                                 -7.805    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.807ns  (logic 6.032ns (43.687%)  route 7.775ns (56.313%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 16.940 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.637     1.639    xvga1/clk_out1
    SLICE_X34Y92         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=18, routed)          1.013     3.171    xvga1/vcount[1]
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.124     3.295 f  xvga1/image_addr_i_26/O
                         net (fo=5, routed)           0.447     3.742    xvga1/image_addr_i_26_n_0
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.116     3.858 f  xvga1/image_addr_i_25/O
                         net (fo=3, routed)           0.860     4.718    xvga1/image_addr_i_25_n_0
    SLICE_X30Y92         LUT4 (Prop_lut4_I2_O)        0.328     5.046 r  xvga1/image_addr_i_2/O
                         net (fo=7, routed)           1.229     6.274    mgame1/nolabel_line339/A[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      3.841    10.115 f  mgame1/nolabel_line339/image_addr/P[1]
                         net (fo=2, routed)           0.881    10.996    mgame1/nolabel_line339/image_addr__0[1]
    SLICE_X12Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.120 r  mgame1/nolabel_line339/finger_rom_i_17/O
                         net (fo=1, routed)           0.000    11.120    mgame1/nolabel_line339/finger_rom_i_17_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.653 r  mgame1/nolabel_line339/finger_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.653    mgame1/nolabel_line339/finger_rom_i_4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  mgame1/nolabel_line339/finger_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.770    mgame1/nolabel_line339/finger_rom_i_3_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.101 r  mgame1/nolabel_line339/finger_rom_i_2/O[3]
                         net (fo=14, routed)          3.345    15.447    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.553    16.940    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.019    
                         clock uncertainty           -0.132    16.887    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    16.138    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.138    
                         arrival time                         -15.447    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.737ns  (logic 6.483ns (47.194%)  route 7.254ns (52.806%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT1=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 16.930 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.637     1.639    xvga1/clk_out1
    SLICE_X34Y92         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=18, routed)          1.013     3.171    xvga1/vcount[1]
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.124     3.295 f  xvga1/image_addr_i_26/O
                         net (fo=5, routed)           0.447     3.742    xvga1/image_addr_i_26_n_0
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.116     3.858 f  xvga1/image_addr_i_25/O
                         net (fo=3, routed)           0.860     4.718    xvga1/image_addr_i_25_n_0
    SLICE_X30Y92         LUT4 (Prop_lut4_I2_O)        0.328     5.046 r  xvga1/image_addr_i_2/O
                         net (fo=7, routed)           1.229     6.274    mgame1/nolabel_line339/A[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      3.841    10.115 f  mgame1/nolabel_line339/image_addr/P[1]
                         net (fo=2, routed)           0.881    10.996    mgame1/nolabel_line339/image_addr__0[1]
    SLICE_X12Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.120 r  mgame1/nolabel_line339/finger_rom_i_17/O
                         net (fo=1, routed)           0.000    11.120    mgame1/nolabel_line339/finger_rom_i_17_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.653 r  mgame1/nolabel_line339/finger_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.653    mgame1/nolabel_line339/finger_rom_i_4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  mgame1/nolabel_line339/finger_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.770    mgame1/nolabel_line339/finger_rom_i_3_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  mgame1/nolabel_line339/finger_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.887    mgame1/nolabel_line339/finger_rom_i_2_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.224 r  mgame1/nolabel_line339/finger_rom_i_1/O[1]
                         net (fo=14, routed)          1.045    13.269    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[13]
    SLICE_X12Y87         LUT4 (Prop_lut4_I0_O)        0.328    13.597 r  mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           1.779    15.376    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.543    16.930    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    16.937    
                         clock uncertainty           -0.132    16.805    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    16.158    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.158    
                         arrival time                         -15.376    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 6.345ns (45.342%)  route 7.649ns (54.658%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT1=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 16.940 - 15.385 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.637     1.639    xvga1/clk_out1
    SLICE_X34Y92         FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.518     2.157 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=18, routed)          1.013     3.171    xvga1/vcount[1]
    SLICE_X31Y91         LUT3 (Prop_lut3_I2_O)        0.124     3.295 f  xvga1/image_addr_i_26/O
                         net (fo=5, routed)           0.447     3.742    xvga1/image_addr_i_26_n_0
    SLICE_X30Y92         LUT5 (Prop_lut5_I3_O)        0.116     3.858 f  xvga1/image_addr_i_25/O
                         net (fo=3, routed)           0.860     4.718    xvga1/image_addr_i_25_n_0
    SLICE_X30Y92         LUT4 (Prop_lut4_I2_O)        0.328     5.046 r  xvga1/image_addr_i_2/O
                         net (fo=7, routed)           1.229     6.274    mgame1/nolabel_line339/A[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[13]_P[1])
                                                      3.841    10.115 f  mgame1/nolabel_line339/image_addr/P[1]
                         net (fo=2, routed)           0.881    10.996    mgame1/nolabel_line339/image_addr__0[1]
    SLICE_X12Y90         LUT1 (Prop_lut1_I0_O)        0.124    11.120 r  mgame1/nolabel_line339/finger_rom_i_17/O
                         net (fo=1, routed)           0.000    11.120    mgame1/nolabel_line339/finger_rom_i_17_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.653 r  mgame1/nolabel_line339/finger_rom_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.653    mgame1/nolabel_line339/finger_rom_i_4_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.770 r  mgame1/nolabel_line339/finger_rom_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.770    mgame1/nolabel_line339/finger_rom_i_3_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.887 r  mgame1/nolabel_line339/finger_rom_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.887    mgame1/nolabel_line339/finger_rom_i_2_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.119 r  mgame1/nolabel_line339/finger_rom_i_1/O[0]
                         net (fo=14, routed)          2.146    14.265    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[12]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.295    14.560 r  mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=1, routed)           1.073    15.633    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10_n_0
    RAMB36_X0Y12         RAMB36E1                                     r  mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    17.068    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.553    16.940    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.079    17.019    
                         clock uncertainty           -0.132    16.887    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    16.444    mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.444    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  0.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.723%)  route 0.333ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.568     0.570    xvga1/clk_out1
    SLICE_X33Y92         FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.333     1.044    blank
    SLICE_X38Y102        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.837     0.839    clk_65mhz
    SLICE_X38Y102        FDRE                                         r  b_reg/C
                         clock pessimism              0.000     0.839    
    SLICE_X38Y102        FDRE (Hold_fdre_C_D)         0.059     0.898    b_reg
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 random/r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.629%)  route 0.155ns (52.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.596     0.598    random/clk_out1
    SLICE_X1Y114         FDRE                                         r  random/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     0.739 r  random/r_reg[1]/Q
                         net (fo=3, routed)           0.155     0.894    rand_out[1]
    SLICE_X1Y113         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.867     0.869    clk_65mhz
    SLICE_X1Y113         FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.257     0.613    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.066     0.679    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 xvga1/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.993%)  route 0.143ns (43.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.569     0.571    xvga1/clk_out1
    SLICE_X29Y90         FDRE                                         r  xvga1/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  xvga1/hcount_out_reg[0]/Q
                         net (fo=10, routed)          0.143     0.855    xvga1/hcount[0]
    SLICE_X28Y90         LUT4 (Prop_lut4_I1_O)        0.049     0.904 r  xvga1/image_addr_i_20/O
                         net (fo=2, routed)           0.000     0.904    xvga1/D[3]
    SLICE_X28Y90         FDRE                                         r  xvga1/hcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.839     0.841    xvga1/clk_out1
    SLICE_X28Y90         FDRE                                         r  xvga1/hcount_out_reg[3]/C
                         clock pessimism             -0.257     0.584    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.100     0.684    xvga1/hcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 random/r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.896%)  route 0.123ns (49.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.596     0.598    random/clk_out1
    SLICE_X1Y114         FDRE                                         r  random/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.128     0.726 r  random/r_reg[2]/Q
                         net (fo=2, routed)           0.123     0.849    random_n_14
    SLICE_X1Y113         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.867     0.869    clk_65mhz
    SLICE_X1Y113         FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.257     0.613    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.016     0.629    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 random/r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.005%)  route 0.179ns (55.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.597     0.599    random/clk_out1
    SLICE_X1Y112         FDRE                                         r  random/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  random/r_reg[3]/Q
                         net (fo=2, routed)           0.179     0.919    random_n_13
    SLICE_X0Y110         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.871     0.873    clk_65mhz
    SLICE_X0Y110         FDRE                                         r  led_reg[3]/C
                         clock pessimism             -0.257     0.616    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.066     0.682    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mgame1/lut1/final_color_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mgame1/color_sq3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.564%)  route 0.161ns (46.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.558     0.560    mgame1/lut1/clk_out1
    SLICE_X15Y124        FDRE                                         r  mgame1/lut1/final_color_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y124        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  mgame1/lut1/final_color_reg[11]/Q
                         net (fo=3, routed)           0.161     0.862    mgame1/lut1/final_col[11]
    SLICE_X15Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.907 r  mgame1/lut1/color_sq3[11]_i_1_comp/O
                         net (fo=1, routed)           0.000     0.907    mgame1/lut1_n_0
    SLICE_X15Y123        FDRE                                         r  mgame1/color_sq3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.828    mgame1/clk_out1
    SLICE_X15Y123        FDRE                                         r  mgame1/color_sq3_reg[11]/C
                         clock pessimism             -0.255     0.574    
    SLICE_X15Y123        FDRE (Hold_fdre_C_D)         0.092     0.666    mgame1/color_sq3_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.444%)  route 0.119ns (32.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.568     0.570    xvga1/clk_out1
    SLICE_X30Y90         FDRE                                         r  xvga1/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.148     0.718 r  xvga1/vcount_out_reg[0]/Q
                         net (fo=19, routed)          0.119     0.836    xvga1/vcount[0]
    SLICE_X30Y90         LUT6 (Prop_lut6_I2_O)        0.098     0.934 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.934    xvga1/p_0_in[5]
    SLICE_X30Y90         FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.839     0.841    xvga1/clk_out1
    SLICE_X30Y90         FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.120     0.690    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mgame1/color_sq1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mgame1/color_sq1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.561     0.563    mgame1/clk_out1
    SLICE_X15Y122        FDRE                                         r  mgame1/color_sq1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y122        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  mgame1/color_sq1_reg[7]/Q
                         net (fo=2, routed)           0.155     0.858    mgame1/lut1/color_sq1_reg[7]_0[1]
    SLICE_X15Y122        LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  mgame1/lut1/color_sq1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.903    mgame1/lut1_n_7
    SLICE_X15Y122        FDRE                                         r  mgame1/color_sq1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.828     0.830    mgame1/clk_out1
    SLICE_X15Y122        FDRE                                         r  mgame1/color_sq1_reg[7]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X15Y122        FDRE (Hold_fdre_C_D)         0.092     0.655    mgame1/color_sq1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mgame1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mgame1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.561     0.563    mgame1/clk_out1
    SLICE_X14Y122        FDRE                                         r  mgame1/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  mgame1/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.161     0.888    mgame1/state__0[1]
    SLICE_X14Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.933 r  mgame1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.933    mgame1/FSM_sequential_state[1]_i_1_n_0
    SLICE_X14Y122        FDRE                                         r  mgame1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.828     0.830    mgame1/clk_out1
    SLICE_X14Y122        FDRE                                         r  mgame1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X14Y122        FDRE (Hold_fdre_C_D)         0.121     0.684    mgame1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.568     0.570    xvga1/clk_out1
    SLICE_X31Y92         FDRE                                         r  xvga1/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  xvga1/vcount_out_reg[4]/Q
                         net (fo=16, routed)          0.157     0.868    xvga1/vcount[4]
    SLICE_X31Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.913 r  xvga1/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.913    xvga1/vcount_out[4]_i_1_n_0
    SLICE_X31Y92         FDRE                                         r  xvga1/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.839     0.841    xvga1/clk_out1
    SLICE_X31Y92         FDRE                                         r  xvga1/vcount_out_reg[4]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     0.662    xvga1/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y13     mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y42     mgame1/nolabel_line339/red_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y42     mgame1/nolabel_line339/red_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     mgame1/nolabel_line339/finger_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y102    mgame1/nolabel_line339/pixel_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y102    mgame1/nolabel_line339/pixel_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y103     db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y103     db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y101    db1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y103    db1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y103    db1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y104    db1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y104    db1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y104    db1/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y102    b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y102    b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y100    mgame1/nolabel_line339/pixel_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y100    mgame1/nolabel_line339/pixel_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y105    mgame1/nolabel_line339/pixel_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X59Y105    mgame1/nolabel_line339/pixel_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y105    mgame1/nolabel_line339/pixel_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y105    mgame1/nolabel_line339/pixel_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y101    mgame1/nolabel_line339/pixel_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y101    mgame1/nolabel_line339/pixel_out_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.262ns (19.317%)  route 5.271ns (80.683%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.618     5.220    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     5.738 f  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=23, routed)          1.100     6.838    temp_sense/Inst_TWICtl/state_2[3]
    SLICE_X10Y128        LUT4 (Prop_lut4_I0_O)        0.124     6.962 r  temp_sense/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=4, routed)           0.772     7.735    temp_sense/Inst_TWICtl/subState
    SLICE_X8Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.859 f  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_18/O
                         net (fo=1, routed)           0.304     8.163    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.287 f  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_16/O
                         net (fo=1, routed)           0.452     8.739    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_16_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_12/O
                         net (fo=1, routed)           1.138    10.001    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_12_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I3_O)        0.124    10.125 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.667    10.792    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.837    11.753    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X10Y128        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.499    14.921    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y128        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.275    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y128        FDRE (Setup_fdre_C_CE)      -0.169    14.992    temp_sense/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.262ns (20.182%)  route 4.991ns (79.818%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.618     5.220    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     5.738 f  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=23, routed)          1.100     6.838    temp_sense/Inst_TWICtl/state_2[3]
    SLICE_X10Y128        LUT4 (Prop_lut4_I0_O)        0.124     6.962 r  temp_sense/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=4, routed)           0.772     7.735    temp_sense/Inst_TWICtl/subState
    SLICE_X8Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.859 f  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_18/O
                         net (fo=1, routed)           0.304     8.163    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.287 f  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_16/O
                         net (fo=1, routed)           0.452     8.739    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_16_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_12/O
                         net (fo=1, routed)           1.138    10.001    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_12_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I3_O)        0.124    10.125 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.667    10.792    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.557    11.473    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.500    14.922    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.298    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y129        FDRE (Setup_fdre_C_CE)      -0.169    15.016    temp_sense/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.262ns (20.182%)  route 4.991ns (79.818%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.618     5.220    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     5.738 f  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=23, routed)          1.100     6.838    temp_sense/Inst_TWICtl/state_2[3]
    SLICE_X10Y128        LUT4 (Prop_lut4_I0_O)        0.124     6.962 r  temp_sense/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=4, routed)           0.772     7.735    temp_sense/Inst_TWICtl/subState
    SLICE_X8Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.859 f  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_18/O
                         net (fo=1, routed)           0.304     8.163    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.287 f  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_16/O
                         net (fo=1, routed)           0.452     8.739    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_16_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_12/O
                         net (fo=1, routed)           1.138    10.001    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_12_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I3_O)        0.124    10.125 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.667    10.792    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.557    11.473    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.500    14.922    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.298    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y129        FDRE (Setup_fdre_C_CE)      -0.169    15.016    temp_sense/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.262ns (20.182%)  route 4.991ns (79.818%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.618     5.220    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     5.738 f  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=23, routed)          1.100     6.838    temp_sense/Inst_TWICtl/state_2[3]
    SLICE_X10Y128        LUT4 (Prop_lut4_I0_O)        0.124     6.962 r  temp_sense/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=4, routed)           0.772     7.735    temp_sense/Inst_TWICtl/subState
    SLICE_X8Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.859 f  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_18/O
                         net (fo=1, routed)           0.304     8.163    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_18_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.287 f  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_16/O
                         net (fo=1, routed)           0.452     8.739    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_16_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_12/O
                         net (fo=1, routed)           1.138    10.001    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_12_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I3_O)        0.124    10.125 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=1, routed)           0.667    10.792    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.557    11.473    temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.500    14.922    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y129        FDRE                                         r  temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.298    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y129        FDRE (Setup_fdre_C_CE)      -0.169    15.016    temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.952ns (17.208%)  route 4.580ns (82.792%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.695     5.297    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X7Y129         FDRE                                         r  temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  temp_sense/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.850     6.604    temp_sense/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.728 f  temp_sense/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.903     7.631    temp_sense/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     7.755 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=10, routed)          1.197     8.951    temp_sense/Inst_TWICtl/subState__0
    SLICE_X12Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  temp_sense/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.670     9.745    temp_sense/Inst_TWICtl/dataByte1
    SLICE_X13Y129        LUT2 (Prop_lut2_I0_O)        0.124     9.869 r  temp_sense/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.961    10.830    temp_sense/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X10Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.496    14.918    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X10Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X10Y126        FDRE (Setup_fdre_C_CE)      -0.169    14.973    temp_sense/Inst_TWICtl/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.952ns (17.746%)  route 4.413ns (82.254%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.695     5.297    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X7Y129         FDRE                                         r  temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  temp_sense/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.850     6.604    temp_sense/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.728 f  temp_sense/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.903     7.631    temp_sense/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     7.755 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=10, routed)          1.197     8.951    temp_sense/Inst_TWICtl/subState__0
    SLICE_X12Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  temp_sense/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.670     9.745    temp_sense/Inst_TWICtl/dataByte1
    SLICE_X13Y129        LUT2 (Prop_lut2_I0_O)        0.124     9.869 r  temp_sense/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.793    10.662    temp_sense/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.493    14.915    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[4]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X12Y126        FDRE (Setup_fdre_C_CE)      -0.169    14.970    temp_sense/Inst_TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.952ns (17.746%)  route 4.413ns (82.254%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.695     5.297    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X7Y129         FDRE                                         r  temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  temp_sense/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.850     6.604    temp_sense/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.728 f  temp_sense/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.903     7.631    temp_sense/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     7.755 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=10, routed)          1.197     8.951    temp_sense/Inst_TWICtl/subState__0
    SLICE_X12Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  temp_sense/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.670     9.745    temp_sense/Inst_TWICtl/dataByte1
    SLICE_X13Y129        LUT2 (Prop_lut2_I0_O)        0.124     9.869 r  temp_sense/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.793    10.662    temp_sense/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.493    14.915    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[5]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X12Y126        FDRE (Setup_fdre_C_CE)      -0.169    14.970    temp_sense/Inst_TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.952ns (17.746%)  route 4.413ns (82.254%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.695     5.297    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X7Y129         FDRE                                         r  temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  temp_sense/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.850     6.604    temp_sense/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.728 f  temp_sense/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.903     7.631    temp_sense/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     7.755 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=10, routed)          1.197     8.951    temp_sense/Inst_TWICtl/subState__0
    SLICE_X12Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  temp_sense/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.670     9.745    temp_sense/Inst_TWICtl/dataByte1
    SLICE_X13Y129        LUT2 (Prop_lut2_I0_O)        0.124     9.869 r  temp_sense/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.793    10.662    temp_sense/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.493    14.915    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X12Y126        FDRE (Setup_fdre_C_CE)      -0.169    14.970    temp_sense/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.312ns (24.239%)  route 4.101ns (75.761%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.695     5.297    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X7Y129         FDRE                                         r  temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  temp_sense/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.850     6.604    temp_sense/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.728 f  temp_sense/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.903     7.631    temp_sense/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     7.755 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=10, routed)          1.006     8.760    temp_sense/Inst_TWICtl/subState__0
    SLICE_X10Y126        LUT3 (Prop_lut3_I0_O)        0.153     8.913 r  temp_sense/Inst_TWICtl/DONE_O_i_3/O
                         net (fo=2, routed)           0.674     9.587    temp_sense/Inst_TWICtl/DONE_O_i_3_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I5_O)        0.331     9.918 r  temp_sense/Inst_TWICtl/ERR_O_i_1/O
                         net (fo=2, routed)           0.668    10.586    temp_sense/Inst_TWICtl/iErr
    SLICE_X11Y127        LUT6 (Prop_lut6_I0_O)        0.124    10.710 r  temp_sense/Inst_TWICtl/DONE_O_i_1/O
                         net (fo=1, routed)           0.000    10.710    temp_sense/Inst_TWICtl/iDone
    SLICE_X11Y127        FDRE                                         r  temp_sense/Inst_TWICtl/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.497    14.919    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X11Y127        FDRE                                         r  temp_sense/Inst_TWICtl/DONE_O_reg/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X11Y127        FDRE (Setup_fdre_C_D)        0.029    15.172    temp_sense/Inst_TWICtl/DONE_O_reg
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.952ns (18.321%)  route 4.244ns (81.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.695     5.297    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X7Y129         FDRE                                         r  temp_sense/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  temp_sense/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.850     6.604    temp_sense/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I2_O)        0.124     6.728 f  temp_sense/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.903     7.631    temp_sense/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X9Y128         LUT3 (Prop_lut3_I0_O)        0.124     7.755 r  temp_sense/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=10, routed)          1.197     8.951    temp_sense/Inst_TWICtl/subState__0
    SLICE_X12Y129        LUT6 (Prop_lut6_I5_O)        0.124     9.075 r  temp_sense/Inst_TWICtl/dataByte[7]_i_3/O
                         net (fo=4, routed)           0.670     9.745    temp_sense/Inst_TWICtl/dataByte1
    SLICE_X13Y129        LUT2 (Prop_lut2_I0_O)        0.124     9.869 r  temp_sense/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.624    10.494    temp_sense/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X12Y127        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.494    14.916    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X12Y127        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X12Y127        FDRE (Setup_fdre_C_CE)      -0.169    14.971    temp_sense/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 temp_sense/temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/tempReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.556     1.475    temp_sense/clk_100mhz
    SLICE_X13Y124        FDRE                                         r  temp_sense/temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  temp_sense/temp_reg[4]/Q
                         net (fo=1, routed)           0.087     1.704    temp_sense/Inst_TWICtl/tempReg_reg[12]
    SLICE_X12Y124        LUT3 (Prop_lut3_I2_O)        0.045     1.749 r  temp_sense/Inst_TWICtl/tempReg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.749    temp_sense/temp[4]
    SLICE_X12Y124        FDRE                                         r  temp_sense/tempReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.824     1.989    temp_sense/clk_100mhz
    SLICE_X12Y124        FDRE                                         r  temp_sense/tempReg_reg[12]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.120     1.608    temp_sense/tempReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 temp_sense/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/dataByte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.050%)  route 0.124ns (39.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.557     1.476    temp_sense/clk_100mhz
    SLICE_X13Y126        FDRE                                         r  temp_sense/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 f  temp_sense/state_reg[1]/Q
                         net (fo=27, routed)          0.124     1.741    temp_sense/Inst_TWICtl/state[1]
    SLICE_X12Y126        LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  temp_sense/Inst_TWICtl/dataByte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    temp_sense/Inst_TWICtl/p_1_in[5]
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.825     1.990    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[5]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.121     1.610    temp_sense/Inst_TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/busFreeCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.563     1.482    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X9Y132         FDRE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.132     1.755    temp_sense/Inst_TWICtl/busFreeCnt_reg[0]
    SLICE_X8Y132         LUT5 (Prop_lut5_I1_O)        0.048     1.803 r  temp_sense/Inst_TWICtl/busFreeCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    temp_sense/Inst_TWICtl/busFreeCnt0[4]
    SLICE_X8Y132         FDSE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.832     1.997    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X8Y132         FDSE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[4]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X8Y132         FDSE (Hold_fdse_C_D)         0.131     1.626    temp_sense/Inst_TWICtl/busFreeCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/busFreeCnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.563     1.482    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X9Y132         FDRE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.132     1.755    temp_sense/Inst_TWICtl/busFreeCnt_reg[0]
    SLICE_X8Y132         LUT4 (Prop_lut4_I2_O)        0.045     1.800 r  temp_sense/Inst_TWICtl/busFreeCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    temp_sense/Inst_TWICtl/busFreeCnt0[3]
    SLICE_X8Y132         FDSE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.832     1.997    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X8Y132         FDSE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[3]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X8Y132         FDSE (Hold_fdse_C_D)         0.120     1.615    temp_sense/Inst_TWICtl/busFreeCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.563     1.482    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X9Y132         FDRE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.136     1.759    temp_sense/Inst_TWICtl/busFreeCnt_reg[0]
    SLICE_X8Y132         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  temp_sense/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    temp_sense/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X8Y132         FDSE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.832     1.997    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X8Y132         FDSE                                         r  temp_sense/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X8Y132         FDSE (Hold_fdse_C_D)         0.121     1.616    temp_sense/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 temp_sense/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    temp_sense/clk_100mhz
    SLICE_X13Y127        FDRE                                         r  temp_sense/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  temp_sense/state_reg[2]/Q
                         net (fo=26, routed)          0.135     1.754    temp_sense/Inst_TWICtl/state[2]
    SLICE_X12Y127        LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  temp_sense/Inst_TWICtl/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    temp_sense/Inst_TWICtl/p_1_in[3]
    SLICE_X12Y127        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.827     1.992    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X12Y127        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.120     1.611    temp_sense/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 temp_sense/fReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/fReady_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.557     1.476    temp_sense/clk_100mhz
    SLICE_X13Y126        FDRE                                         r  temp_sense/fReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  temp_sense/fReady_reg/Q
                         net (fo=16, routed)          0.117     1.735    temp_sense/Inst_TWICtl/E[0]
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  temp_sense/Inst_TWICtl/fReady_i_1/O
                         net (fo=1, routed)           0.000     1.780    temp_sense/Inst_TWICtl_n_24
    SLICE_X13Y126        FDRE                                         r  temp_sense/fReady_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.825     1.990    temp_sense/clk_100mhz
    SLICE_X13Y126        FDRE                                         r  temp_sense/fReady_reg/C
                         clock pessimism             -0.513     1.476    
    SLICE_X13Y126        FDRE (Hold_fdre_C_D)         0.091     1.567    temp_sense/fReady_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 temp_sense/initA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/Inst_TWICtl/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.630%)  route 0.161ns (46.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    temp_sense/clk_100mhz
    SLICE_X13Y128        FDRE                                         r  temp_sense/initA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_sense/initA_reg[0]/Q
                         net (fo=19, routed)          0.161     1.780    temp_sense/Inst_TWICtl/initA[0]
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  temp_sense/Inst_TWICtl/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    temp_sense/Inst_TWICtl/p_1_in[2]
    SLICE_X12Y128        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.828     1.993    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X12Y128        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X12Y128        FDRE (Hold_fdre_C_D)         0.121     1.612    temp_sense/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 temp_sense/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/tempReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.556     1.475    temp_sense/clk_100mhz
    SLICE_X12Y125        FDRE                                         r  temp_sense/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  temp_sense/temp_reg[1]/Q
                         net (fo=1, routed)           0.135     1.775    temp_sense/Inst_TWICtl/tempReg_reg[9]
    SLICE_X13Y125        LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  temp_sense/Inst_TWICtl/tempReg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.820    temp_sense/temp[1]
    SLICE_X13Y125        FDRE                                         r  temp_sense/tempReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.824     1.989    temp_sense/clk_100mhz
    SLICE_X13Y125        FDRE                                         r  temp_sense/tempReg_reg[9]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.107     1.595    temp_sense/tempReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 temp_sense/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sense/tempReg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.534%)  route 0.131ns (44.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.557     1.476    temp_sense/Inst_TWICtl/clk_100mhz
    SLICE_X12Y126        FDRE                                         r  temp_sense/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  temp_sense/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=5, routed)           0.131     1.772    temp_sense/dataByte[5]
    SLICE_X14Y125        FDRE                                         r  temp_sense/tempReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.824     1.989    temp_sense/clk_100mhz
    SLICE_X14Y125        FDRE                                         r  temp_sense/tempReg_reg[5]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.052     1.540    temp_sense/tempReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y121   temp_valid_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y121    temp_valid_reg[0]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y127   temp_sense/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y127   temp_sense/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y129   temp_sense/Inst_TWICtl/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y128   temp_sense/Inst_TWICtl/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y129   temp_sense/Inst_TWICtl/FSM_gray_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y129   temp_sense/Inst_TWICtl/FSM_gray_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y123    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132    temp_sense/Inst_TWICtl/busFreeCnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132    temp_sense/Inst_TWICtl/busFreeCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y132    temp_sense/Inst_TWICtl/busFreeCnt_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132    temp_sense/Inst_TWICtl/busFreeCnt_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132    temp_sense/Inst_TWICtl/busFreeCnt_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132    temp_sense/Inst_TWICtl/busFreeCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y125    temp_sense/Inst_TWICtl/sync_sda_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y131   temp_sense/waitCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y131   temp_sense/waitCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y131   temp_sense/waitCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y127   temp_sense/Inst_TWICtl/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y127   temp_sense/Inst_TWICtl/ERR_O_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y123    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y127    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y127    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[17]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y127    temp_sense/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           43  Failing Endpoints,  Worst Slack       -8.062ns,  Total Violation     -287.630ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.062ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/color_sq3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.763ns  (logic 2.121ns (44.534%)  route 2.642ns (55.466%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.269 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 f  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 f  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 r  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.485    39.242    mgame1/lut1/FSM_sequential_state[2]_i_3_n_0_repN_alias
    SLICE_X15Y121        LUT3 (Prop_lut3_I1_O)        0.124    39.366 f  mgame1/lut1/color_sq3[7]_i_2/O
                         net (fo=1, routed)           0.492    39.858    mgame1/lut1/color_sq3[7]_i_2_n_0
    SLICE_X14Y122        LUT6 (Prop_lut6_I0_O)        0.124    39.982 r  mgame1/lut1/color_sq3[7]_i_1/O
                         net (fo=1, routed)           0.000    39.982    mgame1/lut1_n_1
    SLICE_X14Y122        FDRE                                         r  mgame1/color_sq3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.497    32.269    mgame1/clk_out1
    SLICE_X14Y122        FDRE                                         r  mgame1/color_sq3_reg[7]/C
                         clock pessimism              0.000    32.269    
                         clock uncertainty           -0.430    31.839    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)        0.081    31.920    mgame1/color_sq3_reg[7]
  -------------------------------------------------------------------
                         required time                         31.920    
                         arrival time                         -39.982    
  -------------------------------------------------------------------
                         slack                                 -8.062    

Slack (VIOLATED) :        -7.940ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.390ns  (logic 1.997ns (45.491%)  route 2.393ns (54.509%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.268 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 r  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 r  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 f  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.189    38.946    mgame1/FSM_sequential_state[2]_i_3_n_0_repN
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.124    39.070 r  mgame1/start_temp[11]_i_1_comp_1/O
                         net (fo=12, routed)          0.539    39.609    mgame1/start_temp[11]_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.496    32.268    mgame1/clk_out1
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[2]/C
                         clock pessimism              0.000    32.268    
                         clock uncertainty           -0.430    31.838    
    SLICE_X14Y123        FDRE (Setup_fdre_C_CE)      -0.169    31.669    mgame1/start_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         31.669    
                         arrival time                         -39.609    
  -------------------------------------------------------------------
                         slack                                 -7.940    

Slack (VIOLATED) :        -7.940ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.390ns  (logic 1.997ns (45.491%)  route 2.393ns (54.509%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.268 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 r  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 r  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 f  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.189    38.946    mgame1/FSM_sequential_state[2]_i_3_n_0_repN
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.124    39.070 r  mgame1/start_temp[11]_i_1_comp_1/O
                         net (fo=12, routed)          0.539    39.609    mgame1/start_temp[11]_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.496    32.268    mgame1/clk_out1
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[3]/C
                         clock pessimism              0.000    32.268    
                         clock uncertainty           -0.430    31.838    
    SLICE_X14Y123        FDRE (Setup_fdre_C_CE)      -0.169    31.669    mgame1/start_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         31.669    
                         arrival time                         -39.609    
  -------------------------------------------------------------------
                         slack                                 -7.940    

Slack (VIOLATED) :        -7.940ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.390ns  (logic 1.997ns (45.491%)  route 2.393ns (54.509%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.268 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 r  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 r  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 f  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.189    38.946    mgame1/FSM_sequential_state[2]_i_3_n_0_repN
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.124    39.070 r  mgame1/start_temp[11]_i_1_comp_1/O
                         net (fo=12, routed)          0.539    39.609    mgame1/start_temp[11]_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.496    32.268    mgame1/clk_out1
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[4]/C
                         clock pessimism              0.000    32.268    
                         clock uncertainty           -0.430    31.838    
    SLICE_X14Y123        FDRE (Setup_fdre_C_CE)      -0.169    31.669    mgame1/start_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         31.669    
                         arrival time                         -39.609    
  -------------------------------------------------------------------
                         slack                                 -7.940    

Slack (VIOLATED) :        -7.940ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.390ns  (logic 1.997ns (45.491%)  route 2.393ns (54.509%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 32.268 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 r  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 r  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 f  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.189    38.946    mgame1/FSM_sequential_state[2]_i_3_n_0_repN
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.124    39.070 r  mgame1/start_temp[11]_i_1_comp_1/O
                         net (fo=12, routed)          0.539    39.609    mgame1/start_temp[11]_i_1_n_0
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.496    32.268    mgame1/clk_out1
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[5]/C
                         clock pessimism              0.000    32.268    
                         clock uncertainty           -0.430    31.838    
    SLICE_X14Y123        FDRE (Setup_fdre_C_CE)      -0.169    31.669    mgame1/start_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         31.669    
                         arrival time                         -39.609    
  -------------------------------------------------------------------
                         slack                                 -7.940    

Slack (VIOLATED) :        -7.825ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.529ns  (logic 2.121ns (46.835%)  route 2.408ns (53.165%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 32.272 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 f  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 f  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.452    38.771    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.895 r  mgame1/FSM_sequential_state[2]_i_3_replica_1/O
                         net (fo=1, routed)           0.443    39.338    mgame1/FSM_sequential_state[2]_i_3_n_0_repN_1
    SLICE_X10Y122        LUT5 (Prop_lut5_I4_O)        0.124    39.462 r  mgame1/FSM_sequential_state[0]_i_2_comp/O
                         net (fo=1, routed)           0.162    39.624    mgame1/state__1[0]
    SLICE_X10Y122        LUT6 (Prop_lut6_I4_O)        0.124    39.748 r  mgame1/FSM_sequential_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    39.748    mgame1/FSM_sequential_state[0]_i_1_n_0
    SLICE_X10Y122        FDRE                                         r  mgame1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.500    32.272    mgame1/clk_out1
    SLICE_X10Y122        FDRE                                         r  mgame1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000    32.272    
                         clock uncertainty           -0.430    31.842    
    SLICE_X10Y122        FDRE (Setup_fdre_C_D)        0.081    31.923    mgame1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         31.923    
                         arrival time                         -39.748    
  -------------------------------------------------------------------
                         slack                                 -7.825    

Slack (VIOLATED) :        -7.765ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/color_sq1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.462ns  (logic 2.121ns (47.536%)  route 2.341ns (52.463%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.269 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 f  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 f  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 r  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.511    39.268    mgame1/lut1/FSM_sequential_state[2]_i_3_n_0_repN_alias
    SLICE_X14Y122        LUT3 (Prop_lut3_I1_O)        0.124    39.392 f  mgame1/lut1/color_sq3[11]_i_2/O
                         net (fo=1, routed)           0.165    39.557    mgame1/lut1/color_sq3[11]_i_2_n_0
    SLICE_X14Y122        LUT6 (Prop_lut6_I3_O)        0.124    39.681 r  mgame1/lut1/color_sq1[3]_i_1/O
                         net (fo=1, routed)           0.000    39.681    mgame1/lut1_n_8
    SLICE_X14Y122        FDRE                                         r  mgame1/color_sq1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.497    32.269    mgame1/clk_out1
    SLICE_X14Y122        FDRE                                         r  mgame1/color_sq1_reg[3]/C
                         clock pessimism              0.000    32.269    
                         clock uncertainty           -0.430    31.839    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)        0.077    31.916    mgame1/color_sq1_reg[3]
  -------------------------------------------------------------------
                         required time                         31.916    
                         arrival time                         -39.681    
  -------------------------------------------------------------------
                         slack                                 -7.765    

Slack (VIOLATED) :        -7.755ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/color_sq1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.406ns  (logic 2.121ns (48.142%)  route 2.285ns (51.858%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 32.269 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 f  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 f  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 r  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.471    39.228    mgame1/lut1/FSM_sequential_state[2]_i_3_n_0_repN_alias
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.124    39.352 r  mgame1/lut1/color_sq1[7]_i_2/O
                         net (fo=1, routed)           0.149    39.501    mgame1/lut1/color_sq1[7]_i_2_n_0
    SLICE_X15Y122        LUT3 (Prop_lut3_I0_O)        0.124    39.625 r  mgame1/lut1/color_sq1[7]_i_1/O
                         net (fo=1, routed)           0.000    39.625    mgame1/lut1_n_7
    SLICE_X15Y122        FDRE                                         r  mgame1/color_sq1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.497    32.269    mgame1/clk_out1
    SLICE_X15Y122        FDRE                                         r  mgame1/color_sq1_reg[7]/C
                         clock pessimism              0.000    32.269    
                         clock uncertainty           -0.430    31.839    
    SLICE_X15Y122        FDRE (Setup_fdre_C_D)        0.031    31.870    mgame1/color_sq1_reg[7]
  -------------------------------------------------------------------
                         required time                         31.870    
                         arrival time                         -39.625    
  -------------------------------------------------------------------
                         slack                                 -7.755    

Slack (VIOLATED) :        -7.738ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.185ns  (logic 1.997ns (47.713%)  route 2.188ns (52.287%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 32.266 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 r  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 r  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 f  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.189    38.946    mgame1/FSM_sequential_state[2]_i_3_n_0_repN
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.124    39.070 r  mgame1/start_temp[11]_i_1_comp_1/O
                         net (fo=12, routed)          0.335    39.405    mgame1/start_temp[11]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.494    32.266    mgame1/clk_out1
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[0]/C
                         clock pessimism              0.000    32.266    
                         clock uncertainty           -0.430    31.836    
    SLICE_X14Y124        FDRE (Setup_fdre_C_CE)      -0.169    31.667    mgame1/start_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         31.667    
                         arrival time                         -39.405    
  -------------------------------------------------------------------
                         slack                                 -7.738    

Slack (VIOLATED) :        -7.738ns  (required time - arrival time)
  Source:                 temp_valid_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@30.769ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.185ns  (logic 1.997ns (47.713%)  route 2.188ns (52.287%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 32.266 - 30.769 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.617    35.219    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.456    35.675 r  temp_valid_reg[1]/Q
                         net (fo=11, routed)          0.447    36.122    mgame1/temp_valid[1]
    SLICE_X13Y120        LUT2 (Prop_lut2_I0_O)        0.124    36.246 r  mgame1/FSM_sequential_state[2]_i_19/O
                         net (fo=1, routed)           0.000    36.246    mgame1/FSM_sequential_state[2]_i_19_n_0
    SLICE_X13Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.796 r  mgame1/FSM_sequential_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.796    mgame1/FSM_sequential_state_reg[2]_i_12_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.109 r  mgame1/FSM_sequential_state_reg[2]_i_5/O[3]
                         net (fo=1, routed)           0.904    38.013    mgame1/diff11_out[7]
    SLICE_X13Y124        LUT4 (Prop_lut4_I0_O)        0.306    38.319 r  mgame1/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.314    38.633    mgame1/FSM_sequential_state[2]_i_6_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.757 f  mgame1/FSM_sequential_state[2]_i_3_replica/O
                         net (fo=8, routed)           0.189    38.946    mgame1/FSM_sequential_state[2]_i_3_n_0_repN
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.124    39.070 r  mgame1/start_temp[11]_i_1_comp_1/O
                         net (fo=12, routed)          0.335    39.405    mgame1/start_temp[11]_i_1_n_0
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.769 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683    32.452    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    28.758 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    30.681    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.772 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         1.494    32.266    mgame1/clk_out1
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[10]/C
                         clock pessimism              0.000    32.266    
                         clock uncertainty           -0.430    31.836    
    SLICE_X14Y124        FDRE (Setup_fdre_C_CE)      -0.169    31.667    mgame1/start_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         31.667    
                         arrival time                         -39.405    
  -------------------------------------------------------------------
                         slack                                 -7.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 temp_valid_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.501%)  route 0.123ns (46.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.557     1.476    clk_100mhz_IBUF_BUFG
    SLICE_X13Y123        FDRE                                         r  temp_valid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  temp_valid_reg[8]/Q
                         net (fo=11, routed)          0.123     1.740    mgame1/temp_valid[8]
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.827    mgame1/clk_out1
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[8]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.430     1.258    
    SLICE_X14Y124        FDRE (Hold_fdre_C_D)         0.053     1.311    mgame1/start_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 temp_valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.271%)  route 0.227ns (61.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.560     1.479    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  temp_valid_reg[2]/Q
                         net (fo=11, routed)          0.227     1.848    mgame1/temp_valid[2]
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.828    mgame1/clk_out1
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[2]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.430     1.259    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.063     1.322    mgame1/start_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 temp_valid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.909%)  route 0.221ns (61.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.560     1.479    clk_100mhz_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  temp_valid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  temp_valid_reg[3]/Q
                         net (fo=11, routed)          0.221     1.842    mgame1/temp_valid[3]
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.828    mgame1/clk_out1
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[3]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.430     1.259    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.053     1.312    mgame1/start_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 temp_valid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.164%)  route 0.228ns (61.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    clk_100mhz_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  temp_valid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_valid_reg[6]/Q
                         net (fo=11, routed)          0.228     1.848    mgame1/temp_valid[6]
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.827    mgame1/clk_out1
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[6]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.430     1.258    
    SLICE_X14Y124        FDRE (Hold_fdre_C_D)         0.060     1.318    mgame1/start_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 temp_valid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.677%)  route 0.233ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    clk_100mhz_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  temp_valid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_valid_reg[5]/Q
                         net (fo=11, routed)          0.233     1.853    mgame1/temp_valid[5]
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.828    mgame1/clk_out1
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[5]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.430     1.259    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.059     1.318    mgame1/start_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 temp_valid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.673%)  route 0.291ns (67.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    clk_100mhz_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  temp_valid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_valid_reg[11]/Q
                         net (fo=10, routed)          0.291     1.910    mgame1/temp_valid[11]
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.827    mgame1/clk_out1
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[11]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.430     1.258    
    SLICE_X14Y124        FDRE (Hold_fdre_C_D)         0.090     1.348    mgame1/start_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 temp_valid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.698%)  route 0.304ns (68.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    clk_100mhz_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  temp_valid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_valid_reg[10]/Q
                         net (fo=11, routed)          0.304     1.923    mgame1/temp_valid[10]
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.827    mgame1/clk_out1
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[10]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.430     1.258    
    SLICE_X14Y124        FDRE (Hold_fdre_C_D)         0.083     1.341    mgame1/start_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 temp_valid_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.183%)  route 0.277ns (62.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    clk_100mhz_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  temp_valid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  temp_valid_reg[4]/Q
                         net (fo=11, routed)          0.277     1.919    mgame1/temp_valid[4]
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.828    mgame1/clk_out1
    SLICE_X14Y123        FDRE                                         r  mgame1/start_temp_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.430     1.259    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.076     1.335    mgame1/start_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 temp_valid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.665%)  route 0.309ns (65.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    clk_100mhz_IBUF_BUFG
    SLICE_X12Y121        FDRE                                         r  temp_valid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  temp_valid_reg[7]/Q
                         net (fo=11, routed)          0.309     1.952    mgame1/temp_valid[7]
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.827    mgame1/clk_out1
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[7]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.430     1.258    
    SLICE_X14Y124        FDRE (Hold_fdre_C_D)         0.064     1.322    mgame1/start_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 temp_valid_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgame1/start_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.207%)  route 0.377ns (72.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.559     1.478    clk_100mhz_IBUF_BUFG
    SLICE_X13Y121        FDRE                                         r  temp_valid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  temp_valid_reg[9]/Q
                         net (fo=11, routed)          0.377     1.997    mgame1/temp_valid[9]
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout1_buf/O
                         net (fo=341, routed)         0.826     0.827    mgame1/clk_out1
    SLICE_X14Y124        FDRE                                         r  mgame1/start_temp_reg[9]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.430     1.258    
    SLICE_X14Y124        FDRE (Hold_fdre_C_D)         0.064     1.322    mgame1/start_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.675    





