verilog xil_defaultlib  \
"../../../bd/AGENT/ip/AGENT_PG_0_0/sim/AGENT_PG_0_0.v" \
"../../../bd/AGENT/ip/AGENT_cnst_1_1bit_1/sim/AGENT_cnst_1_1bit_1.v" \
"../../../bd/AGENT/sim/AGENT.v" \
"../../../bd/AGENT/ip/AGENT_Action_RAM_0_0/sim/AGENT_Action_RAM_0_0.v" \
"../../../bd/AGENT/ip/AGENT_cnst_0_4bit_0/sim/AGENT_cnst_0_4bit_0.v" \
"../../../bd/AGENT/ip/AGENT_Action_RAM_2_0/sim/AGENT_Action_RAM_2_0.v" \
"../../../bd/AGENT/ip/AGENT_Action_RAM_3_0/sim/AGENT_Action_RAM_3_0.v" \
"../../../bd/AGENT/ip/AGENT_cnst_1_1bit_2/sim/AGENT_cnst_1_1bit_2.v" \
"../../../bd/AGENT/ip/AGENT_Action_RAM_1_0/sim/AGENT_Action_RAM_1_0.v" \
"../../../bd/AGENT/ip/AGENT_reg_2bit_0_0/sim/AGENT_reg_2bit_0_0.v" \
"../../../bd/AGENT/ip/AGENT_reg_32bit_0_0/sim/AGENT_reg_32bit_0_0.v" \
"../../../bd/AGENT/ip/AGENT_decoder_0_0/sim/AGENT_decoder_0_0.v" \
"../../../bd/AGENT/ip/AGENT_QA_0_0/sim/AGENT_QA_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
