WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 19 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 19 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 19 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 7069671 heartbeat IPC: 2.18837 cumulative IPC: 2.18837 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11506277 heartbeat IPC: 2.25398 cumulative IPC: 2.22069 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 15877699 heartbeat IPC: 2.28759 cumulative IPC: 2.24255 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 20198024 heartbeat IPC: 2.31465 cumulative IPC: 2.26015 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 24645962 heartbeat IPC: 2.24824 cumulative IPC: 2.25776 (Simulation time: 0 hr 2 min 15 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 22145916 cumulative IPC: 2.25776 (Simulation time: 0 hr 2 min 15 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 22145916 (Simulation time: 0 hr 2 min 15 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.25776 instructions: 50000004 cycles: 22145916
CPU 0 Branch Prediction Accuracy: 94.81% MPKI: 8.73862 Average ROB Occupancy at Mispredict: 31.8238
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53074
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.20456
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

LLC TOTAL       ACCESS:       1127  HIT:          0  MISS:       1127
LLC LOAD         ACCESS:       1032  HIT:          0  MISS:       1032
LLC RFO          ACCESS:         69  HIT:          0  MISS:         69
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 104.015 cycles
cpu0_DTLB TOTAL       ACCESS:   11366463  HIT:   11366422  MISS:         41
cpu0_DTLB LOAD         ACCESS:   11366463  HIT:   11366422  MISS:         41
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 123.171 cycles
cpu0_ITLB TOTAL       ACCESS:     498507  HIT:     498447  MISS:         60
cpu0_ITLB LOAD         ACCESS:     498507  HIT:     498447  MISS:         60
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 134.167 cycles
cpu0_L1D TOTAL       ACCESS:   13716483  HIT:   13715658  MISS:        825
cpu0_L1D LOAD         ACCESS:    7853612  HIT:    7853517  MISS:         95
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5862833  HIT:    5862129  MISS:        704
cpu0_L1D TRANSLATION  ACCESS:         38  HIT:         12  MISS:         26
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.8122 cycles
cpu0_L1I TOTAL       ACCESS:     606718  HIT:     558075  MISS:      48643
cpu0_L1I LOAD         ACCESS:     606718  HIT:     558075  MISS:      48643
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.17565 cycles
cpu0_L2C TOTAL       ACCESS:      23093  HIT:      21966  MISS:       1127
cpu0_L2C LOAD         ACCESS:      22998  HIT:      21966  MISS:       1032
cpu0_L2C RFO          ACCESS:         69  HIT:          0  MISS:         69
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.015 cycles
cpu0_STLB TOTAL       ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD         ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 345.055 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        787
  ROW_BUFFER_MISS:        340
 AVG DBUS CONGESTED CYCLE:    3.89287
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
