digraph "CFG for '_Z9kLogGammaPfS_j' function" {
	label="CFG for '_Z9kLogGammaPfS_j' function";

	Node0x5236400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = mul i32 %4, %9\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %15 = add i32 %13, %14\l  %16 = udiv i32 %12, %9\l  %17 = mul i32 %16, %9\l  %18 = icmp ugt i32 %12, %17\l  %19 = zext i1 %18 to i32\l  %20 = add i32 %16, %19\l  %21 = mul i32 %20, %9\l  %22 = icmp ult i32 %15, %2\l  br i1 %22, label %24, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5236400:s0 -> Node0x52389b0;
	Node0x5236400:s1 -> Node0x5238a40;
	Node0x5238a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%23:\l23:                                               \l  ret void\l}"];
	Node0x52389b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%24:\l24:                                               \l  %25 = phi i32 [ %328, %316 ], [ %15, %3 ]\l  %26 = zext i32 %25 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !16\l  %29 = tail call float @llvm.fabs.f32(float %28)\l  %30 = fcmp olt float %29, 1.562500e-02\l  br i1 %30, label %31, label %50\l|{<s0>T|<s1>F}}"];
	Node0x52389b0:s0 -> Node0x5239c60;
	Node0x52389b0:s1 -> Node0x5239cf0;
	Node0x5239c60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%31:\l31:                                               \l  %32 = tail call float @llvm.fmuladd.f32(float %29, float 0x3FD1513220000000,\l... float 0xBFD9A4D560000000)\l  %33 = tail call float @llvm.fmuladd.f32(float %29, float %32, float\l... 0x3FEA51A660000000)\l  %34 = tail call float @llvm.fmuladd.f32(float %29, float %33, float\l... 0xBFE2788D00000000)\l  %35 = tail call i1 @llvm.amdgcn.class.f32(float %29, i32 144)\l  %36 = select i1 %35, float 0x41F0000000000000, float 1.000000e+00\l  %37 = fmul float %29, %36\l  %38 = tail call float @llvm.log2.f32(float %37)\l  %39 = fmul float %38, 0x3FE62E42E0000000\l  %40 = tail call i1 @llvm.amdgcn.class.f32(float %38, i32 519)\l  %41 = fneg float %39\l  %42 = tail call float @llvm.fma.f32(float %38, float 0x3FE62E42E0000000,\l... float %41)\l  %43 = tail call float @llvm.fma.f32(float %38, float 0x3E6EFA39E0000000,\l... float %42)\l  %44 = fadd float %39, %43\l  %45 = select i1 %40, float %38, float %44\l  %46 = select i1 %35, float 0x40362E4300000000, float 0.000000e+00\l  %47 = fsub float %45, %46\l  %48 = fneg float %47\l  %49 = tail call float @llvm.fmuladd.f32(float %29, float %34, float %48)\l  br label %244\l}"];
	Node0x5239c60 -> Node0x523b730;
	Node0x5239cf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%50:\l50:                                               \l  %51 = fcmp olt float %29, 2.000000e+00\l  br i1 %51, label %52, label %146\l|{<s0>T|<s1>F}}"];
	Node0x5239cf0:s0 -> Node0x523b880;
	Node0x5239cf0:s1 -> Node0x523b910;
	Node0x523b880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%52:\l52:                                               \l  %53 = fcmp ugt float %29, 0x3FECCCCCC0000000\l  br i1 %53, label %77, label %54\l|{<s0>T|<s1>F}}"];
	Node0x523b880:s0 -> Node0x523bae0;
	Node0x523b880:s1 -> Node0x523bb70;
	Node0x523bb70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%54:\l54:                                               \l  %55 = tail call i1 @llvm.amdgcn.class.f32(float %29, i32 144)\l  %56 = select i1 %55, float 0x41F0000000000000, float 1.000000e+00\l  %57 = fmul float %29, %56\l  %58 = tail call float @llvm.log2.f32(float %57)\l  %59 = fmul float %58, 0x3FE62E42E0000000\l  %60 = tail call i1 @llvm.amdgcn.class.f32(float %58, i32 519)\l  %61 = fneg float %59\l  %62 = tail call float @llvm.fma.f32(float %58, float 0x3FE62E42E0000000,\l... float %61)\l  %63 = tail call float @llvm.fma.f32(float %58, float 0x3E6EFA39E0000000,\l... float %62)\l  %64 = fadd float %59, %63\l  %65 = select i1 %60, float %58, float %64\l  %66 = select i1 %55, float 0x40362E4300000000, float 0.000000e+00\l  %67 = fsub float %65, %66\l  %68 = fneg float %67\l  %69 = fsub float 1.000000e+00, %29\l  %70 = fcmp olt float %29, 0x3FE7694460000000\l  %71 = fadd float %29, 0xBFDD8B6180000000\l  %72 = select i1 %70, float %71, float %69\l  %73 = zext i1 %70 to i32\l  %74 = fcmp olt float %29, 0x3FCDA66120000000\l  %75 = select i1 %74, float %29, float %72\l  %76 = select i1 %74, i32 2, i32 %73\l  br label %88\l}"];
	Node0x523bb70 -> Node0x523ceb0;
	Node0x523bae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%77:\l77:                                               \l  %78 = fsub float 2.000000e+00, %29\l  %79 = fcmp olt float %29, 0x3FFBB4A240000000\l  %80 = fadd float %29, 0xBFF762D860000000\l  %81 = select i1 %79, float %80, float %78\l  %82 = select i1 %79, float 1.000000e+00, float %78\l  %83 = fptosi float %82 to i32\l  %84 = fcmp olt float %29, 0x3FF3AE1480000000\l  %85 = fadd float %29, -1.000000e+00\l  %86 = select i1 %84, float %85, float %81\l  %87 = select i1 %84, i32 2, i32 %83\l  br label %88\l}"];
	Node0x523bae0 -> Node0x523ceb0;
	Node0x523ceb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%88:\l88:                                               \l  %89 = phi float [ %75, %54 ], [ %86, %77 ]\l  %90 = phi i32 [ %76, %54 ], [ %87, %77 ]\l  %91 = phi float [ %68, %54 ], [ 0.000000e+00, %77 ]\l  switch i32 %90, label %244 [\l    i32 0, label %92\l    i32 1, label %108\l    i32 2, label %130\l  ]\l|{<s0>def|<s1>0|<s2>1|<s3>2}}"];
	Node0x523ceb0:s0 -> Node0x523b730;
	Node0x523ceb0:s1 -> Node0x523d8f0;
	Node0x523ceb0:s2 -> Node0x523d970;
	Node0x523ceb0:s3 -> Node0x523da00;
	Node0x523d8f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%92:\l92:                                               \l  %93 = fmul float %89, %89\l  %94 = tail call float @llvm.fmuladd.f32(float %93, float 0x3EFA707440000000,\l... float 0x3F2CF2ECE0000000)\l  %95 = tail call float @llvm.fmuladd.f32(float %93, float %94, float\l... 0x3F538A9420000000)\l  %96 = tail call float @llvm.fmuladd.f32(float %93, float %95, float\l... 0x3F7E404FC0000000)\l  %97 = tail call float @llvm.fmuladd.f32(float %93, float %96, float\l... 0x3FB13E0020000000)\l  %98 = tail call float @llvm.fmuladd.f32(float %93, float %97, float\l... 0x3FB3C467E0000000)\l  %99 = tail call float @llvm.fmuladd.f32(float %93, float 0x3F07858EA0000000,\l... float 0x3F1C5088A0000000)\l  %100 = tail call float @llvm.fmuladd.f32(float %93, float %99, float\l... 0x3F40B6C680000000)\l  %101 = tail call float @llvm.fmuladd.f32(float %93, float %100, float\l... 0x3F67ADD8C0000000)\l  %102 = tail call float @llvm.fmuladd.f32(float %93, float %101, float\l... 0x3F951322A0000000)\l  %103 = tail call float @llvm.fmuladd.f32(float %93, float %102, float\l... 0x3FD4A34CC0000000)\l  %104 = fmul float %93, %103\l  %105 = tail call float @llvm.fmuladd.f32(float %89, float %98, float %104)\l  %106 = tail call float @llvm.fmuladd.f32(float %89, float -5.000000e-01,\l... float %105)\l  %107 = fadd float %91, %106\l  br label %244\l}"];
	Node0x523d8f0 -> Node0x523b730;
	Node0x523d970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%108:\l108:                                              \l  %109 = fmul float %89, %89\l  %110 = fmul float %89, %109\l  %111 = tail call float @llvm.fmuladd.f32(float %110, float\l... 0x3F34AF6D60000000, float 0xBF56FE8EC0000000)\l  %112 = tail call float @llvm.fmuladd.f32(float %110, float %111, float\l... 0x3F78FCE0E0000000)\l  %113 = tail call float @llvm.fmuladd.f32(float %110, float %112, float\l... 0xBFA0C9A8E0000000)\l  %114 = tail call float @llvm.fmuladd.f32(float %110, float %113, float\l... 0x3FDEF72BC0000000)\l  %115 = tail call float @llvm.fmuladd.f32(float %110, float\l... 0xBF347F24E0000000, float 0x3F4CDF0CE0000000)\l  %116 = tail call float @llvm.fmuladd.f32(float %110, float %115, float\l... 0xBF6E2EFFC0000000)\l  %117 = tail call float @llvm.fmuladd.f32(float %110, float %116, float\l... 0x3F9266E7A0000000)\l  %118 = tail call float @llvm.fmuladd.f32(float %110, float %117, float\l... 0xBFC2E42780000000)\l  %119 = tail call float @llvm.fmuladd.f32(float %110, float\l... 0x3F35FD3EE0000000, float 0xBF41A610A0000000)\l  %120 = tail call float @llvm.fmuladd.f32(float %110, float %119, float\l... 0x3F6282D320000000)\l  %121 = tail call float @llvm.fmuladd.f32(float %110, float %120, float\l... 0xBF851F9FC0000000)\l  %122 = tail call float @llvm.fmuladd.f32(float %110, float %121, float\l... 0x3FB08B42A0000000)\l  %123 = tail call float @llvm.fmuladd.f32(float %89, float %122, float %118)\l  %124 = fneg float %123\l  %125 = tail call float @llvm.fmuladd.f32(float %110, float %124, float\l... 0xBC50C7CAA0000000)\l  %126 = fneg float %125\l  %127 = tail call float @llvm.fmuladd.f32(float %109, float %114, float %126)\l  %128 = fadd float %127, 0xBFBF19B9C0000000\l  %129 = fadd float %91, %128\l  br label %244\l}"];
	Node0x523d970 -> Node0x523b730;
	Node0x523da00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%130:\l130:                                              \l  %131 = tail call float @llvm.fmuladd.f32(float %89, float\l... 0x3F8B678BC0000000, float 0x3FCD4EAF00000000)\l  %132 = tail call float @llvm.fmuladd.f32(float %89, float %131, float\l... 0x3FEF497640000000)\l  %133 = tail call float @llvm.fmuladd.f32(float %89, float %132, float\l... 0x3FF7475CE0000000)\l  %134 = tail call float @llvm.fmuladd.f32(float %89, float %133, float\l... 0x3FE4401E80000000)\l  %135 = tail call float @llvm.fmuladd.f32(float %89, float %134, float\l... 0xBFB3C467E0000000)\l  %136 = fmul float %89, %135\l  %137 = tail call float @llvm.fmuladd.f32(float %89, float\l... 0x3F6A5ABB60000000, float 0x3FBAAE55E0000000)\l  %138 = tail call float @llvm.fmuladd.f32(float %89, float %137, float\l... 0x3FE89DFBE0000000)\l  %139 = tail call float @llvm.fmuladd.f32(float %89, float %138, float\l... 0x40010725A0000000)\l  %140 = tail call float @llvm.fmuladd.f32(float %89, float %139, float\l... 0x4003A5D7C0000000)\l  %141 = tail call float @llvm.fmuladd.f32(float %89, float %140, float\l... 1.000000e+00)\l  %142 = tail call float @llvm.amdgcn.rcp.f32(float %141)\l  %143 = fmul float %136, %142\l  %144 = tail call float @llvm.fmuladd.f32(float %89, float -5.000000e-01,\l... float %143)\l  %145 = fadd float %91, %144\l  br label %244\l}"];
	Node0x523da00 -> Node0x523b730;
	Node0x523b910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%146:\l146:                                              \l  %147 = fcmp olt float %29, 8.000000e+00\l  br i1 %147, label %148, label %201\l|{<s0>T|<s1>F}}"];
	Node0x523b910:s0 -> Node0x5242b90;
	Node0x523b910:s1 -> Node0x5242be0;
	Node0x5242b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%148:\l148:                                              \l  %149 = fptosi float %29 to i32\l  %150 = sitofp i32 %149 to float\l  %151 = fsub float %29, %150\l  %152 = tail call float @llvm.fmuladd.f32(float %151, float\l... 0x3F00BFECE0000000, float 0x3F5E26B680000000)\l  %153 = tail call float @llvm.fmuladd.f32(float %151, float %152, float\l... 0x3F9B481C80000000)\l  %154 = tail call float @llvm.fmuladd.f32(float %151, float %153, float\l... 0x3FC2BB9CC0000000)\l  %155 = tail call float @llvm.fmuladd.f32(float %151, float %154, float\l... 0x3FD4D98F40000000)\l  %156 = tail call float @llvm.fmuladd.f32(float %151, float %155, float\l... 0x3FCB848B40000000)\l  %157 = tail call float @llvm.fmuladd.f32(float %151, float %156, float\l... 0xBFB3C467E0000000)\l  %158 = fmul float %151, %157\l  %159 = tail call float @llvm.fmuladd.f32(float %151, float\l... 0x3EDEBAF7A0000000, float 0x3F497DDAC0000000)\l  %160 = tail call float @llvm.fmuladd.f32(float %151, float %159, float\l... 0x3F9317EA80000000)\l  %161 = tail call float @llvm.fmuladd.f32(float %151, float %160, float\l... 0x3FC601EDC0000000)\l  %162 = tail call float @llvm.fmuladd.f32(float %151, float %161, float\l... 0x3FE71A18A0000000)\l  %163 = tail call float @llvm.fmuladd.f32(float %151, float %162, float\l... 0x3FF645A760000000)\l  %164 = tail call float @llvm.fmuladd.f32(float %151, float %163, float\l... 1.000000e+00)\l  %165 = tail call float @llvm.amdgcn.rcp.f32(float %164)\l  %166 = fmul float %158, %165\l  %167 = tail call float @llvm.fmuladd.f32(float %151, float 5.000000e-01,\l... float %166)\l  %168 = fadd float %151, 2.000000e+00\l  %169 = fadd float %151, 3.000000e+00\l  %170 = fadd float %151, 4.000000e+00\l  %171 = fadd float %151, 5.000000e+00\l  %172 = fadd float %151, 6.000000e+00\l  %173 = icmp sgt i32 %149, 2\l  %174 = select i1 %173, float %168, float 1.000000e+00\l  %175 = icmp sgt i32 %149, 3\l  %176 = select i1 %175, float %169, float 1.000000e+00\l  %177 = fmul float %174, %176\l  %178 = icmp sgt i32 %149, 4\l  %179 = select i1 %178, float %170, float 1.000000e+00\l  %180 = fmul float %179, %177\l  %181 = icmp sgt i32 %149, 5\l  %182 = select i1 %181, float %171, float 1.000000e+00\l  %183 = fmul float %182, %180\l  %184 = icmp sgt i32 %149, 6\l  %185 = select i1 %184, float %172, float 1.000000e+00\l  %186 = fmul float %185, %183\l  %187 = tail call i1 @llvm.amdgcn.class.f32(float %186, i32 144)\l  %188 = select i1 %187, float 0x41F0000000000000, float 1.000000e+00\l  %189 = fmul float %186, %188\l  %190 = tail call float @llvm.log2.f32(float %189)\l  %191 = fmul float %190, 0x3FE62E42E0000000\l  %192 = tail call i1 @llvm.amdgcn.class.f32(float %190, i32 519)\l  %193 = fneg float %191\l  %194 = tail call float @llvm.fma.f32(float %190, float 0x3FE62E42E0000000,\l... float %193)\l  %195 = tail call float @llvm.fma.f32(float %190, float 0x3E6EFA39E0000000,\l... float %194)\l  %196 = fadd float %191, %195\l  %197 = select i1 %192, float %190, float %196\l  %198 = select i1 %187, float 0x40362E4300000000, float 0.000000e+00\l  %199 = fsub float %197, %198\l  %200 = fadd float %167, %199\l  br label %244\l}"];
	Node0x5242b90 -> Node0x523b730;
	Node0x5242be0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%201:\l201:                                              \l  %202 = fcmp olt float %29, 0x4390000000000000\l  br i1 %202, label %203, label %228\l|{<s0>T|<s1>F}}"];
	Node0x5242be0:s0 -> Node0x5245c30;
	Node0x5242be0:s1 -> Node0x5245c80;
	Node0x5245c30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%203:\l203:                                              \l  %204 = tail call float @llvm.amdgcn.rcp.f32(float %29)\l  %205 = fmul float %204, %204\l  %206 = tail call float @llvm.fmuladd.f32(float %205, float\l... 0xBF5AB89D00000000, float 0x3F4B67BA40000000)\l  %207 = tail call float @llvm.fmuladd.f32(float %205, float %206, float\l... 0xBF4380CB80000000)\l  %208 = tail call float @llvm.fmuladd.f32(float %205, float %207, float\l... 0x3F4A019FA0000000)\l  %209 = tail call float @llvm.fmuladd.f32(float %205, float %208, float\l... 0xBF66C16C20000000)\l  %210 = tail call float @llvm.fmuladd.f32(float %205, float %209, float\l... 0x3FB5555560000000)\l  %211 = tail call float @llvm.fmuladd.f32(float %204, float %210, float\l... 0x3FDACFE3A0000000)\l  %212 = fadd float %29, -5.000000e-01\l  %213 = tail call i1 @llvm.amdgcn.class.f32(float %29, i32 144)\l  %214 = select i1 %213, float 0x41F0000000000000, float 1.000000e+00\l  %215 = fmul float %29, %214\l  %216 = tail call float @llvm.log2.f32(float %215)\l  %217 = fmul float %216, 0x3FE62E42E0000000\l  %218 = tail call i1 @llvm.amdgcn.class.f32(float %216, i32 519)\l  %219 = fneg float %217\l  %220 = tail call float @llvm.fma.f32(float %216, float 0x3FE62E42E0000000,\l... float %219)\l  %221 = tail call float @llvm.fma.f32(float %216, float 0x3E6EFA39E0000000,\l... float %220)\l  %222 = fadd float %217, %221\l  %223 = select i1 %218, float %216, float %222\l  %224 = select i1 %213, float 0x40362E4300000000, float 0.000000e+00\l  %225 = fsub float %223, %224\l  %226 = fadd float %225, -1.000000e+00\l  %227 = tail call float @llvm.fmuladd.f32(float %212, float %226, float %211)\l  br label %244\l}"];
	Node0x5245c30 -> Node0x523b730;
	Node0x5245c80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%228:\l228:                                              \l  %229 = tail call i1 @llvm.amdgcn.class.f32(float %29, i32 144)\l  %230 = select i1 %229, float 0x41F0000000000000, float 1.000000e+00\l  %231 = fmul float %29, %230\l  %232 = tail call float @llvm.log2.f32(float %231)\l  %233 = fmul float %232, 0x3FE62E42E0000000\l  %234 = tail call i1 @llvm.amdgcn.class.f32(float %232, i32 519)\l  %235 = fneg float %233\l  %236 = tail call float @llvm.fma.f32(float %232, float 0x3FE62E42E0000000,\l... float %235)\l  %237 = tail call float @llvm.fma.f32(float %232, float 0x3E6EFA39E0000000,\l... float %236)\l  %238 = fadd float %233, %237\l  %239 = select i1 %234, float %232, float %238\l  %240 = select i1 %229, float 0x40362E4300000000, float 0.000000e+00\l  %241 = fsub float %239, %240\l  %242 = fneg float %29\l  %243 = tail call float @llvm.fmuladd.f32(float %29, float %241, float %242)\l  br label %244\l}"];
	Node0x5245c80 -> Node0x523b730;
	Node0x523b730 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%244:\l244:                                              \l  %245 = phi float [ %49, %31 ], [ %200, %148 ], [ %227, %203 ], [ %243, %228\l... ], [ %91, %88 ], [ %145, %130 ], [ %129, %108 ], [ %107, %92 ]\l  %246 = fcmp oge float %28, 0.000000e+00\l  br i1 %246, label %247, label %252\l|{<s0>T|<s1>F}}"];
	Node0x523b730:s0 -> Node0x5248380;
	Node0x523b730:s1 -> Node0x52483d0;
	Node0x5248380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%247:\l247:                                              \l  %248 = fcmp oeq float %28, 1.000000e+00\l  %249 = fcmp oeq float %28, 2.000000e+00\l  %250 = or i1 %248, %249\l  %251 = select i1 %250, float 0.000000e+00, float %245\l  br label %316\l}"];
	Node0x5248380 -> Node0x5238bd0;
	Node0x52483d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%252:\l252:                                              \l  %253 = fcmp olt float %29, 0x4160000000000000\l  %254 = fcmp ogt float %29, 0x3EA0000000000000\l  %255 = and i1 %253, %254\l  br i1 %255, label %256, label %316\l|{<s0>T|<s1>F}}"];
	Node0x52483d0:s0 -> Node0x5248950;
	Node0x52483d0:s1 -> Node0x5238bd0;
	Node0x5248950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%256:\l256:                                              \l  %257 = fmul float %29, 5.000000e-01\l  %258 = tail call float @llvm.amdgcn.fract.f32(float %257)\l  %259 = tail call i1 @llvm.amdgcn.class.f32(float %257, i32 516)\l  %260 = fmul float %258, 2.000000e+00\l  %261 = select i1 %259, float 0.000000e+00, float %260\l  %262 = fcmp ogt float %29, 1.000000e+00\l  %263 = select i1 %262, float %261, float %29\l  %264 = fmul float %263, 2.000000e+00\l  %265 = tail call float @llvm.rint.f32(float %264)\l  %266 = tail call float @llvm.fmuladd.f32(float %265, float -5.000000e-01,\l... float %263)\l  %267 = fptosi float %265 to i32\l  %268 = fmul float %266, %266\l  %269 = tail call float @llvm.fmuladd.f32(float %268, float\l... 0x3FCEB54820000000, float 0xBFE3E497C0000000)\l  %270 = tail call float @llvm.fmuladd.f32(float %268, float %269, float\l... 0x400468E6C0000000)\l  %271 = tail call float @llvm.fmuladd.f32(float %268, float %270, float\l... 0xC014ABC1C0000000)\l  %272 = fmul float %266, %268\l  %273 = fmul float %272, %271\l  %274 = tail call float @llvm.fmuladd.f32(float %266, float\l... 0x400921FB60000000, float %273)\l  %275 = tail call float @llvm.fmuladd.f32(float %268, float\l... 0x3FA97CA880000000, float 0x3FCC85D3A0000000)\l  %276 = tail call float @llvm.fmuladd.f32(float %268, float %275, float\l... 0xBFF55A3B40000000)\l  %277 = tail call float @llvm.fmuladd.f32(float %268, float %276, float\l... 0x40103C1A60000000)\l  %278 = tail call float @llvm.fmuladd.f32(float %268, float %277, float\l... 0xC013BD3CC0000000)\l  %279 = tail call float @llvm.fmuladd.f32(float %268, float %278, float\l... 1.000000e+00)\l  %280 = and i32 %267, 1\l  %281 = icmp eq i32 %280, 0\l  %282 = select i1 %281, float %274, float %279\l  %283 = bitcast float %282 to i32\l  %284 = shl i32 %267, 30\l  %285 = and i32 %284, -2147483648\l  %286 = bitcast float %28 to i32\l  %287 = bitcast float %29 to i32\l  %288 = xor i32 %287, %286\l  %289 = xor i32 %288, %285\l  %290 = xor i32 %289, %283\l  %291 = bitcast i32 %290 to float\l  %292 = tail call i1 @llvm.amdgcn.class.f32(float %29, i32 504)\l  %293 = select i1 %292, float %291, float 0x7FF8000000000000\l  %294 = fmul float %28, %293\l  %295 = tail call float @llvm.fabs.f32(float %294)\l  %296 = fdiv float 0x400921FB60000000, %295, !fpmath !20\l  %297 = tail call i1 @llvm.amdgcn.class.f32(float %296, i32 144)\l  %298 = select i1 %297, float 0x41F0000000000000, float 1.000000e+00\l  %299 = fmul float %296, %298\l  %300 = tail call float @llvm.log2.f32(float %299)\l  %301 = fmul float %300, 0x3FE62E42E0000000\l  %302 = tail call i1 @llvm.amdgcn.class.f32(float %300, i32 519)\l  %303 = fneg float %301\l  %304 = tail call float @llvm.fma.f32(float %300, float 0x3FE62E42E0000000,\l... float %303)\l  %305 = tail call float @llvm.fma.f32(float %300, float 0x3E6EFA39E0000000,\l... float %304)\l  %306 = fadd float %301, %305\l  %307 = select i1 %302, float %300, float %306\l  %308 = select i1 %297, float 0x40362E4300000000, float 0.000000e+00\l  %309 = fsub float %307, %308\l  %310 = fsub float %309, %245\l  %311 = tail call float @llvm.amdgcn.fract.f32(float %28)\l  %312 = tail call i1 @llvm.amdgcn.class.f32(float %28, i32 516)\l  %313 = select i1 %312, float 0.000000e+00, float %311\l  %314 = fcmp oeq float %313, 0.000000e+00\l  %315 = select i1 %314, float 0x7FF0000000000000, float %310\l  br label %316\l}"];
	Node0x5248950 -> Node0x5238bd0;
	Node0x5238bd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%316:\l316:                                              \l  %317 = phi float [ %251, %247 ], [ %315, %256 ], [ %245, %252 ]\l  %318 = fcmp uno float %28, 0.000000e+00\l  %319 = fcmp oeq float %28, 0.000000e+00\l  %320 = fcmp oeq float %29, 0x7FF0000000000000\l  %321 = select i1 %319, i1 true, i1 %320\l  %322 = fcmp olt float %29, 0x4160000000000000\l  %323 = select i1 %246, i1 true, i1 %322\l  %324 = select i1 %323, float %317, float 0x7FF0000000000000\l  %325 = select i1 %321, float 0x7FF0000000000000, float %324\l  %326 = select i1 %318, float %28, float %325\l  %327 = getelementptr inbounds float, float addrspace(1)* %1, i64 %26\l  store float %326, float addrspace(1)* %327, align 4, !tbaa !16\l  %328 = add i32 %25, %21\l  %329 = icmp ult i32 %328, %2\l  br i1 %329, label %24, label %23, !llvm.loop !21\l|{<s0>T|<s1>F}}"];
	Node0x5238bd0:s0 -> Node0x52389b0;
	Node0x5238bd0:s1 -> Node0x5238a40;
}
