// Autogenerated using stratification.
requires "x86-configuration.k"

module VPSUBW-XMM-XMM-M128
  imports X86-CONFIGURATION

  context execinstr(vpsubw:Opcode HOLE:Mem, R2:Xmm, R3:Xmm,  .Operands) [result(MemOffset)]
  
          rule <k>
            execinstr (vpsubw:Opcode memOffset( MemOff:MInt):MemOffset, R2:Xmm, R3:Xmm,  .Operands) =>
              loadFromMemory( MemOff, 128) ~> execinstr (vpsubw memOffset( MemOff), R2:Xmm, R3:Xmm,  .Operands)
          ...</k>
          
  rule <k>
    memLoadValue(Mem128:MInt):MemLoadValue ~> execinstr (vpsubw:Opcode memOffset( MemOff:MInt):MemOffset, R2:Xmm, R3:Xmm,  .Operands) =>
      .
  ...</k>
    <regstate>
      RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> concatenateMInt( mi(128, 0), concatenateMInt( subMInt( extractMInt( getParentValue(R2, RSMap), 128, 144), extractMInt( Mem128, 0, 16)), concatenateMInt( subMInt( extractMInt( getParentValue(R2, RSMap), 144, 160), extractMInt( Mem128, 16, 32)), concatenateMInt( subMInt( extractMInt( getParentValue(R2, RSMap), 160, 176), extractMInt( Mem128, 32, 48)), concatenateMInt( subMInt( extractMInt( getParentValue(R2, RSMap), 176, 192), extractMInt( Mem128, 48, 64)), concatenateMInt( subMInt( extractMInt( getParentValue(R2, RSMap), 192, 208), extractMInt( Mem128, 64, 80)), concatenateMInt( subMInt( extractMInt( getParentValue(R2, RSMap), 208, 224), extractMInt( Mem128, 80, 96)), concatenateMInt( subMInt( extractMInt( getParentValue(R2, RSMap), 224, 240), extractMInt( Mem128, 96, 112)), subMInt( extractMInt( getParentValue(R2, RSMap), 240, 256), extractMInt( Mem128, 112, 128))))))))))
      )
      </regstate>
endmodule
