--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 549192 paths analyzed, 39181 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.811ns.
--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk00000013 (SLICE_X42Y82.SR), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          inst_mulfp/blk00000013 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.466ns (Levels of Logic = 4)
  Clock Path Skew:      -0.345ns (1.649 - 1.994)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to inst_mulfp/blk00000013
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y97.XQ      Tcko                  0.340   tfm_inst/CalculatePixOS_mux_1
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X20Y96.G2      net (fanout=4)        0.568   tfm_inst/CalculatePixOS_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X42Y82.SR      net (fanout=22)       1.146   inst_mulfp/sig00000947
    SLICE_X42Y82.CLK     Tsrck                 1.157   mulfpr<3>
                                                       inst_mulfp/blk00000013
    -------------------------------------------------  ---------------------------
    Total                                      9.466ns (2.275ns logic, 7.191ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux_1 (FF)
  Destination:          inst_mulfp/blk00000013 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.345ns (1.649 - 1.994)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux_1 to inst_mulfp/blk00000013
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y96.YQ      Tcko                  0.360   tfm_inst/CalculateTa_mux_1
                                                       tfm_inst/CalculateTa_mux_1
    SLICE_X20Y96.G3      net (fanout=3)        0.446   tfm_inst/CalculateTa_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X42Y82.SR      net (fanout=22)       1.146   inst_mulfp/sig00000947
    SLICE_X42Y82.CLK     Tsrck                 1.157   mulfpr<3>
                                                       inst_mulfp/blk00000013
    -------------------------------------------------  ---------------------------
    Total                                      9.364ns (2.295ns logic, 7.069ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          inst_mulfp/blk00000013 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.284ns (Levels of Logic = 4)
  Clock Path Skew:      -0.366ns (1.649 - 2.015)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to inst_mulfp/blk00000013
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y97.YQ      Tcko                  0.360   tfm_inst/CalculateVdd_mux_1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X20Y96.G4      net (fanout=3)        0.366   tfm_inst/CalculateVdd_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X42Y82.SR      net (fanout=22)       1.146   inst_mulfp/sig00000947
    SLICE_X42Y82.CLK     Tsrck                 1.157   mulfpr<3>
                                                       inst_mulfp/blk00000013
    -------------------------------------------------  ---------------------------
    Total                                      9.284ns (2.295ns logic, 6.989ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk00000011 (SLICE_X42Y83.SR), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          inst_mulfp/blk00000011 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.466ns (Levels of Logic = 4)
  Clock Path Skew:      -0.345ns (1.649 - 1.994)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to inst_mulfp/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y97.XQ      Tcko                  0.340   tfm_inst/CalculatePixOS_mux_1
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X20Y96.G2      net (fanout=4)        0.568   tfm_inst/CalculatePixOS_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X42Y83.SR      net (fanout=22)       1.146   inst_mulfp/sig00000947
    SLICE_X42Y83.CLK     Tsrck                 1.157   mulfpr<5>
                                                       inst_mulfp/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      9.466ns (2.275ns logic, 7.191ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux_1 (FF)
  Destination:          inst_mulfp/blk00000011 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.345ns (1.649 - 1.994)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux_1 to inst_mulfp/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y96.YQ      Tcko                  0.360   tfm_inst/CalculateTa_mux_1
                                                       tfm_inst/CalculateTa_mux_1
    SLICE_X20Y96.G3      net (fanout=3)        0.446   tfm_inst/CalculateTa_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X42Y83.SR      net (fanout=22)       1.146   inst_mulfp/sig00000947
    SLICE_X42Y83.CLK     Tsrck                 1.157   mulfpr<5>
                                                       inst_mulfp/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      9.364ns (2.295ns logic, 7.069ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          inst_mulfp/blk00000011 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.284ns (Levels of Logic = 4)
  Clock Path Skew:      -0.366ns (1.649 - 2.015)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to inst_mulfp/blk00000011
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y97.YQ      Tcko                  0.360   tfm_inst/CalculateVdd_mux_1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X20Y96.G4      net (fanout=3)        0.366   tfm_inst/CalculateVdd_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X42Y83.SR      net (fanout=22)       1.146   inst_mulfp/sig00000947
    SLICE_X42Y83.CLK     Tsrck                 1.157   mulfpr<5>
                                                       inst_mulfp/blk00000011
    -------------------------------------------------  ---------------------------
    Total                                      9.284ns (2.295ns logic, 6.989ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk00000015 (SLICE_X44Y82.SR), 45 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOS_mux_1 (FF)
  Destination:          inst_mulfp/blk00000015 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.459ns (Levels of Logic = 4)
  Clock Path Skew:      -0.330ns (1.664 - 1.994)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOS_mux_1 to inst_mulfp/blk00000015
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y97.XQ      Tcko                  0.340   tfm_inst/CalculatePixOS_mux_1
                                                       tfm_inst/CalculatePixOS_mux_1
    SLICE_X20Y96.G2      net (fanout=4)        0.568   tfm_inst/CalculatePixOS_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X44Y82.SR      net (fanout=22)       1.139   inst_mulfp/sig00000947
    SLICE_X44Y82.CLK     Tsrck                 1.157   mulfpr<1>
                                                       inst_mulfp/blk00000015
    -------------------------------------------------  ---------------------------
    Total                                      9.459ns (2.275ns logic, 7.184ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTa_mux_1 (FF)
  Destination:          inst_mulfp/blk00000015 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.357ns (Levels of Logic = 4)
  Clock Path Skew:      -0.330ns (1.664 - 1.994)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTa_mux_1 to inst_mulfp/blk00000015
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y96.YQ      Tcko                  0.360   tfm_inst/CalculateTa_mux_1
                                                       tfm_inst/CalculateTa_mux_1
    SLICE_X20Y96.G3      net (fanout=3)        0.446   tfm_inst/CalculateTa_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X44Y82.SR      net (fanout=22)       1.139   inst_mulfp/sig00000947
    SLICE_X44Y82.CLK     Tsrck                 1.157   mulfpr<1>
                                                       inst_mulfp/blk00000015
    -------------------------------------------------  ---------------------------
    Total                                      9.357ns (2.295ns logic, 7.062ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux_1 (FF)
  Destination:          inst_mulfp/blk00000015 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.351ns (1.664 - 2.015)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux_1 to inst_mulfp/blk00000015
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y97.YQ      Tcko                  0.360   tfm_inst/CalculateVdd_mux_1
                                                       tfm_inst/CalculateVdd_mux_1
    SLICE_X20Y96.G4      net (fanout=3)        0.366   tfm_inst/CalculateVdd_mux_1
    SLICE_X20Y96.Y       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/out_nibble1<13>
                                                       tfm_inst/fixed2floata<0>131
    SLICE_X30Y136.F2     net (fanout=92)       3.155   tfm_inst/N598
    SLICE_X30Y136.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/out_nibble3<28>
                                                       tfm_inst/mulfpce41
    SLICE_X27Y140.F1     net (fanout=1)        0.877   tfm_inst/mulfpce41
    SLICE_X27Y140.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/out_nibble2<19>
                                                       tfm_inst/mulfpce94
    SLICE_X47Y124.G3     net (fanout=494)      1.445   mulfpce
    SLICE_X47Y124.Y      Tilo                  0.194   inst_mulfp/sig00000947
                                                       inst_mulfp/blk000009cf
    SLICE_X44Y82.SR      net (fanout=22)       1.139   inst_mulfp/sig00000947
    SLICE_X44Y82.CLK     Tsrck                 1.157   mulfpr<1>
                                                       inst_mulfp/blk00000015
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (2.295ns logic, 6.982ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X6Y20.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_7 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.874 - 0.886)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_7 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y164.YQ     Tcko                  0.331   dualmem_addra<7>
                                                       dualmem_addra_7
    RAMB16_X6Y20.ADDRA11 net (fanout=2)        0.325   dualmem_addra<7>
    RAMB16_X6Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.009ns logic, 0.325ns route)
                                                       (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y20.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_3 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.050ns (0.803 - 0.853)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_3 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y162.XQ     Tcko                  0.313   dualmem_dina<3>
                                                       dualmem_dina_3
    RAMB16_X5Y20.DIA3    net (fanout=1)        0.339   dualmem_dina<3>
    RAMB16_X5Y20.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (-0.009ns logic, 0.339ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y20.DIA13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_14 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.107ns (0.803 - 0.910)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_14 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y167.XQ     Tcko                  0.313   dualmem_dina<14>
                                                       dualmem_dina_14
    RAMB16_X5Y20.DIA13   net (fanout=1)        0.329   dualmem_dina<14>
    RAMB16_X5Y20.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X5Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X4Y11.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.811|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 549192 paths, 0 nets, and 69843 connections

Design statistics:
   Minimum period:   9.811ns{1}   (Maximum frequency: 101.926MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 14 14:09:49 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 732 MB



