/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [15:0] _02_;
  wire [3:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [21:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [25:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  reg [9:0] celloutsig_0_30z;
  wire [12:0] celloutsig_0_32z;
  wire [26:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [4:0] celloutsig_0_51z;
  wire [8:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_0_50z = celloutsig_0_25z ? celloutsig_0_4z : celloutsig_0_40z[1];
  assign celloutsig_1_6z = celloutsig_1_0z[7] ? celloutsig_1_3z : celloutsig_1_5z;
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_0z);
  assign celloutsig_0_9z = !(celloutsig_0_1z ? _00_ : in_data[10]);
  assign celloutsig_0_16z = !(celloutsig_0_10z[10] ? celloutsig_0_8z[3] : celloutsig_0_3z);
  assign celloutsig_0_25z = !(celloutsig_0_15z[0] ? in_data[24] : celloutsig_0_21z[8]);
  assign celloutsig_0_29z = !(celloutsig_0_16z ? celloutsig_0_18z[0] : celloutsig_0_15z[1]);
  assign celloutsig_0_5z = { in_data[79:71], celloutsig_0_1z } + in_data[40:31];
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z } + { celloutsig_0_5z[5:3], celloutsig_0_7z };
  assign celloutsig_0_11z = in_data[69:65] + { celloutsig_0_5z[8:5], celloutsig_0_9z };
  assign celloutsig_0_15z = celloutsig_0_10z[4:2] + { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_15z } + { celloutsig_0_2z[1], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_4z };
  reg [8:0] _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 9'h000;
    else _18_ <= { celloutsig_1_7z[7:1], celloutsig_1_6z, celloutsig_1_3z };
  assign _02_[9:1] = _18_;
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { in_data[52:50], celloutsig_0_3z };
  assign { _03_[3], _00_, _03_[1], _01_ } = _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 10'h000;
    else _04_ <= { celloutsig_0_17z[14:7], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_13z } / { 1'h1, celloutsig_0_10z[6], _03_[3], _00_, _03_[1], _01_, _03_[3], _00_, _03_[1], _01_, celloutsig_0_10z };
  assign celloutsig_0_40z = celloutsig_0_23z[2:0] / { 1'h1, _04_[0], celloutsig_0_16z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[29:28] };
  assign celloutsig_1_19z = celloutsig_1_14z[4:1] == celloutsig_1_7z[6:3];
  assign celloutsig_1_1z = { in_data[169:167], celloutsig_1_0z } <= { in_data[152:150], celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[52:50] <= in_data[77:75];
  assign celloutsig_1_9z = in_data[176:168] < celloutsig_1_0z[17:9];
  assign celloutsig_1_5z = celloutsig_1_4z[8] & ~(celloutsig_1_4z[0]);
  assign celloutsig_1_13z = celloutsig_1_2z[10] & ~(_02_[1]);
  assign celloutsig_0_56z = { celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_18z } % { 1'h1, _03_[1], _01_, celloutsig_0_28z, celloutsig_0_51z };
  assign celloutsig_1_0z = in_data[125:108] % { 1'h1, in_data[119:103] };
  assign celloutsig_1_7z = celloutsig_1_4z[8:1] % { 1'h1, celloutsig_1_0z[8:2] };
  assign celloutsig_0_21z = { in_data[49:44], celloutsig_0_19z, celloutsig_0_7z } % { 1'h1, celloutsig_0_14z[6:1], celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_24z = celloutsig_0_20z[10:8] % { 1'h1, _00_, _03_[1] };
  assign celloutsig_0_10z = { in_data[36:28], celloutsig_0_2z } % { 1'h1, _00_, _03_[1], _01_, _03_[3], _00_, _03_[1], _01_, _03_[3], _00_, _03_[1], _01_ };
  assign celloutsig_0_20z = { celloutsig_0_10z[8:0], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_11z } * { celloutsig_0_5z, celloutsig_0_10z, _03_[3], _00_, _03_[1], _01_ };
  assign celloutsig_0_51z = celloutsig_0_16z ? celloutsig_0_17z[17:13] : { celloutsig_0_38z[10], celloutsig_0_22z };
  assign celloutsig_1_8z[14:8] = celloutsig_1_2z[19] ? { celloutsig_1_7z[5:2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z } : celloutsig_1_2z[9:3];
  assign celloutsig_1_14z = celloutsig_1_13z ? celloutsig_1_2z[17:9] : { celloutsig_1_8z[10:8], celloutsig_1_7z[7:2] };
  assign celloutsig_0_38z = - { celloutsig_0_32z[7:2], celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_1_2z = - { in_data[117:111], celloutsig_1_0z };
  assign celloutsig_1_18z = - { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_13z = - { celloutsig_0_8z[3:2], _03_[3], _00_, _03_[1], _01_, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_18z = - { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_57z = ^ { celloutsig_0_38z[18:17], celloutsig_0_50z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_40z };
  assign celloutsig_1_3z = ^ in_data[118:116];
  assign celloutsig_0_12z = ^ { celloutsig_0_8z, _03_[3], _00_, _03_[1], _01_ };
  assign celloutsig_0_28z = ^ { celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_1_4z = { in_data[154:146], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } >> in_data[160:148];
  assign celloutsig_0_22z = { in_data[9:7], celloutsig_0_4z } >> celloutsig_0_13z[12:9];
  assign celloutsig_0_32z = { celloutsig_0_30z[9:1], celloutsig_0_8z } >>> { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_0_23z = { _03_[3], celloutsig_0_15z } - { celloutsig_0_11z[4], celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_13z[14:10], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } ~^ { in_data[40:38], celloutsig_0_11z };
  assign celloutsig_0_0z = ~((in_data[91] & in_data[54]) | in_data[28]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[0] & in_data[59]) | in_data[90]);
  always_latch
    if (clkin_data[64]) celloutsig_0_30z = 10'h000;
    else if (!clkin_data[128]) celloutsig_0_30z = { celloutsig_0_18z[1:0], celloutsig_0_14z };
  assign { _02_[15:10], _02_[0] } = { celloutsig_1_4z[12:9], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_3z };
  assign { _03_[2], _03_[0] } = { _00_, _01_ };
  assign celloutsig_1_8z[7:0] = celloutsig_1_7z;
  assign { out_data[130:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
