

================================================================
== Vivado HLS Report for 'conv2D_lb_wb_schedule'
================================================================
* Date:           Tue Sep 16 14:04:03 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        conv.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.594 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      778|     5098| 7.780 us | 50.980 us |  778|  5098|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- Loop 1             |      112|      112|          14|          -|          -|     8|    no    |
        | + Loop 1.1          |       12|       12|           6|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1      |        4|        4|           1|          -|          -|     4|    no    |
        |- l_S_y_x_0_x_outer  |      664|     4984| 332 ~ 2492 |          -|          -|     2|    no    |
        | + l_y               |      330|     2490|  33 ~ 249  |          -|          -|    10|    no    |
        |  ++ l_y.1           |       30|       30|           3|          -|          -|    10|    no    |
        |  ++ l_x_inner       |       72|      216|   12 ~ 36  |          -|          -|     6|    no    |
        |   +++ l_x_inner.1   |        9|        9|           3|          -|          -|     3|    no    |
        |   +++ l_S_r_c_0_r   |       24|       24|           8|          -|          -|     3|    no    |
        |    ++++ l_c         |        6|        6|           2|          -|          -|     3|    no    |
        +---------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    520|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    337|    -|
|Register         |        -|      -|     199|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     199|    857|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |S_y_x_0_reuse_1_U  |conv2D_lb_wb_schebkb  |        2|  0|   0|    0|    30|   32|     1|          960|
    |S_y_x_0_reuse_2_U  |conv2D_lb_wb_schecud  |        2|  0|   0|    0|     9|   32|     1|          288|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |        4|  0|   0|    0|    39|   64|     2|         1248|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln23_1_fu_438_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln23_fu_409_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln32_fu_534_p2       |     +    |      0|  0|  15|           5|           4|
    |add_ln34_fu_545_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln36_1_fu_579_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln36_fu_512_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln39_fu_556_p2       |     +    |      0|  0|  13|           4|           3|
    |add_ln42_fu_683_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln44_fu_716_p2       |     +    |      0|  0|  15|           5|           2|
    |add_ln47_1_fu_660_p2     |     +    |      0|  0|   8|           6|           6|
    |add_ln47_fu_654_p2       |     +    |      0|  0|   8|           6|           6|
    |add_ln50_fu_694_p2       |     +    |      0|  0|  12|           3|           3|
    |add_ln56_fu_884_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln63_1_fu_857_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln63_fu_760_p2       |     +    |      0|  0|  13|           3|           4|
    |c_fu_874_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_732_p2              |     +    |      0|  0|  10|           2|           1|
    |v14_fu_620_p2            |     +    |      0|  0|  10|           2|           1|
    |v19_fu_605_p2            |     +    |      0|  0|  13|           4|           4|
    |v25_fu_894_p2            |     +    |      0|  0|  39|          32|          32|
    |v2_fu_375_p2             |     +    |      0|  0|  13|           4|           1|
    |v3_fu_399_p2             |     +    |      0|  0|  10|           2|           1|
    |v4_fu_428_p2             |     +    |      0|  0|  12|           3|           1|
    |v9_fu_524_p2             |     +    |      0|  0|  13|           4|           1|
    |x_inner_fu_599_p2        |     +    |      0|  0|  12|           3|           1|
    |x_outer_fu_454_p2        |     +    |      0|  0|  10|           2|           1|
    |y_fu_482_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln42_fu_677_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln56_fu_754_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln63_1_fu_802_p2     |     -    |      0|  0|  13|           1|           4|
    |sub_ln63_fu_785_p2       |     -    |      0|  0|  13|           2|           4|
    |icmp_ln20_fu_369_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln21_fu_393_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_fu_422_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln29_fu_448_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln30_fu_476_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln31_fu_518_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln40_fu_593_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln41_fu_614_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln54_fu_726_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln55_fu_868_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln63_1_fu_836_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln63_fu_808_p3    |  select  |      0|  0|   4|           1|           4|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 520|         192|         178|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |S_y_x_0_reuse_1_address0  |  21|          4|    5|         20|
    |S_y_x_0_reuse_1_address1  |  21|          4|    5|         20|
    |S_y_x_0_reuse_1_d0        |  15|          3|   32|         96|
    |S_y_x_0_reuse_2_address0  |  21|          4|    4|         16|
    |S_y_x_0_reuse_2_address1  |  21|          4|    4|         16|
    |S_y_x_0_reuse_2_d0        |  15|          3|   32|         96|
    |ap_NS_fsm                 |  85|         17|    1|         17|
    |c_0_reg_358               |   9|          2|    2|          4|
    |r_0_reg_335               |   9|          2|    2|          4|
    |v14_0_reg_311             |   9|          2|    2|          4|
    |v1_address0               |  15|          3|    6|         18|
    |v1_d0                     |  15|          3|   32|         96|
    |v24_reg_346               |   9|          2|   32|         64|
    |v26_reg_322               |   9|          2|   32|         64|
    |v2_0_reg_231              |   9|          2|    4|          8|
    |v3_0_reg_242              |   9|          2|    2|          4|
    |v4_0_reg_253              |   9|          2|    3|          6|
    |v9_0_reg_287              |   9|          2|    4|          8|
    |x_inner_0_reg_299         |   9|          2|    3|          6|
    |x_outer_0_reg_264         |   9|          2|    2|          4|
    |y_0_reg_275               |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 337|         69|  213|        579|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |S_y_x_0_reuse_1_addr_2_reg_974   |   5|   0|    5|          0|
    |S_y_x_0_reuse_1_addr_reg_968     |   5|   0|    5|          0|
    |S_y_x_0_reuse_2_addr_2_reg_1047  |   4|   0|    4|          0|
    |S_y_x_0_reuse_2_addr_reg_1032    |   4|   0|    4|          0|
    |add_ln36_reg_955                 |   7|   0|    8|          1|
    |add_ln39_reg_980                 |   4|   0|    4|          0|
    |add_ln47_1_reg_1021              |   6|   0|    6|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |c_0_reg_358                      |   2|   0|    2|          0|
    |c_reg_1069                       |   2|   0|    2|          0|
    |r_0_reg_335                      |   2|   0|    2|          0|
    |r_reg_1056                       |   2|   0|    2|          0|
    |sub_ln42_reg_1026                |   5|   0|    5|          0|
    |sub_ln56_reg_1061                |   5|   0|    5|          0|
    |tmp_5_reg_985                    |   1|   0|    1|          0|
    |tmp_6_reg_1038                   |   1|   0|    1|          0|
    |tmp_7_cast_reg_921               |   6|   0|    8|          2|
    |v14_0_reg_311                    |   2|   0|    2|          0|
    |v14_reg_1016                     |   2|   0|    2|          0|
    |v19_reg_1002                     |   4|   0|    4|          0|
    |v24_reg_346                      |  32|   0|   32|          0|
    |v26_reg_322                      |  32|   0|   32|          0|
    |v2_0_reg_231                     |   4|   0|    4|          0|
    |v2_reg_903                       |   4|   0|    4|          0|
    |v3_0_reg_242                     |   2|   0|    2|          0|
    |v3_reg_916                       |   2|   0|    2|          0|
    |v4_0_reg_253                     |   3|   0|    3|          0|
    |v9_0_reg_287                     |   4|   0|    4|          0|
    |v9_reg_963                       |   4|   0|    4|          0|
    |x_inner_0_reg_299                |   3|   0|    3|          0|
    |x_inner_reg_997                  |   3|   0|    3|          0|
    |x_outer_0_reg_264                |   2|   0|    2|          0|
    |x_outer_reg_937                  |   2|   0|    2|          0|
    |y_0_reg_275                      |   4|   0|    4|          0|
    |y_reg_950                        |   4|   0|    4|          0|
    |zext_ln21_reg_908                |   4|   0|    6|          2|
    |zext_ln41_reg_1008               |   4|   0|    6|          2|
    |zext_ln46_reg_942                |   1|   0|    4|          3|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 199|   0|  209|         10|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------+-----+-----+------------+-----------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_start     |  in |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_done      | out |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_idle      | out |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|ap_ready     | out |    1| ap_ctrl_hs | conv2D_lb_wb_schedule | return value |
|v0_address0  | out |    7|  ap_memory |           v0          |     array    |
|v0_ce0       | out |    1|  ap_memory |           v0          |     array    |
|v0_q0        |  in |   32|  ap_memory |           v0          |     array    |
|v1_address0  | out |    6|  ap_memory |           v1          |     array    |
|v1_ce0       | out |    1|  ap_memory |           v1          |     array    |
|v1_we0       | out |    1|  ap_memory |           v1          |     array    |
|v1_d0        | out |   32|  ap_memory |           v1          |     array    |
+-------------+-----+-----+------------+-----------------------+--------------+

