`timescale 1ns / 1ps

module seconds (
   input clk_1Hz,
   input reset,
   output reg inc_minutes,
   output [5:0] seconds
   );

   reg [5:0] sec_ctr = 0;
   
   always @ ( posedge clk_1Hz or posedge reset) begin
      if(reset) begin
          sec_ctr <=0;
          inc_minutes  <=0 ; 
      end
        else begin
               if (sec_ctr == 59) begin
                   sec_ctr <= 0;
                   inc_minutes <= 1;
               end
               else begin
                   sec_ctr <= sec_ctr + 1;
                   inc_minutes <= 0;  //
               end
            end
         end
      
         assign seconds = sec_ctr;
endmodule
