Stage: Creating work/tdes_top directory and copying design
Stage: Synthesizing
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Nov  5 15:28:57 2013
Info: Command: quartus_map tdes_top.qsf
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file 3DES/add_key.vhd
    Info: Found design unit 1: add_key-Behavioral
    Info: Found entity 1: add_key
Info: Found 2 design units, including 1 entities, in source file 3DES/add_left.vhd
    Info: Found design unit 1: add_left-Behavioral
    Info: Found entity 1: add_left
Info: Found 2 design units, including 1 entities, in source file 3DES/block_top.vhd
    Info: Found design unit 1: block_top-Behavioral
    Info: Found entity 1: block_top
Info: Found 2 design units, including 1 entities, in source file 3DES/des_cipher_top.vhd
    Info: Found design unit 1: des_cipher_top-Behavioral
    Info: Found entity 1: des_cipher_top
Info: Found 2 design units, including 1 entities, in source file 3DES/des_top.vhd
    Info: Found design unit 1: des_top-Behavioral
    Info: Found entity 1: des_top
Info: Found 2 design units, including 1 entities, in source file 3DES/e_expansion_function.vhd
    Info: Found design unit 1: e_expansion_function-Behavioral
    Info: Found entity 1: e_expansion_function
Info: Found 2 design units, including 1 entities, in source file 3DES/key_schedule.vhd
    Info: Found design unit 1: key_schedule-Behavioral
    Info: Found entity 1: key_schedule
Info: Found 2 design units, including 1 entities, in source file 3DES/p_box.vhd
    Info: Found design unit 1: p_box-Behavioral
    Info: Found entity 1: p_box
Info: Found 2 design units, including 1 entities, in source file 3DES/s_box.vhd
    Info: Found design unit 1: s_box-Behavioral
    Info: Found entity 1: s_box
Info: Found 2 design units, including 1 entities, in source file 3DES/s1_box.vhd
    Info: Found design unit 1: s1_box-Behavioral
    Info: Found entity 1: s1_box
Info: Found 2 design units, including 1 entities, in source file 3DES/s2_box.vhd
    Info: Found design unit 1: s2_box-Behavioral
    Info: Found entity 1: s2_box
Info: Found 2 design units, including 1 entities, in source file 3DES/s3_box.vhd
    Info: Found design unit 1: s3_box-Behavioral
    Info: Found entity 1: s3_box
Info: Found 2 design units, including 1 entities, in source file 3DES/s4_box.vhd
    Info: Found design unit 1: s4_box-Behavioral
    Info: Found entity 1: s4_box
Info: Found 2 design units, including 1 entities, in source file 3DES/s5_box.vhd
    Info: Found design unit 1: s5_box-Behavioral
    Info: Found entity 1: s5_box
Info: Found 2 design units, including 1 entities, in source file 3DES/s6_box.vhd
    Info: Found design unit 1: s6_box-Behavioral
    Info: Found entity 1: s6_box
Info: Found 2 design units, including 1 entities, in source file 3DES/s7_box.vhd
    Info: Found design unit 1: s7_box-Behavioral
    Info: Found entity 1: s7_box
Info: Found 2 design units, including 1 ABC command line: "strash; zero; write tdes_top_resyn.aig".

Converting 1186 flops from don't-care to zero initial value.
ABC command line: "strash; zero; write tdes_top_resyn.aig".

Converting 1186 flops from don't-care to zero initial value.
entities, in source file 3DES/s8_box.vhd
    Info: Found design unit 1: s8_box-Behavioral
    Info: Found entity 1: s8_box
Info: Found 2 design units, including 1 entities, in source file 3DES/tdes_top.vhd
    Info: Found design unit 1: tdes_top-Behavioral
    Info: Found entity 1: tdes_top
Info: Elaborating entity "tdes_top" for the top level hierarchy
Info: Elaborating entity "des_cipher_top" for hierarchy "des_cipher_top:DESCIPHERTOP1"
Info: Elaborating entity "key_schedule" for hierarchy "des_cipher_top:DESCIPHERTOP1|key_schedule:KEYSCHEDULE"
Info: Elaborating entity "des_top" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP"
Info: Elaborating entity "block_top" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP"
Info: Elaborating entity "e_expansion_function" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|e_expansion_function:E_EXPANSIONFUNCTION"
Info: Elaborating entity "add_key" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|add_key:ADDKEY"
Info: Elaborating entity "s_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX"
Info: Elaborating entity "s1_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX|s1_box:S1"
Info: Elaborating entity "s2_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX|s2_box:S2"
Info: Elaborating entity "s3_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX|s3_box:S3"
Info: Elaborating entity "s4_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX|s4_box:S4"
Info: Elaborating entity "s5_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX|s5_box:S5"
Info: Elaborating entity "s6_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX|s6_box:S6"
Info: Elaborating entity "s7_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX|s7_box:S7"
Info: Elaborating entity "s8_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|s_box:SBOX|s8_box:S8"
Info: Elaborating entity "p_box" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|p_box:PBOX"
Info: Elaborating entity "add_left" for hierarchy "des_cipher_top:DESCIPHERTOP1|des_top:DESTOP|block_top:BLOCKTOP|add_left:ADDLEFT"
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 0 errors, 1 warning
    Error: Peak virtual memory: 383 megabytes
    Error: Processing ended: Tue Nov  5 15:29:29 2013
    Error: Elapsed time: 00:00:32
    Error: Total CPU time (on all processors): 00:00:27
Please ignore the error message "Error: Quartus II Analysis & Synthesis was unsuccessful" if 0 errors and 0 warnings are found.
Stage: Generating parameters
Attention: Verify the detected parameters by inspecting work/tdes_top/tdes_top.par
Stage: TLUT mapper
Please ignore the error message "Error: The current network is combinational".
Luts (TLUTS)    depth           check           
4063 (280)      10              SKIPPED         
Stage: SimpleMAP
Please ignore the error message "Error: The current network is combinational".
Luts            depth           check           
4175            10              SKIPPED         
Stage: ABC fpga
Luts            depth           check           
3554            13              SKIPPED         
