module mux_6to1(
  input [2:0] S,        // 3-bit select input
  input [6:0] Input0,  // Input data for selection 0
  input [6:0] Input1,  // Input data for selection 1
  input [6:0] Input2,  // Input data for selection 2
  input [6:0] Input3,  // Input data for selection 3
  input [6:0] Input4,  // Input data for selection 4
  input [6:0] Input5,  // Input data for selection 5
  output reg [6:0] M    // Output data
);
  
  always @(*) begin
    case (S)
      3'b000: M = Input0;
      3'b001: M = Input1;
      3'b010: M = Input2;
      3'b011: M = Input3;
      3'b100: M = Input4;
      3'b101: M = Input5;
      default: M = 7'bzzzzzzz; // Output 'z' for invalid selection
    endcase
  end

endmodule
