// Seed: 1974625089
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wire id_8,
    output supply0 id_9,
    output uwire id_10,
    output uwire id_11,
    input wire id_12,
    output wand id_13,
    input tri0 id_14,
    output wor id_15
);
  assign id_13 = id_2;
  assign id_5  = id_13++;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    output wand id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    output wire id_11,
    output tri1 id_12,
    input tri id_13,
    output supply1 id_14,
    input wire id_15,
    input uwire id_16,
    output wire id_17,
    input wire id_18,
    output wor id_19,
    output supply0 id_20,
    output wand id_21,
    input tri1 id_22,
    input wor id_23,
    input uwire id_24,
    input wor id_25
);
  wire id_27;
  module_0(
      id_0,
      id_16,
      id_25,
      id_22,
      id_2,
      id_19,
      id_16,
      id_14,
      id_10,
      id_7,
      id_17,
      id_1,
      id_5,
      id_1,
      id_2,
      id_4
  );
  assign id_20 = id_18;
  id_28(
      id_7, id_16
  );
endmodule
