 
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity memoriaInstrucciones is
	port
	(
		-- Input ports
		ReadAddress	: in natural range 0 to 2**4 - 1;	
		clock 		: in std_logic; 
		intrucc     : out std_logic_vector(31 downto 0);
	);
end <entity_name>;

-- Library Clause(s) (optional)
-- Use Clause(s) (optional)

architecture <arch_name> of <entity_name> is

	-- Declarations (optional)

begin

	-- Process Statement (optional)

	-- Concurrent Procedure Call (optional)

	-- Concurrent Signal Assignment (optional)

	-- Conditional Signal Assignment (optional)

	-- Selected Signal Assignment (optional)

	-- Component Instantiation Statement (optional)

	-- Generate Statement (optional)

end <arch_name>;
