{
    "name": "rv3n",
    "folder": "rv3n",
    "sim_files": [
        "FPGA/DE2_115/test/rxtx.v",
        "FPGA/DE2_115/test/ssrv_memory.v",
        "testbench/tb.v"
    ],
    "files": [
        "rtl/define.v",
        "rtl/define_para.v",
        "rtl/include_func.v",
        "rtl/mul.v",
        "rtl/rv3n_chain_manager.v",
        "rtl/rv3n_csr.v",
        "rtl/rv3n_func_jcond.v",
        "rtl/rv3n_func_lsu.v",
        "rtl/rv3n_func_muldiv.v",
        "rtl/rv3n_func_op.v",
        "rtl/rv3n_gsr.v",
        "rtl/rv3n_predictor.v",
        "rtl/rv3n_stage_ch.v",
        "rtl/rv3n_stage_dc.v",
        "rtl/rv3n_stage_id.v",
        "rtl/rv3n_stage_if.v",
        "rtl/rv3n_top.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/risclite/rv3n",
    "top_module": "rv3n_top",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "DE2_115",
            "file": "FPGA/DE2_115/DE2_115.v"
        },
        {
            "module": "pll",
            "file": "FPGA/DE2_115/pll/pll.v"
        },
        {
            "module": "pll",
            "file": "FPGA/DE2_115/pll/pll_bb.v"
        },
        {
            "module": "dualram",
            "file": "FPGA/DE2_115/ram/dualram.v"
        },
        {
            "module": "dualram",
            "file": "FPGA/DE2_115/ram/dualram_bb.v"
        },
        {
            "module": "rxtx",
            "file": "FPGA/DE2_115/test/rxtx.v"
        },
        {
            "module": "ssrv_memory",
            "file": "FPGA/DE2_115/test/ssrv_memory.v"
        },
        {
            "module": "rv3n_func_muldiv",
            "file": "rtl/mul.v"
        },
        {
            "module": "rv3n_chain_manager",
            "file": "rtl/rv3n_chain_manager.v"
        },
        {
            "module": "module",
            "file": "rtl/rv3n_chain_manager.v"
        },
        {
            "module": "module",
            "file": "rtl/rv3n_chain_manager.v"
        },
        {
            "module": "rv3n_csr",
            "file": "rtl/rv3n_csr.v"
        },
        {
            "module": "rv3n_func_jcond",
            "file": "rtl/rv3n_func_jcond.v"
        },
        {
            "module": "rv3n_func_lsu",
            "file": "rtl/rv3n_func_lsu.v"
        },
        {
            "module": "rv3n_func_muldiv",
            "file": "rtl/rv3n_func_muldiv.v"
        },
        {
            "module": "rv3n_func_op",
            "file": "rtl/rv3n_func_op.v"
        },
        {
            "module": "rv3n_gsr",
            "file": "rtl/rv3n_gsr.v"
        },
        {
            "module": "rv3n_predictor",
            "file": "rtl/rv3n_predictor.v"
        },
        {
            "module": "rv3n_stage_ch",
            "file": "rtl/rv3n_stage_ch.v"
        },
        {
            "module": "rv3n_stage_dc",
            "file": "rtl/rv3n_stage_dc.v"
        },
        {
            "module": "rv3n_stage_id",
            "file": "rtl/rv3n_stage_id.v"
        },
        {
            "module": "rv3n_stage_if",
            "file": "rtl/rv3n_stage_if.v"
        },
        {
            "module": "rv3n_top",
            "file": "rtl/rv3n_top.v"
        },
        {
            "module": "tb",
            "file": "testbench/tb.v"
        }
    ],
    "module_graph": {
        "DE2_115": [],
        "pll": [
            "DE2_115"
        ],
        "dualram": [],
        "rxtx": [
            "rxtx"
        ],
        "ssrv_memory": [
            "DE2_115"
        ],
        "rv3n_func_muldiv": [
            "rv3n_top"
        ],
        "rv3n_chain_manager": [
            "rv3n_top"
        ],
        "module": [
            "DE2_115",
            "ssrv_memory",
            "rv3n_chain_manager",
            "rv3n_chain_manager",
            "rv3n_csr",
            "rv3n_func_jcond",
            "rv3n_func_lsu",
            "rv3n_func_muldiv",
            "rv3n_func_op",
            "rv3n_gsr",
            "rv3n_stage_ch",
            "rv3n_stage_dc",
            "rv3n_stage_id",
            "rv3n_stage_if",
            "rv3n_top"
        ],
        "rv3n_csr": [
            "rv3n_top"
        ],
        "rv3n_func_jcond": [
            "rv3n_top"
        ],
        "rv3n_func_lsu": [
            "rv3n_top"
        ],
        "rv3n_func_op": [],
        "rv3n_gsr": [
            "rv3n_top"
        ],
        "rv3n_predictor": [
            "rv3n_top"
        ],
        "rv3n_stage_ch": [],
        "rv3n_stage_dc": [
            "rv3n_top"
        ],
        "rv3n_stage_id": [
            "rv3n_top"
        ],
        "rv3n_stage_if": [
            "rv3n_top"
        ],
        "rv3n_top": [
            "DE2_115"
        ],
        "tb": []
    },
    "module_graph_inverse": {
        "DE2_115": [
            "module",
            "pll",
            "rv3n_top",
            "ssrv_memory"
        ],
        "pll": [],
        "dualram": [],
        "rxtx": [
            "rxtx"
        ],
        "ssrv_memory": [
            "module"
        ],
        "rv3n_func_muldiv": [
            "module"
        ],
        "rv3n_chain_manager": [
            "module",
            "module"
        ],
        "module": [],
        "rv3n_csr": [
            "module"
        ],
        "rv3n_func_jcond": [
            "module"
        ],
        "rv3n_func_lsu": [
            "module"
        ],
        "rv3n_func_op": [
            "module"
        ],
        "rv3n_gsr": [
            "module"
        ],
        "rv3n_predictor": [],
        "rv3n_stage_ch": [
            "module"
        ],
        "rv3n_stage_dc": [
            "module"
        ],
        "rv3n_stage_id": [
            "module"
        ],
        "rv3n_stage_if": [
            "module"
        ],
        "rv3n_top": [
            "module",
            "rv3n_stage_if",
            "rv3n_stage_dc",
            "rv3n_stage_id",
            "rv3n_chain_manager",
            "rv3n_func_lsu",
            "rv3n_func_muldiv",
            "rv3n_func_jcond",
            "rv3n_predictor",
            "rv3n_gsr",
            "rv3n_csr"
        ],
        "tb": []
    },
    "non_tb_files": [
        "FPGA/DE2_115/DE2_115.v",
        "FPGA/DE2_115/pll/pll.v",
        "FPGA/DE2_115/pll/pll_bb.v",
        "FPGA/DE2_115/ram/dualram.v",
        "FPGA/DE2_115/ram/dualram_bb.v",
        "FPGA/DE2_115/ram/dualram_inst.v",
        "rtl/define.v",
        "rtl/define_para.v",
        "rtl/include_func.v",
        "rtl/mul.v",
        "rtl/rv3n_chain_manager.v",
        "rtl/rv3n_csr.v",
        "rtl/rv3n_func_jcond.v",
        "rtl/rv3n_func_lsu.v",
        "rtl/rv3n_func_muldiv.v",
        "rtl/rv3n_func_op.v",
        "rtl/rv3n_gsr.v",
        "rtl/rv3n_predictor.v",
        "rtl/rv3n_stage_ch.v",
        "rtl/rv3n_stage_dc.v",
        "rtl/rv3n_stage_id.v",
        "rtl/rv3n_stage_if.v",
        "rtl/rv3n_top.v"
    ]
}