
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -377.43

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -23.80

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -23.80

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.61   18.29   36.19   36.19 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.29    0.03   36.23 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.72    7.24   43.46 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.72    0.00   43.47 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.47   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.47   data arrival time
-----------------------------------------------------------------------------
                                 35.07   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.80   29.89   42.82   42.82 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.89    0.10   42.91 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.84   78.17   70.04  112.95 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 78.17    0.01  112.97 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.20   19.49   43.09  156.05 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.49    0.01  156.06 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.76    8.89   22.17  178.23 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.89    0.01  178.25 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.87   11.79   20.31  198.56 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.80    0.21  198.78 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.21   20.43  219.20 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.21    0.01  219.21 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.04   24.09  243.30 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.04    0.01  243.31 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.98    9.66   28.46  271.78 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.66    0.03  271.80 ^ resp_msg[13] (out)
                                271.80   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.80   data arrival time
-----------------------------------------------------------------------------
                                -23.80   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.80   29.89   42.82   42.82 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.89    0.10   42.91 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.84   78.17   70.04  112.95 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 78.17    0.01  112.97 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.20   19.49   43.09  156.05 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.49    0.01  156.06 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.76    8.89   22.17  178.23 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.89    0.01  178.25 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.87   11.79   20.31  198.56 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.80    0.21  198.78 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.21   20.43  219.20 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.21    0.01  219.21 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.04   24.09  243.30 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.04    0.01  243.31 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.98    9.66   28.46  271.78 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.66    0.03  271.80 ^ resp_msg[13] (out)
                                271.80   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -271.80   data arrival time
-----------------------------------------------------------------------------
                                -23.80   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
231.09384155273438

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7222

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.654376983642578

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8097

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 35

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[9]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.82   42.82 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  70.14  112.95 v _568_/SN (HAxp5_ASAP7_75t_R)
  43.10  156.05 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.33  186.39 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.39  208.77 v _369_/Y (OA21x2_ASAP7_75t_R)
  16.01  224.79 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.72  251.50 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.21  277.71 ^ _378_/Y (BUFx6f_ASAP7_75t_R)
  10.39  288.10 v _488_/Y (NOR2x1_ASAP7_75t_R)
  25.81  313.91 v _493_/Y (OA33x2_ASAP7_75t_R)
   0.01  313.92 v dpath.a_reg.out[9]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.92   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[9]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.80  299.20   library setup time
         299.20   data required time
---------------------------------------------------------
         299.20   data required time
        -313.92   data arrival time
---------------------------------------------------------
         -14.72   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.19   36.19 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.27   43.46 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.47 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.47   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.47   data arrival time
---------------------------------------------------------
          35.07   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
271.8047

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-23.8047

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.758016

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.1%      31.9%       0.0%
