{
  "Top": "switch_output_port_lookup",
  "RtlTop": "switch_output_port_lookup",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx690t",
    "Package": "ffg1157",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "6",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "switch_output_port_lookup",
    "Version": "1.0",
    "DisplayName": "Switch_output_port_lookup",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/packet.cpp",
      "..\/lut.cpp",
      "..\/Send_packet.cpp",
      "..\/Output_port_lookup.cpp",
      "..\/Fifo.cpp",
      "..\/Eth.cpp",
      "..\/Combine.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/eth.vhd",
      "impl\/vhdl\/lut.vhd",
      "impl\/vhdl\/Read_r.vhd",
      "impl\/vhdl\/switch_output_porbkb.vhd",
      "impl\/vhdl\/switch_output_porcud.vhd",
      "impl\/vhdl\/switch_output_port_lookup.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eth.v",
      "impl\/verilog\/lut.v",
      "impl\/verilog\/Read_r.v",
      "impl\/verilog\/switch_output_porbkb.v",
      "impl\/verilog\/switch_output_porbkb_ram.dat",
      "impl\/verilog\/switch_output_porcud.v",
      "impl\/verilog\/switch_output_porcud_ram.dat",
      "impl\/verilog\/switch_output_port_lookup.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "m_axis_tdata_V": {
      "type": "data",
      "dir": "out",
      "width": "256",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "256"
        }}
    },
    "m_axis_tkeep_V": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "m_axis_tlast_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "m_axis_tready_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "m_axis_tuser_V": {
      "type": "data",
      "dir": "out",
      "width": "128",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        }}
    },
    "m_axis_tvalid_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "reset_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "s_axis_tdata_V": {
      "type": "data",
      "dir": "in",
      "width": "256",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "256"
        }}
    },
    "s_axis_tkeep_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "s_axis_tlast_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "s_axis_tready_V": {
      "type": "data",
      "dir": "out",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "s_axis_tuser_V": {
      "type": "data",
      "dir": "in",
      "width": "128",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "128"
        }}
    },
    "s_axis_tvalid_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "reset_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_tdata_V": {
      "dir": "in",
      "width": "256"
    },
    "s_axis_tkeep_V": {
      "dir": "in",
      "width": "32"
    },
    "s_axis_tuser_V": {
      "dir": "in",
      "width": "128"
    },
    "s_axis_tvalid_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_tready_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "s_axis_tlast_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_tdata_V": {
      "dir": "out",
      "width": "256"
    },
    "m_axis_tkeep_V": {
      "dir": "out",
      "width": "32"
    },
    "m_axis_tuser_V": {
      "dir": "out",
      "width": "128"
    },
    "m_axis_tvalid_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_tready_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axis_tlast_V": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "reset_V": {
      "interfaceRef": "reset_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "s_axis_tdata_V": {
      "interfaceRef": "s_axis_tdata_V",
      "dir": "in",
      "dataWidth": "256",
      "handshakeRef": "ap_none"
    },
    "s_axis_tkeep_V": {
      "interfaceRef": "s_axis_tkeep_V",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "s_axis_tuser_V": {
      "interfaceRef": "s_axis_tuser_V",
      "dir": "in",
      "dataWidth": "128",
      "handshakeRef": "ap_none"
    },
    "s_axis_tvalid_V": {
      "interfaceRef": "s_axis_tvalid_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "s_axis_tready_V": {
      "interfaceRef": "s_axis_tready_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "2"
    },
    "s_axis_tlast_V": {
      "interfaceRef": "s_axis_tlast_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "m_axis_tdata_V": {
      "interfaceRef": "m_axis_tdata_V",
      "dir": "out",
      "dataWidth": "256",
      "handshakeRef": "ap_none",
      "firstOutLatency": "4"
    },
    "m_axis_tkeep_V": {
      "interfaceRef": "m_axis_tkeep_V",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_none",
      "firstOutLatency": "4"
    },
    "m_axis_tuser_V": {
      "interfaceRef": "m_axis_tuser_V",
      "dir": "out",
      "dataWidth": "128",
      "handshakeRef": "ap_none",
      "firstOutLatency": "4"
    },
    "m_axis_tvalid_V": {
      "interfaceRef": "m_axis_tvalid_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "4"
    },
    "m_axis_tready_V": {
      "interfaceRef": "m_axis_tready_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "m_axis_tlast_V": {
      "interfaceRef": "m_axis_tlast_V",
      "dir": "out",
      "dataWidth": "1",
      "handshakeRef": "ap_none",
      "firstOutLatency": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "switch_output_port_lookup",
      "Instances": [
        {
          "ModuleName": "lut",
          "InstanceName": "lut_ret_i_i_lut_fu_278"
        },
        {
          "ModuleName": "Read_r",
          "InstanceName": "grp_Read_r_fu_353"
        },
        {
          "ModuleName": "eth",
          "InstanceName": "eth_ret_i_i_eth_fu_377"
        }
      ]
    },
    "Metrics": {
      "eth": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.840"
        },
        "Area": {
          "FF": "107",
          "LUT": "219",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "lut": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.934"
        },
        "Area": {
          "FF": "910",
          "LUT": "1514",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Read_r": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.034"
        },
        "Area": {
          "FF": "430",
          "LUT": "446",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "switch_output_port_lookup": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.359"
        },
        "Area": {
          "BRAM_18K": "12",
          "FF": "1657",
          "LUT": "2487",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-12-15 11:44:43 +07",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
