{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 18:25:20 2016 " "Info: Processing started: Mon May 16 18:25:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off frequencyDivider -c frequencyDivider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off frequencyDivider -c frequencyDivider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "freq_in " "Info: Assuming node \"freq_in\" is an undefined clock" {  } { { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "freq_in register counter\[0\] register counter\[21\] 204.42 MHz 4.892 ns Internal " "Info: Clock \"freq_in\" has Internal fmax of 204.42 MHz between source register \"counter\[0\]\" and destination register \"counter\[21\]\" (period= 4.892 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.653 ns + Longest register register " "Info: + Longest register to register delay is 4.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X15_Y5_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y5_N15; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.517 ns) 1.085 ns Add0~1 2 COMB LCCOMB_X16_Y5_N8 2 " "Info: 2: + IC(0.568 ns) + CELL(0.517 ns) = 1.085 ns; Loc. = LCCOMB_X16_Y5_N8; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { counter[0] Add0~1 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.165 ns Add0~3 3 COMB LCCOMB_X16_Y5_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.165 ns; Loc. = LCCOMB_X16_Y5_N10; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.245 ns Add0~5 4 COMB LCCOMB_X16_Y5_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.245 ns; Loc. = LCCOMB_X16_Y5_N12; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.419 ns Add0~7 5 COMB LCCOMB_X16_Y5_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.419 ns; Loc. = LCCOMB_X16_Y5_N14; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.499 ns Add0~9 6 COMB LCCOMB_X16_Y5_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.499 ns; Loc. = LCCOMB_X16_Y5_N16; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.579 ns Add0~11 7 COMB LCCOMB_X16_Y5_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.579 ns; Loc. = LCCOMB_X16_Y5_N18; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.659 ns Add0~13 8 COMB LCCOMB_X16_Y5_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.659 ns; Loc. = LCCOMB_X16_Y5_N20; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.739 ns Add0~15 9 COMB LCCOMB_X16_Y5_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.739 ns; Loc. = LCCOMB_X16_Y5_N22; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.819 ns Add0~17 10 COMB LCCOMB_X16_Y5_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.819 ns; Loc. = LCCOMB_X16_Y5_N24; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.899 ns Add0~19 11 COMB LCCOMB_X16_Y5_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.899 ns; Loc. = LCCOMB_X16_Y5_N26; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.979 ns Add0~21 12 COMB LCCOMB_X16_Y5_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.979 ns; Loc. = LCCOMB_X16_Y5_N28; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.140 ns Add0~23 13 COMB LCCOMB_X16_Y5_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 2.140 ns; Loc. = LCCOMB_X16_Y5_N30; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.220 ns Add0~25 14 COMB LCCOMB_X16_Y4_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.220 ns; Loc. = LCCOMB_X16_Y4_N0; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.300 ns Add0~27 15 COMB LCCOMB_X16_Y4_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.300 ns; Loc. = LCCOMB_X16_Y4_N2; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.380 ns Add0~29 16 COMB LCCOMB_X16_Y4_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.380 ns; Loc. = LCCOMB_X16_Y4_N4; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.460 ns Add0~31 17 COMB LCCOMB_X16_Y4_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.460 ns; Loc. = LCCOMB_X16_Y4_N6; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.540 ns Add0~33 18 COMB LCCOMB_X16_Y4_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.540 ns; Loc. = LCCOMB_X16_Y4_N8; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.620 ns Add0~35 19 COMB LCCOMB_X16_Y4_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.620 ns; Loc. = LCCOMB_X16_Y4_N10; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.700 ns Add0~37 20 COMB LCCOMB_X16_Y4_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.700 ns; Loc. = LCCOMB_X16_Y4_N12; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.874 ns Add0~39 21 COMB LCCOMB_X16_Y4_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 2.874 ns; Loc. = LCCOMB_X16_Y4_N14; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.954 ns Add0~41 22 COMB LCCOMB_X16_Y4_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.954 ns; Loc. = LCCOMB_X16_Y4_N16; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.412 ns Add0~42 23 COMB LCCOMB_X16_Y4_N18 1 " "Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 3.412 ns; Loc. = LCCOMB_X16_Y4_N18; Fanout = 1; COMB Node = 'Add0~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~41 Add0~42 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.322 ns) 4.557 ns counter~26 24 COMB LCCOMB_X15_Y5_N16 1 " "Info: 24: + IC(0.823 ns) + CELL(0.322 ns) = 4.557 ns; Loc. = LCCOMB_X15_Y5_N16; Fanout = 1; COMB Node = 'counter~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { Add0~42 counter~26 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.653 ns counter\[21\] 25 REG LCFF_X15_Y5_N17 3 " "Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 4.653 ns; Loc. = LCFF_X15_Y5_N17; Fanout = 3; REG Node = 'counter\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { counter~26 counter[21] } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 70.11 % ) " "Info: Total cell delay = 3.262 ns ( 70.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.391 ns ( 29.89 % ) " "Info: Total interconnect delay = 1.391 ns ( 29.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { counter[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~42 counter~26 counter[21] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.653 ns" { counter[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~42 {} counter~26 {} counter[21] {} } { 0.000ns 0.568ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.823ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "freq_in destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"freq_in\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns freq_in 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'freq_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_in } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns freq_in~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'freq_in~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { freq_in freq_in~clkctrl } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns counter\[21\] 3 REG LCFF_X15_Y5_N17 3 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X15_Y5_N17; Fanout = 3; REG Node = 'counter\[21\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { freq_in~clkctrl counter[21] } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { freq_in freq_in~clkctrl counter[21] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[21] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "freq_in source 2.843 ns - Longest register " "Info: - Longest clock path from clock \"freq_in\" to source register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns freq_in 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'freq_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_in } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns freq_in~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'freq_in~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { freq_in freq_in~clkctrl } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns counter\[0\] 3 REG LCFF_X15_Y5_N15 3 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X15_Y5_N15; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { freq_in~clkctrl counter[0] } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { freq_in freq_in~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { freq_in freq_in~clkctrl counter[21] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[21] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { freq_in freq_in~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.653 ns" { counter[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~42 counter~26 counter[21] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.653 ns" { counter[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~42 {} counter~26 {} counter[21] {} } { 0.000ns 0.568ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.823ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { freq_in freq_in~clkctrl counter[21] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[21] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { freq_in freq_in~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "freq_in freq_out freq_out~reg0 9.625 ns register " "Info: tco from clock \"freq_in\" to destination pin \"freq_out\" through register \"freq_out~reg0\" is 9.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "freq_in source 2.844 ns + Longest register " "Info: + Longest clock path from clock \"freq_in\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns freq_in 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'freq_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_in } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns freq_in~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'freq_in~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { freq_in freq_in~clkctrl } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns freq_out~reg0 3 REG LCFF_X16_Y5_N1 1 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X16_Y5_N1; Fanout = 1; REG Node = 'freq_out~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { freq_in~clkctrl freq_out~reg0 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { freq_in freq_in~clkctrl freq_out~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} freq_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.504 ns + Longest register pin " "Info: + Longest register to pin delay is 6.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns freq_out~reg0 1 REG LCFF_X16_Y5_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y5_N1; Fanout = 1; REG Node = 'freq_out~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_out~reg0 } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.509 ns) + CELL(2.995 ns) 6.504 ns freq_out 2 PIN PIN_T18 0 " "Info: 2: + IC(3.509 ns) + CELL(2.995 ns) = 6.504 ns; Loc. = PIN_T18; Fanout = 0; PIN Node = 'freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { freq_out~reg0 freq_out } "NODE_NAME" } } { "frequencyDivider.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/frequencyDivider/frequencyDivider.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.995 ns ( 46.05 % ) " "Info: Total cell delay = 2.995 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.509 ns ( 53.95 % ) " "Info: Total interconnect delay = 3.509 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { freq_out~reg0 freq_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.504 ns" { freq_out~reg0 {} freq_out {} } { 0.000ns 3.509ns } { 0.000ns 2.995ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { freq_in freq_in~clkctrl freq_out~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { freq_in {} freq_in~combout {} freq_in~clkctrl {} freq_out~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.504 ns" { freq_out~reg0 freq_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.504 ns" { freq_out~reg0 {} freq_out {} } { 0.000ns 3.509ns } { 0.000ns 2.995ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 18:25:21 2016 " "Info: Processing ended: Mon May 16 18:25:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
