// Seed: 1068507122
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wor id_7,
    output tri0 id_8,
    input wand id_9,
    input uwire id_10,
    output supply1 id_11,
    input tri id_12,
    output supply1 id_13
    , id_26,
    input tri id_14,
    output supply0 id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri1 id_18,
    input supply0 id_19,
    output tri0 id_20,
    input wand id_21,
    input wire id_22,
    output wire id_23,
    input tri0 id_24
);
  assign id_15 = 1;
  xnor (id_8, id_17, id_1, id_22, id_14, id_12, id_26, id_21, id_19, id_16, id_9, id_24, id_3);
  module_0(
      id_26, id_26
  );
endmodule
