Info: Generated by version: 21.4 build 67
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_ddr3.ip --synthesis=VERILOG --output-directory=C:\Users\alvas\AppData\Local\Temp\alt9475_9143118846348988458.dir\0002_ddr3_gen\qii\ip\ed_synth\ed_synth_ddr3 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: ed_synth_ddr3.ddr3: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
Info: ed_synth_ddr3.ddr3.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: ed_synth_ddr3.ddr3.arch: Placement of address/command pins must follow "DDR3 Scheme 2: Component/UDIMM/SODIMM".
Info: ed_synth_ddr3.ddr3.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: ed_synth_ddr3.ddr3.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1016.93, 932.18, 847.44, 762.7, 677.95
Info: ed_synth_ddr3.ddr3.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: ed_synth_ddr3: "Transforming system: ed_synth_ddr3"
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: ed_synth_ddr3: "Naming system components in system: ed_synth_ddr3"
Info: ed_synth_ddr3: "Processing generation queue"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_emif_c10_1910_7otmgfa"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_emif_arch_nf_191_g66jvjy"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_emif_ecc_191_zook5nq"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_emif_cal_slave_nf_191_rmzieji"
Info: ed_synth_ddr3: "Generating: altera_emif_ecc_core"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_avalon_mm_bridge_2001_k2bg7dq"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq"
Info: ioaux_soft_ram: Starting RTL generation for module 'ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq'
Info: ioaux_soft_ram:   Generation command is [exec C:/intelfpga_pro/21.4/quartus/bin64//perl/bin/perl.exe -I C:/intelfpga_pro/21.4/quartus/bin64//perl/lib -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin/europa -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_pro/21.4/quartus/sopc_builder/bin -I C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_pro/21.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq --dir=C:/Users/alvas/AppData/Local/Temp/alt9475_8668614009940782156.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga_pro/21.4/quartus --verilog --config=C:/Users/alvas/AppData/Local/Temp/alt9475_8668614009940782156.dir/0004_ioaux_soft_ram_gen//ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'ed_synth_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq'
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_mm_interconnect_1920_trcm3ta"
Info: ed_synth_ddr3: "Generating: altera_reset_controller"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_merlin_master_translator_191_g7h47bq"
Info: ed_synth_ddr3: "Generating: ed_synth_ddr3_altera_merlin_slave_translator_191_x56fcki"
Info: ed_synth_ddr3: Done "ed_synth_ddr3" with 12 modules, 83 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
