.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000010000000000000
000010010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000010010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000010
000100000000000000
000010000000000000
000000010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000010000000100010
000000010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000110000110000
000000000000000000
000000000000000001
000010000000000010
000010010000000000

.io_tile 7 0
000000000000000010
000100000000000000
000001010000000000
000000000000000001
000000000000101110
000000000000110000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
010001110000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000101000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000010100000000000000
000000000000000000000000000000110000010100000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000000001000000101001010000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000000000000000000011110000000000000000
011000000000000000000000000000000000000000
100000000000000000000000000000000000001000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000001
000000000000000001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000110000000000000000000000000000000

.logic_tile 4 1
000000000000000000000110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000000110000101011010100000000000000000
000000000000000000000010110000101001100000000010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000001111101000000000010000000000
000000000000000000000000000011111111000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000001101111000010000000000000
000000000000000000000000000111111001000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111000010100000000000000000000000000000
010000000000000000000011100000000000000000000100000000
000000001100000000000100001011000000000010000100000001

.logic_tile 5 1
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001100000000000000001000
000000000000000000000110100111101100010100001000000000
000000000000000000000000000000000000010100000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000000000000000101001000001100111000000101
000000000000001101000000000000100000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000011101000001100111000000101
000000000000000000000000000000100000110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000100010110000000000110011000000000001

.logic_tile 6 1
000000000100000111000000000111000000000000001000000000
000000000000000000100000000000100000000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000111000010110000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100011100001000000001000000000
000000000000000000000111110000001000000000000000000000
000000001110000111000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000001001111110000000000000
000000000000000000000010111011001001111101000000000000
010000000000000101000110001000000000000000000101000000
000000000000000000100000001101000000000010000100000000

.logic_tile 7 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000100101000000000111100001000000001000000000
000000000001001101100000000000101100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000010110000101101000000000000000000
000000000010000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001101100110110001100000000000001000000000
000000000000000101000010100000001110000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000001000010100000001101000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000101000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000010010000001111001111000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000011100000000001001111000000000000
000000000000000000000010010000001011001111000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000001010000000000000010001000000010110100000000000
000000000000000000000010010000000000010110100000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
011000000000001000000000000000000000000001
100000000000001011000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000010000000000000000
000000000000000000000011110000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000010
000100000000000000
000000000000000000
000011110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000001001100011111001011001110100000000000000
000000000000001101100010000101001001101000000000000000
101000000000000111100000010001011101110011110100000000
100000000000011101000011101001101011010010100100000000
010000000000001000000011111101011000000110000000000000
110000000000001111000111100001001000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000101001110000000100000000000
000001000000000000000000000000101000000000100000000000
000000000001011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000010000000000000000000000000000000000
000000000000000000000011100111001011000000
101000010000001000000000010000000001001000
100000000000001011000011010101001100000000
110000000000000000000111101000000000000000
110000000000000111000000000001000000000000
000000000001010111100000000000000000000000
000000000000100000000000000111000000000000
000000000000000000000111001000000000000000
000000000000000000000100001001000000000000
000000000000000011100000001000000000001000
000000000000000000000000000111000000000000
000000000000000001000011100000000000000000
000000000000000001000000001001000000000000
010100000000001000000000000000000000000000
110100000000000011000000001011000000000000

.logic_tile 4 2
000000000000000001100000000000000000001111000100000001
000000000010000000100000000000001100001111000100000000
111000000000001101000000000111111000100000110000000000
000000000000001011100000001011001000000000110001000000
000000000000000001100110010101001010000000000000000001
000000000000001101100110010011011011000010000000000000
000000000000000000000000000000001101000011000000000000
000000000000000000000000000000001100000011000000000010
000000000000001000000010001011011000100000110000000000
000000000000000001000000001111101010000000110001000000
000000000000000001100000000000000000000000000110000000
000000000000000000000000000101000000000010000100000000
000000000000000000000000000000001010000100000101000000
000000000000000000000000000000010000000000000100000010
010000000000000001100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 5 2
000000000000000001100000000000001000001100111000000000
000000000000000000000000000000001100110011000000010000
111000000000000000000010100011101000001100110000000000
000010000000000000000000000000000000110011000000000000
000000000000001001100000000000011010000100000100000000
000000000000000001000000000000000000000000000100000000
000001000000000101000010100101100000000000000100000000
000000100000000101000000000011000000101001010100000100
000000000000000101000000001101011000010000000000000000
000000000000001001000000000101011010000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000001001000000000000100000000001000100000001
000000000001010000000000001001001011001000000000000000
000000000000000000000000000101001011000000000000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000100000000000000010101000000000000001000000000
000000000000010000000011010000100000000000000000001000
101001000000000000000010100101000001000000001000000000
100010100000100000000011110000101011000000000000000000
010000000000000000000110110001100001000000001000000000
010000000000000000000010100000101001000000000000000000
000001000000000101100000000101100000000000001000000000
000000100000000000000011110000000000000000000000000000
000001000000000000000000000111000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000011100000000000001000000000
000010100000001011000010000000000000000000000000000000
000000100000001000000000000000001000111100001000000000
000001001010001011000000000000000000111100000000000000
000000000000000000000000001000011101111001000101000000
000000000000000000000010011001011111110110000011000101

.logic_tile 7 2
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000101000000000000000010000
111000000000000000000000000000001000111100001000000000
000000000100000000000000000000000000111100000010000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000110000000000001000000100110000000
000000000000000000000000000000001100000000000100000000
000000001110001000000110000000001100000011110000000000
000001000000001011000000000000010000000011110000000000
000000000000000101000010000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000010011100000010110100000000000
000000000000000000000010000000100000010110100000000000
010000000000000000000010100000011110000100000100000000
000000000000000000000000000000010000000000000110000000

.logic_tile 8 2
000000000000000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000000000000110101101111111110110100100000000
000000000000000000000000000111001100101001010001000000
010000000001000000000110100000000001001111000000000000
010000000000100000000000000000001100001111000000000000
000000000000000001100010100011101100000010000000000000
000000000000000000000100000000011111000010000000000000
000000000000000011100110011011011001100000000000000000
000010000000000000100011011011111111000000000000000000
000000000000100101000000010000011010001100000000000000
000000000001010101100010000000011001001100000000000000
000000000000000000000010100111001100100000000000000000
000000000110000101000010101101001111000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000111100000000001000000001000000000
000000000000001101000110110000001000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000001000000010100011100000000000001000000000
000001000000000101000100000000100000000000000000000000
000001000000000000000000000000000001000000001000000000
000010000000000000000000000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000010000001001111101000010000000
000000000000000000000011101111001010111110000000000000

.ramt_tile 10 2
000000010000000001000010011000000000000000
000000000110000000100011101001001011000000
101000010000000011100111011000000001000010
100000000000000000100111011001001010000000
010000000110100111000111101000000000000000
010000000000000000000100001101000000000000
000000000000100111000011101000000000000000
000000000001001111100000000001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
000000000000000000000000000000000000001000
000000000000000000000010000001000000000000
000000001010000000000000000000000000000000
000000000000000000000000000101000000000000
010000000000000000000000000000000000000000
110000000000000000000000001001000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000010000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000001101000000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000001111100000000001100000000000000110000000
000000000000001111000000000000000000000001000000000000
000000100000000011100010000011001101100011110000000000
000000000000000000100000000000101010100011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111010100001010000000000
000000000000000000000000000111001011010000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000010000000000000000
001000001000000000000011110000000000000000
011000000000000000000000000000000000000000
100000001110000000000000000000000000000000
010000000000000000000000000000000000000000
011001000000100000000000000000000000000000
000010000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000100000000000000000000000000000
110000000001010111000000000000000000000000
111000000000100000100000000000000000000000

.logic_tile 4 3
000000000100000000000011101000001010001100110000000000
000000000100001101000000000101000000110011000000000000
101000000001010101100000000011100001101111010100000000
100000000000100000000000001111101100001111000010000000
110000000001010111000000000001000001110110110110000000
010000000010100101100000000101101101101001010000000000
000000000001010101000000001001000000101001010000000000
000000000000100000000000000001000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001100011000111011111010000000000000000
000000000000000000000010010111101101000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 5 3
000001000000100101000000000000000001000000100100000000
000000100001010000100000000000001010000000000000000000
101001000000000000000000000111011100111110100000000000
100010100000000101000000001111110000010110100000000000
010010101100000000000111001011001111100000010000000000
110000000000000111000000000101001110100000100001000000
000000000000000001100000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000000001100000010101101011000000000000000000
000000000000000000000010011011001000000000100010000000
000000001100000000000000010011100001110110110000000000
000000000000000000000011010001101111101001010000000000
000000001110001000000010100000000000000000000000000000
000000000001001001000110000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000010000000000000100011110011000000000010000000000000

.logic_tile 6 3
000000001100000101100110001011011001111101110100000001
000000000000000000100100001001111111010100100011000001
101000000000000000000110010000011100000100000000000000
100000000000000000000111110000010000000000000000000000
010000000000100111100010000001001101110001010100000000
110000000001000000100100000101011010110011110011100001
000000000000000111100110100011111010110100010100000011
000000000000000000000000001011001111111001110001000001
000001000000000000000010010001001101110001010100000001
000010100000000000000110010000111111110001010011000000
000000001110000000000000010101101100101100010100000000
000000000000000101000010100000111101101100010011000001
000000000000001001100000000000000001001001000000000000
000000000000001001100011110111001101000110000000000000
000000000000000000000111000000011100000000110000000000
000000000000000000000100000000011110000000110000000000

.logic_tile 7 3
000000000000000000000111100011100000000000001000000000
000000000000000011000111100000000000000000000000001000
101000000000001000000000000011100000000000001000000000
100000000000000111000000000000100000000000000000000000
110010100000001000000000000011100000000000001000000000
110001100000001111000000000000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000111001000000010000000000000
000000000000000101000111110000001001000010000000000000
000000000000001101100110111011101101000000000000000000
000000100000000101000010101111001100010000000000000000
000000000000001000000111010001001011000001000000000000
000000000000000111000011101011101000000000000000000000
000000000000000000000000010001000000101001010100000100
000000000001000000000010101111001101011001100011100110

.logic_tile 8 3
000000000001000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000011000011010011000111000000000
000000000000000000100010101101001101100100110000000000
000000000000000000000000001000001001011000111000000000
000000000000000000000000001001001100100100110000000000
000000000000000101000000011000001000011000111000000000
000000000000000000100010101101001110100100110000000000
000000000000000000000110111000001000011000111000000000
000000000000000000000010101001001101100100110000000000
000000000000001000000110101111001000000001011000000000
000000000000000101000000001101100000111101010000000000
000000000000001000000110001011101000000001011000000000
000000000000000101000100001001100000111101010000000000
000000000000000000000110001111101000000001011000000000
000000000000000000000100001101100000111101010000000000

.logic_tile 9 3
000000000000000101100110110001000000000000000100100000
000000000000000000000010100000100000000001000100000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000101100000000000000111000000
000000000000000000000000000000000000000001000100000000
000000000000001000000000010000000000000000100100100000
000000000000000101000010100000001000000000000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000100000000
000000000000000000000000000111001000000010000000000000
000000000000000000000000000000011000000010000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000000000000000000001000000000000000000101000000
000000100000000000000000001101000000000010000100100000

.ramb_tile 10 3
010010000001010000000000000000000000000000
001001000000100000000000000000000000000000
011000000000001000000000000000000000000000
100000000010001111000000000000000000000000
110010000000000000000000000000000000000000
011001001110000000000000000000000000000000
000000100001000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000010010000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
010000100000000000000000000000000000000000
011000001000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000001100000000000000001000000001000000000
001000000000000000000000000000001101000000000000001000
101000000000000001100000001000011100000100101100000000
100000000000000000000000000001011000001000010100000000
000000000000000000000000011101001000010100000100000000
001000000000000000000010000111100000000001010100000000
000000000000000000000000000111100000000000000000000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010011100000000000000000000000
001000000000000000000010000001101011001001000000000000
000000000000000000000000000000000001001111000100000000
001000000000000000000000000000001101001111000100000000
010000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000100000111000010100000000000000000000000000000
001000000000000000100100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000001100000100000100000000
111000000000000000000110000000010000000000000010000000
000000000000000000000000000000001110101111000000000000
001000000000000000000000001101011000011111000000000000
000000000000000000000110000011101111110110100100000000
001000001000000000000010000000011111110110100010000000
000000000000000011100000000011000000101111010000000000
001000000000000000100000001111101001001111000000000000
000000000000000000000111010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000001100010000000011110000100000100000000
001000000000000000000000000000000000000000000010000000

.ramt_tile 3 4
000000010000001111100000000000000001000000
000000000000000111000000000001001001000000
101010110000001000000000011000000000000000
100001000000001111000011111111001010000000
110000000001000000000011101000000000000000
010000001000001111000100000001000000000000
000110000000000001000000000000000000000000
000101001100001111100011110001000000000000
000000000000000000000000000000000000000000
000000000000000000000010101101000000000000
000010100000001000000000001000000000000000
000001000000001011000000000101000000000000
000000000001000000000000001000000000000000
000000000000000000000000000011000000000000
010000000000000000000000001000000000000000
110000001110000000000011101101000000000000

.logic_tile 4 4
010000000000000101000000000000000001000000100100000001
001000000000000000100000000000001100000000000000000001
101000000000000000000000000000001110101000000000000000
100000000000000000000000000101000000010100000000000000
000000000001001101100000001111100000101001010000000000
001000000000000001000000001101100000000000000000000000
000000000000000101100111100011101101000001000000000000
001000000000000000000100000001111110000000000000000000
000000000000000000000000011101000000101001010000000000
001000000000000000000010000101000000000000000000000000
000000000000000000000000000000001010101000000000000000
001000000000000101000011100101000000010100000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000010000000000000000000000000000000

.logic_tile 5 4
010000000000000000000111100000000000000000000000000000
001000000000000101000011100000000000000000000000000000
101000000000000101100011101011111011000000000000000000
100000000000000000000000000001001001000000010000000000
010000000000001000000000010111101101111001000100000000
011000000000000011000011010000001110111001000000000001
000000000000000001000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000001000111100000001000001000111000100110000001
001000000000000000100000000111011111110100010010000001
000000000000000111100000000111100000101001010000000100
001010100000000111100000000101000000000000000011000000
000000000000000000000010001000001010110100010111000000
001000000001010000000000000111011000111000100000000001
000000000000001101000000001111100001111001110110000000
001000000000000101000000000011001011010000100000000001

.logic_tile 6 4
010000000000000000000000000101000000000000001000000000
001000000000000000000000000000100000000000000000001000
111000000000000000000000000101100001000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000000000000000010000000001000000001000000000
001000000000100000000011010000001001000000000000000000
000000000001010000000010100000001000111100001000000000
001000000000000000000000000000000000111100000000000010
000000000000000000000000000000000001000000100110000000
001000000010000000000000000000001011000000000100100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001001000000000100100000
010001000000000000000000010000000000000000000000000000
001000000000010000000011000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000001
001000000000000101000000000011000000000010000100100010
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000100000000000001000001001011001010000000000
001000000001000000000000000001001101100110100000010000
111000000000001000000000000011100001011001100000000000
000000000000000101000000000000101100011001100000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000010101000000000000000100000000
001000000000000000000010010000000000000001000100100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000100000000000001101011101000110100000000000
001000000000000000000000000111101010001111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100011110000000000000000000000000000
000001000000000001100000000000000000000000000000000000
001010000000000000100000000000000000000000000000000000
000000000000000101100000000011011100101000000000000000
001000000000000000000000000000000000101000000001000000
000000000000000111000000001101001110000110100000000000
001000000000100000000000000011001011001111110000000100
000000000000100101000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000010000000000000000000000000000000000
000000000000000000000000001011001110000000
101000010000100000000000001000000001000000
100000000000000000000000000111001011000000
110000000000000000000000001000000000000000
110000000000000000000000000011000000000000
000000000000000000000000010000000000000000
000000000000000000000011110111000000000000
000000000000000111100000001000000000000000
000000000000000000100011111111000000000000
000000000000000000000111110000000000100000
000000000000000111000011010011000000000000
000000000000000001000111001000000000000000
000000000000000111000000001011000000000000
110000000000001011100111101000000000000000
110000000000001011000100001011000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100100000100
001000000000000000000000001001000000101001010100000000
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000001001011000010000000000000000
001000000000001111000000001001001100000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111110000000000000000
001000000000000000000000000000001010110000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
011000000000000000000000000000000000000000
100000000000000000000000000000000000000000
010000000000000000000111100000000000000000
111000000000000000000100000000000000000000
000000000000000111100000000000000000000000
001000001110000000100000000000000000000000
000000100000000000000000000000000000000000
001000000000000000000000000000000000000000
000010000000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010010000000010000000000000000000000000000
111001000000100000000000000000000000000000

.logic_tile 4 5
010000000000000000000000001000000000100000010000100000
001000000000000000000011111001001011010000100000000000
000000000000000101000000001001101000010111100000000000
000000000000000000100011101101111011001011100000000000
000000000000000101000111100000011110000100000000000000
001000000000000101000011100000000000000000000000000000
000000000000000101100000010000011010101000000000000000
001000000000000000000011010101000000010100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100011000000000011111000000000000010000000
001000000000000000100000000101101110000000010000000000
000000000000001000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111000001000000000000
001000001000000000000000001001011000000010000000000000
000000000000000000000010100101011011010111100000000000
001000000000000000000100000111101101000111010000100000
000000000001000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001010000000000000000010100000000000000000000000000000

.logic_tile 6 5
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
101000000000000000000010100011111001101000010010000000
100000000000001101000110100000001001101000010000100010
010000000000000000000000001111101110000001010000000000
011000000000000000000000001011110000000000000001100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
001000000000000000000000000000100000000001000000000000
000001000000000000000000010000011001001100000000000000
001000100001010001000010100000001001001100000000000010
000000000000000000000000011000011001011001110100000000
001000000000000000000010011001011000100110110000000000
000000000000000000000000011001100000101001010000000000
001000000000000000000010001001000000000000000000100000

.logic_tile 7 5
010000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
101000100001010000000000000000000001001111000000000000
100001000000000000000000000000001110001111000000000010
010000001110000000000111000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000001111111110111100000100000000
001000000000000000000000001111100000101000000001000010
110001000100000111100010110000000000000000000000000000
111000000000011101100110010000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
011001000000000000000000000000000000000000
100000100000000000000000000000000000000000
110000000000000000000000000000000000000000
011000000000010000000000000000000000000000
000000000000000111000000000000000000000000
001000000000000000100000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000010000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
111000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001111000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000101100000100000010000000000
000000000000000000000000000000101101100000010000000000
000000000000000000000111100000011111110000000000000000
000000000000000000000000000000001001110000000000000000
000000100000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000110000000000000000
000000001000000000000000000000011010110000000000000000
000001000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000010000000000000000010000000001000000
000000000000001111000010010101001010000000
101010110000001000000000011000000001000000
100001000000001111000011011101001010000000
010000000000000111000111100000000000000000
010000000000000000100000000001000000000000
000100000000001011100000001000000000000000
000100000000000111000011101011000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000001010000000010000000000000000000
000000000000100000000000001111000000000000
000000000000001000000000010000000000000000
000000000110000011000011011101000000000000
010000000000000000000000000000000000000000
010000000000000000000000000111000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000000000011010000001000000000001
100000000000001111100000000101001100000010000001000010
000000100000000000000010100000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000010000000011001000000000000000000000000000000000000
000001000000101111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000110001000000001100000010000000000
000000000000000000000000000101001101010000100000000000
000000000001000000000000010111011001000000000000000000
000000000000100000000011001101101111000000010000100000
000000000000000000000011100000011000000100000100000000
000000000000000000000000000000000000000000000000100010

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000001110010000000010010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011001001000000010000000
000000000000000000000000000011011000000100000010000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000100000011100000001001100001000110000010000000
100000000100000000100010100001101011000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000100101110000000000000001000011010010101010100000000
000000000000000000000000001111000000101010100100000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001001111010010100000010000001
000000000000000000000000001001010000000000000010000000
010000000000000000000110000111100000010110100100000000
000010100000000000000000000000100000010110100100000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001000011101000000100010000000
000000000000000000000010101101001111000000010000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000011011100001001001000000000000
000010000000010000000010011101001111000000000010000010

.logic_tile 8 6
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000010000011000000
000000100000000000000000000000000000000000000001100111
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000010000100111000000000000000001000000
000000000000010000000011110011001001000000
101000010000000000000111011000000000000000
100000001000000111000111100101001011010000
010010000000000000000000011000000000000000
010001000000000111000011100001000000000000
000000000000101011100011100000000000000000
000001000001001011000000000101000000000000
000000000000001000000000001000000000000000
000000000000001111000000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000010000
000000000110000000000000001000000000000000
000000000000000000000000001101000000000000
010000000000000111100000000000000000000000
110000000000100000100000000001000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000101000000001101011010000001000000100000
000000000000001101000010111001111000000000000000000000
000000000000000000000111110000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000000000000000000000000010001111100101000000000000000
000000000000000000000011100000100000101000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001001111000000000000000000
000000000000000000000010001001011011000000100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
011000000001000000000000000000000000000000
100000000100100000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000010000000000000000
000000000000000000000011010000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
110000000000000111000000000000000000000000
110000000000000000100000000000000000000000

.logic_tile 4 7
000000000000000000000111101001101001000010000000000000
000000000000000000000100000101111110000000000000000000
000000000000010101100010101001101010010111100000000000
000000000000000111000011111001101001001011100001000000
000000000000000101100000001011011101010111100010000000
000000000000000000000000000001011011001011100000000000
000000000000000111100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000010000101100001100000010000000000
000000000000100000000100000000101000100000010000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000100000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000010000110

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000111100110100000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110000100
000000000000000000000000000000000000000001000001100100
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010001011111000010111100000100000
000000100000000000000000001111011111000111010000000000
000011000000100000000111000000000000000000000000000000
000000000001000000000100000000000000000000000000000000

.ramb_tile 10 7
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
011000100000001000000000000000000000100000
100001000100101111000000000000000000000000
110000000000000000000000000000000000000000
010000001100000000000000000000000000000000
000000100000010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010010000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000100000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000000100
001101111000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000011100110000000000000000
000000000000000000000000000000001110110000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001011111000010111100000000000
000000000000000000000000000011001101001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000010000000000000011111000000000000000
000000000000000000000011101001001010000000
101010010001010000000000000000000001000000
100000000000000000000011101001001011000000
010000000000001111000111011000000000000000
010000000000000011000011011101000000000000
000000000000000001000111111000000000000000
000000000100000111100111000101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000100000001000000000000000000000000000
000001000000001011000000001101000000000000
000000000000000000000000001000000000000000
000000000000000000000000000011000000000000
010000000000010000000000000000000000000000
110000000000100000000000000101000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001100000000001101111000110100000000000
000000000000000101100000001101001101001111110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001001111111010111100010000000
000000000000000000000000000001011100001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010101000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 10 8
000000010000000000000000000000000000000000
000000000000001001000000000001001110000000
101000010000100000000111101000000001000000
100000000001000000000000000111001001000000
110000000000000000000000001000000000000000
110000000000000000000000000111000000000000
000000000000000011100000000000000000000000
000000000000000001100000000111000000000000
000010100000000001000000000000000000000000
000000000000001001000000000011000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
000000000000000001000111001000000000000000
000000000000000111000100001111000000000000
010000000000001011100011100000000000000000
110000000000001011100000000011000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
011010000000000000000000000000000000000000
100001000000000000000000000000000000000000
010000000000000000000111100000000000000000
110000000000000000000000000000000000000000
000000000000000111100000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101111010111100000000000
000000000000000000000000000101101000000111010000100000
000000000000010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
011001000000001000000000000000000000000000
100000000000000111000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000010000001000000000001000000000000000
000000000000001011000011100111001110000000
101000010000001000000111001000000001000000
100000000000001011000100001001001010001000
010000000000000000000010000000000000000000
110000000000000000000000001001000000000000
000000100000001001000000001000000000000000
000001000000000111000000001011000000000000
000001000000000000000000000000000000000000
000010100000000000000000000001000000000000
000000000000000000000010001000000000000000
000000000000000000000000000111000000000100
000000000000001011000000001000000000000000
000000000000000011000000000001000000000000
010000000000001001000000000000000000000000
110000000000000011000000000111000000000000

.logic_tile 4 10
000000000000000000000111101111001101000110100000000100
000000000000000000000100001001101110001111110000000000
101000000000000000000111100000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000001000000000000000110000000
000000000000000000000000000000100000000001000000100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000101000000000111011001000110100000000000
000000000000000000100000000011111001001111110000100000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000101000000000000000100100000
100000000000000000000000000000000000000001000010000100
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000010001100000010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000001011010010111100000000000
000000000000000000000000000001101100001011100000100000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000010000000111000000000000000001000000
000000000000000000000000001011001001000000
101000010000000000000111011000000001000000
100000000000000000000111110101001011001000
010000000001000000000111001000000000000000
110000000000100111000000000101000000000000
000000000000001011100011110000000000000000
000000001010001011100011010101000000000000
000000000000000000000000000000000000000000
000000000000000001000010000011000000000000
000000000000000000000000001000000000001000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
110000000000000111000000000000000000000000
110000000000000000000000000001000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000010000000000000000
001000000000000000000011110000000000000000
011000000000000000000000000000000000000000
100000000000000000000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001000001010000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
110010100000000111000000000000000000000000
111000000110000000100000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000101000000001101101100000110100000000000
000000000000000000100000001011001010001111110000000010
000000000000010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
011010000000001000000000000000000000000000
100000000000001111000000000000000000000000
110000000000000000000000000000000000000000
011000000000000000000000000000000000000000
000010000000000000000000000000000000000000
001000001010000000000000000000000000000000
000000000000000000000000010000000000000000
001000000000000000000011010000000000000000
000010100001000000000000000000000000000010
001000001010100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
011000000110000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000010000000000000000000000000001000000
000000000000000000000011101001001110000000
101000010000000011100000011000000000000000
100000000000000000100011001011001011000000
010000000000001000000111011000000000000000
110000000000000011000111001011000000000000
000000100000001000000000001000000000000000
000001000000000011000000000001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000011111000000000000000
000000000000000011000011010101000000000001
000000000000000111000000000000000000000000
000000000000000000000000000111000000000000
110000000000000101100000000000000000000000
010000000000000000100000000101000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000111001100010111100000000100
000000000000000000000000000011011010000111010000000000
000000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000010000000000000000001000000000000000
000000000000000000000000001101001110000000
101000010000000111100000000000000001100000
100000000000000000100000000011001000000000
110000000000000000000010001000000000000000
010000000000000000000000000111000000000000
000000000000000111000010001000000000000000
000000000000000000000100000011000000000000
000000000000000111000000000000000000000000
000000000000000000000010001101000000000000
000000000000000111000011101000000000000000
000000000000000000000000001011000000000100
000000000000000001000011100000000000000000
000000000000000000000011101111000000000000
010000000000000011100000000000000000000000
110000000000000000100000001111000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000000000000000000000000000000000000000
011000000000000000000000000000000000000000
100000000000000000000000000000000000000000
010000000000000000000111100000000000000000
111000000000000000000100000000000000000000
000000000000000111100000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000001
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
010000000000000000000000000000000000000000
111000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000010
001010100000000000000000000000000000000000000010100110
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000010000000000000000
001000000000000000000011100000000000000000
011000000000001000000000000000000000000010
100000000000001111000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000010000
000000001000000000000000000000000000000000
001000001100000000000000000000000000000000
010000000000000000000000000000000000000000
011000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000010000000000000000001000000000000000
000000000000000000000011010111001110000000
101000010000000000000011111000000001000000
100000000000000111000011011001001010000001
010000000000000000000111001000000000000000
110000000000000000000000001001000000000000
000000000000001111100000000000000000000000
000000000000001111000000000111000000000000
000000000000000000000111000000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000111000000000001
000000000000000101100000001000000000000000
000000000000000001100000000001000000000000
010000000000001001000000000000000000000000
110000000000001101000000001011000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000010000000111000000011000000001000000
000000000000000000000011111101001001000000
101000010000001111000011110000000001000000
100000000000000011000011110001001011001000
010000000000000011000011101000000000000000
010000000000000000000011100101000000000000
000000000000000011100010011000000000000000
000000000000000000100011010001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000001
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
010000000000000000000000000000000000000000
010000000000000000000000001101000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0110100001001000011001000100100000100110011000000100000001010000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
20d220d002f002d000f200d200f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f020d202f202f002d000f000d2
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0022000200000000000002220000000000000000000000000000000000000000
0000000000000000000000000000000000000000002200000000000200022000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000042c0c0c0ce00c2406ac026400240000004400000040004000c0400c0448
000006ca0a0a00200a0a00a80202064200000c48000000000cc0000002020642
000020ca044408c2086c02ca244600400000004e0c2e0a0808a208000e24084e
008808400880080c08080008000004400000000e02020242004e00600e4e00e0
000000cc000e002c002c002c0006004c000004240406040404480c0c04060424
00000000080a048e0a6c0406000200000088084c0c0c0e240e020e2004000840
0000c00c4004008002e0084800044004000000ca000a044c000800080008000c
000000c80c0c480c480e40ac060420420000480e480e080c0848008c00004004
00800e2408c60c0e0c0e040e0406004600080224088000020460080a20020660
000000ee0e06068c00240a8006060066000002280202040404680a0802020462
0000046a0e0e0e0c0e0c0c2e04040624000000e40a04002c020e0a8606280642
0000480e008600c20020c20c420642240000002e02ce0e0e0c2e0c0c04040424
0088084608a40a0c0a6c0e0e060604260000c02e0e0e02c2086a860e42064026
0000084e000a00080000000a000a084c000008c2008a044c00c00c8240060040
00000044026800480848026800480044000004e04086048000400084008200a0
04040002000000020020020002020022000000000002002042040424084a0008

.ram_data 3 1
0100000101010001010001010100000010000100010000010001000101010000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
02f000d002d020d000f002f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f002f000d002d020d000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0020000220002000000200200000000000000000000000000000000000000000
0000000000000000000000000000000000000000002200002000020000020222
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0
00f000f000f000f000f000f000f000f000f000f000f000f000f000f000f000f0

.ram_data 10 13
00000204000c02c48204000400000240000000000044004400440844408400c0
00000200024802ee024c0266024002000000804c00c000c000c008c00ac00acc
0000244600a800e8020800422002044400000024040a204800c08062842008a4
0008840000c0040c004c00660260022000000c0c0cc228c2080828c00a00a444
0000022000e002c002c00a40006002a00000028c00a402a402640a2408a40a8c
000000cc08600420082204a008e008cc00000008002c8004c202c00040208000
0000c00c488c0ccc0cee044c400440040220046400e0008004c004c004c00c04
00004002042a422c402c4204240042200000402c402c040c004c000c00444004
0000846200a0402c002c00240204002008080ca404e204c200e2824a20420064
0000000880062440248824c4000600000000086e08c206a02040a04800420044
00000044000e200c200c000e0026002600000800284002e200c202c004848264
0000482448ac0cec0ecce00c40064026000000c00002000e000e002e02242004
0008820002c020480028000e000600040000c00c0c02c0024800840a40064004
022008a004e004c00cc804e004e00880000004ec806004c00c0840ac40240444
0000088804a204800c8004a20480088800000e000c604a2004220a600c600a44
04040020000000200200200000020000000002200020020060040600c0284220

.sym 1 rst_SB_LUT4_I3_O_$glb_sr
.sym 4 CLK100MHz$SB_IO_IN_$glb_clk
.sym 6 $PACKER_GND_NET_$glb_clk
.sym 7 pixel_clk_$glb_clk
.sym 150 vga_b[0]$SB_IO_OUT
.sym 155 vga_b[0]$SB_IO_OUT
.sym 163 vga_b[0]$SB_IO_OUT
.sym 171 vga_b[0]$SB_IO_OUT
.sym 228 vga_b[0]$SB_IO_OUT
.sym 292 vga_div.count[1]
.sym 293 vga_div.count[2]
.sym 294 vga_div.tick_SB_DFFER_Q_E[0]
.sym 296 vga_div.tick_SB_DFFER_Q_E[0]
.sym 297 vga_div.count[0]
.sym 326 clk_read_addr[3]
.sym 411 pixel_clk
.sym 606 vga_b[0]$SB_IO_OUT
.sym 611 vga_b[0]$SB_IO_OUT
.sym 618 vga_b[0]$SB_IO_OUT
.sym 626 vga_b[0]$SB_IO_OUT
.sym 692 vga_b[0]$SB_IO_OUT
.sym 715 CLK100MHz$SB_IO_IN
.sym 771 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 830 pixel_clk
.sym 836 CLK100MHz$SB_IO_IN
.sym 851 pixel_clk
.sym 925 pixel_clk
.sym 944 CLK100MHz$SB_IO_IN
.sym 972 CLK100MHz$SB_IO_IN
.sym 1557 clk_read_addr[4]
.sym 1881 vga_b[0]$SB_IO_OUT
.sym 1886 pixel_data[0]
.sym 2063 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[0]
.sym 2064 pixel_gen.pixelOn
.sym 2065 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 2067 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 2098 vga_blank
.sym 2100 vga_b[0]$SB_IO_OUT
.sym 2104 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 2111 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 2124 rst_SB_LUT4_I3_2_O
.sym 2237 rst_SB_LUT4_I3_2_I2[2]
.sym 2238 clk_read_data[0]
.sym 2240 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 2246 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 2251 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 2253 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 2266 mem.clk_read_data_SB_LUT4_O_7_I3[2]
.sym 2371 pixel_gen.tileNumber[7]
.sym 2372 clk_read_data[7]
.sym 2373 pixel_gen.tileNumber[4]
.sym 2374 clk_read_data[6]
.sym 2376 pixel_gen.tileNumber[6]
.sym 2381 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 2384 rst_SB_LUT4_I3_2_I2[2]
.sym 2388 $PACKER_VCC_NET
.sym 2390 rst_SB_LUT4_I3_2_O
.sym 2392 cycle[0]
.sym 2395 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 2401 vga_b[0]$SB_IO_OUT
.sym 2402 cycle[1]
.sym 2404 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 2423 vga_div.count[1]
.sym 2427 vga_div.tick_SB_DFFER_Q_E[0]
.sym 2432 vga_div.count[2]
.sym 2444 vga_div.count[0]
.sym 2451 vga_div.tick_SB_DFFER_Q_E[0]
.sym 2454 $nextpnr_ICESTORM_LC_11$O
.sym 2457 vga_div.count[0]
.sym 2460 vga_div.count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 2461 vga_div.tick_SB_DFFER_Q_E[0]
.sym 2463 vga_div.count[1]
.sym 2464 vga_div.count[0]
.sym 2467 vga_div.tick_SB_DFFER_Q_E[0]
.sym 2468 vga_div.count[2]
.sym 2470 vga_div.count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 2474 vga_div.tick_SB_DFFER_Q_E[0]
.sym 2485 vga_div.count[1]
.sym 2486 vga_div.count[0]
.sym 2487 vga_div.count[2]
.sym 2493 vga_div.count[0]
.sym 2502 CLK100MHz$SB_IO_IN_$glb_clk
.sym 2503 rst_SB_LUT4_I3_O_$glb_sr
.sym 2507 mem.clk_read_data_SB_LUT4_O_I1[2]
.sym 2511 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 2521 pixel_gen.tileNumber[6]
.sym 2524 rst_SB_LUT4_I3_2_O
.sym 2529 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 2548 pixel_clk
.sym 2563 pixel_clk
.sym 2568 vga_div.tick_SB_DFFER_Q_E[0]
.sym 2626 pixel_clk
.sym 2636 vga_div.tick_SB_DFFER_Q_E[0]
.sym 2637 CLK100MHz$SB_IO_IN_$glb_clk
.sym 2638 rst_SB_LUT4_I3_O_$glb_sr
.sym 2639 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 2640 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 2645 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 2652 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 2662 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2663 mem.clk_read_data_SB_LUT4_O_I3[2]
.sym 2774 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 2776 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 2780 mem.clk_read_data_SB_LUT4_O_I3[2]
.sym 2790 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 2791 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 2909 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 2911 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 2924 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 2925 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 2928 $PACKER_VCC_NET
.sym 2937 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 3068 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 3468 $PACKER_VCC_NET
.sym 4212 vga_b[0]$SB_IO_OUT
.sym 4215 vga_b[0]$SB_IO_OUT
.sym 4223 vga_b[0]$SB_IO_OUT
.sym 4231 vga_b[0]$SB_IO_OUT
.sym 4238 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 4242 mem.clk_read_data_SB_LUT4_O_2_I3[1]
.sym 4280 pixel_gen.pixelOn
.sym 4282 vga_blank
.sym 4286 pixel_data[0]
.sym 4325 vga_blank
.sym 4327 pixel_data[0]
.sym 4354 pixel_gen.pixelOn
.sym 4359 pixel_clk_$glb_clk
.sym 4366 mem.clk_read_data_SB_LUT4_O_I1[1]
.sym 4370 mem.clk_read_data_SB_LUT4_O_I3[1]
.sym 4386 cycle[9]
.sym 4401 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 4407 clk_read_addr[2]
.sym 4409 clk_read_addr[4]
.sym 4411 clk_read_addr[1]
.sym 4414 clk_read_addr[6]
.sym 4418 mem.clk_read_data_SB_LUT4_O_7_I3[1]
.sym 4420 vga_b[0]$SB_IO_OUT
.sym 4422 mem.clk_read_data_SB_LUT4_O_I3[1]
.sym 4424 clk_read_addr[9]
.sym 4425 clk_read_addr[5]
.sym 4430 clk_read_addr[7]
.sym 4431 mem.clk_read_data_SB_LUT4_O_I1[1]
.sym 4442 cycle[2]
.sym 4443 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 4444 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 4445 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 4446 clk_read_data[0]
.sym 4447 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4448 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4450 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 4452 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[1]
.sym 4453 pixel_gen.pixelOn_SB_DFFER_Q_E[0]
.sym 4455 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 4456 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 4462 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 4466 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[0]
.sym 4475 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 4476 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 4477 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4478 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4481 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 4482 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 4483 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 4484 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 4487 clk_read_data[0]
.sym 4488 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 4489 cycle[2]
.sym 4490 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 4500 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[1]
.sym 4501 cycle[2]
.sym 4502 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[0]
.sym 4521 pixel_gen.pixelOn_SB_DFFER_Q_E[0]
.sym 4522 CLK100MHz$SB_IO_IN_$glb_clk
.sym 4523 rst_SB_LUT4_I3_O_$glb_sr
.sym 4525 mem.mem.0.0.0_RDATA[4]
.sym 4529 mem.mem.0.0.0_RDATA[5]
.sym 4532 cycle[2]
.sym 4536 $PACKER_VCC_NET
.sym 4538 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[1]
.sym 4540 cycle[1]
.sym 4541 pixel_gen.pixelOn_SB_DFFER_Q_E[0]
.sym 4544 vga_blank
.sym 4555 mem.mem.0.6.0_RCLKE
.sym 4559 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 4567 rst_SB_LUT4_I3_2_O
.sym 4569 clk_read_data[0]
.sym 4570 clk_read_data[6]
.sym 4576 clk_read_data[7]
.sym 4577 cycle[0]
.sym 4578 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4582 mem.clk_read_data_SB_LUT4_O_7_I3[2]
.sym 4584 mem.clk_read_data_SB_LUT4_O_7_I3[1]
.sym 4594 cycle[1]
.sym 4617 clk_read_data[0]
.sym 4623 mem.clk_read_data_SB_LUT4_O_7_I3[1]
.sym 4624 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4625 mem.clk_read_data_SB_LUT4_O_7_I3[2]
.sym 4634 cycle[1]
.sym 4635 clk_read_data[6]
.sym 4636 clk_read_data[7]
.sym 4637 cycle[0]
.sym 4644 rst_SB_LUT4_I3_2_O
.sym 4645 CLK100MHz$SB_IO_IN_$glb_clk
.sym 4648 mem.mem.0.0.0_RDATA[6]
.sym 4652 mem.mem.0.0.0_RDATA[7]
.sym 4660 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 4668 $PACKER_GND_NET
.sym 4675 clk_read_addr[8]
.sym 4682 mem.mem.1.0.0_RDATA[14]
.sym 4689 mem.clk_read_data_SB_LUT4_O_I3[2]
.sym 4691 mem.clk_read_data_SB_LUT4_O_I1[2]
.sym 4698 mem.clk_read_data_SB_LUT4_O_I3[1]
.sym 4699 rst_SB_LUT4_I3_2_O
.sym 4706 mem.clk_read_data_SB_LUT4_O_I1[1]
.sym 4707 clk_read_data[7]
.sym 4709 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 4714 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4715 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4717 clk_read_data[6]
.sym 4719 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 4736 clk_read_data[7]
.sym 4739 mem.clk_read_data_SB_LUT4_O_I3[1]
.sym 4741 mem.clk_read_data_SB_LUT4_O_I3[2]
.sym 4742 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4746 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 4747 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 4748 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4751 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 4752 mem.clk_read_data_SB_LUT4_O_I1[1]
.sym 4753 mem.clk_read_data_SB_LUT4_O_I1[2]
.sym 4766 clk_read_data[6]
.sym 4767 rst_SB_LUT4_I3_2_O
.sym 4768 CLK100MHz$SB_IO_IN_$glb_clk
.sym 4771 mem.mem.1.0.0_RDATA[4]
.sym 4775 mem.mem.1.0.0_RDATA[5]
.sym 4783 mem.clk_read_data_SB_LUT4_O_I3[2]
.sym 4785 clk_read_addr[8]
.sym 4788 pixel_gen.tileNumber[7]
.sym 4791 rst_SB_LUT4_I3_2_O
.sym 4792 pixel_gen.tileNumber[4]
.sym 4793 clk_read_addr[2]
.sym 4794 clk_read_addr[6]
.sym 4796 clk_read_addr[4]
.sym 4800 clk_read_addr[2]
.sym 4802 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 4804 clk_read_addr[1]
.sym 4811 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 4815 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4818 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 4823 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4828 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 4836 mem.mem.1.0.0_RDATA[6]
.sym 4862 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 4863 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 4864 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 4865 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4888 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4889 mem.mem.1.0.0_RDATA[6]
.sym 4894 mem.mem.1.0.0_RDATA[6]
.sym 4898 mem.mem.1.0.0_RDATA[7]
.sym 4911 mem.clk_read_data_SB_LUT4_O_7_I3[2]
.sym 4913 $PACKER_GND_NET
.sym 4915 $PACKER_VCC_NET
.sym 4918 clk_read_addr[7]
.sym 4919 clk_read_addr[4]
.sym 4922 clk_read_addr[5]
.sym 4924 clk_read_addr[9]
.sym 4928 clk_read_addr[5]
.sym 4941 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4943 mem.mem.1.0.0_RDATA[4]
.sym 4948 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 4952 mem.mem.1.0.0_RDATA[14]
.sym 4963 mem.mem.1.0.0_RDATA[7]
.sym 4968 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 4969 mem.mem.1.0.0_RDATA[14]
.sym 4975 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 4976 mem.mem.1.0.0_RDATA[7]
.sym 5005 mem.mem.1.0.0_RDATA[4]
.sym 5006 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 5017 mem.mem.1.0.0_RDATA[16]
.sym 5021 mem.mem.1.0.0_RDATA[17]
.sym 5029 clk_read_addr[9]
.sym 5030 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 5039 $PACKER_VCC_NET
.sym 5045 clk_read_addr[8]
.sym 5047 clk_read_addr[1]
.sym 5048 clk_read_addr[3]
.sym 5050 clk_read_addr[0]
.sym 5051 $PACKER_GND_NET
.sym 5057 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 5058 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 5059 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 5063 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 5064 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 5067 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 5071 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 5072 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 5078 mem.mem.1.0.0_RDATA[19]
.sym 5083 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 5090 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 5091 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 5092 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 5093 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 5103 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 5105 mem.mem.1.0.0_RDATA[19]
.sym 5126 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 5127 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 5128 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 5129 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 5140 mem.mem.1.0.0_RDATA[18]
.sym 5144 mem.mem.1.0.0_RDATA[19]
.sym 5152 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 5153 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 5164 mem.mem.0.3.0_RCLKE
.sym 5166 mem.mem.1.0.0_RDATA[14]
.sym 5172 clk_read_addr[4]
.sym 5174 mem.mem.1.0.0_RDATA[15]
.sym 5185 mem.mem.1.0.0_RDATA[23]
.sym 5198 mem.mem.1.0.0_RDATA[15]
.sym 5200 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 5201 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 5205 mem.mem.1.0.0_RDATA[12]
.sym 5215 mem.mem.1.0.0_RDATA[12]
.sym 5216 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 5225 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 5226 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 5227 mem.mem.1.0.0_RDATA[15]
.sym 5228 mem.mem.1.0.0_RDATA[23]
.sym 5263 mem.mem.1.0.0_RDATA[12]
.sym 5267 mem.mem.1.0.0_RDATA[13]
.sym 5276 clk_read_addr[2]
.sym 5281 mem.mem.1.0.0_RDATA[23]
.sym 5286 clk_read_addr[6]
.sym 5289 clk_read_addr[1]
.sym 5292 clk_read_addr[2]
.sym 5386 mem.mem.1.0.0_RDATA[14]
.sym 5390 mem.mem.1.0.0_RDATA[15]
.sym 5397 $PACKER_VCC_NET
.sym 5410 clk_read_addr[7]
.sym 5412 clk_read_addr[9]
.sym 5414 clk_read_addr[5]
.sym 5416 clk_read_addr[4]
.sym 5419 mem.mem.0.0.0_RCLKE
.sym 5509 mem.mem.0.0.0_RDATA[0]
.sym 5513 mem.mem.0.0.0_RDATA[1]
.sym 5520 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 5521 clk_read_addr[9]
.sym 5533 clk_read_addr[3]
.sym 5538 clk_read_addr[0]
.sym 5632 mem.mem.0.0.0_RDATA[2]
.sym 5636 mem.mem.0.0.0_RDATA[3]
.sym 5652 $PACKER_GND_NET
.sym 5657 mem.mem.0.3.0_RCLKE
.sym 5755 mem.mem.0.0.0_RDATA[12]
.sym 5759 mem.mem.0.0.0_RDATA[13]
.sym 5780 clk_read_addr[2]
.sym 5783 clk_read_addr[6]
.sym 5786 clk_read_addr[6]
.sym 5789 clk_read_addr[1]
.sym 5878 mem.mem.0.0.0_RDATA[14]
.sym 5882 mem.mem.0.0.0_RDATA[15]
.sym 5889 $PACKER_VCC_NET
.sym 5897 $PACKER_GND_NET
.sym 5903 clk_read_addr[7]
.sym 6012 $PACKER_VCC_NET
.sym 6023 clk_read_addr[9]
.sym 6321 vga_b[0]$SB_IO_OUT
.sym 6324 vga_b[0]$SB_IO_OUT
.sym 6332 vga_b[0]$SB_IO_OUT
.sym 6340 vga_b[0]$SB_IO_OUT
.sym 6347 vga_hs_SB_LUT4_O_I2[1]
.sym 6349 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 6351 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 6353 cycle[3]
.sym 6380 vga_b[0]$SB_IO_OUT
.sym 6388 $PACKER_GND_NET
.sym 6406 $PACKER_VCC_NET
.sym 6422 cycle[0]
.sym 6423 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[1]
.sym 6424 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 6425 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 6426 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 6427 cycle[1]
.sym 6428 cycle[2]
.sym 6449 $PACKER_GND_NET_$glb_clk
.sym 6450 $PACKER_GND_NET
.sym 6459 $PACKER_VCC_NET
.sym 6461 cycle[6]
.sym 6468 $PACKER_GND_NET
.sym 6480 $PACKER_VCC_NET
.sym 6494 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 6497 clk_read_addr[0]
.sym 6498 clk_read_addr[3]
.sym 6511 cycle[8]
.sym 6514 mem.clk_read_data_SB_LUT4_O_2_I3[1]
.sym 6530 clk_read_addr[6]
.sym 6532 clk_read_addr[2]
.sym 6534 clk_read_addr[4]
.sym 6536 clk_read_addr[1]
.sym 6539 clk_read_addr[8]
.sym 6541 $PACKER_VCC_NET
.sym 6547 clk_read_addr[7]
.sym 6549 clk_read_addr[9]
.sym 6552 clk_read_addr[3]
.sym 6553 clk_read_addr[0]
.sym 6555 mem.mem.0.6.0_RCLKE
.sym 6556 clk_read_addr[5]
.sym 6560 sync_gen.cycle_SB_DFFR_Q_8_D[1]
.sym 6561 pixel_gen.tileNumber[1]
.sym 6562 pixel_gen.tileNumber[5]
.sym 6563 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[0]
.sym 6565 mem.clk_read_data_SB_LUT4_O_6_I3[2]
.sym 6576 clk_read_addr[0]
.sym 6577 clk_read_addr[1]
.sym 6579 clk_read_addr[2]
.sym 6580 clk_read_addr[3]
.sym 6581 clk_read_addr[4]
.sym 6582 clk_read_addr[5]
.sym 6583 clk_read_addr[6]
.sym 6584 clk_read_addr[7]
.sym 6585 clk_read_addr[8]
.sym 6586 clk_read_addr[9]
.sym 6587 CLK100MHz$SB_IO_IN_$glb_clk
.sym 6588 mem.mem.0.6.0_RCLKE
.sym 6589 $PACKER_VCC_NET
.sym 6599 clk_read_addr[8]
.sym 6600 clk_read_addr[8]
.sym 6605 clk_read_addr[8]
.sym 6615 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 6625 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 6632 $PACKER_GND_NET
.sym 6659 $PACKER_VCC_NET
.sym 6662 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 6663 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[0]
.sym 6664 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 6665 mem.clk_read_data_SB_LUT4_O_4_I3[2]
.sym 6666 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 6667 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 6689 $PACKER_GND_NET_$glb_clk
.sym 6690 $PACKER_GND_NET
.sym 6699 $PACKER_VCC_NET
.sym 6700 scanline[4]
.sym 6705 clk_read_addr[2]
.sym 6707 mem.clk_read_data_SB_LUT4_O_7_I3[1]
.sym 6709 clk_read_addr[4]
.sym 6711 clk_read_addr[1]
.sym 6712 mem.clk_read_data_SB_LUT4_O_5_I3[1]
.sym 6713 clk_read_addr[6]
.sym 6715 pixel_gen.tileNumber[5]
.sym 6718 mem.mem.0.0.0_RDATA[11]
.sym 6720 $PACKER_VCC_NET
.sym 6722 mem.mem.0.0.0_RDATA[15]
.sym 6726 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 6732 clk_read_addr[0]
.sym 6733 clk_read_addr[3]
.sym 6736 clk_read_addr[2]
.sym 6738 clk_read_addr[8]
.sym 6740 clk_read_addr[9]
.sym 6743 clk_read_addr[4]
.sym 6744 clk_read_addr[5]
.sym 6745 $PACKER_VCC_NET
.sym 6746 clk_read_addr[7]
.sym 6750 mem.mem.0.1.0_RCLKE
.sym 6752 clk_read_addr[6]
.sym 6762 clk_read_addr[1]
.sym 6764 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 6765 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 6766 mem.mem.0.1.0_RCLKE
.sym 6767 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[0]
.sym 6770 mem.clk_read_data_SB_LUT4_O_7_I3[2]
.sym 6780 clk_read_addr[0]
.sym 6781 clk_read_addr[1]
.sym 6783 clk_read_addr[2]
.sym 6784 clk_read_addr[3]
.sym 6785 clk_read_addr[4]
.sym 6786 clk_read_addr[5]
.sym 6787 clk_read_addr[6]
.sym 6788 clk_read_addr[7]
.sym 6789 clk_read_addr[8]
.sym 6790 clk_read_addr[9]
.sym 6791 CLK100MHz$SB_IO_IN_$glb_clk
.sym 6792 mem.mem.0.1.0_RCLKE
.sym 6793 $PACKER_VCC_NET
.sym 6802 clk_read_addr[5]
.sym 6805 clk_read_addr[5]
.sym 6806 clk_read_addr[9]
.sym 6808 mem.mem.0.0.0_RDATA[23]
.sym 6811 clk_read_addr[4]
.sym 6812 clk_read_addr[5]
.sym 6814 clk_read_addr[7]
.sym 6816 clk_read_addr[0]
.sym 6817 clk_read_addr[3]
.sym 6818 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 6820 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 6821 clk_read_addr[3]
.sym 6822 clk_read_addr[0]
.sym 6828 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 6845 $PACKER_GND_NET
.sym 6847 $PACKER_VCC_NET
.sym 6867 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 6871 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[1]
.sym 6872 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 6873 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 6893 $PACKER_GND_NET_$glb_clk
.sym 6894 $PACKER_GND_NET
.sym 6903 $PACKER_VCC_NET
.sym 6909 mem.mem.0.6.0_RCLKE
.sym 6910 clk_read_addr[8]
.sym 6911 clk_read_addr[0]
.sym 6916 clk_read_addr[1]
.sym 6919 clk_read_addr[3]
.sym 6923 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[2]
.sym 6928 mem.mem.1.0.0_RDATA[2]
.sym 6936 clk_read_addr[2]
.sym 6938 mem.mem.0.1.0_RCLKE
.sym 6940 $PACKER_VCC_NET
.sym 6942 clk_read_addr[4]
.sym 6945 clk_read_addr[0]
.sym 6947 clk_read_addr[6]
.sym 6948 clk_read_addr[9]
.sym 6949 clk_read_addr[8]
.sym 6950 clk_read_addr[1]
.sym 6959 clk_read_addr[3]
.sym 6960 clk_read_addr[7]
.sym 6962 clk_read_addr[5]
.sym 6968 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 6969 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 6970 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 6973 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[1]
.sym 6984 clk_read_addr[0]
.sym 6985 clk_read_addr[1]
.sym 6987 clk_read_addr[2]
.sym 6988 clk_read_addr[3]
.sym 6989 clk_read_addr[4]
.sym 6990 clk_read_addr[5]
.sym 6991 clk_read_addr[6]
.sym 6992 clk_read_addr[7]
.sym 6993 clk_read_addr[8]
.sym 6994 clk_read_addr[9]
.sym 6995 CLK100MHz$SB_IO_IN_$glb_clk
.sym 6996 mem.mem.0.1.0_RCLKE
.sym 6997 $PACKER_VCC_NET
.sym 7006 $PACKER_VCC_NET
.sym 7009 $PACKER_VCC_NET
.sym 7010 clk_read_addr[2]
.sym 7011 clk_read_addr[0]
.sym 7013 clk_read_addr[6]
.sym 7014 clk_read_addr[4]
.sym 7018 mem.mem.0.3.0_RCLKE
.sym 7021 mem.mem.0.0.0_RDATA[16]
.sym 7032 mem.mem.0.0.0_RDATA[13]
.sym 7033 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[3]
.sym 7056 $PACKER_GND_NET
.sym 7067 $PACKER_VCC_NET
.sym 7097 $PACKER_GND_NET_$glb_clk
.sym 7098 $PACKER_GND_NET
.sym 7107 $PACKER_VCC_NET
.sym 7120 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 7122 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 7123 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 7126 mem.mem.0.3.0_RCLKE
.sym 7128 $PACKER_VCC_NET
.sym 7133 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 7134 mem.mem.0.0.0_RDATA[15]
.sym 7142 mem.mem.0.4.0_RCLKE
.sym 7143 clk_read_addr[1]
.sym 7146 clk_read_addr[0]
.sym 7148 clk_read_addr[7]
.sym 7149 clk_read_addr[8]
.sym 7150 clk_read_addr[5]
.sym 7151 clk_read_addr[4]
.sym 7152 clk_read_addr[3]
.sym 7153 $PACKER_VCC_NET
.sym 7154 clk_read_addr[9]
.sym 7155 clk_read_addr[2]
.sym 7160 clk_read_addr[6]
.sym 7177 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[3]
.sym 7188 clk_read_addr[0]
.sym 7189 clk_read_addr[1]
.sym 7191 clk_read_addr[2]
.sym 7192 clk_read_addr[3]
.sym 7193 clk_read_addr[4]
.sym 7194 clk_read_addr[5]
.sym 7195 clk_read_addr[6]
.sym 7196 clk_read_addr[7]
.sym 7197 clk_read_addr[8]
.sym 7198 clk_read_addr[9]
.sym 7199 CLK100MHz$SB_IO_IN_$glb_clk
.sym 7200 mem.mem.0.4.0_RCLKE
.sym 7201 $PACKER_VCC_NET
.sym 7216 mem.mem.0.4.0_RCLKE
.sym 7217 mem.mem.0.0.0_RCLKE
.sym 7228 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 7229 clk_read_addr[3]
.sym 7235 clk_read_addr[0]
.sym 7236 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 7253 $PACKER_GND_NET
.sym 7255 $PACKER_VCC_NET
.sym 7274 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[2]
.sym 7278 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 7281 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 7301 $PACKER_GND_NET_$glb_clk
.sym 7302 $PACKER_GND_NET
.sym 7311 $PACKER_VCC_NET
.sym 7316 clk_read_addr[3]
.sym 7319 $PACKER_GND_NET
.sym 7321 mem.mem.1.0.0_RDATA[1]
.sym 7323 $PACKER_GND_NET
.sym 7325 clk_read_addr[0]
.sym 7329 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 7338 mem.mem.0.0.0_RDATA[3]
.sym 7344 clk_read_addr[4]
.sym 7346 clk_read_addr[2]
.sym 7348 clk_read_addr[6]
.sym 7351 clk_read_addr[1]
.sym 7355 mem.mem.0.3.0_RCLKE
.sym 7356 clk_read_addr[9]
.sym 7357 $PACKER_VCC_NET
.sym 7367 clk_read_addr[3]
.sym 7368 clk_read_addr[7]
.sym 7369 clk_read_addr[8]
.sym 7372 clk_read_addr[5]
.sym 7373 clk_read_addr[0]
.sym 7380 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 7392 clk_read_addr[0]
.sym 7393 clk_read_addr[1]
.sym 7395 clk_read_addr[2]
.sym 7396 clk_read_addr[3]
.sym 7397 clk_read_addr[4]
.sym 7398 clk_read_addr[5]
.sym 7399 clk_read_addr[6]
.sym 7400 clk_read_addr[7]
.sym 7401 clk_read_addr[8]
.sym 7402 clk_read_addr[9]
.sym 7403 CLK100MHz$SB_IO_IN_$glb_clk
.sym 7404 mem.mem.0.3.0_RCLKE
.sym 7405 $PACKER_VCC_NET
.sym 7422 mem.mem.0.0.0_RDATA[19]
.sym 7426 mem.mem.0.3.0_RCLKE
.sym 7436 mem.mem.0.0.0_RDATA[17]
.sym 7440 mem.mem.0.0.0_RDATA[13]
.sym 7448 $PACKER_GND_NET
.sym 7475 $PACKER_VCC_NET
.sym 7479 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[3]
.sym 7505 $PACKER_GND_NET_$glb_clk
.sym 7506 $PACKER_GND_NET
.sym 7515 $PACKER_VCC_NET
.sym 7534 mem.mem.0.0.0_RDATA[14]
.sym 7542 mem.mem.0.0.0_RDATA[15]
.sym 7550 clk_read_addr[0]
.sym 7553 clk_read_addr[3]
.sym 7554 clk_read_addr[4]
.sym 7556 clk_read_addr[7]
.sym 7558 clk_read_addr[9]
.sym 7559 mem.mem.0.0.0_RCLKE
.sym 7560 clk_read_addr[5]
.sym 7568 $PACKER_VCC_NET
.sym 7570 clk_read_addr[2]
.sym 7571 clk_read_addr[1]
.sym 7573 clk_read_addr[6]
.sym 7577 clk_read_addr[8]
.sym 7596 clk_read_addr[0]
.sym 7597 clk_read_addr[1]
.sym 7599 clk_read_addr[2]
.sym 7600 clk_read_addr[3]
.sym 7601 clk_read_addr[4]
.sym 7602 clk_read_addr[5]
.sym 7603 clk_read_addr[6]
.sym 7604 clk_read_addr[7]
.sym 7605 clk_read_addr[8]
.sym 7606 clk_read_addr[9]
.sym 7607 CLK100MHz$SB_IO_IN_$glb_clk
.sym 7608 mem.mem.0.0.0_RCLKE
.sym 7609 $PACKER_VCC_NET
.sym 7638 clk_read_addr[3]
.sym 7643 clk_read_addr[0]
.sym 7661 $PACKER_GND_NET
.sym 7663 $PACKER_VCC_NET
.sym 7709 $PACKER_GND_NET_$glb_clk
.sym 7710 $PACKER_GND_NET
.sym 7719 $PACKER_VCC_NET
.sym 7754 clk_read_addr[4]
.sym 7756 clk_read_addr[6]
.sym 7758 clk_read_addr[2]
.sym 7759 clk_read_addr[1]
.sym 7763 mem.mem.0.3.0_RCLKE
.sym 7764 clk_read_addr[9]
.sym 7765 $PACKER_VCC_NET
.sym 7771 clk_read_addr[7]
.sym 7776 clk_read_addr[3]
.sym 7777 clk_read_addr[8]
.sym 7780 clk_read_addr[5]
.sym 7781 clk_read_addr[0]
.sym 7800 clk_read_addr[0]
.sym 7801 clk_read_addr[1]
.sym 7803 clk_read_addr[2]
.sym 7804 clk_read_addr[3]
.sym 7805 clk_read_addr[4]
.sym 7806 clk_read_addr[5]
.sym 7807 clk_read_addr[6]
.sym 7808 clk_read_addr[7]
.sym 7809 clk_read_addr[8]
.sym 7810 clk_read_addr[9]
.sym 7811 CLK100MHz$SB_IO_IN_$glb_clk
.sym 7812 mem.mem.0.3.0_RCLKE
.sym 7813 $PACKER_VCC_NET
.sym 8093 vga_b[0]$SB_IO_OUT
.sym 8108 vga_b[0]$SB_IO_OUT
.sym 8119 mem.clk_read_data_SB_LUT4_O_2_I3[3]
.sym 8120 sync_gen.cycle_SB_DFFR_Q_8_D[2]
.sym 8121 sync_gen.cycle_SB_DFFR_Q_8_D[3]
.sym 8122 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 8123 sync_gen.cycle_SB_DFFR_Q_8_D[5]
.sym 8124 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 8125 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 8137 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[2]
.sym 8162 cycle[6]
.sym 8163 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8166 cycle[2]
.sym 8167 cycle[3]
.sym 8171 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 8173 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8179 sync_gen.cycle_SB_DFFR_Q_8_D[3]
.sym 8181 cycle[7]
.sym 8184 cycle[8]
.sym 8186 cycle[4]
.sym 8187 cycle[5]
.sym 8191 cycle[9]
.sym 8200 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 8201 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 8202 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8211 cycle[7]
.sym 8212 cycle[9]
.sym 8213 cycle[4]
.sym 8214 cycle[6]
.sym 8223 cycle[8]
.sym 8224 cycle[2]
.sym 8225 cycle[3]
.sym 8226 cycle[5]
.sym 8235 sync_gen.cycle_SB_DFFR_Q_8_D[3]
.sym 8240 pixel_clk_$glb_clk
.sym 8241 rst_SB_LUT4_I3_O_$glb_sr
.sym 8246 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 8247 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 8248 cycle[4]
.sym 8249 cycle[5]
.sym 8250 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8251 cycle[7]
.sym 8252 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 8256 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[3]
.sym 8260 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 8262 vga_hs_SB_LUT4_O_I2[1]
.sym 8280 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 8285 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8287 cycle[2]
.sym 8290 rst_SB_LUT4_I3_2_O
.sym 8291 cycle[0]
.sym 8296 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8301 rst$SB_IO_IN
.sym 8305 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 8309 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 8310 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[3]
.sym 8312 cycle[3]
.sym 8324 mem.clk_read_data_SB_LUT4_O_2_I3[3]
.sym 8327 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 8328 mem.clk_read_data_SB_LUT4_O_6_I3[2]
.sym 8331 sync_gen.cycle_SB_DFFR_Q_8_D[1]
.sym 8332 mem.clk_read_data_SB_LUT4_O_2_I3[3]
.sym 8333 sync_gen.cycle_SB_DFFR_Q_8_D[2]
.sym 8334 sync_gen.cycle_SB_DFFR_Q_8_D[3]
.sym 8339 cycle[0]
.sym 8342 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8344 cycle[1]
.sym 8352 mem.clk_read_data_SB_LUT4_O_2_I3[1]
.sym 8354 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 8358 cycle[0]
.sym 8362 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8363 mem.clk_read_data_SB_LUT4_O_2_I3[1]
.sym 8364 mem.clk_read_data_SB_LUT4_O_2_I3[3]
.sym 8365 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 8368 cycle[0]
.sym 8369 sync_gen.cycle_SB_DFFR_Q_8_D[1]
.sym 8370 sync_gen.cycle_SB_DFFR_Q_8_D[3]
.sym 8371 sync_gen.cycle_SB_DFFR_Q_8_D[2]
.sym 8376 cycle[1]
.sym 8377 cycle[0]
.sym 8380 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 8381 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8382 mem.clk_read_data_SB_LUT4_O_2_I3[3]
.sym 8383 mem.clk_read_data_SB_LUT4_O_6_I3[2]
.sym 8386 sync_gen.cycle_SB_DFFR_Q_8_D[1]
.sym 8395 sync_gen.cycle_SB_DFFR_Q_8_D[2]
.sym 8403 pixel_clk_$glb_clk
.sym 8404 rst_SB_LUT4_I3_O_$glb_sr
.sym 8405 pixel_gen.tileNumber[2]
.sym 8406 clk_read_data[3]
.sym 8407 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 8409 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 8410 clk_read_data[2]
.sym 8412 pixel_gen.tileNumber[3]
.sym 8427 $PACKER_VCC_NET
.sym 8431 cycle[5]
.sym 8434 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8435 rst_SB_LUT4_I3_1_O
.sym 8439 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 8440 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 8446 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8449 mem.clk_read_data_SB_LUT4_O_2_I3[1]
.sym 8451 mem.mem.0.0.0_RDATA[5]
.sym 8454 cycle[0]
.sym 8455 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 8459 cycle[1]
.sym 8464 rst_SB_LUT4_I3_2_O
.sym 8467 mem.clk_read_data_SB_LUT4_O_6_I3[2]
.sym 8468 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8469 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[2]
.sym 8470 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 8472 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 8473 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[0]
.sym 8475 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[3]
.sym 8479 cycle[1]
.sym 8482 cycle[0]
.sym 8485 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 8486 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8487 mem.clk_read_data_SB_LUT4_O_6_I3[2]
.sym 8491 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 8492 mem.clk_read_data_SB_LUT4_O_2_I3[1]
.sym 8493 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8497 mem.mem.0.0.0_RDATA[5]
.sym 8498 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8509 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 8510 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[0]
.sym 8511 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[2]
.sym 8512 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[3]
.sym 8525 rst_SB_LUT4_I3_2_O
.sym 8526 CLK100MHz$SB_IO_IN_$glb_clk
.sym 8529 mem.clk_read_data_SB_LUT4_O_5_I3[2]
.sym 8530 clk_read_addr[10]
.sym 8532 clk_read_addr[9]
.sym 8533 rst_SB_LUT4_I3_2_O
.sym 8534 clk_read_addr[5]
.sym 8535 clk_read_addr[7]
.sym 8541 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 8543 clk_read_addr[0]
.sym 8544 pixel_gen.tileNumber[1]
.sym 8550 clk_read_addr[3]
.sym 8554 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8555 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[2]
.sym 8556 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8560 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8561 mem.mem.0.0.0_RDATA[10]
.sym 8570 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 8577 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8578 mem.mem.0.0.0_RDATA[6]
.sym 8582 mem.mem.0.0.0_RDATA[7]
.sym 8584 mem.mem.0.0.0_RDATA[23]
.sym 8587 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 8589 mem.mem.0.1.0_RCLKE
.sym 8591 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 8594 mem.mem.0.0.0_RDATA[4]
.sym 8597 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 8599 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 8604 mem.mem.0.1.0_RCLKE
.sym 8608 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8611 mem.mem.0.0.0_RDATA[4]
.sym 8614 mem.mem.0.0.0_RDATA[23]
.sym 8615 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 8620 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 8621 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 8622 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 8623 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 8626 mem.mem.0.0.0_RDATA[7]
.sym 8627 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8632 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8635 mem.mem.0.0.0_RDATA[6]
.sym 8649 CLK100MHz$SB_IO_IN_$glb_clk
.sym 8655 mem.mem.0.1.0_RCLKE
.sym 8656 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 8663 cycle[8]
.sym 8678 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 8681 rst_SB_LUT4_I3_2_O
.sym 8682 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 8683 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 8694 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 8697 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[1]
.sym 8698 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 8700 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8701 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[0]
.sym 8702 mem.mem.0.0.0_RDATA[15]
.sym 8703 mem.mem.0.0.0_RDATA[13]
.sym 8705 mem.mem.1.0.0_RDATA[5]
.sym 8706 mem.mem.0.0.0_RDATA[11]
.sym 8715 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[2]
.sym 8717 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[3]
.sym 8720 mem.mem.0.1.0_RCLKE
.sym 8725 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 8727 mem.mem.0.0.0_RDATA[13]
.sym 8731 mem.mem.0.0.0_RDATA[11]
.sym 8732 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 8733 mem.mem.0.0.0_RDATA[15]
.sym 8734 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 8740 mem.mem.0.1.0_RCLKE
.sym 8743 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8746 mem.mem.1.0.0_RDATA[5]
.sym 8761 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[0]
.sym 8762 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[2]
.sym 8763 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[3]
.sym 8764 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[1]
.sym 8781 mem.mem.0.3.0_RCLKE
.sym 8789 mem.mem.0.0.0_RDATA[13]
.sym 8790 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 8794 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 8796 pixel_gen.clk_read_addr_SB_DFFESR_Q_R
.sym 8797 clk_read_addr[12]
.sym 8819 mem.mem.0.4.0_RCLKE
.sym 8820 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[1]
.sym 8823 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 8826 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[0]
.sym 8827 mem.mem.0.0.0_RDATA[16]
.sym 8828 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8832 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8838 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 8841 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[2]
.sym 8846 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[3]
.sym 8854 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 8856 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 8857 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8878 mem.mem.0.0.0_RDATA[16]
.sym 8880 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 8884 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[0]
.sym 8885 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[2]
.sym 8886 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[3]
.sym 8887 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[1]
.sym 8893 mem.mem.0.4.0_RCLKE
.sym 8895 CLK100MHz$SB_IO_IN_$glb_clk
.sym 8909 clk_read_addr[12]
.sym 8911 mem.mem.0.0.0_RDATA[11]
.sym 8914 mem.mem.0.3.0_RCLKE
.sym 8915 mem.mem.0.4.0_RCLKE
.sym 8916 $PACKER_VCC_NET
.sym 8941 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 8942 mem.mem.1.0.0_RDATA[2]
.sym 8943 mem.mem.1.0.0_RDATA[17]
.sym 8944 mem.mem.1.0.0_RDATA[8]
.sym 8945 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 8947 mem.mem.1.0.0_RDATA[16]
.sym 8951 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 8953 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 8955 mem.mem.1.0.0_RDATA[18]
.sym 8961 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 8967 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 8971 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 8972 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 8973 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 8974 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 8977 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 8978 mem.mem.1.0.0_RDATA[8]
.sym 8979 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 8980 mem.mem.1.0.0_RDATA[16]
.sym 8983 mem.mem.1.0.0_RDATA[2]
.sym 8984 mem.mem.1.0.0_RDATA[18]
.sym 8985 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 8986 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9002 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 9003 mem.mem.1.0.0_RDATA[17]
.sym 9040 mem.mem.1.0.0_RDATA[8]
.sym 9044 mem.mem.0.0.0_RCLKE
.sym 9047 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9052 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 9159 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[2]
.sym 9166 mem.mem.1.0.0_RDATA[2]
.sym 9175 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 9189 mem.mem.1.0.0_RDATA[13]
.sym 9190 mem.mem.1.0.0_RDATA[1]
.sym 9196 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 9209 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9247 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 9248 mem.mem.1.0.0_RDATA[1]
.sym 9249 mem.mem.1.0.0_RDATA[13]
.sym 9250 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9267 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9301 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9310 mem.mem.0.3.0_RCLKE
.sym 9313 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 9314 mem.mem.0.0.0_RDATA[19]
.sym 9324 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9333 mem.mem.0.0.0_RDATA[17]
.sym 9334 mem.mem.0.0.0_RDATA[3]
.sym 9336 mem.mem.0.0.0_RDATA[1]
.sym 9340 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 9341 mem.mem.0.0.0_RDATA[17]
.sym 9342 mem.mem.0.0.0_RDATA[1]
.sym 9343 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9365 mem.mem.0.3.0_RCLKE
.sym 9382 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9383 mem.mem.0.0.0_RDATA[3]
.sym 9384 mem.mem.0.0.0_RDATA[19]
.sym 9385 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 9387 CLK100MHz$SB_IO_IN_$glb_clk
.sym 9439 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9442 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 9447 mem.mem.0.0.0_RDATA[2]
.sym 9452 mem.mem.0.0.0_RDATA[14]
.sym 9487 mem.mem.0.0.0_RDATA[14]
.sym 9488 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 9489 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9490 mem.mem.0.0.0_RDATA[2]
.sym 9561 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 9570 mem.mem.0.0.0_RDATA[12]
.sym 9571 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9578 mem.mem.0.0.0_RDATA[0]
.sym 9592 mem.mem.0.0.0_RDATA[12]
.sym 9593 mem.mem.0.0.0_RDATA[0]
.sym 9594 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 9595 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 9774 mem.mem.0.0.0_RDATA[17]
.sym 10232 vga_hs$SB_IO_OUT
.sym 10233 cycle[6]
.sym 10260 rst$SB_IO_IN
.sym 10271 cycle[5]
.sym 10275 cycle[3]
.sym 10278 cycle[4]
.sym 10281 cycle[7]
.sym 10284 cycle[0]
.sym 10291 cycle[6]
.sym 10297 cycle[1]
.sym 10298 cycle[2]
.sym 10300 $nextpnr_ICESTORM_LC_9$O
.sym 10303 cycle[0]
.sym 10306 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 10308 cycle[1]
.sym 10310 cycle[0]
.sym 10312 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 10314 cycle[2]
.sym 10316 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 10318 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 10321 cycle[3]
.sym 10322 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 10324 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 10326 cycle[4]
.sym 10328 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 10330 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 10333 cycle[5]
.sym 10334 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 10336 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 10338 cycle[6]
.sym 10340 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 10342 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 10344 cycle[7]
.sym 10346 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 10360 vga_hs_SB_LUT4_O_I1[5]
.sym 10361 clk_read_addr[8]
.sym 10391 $PACKER_VCC_NET
.sym 10394 rst_SB_LUT4_I3_1_O
.sym 10395 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 10396 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 10400 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 10413 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 10415 mem.clk_read_data_SB_LUT4_O_4_I3[1]
.sym 10416 clk_read_addr[8]
.sym 10417 clk_read_addr[2]
.sym 10418 cycle[8]
.sym 10420 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 10426 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 10432 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 10438 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 10439 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 10440 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 10443 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 10444 sync_gen.cycle_SB_DFFR_Q_8_D[5]
.sym 10446 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 10447 cycle[8]
.sym 10448 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10451 cycle[9]
.sym 10463 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 10466 cycle[8]
.sym 10467 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 10471 cycle[9]
.sym 10473 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 10479 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 10482 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10483 sync_gen.cycle_SB_DFFR_Q_8_D[5]
.sym 10488 sync_gen.cycle_SB_DFFR_Q_8_D[5]
.sym 10489 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 10490 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 10491 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 10495 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 10500 sync_gen.cycle_SB_DFFR_Q_8_D[5]
.sym 10501 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 10502 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 10503 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 10511 pixel_clk_$glb_clk
.sym 10512 rst_SB_LUT4_I3_O_$glb_sr
.sym 10513 clk_read_addr[3]
.sym 10514 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 10515 clk_read_addr[2]
.sym 10516 clk_read_addr[4]
.sym 10517 clk_read_addr[1]
.sym 10518 clk_read_addr[6]
.sym 10519 sync_gen.cycle_SB_DFFR_Q_D[2]
.sym 10520 sync_gen.cycle_SB_DFFR_Q_D[1]
.sym 10530 clk_read_addr[8]
.sym 10537 cycle[9]
.sym 10544 cycle[7]
.sym 10555 mem.clk_read_data_SB_LUT4_O_5_I3[2]
.sym 10558 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10562 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 10565 rst_SB_LUT4_I3_2_O
.sym 10566 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 10567 clk_read_data[2]
.sym 10571 clk_read_data[3]
.sym 10572 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10576 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 10578 cycle[0]
.sym 10580 mem.clk_read_data_SB_LUT4_O_4_I3[1]
.sym 10581 mem.clk_read_data_SB_LUT4_O_4_I3[2]
.sym 10583 cycle[1]
.sym 10584 mem.clk_read_data_SB_LUT4_O_5_I3[1]
.sym 10589 clk_read_data[2]
.sym 10593 mem.clk_read_data_SB_LUT4_O_4_I3[1]
.sym 10594 mem.clk_read_data_SB_LUT4_O_4_I3[2]
.sym 10596 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 10599 clk_read_data[2]
.sym 10600 clk_read_data[3]
.sym 10601 cycle[1]
.sym 10602 cycle[0]
.sym 10611 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10612 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 10613 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 10614 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 10617 mem.clk_read_data_SB_LUT4_O_5_I3[2]
.sym 10618 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 10619 mem.clk_read_data_SB_LUT4_O_5_I3[1]
.sym 10629 clk_read_data[3]
.sym 10633 rst_SB_LUT4_I3_2_O
.sym 10634 CLK100MHz$SB_IO_IN_$glb_clk
.sym 10639 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 10640 cycle[8]
.sym 10642 cycle[9]
.sym 10648 cycle[2]
.sym 10650 cycle[0]
.sym 10651 rst_SB_LUT4_I3_2_I2[2]
.sym 10652 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 10654 cycle[0]
.sym 10658 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 10659 $PACKER_VCC_NET
.sym 10660 clk_read_addr[9]
.sym 10662 pixel_gen.pixelOn_SB_DFFER_Q_E[0]
.sym 10663 cycle[1]
.sym 10664 mem.mem.0.0.0_RDATA[18]
.sym 10666 rst_SB_LUT4_I3_1_O
.sym 10667 $PACKER_VCC_NET
.sym 10668 mem.mem.0.6.0_RCLKE
.sym 10677 pixel_gen.tileNumber[2]
.sym 10679 rst_SB_LUT4_I3_1_O
.sym 10680 pixel_gen.tileNumber[6]
.sym 10682 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 10684 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 10685 rst$SB_IO_IN
.sym 10687 cycle[3]
.sym 10690 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 10691 cycle[5]
.sym 10694 pixel_gen.tileNumber[7]
.sym 10697 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 10698 pixel_gen.tileNumber[4]
.sym 10704 cycle[7]
.sym 10705 cycle[8]
.sym 10706 rst_SB_LUT4_I3_2_I2[3]
.sym 10716 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 10717 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 10718 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 10719 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 10723 cycle[8]
.sym 10724 rst_SB_LUT4_I3_2_I2[3]
.sym 10725 pixel_gen.tileNumber[7]
.sym 10734 rst_SB_LUT4_I3_2_I2[3]
.sym 10736 cycle[7]
.sym 10737 pixel_gen.tileNumber[6]
.sym 10740 rst$SB_IO_IN
.sym 10741 rst_SB_LUT4_I3_2_I2[3]
.sym 10746 rst_SB_LUT4_I3_2_I2[3]
.sym 10748 pixel_gen.tileNumber[2]
.sym 10749 cycle[3]
.sym 10752 pixel_gen.tileNumber[4]
.sym 10753 rst_SB_LUT4_I3_2_I2[3]
.sym 10754 cycle[5]
.sym 10756 rst_SB_LUT4_I3_1_O
.sym 10757 CLK100MHz$SB_IO_IN_$glb_clk
.sym 10760 rst_SB_LUT4_I3_1_O
.sym 10761 mem.mem.0.6.0_RCLKE
.sym 10763 clk_read_addr[10]
.sym 10764 rst_SB_LUT4_I3_2_I2[3]
.sym 10765 clk_read_addr[11]
.sym 10766 pixel_gen.pixelOn_SB_DFFER_Q_E[0]
.sym 10773 rst_SB_LUT4_I3_2_O
.sym 10774 pixel_gen.tileNumber[6]
.sym 10776 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[3]
.sym 10781 clk_read_addr[9]
.sym 10783 $PACKER_GND_NET
.sym 10784 clk_read_addr[10]
.sym 10788 clk_read_addr[9]
.sym 10792 clk_read_addr[5]
.sym 10794 clk_read_addr[7]
.sym 10802 clk_read_addr[10]
.sym 10804 clk_read_addr[12]
.sym 10811 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 10813 mem.mem.0.0.0_RDATA[10]
.sym 10823 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 10824 mem.mem.0.0.0_RDATA[18]
.sym 10830 clk_read_addr[11]
.sym 10857 clk_read_addr[10]
.sym 10859 clk_read_addr[12]
.sym 10860 clk_read_addr[11]
.sym 10863 mem.mem.0.0.0_RDATA[18]
.sym 10864 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 10865 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 10866 mem.mem.0.0.0_RDATA[10]
.sym 10883 mem.mem.0.0.0_RCLKE
.sym 10886 pixel_gen.step[1]
.sym 10888 mem.mem.0.4.0_RCLKE
.sym 10889 pixel_gen.step[0]
.sym 10895 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 10902 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 10903 rst_SB_LUT4_I3_1_O
.sym 10910 clk_read_addr[2]
.sym 10928 clk_read_addr[12]
.sym 10929 clk_read_addr[11]
.sym 10944 clk_read_addr[10]
.sym 10998 clk_read_addr[10]
.sym 11000 clk_read_addr[12]
.sym 11001 clk_read_addr[11]
.sym 11018 mem.mem.0.4.0_RCLKE
.sym 11021 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[2]
.sym 11022 mem.mem.0.0.0_RDATA[10]
.sym 11026 mem.mem.0.0.0_RCLKE
.sym 11036 $PACKER_GND_NET
.sym 11143 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 11151 $PACKER_VCC_NET
.sym 11152 clk_read_addr[9]
.sym 11158 $PACKER_VCC_NET
.sym 11279 $PACKER_GND_NET
.sym 11424 mem.mem.0.0.0_RCLKE
.sym 11455 mem.mem.0.0.0_RCLKE
.sym 11495 CLK100MHz$SB_IO_IN_$glb_clk
.sym 11513 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 11522 $PACKER_VCC_NET
.sym 11532 $PACKER_GND_NET
.sym 11639 $PACKER_VCC_NET
.sym 11649 clk_read_addr[9]
.sym 11650 $PACKER_VCC_NET
.sym 11748 $PACKER_GND_NET
.sym 11770 $PACKER_GND_NET
.sym 12309 $PACKER_GND_NET
.sym 12313 vga_hs$SB_IO_OUT
.sym 12329 $PACKER_GND_NET
.sym 12333 vga_hs$SB_IO_OUT
.sym 12345 $PACKER_GND_NET
.sym 12378 cycle[9]
.sym 12381 $PACKER_VCC_NET
.sym 12383 vga_hs_SB_LUT4_O_I1[5]
.sym 12391 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 12395 vga_hs_SB_LUT4_O_I2[1]
.sym 12396 cycle[5]
.sym 12398 cycle[8]
.sym 12403 cycle[4]
.sym 12406 cycle[7]
.sym 12408 cycle[6]
.sym 12409 $nextpnr_ICESTORM_LC_7$O
.sym 12411 cycle[4]
.sym 12415 vga_hs_SB_LUT4_O_I3[1]
.sym 12418 cycle[5]
.sym 12421 vga_hs_SB_LUT4_O_I3[2]
.sym 12424 cycle[6]
.sym 12427 vga_hs_SB_LUT4_O_I3[3]
.sym 12429 cycle[7]
.sym 12433 vga_hs_SB_LUT4_O_I3[4]
.sym 12435 cycle[8]
.sym 12436 $PACKER_VCC_NET
.sym 12439 vga_hs_SB_LUT4_O_I2[2]
.sym 12442 cycle[9]
.sym 12446 vga_hs_SB_LUT4_O_I2[1]
.sym 12448 vga_hs_SB_LUT4_O_I1[5]
.sym 12449 vga_hs_SB_LUT4_O_I2[2]
.sym 12452 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 12457 pixel_clk_$glb_clk
.sym 12458 rst_SB_LUT4_I3_O_$glb_sr
.sym 12461 rst$SB_IO_IN
.sym 12464 vga_vs_SB_LUT4_O_I1[1]
.sym 12465 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 12466 scanline[5]
.sym 12467 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 12468 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 12469 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 12470 rst_SB_LUT4_I3_2_I2[0]
.sym 12476 cycle[9]
.sym 12491 rst$SB_IO_IN
.sym 12498 vga_vs$SB_IO_OUT
.sym 12507 pixel_gen.tileNumber[5]
.sym 12519 clk_read_addr[0]
.sym 12523 clk_read_addr[3]
.sym 12524 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 12527 scanline[8]
.sym 12529 clk_read_addr[4]
.sym 12542 rst_SB_LUT4_I3_1_O
.sym 12546 $PACKER_VCC_NET
.sym 12547 cycle[6]
.sym 12550 cycle[4]
.sym 12551 cycle[5]
.sym 12553 cycle[7]
.sym 12554 $PACKER_VCC_NET
.sym 12560 cycle[9]
.sym 12562 pixel_gen.tileNumber[5]
.sym 12564 cycle[8]
.sym 12570 rst_SB_LUT4_I3_2_I2[3]
.sym 12572 $nextpnr_ICESTORM_LC_0$O
.sym 12574 cycle[4]
.sym 12578 vga_hs_SB_LUT4_O_I1[1]
.sym 12580 cycle[5]
.sym 12581 $PACKER_VCC_NET
.sym 12584 vga_hs_SB_LUT4_O_I1[2]
.sym 12586 cycle[6]
.sym 12587 $PACKER_VCC_NET
.sym 12590 vga_hs_SB_LUT4_O_I1[3]
.sym 12592 cycle[7]
.sym 12596 vga_hs_SB_LUT4_O_I1[4]
.sym 12598 cycle[8]
.sym 12599 $PACKER_VCC_NET
.sym 12602 $nextpnr_ICESTORM_LC_1$I3
.sym 12604 cycle[9]
.sym 12612 $nextpnr_ICESTORM_LC_1$I3
.sym 12615 cycle[6]
.sym 12617 rst_SB_LUT4_I3_2_I2[3]
.sym 12618 pixel_gen.tileNumber[5]
.sym 12619 rst_SB_LUT4_I3_1_O
.sym 12620 CLK100MHz$SB_IO_IN_$glb_clk
.sym 12626 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[3]
.sym 12627 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[2]
.sym 12628 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12629 clk_read_addr[0]
.sym 12632 clk_read_addr[4]
.sym 12635 clk_read_addr[9]
.sym 12636 vga_blank
.sym 12637 scanline[5]
.sym 12638 mem.mem.0.6.0_RCLKE
.sym 12639 rst_SB_LUT4_I3_2_I2[0]
.sym 12641 $PACKER_VCC_NET
.sym 12642 $PACKER_VCC_NET
.sym 12646 clk_read_addr[1]
.sym 12648 rst_SB_LUT4_I3_1_O
.sym 12649 $PACKER_GND_NET
.sym 12653 clk_read_addr[0]
.sym 12654 clk_read_addr[3]
.sym 12656 rst_SB_LUT4_I3_2_I2[3]
.sym 12657 clk_read_addr[8]
.sym 12664 scanline[6]
.sym 12666 scanline[5]
.sym 12669 rst_SB_LUT4_I3_2_I2[2]
.sym 12670 rst_SB_LUT4_I3_2_I2[0]
.sym 12672 cycle[0]
.sym 12674 rst_SB_LUT4_I3_1_O
.sym 12676 cycle[2]
.sym 12678 pixel_gen.tileNumber[3]
.sym 12681 cycle[4]
.sym 12682 rst_SB_LUT4_I3_2_I2[3]
.sym 12683 scanline[8]
.sym 12685 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12687 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 12688 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 12689 pixel_gen.tileNumber[1]
.sym 12694 cycle[1]
.sym 12696 rst_SB_LUT4_I3_2_I2[2]
.sym 12697 rst_SB_LUT4_I3_2_I2[3]
.sym 12698 cycle[1]
.sym 12699 rst_SB_LUT4_I3_2_I2[0]
.sym 12705 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12708 cycle[0]
.sym 12709 scanline[6]
.sym 12710 cycle[2]
.sym 12711 rst_SB_LUT4_I3_2_I2[3]
.sym 12714 rst_SB_LUT4_I3_2_I2[3]
.sym 12715 scanline[8]
.sym 12716 pixel_gen.tileNumber[1]
.sym 12717 cycle[2]
.sym 12721 scanline[5]
.sym 12722 cycle[1]
.sym 12723 rst_SB_LUT4_I3_2_I2[3]
.sym 12727 pixel_gen.tileNumber[3]
.sym 12728 rst_SB_LUT4_I3_2_I2[3]
.sym 12729 cycle[4]
.sym 12732 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 12734 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12740 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 12741 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 12742 rst_SB_LUT4_I3_1_O
.sym 12743 CLK100MHz$SB_IO_IN_$glb_clk
.sym 12749 scanline[8]
.sym 12754 scanline[6]
.sym 12757 clk_read_addr[3]
.sym 12758 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 12759 clk_read_addr[6]
.sym 12762 clk_read_addr[0]
.sym 12763 clk_read_addr[2]
.sym 12764 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 12765 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 12767 clk_read_addr[1]
.sym 12769 rst$SB_IO_IN
.sym 12770 clk_read_addr[2]
.sym 12772 clk_read_addr[4]
.sym 12776 clk_read_addr[6]
.sym 12779 clk_read_addr[0]
.sym 12792 sync_gen.cycle_SB_DFFR_Q_D[2]
.sym 12796 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 12801 sync_gen.cycle_SB_DFFR_Q_D[1]
.sym 12816 $PACKER_VCC_NET
.sym 12818 $nextpnr_ICESTORM_LC_5$O
.sym 12820 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 12824 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 12826 sync_gen.cycle_SB_DFFR_Q_D[1]
.sym 12827 $PACKER_VCC_NET
.sym 12830 $nextpnr_ICESTORM_LC_6$I3
.sym 12833 sync_gen.cycle_SB_DFFR_Q_D[2]
.sym 12840 $nextpnr_ICESTORM_LC_6$I3
.sym 12845 sync_gen.cycle_SB_DFFR_Q_D[1]
.sym 12857 sync_gen.cycle_SB_DFFR_Q_D[2]
.sym 12866 pixel_clk_$glb_clk
.sym 12867 rst_SB_LUT4_I3_O_$glb_sr
.sym 12869 pixel_gen.clk_read_addr_SB_DFFESR_Q_R
.sym 12874 clk_read_addr[12]
.sym 12884 mem.clk_read_data_SB_LUT4_O_4_I3[1]
.sym 12887 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 12911 rst_SB_LUT4_I3_1_O
.sym 12913 pixel_gen.step[1]
.sym 12915 cycle[9]
.sym 12916 pixel_gen.step[0]
.sym 12929 rst$SB_IO_IN
.sym 12931 clk_read_addr[12]
.sym 12935 clk_read_addr[10]
.sym 12939 clk_read_addr[11]
.sym 12949 rst$SB_IO_IN
.sym 12950 pixel_gen.step[0]
.sym 12951 pixel_gen.step[1]
.sym 12954 clk_read_addr[12]
.sym 12955 clk_read_addr[11]
.sym 12957 clk_read_addr[10]
.sym 12967 clk_read_addr[10]
.sym 12974 pixel_gen.step[0]
.sym 12975 pixel_gen.step[1]
.sym 12978 cycle[9]
.sym 12980 pixel_gen.step[1]
.sym 12981 pixel_gen.step[0]
.sym 12984 pixel_gen.step[0]
.sym 12985 pixel_gen.step[1]
.sym 12988 rst_SB_LUT4_I3_1_O
.sym 12989 CLK100MHz$SB_IO_IN_$glb_clk
.sym 12994 mem.mem.0.2.0_RCLKE
.sym 12998 mem.mem.0.5.0_RCLKE
.sym 13003 $PACKER_VCC_NET
.sym 13019 mem.mem.0.4.0_RCLKE
.sym 13025 mem.mem.0.0.0_RCLKE
.sym 13037 clk_read_addr[10]
.sym 13038 clk_read_addr[11]
.sym 13044 pixel_gen.step[1]
.sym 13046 clk_read_addr[12]
.sym 13063 pixel_gen.step[0]
.sym 13071 clk_read_addr[10]
.sym 13072 clk_read_addr[11]
.sym 13073 clk_read_addr[12]
.sym 13089 pixel_gen.step[0]
.sym 13092 pixel_gen.step[1]
.sym 13101 clk_read_addr[11]
.sym 13102 clk_read_addr[10]
.sym 13104 clk_read_addr[12]
.sym 13108 pixel_gen.step[0]
.sym 13112 CLK100MHz$SB_IO_IN_$glb_clk
.sym 13113 rst_SB_LUT4_I3_O_$glb_sr
.sym 13124 $PACKER_GND_NET
.sym 13127 $PACKER_VCC_NET
.sym 13129 mem.mem.0.2.0_RCLKE
.sym 13131 mem.mem.0.5.0_RCLKE
.sym 13133 mem.mem.0.0.0_RDATA[18]
.sym 13135 clk_read_addr[9]
.sym 13139 clk_read_addr[3]
.sym 13141 clk_read_addr[0]
.sym 13148 $PACKER_GND_NET
.sym 13251 clk_read_addr[9]
.sym 13253 clk_read_addr[5]
.sym 13255 clk_read_addr[7]
.sym 13256 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 13376 mem.mem.1.0.0_RDATA[23]
.sym 13495 $PACKER_VCC_NET
.sym 13640 $PACKER_GND_NET
.sym 13750 $PACKER_GND_NET
.sym 13989 $PACKER_GND_NET
.sym 14107 clk_read_addr[4]
.sym 14418 rst_SB_LUT4_I3_O
.sym 14419 vga_vs$SB_IO_OUT
.sym 14431 rst_SB_LUT4_I3_O
.sym 14439 vga_vs$SB_IO_OUT
.sym 14447 rst_SB_LUT4_I3_O
.sym 14448 vga_vs_SB_LUT4_O_I2[0]
.sym 14449 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 14450 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 14451 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 14490 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 14491 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 14500 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14506 vga_vs_SB_LUT4_O_I2[0]
.sym 14507 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 14508 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 14509 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 14510 $PACKER_VCC_NET
.sym 14512 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 14517 $PACKER_VCC_NET
.sym 14518 $nextpnr_ICESTORM_LC_2$O
.sym 14521 vga_vs_SB_LUT4_O_I2[0]
.sym 14524 vga_vs_SB_LUT4_O_I2[1]
.sym 14526 $PACKER_VCC_NET
.sym 14527 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 14530 vga_vs_SB_LUT4_O_I2[2]
.sym 14532 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 14536 vga_vs_SB_LUT4_O_I2[3]
.sym 14538 $PACKER_VCC_NET
.sym 14539 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 14542 vga_vs_SB_LUT4_O_I2[4]
.sym 14544 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14548 vga_vs_SB_LUT4_O_I2[5]
.sym 14550 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 14551 $PACKER_VCC_NET
.sym 14554 vga_vs_SB_LUT4_O_I2[6]
.sym 14556 $PACKER_VCC_NET
.sym 14557 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 14560 vga_vs_SB_LUT4_O_I2[7]
.sym 14562 $PACKER_VCC_NET
.sym 14563 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 14573 vga_blank
.sym 14574 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 14575 vga_vs_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 14576 vga_vs_SB_LUT4_O_I1[0]
.sym 14577 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[1]
.sym 14578 vga_vs_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 14593 $PACKER_GND_NET
.sym 14604 $PACKER_VCC_NET
.sym 14612 $PACKER_VCC_NET
.sym 14615 scanline[4]
.sym 14629 clk_read_addr[0]
.sym 14635 scanline[8]
.sym 14638 scanline[0]
.sym 14644 vga_vs_SB_LUT4_O_I2[7]
.sym 14649 $PACKER_VCC_NET
.sym 14664 rst_SB_LUT4_I3_2_I2[0]
.sym 14665 scanline[8]
.sym 14668 scanline[5]
.sym 14670 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 14672 scanline[4]
.sym 14675 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 14680 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 14681 $nextpnr_ICESTORM_LC_3$I3
.sym 14683 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 14684 $PACKER_VCC_NET
.sym 14691 $nextpnr_ICESTORM_LC_3$I3
.sym 14694 scanline[8]
.sym 14702 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 14709 scanline[5]
.sym 14713 rst_SB_LUT4_I3_2_I2[0]
.sym 14719 scanline[4]
.sym 14727 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 14729 pixel_clk_$glb_clk
.sym 14730 rst_SB_LUT4_I3_O_$glb_sr
.sym 14732 sync_gen.scanline_SB_DFFR_Q_8_D[2]
.sym 14733 sync_gen.scanline_SB_DFFR_Q_8_D[0]
.sym 14734 sync_gen.scanline_SB_DFFR_Q_5_D[0]
.sym 14735 sync_gen.scanline_SB_DFFR_Q_4_D[0]
.sym 14736 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 14737 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 14738 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 14747 vga_vs_SB_LUT4_O_I1[1]
.sym 14751 vga_vs$SB_IO_OUT
.sym 14752 rst$SB_IO_IN
.sym 14757 pixel_gen.clk_read_addr_SB_DFFESR_Q_R
.sym 14772 scanline[4]
.sym 14774 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14775 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 14776 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 14780 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 14788 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 14790 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14791 rst_SB_LUT4_I3_2_I2[3]
.sym 14792 sync_gen.scanline_SB_DFFR_Q_4_D[0]
.sym 14793 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 14794 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 14795 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 14796 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14798 cycle[0]
.sym 14799 rst_SB_LUT4_I3_1_O
.sym 14802 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 14804 $nextpnr_ICESTORM_LC_8$O
.sym 14806 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 14810 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 14812 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 14816 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 14818 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 14822 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14824 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 14830 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 14831 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14832 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14835 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 14836 sync_gen.scanline_SB_DFFR_Q_4_D[0]
.sym 14837 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 14838 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 14841 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 14842 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 14843 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 14844 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 14847 cycle[0]
.sym 14848 scanline[4]
.sym 14849 rst_SB_LUT4_I3_2_I2[3]
.sym 14851 rst_SB_LUT4_I3_1_O
.sym 14852 CLK100MHz$SB_IO_IN_$glb_clk
.sym 14854 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 14855 sync_gen.scanline_SB_DFFR_Q_8_D[1]
.sym 14859 scanline[0]
.sym 14869 mem.clk_read_data_SB_LUT4_O_7_I3[1]
.sym 14871 clk_read_addr[4]
.sym 14874 mem.clk_read_data_SB_LUT4_O_5_I3[1]
.sym 14878 scanline[8]
.sym 14879 clk_read_addr[12]
.sym 14881 $PACKER_VCC_NET
.sym 14911 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 14952 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 14975 pixel_clk_$glb_clk
.sym 14976 rst_SB_LUT4_I3_O_$glb_sr
.sym 14991 clk_read_addr[4]
.sym 14993 clk_read_addr[7]
.sym 14995 clk_read_addr[5]
.sym 14998 mem.mem.0.0.0_RDATA[23]
.sym 15000 clk_read_addr[7]
.sym 15004 mem.mem.0.5.0_RCLKE
.sym 15029 rst_SB_LUT4_I3_1_O
.sym 15046 pixel_gen.step[1]
.sym 15047 pixel_gen.clk_read_addr_SB_DFFESR_Q_R
.sym 15048 cycle[9]
.sym 15049 pixel_gen.step[0]
.sym 15059 pixel_gen.step[1]
.sym 15087 pixel_gen.step[0]
.sym 15088 cycle[9]
.sym 15090 pixel_gen.step[1]
.sym 15097 rst_SB_LUT4_I3_1_O
.sym 15098 CLK100MHz$SB_IO_IN_$glb_clk
.sym 15099 pixel_gen.clk_read_addr_SB_DFFESR_Q_R
.sym 15118 clk_read_addr[8]
.sym 15155 clk_read_addr[12]
.sym 15161 clk_read_addr[10]
.sym 15171 clk_read_addr[11]
.sym 15192 clk_read_addr[12]
.sym 15194 clk_read_addr[11]
.sym 15195 clk_read_addr[10]
.sym 15216 clk_read_addr[12]
.sym 15217 clk_read_addr[10]
.sym 15218 clk_read_addr[11]
.sym 15230 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 15238 clk_read_addr[0]
.sym 15242 clk_read_addr[0]
.sym 15243 mem.mem.0.0.0_RDATA[16]
.sym 15245 clk_read_addr[4]
.sym 15254 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 15358 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 15363 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 15488 mem.mem.0.0.0_RCLKE
.sym 15609 mem.mem.1.0.0_RDATA[1]
.sym 15610 $PACKER_GND_NET
.sym 15618 mem.mem.1.0.0_RDATA[2]
.sym 15730 mem.mem.0.0.0_RDATA[19]
.sym 16595 scanline[3]
.sym 16609 scanline[1]
.sym 16617 scanline[6]
.sym 16618 scanline[0]
.sym 16625 rst$SB_IO_IN
.sym 16648 rst$SB_IO_IN
.sym 16655 scanline[0]
.sym 16660 scanline[1]
.sym 16666 scanline[6]
.sym 16671 scanline[3]
.sym 16688 vga_vs$SB_IO_OUT
.sym 16697 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 16722 scanline[3]
.sym 16727 $PACKER_VCC_NET
.sym 16729 scanline[1]
.sym 16737 scanline[6]
.sym 16760 rst$SB_IO_IN
.sym 16761 sync_gen.scanline_SB_DFFR_Q_5_D[0]
.sym 16765 rst_SB_LUT4_I3_2_I2[0]
.sym 16769 scanline[5]
.sym 16771 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[1]
.sym 16773 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 16775 scanline[8]
.sym 16776 scanline[0]
.sym 16777 vga_vs_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16778 scanline[2]
.sym 16779 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[2]
.sym 16780 vga_vs_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16782 scanline[3]
.sym 16784 scanline[4]
.sym 16785 scanline[1]
.sym 16786 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[3]
.sym 16787 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[0]
.sym 16789 scanline[6]
.sym 16797 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[3]
.sym 16798 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[1]
.sym 16799 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[2]
.sym 16800 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[0]
.sym 16805 scanline[2]
.sym 16810 scanline[2]
.sym 16811 scanline[4]
.sym 16812 scanline[0]
.sym 16815 vga_vs_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 16816 vga_vs_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 16817 scanline[6]
.sym 16818 rst_SB_LUT4_I3_2_I2[0]
.sym 16823 sync_gen.scanline_SB_DFFR_Q_5_D[0]
.sym 16824 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 16827 scanline[5]
.sym 16828 scanline[3]
.sym 16829 scanline[1]
.sym 16830 scanline[8]
.sym 16837 rst$SB_IO_IN
.sym 16838 pixel_clk_$glb_clk
.sym 16840 scanline[3]
.sym 16842 scanline[4]
.sym 16843 scanline[1]
.sym 16844 scanline[2]
.sym 16845 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[0]
.sym 16847 scanline[6]
.sym 16860 scanline[8]
.sym 16886 scanline[0]
.sym 16887 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16894 scanline[0]
.sym 16895 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16899 scanline[4]
.sym 16900 scanline[1]
.sym 16901 scanline[2]
.sym 16904 scanline[6]
.sym 16905 scanline[3]
.sym 16908 scanline[5]
.sym 16912 rst_SB_LUT4_I3_2_I2[0]
.sym 16913 $nextpnr_ICESTORM_LC_10$O
.sym 16915 scanline[0]
.sym 16919 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[2]
.sym 16920 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16922 scanline[1]
.sym 16923 scanline[0]
.sym 16925 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[3]
.sym 16926 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16928 scanline[2]
.sym 16929 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[2]
.sym 16931 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 16932 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16934 scanline[3]
.sym 16935 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[3]
.sym 16937 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[5]
.sym 16938 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16940 scanline[4]
.sym 16941 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 16943 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[6]
.sym 16944 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16945 scanline[5]
.sym 16947 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[5]
.sym 16949 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[7]
.sym 16950 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16951 scanline[6]
.sym 16953 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[6]
.sym 16955 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[8]
.sym 16956 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 16957 rst_SB_LUT4_I3_2_I2[0]
.sym 16959 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[7]
.sym 16963 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[3]
.sym 16967 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 16968 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[2]
.sym 16986 scanline[4]
.sym 16989 clk_read_addr[8]
.sym 16990 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[2]
.sym 16999 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[8]
.sym 17008 scanline[8]
.sym 17013 sync_gen.scanline_SB_DFFR_Q_8_D[1]
.sym 17025 scanline[0]
.sym 17026 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17037 scanline[8]
.sym 17039 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17040 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[8]
.sym 17044 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 17045 scanline[0]
.sym 17068 sync_gen.scanline_SB_DFFR_Q_8_D[1]
.sym 17084 pixel_clk_$glb_clk
.sym 17085 rst_SB_LUT4_I3_O_$glb_sr
.sym 17102 clk_read_addr[0]
.sym 17118 $PACKER_VCC_NET
.sym 17119 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 17211 $PACKER_VCC_NET
.sym 17229 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 17236 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 17242 clk_read_addr[9]
.sym 17336 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 17338 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 17348 mem.mem.0.0.0_RDATA[11]
.sym 17355 $PACKER_VCC_NET
.sym 17356 $PACKER_VCC_NET
.sym 17357 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 17362 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17400 mem.mem.0.2.0_RCLKE
.sym 17451 mem.mem.0.2.0_RCLKE
.sym 17453 CLK100MHz$SB_IO_IN_$glb_clk
.sym 17456 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17458 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[2]
.sym 17469 mem.mem.1.0.0_RDATA[8]
.sym 17477 mem.mem.0.5.0_RCLKE
.sym 17479 mem.mem.0.4.0_RCLKE
.sym 17482 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17483 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 17489 clk_read_addr[8]
.sym 17593 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[2]
.sym 17606 $PACKER_VCC_NET
.sym 17610 $PACKER_VCC_NET
.sym 17612 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 17704 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 17734 clk_read_addr[9]
.sym 17856 $PACKER_VCC_NET
.sym 17971 mem.mem.0.4.0_RCLKE
.sym 17981 clk_read_addr[8]
.sym 18084 mem.mem.1.0.0_RDATA[2]
.sym 18209 mem.mem.0.0.0_RDATA[17]
.sym 18662 mem.clk_read_data_SB_LUT4_O_7_I3[1]
.sym 18666 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 18790 mem.clk_read_data_SB_LUT4_O_5_I3[1]
.sym 18794 mem.clk_read_data_SB_LUT4_O_4_I3[1]
.sym 18817 $PACKER_VCC_NET
.sym 18830 clk_read_addr[3]
.sym 18832 clk_read_addr[1]
.sym 18833 clk_read_addr[0]
.sym 18834 clk_read_addr[6]
.sym 18841 clk_read_addr[2]
.sym 18846 mem.clk_read_data_SB_LUT4_O_4_I3[1]
.sym 18866 scanline[3]
.sym 18868 scanline[4]
.sym 18869 scanline[8]
.sym 18870 scanline[2]
.sym 18874 $PACKER_VCC_NET
.sym 18878 vga_vs_SB_LUT4_O_I1[0]
.sym 18881 scanline[6]
.sym 18888 scanline[5]
.sym 18892 vga_vs_SB_LUT4_O_I1[1]
.sym 18896 rst_SB_LUT4_I3_2_I2[0]
.sym 18898 $nextpnr_ICESTORM_LC_4$O
.sym 18901 scanline[2]
.sym 18904 vga_vs_SB_LUT4_O_I3[1]
.sym 18906 scanline[3]
.sym 18910 vga_vs_SB_LUT4_O_I3[2]
.sym 18912 $PACKER_VCC_NET
.sym 18913 scanline[4]
.sym 18916 vga_vs_SB_LUT4_O_I3[3]
.sym 18918 scanline[5]
.sym 18922 vga_vs_SB_LUT4_O_I3[4]
.sym 18925 scanline[6]
.sym 18928 vga_vs_SB_LUT4_O_I3[5]
.sym 18931 rst_SB_LUT4_I3_2_I2[0]
.sym 18934 vga_vs_SB_LUT4_O_I1[2]
.sym 18936 scanline[8]
.sym 18941 vga_vs_SB_LUT4_O_I1[1]
.sym 18943 vga_vs_SB_LUT4_O_I1[0]
.sym 18944 vga_vs_SB_LUT4_O_I1[2]
.sym 18949 mem.mem.0.0.0_RDATA[20]
.sym 18953 mem.mem.0.0.0_RDATA[21]
.sym 18968 clk_read_addr[8]
.sym 18990 sync_gen.scanline_SB_DFFR_Q_8_D[2]
.sym 18991 sync_gen.scanline_SB_DFFR_Q_8_D[0]
.sym 18992 sync_gen.scanline_SB_DFFR_Q_5_D[0]
.sym 19001 sync_gen.scanline_SB_DFFR_Q_4_D[0]
.sym 19003 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 19014 sync_gen.scanline_SB_DFFR_Q_8_D[1]
.sym 19023 sync_gen.scanline_SB_DFFR_Q_5_D[0]
.sym 19035 sync_gen.scanline_SB_DFFR_Q_4_D[0]
.sym 19042 sync_gen.scanline_SB_DFFR_Q_8_D[2]
.sym 19046 sync_gen.scanline_SB_DFFR_Q_8_D[0]
.sym 19053 sync_gen.scanline_SB_DFFR_Q_8_D[1]
.sym 19054 sync_gen.scanline_SB_DFFR_Q_8_D[2]
.sym 19055 sync_gen.scanline_SB_DFFR_Q_8_D[0]
.sym 19064 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 19069 pixel_clk_$glb_clk
.sym 19070 rst_SB_LUT4_I3_O_$glb_sr
.sym 19072 mem.mem.0.0.0_RDATA[22]
.sym 19076 mem.mem.0.0.0_RDATA[23]
.sym 19094 $PACKER_VCC_NET
.sym 19097 mem.mem.0.5.0_RCLKE
.sym 19099 $PACKER_VCC_NET
.sym 19121 mem.mem.0.0.0_RDATA[20]
.sym 19122 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19125 mem.mem.0.0.0_RDATA[21]
.sym 19129 mem.mem.0.0.0_RDATA[22]
.sym 19133 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19137 mem.mem.0.0.0_RDATA[8]
.sym 19141 mem.mem.0.0.0_RDATA[9]
.sym 19145 mem.mem.0.0.0_RDATA[9]
.sym 19146 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19147 mem.mem.0.0.0_RDATA[21]
.sym 19148 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19170 mem.mem.0.0.0_RDATA[22]
.sym 19172 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19175 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19176 mem.mem.0.0.0_RDATA[20]
.sym 19177 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19178 mem.mem.0.0.0_RDATA[8]
.sym 19195 mem.mem.0.0.0_RDATA[8]
.sym 19199 mem.mem.0.0.0_RDATA[9]
.sym 19206 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[3]
.sym 19209 clk_read_addr[9]
.sym 19210 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19218 clk_read_addr[1]
.sym 19220 clk_read_addr[6]
.sym 19221 clk_read_addr[5]
.sym 19222 clk_read_addr[3]
.sym 19223 clk_read_addr[7]
.sym 19226 clk_read_addr[2]
.sym 19229 clk_read_addr[6]
.sym 19318 mem.mem.0.0.0_RDATA[10]
.sym 19322 mem.mem.0.0.0_RDATA[11]
.sym 19348 mem.mem.1.0.0_RDATA[3]
.sym 19441 mem.mem.1.0.0_RDATA[8]
.sym 19445 mem.mem.1.0.0_RDATA[9]
.sym 19457 clk_read_addr[8]
.sym 19461 mem.mem.0.0.0_RDATA[10]
.sym 19465 $PACKER_VCC_NET
.sym 19486 mem.mem.0.5.0_RCLKE
.sym 19488 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19502 mem.mem.1.0.0_RDATA[11]
.sym 19508 mem.mem.1.0.0_RDATA[3]
.sym 19512 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 19539 mem.mem.0.5.0_RCLKE
.sym 19550 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 19551 mem.mem.1.0.0_RDATA[11]
.sym 19552 mem.mem.1.0.0_RDATA[3]
.sym 19553 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19561 CLK100MHz$SB_IO_IN_$glb_clk
.sym 19564 mem.mem.1.0.0_RDATA[10]
.sym 19568 mem.mem.1.0.0_RDATA[11]
.sym 19586 $PACKER_VCC_NET
.sym 19587 $PACKER_VCC_NET
.sym 19589 mem.mem.0.5.0_RCLKE
.sym 19590 mem.mem.1.0.0_RDATA[22]
.sym 19591 mem.mem.0.0.0_RDATA[18]
.sym 19597 mem.mem.0.2.0_RCLKE
.sym 19608 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19609 mem.mem.1.0.0_RDATA[9]
.sym 19614 mem.mem.1.0.0_RDATA[22]
.sym 19625 mem.mem.1.0.0_RDATA[21]
.sym 19627 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19629 mem.mem.1.0.0_RDATA[10]
.sym 19635 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19643 mem.mem.1.0.0_RDATA[22]
.sym 19644 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19645 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19646 mem.mem.1.0.0_RDATA[10]
.sym 19655 mem.mem.1.0.0_RDATA[9]
.sym 19656 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19657 mem.mem.1.0.0_RDATA[21]
.sym 19658 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 19687 mem.mem.1.0.0_RDATA[20]
.sym 19691 mem.mem.1.0.0_RDATA[21]
.sym 19702 clk_read_addr[9]
.sym 19710 clk_read_addr[1]
.sym 19711 clk_read_addr[2]
.sym 19712 clk_read_addr[9]
.sym 19713 clk_read_addr[5]
.sym 19714 clk_read_addr[3]
.sym 19715 clk_read_addr[7]
.sym 19721 clk_read_addr[6]
.sym 19810 mem.mem.1.0.0_RDATA[22]
.sym 19814 mem.mem.1.0.0_RDATA[23]
.sym 19822 $PACKER_VCC_NET
.sym 19836 mem.mem.1.0.0_RDATA[23]
.sym 19844 mem.mem.1.0.0_RDATA[3]
.sym 19851 mem.mem.1.0.0_RDATA[20]
.sym 19852 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 19863 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19867 mem.mem.1.0.0_RDATA[0]
.sym 19901 mem.mem.1.0.0_RDATA[20]
.sym 19902 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 19903 mem.mem.1.0.0_RDATA[0]
.sym 19904 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 19933 mem.mem.1.0.0_RDATA[0]
.sym 19937 mem.mem.1.0.0_RDATA[1]
.sym 19946 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 19947 clk_read_addr[8]
.sym 19965 $PACKER_VCC_NET
.sym 19967 $PACKER_GND_NET
.sym 20056 mem.mem.1.0.0_RDATA[2]
.sym 20060 mem.mem.1.0.0_RDATA[3]
.sym 20078 $PACKER_VCC_NET
.sym 20082 mem.mem.0.0.0_RDATA[18]
.sym 20084 $PACKER_VCC_NET
.sym 20179 mem.mem.0.0.0_RDATA[16]
.sym 20183 mem.mem.0.0.0_RDATA[17]
.sym 20200 clk_read_addr[9]
.sym 20203 clk_read_addr[2]
.sym 20204 clk_read_addr[9]
.sym 20207 clk_read_addr[1]
.sym 20208 clk_read_addr[7]
.sym 20209 clk_read_addr[6]
.sym 20211 clk_read_addr[3]
.sym 20213 clk_read_addr[5]
.sym 20302 mem.mem.0.0.0_RDATA[18]
.sym 20306 mem.mem.0.0.0_RDATA[19]
.sym 20324 $PACKER_VCC_NET
.sym 20439 clk_read_addr[8]
.sym 20445 mem.mem.0.4.0_RCLKE
.sym 20814 $PACKER_VCC_NET
.sym 20828 $PACKER_GND_NET
.sym 20873 $PACKER_GND_NET_$glb_clk
.sym 20874 $PACKER_GND_NET
.sym 20883 $PACKER_VCC_NET
.sym 20920 clk_read_addr[4]
.sym 20924 mem.clk_read_data_SB_LUT4_O_5_I3[1]
.sym 20929 mem.clk_read_data_SB_LUT4_O_7_I3[1]
.sym 20932 clk_read_addr[7]
.sym 20942 clk_read_addr[5]
.sym 20953 clk_read_addr[5]
.sym 20954 mem.mem.0.6.0_RCLKE
.sym 20955 clk_read_addr[7]
.sym 20957 clk_read_addr[3]
.sym 20958 clk_read_addr[0]
.sym 20959 clk_read_addr[1]
.sym 20961 clk_read_addr[6]
.sym 20963 clk_read_addr[8]
.sym 20964 clk_read_addr[9]
.sym 20965 $PACKER_VCC_NET
.sym 20967 clk_read_addr[2]
.sym 20974 clk_read_addr[4]
.sym 21000 clk_read_addr[0]
.sym 21001 clk_read_addr[1]
.sym 21003 clk_read_addr[2]
.sym 21004 clk_read_addr[3]
.sym 21005 clk_read_addr[4]
.sym 21006 clk_read_addr[5]
.sym 21007 clk_read_addr[6]
.sym 21008 clk_read_addr[7]
.sym 21009 clk_read_addr[8]
.sym 21010 clk_read_addr[9]
.sym 21011 CLK100MHz$SB_IO_IN_$glb_clk
.sym 21012 mem.mem.0.6.0_RCLKE
.sym 21013 $PACKER_VCC_NET
.sym 21028 mem.mem.0.6.0_RCLKE
.sym 21032 clk_read_addr[9]
.sym 21033 $PACKER_VCC_NET
.sym 21043 clk_read_addr[8]
.sym 21049 $PACKER_GND_NET
.sym 21058 $PACKER_VCC_NET
.sym 21072 $PACKER_GND_NET
.sym 21113 $PACKER_GND_NET_$glb_clk
.sym 21114 $PACKER_GND_NET
.sym 21123 $PACKER_VCC_NET
.sym 21170 clk_read_addr[9]
.sym 21173 clk_read_addr[5]
.sym 21174 clk_read_addr[0]
.sym 21176 clk_read_addr[2]
.sym 21178 clk_read_addr[6]
.sym 21179 clk_read_addr[7]
.sym 21180 clk_read_addr[3]
.sym 21181 clk_read_addr[8]
.sym 21183 mem.mem.0.5.0_RCLKE
.sym 21184 clk_read_addr[1]
.sym 21185 $PACKER_VCC_NET
.sym 21187 clk_read_addr[4]
.sym 21204 clk_read_addr[0]
.sym 21205 clk_read_addr[1]
.sym 21207 clk_read_addr[2]
.sym 21208 clk_read_addr[3]
.sym 21209 clk_read_addr[4]
.sym 21210 clk_read_addr[5]
.sym 21211 clk_read_addr[6]
.sym 21212 clk_read_addr[7]
.sym 21213 clk_read_addr[8]
.sym 21214 clk_read_addr[9]
.sym 21215 CLK100MHz$SB_IO_IN_$glb_clk
.sym 21216 mem.mem.0.5.0_RCLKE
.sym 21217 $PACKER_VCC_NET
.sym 21271 $PACKER_VCC_NET
.sym 21276 $PACKER_GND_NET
.sym 21317 $PACKER_GND_NET_$glb_clk
.sym 21318 $PACKER_GND_NET
.sym 21327 $PACKER_VCC_NET
.sym 21339 $PACKER_VCC_NET
.sym 21346 clk_read_addr[4]
.sym 21349 clk_read_addr[5]
.sym 21352 clk_read_addr[7]
.sym 21361 clk_read_addr[7]
.sym 21362 mem.mem.0.2.0_RCLKE
.sym 21364 clk_read_addr[2]
.sym 21366 clk_read_addr[8]
.sym 21367 clk_read_addr[5]
.sym 21368 clk_read_addr[3]
.sym 21370 clk_read_addr[9]
.sym 21372 clk_read_addr[1]
.sym 21373 $PACKER_VCC_NET
.sym 21375 clk_read_addr[6]
.sym 21376 clk_read_addr[0]
.sym 21389 clk_read_addr[4]
.sym 21408 clk_read_addr[0]
.sym 21409 clk_read_addr[1]
.sym 21411 clk_read_addr[2]
.sym 21412 clk_read_addr[3]
.sym 21413 clk_read_addr[4]
.sym 21414 clk_read_addr[5]
.sym 21415 clk_read_addr[6]
.sym 21416 clk_read_addr[7]
.sym 21417 clk_read_addr[8]
.sym 21418 clk_read_addr[9]
.sym 21419 CLK100MHz$SB_IO_IN_$glb_clk
.sym 21420 mem.mem.0.2.0_RCLKE
.sym 21421 $PACKER_VCC_NET
.sym 21436 clk_read_addr[9]
.sym 21438 mem.mem.0.2.0_RCLKE
.sym 21451 clk_read_addr[8]
.sym 21457 $PACKER_GND_NET
.sym 21466 $PACKER_VCC_NET
.sym 21480 $PACKER_GND_NET
.sym 21521 $PACKER_GND_NET_$glb_clk
.sym 21522 $PACKER_GND_NET
.sym 21531 $PACKER_VCC_NET
.sym 21555 mem.mem.0.0.0_RDATA[16]
.sym 21557 clk_read_addr[4]
.sym 21558 clk_read_addr[0]
.sym 21559 clk_read_addr[0]
.sym 21564 clk_read_addr[0]
.sym 21571 clk_read_addr[9]
.sym 21576 clk_read_addr[5]
.sym 21577 $PACKER_VCC_NET
.sym 21580 clk_read_addr[4]
.sym 21581 clk_read_addr[7]
.sym 21588 clk_read_addr[3]
.sym 21589 clk_read_addr[8]
.sym 21591 mem.mem.0.2.0_RCLKE
.sym 21592 clk_read_addr[1]
.sym 21593 clk_read_addr[2]
.sym 21595 clk_read_addr[6]
.sym 21612 clk_read_addr[0]
.sym 21613 clk_read_addr[1]
.sym 21615 clk_read_addr[2]
.sym 21616 clk_read_addr[3]
.sym 21617 clk_read_addr[4]
.sym 21618 clk_read_addr[5]
.sym 21619 clk_read_addr[6]
.sym 21620 clk_read_addr[7]
.sym 21621 clk_read_addr[8]
.sym 21622 clk_read_addr[9]
.sym 21623 CLK100MHz$SB_IO_IN_$glb_clk
.sym 21624 mem.mem.0.2.0_RCLKE
.sym 21625 $PACKER_VCC_NET
.sym 21670 $PACKER_VCC_NET
.sym 21684 $PACKER_GND_NET
.sym 21725 $PACKER_GND_NET_$glb_clk
.sym 21726 $PACKER_GND_NET
.sym 21735 $PACKER_VCC_NET
.sym 21754 clk_read_addr[4]
.sym 21763 mem.mem.0.0.0_RCLKE
.sym 21769 clk_read_addr[7]
.sym 21774 clk_read_addr[8]
.sym 21775 clk_read_addr[5]
.sym 21776 clk_read_addr[3]
.sym 21779 mem.mem.0.5.0_RCLKE
.sym 21780 clk_read_addr[1]
.sym 21781 clk_read_addr[2]
.sym 21782 clk_read_addr[9]
.sym 21783 clk_read_addr[6]
.sym 21784 clk_read_addr[4]
.sym 21786 clk_read_addr[0]
.sym 21797 $PACKER_VCC_NET
.sym 21816 clk_read_addr[0]
.sym 21817 clk_read_addr[1]
.sym 21819 clk_read_addr[2]
.sym 21820 clk_read_addr[3]
.sym 21821 clk_read_addr[4]
.sym 21822 clk_read_addr[5]
.sym 21823 clk_read_addr[6]
.sym 21824 clk_read_addr[7]
.sym 21825 clk_read_addr[8]
.sym 21826 clk_read_addr[9]
.sym 21827 CLK100MHz$SB_IO_IN_$glb_clk
.sym 21828 mem.mem.0.5.0_RCLKE
.sym 21829 $PACKER_VCC_NET
.sym 21856 mem.mem.1.0.0_RDATA[1]
.sym 21859 clk_read_addr[8]
.sym 21874 $PACKER_VCC_NET
.sym 21888 $PACKER_GND_NET
.sym 21929 $PACKER_GND_NET_$glb_clk
.sym 21930 $PACKER_GND_NET
.sym 21939 $PACKER_VCC_NET
.sym 21962 clk_read_addr[0]
.sym 21963 mem.mem.0.0.0_RDATA[16]
.sym 21966 mem.mem.0.0.0_RDATA[19]
.sym 21977 clk_read_addr[9]
.sym 21983 clk_read_addr[4]
.sym 21985 $PACKER_VCC_NET
.sym 21987 clk_read_addr[0]
.sym 21989 clk_read_addr[1]
.sym 21990 mem.mem.0.0.0_RCLKE
.sym 21993 clk_read_addr[3]
.sym 21995 clk_read_addr[5]
.sym 21997 clk_read_addr[8]
.sym 21998 clk_read_addr[7]
.sym 21999 clk_read_addr[6]
.sym 22001 clk_read_addr[2]
.sym 22020 clk_read_addr[0]
.sym 22021 clk_read_addr[1]
.sym 22023 clk_read_addr[2]
.sym 22024 clk_read_addr[3]
.sym 22025 clk_read_addr[4]
.sym 22026 clk_read_addr[5]
.sym 22027 clk_read_addr[6]
.sym 22028 clk_read_addr[7]
.sym 22029 clk_read_addr[8]
.sym 22030 clk_read_addr[9]
.sym 22031 CLK100MHz$SB_IO_IN_$glb_clk
.sym 22032 mem.mem.0.0.0_RCLKE
.sym 22033 $PACKER_VCC_NET
.sym 22076 $PACKER_GND_NET
.sym 22078 $PACKER_VCC_NET
.sym 22133 $PACKER_GND_NET_$glb_clk
.sym 22134 $PACKER_GND_NET
.sym 22143 $PACKER_VCC_NET
.sym 22150 $PACKER_GND_NET
.sym 22177 clk_read_addr[1]
.sym 22178 mem.mem.0.4.0_RCLKE
.sym 22180 $PACKER_VCC_NET
.sym 22181 clk_read_addr[3]
.sym 22182 clk_read_addr[8]
.sym 22183 clk_read_addr[5]
.sym 22185 clk_read_addr[4]
.sym 22186 clk_read_addr[7]
.sym 22187 clk_read_addr[6]
.sym 22189 clk_read_addr[2]
.sym 22190 clk_read_addr[9]
.sym 22191 clk_read_addr[0]
.sym 22224 clk_read_addr[0]
.sym 22225 clk_read_addr[1]
.sym 22227 clk_read_addr[2]
.sym 22228 clk_read_addr[3]
.sym 22229 clk_read_addr[4]
.sym 22230 clk_read_addr[5]
.sym 22231 clk_read_addr[6]
.sym 22232 clk_read_addr[7]
.sym 22233 clk_read_addr[8]
.sym 22234 clk_read_addr[9]
.sym 22235 CLK100MHz$SB_IO_IN_$glb_clk
.sym 22236 mem.mem.0.4.0_RCLKE
.sym 22237 $PACKER_VCC_NET
.sym 27779 vga_div.count[0]
.sym 27782 vga_div.tick_SB_DFFER_Q_E[0]
.sym 27784 vga_div.count[1]
.sym 27785 vga_div.count[0]
.sym 27786 vga_div.tick_SB_DFFER_Q_E[0]
.sym 27788 vga_div.count[2]
.sym 27789 vga_div.count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 27793 vga_div.tick_SB_DFFER_Q_E[0]
.sym 27799 vga_div.count[1]
.sym 27800 vga_div.count[2]
.sym 27801 vga_div.count[0]
.sym 27805 vga_div.count[0]
.sym 27837 pixel_clk
.sym 28204 vga_blank
.sym 28205 pixel_data[0]
.sym 28225 pixel_gen.pixelOn
.sym 28226 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28227 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 28228 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 28229 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28230 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 28231 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 28232 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 28233 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 28234 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28235 clk_read_data[0]
.sym 28236 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_I2_O[2]
.sym 28237 cycle[2]
.sym 28243 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[0]
.sym 28244 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_I2_O[1]
.sym 28245 cycle[2]
.sym 28270 clk_read_data[0]
.sym 28275 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28276 mem.clk_read_data_SB_LUT4_O_7_I3[1]
.sym 28277 mem.clk_read_data_SB_LUT4_O_7_I3[2]
.sym 28282 clk_read_data[7]
.sym 28283 clk_read_data[6]
.sym 28284 cycle[0]
.sym 28285 cycle[1]
.sym 28298 clk_read_data[7]
.sym 28303 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28304 mem.clk_read_data_SB_LUT4_O_I3[1]
.sym 28305 mem.clk_read_data_SB_LUT4_O_I3[2]
.sym 28307 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28308 mem.clk_read_data_SB_LUT4_O_3_I3[1]
.sym 28309 mem.clk_read_data_SB_LUT4_O_3_I3[2]
.sym 28311 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28312 mem.clk_read_data_SB_LUT4_O_I1[1]
.sym 28313 mem.clk_read_data_SB_LUT4_O_I1[2]
.sym 28318 clk_read_data[6]
.sym 28334 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 28335 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 28336 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 28337 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28352 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28353 mem.mem.1.0.0_RDATA[6]
.sym 28356 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 28357 mem.mem.1.0.0_RDATA[14]
.sym 28360 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28361 mem.mem.1.0.0_RDATA[7]
.sym 28380 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28381 mem.mem.1.0.0_RDATA[4]
.sym 28386 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[0]
.sym 28387 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[1]
.sym 28388 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[2]
.sym 28389 mem.clk_read_data_SB_LUT4_O_3_I3_SB_LUT4_O_I0[3]
.sym 28396 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 28397 mem.mem.1.0.0_RDATA[19]
.sym 28410 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 28411 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 28412 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.sym 28413 mem.clk_read_data_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 28420 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 28421 mem.mem.1.0.0_RDATA[12]
.sym 28426 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 28427 mem.mem.1.0.0_RDATA[23]
.sym 28428 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 28429 mem.mem.1.0.0_RDATA[15]
.sym 28711 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 28712 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 28713 vga_hs_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28718 cycle[6]
.sym 28719 cycle[9]
.sym 28720 cycle[4]
.sym 28721 cycle[7]
.sym 28726 cycle[3]
.sym 28727 cycle[5]
.sym 28728 cycle[8]
.sym 28729 cycle[2]
.sym 28734 sync_gen.cycle_SB_DFFR_Q_8_D[3]
.sym 28741 cycle[0]
.sym 28742 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28743 mem.clk_read_data_SB_LUT4_O_2_I3[1]
.sym 28744 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 28745 mem.clk_read_data_SB_LUT4_O_2_I3[3]
.sym 28746 sync_gen.cycle_SB_DFFR_Q_8_D[1]
.sym 28747 sync_gen.cycle_SB_DFFR_Q_8_D[2]
.sym 28748 sync_gen.cycle_SB_DFFR_Q_8_D[3]
.sym 28749 cycle[0]
.sym 28752 cycle[0]
.sym 28753 cycle[1]
.sym 28754 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28755 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 28756 mem.clk_read_data_SB_LUT4_O_6_I3[2]
.sym 28757 mem.clk_read_data_SB_LUT4_O_2_I3[3]
.sym 28758 sync_gen.cycle_SB_DFFR_Q_8_D[1]
.sym 28762 sync_gen.cycle_SB_DFFR_Q_8_D[2]
.sym 28772 cycle[1]
.sym 28773 cycle[0]
.sym 28775 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28776 mem.clk_read_data_SB_LUT4_O_6_I3[1]
.sym 28777 mem.clk_read_data_SB_LUT4_O_6_I3[2]
.sym 28779 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 28780 mem.clk_read_data_SB_LUT4_O_2_I3[1]
.sym 28781 mem.clk_read_data_SB_LUT4_O_2_I3[2]
.sym 28784 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28785 mem.mem.0.0.0_RDATA[5]
.sym 28790 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[0]
.sym 28791 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[1]
.sym 28792 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[2]
.sym 28793 mem.clk_read_data_SB_LUT4_O_6_I3_SB_LUT4_O_I0[3]
.sym 28802 mem.mem.0.1.0_RCLKE
.sym 28808 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28809 mem.mem.0.0.0_RDATA[4]
.sym 28812 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 28813 mem.mem.0.0.0_RDATA[23]
.sym 28814 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]
.sym 28815 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1]
.sym 28816 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[2]
.sym 28817 mem.clk_read_data_SB_LUT4_O_4_I3_SB_LUT4_O_I0[3]
.sym 28820 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28821 mem.mem.0.0.0_RDATA[7]
.sym 28824 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28825 mem.mem.0.0.0_RDATA[6]
.sym 28836 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 28837 mem.mem.0.0.0_RDATA[13]
.sym 28838 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 28839 mem.mem.0.0.0_RDATA[15]
.sym 28840 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 28841 mem.mem.0.0.0_RDATA[11]
.sym 28845 mem.mem.0.1.0_RCLKE
.sym 28848 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28849 mem.mem.1.0.0_RDATA[5]
.sym 28858 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[0]
.sym 28859 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[1]
.sym 28860 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[2]
.sym 28861 mem.clk_read_data_SB_LUT4_O_7_I3_SB_LUT4_O_I0[3]
.sym 28871 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28872 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 28873 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 28888 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 28889 mem.mem.0.0.0_RDATA[16]
.sym 28890 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[0]
.sym 28891 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[1]
.sym 28892 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[2]
.sym 28893 mem.clk_read_data_SB_LUT4_O_2_I3_SB_LUT4_O_1_I0[3]
.sym 28894 mem.mem.0.4.0_RCLKE
.sym 28898 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 28899 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 28900 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 28901 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 28902 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 28903 mem.mem.1.0.0_RDATA[16]
.sym 28904 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 28905 mem.mem.1.0.0_RDATA[8]
.sym 28906 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 28907 mem.mem.1.0.0_RDATA[18]
.sym 28908 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28909 mem.mem.1.0.0_RDATA[2]
.sym 28920 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 28921 mem.mem.1.0.0_RDATA[17]
.sym 28982 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 28983 mem.mem.1.0.0_RDATA[13]
.sym 28984 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28985 mem.mem.1.0.0_RDATA[1]
.sym 28994 mem.mem.0.0.0_RDATA[17]
.sym 28995 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 28996 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 28997 mem.mem.0.0.0_RDATA[1]
.sym 29010 mem.mem.0.3.0_RCLKE
.sym 29022 mem.mem.0.0.0_RDATA[19]
.sym 29023 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 29024 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29025 mem.mem.0.0.0_RDATA[3]
.sym 29042 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 29043 mem.mem.0.0.0_RDATA[14]
.sym 29044 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29045 mem.mem.0.0.0_RDATA[2]
.sym 29062 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[3]
.sym 29063 mem.mem.0.0.0_RDATA[12]
.sym 29064 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 29065 mem.mem.0.0.0_RDATA[0]
.sym 29219 cycle[0]
.sym 29224 cycle[1]
.sym 29225 cycle[0]
.sym 29228 cycle[2]
.sym 29229 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 29232 cycle[3]
.sym 29233 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 29236 cycle[4]
.sym 29237 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 29240 cycle[5]
.sym 29241 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 29244 cycle[6]
.sym 29245 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 29248 cycle[7]
.sym 29249 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 29252 cycle[8]
.sym 29253 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 29256 cycle[9]
.sym 29257 sync_gen.cycle_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 29258 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 29264 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29265 sync_gen.cycle_SB_DFFR_Q_8_D[5]
.sym 29266 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 29267 sync_gen.cycle_SB_DFFR_Q_8_D[5]
.sym 29268 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 29269 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 29270 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 29274 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 29275 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 29276 sync_gen.cycle_SB_DFFR_Q_8_D[5]
.sym 29277 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 29282 clk_read_data[2]
.sym 29287 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 29288 mem.clk_read_data_SB_LUT4_O_4_I3[1]
.sym 29289 mem.clk_read_data_SB_LUT4_O_4_I3[2]
.sym 29290 clk_read_data[3]
.sym 29291 clk_read_data[2]
.sym 29292 cycle[0]
.sym 29293 cycle[1]
.sym 29298 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 29299 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 29300 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 29301 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 29303 mem.clk_read_data_SB_LUT4_O_2_I3[0]
.sym 29304 mem.clk_read_data_SB_LUT4_O_5_I3[1]
.sym 29305 mem.clk_read_data_SB_LUT4_O_5_I3[2]
.sym 29310 clk_read_data[3]
.sym 29318 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[0]
.sym 29319 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[1]
.sym 29320 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[2]
.sym 29321 mem.clk_read_data_SB_LUT4_O_5_I3_SB_LUT4_O_I0[3]
.sym 29323 cycle[8]
.sym 29324 pixel_gen.tileNumber[7]
.sym 29325 rst_SB_LUT4_I3_2_I2[3]
.sym 29331 cycle[7]
.sym 29332 pixel_gen.tileNumber[6]
.sym 29333 rst_SB_LUT4_I3_2_I2[3]
.sym 29336 rst_SB_LUT4_I3_2_I2[3]
.sym 29337 rst$SB_IO_IN
.sym 29339 cycle[3]
.sym 29340 pixel_gen.tileNumber[2]
.sym 29341 rst_SB_LUT4_I3_2_I2[3]
.sym 29343 cycle[5]
.sym 29344 pixel_gen.tileNumber[4]
.sym 29345 rst_SB_LUT4_I3_2_I2[3]
.sym 29363 clk_read_addr[11]
.sym 29364 clk_read_addr[12]
.sym 29365 clk_read_addr[10]
.sym 29366 mem.mem.0.0.0_RDATA[18]
.sym 29367 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[4]
.sym 29368 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 29369 mem.mem.0.0.0_RDATA[10]
.sym 29407 clk_read_addr[12]
.sym 29408 clk_read_addr[10]
.sym 29409 clk_read_addr[11]
.sym 29510 mem.mem.0.0.0_RCLKE
.sym 29731 cycle[4]
.sym 29735 cycle[5]
.sym 29739 cycle[6]
.sym 29743 cycle[7]
.sym 29747 cycle[8]
.sym 29748 $PACKER_VCC_NET
.sym 29751 cycle[9]
.sym 29755 vga_hs_SB_LUT4_O_I1[5]
.sym 29756 vga_hs_SB_LUT4_O_I2[1]
.sym 29757 vga_hs_SB_LUT4_O_I2[2]
.sym 29758 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 29763 cycle[4]
.sym 29767 cycle[5]
.sym 29768 $PACKER_VCC_NET
.sym 29771 cycle[6]
.sym 29772 $PACKER_VCC_NET
.sym 29775 cycle[7]
.sym 29779 cycle[8]
.sym 29780 $PACKER_VCC_NET
.sym 29783 cycle[9]
.sym 29789 $nextpnr_ICESTORM_LC_1$I3
.sym 29791 cycle[6]
.sym 29792 pixel_gen.tileNumber[5]
.sym 29793 rst_SB_LUT4_I3_2_I2[3]
.sym 29794 rst_SB_LUT4_I3_2_I2[0]
.sym 29795 cycle[1]
.sym 29796 rst_SB_LUT4_I3_2_I2[2]
.sym 29797 rst_SB_LUT4_I3_2_I2[3]
.sym 29801 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29802 scanline[6]
.sym 29803 cycle[0]
.sym 29804 cycle[2]
.sym 29805 rst_SB_LUT4_I3_2_I2[3]
.sym 29806 scanline[8]
.sym 29807 cycle[2]
.sym 29808 pixel_gen.tileNumber[1]
.sym 29809 rst_SB_LUT4_I3_2_I2[3]
.sym 29811 scanline[5]
.sym 29812 cycle[1]
.sym 29813 rst_SB_LUT4_I3_2_I2[3]
.sym 29815 cycle[4]
.sym 29816 pixel_gen.tileNumber[3]
.sym 29817 rst_SB_LUT4_I3_2_I2[3]
.sym 29820 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29821 sync_gen.cycle_SB_DFFR_Q_8_D[9]
.sym 29824 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 29825 sync_gen.cycle_SB_DFFR_Q_8_D[8]
.sym 29827 sync_gen.cycle_SB_DFFR_Q_8_D[7]
.sym 29831 sync_gen.cycle_SB_DFFR_Q_D[1]
.sym 29832 $PACKER_VCC_NET
.sym 29835 sync_gen.cycle_SB_DFFR_Q_D[2]
.sym 29841 $nextpnr_ICESTORM_LC_6$I3
.sym 29842 sync_gen.cycle_SB_DFFR_Q_D[1]
.sym 29850 sync_gen.cycle_SB_DFFR_Q_D[2]
.sym 29863 pixel_gen.step[1]
.sym 29864 pixel_gen.step[0]
.sym 29865 rst$SB_IO_IN
.sym 29867 clk_read_addr[10]
.sym 29868 clk_read_addr[11]
.sym 29869 clk_read_addr[12]
.sym 29877 clk_read_addr[10]
.sym 29880 pixel_gen.step[0]
.sym 29881 pixel_gen.step[1]
.sym 29883 pixel_gen.step[0]
.sym 29884 cycle[9]
.sym 29885 pixel_gen.step[1]
.sym 29888 pixel_gen.step[0]
.sym 29889 pixel_gen.step[1]
.sym 29895 clk_read_addr[11]
.sym 29896 clk_read_addr[10]
.sym 29897 clk_read_addr[12]
.sym 29908 pixel_gen.step[0]
.sym 29909 pixel_gen.step[1]
.sym 29915 clk_read_addr[11]
.sym 29916 clk_read_addr[10]
.sym 29917 clk_read_addr[12]
.sym 29921 pixel_gen.step[0]
.sym 30243 vga_vs_SB_LUT4_O_I2[0]
.sym 30247 $PACKER_VCC_NET
.sym 30248 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 30252 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 30255 $PACKER_VCC_NET
.sym 30256 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 30260 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 30263 $PACKER_VCC_NET
.sym 30264 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 30267 $PACKER_VCC_NET
.sym 30268 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[6]
.sym 30271 $PACKER_VCC_NET
.sym 30272 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[7]
.sym 30275 $PACKER_VCC_NET
.sym 30276 vga_vs_SB_LUT4_O_I2_SB_CARRY_CO_I1[8]
.sym 30281 $nextpnr_ICESTORM_LC_3$I3
.sym 30285 scanline[8]
.sym 30286 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 30293 scanline[5]
.sym 30297 rst_SB_LUT4_I3_2_I2[0]
.sym 30301 scanline[4]
.sym 30302 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 30307 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 30311 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 30315 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 30319 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 30323 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 30324 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 30325 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 30326 sync_gen.scanline_SB_DFFR_Q_4_D[0]
.sym 30327 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 30328 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 30329 sync_gen.scanline_SB_DFFR_Q_4_D[3]
.sym 30330 sync_gen.cycle_SB_DFFR_Q_8_D[4]
.sym 30331 sync_gen.cycle_SB_DFFR_Q_8_D[6]
.sym 30332 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 30333 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 30335 scanline[4]
.sym 30336 cycle[0]
.sym 30337 rst_SB_LUT4_I3_2_I2[3]
.sym 30354 sync_gen.scanline_SB_DFFR_Q_4_D[2]
.sym 30377 pixel_gen.step[1]
.sym 30395 pixel_gen.step[0]
.sym 30396 cycle[9]
.sym 30397 pixel_gen.step[1]
.sym 30415 clk_read_addr[10]
.sym 30416 clk_read_addr[12]
.sym 30417 clk_read_addr[11]
.sym 30431 clk_read_addr[11]
.sym 30432 clk_read_addr[10]
.sym 30433 clk_read_addr[12]
.sym 30769 rst$SB_IO_IN
.sym 30773 scanline[0]
.sym 30777 scanline[1]
.sym 30781 scanline[6]
.sym 30785 scanline[3]
.sym 30790 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[0]
.sym 30791 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[1]
.sym 30792 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[2]
.sym 30793 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O[3]
.sym 30797 scanline[2]
.sym 30799 scanline[0]
.sym 30800 scanline[2]
.sym 30801 scanline[4]
.sym 30802 vga_vs_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 30803 vga_vs_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 30804 scanline[6]
.sym 30805 rst_SB_LUT4_I3_2_I2[0]
.sym 30808 sync_gen.scanline_SB_DFFR_Q_5_D[0]
.sym 30809 sync_gen.scanline_SB_DFFR_Q_5_D[1]
.sym 30810 scanline[1]
.sym 30811 scanline[3]
.sym 30812 scanline[5]
.sym 30813 scanline[8]
.sym 30819 scanline[0]
.sym 30822 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30824 scanline[1]
.sym 30825 scanline[0]
.sym 30826 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30828 scanline[2]
.sym 30829 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[2]
.sym 30830 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30832 scanline[3]
.sym 30833 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[3]
.sym 30834 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30836 scanline[4]
.sym 30837 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 30838 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30840 scanline[5]
.sym 30841 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[5]
.sym 30842 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30844 scanline[6]
.sym 30845 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[6]
.sym 30846 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30848 rst_SB_LUT4_I3_2_I2[0]
.sym 30849 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[7]
.sym 30850 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30852 scanline[8]
.sym 30853 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_O_I3[8]
.sym 30856 sync_gen.scanline_SB_DFFR_Q_5_D_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 30857 scanline[0]
.sym 30870 sync_gen.scanline_SB_DFFR_Q_8_D[1]
.sym 30974 mem.mem.0.2.0_RCLKE
.sym 31299 scanline[2]
.sym 31303 scanline[3]
.sym 31307 scanline[4]
.sym 31308 $PACKER_VCC_NET
.sym 31311 scanline[5]
.sym 31315 scanline[6]
.sym 31319 rst_SB_LUT4_I3_2_I2[0]
.sym 31323 scanline[8]
.sym 31327 vga_vs_SB_LUT4_O_I1[0]
.sym 31328 vga_vs_SB_LUT4_O_I1[1]
.sym 31329 vga_vs_SB_LUT4_O_I1[2]
.sym 31330 sync_gen.scanline_SB_DFFR_Q_5_D[0]
.sym 31338 sync_gen.scanline_SB_DFFR_Q_4_D[0]
.sym 31342 sync_gen.scanline_SB_DFFR_Q_8_D[2]
.sym 31346 sync_gen.scanline_SB_DFFR_Q_8_D[0]
.sym 31351 sync_gen.scanline_SB_DFFR_Q_8_D[0]
.sym 31352 sync_gen.scanline_SB_DFFR_Q_8_D[1]
.sym 31353 sync_gen.scanline_SB_DFFR_Q_8_D[2]
.sym 31358 sync_gen.scanline_SB_DFFR_Q_4_D[1]
.sym 31362 mem.mem.0.0.0_RDATA[21]
.sym 31363 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 31364 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 31365 mem.mem.0.0.0_RDATA[9]
.sym 31380 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 31381 mem.mem.0.0.0_RDATA[22]
.sym 31382 mem.mem.0.0.0_RDATA[20]
.sym 31383 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 31384 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 31385 mem.mem.0.0.0_RDATA[8]
.sym 31474 mem.mem.0.5.0_RCLKE
.sym 31482 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 31483 mem.mem.1.0.0_RDATA[11]
.sym 31484 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31485 mem.mem.1.0.0_RDATA[3]
.sym 31494 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 31495 mem.mem.1.0.0_RDATA[22]
.sym 31496 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 31497 mem.mem.1.0.0_RDATA[10]
.sym 31502 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 31503 mem.mem.1.0.0_RDATA[21]
.sym 31504 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[2]
.sym 31505 mem.mem.1.0.0_RDATA[9]
.sym 31566 mem.mem.0.5.0_RCLKE_SB_DFF_D_Q[5]
.sym 31567 mem.mem.1.0.0_RDATA[20]
.sym 31568 mem.clk_read_data_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 31569 mem.mem.1.0.0_RDATA[0]
