set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {DLD_LAB4_Quartus.vo DLD_LAB4_Quartus_v.sdo}}
	{{"Fast Model"} {DLD_LAB4_Quartus_fast.vo DLD_LAB4_Quartus_v_fast.sdo}}
}
