
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003760                       # Number of seconds simulated
sim_ticks                                  3759568584                       # Number of ticks simulated
final_tick                               530725931769                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 362104                       # Simulator instruction rate (inst/s)
host_op_rate                                   457770                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 337067                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928356                       # Number of bytes of host memory used
host_seconds                                 11153.76                       # Real time elapsed on the host
sim_insts                                  4038823880                       # Number of instructions simulated
sim_ops                                    5105854301                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       258176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        69248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        64384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       139136                       # Number of bytes read from this memory
system.physmem.bytes_read::total               538368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       239488                       # Number of bytes written to this memory
system.physmem.bytes_written::total            239488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2017                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          541                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1087                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4206                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1871                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1871                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       476650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     68671709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       510697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18419135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       544743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17125369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       442604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37008502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143199409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       476650                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       510697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       544743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       442604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1974695                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63700926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63700926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63700926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       476650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     68671709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       510697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18419135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       544743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17125369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       442604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37008502                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              206900335                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9015753                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123892                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2538672                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215053                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1314652                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1215485                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          329413                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9242                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3135726                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17311935                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123892                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1544898                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3806202                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1149171                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        788449                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1535541                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92574                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8659795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.470101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.294303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4853593     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335630      3.88%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269963      3.12%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654044      7.55%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176768      2.04%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229405      2.65%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165799      1.91%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92756      1.07%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881837     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8659795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.346493                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.920187                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3281589                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       769370                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3659375                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24574                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        924885                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533709                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4599                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20691604                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9885                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        924885                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3522574                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         163635                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       253133                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3437289                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       358277                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19951766                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2923                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        149234                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          304                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27935394                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93130483                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93130483                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10866084                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4120                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2347                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           980585                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1862505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15086                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       303072                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18856847                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3981                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14961391                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30930                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6546243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19991296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          677                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8659795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.883586                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3112250     35.94%     35.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1833630     21.17%     57.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195460     13.80%     70.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       886772     10.24%     81.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       763342      8.81%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394100      4.55%     94.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338930      3.91%     98.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63411      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71900      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8659795                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87818     71.41%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17512     14.24%     85.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17642     14.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12464820     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212769      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1486886      9.94%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       795263      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14961391                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.659472                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122972                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008219                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38736475                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25407142                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14575836                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15084363                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56292                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739147                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       243885                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        924885                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          79067                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8362                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18860828                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42596                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1862505                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946500                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2329                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127972                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249274                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14720249                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393927                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241138                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2167958                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076215                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            774031                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.632725                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14585668                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14575836                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9490700                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26798551                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.616708                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354150                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6580260                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215177                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7734910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.587703                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.127825                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3107500     40.17%     40.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2099817     27.15%     67.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       854212     11.04%     78.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479767      6.20%     84.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391523      5.06%     89.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       158553      2.05%     91.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189646      2.45%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94671      1.22%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       359221      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7734910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       359221                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26236689                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38647487                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 355958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.901575                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.901575                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.109170                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.109170                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66218344                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20149235                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19092926                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9015753                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3295698                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2689588                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       221063                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1389287                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1284767                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          354214                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9854                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3294667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18118992                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3295698                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1638981                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              4020194                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1174080                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        557829                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1623859                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8822997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4802803     54.44%     54.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          266217      3.02%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          495363      5.61%     63.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          493881      5.60%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          305834      3.47%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          243534      2.76%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153695      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          143163      1.62%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1918507     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8822997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365549                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009704                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3436285                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       551393                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3861638                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23595                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        950082                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       554993                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21730095                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1351                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        950082                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3685718                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105362                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       103826                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3631007                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       346998                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20952186                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        143997                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       106259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29427991                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97752196                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97752196                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18141806                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11286180                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3706                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1788                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           969122                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1938253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       988766                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12556                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       369956                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19736548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3576                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15705189                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31594                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6700174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20497159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8822997                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780029                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896058                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3023339     34.27%     34.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1909946     21.65%     55.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1281218     14.52%     70.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       829326      9.40%     79.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       869479      9.85%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       422797      4.79%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333191      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        75826      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        77875      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8822997                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          98303     72.72%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18580     13.74%     86.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18299     13.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13136282     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210729      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1787      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1522047      9.69%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       834344      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15705189                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.741972                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             135182                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40400151                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26440340                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15344130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15840371                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48551                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       755272                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239331                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        950082                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          54705                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9405                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19740124                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46042                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1938253                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       988766                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1788                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7387                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       137799                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       261025                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15496435                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1452000                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       208754                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2267618                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2196627                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            815618                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718818                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15348996                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15344130                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9780765                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28059119                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701924                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348577                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10566549                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13011025                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6729114                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       223520                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7872914                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652631                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147439                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2988868     37.96%     37.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2204486     28.00%     65.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       915529     11.63%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       456963      5.80%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       456052      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       185131      2.35%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       186287      2.37%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99777      1.27%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379821      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7872914                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10566549                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13011025                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1932416                       # Number of memory references committed
system.switch_cpus1.commit.loads              1182981                       # Number of loads committed
system.switch_cpus1.commit.membars               1788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1878142                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11721920                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       268420                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379821                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27233232                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40431024                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 192756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10566549                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13011025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10566549                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853235                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853235                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172010                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172010                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69615594                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21316642                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19966295                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3576                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9015753                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3362954                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2747438                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       225338                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1420077                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1322258                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346900                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9965                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3477078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18268951                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3362954                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1669158                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3960471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1173319                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        602236                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1693774                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        88599                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8985940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.513717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.332374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5025469     55.93%     55.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          325968      3.63%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          487744      5.43%     64.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          336003      3.74%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          236003      2.63%     71.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          229497      2.55%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          139565      1.55%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          295772      3.29%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1909919     21.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8985940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373009                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026337                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3575334                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       627538                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3781420                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        55719                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        945928                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       563028                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21879602                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1163                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        945928                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3779102                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52189                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       283461                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3629354                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       295902                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21220032                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        122950                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       101104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29770894                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     98776136                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     98776136                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18292994                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11477897                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1825                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           883259                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1948139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       992072                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12031                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       402626                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19766888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3643                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15772390                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31122                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6605666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20243474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8985940                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.755230                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908044                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3265096     36.34%     36.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1745821     19.43%     55.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1344440     14.96%     70.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       861034      9.58%     80.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       840070      9.35%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       415341      4.62%     94.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       364419      4.06%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66664      0.74%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        83055      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8985940                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85958     71.82%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17017     14.22%     86.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16708     13.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13197725     83.68%     83.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       199134      1.26%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1817      0.01%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1551791      9.84%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       821923      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15772390                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.749426                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119683                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007588                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40681525                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26376246                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15337302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15892073                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        50036                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       759401                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          710                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       236025                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        945928                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26950                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5167                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19770535                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        76341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1948139                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       992072                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1825                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       259819                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15484278                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1449522                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       288112                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2253909                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2199658                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            804387                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.717469                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15344002                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15337302                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9940021                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28245893                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.701167                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351910                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10636248                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13110701                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6659854                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       226964                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8040012                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.630682                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167244                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3134181     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2273523     28.28%     67.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       856223     10.65%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       481109      5.98%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       412467      5.13%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       184348      2.29%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178185      2.22%     93.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       119121      1.48%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       400855      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8040012                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10636248                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13110701                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1944785                       # Number of memory references committed
system.switch_cpus2.commit.loads              1188738                       # Number of loads committed
system.switch_cpus2.commit.membars               1818                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1902138                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11803071                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       271161                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       400855                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27409712                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40487677                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10636248                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13110701                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10636248                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847644                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847644                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.179740                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.179740                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69544838                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21341997                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20104159                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3636                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9015753                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3206173                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2611052                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215821                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1367616                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1261451                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330444                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9696                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3545095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17523247                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3206173                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1591895                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3680887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1105987                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        623322                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1732894                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        86776                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8735862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.471430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5054975     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          198188      2.27%     60.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          257921      2.95%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          390194      4.47%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          377699      4.32%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          286599      3.28%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          172089      1.97%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          256444      2.94%     80.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1741753     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8735862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.355619                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.943625                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3662450                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       611737                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3547312                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        28046                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        886315                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       540783                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20965791                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1180                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        886315                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3858179                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         113930                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       214258                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3375070                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       288103                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20351421                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           75                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        124558                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        90410                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28361759                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94786558                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94786558                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17572786                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10788888                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4255                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2392                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           816219                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1887622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       997721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19662                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       382100                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18906763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4057                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15204757                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28707                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6181776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18812141                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8735862                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740499                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892632                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3074980     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1907998     21.84%     57.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1247513     14.28%     71.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       833426      9.54%     80.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       778906      8.92%     89.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       417118      4.77%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       307414      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        92299      1.06%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76208      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8735862                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          74820     69.49%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15325     14.23%     83.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17520     16.27%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12653221     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       214639      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1716      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1502625      9.88%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       832556      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15204757                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.686466                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             107665                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007081                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39281746                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25092685                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14777491                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15312422                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51453                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       727354                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       253820                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           53                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        886315                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          69013                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10460                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18910825                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       130252                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1887622                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       997721                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2341                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121863                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       253500                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14913454                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1414386                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       291301                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2229288                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2087039                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            814902                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.654155                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14781662                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14777491                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9492533                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26656903                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.639075                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356100                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10293126                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12651003                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6259841                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       219145                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7849547                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611686                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142859                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3068572     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2238302     28.52%     67.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       821849     10.47%     78.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       470937      6.00%     84.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       393840      5.02%     89.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       202941      2.59%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188136      2.40%     94.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        82449      1.05%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       382521      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7849547                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10293126                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12651003                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1904156                       # Number of memory references committed
system.switch_cpus3.commit.loads              1160264                       # Number of loads committed
system.switch_cpus3.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1814318                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11403363                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258152                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       382521                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26377870                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38708528                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 279891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10293126                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12651003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10293126                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.875900                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.875900                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.141682                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.141682                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67117518                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20411808                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19358696                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3432                       # number of misc regfile writes
system.l20.replacements                          2031                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          672224                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10223                       # Sample count of references to valid blocks.
system.l20.avg_refs                         65.756040                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          206.144562                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.420088                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   963.053599                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7009.381751                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025164                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001638                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.117560                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.855637                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5223                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5223                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1946                       # number of Writeback hits
system.l20.Writeback_hits::total                 1946                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5223                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5223                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5223                       # number of overall hits
system.l20.overall_hits::total                   5223                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2017                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2031                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2031                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.l20.overall_misses::total                 2031                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2110752                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    323040509                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      325151261                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2110752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    323040509                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       325151261                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2110752                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    323040509                       # number of overall miss cycles
system.l20.overall_miss_latency::total      325151261                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7240                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7254                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1946                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1946                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7240                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7254                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7240                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7254                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278591                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279983                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278591                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279983                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278591                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279983                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       150768                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160158.903818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160094.170852                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       150768                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160158.903818                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160094.170852                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       150768                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160158.903818                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160094.170852                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 425                       # number of writebacks
system.l20.writebacks::total                      425                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2017                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2031                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2017                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2031                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2017                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2031                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1950351                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    300062985                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    302013336                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1950351                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    300062985                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    302013336                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1950351                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    300062985                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    302013336                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278591                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279983                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278591                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279983                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278591                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279983                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139310.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148766.973228                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148701.790251                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139310.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148766.973228                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148701.790251                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139310.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148766.973228                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148701.790251                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           556                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          318560                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8748                       # Sample count of references to valid blocks.
system.l21.avg_refs                         36.415181                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 270                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.970515                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   253.057794                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7653.971691                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032959                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001827                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030891                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.934323                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3535                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3535                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1080                       # number of Writeback hits
system.l21.Writeback_hits::total                 1080                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3535                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3535                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3535                       # number of overall hits
system.l21.overall_hits::total                   3535                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          541                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  556                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          541                       # number of demand (read+write) misses
system.l21.demand_misses::total                   556                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          541                       # number of overall misses
system.l21.overall_misses::total                  556                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2254737                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     85492634                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       87747371                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2254737                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     85492634                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        87747371                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2254737                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     85492634                       # number of overall miss cycles
system.l21.overall_miss_latency::total       87747371                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4076                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4091                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1080                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1080                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4076                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4091                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4076                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4091                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.132728                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.135908                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.132728                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.135908                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.132728                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.135908                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 150315.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 158027.049908                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 157819.012590                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 150315.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 158027.049908                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 157819.012590                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 150315.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 158027.049908                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 157819.012590                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 363                       # number of writebacks
system.l21.writebacks::total                      363                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          541                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             556                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          541                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              556                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          541                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             556                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2078189                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     79101240                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     81179429                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2078189                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     79101240                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     81179429                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2078189                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     79101240                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     81179429                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132728                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.135908                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.132728                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.135908                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.132728                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.135908                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138545.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146213.012939                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 146006.167266                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 138545.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 146213.012939                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 146006.167266                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 138545.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 146213.012939                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 146006.167266                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           519                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          280306                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8711                       # Sample count of references to valid blocks.
system.l22.avg_refs                         32.178395                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          391.766723                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.962365                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   254.609610                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7529.661303                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.047823                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001949                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.031080                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.919148                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3072                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3072                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1009                       # number of Writeback hits
system.l22.Writeback_hits::total                 1009                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3072                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3072                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3072                       # number of overall hits
system.l22.overall_hits::total                   3072                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          503                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  519                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          503                       # number of demand (read+write) misses
system.l22.demand_misses::total                   519                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          503                       # number of overall misses
system.l22.overall_misses::total                  519                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3440040                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     75240648                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       78680688                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3440040                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     75240648                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        78680688                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3440040                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     75240648                       # number of overall miss cycles
system.l22.overall_miss_latency::total       78680688                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3575                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3591                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1009                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1009                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3575                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3591                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3575                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3591                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.140699                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.144528                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.140699                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.144528                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.140699                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.144528                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 215002.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 149583.793241                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 151600.554913                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 215002.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 149583.793241                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 151600.554913                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 215002.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 149583.793241                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 151600.554913                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 354                       # number of writebacks
system.l22.writebacks::total                      354                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          503                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             519                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          503                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              519                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          503                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             519                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3257817                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     69513036                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     72770853                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3257817                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     69513036                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     72770853                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3257817                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     69513036                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     72770853                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.140699                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.144528                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.140699                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.144528                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.140699                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.144528                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203613.562500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138196.890656                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 140213.589595                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 203613.562500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 138196.890656                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 140213.589595                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 203613.562500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 138196.890656                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 140213.589595                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1100                       # number of replacements
system.l23.tagsinuse                      8191.926184                       # Cycle average of tags in use
system.l23.total_refs                          495606                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9292                       # Sample count of references to valid blocks.
system.l23.avg_refs                         53.336849                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          542.440150                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.966239                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   544.245804                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7092.273990                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.066216                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001583                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.066436                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.865756                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4448                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4448                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2609                       # number of Writeback hits
system.l23.Writeback_hits::total                 2609                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4448                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4448                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4448                       # number of overall hits
system.l23.overall_hits::total                   4448                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1086                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1099                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1087                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1100                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1087                       # number of overall misses
system.l23.overall_misses::total                 1100                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1940472                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    156706794                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      158647266                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        84949                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        84949                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1940472                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    156791743                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       158732215                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1940472                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    156791743                       # number of overall miss cycles
system.l23.overall_miss_latency::total      158732215                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5534                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5547                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2609                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2609                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5535                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5548                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5535                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5548                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.196241                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.198125                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.196387                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.198270                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.196387                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.198270                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 149267.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 144297.232044                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 144356.020018                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        84949                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        84949                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 149267.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 144242.633855                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 144302.013636                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 149267.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 144242.633855                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 144302.013636                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 729                       # number of writebacks
system.l23.writebacks::total                      729                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1086                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1099                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1087                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1100                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1087                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1100                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1792789                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    144280082                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    146072871                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        72810                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        72810                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1792789                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    144352892                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    146145681                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1792789                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    144352892                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    146145681                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.196241                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.198125                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.196387                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.198270                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.196387                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.198270                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 137906.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 132854.587477                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 132914.350318                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        72810                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        72810                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 137906.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 132799.348666                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 132859.710000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 137906.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 132799.348666                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 132859.710000                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.961464                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001543141                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015177.346076                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.961464                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022374                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796413                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1535524                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1535524                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1535524                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1535524                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1535524                       # number of overall hits
system.cpu0.icache.overall_hits::total        1535524                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2362467                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2362467                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2362467                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2362467                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2362467                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2362467                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1535541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1535541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1535541                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1535541                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1535541                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1535541                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 138968.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 138968.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 138968.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 138968.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 138968.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 138968.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2124752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2124752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2124752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2124752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2124752                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2124752                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       151768                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       151768                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       151768                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       151768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       151768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       151768                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7240                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164722290                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7496                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21974.691836                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.408309                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.591691                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872689                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127311                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1058600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1058600                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2244                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2244                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757910                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757910                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757910                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757910                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16183                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16183                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16183                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16183                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16183                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1104233011                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1104233011                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1104233011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1104233011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1104233011                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1104233011                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1074783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1074783                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1774093                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1774093                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1774093                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1774093                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015057                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009122                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 68234.135265                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68234.135265                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 68234.135265                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68234.135265                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 68234.135265                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68234.135265                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1946                       # number of writebacks
system.cpu0.dcache.writebacks::total             1946                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8943                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8943                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8943                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8943                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7240                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7240                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7240                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7240                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7240                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7240                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    364918065                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    364918065                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    364918065                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    364918065                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    364918065                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    364918065                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006736                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50403.047652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50403.047652                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 50403.047652                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 50403.047652                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 50403.047652                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 50403.047652                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.970468                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999524149                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154146.872845                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.970468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023991                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743542                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1623840                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1623840                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1623840                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1623840                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1623840                       # number of overall hits
system.cpu1.icache.overall_hits::total        1623840                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3104821                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3104821                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3104821                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3104821                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3104821                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3104821                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1623859                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1623859                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1623859                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1623859                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1623859                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1623859                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163411.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163411.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163411.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163411.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163411.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163411.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2269737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2269737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2269737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2269737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2269737                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2269737                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151315.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 151315.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 151315.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 151315.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 151315.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 151315.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4076                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153186562                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4332                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35361.625577                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.012764                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.987236                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863331                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136669                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1109368                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1109368                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       745920                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        745920                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1788                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1788                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1855288                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1855288                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1855288                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1855288                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10528                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10528                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10528                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10528                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10528                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10528                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    563893181                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    563893181                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    563893181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    563893181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    563893181                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    563893181                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1119896                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1119896                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       745920                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       745920                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1788                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1865816                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1865816                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1865816                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1865816                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009401                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009401                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005643                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53561.282390                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53561.282390                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53561.282390                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53561.282390                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53561.282390                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53561.282390                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1080                       # number of writebacks
system.cpu1.dcache.writebacks::total             1080                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6452                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6452                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6452                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6452                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6452                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6452                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4076                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4076                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4076                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4076                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4076                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4076                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    108403838                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    108403838                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    108403838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    108403838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    108403838                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    108403838                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 26595.642296                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26595.642296                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26595.642296                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26595.642296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26595.642296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26595.642296                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962316                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1002990041                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2170974.114719                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962316                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1693755                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1693755                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1693755                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1693755                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1693755                       # number of overall hits
system.cpu2.icache.overall_hits::total        1693755                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5349499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5349499                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5349499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5349499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5349499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5349499                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1693774                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1693774                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1693774                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1693774                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1693774                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1693774                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 281552.578947                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 281552.578947                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 281552.578947                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 281552.578947                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 281552.578947                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 281552.578947                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3456334                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3456334                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3456334                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3456334                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3456334                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3456334                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 216020.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 216020.875000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 216020.875000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 216020.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 216020.875000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 216020.875000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3575                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148228500                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3831                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38691.855912                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.852103                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.147897                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.843172                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.156828                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1102928                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1102928                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       752412                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        752412                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1819                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1819                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1818                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1818                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1855340                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1855340                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1855340                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1855340                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7215                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7215                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7215                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7215                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7215                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7215                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    286059660                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    286059660                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    286059660                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    286059660                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    286059660                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    286059660                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1110143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1110143                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       752412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       752412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1818                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1818                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1862555                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1862555                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1862555                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1862555                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006499                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006499                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003874                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003874                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003874                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003874                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39647.908524                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39647.908524                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39647.908524                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39647.908524                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39647.908524                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39647.908524                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1009                       # number of writebacks
system.cpu2.dcache.writebacks::total             1009                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3640                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3640                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3640                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3640                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3640                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3640                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3575                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3575                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3575                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3575                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     99223394                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     99223394                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     99223394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     99223394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     99223394                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     99223394                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003220                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003220                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001919                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001919                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27754.795524                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27754.795524                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27754.795524                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27754.795524                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27754.795524                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27754.795524                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966200                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999887153                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015901.518145                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966200                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1732877                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1732877                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1732877                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1732877                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1732877                       # number of overall hits
system.cpu3.icache.overall_hits::total        1732877                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2449803                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2449803                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2449803                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2449803                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2449803                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2449803                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1732894                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1732894                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1732894                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1732894                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1732894                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1732894                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 144106.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 144106.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 144106.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 144106.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 144106.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 144106.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1953703                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1953703                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1953703                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1953703                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1953703                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1953703                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 150284.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 150284.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 150284.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 150284.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 150284.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 150284.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5535                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157506467                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5791                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27198.491970                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.220250                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.779750                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883673                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116327                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1076460                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1076460                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       739888                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        739888                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1801                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1801                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1716                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1816348                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1816348                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1816348                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1816348                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14044                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14044                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          456                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14500                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14500                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14500                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14500                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    816480658                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    816480658                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     49668925                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     49668925                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    866149583                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    866149583                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    866149583                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    866149583                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1090504                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1090504                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       740344                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       740344                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1830848                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1830848                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1830848                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1830848                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012878                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012878                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000616                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000616                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007920                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007920                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007920                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007920                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 58137.329678                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 58137.329678                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 108923.081140                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108923.081140                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 59734.454000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 59734.454000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 59734.454000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 59734.454000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       232132                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 77377.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2609                       # number of writebacks
system.cpu3.dcache.writebacks::total             2609                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8510                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8510                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          455                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8965                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8965                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8965                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8965                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5534                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5534                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5535                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5535                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5535                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5535                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    193985371                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    193985371                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        85949                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        85949                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    194071320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    194071320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    194071320                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    194071320                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005075                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005075                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003023                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003023                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003023                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003023                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 35053.373871                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35053.373871                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        85949                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        85949                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 35062.569106                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35062.569106                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35062.569106                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35062.569106                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
