Flow report for afu_default
Thu Sep 30 14:16:12 2021
Quartus Prime Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Parallel Compilation
  2. Legal Notice
  3. Flow Summary
  4. Legal Notice
  5. Flow Summary
  6. Flow Settings
  7. Flow Non-Default Global Settings
  8. Flow Elapsed Time
  9. Flow OS Summary
 10. Flow Log
 11. Flow Log



+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 80     ;
; Maximum allowed            ; 16     ;
; Maximum used               ; 16     ;
+----------------------------+--------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------------+
; Flow Summary                                                                           ;
+-----------------------------+----------------------------------------------------------+
; Flow Status                 ; Successful - Thu Sep 30 14:16:12 2021                    ;
; Quartus Prime Version       ; 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition ;
; Revision Name               ; afu_default                                              ;
; Top-level Entity Name       ; dcp_top                                                  ;
; Family                      ; Arria 10                                                 ;
; Device                      ; 10AX115N2F40E2LG                                         ;
; Timing Models               ; Final                                                    ;
; Logic utilization (in ALMs) ; 35,503 / 427,200 ( 8 % )                                 ;
; Total registers             ; 45430                                                    ;
; Total pins                  ; 310 / 826 ( 38 % )                                       ;
; Total virtual pins          ; 0                                                        ;
; Total block memory bits     ; 1,046,376 / 55,562,240 ( 2 % )                           ;
; Total DSP Blocks            ; 64 / 1,518 ( 4 % )                                       ;
; Total HSSI RX channels      ; 12 / 48 ( 25 % )                                         ;
; Total HSSI TX channels      ; 12 / 48 ( 25 % )                                         ;
; Total PLLs                  ; 25 / 112 ( 22 % )                                        ;
+-----------------------------+----------------------------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



++
; Flow Summary ;
+
+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/30/2021 14:00:04 ;
; Main task         ; Compilation         ;
; Revision Name     ; afu_default         ;
; Start date & time ; 09/30/2021 14:00:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; afu_default         ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                  ;
+----------------------------------------------+---------------------------------------------------------+---------------+-------------+------------+
; Assignment Name                              ; Value                                                   ; Default Value ; Entity Name ; Section Id ;
+----------------------------------------------+---------------------------------------------------------+---------------+-------------+------------+
; ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS      ; Off                                                     ; On            ; --          ; --         ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION           ; On                                                      ; Off           ; --          ; --         ;
; ALLOW_DSP_RETIMING                           ; On                                                      ; Off           ; --          ; --         ;
; ALLOW_RAM_RETIMING                           ; On                                                      ; Off           ; --          ; --         ;
; COMPILER_SIGNATURE_ID                        ; 250977683565872.163303560440845                         ; --            ; --          ; --         ;
; FITTER_EFFORT                                ; Standard Fit                                            ; Auto Fit      ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP                       ; 100                                                     ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                                                       ; --            ; --          ; --         ;
; MISC_FILE                                    ; ../../ccip_mmio/hw/afu.json                             ; --            ; --          ; --         ;
; MISC_FILE                                    ; ./platform/AFU_debug/SCJIO/SCJIO.cmp                    ; --            ; --          ; --         ;
; MISC_FILE                                    ; ./platform/AFU_debug/SCJIO/../SCJIO.qsys                ; --            ; --          ; --         ;
; MUX_RESTRUCTURE                              ; On                                                      ; Auto          ; --          ; --         ;
; OPTIMIZATION_MODE                            ; High Performance Effort                                 ; Balanced      ; --          ; --         ;
; OPTIMIZATION_TECHNIQUE                       ; Speed                                                   ; Balanced      ; --          ; --         ;
; PHYSICAL_SYNTHESIS                           ; On                                                      ; Off           ; --          ; --         ;
; PLACEMENT_EFFORT_MULTIPLIER                  ; 4.0                                                     ; 1.0           ; --          ; --         ;
; POWER_BOARD_THERMAL_MODEL                    ; None (CONSERVATIVE)                                     ; --            ; --          ; --         ;
; POWER_PRESET_COOLING_SOLUTION                ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                   ; --            ; --          ; --         ;
; PROGRAMMABLE_POWER_TECHNOLOGY_SETTING        ; Force All Tiles with Failing Timing Paths to High Speed ; Automatic     ; --          ; --         ;
; PROJECT_OUTPUT_DIRECTORY                     ; output_files                                            ; --            ; --          ; --         ;
; QII_AUTO_PACKED_REGISTERS                    ; Normal                                                  ; Auto          ; --          ; --         ;
; REVISION_TYPE                                ; PR_Impl                                                 ; --            ; --          ; --         ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ; On                                                      ; Auto          ; --          ; --         ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL             ; MAXIMUM                                                 ; Normal        ; --          ; --         ;
; SEARCH_PATH                                  ; /usr/share/opae/platform/platform_if/rtl                ; --            ; --          ; --         ;
; SEARCH_PATH                                  ; /usr/share/opae/platform/platform_if/rtl/device_if      ; --            ; --          ; --         ;
; SEARCH_PATH                                  ; ./platform                                              ; --            ; --          ; --         ;
; SEARCH_PATH                                  ; ./platform/AFU_debug                                    ; --            ; --          ; --         ;
; SEARCH_PATH                                  ; ../hw                                                   ; --            ; --          ; --         ;
; SLD_INFO                                     ; QSYS_NAME SCJIO HAS_SOPCINFO 1 GENERATION_ID 0          ; --            ; SCJIO       ; --         ;
; SOPCINFO_FILE                                ; ./platform/AFU_debug/SCJIO/SCJIO.sopcinfo               ; --            ; --          ; --         ;
; TOP_LEVEL_ENTITY                             ; dcp_top                                                 ; afu_default   ; --          ; --         ;
; USE_HIGH_SPEED_ADDER                         ; -- (Not supported for targeted family)                  ; Auto          ; --          ; --         ;
; VERILOG_INPUT_VERSION                        ; SystemVerilog_2005                                      ; Verilog_2001  ; --          ; --         ;
; VERILOG_MACRO                                ; INCLUDE_DDR4=<None>                                     ; --            ; --          ; --         ;
; VERILOG_MACRO                                ; INCLUDE_ETHERNET=<None>                                 ; --            ; --          ; --         ;
; VERILOG_MACRO                                ; PLATFORM_IF_AVAIL=1                                     ; --            ; --          ; --         ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES            ; Off                                                     ; --            ; --          ; --         ;
; ADD_PASS_THROUGH_LOGIC_TO_INFERRED_RAMS      ; Off                                                     ; On            ; --          ; --         ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION           ; On                                                      ; Off           ; --          ; --         ;
; ALLOW_DSP_RETIMING                           ; On                                                      ; Off           ; --          ; --         ;
; ALLOW_RAM_RETIMING                           ; On                                                      ; Off           ; --          ; --         ;
; COMPILER_SIGNATURE_ID                        ; 250977683565872.163303560440845                         ; --            ; --          ; --         ;
; FITTER_EFFORT                                ; Standard Fit                                            ; Auto Fit      ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP                       ; 100                                                     ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP                       ; 0                                                       ; --            ; --          ; --         ;
; MISC_FILE                                    ; ../../ccip_mmio/hw/afu.json                             ; --            ; --          ; --         ;
; MISC_FILE                                    ; ./platform/AFU_debug/SCJIO/SCJIO.cmp                    ; --            ; --          ; --         ;
; MISC_FILE                                    ; ./platform/AFU_debug/SCJIO/../SCJIO.qsys                ; --            ; --          ; --         ;
; MUX_RESTRUCTURE                              ; On                                                      ; Auto          ; --          ; --         ;
; OPTIMIZATION_MODE                            ; High Performance Effort                                 ; Balanced      ; --          ; --         ;
; OPTIMIZATION_TECHNIQUE                       ; Speed                                                   ; Balanced      ; --          ; --         ;
; PHYSICAL_SYNTHESIS                           ; On                                                      ; Off           ; --          ; --         ;
; PLACEMENT_EFFORT_MULTIPLIER                  ; 4.0                                                     ; 1.0           ; --          ; --         ;
; POWER_BOARD_THERMAL_MODEL                    ; None (CONSERVATIVE)                                     ; --            ; --          ; --         ;
; POWER_PRESET_COOLING_SOLUTION                ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                   ; --            ; --          ; --         ;
; PROGRAMMABLE_POWER_TECHNOLOGY_SETTING        ; Force All Tiles with Failing Timing Paths to High Speed ; Automatic     ; --          ; --         ;
; PROJECT_OUTPUT_DIRECTORY                     ; output_files                                            ; --            ; --          ; --         ;
; QII_AUTO_PACKED_REGISTERS                    ; Normal                                                  ; Auto          ; --          ; --         ;
; REVISION_TYPE                                ; PR_Impl                                                 ; --            ; --          ; --         ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION ; On                                                      ; Auto          ; --          ; --         ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL             ; MAXIMUM                                                 ; Normal        ; --          ; --         ;
; SEARCH_PATH                                  ; /usr/share/opae/platform/platform_if/rtl                ; --            ; --          ; --         ;
; SEARCH_PATH                                  ; /usr/share/opae/platform/platform_if/rtl/device_if      ; --            ; --          ; --         ;
; SEARCH_PATH                                  ; ./platform                                              ; --            ; --          ; --         ;
; SEARCH_PATH                                  ; ./platform/AFU_debug                                    ; --            ; --          ; --         ;
; SEARCH_PATH                                  ; ../hw                                                   ; --            ; --          ; --         ;
; SLD_INFO                                     ; QSYS_NAME SCJIO HAS_SOPCINFO 1 GENERATION_ID 0          ; --            ; SCJIO       ; --         ;
; SOPCINFO_FILE                                ; ./platform/AFU_debug/SCJIO/SCJIO.sopcinfo               ; --            ; --          ; --         ;
; TOP_LEVEL_ENTITY                             ; dcp_top                                                 ; afu_default   ; --          ; --         ;
; USE_HIGH_SPEED_ADDER                         ; -- (Not supported for targeted family)                  ; Auto          ; --          ; --         ;
; VERILOG_INPUT_VERSION                        ; SystemVerilog_2005                                      ; Verilog_2001  ; --          ; --         ;
; VERILOG_MACRO                                ; INCLUDE_DDR4=<None>                                     ; --            ; --          ; --         ;
; VERILOG_MACRO                                ; INCLUDE_ETHERNET=<None>                                 ; --            ; --          ; --         ;
; VERILOG_MACRO                                ; PLATFORM_IF_AVAIL=1                                     ; --            ; --          ; --         ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES            ; Off                                                     ; --            ; --          ; --         ;
+----------------------------------------------+---------------------------------------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------+
; Flow Elapsed Time                                                              ;
+-----------------+--------------+-------------------------+---------------------+
; Module Name     ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ;
+-----------------+--------------+-------------------------+---------------------+
; Synthesis       ; 00:00:37     ; 1.0                     ; 2829 MB             ;
; Fitter          ; 00:12:29     ; 1.4                     ; 10509 MB            ;
; Timing Analyzer ; 00:00:33     ; 2.1                     ; 6690 MB             ;
; Assembler       ; 00:02:15     ; 1.0                     ; 10560 MB            ;
; Total           ; 00:15:54     ; --                      ; --                  ;
+-----------------+--------------+-------------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+-----------------+------------------+----------------+------------+----------------+
; Module Name     ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+-----------------+------------------+----------------+------------+----------------+
; Synthesis       ; s005-n003        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Fitter          ; s005-n003        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Timing Analyzer ; s005-n003        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
; Assembler       ; s005-n003        ; Ubuntu 18.04.4 ; 18         ; x86_64         ;
+-----------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_syn --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_syn --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_fit --read_settings_files=on --write_settings_files=off dcp -c afu_default
quartus_sta dcp -c afu_default --mode=finalize
quartus_asm --read_settings_files=on --write_settings_files=off dcp -c afu_default



------------
; Flow Log ;
------------



