Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 76e83fab013a4e83b70df58d46f55318 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_uart6_kc705_behav xil_defaultlib.testbench_uart6_kc705 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
