
../repos/coreutils/src/mknod:     file format elf32-littlearm


Disassembly of section .init:

000114a0 <.init>:
   114a0:	push	{r3, lr}
   114a4:	bl	11964 <__assert_fail@plt+0x48>
   114a8:	pop	{r3, pc}

Disassembly of section .plt:

000114ac <fstatfs64@plt-0x14>:
   114ac:	push	{lr}		; (str lr, [sp, #-4]!)
   114b0:	ldr	lr, [pc, #4]	; 114bc <fstatfs64@plt-0x4>
   114b4:	add	lr, pc, lr
   114b8:	ldr	pc, [lr, #8]!
   114bc:	andeq	r0, r2, r4, asr #22

000114c0 <fstatfs64@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #32, 20	; 0x20000
   114c8:	ldr	pc, [ip, #2884]!	; 0xb44

000114cc <selabel_lookup@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #32, 20	; 0x20000
   114d4:	ldr	pc, [ip, #2876]!	; 0xb3c

000114d8 <calloc@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #32, 20	; 0x20000
   114e0:	ldr	pc, [ip, #2868]!	; 0xb34

000114e4 <fputs_unlocked@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #32, 20	; 0x20000
   114ec:	ldr	pc, [ip, #2860]!	; 0xb2c

000114f0 <raise@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #32, 20	; 0x20000
   114f8:	ldr	pc, [ip, #2852]!	; 0xb24

000114fc <is_selinux_enabled@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #32, 20	; 0x20000
   11504:	ldr	pc, [ip, #2844]!	; 0xb1c

00011508 <strcmp@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #32, 20	; 0x20000
   11510:	ldr	pc, [ip, #2836]!	; 0xb14

00011514 <gnu_dev_makedev@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #32, 20	; 0x20000
   1151c:	ldr	pc, [ip, #2828]!	; 0xb0c

00011520 <printf@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #32, 20	; 0x20000
   11528:	ldr	pc, [ip, #2820]!	; 0xb04

0001152c <context_type_get@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #32, 20	; 0x20000
   11534:	ldr	pc, [ip, #2812]!	; 0xafc

00011538 <fflush@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #32, 20	; 0x20000
   11540:	ldr	pc, [ip, #2804]!	; 0xaf4

00011544 <lsetfilecon@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #32, 20	; 0x20000
   1154c:	ldr	pc, [ip, #2796]!	; 0xaec

00011550 <memmove@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #32, 20	; 0x20000
   11558:	ldr	pc, [ip, #2788]!	; 0xae4

0001155c <free@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #32, 20	; 0x20000
   11564:	ldr	pc, [ip, #2780]!	; 0xadc

00011568 <faccessat@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #32, 20	; 0x20000
   11570:	ldr	pc, [ip, #2772]!	; 0xad4

00011574 <_exit@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #32, 20	; 0x20000
   1157c:	ldr	pc, [ip, #2764]!	; 0xacc

00011580 <memcpy@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #32, 20	; 0x20000
   11588:	ldr	pc, [ip, #2756]!	; 0xac4

0001158c <mbsinit@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #32, 20	; 0x20000
   11594:	ldr	pc, [ip, #2748]!	; 0xabc

00011598 <context_new@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #32, 20	; 0x20000
   115a0:	ldr	pc, [ip, #2740]!	; 0xab4

000115a4 <memcmp@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #32, 20	; 0x20000
   115ac:	ldr	pc, [ip, #2732]!	; 0xaac

000115b0 <fputc_unlocked@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #32, 20	; 0x20000
   115b8:	ldr	pc, [ip, #2724]!	; 0xaa4

000115bc <context_type_set@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #32, 20	; 0x20000
   115c4:	ldr	pc, [ip, #2716]!	; 0xa9c

000115c8 <realloc@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #32, 20	; 0x20000
   115d0:	ldr	pc, [ip, #2708]!	; 0xa94

000115d4 <fgetfilecon@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #32, 20	; 0x20000
   115dc:	ldr	pc, [ip, #2700]!	; 0xa8c

000115e0 <textdomain@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #32, 20	; 0x20000
   115e8:	ldr	pc, [ip, #2692]!	; 0xa84

000115ec <rawmemchr@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #32, 20	; 0x20000
   115f4:	ldr	pc, [ip, #2684]!	; 0xa7c

000115f8 <__fxstatat64@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #32, 20	; 0x20000
   11600:	ldr	pc, [ip, #2676]!	; 0xa74

00011604 <iswprint@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #32, 20	; 0x20000
   1160c:	ldr	pc, [ip, #2668]!	; 0xa6c

00011610 <__fxstat64@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #32, 20	; 0x20000
   11618:	ldr	pc, [ip, #2660]!	; 0xa64

0001161c <readlink@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #32, 20	; 0x20000
   11624:	ldr	pc, [ip, #2652]!	; 0xa5c

00011628 <fwrite@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #32, 20	; 0x20000
   11630:	ldr	pc, [ip, #2644]!	; 0xa54

00011634 <lseek64@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #32, 20	; 0x20000
   1163c:	ldr	pc, [ip, #2636]!	; 0xa4c

00011640 <__ctype_get_mb_cur_max@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #32, 20	; 0x20000
   11648:	ldr	pc, [ip, #2628]!	; 0xa44

0001164c <getcon@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #32, 20	; 0x20000
   11654:	ldr	pc, [ip, #2620]!	; 0xa3c

00011658 <__fpending@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #32, 20	; 0x20000
   11660:	ldr	pc, [ip, #2612]!	; 0xa34

00011664 <ferror_unlocked@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #32, 20	; 0x20000
   1166c:	ldr	pc, [ip, #2604]!	; 0xa2c

00011670 <mbrtowc@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #32, 20	; 0x20000
   11678:	ldr	pc, [ip, #2596]!	; 0xa24

0001167c <error@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #32, 20	; 0x20000
   11684:	ldr	pc, [ip, #2588]!	; 0xa1c

00011688 <open64@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #32, 20	; 0x20000
   11690:	ldr	pc, [ip, #2580]!	; 0xa14

00011694 <lgetfilecon@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #32, 20	; 0x20000
   1169c:	ldr	pc, [ip, #2572]!	; 0xa0c

000116a0 <malloc@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #32, 20	; 0x20000
   116a8:	ldr	pc, [ip, #2564]!	; 0xa04

000116ac <__libc_start_main@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #32, 20	; 0x20000
   116b4:	ldr	pc, [ip, #2556]!	; 0x9fc

000116b8 <__freading@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #32, 20	; 0x20000
   116c0:	ldr	pc, [ip, #2548]!	; 0x9f4

000116c4 <__gmon_start__@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #32, 20	; 0x20000
   116cc:	ldr	pc, [ip, #2540]!	; 0x9ec

000116d0 <context_free@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #32, 20	; 0x20000
   116d8:	ldr	pc, [ip, #2532]!	; 0x9e4

000116dc <mempcpy@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #32, 20	; 0x20000
   116e4:	ldr	pc, [ip, #2524]!	; 0x9dc

000116e8 <getopt_long@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #32, 20	; 0x20000
   116f0:	ldr	pc, [ip, #2516]!	; 0x9d4

000116f4 <__ctype_b_loc@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #32, 20	; 0x20000
   116fc:	ldr	pc, [ip, #2508]!	; 0x9cc

00011700 <getcwd@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #32, 20	; 0x20000
   11708:	ldr	pc, [ip, #2500]!	; 0x9c4

0001170c <exit@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #32, 20	; 0x20000
   11714:	ldr	pc, [ip, #2492]!	; 0x9bc

00011718 <gettext@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #32, 20	; 0x20000
   11720:	ldr	pc, [ip, #2484]!	; 0x9b4

00011724 <getfilecon@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #32, 20	; 0x20000
   1172c:	ldr	pc, [ip, #2476]!	; 0x9ac

00011730 <strlen@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #32, 20	; 0x20000
   11738:	ldr	pc, [ip, #2468]!	; 0x9a4

0001173c <selabel_open@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #32, 20	; 0x20000
   11744:	ldr	pc, [ip, #2460]!	; 0x99c

00011748 <strchr@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #32, 20	; 0x20000
   11750:	ldr	pc, [ip, #2452]!	; 0x994

00011754 <openat64@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #32, 20	; 0x20000
   1175c:	ldr	pc, [ip, #2444]!	; 0x98c

00011760 <setfscreatecon@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #32, 20	; 0x20000
   11768:	ldr	pc, [ip, #2436]!	; 0x984

0001176c <fprintf@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #32, 20	; 0x20000
   11774:	ldr	pc, [ip, #2428]!	; 0x97c

00011778 <__errno_location@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #32, 20	; 0x20000
   11780:	ldr	pc, [ip, #2420]!	; 0x974

00011784 <__cxa_atexit@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #32, 20	; 0x20000
   1178c:	ldr	pc, [ip, #2412]!	; 0x96c

00011790 <memset@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #32, 20	; 0x20000
   11798:	ldr	pc, [ip, #2404]!	; 0x964

0001179c <fileno@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #32, 20	; 0x20000
   117a4:	ldr	pc, [ip, #2396]!	; 0x95c

000117a8 <strtoumax@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #32, 20	; 0x20000
   117b0:	ldr	pc, [ip, #2388]!	; 0x954

000117b4 <fclose@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #32, 20	; 0x20000
   117bc:	ldr	pc, [ip, #2380]!	; 0x94c

000117c0 <fseeko64@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #32, 20	; 0x20000
   117c8:	ldr	pc, [ip, #2372]!	; 0x944

000117cc <fcntl64@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #32, 20	; 0x20000
   117d4:	ldr	pc, [ip, #2364]!	; 0x93c

000117d8 <setlocale@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #32, 20	; 0x20000
   117e0:	ldr	pc, [ip, #2356]!	; 0x934

000117e4 <fsetfilecon@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #32, 20	; 0x20000
   117ec:	ldr	pc, [ip, #2348]!	; 0x92c

000117f0 <strrchr@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #32, 20	; 0x20000
   117f8:	ldr	pc, [ip, #2340]!	; 0x924

000117fc <nl_langinfo@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #32, 20	; 0x20000
   11804:	ldr	pc, [ip, #2332]!	; 0x91c

00011808 <sprintf@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #32, 20	; 0x20000
   11810:	ldr	pc, [ip, #2324]!	; 0x914

00011814 <readdir64@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #32, 20	; 0x20000
   1181c:	ldr	pc, [ip, #2316]!	; 0x90c

00011820 <fdopendir@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #32, 20	; 0x20000
   11828:	ldr	pc, [ip, #2308]!	; 0x904

0001182c <security_compute_create@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #32, 20	; 0x20000
   11834:	ldr	pc, [ip, #2300]!	; 0x8fc

00011838 <dirfd@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #32, 20	; 0x20000
   11840:	ldr	pc, [ip, #2292]!	; 0x8f4

00011844 <fchdir@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #32, 20	; 0x20000
   1184c:	ldr	pc, [ip, #2284]!	; 0x8ec

00011850 <qsort@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #32, 20	; 0x20000
   11858:	ldr	pc, [ip, #2276]!	; 0x8e4

0001185c <freecon@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #32, 20	; 0x20000
   11864:	ldr	pc, [ip, #2268]!	; 0x8dc

00011868 <bindtextdomain@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #32, 20	; 0x20000
   11870:	ldr	pc, [ip, #2260]!	; 0x8d4

00011874 <getfscreatecon@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #32, 20	; 0x20000
   1187c:	ldr	pc, [ip, #2252]!	; 0x8cc

00011880 <umask@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #32, 20	; 0x20000
   11888:	ldr	pc, [ip, #2244]!	; 0x8c4

0001188c <context_str@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #32, 20	; 0x20000
   11894:	ldr	pc, [ip, #2236]!	; 0x8bc

00011898 <chmod@plt>:
   11898:	add	ip, pc, #0, 12
   1189c:	add	ip, ip, #32, 20	; 0x20000
   118a0:	ldr	pc, [ip, #2228]!	; 0x8b4

000118a4 <__xstat64@plt>:
   118a4:	add	ip, pc, #0, 12
   118a8:	add	ip, ip, #32, 20	; 0x20000
   118ac:	ldr	pc, [ip, #2220]!	; 0x8ac

000118b0 <__xmknod@plt>:
   118b0:	add	ip, pc, #0, 12
   118b4:	add	ip, ip, #32, 20	; 0x20000
   118b8:	ldr	pc, [ip, #2212]!	; 0x8a4

000118bc <strncmp@plt>:
   118bc:	add	ip, pc, #0, 12
   118c0:	add	ip, ip, #32, 20	; 0x20000
   118c4:	ldr	pc, [ip, #2204]!	; 0x89c

000118c8 <abort@plt>:
   118c8:	add	ip, pc, #0, 12
   118cc:	add	ip, ip, #32, 20	; 0x20000
   118d0:	ldr	pc, [ip, #2196]!	; 0x894

000118d4 <close@plt>:
   118d4:	add	ip, pc, #0, 12
   118d8:	add	ip, ip, #32, 20	; 0x20000
   118dc:	ldr	pc, [ip, #2188]!	; 0x88c

000118e0 <__lxstat64@plt>:
   118e0:	add	ip, pc, #0, 12
   118e4:	add	ip, ip, #32, 20	; 0x20000
   118e8:	ldr	pc, [ip, #2180]!	; 0x884

000118ec <mkfifo@plt>:
   118ec:	add	ip, pc, #0, 12
   118f0:	add	ip, ip, #32, 20	; 0x20000
   118f4:	ldr	pc, [ip, #2172]!	; 0x87c

000118f8 <mode_to_security_class@plt>:
   118f8:	add	ip, pc, #0, 12
   118fc:	add	ip, ip, #32, 20	; 0x20000
   11900:	ldr	pc, [ip, #2164]!	; 0x874

00011904 <closedir@plt>:
   11904:	add	ip, pc, #0, 12
   11908:	add	ip, ip, #32, 20	; 0x20000
   1190c:	ldr	pc, [ip, #2156]!	; 0x86c

00011910 <strspn@plt>:
   11910:	add	ip, pc, #0, 12
   11914:	add	ip, ip, #32, 20	; 0x20000
   11918:	ldr	pc, [ip, #2148]!	; 0x864

0001191c <__assert_fail@plt>:
   1191c:	add	ip, pc, #0, 12
   11920:	add	ip, ip, #32, 20	; 0x20000
   11924:	ldr	pc, [ip, #2140]!	; 0x85c

Disassembly of section .text:

00011928 <lchmod@@Base-0x7ef8>:
   11928:	mov	fp, #0
   1192c:	mov	lr, #0
   11930:	pop	{r1}		; (ldr r1, [sp], #4)
   11934:	mov	r2, sp
   11938:	push	{r2}		; (str r2, [sp, #-4]!)
   1193c:	push	{r0}		; (str r0, [sp, #-4]!)
   11940:	ldr	ip, [pc, #16]	; 11958 <__assert_fail@plt+0x3c>
   11944:	push	{ip}		; (str ip, [sp, #-4]!)
   11948:	ldr	r0, [pc, #12]	; 1195c <__assert_fail@plt+0x40>
   1194c:	ldr	r3, [pc, #12]	; 11960 <__assert_fail@plt+0x44>
   11950:	bl	116ac <__libc_start_main@plt>
   11954:	bl	118c8 <abort@plt>
   11958:	andeq	r0, r2, r0, ror #25
   1195c:	andeq	r1, r1, r8, lsr lr
   11960:	andeq	r0, r2, r0, lsl #25
   11964:	ldr	r3, [pc, #20]	; 11980 <__assert_fail@plt+0x64>
   11968:	ldr	r2, [pc, #20]	; 11984 <__assert_fail@plt+0x68>
   1196c:	add	r3, pc, r3
   11970:	ldr	r2, [r3, r2]
   11974:	cmp	r2, #0
   11978:	bxeq	lr
   1197c:	b	116c4 <__gmon_start__@plt>
   11980:	andeq	r0, r2, ip, lsl #13
   11984:	andeq	r0, r0, r4, lsl #3
   11988:	ldr	r0, [pc, #24]	; 119a8 <__assert_fail@plt+0x8c>
   1198c:	ldr	r3, [pc, #24]	; 119ac <__assert_fail@plt+0x90>
   11990:	cmp	r3, r0
   11994:	bxeq	lr
   11998:	ldr	r3, [pc, #16]	; 119b0 <__assert_fail@plt+0x94>
   1199c:	cmp	r3, #0
   119a0:	bxeq	lr
   119a4:	bx	r3
   119a8:	ldrdeq	r2, [r3], -r8
   119ac:	ldrdeq	r2, [r3], -r8
   119b0:	andeq	r0, r0, r0
   119b4:	ldr	r0, [pc, #36]	; 119e0 <__assert_fail@plt+0xc4>
   119b8:	ldr	r1, [pc, #36]	; 119e4 <__assert_fail@plt+0xc8>
   119bc:	sub	r1, r1, r0
   119c0:	asr	r1, r1, #2
   119c4:	add	r1, r1, r1, lsr #31
   119c8:	asrs	r1, r1, #1
   119cc:	bxeq	lr
   119d0:	ldr	r3, [pc, #16]	; 119e8 <__assert_fail@plt+0xcc>
   119d4:	cmp	r3, #0
   119d8:	bxeq	lr
   119dc:	bx	r3
   119e0:	ldrdeq	r2, [r3], -r8
   119e4:	ldrdeq	r2, [r3], -r8
   119e8:	andeq	r0, r0, r0
   119ec:	push	{r4, lr}
   119f0:	ldr	r4, [pc, #24]	; 11a10 <__assert_fail@plt+0xf4>
   119f4:	ldrb	r3, [r4]
   119f8:	cmp	r3, #0
   119fc:	popne	{r4, pc}
   11a00:	bl	11988 <__assert_fail@plt+0x6c>
   11a04:	mov	r3, #1
   11a08:	strb	r3, [r4]
   11a0c:	pop	{r4, pc}
   11a10:	strdeq	r2, [r3], -r4
   11a14:	b	119b4 <__assert_fail@plt+0x98>
   11a18:	str	fp, [sp, #-8]!
   11a1c:	str	lr, [sp, #4]
   11a20:	add	fp, sp, #4
   11a24:	movw	r0, #3464	; 0xd88
   11a28:	movt	r0, #2
   11a2c:	bl	11718 <gettext@plt>
   11a30:	mov	r2, r0
   11a34:	movw	r3, #8684	; 0x21ec
   11a38:	movt	r3, #3
   11a3c:	ldr	r3, [r3]
   11a40:	mov	r1, r3
   11a44:	mov	r0, r2
   11a48:	bl	114e4 <fputs_unlocked@plt>
   11a4c:	nop	{0}
   11a50:	sub	sp, fp, #4
   11a54:	ldr	fp, [sp]
   11a58:	add	sp, sp, #4
   11a5c:	pop	{pc}		; (ldr pc, [sp], #4)
   11a60:	str	fp, [sp, #-8]!
   11a64:	str	lr, [sp, #4]
   11a68:	add	fp, sp, #4
   11a6c:	sub	sp, sp, #80	; 0x50
   11a70:	str	r0, [fp, #-80]	; 0xffffffb0
   11a74:	movw	r2, #3912	; 0xf48
   11a78:	movt	r2, #2
   11a7c:	sub	r3, fp, #72	; 0x48
   11a80:	ldrd	r0, [r2]
   11a84:	strd	r0, [r3]
   11a88:	ldrd	r0, [r2, #8]
   11a8c:	strd	r0, [r3, #8]
   11a90:	ldrd	r0, [r2, #16]
   11a94:	strd	r0, [r3, #16]
   11a98:	ldrd	r0, [r2, #24]
   11a9c:	strd	r0, [r3, #24]
   11aa0:	ldrd	r0, [r2, #32]
   11aa4:	strd	r0, [r3, #32]
   11aa8:	ldrd	r0, [r2, #40]	; 0x28
   11aac:	strd	r0, [r3, #40]	; 0x28
   11ab0:	ldrd	r0, [r2, #48]	; 0x30
   11ab4:	strd	r0, [r3, #48]	; 0x30
   11ab8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   11abc:	str	r3, [fp, #-8]
   11ac0:	sub	r3, fp, #72	; 0x48
   11ac4:	str	r3, [fp, #-12]
   11ac8:	b	11ad8 <__assert_fail@plt+0x1bc>
   11acc:	ldr	r3, [fp, #-12]
   11ad0:	add	r3, r3, #8
   11ad4:	str	r3, [fp, #-12]
   11ad8:	ldr	r3, [fp, #-12]
   11adc:	ldr	r3, [r3]
   11ae0:	cmp	r3, #0
   11ae4:	beq	11b08 <__assert_fail@plt+0x1ec>
   11ae8:	ldr	r3, [fp, #-12]
   11aec:	ldr	r3, [r3]
   11af0:	mov	r1, r3
   11af4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   11af8:	bl	11508 <strcmp@plt>
   11afc:	mov	r3, r0
   11b00:	cmp	r3, #0
   11b04:	bne	11acc <__assert_fail@plt+0x1b0>
   11b08:	ldr	r3, [fp, #-12]
   11b0c:	ldr	r3, [r3, #4]
   11b10:	cmp	r3, #0
   11b14:	beq	11b24 <__assert_fail@plt+0x208>
   11b18:	ldr	r3, [fp, #-12]
   11b1c:	ldr	r3, [r3, #4]
   11b20:	str	r3, [fp, #-8]
   11b24:	movw	r0, #3540	; 0xdd4
   11b28:	movt	r0, #2
   11b2c:	bl	11718 <gettext@plt>
   11b30:	mov	r3, r0
   11b34:	movw	r2, #3564	; 0xdec
   11b38:	movt	r2, #2
   11b3c:	movw	r1, #3604	; 0xe14
   11b40:	movt	r1, #2
   11b44:	mov	r0, r3
   11b48:	bl	11520 <printf@plt>
   11b4c:	mov	r1, #0
   11b50:	mov	r0, #5
   11b54:	bl	117d8 <setlocale@plt>
   11b58:	str	r0, [fp, #-16]
   11b5c:	ldr	r3, [fp, #-16]
   11b60:	cmp	r3, #0
   11b64:	beq	11bb0 <__assert_fail@plt+0x294>
   11b68:	mov	r2, #3
   11b6c:	movw	r1, #3620	; 0xe24
   11b70:	movt	r1, #2
   11b74:	ldr	r0, [fp, #-16]
   11b78:	bl	118bc <strncmp@plt>
   11b7c:	mov	r3, r0
   11b80:	cmp	r3, #0
   11b84:	beq	11bb0 <__assert_fail@plt+0x294>
   11b88:	movw	r0, #3624	; 0xe28
   11b8c:	movt	r0, #2
   11b90:	bl	11718 <gettext@plt>
   11b94:	mov	r2, r0
   11b98:	movw	r3, #8684	; 0x21ec
   11b9c:	movt	r3, #3
   11ba0:	ldr	r3, [r3]
   11ba4:	mov	r1, r3
   11ba8:	mov	r0, r2
   11bac:	bl	114e4 <fputs_unlocked@plt>
   11bb0:	movw	r0, #3696	; 0xe70
   11bb4:	movt	r0, #2
   11bb8:	bl	11718 <gettext@plt>
   11bbc:	mov	r3, r0
   11bc0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   11bc4:	movw	r1, #3564	; 0xdec
   11bc8:	movt	r1, #2
   11bcc:	mov	r0, r3
   11bd0:	bl	11520 <printf@plt>
   11bd4:	movw	r0, #3724	; 0xe8c
   11bd8:	movt	r0, #2
   11bdc:	bl	11718 <gettext@plt>
   11be0:	ldr	r2, [fp, #-8]
   11be4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   11be8:	cmp	r2, r3
   11bec:	bne	11bfc <__assert_fail@plt+0x2e0>
   11bf0:	movw	r3, #3776	; 0xec0
   11bf4:	movt	r3, #2
   11bf8:	b	11c04 <__assert_fail@plt+0x2e8>
   11bfc:	movw	r3, #3788	; 0xecc
   11c00:	movt	r3, #2
   11c04:	mov	r2, r3
   11c08:	ldr	r1, [fp, #-8]
   11c0c:	bl	11520 <printf@plt>
   11c10:	nop	{0}
   11c14:	sub	sp, fp, #4
   11c18:	ldr	fp, [sp]
   11c1c:	add	sp, sp, #4
   11c20:	pop	{pc}		; (ldr pc, [sp], #4)
   11c24:	push	{fp}		; (str fp, [sp, #-4]!)
   11c28:	add	fp, sp, #0
   11c2c:	sub	sp, sp, #12
   11c30:	str	r0, [fp, #-8]
   11c34:	mvn	r3, #0
   11c38:	mov	r0, r3
   11c3c:	add	sp, fp, #0
   11c40:	pop	{fp}		; (ldr fp, [sp], #4)
   11c44:	bx	lr
   11c48:	push	{fp}		; (str fp, [sp, #-4]!)
   11c4c:	add	fp, sp, #0
   11c50:	mov	r3, #0
   11c54:	mov	r0, r3
   11c58:	add	sp, fp, #0
   11c5c:	pop	{fp}		; (ldr fp, [sp], #4)
   11c60:	bx	lr
   11c64:	str	r4, [sp, #-12]!
   11c68:	str	fp, [sp, #4]
   11c6c:	str	lr, [sp, #8]
   11c70:	add	fp, sp, #8
   11c74:	sub	sp, sp, #12
   11c78:	str	r0, [fp, #-16]
   11c7c:	ldr	r3, [fp, #-16]
   11c80:	cmp	r3, #0
   11c84:	beq	11cc0 <__assert_fail@plt+0x3a4>
   11c88:	movw	r3, #8680	; 0x21e8
   11c8c:	movt	r3, #3
   11c90:	ldr	r4, [r3]
   11c94:	movw	r0, #4080	; 0xff0
   11c98:	movt	r0, #2
   11c9c:	bl	11718 <gettext@plt>
   11ca0:	mov	r1, r0
   11ca4:	movw	r3, #8704	; 0x2200
   11ca8:	movt	r3, #3
   11cac:	ldr	r3, [r3]
   11cb0:	mov	r2, r3
   11cb4:	mov	r0, r4
   11cb8:	bl	1176c <fprintf@plt>
   11cbc:	b	11e30 <__assert_fail@plt+0x514>
   11cc0:	movw	r0, #4120	; 0x1018
   11cc4:	movt	r0, #2
   11cc8:	bl	11718 <gettext@plt>
   11ccc:	mov	r2, r0
   11cd0:	movw	r3, #8704	; 0x2200
   11cd4:	movt	r3, #3
   11cd8:	ldr	r3, [r3]
   11cdc:	mov	r1, r3
   11ce0:	mov	r0, r2
   11ce4:	bl	11520 <printf@plt>
   11ce8:	movw	r0, #4168	; 0x1048
   11cec:	movt	r0, #2
   11cf0:	bl	11718 <gettext@plt>
   11cf4:	mov	r2, r0
   11cf8:	movw	r3, #8684	; 0x21ec
   11cfc:	movt	r3, #3
   11d00:	ldr	r3, [r3]
   11d04:	mov	r1, r3
   11d08:	mov	r0, r2
   11d0c:	bl	114e4 <fputs_unlocked@plt>
   11d10:	bl	11a18 <__assert_fail@plt+0xfc>
   11d14:	movw	r0, #4220	; 0x107c
   11d18:	movt	r0, #2
   11d1c:	bl	11718 <gettext@plt>
   11d20:	mov	r2, r0
   11d24:	movw	r3, #8684	; 0x21ec
   11d28:	movt	r3, #3
   11d2c:	ldr	r3, [r3]
   11d30:	mov	r1, r3
   11d34:	mov	r0, r2
   11d38:	bl	114e4 <fputs_unlocked@plt>
   11d3c:	movw	r0, #4296	; 0x10c8
   11d40:	movt	r0, #2
   11d44:	bl	11718 <gettext@plt>
   11d48:	mov	r2, r0
   11d4c:	movw	r3, #8684	; 0x21ec
   11d50:	movt	r3, #3
   11d54:	ldr	r3, [r3]
   11d58:	mov	r1, r3
   11d5c:	mov	r0, r2
   11d60:	bl	114e4 <fputs_unlocked@plt>
   11d64:	movw	r0, #4504	; 0x1198
   11d68:	movt	r0, #2
   11d6c:	bl	11718 <gettext@plt>
   11d70:	mov	r2, r0
   11d74:	movw	r3, #8684	; 0x21ec
   11d78:	movt	r3, #3
   11d7c:	ldr	r3, [r3]
   11d80:	mov	r1, r3
   11d84:	mov	r0, r2
   11d88:	bl	114e4 <fputs_unlocked@plt>
   11d8c:	movw	r0, #4552	; 0x11c8
   11d90:	movt	r0, #2
   11d94:	bl	11718 <gettext@plt>
   11d98:	mov	r2, r0
   11d9c:	movw	r3, #8684	; 0x21ec
   11da0:	movt	r3, #3
   11da4:	ldr	r3, [r3]
   11da8:	mov	r1, r3
   11dac:	mov	r0, r2
   11db0:	bl	114e4 <fputs_unlocked@plt>
   11db4:	movw	r0, #4608	; 0x1200
   11db8:	movt	r0, #2
   11dbc:	bl	11718 <gettext@plt>
   11dc0:	mov	r2, r0
   11dc4:	movw	r3, #8684	; 0x21ec
   11dc8:	movt	r3, #3
   11dcc:	ldr	r3, [r3]
   11dd0:	mov	r1, r3
   11dd4:	mov	r0, r2
   11dd8:	bl	114e4 <fputs_unlocked@plt>
   11ddc:	movw	r0, #4872	; 0x1308
   11de0:	movt	r0, #2
   11de4:	bl	11718 <gettext@plt>
   11de8:	mov	r2, r0
   11dec:	movw	r3, #8684	; 0x21ec
   11df0:	movt	r3, #3
   11df4:	ldr	r3, [r3]
   11df8:	mov	r1, r3
   11dfc:	mov	r0, r2
   11e00:	bl	114e4 <fputs_unlocked@plt>
   11e04:	movw	r0, #5000	; 0x1388
   11e08:	movt	r0, #2
   11e0c:	bl	11718 <gettext@plt>
   11e10:	mov	r3, r0
   11e14:	movw	r1, #5192	; 0x1448
   11e18:	movt	r1, #2
   11e1c:	mov	r0, r3
   11e20:	bl	11520 <printf@plt>
   11e24:	movw	r0, #5192	; 0x1448
   11e28:	movt	r0, #2
   11e2c:	bl	11a60 <__assert_fail@plt+0x144>
   11e30:	ldr	r0, [fp, #-16]
   11e34:	bl	1170c <exit@plt>
   11e38:	strd	r4, [sp, #-16]!
   11e3c:	str	fp, [sp, #8]
   11e40:	str	lr, [sp, #12]
   11e44:	add	fp, sp, #12
   11e48:	sub	sp, sp, #88	; 0x58
   11e4c:	str	r0, [fp, #-88]	; 0xffffffa8
   11e50:	str	r1, [fp, #-92]	; 0xffffffa4
   11e54:	mov	r3, #0
   11e58:	str	r3, [fp, #-20]	; 0xffffffec
   11e5c:	mov	r3, #0
   11e60:	str	r3, [fp, #-28]	; 0xffffffe4
   11e64:	mov	r3, #0
   11e68:	str	r3, [fp, #-32]	; 0xffffffe0
   11e6c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   11e70:	ldr	r3, [r3]
   11e74:	mov	r0, r3
   11e78:	bl	1a474 <lchmod@@Base+0xc54>
   11e7c:	movw	r1, #3788	; 0xecc
   11e80:	movt	r1, #2
   11e84:	mov	r0, #6
   11e88:	bl	117d8 <setlocale@plt>
   11e8c:	movw	r1, #5200	; 0x1450
   11e90:	movt	r1, #2
   11e94:	movw	r0, #3812	; 0xee4
   11e98:	movt	r0, #2
   11e9c:	bl	11868 <bindtextdomain@plt>
   11ea0:	movw	r0, #3812	; 0xee4
   11ea4:	movt	r0, #2
   11ea8:	bl	115e0 <textdomain@plt>
   11eac:	movw	r0, #16172	; 0x3f2c
   11eb0:	movt	r0, #1
   11eb4:	bl	20ce4 <lchmod@@Base+0x74c4>
   11eb8:	b	12050 <__assert_fail@plt+0x734>
   11ebc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ec0:	cmn	r3, #2
   11ec4:	beq	11ff4 <__assert_fail@plt+0x6d8>
   11ec8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ecc:	cmn	r3, #2
   11ed0:	bgt	11ee4 <__assert_fail@plt+0x5c8>
   11ed4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ed8:	cmn	r3, #3
   11edc:	beq	11ffc <__assert_fail@plt+0x6e0>
   11ee0:	b	12048 <__assert_fail@plt+0x72c>
   11ee4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ee8:	cmp	r3, #90	; 0x5a
   11eec:	beq	11f10 <__assert_fail@plt+0x5f4>
   11ef0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ef4:	cmp	r3, #109	; 0x6d
   11ef8:	bne	12048 <__assert_fail@plt+0x72c>
   11efc:	movw	r3, #8688	; 0x21f0
   11f00:	movt	r3, #3
   11f04:	ldr	r3, [r3]
   11f08:	str	r3, [fp, #-20]	; 0xffffffec
   11f0c:	b	12050 <__assert_fail@plt+0x734>
   11f10:	bl	11c48 <__assert_fail@plt+0x32c>
   11f14:	mov	r3, r0
   11f18:	cmp	r3, #0
   11f1c:	beq	11f34 <__assert_fail@plt+0x618>
   11f20:	movw	r3, #8688	; 0x21f0
   11f24:	movt	r3, #3
   11f28:	ldr	r3, [r3]
   11f2c:	str	r3, [fp, #-28]	; 0xffffffe4
   11f30:	b	12050 <__assert_fail@plt+0x734>
   11f34:	bl	114fc <is_selinux_enabled@plt>
   11f38:	mov	r3, r0
   11f3c:	cmp	r3, #0
   11f40:	ble	11fbc <__assert_fail@plt+0x6a0>
   11f44:	movw	r3, #8688	; 0x21f0
   11f48:	movt	r3, #3
   11f4c:	ldr	r3, [r3]
   11f50:	cmp	r3, #0
   11f54:	beq	11f6c <__assert_fail@plt+0x650>
   11f58:	movw	r3, #8688	; 0x21f0
   11f5c:	movt	r3, #3
   11f60:	ldr	r3, [r3]
   11f64:	str	r3, [fp, #-28]	; 0xffffffe4
   11f68:	b	12050 <__assert_fail@plt+0x734>
   11f6c:	mov	r2, #0
   11f70:	mov	r1, #0
   11f74:	mov	r0, #0
   11f78:	bl	1173c <selabel_open@plt>
   11f7c:	str	r0, [fp, #-32]	; 0xffffffe0
   11f80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11f84:	cmp	r3, #0
   11f88:	bne	12050 <__assert_fail@plt+0x734>
   11f8c:	bl	11778 <__errno_location@plt>
   11f90:	mov	r3, r0
   11f94:	ldr	r4, [r3]
   11f98:	movw	r0, #5224	; 0x1468
   11f9c:	movt	r0, #2
   11fa0:	bl	11718 <gettext@plt>
   11fa4:	mov	r3, r0
   11fa8:	mov	r2, r3
   11fac:	mov	r1, r4
   11fb0:	mov	r0, #0
   11fb4:	bl	1167c <error@plt>
   11fb8:	b	12050 <__assert_fail@plt+0x734>
   11fbc:	movw	r3, #8688	; 0x21f0
   11fc0:	movt	r3, #3
   11fc4:	ldr	r3, [r3]
   11fc8:	cmp	r3, #0
   11fcc:	beq	12050 <__assert_fail@plt+0x734>
   11fd0:	movw	r0, #5252	; 0x1484
   11fd4:	movt	r0, #2
   11fd8:	bl	11718 <gettext@plt>
   11fdc:	mov	r3, r0
   11fe0:	mov	r2, r3
   11fe4:	mov	r1, #0
   11fe8:	mov	r0, #0
   11fec:	bl	1167c <error@plt>
   11ff0:	b	12050 <__assert_fail@plt+0x734>
   11ff4:	mov	r0, #0
   11ff8:	bl	11c64 <__assert_fail@plt+0x348>
   11ffc:	movw	r3, #8684	; 0x21ec
   12000:	movt	r3, #3
   12004:	ldr	r0, [r3]
   12008:	movw	r3, #8592	; 0x2190
   1200c:	movt	r3, #3
   12010:	ldr	r2, [r3]
   12014:	mov	r3, #0
   12018:	str	r3, [sp, #4]
   1201c:	movw	r3, #5328	; 0x14d0
   12020:	movt	r3, #2
   12024:	str	r3, [sp]
   12028:	mov	r3, r2
   1202c:	movw	r2, #3604	; 0xe14
   12030:	movt	r2, #2
   12034:	movw	r1, #5192	; 0x1448
   12038:	movt	r1, #2
   1203c:	bl	1da8c <lchmod@@Base+0x426c>
   12040:	mov	r0, #0
   12044:	bl	1170c <exit@plt>
   12048:	mov	r0, #1
   1204c:	bl	11c64 <__assert_fail@plt+0x348>
   12050:	mov	r3, #0
   12054:	str	r3, [sp]
   12058:	movw	r3, #4000	; 0xfa0
   1205c:	movt	r3, #2
   12060:	movw	r2, #5344	; 0x14e0
   12064:	movt	r2, #2
   12068:	ldr	r1, [fp, #-92]	; 0xffffffa4
   1206c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12070:	bl	116e8 <getopt_long@plt>
   12074:	str	r0, [fp, #-40]	; 0xffffffd8
   12078:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1207c:	cmn	r3, #1
   12080:	bne	11ebc <__assert_fail@plt+0x5a0>
   12084:	movw	r3, #438	; 0x1b6
   12088:	str	r3, [fp, #-16]
   1208c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12090:	cmp	r3, #0
   12094:	beq	12144 <__assert_fail@plt+0x828>
   12098:	ldr	r0, [fp, #-20]	; 0xffffffec
   1209c:	bl	19a30 <lchmod@@Base+0x210>
   120a0:	mov	r3, r0
   120a4:	str	r3, [fp, #-44]	; 0xffffffd4
   120a8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   120ac:	cmp	r3, #0
   120b0:	bne	120d4 <__assert_fail@plt+0x7b8>
   120b4:	movw	r0, #5348	; 0x14e4
   120b8:	movt	r0, #2
   120bc:	bl	11718 <gettext@plt>
   120c0:	mov	r3, r0
   120c4:	mov	r2, r3
   120c8:	mov	r1, #0
   120cc:	mov	r0, #1
   120d0:	bl	1167c <error@plt>
   120d4:	mov	r0, #0
   120d8:	bl	11880 <umask@plt>
   120dc:	str	r0, [fp, #-48]	; 0xffffffd0
   120e0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   120e4:	bl	11880 <umask@plt>
   120e8:	mov	r3, #0
   120ec:	str	r3, [sp]
   120f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   120f4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   120f8:	mov	r1, #0
   120fc:	ldr	r0, [fp, #-16]
   12100:	bl	1a098 <lchmod@@Base+0x878>
   12104:	str	r0, [fp, #-16]
   12108:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1210c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   12110:	ldr	r3, [fp, #-16]
   12114:	bic	r3, r3, #508	; 0x1fc
   12118:	bic	r3, r3, #3
   1211c:	cmp	r3, #0
   12120:	beq	12144 <__assert_fail@plt+0x828>
   12124:	movw	r0, #5364	; 0x14f4
   12128:	movt	r0, #2
   1212c:	bl	11718 <gettext@plt>
   12130:	mov	r3, r0
   12134:	mov	r2, r3
   12138:	mov	r1, #0
   1213c:	mov	r0, #1
   12140:	bl	1167c <error@plt>
   12144:	movw	r3, #8672	; 0x21e0
   12148:	movt	r3, #3
   1214c:	ldr	r3, [r3]
   12150:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12154:	cmp	r2, r3
   12158:	ble	121a4 <__assert_fail@plt+0x888>
   1215c:	movw	r3, #8672	; 0x21e0
   12160:	movt	r3, #3
   12164:	ldr	r3, [r3]
   12168:	add	r3, r3, #1
   1216c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12170:	cmp	r2, r3
   12174:	ble	121ac <__assert_fail@plt+0x890>
   12178:	movw	r3, #8672	; 0x21e0
   1217c:	movt	r3, #3
   12180:	ldr	r3, [r3]
   12184:	add	r3, r3, #1
   12188:	lsl	r3, r3, #2
   1218c:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12190:	add	r3, r2, r3
   12194:	ldr	r3, [r3]
   12198:	ldrb	r3, [r3]
   1219c:	cmp	r3, #112	; 0x70
   121a0:	bne	121ac <__assert_fail@plt+0x890>
   121a4:	mov	r3, #2
   121a8:	b	121b0 <__assert_fail@plt+0x894>
   121ac:	mov	r3, #4
   121b0:	str	r3, [fp, #-52]	; 0xffffffcc
   121b4:	movw	r3, #8672	; 0x21e0
   121b8:	movt	r3, #3
   121bc:	ldr	r3, [r3]
   121c0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   121c4:	sub	r3, r2, r3
   121c8:	mov	r2, r3
   121cc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   121d0:	cmp	r3, r2
   121d4:	bls	122b8 <__assert_fail@plt+0x99c>
   121d8:	movw	r3, #8672	; 0x21e0
   121dc:	movt	r3, #3
   121e0:	ldr	r3, [r3]
   121e4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   121e8:	cmp	r2, r3
   121ec:	bgt	12214 <__assert_fail@plt+0x8f8>
   121f0:	movw	r0, #5408	; 0x1520
   121f4:	movt	r0, #2
   121f8:	bl	11718 <gettext@plt>
   121fc:	mov	r3, r0
   12200:	mov	r2, r3
   12204:	mov	r1, #0
   12208:	mov	r0, #0
   1220c:	bl	1167c <error@plt>
   12210:	b	12258 <__assert_fail@plt+0x93c>
   12214:	movw	r0, #5424	; 0x1530
   12218:	movt	r0, #2
   1221c:	bl	11718 <gettext@plt>
   12220:	mov	r4, r0
   12224:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12228:	sub	r3, r3, #-1073741823	; 0xc0000001
   1222c:	lsl	r3, r3, #2
   12230:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12234:	add	r3, r2, r3
   12238:	ldr	r3, [r3]
   1223c:	mov	r0, r3
   12240:	bl	1cdd4 <lchmod@@Base+0x35b4>
   12244:	mov	r3, r0
   12248:	mov	r2, r4
   1224c:	mov	r1, #0
   12250:	mov	r0, #0
   12254:	bl	1167c <error@plt>
   12258:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1225c:	cmp	r3, #4
   12260:	bne	122b0 <__assert_fail@plt+0x994>
   12264:	movw	r3, #8672	; 0x21e0
   12268:	movt	r3, #3
   1226c:	ldr	r3, [r3]
   12270:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12274:	sub	r3, r2, r3
   12278:	cmp	r3, #2
   1227c:	bne	122b0 <__assert_fail@plt+0x994>
   12280:	movw	r3, #8680	; 0x21e8
   12284:	movt	r3, #3
   12288:	ldr	r4, [r3]
   1228c:	movw	r0, #5452	; 0x154c
   12290:	movt	r0, #2
   12294:	bl	11718 <gettext@plt>
   12298:	mov	r3, r0
   1229c:	mov	r2, r3
   122a0:	movw	r1, #5508	; 0x1584
   122a4:	movt	r1, #2
   122a8:	mov	r0, r4
   122ac:	bl	1176c <fprintf@plt>
   122b0:	mov	r0, #1
   122b4:	bl	11c64 <__assert_fail@plt+0x348>
   122b8:	movw	r3, #8672	; 0x21e0
   122bc:	movt	r3, #3
   122c0:	ldr	r3, [r3]
   122c4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   122c8:	sub	r3, r2, r3
   122cc:	mov	r2, r3
   122d0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   122d4:	cmp	r3, r2
   122d8:	bcs	12390 <__assert_fail@plt+0xa74>
   122dc:	movw	r0, #5512	; 0x1588
   122e0:	movt	r0, #2
   122e4:	bl	11718 <gettext@plt>
   122e8:	mov	r4, r0
   122ec:	movw	r3, #8672	; 0x21e0
   122f0:	movt	r3, #3
   122f4:	ldr	r3, [r3]
   122f8:	mov	r2, r3
   122fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12300:	add	r3, r2, r3
   12304:	lsl	r3, r3, #2
   12308:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1230c:	add	r3, r2, r3
   12310:	ldr	r3, [r3]
   12314:	mov	r0, r3
   12318:	bl	1cdd4 <lchmod@@Base+0x35b4>
   1231c:	mov	r3, r0
   12320:	mov	r2, r4
   12324:	mov	r1, #0
   12328:	mov	r0, #0
   1232c:	bl	1167c <error@plt>
   12330:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12334:	cmp	r3, #2
   12338:	bne	12388 <__assert_fail@plt+0xa6c>
   1233c:	movw	r3, #8672	; 0x21e0
   12340:	movt	r3, #3
   12344:	ldr	r3, [r3]
   12348:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1234c:	sub	r3, r2, r3
   12350:	cmp	r3, #4
   12354:	bne	12388 <__assert_fail@plt+0xa6c>
   12358:	movw	r3, #8680	; 0x21e8
   1235c:	movt	r3, #3
   12360:	ldr	r4, [r3]
   12364:	movw	r0, #5532	; 0x159c
   12368:	movt	r0, #2
   1236c:	bl	11718 <gettext@plt>
   12370:	mov	r3, r0
   12374:	mov	r2, r3
   12378:	movw	r1, #5508	; 0x1584
   1237c:	movt	r1, #2
   12380:	mov	r0, r4
   12384:	bl	1176c <fprintf@plt>
   12388:	mov	r0, #1
   1238c:	bl	11c64 <__assert_fail@plt+0x348>
   12390:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12394:	cmp	r3, #0
   12398:	beq	12414 <__assert_fail@plt+0xaf8>
   1239c:	mov	r3, #0
   123a0:	str	r3, [fp, #-36]	; 0xffffffdc
   123a4:	bl	11c48 <__assert_fail@plt+0x32c>
   123a8:	mov	r3, r0
   123ac:	cmp	r3, #0
   123b0:	beq	123c4 <__assert_fail@plt+0xaa8>
   123b4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   123b8:	bl	11c24 <__assert_fail@plt+0x308>
   123bc:	str	r0, [fp, #-36]	; 0xffffffdc
   123c0:	b	123d0 <__assert_fail@plt+0xab4>
   123c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   123c8:	bl	11760 <setfscreatecon@plt>
   123cc:	str	r0, [fp, #-36]	; 0xffffffdc
   123d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   123d4:	cmp	r3, #0
   123d8:	bge	12414 <__assert_fail@plt+0xaf8>
   123dc:	bl	11778 <__errno_location@plt>
   123e0:	mov	r3, r0
   123e4:	ldr	r4, [r3]
   123e8:	movw	r0, #5584	; 0x15d0
   123ec:	movt	r0, #2
   123f0:	bl	11718 <gettext@plt>
   123f4:	mov	r5, r0
   123f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   123fc:	bl	1cdd4 <lchmod@@Base+0x35b4>
   12400:	mov	r3, r0
   12404:	mov	r2, r5
   12408:	mov	r1, r4
   1240c:	mov	r0, #1
   12410:	bl	1167c <error@plt>
   12414:	movw	r3, #8672	; 0x21e0
   12418:	movt	r3, #3
   1241c:	ldr	r3, [r3]
   12420:	add	r3, r3, #1
   12424:	lsl	r3, r3, #2
   12428:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1242c:	add	r3, r2, r3
   12430:	ldr	r3, [r3]
   12434:	ldrb	r3, [r3]
   12438:	sub	r3, r3, #98	; 0x62
   1243c:	cmp	r3, #19
   12440:	ldrls	pc, [pc, r3, lsl #2]
   12444:	b	127cc <__assert_fail@plt+0xeb0>
   12448:	muleq	r1, r8, r4
   1244c:	andeq	r2, r1, r4, lsr #9
   12450:	andeq	r2, r1, ip, asr #15
   12454:	andeq	r2, r1, ip, asr #15
   12458:	andeq	r2, r1, ip, asr #15
   1245c:	andeq	r2, r1, ip, asr #15
   12460:	andeq	r2, r1, ip, asr #15
   12464:	andeq	r2, r1, ip, asr #15
   12468:	andeq	r2, r1, ip, asr #15
   1246c:	andeq	r2, r1, ip, asr #15
   12470:	andeq	r2, r1, ip, asr #15
   12474:	andeq	r2, r1, ip, asr #15
   12478:	andeq	r2, r1, ip, asr #15
   1247c:	andeq	r2, r1, ip, asr #15
   12480:	andeq	r2, r1, r0, lsl r7
   12484:	andeq	r2, r1, ip, asr #15
   12488:	andeq	r2, r1, ip, asr #15
   1248c:	andeq	r2, r1, ip, asr #15
   12490:	andeq	r2, r1, ip, asr #15
   12494:	andeq	r2, r1, r4, lsr #9
   12498:	mov	r3, #24576	; 0x6000
   1249c:	str	r3, [fp, #-24]	; 0xffffffe8
   124a0:	b	124b0 <__assert_fail@plt+0xb94>
   124a4:	mov	r3, #8192	; 0x2000
   124a8:	str	r3, [fp, #-24]	; 0xffffffe8
   124ac:	nop	{0}
   124b0:	movw	r3, #8672	; 0x21e0
   124b4:	movt	r3, #3
   124b8:	ldr	r3, [r3]
   124bc:	add	r3, r3, #2
   124c0:	lsl	r3, r3, #2
   124c4:	ldr	r2, [fp, #-92]	; 0xffffffa4
   124c8:	add	r3, r2, r3
   124cc:	ldr	r3, [r3]
   124d0:	str	r3, [fp, #-56]	; 0xffffffc8
   124d4:	movw	r3, #8672	; 0x21e0
   124d8:	movt	r3, #3
   124dc:	ldr	r3, [r3]
   124e0:	add	r3, r3, #3
   124e4:	lsl	r3, r3, #2
   124e8:	ldr	r2, [fp, #-92]	; 0xffffffa4
   124ec:	add	r3, r2, r3
   124f0:	ldr	r3, [r3]
   124f4:	str	r3, [fp, #-60]	; 0xffffffc4
   124f8:	sub	r2, fp, #76	; 0x4c
   124fc:	movw	r3, #3788	; 0xecc
   12500:	movt	r3, #2
   12504:	str	r3, [sp]
   12508:	mov	r3, r2
   1250c:	mov	r2, #0
   12510:	mov	r1, #0
   12514:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12518:	bl	1e83c <lchmod@@Base+0x501c>
   1251c:	mov	r3, r0
   12520:	cmp	r3, #0
   12524:	bne	12548 <__assert_fail@plt+0xc2c>
   12528:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   1252c:	mov	r3, r2
   12530:	mov	r0, r3
   12534:	mov	r1, #0
   12538:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   1253c:	cmp	r1, r3
   12540:	cmpeq	r0, r2
   12544:	beq	12574 <__assert_fail@plt+0xc58>
   12548:	movw	r0, #5636	; 0x1604
   1254c:	movt	r0, #2
   12550:	bl	11718 <gettext@plt>
   12554:	mov	r4, r0
   12558:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1255c:	bl	1cdd4 <lchmod@@Base+0x35b4>
   12560:	mov	r3, r0
   12564:	mov	r2, r4
   12568:	mov	r1, #0
   1256c:	mov	r0, #1
   12570:	bl	1167c <error@plt>
   12574:	sub	r2, fp, #84	; 0x54
   12578:	movw	r3, #3788	; 0xecc
   1257c:	movt	r3, #2
   12580:	str	r3, [sp]
   12584:	mov	r3, r2
   12588:	mov	r2, #0
   1258c:	mov	r1, #0
   12590:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12594:	bl	1e83c <lchmod@@Base+0x501c>
   12598:	mov	r3, r0
   1259c:	cmp	r3, #0
   125a0:	bne	125c4 <__assert_fail@plt+0xca8>
   125a4:	ldrd	r2, [fp, #-84]	; 0xffffffac
   125a8:	mov	r3, r2
   125ac:	mov	r0, r3
   125b0:	mov	r1, #0
   125b4:	ldrd	r2, [fp, #-84]	; 0xffffffac
   125b8:	cmp	r1, r3
   125bc:	cmpeq	r0, r2
   125c0:	beq	125f0 <__assert_fail@plt+0xcd4>
   125c4:	movw	r0, #5668	; 0x1624
   125c8:	movt	r0, #2
   125cc:	bl	11718 <gettext@plt>
   125d0:	mov	r4, r0
   125d4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   125d8:	bl	1cdd4 <lchmod@@Base+0x35b4>
   125dc:	mov	r3, r0
   125e0:	mov	r2, r4
   125e4:	mov	r1, #0
   125e8:	mov	r0, #1
   125ec:	bl	1167c <error@plt>
   125f0:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   125f4:	mov	r0, r2
   125f8:	ldrd	r2, [fp, #-84]	; 0xffffffac
   125fc:	mov	r3, r2
   12600:	mov	r1, r3
   12604:	bl	11514 <gnu_dev_makedev@plt>
   12608:	strd	r0, [fp, #-68]	; 0xffffffbc
   1260c:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   12610:	mvn	r0, #0
   12614:	mvn	r1, #0
   12618:	cmp	r3, r1
   1261c:	cmpeq	r2, r0
   12620:	bne	1264c <__assert_fail@plt+0xd30>
   12624:	movw	r0, #5700	; 0x1644
   12628:	movt	r0, #2
   1262c:	bl	11718 <gettext@plt>
   12630:	mov	r2, r0
   12634:	ldr	r3, [fp, #-60]	; 0xffffffc4
   12638:	str	r3, [sp]
   1263c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12640:	mov	r1, #0
   12644:	mov	r0, #1
   12648:	bl	1167c <error@plt>
   1264c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12650:	cmp	r3, #0
   12654:	beq	12684 <__assert_fail@plt+0xd68>
   12658:	movw	r3, #8672	; 0x21e0
   1265c:	movt	r3, #3
   12660:	ldr	r3, [r3]
   12664:	lsl	r3, r3, #2
   12668:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1266c:	add	r3, r2, r3
   12670:	ldr	r3, [r3]
   12674:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12678:	mov	r1, r3
   1267c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12680:	bl	12a10 <__assert_fail@plt+0x10f4>
   12684:	movw	r3, #8672	; 0x21e0
   12688:	movt	r3, #3
   1268c:	ldr	r3, [r3]
   12690:	lsl	r3, r3, #2
   12694:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12698:	add	r3, r2, r3
   1269c:	ldr	r0, [r3]
   126a0:	ldr	r2, [fp, #-16]
   126a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   126a8:	orr	r1, r2, r3
   126ac:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   126b0:	bl	20d54 <lchmod@@Base+0x7534>
   126b4:	mov	r3, r0
   126b8:	cmp	r3, #0
   126bc:	beq	12820 <__assert_fail@plt+0xf04>
   126c0:	bl	11778 <__errno_location@plt>
   126c4:	mov	r3, r0
   126c8:	ldr	r4, [r3]
   126cc:	movw	r3, #8672	; 0x21e0
   126d0:	movt	r3, #3
   126d4:	ldr	r3, [r3]
   126d8:	lsl	r3, r3, #2
   126dc:	ldr	r2, [fp, #-92]	; 0xffffffa4
   126e0:	add	r3, r2, r3
   126e4:	ldr	r3, [r3]
   126e8:	mov	r2, r3
   126ec:	mov	r1, #3
   126f0:	mov	r0, #0
   126f4:	bl	1cad8 <lchmod@@Base+0x32b8>
   126f8:	mov	r3, r0
   126fc:	movw	r2, #5724	; 0x165c
   12700:	movt	r2, #2
   12704:	mov	r1, r4
   12708:	mov	r0, #1
   1270c:	bl	1167c <error@plt>
   12710:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12714:	cmp	r3, #0
   12718:	beq	12748 <__assert_fail@plt+0xe2c>
   1271c:	movw	r3, #8672	; 0x21e0
   12720:	movt	r3, #3
   12724:	ldr	r3, [r3]
   12728:	lsl	r3, r3, #2
   1272c:	ldr	r2, [fp, #-92]	; 0xffffffa4
   12730:	add	r3, r2, r3
   12734:	ldr	r3, [r3]
   12738:	mov	r2, #4096	; 0x1000
   1273c:	mov	r1, r3
   12740:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12744:	bl	12a10 <__assert_fail@plt+0x10f4>
   12748:	movw	r3, #8672	; 0x21e0
   1274c:	movt	r3, #3
   12750:	ldr	r3, [r3]
   12754:	lsl	r3, r3, #2
   12758:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1275c:	add	r3, r2, r3
   12760:	ldr	r3, [r3]
   12764:	ldr	r1, [fp, #-16]
   12768:	mov	r0, r3
   1276c:	bl	118ec <mkfifo@plt>
   12770:	mov	r3, r0
   12774:	cmp	r3, #0
   12778:	beq	12828 <__assert_fail@plt+0xf0c>
   1277c:	bl	11778 <__errno_location@plt>
   12780:	mov	r3, r0
   12784:	ldr	r4, [r3]
   12788:	movw	r3, #8672	; 0x21e0
   1278c:	movt	r3, #3
   12790:	ldr	r3, [r3]
   12794:	lsl	r3, r3, #2
   12798:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1279c:	add	r3, r2, r3
   127a0:	ldr	r3, [r3]
   127a4:	mov	r2, r3
   127a8:	mov	r1, #3
   127ac:	mov	r0, #0
   127b0:	bl	1cad8 <lchmod@@Base+0x32b8>
   127b4:	mov	r3, r0
   127b8:	movw	r2, #5724	; 0x165c
   127bc:	movt	r2, #2
   127c0:	mov	r1, r4
   127c4:	mov	r0, #1
   127c8:	bl	1167c <error@plt>
   127cc:	movw	r0, #5728	; 0x1660
   127d0:	movt	r0, #2
   127d4:	bl	11718 <gettext@plt>
   127d8:	mov	r4, r0
   127dc:	movw	r3, #8672	; 0x21e0
   127e0:	movt	r3, #3
   127e4:	ldr	r3, [r3]
   127e8:	add	r3, r3, #1
   127ec:	lsl	r3, r3, #2
   127f0:	ldr	r2, [fp, #-92]	; 0xffffffa4
   127f4:	add	r3, r2, r3
   127f8:	ldr	r3, [r3]
   127fc:	mov	r0, r3
   12800:	bl	1cdd4 <lchmod@@Base+0x35b4>
   12804:	mov	r3, r0
   12808:	mov	r2, r4
   1280c:	mov	r1, #0
   12810:	mov	r0, #0
   12814:	bl	1167c <error@plt>
   12818:	mov	r0, #1
   1281c:	bl	11c64 <__assert_fail@plt+0x348>
   12820:	nop	{0}
   12824:	b	1282c <__assert_fail@plt+0xf10>
   12828:	nop	{0}
   1282c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12830:	cmp	r3, #0
   12834:	beq	128c4 <__assert_fail@plt+0xfa8>
   12838:	movw	r3, #8672	; 0x21e0
   1283c:	movt	r3, #3
   12840:	ldr	r3, [r3]
   12844:	lsl	r3, r3, #2
   12848:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1284c:	add	r3, r2, r3
   12850:	ldr	r3, [r3]
   12854:	ldr	r1, [fp, #-16]
   12858:	mov	r0, r3
   1285c:	bl	19820 <lchmod@@Base>
   12860:	mov	r3, r0
   12864:	cmp	r3, #0
   12868:	beq	128c4 <__assert_fail@plt+0xfa8>
   1286c:	bl	11778 <__errno_location@plt>
   12870:	mov	r3, r0
   12874:	ldr	r4, [r3]
   12878:	movw	r0, #5752	; 0x1678
   1287c:	movt	r0, #2
   12880:	bl	11718 <gettext@plt>
   12884:	mov	r5, r0
   12888:	movw	r3, #8672	; 0x21e0
   1288c:	movt	r3, #3
   12890:	ldr	r3, [r3]
   12894:	lsl	r3, r3, #2
   12898:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1289c:	add	r3, r2, r3
   128a0:	ldr	r3, [r3]
   128a4:	mov	r1, r3
   128a8:	mov	r0, #4
   128ac:	bl	1c8f4 <lchmod@@Base+0x30d4>
   128b0:	mov	r3, r0
   128b4:	mov	r2, r5
   128b8:	mov	r1, r4
   128bc:	mov	r0, #1
   128c0:	bl	1167c <error@plt>
   128c4:	mov	r3, #0
   128c8:	mov	r0, r3
   128cc:	sub	sp, fp, #12
   128d0:	ldrd	r4, [sp]
   128d4:	ldr	fp, [sp, #8]
   128d8:	add	sp, sp, #12
   128dc:	pop	{pc}		; (ldr pc, [sp], #4)
   128e0:	str	fp, [sp, #-8]!
   128e4:	str	lr, [sp, #4]
   128e8:	add	fp, sp, #4
   128ec:	sub	sp, sp, #40	; 0x28
   128f0:	str	r0, [fp, #-32]	; 0xffffffe0
   128f4:	str	r1, [fp, #-36]	; 0xffffffdc
   128f8:	str	r2, [fp, #-40]	; 0xffffffd8
   128fc:	mov	r3, #0
   12900:	str	r3, [fp, #-24]	; 0xffffffe8
   12904:	mov	r3, #0
   12908:	str	r3, [fp, #-28]	; 0xffffffe4
   1290c:	mvn	r3, #0
   12910:	str	r3, [fp, #-8]
   12914:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12918:	bl	1407c <__assert_fail@plt+0x2760>
   1291c:	mov	r3, r0
   12920:	str	r3, [fp, #-12]
   12924:	ldr	r3, [fp, #-12]
   12928:	cmp	r3, #0
   1292c:	beq	1299c <__assert_fail@plt+0x1080>
   12930:	sub	r3, fp, #24
   12934:	mov	r0, r3
   12938:	bl	1164c <getcon@plt>
   1293c:	mov	r3, r0
   12940:	cmp	r3, #0
   12944:	blt	129a4 <__assert_fail@plt+0x1088>
   12948:	sub	r3, fp, #28
   1294c:	mov	r1, r3
   12950:	ldr	r0, [fp, #-12]
   12954:	bl	1d258 <lchmod@@Base+0x3a38>
   12958:	mov	r3, r0
   1295c:	cmp	r3, #0
   12960:	blt	129ac <__assert_fail@plt+0x1090>
   12964:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12968:	bl	118f8 <mode_to_security_class@plt>
   1296c:	mov	r3, r0
   12970:	strh	r3, [fp, #-14]
   12974:	ldrh	r3, [fp, #-14]
   12978:	cmp	r3, #0
   1297c:	beq	129b4 <__assert_fail@plt+0x1098>
   12980:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12984:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12988:	ldrh	r2, [fp, #-14]
   1298c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12990:	bl	1182c <security_compute_create@plt>
   12994:	str	r0, [fp, #-8]
   12998:	b	129b8 <__assert_fail@plt+0x109c>
   1299c:	nop	{0}
   129a0:	b	129b8 <__assert_fail@plt+0x109c>
   129a4:	nop	{0}
   129a8:	b	129b8 <__assert_fail@plt+0x109c>
   129ac:	nop	{0}
   129b0:	b	129b8 <__assert_fail@plt+0x109c>
   129b4:	nop	{0}
   129b8:	bl	11778 <__errno_location@plt>
   129bc:	mov	r3, r0
   129c0:	ldr	r3, [r3]
   129c4:	str	r3, [fp, #-20]	; 0xffffffec
   129c8:	ldr	r0, [fp, #-12]
   129cc:	bl	143a8 <__assert_fail@plt+0x2a8c>
   129d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   129d4:	mov	r0, r3
   129d8:	bl	1185c <freecon@plt>
   129dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   129e0:	mov	r0, r3
   129e4:	bl	1185c <freecon@plt>
   129e8:	bl	11778 <__errno_location@plt>
   129ec:	mov	r2, r0
   129f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   129f4:	str	r3, [r2]
   129f8:	ldr	r3, [fp, #-8]
   129fc:	mov	r0, r3
   12a00:	sub	sp, fp, #4
   12a04:	ldr	fp, [sp]
   12a08:	add	sp, sp, #4
   12a0c:	pop	{pc}		; (ldr pc, [sp], #4)
   12a10:	str	fp, [sp, #-8]!
   12a14:	str	lr, [sp, #4]
   12a18:	add	fp, sp, #4
   12a1c:	sub	sp, sp, #56	; 0x38
   12a20:	str	r0, [fp, #-48]	; 0xffffffd0
   12a24:	str	r1, [fp, #-52]	; 0xffffffcc
   12a28:	str	r2, [fp, #-56]	; 0xffffffc8
   12a2c:	mvn	r3, #0
   12a30:	str	r3, [fp, #-8]
   12a34:	mov	r3, #0
   12a38:	str	r3, [fp, #-36]	; 0xffffffdc
   12a3c:	mov	r3, #0
   12a40:	str	r3, [fp, #-40]	; 0xffffffd8
   12a44:	mov	r3, #0
   12a48:	str	r3, [fp, #-12]
   12a4c:	mov	r3, #0
   12a50:	str	r3, [fp, #-16]
   12a54:	mov	r3, #0
   12a58:	str	r3, [fp, #-20]	; 0xffffffec
   12a5c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12a60:	ldrb	r3, [r3]
   12a64:	cmp	r3, #47	; 0x2f
   12a68:	beq	12a94 <__assert_fail@plt+0x1178>
   12a6c:	mov	r1, #2
   12a70:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12a74:	bl	13e7c <__assert_fail@plt+0x2560>
   12a78:	mov	r3, r0
   12a7c:	str	r3, [fp, #-20]	; 0xffffffec
   12a80:	ldr	r3, [fp, #-20]	; 0xffffffec
   12a84:	cmp	r3, #0
   12a88:	beq	12b8c <__assert_fail@plt+0x1270>
   12a8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12a90:	str	r3, [fp, #-52]	; 0xffffffcc
   12a94:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a98:	sub	r1, fp, #36	; 0x24
   12a9c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12aa0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12aa4:	bl	114cc <selabel_lookup@plt>
   12aa8:	mov	r3, r0
   12aac:	cmp	r3, #0
   12ab0:	bge	12adc <__assert_fail@plt+0x11c0>
   12ab4:	bl	11778 <__errno_location@plt>
   12ab8:	mov	r3, r0
   12abc:	ldr	r3, [r3]
   12ac0:	cmp	r3, #2
   12ac4:	bne	12b94 <__assert_fail@plt+0x1278>
   12ac8:	bl	11778 <__errno_location@plt>
   12acc:	mov	r2, r0
   12ad0:	mov	r3, #61	; 0x3d
   12ad4:	str	r3, [r2]
   12ad8:	b	12b94 <__assert_fail@plt+0x1278>
   12adc:	sub	r3, fp, #40	; 0x28
   12ae0:	mov	r2, r3
   12ae4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   12ae8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12aec:	bl	128e0 <__assert_fail@plt+0xfc4>
   12af0:	mov	r3, r0
   12af4:	cmp	r3, #0
   12af8:	blt	12b9c <__assert_fail@plt+0x1280>
   12afc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12b00:	mov	r0, r3
   12b04:	bl	11598 <context_new@plt>
   12b08:	str	r0, [fp, #-12]
   12b0c:	ldr	r3, [fp, #-12]
   12b10:	cmp	r3, #0
   12b14:	beq	12ba4 <__assert_fail@plt+0x1288>
   12b18:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12b1c:	mov	r0, r3
   12b20:	bl	11598 <context_new@plt>
   12b24:	str	r0, [fp, #-16]
   12b28:	ldr	r3, [fp, #-16]
   12b2c:	cmp	r3, #0
   12b30:	beq	12bac <__assert_fail@plt+0x1290>
   12b34:	ldr	r0, [fp, #-12]
   12b38:	bl	1152c <context_type_get@plt>
   12b3c:	str	r0, [fp, #-24]	; 0xffffffe8
   12b40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12b44:	cmp	r3, #0
   12b48:	beq	12bb4 <__assert_fail@plt+0x1298>
   12b4c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12b50:	ldr	r0, [fp, #-16]
   12b54:	bl	115bc <context_type_set@plt>
   12b58:	mov	r3, r0
   12b5c:	cmp	r3, #0
   12b60:	bne	12bbc <__assert_fail@plt+0x12a0>
   12b64:	ldr	r0, [fp, #-16]
   12b68:	bl	1188c <context_str@plt>
   12b6c:	str	r0, [fp, #-28]	; 0xffffffe4
   12b70:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12b74:	cmp	r3, #0
   12b78:	beq	12bc4 <__assert_fail@plt+0x12a8>
   12b7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12b80:	bl	11760 <setfscreatecon@plt>
   12b84:	str	r0, [fp, #-8]
   12b88:	b	12bc8 <__assert_fail@plt+0x12ac>
   12b8c:	nop	{0}
   12b90:	b	12bc8 <__assert_fail@plt+0x12ac>
   12b94:	nop	{0}
   12b98:	b	12bc8 <__assert_fail@plt+0x12ac>
   12b9c:	nop	{0}
   12ba0:	b	12bc8 <__assert_fail@plt+0x12ac>
   12ba4:	nop	{0}
   12ba8:	b	12bc8 <__assert_fail@plt+0x12ac>
   12bac:	nop	{0}
   12bb0:	b	12bc8 <__assert_fail@plt+0x12ac>
   12bb4:	nop	{0}
   12bb8:	b	12bc8 <__assert_fail@plt+0x12ac>
   12bbc:	nop	{0}
   12bc0:	b	12bc8 <__assert_fail@plt+0x12ac>
   12bc4:	nop	{0}
   12bc8:	bl	11778 <__errno_location@plt>
   12bcc:	mov	r3, r0
   12bd0:	ldr	r3, [r3]
   12bd4:	str	r3, [fp, #-32]	; 0xffffffe0
   12bd8:	ldr	r0, [fp, #-12]
   12bdc:	bl	116d0 <context_free@plt>
   12be0:	ldr	r0, [fp, #-16]
   12be4:	bl	116d0 <context_free@plt>
   12be8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12bec:	mov	r0, r3
   12bf0:	bl	1185c <freecon@plt>
   12bf4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12bf8:	mov	r0, r3
   12bfc:	bl	1185c <freecon@plt>
   12c00:	ldr	r0, [fp, #-20]	; 0xffffffec
   12c04:	bl	143a8 <__assert_fail@plt+0x2a8c>
   12c08:	bl	11778 <__errno_location@plt>
   12c0c:	mov	r2, r0
   12c10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12c14:	str	r3, [r2]
   12c18:	ldr	r3, [fp, #-8]
   12c1c:	mov	r0, r3
   12c20:	sub	sp, fp, #4
   12c24:	ldr	fp, [sp]
   12c28:	add	sp, sp, #4
   12c2c:	pop	{pc}		; (ldr pc, [sp], #4)
   12c30:	str	fp, [sp, #-8]!
   12c34:	str	lr, [sp, #4]
   12c38:	add	fp, sp, #4
   12c3c:	sub	sp, sp, #152	; 0x98
   12c40:	str	r0, [fp, #-152]	; 0xffffff68
   12c44:	str	r1, [fp, #-156]	; 0xffffff64
   12c48:	mvn	r3, #0
   12c4c:	str	r3, [fp, #-8]
   12c50:	mov	r3, #0
   12c54:	str	r3, [fp, #-144]	; 0xffffff70
   12c58:	mov	r3, #0
   12c5c:	str	r3, [fp, #-148]	; 0xffffff6c
   12c60:	mov	r3, #0
   12c64:	str	r3, [fp, #-12]
   12c68:	mov	r3, #0
   12c6c:	str	r3, [fp, #-16]
   12c70:	ldr	r3, [fp, #-152]	; 0xffffff68
   12c74:	cmp	r3, #0
   12c78:	bne	12d08 <__assert_fail@plt+0x13ec>
   12c7c:	sub	r3, fp, #148	; 0x94
   12c80:	mov	r0, r3
   12c84:	bl	11874 <getfscreatecon@plt>
   12c88:	mov	r3, r0
   12c8c:	cmp	r3, #0
   12c90:	bge	12c9c <__assert_fail@plt+0x1380>
   12c94:	ldr	r3, [fp, #-8]
   12c98:	b	12f68 <__assert_fail@plt+0x164c>
   12c9c:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12ca0:	cmp	r3, #0
   12ca4:	bne	12cc0 <__assert_fail@plt+0x13a4>
   12ca8:	bl	11778 <__errno_location@plt>
   12cac:	mov	r2, r0
   12cb0:	mov	r3, #61	; 0x3d
   12cb4:	str	r3, [r2]
   12cb8:	ldr	r3, [fp, #-8]
   12cbc:	b	12f68 <__assert_fail@plt+0x164c>
   12cc0:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12cc4:	mov	r1, r3
   12cc8:	ldr	r0, [fp, #-156]	; 0xffffff64
   12ccc:	bl	11544 <lsetfilecon@plt>
   12cd0:	str	r0, [fp, #-8]
   12cd4:	bl	11778 <__errno_location@plt>
   12cd8:	mov	r3, r0
   12cdc:	ldr	r3, [r3]
   12ce0:	str	r3, [fp, #-20]	; 0xffffffec
   12ce4:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12ce8:	mov	r0, r3
   12cec:	bl	1185c <freecon@plt>
   12cf0:	bl	11778 <__errno_location@plt>
   12cf4:	mov	r2, r0
   12cf8:	ldr	r3, [fp, #-20]	; 0xffffffec
   12cfc:	str	r3, [r2]
   12d00:	ldr	r3, [fp, #-8]
   12d04:	b	12f68 <__assert_fail@plt+0x164c>
   12d08:	mov	r1, #32768	; 0x8000
   12d0c:	ldr	r0, [fp, #-156]	; 0xffffff64
   12d10:	bl	11688 <open64@plt>
   12d14:	str	r0, [fp, #-24]	; 0xffffffe8
   12d18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12d1c:	cmn	r3, #1
   12d20:	bne	12d38 <__assert_fail@plt+0x141c>
   12d24:	bl	11778 <__errno_location@plt>
   12d28:	mov	r3, r0
   12d2c:	ldr	r3, [r3]
   12d30:	cmp	r3, #40	; 0x28
   12d34:	bne	12ec4 <__assert_fail@plt+0x15a8>
   12d38:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12d3c:	cmn	r3, #1
   12d40:	beq	12d64 <__assert_fail@plt+0x1448>
   12d44:	sub	r3, fp, #140	; 0x8c
   12d48:	mov	r1, r3
   12d4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12d50:	bl	20d0c <lchmod@@Base+0x74ec>
   12d54:	mov	r3, r0
   12d58:	cmp	r3, #0
   12d5c:	bge	12d80 <__assert_fail@plt+0x1464>
   12d60:	b	12f08 <__assert_fail@plt+0x15ec>
   12d64:	sub	r3, fp, #140	; 0x8c
   12d68:	mov	r1, r3
   12d6c:	ldr	r0, [fp, #-156]	; 0xffffff64
   12d70:	bl	20d1c <lchmod@@Base+0x74fc>
   12d74:	mov	r3, r0
   12d78:	cmp	r3, #0
   12d7c:	blt	12ecc <__assert_fail@plt+0x15b0>
   12d80:	ldr	r3, [fp, #-124]	; 0xffffff84
   12d84:	sub	r1, fp, #144	; 0x90
   12d88:	ldr	r2, [fp, #-156]	; 0xffffff64
   12d8c:	ldr	r0, [fp, #-152]	; 0xffffff68
   12d90:	bl	114cc <selabel_lookup@plt>
   12d94:	mov	r3, r0
   12d98:	cmp	r3, #0
   12d9c:	bge	12dc8 <__assert_fail@plt+0x14ac>
   12da0:	bl	11778 <__errno_location@plt>
   12da4:	mov	r3, r0
   12da8:	ldr	r3, [r3]
   12dac:	cmp	r3, #2
   12db0:	bne	12ed4 <__assert_fail@plt+0x15b8>
   12db4:	bl	11778 <__errno_location@plt>
   12db8:	mov	r2, r0
   12dbc:	mov	r3, #61	; 0x3d
   12dc0:	str	r3, [r2]
   12dc4:	b	12ed4 <__assert_fail@plt+0x15b8>
   12dc8:	ldr	r3, [fp, #-144]	; 0xffffff70
   12dcc:	mov	r0, r3
   12dd0:	bl	11598 <context_new@plt>
   12dd4:	str	r0, [fp, #-12]
   12dd8:	ldr	r3, [fp, #-12]
   12ddc:	cmp	r3, #0
   12de0:	beq	12edc <__assert_fail@plt+0x15c0>
   12de4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12de8:	cmn	r3, #1
   12dec:	beq	12e10 <__assert_fail@plt+0x14f4>
   12df0:	sub	r3, fp, #148	; 0x94
   12df4:	mov	r1, r3
   12df8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12dfc:	bl	1d2f0 <lchmod@@Base+0x3ad0>
   12e00:	mov	r3, r0
   12e04:	cmp	r3, #0
   12e08:	bge	12e2c <__assert_fail@plt+0x1510>
   12e0c:	b	12f08 <__assert_fail@plt+0x15ec>
   12e10:	sub	r3, fp, #148	; 0x94
   12e14:	mov	r1, r3
   12e18:	ldr	r0, [fp, #-156]	; 0xffffff64
   12e1c:	bl	1d2a4 <lchmod@@Base+0x3a84>
   12e20:	mov	r3, r0
   12e24:	cmp	r3, #0
   12e28:	blt	12ee4 <__assert_fail@plt+0x15c8>
   12e2c:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12e30:	mov	r0, r3
   12e34:	bl	11598 <context_new@plt>
   12e38:	str	r0, [fp, #-16]
   12e3c:	ldr	r3, [fp, #-16]
   12e40:	cmp	r3, #0
   12e44:	beq	12eec <__assert_fail@plt+0x15d0>
   12e48:	ldr	r0, [fp, #-12]
   12e4c:	bl	1152c <context_type_get@plt>
   12e50:	str	r0, [fp, #-28]	; 0xffffffe4
   12e54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e58:	cmp	r3, #0
   12e5c:	beq	12ef4 <__assert_fail@plt+0x15d8>
   12e60:	ldr	r1, [fp, #-28]	; 0xffffffe4
   12e64:	ldr	r0, [fp, #-16]
   12e68:	bl	115bc <context_type_set@plt>
   12e6c:	mov	r3, r0
   12e70:	cmp	r3, #0
   12e74:	bne	12efc <__assert_fail@plt+0x15e0>
   12e78:	ldr	r0, [fp, #-16]
   12e7c:	bl	1188c <context_str@plt>
   12e80:	str	r0, [fp, #-32]	; 0xffffffe0
   12e84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12e88:	cmp	r3, #0
   12e8c:	beq	12f04 <__assert_fail@plt+0x15e8>
   12e90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12e94:	cmn	r3, #1
   12e98:	beq	12eb0 <__assert_fail@plt+0x1594>
   12e9c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12ea0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ea4:	bl	117e4 <fsetfilecon@plt>
   12ea8:	str	r0, [fp, #-8]
   12eac:	b	12f08 <__assert_fail@plt+0x15ec>
   12eb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12eb4:	ldr	r0, [fp, #-156]	; 0xffffff64
   12eb8:	bl	11544 <lsetfilecon@plt>
   12ebc:	str	r0, [fp, #-8]
   12ec0:	b	12f08 <__assert_fail@plt+0x15ec>
   12ec4:	nop	{0}
   12ec8:	b	12f08 <__assert_fail@plt+0x15ec>
   12ecc:	nop	{0}
   12ed0:	b	12f08 <__assert_fail@plt+0x15ec>
   12ed4:	nop	{0}
   12ed8:	b	12f08 <__assert_fail@plt+0x15ec>
   12edc:	nop	{0}
   12ee0:	b	12f08 <__assert_fail@plt+0x15ec>
   12ee4:	nop	{0}
   12ee8:	b	12f08 <__assert_fail@plt+0x15ec>
   12eec:	nop	{0}
   12ef0:	b	12f08 <__assert_fail@plt+0x15ec>
   12ef4:	nop	{0}
   12ef8:	b	12f08 <__assert_fail@plt+0x15ec>
   12efc:	nop	{0}
   12f00:	b	12f08 <__assert_fail@plt+0x15ec>
   12f04:	nop	{0}
   12f08:	bl	11778 <__errno_location@plt>
   12f0c:	mov	r3, r0
   12f10:	ldr	r3, [r3]
   12f14:	str	r3, [fp, #-36]	; 0xffffffdc
   12f18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12f1c:	cmn	r3, #1
   12f20:	beq	12f2c <__assert_fail@plt+0x1610>
   12f24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12f28:	bl	118d4 <close@plt>
   12f2c:	ldr	r0, [fp, #-12]
   12f30:	bl	116d0 <context_free@plt>
   12f34:	ldr	r0, [fp, #-16]
   12f38:	bl	116d0 <context_free@plt>
   12f3c:	ldr	r3, [fp, #-144]	; 0xffffff70
   12f40:	mov	r0, r3
   12f44:	bl	1185c <freecon@plt>
   12f48:	ldr	r3, [fp, #-148]	; 0xffffff6c
   12f4c:	mov	r0, r3
   12f50:	bl	1185c <freecon@plt>
   12f54:	bl	11778 <__errno_location@plt>
   12f58:	mov	r2, r0
   12f5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12f60:	str	r3, [r2]
   12f64:	ldr	r3, [fp, #-8]
   12f68:	mov	r0, r3
   12f6c:	sub	sp, fp, #4
   12f70:	ldr	fp, [sp]
   12f74:	add	sp, sp, #4
   12f78:	pop	{pc}		; (ldr pc, [sp], #4)
   12f7c:	str	fp, [sp, #-8]!
   12f80:	str	lr, [sp, #4]
   12f84:	add	fp, sp, #4
   12f88:	sub	sp, sp, #48	; 0x30
   12f8c:	str	r0, [fp, #-40]	; 0xffffffd8
   12f90:	str	r1, [fp, #-44]	; 0xffffffd4
   12f94:	mov	r3, r2
   12f98:	strb	r3, [fp, #-45]	; 0xffffffd3
   12f9c:	mov	r3, #0
   12fa0:	str	r3, [fp, #-8]
   12fa4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12fa8:	ldrb	r3, [r3]
   12fac:	cmp	r3, #47	; 0x2f
   12fb0:	beq	12fe4 <__assert_fail@plt+0x16c8>
   12fb4:	mov	r1, #2
   12fb8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12fbc:	bl	13e7c <__assert_fail@plt+0x2560>
   12fc0:	mov	r3, r0
   12fc4:	str	r3, [fp, #-8]
   12fc8:	ldr	r3, [fp, #-8]
   12fcc:	cmp	r3, #0
   12fd0:	bne	12fdc <__assert_fail@plt+0x16c0>
   12fd4:	mov	r3, #0
   12fd8:	b	1312c <__assert_fail@plt+0x1810>
   12fdc:	ldr	r3, [fp, #-8]
   12fe0:	str	r3, [fp, #-44]	; 0xffffffd4
   12fe4:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   12fe8:	eor	r3, r3, #1
   12fec:	uxtb	r3, r3
   12ff0:	cmp	r3, #0
   12ff4:	beq	13048 <__assert_fail@plt+0x172c>
   12ff8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12ffc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13000:	bl	12c30 <__assert_fail@plt+0x1314>
   13004:	mov	r3, r0
   13008:	cmn	r3, #1
   1300c:	movne	r3, #1
   13010:	moveq	r3, #0
   13014:	strb	r3, [fp, #-13]
   13018:	bl	11778 <__errno_location@plt>
   1301c:	mov	r3, r0
   13020:	ldr	r3, [r3]
   13024:	str	r3, [fp, #-20]	; 0xffffffec
   13028:	ldr	r0, [fp, #-8]
   1302c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   13030:	bl	11778 <__errno_location@plt>
   13034:	mov	r2, r0
   13038:	ldr	r3, [fp, #-20]	; 0xffffffec
   1303c:	str	r3, [r2]
   13040:	ldrb	r3, [fp, #-13]
   13044:	b	1312c <__assert_fail@plt+0x1810>
   13048:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1304c:	str	r3, [fp, #-36]	; 0xffffffdc
   13050:	mov	r3, #0
   13054:	str	r3, [fp, #-32]	; 0xffffffe0
   13058:	sub	r3, fp, #36	; 0x24
   1305c:	mov	r2, #0
   13060:	mov	r1, #16
   13064:	mov	r0, r3
   13068:	bl	1e4c4 <lchmod@@Base+0x4ca4>
   1306c:	mov	r3, r0
   13070:	str	r3, [fp, #-24]	; 0xffffffe8
   13074:	mov	r3, #0
   13078:	str	r3, [fp, #-12]
   1307c:	b	130b0 <__assert_fail@plt+0x1794>
   13080:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13084:	ldr	r3, [r3, #24]
   13088:	mov	r1, r3
   1308c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   13090:	bl	12c30 <__assert_fail@plt+0x1314>
   13094:	mov	r3, r0
   13098:	cmp	r3, #0
   1309c:	bge	130b0 <__assert_fail@plt+0x1794>
   130a0:	bl	11778 <__errno_location@plt>
   130a4:	mov	r3, r0
   130a8:	ldr	r3, [r3]
   130ac:	str	r3, [fp, #-12]
   130b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   130b4:	bl	156e8 <__assert_fail@plt+0x3dcc>
   130b8:	str	r0, [fp, #-28]	; 0xffffffe4
   130bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   130c0:	cmp	r3, #0
   130c4:	bne	13080 <__assert_fail@plt+0x1764>
   130c8:	bl	11778 <__errno_location@plt>
   130cc:	mov	r3, r0
   130d0:	ldr	r3, [r3]
   130d4:	cmp	r3, #0
   130d8:	beq	130ec <__assert_fail@plt+0x17d0>
   130dc:	bl	11778 <__errno_location@plt>
   130e0:	mov	r3, r0
   130e4:	ldr	r3, [r3]
   130e8:	str	r3, [fp, #-12]
   130ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   130f0:	bl	15184 <__assert_fail@plt+0x3868>
   130f4:	mov	r3, r0
   130f8:	cmp	r3, #0
   130fc:	beq	13110 <__assert_fail@plt+0x17f4>
   13100:	bl	11778 <__errno_location@plt>
   13104:	mov	r3, r0
   13108:	ldr	r3, [r3]
   1310c:	str	r3, [fp, #-12]
   13110:	ldr	r0, [fp, #-8]
   13114:	bl	143a8 <__assert_fail@plt+0x2a8c>
   13118:	ldr	r3, [fp, #-12]
   1311c:	cmp	r3, #0
   13120:	moveq	r3, #1
   13124:	movne	r3, #0
   13128:	uxtb	r3, r3
   1312c:	mov	r0, r3
   13130:	sub	sp, fp, #4
   13134:	ldr	fp, [sp]
   13138:	add	sp, sp, #4
   1313c:	pop	{pc}		; (ldr pc, [sp], #4)
   13140:	push	{fp}		; (str fp, [sp, #-4]!)
   13144:	add	fp, sp, #0
   13148:	sub	sp, sp, #12
   1314c:	str	r0, [fp, #-8]
   13150:	ldr	r3, [fp, #-8]
   13154:	add	r2, r3, #8
   13158:	ldr	r3, [fp, #-8]
   1315c:	str	r2, [r3]
   13160:	ldr	r3, [fp, #-8]
   13164:	mov	r2, #1024	; 0x400
   13168:	str	r2, [r3, #4]
   1316c:	nop	{0}
   13170:	add	sp, fp, #0
   13174:	pop	{fp}		; (ldr fp, [sp], #4)
   13178:	bx	lr
   1317c:	str	fp, [sp, #-8]!
   13180:	str	lr, [sp, #4]
   13184:	add	fp, sp, #4
   13188:	sub	sp, sp, #8
   1318c:	str	r0, [fp, #-8]
   13190:	ldr	r3, [fp, #-8]
   13194:	ldr	r2, [r3]
   13198:	ldr	r3, [fp, #-8]
   1319c:	add	r3, r3, #8
   131a0:	cmp	r2, r3
   131a4:	beq	131b8 <__assert_fail@plt+0x189c>
   131a8:	ldr	r3, [fp, #-8]
   131ac:	ldr	r3, [r3]
   131b0:	mov	r0, r3
   131b4:	bl	143a8 <__assert_fail@plt+0x2a8c>
   131b8:	nop	{0}
   131bc:	sub	sp, fp, #4
   131c0:	ldr	fp, [sp]
   131c4:	add	sp, sp, #4
   131c8:	pop	{pc}		; (ldr pc, [sp], #4)
   131cc:	str	fp, [sp, #-8]!
   131d0:	str	lr, [sp, #4]
   131d4:	add	fp, sp, #4
   131d8:	sub	sp, sp, #8
   131dc:	str	r0, [fp, #-8]
   131e0:	mov	r3, #512	; 0x200
   131e4:	mov	r2, #0
   131e8:	ldr	r1, [fp, #-8]
   131ec:	mvn	r0, #99	; 0x63
   131f0:	bl	11568 <faccessat@plt>
   131f4:	mov	r3, r0
   131f8:	cmp	r3, #0
   131fc:	moveq	r3, #1
   13200:	movne	r3, #0
   13204:	uxtb	r3, r3
   13208:	mov	r0, r3
   1320c:	sub	sp, fp, #4
   13210:	ldr	fp, [sp]
   13214:	add	sp, sp, #4
   13218:	pop	{pc}		; (ldr pc, [sp], #4)
   1321c:	push	{fp}		; (str fp, [sp, #-4]!)
   13220:	add	fp, sp, #0
   13224:	sub	sp, sp, #12
   13228:	str	r0, [fp, #-8]
   1322c:	b	132cc <__assert_fail@plt+0x19b0>
   13230:	ldr	r3, [fp, #-8]
   13234:	add	r3, r3, #1
   13238:	str	r3, [fp, #-8]
   1323c:	ldr	r3, [fp, #-8]
   13240:	ldrb	r3, [r3]
   13244:	cmp	r3, #47	; 0x2f
   13248:	beq	13230 <__assert_fail@plt+0x1914>
   1324c:	ldr	r3, [fp, #-8]
   13250:	add	r2, r3, #1
   13254:	str	r2, [fp, #-8]
   13258:	ldrb	r3, [r3]
   1325c:	cmp	r3, #0
   13260:	beq	13274 <__assert_fail@plt+0x1958>
   13264:	cmp	r3, #46	; 0x2e
   13268:	beq	1327c <__assert_fail@plt+0x1960>
   1326c:	mov	r3, #0
   13270:	b	132e0 <__assert_fail@plt+0x19c4>
   13274:	mov	r3, #1
   13278:	b	132e0 <__assert_fail@plt+0x19c4>
   1327c:	ldr	r3, [fp, #-8]
   13280:	ldrb	r3, [r3]
   13284:	cmp	r3, #0
   13288:	beq	132c4 <__assert_fail@plt+0x19a8>
   1328c:	ldr	r3, [fp, #-8]
   13290:	ldrb	r3, [r3]
   13294:	cmp	r3, #46	; 0x2e
   13298:	bne	132cc <__assert_fail@plt+0x19b0>
   1329c:	ldr	r3, [fp, #-8]
   132a0:	add	r3, r3, #1
   132a4:	ldrb	r3, [r3]
   132a8:	cmp	r3, #0
   132ac:	beq	132c4 <__assert_fail@plt+0x19a8>
   132b0:	ldr	r3, [fp, #-8]
   132b4:	add	r3, r3, #1
   132b8:	ldrb	r3, [r3]
   132bc:	cmp	r3, #47	; 0x2f
   132c0:	bne	132cc <__assert_fail@plt+0x19b0>
   132c4:	mov	r3, #1
   132c8:	b	132e0 <__assert_fail@plt+0x19c4>
   132cc:	ldr	r3, [fp, #-8]
   132d0:	ldrb	r3, [r3]
   132d4:	cmp	r3, #47	; 0x2f
   132d8:	beq	13230 <__assert_fail@plt+0x1914>
   132dc:	mov	r3, #0
   132e0:	mov	r0, r3
   132e4:	add	sp, fp, #0
   132e8:	pop	{fp}		; (ldr fp, [sp], #4)
   132ec:	bx	lr
   132f0:	str	fp, [sp, #-8]!
   132f4:	str	lr, [sp, #4]
   132f8:	add	fp, sp, #4
   132fc:	sub	sp, sp, #8
   13300:	str	r0, [fp, #-8]
   13304:	str	r1, [fp, #-12]
   13308:	ldr	r2, [fp, #-12]
   1330c:	movw	r3, #5800	; 0x16a8
   13310:	movt	r3, #2
   13314:	ldrh	r3, [r3]
   13318:	strh	r3, [r2]
   1331c:	ldr	r0, [fp, #-8]
   13320:	bl	131cc <__assert_fail@plt+0x18b0>
   13324:	mov	r3, r0
   13328:	mov	r0, r3
   1332c:	sub	sp, fp, #4
   13330:	ldr	fp, [sp]
   13334:	add	sp, sp, #4
   13338:	pop	{pc}		; (ldr pc, [sp], #4)
   1333c:	push	{fp}		; (str fp, [sp, #-4]!)
   13340:	add	fp, sp, #0
   13344:	sub	sp, sp, #12
   13348:	str	r0, [fp, #-8]
   1334c:	ldr	r3, [fp, #-8]
   13350:	sub	r2, r3, #1
   13354:	ldr	r3, [fp, #-8]
   13358:	and	r3, r3, r2
   1335c:	cmp	r3, #0
   13360:	movne	r3, #1
   13364:	moveq	r3, #0
   13368:	uxtb	r3, r3
   1336c:	mov	r0, r3
   13370:	add	sp, fp, #0
   13374:	pop	{fp}		; (ldr fp, [sp], #4)
   13378:	bx	lr
   1337c:	str	fp, [sp, #-8]!
   13380:	str	lr, [sp, #4]
   13384:	add	fp, sp, #4
   13388:	sub	sp, sp, #32
   1338c:	str	r0, [fp, #-16]
   13390:	str	r1, [fp, #-20]	; 0xffffffec
   13394:	str	r2, [fp, #-24]	; 0xffffffe8
   13398:	ldr	r3, [fp, #-16]
   1339c:	ldr	r3, [r3]
   133a0:	cmp	r3, #0
   133a4:	bne	133fc <__assert_fail@plt+0x1ae0>
   133a8:	mov	r3, #7
   133ac:	str	r3, [fp, #-8]
   133b0:	ldr	r0, [fp, #-8]
   133b4:	movw	r3, #38328	; 0x95b8
   133b8:	movt	r3, #1
   133bc:	str	r3, [sp]
   133c0:	movw	r3, #38152	; 0x9508
   133c4:	movt	r3, #1
   133c8:	movw	r2, #38012	; 0x947c
   133cc:	movt	r2, #1
   133d0:	mov	r1, #0
   133d4:	bl	1843c <__assert_fail@plt+0x6b20>
   133d8:	mov	r3, r0
   133dc:	mov	r2, r3
   133e0:	ldr	r3, [fp, #-16]
   133e4:	str	r2, [r3]
   133e8:	ldr	r3, [fp, #-16]
   133ec:	ldr	r3, [r3]
   133f0:	cmp	r3, #0
   133f4:	bne	133fc <__assert_fail@plt+0x1ae0>
   133f8:	bl	1e480 <lchmod@@Base+0x4c60>
   133fc:	ldr	r3, [fp, #-16]
   13400:	ldr	r3, [r3]
   13404:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13408:	ldr	r1, [fp, #-20]	; 0xffffffec
   1340c:	mov	r0, r3
   13410:	bl	14320 <__assert_fail@plt+0x2a04>
   13414:	mov	r3, r0
   13418:	cmp	r3, #0
   1341c:	beq	13428 <__assert_fail@plt+0x1b0c>
   13420:	mov	r3, #1
   13424:	b	13444 <__assert_fail@plt+0x1b28>
   13428:	ldr	r3, [fp, #-16]
   1342c:	ldr	r3, [r3]
   13430:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13434:	ldr	r1, [fp, #-20]	; 0xffffffec
   13438:	mov	r0, r3
   1343c:	bl	14260 <__assert_fail@plt+0x2944>
   13440:	mov	r3, #0
   13444:	mov	r0, r3
   13448:	sub	sp, fp, #4
   1344c:	ldr	fp, [sp]
   13450:	add	sp, sp, #4
   13454:	pop	{pc}		; (ldr pc, [sp], #4)
   13458:	str	fp, [sp, #-8]!
   1345c:	str	lr, [sp, #4]
   13460:	add	fp, sp, #4
   13464:	sub	sp, sp, #2288	; 0x8f0
   13468:	sub	sp, sp, #8
   1346c:	str	r0, [fp, #-2288]	; 0xfffff710
   13470:	str	r1, [fp, #-2292]	; 0xfffff70c
   13474:	str	r2, [fp, #-2296]	; 0xfffff708
   13478:	mov	r3, #0
   1347c:	str	r3, [fp, #-116]	; 0xffffff8c
   13480:	ldr	r3, [fp, #-2292]	; 0xfffff70c
   13484:	and	r3, r3, #4
   13488:	cmp	r3, #0
   1348c:	movne	r3, #1
   13490:	moveq	r3, #0
   13494:	strb	r3, [fp, #-49]	; 0xffffffcf
   13498:	mov	r3, #0
   1349c:	str	r3, [fp, #-20]	; 0xffffffec
   134a0:	ldr	r3, [fp, #-2292]	; 0xfffff70c
   134a4:	and	r3, r3, #3
   134a8:	str	r3, [fp, #-56]	; 0xffffffc8
   134ac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   134b0:	bl	1333c <__assert_fail@plt+0x1a20>
   134b4:	mov	r3, r0
   134b8:	cmp	r3, #0
   134bc:	beq	134d8 <__assert_fail@plt+0x1bbc>
   134c0:	bl	11778 <__errno_location@plt>
   134c4:	mov	r2, r0
   134c8:	mov	r3, #22
   134cc:	str	r3, [r2]
   134d0:	mov	r3, #0
   134d4:	b	13e68 <__assert_fail@plt+0x254c>
   134d8:	ldr	r3, [fp, #-2288]	; 0xfffff710
   134dc:	cmp	r3, #0
   134e0:	bne	134fc <__assert_fail@plt+0x1be0>
   134e4:	bl	11778 <__errno_location@plt>
   134e8:	mov	r2, r0
   134ec:	mov	r3, #22
   134f0:	str	r3, [r2]
   134f4:	mov	r3, #0
   134f8:	b	13e68 <__assert_fail@plt+0x254c>
   134fc:	ldr	r3, [fp, #-2288]	; 0xfffff710
   13500:	ldrb	r3, [r3]
   13504:	cmp	r3, #0
   13508:	bne	13524 <__assert_fail@plt+0x1c08>
   1350c:	bl	11778 <__errno_location@plt>
   13510:	mov	r2, r0
   13514:	mov	r3, #2
   13518:	str	r3, [r2]
   1351c:	mov	r3, #0
   13520:	b	13e68 <__assert_fail@plt+0x254c>
   13524:	sub	r3, fp, #1136	; 0x470
   13528:	sub	r3, r3, #4
   1352c:	sub	r3, r3, #8
   13530:	mov	r0, r3
   13534:	bl	13140 <__assert_fail@plt+0x1824>
   13538:	sub	r3, fp, #2176	; 0x880
   1353c:	sub	r3, r3, #4
   13540:	mov	r0, r3
   13544:	bl	13140 <__assert_fail@plt+0x1824>
   13548:	ldr	r0, [fp, #-2296]	; 0xfffff708
   1354c:	bl	13140 <__assert_fail@plt+0x1824>
   13550:	ldr	r3, [fp, #-2296]	; 0xfffff708
   13554:	ldr	r3, [r3]
   13558:	str	r3, [fp, #-60]	; 0xffffffc4
   1355c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13560:	str	r3, [fp, #-24]	; 0xffffffe8
   13564:	mov	r3, #0
   13568:	strb	r3, [fp, #-25]	; 0xffffffe7
   1356c:	mov	r3, #1
   13570:	strb	r3, [fp, #-26]	; 0xffffffe6
   13574:	mov	r3, #0
   13578:	str	r3, [fp, #-32]	; 0xffffffe0
   1357c:	ldr	r3, [fp, #-2288]	; 0xfffff710
   13580:	ldrb	r3, [r3]
   13584:	cmp	r3, #47	; 0x2f
   13588:	beq	1363c <__assert_fail@plt+0x1d20>
   1358c:	b	135f8 <__assert_fail@plt+0x1cdc>
   13590:	bl	11778 <__errno_location@plt>
   13594:	mov	r3, r0
   13598:	ldr	r3, [r3]
   1359c:	cmp	r3, #12
   135a0:	beq	135d8 <__assert_fail@plt+0x1cbc>
   135a4:	cmp	r3, #34	; 0x22
   135a8:	bne	135dc <__assert_fail@plt+0x1cc0>
   135ac:	ldr	r3, [fp, #-2296]	; 0xfffff708
   135b0:	str	r3, [fp, #-88]	; 0xffffffa8
   135b4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   135b8:	bl	1cf48 <lchmod@@Base+0x3728>
   135bc:	mov	r3, r0
   135c0:	cmp	r3, #0
   135c4:	movne	r3, #1
   135c8:	moveq	r3, #0
   135cc:	uxtb	r3, r3
   135d0:	cmp	r3, #0
   135d4:	bne	135e8 <__assert_fail@plt+0x1ccc>
   135d8:	bl	1e480 <lchmod@@Base+0x4c60>
   135dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   135e0:	str	r3, [fp, #-8]
   135e4:	b	13d90 <__assert_fail@plt+0x2474>
   135e8:	nop	{0}
   135ec:	ldr	r3, [fp, #-2296]	; 0xfffff708
   135f0:	ldr	r3, [r3]
   135f4:	str	r3, [fp, #-24]	; 0xffffffe8
   135f8:	ldr	r3, [fp, #-2296]	; 0xfffff708
   135fc:	ldr	r3, [r3, #4]
   13600:	mov	r1, r3
   13604:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13608:	bl	11700 <getcwd@plt>
   1360c:	mov	r3, r0
   13610:	cmp	r3, #0
   13614:	beq	13590 <__assert_fail@plt+0x1c74>
   13618:	mov	r1, #0
   1361c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13620:	bl	115ec <rawmemchr@plt>
   13624:	str	r0, [fp, #-8]
   13628:	ldr	r3, [fp, #-2288]	; 0xfffff710
   1362c:	str	r3, [fp, #-12]
   13630:	mov	r3, #0
   13634:	str	r3, [fp, #-32]	; 0xffffffe0
   13638:	b	13d24 <__assert_fail@plt+0x2408>
   1363c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13640:	mov	r2, r3
   13644:	ldr	r1, [fp, #-2288]	; 0xfffff710
   13648:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1364c:	bl	116dc <mempcpy@plt>
   13650:	str	r0, [fp, #-8]
   13654:	ldr	r3, [fp, #-8]
   13658:	add	r2, r3, #1
   1365c:	str	r2, [fp, #-8]
   13660:	mov	r2, #47	; 0x2f
   13664:	strb	r2, [r3]
   13668:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1366c:	ldr	r2, [fp, #-2288]	; 0xfffff710
   13670:	add	r3, r2, r3
   13674:	str	r3, [fp, #-12]
   13678:	b	13d24 <__assert_fail@plt+0x2408>
   1367c:	ldr	r3, [fp, #-12]
   13680:	add	r3, r3, #1
   13684:	str	r3, [fp, #-12]
   13688:	ldr	r3, [fp, #-12]
   1368c:	ldrb	r3, [r3]
   13690:	cmp	r3, #47	; 0x2f
   13694:	beq	1367c <__assert_fail@plt+0x1d60>
   13698:	ldr	r3, [fp, #-12]
   1369c:	str	r3, [fp, #-16]
   136a0:	b	136b0 <__assert_fail@plt+0x1d94>
   136a4:	ldr	r3, [fp, #-16]
   136a8:	add	r3, r3, #1
   136ac:	str	r3, [fp, #-16]
   136b0:	ldr	r3, [fp, #-16]
   136b4:	ldrb	r3, [r3]
   136b8:	cmp	r3, #0
   136bc:	beq	136d0 <__assert_fail@plt+0x1db4>
   136c0:	ldr	r3, [fp, #-16]
   136c4:	ldrb	r3, [r3]
   136c8:	cmp	r3, #47	; 0x2f
   136cc:	bne	136a4 <__assert_fail@plt+0x1d88>
   136d0:	ldr	r2, [fp, #-16]
   136d4:	ldr	r3, [fp, #-12]
   136d8:	sub	r3, r2, r3
   136dc:	str	r3, [fp, #-64]	; 0xffffffc0
   136e0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   136e4:	cmp	r3, #0
   136e8:	beq	13d38 <__assert_fail@plt+0x241c>
   136ec:	ldr	r3, [fp, #-64]	; 0xffffffc0
   136f0:	cmp	r3, #1
   136f4:	bne	13708 <__assert_fail@plt+0x1dec>
   136f8:	ldr	r3, [fp, #-12]
   136fc:	ldrb	r3, [r3]
   13700:	cmp	r3, #46	; 0x2e
   13704:	beq	13d1c <__assert_fail@plt+0x2400>
   13708:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1370c:	cmp	r3, #2
   13710:	bne	13798 <__assert_fail@plt+0x1e7c>
   13714:	ldr	r3, [fp, #-12]
   13718:	ldrb	r3, [r3]
   1371c:	cmp	r3, #46	; 0x2e
   13720:	bne	13798 <__assert_fail@plt+0x1e7c>
   13724:	ldr	r3, [fp, #-12]
   13728:	add	r3, r3, #1
   1372c:	ldrb	r3, [r3]
   13730:	cmp	r3, #46	; 0x2e
   13734:	bne	13798 <__assert_fail@plt+0x1e7c>
   13738:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1373c:	add	r3, r3, #1
   13740:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13744:	add	r3, r2, r3
   13748:	ldr	r2, [fp, #-8]
   1374c:	cmp	r2, r3
   13750:	bls	13d10 <__assert_fail@plt+0x23f4>
   13754:	ldr	r3, [fp, #-8]
   13758:	sub	r3, r3, #1
   1375c:	str	r3, [fp, #-8]
   13760:	b	13770 <__assert_fail@plt+0x1e54>
   13764:	ldr	r3, [fp, #-8]
   13768:	sub	r3, r3, #1
   1376c:	str	r3, [fp, #-8]
   13770:	ldr	r2, [fp, #-8]
   13774:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13778:	cmp	r2, r3
   1377c:	bls	13d10 <__assert_fail@plt+0x23f4>
   13780:	ldr	r3, [fp, #-8]
   13784:	sub	r3, r3, #1
   13788:	ldrb	r3, [r3]
   1378c:	cmp	r3, #47	; 0x2f
   13790:	bne	13764 <__assert_fail@plt+0x1e48>
   13794:	b	13d10 <__assert_fail@plt+0x23f4>
   13798:	ldr	r3, [fp, #-8]
   1379c:	sub	r3, r3, #1
   137a0:	ldrb	r3, [r3]
   137a4:	cmp	r3, #47	; 0x2f
   137a8:	beq	13828 <__assert_fail@plt+0x1f0c>
   137ac:	ldr	r3, [fp, #-8]
   137b0:	add	r2, r3, #1
   137b4:	str	r2, [fp, #-8]
   137b8:	mov	r2, #47	; 0x2f
   137bc:	strb	r2, [r3]
   137c0:	b	13828 <__assert_fail@plt+0x1f0c>
   137c4:	ldr	r2, [fp, #-8]
   137c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   137cc:	sub	r3, r2, r3
   137d0:	str	r3, [fp, #-68]	; 0xffffffbc
   137d4:	ldr	r3, [fp, #-2296]	; 0xfffff708
   137d8:	str	r3, [fp, #-92]	; 0xffffffa4
   137dc:	ldr	r0, [fp, #-92]	; 0xffffffa4
   137e0:	bl	1d05c <lchmod@@Base+0x383c>
   137e4:	mov	r3, r0
   137e8:	cmp	r3, #0
   137ec:	movne	r3, #1
   137f0:	moveq	r3, #0
   137f4:	uxtb	r3, r3
   137f8:	eor	r3, r3, #1
   137fc:	uxtb	r3, r3
   13800:	cmp	r3, #0
   13804:	beq	1380c <__assert_fail@plt+0x1ef0>
   13808:	bl	1e480 <lchmod@@Base+0x4c60>
   1380c:	ldr	r3, [fp, #-2296]	; 0xfffff708
   13810:	ldr	r3, [r3]
   13814:	str	r3, [fp, #-24]	; 0xffffffe8
   13818:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1381c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13820:	add	r3, r2, r3
   13824:	str	r3, [fp, #-8]
   13828:	ldr	r3, [fp, #-2296]	; 0xfffff708
   1382c:	ldr	r3, [r3, #4]
   13830:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13834:	add	r2, r2, r3
   13838:	ldr	r3, [fp, #-8]
   1383c:	sub	r3, r2, r3
   13840:	mov	r2, r3
   13844:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13848:	add	r3, r3, #2
   1384c:	cmp	r2, r3
   13850:	bcc	137c4 <__assert_fail@plt+0x1ea8>
   13854:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13858:	mov	r2, r3
   1385c:	ldr	r1, [fp, #-12]
   13860:	ldr	r0, [fp, #-8]
   13864:	bl	116dc <mempcpy@plt>
   13868:	str	r0, [fp, #-8]
   1386c:	ldr	r3, [fp, #-8]
   13870:	mov	r2, #0
   13874:	strb	r2, [r3]
   13878:	mvn	r3, #0
   1387c:	str	r3, [fp, #-40]	; 0xffffffd8
   13880:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   13884:	eor	r3, r3, #1
   13888:	uxtb	r3, r3
   1388c:	cmp	r3, #0
   13890:	beq	13914 <__assert_fail@plt+0x1ff8>
   13894:	ldr	r3, [fp, #-2180]	; 0xfffff77c
   13898:	str	r3, [fp, #-36]	; 0xffffffdc
   1389c:	ldr	r3, [fp, #-2176]	; 0xfffff780
   138a0:	str	r3, [fp, #-72]	; 0xffffffb8
   138a4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   138a8:	sub	r3, r3, #1
   138ac:	mov	r2, r3
   138b0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   138b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   138b8:	bl	1161c <readlink@plt>
   138bc:	str	r0, [fp, #-40]	; 0xffffffd8
   138c0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   138c4:	sub	r3, r3, #1
   138c8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   138cc:	cmp	r2, r3
   138d0:	blt	13910 <__assert_fail@plt+0x1ff4>
   138d4:	sub	r3, fp, #2176	; 0x880
   138d8:	sub	r3, r3, #4
   138dc:	str	r3, [fp, #-96]	; 0xffffffa0
   138e0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   138e4:	bl	1cf48 <lchmod@@Base+0x3728>
   138e8:	mov	r3, r0
   138ec:	cmp	r3, #0
   138f0:	movne	r3, #1
   138f4:	moveq	r3, #0
   138f8:	uxtb	r3, r3
   138fc:	eor	r3, r3, #1
   13900:	uxtb	r3, r3
   13904:	cmp	r3, #0
   13908:	beq	13894 <__assert_fail@plt+0x1f78>
   1390c:	bl	1e480 <lchmod@@Base+0x4c60>
   13910:	nop	{0}
   13914:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13918:	cmp	r3, #0
   1391c:	blt	13c0c <__assert_fail@plt+0x22f0>
   13920:	ldr	r3, [fp, #-20]	; 0xffffffec
   13924:	cmp	r3, #19
   13928:	bgt	1393c <__assert_fail@plt+0x2020>
   1392c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13930:	add	r3, r3, #1
   13934:	str	r3, [fp, #-20]	; 0xffffffec
   13938:	b	13a18 <__assert_fail@plt+0x20fc>
   1393c:	ldr	r3, [fp, #-12]
   13940:	ldrb	r3, [r3]
   13944:	cmp	r3, #0
   13948:	beq	13a18 <__assert_fail@plt+0x20fc>
   1394c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13950:	rsb	r3, r3, #0
   13954:	mov	r2, r3
   13958:	ldr	r3, [fp, #-8]
   1395c:	add	r3, r3, r2
   13960:	mov	r2, #0
   13964:	strb	r2, [r3]
   13968:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1396c:	ldrb	r3, [r3]
   13970:	cmp	r3, #0
   13974:	beq	13980 <__assert_fail@plt+0x2064>
   13978:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1397c:	b	13988 <__assert_fail@plt+0x206c>
   13980:	movw	r3, #5804	; 0x16ac
   13984:	movt	r3, #2
   13988:	sub	r2, fp, #2272	; 0x8e0
   1398c:	sub	r2, r2, #4
   13990:	sub	r2, r2, #8
   13994:	mov	r1, r2
   13998:	mov	r0, r3
   1399c:	bl	20cfc <lchmod@@Base+0x74dc>
   139a0:	mov	r3, r0
   139a4:	cmp	r3, #0
   139a8:	bne	13d84 <__assert_fail@plt+0x2468>
   139ac:	ldr	r3, [fp, #-64]	; 0xffffffc0
   139b0:	rsb	r3, r3, #0
   139b4:	mov	r2, r3
   139b8:	ldr	r3, [fp, #-8]
   139bc:	add	r3, r3, r2
   139c0:	ldr	r2, [fp, #-12]
   139c4:	ldrb	r2, [r2]
   139c8:	strb	r2, [r3]
   139cc:	sub	r3, fp, #2272	; 0x8e0
   139d0:	sub	r3, r3, #4
   139d4:	sub	r3, r3, #8
   139d8:	sub	r0, fp, #116	; 0x74
   139dc:	mov	r2, r3
   139e0:	ldr	r1, [fp, #-12]
   139e4:	bl	1337c <__assert_fail@plt+0x1a60>
   139e8:	mov	r3, r0
   139ec:	cmp	r3, #0
   139f0:	beq	13a18 <__assert_fail@plt+0x20fc>
   139f4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   139f8:	cmp	r3, #2
   139fc:	beq	13d18 <__assert_fail@plt+0x23fc>
   13a00:	bl	11778 <__errno_location@plt>
   13a04:	mov	r2, r0
   13a08:	mov	r3, #40	; 0x28
   13a0c:	str	r3, [r2]
   13a10:	nop	{0}
   13a14:	b	13d90 <__assert_fail@plt+0x2474>
   13a18:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13a1c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13a20:	add	r3, r2, r3
   13a24:	mov	r2, #0
   13a28:	strb	r2, [r3]
   13a2c:	ldr	r3, [fp, #-1148]	; 0xfffffb84
   13a30:	str	r3, [fp, #-44]	; 0xffffffd4
   13a34:	mov	r3, #0
   13a38:	str	r3, [fp, #-48]	; 0xffffffd0
   13a3c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   13a40:	cmp	r3, #0
   13a44:	beq	13a58 <__assert_fail@plt+0x213c>
   13a48:	ldr	r2, [fp, #-16]
   13a4c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13a50:	sub	r3, r2, r3
   13a54:	str	r3, [fp, #-48]	; 0xffffffd0
   13a58:	ldr	r0, [fp, #-16]
   13a5c:	bl	11730 <strlen@plt>
   13a60:	str	r0, [fp, #-76]	; 0xffffffb4
   13a64:	mov	r1, #0
   13a68:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13a6c:	add	r3, r3, #-2147483648	; 0x80000000
   13a70:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13a74:	adds	r3, r2, r3
   13a78:	bvc	13a80 <__assert_fail@plt+0x2164>
   13a7c:	mov	r1, #1
   13a80:	mov	r3, r1
   13a84:	and	r3, r3, #1
   13a88:	uxtb	r3, r3
   13a8c:	cmp	r3, #0
   13a90:	beq	13ae0 <__assert_fail@plt+0x21c4>
   13a94:	bl	1e480 <lchmod@@Base+0x4c60>
   13a98:	sub	r3, fp, #1136	; 0x470
   13a9c:	sub	r3, r3, #4
   13aa0:	sub	r3, r3, #8
   13aa4:	str	r3, [fp, #-100]	; 0xffffff9c
   13aa8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   13aac:	bl	1d05c <lchmod@@Base+0x383c>
   13ab0:	mov	r3, r0
   13ab4:	cmp	r3, #0
   13ab8:	movne	r3, #1
   13abc:	moveq	r3, #0
   13ac0:	uxtb	r3, r3
   13ac4:	eor	r3, r3, #1
   13ac8:	uxtb	r3, r3
   13acc:	cmp	r3, #0
   13ad0:	beq	13ad8 <__assert_fail@plt+0x21bc>
   13ad4:	bl	1e480 <lchmod@@Base+0x4c60>
   13ad8:	ldr	r3, [fp, #-1148]	; 0xfffffb84
   13adc:	str	r3, [fp, #-44]	; 0xffffffd4
   13ae0:	ldr	r2, [fp, #-1144]	; 0xfffffb88
   13ae4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   13ae8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13aec:	add	r3, r1, r3
   13af0:	cmp	r2, r3
   13af4:	bls	13a98 <__assert_fail@plt+0x217c>
   13af8:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   13afc:	cmp	r3, #0
   13b00:	beq	13b14 <__assert_fail@plt+0x21f8>
   13b04:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13b08:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13b0c:	add	r3, r2, r3
   13b10:	str	r3, [fp, #-16]
   13b14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13b18:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13b1c:	add	r0, r2, r3
   13b20:	ldr	r3, [fp, #-76]	; 0xffffffb4
   13b24:	add	r3, r3, #1
   13b28:	mov	r2, r3
   13b2c:	ldr	r1, [fp, #-16]
   13b30:	bl	11550 <memmove@plt>
   13b34:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13b38:	mov	r2, r3
   13b3c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13b40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13b44:	bl	11580 <memcpy@plt>
   13b48:	str	r0, [fp, #-16]
   13b4c:	ldr	r3, [fp, #-16]
   13b50:	str	r3, [fp, #-2288]	; 0xfffff710
   13b54:	mov	r3, #1
   13b58:	strb	r3, [fp, #-25]	; 0xffffffe7
   13b5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13b60:	ldrb	r3, [r3]
   13b64:	cmp	r3, #47	; 0x2f
   13b68:	bne	13bac <__assert_fail@plt+0x2290>
   13b6c:	mov	r3, #0
   13b70:	str	r3, [fp, #-80]	; 0xffffffb0
   13b74:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13b78:	mov	r2, r3
   13b7c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13b80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13b84:	bl	116dc <mempcpy@plt>
   13b88:	str	r0, [fp, #-8]
   13b8c:	ldr	r3, [fp, #-8]
   13b90:	add	r2, r3, #1
   13b94:	str	r2, [fp, #-8]
   13b98:	mov	r2, #47	; 0x2f
   13b9c:	strb	r2, [r3]
   13ba0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13ba4:	str	r3, [fp, #-32]	; 0xffffffe0
   13ba8:	b	13d1c <__assert_fail@plt+0x2400>
   13bac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13bb0:	add	r3, r3, #1
   13bb4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13bb8:	add	r3, r2, r3
   13bbc:	ldr	r2, [fp, #-8]
   13bc0:	cmp	r2, r3
   13bc4:	bls	13d1c <__assert_fail@plt+0x2400>
   13bc8:	ldr	r3, [fp, #-8]
   13bcc:	sub	r3, r3, #1
   13bd0:	str	r3, [fp, #-8]
   13bd4:	b	13be4 <__assert_fail@plt+0x22c8>
   13bd8:	ldr	r3, [fp, #-8]
   13bdc:	sub	r3, r3, #1
   13be0:	str	r3, [fp, #-8]
   13be4:	ldr	r2, [fp, #-8]
   13be8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13bec:	cmp	r2, r3
   13bf0:	bls	13d1c <__assert_fail@plt+0x2400>
   13bf4:	ldr	r3, [fp, #-8]
   13bf8:	sub	r3, r3, #1
   13bfc:	ldrb	r3, [r3]
   13c00:	cmp	r3, #47	; 0x2f
   13c04:	bne	13bd8 <__assert_fail@plt+0x22bc>
   13c08:	b	13d1c <__assert_fail@plt+0x2400>
   13c0c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13c10:	cmp	r3, #2
   13c14:	beq	13d1c <__assert_fail@plt+0x2400>
   13c18:	ldr	r0, [fp, #-16]
   13c1c:	bl	1321c <__assert_fail@plt+0x1900>
   13c20:	mov	r3, r0
   13c24:	cmp	r3, #0
   13c28:	beq	13c48 <__assert_fail@plt+0x232c>
   13c2c:	ldr	r1, [fp, #-8]
   13c30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c34:	bl	132f0 <__assert_fail@plt+0x19d4>
   13c38:	mov	r3, r0
   13c3c:	eor	r3, r3, #1
   13c40:	uxtb	r3, r3
   13c44:	b	13cbc <__assert_fail@plt+0x23a0>
   13c48:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   13c4c:	eor	r3, r3, #1
   13c50:	uxtb	r3, r3
   13c54:	cmp	r3, #0
   13c58:	beq	13c7c <__assert_fail@plt+0x2360>
   13c5c:	bl	11778 <__errno_location@plt>
   13c60:	mov	r3, r0
   13c64:	ldr	r3, [r3]
   13c68:	cmp	r3, #22
   13c6c:	movne	r3, #1
   13c70:	moveq	r3, #0
   13c74:	uxtb	r3, r3
   13c78:	b	13cbc <__assert_fail@plt+0x23a0>
   13c7c:	ldr	r3, [fp, #-16]
   13c80:	ldrb	r3, [r3]
   13c84:	cmp	r3, #0
   13c88:	bne	13cb0 <__assert_fail@plt+0x2394>
   13c8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13c90:	bl	131cc <__assert_fail@plt+0x18b0>
   13c94:	mov	r3, r0
   13c98:	eor	r3, r3, #1
   13c9c:	uxtb	r3, r3
   13ca0:	cmp	r3, #0
   13ca4:	beq	13cb0 <__assert_fail@plt+0x2394>
   13ca8:	mov	r3, #1
   13cac:	b	13cb4 <__assert_fail@plt+0x2398>
   13cb0:	mov	r3, #0
   13cb4:	and	r3, r3, #1
   13cb8:	uxtb	r3, r3
   13cbc:	cmp	r3, #0
   13cc0:	beq	13d1c <__assert_fail@plt+0x2400>
   13cc4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13cc8:	cmp	r3, #1
   13ccc:	bne	13d8c <__assert_fail@plt+0x2470>
   13cd0:	bl	11778 <__errno_location@plt>
   13cd4:	mov	r3, r0
   13cd8:	ldr	r3, [r3]
   13cdc:	cmp	r3, #2
   13ce0:	bne	13d8c <__assert_fail@plt+0x2470>
   13ce4:	movw	r1, #5808	; 0x16b0
   13ce8:	movt	r1, #2
   13cec:	ldr	r0, [fp, #-16]
   13cf0:	bl	11910 <strspn@plt>
   13cf4:	mov	r2, r0
   13cf8:	ldr	r3, [fp, #-16]
   13cfc:	add	r3, r3, r2
   13d00:	ldrb	r3, [r3]
   13d04:	cmp	r3, #0
   13d08:	bne	13d8c <__assert_fail@plt+0x2470>
   13d0c:	b	13d1c <__assert_fail@plt+0x2400>
   13d10:	nop	{0}
   13d14:	b	13d1c <__assert_fail@plt+0x2400>
   13d18:	nop	{0}
   13d1c:	ldr	r3, [fp, #-16]
   13d20:	str	r3, [fp, #-12]
   13d24:	ldr	r3, [fp, #-12]
   13d28:	ldrb	r3, [r3]
   13d2c:	cmp	r3, #0
   13d30:	bne	13688 <__assert_fail@plt+0x1d6c>
   13d34:	b	13d3c <__assert_fail@plt+0x2420>
   13d38:	nop	{0}
   13d3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d40:	add	r3, r3, #1
   13d44:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13d48:	add	r3, r2, r3
   13d4c:	ldr	r2, [fp, #-8]
   13d50:	cmp	r2, r3
   13d54:	bls	13d78 <__assert_fail@plt+0x245c>
   13d58:	ldr	r3, [fp, #-8]
   13d5c:	sub	r3, r3, #1
   13d60:	ldrb	r3, [r3]
   13d64:	cmp	r3, #47	; 0x2f
   13d68:	bne	13d78 <__assert_fail@plt+0x245c>
   13d6c:	ldr	r3, [fp, #-8]
   13d70:	sub	r3, r3, #1
   13d74:	str	r3, [fp, #-8]
   13d78:	mov	r3, #0
   13d7c:	strb	r3, [fp, #-26]	; 0xffffffe6
   13d80:	b	13d90 <__assert_fail@plt+0x2474>
   13d84:	nop	{0}
   13d88:	b	13d90 <__assert_fail@plt+0x2474>
   13d8c:	nop	{0}
   13d90:	ldr	r3, [fp, #-116]	; 0xffffff8c
   13d94:	cmp	r3, #0
   13d98:	beq	13da8 <__assert_fail@plt+0x248c>
   13d9c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   13da0:	mov	r0, r3
   13da4:	bl	18730 <__assert_fail@plt+0x6e14>
   13da8:	sub	r3, fp, #1136	; 0x470
   13dac:	sub	r3, r3, #4
   13db0:	sub	r3, r3, #8
   13db4:	mov	r0, r3
   13db8:	bl	1317c <__assert_fail@plt+0x1860>
   13dbc:	sub	r3, fp, #2176	; 0x880
   13dc0:	sub	r3, r3, #4
   13dc4:	mov	r0, r3
   13dc8:	bl	1317c <__assert_fail@plt+0x1860>
   13dcc:	ldrb	r3, [fp, #-26]	; 0xffffffe6
   13dd0:	cmp	r3, #0
   13dd4:	beq	13de8 <__assert_fail@plt+0x24cc>
   13dd8:	ldr	r0, [fp, #-2296]	; 0xfffff708
   13ddc:	bl	1317c <__assert_fail@plt+0x1860>
   13de0:	mov	r3, #0
   13de4:	b	13e68 <__assert_fail@plt+0x254c>
   13de8:	ldr	r3, [fp, #-8]
   13dec:	add	r2, r3, #1
   13df0:	str	r2, [fp, #-8]
   13df4:	mov	r2, #0
   13df8:	strb	r2, [r3]
   13dfc:	ldr	r2, [fp, #-8]
   13e00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13e04:	sub	r3, r2, r3
   13e08:	mov	r2, r3
   13e0c:	ldr	r3, [fp, #-2296]	; 0xfffff708
   13e10:	str	r3, [fp, #-104]	; 0xffffff98
   13e14:	str	r2, [fp, #-108]	; 0xffffff94
   13e18:	ldr	r1, [fp, #-108]	; 0xffffff94
   13e1c:	ldr	r0, [fp, #-104]	; 0xffffff98
   13e20:	bl	1ce0c <lchmod@@Base+0x35ec>
   13e24:	str	r0, [fp, #-112]	; 0xffffff90
   13e28:	ldr	r3, [fp, #-112]	; 0xffffff90
   13e2c:	cmp	r3, #0
   13e30:	movne	r3, #1
   13e34:	moveq	r3, #0
   13e38:	uxtb	r3, r3
   13e3c:	cmp	r3, #0
   13e40:	beq	13e4c <__assert_fail@plt+0x2530>
   13e44:	ldr	r3, [fp, #-112]	; 0xffffff90
   13e48:	b	13e50 <__assert_fail@plt+0x2534>
   13e4c:	mov	r3, #0
   13e50:	str	r3, [fp, #-84]	; 0xffffffac
   13e54:	ldr	r3, [fp, #-84]	; 0xffffffac
   13e58:	cmp	r3, #0
   13e5c:	bne	13e64 <__assert_fail@plt+0x2548>
   13e60:	bl	1e480 <lchmod@@Base+0x4c60>
   13e64:	ldr	r3, [fp, #-84]	; 0xffffffac
   13e68:	mov	r0, r3
   13e6c:	sub	sp, fp, #4
   13e70:	ldr	fp, [sp]
   13e74:	add	sp, sp, #4
   13e78:	pop	{pc}		; (ldr pc, [sp], #4)
   13e7c:	str	fp, [sp, #-8]!
   13e80:	str	lr, [sp, #4]
   13e84:	add	fp, sp, #4
   13e88:	sub	sp, sp, #1040	; 0x410
   13e8c:	str	r0, [fp, #-1040]	; 0xfffffbf0
   13e90:	str	r1, [fp, #-1044]	; 0xfffffbec
   13e94:	sub	r3, fp, #1024	; 0x400
   13e98:	sub	r3, r3, #4
   13e9c:	sub	r3, r3, #8
   13ea0:	mov	r2, r3
   13ea4:	ldr	r1, [fp, #-1044]	; 0xfffffbec
   13ea8:	ldr	r0, [fp, #-1040]	; 0xfffffbf0
   13eac:	bl	13458 <__assert_fail@plt+0x1b3c>
   13eb0:	mov	r3, r0
   13eb4:	mov	r0, r3
   13eb8:	sub	sp, fp, #4
   13ebc:	ldr	fp, [sp]
   13ec0:	add	sp, sp, #4
   13ec4:	pop	{pc}		; (ldr pc, [sp], #4)
   13ec8:	push	{fp}		; (str fp, [sp, #-4]!)
   13ecc:	add	fp, sp, #0
   13ed0:	sub	sp, sp, #12
   13ed4:	str	r0, [fp, #-8]
   13ed8:	movw	r3, #8696	; 0x21f8
   13edc:	movt	r3, #3
   13ee0:	ldr	r2, [fp, #-8]
   13ee4:	str	r2, [r3]
   13ee8:	nop	{0}
   13eec:	add	sp, fp, #0
   13ef0:	pop	{fp}		; (ldr fp, [sp], #4)
   13ef4:	bx	lr
   13ef8:	push	{fp}		; (str fp, [sp, #-4]!)
   13efc:	add	fp, sp, #0
   13f00:	sub	sp, sp, #12
   13f04:	mov	r3, r0
   13f08:	strb	r3, [fp, #-5]
   13f0c:	movw	r3, #8700	; 0x21fc
   13f10:	movt	r3, #3
   13f14:	ldrb	r2, [fp, #-5]
   13f18:	strb	r2, [r3]
   13f1c:	nop	{0}
   13f20:	add	sp, fp, #0
   13f24:	pop	{fp}		; (ldr fp, [sp], #4)
   13f28:	bx	lr
   13f2c:	str	r4, [sp, #-12]!
   13f30:	str	fp, [sp, #4]
   13f34:	str	lr, [sp, #8]
   13f38:	add	fp, sp, #8
   13f3c:	sub	sp, sp, #20
   13f40:	movw	r3, #8684	; 0x21ec
   13f44:	movt	r3, #3
   13f48:	ldr	r3, [r3]
   13f4c:	mov	r0, r3
   13f50:	bl	1f5d8 <lchmod@@Base+0x5db8>
   13f54:	mov	r3, r0
   13f58:	cmp	r3, #0
   13f5c:	beq	14030 <__assert_fail@plt+0x2714>
   13f60:	movw	r3, #8700	; 0x21fc
   13f64:	movt	r3, #3
   13f68:	ldrb	r3, [r3]
   13f6c:	eor	r3, r3, #1
   13f70:	uxtb	r3, r3
   13f74:	cmp	r3, #0
   13f78:	bne	13f90 <__assert_fail@plt+0x2674>
   13f7c:	bl	11778 <__errno_location@plt>
   13f80:	mov	r3, r0
   13f84:	ldr	r3, [r3]
   13f88:	cmp	r3, #32
   13f8c:	beq	14030 <__assert_fail@plt+0x2714>
   13f90:	movw	r0, #5812	; 0x16b4
   13f94:	movt	r0, #2
   13f98:	bl	11718 <gettext@plt>
   13f9c:	str	r0, [fp, #-16]
   13fa0:	movw	r3, #8696	; 0x21f8
   13fa4:	movt	r3, #3
   13fa8:	ldr	r3, [r3]
   13fac:	cmp	r3, #0
   13fb0:	beq	13ffc <__assert_fail@plt+0x26e0>
   13fb4:	bl	11778 <__errno_location@plt>
   13fb8:	mov	r3, r0
   13fbc:	ldr	r4, [r3]
   13fc0:	movw	r3, #8696	; 0x21f8
   13fc4:	movt	r3, #3
   13fc8:	ldr	r3, [r3]
   13fcc:	mov	r0, r3
   13fd0:	bl	1ca60 <lchmod@@Base+0x3240>
   13fd4:	mov	r2, r0
   13fd8:	ldr	r3, [fp, #-16]
   13fdc:	str	r3, [sp]
   13fe0:	mov	r3, r2
   13fe4:	movw	r2, #5824	; 0x16c0
   13fe8:	movt	r2, #2
   13fec:	mov	r1, r4
   13ff0:	mov	r0, #0
   13ff4:	bl	1167c <error@plt>
   13ff8:	b	1401c <__assert_fail@plt+0x2700>
   13ffc:	bl	11778 <__errno_location@plt>
   14000:	mov	r3, r0
   14004:	ldr	r1, [r3]
   14008:	ldr	r3, [fp, #-16]
   1400c:	movw	r2, #5832	; 0x16c8
   14010:	movt	r2, #2
   14014:	mov	r0, #0
   14018:	bl	1167c <error@plt>
   1401c:	movw	r3, #8596	; 0x2194
   14020:	movt	r3, #3
   14024:	ldr	r3, [r3]
   14028:	mov	r0, r3
   1402c:	bl	11574 <_exit@plt>
   14030:	movw	r3, #8680	; 0x21e8
   14034:	movt	r3, #3
   14038:	ldr	r3, [r3]
   1403c:	mov	r0, r3
   14040:	bl	1f5d8 <lchmod@@Base+0x5db8>
   14044:	mov	r3, r0
   14048:	cmp	r3, #0
   1404c:	beq	14064 <__assert_fail@plt+0x2748>
   14050:	movw	r3, #8596	; 0x2194
   14054:	movt	r3, #3
   14058:	ldr	r3, [r3]
   1405c:	mov	r0, r3
   14060:	bl	11574 <_exit@plt>
   14064:	nop	{0}
   14068:	sub	sp, fp, #8
   1406c:	ldr	r4, [sp]
   14070:	ldr	fp, [sp, #4]
   14074:	add	sp, sp, #8
   14078:	pop	{pc}		; (ldr pc, [sp], #4)
   1407c:	str	fp, [sp, #-8]!
   14080:	str	lr, [sp, #4]
   14084:	add	fp, sp, #4
   14088:	sub	sp, sp, #16
   1408c:	str	r0, [fp, #-16]
   14090:	ldr	r0, [fp, #-16]
   14094:	bl	14194 <__assert_fail@plt+0x2878>
   14098:	mov	r3, r0
   1409c:	str	r3, [fp, #-8]
   140a0:	ldr	r3, [fp, #-8]
   140a4:	cmp	r3, #0
   140a8:	bne	140b0 <__assert_fail@plt+0x2794>
   140ac:	bl	1e480 <lchmod@@Base+0x4c60>
   140b0:	ldr	r3, [fp, #-8]
   140b4:	mov	r0, r3
   140b8:	sub	sp, fp, #4
   140bc:	ldr	fp, [sp]
   140c0:	add	sp, sp, #4
   140c4:	pop	{pc}		; (ldr pc, [sp], #4)
   140c8:	str	fp, [sp, #-8]!
   140cc:	str	lr, [sp, #4]
   140d0:	add	fp, sp, #4
   140d4:	sub	sp, sp, #16
   140d8:	str	r0, [fp, #-16]
   140dc:	mov	r3, #0
   140e0:	str	r3, [fp, #-12]
   140e4:	ldr	r3, [fp, #-12]
   140e8:	cmp	r3, #0
   140ec:	bne	14110 <__assert_fail@plt+0x27f4>
   140f0:	ldr	r3, [fp, #-16]
   140f4:	ldrb	r3, [r3]
   140f8:	cmp	r3, #47	; 0x2f
   140fc:	bne	14108 <__assert_fail@plt+0x27ec>
   14100:	mov	r3, #1
   14104:	b	14114 <__assert_fail@plt+0x27f8>
   14108:	mov	r3, #0
   1410c:	b	14114 <__assert_fail@plt+0x27f8>
   14110:	mov	r3, #0
   14114:	ldr	r2, [fp, #-12]
   14118:	add	r3, r2, r3
   1411c:	str	r3, [fp, #-12]
   14120:	ldr	r0, [fp, #-16]
   14124:	bl	1f0a8 <lchmod@@Base+0x5888>
   14128:	mov	r2, r0
   1412c:	ldr	r3, [fp, #-16]
   14130:	sub	r3, r2, r3
   14134:	str	r3, [fp, #-8]
   14138:	b	14164 <__assert_fail@plt+0x2848>
   1413c:	ldr	r3, [fp, #-8]
   14140:	sub	r3, r3, #1
   14144:	ldr	r2, [fp, #-16]
   14148:	add	r3, r2, r3
   1414c:	ldrb	r3, [r3]
   14150:	cmp	r3, #47	; 0x2f
   14154:	bne	14178 <__assert_fail@plt+0x285c>
   14158:	ldr	r3, [fp, #-8]
   1415c:	sub	r3, r3, #1
   14160:	str	r3, [fp, #-8]
   14164:	ldr	r2, [fp, #-12]
   14168:	ldr	r3, [fp, #-8]
   1416c:	cmp	r2, r3
   14170:	bcc	1413c <__assert_fail@plt+0x2820>
   14174:	b	1417c <__assert_fail@plt+0x2860>
   14178:	nop	{0}
   1417c:	ldr	r3, [fp, #-8]
   14180:	mov	r0, r3
   14184:	sub	sp, fp, #4
   14188:	ldr	fp, [sp]
   1418c:	add	sp, sp, #4
   14190:	pop	{pc}		; (ldr pc, [sp], #4)
   14194:	str	fp, [sp, #-8]!
   14198:	str	lr, [sp, #4]
   1419c:	add	fp, sp, #4
   141a0:	sub	sp, sp, #24
   141a4:	str	r0, [fp, #-24]	; 0xffffffe8
   141a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   141ac:	bl	140c8 <__assert_fail@plt+0x27ac>
   141b0:	str	r0, [fp, #-8]
   141b4:	ldr	r3, [fp, #-8]
   141b8:	cmp	r3, #0
   141bc:	moveq	r3, #1
   141c0:	movne	r3, #0
   141c4:	strb	r3, [fp, #-9]
   141c8:	ldrb	r2, [fp, #-9]
   141cc:	ldr	r3, [fp, #-8]
   141d0:	add	r3, r2, r3
   141d4:	add	r3, r3, #1
   141d8:	mov	r0, r3
   141dc:	bl	1ef60 <lchmod@@Base+0x5740>
   141e0:	mov	r3, r0
   141e4:	str	r3, [fp, #-16]
   141e8:	ldr	r3, [fp, #-16]
   141ec:	cmp	r3, #0
   141f0:	bne	141fc <__assert_fail@plt+0x28e0>
   141f4:	mov	r3, #0
   141f8:	b	1424c <__assert_fail@plt+0x2930>
   141fc:	ldr	r2, [fp, #-8]
   14200:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14204:	ldr	r0, [fp, #-16]
   14208:	bl	11580 <memcpy@plt>
   1420c:	ldrb	r3, [fp, #-9]
   14210:	cmp	r3, #0
   14214:	beq	14234 <__assert_fail@plt+0x2918>
   14218:	ldr	r3, [fp, #-8]
   1421c:	add	r2, r3, #1
   14220:	str	r2, [fp, #-8]
   14224:	ldr	r2, [fp, #-16]
   14228:	add	r3, r2, r3
   1422c:	mov	r2, #46	; 0x2e
   14230:	strb	r2, [r3]
   14234:	ldr	r2, [fp, #-16]
   14238:	ldr	r3, [fp, #-8]
   1423c:	add	r3, r2, r3
   14240:	mov	r2, #0
   14244:	strb	r2, [r3]
   14248:	ldr	r3, [fp, #-16]
   1424c:	mov	r0, r3
   14250:	sub	sp, fp, #4
   14254:	ldr	fp, [sp]
   14258:	add	sp, sp, #4
   1425c:	pop	{pc}		; (ldr pc, [sp], #4)
   14260:	str	fp, [sp, #-8]!
   14264:	str	lr, [sp, #4]
   14268:	add	fp, sp, #4
   1426c:	sub	sp, sp, #24
   14270:	str	r0, [fp, #-16]
   14274:	str	r1, [fp, #-20]	; 0xffffffec
   14278:	str	r2, [fp, #-24]	; 0xffffffe8
   1427c:	ldr	r3, [fp, #-16]
   14280:	cmp	r3, #0
   14284:	beq	1430c <__assert_fail@plt+0x29f0>
   14288:	mov	r0, #24
   1428c:	bl	1dc0c <lchmod@@Base+0x43ec>
   14290:	mov	r3, r0
   14294:	str	r3, [fp, #-8]
   14298:	ldr	r0, [fp, #-20]	; 0xffffffec
   1429c:	bl	1e438 <lchmod@@Base+0x4c18>
   142a0:	mov	r3, r0
   142a4:	mov	r2, r3
   142a8:	ldr	r3, [fp, #-8]
   142ac:	str	r2, [r3]
   142b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   142b4:	ldrd	r2, [r3, #96]	; 0x60
   142b8:	ldr	r1, [fp, #-8]
   142bc:	strd	r2, [r1, #8]
   142c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   142c4:	ldrd	r2, [r3]
   142c8:	ldr	r1, [fp, #-8]
   142cc:	strd	r2, [r1, #16]
   142d0:	ldr	r1, [fp, #-8]
   142d4:	ldr	r0, [fp, #-16]
   142d8:	bl	191e8 <__assert_fail@plt+0x78cc>
   142dc:	str	r0, [fp, #-12]
   142e0:	ldr	r3, [fp, #-12]
   142e4:	cmp	r3, #0
   142e8:	bne	142f0 <__assert_fail@plt+0x29d4>
   142ec:	bl	1e480 <lchmod@@Base+0x4c60>
   142f0:	ldr	r2, [fp, #-12]
   142f4:	ldr	r3, [fp, #-8]
   142f8:	cmp	r2, r3
   142fc:	beq	14310 <__assert_fail@plt+0x29f4>
   14300:	ldr	r0, [fp, #-8]
   14304:	bl	195b8 <__assert_fail@plt+0x7c9c>
   14308:	b	14310 <__assert_fail@plt+0x29f4>
   1430c:	nop	{0}
   14310:	sub	sp, fp, #4
   14314:	ldr	fp, [sp]
   14318:	add	sp, sp, #4
   1431c:	pop	{pc}		; (ldr pc, [sp], #4)
   14320:	str	fp, [sp, #-8]!
   14324:	str	lr, [sp, #4]
   14328:	add	fp, sp, #4
   1432c:	sub	sp, sp, #40	; 0x28
   14330:	str	r0, [fp, #-32]	; 0xffffffe0
   14334:	str	r1, [fp, #-36]	; 0xffffffdc
   14338:	str	r2, [fp, #-40]	; 0xffffffd8
   1433c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14340:	cmp	r3, #0
   14344:	bne	14350 <__assert_fail@plt+0x2a34>
   14348:	mov	r3, #0
   1434c:	b	14394 <__assert_fail@plt+0x2a78>
   14350:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14354:	str	r3, [fp, #-28]	; 0xffffffe4
   14358:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1435c:	ldrd	r2, [r3, #96]	; 0x60
   14360:	strd	r2, [fp, #-20]	; 0xffffffec
   14364:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14368:	ldrd	r2, [r3]
   1436c:	strd	r2, [fp, #-12]
   14370:	sub	r3, fp, #28
   14374:	mov	r1, r3
   14378:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1437c:	bl	17b98 <__assert_fail@plt+0x627c>
   14380:	mov	r3, r0
   14384:	cmp	r3, #0
   14388:	movne	r3, #1
   1438c:	moveq	r3, #0
   14390:	uxtb	r3, r3
   14394:	mov	r0, r3
   14398:	sub	sp, fp, #4
   1439c:	ldr	fp, [sp]
   143a0:	add	sp, sp, #4
   143a4:	pop	{pc}		; (ldr pc, [sp], #4)
   143a8:	str	r4, [sp, #-12]!
   143ac:	str	fp, [sp, #4]
   143b0:	str	lr, [sp, #8]
   143b4:	add	fp, sp, #8
   143b8:	sub	sp, sp, #20
   143bc:	str	r0, [fp, #-24]	; 0xffffffe8
   143c0:	bl	11778 <__errno_location@plt>
   143c4:	mov	r3, r0
   143c8:	ldr	r3, [r3]
   143cc:	str	r3, [fp, #-20]	; 0xffffffec
   143d0:	bl	11778 <__errno_location@plt>
   143d4:	mov	r3, r0
   143d8:	ldr	r3, [r3]
   143dc:	str	r3, [fp, #-16]
   143e0:	bl	11778 <__errno_location@plt>
   143e4:	mov	r2, r0
   143e8:	mov	r3, #0
   143ec:	str	r3, [r2]
   143f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143f4:	bl	1155c <free@plt>
   143f8:	bl	11778 <__errno_location@plt>
   143fc:	mov	r3, r0
   14400:	ldr	r3, [r3]
   14404:	cmp	r3, #0
   14408:	moveq	r3, #1
   1440c:	movne	r3, #0
   14410:	uxtb	r3, r3
   14414:	mov	r4, r3
   14418:	bl	11778 <__errno_location@plt>
   1441c:	mov	r2, r0
   14420:	lsl	r3, r4, #2
   14424:	sub	r1, fp, #12
   14428:	add	r3, r1, r3
   1442c:	ldr	r3, [r3, #-8]
   14430:	str	r3, [r2]
   14434:	nop	{0}
   14438:	sub	sp, fp, #8
   1443c:	ldr	r4, [sp]
   14440:	ldr	fp, [sp, #4]
   14444:	add	sp, sp, #8
   14448:	pop	{pc}		; (ldr pc, [sp], #4)
   1444c:	push	{fp}		; (str fp, [sp, #-4]!)
   14450:	add	fp, sp, #0
   14454:	sub	sp, sp, #20
   14458:	str	r0, [fp, #-16]
   1445c:	str	r1, [fp, #-20]	; 0xffffffec
   14460:	ldr	r3, [fp, #-16]
   14464:	str	r3, [fp, #-8]
   14468:	ldr	r3, [fp, #-20]	; 0xffffffec
   1446c:	str	r3, [fp, #-12]
   14470:	ldr	r3, [fp, #-8]
   14474:	ldrd	r0, [r3, #8]
   14478:	ldr	r3, [fp, #-12]
   1447c:	ldrd	r2, [r3, #8]
   14480:	cmp	r1, r3
   14484:	cmpeq	r0, r2
   14488:	bne	144b0 <__assert_fail@plt+0x2b94>
   1448c:	ldr	r3, [fp, #-8]
   14490:	ldrd	r0, [r3]
   14494:	ldr	r3, [fp, #-12]
   14498:	ldrd	r2, [r3]
   1449c:	cmp	r1, r3
   144a0:	cmpeq	r0, r2
   144a4:	bne	144b0 <__assert_fail@plt+0x2b94>
   144a8:	mov	r3, #1
   144ac:	b	144b4 <__assert_fail@plt+0x2b98>
   144b0:	mov	r3, #0
   144b4:	and	r3, r3, #1
   144b8:	uxtb	r3, r3
   144bc:	mov	r0, r3
   144c0:	add	sp, fp, #0
   144c4:	pop	{fp}		; (ldr fp, [sp], #4)
   144c8:	bx	lr
   144cc:	str	fp, [sp, #-8]!
   144d0:	str	lr, [sp, #4]
   144d4:	add	fp, sp, #4
   144d8:	sub	sp, sp, #16
   144dc:	str	r0, [fp, #-16]
   144e0:	str	r1, [fp, #-20]	; 0xffffffec
   144e4:	ldr	r3, [fp, #-16]
   144e8:	str	r3, [fp, #-8]
   144ec:	ldr	r3, [fp, #-8]
   144f0:	ldrd	r0, [r3, #8]
   144f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   144f8:	mov	r2, r3
   144fc:	mov	r3, #0
   14500:	bl	20b0c <lchmod@@Base+0x72ec>
   14504:	mov	r3, r2
   14508:	mov	r0, r3
   1450c:	sub	sp, fp, #4
   14510:	ldr	fp, [sp]
   14514:	add	sp, sp, #4
   14518:	pop	{pc}		; (ldr pc, [sp], #4)
   1451c:	str	fp, [sp, #-8]!
   14520:	str	lr, [sp, #4]
   14524:	add	fp, sp, #4
   14528:	sub	sp, sp, #16
   1452c:	str	r0, [fp, #-8]
   14530:	ldr	r3, [fp, #-8]
   14534:	ldr	r2, [r3, #48]	; 0x30
   14538:	movw	r3, #258	; 0x102
   1453c:	and	r3, r3, r2
   14540:	cmp	r3, #0
   14544:	beq	14598 <__assert_fail@plt+0x2c7c>
   14548:	movw	r3, #17320	; 0x43a8
   1454c:	movt	r3, #1
   14550:	str	r3, [sp]
   14554:	movw	r3, #17484	; 0x444c
   14558:	movt	r3, #1
   1455c:	movw	r2, #17612	; 0x44cc
   14560:	movt	r2, #1
   14564:	mov	r1, #0
   14568:	mov	r0, #31
   1456c:	bl	1843c <__assert_fail@plt+0x6b20>
   14570:	mov	r3, r0
   14574:	mov	r2, r3
   14578:	ldr	r3, [fp, #-8]
   1457c:	str	r2, [r3, #56]	; 0x38
   14580:	ldr	r3, [fp, #-8]
   14584:	ldr	r3, [r3, #56]	; 0x38
   14588:	cmp	r3, #0
   1458c:	bne	145d8 <__assert_fail@plt+0x2cbc>
   14590:	mov	r3, #0
   14594:	b	145dc <__assert_fail@plt+0x2cc0>
   14598:	mov	r0, #32
   1459c:	bl	1ef60 <lchmod@@Base+0x5740>
   145a0:	mov	r3, r0
   145a4:	mov	r2, r3
   145a8:	ldr	r3, [fp, #-8]
   145ac:	str	r2, [r3, #56]	; 0x38
   145b0:	ldr	r3, [fp, #-8]
   145b4:	ldr	r3, [r3, #56]	; 0x38
   145b8:	cmp	r3, #0
   145bc:	bne	145c8 <__assert_fail@plt+0x2cac>
   145c0:	mov	r3, #0
   145c4:	b	145dc <__assert_fail@plt+0x2cc0>
   145c8:	ldr	r3, [fp, #-8]
   145cc:	ldr	r3, [r3, #56]	; 0x38
   145d0:	mov	r0, r3
   145d4:	bl	1f714 <lchmod@@Base+0x5ef4>
   145d8:	mov	r3, #1
   145dc:	mov	r0, r3
   145e0:	sub	sp, fp, #4
   145e4:	ldr	fp, [sp]
   145e8:	add	sp, sp, #4
   145ec:	pop	{pc}		; (ldr pc, [sp], #4)
   145f0:	str	fp, [sp, #-8]!
   145f4:	str	lr, [sp, #4]
   145f8:	add	fp, sp, #4
   145fc:	sub	sp, sp, #24
   14600:	str	r0, [fp, #-24]	; 0xffffffe8
   14604:	str	r1, [fp, #-28]	; 0xffffffe4
   14608:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1460c:	ldr	r2, [r3, #48]	; 0x30
   14610:	movw	r3, #258	; 0x102
   14614:	and	r3, r3, r2
   14618:	cmp	r3, #0
   1461c:	beq	146e0 <__assert_fail@plt+0x2dc4>
   14620:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14624:	add	r3, r3, #64	; 0x40
   14628:	str	r3, [fp, #-8]
   1462c:	mov	r0, #24
   14630:	bl	1ef60 <lchmod@@Base+0x5740>
   14634:	mov	r3, r0
   14638:	str	r3, [fp, #-12]
   1463c:	ldr	r3, [fp, #-12]
   14640:	cmp	r3, #0
   14644:	bne	14650 <__assert_fail@plt+0x2d34>
   14648:	mov	r3, #0
   1464c:	b	14724 <__assert_fail@plt+0x2e08>
   14650:	ldr	r3, [fp, #-8]
   14654:	ldrd	r2, [r3]
   14658:	ldr	r1, [fp, #-12]
   1465c:	strd	r2, [r1]
   14660:	ldr	r3, [fp, #-8]
   14664:	ldrd	r2, [r3, #96]	; 0x60
   14668:	ldr	r1, [fp, #-12]
   1466c:	strd	r2, [r1, #8]
   14670:	ldr	r3, [fp, #-12]
   14674:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14678:	str	r2, [r3, #16]
   1467c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14680:	ldr	r3, [r3, #56]	; 0x38
   14684:	ldr	r1, [fp, #-12]
   14688:	mov	r0, r3
   1468c:	bl	191e8 <__assert_fail@plt+0x78cc>
   14690:	str	r0, [fp, #-16]
   14694:	ldr	r2, [fp, #-16]
   14698:	ldr	r3, [fp, #-12]
   1469c:	cmp	r2, r3
   146a0:	beq	14720 <__assert_fail@plt+0x2e04>
   146a4:	ldr	r0, [fp, #-12]
   146a8:	bl	143a8 <__assert_fail@plt+0x2a8c>
   146ac:	ldr	r3, [fp, #-16]
   146b0:	cmp	r3, #0
   146b4:	bne	146c0 <__assert_fail@plt+0x2da4>
   146b8:	mov	r3, #0
   146bc:	b	14724 <__assert_fail@plt+0x2e08>
   146c0:	ldr	r3, [fp, #-16]
   146c4:	ldr	r2, [r3, #16]
   146c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   146cc:	str	r2, [r3]
   146d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   146d4:	mov	r2, #2
   146d8:	strh	r2, [r3, #56]	; 0x38
   146dc:	b	14720 <__assert_fail@plt+0x2e04>
   146e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   146e4:	ldr	r2, [r3, #56]	; 0x38
   146e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   146ec:	add	r3, r3, #64	; 0x40
   146f0:	mov	r1, r3
   146f4:	mov	r0, r2
   146f8:	bl	1f754 <lchmod@@Base+0x5f34>
   146fc:	mov	r3, r0
   14700:	cmp	r3, #0
   14704:	beq	14720 <__assert_fail@plt+0x2e04>
   14708:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1470c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14710:	str	r2, [r3]
   14714:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14718:	mov	r2, #2
   1471c:	strh	r2, [r3, #56]	; 0x38
   14720:	mov	r3, #1
   14724:	mov	r0, r3
   14728:	sub	sp, fp, #4
   1472c:	ldr	fp, [sp]
   14730:	add	sp, sp, #4
   14734:	pop	{pc}		; (ldr pc, [sp], #4)
   14738:	str	fp, [sp, #-8]!
   1473c:	str	lr, [sp, #4]
   14740:	add	fp, sp, #4
   14744:	sub	sp, sp, #48	; 0x30
   14748:	str	r0, [fp, #-48]	; 0xffffffd0
   1474c:	str	r1, [fp, #-52]	; 0xffffffcc
   14750:	ldr	r3, [fp, #-52]	; 0xffffffcc
   14754:	add	r3, r3, #64	; 0x40
   14758:	str	r3, [fp, #-8]
   1475c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14760:	ldr	r2, [r3, #48]	; 0x30
   14764:	movw	r3, #258	; 0x102
   14768:	and	r3, r3, r2
   1476c:	cmp	r3, #0
   14770:	beq	147c4 <__assert_fail@plt+0x2ea8>
   14774:	ldr	r3, [fp, #-8]
   14778:	ldrd	r2, [r3]
   1477c:	strd	r2, [fp, #-44]	; 0xffffffd4
   14780:	ldr	r3, [fp, #-8]
   14784:	ldrd	r2, [r3, #96]	; 0x60
   14788:	strd	r2, [fp, #-36]	; 0xffffffdc
   1478c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14790:	ldr	r3, [r3, #56]	; 0x38
   14794:	sub	r2, fp, #44	; 0x2c
   14798:	mov	r1, r2
   1479c:	mov	r0, r3
   147a0:	bl	19258 <__assert_fail@plt+0x793c>
   147a4:	str	r0, [fp, #-12]
   147a8:	ldr	r3, [fp, #-12]
   147ac:	cmp	r3, #0
   147b0:	bne	147b8 <__assert_fail@plt+0x2e9c>
   147b4:	bl	118c8 <abort@plt>
   147b8:	ldr	r0, [fp, #-12]
   147bc:	bl	143a8 <__assert_fail@plt+0x2a8c>
   147c0:	b	1486c <__assert_fail@plt+0x2f50>
   147c4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   147c8:	ldr	r3, [r3, #4]
   147cc:	str	r3, [fp, #-16]
   147d0:	ldr	r3, [fp, #-16]
   147d4:	cmp	r3, #0
   147d8:	beq	1486c <__assert_fail@plt+0x2f50>
   147dc:	ldr	r3, [fp, #-16]
   147e0:	ldr	r3, [r3, #48]	; 0x30
   147e4:	cmp	r3, #0
   147e8:	blt	1486c <__assert_fail@plt+0x2f50>
   147ec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   147f0:	ldr	r3, [r3, #56]	; 0x38
   147f4:	ldrd	r2, [r3, #16]
   147f8:	orrs	r3, r2, r3
   147fc:	bne	14804 <__assert_fail@plt+0x2ee8>
   14800:	bl	118c8 <abort@plt>
   14804:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14808:	ldr	r3, [r3, #56]	; 0x38
   1480c:	ldrd	r0, [r3]
   14810:	ldr	r3, [fp, #-8]
   14814:	ldrd	r2, [r3, #96]	; 0x60
   14818:	cmp	r1, r3
   1481c:	cmpeq	r0, r2
   14820:	bne	1486c <__assert_fail@plt+0x2f50>
   14824:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14828:	ldr	r3, [r3, #56]	; 0x38
   1482c:	ldrd	r0, [r3, #8]
   14830:	ldr	r3, [fp, #-8]
   14834:	ldrd	r2, [r3]
   14838:	cmp	r1, r3
   1483c:	cmpeq	r0, r2
   14840:	bne	1486c <__assert_fail@plt+0x2f50>
   14844:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14848:	ldr	r1, [r3, #56]	; 0x38
   1484c:	ldr	r3, [fp, #-16]
   14850:	ldrd	r2, [r3, #64]	; 0x40
   14854:	strd	r2, [r1, #8]
   14858:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1485c:	ldr	r1, [r3, #56]	; 0x38
   14860:	ldr	r3, [fp, #-16]
   14864:	ldrd	r2, [r3, #160]	; 0xa0
   14868:	strd	r2, [r1]
   1486c:	nop	{0}
   14870:	sub	sp, fp, #4
   14874:	ldr	fp, [sp]
   14878:	add	sp, sp, #4
   1487c:	pop	{pc}		; (ldr pc, [sp], #4)
   14880:	str	fp, [sp, #-8]!
   14884:	str	lr, [sp, #4]
   14888:	add	fp, sp, #4
   1488c:	sub	sp, sp, #8
   14890:	str	r0, [fp, #-8]
   14894:	ldr	r3, [fp, #-8]
   14898:	ldr	r2, [r3, #48]	; 0x30
   1489c:	movw	r3, #258	; 0x102
   148a0:	and	r3, r3, r2
   148a4:	cmp	r3, #0
   148a8:	beq	148d0 <__assert_fail@plt+0x2fb4>
   148ac:	ldr	r3, [fp, #-8]
   148b0:	ldr	r3, [r3, #56]	; 0x38
   148b4:	cmp	r3, #0
   148b8:	beq	148e0 <__assert_fail@plt+0x2fc4>
   148bc:	ldr	r3, [fp, #-8]
   148c0:	ldr	r3, [r3, #56]	; 0x38
   148c4:	mov	r0, r3
   148c8:	bl	18730 <__assert_fail@plt+0x6e14>
   148cc:	b	148e0 <__assert_fail@plt+0x2fc4>
   148d0:	ldr	r3, [fp, #-8]
   148d4:	ldr	r3, [r3, #56]	; 0x38
   148d8:	mov	r0, r3
   148dc:	bl	143a8 <__assert_fail@plt+0x2a8c>
   148e0:	nop	{0}
   148e4:	sub	sp, fp, #4
   148e8:	ldr	fp, [sp]
   148ec:	add	sp, sp, #4
   148f0:	pop	{pc}		; (ldr pc, [sp], #4)
   148f4:	str	fp, [sp, #-8]!
   148f8:	str	lr, [sp, #4]
   148fc:	add	fp, sp, #4
   14900:	sub	sp, sp, #16
   14904:	str	r0, [fp, #-16]
   14908:	b	1492c <__assert_fail@plt+0x3010>
   1490c:	ldr	r0, [fp, #-16]
   14910:	bl	19770 <__assert_fail@plt+0x7e54>
   14914:	str	r0, [fp, #-8]
   14918:	ldr	r3, [fp, #-8]
   1491c:	cmp	r3, #0
   14920:	blt	1492c <__assert_fail@plt+0x3010>
   14924:	ldr	r0, [fp, #-8]
   14928:	bl	118d4 <close@plt>
   1492c:	ldr	r0, [fp, #-16]
   14930:	bl	19688 <__assert_fail@plt+0x7d6c>
   14934:	mov	r3, r0
   14938:	eor	r3, r3, #1
   1493c:	uxtb	r3, r3
   14940:	cmp	r3, #0
   14944:	bne	1490c <__assert_fail@plt+0x2ff0>
   14948:	nop	{0}
   1494c:	sub	sp, fp, #4
   14950:	ldr	fp, [sp]
   14954:	add	sp, sp, #4
   14958:	pop	{pc}		; (ldr pc, [sp], #4)
   1495c:	str	fp, [sp, #-8]!
   14960:	str	lr, [sp, #4]
   14964:	add	fp, sp, #4
   14968:	sub	sp, sp, #8
   1496c:	str	r0, [fp, #-8]
   14970:	mov	r3, r1
   14974:	strb	r3, [fp, #-9]
   14978:	ldr	r3, [fp, #-8]
   1497c:	ldrh	r3, [r3, #56]	; 0x38
   14980:	cmp	r3, #11
   14984:	beq	1498c <__assert_fail@plt+0x3070>
   14988:	bl	118c8 <abort@plt>
   1498c:	ldrb	r3, [fp, #-9]
   14990:	cmp	r3, #0
   14994:	beq	149a4 <__assert_fail@plt+0x3088>
   14998:	mov	r2, #2
   1499c:	mov	r3, #0
   149a0:	b	149ac <__assert_fail@plt+0x3090>
   149a4:	mov	r2, #1
   149a8:	mov	r3, #0
   149ac:	ldr	r1, [fp, #-8]
   149b0:	strd	r2, [r1, #112]	; 0x70
   149b4:	nop	{0}
   149b8:	sub	sp, fp, #4
   149bc:	ldr	fp, [sp]
   149c0:	add	sp, sp, #4
   149c4:	pop	{pc}		; (ldr pc, [sp], #4)
   149c8:	str	fp, [sp, #-8]!
   149cc:	str	lr, [sp, #4]
   149d0:	add	fp, sp, #4
   149d4:	sub	sp, sp, #24
   149d8:	str	r0, [fp, #-16]
   149dc:	str	r1, [fp, #-20]	; 0xffffffec
   149e0:	mov	r3, r2
   149e4:	strb	r3, [fp, #-21]	; 0xffffffeb
   149e8:	ldr	r3, [fp, #-16]
   149ec:	ldr	r3, [r3, #32]
   149f0:	str	r3, [fp, #-8]
   149f4:	ldr	r2, [fp, #-8]
   149f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   149fc:	cmp	r2, r3
   14a00:	bne	14a14 <__assert_fail@plt+0x30f8>
   14a04:	ldr	r3, [fp, #-8]
   14a08:	cmn	r3, #100	; 0x64
   14a0c:	beq	14a14 <__assert_fail@plt+0x30f8>
   14a10:	bl	118c8 <abort@plt>
   14a14:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   14a18:	cmp	r3, #0
   14a1c:	beq	14a50 <__assert_fail@plt+0x3134>
   14a20:	ldr	r3, [fp, #-16]
   14a24:	add	r3, r3, #60	; 0x3c
   14a28:	ldr	r1, [fp, #-8]
   14a2c:	mov	r0, r3
   14a30:	bl	196b0 <__assert_fail@plt+0x7d94>
   14a34:	str	r0, [fp, #-12]
   14a38:	ldr	r3, [fp, #-12]
   14a3c:	cmp	r3, #0
   14a40:	blt	14a78 <__assert_fail@plt+0x315c>
   14a44:	ldr	r0, [fp, #-12]
   14a48:	bl	118d4 <close@plt>
   14a4c:	b	14a78 <__assert_fail@plt+0x315c>
   14a50:	ldr	r3, [fp, #-16]
   14a54:	ldr	r3, [r3, #48]	; 0x30
   14a58:	and	r3, r3, #4
   14a5c:	cmp	r3, #0
   14a60:	bne	14a78 <__assert_fail@plt+0x315c>
   14a64:	ldr	r3, [fp, #-8]
   14a68:	cmp	r3, #0
   14a6c:	blt	14a78 <__assert_fail@plt+0x315c>
   14a70:	ldr	r0, [fp, #-8]
   14a74:	bl	118d4 <close@plt>
   14a78:	ldr	r3, [fp, #-16]
   14a7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14a80:	str	r2, [r3, #32]
   14a84:	nop	{0}
   14a88:	sub	sp, fp, #4
   14a8c:	ldr	fp, [sp]
   14a90:	add	sp, sp, #4
   14a94:	pop	{pc}		; (ldr pc, [sp], #4)
   14a98:	str	fp, [sp, #-8]!
   14a9c:	str	lr, [sp, #4]
   14aa0:	add	fp, sp, #4
   14aa4:	sub	sp, sp, #16
   14aa8:	str	r0, [fp, #-16]
   14aac:	ldr	r3, [fp, #-16]
   14ab0:	ldr	r3, [r3, #48]	; 0x30
   14ab4:	and	r3, r3, #4
   14ab8:	cmp	r3, #0
   14abc:	bne	14b4c <__assert_fail@plt+0x3230>
   14ac0:	ldr	r3, [fp, #-16]
   14ac4:	ldr	r3, [r3, #48]	; 0x30
   14ac8:	and	r3, r3, #512	; 0x200
   14acc:	cmp	r3, #0
   14ad0:	beq	14b0c <__assert_fail@plt+0x31f0>
   14ad4:	ldr	r3, [fp, #-16]
   14ad8:	ldr	r3, [r3, #48]	; 0x30
   14adc:	and	r3, r3, #512	; 0x200
   14ae0:	cmp	r3, #0
   14ae4:	bne	14af4 <__assert_fail@plt+0x31d8>
   14ae8:	ldr	r3, [fp, #-16]
   14aec:	ldr	r3, [r3, #28]
   14af0:	b	14af8 <__assert_fail@plt+0x31dc>
   14af4:	mvn	r3, #99	; 0x63
   14af8:	mov	r2, #1
   14afc:	mov	r1, r3
   14b00:	ldr	r0, [fp, #-16]
   14b04:	bl	149c8 <__assert_fail@plt+0x30ac>
   14b08:	b	14b4c <__assert_fail@plt+0x3230>
   14b0c:	ldr	r3, [fp, #-16]
   14b10:	ldr	r3, [r3, #48]	; 0x30
   14b14:	and	r3, r3, #512	; 0x200
   14b18:	cmp	r3, #0
   14b1c:	bne	14b2c <__assert_fail@plt+0x3210>
   14b20:	ldr	r3, [fp, #-16]
   14b24:	ldr	r3, [r3, #28]
   14b28:	b	14b30 <__assert_fail@plt+0x3214>
   14b2c:	mvn	r3, #99	; 0x63
   14b30:	mov	r0, r3
   14b34:	bl	11844 <fchdir@plt>
   14b38:	mov	r3, r0
   14b3c:	cmp	r3, #0
   14b40:	beq	14b4c <__assert_fail@plt+0x3230>
   14b44:	mov	r3, #1
   14b48:	b	14b50 <__assert_fail@plt+0x3234>
   14b4c:	mov	r3, #0
   14b50:	str	r3, [fp, #-8]
   14b54:	ldr	r3, [fp, #-16]
   14b58:	add	r3, r3, #60	; 0x3c
   14b5c:	mov	r0, r3
   14b60:	bl	148f4 <__assert_fail@plt+0x2fd8>
   14b64:	ldr	r3, [fp, #-8]
   14b68:	mov	r0, r3
   14b6c:	sub	sp, fp, #4
   14b70:	ldr	fp, [sp]
   14b74:	add	sp, sp, #4
   14b78:	pop	{pc}		; (ldr pc, [sp], #4)
   14b7c:	str	fp, [sp, #-8]!
   14b80:	str	lr, [sp, #4]
   14b84:	add	fp, sp, #4
   14b88:	sub	sp, sp, #16
   14b8c:	str	r0, [fp, #-16]
   14b90:	str	r1, [fp, #-20]	; 0xffffffec
   14b94:	ldr	r3, [fp, #-16]
   14b98:	ldr	r3, [r3, #48]	; 0x30
   14b9c:	lsl	r3, r3, #11
   14ba0:	and	r3, r3, #32768	; 0x8000
   14ba4:	orr	r3, r3, #540672	; 0x84000
   14ba8:	orr	r3, r3, #2304	; 0x900
   14bac:	str	r3, [fp, #-8]
   14bb0:	ldr	r3, [fp, #-16]
   14bb4:	ldr	r3, [r3, #48]	; 0x30
   14bb8:	and	r3, r3, #512	; 0x200
   14bbc:	cmp	r3, #0
   14bc0:	beq	14be4 <__assert_fail@plt+0x32c8>
   14bc4:	ldr	r3, [fp, #-16]
   14bc8:	ldr	r3, [r3, #32]
   14bcc:	ldr	r2, [fp, #-8]
   14bd0:	ldr	r1, [fp, #-20]	; 0xffffffec
   14bd4:	mov	r0, r3
   14bd8:	bl	1a324 <lchmod@@Base+0xb04>
   14bdc:	mov	r3, r0
   14be0:	b	14bf4 <__assert_fail@plt+0x32d8>
   14be4:	ldr	r1, [fp, #-8]
   14be8:	ldr	r0, [fp, #-20]	; 0xffffffec
   14bec:	bl	1fd6c <lchmod@@Base+0x654c>
   14bf0:	mov	r3, r0
   14bf4:	str	r3, [fp, #-12]
   14bf8:	ldr	r3, [fp, #-12]
   14bfc:	mov	r0, r3
   14c00:	sub	sp, fp, #4
   14c04:	ldr	fp, [sp]
   14c08:	add	sp, sp, #4
   14c0c:	pop	{pc}		; (ldr pc, [sp], #4)
   14c10:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14c14:	strd	r6, [sp, #8]
   14c18:	str	r8, [sp, #16]
   14c1c:	str	fp, [sp, #20]
   14c20:	str	lr, [sp, #24]
   14c24:	add	fp, sp, #24
   14c28:	sub	sp, sp, #36	; 0x24
   14c2c:	str	r0, [fp, #-56]	; 0xffffffc8
   14c30:	mov	r7, r1
   14c34:	str	r2, [fp, #-60]	; 0xffffffc4
   14c38:	mov	r3, #0
   14c3c:	str	r3, [fp, #-32]	; 0xffffffe0
   14c40:	mov	r3, #0
   14c44:	str	r3, [fp, #-36]	; 0xffffffdc
   14c48:	bic	r3, r7, #4080	; 0xff0
   14c4c:	bic	r3, r3, #15
   14c50:	cmp	r3, #0
   14c54:	beq	14c70 <__assert_fail@plt+0x3354>
   14c58:	bl	11778 <__errno_location@plt>
   14c5c:	mov	r2, r0
   14c60:	mov	r3, #22
   14c64:	str	r3, [r2]
   14c68:	mov	r3, #0
   14c6c:	b	15090 <__assert_fail@plt+0x3774>
   14c70:	and	r3, r7, #4
   14c74:	cmp	r3, #0
   14c78:	beq	14ca0 <__assert_fail@plt+0x3384>
   14c7c:	and	r3, r7, #512	; 0x200
   14c80:	cmp	r3, #0
   14c84:	beq	14ca0 <__assert_fail@plt+0x3384>
   14c88:	bl	11778 <__errno_location@plt>
   14c8c:	mov	r2, r0
   14c90:	mov	r3, #22
   14c94:	str	r3, [r2]
   14c98:	mov	r3, #0
   14c9c:	b	15090 <__assert_fail@plt+0x3774>
   14ca0:	and	r3, r7, #18
   14ca4:	cmp	r3, #0
   14ca8:	bne	14cc4 <__assert_fail@plt+0x33a8>
   14cac:	bl	11778 <__errno_location@plt>
   14cb0:	mov	r2, r0
   14cb4:	mov	r3, #22
   14cb8:	str	r3, [r2]
   14cbc:	mov	r3, #0
   14cc0:	b	15090 <__assert_fail@plt+0x3774>
   14cc4:	mov	r1, #96	; 0x60
   14cc8:	mov	r0, #1
   14ccc:	bl	1ee90 <lchmod@@Base+0x5670>
   14cd0:	mov	r3, r0
   14cd4:	mov	r4, r3
   14cd8:	cmp	r4, #0
   14cdc:	bne	14ce8 <__assert_fail@plt+0x33cc>
   14ce0:	mov	r3, #0
   14ce4:	b	15090 <__assert_fail@plt+0x3774>
   14ce8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14cec:	str	r3, [r4, #44]	; 0x2c
   14cf0:	str	r7, [r4, #48]	; 0x30
   14cf4:	ldr	r3, [r4, #48]	; 0x30
   14cf8:	and	r3, r3, #2
   14cfc:	cmp	r3, #0
   14d00:	beq	14d1c <__assert_fail@plt+0x3400>
   14d04:	ldr	r3, [r4, #48]	; 0x30
   14d08:	orr	r3, r3, #4
   14d0c:	str	r3, [r4, #48]	; 0x30
   14d10:	ldr	r3, [r4, #48]	; 0x30
   14d14:	bic	r3, r3, #512	; 0x200
   14d18:	str	r3, [r4, #48]	; 0x30
   14d1c:	mvn	r3, #99	; 0x63
   14d20:	str	r3, [r4, #32]
   14d24:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14d28:	bl	174e0 <__assert_fail@plt+0x5bc4>
   14d2c:	str	r0, [fp, #-44]	; 0xffffffd4
   14d30:	ldr	r3, [fp, #-44]	; 0xffffffd4
   14d34:	cmp	r3, #4096	; 0x1000
   14d38:	movcs	r3, r3
   14d3c:	movcc	r3, #4096	; 0x1000
   14d40:	mov	r1, r3
   14d44:	mov	r0, r4
   14d48:	bl	172b4 <__assert_fail@plt+0x5998>
   14d4c:	mov	r3, r0
   14d50:	eor	r3, r3, #1
   14d54:	uxtb	r3, r3
   14d58:	cmp	r3, #0
   14d5c:	bne	15080 <__assert_fail@plt+0x3764>
   14d60:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14d64:	ldr	r3, [r3]
   14d68:	cmp	r3, #0
   14d6c:	beq	14da0 <__assert_fail@plt+0x3484>
   14d70:	mov	r2, #0
   14d74:	movw	r1, #5836	; 0x16cc
   14d78:	movt	r1, #2
   14d7c:	mov	r0, r4
   14d80:	bl	17184 <__assert_fail@plt+0x5868>
   14d84:	str	r0, [fp, #-32]	; 0xffffffe0
   14d88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14d8c:	cmp	r3, #0
   14d90:	beq	1506c <__assert_fail@plt+0x3750>
   14d94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14d98:	mvn	r2, #0
   14d9c:	str	r2, [r3, #48]	; 0x30
   14da0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14da4:	cmp	r3, #0
   14da8:	beq	14dbc <__assert_fail@plt+0x34a0>
   14dac:	ldr	r3, [r4, #48]	; 0x30
   14db0:	and	r3, r3, #1024	; 0x400
   14db4:	cmp	r3, #0
   14db8:	beq	14dc4 <__assert_fail@plt+0x34a8>
   14dbc:	mov	r3, #1
   14dc0:	b	14dc8 <__assert_fail@plt+0x34ac>
   14dc4:	mov	r3, #0
   14dc8:	strb	r3, [fp, #-45]	; 0xffffffd3
   14dcc:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   14dd0:	and	r3, r3, #1
   14dd4:	strb	r3, [fp, #-45]	; 0xffffffd3
   14dd8:	mov	r6, #0
   14ddc:	mov	r8, #0
   14de0:	b	14f40 <__assert_fail@plt+0x3624>
   14de4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14de8:	ldr	r3, [r3]
   14dec:	mov	r0, r3
   14df0:	bl	11730 <strlen@plt>
   14df4:	str	r0, [fp, #-40]	; 0xffffffd8
   14df8:	and	r3, r7, #2048	; 0x800
   14dfc:	cmp	r3, #0
   14e00:	bne	14e70 <__assert_fail@plt+0x3554>
   14e04:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14e08:	ldr	r3, [r3]
   14e0c:	str	r3, [fp, #-52]	; 0xffffffcc
   14e10:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14e14:	cmp	r3, #2
   14e18:	bls	14e70 <__assert_fail@plt+0x3554>
   14e1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14e20:	sub	r3, r3, #1
   14e24:	ldr	r2, [fp, #-52]	; 0xffffffcc
   14e28:	add	r3, r2, r3
   14e2c:	ldrb	r3, [r3]
   14e30:	cmp	r3, #47	; 0x2f
   14e34:	bne	14e70 <__assert_fail@plt+0x3554>
   14e38:	b	14e48 <__assert_fail@plt+0x352c>
   14e3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14e40:	sub	r3, r3, #1
   14e44:	str	r3, [fp, #-40]	; 0xffffffd8
   14e48:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14e4c:	cmp	r3, #1
   14e50:	bls	14e70 <__assert_fail@plt+0x3554>
   14e54:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14e58:	sub	r3, r3, #2
   14e5c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   14e60:	add	r3, r2, r3
   14e64:	ldrb	r3, [r3]
   14e68:	cmp	r3, #47	; 0x2f
   14e6c:	beq	14e3c <__assert_fail@plt+0x3520>
   14e70:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14e74:	ldr	r3, [r3]
   14e78:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14e7c:	mov	r1, r3
   14e80:	mov	r0, r4
   14e84:	bl	17184 <__assert_fail@plt+0x5868>
   14e88:	mov	r5, r0
   14e8c:	cmp	r5, #0
   14e90:	beq	15044 <__assert_fail@plt+0x3728>
   14e94:	mov	r3, #0
   14e98:	str	r3, [r5, #48]	; 0x30
   14e9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14ea0:	str	r3, [r5, #4]
   14ea4:	add	r3, r5, #168	; 0xa8
   14ea8:	str	r3, [r5, #24]
   14eac:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   14eb0:	cmp	r3, #0
   14eb4:	beq	14ed8 <__assert_fail@plt+0x35bc>
   14eb8:	cmp	r6, #0
   14ebc:	beq	14ed8 <__assert_fail@plt+0x35bc>
   14ec0:	mov	r3, #11
   14ec4:	strh	r3, [r5, #56]	; 0x38
   14ec8:	mov	r1, #1
   14ecc:	mov	r0, r5
   14ed0:	bl	1495c <__assert_fail@plt+0x3040>
   14ed4:	b	14ef0 <__assert_fail@plt+0x35d4>
   14ed8:	mov	r2, #0
   14edc:	mov	r1, r5
   14ee0:	mov	r0, r4
   14ee4:	bl	16dd0 <__assert_fail@plt+0x54b4>
   14ee8:	mov	r3, r0
   14eec:	strh	r3, [r5, #56]	; 0x38
   14ef0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14ef4:	cmp	r3, #0
   14ef8:	beq	14f08 <__assert_fail@plt+0x35ec>
   14efc:	str	r6, [r5, #8]
   14f00:	mov	r6, r5
   14f04:	b	14f30 <__assert_fail@plt+0x3614>
   14f08:	mov	r3, #0
   14f0c:	str	r3, [r5, #8]
   14f10:	cmp	r6, #0
   14f14:	bne	14f24 <__assert_fail@plt+0x3608>
   14f18:	mov	r6, r5
   14f1c:	str	r6, [fp, #-36]	; 0xffffffdc
   14f20:	b	14f30 <__assert_fail@plt+0x3614>
   14f24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14f28:	str	r5, [r3, #8]
   14f2c:	str	r5, [fp, #-36]	; 0xffffffdc
   14f30:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14f34:	add	r3, r3, #4
   14f38:	str	r3, [fp, #-56]	; 0xffffffc8
   14f3c:	add	r8, r8, #1
   14f40:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14f44:	ldr	r3, [r3]
   14f48:	cmp	r3, #0
   14f4c:	bne	14de4 <__assert_fail@plt+0x34c8>
   14f50:	ldr	r3, [fp, #-60]	; 0xffffffc4
   14f54:	cmp	r3, #0
   14f58:	beq	14f78 <__assert_fail@plt+0x365c>
   14f5c:	cmp	r8, #1
   14f60:	bls	14f78 <__assert_fail@plt+0x365c>
   14f64:	mov	r2, r8
   14f68:	mov	r1, r6
   14f6c:	mov	r0, r4
   14f70:	bl	17020 <__assert_fail@plt+0x5704>
   14f74:	mov	r6, r0
   14f78:	mov	r2, #0
   14f7c:	movw	r1, #5836	; 0x16cc
   14f80:	movt	r1, #2
   14f84:	mov	r0, r4
   14f88:	bl	17184 <__assert_fail@plt+0x5868>
   14f8c:	mov	r3, r0
   14f90:	str	r3, [r4]
   14f94:	ldr	r3, [r4]
   14f98:	cmp	r3, #0
   14f9c:	beq	1504c <__assert_fail@plt+0x3730>
   14fa0:	ldr	r3, [r4]
   14fa4:	str	r6, [r3, #8]
   14fa8:	ldr	r3, [r4]
   14fac:	mov	r2, #9
   14fb0:	strh	r2, [r3, #56]	; 0x38
   14fb4:	ldr	r3, [r4]
   14fb8:	mov	r2, #1
   14fbc:	str	r2, [r3, #48]	; 0x30
   14fc0:	mov	r0, r4
   14fc4:	bl	1451c <__assert_fail@plt+0x2c00>
   14fc8:	mov	r3, r0
   14fcc:	eor	r3, r3, #1
   14fd0:	uxtb	r3, r3
   14fd4:	cmp	r3, #0
   14fd8:	bne	15054 <__assert_fail@plt+0x3738>
   14fdc:	ldr	r3, [r4, #48]	; 0x30
   14fe0:	and	r3, r3, #4
   14fe4:	cmp	r3, #0
   14fe8:	bne	1502c <__assert_fail@plt+0x3710>
   14fec:	ldr	r3, [r4, #48]	; 0x30
   14ff0:	and	r3, r3, #512	; 0x200
   14ff4:	cmp	r3, #0
   14ff8:	bne	1502c <__assert_fail@plt+0x3710>
   14ffc:	movw	r1, #5840	; 0x16d0
   15000:	movt	r1, #2
   15004:	mov	r0, r4
   15008:	bl	14b7c <__assert_fail@plt+0x3260>
   1500c:	mov	r3, r0
   15010:	str	r3, [r4, #28]
   15014:	ldr	r3, [r4, #28]
   15018:	cmp	r3, #0
   1501c:	bge	1502c <__assert_fail@plt+0x3710>
   15020:	ldr	r3, [r4, #48]	; 0x30
   15024:	orr	r3, r3, #4
   15028:	str	r3, [r4, #48]	; 0x30
   1502c:	add	r3, r4, #60	; 0x3c
   15030:	mvn	r1, #0
   15034:	mov	r0, r3
   15038:	bl	19600 <__assert_fail@plt+0x7ce4>
   1503c:	mov	r3, r4
   15040:	b	15090 <__assert_fail@plt+0x3774>
   15044:	nop	{0}
   15048:	b	15058 <__assert_fail@plt+0x373c>
   1504c:	nop	{0}
   15050:	b	15058 <__assert_fail@plt+0x373c>
   15054:	nop	{0}
   15058:	mov	r0, r6
   1505c:	bl	17254 <__assert_fail@plt+0x5938>
   15060:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15064:	bl	143a8 <__assert_fail@plt+0x2a8c>
   15068:	b	15070 <__assert_fail@plt+0x3754>
   1506c:	nop	{0}
   15070:	ldr	r3, [r4, #24]
   15074:	mov	r0, r3
   15078:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1507c:	b	15084 <__assert_fail@plt+0x3768>
   15080:	nop	{0}
   15084:	mov	r0, r4
   15088:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1508c:	mov	r3, #0
   15090:	mov	r0, r3
   15094:	sub	sp, fp, #24
   15098:	ldrd	r4, [sp]
   1509c:	ldrd	r6, [sp, #8]
   150a0:	ldr	r8, [sp, #16]
   150a4:	ldr	fp, [sp, #20]
   150a8:	add	sp, sp, #24
   150ac:	pop	{pc}		; (ldr pc, [sp], #4)
   150b0:	strd	r4, [sp, #-20]!	; 0xffffffec
   150b4:	str	r6, [sp, #8]
   150b8:	str	fp, [sp, #12]
   150bc:	str	lr, [sp, #16]
   150c0:	add	fp, sp, #16
   150c4:	sub	sp, sp, #12
   150c8:	str	r0, [fp, #-24]	; 0xffffffe8
   150cc:	mov	r4, r1
   150d0:	ldr	r3, [r4, #52]	; 0x34
   150d4:	str	r3, [r4, #40]	; 0x28
   150d8:	ldr	r6, [r4, #40]	; 0x28
   150dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   150e0:	ldr	r3, [r3, #24]
   150e4:	add	r1, r4, #168	; 0xa8
   150e8:	add	r2, r6, #1
   150ec:	mov	r0, r3
   150f0:	bl	11550 <memmove@plt>
   150f4:	add	r3, r4, #168	; 0xa8
   150f8:	mov	r1, #47	; 0x2f
   150fc:	mov	r0, r3
   15100:	bl	117f0 <strrchr@plt>
   15104:	mov	r5, r0
   15108:	cmp	r5, #0
   1510c:	beq	15154 <__assert_fail@plt+0x3838>
   15110:	add	r3, r4, #168	; 0xa8
   15114:	cmp	r5, r3
   15118:	bne	1512c <__assert_fail@plt+0x3810>
   1511c:	add	r3, r5, #1
   15120:	ldrb	r3, [r3]
   15124:	cmp	r3, #0
   15128:	beq	15154 <__assert_fail@plt+0x3838>
   1512c:	add	r5, r5, #1
   15130:	mov	r0, r5
   15134:	bl	11730 <strlen@plt>
   15138:	mov	r6, r0
   1513c:	add	r3, r4, #168	; 0xa8
   15140:	add	r2, r6, #1
   15144:	mov	r1, r5
   15148:	mov	r0, r3
   1514c:	bl	11550 <memmove@plt>
   15150:	str	r6, [r4, #52]	; 0x34
   15154:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15158:	ldr	r3, [r3, #24]
   1515c:	str	r3, [r4, #28]
   15160:	ldr	r3, [r4, #28]
   15164:	str	r3, [r4, #24]
   15168:	nop	{0}
   1516c:	sub	sp, fp, #16
   15170:	ldrd	r4, [sp]
   15174:	ldr	r6, [sp, #8]
   15178:	ldr	fp, [sp, #12]
   1517c:	add	sp, sp, #16
   15180:	pop	{pc}		; (ldr pc, [sp], #4)
   15184:	strd	r4, [sp, #-16]!
   15188:	str	fp, [sp, #8]
   1518c:	str	lr, [sp, #12]
   15190:	add	fp, sp, #12
   15194:	sub	sp, sp, #16
   15198:	str	r0, [fp, #-24]	; 0xffffffe8
   1519c:	mov	r3, #0
   151a0:	str	r3, [fp, #-16]
   151a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   151a8:	ldr	r3, [r3]
   151ac:	cmp	r3, #0
   151b0:	beq	151fc <__assert_fail@plt+0x38e0>
   151b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   151b8:	ldr	r4, [r3]
   151bc:	b	151e8 <__assert_fail@plt+0x38cc>
   151c0:	mov	r5, r4
   151c4:	ldr	r3, [r4, #8]
   151c8:	cmp	r3, #0
   151cc:	beq	151d8 <__assert_fail@plt+0x38bc>
   151d0:	ldr	r3, [r4, #8]
   151d4:	b	151dc <__assert_fail@plt+0x38c0>
   151d8:	ldr	r3, [r4, #4]
   151dc:	mov	r4, r3
   151e0:	mov	r0, r5
   151e4:	bl	143a8 <__assert_fail@plt+0x2a8c>
   151e8:	ldr	r3, [r4, #48]	; 0x30
   151ec:	cmp	r3, #0
   151f0:	bge	151c0 <__assert_fail@plt+0x38a4>
   151f4:	mov	r0, r4
   151f8:	bl	143a8 <__assert_fail@plt+0x2a8c>
   151fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15200:	ldr	r3, [r3, #4]
   15204:	cmp	r3, #0
   15208:	beq	1521c <__assert_fail@plt+0x3900>
   1520c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15210:	ldr	r3, [r3, #4]
   15214:	mov	r0, r3
   15218:	bl	17254 <__assert_fail@plt+0x5938>
   1521c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15220:	ldr	r3, [r3, #8]
   15224:	mov	r0, r3
   15228:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1522c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15230:	ldr	r3, [r3, #24]
   15234:	mov	r0, r3
   15238:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1523c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15240:	ldr	r3, [r3, #48]	; 0x30
   15244:	and	r3, r3, #512	; 0x200
   15248:	cmp	r3, #0
   1524c:	beq	15290 <__assert_fail@plt+0x3974>
   15250:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15254:	ldr	r3, [r3, #32]
   15258:	cmp	r3, #0
   1525c:	blt	15308 <__assert_fail@plt+0x39ec>
   15260:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15264:	ldr	r3, [r3, #32]
   15268:	mov	r0, r3
   1526c:	bl	118d4 <close@plt>
   15270:	mov	r3, r0
   15274:	cmp	r3, #0
   15278:	beq	15308 <__assert_fail@plt+0x39ec>
   1527c:	bl	11778 <__errno_location@plt>
   15280:	mov	r3, r0
   15284:	ldr	r3, [r3]
   15288:	str	r3, [fp, #-16]
   1528c:	b	15308 <__assert_fail@plt+0x39ec>
   15290:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15294:	ldr	r3, [r3, #48]	; 0x30
   15298:	and	r3, r3, #4
   1529c:	cmp	r3, #0
   152a0:	bne	15308 <__assert_fail@plt+0x39ec>
   152a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   152a8:	ldr	r3, [r3, #28]
   152ac:	mov	r0, r3
   152b0:	bl	11844 <fchdir@plt>
   152b4:	mov	r3, r0
   152b8:	cmp	r3, #0
   152bc:	beq	152d0 <__assert_fail@plt+0x39b4>
   152c0:	bl	11778 <__errno_location@plt>
   152c4:	mov	r3, r0
   152c8:	ldr	r3, [r3]
   152cc:	str	r3, [fp, #-16]
   152d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   152d4:	ldr	r3, [r3, #28]
   152d8:	mov	r0, r3
   152dc:	bl	118d4 <close@plt>
   152e0:	mov	r3, r0
   152e4:	cmp	r3, #0
   152e8:	beq	15308 <__assert_fail@plt+0x39ec>
   152ec:	ldr	r3, [fp, #-16]
   152f0:	cmp	r3, #0
   152f4:	bne	15308 <__assert_fail@plt+0x39ec>
   152f8:	bl	11778 <__errno_location@plt>
   152fc:	mov	r3, r0
   15300:	ldr	r3, [r3]
   15304:	str	r3, [fp, #-16]
   15308:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1530c:	add	r3, r3, #60	; 0x3c
   15310:	mov	r0, r3
   15314:	bl	148f4 <__assert_fail@plt+0x2fd8>
   15318:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1531c:	ldr	r3, [r3, #52]	; 0x34
   15320:	cmp	r3, #0
   15324:	beq	15338 <__assert_fail@plt+0x3a1c>
   15328:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1532c:	ldr	r3, [r3, #52]	; 0x34
   15330:	mov	r0, r3
   15334:	bl	18730 <__assert_fail@plt+0x6e14>
   15338:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1533c:	bl	14880 <__assert_fail@plt+0x2f64>
   15340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15344:	bl	143a8 <__assert_fail@plt+0x2a8c>
   15348:	ldr	r3, [fp, #-16]
   1534c:	cmp	r3, #0
   15350:	beq	1536c <__assert_fail@plt+0x3a50>
   15354:	bl	11778 <__errno_location@plt>
   15358:	mov	r2, r0
   1535c:	ldr	r3, [fp, #-16]
   15360:	str	r3, [r2]
   15364:	mvn	r3, #0
   15368:	b	15370 <__assert_fail@plt+0x3a54>
   1536c:	mov	r3, #0
   15370:	mov	r0, r3
   15374:	sub	sp, fp, #12
   15378:	ldrd	r4, [sp]
   1537c:	ldr	fp, [sp, #8]
   15380:	add	sp, sp, #12
   15384:	pop	{pc}		; (ldr pc, [sp], #4)
   15388:	str	fp, [sp, #-8]!
   1538c:	str	lr, [sp, #4]
   15390:	add	fp, sp, #4
   15394:	sub	sp, sp, #24
   15398:	str	r0, [fp, #-24]	; 0xffffffe8
   1539c:	str	r1, [fp, #-28]	; 0xffffffe4
   153a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   153a4:	str	r3, [fp, #-8]
   153a8:	ldr	r3, [fp, #-8]
   153ac:	ldrd	r2, [r3]
   153b0:	strd	r2, [fp, #-20]	; 0xffffffec
   153b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   153b8:	mov	r2, r3
   153bc:	mov	r3, #0
   153c0:	ldrd	r0, [fp, #-20]	; 0xffffffec
   153c4:	bl	20b0c <lchmod@@Base+0x72ec>
   153c8:	mov	r3, r2
   153cc:	mov	r0, r3
   153d0:	sub	sp, fp, #4
   153d4:	ldr	fp, [sp]
   153d8:	add	sp, sp, #4
   153dc:	pop	{pc}		; (ldr pc, [sp], #4)
   153e0:	push	{fp}		; (str fp, [sp, #-4]!)
   153e4:	add	fp, sp, #0
   153e8:	sub	sp, sp, #20
   153ec:	str	r0, [fp, #-16]
   153f0:	str	r1, [fp, #-20]	; 0xffffffec
   153f4:	ldr	r3, [fp, #-16]
   153f8:	str	r3, [fp, #-8]
   153fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   15400:	str	r3, [fp, #-12]
   15404:	ldr	r3, [fp, #-8]
   15408:	ldrd	r0, [r3]
   1540c:	ldr	r3, [fp, #-12]
   15410:	ldrd	r2, [r3]
   15414:	cmp	r1, r3
   15418:	cmpeq	r0, r2
   1541c:	moveq	r3, #1
   15420:	movne	r3, #0
   15424:	uxtb	r3, r3
   15428:	mov	r0, r3
   1542c:	add	sp, fp, #0
   15430:	pop	{fp}		; (ldr fp, [sp], #4)
   15434:	bx	lr
   15438:	str	fp, [sp, #-8]!
   1543c:	str	lr, [sp, #4]
   15440:	add	fp, sp, #4
   15444:	sub	sp, sp, #136	; 0x88
   15448:	str	r0, [fp, #-128]	; 0xffffff80
   1544c:	str	r1, [fp, #-132]	; 0xffffff7c
   15450:	ldr	r3, [fp, #-128]	; 0xffffff80
   15454:	ldr	r3, [r3, #44]	; 0x2c
   15458:	str	r3, [fp, #-12]
   1545c:	ldr	r3, [fp, #-12]
   15460:	ldr	r3, [r3, #52]	; 0x34
   15464:	str	r3, [fp, #-8]
   15468:	ldr	r3, [fp, #-12]
   1546c:	ldr	r3, [r3, #48]	; 0x30
   15470:	and	r3, r3, #512	; 0x200
   15474:	cmp	r3, #0
   15478:	bne	15484 <__assert_fail@plt+0x3b68>
   1547c:	mov	r3, #0
   15480:	b	155c8 <__assert_fail@plt+0x3cac>
   15484:	ldr	r3, [fp, #-8]
   15488:	cmp	r3, #0
   1548c:	bne	154d4 <__assert_fail@plt+0x3bb8>
   15490:	movw	r3, #17320	; 0x43a8
   15494:	movt	r3, #1
   15498:	str	r3, [sp]
   1549c:	movw	r3, #21472	; 0x53e0
   154a0:	movt	r3, #1
   154a4:	movw	r2, #21384	; 0x5388
   154a8:	movt	r2, #1
   154ac:	mov	r1, #0
   154b0:	mov	r0, #13
   154b4:	bl	1843c <__assert_fail@plt+0x6b20>
   154b8:	mov	r3, r0
   154bc:	mov	r2, r3
   154c0:	ldr	r3, [fp, #-12]
   154c4:	str	r2, [r3, #52]	; 0x34
   154c8:	ldr	r3, [fp, #-12]
   154cc:	ldr	r3, [r3, #52]	; 0x34
   154d0:	str	r3, [fp, #-8]
   154d4:	ldr	r3, [fp, #-8]
   154d8:	cmp	r3, #0
   154dc:	beq	15518 <__assert_fail@plt+0x3bfc>
   154e0:	ldr	r3, [fp, #-128]	; 0xffffff80
   154e4:	ldrd	r2, [r3, #64]	; 0x40
   154e8:	strd	r2, [fp, #-124]	; 0xffffff84
   154ec:	sub	r3, fp, #124	; 0x7c
   154f0:	mov	r1, r3
   154f4:	ldr	r0, [fp, #-8]
   154f8:	bl	17b98 <__assert_fail@plt+0x627c>
   154fc:	str	r0, [fp, #-16]
   15500:	ldr	r3, [fp, #-16]
   15504:	cmp	r3, #0
   15508:	beq	15518 <__assert_fail@plt+0x3bfc>
   1550c:	ldr	r3, [fp, #-16]
   15510:	ldr	r3, [r3, #8]
   15514:	b	155c8 <__assert_fail@plt+0x3cac>
   15518:	ldr	r3, [fp, #-132]	; 0xffffff7c
   1551c:	cmp	r3, #0
   15520:	blt	15540 <__assert_fail@plt+0x3c24>
   15524:	sub	r3, fp, #108	; 0x6c
   15528:	mov	r1, r3
   1552c:	ldr	r0, [fp, #-132]	; 0xffffff7c
   15530:	bl	114c0 <fstatfs64@plt>
   15534:	mov	r3, r0
   15538:	cmp	r3, #0
   1553c:	beq	15548 <__assert_fail@plt+0x3c2c>
   15540:	mov	r3, #0
   15544:	b	155c8 <__assert_fail@plt+0x3cac>
   15548:	ldr	r3, [fp, #-8]
   1554c:	cmp	r3, #0
   15550:	beq	155c4 <__assert_fail@plt+0x3ca8>
   15554:	mov	r0, #16
   15558:	bl	1ef60 <lchmod@@Base+0x5740>
   1555c:	mov	r3, r0
   15560:	str	r3, [fp, #-20]	; 0xffffffec
   15564:	ldr	r3, [fp, #-20]	; 0xffffffec
   15568:	cmp	r3, #0
   1556c:	beq	155c4 <__assert_fail@plt+0x3ca8>
   15570:	ldr	r3, [fp, #-128]	; 0xffffff80
   15574:	ldrd	r2, [r3, #64]	; 0x40
   15578:	ldr	r1, [fp, #-20]	; 0xffffffec
   1557c:	strd	r2, [r1]
   15580:	ldr	r2, [fp, #-108]	; 0xffffff94
   15584:	ldr	r3, [fp, #-20]	; 0xffffffec
   15588:	str	r2, [r3, #8]
   1558c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15590:	ldr	r0, [fp, #-8]
   15594:	bl	191e8 <__assert_fail@plt+0x78cc>
   15598:	str	r0, [fp, #-16]
   1559c:	ldr	r3, [fp, #-16]
   155a0:	cmp	r3, #0
   155a4:	beq	155bc <__assert_fail@plt+0x3ca0>
   155a8:	ldr	r2, [fp, #-16]
   155ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   155b0:	cmp	r2, r3
   155b4:	beq	155c4 <__assert_fail@plt+0x3ca8>
   155b8:	bl	118c8 <abort@plt>
   155bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   155c0:	bl	143a8 <__assert_fail@plt+0x2a8c>
   155c4:	ldr	r3, [fp, #-108]	; 0xffffff94
   155c8:	mov	r0, r3
   155cc:	sub	sp, fp, #4
   155d0:	ldr	fp, [sp]
   155d4:	add	sp, sp, #4
   155d8:	pop	{pc}		; (ldr pc, [sp], #4)
   155dc:	str	fp, [sp, #-8]!
   155e0:	str	lr, [sp, #4]
   155e4:	add	fp, sp, #4
   155e8:	sub	sp, sp, #8
   155ec:	str	r0, [fp, #-8]
   155f0:	str	r1, [fp, #-12]
   155f4:	ldr	r1, [fp, #-12]
   155f8:	ldr	r0, [fp, #-8]
   155fc:	bl	15438 <__assert_fail@plt+0x3b1c>
   15600:	mov	r2, r0
   15604:	movw	r3, #26985	; 0x6969
   15608:	cmp	r2, r3
   1560c:	beq	15630 <__assert_fail@plt+0x3d14>
   15610:	movw	r3, #6548	; 0x1994
   15614:	movt	r3, #258	; 0x102
   15618:	cmp	r2, r3
   1561c:	beq	15630 <__assert_fail@plt+0x3d14>
   15620:	movw	r3, #19778	; 0x4d42
   15624:	movt	r3, #65363	; 0xff53
   15628:	cmp	r2, r3
   1562c:	bne	15638 <__assert_fail@plt+0x3d1c>
   15630:	mov	r3, #0
   15634:	b	1563c <__assert_fail@plt+0x3d20>
   15638:	mov	r3, #1
   1563c:	mov	r0, r3
   15640:	sub	sp, fp, #4
   15644:	ldr	fp, [sp]
   15648:	add	sp, sp, #4
   1564c:	pop	{pc}		; (ldr pc, [sp], #4)
   15650:	str	fp, [sp, #-8]!
   15654:	str	lr, [sp, #4]
   15658:	add	fp, sp, #4
   1565c:	sub	sp, sp, #8
   15660:	str	r0, [fp, #-8]
   15664:	str	r1, [fp, #-12]
   15668:	ldr	r1, [fp, #-12]
   1566c:	ldr	r0, [fp, #-8]
   15670:	bl	15438 <__assert_fail@plt+0x3b1c>
   15674:	mov	r3, r0
   15678:	movw	r2, #26985	; 0x6969
   1567c:	cmp	r3, r2
   15680:	beq	156c8 <__assert_fail@plt+0x3dac>
   15684:	movw	r2, #26985	; 0x6969
   15688:	cmp	r3, r2
   1568c:	bgt	156ac <__assert_fail@plt+0x3d90>
   15690:	movw	r2, #19778	; 0x4d42
   15694:	movt	r2, #65363	; 0xff53
   15698:	cmp	r3, r2
   1569c:	beq	156c8 <__assert_fail@plt+0x3dac>
   156a0:	cmp	r3, #0
   156a4:	beq	156c8 <__assert_fail@plt+0x3dac>
   156a8:	b	156d0 <__assert_fail@plt+0x3db4>
   156ac:	movw	r2, #40864	; 0x9fa0
   156b0:	cmp	r3, r2
   156b4:	beq	156c8 <__assert_fail@plt+0x3dac>
   156b8:	movw	r2, #16719	; 0x414f
   156bc:	movt	r2, #21318	; 0x5346
   156c0:	cmp	r3, r2
   156c4:	bne	156d0 <__assert_fail@plt+0x3db4>
   156c8:	mov	r3, #0
   156cc:	b	156d4 <__assert_fail@plt+0x3db8>
   156d0:	mov	r3, #1
   156d4:	mov	r0, r3
   156d8:	sub	sp, fp, #4
   156dc:	ldr	fp, [sp]
   156e0:	add	sp, sp, #4
   156e4:	pop	{pc}		; (ldr pc, [sp], #4)
   156e8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   156ec:	strd	r6, [sp, #8]
   156f0:	str	fp, [sp, #16]
   156f4:	str	lr, [sp, #20]
   156f8:	add	fp, sp, #20
   156fc:	mov	r5, r0
   15700:	ldr	r3, [r5]
   15704:	cmp	r3, #0
   15708:	beq	1571c <__assert_fail@plt+0x3e00>
   1570c:	ldr	r3, [r5, #48]	; 0x30
   15710:	and	r3, r3, #8192	; 0x2000
   15714:	cmp	r3, #0
   15718:	beq	15724 <__assert_fail@plt+0x3e08>
   1571c:	mov	r3, #0
   15720:	b	15e78 <__assert_fail@plt+0x455c>
   15724:	ldr	r4, [r5]
   15728:	ldrh	r6, [r4, #60]	; 0x3c
   1572c:	mov	r3, #3
   15730:	strh	r3, [r4, #60]	; 0x3c
   15734:	cmp	r6, #1
   15738:	bne	1575c <__assert_fail@plt+0x3e40>
   1573c:	mov	r2, #0
   15740:	mov	r1, r4
   15744:	mov	r0, r5
   15748:	bl	16dd0 <__assert_fail@plt+0x54b4>
   1574c:	mov	r3, r0
   15750:	strh	r3, [r4, #56]	; 0x38
   15754:	mov	r3, r4
   15758:	b	15e78 <__assert_fail@plt+0x455c>
   1575c:	cmp	r6, #2
   15760:	bne	15804 <__assert_fail@plt+0x3ee8>
   15764:	ldrh	r3, [r4, #56]	; 0x38
   15768:	cmp	r3, #12
   1576c:	beq	1577c <__assert_fail@plt+0x3e60>
   15770:	ldrh	r3, [r4, #56]	; 0x38
   15774:	cmp	r3, #13
   15778:	bne	15804 <__assert_fail@plt+0x3ee8>
   1577c:	mov	r2, #1
   15780:	mov	r1, r4
   15784:	mov	r0, r5
   15788:	bl	16dd0 <__assert_fail@plt+0x54b4>
   1578c:	mov	r3, r0
   15790:	strh	r3, [r4, #56]	; 0x38
   15794:	ldrh	r3, [r4, #56]	; 0x38
   15798:	cmp	r3, #1
   1579c:	bne	15bc4 <__assert_fail@plt+0x42a8>
   157a0:	ldr	r3, [r5, #48]	; 0x30
   157a4:	and	r3, r3, #4
   157a8:	cmp	r3, #0
   157ac:	bne	15bc4 <__assert_fail@plt+0x42a8>
   157b0:	movw	r1, #5840	; 0x16d0
   157b4:	movt	r1, #2
   157b8:	mov	r0, r5
   157bc:	bl	14b7c <__assert_fail@plt+0x3260>
   157c0:	mov	r3, r0
   157c4:	str	r3, [r4, #36]	; 0x24
   157c8:	ldr	r3, [r4, #36]	; 0x24
   157cc:	cmp	r3, #0
   157d0:	bge	157f0 <__assert_fail@plt+0x3ed4>
   157d4:	bl	11778 <__errno_location@plt>
   157d8:	mov	r3, r0
   157dc:	ldr	r3, [r3]
   157e0:	str	r3, [r4, #32]
   157e4:	mov	r3, #7
   157e8:	strh	r3, [r4, #56]	; 0x38
   157ec:	b	15bc4 <__assert_fail@plt+0x42a8>
   157f0:	ldrh	r3, [r4, #58]	; 0x3a
   157f4:	orr	r3, r3, #2
   157f8:	uxth	r3, r3
   157fc:	strh	r3, [r4, #58]	; 0x3a
   15800:	b	15bc4 <__assert_fail@plt+0x42a8>
   15804:	ldrh	r3, [r4, #56]	; 0x38
   15808:	cmp	r3, #1
   1580c:	bne	159bc <__assert_fail@plt+0x40a0>
   15810:	cmp	r6, #4
   15814:	beq	1583c <__assert_fail@plt+0x3f20>
   15818:	ldr	r3, [r5, #48]	; 0x30
   1581c:	and	r3, r3, #64	; 0x40
   15820:	cmp	r3, #0
   15824:	beq	15894 <__assert_fail@plt+0x3f78>
   15828:	ldrd	r0, [r4, #64]	; 0x40
   1582c:	ldrd	r2, [r5, #16]
   15830:	cmp	r1, r3
   15834:	cmpeq	r0, r2
   15838:	beq	15894 <__assert_fail@plt+0x3f78>
   1583c:	ldrh	r3, [r4, #58]	; 0x3a
   15840:	and	r3, r3, #2
   15844:	cmp	r3, #0
   15848:	beq	15858 <__assert_fail@plt+0x3f3c>
   1584c:	ldr	r3, [r4, #36]	; 0x24
   15850:	mov	r0, r3
   15854:	bl	118d4 <close@plt>
   15858:	ldr	r3, [r5, #4]
   1585c:	cmp	r3, #0
   15860:	beq	15878 <__assert_fail@plt+0x3f5c>
   15864:	ldr	r3, [r5, #4]
   15868:	mov	r0, r3
   1586c:	bl	17254 <__assert_fail@plt+0x5938>
   15870:	mov	r3, #0
   15874:	str	r3, [r5, #4]
   15878:	mov	r3, #6
   1587c:	strh	r3, [r4, #56]	; 0x38
   15880:	mov	r1, r4
   15884:	mov	r0, r5
   15888:	bl	14738 <__assert_fail@plt+0x2e1c>
   1588c:	mov	r3, r4
   15890:	b	15e78 <__assert_fail@plt+0x455c>
   15894:	ldr	r3, [r5, #4]
   15898:	cmp	r3, #0
   1589c:	beq	158d0 <__assert_fail@plt+0x3fb4>
   158a0:	ldr	r3, [r5, #48]	; 0x30
   158a4:	and	r3, r3, #4096	; 0x1000
   158a8:	cmp	r3, #0
   158ac:	beq	158d0 <__assert_fail@plt+0x3fb4>
   158b0:	ldr	r3, [r5, #48]	; 0x30
   158b4:	bic	r3, r3, #4096	; 0x1000
   158b8:	str	r3, [r5, #48]	; 0x30
   158bc:	ldr	r3, [r5, #4]
   158c0:	mov	r0, r3
   158c4:	bl	17254 <__assert_fail@plt+0x5938>
   158c8:	mov	r3, #0
   158cc:	str	r3, [r5, #4]
   158d0:	ldr	r3, [r5, #4]
   158d4:	cmp	r3, #0
   158d8:	beq	15940 <__assert_fail@plt+0x4024>
   158dc:	ldr	r3, [r4, #24]
   158e0:	mvn	r2, #0
   158e4:	mov	r1, r4
   158e8:	mov	r0, r5
   158ec:	bl	17564 <__assert_fail@plt+0x5c48>
   158f0:	mov	r3, r0
   158f4:	cmp	r3, #0
   158f8:	beq	159ac <__assert_fail@plt+0x4090>
   158fc:	bl	11778 <__errno_location@plt>
   15900:	mov	r3, r0
   15904:	ldr	r3, [r3]
   15908:	str	r3, [r4, #32]
   1590c:	ldrh	r3, [r4, #58]	; 0x3a
   15910:	orr	r3, r3, #1
   15914:	uxth	r3, r3
   15918:	strh	r3, [r4, #58]	; 0x3a
   1591c:	ldr	r4, [r5, #4]
   15920:	b	15934 <__assert_fail@plt+0x4018>
   15924:	ldr	r3, [r4, #4]
   15928:	ldr	r3, [r3, #24]
   1592c:	str	r3, [r4, #24]
   15930:	ldr	r4, [r4, #8]
   15934:	cmp	r4, #0
   15938:	bne	15924 <__assert_fail@plt+0x4008>
   1593c:	b	159ac <__assert_fail@plt+0x4090>
   15940:	mov	r1, #3
   15944:	mov	r0, r5
   15948:	bl	1627c <__assert_fail@plt+0x4960>
   1594c:	mov	r3, r0
   15950:	str	r3, [r5, #4]
   15954:	ldr	r3, [r5, #4]
   15958:	cmp	r3, #0
   1595c:	bne	159ac <__assert_fail@plt+0x4090>
   15960:	ldr	r3, [r5, #48]	; 0x30
   15964:	and	r3, r3, #8192	; 0x2000
   15968:	cmp	r3, #0
   1596c:	beq	15978 <__assert_fail@plt+0x405c>
   15970:	mov	r3, #0
   15974:	b	15e78 <__assert_fail@plt+0x455c>
   15978:	ldr	r3, [r4, #32]
   1597c:	cmp	r3, #0
   15980:	beq	15998 <__assert_fail@plt+0x407c>
   15984:	ldrh	r3, [r4, #56]	; 0x38
   15988:	cmp	r3, #4
   1598c:	beq	15998 <__assert_fail@plt+0x407c>
   15990:	mov	r3, #7
   15994:	strh	r3, [r4, #56]	; 0x38
   15998:	mov	r1, r4
   1599c:	mov	r0, r5
   159a0:	bl	14738 <__assert_fail@plt+0x2e1c>
   159a4:	mov	r3, r4
   159a8:	b	15e78 <__assert_fail@plt+0x455c>
   159ac:	ldr	r4, [r5, #4]
   159b0:	mov	r3, #0
   159b4:	str	r3, [r5, #4]
   159b8:	b	15b54 <__assert_fail@plt+0x4238>
   159bc:	nop	{0}
   159c0:	mov	r6, r4
   159c4:	ldr	r3, [r4, #8]
   159c8:	cmp	r3, #0
   159cc:	bne	15a38 <__assert_fail@plt+0x411c>
   159d0:	ldr	r3, [r4, #4]
   159d4:	ldr	r3, [r3, #12]
   159d8:	cmp	r3, #0
   159dc:	beq	15a38 <__assert_fail@plt+0x411c>
   159e0:	ldr	r4, [r6, #4]
   159e4:	str	r4, [r5]
   159e8:	ldr	r2, [r5, #24]
   159ec:	ldr	r3, [r4, #40]	; 0x28
   159f0:	add	r3, r2, r3
   159f4:	mov	r2, #0
   159f8:	strb	r2, [r3]
   159fc:	mov	r1, #3
   15a00:	mov	r0, r5
   15a04:	bl	1627c <__assert_fail@plt+0x4960>
   15a08:	mov	r4, r0
   15a0c:	cmp	r4, #0
   15a10:	bne	15a2c <__assert_fail@plt+0x4110>
   15a14:	ldr	r3, [r5, #48]	; 0x30
   15a18:	and	r3, r3, #8192	; 0x2000
   15a1c:	cmp	r3, #0
   15a20:	beq	15c78 <__assert_fail@plt+0x435c>
   15a24:	mov	r3, #0
   15a28:	b	15e78 <__assert_fail@plt+0x455c>
   15a2c:	mov	r0, r6
   15a30:	bl	143a8 <__assert_fail@plt+0x2a8c>
   15a34:	b	15b54 <__assert_fail@plt+0x4238>
   15a38:	ldr	r4, [r4, #8]
   15a3c:	cmp	r4, #0
   15a40:	beq	15c80 <__assert_fail@plt+0x4364>
   15a44:	str	r4, [r5]
   15a48:	mov	r0, r6
   15a4c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   15a50:	ldr	r3, [r4, #48]	; 0x30
   15a54:	cmp	r3, #0
   15a58:	bne	15aa4 <__assert_fail@plt+0x4188>
   15a5c:	mov	r0, r5
   15a60:	bl	14a98 <__assert_fail@plt+0x317c>
   15a64:	mov	r3, r0
   15a68:	cmp	r3, #0
   15a6c:	beq	15a84 <__assert_fail@plt+0x4168>
   15a70:	ldr	r3, [r5, #48]	; 0x30
   15a74:	orr	r3, r3, #8192	; 0x2000
   15a78:	str	r3, [r5, #48]	; 0x30
   15a7c:	mov	r3, #0
   15a80:	b	15e78 <__assert_fail@plt+0x455c>
   15a84:	mov	r0, r5
   15a88:	bl	14880 <__assert_fail@plt+0x2f64>
   15a8c:	mov	r1, r4
   15a90:	mov	r0, r5
   15a94:	bl	150b0 <__assert_fail@plt+0x3794>
   15a98:	mov	r0, r5
   15a9c:	bl	1451c <__assert_fail@plt+0x2c00>
   15aa0:	b	15bc8 <__assert_fail@plt+0x42ac>
   15aa4:	ldrh	r3, [r4, #60]	; 0x3c
   15aa8:	cmp	r3, #4
   15aac:	bne	15ab4 <__assert_fail@plt+0x4198>
   15ab0:	b	159c0 <__assert_fail@plt+0x40a4>
   15ab4:	ldrh	r3, [r4, #60]	; 0x3c
   15ab8:	cmp	r3, #2
   15abc:	bne	15b50 <__assert_fail@plt+0x4234>
   15ac0:	mov	r2, #1
   15ac4:	mov	r1, r4
   15ac8:	mov	r0, r5
   15acc:	bl	16dd0 <__assert_fail@plt+0x54b4>
   15ad0:	mov	r3, r0
   15ad4:	strh	r3, [r4, #56]	; 0x38
   15ad8:	ldrh	r3, [r4, #56]	; 0x38
   15adc:	cmp	r3, #1
   15ae0:	bne	15b44 <__assert_fail@plt+0x4228>
   15ae4:	ldr	r3, [r5, #48]	; 0x30
   15ae8:	and	r3, r3, #4
   15aec:	cmp	r3, #0
   15af0:	bne	15b44 <__assert_fail@plt+0x4228>
   15af4:	movw	r1, #5840	; 0x16d0
   15af8:	movt	r1, #2
   15afc:	mov	r0, r5
   15b00:	bl	14b7c <__assert_fail@plt+0x3260>
   15b04:	mov	r3, r0
   15b08:	str	r3, [r4, #36]	; 0x24
   15b0c:	ldr	r3, [r4, #36]	; 0x24
   15b10:	cmp	r3, #0
   15b14:	bge	15b34 <__assert_fail@plt+0x4218>
   15b18:	bl	11778 <__errno_location@plt>
   15b1c:	mov	r3, r0
   15b20:	ldr	r3, [r3]
   15b24:	str	r3, [r4, #32]
   15b28:	mov	r3, #7
   15b2c:	strh	r3, [r4, #56]	; 0x38
   15b30:	b	15b44 <__assert_fail@plt+0x4228>
   15b34:	ldrh	r3, [r4, #58]	; 0x3a
   15b38:	orr	r3, r3, #2
   15b3c:	uxth	r3, r3
   15b40:	strh	r3, [r4, #58]	; 0x3a
   15b44:	mov	r3, #3
   15b48:	strh	r3, [r4, #60]	; 0x3c
   15b4c:	b	15b54 <__assert_fail@plt+0x4238>
   15b50:	nop	{0}
   15b54:	ldr	r2, [r5, #24]
   15b58:	ldr	r3, [r4, #4]
   15b5c:	ldr	r1, [r3, #28]
   15b60:	ldr	r3, [r4, #4]
   15b64:	ldr	r3, [r3, #40]	; 0x28
   15b68:	sub	r3, r3, #1
   15b6c:	add	r3, r1, r3
   15b70:	ldrb	r3, [r3]
   15b74:	cmp	r3, #47	; 0x2f
   15b78:	bne	15b8c <__assert_fail@plt+0x4270>
   15b7c:	ldr	r3, [r4, #4]
   15b80:	ldr	r3, [r3, #40]	; 0x28
   15b84:	sub	r3, r3, #1
   15b88:	b	15b94 <__assert_fail@plt+0x4278>
   15b8c:	ldr	r3, [r4, #4]
   15b90:	ldr	r3, [r3, #40]	; 0x28
   15b94:	add	r6, r2, r3
   15b98:	mov	r3, r6
   15b9c:	add	r6, r3, #1
   15ba0:	mov	r2, #47	; 0x2f
   15ba4:	strb	r2, [r3]
   15ba8:	add	r1, r4, #168	; 0xa8
   15bac:	ldr	r3, [r4, #52]	; 0x34
   15bb0:	add	r3, r3, #1
   15bb4:	mov	r2, r3
   15bb8:	mov	r0, r6
   15bbc:	bl	11550 <memmove@plt>
   15bc0:	b	15bc8 <__assert_fail@plt+0x42ac>
   15bc4:	nop	{0}
   15bc8:	str	r4, [r5]
   15bcc:	ldrh	r3, [r4, #56]	; 0x38
   15bd0:	cmp	r3, #11
   15bd4:	bne	15c18 <__assert_fail@plt+0x42fc>
   15bd8:	ldrd	r2, [r4, #112]	; 0x70
   15bdc:	cmp	r3, #0
   15be0:	cmpeq	r2, #2
   15be4:	bne	15c04 <__assert_fail@plt+0x42e8>
   15be8:	mov	r2, #0
   15bec:	mov	r1, r4
   15bf0:	mov	r0, r5
   15bf4:	bl	16dd0 <__assert_fail@plt+0x54b4>
   15bf8:	mov	r3, r0
   15bfc:	strh	r3, [r4, #56]	; 0x38
   15c00:	b	15c18 <__assert_fail@plt+0x42fc>
   15c04:	ldrd	r2, [r4, #112]	; 0x70
   15c08:	cmp	r3, #0
   15c0c:	cmpeq	r2, #1
   15c10:	beq	15c18 <__assert_fail@plt+0x42fc>
   15c14:	bl	118c8 <abort@plt>
   15c18:	ldrh	r3, [r4, #56]	; 0x38
   15c1c:	cmp	r3, #1
   15c20:	bne	15c70 <__assert_fail@plt+0x4354>
   15c24:	ldr	r3, [r4, #48]	; 0x30
   15c28:	cmp	r3, #0
   15c2c:	bne	15c38 <__assert_fail@plt+0x431c>
   15c30:	ldrd	r2, [r4, #64]	; 0x40
   15c34:	strd	r2, [r5, #16]
   15c38:	mov	r1, r4
   15c3c:	mov	r0, r5
   15c40:	bl	145f0 <__assert_fail@plt+0x2cd4>
   15c44:	mov	r3, r0
   15c48:	eor	r3, r3, #1
   15c4c:	uxtb	r3, r3
   15c50:	cmp	r3, #0
   15c54:	beq	15c70 <__assert_fail@plt+0x4354>
   15c58:	bl	11778 <__errno_location@plt>
   15c5c:	mov	r2, r0
   15c60:	mov	r3, #12
   15c64:	str	r3, [r2]
   15c68:	mov	r3, #0
   15c6c:	b	15e78 <__assert_fail@plt+0x455c>
   15c70:	mov	r3, r4
   15c74:	b	15e78 <__assert_fail@plt+0x455c>
   15c78:	nop	{0}
   15c7c:	b	15c84 <__assert_fail@plt+0x4368>
   15c80:	nop	{0}
   15c84:	ldr	r4, [r6, #4]
   15c88:	str	r4, [r5]
   15c8c:	mov	r0, r6
   15c90:	bl	143a8 <__assert_fail@plt+0x2a8c>
   15c94:	ldr	r3, [r4, #48]	; 0x30
   15c98:	cmn	r3, #1
   15c9c:	bne	15cc8 <__assert_fail@plt+0x43ac>
   15ca0:	mov	r0, r4
   15ca4:	bl	143a8 <__assert_fail@plt+0x2a8c>
   15ca8:	bl	11778 <__errno_location@plt>
   15cac:	mov	r2, r0
   15cb0:	mov	r3, #0
   15cb4:	str	r3, [r2]
   15cb8:	mov	r3, #0
   15cbc:	str	r3, [r5]
   15cc0:	mov	r3, #0
   15cc4:	b	15e78 <__assert_fail@plt+0x455c>
   15cc8:	ldrh	r3, [r4, #56]	; 0x38
   15ccc:	cmp	r3, #11
   15cd0:	bne	15cd8 <__assert_fail@plt+0x43bc>
   15cd4:	bl	118c8 <abort@plt>
   15cd8:	ldr	r2, [r5, #24]
   15cdc:	ldr	r3, [r4, #40]	; 0x28
   15ce0:	add	r3, r2, r3
   15ce4:	mov	r2, #0
   15ce8:	strb	r2, [r3]
   15cec:	ldr	r3, [r4, #48]	; 0x30
   15cf0:	cmp	r3, #0
   15cf4:	bne	15d2c <__assert_fail@plt+0x4410>
   15cf8:	mov	r0, r5
   15cfc:	bl	14a98 <__assert_fail@plt+0x317c>
   15d00:	mov	r3, r0
   15d04:	cmp	r3, #0
   15d08:	beq	15e1c <__assert_fail@plt+0x4500>
   15d0c:	bl	11778 <__errno_location@plt>
   15d10:	mov	r3, r0
   15d14:	ldr	r3, [r3]
   15d18:	str	r3, [r4, #32]
   15d1c:	ldr	r3, [r5, #48]	; 0x30
   15d20:	orr	r3, r3, #8192	; 0x2000
   15d24:	str	r3, [r5, #48]	; 0x30
   15d28:	b	15e1c <__assert_fail@plt+0x4500>
   15d2c:	ldrh	r3, [r4, #58]	; 0x3a
   15d30:	and	r3, r3, #2
   15d34:	cmp	r3, #0
   15d38:	beq	15dcc <__assert_fail@plt+0x44b0>
   15d3c:	ldr	r3, [r5, #48]	; 0x30
   15d40:	and	r3, r3, #4
   15d44:	cmp	r3, #0
   15d48:	bne	15dbc <__assert_fail@plt+0x44a0>
   15d4c:	ldr	r3, [r5, #48]	; 0x30
   15d50:	and	r3, r3, #512	; 0x200
   15d54:	cmp	r3, #0
   15d58:	beq	15d78 <__assert_fail@plt+0x445c>
   15d5c:	ldr	r3, [r4, #36]	; 0x24
   15d60:	mov	r2, #1
   15d64:	mov	r1, r3
   15d68:	mov	r0, r5
   15d6c:	bl	149c8 <__assert_fail@plt+0x30ac>
   15d70:	mov	r3, #0
   15d74:	b	15d98 <__assert_fail@plt+0x447c>
   15d78:	ldr	r3, [r4, #36]	; 0x24
   15d7c:	mov	r0, r3
   15d80:	bl	11844 <fchdir@plt>
   15d84:	mov	r3, r0
   15d88:	cmp	r3, #0
   15d8c:	movne	r3, #1
   15d90:	moveq	r3, #0
   15d94:	uxtb	r3, r3
   15d98:	cmp	r3, #0
   15d9c:	beq	15dbc <__assert_fail@plt+0x44a0>
   15da0:	bl	11778 <__errno_location@plt>
   15da4:	mov	r3, r0
   15da8:	ldr	r3, [r3]
   15dac:	str	r3, [r4, #32]
   15db0:	ldr	r3, [r5, #48]	; 0x30
   15db4:	orr	r3, r3, #8192	; 0x2000
   15db8:	str	r3, [r5, #48]	; 0x30
   15dbc:	ldr	r3, [r4, #36]	; 0x24
   15dc0:	mov	r0, r3
   15dc4:	bl	118d4 <close@plt>
   15dc8:	b	15e1c <__assert_fail@plt+0x4500>
   15dcc:	ldrh	r3, [r4, #58]	; 0x3a
   15dd0:	and	r3, r3, #1
   15dd4:	cmp	r3, #0
   15dd8:	bne	15e1c <__assert_fail@plt+0x4500>
   15ddc:	ldr	r1, [r4, #4]
   15de0:	movw	r3, #5844	; 0x16d4
   15de4:	movt	r3, #2
   15de8:	mvn	r2, #0
   15dec:	mov	r0, r5
   15df0:	bl	17564 <__assert_fail@plt+0x5c48>
   15df4:	mov	r3, r0
   15df8:	cmp	r3, #0
   15dfc:	beq	15e1c <__assert_fail@plt+0x4500>
   15e00:	bl	11778 <__errno_location@plt>
   15e04:	mov	r3, r0
   15e08:	ldr	r3, [r3]
   15e0c:	str	r3, [r4, #32]
   15e10:	ldr	r3, [r5, #48]	; 0x30
   15e14:	orr	r3, r3, #8192	; 0x2000
   15e18:	str	r3, [r5, #48]	; 0x30
   15e1c:	ldrh	r3, [r4, #56]	; 0x38
   15e20:	cmp	r3, #2
   15e24:	beq	15e5c <__assert_fail@plt+0x4540>
   15e28:	ldr	r3, [r4, #32]
   15e2c:	cmp	r3, #0
   15e30:	beq	15e3c <__assert_fail@plt+0x4520>
   15e34:	mov	r3, #7
   15e38:	b	15e40 <__assert_fail@plt+0x4524>
   15e3c:	mov	r3, #6
   15e40:	strh	r3, [r4, #56]	; 0x38
   15e44:	ldr	r3, [r4, #32]
   15e48:	cmp	r3, #0
   15e4c:	bne	15e5c <__assert_fail@plt+0x4540>
   15e50:	mov	r1, r4
   15e54:	mov	r0, r5
   15e58:	bl	14738 <__assert_fail@plt+0x2e1c>
   15e5c:	ldr	r3, [r5, #48]	; 0x30
   15e60:	and	r3, r3, #8192	; 0x2000
   15e64:	cmp	r3, #0
   15e68:	bne	15e74 <__assert_fail@plt+0x4558>
   15e6c:	mov	r3, r4
   15e70:	b	15e78 <__assert_fail@plt+0x455c>
   15e74:	mov	r3, #0
   15e78:	mov	r0, r3
   15e7c:	sub	sp, fp, #20
   15e80:	ldrd	r4, [sp]
   15e84:	ldrd	r6, [sp, #8]
   15e88:	ldr	fp, [sp, #16]
   15e8c:	add	sp, sp, #20
   15e90:	pop	{pc}		; (ldr pc, [sp], #4)
   15e94:	str	fp, [sp, #-8]!
   15e98:	str	lr, [sp, #4]
   15e9c:	add	fp, sp, #4
   15ea0:	sub	sp, sp, #16
   15ea4:	str	r0, [fp, #-8]
   15ea8:	str	r1, [fp, #-12]
   15eac:	str	r2, [fp, #-16]
   15eb0:	ldr	r3, [fp, #-16]
   15eb4:	cmp	r3, #0
   15eb8:	beq	15f04 <__assert_fail@plt+0x45e8>
   15ebc:	ldr	r3, [fp, #-16]
   15ec0:	cmp	r3, #1
   15ec4:	beq	15f04 <__assert_fail@plt+0x45e8>
   15ec8:	ldr	r3, [fp, #-16]
   15ecc:	cmp	r3, #2
   15ed0:	beq	15f04 <__assert_fail@plt+0x45e8>
   15ed4:	ldr	r3, [fp, #-16]
   15ed8:	cmp	r3, #3
   15edc:	beq	15f04 <__assert_fail@plt+0x45e8>
   15ee0:	ldr	r3, [fp, #-16]
   15ee4:	cmp	r3, #4
   15ee8:	beq	15f04 <__assert_fail@plt+0x45e8>
   15eec:	bl	11778 <__errno_location@plt>
   15ef0:	mov	r2, r0
   15ef4:	mov	r3, #22
   15ef8:	str	r3, [r2]
   15efc:	mov	r3, #1
   15f00:	b	15f18 <__assert_fail@plt+0x45fc>
   15f04:	ldr	r3, [fp, #-16]
   15f08:	uxth	r2, r3
   15f0c:	ldr	r3, [fp, #-12]
   15f10:	strh	r2, [r3, #60]	; 0x3c
   15f14:	mov	r3, #0
   15f18:	mov	r0, r3
   15f1c:	sub	sp, fp, #4
   15f20:	ldr	fp, [sp]
   15f24:	add	sp, sp, #4
   15f28:	pop	{pc}		; (ldr pc, [sp], #4)
   15f2c:	strd	r4, [sp, #-16]!
   15f30:	str	fp, [sp, #8]
   15f34:	str	lr, [sp, #12]
   15f38:	add	fp, sp, #12
   15f3c:	sub	sp, sp, #16
   15f40:	mov	r4, r0
   15f44:	str	r1, [fp, #-24]	; 0xffffffe8
   15f48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15f4c:	cmp	r3, #0
   15f50:	beq	15f78 <__assert_fail@plt+0x465c>
   15f54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15f58:	cmp	r3, #4096	; 0x1000
   15f5c:	beq	15f78 <__assert_fail@plt+0x465c>
   15f60:	bl	11778 <__errno_location@plt>
   15f64:	mov	r2, r0
   15f68:	mov	r3, #22
   15f6c:	str	r3, [r2]
   15f70:	mov	r3, #0
   15f74:	b	16110 <__assert_fail@plt+0x47f4>
   15f78:	ldr	r5, [r4]
   15f7c:	bl	11778 <__errno_location@plt>
   15f80:	mov	r2, r0
   15f84:	mov	r3, #0
   15f88:	str	r3, [r2]
   15f8c:	ldr	r3, [r4, #48]	; 0x30
   15f90:	and	r3, r3, #8192	; 0x2000
   15f94:	cmp	r3, #0
   15f98:	beq	15fa4 <__assert_fail@plt+0x4688>
   15f9c:	mov	r3, #0
   15fa0:	b	16110 <__assert_fail@plt+0x47f4>
   15fa4:	ldrh	r3, [r5, #56]	; 0x38
   15fa8:	cmp	r3, #9
   15fac:	bne	15fb8 <__assert_fail@plt+0x469c>
   15fb0:	ldr	r3, [r5, #8]
   15fb4:	b	16110 <__assert_fail@plt+0x47f4>
   15fb8:	ldrh	r3, [r5, #56]	; 0x38
   15fbc:	cmp	r3, #1
   15fc0:	beq	15fcc <__assert_fail@plt+0x46b0>
   15fc4:	mov	r3, #0
   15fc8:	b	16110 <__assert_fail@plt+0x47f4>
   15fcc:	ldr	r3, [r4, #4]
   15fd0:	cmp	r3, #0
   15fd4:	beq	15fe4 <__assert_fail@plt+0x46c8>
   15fd8:	ldr	r3, [r4, #4]
   15fdc:	mov	r0, r3
   15fe0:	bl	17254 <__assert_fail@plt+0x5938>
   15fe4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15fe8:	cmp	r3, #4096	; 0x1000
   15fec:	bne	16008 <__assert_fail@plt+0x46ec>
   15ff0:	ldr	r3, [r4, #48]	; 0x30
   15ff4:	orr	r3, r3, #4096	; 0x1000
   15ff8:	str	r3, [r4, #48]	; 0x30
   15ffc:	mov	r3, #2
   16000:	str	r3, [fp, #-24]	; 0xffffffe8
   16004:	b	16010 <__assert_fail@plt+0x46f4>
   16008:	mov	r3, #1
   1600c:	str	r3, [fp, #-24]	; 0xffffffe8
   16010:	ldr	r3, [r5, #48]	; 0x30
   16014:	cmp	r3, #0
   16018:	bne	1603c <__assert_fail@plt+0x4720>
   1601c:	ldr	r3, [r5, #24]
   16020:	ldrb	r3, [r3]
   16024:	cmp	r3, #47	; 0x2f
   16028:	beq	1603c <__assert_fail@plt+0x4720>
   1602c:	ldr	r3, [r4, #48]	; 0x30
   16030:	and	r3, r3, #4
   16034:	cmp	r3, #0
   16038:	beq	16058 <__assert_fail@plt+0x473c>
   1603c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16040:	mov	r0, r4
   16044:	bl	1627c <__assert_fail@plt+0x4960>
   16048:	mov	r3, r0
   1604c:	str	r3, [r4, #4]
   16050:	ldr	r3, [r4, #4]
   16054:	b	16110 <__assert_fail@plt+0x47f4>
   16058:	movw	r1, #5840	; 0x16d0
   1605c:	movt	r1, #2
   16060:	mov	r0, r4
   16064:	bl	14b7c <__assert_fail@plt+0x3260>
   16068:	str	r0, [fp, #-16]
   1606c:	ldr	r3, [fp, #-16]
   16070:	cmp	r3, #0
   16074:	bge	16088 <__assert_fail@plt+0x476c>
   16078:	mov	r3, #0
   1607c:	str	r3, [r4, #4]
   16080:	mov	r3, #0
   16084:	b	16110 <__assert_fail@plt+0x47f4>
   16088:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1608c:	mov	r0, r4
   16090:	bl	1627c <__assert_fail@plt+0x4960>
   16094:	mov	r3, r0
   16098:	str	r3, [r4, #4]
   1609c:	ldr	r3, [r4, #48]	; 0x30
   160a0:	and	r3, r3, #512	; 0x200
   160a4:	cmp	r3, #0
   160a8:	beq	160c0 <__assert_fail@plt+0x47a4>
   160ac:	mov	r2, #1
   160b0:	ldr	r1, [fp, #-16]
   160b4:	mov	r0, r4
   160b8:	bl	149c8 <__assert_fail@plt+0x30ac>
   160bc:	b	1610c <__assert_fail@plt+0x47f0>
   160c0:	ldr	r0, [fp, #-16]
   160c4:	bl	11844 <fchdir@plt>
   160c8:	mov	r3, r0
   160cc:	cmp	r3, #0
   160d0:	beq	16104 <__assert_fail@plt+0x47e8>
   160d4:	bl	11778 <__errno_location@plt>
   160d8:	mov	r3, r0
   160dc:	ldr	r3, [r3]
   160e0:	str	r3, [fp, #-20]	; 0xffffffec
   160e4:	ldr	r0, [fp, #-16]
   160e8:	bl	118d4 <close@plt>
   160ec:	bl	11778 <__errno_location@plt>
   160f0:	mov	r2, r0
   160f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   160f8:	str	r3, [r2]
   160fc:	mov	r3, #0
   16100:	b	16110 <__assert_fail@plt+0x47f4>
   16104:	ldr	r0, [fp, #-16]
   16108:	bl	118d4 <close@plt>
   1610c:	ldr	r3, [r4, #4]
   16110:	mov	r0, r3
   16114:	sub	sp, fp, #12
   16118:	ldrd	r4, [sp]
   1611c:	ldr	fp, [sp, #8]
   16120:	add	sp, sp, #12
   16124:	pop	{pc}		; (ldr pc, [sp], #4)
   16128:	push	{fp}		; (str fp, [sp, #-4]!)
   1612c:	add	fp, sp, #0
   16130:	sub	sp, sp, #12
   16134:	str	r0, [fp, #-8]
   16138:	str	r1, [fp, #-12]
   1613c:	ldr	r3, [fp, #-8]
   16140:	ldr	r3, [r3]
   16144:	ldrd	r0, [r3, #160]	; 0xa0
   16148:	ldr	r3, [fp, #-12]
   1614c:	ldr	r3, [r3]
   16150:	ldrd	r2, [r3, #160]	; 0xa0
   16154:	cmp	r1, r3
   16158:	cmpeq	r0, r2
   1615c:	movhi	r3, #1
   16160:	movls	r3, #0
   16164:	uxtb	r3, r3
   16168:	mov	ip, r3
   1616c:	ldr	r3, [fp, #-8]
   16170:	ldr	r3, [r3]
   16174:	ldrd	r0, [r3, #160]	; 0xa0
   16178:	ldr	r3, [fp, #-12]
   1617c:	ldr	r3, [r3]
   16180:	ldrd	r2, [r3, #160]	; 0xa0
   16184:	cmp	r1, r3
   16188:	cmpeq	r0, r2
   1618c:	movcc	r3, #1
   16190:	movcs	r3, #0
   16194:	uxtb	r3, r3
   16198:	sub	r3, ip, r3
   1619c:	mov	r0, r3
   161a0:	add	sp, fp, #0
   161a4:	pop	{fp}		; (ldr fp, [sp], #4)
   161a8:	bx	lr
   161ac:	push	{fp}		; (str fp, [sp, #-4]!)
   161b0:	add	fp, sp, #0
   161b4:	sub	sp, sp, #20
   161b8:	str	r0, [fp, #-16]
   161bc:	str	r1, [fp, #-20]	; 0xffffffec
   161c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   161c4:	sub	r3, r3, #1
   161c8:	cmp	r3, #11
   161cc:	ldrls	pc, [pc, r3, lsl #2]
   161d0:	b	16258 <__assert_fail@plt+0x493c>
   161d4:	andeq	r6, r1, r8, lsr #4
   161d8:	andeq	r6, r1, r0, lsl r2
   161dc:	andeq	r6, r1, r8, asr r2
   161e0:	andeq	r6, r1, ip, lsl r2
   161e4:	andeq	r6, r1, r8, asr r2
   161e8:	andeq	r6, r1, r4, lsl #4
   161ec:	andeq	r6, r1, r8, asr r2
   161f0:	andeq	r6, r1, r0, asr #4
   161f4:	andeq	r6, r1, r8, asr r2
   161f8:	andeq	r6, r1, r4, lsr r2
   161fc:	andeq	r6, r1, r8, asr r2
   16200:	andeq	r6, r1, ip, asr #4
   16204:	mov	r3, #24576	; 0x6000
   16208:	str	r3, [fp, #-8]
   1620c:	b	16260 <__assert_fail@plt+0x4944>
   16210:	mov	r3, #8192	; 0x2000
   16214:	str	r3, [fp, #-8]
   16218:	b	16260 <__assert_fail@plt+0x4944>
   1621c:	mov	r3, #16384	; 0x4000
   16220:	str	r3, [fp, #-8]
   16224:	b	16260 <__assert_fail@plt+0x4944>
   16228:	mov	r3, #4096	; 0x1000
   1622c:	str	r3, [fp, #-8]
   16230:	b	16260 <__assert_fail@plt+0x4944>
   16234:	mov	r3, #40960	; 0xa000
   16238:	str	r3, [fp, #-8]
   1623c:	b	16260 <__assert_fail@plt+0x4944>
   16240:	mov	r3, #32768	; 0x8000
   16244:	str	r3, [fp, #-8]
   16248:	b	16260 <__assert_fail@plt+0x4944>
   1624c:	mov	r3, #49152	; 0xc000
   16250:	str	r3, [fp, #-8]
   16254:	b	16260 <__assert_fail@plt+0x4944>
   16258:	mov	r3, #0
   1625c:	str	r3, [fp, #-8]
   16260:	ldr	r3, [fp, #-16]
   16264:	ldr	r2, [fp, #-8]
   16268:	str	r2, [r3, #16]
   1626c:	nop	{0}
   16270:	add	sp, fp, #0
   16274:	pop	{fp}		; (ldr fp, [sp], #4)
   16278:	bx	lr
   1627c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16280:	strd	r6, [sp, #8]
   16284:	str	fp, [sp, #16]
   16288:	str	lr, [sp, #20]
   1628c:	add	fp, sp, #20
   16290:	sub	sp, sp, #80	; 0x50
   16294:	mov	r4, r0
   16298:	str	r1, [fp, #-96]	; 0xffffffa0
   1629c:	ldr	r3, [r4]
   162a0:	str	r3, [fp, #-44]	; 0xffffffd4
   162a4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   162a8:	ldr	r3, [r3, #12]
   162ac:	cmp	r3, #0
   162b0:	movne	r3, #1
   162b4:	moveq	r3, #0
   162b8:	strb	r3, [fp, #-45]	; 0xffffffd3
   162bc:	mov	r3, #0
   162c0:	strb	r3, [fp, #-37]	; 0xffffffdb
   162c4:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   162c8:	cmp	r3, #0
   162cc:	beq	16348 <__assert_fail@plt+0x4a2c>
   162d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   162d4:	ldr	r3, [r3, #12]
   162d8:	str	r3, [fp, #-52]	; 0xffffffcc
   162dc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   162e0:	bl	11838 <dirfd@plt>
   162e4:	mov	r3, r0
   162e8:	str	r3, [fp, #-92]	; 0xffffffa4
   162ec:	ldr	r3, [fp, #-92]	; 0xffffffa4
   162f0:	cmp	r3, #0
   162f4:	bge	164ac <__assert_fail@plt+0x4b90>
   162f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   162fc:	ldr	r3, [r3, #12]
   16300:	mov	r0, r3
   16304:	bl	11904 <closedir@plt>
   16308:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1630c:	mov	r2, #0
   16310:	str	r2, [r3, #12]
   16314:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16318:	cmp	r3, #3
   1631c:	bne	16340 <__assert_fail@plt+0x4a24>
   16320:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16324:	mov	r2, #4
   16328:	strh	r2, [r3, #56]	; 0x38
   1632c:	bl	11778 <__errno_location@plt>
   16330:	mov	r3, r0
   16334:	ldr	r2, [r3]
   16338:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1633c:	str	r2, [r3, #32]
   16340:	mov	r3, #0
   16344:	b	16db4 <__assert_fail@plt+0x5498>
   16348:	ldr	r3, [r4, #48]	; 0x30
   1634c:	and	r3, r3, #4
   16350:	cmp	r3, #0
   16354:	bne	16370 <__assert_fail@plt+0x4a54>
   16358:	ldr	r3, [r4, #48]	; 0x30
   1635c:	and	r3, r3, #512	; 0x200
   16360:	cmp	r3, #0
   16364:	beq	16370 <__assert_fail@plt+0x4a54>
   16368:	ldr	r0, [r4, #32]
   1636c:	b	16374 <__assert_fail@plt+0x4a58>
   16370:	mvn	r0, #99	; 0x63
   16374:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16378:	ldr	r1, [r3, #24]
   1637c:	ldr	r3, [r4, #48]	; 0x30
   16380:	and	r3, r3, #16
   16384:	cmp	r3, #0
   16388:	beq	163b4 <__assert_fail@plt+0x4a98>
   1638c:	ldr	r3, [r4, #48]	; 0x30
   16390:	and	r3, r3, #1
   16394:	cmp	r3, #0
   16398:	beq	163ac <__assert_fail@plt+0x4a90>
   1639c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163a0:	ldr	r3, [r3, #48]	; 0x30
   163a4:	cmp	r3, #0
   163a8:	beq	163b4 <__assert_fail@plt+0x4a98>
   163ac:	mov	r2, #32768	; 0x8000
   163b0:	b	163b8 <__assert_fail@plt+0x4a9c>
   163b4:	mov	r2, #0
   163b8:	sub	r3, fp, #92	; 0x5c
   163bc:	bl	1a3b4 <lchmod@@Base+0xb94>
   163c0:	mov	r3, r0
   163c4:	mov	r2, r3
   163c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163cc:	str	r2, [r3, #12]
   163d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163d4:	ldr	r3, [r3, #12]
   163d8:	cmp	r3, #0
   163dc:	bne	16414 <__assert_fail@plt+0x4af8>
   163e0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   163e4:	cmp	r3, #3
   163e8:	bne	1640c <__assert_fail@plt+0x4af0>
   163ec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163f0:	mov	r2, #4
   163f4:	strh	r2, [r3, #56]	; 0x38
   163f8:	bl	11778 <__errno_location@plt>
   163fc:	mov	r3, r0
   16400:	ldr	r2, [r3]
   16404:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16408:	str	r2, [r3, #32]
   1640c:	mov	r3, #0
   16410:	b	16db4 <__assert_fail@plt+0x5498>
   16414:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16418:	ldrh	r3, [r3, #56]	; 0x38
   1641c:	cmp	r3, #11
   16420:	bne	16448 <__assert_fail@plt+0x4b2c>
   16424:	mov	r2, #0
   16428:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1642c:	mov	r0, r4
   16430:	bl	16dd0 <__assert_fail@plt+0x54b4>
   16434:	mov	r3, r0
   16438:	mov	r2, r3
   1643c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16440:	strh	r2, [r3, #56]	; 0x38
   16444:	b	164ac <__assert_fail@plt+0x4b90>
   16448:	ldr	r3, [r4, #48]	; 0x30
   1644c:	and	r3, r3, #256	; 0x100
   16450:	cmp	r3, #0
   16454:	beq	164ac <__assert_fail@plt+0x4b90>
   16458:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1645c:	mov	r0, r4
   16460:	bl	14738 <__assert_fail@plt+0x2e1c>
   16464:	mov	r2, #0
   16468:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1646c:	mov	r0, r4
   16470:	bl	16dd0 <__assert_fail@plt+0x54b4>
   16474:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16478:	mov	r0, r4
   1647c:	bl	145f0 <__assert_fail@plt+0x2cd4>
   16480:	mov	r3, r0
   16484:	eor	r3, r3, #1
   16488:	uxtb	r3, r3
   1648c:	cmp	r3, #0
   16490:	beq	164ac <__assert_fail@plt+0x4b90>
   16494:	bl	11778 <__errno_location@plt>
   16498:	mov	r2, r0
   1649c:	mov	r3, #12
   164a0:	str	r3, [r2]
   164a4:	mov	r3, #0
   164a8:	b	16db4 <__assert_fail@plt+0x5498>
   164ac:	ldr	r3, [r4, #44]	; 0x2c
   164b0:	cmp	r3, #0
   164b4:	beq	164c0 <__assert_fail@plt+0x4ba4>
   164b8:	mvn	r3, #0
   164bc:	b	164c8 <__assert_fail@plt+0x4bac>
   164c0:	movw	r3, #34464	; 0x86a0
   164c4:	movt	r3, #1
   164c8:	str	r3, [fp, #-56]	; 0xffffffc8
   164cc:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   164d0:	cmp	r3, #0
   164d4:	beq	164e4 <__assert_fail@plt+0x4bc8>
   164d8:	mov	r3, #1
   164dc:	strb	r3, [fp, #-25]	; 0xffffffe7
   164e0:	b	16680 <__assert_fail@plt+0x4d64>
   164e4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   164e8:	cmp	r3, #2
   164ec:	beq	16554 <__assert_fail@plt+0x4c38>
   164f0:	ldr	r3, [r4, #48]	; 0x30
   164f4:	and	r3, r3, #8
   164f8:	cmp	r3, #0
   164fc:	beq	1654c <__assert_fail@plt+0x4c30>
   16500:	ldr	r3, [r4, #48]	; 0x30
   16504:	and	r3, r3, #16
   16508:	cmp	r3, #0
   1650c:	beq	1654c <__assert_fail@plt+0x4c30>
   16510:	ldr	r3, [r4, #48]	; 0x30
   16514:	and	r3, r3, #32
   16518:	cmp	r3, #0
   1651c:	bne	1654c <__assert_fail@plt+0x4c30>
   16520:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16524:	ldr	r3, [r3, #84]	; 0x54
   16528:	cmp	r3, #2
   1652c:	bne	1654c <__assert_fail@plt+0x4c30>
   16530:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16534:	mov	r1, r3
   16538:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1653c:	bl	15650 <__assert_fail@plt+0x3d34>
   16540:	mov	r3, r0
   16544:	cmp	r3, #0
   16548:	bne	16554 <__assert_fail@plt+0x4c38>
   1654c:	mov	r3, #1
   16550:	b	16558 <__assert_fail@plt+0x4c3c>
   16554:	mov	r3, #0
   16558:	strb	r3, [fp, #-25]	; 0xffffffe7
   1655c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   16560:	and	r3, r3, #1
   16564:	strb	r3, [fp, #-25]	; 0xffffffe7
   16568:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   1656c:	cmp	r3, #0
   16570:	bne	16580 <__assert_fail@plt+0x4c64>
   16574:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16578:	cmp	r3, #3
   1657c:	bne	16680 <__assert_fail@plt+0x4d64>
   16580:	ldr	r3, [r4, #48]	; 0x30
   16584:	and	r3, r3, #512	; 0x200
   16588:	cmp	r3, #0
   1658c:	beq	165ac <__assert_fail@plt+0x4c90>
   16590:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16594:	mov	r2, #3
   16598:	movw	r1, #1030	; 0x406
   1659c:	mov	r0, r3
   165a0:	bl	1f988 <lchmod@@Base+0x6168>
   165a4:	mov	r3, r0
   165a8:	str	r3, [fp, #-92]	; 0xffffffa4
   165ac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   165b0:	cmp	r3, #0
   165b4:	blt	165d8 <__assert_fail@plt+0x4cbc>
   165b8:	ldr	r2, [fp, #-92]	; 0xffffffa4
   165bc:	mov	r3, #0
   165c0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   165c4:	mov	r0, r4
   165c8:	bl	17564 <__assert_fail@plt+0x5c48>
   165cc:	mov	r3, r0
   165d0:	cmp	r3, #0
   165d4:	beq	16678 <__assert_fail@plt+0x4d5c>
   165d8:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   165dc:	cmp	r3, #0
   165e0:	beq	16604 <__assert_fail@plt+0x4ce8>
   165e4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   165e8:	cmp	r3, #3
   165ec:	bne	16604 <__assert_fail@plt+0x4ce8>
   165f0:	bl	11778 <__errno_location@plt>
   165f4:	mov	r3, r0
   165f8:	ldr	r2, [r3]
   165fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16600:	str	r2, [r3, #32]
   16604:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16608:	ldrh	r3, [r3, #58]	; 0x3a
   1660c:	orr	r3, r3, #1
   16610:	uxth	r2, r3
   16614:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16618:	strh	r2, [r3, #58]	; 0x3a
   1661c:	mov	r3, #0
   16620:	strb	r3, [fp, #-25]	; 0xffffffe7
   16624:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16628:	ldr	r3, [r3, #12]
   1662c:	mov	r0, r3
   16630:	bl	11904 <closedir@plt>
   16634:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16638:	mov	r2, #0
   1663c:	str	r2, [r3, #12]
   16640:	ldr	r3, [r4, #48]	; 0x30
   16644:	and	r3, r3, #512	; 0x200
   16648:	cmp	r3, #0
   1664c:	beq	16668 <__assert_fail@plt+0x4d4c>
   16650:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16654:	cmp	r3, #0
   16658:	blt	16668 <__assert_fail@plt+0x4d4c>
   1665c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16660:	mov	r0, r3
   16664:	bl	118d4 <close@plt>
   16668:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1666c:	mov	r2, #0
   16670:	str	r2, [r3, #12]
   16674:	b	16680 <__assert_fail@plt+0x4d64>
   16678:	mov	r3, #1
   1667c:	strb	r3, [fp, #-25]	; 0xffffffe7
   16680:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16684:	ldr	r2, [r3, #28]
   16688:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1668c:	ldr	r3, [r3, #40]	; 0x28
   16690:	sub	r3, r3, #1
   16694:	add	r3, r2, r3
   16698:	ldrb	r3, [r3]
   1669c:	cmp	r3, #47	; 0x2f
   166a0:	bne	166b4 <__assert_fail@plt+0x4d98>
   166a4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   166a8:	ldr	r3, [r3, #40]	; 0x28
   166ac:	sub	r3, r3, #1
   166b0:	b	166bc <__assert_fail@plt+0x4da0>
   166b4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   166b8:	ldr	r3, [r3, #40]	; 0x28
   166bc:	str	r3, [fp, #-60]	; 0xffffffc4
   166c0:	ldr	r3, [r4, #48]	; 0x30
   166c4:	and	r3, r3, #4
   166c8:	cmp	r3, #0
   166cc:	beq	166f8 <__assert_fail@plt+0x4ddc>
   166d0:	ldr	r2, [r4, #24]
   166d4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   166d8:	add	r3, r2, r3
   166dc:	str	r3, [fp, #-36]	; 0xffffffdc
   166e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   166e4:	add	r2, r3, #1
   166e8:	str	r2, [fp, #-36]	; 0xffffffdc
   166ec:	mov	r2, #47	; 0x2f
   166f0:	strb	r2, [r3]
   166f4:	b	16700 <__assert_fail@plt+0x4de4>
   166f8:	mov	r3, #0
   166fc:	str	r3, [fp, #-36]	; 0xffffffdc
   16700:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16704:	add	r3, r3, #1
   16708:	str	r3, [fp, #-60]	; 0xffffffc4
   1670c:	ldr	r2, [r4, #36]	; 0x24
   16710:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16714:	sub	r3, r2, r3
   16718:	str	r3, [fp, #-32]	; 0xffffffe0
   1671c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16720:	ldr	r3, [r3, #48]	; 0x30
   16724:	add	r3, r3, #1
   16728:	str	r3, [fp, #-64]	; 0xffffffc0
   1672c:	mov	r3, #0
   16730:	strb	r3, [fp, #-26]	; 0xffffffe6
   16734:	mov	r7, #0
   16738:	mov	r3, #0
   1673c:	str	r3, [fp, #-24]	; 0xffffffe8
   16740:	mov	r6, #0
   16744:	b	16b94 <__assert_fail@plt+0x5278>
   16748:	bl	11778 <__errno_location@plt>
   1674c:	mov	r2, r0
   16750:	mov	r3, #0
   16754:	str	r3, [r2]
   16758:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1675c:	ldr	r3, [r3, #12]
   16760:	mov	r0, r3
   16764:	bl	11814 <readdir64@plt>
   16768:	str	r0, [fp, #-68]	; 0xffffffbc
   1676c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16770:	cmp	r3, #0
   16774:	bne	167cc <__assert_fail@plt+0x4eb0>
   16778:	bl	11778 <__errno_location@plt>
   1677c:	mov	r3, r0
   16780:	ldr	r3, [r3]
   16784:	cmp	r3, #0
   16788:	beq	16ba8 <__assert_fail@plt+0x528c>
   1678c:	bl	11778 <__errno_location@plt>
   16790:	mov	r3, r0
   16794:	ldr	r2, [r3]
   16798:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1679c:	str	r2, [r3, #32]
   167a0:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   167a4:	cmp	r3, #0
   167a8:	bne	167b4 <__assert_fail@plt+0x4e98>
   167ac:	cmp	r6, #0
   167b0:	beq	167bc <__assert_fail@plt+0x4ea0>
   167b4:	mov	r2, #7
   167b8:	b	167c0 <__assert_fail@plt+0x4ea4>
   167bc:	mov	r2, #4
   167c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   167c4:	strh	r2, [r3, #56]	; 0x38
   167c8:	b	16ba8 <__assert_fail@plt+0x528c>
   167cc:	ldr	r3, [r4, #48]	; 0x30
   167d0:	and	r3, r3, #32
   167d4:	cmp	r3, #0
   167d8:	bne	16820 <__assert_fail@plt+0x4f04>
   167dc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   167e0:	ldrb	r3, [r3, #19]
   167e4:	cmp	r3, #46	; 0x2e
   167e8:	bne	16820 <__assert_fail@plt+0x4f04>
   167ec:	ldr	r3, [fp, #-68]	; 0xffffffbc
   167f0:	ldrb	r3, [r3, #20]
   167f4:	cmp	r3, #0
   167f8:	beq	16b94 <__assert_fail@plt+0x5278>
   167fc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16800:	ldrb	r3, [r3, #20]
   16804:	cmp	r3, #46	; 0x2e
   16808:	bne	16820 <__assert_fail@plt+0x4f04>
   1680c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16810:	ldrb	r3, [r3, #21]
   16814:	cmp	r3, #0
   16818:	bne	16820 <__assert_fail@plt+0x4f04>
   1681c:	b	16b94 <__assert_fail@plt+0x5278>
   16820:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16824:	add	r3, r3, #19
   16828:	mov	r0, r3
   1682c:	bl	11730 <strlen@plt>
   16830:	str	r0, [fp, #-72]	; 0xffffffb8
   16834:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16838:	add	r3, r3, #19
   1683c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16840:	mov	r1, r3
   16844:	mov	r0, r4
   16848:	bl	17184 <__assert_fail@plt+0x5868>
   1684c:	mov	r5, r0
   16850:	cmp	r5, #0
   16854:	beq	168a4 <__assert_fail@plt+0x4f88>
   16858:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1685c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16860:	cmp	r2, r3
   16864:	bcc	1695c <__assert_fail@plt+0x5040>
   16868:	ldr	r3, [r4, #24]
   1686c:	str	r3, [fp, #-76]	; 0xffffffb4
   16870:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16874:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16878:	add	r3, r2, r3
   1687c:	add	r3, r3, #1
   16880:	mov	r1, r3
   16884:	mov	r0, r4
   16888:	bl	172b4 <__assert_fail@plt+0x5998>
   1688c:	mov	r3, r0
   16890:	eor	r3, r3, #1
   16894:	uxtb	r3, r3
   16898:	cmp	r3, #0
   1689c:	beq	16914 <__assert_fail@plt+0x4ff8>
   168a0:	b	168a8 <__assert_fail@plt+0x4f8c>
   168a4:	nop	{0}
   168a8:	bl	11778 <__errno_location@plt>
   168ac:	mov	r3, r0
   168b0:	ldr	r3, [r3]
   168b4:	str	r3, [fp, #-88]	; 0xffffffa8
   168b8:	mov	r0, r5
   168bc:	bl	143a8 <__assert_fail@plt+0x2a8c>
   168c0:	mov	r0, r7
   168c4:	bl	17254 <__assert_fail@plt+0x5938>
   168c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   168cc:	ldr	r3, [r3, #12]
   168d0:	mov	r0, r3
   168d4:	bl	11904 <closedir@plt>
   168d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   168dc:	mov	r2, #0
   168e0:	str	r2, [r3, #12]
   168e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   168e8:	mov	r2, #7
   168ec:	strh	r2, [r3, #56]	; 0x38
   168f0:	ldr	r3, [r4, #48]	; 0x30
   168f4:	orr	r3, r3, #8192	; 0x2000
   168f8:	str	r3, [r4, #48]	; 0x30
   168fc:	bl	11778 <__errno_location@plt>
   16900:	mov	r2, r0
   16904:	ldr	r3, [fp, #-88]	; 0xffffffa8
   16908:	str	r3, [r2]
   1690c:	mov	r3, #0
   16910:	b	16db4 <__assert_fail@plt+0x5498>
   16914:	ldr	r3, [r4, #24]
   16918:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1691c:	cmp	r2, r3
   16920:	beq	1694c <__assert_fail@plt+0x5030>
   16924:	mov	r3, #1
   16928:	strb	r3, [fp, #-26]	; 0xffffffe6
   1692c:	ldr	r3, [r4, #48]	; 0x30
   16930:	and	r3, r3, #4
   16934:	cmp	r3, #0
   16938:	beq	1694c <__assert_fail@plt+0x5030>
   1693c:	ldr	r2, [r4, #24]
   16940:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16944:	add	r3, r2, r3
   16948:	str	r3, [fp, #-36]	; 0xffffffdc
   1694c:	ldr	r2, [r4, #36]	; 0x24
   16950:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16954:	sub	r3, r2, r3
   16958:	str	r3, [fp, #-32]	; 0xffffffe0
   1695c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   16960:	ldr	r3, [fp, #-72]	; 0xffffffb8
   16964:	add	r3, r2, r3
   16968:	str	r3, [fp, #-80]	; 0xffffffb0
   1696c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   16970:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16974:	cmp	r2, r3
   16978:	bcs	169d8 <__assert_fail@plt+0x50bc>
   1697c:	mov	r0, r5
   16980:	bl	143a8 <__assert_fail@plt+0x2a8c>
   16984:	mov	r0, r7
   16988:	bl	17254 <__assert_fail@plt+0x5938>
   1698c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16990:	ldr	r3, [r3, #12]
   16994:	mov	r0, r3
   16998:	bl	11904 <closedir@plt>
   1699c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   169a0:	mov	r2, #0
   169a4:	str	r2, [r3, #12]
   169a8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   169ac:	mov	r2, #7
   169b0:	strh	r2, [r3, #56]	; 0x38
   169b4:	ldr	r3, [r4, #48]	; 0x30
   169b8:	orr	r3, r3, #8192	; 0x2000
   169bc:	str	r3, [r4, #48]	; 0x30
   169c0:	bl	11778 <__errno_location@plt>
   169c4:	mov	r2, r0
   169c8:	mov	r3, #36	; 0x24
   169cc:	str	r3, [r2]
   169d0:	mov	r3, #0
   169d4:	b	16db4 <__assert_fail@plt+0x5498>
   169d8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   169dc:	str	r3, [r5, #48]	; 0x30
   169e0:	ldr	r3, [r4]
   169e4:	str	r3, [r5, #4]
   169e8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   169ec:	str	r3, [r5, #40]	; 0x28
   169f0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   169f4:	ldrd	r2, [r3]
   169f8:	strd	r2, [r5, #160]	; 0xa0
   169fc:	ldr	r3, [r4, #48]	; 0x30
   16a00:	and	r3, r3, #4
   16a04:	cmp	r3, #0
   16a08:	beq	16a30 <__assert_fail@plt+0x5114>
   16a0c:	ldr	r3, [r5, #28]
   16a10:	str	r3, [r5, #24]
   16a14:	add	r1, r5, #168	; 0xa8
   16a18:	ldr	r3, [r5, #52]	; 0x34
   16a1c:	add	r3, r3, #1
   16a20:	mov	r2, r3
   16a24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16a28:	bl	11550 <memmove@plt>
   16a2c:	b	16a38 <__assert_fail@plt+0x511c>
   16a30:	add	r3, r5, #168	; 0xa8
   16a34:	str	r3, [r5, #24]
   16a38:	ldr	r3, [r4, #44]	; 0x2c
   16a3c:	cmp	r3, #0
   16a40:	beq	16a54 <__assert_fail@plt+0x5138>
   16a44:	ldr	r3, [r4, #48]	; 0x30
   16a48:	and	r3, r3, #1024	; 0x400
   16a4c:	cmp	r3, #0
   16a50:	beq	16b14 <__assert_fail@plt+0x51f8>
   16a54:	ldr	r3, [r4, #48]	; 0x30
   16a58:	and	r3, r3, #8
   16a5c:	cmp	r3, #0
   16a60:	beq	16aac <__assert_fail@plt+0x5190>
   16a64:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16a68:	ldrb	r3, [r3, #18]
   16a6c:	cmp	r3, #0
   16a70:	beq	16aac <__assert_fail@plt+0x5190>
   16a74:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16a78:	ldrb	r3, [r3, #18]
   16a7c:	cmp	r3, #4
   16a80:	beq	16aac <__assert_fail@plt+0x5190>
   16a84:	ldr	r3, [r4, #48]	; 0x30
   16a88:	and	r3, r3, #16
   16a8c:	cmp	r3, #0
   16a90:	bne	16aa4 <__assert_fail@plt+0x5188>
   16a94:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16a98:	ldrb	r3, [r3, #18]
   16a9c:	cmp	r3, #10
   16aa0:	beq	16aac <__assert_fail@plt+0x5190>
   16aa4:	mov	r3, #1
   16aa8:	b	16ab0 <__assert_fail@plt+0x5194>
   16aac:	mov	r3, #0
   16ab0:	strb	r3, [fp, #-81]	; 0xffffffaf
   16ab4:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   16ab8:	and	r3, r3, #1
   16abc:	strb	r3, [fp, #-81]	; 0xffffffaf
   16ac0:	mov	r3, #11
   16ac4:	strh	r3, [r5, #56]	; 0x38
   16ac8:	add	r2, r5, #64	; 0x40
   16acc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16ad0:	ldrb	r3, [r3, #18]
   16ad4:	mov	r1, r3
   16ad8:	mov	r0, r2
   16adc:	bl	161ac <__assert_fail@plt+0x4890>
   16ae0:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   16ae4:	cmp	r3, #0
   16ae8:	movne	r3, #1
   16aec:	moveq	r3, #0
   16af0:	uxtb	r3, r3
   16af4:	eor	r3, r3, #1
   16af8:	uxtb	r3, r3
   16afc:	and	r3, r3, #1
   16b00:	uxtb	r3, r3
   16b04:	mov	r1, r3
   16b08:	mov	r0, r5
   16b0c:	bl	1495c <__assert_fail@plt+0x3040>
   16b10:	b	16b2c <__assert_fail@plt+0x5210>
   16b14:	mov	r2, #0
   16b18:	mov	r1, r5
   16b1c:	mov	r0, r4
   16b20:	bl	16dd0 <__assert_fail@plt+0x54b4>
   16b24:	mov	r3, r0
   16b28:	strh	r3, [r5, #56]	; 0x38
   16b2c:	mov	r3, #0
   16b30:	str	r3, [r5, #8]
   16b34:	cmp	r7, #0
   16b38:	bne	16b48 <__assert_fail@plt+0x522c>
   16b3c:	str	r5, [fp, #-24]	; 0xffffffe8
   16b40:	ldr	r7, [fp, #-24]	; 0xffffffe8
   16b44:	b	16b54 <__assert_fail@plt+0x5238>
   16b48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16b4c:	str	r5, [r3, #8]
   16b50:	str	r5, [fp, #-24]	; 0xffffffe8
   16b54:	movw	r3, #10000	; 0x2710
   16b58:	cmp	r6, r3
   16b5c:	bne	16b84 <__assert_fail@plt+0x5268>
   16b60:	ldr	r3, [r4, #44]	; 0x2c
   16b64:	cmp	r3, #0
   16b68:	bne	16b84 <__assert_fail@plt+0x5268>
   16b6c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   16b70:	mov	r1, r3
   16b74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16b78:	bl	155dc <__assert_fail@plt+0x3cc0>
   16b7c:	mov	r3, r0
   16b80:	strb	r3, [fp, #-37]	; 0xffffffdb
   16b84:	add	r6, r6, #1
   16b88:	ldr	r3, [fp, #-56]	; 0xffffffc8
   16b8c:	cmp	r3, r6
   16b90:	bls	16bdc <__assert_fail@plt+0x52c0>
   16b94:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16b98:	ldr	r3, [r3, #12]
   16b9c:	cmp	r3, #0
   16ba0:	bne	16748 <__assert_fail@plt+0x4e2c>
   16ba4:	b	16bac <__assert_fail@plt+0x5290>
   16ba8:	nop	{0}
   16bac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16bb0:	ldr	r3, [r3, #12]
   16bb4:	cmp	r3, #0
   16bb8:	beq	16be4 <__assert_fail@plt+0x52c8>
   16bbc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16bc0:	ldr	r3, [r3, #12]
   16bc4:	mov	r0, r3
   16bc8:	bl	11904 <closedir@plt>
   16bcc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16bd0:	mov	r2, #0
   16bd4:	str	r2, [r3, #12]
   16bd8:	b	16be8 <__assert_fail@plt+0x52cc>
   16bdc:	nop	{0}
   16be0:	b	16be8 <__assert_fail@plt+0x52cc>
   16be4:	nop	{0}
   16be8:	ldrb	r3, [fp, #-26]	; 0xffffffe6
   16bec:	cmp	r3, #0
   16bf0:	beq	16c00 <__assert_fail@plt+0x52e4>
   16bf4:	mov	r1, r7
   16bf8:	mov	r0, r4
   16bfc:	bl	173ac <__assert_fail@plt+0x5a90>
   16c00:	ldr	r3, [r4, #48]	; 0x30
   16c04:	and	r3, r3, #4
   16c08:	cmp	r3, #0
   16c0c:	beq	16c40 <__assert_fail@plt+0x5324>
   16c10:	ldr	r3, [r4, #36]	; 0x24
   16c14:	ldr	r2, [fp, #-60]	; 0xffffffc4
   16c18:	cmp	r2, r3
   16c1c:	beq	16c28 <__assert_fail@plt+0x530c>
   16c20:	cmp	r6, #0
   16c24:	bne	16c34 <__assert_fail@plt+0x5318>
   16c28:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c2c:	sub	r3, r3, #1
   16c30:	str	r3, [fp, #-36]	; 0xffffffdc
   16c34:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c38:	mov	r2, #0
   16c3c:	strb	r2, [r3]
   16c40:	ldrb	r3, [fp, #-45]	; 0xffffffd3
   16c44:	eor	r3, r3, #1
   16c48:	uxtb	r3, r3
   16c4c:	cmp	r3, #0
   16c50:	beq	16d04 <__assert_fail@plt+0x53e8>
   16c54:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   16c58:	cmp	r3, #0
   16c5c:	beq	16d04 <__assert_fail@plt+0x53e8>
   16c60:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16c64:	cmp	r3, #1
   16c68:	beq	16c74 <__assert_fail@plt+0x5358>
   16c6c:	cmp	r6, #0
   16c70:	bne	16d04 <__assert_fail@plt+0x53e8>
   16c74:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16c78:	ldr	r3, [r3, #48]	; 0x30
   16c7c:	cmp	r3, #0
   16c80:	bne	16ca4 <__assert_fail@plt+0x5388>
   16c84:	mov	r0, r4
   16c88:	bl	14a98 <__assert_fail@plt+0x317c>
   16c8c:	mov	r3, r0
   16c90:	cmp	r3, #0
   16c94:	movne	r3, #1
   16c98:	moveq	r3, #0
   16c9c:	uxtb	r3, r3
   16ca0:	b	16cd4 <__assert_fail@plt+0x53b8>
   16ca4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16ca8:	ldr	r1, [r3, #4]
   16cac:	movw	r3, #5844	; 0x16d4
   16cb0:	movt	r3, #2
   16cb4:	mvn	r2, #0
   16cb8:	mov	r0, r4
   16cbc:	bl	17564 <__assert_fail@plt+0x5c48>
   16cc0:	mov	r3, r0
   16cc4:	cmp	r3, #0
   16cc8:	movne	r3, #1
   16ccc:	moveq	r3, #0
   16cd0:	uxtb	r3, r3
   16cd4:	cmp	r3, #0
   16cd8:	beq	16d04 <__assert_fail@plt+0x53e8>
   16cdc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16ce0:	mov	r2, #7
   16ce4:	strh	r2, [r3, #56]	; 0x38
   16ce8:	ldr	r3, [r4, #48]	; 0x30
   16cec:	orr	r3, r3, #8192	; 0x2000
   16cf0:	str	r3, [r4, #48]	; 0x30
   16cf4:	mov	r0, r7
   16cf8:	bl	17254 <__assert_fail@plt+0x5938>
   16cfc:	mov	r3, #0
   16d00:	b	16db4 <__assert_fail@plt+0x5498>
   16d04:	cmp	r6, #0
   16d08:	bne	16d54 <__assert_fail@plt+0x5438>
   16d0c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16d10:	cmp	r3, #3
   16d14:	bne	16d44 <__assert_fail@plt+0x5428>
   16d18:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16d1c:	ldrh	r3, [r3, #56]	; 0x38
   16d20:	cmp	r3, #4
   16d24:	beq	16d44 <__assert_fail@plt+0x5428>
   16d28:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16d2c:	ldrh	r3, [r3, #56]	; 0x38
   16d30:	cmp	r3, #7
   16d34:	beq	16d44 <__assert_fail@plt+0x5428>
   16d38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16d3c:	mov	r2, #6
   16d40:	strh	r2, [r3, #56]	; 0x38
   16d44:	mov	r0, r7
   16d48:	bl	17254 <__assert_fail@plt+0x5938>
   16d4c:	mov	r3, #0
   16d50:	b	16db4 <__assert_fail@plt+0x5498>
   16d54:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   16d58:	cmp	r3, #0
   16d5c:	beq	16d88 <__assert_fail@plt+0x546c>
   16d60:	movw	r3, #24872	; 0x6128
   16d64:	movt	r3, #1
   16d68:	str	r3, [r4, #44]	; 0x2c
   16d6c:	mov	r2, r6
   16d70:	mov	r1, r7
   16d74:	mov	r0, r4
   16d78:	bl	17020 <__assert_fail@plt+0x5704>
   16d7c:	mov	r7, r0
   16d80:	mov	r3, #0
   16d84:	str	r3, [r4, #44]	; 0x2c
   16d88:	ldr	r3, [r4, #44]	; 0x2c
   16d8c:	cmp	r3, #0
   16d90:	beq	16db0 <__assert_fail@plt+0x5494>
   16d94:	cmp	r6, #1
   16d98:	bls	16db0 <__assert_fail@plt+0x5494>
   16d9c:	mov	r2, r6
   16da0:	mov	r1, r7
   16da4:	mov	r0, r4
   16da8:	bl	17020 <__assert_fail@plt+0x5704>
   16dac:	mov	r7, r0
   16db0:	mov	r3, r7
   16db4:	mov	r0, r3
   16db8:	sub	sp, fp, #20
   16dbc:	ldrd	r4, [sp]
   16dc0:	ldrd	r6, [sp, #8]
   16dc4:	ldr	fp, [sp, #16]
   16dc8:	add	sp, sp, #20
   16dcc:	pop	{pc}		; (ldr pc, [sp], #4)
   16dd0:	str	r4, [sp, #-12]!
   16dd4:	str	fp, [sp, #4]
   16dd8:	str	lr, [sp, #8]
   16ddc:	add	fp, sp, #8
   16de0:	sub	sp, sp, #20
   16de4:	str	r0, [fp, #-24]	; 0xffffffe8
   16de8:	mov	r4, r1
   16dec:	mov	r3, r2
   16df0:	strb	r3, [fp, #-25]	; 0xffffffe7
   16df4:	add	r3, r4, #64	; 0x40
   16df8:	str	r3, [fp, #-16]
   16dfc:	ldr	r3, [r4, #48]	; 0x30
   16e00:	cmp	r3, #0
   16e04:	bne	16e24 <__assert_fail@plt+0x5508>
   16e08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16e0c:	ldr	r3, [r3, #48]	; 0x30
   16e10:	and	r3, r3, #1
   16e14:	cmp	r3, #0
   16e18:	beq	16e24 <__assert_fail@plt+0x5508>
   16e1c:	mov	r3, #1
   16e20:	strb	r3, [fp, #-25]	; 0xffffffe7
   16e24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16e28:	ldr	r3, [r3, #48]	; 0x30
   16e2c:	and	r3, r3, #2
   16e30:	cmp	r3, #0
   16e34:	bne	16e44 <__assert_fail@plt+0x5528>
   16e38:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   16e3c:	cmp	r3, #0
   16e40:	beq	16ebc <__assert_fail@plt+0x55a0>
   16e44:	ldr	r3, [r4, #24]
   16e48:	ldr	r1, [fp, #-16]
   16e4c:	mov	r0, r3
   16e50:	bl	20cfc <lchmod@@Base+0x74dc>
   16e54:	mov	r3, r0
   16e58:	cmp	r3, #0
   16e5c:	beq	16f08 <__assert_fail@plt+0x55ec>
   16e60:	bl	11778 <__errno_location@plt>
   16e64:	mov	r3, r0
   16e68:	ldr	r3, [r3]
   16e6c:	cmp	r3, #2
   16e70:	bne	16ea8 <__assert_fail@plt+0x558c>
   16e74:	ldr	r3, [r4, #24]
   16e78:	ldr	r1, [fp, #-16]
   16e7c:	mov	r0, r3
   16e80:	bl	20d1c <lchmod@@Base+0x74fc>
   16e84:	mov	r3, r0
   16e88:	cmp	r3, #0
   16e8c:	bne	16ea8 <__assert_fail@plt+0x558c>
   16e90:	bl	11778 <__errno_location@plt>
   16e94:	mov	r2, r0
   16e98:	mov	r3, #0
   16e9c:	str	r3, [r2]
   16ea0:	mov	r3, #13
   16ea4:	b	16fac <__assert_fail@plt+0x5690>
   16ea8:	bl	11778 <__errno_location@plt>
   16eac:	mov	r3, r0
   16eb0:	ldr	r3, [r3]
   16eb4:	str	r3, [r4, #32]
   16eb8:	b	16ef0 <__assert_fail@plt+0x55d4>
   16ebc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16ec0:	ldr	r0, [r3, #32]
   16ec4:	ldr	r1, [r4, #24]
   16ec8:	mov	r3, #256	; 0x100
   16ecc:	ldr	r2, [fp, #-16]
   16ed0:	bl	20d2c <lchmod@@Base+0x750c>
   16ed4:	mov	r3, r0
   16ed8:	cmp	r3, #0
   16edc:	beq	16f08 <__assert_fail@plt+0x55ec>
   16ee0:	bl	11778 <__errno_location@plt>
   16ee4:	mov	r3, r0
   16ee8:	ldr	r3, [r3]
   16eec:	str	r3, [r4, #32]
   16ef0:	mov	r2, #104	; 0x68
   16ef4:	mov	r1, #0
   16ef8:	ldr	r0, [fp, #-16]
   16efc:	bl	11790 <memset@plt>
   16f00:	mov	r3, #10
   16f04:	b	16fac <__assert_fail@plt+0x5690>
   16f08:	ldr	r3, [fp, #-16]
   16f0c:	ldr	r3, [r3, #16]
   16f10:	and	r3, r3, #61440	; 0xf000
   16f14:	cmp	r3, #16384	; 0x4000
   16f18:	bne	16f70 <__assert_fail@plt+0x5654>
   16f1c:	ldrb	r3, [r4, #168]	; 0xa8
   16f20:	cmp	r3, #46	; 0x2e
   16f24:	bne	16f68 <__assert_fail@plt+0x564c>
   16f28:	ldrb	r3, [r4, #169]	; 0xa9
   16f2c:	cmp	r3, #0
   16f30:	beq	16f4c <__assert_fail@plt+0x5630>
   16f34:	ldrb	r3, [r4, #169]	; 0xa9
   16f38:	cmp	r3, #46	; 0x2e
   16f3c:	bne	16f68 <__assert_fail@plt+0x564c>
   16f40:	ldrb	r3, [r4, #170]	; 0xaa
   16f44:	cmp	r3, #0
   16f48:	bne	16f68 <__assert_fail@plt+0x564c>
   16f4c:	ldr	r3, [r4, #48]	; 0x30
   16f50:	cmp	r3, #0
   16f54:	bne	16f60 <__assert_fail@plt+0x5644>
   16f58:	mov	r3, #1
   16f5c:	b	16fac <__assert_fail@plt+0x5690>
   16f60:	mov	r3, #5
   16f64:	b	16fac <__assert_fail@plt+0x5690>
   16f68:	mov	r3, #1
   16f6c:	b	16fac <__assert_fail@plt+0x5690>
   16f70:	ldr	r3, [fp, #-16]
   16f74:	ldr	r3, [r3, #16]
   16f78:	and	r3, r3, #61440	; 0xf000
   16f7c:	cmp	r3, #40960	; 0xa000
   16f80:	bne	16f8c <__assert_fail@plt+0x5670>
   16f84:	mov	r3, #12
   16f88:	b	16fac <__assert_fail@plt+0x5690>
   16f8c:	ldr	r3, [fp, #-16]
   16f90:	ldr	r3, [r3, #16]
   16f94:	and	r3, r3, #61440	; 0xf000
   16f98:	cmp	r3, #32768	; 0x8000
   16f9c:	bne	16fa8 <__assert_fail@plt+0x568c>
   16fa0:	mov	r3, #8
   16fa4:	b	16fac <__assert_fail@plt+0x5690>
   16fa8:	mov	r3, #3
   16fac:	mov	r0, r3
   16fb0:	sub	sp, fp, #8
   16fb4:	ldr	r4, [sp]
   16fb8:	ldr	fp, [sp, #4]
   16fbc:	add	sp, sp, #8
   16fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   16fc4:	str	fp, [sp, #-8]!
   16fc8:	str	lr, [sp, #4]
   16fcc:	add	fp, sp, #4
   16fd0:	sub	sp, sp, #16
   16fd4:	str	r0, [fp, #-16]
   16fd8:	str	r1, [fp, #-20]	; 0xffffffec
   16fdc:	ldr	r3, [fp, #-16]
   16fe0:	str	r3, [fp, #-8]
   16fe4:	ldr	r3, [fp, #-20]	; 0xffffffec
   16fe8:	str	r3, [fp, #-12]
   16fec:	ldr	r3, [fp, #-8]
   16ff0:	ldr	r3, [r3]
   16ff4:	ldr	r3, [r3, #44]	; 0x2c
   16ff8:	ldr	r3, [r3, #44]	; 0x2c
   16ffc:	ldr	r1, [fp, #-12]
   17000:	ldr	r0, [fp, #-8]
   17004:	blx	r3
   17008:	mov	r3, r0
   1700c:	mov	r0, r3
   17010:	sub	sp, fp, #4
   17014:	ldr	fp, [sp]
   17018:	add	sp, sp, #4
   1701c:	pop	{pc}		; (ldr pc, [sp], #4)
   17020:	strd	r4, [sp, #-20]!	; 0xffffffec
   17024:	str	r6, [sp, #8]
   17028:	str	fp, [sp, #12]
   1702c:	str	lr, [sp, #16]
   17030:	add	fp, sp, #16
   17034:	sub	sp, sp, #28
   17038:	str	r0, [fp, #-40]	; 0xffffffd8
   1703c:	str	r1, [fp, #-44]	; 0xffffffd4
   17040:	mov	r5, r2
   17044:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17048:	ldr	r3, [r3, #44]	; 0x2c
   1704c:	str	r3, [fp, #-24]	; 0xffffffe8
   17050:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17054:	ldr	r3, [r3, #40]	; 0x28
   17058:	cmp	r5, r3
   1705c:	bls	170e8 <__assert_fail@plt+0x57cc>
   17060:	add	r2, r5, #40	; 0x28
   17064:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17068:	str	r2, [r3, #40]	; 0x28
   1706c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17070:	ldr	r3, [r3, #40]	; 0x28
   17074:	cmn	r3, #-1073741823	; 0xc0000001
   17078:	bhi	170ac <__assert_fail@plt+0x5790>
   1707c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17080:	ldr	r2, [r3, #8]
   17084:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17088:	ldr	r3, [r3, #40]	; 0x28
   1708c:	lsl	r3, r3, #2
   17090:	mov	r1, r3
   17094:	mov	r0, r2
   17098:	bl	1eff0 <lchmod@@Base+0x57d0>
   1709c:	str	r0, [fp, #-28]	; 0xffffffe4
   170a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   170a4:	cmp	r3, #0
   170a8:	bne	170dc <__assert_fail@plt+0x57c0>
   170ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   170b0:	ldr	r3, [r3, #8]
   170b4:	mov	r0, r3
   170b8:	bl	143a8 <__assert_fail@plt+0x2a8c>
   170bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   170c0:	mov	r2, #0
   170c4:	str	r2, [r3, #8]
   170c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   170cc:	mov	r2, #0
   170d0:	str	r2, [r3, #40]	; 0x28
   170d4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   170d8:	b	17168 <__assert_fail@plt+0x584c>
   170dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   170e0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   170e4:	str	r2, [r3, #8]
   170e8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   170ec:	ldr	r4, [r3, #8]
   170f0:	ldr	r6, [fp, #-44]	; 0xffffffd4
   170f4:	b	17108 <__assert_fail@plt+0x57ec>
   170f8:	mov	r3, r4
   170fc:	add	r4, r3, #4
   17100:	str	r6, [r3]
   17104:	ldr	r6, [r6, #8]
   17108:	cmp	r6, #0
   1710c:	bne	170f8 <__assert_fail@plt+0x57dc>
   17110:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17114:	ldr	r0, [r3, #8]
   17118:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1711c:	mov	r2, #4
   17120:	mov	r1, r5
   17124:	bl	11850 <qsort@plt>
   17128:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1712c:	ldr	r4, [r3, #8]
   17130:	ldr	r3, [r4]
   17134:	str	r3, [fp, #-44]	; 0xffffffd4
   17138:	b	1714c <__assert_fail@plt+0x5830>
   1713c:	ldr	r3, [r4]
   17140:	ldr	r2, [r4, #4]
   17144:	str	r2, [r3, #8]
   17148:	add	r4, r4, #4
   1714c:	sub	r5, r5, #1
   17150:	cmp	r5, #0
   17154:	bne	1713c <__assert_fail@plt+0x5820>
   17158:	ldr	r3, [r4]
   1715c:	mov	r2, #0
   17160:	str	r2, [r3, #8]
   17164:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17168:	mov	r0, r3
   1716c:	sub	sp, fp, #16
   17170:	ldrd	r4, [sp]
   17174:	ldr	r6, [sp, #8]
   17178:	ldr	fp, [sp, #12]
   1717c:	add	sp, sp, #16
   17180:	pop	{pc}		; (ldr pc, [sp], #4)
   17184:	strd	r4, [sp, #-16]!
   17188:	str	fp, [sp, #8]
   1718c:	str	lr, [sp, #12]
   17190:	add	fp, sp, #12
   17194:	sub	sp, sp, #16
   17198:	str	r0, [fp, #-24]	; 0xffffffe8
   1719c:	str	r1, [fp, #-28]	; 0xffffffe4
   171a0:	mov	r5, r2
   171a4:	add	r3, r5, #176	; 0xb0
   171a8:	bic	r3, r3, #7
   171ac:	str	r3, [fp, #-16]
   171b0:	ldr	r0, [fp, #-16]
   171b4:	bl	1ef60 <lchmod@@Base+0x5740>
   171b8:	mov	r3, r0
   171bc:	mov	r4, r3
   171c0:	cmp	r4, #0
   171c4:	bne	171d0 <__assert_fail@plt+0x58b4>
   171c8:	mov	r3, #0
   171cc:	b	1723c <__assert_fail@plt+0x5920>
   171d0:	add	r3, r4, #168	; 0xa8
   171d4:	mov	r2, r5
   171d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   171dc:	mov	r0, r3
   171e0:	bl	11580 <memcpy@plt>
   171e4:	add	r3, r4, r5
   171e8:	mov	r2, #0
   171ec:	strb	r2, [r3, #168]	; 0xa8
   171f0:	str	r5, [r4, #52]	; 0x34
   171f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   171f8:	str	r3, [r4, #44]	; 0x2c
   171fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17200:	ldr	r3, [r3, #24]
   17204:	str	r3, [r4, #28]
   17208:	mov	r3, #0
   1720c:	str	r3, [r4, #32]
   17210:	mov	r3, #0
   17214:	str	r3, [r4, #12]
   17218:	mov	r3, #0
   1721c:	strh	r3, [r4, #58]	; 0x3a
   17220:	mov	r3, #3
   17224:	strh	r3, [r4, #60]	; 0x3c
   17228:	mov	r3, #0
   1722c:	str	r3, [r4, #16]
   17230:	mov	r3, #0
   17234:	str	r3, [r4, #20]
   17238:	mov	r3, r4
   1723c:	mov	r0, r3
   17240:	sub	sp, fp, #12
   17244:	ldrd	r4, [sp]
   17248:	ldr	fp, [sp, #8]
   1724c:	add	sp, sp, #12
   17250:	pop	{pc}		; (ldr pc, [sp], #4)
   17254:	strd	r4, [sp, #-16]!
   17258:	str	fp, [sp, #8]
   1725c:	str	lr, [sp, #12]
   17260:	add	fp, sp, #12
   17264:	mov	r5, r0
   17268:	b	17290 <__assert_fail@plt+0x5974>
   1726c:	ldr	r5, [r5, #8]
   17270:	ldr	r3, [r4, #12]
   17274:	cmp	r3, #0
   17278:	beq	17288 <__assert_fail@plt+0x596c>
   1727c:	ldr	r3, [r4, #12]
   17280:	mov	r0, r3
   17284:	bl	11904 <closedir@plt>
   17288:	mov	r0, r4
   1728c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   17290:	mov	r4, r5
   17294:	cmp	r4, #0
   17298:	bne	1726c <__assert_fail@plt+0x5950>
   1729c:	nop	{0}
   172a0:	sub	sp, fp, #12
   172a4:	ldrd	r4, [sp]
   172a8:	ldr	fp, [sp, #8]
   172ac:	add	sp, sp, #12
   172b0:	pop	{pc}		; (ldr pc, [sp], #4)
   172b4:	str	fp, [sp, #-8]!
   172b8:	str	lr, [sp, #4]
   172bc:	add	fp, sp, #4
   172c0:	sub	sp, sp, #16
   172c4:	str	r0, [fp, #-16]
   172c8:	str	r1, [fp, #-20]	; 0xffffffec
   172cc:	ldr	r3, [fp, #-16]
   172d0:	ldr	r2, [r3, #36]	; 0x24
   172d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   172d8:	add	r3, r2, r3
   172dc:	add	r3, r3, #256	; 0x100
   172e0:	str	r3, [fp, #-8]
   172e4:	ldr	r3, [fp, #-16]
   172e8:	ldr	r3, [r3, #36]	; 0x24
   172ec:	ldr	r2, [fp, #-8]
   172f0:	cmp	r2, r3
   172f4:	bcs	1732c <__assert_fail@plt+0x5a10>
   172f8:	ldr	r3, [fp, #-16]
   172fc:	ldr	r3, [r3, #24]
   17300:	mov	r0, r3
   17304:	bl	143a8 <__assert_fail@plt+0x2a8c>
   17308:	ldr	r3, [fp, #-16]
   1730c:	mov	r2, #0
   17310:	str	r2, [r3, #24]
   17314:	bl	11778 <__errno_location@plt>
   17318:	mov	r2, r0
   1731c:	mov	r3, #36	; 0x24
   17320:	str	r3, [r2]
   17324:	mov	r3, #0
   17328:	b	17398 <__assert_fail@plt+0x5a7c>
   1732c:	ldr	r3, [fp, #-16]
   17330:	ldr	r2, [fp, #-8]
   17334:	str	r2, [r3, #36]	; 0x24
   17338:	ldr	r3, [fp, #-16]
   1733c:	ldr	r2, [r3, #24]
   17340:	ldr	r3, [fp, #-16]
   17344:	ldr	r3, [r3, #36]	; 0x24
   17348:	mov	r1, r3
   1734c:	mov	r0, r2
   17350:	bl	1eff0 <lchmod@@Base+0x57d0>
   17354:	str	r0, [fp, #-12]
   17358:	ldr	r3, [fp, #-12]
   1735c:	cmp	r3, #0
   17360:	bne	17388 <__assert_fail@plt+0x5a6c>
   17364:	ldr	r3, [fp, #-16]
   17368:	ldr	r3, [r3, #24]
   1736c:	mov	r0, r3
   17370:	bl	143a8 <__assert_fail@plt+0x2a8c>
   17374:	ldr	r3, [fp, #-16]
   17378:	mov	r2, #0
   1737c:	str	r2, [r3, #24]
   17380:	mov	r3, #0
   17384:	b	17398 <__assert_fail@plt+0x5a7c>
   17388:	ldr	r3, [fp, #-16]
   1738c:	ldr	r2, [fp, #-12]
   17390:	str	r2, [r3, #24]
   17394:	mov	r3, #1
   17398:	mov	r0, r3
   1739c:	sub	sp, fp, #4
   173a0:	ldr	fp, [sp]
   173a4:	add	sp, sp, #4
   173a8:	pop	{pc}		; (ldr pc, [sp], #4)
   173ac:	push	{fp}		; (str fp, [sp, #-4]!)
   173b0:	add	fp, sp, #0
   173b4:	sub	sp, sp, #20
   173b8:	str	r0, [fp, #-16]
   173bc:	str	r1, [fp, #-20]	; 0xffffffec
   173c0:	ldr	r3, [fp, #-16]
   173c4:	ldr	r3, [r3, #24]
   173c8:	str	r3, [fp, #-12]
   173cc:	ldr	r3, [fp, #-16]
   173d0:	ldr	r3, [r3, #4]
   173d4:	str	r3, [fp, #-8]
   173d8:	b	17434 <__assert_fail@plt+0x5b18>
   173dc:	ldr	r3, [fp, #-8]
   173e0:	ldr	r2, [r3, #24]
   173e4:	ldr	r3, [fp, #-8]
   173e8:	add	r3, r3, #168	; 0xa8
   173ec:	cmp	r2, r3
   173f0:	beq	1741c <__assert_fail@plt+0x5b00>
   173f4:	ldr	r3, [fp, #-8]
   173f8:	ldr	r2, [r3, #24]
   173fc:	ldr	r3, [fp, #-8]
   17400:	ldr	r3, [r3, #28]
   17404:	sub	r3, r2, r3
   17408:	mov	r2, r3
   1740c:	ldr	r3, [fp, #-12]
   17410:	add	r2, r3, r2
   17414:	ldr	r3, [fp, #-8]
   17418:	str	r2, [r3, #24]
   1741c:	ldr	r3, [fp, #-8]
   17420:	ldr	r2, [fp, #-12]
   17424:	str	r2, [r3, #28]
   17428:	ldr	r3, [fp, #-8]
   1742c:	ldr	r3, [r3, #8]
   17430:	str	r3, [fp, #-8]
   17434:	ldr	r3, [fp, #-8]
   17438:	cmp	r3, #0
   1743c:	bne	173dc <__assert_fail@plt+0x5ac0>
   17440:	ldr	r3, [fp, #-20]	; 0xffffffec
   17444:	str	r3, [fp, #-8]
   17448:	b	174c0 <__assert_fail@plt+0x5ba4>
   1744c:	ldr	r3, [fp, #-8]
   17450:	ldr	r2, [r3, #24]
   17454:	ldr	r3, [fp, #-8]
   17458:	add	r3, r3, #168	; 0xa8
   1745c:	cmp	r2, r3
   17460:	beq	1748c <__assert_fail@plt+0x5b70>
   17464:	ldr	r3, [fp, #-8]
   17468:	ldr	r2, [r3, #24]
   1746c:	ldr	r3, [fp, #-8]
   17470:	ldr	r3, [r3, #28]
   17474:	sub	r3, r2, r3
   17478:	mov	r2, r3
   1747c:	ldr	r3, [fp, #-12]
   17480:	add	r2, r3, r2
   17484:	ldr	r3, [fp, #-8]
   17488:	str	r2, [r3, #24]
   1748c:	ldr	r3, [fp, #-8]
   17490:	ldr	r2, [fp, #-12]
   17494:	str	r2, [r3, #28]
   17498:	ldr	r3, [fp, #-8]
   1749c:	ldr	r3, [r3, #8]
   174a0:	cmp	r3, #0
   174a4:	beq	174b4 <__assert_fail@plt+0x5b98>
   174a8:	ldr	r3, [fp, #-8]
   174ac:	ldr	r3, [r3, #8]
   174b0:	b	174bc <__assert_fail@plt+0x5ba0>
   174b4:	ldr	r3, [fp, #-8]
   174b8:	ldr	r3, [r3, #4]
   174bc:	str	r3, [fp, #-8]
   174c0:	ldr	r3, [fp, #-8]
   174c4:	ldr	r3, [r3, #48]	; 0x30
   174c8:	cmp	r3, #0
   174cc:	bge	1744c <__assert_fail@plt+0x5b30>
   174d0:	nop	{0}
   174d4:	add	sp, fp, #0
   174d8:	pop	{fp}		; (ldr fp, [sp], #4)
   174dc:	bx	lr
   174e0:	str	fp, [sp, #-8]!
   174e4:	str	lr, [sp, #4]
   174e8:	add	fp, sp, #4
   174ec:	sub	sp, sp, #16
   174f0:	str	r0, [fp, #-16]
   174f4:	mov	r3, #0
   174f8:	str	r3, [fp, #-8]
   174fc:	b	17538 <__assert_fail@plt+0x5c1c>
   17500:	ldr	r3, [fp, #-16]
   17504:	ldr	r3, [r3]
   17508:	mov	r0, r3
   1750c:	bl	11730 <strlen@plt>
   17510:	str	r0, [fp, #-12]
   17514:	ldr	r2, [fp, #-12]
   17518:	ldr	r3, [fp, #-8]
   1751c:	cmp	r2, r3
   17520:	bls	1752c <__assert_fail@plt+0x5c10>
   17524:	ldr	r3, [fp, #-12]
   17528:	str	r3, [fp, #-8]
   1752c:	ldr	r3, [fp, #-16]
   17530:	add	r3, r3, #4
   17534:	str	r3, [fp, #-16]
   17538:	ldr	r3, [fp, #-16]
   1753c:	ldr	r3, [r3]
   17540:	cmp	r3, #0
   17544:	bne	17500 <__assert_fail@plt+0x5be4>
   17548:	ldr	r3, [fp, #-8]
   1754c:	add	r3, r3, #1
   17550:	mov	r0, r3
   17554:	sub	sp, fp, #4
   17558:	ldr	fp, [sp]
   1755c:	add	sp, sp, #4
   17560:	pop	{pc}		; (ldr pc, [sp], #4)
   17564:	str	fp, [sp, #-8]!
   17568:	str	lr, [sp, #4]
   1756c:	add	fp, sp, #4
   17570:	sub	sp, sp, #144	; 0x90
   17574:	str	r0, [fp, #-136]	; 0xffffff78
   17578:	str	r1, [fp, #-140]	; 0xffffff74
   1757c:	str	r2, [fp, #-144]	; 0xffffff70
   17580:	str	r3, [fp, #-148]	; 0xffffff6c
   17584:	ldr	r3, [fp, #-148]	; 0xffffff6c
   17588:	cmp	r3, #0
   1758c:	beq	175b4 <__assert_fail@plt+0x5c98>
   17590:	movw	r1, #5844	; 0x16d4
   17594:	movt	r1, #2
   17598:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1759c:	bl	11508 <strcmp@plt>
   175a0:	mov	r3, r0
   175a4:	cmp	r3, #0
   175a8:	bne	175b4 <__assert_fail@plt+0x5c98>
   175ac:	mov	r3, #1
   175b0:	b	175b8 <__assert_fail@plt+0x5c9c>
   175b4:	mov	r3, #0
   175b8:	strb	r3, [fp, #-13]
   175bc:	ldrb	r3, [fp, #-13]
   175c0:	and	r3, r3, #1
   175c4:	strb	r3, [fp, #-13]
   175c8:	ldr	r3, [fp, #-136]	; 0xffffff78
   175cc:	ldr	r3, [r3, #48]	; 0x30
   175d0:	and	r3, r3, #4
   175d4:	cmp	r3, #0
   175d8:	beq	1760c <__assert_fail@plt+0x5cf0>
   175dc:	ldr	r3, [fp, #-136]	; 0xffffff78
   175e0:	ldr	r3, [r3, #48]	; 0x30
   175e4:	and	r3, r3, #512	; 0x200
   175e8:	cmp	r3, #0
   175ec:	beq	17604 <__assert_fail@plt+0x5ce8>
   175f0:	ldr	r3, [fp, #-144]	; 0xffffff70
   175f4:	cmp	r3, #0
   175f8:	blt	17604 <__assert_fail@plt+0x5ce8>
   175fc:	ldr	r0, [fp, #-144]	; 0xffffff70
   17600:	bl	118d4 <close@plt>
   17604:	mov	r3, #0
   17608:	b	1780c <__assert_fail@plt+0x5ef0>
   1760c:	ldr	r3, [fp, #-144]	; 0xffffff70
   17610:	cmp	r3, #0
   17614:	bge	1768c <__assert_fail@plt+0x5d70>
   17618:	ldrb	r3, [fp, #-13]
   1761c:	cmp	r3, #0
   17620:	beq	1768c <__assert_fail@plt+0x5d70>
   17624:	ldr	r3, [fp, #-136]	; 0xffffff78
   17628:	ldr	r3, [r3, #48]	; 0x30
   1762c:	and	r3, r3, #512	; 0x200
   17630:	cmp	r3, #0
   17634:	beq	1768c <__assert_fail@plt+0x5d70>
   17638:	ldr	r3, [fp, #-136]	; 0xffffff78
   1763c:	add	r3, r3, #60	; 0x3c
   17640:	mov	r0, r3
   17644:	bl	19688 <__assert_fail@plt+0x7d6c>
   17648:	mov	r3, r0
   1764c:	eor	r3, r3, #1
   17650:	uxtb	r3, r3
   17654:	cmp	r3, #0
   17658:	beq	1768c <__assert_fail@plt+0x5d70>
   1765c:	ldr	r3, [fp, #-136]	; 0xffffff78
   17660:	add	r3, r3, #60	; 0x3c
   17664:	mov	r0, r3
   17668:	bl	19770 <__assert_fail@plt+0x7e54>
   1766c:	str	r0, [fp, #-20]	; 0xffffffec
   17670:	ldr	r3, [fp, #-20]	; 0xffffffec
   17674:	cmp	r3, #0
   17678:	blt	1768c <__assert_fail@plt+0x5d70>
   1767c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17680:	str	r3, [fp, #-144]	; 0xffffff70
   17684:	mov	r3, #0
   17688:	str	r3, [fp, #-148]	; 0xffffff6c
   1768c:	ldr	r3, [fp, #-144]	; 0xffffff70
   17690:	str	r3, [fp, #-12]
   17694:	ldr	r3, [fp, #-144]	; 0xffffff70
   17698:	cmp	r3, #0
   1769c:	bge	176c4 <__assert_fail@plt+0x5da8>
   176a0:	ldr	r1, [fp, #-148]	; 0xffffff6c
   176a4:	ldr	r0, [fp, #-136]	; 0xffffff78
   176a8:	bl	14b7c <__assert_fail@plt+0x3260>
   176ac:	str	r0, [fp, #-12]
   176b0:	ldr	r3, [fp, #-12]
   176b4:	cmp	r3, #0
   176b8:	bge	176c4 <__assert_fail@plt+0x5da8>
   176bc:	mvn	r3, #0
   176c0:	b	1780c <__assert_fail@plt+0x5ef0>
   176c4:	ldr	r3, [fp, #-136]	; 0xffffff78
   176c8:	ldr	r3, [r3, #48]	; 0x30
   176cc:	and	r3, r3, #2
   176d0:	cmp	r3, #0
   176d4:	bne	17700 <__assert_fail@plt+0x5de4>
   176d8:	ldr	r3, [fp, #-148]	; 0xffffff6c
   176dc:	cmp	r3, #0
   176e0:	beq	17778 <__assert_fail@plt+0x5e5c>
   176e4:	movw	r1, #5844	; 0x16d4
   176e8:	movt	r1, #2
   176ec:	ldr	r0, [fp, #-148]	; 0xffffff6c
   176f0:	bl	11508 <strcmp@plt>
   176f4:	mov	r3, r0
   176f8:	cmp	r3, #0
   176fc:	bne	17778 <__assert_fail@plt+0x5e5c>
   17700:	sub	r3, fp, #132	; 0x84
   17704:	mov	r1, r3
   17708:	ldr	r0, [fp, #-12]
   1770c:	bl	20d0c <lchmod@@Base+0x74ec>
   17710:	mov	r3, r0
   17714:	cmp	r3, #0
   17718:	beq	17728 <__assert_fail@plt+0x5e0c>
   1771c:	mvn	r3, #0
   17720:	str	r3, [fp, #-8]
   17724:	b	177d4 <__assert_fail@plt+0x5eb8>
   17728:	ldr	r3, [fp, #-140]	; 0xffffff74
   1772c:	ldrd	r0, [r3, #64]	; 0x40
   17730:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   17734:	cmp	r1, r3
   17738:	cmpeq	r0, r2
   1773c:	bne	17758 <__assert_fail@plt+0x5e3c>
   17740:	ldr	r3, [fp, #-140]	; 0xffffff74
   17744:	ldrd	r0, [r3, #160]	; 0xa0
   17748:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1774c:	cmp	r1, r3
   17750:	cmpeq	r0, r2
   17754:	beq	17778 <__assert_fail@plt+0x5e5c>
   17758:	bl	11778 <__errno_location@plt>
   1775c:	mov	r2, r0
   17760:	mov	r3, #2
   17764:	str	r3, [r2]
   17768:	mvn	r3, #0
   1776c:	str	r3, [fp, #-8]
   17770:	nop	{0}
   17774:	b	177d4 <__assert_fail@plt+0x5eb8>
   17778:	ldr	r3, [fp, #-136]	; 0xffffff78
   1777c:	ldr	r3, [r3, #48]	; 0x30
   17780:	and	r3, r3, #512	; 0x200
   17784:	cmp	r3, #0
   17788:	beq	177c8 <__assert_fail@plt+0x5eac>
   1778c:	ldrb	r3, [fp, #-13]
   17790:	cmp	r3, #0
   17794:	movne	r3, #1
   17798:	moveq	r3, #0
   1779c:	uxtb	r3, r3
   177a0:	eor	r3, r3, #1
   177a4:	uxtb	r3, r3
   177a8:	and	r3, r3, #1
   177ac:	uxtb	r3, r3
   177b0:	mov	r2, r3
   177b4:	ldr	r1, [fp, #-12]
   177b8:	ldr	r0, [fp, #-136]	; 0xffffff78
   177bc:	bl	149c8 <__assert_fail@plt+0x30ac>
   177c0:	mov	r3, #0
   177c4:	b	1780c <__assert_fail@plt+0x5ef0>
   177c8:	ldr	r0, [fp, #-12]
   177cc:	bl	11844 <fchdir@plt>
   177d0:	str	r0, [fp, #-8]
   177d4:	ldr	r3, [fp, #-144]	; 0xffffff70
   177d8:	cmp	r3, #0
   177dc:	bge	17808 <__assert_fail@plt+0x5eec>
   177e0:	bl	11778 <__errno_location@plt>
   177e4:	mov	r3, r0
   177e8:	ldr	r3, [r3]
   177ec:	str	r3, [fp, #-24]	; 0xffffffe8
   177f0:	ldr	r0, [fp, #-12]
   177f4:	bl	118d4 <close@plt>
   177f8:	bl	11778 <__errno_location@plt>
   177fc:	mov	r2, r0
   17800:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17804:	str	r3, [r2]
   17808:	ldr	r3, [fp, #-8]
   1780c:	mov	r0, r3
   17810:	sub	sp, fp, #4
   17814:	ldr	fp, [sp]
   17818:	add	sp, sp, #4
   1781c:	pop	{pc}		; (ldr pc, [sp], #4)
   17820:	push	{fp}		; (str fp, [sp, #-4]!)
   17824:	add	fp, sp, #0
   17828:	sub	sp, sp, #12
   1782c:	str	r0, [fp, #-8]
   17830:	ldr	r3, [fp, #-8]
   17834:	ldr	r3, [r3, #8]
   17838:	mov	r0, r3
   1783c:	add	sp, fp, #0
   17840:	pop	{fp}		; (ldr fp, [sp], #4)
   17844:	bx	lr
   17848:	push	{fp}		; (str fp, [sp, #-4]!)
   1784c:	add	fp, sp, #0
   17850:	sub	sp, sp, #12
   17854:	str	r0, [fp, #-8]
   17858:	ldr	r3, [fp, #-8]
   1785c:	ldr	r3, [r3, #12]
   17860:	mov	r0, r3
   17864:	add	sp, fp, #0
   17868:	pop	{fp}		; (ldr fp, [sp], #4)
   1786c:	bx	lr
   17870:	push	{fp}		; (str fp, [sp, #-4]!)
   17874:	add	fp, sp, #0
   17878:	sub	sp, sp, #12
   1787c:	str	r0, [fp, #-8]
   17880:	ldr	r3, [fp, #-8]
   17884:	ldr	r3, [r3, #16]
   17888:	mov	r0, r3
   1788c:	add	sp, fp, #0
   17890:	pop	{fp}		; (ldr fp, [sp], #4)
   17894:	bx	lr
   17898:	push	{fp}		; (str fp, [sp, #-4]!)
   1789c:	add	fp, sp, #0
   178a0:	sub	sp, sp, #28
   178a4:	str	r0, [fp, #-24]	; 0xffffffe8
   178a8:	mov	r3, #0
   178ac:	str	r3, [fp, #-12]
   178b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   178b4:	ldr	r3, [r3]
   178b8:	str	r3, [fp, #-8]
   178bc:	b	1792c <__assert_fail@plt+0x6010>
   178c0:	ldr	r3, [fp, #-8]
   178c4:	ldr	r3, [r3]
   178c8:	cmp	r3, #0
   178cc:	beq	17920 <__assert_fail@plt+0x6004>
   178d0:	ldr	r3, [fp, #-8]
   178d4:	str	r3, [fp, #-16]
   178d8:	mov	r3, #1
   178dc:	str	r3, [fp, #-20]	; 0xffffffec
   178e0:	b	178f0 <__assert_fail@plt+0x5fd4>
   178e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   178e8:	add	r3, r3, #1
   178ec:	str	r3, [fp, #-20]	; 0xffffffec
   178f0:	ldr	r3, [fp, #-16]
   178f4:	ldr	r3, [r3, #4]
   178f8:	str	r3, [fp, #-16]
   178fc:	ldr	r3, [fp, #-16]
   17900:	cmp	r3, #0
   17904:	bne	178e4 <__assert_fail@plt+0x5fc8>
   17908:	ldr	r2, [fp, #-20]	; 0xffffffec
   1790c:	ldr	r3, [fp, #-12]
   17910:	cmp	r2, r3
   17914:	bls	17920 <__assert_fail@plt+0x6004>
   17918:	ldr	r3, [fp, #-20]	; 0xffffffec
   1791c:	str	r3, [fp, #-12]
   17920:	ldr	r3, [fp, #-8]
   17924:	add	r3, r3, #8
   17928:	str	r3, [fp, #-8]
   1792c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17930:	ldr	r3, [r3, #4]
   17934:	ldr	r2, [fp, #-8]
   17938:	cmp	r2, r3
   1793c:	bcc	178c0 <__assert_fail@plt+0x5fa4>
   17940:	ldr	r3, [fp, #-12]
   17944:	mov	r0, r3
   17948:	add	sp, fp, #0
   1794c:	pop	{fp}		; (ldr fp, [sp], #4)
   17950:	bx	lr
   17954:	push	{fp}		; (str fp, [sp, #-4]!)
   17958:	add	fp, sp, #0
   1795c:	sub	sp, sp, #28
   17960:	str	r0, [fp, #-24]	; 0xffffffe8
   17964:	mov	r3, #0
   17968:	str	r3, [fp, #-12]
   1796c:	mov	r3, #0
   17970:	str	r3, [fp, #-16]
   17974:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17978:	ldr	r3, [r3]
   1797c:	str	r3, [fp, #-8]
   17980:	b	179e8 <__assert_fail@plt+0x60cc>
   17984:	ldr	r3, [fp, #-8]
   17988:	ldr	r3, [r3]
   1798c:	cmp	r3, #0
   17990:	beq	179dc <__assert_fail@plt+0x60c0>
   17994:	ldr	r3, [fp, #-8]
   17998:	str	r3, [fp, #-20]	; 0xffffffec
   1799c:	ldr	r3, [fp, #-12]
   179a0:	add	r3, r3, #1
   179a4:	str	r3, [fp, #-12]
   179a8:	ldr	r3, [fp, #-16]
   179ac:	add	r3, r3, #1
   179b0:	str	r3, [fp, #-16]
   179b4:	b	179c4 <__assert_fail@plt+0x60a8>
   179b8:	ldr	r3, [fp, #-16]
   179bc:	add	r3, r3, #1
   179c0:	str	r3, [fp, #-16]
   179c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   179c8:	ldr	r3, [r3, #4]
   179cc:	str	r3, [fp, #-20]	; 0xffffffec
   179d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   179d4:	cmp	r3, #0
   179d8:	bne	179b8 <__assert_fail@plt+0x609c>
   179dc:	ldr	r3, [fp, #-8]
   179e0:	add	r3, r3, #8
   179e4:	str	r3, [fp, #-8]
   179e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   179ec:	ldr	r3, [r3, #4]
   179f0:	ldr	r2, [fp, #-8]
   179f4:	cmp	r2, r3
   179f8:	bcc	17984 <__assert_fail@plt+0x6068>
   179fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17a00:	ldr	r3, [r3, #12]
   17a04:	ldr	r2, [fp, #-12]
   17a08:	cmp	r2, r3
   17a0c:	bne	17a2c <__assert_fail@plt+0x6110>
   17a10:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17a14:	ldr	r3, [r3, #16]
   17a18:	ldr	r2, [fp, #-16]
   17a1c:	cmp	r2, r3
   17a20:	bne	17a2c <__assert_fail@plt+0x6110>
   17a24:	mov	r3, #1
   17a28:	b	17a30 <__assert_fail@plt+0x6114>
   17a2c:	mov	r3, #0
   17a30:	mov	r0, r3
   17a34:	add	sp, fp, #0
   17a38:	pop	{fp}		; (ldr fp, [sp], #4)
   17a3c:	bx	lr
   17a40:	str	fp, [sp, #-8]!
   17a44:	str	lr, [sp, #4]
   17a48:	add	fp, sp, #4
   17a4c:	sub	sp, sp, #32
   17a50:	str	r0, [fp, #-24]	; 0xffffffe8
   17a54:	str	r1, [fp, #-28]	; 0xffffffe4
   17a58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a5c:	bl	17870 <__assert_fail@plt+0x5f54>
   17a60:	str	r0, [fp, #-8]
   17a64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a68:	bl	17820 <__assert_fail@plt+0x5f04>
   17a6c:	str	r0, [fp, #-12]
   17a70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a74:	bl	17848 <__assert_fail@plt+0x5f2c>
   17a78:	str	r0, [fp, #-16]
   17a7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a80:	bl	17898 <__assert_fail@plt+0x5f7c>
   17a84:	str	r0, [fp, #-20]	; 0xffffffec
   17a88:	ldr	r2, [fp, #-8]
   17a8c:	movw	r1, #5868	; 0x16ec
   17a90:	movt	r1, #2
   17a94:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17a98:	bl	1176c <fprintf@plt>
   17a9c:	ldr	r2, [fp, #-12]
   17aa0:	movw	r1, #5892	; 0x1704
   17aa4:	movt	r1, #2
   17aa8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17aac:	bl	1176c <fprintf@plt>
   17ab0:	ldr	r3, [fp, #-16]
   17ab4:	vmov	s15, r3
   17ab8:	vcvt.f64.u32	d7, s15
   17abc:	vldr	d6, [pc, #84]	; 17b18 <__assert_fail@plt+0x61fc>
   17ac0:	vmul.f64	d5, d7, d6
   17ac4:	ldr	r3, [fp, #-12]
   17ac8:	vmov	s15, r3
   17acc:	vcvt.f64.u32	d6, s15
   17ad0:	vdiv.f64	d7, d5, d6
   17ad4:	vstr	d7, [sp]
   17ad8:	ldr	r2, [fp, #-16]
   17adc:	movw	r1, #5916	; 0x171c
   17ae0:	movt	r1, #2
   17ae4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17ae8:	bl	1176c <fprintf@plt>
   17aec:	ldr	r2, [fp, #-20]	; 0xffffffec
   17af0:	movw	r1, #5952	; 0x1740
   17af4:	movt	r1, #2
   17af8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17afc:	bl	1176c <fprintf@plt>
   17b00:	nop	{0}
   17b04:	sub	sp, fp, #4
   17b08:	ldr	fp, [sp]
   17b0c:	add	sp, sp, #4
   17b10:	pop	{pc}		; (ldr pc, [sp], #4)
   17b14:	nop	{0}
   17b18:	andeq	r0, r0, r0
   17b1c:	subsmi	r0, r9, r0
   17b20:	str	fp, [sp, #-8]!
   17b24:	str	lr, [sp, #4]
   17b28:	add	fp, sp, #4
   17b2c:	sub	sp, sp, #16
   17b30:	str	r0, [fp, #-16]
   17b34:	str	r1, [fp, #-20]	; 0xffffffec
   17b38:	ldr	r3, [fp, #-16]
   17b3c:	ldr	r3, [r3, #24]
   17b40:	ldr	r2, [fp, #-16]
   17b44:	ldr	r2, [r2, #8]
   17b48:	mov	r1, r2
   17b4c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17b50:	blx	r3
   17b54:	str	r0, [fp, #-8]
   17b58:	ldr	r3, [fp, #-16]
   17b5c:	ldr	r3, [r3, #8]
   17b60:	ldr	r2, [fp, #-8]
   17b64:	cmp	r2, r3
   17b68:	bcc	17b70 <__assert_fail@plt+0x6254>
   17b6c:	bl	118c8 <abort@plt>
   17b70:	ldr	r3, [fp, #-16]
   17b74:	ldr	r2, [r3]
   17b78:	ldr	r3, [fp, #-8]
   17b7c:	lsl	r3, r3, #3
   17b80:	add	r3, r2, r3
   17b84:	mov	r0, r3
   17b88:	sub	sp, fp, #4
   17b8c:	ldr	fp, [sp]
   17b90:	add	sp, sp, #4
   17b94:	pop	{pc}		; (ldr pc, [sp], #4)
   17b98:	str	fp, [sp, #-8]!
   17b9c:	str	lr, [sp, #4]
   17ba0:	add	fp, sp, #4
   17ba4:	sub	sp, sp, #16
   17ba8:	str	r0, [fp, #-16]
   17bac:	str	r1, [fp, #-20]	; 0xffffffec
   17bb0:	ldr	r1, [fp, #-20]	; 0xffffffec
   17bb4:	ldr	r0, [fp, #-16]
   17bb8:	bl	17b20 <__assert_fail@plt+0x6204>
   17bbc:	str	r0, [fp, #-12]
   17bc0:	ldr	r3, [fp, #-12]
   17bc4:	ldr	r3, [r3]
   17bc8:	cmp	r3, #0
   17bcc:	bne	17bd8 <__assert_fail@plt+0x62bc>
   17bd0:	mov	r3, #0
   17bd4:	b	17c48 <__assert_fail@plt+0x632c>
   17bd8:	ldr	r3, [fp, #-12]
   17bdc:	str	r3, [fp, #-8]
   17be0:	b	17c38 <__assert_fail@plt+0x631c>
   17be4:	ldr	r3, [fp, #-8]
   17be8:	ldr	r3, [r3]
   17bec:	ldr	r2, [fp, #-20]	; 0xffffffec
   17bf0:	cmp	r2, r3
   17bf4:	beq	17c20 <__assert_fail@plt+0x6304>
   17bf8:	ldr	r3, [fp, #-16]
   17bfc:	ldr	r3, [r3, #28]
   17c00:	ldr	r2, [fp, #-8]
   17c04:	ldr	r2, [r2]
   17c08:	mov	r1, r2
   17c0c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17c10:	blx	r3
   17c14:	mov	r3, r0
   17c18:	cmp	r3, #0
   17c1c:	beq	17c2c <__assert_fail@plt+0x6310>
   17c20:	ldr	r3, [fp, #-8]
   17c24:	ldr	r3, [r3]
   17c28:	b	17c48 <__assert_fail@plt+0x632c>
   17c2c:	ldr	r3, [fp, #-8]
   17c30:	ldr	r3, [r3, #4]
   17c34:	str	r3, [fp, #-8]
   17c38:	ldr	r3, [fp, #-8]
   17c3c:	cmp	r3, #0
   17c40:	bne	17be4 <__assert_fail@plt+0x62c8>
   17c44:	mov	r3, #0
   17c48:	mov	r0, r3
   17c4c:	sub	sp, fp, #4
   17c50:	ldr	fp, [sp]
   17c54:	add	sp, sp, #4
   17c58:	pop	{pc}		; (ldr pc, [sp], #4)
   17c5c:	str	fp, [sp, #-8]!
   17c60:	str	lr, [sp, #4]
   17c64:	add	fp, sp, #4
   17c68:	sub	sp, sp, #16
   17c6c:	str	r0, [fp, #-16]
   17c70:	ldr	r3, [fp, #-16]
   17c74:	ldr	r3, [r3, #16]
   17c78:	cmp	r3, #0
   17c7c:	bne	17c88 <__assert_fail@plt+0x636c>
   17c80:	mov	r3, #0
   17c84:	b	17cd8 <__assert_fail@plt+0x63bc>
   17c88:	ldr	r3, [fp, #-16]
   17c8c:	ldr	r3, [r3]
   17c90:	str	r3, [fp, #-8]
   17c94:	ldr	r3, [fp, #-16]
   17c98:	ldr	r3, [r3, #4]
   17c9c:	ldr	r2, [fp, #-8]
   17ca0:	cmp	r2, r3
   17ca4:	bcc	17cac <__assert_fail@plt+0x6390>
   17ca8:	bl	118c8 <abort@plt>
   17cac:	ldr	r3, [fp, #-8]
   17cb0:	ldr	r3, [r3]
   17cb4:	cmp	r3, #0
   17cb8:	beq	17cc8 <__assert_fail@plt+0x63ac>
   17cbc:	ldr	r3, [fp, #-8]
   17cc0:	ldr	r3, [r3]
   17cc4:	b	17cd8 <__assert_fail@plt+0x63bc>
   17cc8:	ldr	r3, [fp, #-8]
   17ccc:	add	r3, r3, #8
   17cd0:	str	r3, [fp, #-8]
   17cd4:	b	17c94 <__assert_fail@plt+0x6378>
   17cd8:	mov	r0, r3
   17cdc:	sub	sp, fp, #4
   17ce0:	ldr	fp, [sp]
   17ce4:	add	sp, sp, #4
   17ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   17cec:	str	fp, [sp, #-8]!
   17cf0:	str	lr, [sp, #4]
   17cf4:	add	fp, sp, #4
   17cf8:	sub	sp, sp, #16
   17cfc:	str	r0, [fp, #-16]
   17d00:	str	r1, [fp, #-20]	; 0xffffffec
   17d04:	ldr	r1, [fp, #-20]	; 0xffffffec
   17d08:	ldr	r0, [fp, #-16]
   17d0c:	bl	17b20 <__assert_fail@plt+0x6204>
   17d10:	str	r0, [fp, #-8]
   17d14:	ldr	r3, [fp, #-8]
   17d18:	str	r3, [fp, #-12]
   17d1c:	ldr	r3, [fp, #-12]
   17d20:	ldr	r3, [r3]
   17d24:	ldr	r2, [fp, #-20]	; 0xffffffec
   17d28:	cmp	r2, r3
   17d2c:	bne	17d50 <__assert_fail@plt+0x6434>
   17d30:	ldr	r3, [fp, #-12]
   17d34:	ldr	r3, [r3, #4]
   17d38:	cmp	r3, #0
   17d3c:	beq	17d50 <__assert_fail@plt+0x6434>
   17d40:	ldr	r3, [fp, #-12]
   17d44:	ldr	r3, [r3, #4]
   17d48:	ldr	r3, [r3]
   17d4c:	b	17dac <__assert_fail@plt+0x6490>
   17d50:	ldr	r3, [fp, #-12]
   17d54:	ldr	r3, [r3, #4]
   17d58:	str	r3, [fp, #-12]
   17d5c:	ldr	r3, [fp, #-12]
   17d60:	cmp	r3, #0
   17d64:	bne	17d1c <__assert_fail@plt+0x6400>
   17d68:	b	17d88 <__assert_fail@plt+0x646c>
   17d6c:	ldr	r3, [fp, #-8]
   17d70:	ldr	r3, [r3]
   17d74:	cmp	r3, #0
   17d78:	beq	17d88 <__assert_fail@plt+0x646c>
   17d7c:	ldr	r3, [fp, #-8]
   17d80:	ldr	r3, [r3]
   17d84:	b	17dac <__assert_fail@plt+0x6490>
   17d88:	ldr	r3, [fp, #-8]
   17d8c:	add	r3, r3, #8
   17d90:	str	r3, [fp, #-8]
   17d94:	ldr	r3, [fp, #-16]
   17d98:	ldr	r3, [r3, #4]
   17d9c:	ldr	r2, [fp, #-8]
   17da0:	cmp	r2, r3
   17da4:	bcc	17d6c <__assert_fail@plt+0x6450>
   17da8:	mov	r3, #0
   17dac:	mov	r0, r3
   17db0:	sub	sp, fp, #4
   17db4:	ldr	fp, [sp]
   17db8:	add	sp, sp, #4
   17dbc:	pop	{pc}		; (ldr pc, [sp], #4)
   17dc0:	push	{fp}		; (str fp, [sp, #-4]!)
   17dc4:	add	fp, sp, #0
   17dc8:	sub	sp, sp, #36	; 0x24
   17dcc:	str	r0, [fp, #-24]	; 0xffffffe8
   17dd0:	str	r1, [fp, #-28]	; 0xffffffe4
   17dd4:	str	r2, [fp, #-32]	; 0xffffffe0
   17dd8:	mov	r3, #0
   17ddc:	str	r3, [fp, #-8]
   17de0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17de4:	ldr	r3, [r3]
   17de8:	str	r3, [fp, #-12]
   17dec:	b	17e6c <__assert_fail@plt+0x6550>
   17df0:	ldr	r3, [fp, #-12]
   17df4:	ldr	r3, [r3]
   17df8:	cmp	r3, #0
   17dfc:	beq	17e60 <__assert_fail@plt+0x6544>
   17e00:	ldr	r3, [fp, #-12]
   17e04:	str	r3, [fp, #-16]
   17e08:	b	17e54 <__assert_fail@plt+0x6538>
   17e0c:	ldr	r2, [fp, #-8]
   17e10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17e14:	cmp	r2, r3
   17e18:	bcc	17e24 <__assert_fail@plt+0x6508>
   17e1c:	ldr	r3, [fp, #-8]
   17e20:	b	17e84 <__assert_fail@plt+0x6568>
   17e24:	ldr	r3, [fp, #-8]
   17e28:	add	r2, r3, #1
   17e2c:	str	r2, [fp, #-8]
   17e30:	lsl	r3, r3, #2
   17e34:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17e38:	add	r3, r2, r3
   17e3c:	ldr	r2, [fp, #-16]
   17e40:	ldr	r2, [r2]
   17e44:	str	r2, [r3]
   17e48:	ldr	r3, [fp, #-16]
   17e4c:	ldr	r3, [r3, #4]
   17e50:	str	r3, [fp, #-16]
   17e54:	ldr	r3, [fp, #-16]
   17e58:	cmp	r3, #0
   17e5c:	bne	17e0c <__assert_fail@plt+0x64f0>
   17e60:	ldr	r3, [fp, #-12]
   17e64:	add	r3, r3, #8
   17e68:	str	r3, [fp, #-12]
   17e6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17e70:	ldr	r3, [r3, #4]
   17e74:	ldr	r2, [fp, #-12]
   17e78:	cmp	r2, r3
   17e7c:	bcc	17df0 <__assert_fail@plt+0x64d4>
   17e80:	ldr	r3, [fp, #-8]
   17e84:	mov	r0, r3
   17e88:	add	sp, fp, #0
   17e8c:	pop	{fp}		; (ldr fp, [sp], #4)
   17e90:	bx	lr
   17e94:	str	fp, [sp, #-8]!
   17e98:	str	lr, [sp, #4]
   17e9c:	add	fp, sp, #4
   17ea0:	sub	sp, sp, #32
   17ea4:	str	r0, [fp, #-24]	; 0xffffffe8
   17ea8:	str	r1, [fp, #-28]	; 0xffffffe4
   17eac:	str	r2, [fp, #-32]	; 0xffffffe0
   17eb0:	mov	r3, #0
   17eb4:	str	r3, [fp, #-8]
   17eb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17ebc:	ldr	r3, [r3]
   17ec0:	str	r3, [fp, #-12]
   17ec4:	b	17f48 <__assert_fail@plt+0x662c>
   17ec8:	ldr	r3, [fp, #-12]
   17ecc:	ldr	r3, [r3]
   17ed0:	cmp	r3, #0
   17ed4:	beq	17f3c <__assert_fail@plt+0x6620>
   17ed8:	ldr	r3, [fp, #-12]
   17edc:	str	r3, [fp, #-16]
   17ee0:	b	17f30 <__assert_fail@plt+0x6614>
   17ee4:	ldr	r3, [fp, #-16]
   17ee8:	ldr	r2, [r3]
   17eec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17ef0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17ef4:	mov	r0, r2
   17ef8:	blx	r3
   17efc:	mov	r3, r0
   17f00:	eor	r3, r3, #1
   17f04:	uxtb	r3, r3
   17f08:	cmp	r3, #0
   17f0c:	beq	17f18 <__assert_fail@plt+0x65fc>
   17f10:	ldr	r3, [fp, #-8]
   17f14:	b	17f60 <__assert_fail@plt+0x6644>
   17f18:	ldr	r3, [fp, #-8]
   17f1c:	add	r3, r3, #1
   17f20:	str	r3, [fp, #-8]
   17f24:	ldr	r3, [fp, #-16]
   17f28:	ldr	r3, [r3, #4]
   17f2c:	str	r3, [fp, #-16]
   17f30:	ldr	r3, [fp, #-16]
   17f34:	cmp	r3, #0
   17f38:	bne	17ee4 <__assert_fail@plt+0x65c8>
   17f3c:	ldr	r3, [fp, #-12]
   17f40:	add	r3, r3, #8
   17f44:	str	r3, [fp, #-12]
   17f48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17f4c:	ldr	r3, [r3, #4]
   17f50:	ldr	r2, [fp, #-12]
   17f54:	cmp	r2, r3
   17f58:	bcc	17ec8 <__assert_fail@plt+0x65ac>
   17f5c:	ldr	r3, [fp, #-8]
   17f60:	mov	r0, r3
   17f64:	sub	sp, fp, #4
   17f68:	ldr	fp, [sp]
   17f6c:	add	sp, sp, #4
   17f70:	pop	{pc}		; (ldr pc, [sp], #4)
   17f74:	push	{fp}		; (str fp, [sp, #-4]!)
   17f78:	add	fp, sp, #0
   17f7c:	sub	sp, sp, #20
   17f80:	str	r0, [fp, #-16]
   17f84:	str	r1, [fp, #-20]	; 0xffffffec
   17f88:	mov	r3, #0
   17f8c:	str	r3, [fp, #-8]
   17f90:	b	17fd0 <__assert_fail@plt+0x66b4>
   17f94:	ldr	r2, [fp, #-8]
   17f98:	mov	r3, r2
   17f9c:	lsl	r3, r3, #5
   17fa0:	sub	r2, r3, r2
   17fa4:	ldrb	r3, [fp, #-9]
   17fa8:	add	r3, r2, r3
   17fac:	ldr	r2, [fp, #-20]	; 0xffffffec
   17fb0:	udiv	r2, r3, r2
   17fb4:	ldr	r1, [fp, #-20]	; 0xffffffec
   17fb8:	mul	r2, r1, r2
   17fbc:	sub	r3, r3, r2
   17fc0:	str	r3, [fp, #-8]
   17fc4:	ldr	r3, [fp, #-16]
   17fc8:	add	r3, r3, #1
   17fcc:	str	r3, [fp, #-16]
   17fd0:	ldr	r3, [fp, #-16]
   17fd4:	ldrb	r3, [r3]
   17fd8:	strb	r3, [fp, #-9]
   17fdc:	ldrb	r3, [fp, #-9]
   17fe0:	cmp	r3, #0
   17fe4:	bne	17f94 <__assert_fail@plt+0x6678>
   17fe8:	ldr	r3, [fp, #-8]
   17fec:	mov	r0, r3
   17ff0:	add	sp, fp, #0
   17ff4:	pop	{fp}		; (ldr fp, [sp], #4)
   17ff8:	bx	lr
   17ffc:	push	{fp}		; (str fp, [sp, #-4]!)
   18000:	add	fp, sp, #0
   18004:	sub	sp, sp, #20
   18008:	str	r0, [fp, #-16]
   1800c:	mov	r3, #3
   18010:	str	r3, [fp, #-8]
   18014:	ldr	r3, [fp, #-8]
   18018:	ldr	r2, [fp, #-8]
   1801c:	mul	r3, r2, r3
   18020:	str	r3, [fp, #-12]
   18024:	b	18054 <__assert_fail@plt+0x6738>
   18028:	ldr	r3, [fp, #-8]
   1802c:	add	r3, r3, #1
   18030:	str	r3, [fp, #-8]
   18034:	ldr	r3, [fp, #-8]
   18038:	lsl	r3, r3, #2
   1803c:	ldr	r2, [fp, #-12]
   18040:	add	r3, r2, r3
   18044:	str	r3, [fp, #-12]
   18048:	ldr	r3, [fp, #-8]
   1804c:	add	r3, r3, #1
   18050:	str	r3, [fp, #-8]
   18054:	ldr	r2, [fp, #-12]
   18058:	ldr	r3, [fp, #-16]
   1805c:	cmp	r2, r3
   18060:	bcs	18084 <__assert_fail@plt+0x6768>
   18064:	ldr	r3, [fp, #-16]
   18068:	ldr	r2, [fp, #-8]
   1806c:	udiv	r2, r3, r2
   18070:	ldr	r1, [fp, #-8]
   18074:	mul	r2, r1, r2
   18078:	sub	r3, r3, r2
   1807c:	cmp	r3, #0
   18080:	bne	18028 <__assert_fail@plt+0x670c>
   18084:	ldr	r3, [fp, #-16]
   18088:	ldr	r2, [fp, #-8]
   1808c:	udiv	r2, r3, r2
   18090:	ldr	r1, [fp, #-8]
   18094:	mul	r2, r1, r2
   18098:	sub	r3, r3, r2
   1809c:	cmp	r3, #0
   180a0:	movne	r3, #1
   180a4:	moveq	r3, #0
   180a8:	uxtb	r3, r3
   180ac:	mov	r0, r3
   180b0:	add	sp, fp, #0
   180b4:	pop	{fp}		; (ldr fp, [sp], #4)
   180b8:	bx	lr
   180bc:	str	fp, [sp, #-8]!
   180c0:	str	lr, [sp, #4]
   180c4:	add	fp, sp, #4
   180c8:	sub	sp, sp, #8
   180cc:	str	r0, [fp, #-8]
   180d0:	ldr	r3, [fp, #-8]
   180d4:	cmp	r3, #9
   180d8:	bhi	180e4 <__assert_fail@plt+0x67c8>
   180dc:	mov	r3, #10
   180e0:	str	r3, [fp, #-8]
   180e4:	ldr	r3, [fp, #-8]
   180e8:	orr	r3, r3, #1
   180ec:	str	r3, [fp, #-8]
   180f0:	b	18100 <__assert_fail@plt+0x67e4>
   180f4:	ldr	r3, [fp, #-8]
   180f8:	add	r3, r3, #2
   180fc:	str	r3, [fp, #-8]
   18100:	ldr	r3, [fp, #-8]
   18104:	cmn	r3, #1
   18108:	beq	18128 <__assert_fail@plt+0x680c>
   1810c:	ldr	r0, [fp, #-8]
   18110:	bl	17ffc <__assert_fail@plt+0x66e0>
   18114:	mov	r3, r0
   18118:	eor	r3, r3, #1
   1811c:	uxtb	r3, r3
   18120:	cmp	r3, #0
   18124:	bne	180f4 <__assert_fail@plt+0x67d8>
   18128:	ldr	r3, [fp, #-8]
   1812c:	mov	r0, r3
   18130:	sub	sp, fp, #4
   18134:	ldr	fp, [sp]
   18138:	add	sp, sp, #4
   1813c:	pop	{pc}		; (ldr pc, [sp], #4)
   18140:	push	{fp}		; (str fp, [sp, #-4]!)
   18144:	add	fp, sp, #0
   18148:	sub	sp, sp, #12
   1814c:	str	r0, [fp, #-8]
   18150:	ldr	r3, [fp, #-8]
   18154:	movw	r2, #5848	; 0x16d8
   18158:	movt	r2, #2
   1815c:	ldrd	r0, [r2]
   18160:	strd	r0, [r3]
   18164:	ldrd	r0, [r2, #8]
   18168:	strd	r0, [r3, #8]
   1816c:	ldr	r2, [r2, #16]
   18170:	str	r2, [r3, #16]
   18174:	nop	{0}
   18178:	add	sp, fp, #0
   1817c:	pop	{fp}		; (ldr fp, [sp], #4)
   18180:	bx	lr
   18184:	str	fp, [sp, #-8]!
   18188:	str	lr, [sp, #4]
   1818c:	add	fp, sp, #4
   18190:	sub	sp, sp, #16
   18194:	str	r0, [fp, #-16]
   18198:	str	r1, [fp, #-20]	; 0xffffffec
   1819c:	ldr	r3, [fp, #-16]
   181a0:	mov	r1, #3
   181a4:	mov	r0, r3
   181a8:	bl	1f3ac <lchmod@@Base+0x5b8c>
   181ac:	str	r0, [fp, #-8]
   181b0:	ldr	r3, [fp, #-8]
   181b4:	ldr	r2, [fp, #-20]	; 0xffffffec
   181b8:	udiv	r2, r3, r2
   181bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   181c0:	mul	r2, r1, r2
   181c4:	sub	r3, r3, r2
   181c8:	mov	r0, r3
   181cc:	sub	sp, fp, #4
   181d0:	ldr	fp, [sp]
   181d4:	add	sp, sp, #4
   181d8:	pop	{pc}		; (ldr pc, [sp], #4)
   181dc:	push	{fp}		; (str fp, [sp, #-4]!)
   181e0:	add	fp, sp, #0
   181e4:	sub	sp, sp, #12
   181e8:	str	r0, [fp, #-8]
   181ec:	str	r1, [fp, #-12]
   181f0:	ldr	r2, [fp, #-8]
   181f4:	ldr	r3, [fp, #-12]
   181f8:	cmp	r2, r3
   181fc:	moveq	r3, #1
   18200:	movne	r3, #0
   18204:	uxtb	r3, r3
   18208:	mov	r0, r3
   1820c:	add	sp, fp, #0
   18210:	pop	{fp}		; (ldr fp, [sp], #4)
   18214:	bx	lr
   18218:	push	{fp}		; (str fp, [sp, #-4]!)
   1821c:	add	fp, sp, #0
   18220:	sub	sp, sp, #20
   18224:	str	r0, [fp, #-16]
   18228:	ldr	r3, [fp, #-16]
   1822c:	ldr	r3, [r3, #20]
   18230:	str	r3, [fp, #-8]
   18234:	ldr	r2, [fp, #-8]
   18238:	movw	r3, #5848	; 0x16d8
   1823c:	movt	r3, #2
   18240:	cmp	r2, r3
   18244:	bne	18250 <__assert_fail@plt+0x6934>
   18248:	mov	r3, #1
   1824c:	b	18344 <__assert_fail@plt+0x6a28>
   18250:	movw	r3, #52429	; 0xcccd
   18254:	movt	r3, #15820	; 0x3dcc
   18258:	str	r3, [fp, #-12]
   1825c:	ldr	r3, [fp, #-8]
   18260:	vldr	s15, [r3, #8]
   18264:	vldr	s14, [fp, #-12]
   18268:	vcmpe.f32	s14, s15
   1826c:	vmrs	APSR_nzcv, fpscr
   18270:	bpl	18330 <__assert_fail@plt+0x6a14>
   18274:	ldr	r3, [fp, #-8]
   18278:	vldr	s14, [r3, #8]
   1827c:	vldr	s13, [pc, #208]	; 18354 <__assert_fail@plt+0x6a38>
   18280:	vldr	s15, [fp, #-12]
   18284:	vsub.f32	s15, s13, s15
   18288:	vcmpe.f32	s14, s15
   1828c:	vmrs	APSR_nzcv, fpscr
   18290:	bpl	18330 <__assert_fail@plt+0x6a14>
   18294:	vldr	s15, [fp, #-12]
   18298:	vldr	s14, [pc, #180]	; 18354 <__assert_fail@plt+0x6a38>
   1829c:	vadd.f32	s14, s15, s14
   182a0:	ldr	r3, [fp, #-8]
   182a4:	vldr	s15, [r3, #12]
   182a8:	vcmpe.f32	s14, s15
   182ac:	vmrs	APSR_nzcv, fpscr
   182b0:	bpl	18330 <__assert_fail@plt+0x6a14>
   182b4:	ldr	r3, [fp, #-8]
   182b8:	vldr	s15, [r3]
   182bc:	vcmpe.f32	s15, #0.0
   182c0:	vmrs	APSR_nzcv, fpscr
   182c4:	blt	18330 <__assert_fail@plt+0x6a14>
   182c8:	ldr	r3, [fp, #-8]
   182cc:	vldr	s14, [r3]
   182d0:	vldr	s15, [fp, #-12]
   182d4:	vadd.f32	s14, s14, s15
   182d8:	ldr	r3, [fp, #-8]
   182dc:	vldr	s15, [r3, #4]
   182e0:	vcmpe.f32	s14, s15
   182e4:	vmrs	APSR_nzcv, fpscr
   182e8:	bpl	18330 <__assert_fail@plt+0x6a14>
   182ec:	ldr	r3, [fp, #-8]
   182f0:	vldr	s15, [r3, #4]
   182f4:	vldr	s14, [pc, #88]	; 18354 <__assert_fail@plt+0x6a38>
   182f8:	vcmpe.f32	s15, s14
   182fc:	vmrs	APSR_nzcv, fpscr
   18300:	bhi	18330 <__assert_fail@plt+0x6a14>
   18304:	ldr	r3, [fp, #-8]
   18308:	vldr	s14, [r3]
   1830c:	vldr	s15, [fp, #-12]
   18310:	vadd.f32	s14, s14, s15
   18314:	ldr	r3, [fp, #-8]
   18318:	vldr	s15, [r3, #8]
   1831c:	vcmpe.f32	s14, s15
   18320:	vmrs	APSR_nzcv, fpscr
   18324:	bpl	18330 <__assert_fail@plt+0x6a14>
   18328:	mov	r3, #1
   1832c:	b	18344 <__assert_fail@plt+0x6a28>
   18330:	ldr	r2, [fp, #-16]
   18334:	movw	r3, #5848	; 0x16d8
   18338:	movt	r3, #2
   1833c:	str	r3, [r2, #20]
   18340:	mov	r3, #0
   18344:	mov	r0, r3
   18348:	add	sp, fp, #0
   1834c:	pop	{fp}		; (ldr fp, [sp], #4)
   18350:	bx	lr
   18354:	svccc	0x00800000
   18358:	str	fp, [sp, #-8]!
   1835c:	str	lr, [sp, #4]
   18360:	add	fp, sp, #4
   18364:	sub	sp, sp, #16
   18368:	str	r0, [fp, #-16]
   1836c:	str	r1, [fp, #-20]	; 0xffffffec
   18370:	ldr	r3, [fp, #-20]	; 0xffffffec
   18374:	ldrb	r3, [r3, #16]
   18378:	eor	r3, r3, #1
   1837c:	uxtb	r3, r3
   18380:	cmp	r3, #0
   18384:	beq	183d0 <__assert_fail@plt+0x6ab4>
   18388:	ldr	r3, [fp, #-16]
   1838c:	vmov	s15, r3
   18390:	vcvt.f32.u32	s13, s15
   18394:	ldr	r3, [fp, #-20]	; 0xffffffec
   18398:	vldr	s14, [r3, #8]
   1839c:	vdiv.f32	s15, s13, s14
   183a0:	vstr	s15, [fp, #-8]
   183a4:	vldr	s15, [fp, #-8]
   183a8:	vldr	s14, [pc, #136]	; 18438 <__assert_fail@plt+0x6b1c>
   183ac:	vcmpe.f32	s15, s14
   183b0:	vmrs	APSR_nzcv, fpscr
   183b4:	blt	183c0 <__assert_fail@plt+0x6aa4>
   183b8:	mov	r3, #0
   183bc:	b	18424 <__assert_fail@plt+0x6b08>
   183c0:	vldr	s15, [fp, #-8]
   183c4:	vcvt.u32.f32	s15, s15
   183c8:	vmov	r3, s15
   183cc:	str	r3, [fp, #-16]
   183d0:	ldr	r0, [fp, #-16]
   183d4:	bl	180bc <__assert_fail@plt+0x67a0>
   183d8:	str	r0, [fp, #-16]
   183dc:	mov	r3, #0
   183e0:	ldr	r2, [fp, #-16]
   183e4:	lsl	r2, r2, #2
   183e8:	ldr	r1, [fp, #-16]
   183ec:	lsr	r1, r1, #30
   183f0:	cmp	r1, #0
   183f4:	beq	183fc <__assert_fail@plt+0x6ae0>
   183f8:	mov	r3, #1
   183fc:	cmp	r2, #0
   18400:	bge	18408 <__assert_fail@plt+0x6aec>
   18404:	mov	r3, #1
   18408:	and	r3, r3, #1
   1840c:	uxtb	r3, r3
   18410:	cmp	r3, #0
   18414:	beq	18420 <__assert_fail@plt+0x6b04>
   18418:	mov	r3, #0
   1841c:	b	18424 <__assert_fail@plt+0x6b08>
   18420:	ldr	r3, [fp, #-16]
   18424:	mov	r0, r3
   18428:	sub	sp, fp, #4
   1842c:	ldr	fp, [sp]
   18430:	add	sp, sp, #4
   18434:	pop	{pc}		; (ldr pc, [sp], #4)
   18438:	svcmi	0x00800000
   1843c:	str	fp, [sp, #-8]!
   18440:	str	lr, [sp, #4]
   18444:	add	fp, sp, #4
   18448:	sub	sp, sp, #24
   1844c:	str	r0, [fp, #-16]
   18450:	str	r1, [fp, #-20]	; 0xffffffec
   18454:	str	r2, [fp, #-24]	; 0xffffffe8
   18458:	str	r3, [fp, #-28]	; 0xffffffe4
   1845c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18460:	cmp	r3, #0
   18464:	bne	18474 <__assert_fail@plt+0x6b58>
   18468:	movw	r3, #33156	; 0x8184
   1846c:	movt	r3, #1
   18470:	str	r3, [fp, #-24]	; 0xffffffe8
   18474:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18478:	cmp	r3, #0
   1847c:	bne	1848c <__assert_fail@plt+0x6b70>
   18480:	movw	r3, #33244	; 0x81dc
   18484:	movt	r3, #1
   18488:	str	r3, [fp, #-28]	; 0xffffffe4
   1848c:	mov	r0, #40	; 0x28
   18490:	bl	1ef60 <lchmod@@Base+0x5740>
   18494:	mov	r3, r0
   18498:	str	r3, [fp, #-8]
   1849c:	ldr	r3, [fp, #-8]
   184a0:	cmp	r3, #0
   184a4:	bne	184b0 <__assert_fail@plt+0x6b94>
   184a8:	mov	r3, #0
   184ac:	b	185dc <__assert_fail@plt+0x6cc0>
   184b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   184b4:	cmp	r3, #0
   184b8:	bne	184c8 <__assert_fail@plt+0x6bac>
   184bc:	movw	r3, #5848	; 0x16d8
   184c0:	movt	r3, #2
   184c4:	str	r3, [fp, #-20]	; 0xffffffec
   184c8:	ldr	r3, [fp, #-8]
   184cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   184d0:	str	r2, [r3, #20]
   184d4:	ldr	r0, [fp, #-8]
   184d8:	bl	18218 <__assert_fail@plt+0x68fc>
   184dc:	mov	r3, r0
   184e0:	eor	r3, r3, #1
   184e4:	uxtb	r3, r3
   184e8:	cmp	r3, #0
   184ec:	bne	185bc <__assert_fail@plt+0x6ca0>
   184f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   184f4:	ldr	r0, [fp, #-16]
   184f8:	bl	18358 <__assert_fail@plt+0x6a3c>
   184fc:	mov	r2, r0
   18500:	ldr	r3, [fp, #-8]
   18504:	str	r2, [r3, #8]
   18508:	ldr	r3, [fp, #-8]
   1850c:	ldr	r3, [r3, #8]
   18510:	cmp	r3, #0
   18514:	beq	185c4 <__assert_fail@plt+0x6ca8>
   18518:	ldr	r3, [fp, #-8]
   1851c:	ldr	r3, [r3, #8]
   18520:	mov	r1, #8
   18524:	mov	r0, r3
   18528:	bl	1ee90 <lchmod@@Base+0x5670>
   1852c:	mov	r3, r0
   18530:	mov	r2, r3
   18534:	ldr	r3, [fp, #-8]
   18538:	str	r2, [r3]
   1853c:	ldr	r3, [fp, #-8]
   18540:	ldr	r3, [r3]
   18544:	cmp	r3, #0
   18548:	beq	185cc <__assert_fail@plt+0x6cb0>
   1854c:	ldr	r3, [fp, #-8]
   18550:	ldr	r2, [r3]
   18554:	ldr	r3, [fp, #-8]
   18558:	ldr	r3, [r3, #8]
   1855c:	lsl	r3, r3, #3
   18560:	add	r2, r2, r3
   18564:	ldr	r3, [fp, #-8]
   18568:	str	r2, [r3, #4]
   1856c:	ldr	r3, [fp, #-8]
   18570:	mov	r2, #0
   18574:	str	r2, [r3, #12]
   18578:	ldr	r3, [fp, #-8]
   1857c:	mov	r2, #0
   18580:	str	r2, [r3, #16]
   18584:	ldr	r3, [fp, #-8]
   18588:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1858c:	str	r2, [r3, #24]
   18590:	ldr	r3, [fp, #-8]
   18594:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18598:	str	r2, [r3, #28]
   1859c:	ldr	r3, [fp, #-8]
   185a0:	ldr	r2, [fp, #4]
   185a4:	str	r2, [r3, #32]
   185a8:	ldr	r3, [fp, #-8]
   185ac:	mov	r2, #0
   185b0:	str	r2, [r3, #36]	; 0x24
   185b4:	ldr	r3, [fp, #-8]
   185b8:	b	185dc <__assert_fail@plt+0x6cc0>
   185bc:	nop	{0}
   185c0:	b	185d0 <__assert_fail@plt+0x6cb4>
   185c4:	nop	{0}
   185c8:	b	185d0 <__assert_fail@plt+0x6cb4>
   185cc:	nop	{0}
   185d0:	ldr	r0, [fp, #-8]
   185d4:	bl	143a8 <__assert_fail@plt+0x2a8c>
   185d8:	mov	r3, #0
   185dc:	mov	r0, r3
   185e0:	sub	sp, fp, #4
   185e4:	ldr	fp, [sp]
   185e8:	add	sp, sp, #4
   185ec:	pop	{pc}		; (ldr pc, [sp], #4)
   185f0:	str	fp, [sp, #-8]!
   185f4:	str	lr, [sp, #4]
   185f8:	add	fp, sp, #4
   185fc:	sub	sp, sp, #24
   18600:	str	r0, [fp, #-24]	; 0xffffffe8
   18604:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18608:	ldr	r3, [r3]
   1860c:	str	r3, [fp, #-8]
   18610:	b	186f0 <__assert_fail@plt+0x6dd4>
   18614:	ldr	r3, [fp, #-8]
   18618:	ldr	r3, [r3]
   1861c:	cmp	r3, #0
   18620:	beq	186e4 <__assert_fail@plt+0x6dc8>
   18624:	ldr	r3, [fp, #-8]
   18628:	ldr	r3, [r3, #4]
   1862c:	str	r3, [fp, #-12]
   18630:	b	18698 <__assert_fail@plt+0x6d7c>
   18634:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18638:	ldr	r3, [r3, #32]
   1863c:	cmp	r3, #0
   18640:	beq	1865c <__assert_fail@plt+0x6d40>
   18644:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18648:	ldr	r3, [r3, #32]
   1864c:	ldr	r2, [fp, #-12]
   18650:	ldr	r2, [r2]
   18654:	mov	r0, r2
   18658:	blx	r3
   1865c:	ldr	r3, [fp, #-12]
   18660:	mov	r2, #0
   18664:	str	r2, [r3]
   18668:	ldr	r3, [fp, #-12]
   1866c:	ldr	r3, [r3, #4]
   18670:	str	r3, [fp, #-16]
   18674:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18678:	ldr	r2, [r3, #36]	; 0x24
   1867c:	ldr	r3, [fp, #-12]
   18680:	str	r2, [r3, #4]
   18684:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18688:	ldr	r2, [fp, #-12]
   1868c:	str	r2, [r3, #36]	; 0x24
   18690:	ldr	r3, [fp, #-16]
   18694:	str	r3, [fp, #-12]
   18698:	ldr	r3, [fp, #-12]
   1869c:	cmp	r3, #0
   186a0:	bne	18634 <__assert_fail@plt+0x6d18>
   186a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   186a8:	ldr	r3, [r3, #32]
   186ac:	cmp	r3, #0
   186b0:	beq	186cc <__assert_fail@plt+0x6db0>
   186b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   186b8:	ldr	r3, [r3, #32]
   186bc:	ldr	r2, [fp, #-8]
   186c0:	ldr	r2, [r2]
   186c4:	mov	r0, r2
   186c8:	blx	r3
   186cc:	ldr	r3, [fp, #-8]
   186d0:	mov	r2, #0
   186d4:	str	r2, [r3]
   186d8:	ldr	r3, [fp, #-8]
   186dc:	mov	r2, #0
   186e0:	str	r2, [r3, #4]
   186e4:	ldr	r3, [fp, #-8]
   186e8:	add	r3, r3, #8
   186ec:	str	r3, [fp, #-8]
   186f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   186f4:	ldr	r3, [r3, #4]
   186f8:	ldr	r2, [fp, #-8]
   186fc:	cmp	r2, r3
   18700:	bcc	18614 <__assert_fail@plt+0x6cf8>
   18704:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18708:	mov	r2, #0
   1870c:	str	r2, [r3, #12]
   18710:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18714:	mov	r2, #0
   18718:	str	r2, [r3, #16]
   1871c:	nop	{0}
   18720:	sub	sp, fp, #4
   18724:	ldr	fp, [sp]
   18728:	add	sp, sp, #4
   1872c:	pop	{pc}		; (ldr pc, [sp], #4)
   18730:	str	fp, [sp, #-8]!
   18734:	str	lr, [sp, #4]
   18738:	add	fp, sp, #4
   1873c:	sub	sp, sp, #24
   18740:	str	r0, [fp, #-24]	; 0xffffffe8
   18744:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18748:	ldr	r3, [r3, #32]
   1874c:	cmp	r3, #0
   18750:	beq	187e0 <__assert_fail@plt+0x6ec4>
   18754:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18758:	ldr	r3, [r3, #16]
   1875c:	cmp	r3, #0
   18760:	beq	187e0 <__assert_fail@plt+0x6ec4>
   18764:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18768:	ldr	r3, [r3]
   1876c:	str	r3, [fp, #-8]
   18770:	b	187cc <__assert_fail@plt+0x6eb0>
   18774:	ldr	r3, [fp, #-8]
   18778:	ldr	r3, [r3]
   1877c:	cmp	r3, #0
   18780:	beq	187c0 <__assert_fail@plt+0x6ea4>
   18784:	ldr	r3, [fp, #-8]
   18788:	str	r3, [fp, #-12]
   1878c:	b	187b4 <__assert_fail@plt+0x6e98>
   18790:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18794:	ldr	r3, [r3, #32]
   18798:	ldr	r2, [fp, #-12]
   1879c:	ldr	r2, [r2]
   187a0:	mov	r0, r2
   187a4:	blx	r3
   187a8:	ldr	r3, [fp, #-12]
   187ac:	ldr	r3, [r3, #4]
   187b0:	str	r3, [fp, #-12]
   187b4:	ldr	r3, [fp, #-12]
   187b8:	cmp	r3, #0
   187bc:	bne	18790 <__assert_fail@plt+0x6e74>
   187c0:	ldr	r3, [fp, #-8]
   187c4:	add	r3, r3, #8
   187c8:	str	r3, [fp, #-8]
   187cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   187d0:	ldr	r3, [r3, #4]
   187d4:	ldr	r2, [fp, #-8]
   187d8:	cmp	r2, r3
   187dc:	bcc	18774 <__assert_fail@plt+0x6e58>
   187e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   187e4:	ldr	r3, [r3]
   187e8:	str	r3, [fp, #-8]
   187ec:	b	18834 <__assert_fail@plt+0x6f18>
   187f0:	ldr	r3, [fp, #-8]
   187f4:	ldr	r3, [r3, #4]
   187f8:	str	r3, [fp, #-12]
   187fc:	b	1881c <__assert_fail@plt+0x6f00>
   18800:	ldr	r3, [fp, #-12]
   18804:	ldr	r3, [r3, #4]
   18808:	str	r3, [fp, #-16]
   1880c:	ldr	r0, [fp, #-12]
   18810:	bl	143a8 <__assert_fail@plt+0x2a8c>
   18814:	ldr	r3, [fp, #-16]
   18818:	str	r3, [fp, #-12]
   1881c:	ldr	r3, [fp, #-12]
   18820:	cmp	r3, #0
   18824:	bne	18800 <__assert_fail@plt+0x6ee4>
   18828:	ldr	r3, [fp, #-8]
   1882c:	add	r3, r3, #8
   18830:	str	r3, [fp, #-8]
   18834:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18838:	ldr	r3, [r3, #4]
   1883c:	ldr	r2, [fp, #-8]
   18840:	cmp	r2, r3
   18844:	bcc	187f0 <__assert_fail@plt+0x6ed4>
   18848:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1884c:	ldr	r3, [r3, #36]	; 0x24
   18850:	str	r3, [fp, #-12]
   18854:	b	18874 <__assert_fail@plt+0x6f58>
   18858:	ldr	r3, [fp, #-12]
   1885c:	ldr	r3, [r3, #4]
   18860:	str	r3, [fp, #-16]
   18864:	ldr	r0, [fp, #-12]
   18868:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1886c:	ldr	r3, [fp, #-16]
   18870:	str	r3, [fp, #-12]
   18874:	ldr	r3, [fp, #-12]
   18878:	cmp	r3, #0
   1887c:	bne	18858 <__assert_fail@plt+0x6f3c>
   18880:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18884:	ldr	r3, [r3]
   18888:	mov	r0, r3
   1888c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   18890:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18894:	bl	143a8 <__assert_fail@plt+0x2a8c>
   18898:	nop	{0}
   1889c:	sub	sp, fp, #4
   188a0:	ldr	fp, [sp]
   188a4:	add	sp, sp, #4
   188a8:	pop	{pc}		; (ldr pc, [sp], #4)
   188ac:	str	fp, [sp, #-8]!
   188b0:	str	lr, [sp, #4]
   188b4:	add	fp, sp, #4
   188b8:	sub	sp, sp, #16
   188bc:	str	r0, [fp, #-16]
   188c0:	ldr	r3, [fp, #-16]
   188c4:	ldr	r3, [r3, #36]	; 0x24
   188c8:	cmp	r3, #0
   188cc:	beq	188f0 <__assert_fail@plt+0x6fd4>
   188d0:	ldr	r3, [fp, #-16]
   188d4:	ldr	r3, [r3, #36]	; 0x24
   188d8:	str	r3, [fp, #-8]
   188dc:	ldr	r3, [fp, #-8]
   188e0:	ldr	r2, [r3, #4]
   188e4:	ldr	r3, [fp, #-16]
   188e8:	str	r2, [r3, #36]	; 0x24
   188ec:	b	18900 <__assert_fail@plt+0x6fe4>
   188f0:	mov	r0, #8
   188f4:	bl	1ef60 <lchmod@@Base+0x5740>
   188f8:	mov	r3, r0
   188fc:	str	r3, [fp, #-8]
   18900:	ldr	r3, [fp, #-8]
   18904:	mov	r0, r3
   18908:	sub	sp, fp, #4
   1890c:	ldr	fp, [sp]
   18910:	add	sp, sp, #4
   18914:	pop	{pc}		; (ldr pc, [sp], #4)
   18918:	push	{fp}		; (str fp, [sp, #-4]!)
   1891c:	add	fp, sp, #0
   18920:	sub	sp, sp, #12
   18924:	str	r0, [fp, #-8]
   18928:	str	r1, [fp, #-12]
   1892c:	ldr	r3, [fp, #-12]
   18930:	mov	r2, #0
   18934:	str	r2, [r3]
   18938:	ldr	r3, [fp, #-8]
   1893c:	ldr	r2, [r3, #36]	; 0x24
   18940:	ldr	r3, [fp, #-12]
   18944:	str	r2, [r3, #4]
   18948:	ldr	r3, [fp, #-8]
   1894c:	ldr	r2, [fp, #-12]
   18950:	str	r2, [r3, #36]	; 0x24
   18954:	nop	{0}
   18958:	add	sp, fp, #0
   1895c:	pop	{fp}		; (ldr fp, [sp], #4)
   18960:	bx	lr
   18964:	str	fp, [sp, #-8]!
   18968:	str	lr, [sp, #4]
   1896c:	add	fp, sp, #4
   18970:	sub	sp, sp, #40	; 0x28
   18974:	str	r0, [fp, #-32]	; 0xffffffe0
   18978:	str	r1, [fp, #-36]	; 0xffffffdc
   1897c:	str	r2, [fp, #-40]	; 0xffffffd8
   18980:	strb	r3, [fp, #-41]	; 0xffffffd7
   18984:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18988:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1898c:	bl	17b20 <__assert_fail@plt+0x6204>
   18990:	str	r0, [fp, #-12]
   18994:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18998:	ldr	r2, [fp, #-12]
   1899c:	str	r2, [r3]
   189a0:	ldr	r3, [fp, #-12]
   189a4:	ldr	r3, [r3]
   189a8:	cmp	r3, #0
   189ac:	bne	189b8 <__assert_fail@plt+0x709c>
   189b0:	mov	r3, #0
   189b4:	b	18b1c <__assert_fail@plt+0x7200>
   189b8:	ldr	r3, [fp, #-12]
   189bc:	ldr	r3, [r3]
   189c0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   189c4:	cmp	r2, r3
   189c8:	beq	189f4 <__assert_fail@plt+0x70d8>
   189cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   189d0:	ldr	r3, [r3, #28]
   189d4:	ldr	r2, [fp, #-12]
   189d8:	ldr	r2, [r2]
   189dc:	mov	r1, r2
   189e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   189e4:	blx	r3
   189e8:	mov	r3, r0
   189ec:	cmp	r3, #0
   189f0:	beq	18a60 <__assert_fail@plt+0x7144>
   189f4:	ldr	r3, [fp, #-12]
   189f8:	ldr	r3, [r3]
   189fc:	str	r3, [fp, #-24]	; 0xffffffe8
   18a00:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   18a04:	cmp	r3, #0
   18a08:	beq	18a58 <__assert_fail@plt+0x713c>
   18a0c:	ldr	r3, [fp, #-12]
   18a10:	ldr	r3, [r3, #4]
   18a14:	cmp	r3, #0
   18a18:	beq	18a4c <__assert_fail@plt+0x7130>
   18a1c:	ldr	r3, [fp, #-12]
   18a20:	ldr	r3, [r3, #4]
   18a24:	str	r3, [fp, #-28]	; 0xffffffe4
   18a28:	ldr	r2, [fp, #-12]
   18a2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18a30:	mov	r1, r2
   18a34:	ldrd	r2, [r3]
   18a38:	strd	r2, [r1]
   18a3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18a40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18a44:	bl	18918 <__assert_fail@plt+0x6ffc>
   18a48:	b	18a58 <__assert_fail@plt+0x713c>
   18a4c:	ldr	r3, [fp, #-12]
   18a50:	mov	r2, #0
   18a54:	str	r2, [r3]
   18a58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18a5c:	b	18b1c <__assert_fail@plt+0x7200>
   18a60:	ldr	r3, [fp, #-12]
   18a64:	str	r3, [fp, #-8]
   18a68:	b	18b08 <__assert_fail@plt+0x71ec>
   18a6c:	ldr	r3, [fp, #-8]
   18a70:	ldr	r3, [r3, #4]
   18a74:	ldr	r3, [r3]
   18a78:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18a7c:	cmp	r2, r3
   18a80:	beq	18ab0 <__assert_fail@plt+0x7194>
   18a84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18a88:	ldr	r3, [r3, #28]
   18a8c:	ldr	r2, [fp, #-8]
   18a90:	ldr	r2, [r2, #4]
   18a94:	ldr	r2, [r2]
   18a98:	mov	r1, r2
   18a9c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18aa0:	blx	r3
   18aa4:	mov	r3, r0
   18aa8:	cmp	r3, #0
   18aac:	beq	18afc <__assert_fail@plt+0x71e0>
   18ab0:	ldr	r3, [fp, #-8]
   18ab4:	ldr	r3, [r3, #4]
   18ab8:	ldr	r3, [r3]
   18abc:	str	r3, [fp, #-16]
   18ac0:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   18ac4:	cmp	r3, #0
   18ac8:	beq	18af4 <__assert_fail@plt+0x71d8>
   18acc:	ldr	r3, [fp, #-8]
   18ad0:	ldr	r3, [r3, #4]
   18ad4:	str	r3, [fp, #-20]	; 0xffffffec
   18ad8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18adc:	ldr	r2, [r3, #4]
   18ae0:	ldr	r3, [fp, #-8]
   18ae4:	str	r2, [r3, #4]
   18ae8:	ldr	r1, [fp, #-20]	; 0xffffffec
   18aec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18af0:	bl	18918 <__assert_fail@plt+0x6ffc>
   18af4:	ldr	r3, [fp, #-16]
   18af8:	b	18b1c <__assert_fail@plt+0x7200>
   18afc:	ldr	r3, [fp, #-8]
   18b00:	ldr	r3, [r3, #4]
   18b04:	str	r3, [fp, #-8]
   18b08:	ldr	r3, [fp, #-8]
   18b0c:	ldr	r3, [r3, #4]
   18b10:	cmp	r3, #0
   18b14:	bne	18a6c <__assert_fail@plt+0x7150>
   18b18:	mov	r3, #0
   18b1c:	mov	r0, r3
   18b20:	sub	sp, fp, #4
   18b24:	ldr	fp, [sp]
   18b28:	add	sp, sp, #4
   18b2c:	pop	{pc}		; (ldr pc, [sp], #4)
   18b30:	str	fp, [sp, #-8]!
   18b34:	str	lr, [sp, #4]
   18b38:	add	fp, sp, #4
   18b3c:	sub	sp, sp, #40	; 0x28
   18b40:	str	r0, [fp, #-32]	; 0xffffffe0
   18b44:	str	r1, [fp, #-36]	; 0xffffffdc
   18b48:	mov	r3, r2
   18b4c:	strb	r3, [fp, #-37]	; 0xffffffdb
   18b50:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18b54:	ldr	r3, [r3]
   18b58:	str	r3, [fp, #-8]
   18b5c:	b	18cfc <__assert_fail@plt+0x73e0>
   18b60:	ldr	r3, [fp, #-8]
   18b64:	ldr	r3, [r3]
   18b68:	cmp	r3, #0
   18b6c:	beq	18cf0 <__assert_fail@plt+0x73d4>
   18b70:	ldr	r3, [fp, #-8]
   18b74:	ldr	r3, [r3, #4]
   18b78:	str	r3, [fp, #-12]
   18b7c:	b	18c0c <__assert_fail@plt+0x72f0>
   18b80:	ldr	r3, [fp, #-12]
   18b84:	ldr	r3, [r3]
   18b88:	str	r3, [fp, #-16]
   18b8c:	ldr	r1, [fp, #-16]
   18b90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18b94:	bl	17b20 <__assert_fail@plt+0x6204>
   18b98:	str	r0, [fp, #-20]	; 0xffffffec
   18b9c:	ldr	r3, [fp, #-12]
   18ba0:	ldr	r3, [r3, #4]
   18ba4:	str	r3, [fp, #-24]	; 0xffffffe8
   18ba8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bac:	ldr	r3, [r3]
   18bb0:	cmp	r3, #0
   18bb4:	beq	18bd8 <__assert_fail@plt+0x72bc>
   18bb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bbc:	ldr	r2, [r3, #4]
   18bc0:	ldr	r3, [fp, #-12]
   18bc4:	str	r2, [r3, #4]
   18bc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bcc:	ldr	r2, [fp, #-12]
   18bd0:	str	r2, [r3, #4]
   18bd4:	b	18c04 <__assert_fail@plt+0x72e8>
   18bd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bdc:	ldr	r2, [fp, #-16]
   18be0:	str	r2, [r3]
   18be4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18be8:	ldr	r3, [r3, #12]
   18bec:	add	r2, r3, #1
   18bf0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18bf4:	str	r2, [r3, #12]
   18bf8:	ldr	r1, [fp, #-12]
   18bfc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18c00:	bl	18918 <__assert_fail@plt+0x6ffc>
   18c04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18c08:	str	r3, [fp, #-12]
   18c0c:	ldr	r3, [fp, #-12]
   18c10:	cmp	r3, #0
   18c14:	bne	18b80 <__assert_fail@plt+0x7264>
   18c18:	ldr	r3, [fp, #-8]
   18c1c:	ldr	r3, [r3]
   18c20:	str	r3, [fp, #-16]
   18c24:	ldr	r3, [fp, #-8]
   18c28:	mov	r2, #0
   18c2c:	str	r2, [r3, #4]
   18c30:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   18c34:	cmp	r3, #0
   18c38:	bne	18cec <__assert_fail@plt+0x73d0>
   18c3c:	ldr	r1, [fp, #-16]
   18c40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18c44:	bl	17b20 <__assert_fail@plt+0x6204>
   18c48:	str	r0, [fp, #-20]	; 0xffffffec
   18c4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18c50:	ldr	r3, [r3]
   18c54:	cmp	r3, #0
   18c58:	beq	18ca8 <__assert_fail@plt+0x738c>
   18c5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18c60:	bl	188ac <__assert_fail@plt+0x6f90>
   18c64:	str	r0, [fp, #-28]	; 0xffffffe4
   18c68:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18c6c:	cmp	r3, #0
   18c70:	bne	18c7c <__assert_fail@plt+0x7360>
   18c74:	mov	r3, #0
   18c78:	b	18d14 <__assert_fail@plt+0x73f8>
   18c7c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18c80:	ldr	r2, [fp, #-16]
   18c84:	str	r2, [r3]
   18c88:	ldr	r3, [fp, #-20]	; 0xffffffec
   18c8c:	ldr	r2, [r3, #4]
   18c90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18c94:	str	r2, [r3, #4]
   18c98:	ldr	r3, [fp, #-20]	; 0xffffffec
   18c9c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18ca0:	str	r2, [r3, #4]
   18ca4:	b	18cc8 <__assert_fail@plt+0x73ac>
   18ca8:	ldr	r3, [fp, #-20]	; 0xffffffec
   18cac:	ldr	r2, [fp, #-16]
   18cb0:	str	r2, [r3]
   18cb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18cb8:	ldr	r3, [r3, #12]
   18cbc:	add	r2, r3, #1
   18cc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18cc4:	str	r2, [r3, #12]
   18cc8:	ldr	r3, [fp, #-8]
   18ccc:	mov	r2, #0
   18cd0:	str	r2, [r3]
   18cd4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18cd8:	ldr	r3, [r3, #12]
   18cdc:	sub	r2, r3, #1
   18ce0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18ce4:	str	r2, [r3, #12]
   18ce8:	b	18cf0 <__assert_fail@plt+0x73d4>
   18cec:	nop	{0}
   18cf0:	ldr	r3, [fp, #-8]
   18cf4:	add	r3, r3, #8
   18cf8:	str	r3, [fp, #-8]
   18cfc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18d00:	ldr	r3, [r3, #4]
   18d04:	ldr	r2, [fp, #-8]
   18d08:	cmp	r2, r3
   18d0c:	bcc	18b60 <__assert_fail@plt+0x7244>
   18d10:	mov	r3, #1
   18d14:	mov	r0, r3
   18d18:	sub	sp, fp, #4
   18d1c:	ldr	fp, [sp]
   18d20:	add	sp, sp, #4
   18d24:	pop	{pc}		; (ldr pc, [sp], #4)
   18d28:	str	fp, [sp, #-8]!
   18d2c:	str	lr, [sp, #4]
   18d30:	add	fp, sp, #4
   18d34:	sub	sp, sp, #56	; 0x38
   18d38:	str	r0, [fp, #-56]	; 0xffffffc8
   18d3c:	str	r1, [fp, #-60]	; 0xffffffc4
   18d40:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18d44:	ldr	r3, [r3, #20]
   18d48:	mov	r1, r3
   18d4c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   18d50:	bl	18358 <__assert_fail@plt+0x6a3c>
   18d54:	str	r0, [fp, #-8]
   18d58:	ldr	r3, [fp, #-8]
   18d5c:	cmp	r3, #0
   18d60:	bne	18d6c <__assert_fail@plt+0x7450>
   18d64:	mov	r3, #0
   18d68:	b	18f48 <__assert_fail@plt+0x762c>
   18d6c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18d70:	ldr	r3, [r3, #8]
   18d74:	ldr	r2, [fp, #-8]
   18d78:	cmp	r2, r3
   18d7c:	bne	18d88 <__assert_fail@plt+0x746c>
   18d80:	mov	r3, #1
   18d84:	b	18f48 <__assert_fail@plt+0x762c>
   18d88:	sub	r3, fp, #52	; 0x34
   18d8c:	str	r3, [fp, #-12]
   18d90:	mov	r1, #8
   18d94:	ldr	r0, [fp, #-8]
   18d98:	bl	1ee90 <lchmod@@Base+0x5670>
   18d9c:	mov	r3, r0
   18da0:	mov	r2, r3
   18da4:	ldr	r3, [fp, #-12]
   18da8:	str	r2, [r3]
   18dac:	ldr	r3, [fp, #-12]
   18db0:	ldr	r3, [r3]
   18db4:	cmp	r3, #0
   18db8:	bne	18dc4 <__assert_fail@plt+0x74a8>
   18dbc:	mov	r3, #0
   18dc0:	b	18f48 <__assert_fail@plt+0x762c>
   18dc4:	ldr	r3, [fp, #-12]
   18dc8:	ldr	r2, [fp, #-8]
   18dcc:	str	r2, [r3, #8]
   18dd0:	ldr	r3, [fp, #-12]
   18dd4:	ldr	r2, [r3]
   18dd8:	ldr	r3, [fp, #-8]
   18ddc:	lsl	r3, r3, #3
   18de0:	add	r2, r2, r3
   18de4:	ldr	r3, [fp, #-12]
   18de8:	str	r2, [r3, #4]
   18dec:	ldr	r3, [fp, #-12]
   18df0:	mov	r2, #0
   18df4:	str	r2, [r3, #12]
   18df8:	ldr	r3, [fp, #-12]
   18dfc:	mov	r2, #0
   18e00:	str	r2, [r3, #16]
   18e04:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e08:	ldr	r2, [r3, #20]
   18e0c:	ldr	r3, [fp, #-12]
   18e10:	str	r2, [r3, #20]
   18e14:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e18:	ldr	r2, [r3, #24]
   18e1c:	ldr	r3, [fp, #-12]
   18e20:	str	r2, [r3, #24]
   18e24:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e28:	ldr	r2, [r3, #28]
   18e2c:	ldr	r3, [fp, #-12]
   18e30:	str	r2, [r3, #28]
   18e34:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e38:	ldr	r2, [r3, #32]
   18e3c:	ldr	r3, [fp, #-12]
   18e40:	str	r2, [r3, #32]
   18e44:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e48:	ldr	r2, [r3, #36]	; 0x24
   18e4c:	ldr	r3, [fp, #-12]
   18e50:	str	r2, [r3, #36]	; 0x24
   18e54:	mov	r2, #0
   18e58:	ldr	r1, [fp, #-56]	; 0xffffffc8
   18e5c:	ldr	r0, [fp, #-12]
   18e60:	bl	18b30 <__assert_fail@plt+0x7214>
   18e64:	mov	r3, r0
   18e68:	cmp	r3, #0
   18e6c:	beq	18ed8 <__assert_fail@plt+0x75bc>
   18e70:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e74:	ldr	r3, [r3]
   18e78:	mov	r0, r3
   18e7c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   18e80:	ldr	r3, [fp, #-12]
   18e84:	ldr	r2, [r3]
   18e88:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e8c:	str	r2, [r3]
   18e90:	ldr	r3, [fp, #-12]
   18e94:	ldr	r2, [r3, #4]
   18e98:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18e9c:	str	r2, [r3, #4]
   18ea0:	ldr	r3, [fp, #-12]
   18ea4:	ldr	r2, [r3, #8]
   18ea8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18eac:	str	r2, [r3, #8]
   18eb0:	ldr	r3, [fp, #-12]
   18eb4:	ldr	r2, [r3, #12]
   18eb8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18ebc:	str	r2, [r3, #12]
   18ec0:	ldr	r3, [fp, #-12]
   18ec4:	ldr	r2, [r3, #36]	; 0x24
   18ec8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18ecc:	str	r2, [r3, #36]	; 0x24
   18ed0:	mov	r3, #1
   18ed4:	b	18f48 <__assert_fail@plt+0x762c>
   18ed8:	ldr	r3, [fp, #-12]
   18edc:	ldr	r2, [r3, #36]	; 0x24
   18ee0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18ee4:	str	r2, [r3, #36]	; 0x24
   18ee8:	mov	r2, #1
   18eec:	ldr	r1, [fp, #-12]
   18ef0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18ef4:	bl	18b30 <__assert_fail@plt+0x7214>
   18ef8:	mov	r3, r0
   18efc:	eor	r3, r3, #1
   18f00:	uxtb	r3, r3
   18f04:	cmp	r3, #0
   18f08:	bne	18f30 <__assert_fail@plt+0x7614>
   18f0c:	mov	r2, #0
   18f10:	ldr	r1, [fp, #-12]
   18f14:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18f18:	bl	18b30 <__assert_fail@plt+0x7214>
   18f1c:	mov	r3, r0
   18f20:	eor	r3, r3, #1
   18f24:	uxtb	r3, r3
   18f28:	cmp	r3, #0
   18f2c:	beq	18f34 <__assert_fail@plt+0x7618>
   18f30:	bl	118c8 <abort@plt>
   18f34:	ldr	r3, [fp, #-12]
   18f38:	ldr	r3, [r3]
   18f3c:	mov	r0, r3
   18f40:	bl	143a8 <__assert_fail@plt+0x2a8c>
   18f44:	mov	r3, #0
   18f48:	mov	r0, r3
   18f4c:	sub	sp, fp, #4
   18f50:	ldr	fp, [sp]
   18f54:	add	sp, sp, #4
   18f58:	pop	{pc}		; (ldr pc, [sp], #4)
   18f5c:	str	fp, [sp, #-8]!
   18f60:	str	lr, [sp, #4]
   18f64:	add	fp, sp, #4
   18f68:	sub	sp, sp, #40	; 0x28
   18f6c:	str	r0, [fp, #-32]	; 0xffffffe0
   18f70:	str	r1, [fp, #-36]	; 0xffffffdc
   18f74:	str	r2, [fp, #-40]	; 0xffffffd8
   18f78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18f7c:	cmp	r3, #0
   18f80:	bne	18f88 <__assert_fail@plt+0x766c>
   18f84:	bl	118c8 <abort@plt>
   18f88:	sub	r2, fp, #24
   18f8c:	mov	r3, #0
   18f90:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18f94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18f98:	bl	18964 <__assert_fail@plt+0x7048>
   18f9c:	str	r0, [fp, #-8]
   18fa0:	ldr	r3, [fp, #-8]
   18fa4:	cmp	r3, #0
   18fa8:	beq	18fcc <__assert_fail@plt+0x76b0>
   18fac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18fb0:	cmp	r3, #0
   18fb4:	beq	18fc4 <__assert_fail@plt+0x76a8>
   18fb8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18fbc:	ldr	r2, [fp, #-8]
   18fc0:	str	r2, [r3]
   18fc4:	mov	r3, #0
   18fc8:	b	191d0 <__assert_fail@plt+0x78b4>
   18fcc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18fd0:	ldr	r3, [r3, #12]
   18fd4:	vmov	s15, r3
   18fd8:	vcvt.f32.u32	s14, s15
   18fdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18fe0:	ldr	r3, [r3, #20]
   18fe4:	vldr	s13, [r3, #8]
   18fe8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18fec:	ldr	r3, [r3, #8]
   18ff0:	vmov	s15, r3
   18ff4:	vcvt.f32.u32	s15, s15
   18ff8:	vmul.f32	s15, s13, s15
   18ffc:	vcmpe.f32	s14, s15
   19000:	vmrs	APSR_nzcv, fpscr
   19004:	ble	19124 <__assert_fail@plt+0x7808>
   19008:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1900c:	bl	18218 <__assert_fail@plt+0x68fc>
   19010:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19014:	ldr	r3, [r3, #12]
   19018:	vmov	s15, r3
   1901c:	vcvt.f32.u32	s14, s15
   19020:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19024:	ldr	r3, [r3, #20]
   19028:	vldr	s13, [r3, #8]
   1902c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19030:	ldr	r3, [r3, #8]
   19034:	vmov	s15, r3
   19038:	vcvt.f32.u32	s15, s15
   1903c:	vmul.f32	s15, s13, s15
   19040:	vcmpe.f32	s14, s15
   19044:	vmrs	APSR_nzcv, fpscr
   19048:	ble	19124 <__assert_fail@plt+0x7808>
   1904c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19050:	ldr	r3, [r3, #20]
   19054:	str	r3, [fp, #-12]
   19058:	ldr	r3, [fp, #-12]
   1905c:	ldrb	r3, [r3, #16]
   19060:	cmp	r3, #0
   19064:	beq	19088 <__assert_fail@plt+0x776c>
   19068:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1906c:	ldr	r3, [r3, #8]
   19070:	vmov	s15, r3
   19074:	vcvt.f32.u32	s14, s15
   19078:	ldr	r3, [fp, #-12]
   1907c:	vldr	s15, [r3, #12]
   19080:	vmul.f32	s15, s14, s15
   19084:	b	190b0 <__assert_fail@plt+0x7794>
   19088:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1908c:	ldr	r3, [r3, #8]
   19090:	vmov	s15, r3
   19094:	vcvt.f32.u32	s14, s15
   19098:	ldr	r3, [fp, #-12]
   1909c:	vldr	s15, [r3, #12]
   190a0:	vmul.f32	s14, s14, s15
   190a4:	ldr	r3, [fp, #-12]
   190a8:	vldr	s15, [r3, #8]
   190ac:	vmul.f32	s15, s14, s15
   190b0:	vstr	s15, [fp, #-16]
   190b4:	vldr	s15, [fp, #-16]
   190b8:	vldr	s14, [pc, #292]	; 191e4 <__assert_fail@plt+0x78c8>
   190bc:	vcmpe.f32	s15, s14
   190c0:	vmrs	APSR_nzcv, fpscr
   190c4:	blt	190d0 <__assert_fail@plt+0x77b4>
   190c8:	mvn	r3, #0
   190cc:	b	191d0 <__assert_fail@plt+0x78b4>
   190d0:	vldr	s15, [fp, #-16]
   190d4:	vcvt.u32.f32	s15, s15
   190d8:	vmov	r1, s15
   190dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   190e0:	bl	18d28 <__assert_fail@plt+0x740c>
   190e4:	mov	r3, r0
   190e8:	eor	r3, r3, #1
   190ec:	uxtb	r3, r3
   190f0:	cmp	r3, #0
   190f4:	beq	19100 <__assert_fail@plt+0x77e4>
   190f8:	mvn	r3, #0
   190fc:	b	191d0 <__assert_fail@plt+0x78b4>
   19100:	sub	r2, fp, #24
   19104:	mov	r3, #0
   19108:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1910c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19110:	bl	18964 <__assert_fail@plt+0x7048>
   19114:	mov	r3, r0
   19118:	cmp	r3, #0
   1911c:	beq	19124 <__assert_fail@plt+0x7808>
   19120:	bl	118c8 <abort@plt>
   19124:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19128:	ldr	r3, [r3]
   1912c:	cmp	r3, #0
   19130:	beq	19198 <__assert_fail@plt+0x787c>
   19134:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19138:	bl	188ac <__assert_fail@plt+0x6f90>
   1913c:	str	r0, [fp, #-20]	; 0xffffffec
   19140:	ldr	r3, [fp, #-20]	; 0xffffffec
   19144:	cmp	r3, #0
   19148:	bne	19154 <__assert_fail@plt+0x7838>
   1914c:	mvn	r3, #0
   19150:	b	191d0 <__assert_fail@plt+0x78b4>
   19154:	ldr	r3, [fp, #-20]	; 0xffffffec
   19158:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1915c:	str	r2, [r3]
   19160:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19164:	ldr	r2, [r3, #4]
   19168:	ldr	r3, [fp, #-20]	; 0xffffffec
   1916c:	str	r2, [r3, #4]
   19170:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19174:	ldr	r2, [fp, #-20]	; 0xffffffec
   19178:	str	r2, [r3, #4]
   1917c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19180:	ldr	r3, [r3, #16]
   19184:	add	r2, r3, #1
   19188:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1918c:	str	r2, [r3, #16]
   19190:	mov	r3, #1
   19194:	b	191d0 <__assert_fail@plt+0x78b4>
   19198:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1919c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   191a0:	str	r2, [r3]
   191a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   191a8:	ldr	r3, [r3, #16]
   191ac:	add	r2, r3, #1
   191b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   191b4:	str	r2, [r3, #16]
   191b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   191bc:	ldr	r3, [r3, #12]
   191c0:	add	r2, r3, #1
   191c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   191c8:	str	r2, [r3, #12]
   191cc:	mov	r3, #1
   191d0:	mov	r0, r3
   191d4:	sub	sp, fp, #4
   191d8:	ldr	fp, [sp]
   191dc:	add	sp, sp, #4
   191e0:	pop	{pc}		; (ldr pc, [sp], #4)
   191e4:	svcmi	0x00800000
   191e8:	str	fp, [sp, #-8]!
   191ec:	str	lr, [sp, #4]
   191f0:	add	fp, sp, #4
   191f4:	sub	sp, sp, #16
   191f8:	str	r0, [fp, #-16]
   191fc:	str	r1, [fp, #-20]	; 0xffffffec
   19200:	sub	r3, fp, #12
   19204:	mov	r2, r3
   19208:	ldr	r1, [fp, #-20]	; 0xffffffec
   1920c:	ldr	r0, [fp, #-16]
   19210:	bl	18f5c <__assert_fail@plt+0x7640>
   19214:	str	r0, [fp, #-8]
   19218:	ldr	r3, [fp, #-8]
   1921c:	cmn	r3, #1
   19220:	beq	19240 <__assert_fail@plt+0x7924>
   19224:	ldr	r3, [fp, #-8]
   19228:	cmp	r3, #0
   1922c:	bne	19238 <__assert_fail@plt+0x791c>
   19230:	ldr	r3, [fp, #-12]
   19234:	b	19244 <__assert_fail@plt+0x7928>
   19238:	ldr	r3, [fp, #-20]	; 0xffffffec
   1923c:	b	19244 <__assert_fail@plt+0x7928>
   19240:	mov	r3, #0
   19244:	mov	r0, r3
   19248:	sub	sp, fp, #4
   1924c:	ldr	fp, [sp]
   19250:	add	sp, sp, #4
   19254:	pop	{pc}		; (ldr pc, [sp], #4)
   19258:	str	fp, [sp, #-8]!
   1925c:	str	lr, [sp, #4]
   19260:	add	fp, sp, #4
   19264:	sub	sp, sp, #32
   19268:	str	r0, [fp, #-32]	; 0xffffffe0
   1926c:	str	r1, [fp, #-36]	; 0xffffffdc
   19270:	sub	r2, fp, #28
   19274:	mov	r3, #1
   19278:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1927c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19280:	bl	18964 <__assert_fail@plt+0x7048>
   19284:	str	r0, [fp, #-12]
   19288:	ldr	r3, [fp, #-12]
   1928c:	cmp	r3, #0
   19290:	bne	1929c <__assert_fail@plt+0x7980>
   19294:	mov	r3, #0
   19298:	b	1942c <__assert_fail@plt+0x7b10>
   1929c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   192a0:	ldr	r3, [r3, #16]
   192a4:	sub	r2, r3, #1
   192a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   192ac:	str	r2, [r3, #16]
   192b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   192b4:	ldr	r3, [r3]
   192b8:	cmp	r3, #0
   192bc:	bne	19428 <__assert_fail@plt+0x7b0c>
   192c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   192c4:	ldr	r3, [r3, #12]
   192c8:	sub	r2, r3, #1
   192cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   192d0:	str	r2, [r3, #12]
   192d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   192d8:	ldr	r3, [r3, #12]
   192dc:	vmov	s15, r3
   192e0:	vcvt.f32.u32	s14, s15
   192e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   192e8:	ldr	r3, [r3, #20]
   192ec:	vldr	s13, [r3]
   192f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   192f4:	ldr	r3, [r3, #8]
   192f8:	vmov	s15, r3
   192fc:	vcvt.f32.u32	s15, s15
   19300:	vmul.f32	s15, s13, s15
   19304:	vcmpe.f32	s14, s15
   19308:	vmrs	APSR_nzcv, fpscr
   1930c:	bpl	19428 <__assert_fail@plt+0x7b0c>
   19310:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19314:	bl	18218 <__assert_fail@plt+0x68fc>
   19318:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1931c:	ldr	r3, [r3, #12]
   19320:	vmov	s15, r3
   19324:	vcvt.f32.u32	s14, s15
   19328:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1932c:	ldr	r3, [r3, #20]
   19330:	vldr	s13, [r3]
   19334:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19338:	ldr	r3, [r3, #8]
   1933c:	vmov	s15, r3
   19340:	vcvt.f32.u32	s15, s15
   19344:	vmul.f32	s15, s13, s15
   19348:	vcmpe.f32	s14, s15
   1934c:	vmrs	APSR_nzcv, fpscr
   19350:	bpl	19428 <__assert_fail@plt+0x7b0c>
   19354:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19358:	ldr	r3, [r3, #20]
   1935c:	str	r3, [fp, #-16]
   19360:	ldr	r3, [fp, #-16]
   19364:	ldrb	r3, [r3, #16]
   19368:	cmp	r3, #0
   1936c:	beq	19394 <__assert_fail@plt+0x7a78>
   19370:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19374:	ldr	r3, [r3, #8]
   19378:	vmov	s15, r3
   1937c:	vcvt.f32.u32	s14, s15
   19380:	ldr	r3, [fp, #-16]
   19384:	vldr	s15, [r3, #4]
   19388:	vmul.f32	s15, s14, s15
   1938c:	vcvt.u32.f32	s15, s15
   19390:	b	193c0 <__assert_fail@plt+0x7aa4>
   19394:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19398:	ldr	r3, [r3, #8]
   1939c:	vmov	s15, r3
   193a0:	vcvt.f32.u32	s14, s15
   193a4:	ldr	r3, [fp, #-16]
   193a8:	vldr	s15, [r3, #4]
   193ac:	vmul.f32	s14, s14, s15
   193b0:	ldr	r3, [fp, #-16]
   193b4:	vldr	s15, [r3, #8]
   193b8:	vmul.f32	s15, s14, s15
   193bc:	vcvt.u32.f32	s15, s15
   193c0:	vstr	s15, [fp, #-20]	; 0xffffffec
   193c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   193c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   193cc:	bl	18d28 <__assert_fail@plt+0x740c>
   193d0:	mov	r3, r0
   193d4:	eor	r3, r3, #1
   193d8:	uxtb	r3, r3
   193dc:	cmp	r3, #0
   193e0:	beq	19428 <__assert_fail@plt+0x7b0c>
   193e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   193e8:	ldr	r3, [r3, #36]	; 0x24
   193ec:	str	r3, [fp, #-8]
   193f0:	b	19410 <__assert_fail@plt+0x7af4>
   193f4:	ldr	r3, [fp, #-8]
   193f8:	ldr	r3, [r3, #4]
   193fc:	str	r3, [fp, #-24]	; 0xffffffe8
   19400:	ldr	r0, [fp, #-8]
   19404:	bl	143a8 <__assert_fail@plt+0x2a8c>
   19408:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1940c:	str	r3, [fp, #-8]
   19410:	ldr	r3, [fp, #-8]
   19414:	cmp	r3, #0
   19418:	bne	193f4 <__assert_fail@plt+0x7ad8>
   1941c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19420:	mov	r2, #0
   19424:	str	r2, [r3, #36]	; 0x24
   19428:	ldr	r3, [fp, #-12]
   1942c:	mov	r0, r3
   19430:	sub	sp, fp, #4
   19434:	ldr	fp, [sp]
   19438:	add	sp, sp, #4
   1943c:	pop	{pc}		; (ldr pc, [sp], #4)
   19440:	str	fp, [sp, #-8]!
   19444:	str	lr, [sp, #4]
   19448:	add	fp, sp, #4
   1944c:	sub	sp, sp, #8
   19450:	str	r0, [fp, #-8]
   19454:	str	r1, [fp, #-12]
   19458:	ldr	r1, [fp, #-12]
   1945c:	ldr	r0, [fp, #-8]
   19460:	bl	19258 <__assert_fail@plt+0x793c>
   19464:	mov	r3, r0
   19468:	mov	r0, r3
   1946c:	sub	sp, fp, #4
   19470:	ldr	fp, [sp]
   19474:	add	sp, sp, #4
   19478:	pop	{pc}		; (ldr pc, [sp], #4)
   1947c:	strd	r4, [sp, #-16]!
   19480:	str	fp, [sp, #8]
   19484:	str	lr, [sp, #12]
   19488:	add	fp, sp, #12
   1948c:	sub	sp, sp, #16
   19490:	str	r0, [fp, #-24]	; 0xffffffe8
   19494:	str	r1, [fp, #-28]	; 0xffffffe4
   19498:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1949c:	str	r3, [fp, #-16]
   194a0:	ldr	r3, [fp, #-16]
   194a4:	ldr	r3, [r3]
   194a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   194ac:	mov	r0, r3
   194b0:	bl	1ffa4 <lchmod@@Base+0x6784>
   194b4:	str	r0, [fp, #-20]	; 0xffffffec
   194b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   194bc:	mov	r0, r3
   194c0:	mov	r1, #0
   194c4:	ldr	r3, [fp, #-16]
   194c8:	ldrd	r2, [r3, #8]
   194cc:	eor	r4, r0, r2
   194d0:	eor	r5, r1, r3
   194d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   194d8:	mov	r2, r3
   194dc:	mov	r3, #0
   194e0:	mov	r0, r4
   194e4:	mov	r1, r5
   194e8:	bl	20b0c <lchmod@@Base+0x72ec>
   194ec:	mov	r3, r2
   194f0:	mov	r0, r3
   194f4:	sub	sp, fp, #12
   194f8:	ldrd	r4, [sp]
   194fc:	ldr	fp, [sp, #8]
   19500:	add	sp, sp, #12
   19504:	pop	{pc}		; (ldr pc, [sp], #4)
   19508:	str	fp, [sp, #-8]!
   1950c:	str	lr, [sp, #4]
   19510:	add	fp, sp, #4
   19514:	sub	sp, sp, #16
   19518:	str	r0, [fp, #-16]
   1951c:	str	r1, [fp, #-20]	; 0xffffffec
   19520:	ldr	r3, [fp, #-16]
   19524:	str	r3, [fp, #-8]
   19528:	ldr	r3, [fp, #-20]	; 0xffffffec
   1952c:	str	r3, [fp, #-12]
   19530:	ldr	r3, [fp, #-8]
   19534:	ldrd	r0, [r3, #8]
   19538:	ldr	r3, [fp, #-12]
   1953c:	ldrd	r2, [r3, #8]
   19540:	cmp	r1, r3
   19544:	cmpeq	r0, r2
   19548:	bne	19598 <__assert_fail@plt+0x7c7c>
   1954c:	ldr	r3, [fp, #-8]
   19550:	ldrd	r0, [r3, #16]
   19554:	ldr	r3, [fp, #-12]
   19558:	ldrd	r2, [r3, #16]
   1955c:	cmp	r1, r3
   19560:	cmpeq	r0, r2
   19564:	bne	19598 <__assert_fail@plt+0x7c7c>
   19568:	ldr	r3, [fp, #-8]
   1956c:	ldr	r2, [r3]
   19570:	ldr	r3, [fp, #-12]
   19574:	ldr	r3, [r3]
   19578:	mov	r1, r3
   1957c:	mov	r0, r2
   19580:	bl	11508 <strcmp@plt>
   19584:	mov	r3, r0
   19588:	cmp	r3, #0
   1958c:	bne	19598 <__assert_fail@plt+0x7c7c>
   19590:	mov	r3, #1
   19594:	b	1959c <__assert_fail@plt+0x7c80>
   19598:	mov	r3, #0
   1959c:	and	r3, r3, #1
   195a0:	uxtb	r3, r3
   195a4:	mov	r0, r3
   195a8:	sub	sp, fp, #4
   195ac:	ldr	fp, [sp]
   195b0:	add	sp, sp, #4
   195b4:	pop	{pc}		; (ldr pc, [sp], #4)
   195b8:	str	fp, [sp, #-8]!
   195bc:	str	lr, [sp, #4]
   195c0:	add	fp, sp, #4
   195c4:	sub	sp, sp, #16
   195c8:	str	r0, [fp, #-16]
   195cc:	ldr	r3, [fp, #-16]
   195d0:	str	r3, [fp, #-8]
   195d4:	ldr	r3, [fp, #-8]
   195d8:	ldr	r3, [r3]
   195dc:	mov	r0, r3
   195e0:	bl	143a8 <__assert_fail@plt+0x2a8c>
   195e4:	ldr	r0, [fp, #-8]
   195e8:	bl	143a8 <__assert_fail@plt+0x2a8c>
   195ec:	nop	{0}
   195f0:	sub	sp, fp, #4
   195f4:	ldr	fp, [sp]
   195f8:	add	sp, sp, #4
   195fc:	pop	{pc}		; (ldr pc, [sp], #4)
   19600:	push	{fp}		; (str fp, [sp, #-4]!)
   19604:	add	fp, sp, #0
   19608:	sub	sp, sp, #20
   1960c:	str	r0, [fp, #-16]
   19610:	str	r1, [fp, #-20]	; 0xffffffec
   19614:	ldr	r3, [fp, #-16]
   19618:	mov	r2, #1
   1961c:	strb	r2, [r3, #28]
   19620:	ldr	r3, [fp, #-16]
   19624:	mov	r2, #0
   19628:	str	r2, [r3, #20]
   1962c:	ldr	r3, [fp, #-16]
   19630:	mov	r2, #0
   19634:	str	r2, [r3, #24]
   19638:	mov	r3, #0
   1963c:	str	r3, [fp, #-8]
   19640:	b	19660 <__assert_fail@plt+0x7d44>
   19644:	ldr	r3, [fp, #-16]
   19648:	ldr	r2, [fp, #-8]
   1964c:	ldr	r1, [fp, #-20]	; 0xffffffec
   19650:	str	r1, [r3, r2, lsl #2]
   19654:	ldr	r3, [fp, #-8]
   19658:	add	r3, r3, #1
   1965c:	str	r3, [fp, #-8]
   19660:	ldr	r3, [fp, #-8]
   19664:	cmp	r3, #3
   19668:	ble	19644 <__assert_fail@plt+0x7d28>
   1966c:	ldr	r3, [fp, #-16]
   19670:	ldr	r2, [fp, #-20]	; 0xffffffec
   19674:	str	r2, [r3, #16]
   19678:	nop	{0}
   1967c:	add	sp, fp, #0
   19680:	pop	{fp}		; (ldr fp, [sp], #4)
   19684:	bx	lr
   19688:	push	{fp}		; (str fp, [sp, #-4]!)
   1968c:	add	fp, sp, #0
   19690:	sub	sp, sp, #12
   19694:	str	r0, [fp, #-8]
   19698:	ldr	r3, [fp, #-8]
   1969c:	ldrb	r3, [r3, #28]
   196a0:	mov	r0, r3
   196a4:	add	sp, fp, #0
   196a8:	pop	{fp}		; (ldr fp, [sp], #4)
   196ac:	bx	lr
   196b0:	push	{fp}		; (str fp, [sp, #-4]!)
   196b4:	add	fp, sp, #0
   196b8:	sub	sp, sp, #20
   196bc:	str	r0, [fp, #-16]
   196c0:	str	r1, [fp, #-20]	; 0xffffffec
   196c4:	ldr	r3, [fp, #-16]
   196c8:	ldr	r3, [r3, #20]
   196cc:	ldr	r2, [fp, #-16]
   196d0:	ldrb	r2, [r2, #28]
   196d4:	eor	r2, r2, #1
   196d8:	uxtb	r2, r2
   196dc:	add	r3, r3, r2
   196e0:	and	r3, r3, #3
   196e4:	str	r3, [fp, #-8]
   196e8:	ldr	r3, [fp, #-16]
   196ec:	ldr	r2, [fp, #-8]
   196f0:	ldr	r3, [r3, r2, lsl #2]
   196f4:	str	r3, [fp, #-12]
   196f8:	ldr	r3, [fp, #-16]
   196fc:	ldr	r2, [fp, #-8]
   19700:	ldr	r1, [fp, #-20]	; 0xffffffec
   19704:	str	r1, [r3, r2, lsl #2]
   19708:	ldr	r3, [fp, #-16]
   1970c:	ldr	r2, [fp, #-8]
   19710:	str	r2, [r3, #20]
   19714:	ldr	r3, [fp, #-16]
   19718:	ldr	r3, [r3, #24]
   1971c:	ldr	r2, [fp, #-8]
   19720:	cmp	r2, r3
   19724:	bne	19750 <__assert_fail@plt+0x7e34>
   19728:	ldr	r3, [fp, #-16]
   1972c:	ldr	r3, [r3, #24]
   19730:	ldr	r2, [fp, #-16]
   19734:	ldrb	r2, [r2, #28]
   19738:	eor	r2, r2, #1
   1973c:	uxtb	r2, r2
   19740:	add	r3, r3, r2
   19744:	and	r2, r3, #3
   19748:	ldr	r3, [fp, #-16]
   1974c:	str	r2, [r3, #24]
   19750:	ldr	r3, [fp, #-16]
   19754:	mov	r2, #0
   19758:	strb	r2, [r3, #28]
   1975c:	ldr	r3, [fp, #-12]
   19760:	mov	r0, r3
   19764:	add	sp, fp, #0
   19768:	pop	{fp}		; (ldr fp, [sp], #4)
   1976c:	bx	lr
   19770:	str	fp, [sp, #-8]!
   19774:	str	lr, [sp, #4]
   19778:	add	fp, sp, #4
   1977c:	sub	sp, sp, #16
   19780:	str	r0, [fp, #-16]
   19784:	ldr	r0, [fp, #-16]
   19788:	bl	19688 <__assert_fail@plt+0x7d6c>
   1978c:	mov	r3, r0
   19790:	cmp	r3, #0
   19794:	beq	1979c <__assert_fail@plt+0x7e80>
   19798:	bl	118c8 <abort@plt>
   1979c:	ldr	r3, [fp, #-16]
   197a0:	ldr	r2, [r3, #20]
   197a4:	ldr	r3, [fp, #-16]
   197a8:	ldr	r3, [r3, r2, lsl #2]
   197ac:	str	r3, [fp, #-8]
   197b0:	ldr	r3, [fp, #-16]
   197b4:	ldr	r2, [r3, #20]
   197b8:	ldr	r3, [fp, #-16]
   197bc:	ldr	r1, [r3, #16]
   197c0:	ldr	r3, [fp, #-16]
   197c4:	str	r1, [r3, r2, lsl #2]
   197c8:	ldr	r3, [fp, #-16]
   197cc:	ldr	r2, [r3, #20]
   197d0:	ldr	r3, [fp, #-16]
   197d4:	ldr	r3, [r3, #24]
   197d8:	cmp	r2, r3
   197dc:	bne	197f0 <__assert_fail@plt+0x7ed4>
   197e0:	ldr	r3, [fp, #-16]
   197e4:	mov	r2, #1
   197e8:	strb	r2, [r3, #28]
   197ec:	b	19808 <__assert_fail@plt+0x7eec>
   197f0:	ldr	r3, [fp, #-16]
   197f4:	ldr	r3, [r3, #20]
   197f8:	add	r3, r3, #3
   197fc:	and	r2, r3, #3
   19800:	ldr	r3, [fp, #-16]
   19804:	str	r2, [r3, #20]
   19808:	ldr	r3, [fp, #-8]
   1980c:	mov	r0, r3
   19810:	sub	sp, fp, #4
   19814:	ldr	fp, [sp]
   19818:	add	sp, sp, #4
   1981c:	pop	{pc}		; (ldr pc, [sp], #4)

00019820 <lchmod@@Base>:
   19820:	str	fp, [sp, #-8]!
   19824:	str	lr, [sp, #4]
   19828:	add	fp, sp, #4
   1982c:	sub	sp, sp, #160	; 0xa0
   19830:	str	r0, [fp, #-160]	; 0xffffff60
   19834:	str	r1, [fp, #-164]	; 0xffffff5c
   19838:	mov	r1, #2654208	; 0x288000
   1983c:	ldr	r0, [fp, #-160]	; 0xffffff60
   19840:	bl	11688 <open64@plt>
   19844:	str	r0, [fp, #-8]
   19848:	ldr	r3, [fp, #-8]
   1984c:	cmp	r3, #0
   19850:	bge	1985c <lchmod@@Base+0x3c>
   19854:	ldr	r3, [fp, #-8]
   19858:	b	1996c <lchmod@@Base+0x14c>
   1985c:	sub	r2, fp, #124	; 0x7c
   19860:	mov	r3, #4096	; 0x1000
   19864:	movw	r1, #5976	; 0x1758
   19868:	movt	r1, #2
   1986c:	ldr	r0, [fp, #-8]
   19870:	bl	20d2c <lchmod@@Base+0x750c>
   19874:	mov	r3, r0
   19878:	cmp	r3, #0
   1987c:	beq	198b0 <lchmod@@Base+0x90>
   19880:	bl	11778 <__errno_location@plt>
   19884:	mov	r3, r0
   19888:	ldr	r3, [r3]
   1988c:	str	r3, [fp, #-12]
   19890:	ldr	r0, [fp, #-8]
   19894:	bl	118d4 <close@plt>
   19898:	bl	11778 <__errno_location@plt>
   1989c:	mov	r2, r0
   198a0:	ldr	r3, [fp, #-12]
   198a4:	str	r3, [r2]
   198a8:	mvn	r3, #0
   198ac:	b	1996c <lchmod@@Base+0x14c>
   198b0:	ldr	r3, [fp, #-108]	; 0xffffff94
   198b4:	and	r3, r3, #61440	; 0xf000
   198b8:	cmp	r3, #40960	; 0xa000
   198bc:	bne	198e0 <lchmod@@Base+0xc0>
   198c0:	ldr	r0, [fp, #-8]
   198c4:	bl	118d4 <close@plt>
   198c8:	bl	11778 <__errno_location@plt>
   198cc:	mov	r2, r0
   198d0:	mov	r3, #95	; 0x5f
   198d4:	str	r3, [r2]
   198d8:	mvn	r3, #0
   198dc:	b	1996c <lchmod@@Base+0x14c>
   198e0:	sub	r3, fp, #152	; 0x98
   198e4:	ldr	r2, [fp, #-8]
   198e8:	movw	r1, #5980	; 0x175c
   198ec:	movt	r1, #2
   198f0:	mov	r0, r3
   198f4:	bl	11808 <sprintf@plt>
   198f8:	sub	r3, fp, #152	; 0x98
   198fc:	ldr	r1, [fp, #-164]	; 0xffffff5c
   19900:	mov	r0, r3
   19904:	bl	11898 <chmod@plt>
   19908:	str	r0, [fp, #-16]
   1990c:	bl	11778 <__errno_location@plt>
   19910:	mov	r3, r0
   19914:	ldr	r3, [r3]
   19918:	str	r3, [fp, #-20]	; 0xffffffec
   1991c:	ldr	r0, [fp, #-8]
   19920:	bl	118d4 <close@plt>
   19924:	ldr	r3, [fp, #-16]
   19928:	cmp	r3, #0
   1992c:	bne	19938 <lchmod@@Base+0x118>
   19930:	ldr	r3, [fp, #-16]
   19934:	b	1996c <lchmod@@Base+0x14c>
   19938:	ldr	r3, [fp, #-20]	; 0xffffffec
   1993c:	cmp	r3, #2
   19940:	beq	1995c <lchmod@@Base+0x13c>
   19944:	bl	11778 <__errno_location@plt>
   19948:	mov	r2, r0
   1994c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19950:	str	r3, [r2]
   19954:	ldr	r3, [fp, #-16]
   19958:	b	1996c <lchmod@@Base+0x14c>
   1995c:	ldr	r1, [fp, #-164]	; 0xffffff5c
   19960:	ldr	r0, [fp, #-160]	; 0xffffff60
   19964:	bl	11898 <chmod@plt>
   19968:	mov	r3, r0
   1996c:	mov	r0, r3
   19970:	sub	sp, fp, #4
   19974:	ldr	fp, [sp]
   19978:	add	sp, sp, #4
   1997c:	pop	{pc}		; (ldr pc, [sp], #4)
   19980:	push	{fp}		; (str fp, [sp, #-4]!)
   19984:	add	fp, sp, #0
   19988:	sub	sp, sp, #12
   1998c:	str	r0, [fp, #-8]
   19990:	ldr	r3, [fp, #-8]
   19994:	mov	r0, r3
   19998:	add	sp, fp, #0
   1999c:	pop	{fp}		; (ldr fp, [sp], #4)
   199a0:	bx	lr
   199a4:	str	fp, [sp, #-8]!
   199a8:	str	lr, [sp, #4]
   199ac:	add	fp, sp, #4
   199b0:	sub	sp, sp, #16
   199b4:	str	r0, [fp, #-16]
   199b8:	str	r1, [fp, #-20]	; 0xffffffec
   199bc:	mov	r0, #32
   199c0:	bl	1dc0c <lchmod@@Base+0x43ec>
   199c4:	mov	r3, r0
   199c8:	str	r3, [fp, #-8]
   199cc:	ldr	r3, [fp, #-8]
   199d0:	mov	r2, #61	; 0x3d
   199d4:	strb	r2, [r3]
   199d8:	ldr	r3, [fp, #-8]
   199dc:	mov	r2, #1
   199e0:	strb	r2, [r3, #1]
   199e4:	ldr	r3, [fp, #-8]
   199e8:	movw	r2, #4095	; 0xfff
   199ec:	str	r2, [r3, #4]
   199f0:	ldr	r3, [fp, #-8]
   199f4:	ldr	r2, [fp, #-16]
   199f8:	str	r2, [r3, #8]
   199fc:	ldr	r3, [fp, #-8]
   19a00:	ldr	r2, [fp, #-20]	; 0xffffffec
   19a04:	str	r2, [r3, #12]
   19a08:	ldr	r3, [fp, #-8]
   19a0c:	add	r3, r3, #16
   19a10:	mov	r2, #0
   19a14:	strb	r2, [r3, #1]
   19a18:	ldr	r3, [fp, #-8]
   19a1c:	mov	r0, r3
   19a20:	sub	sp, fp, #4
   19a24:	ldr	fp, [sp]
   19a28:	add	sp, sp, #4
   19a2c:	pop	{pc}		; (ldr pc, [sp], #4)
   19a30:	str	fp, [sp, #-8]!
   19a34:	str	lr, [sp, #4]
   19a38:	add	fp, sp, #4
   19a3c:	sub	sp, sp, #64	; 0x40
   19a40:	str	r0, [fp, #-64]	; 0xffffffc0
   19a44:	mov	r3, #0
   19a48:	str	r3, [fp, #-8]
   19a4c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19a50:	ldrb	r3, [r3]
   19a54:	cmp	r3, #47	; 0x2f
   19a58:	bls	19b3c <lchmod@@Base+0x31c>
   19a5c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19a60:	ldrb	r3, [r3]
   19a64:	cmp	r3, #55	; 0x37
   19a68:	bhi	19b3c <lchmod@@Base+0x31c>
   19a6c:	mov	r3, #0
   19a70:	str	r3, [fp, #-16]
   19a74:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19a78:	str	r3, [fp, #-12]
   19a7c:	ldr	r3, [fp, #-16]
   19a80:	lsl	r2, r3, #3
   19a84:	ldr	r3, [fp, #-12]
   19a88:	add	r1, r3, #1
   19a8c:	str	r1, [fp, #-12]
   19a90:	ldrb	r3, [r3]
   19a94:	add	r3, r2, r3
   19a98:	sub	r3, r3, #48	; 0x30
   19a9c:	str	r3, [fp, #-16]
   19aa0:	ldr	r3, [fp, #-16]
   19aa4:	cmp	r3, #4096	; 0x1000
   19aa8:	bcc	19ab4 <lchmod@@Base+0x294>
   19aac:	mov	r3, #0
   19ab0:	b	1a024 <lchmod@@Base+0x804>
   19ab4:	ldr	r3, [fp, #-12]
   19ab8:	ldrb	r3, [r3]
   19abc:	cmp	r3, #47	; 0x2f
   19ac0:	bls	19ad4 <lchmod@@Base+0x2b4>
   19ac4:	ldr	r3, [fp, #-12]
   19ac8:	ldrb	r3, [r3]
   19acc:	cmp	r3, #55	; 0x37
   19ad0:	bls	19a7c <lchmod@@Base+0x25c>
   19ad4:	ldr	r3, [fp, #-12]
   19ad8:	ldrb	r3, [r3]
   19adc:	cmp	r3, #0
   19ae0:	beq	19aec <lchmod@@Base+0x2cc>
   19ae4:	mov	r3, #0
   19ae8:	b	1a024 <lchmod@@Base+0x804>
   19aec:	ldr	r0, [fp, #-16]
   19af0:	bl	19980 <lchmod@@Base+0x160>
   19af4:	str	r0, [fp, #-44]	; 0xffffffd4
   19af8:	ldr	r2, [fp, #-12]
   19afc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19b00:	sub	r3, r2, r3
   19b04:	cmp	r3, #4
   19b08:	bgt	19b20 <lchmod@@Base+0x300>
   19b0c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19b10:	and	r3, r3, #3072	; 0xc00
   19b14:	mvn	r3, r3, lsr #10
   19b18:	mvn	r3, r3, lsl #10
   19b1c:	b	19b24 <lchmod@@Base+0x304>
   19b20:	movw	r3, #4095	; 0xfff
   19b24:	str	r3, [fp, #-48]	; 0xffffffd0
   19b28:	ldr	r1, [fp, #-48]	; 0xffffffd0
   19b2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19b30:	bl	199a4 <lchmod@@Base+0x184>
   19b34:	mov	r3, r0
   19b38:	b	1a024 <lchmod@@Base+0x804>
   19b3c:	mov	r3, #1
   19b40:	str	r3, [fp, #-20]	; 0xffffffec
   19b44:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19b48:	str	r3, [fp, #-12]
   19b4c:	b	19ba8 <lchmod@@Base+0x388>
   19b50:	ldr	r3, [fp, #-12]
   19b54:	ldrb	r3, [r3]
   19b58:	cmp	r3, #61	; 0x3d
   19b5c:	beq	19b80 <lchmod@@Base+0x360>
   19b60:	ldr	r3, [fp, #-12]
   19b64:	ldrb	r3, [r3]
   19b68:	cmp	r3, #43	; 0x2b
   19b6c:	beq	19b80 <lchmod@@Base+0x360>
   19b70:	ldr	r3, [fp, #-12]
   19b74:	ldrb	r3, [r3]
   19b78:	cmp	r3, #45	; 0x2d
   19b7c:	bne	19b88 <lchmod@@Base+0x368>
   19b80:	mov	r3, #1
   19b84:	b	19b8c <lchmod@@Base+0x36c>
   19b88:	mov	r3, #0
   19b8c:	mov	r2, r3
   19b90:	ldr	r3, [fp, #-20]	; 0xffffffec
   19b94:	add	r3, r3, r2
   19b98:	str	r3, [fp, #-20]	; 0xffffffec
   19b9c:	ldr	r3, [fp, #-12]
   19ba0:	add	r3, r3, #1
   19ba4:	str	r3, [fp, #-12]
   19ba8:	ldr	r3, [fp, #-12]
   19bac:	ldrb	r3, [r3]
   19bb0:	cmp	r3, #0
   19bb4:	bne	19b50 <lchmod@@Base+0x330>
   19bb8:	mov	r1, #16
   19bbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   19bc0:	bl	1de3c <lchmod@@Base+0x461c>
   19bc4:	mov	r3, r0
   19bc8:	str	r3, [fp, #-52]	; 0xffffffcc
   19bcc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19bd0:	str	r3, [fp, #-12]
   19bd4:	mov	r3, #0
   19bd8:	str	r3, [fp, #-24]	; 0xffffffe8
   19bdc:	ldr	r3, [fp, #-12]
   19be0:	ldrb	r3, [r3]
   19be4:	cmp	r3, #97	; 0x61
   19be8:	beq	19c64 <lchmod@@Base+0x444>
   19bec:	cmp	r3, #97	; 0x61
   19bf0:	bgt	19c10 <lchmod@@Base+0x3f0>
   19bf4:	cmp	r3, #45	; 0x2d
   19bf8:	beq	19c88 <lchmod@@Base+0x468>
   19bfc:	cmp	r3, #61	; 0x3d
   19c00:	beq	19c88 <lchmod@@Base+0x468>
   19c04:	cmp	r3, #43	; 0x2b
   19c08:	beq	19c88 <lchmod@@Base+0x468>
   19c0c:	b	1a018 <lchmod@@Base+0x7f8>
   19c10:	cmp	r3, #111	; 0x6f
   19c14:	beq	19c50 <lchmod@@Base+0x430>
   19c18:	cmp	r3, #117	; 0x75
   19c1c:	beq	19c2c <lchmod@@Base+0x40c>
   19c20:	cmp	r3, #103	; 0x67
   19c24:	beq	19c3c <lchmod@@Base+0x41c>
   19c28:	b	1a018 <lchmod@@Base+0x7f8>
   19c2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19c30:	orr	r3, r3, #2496	; 0x9c0
   19c34:	str	r3, [fp, #-24]	; 0xffffffe8
   19c38:	b	19c74 <lchmod@@Base+0x454>
   19c3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19c40:	orr	r3, r3, #1072	; 0x430
   19c44:	orr	r3, r3, #8
   19c48:	str	r3, [fp, #-24]	; 0xffffffe8
   19c4c:	b	19c74 <lchmod@@Base+0x454>
   19c50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19c54:	orr	r3, r3, #516	; 0x204
   19c58:	orr	r3, r3, #3
   19c5c:	str	r3, [fp, #-24]	; 0xffffffe8
   19c60:	b	19c74 <lchmod@@Base+0x454>
   19c64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19c68:	mvn	r3, r3, lsr #12
   19c6c:	mvn	r3, r3, lsl #12
   19c70:	str	r3, [fp, #-24]	; 0xffffffe8
   19c74:	ldr	r3, [fp, #-12]
   19c78:	add	r3, r3, #1
   19c7c:	str	r3, [fp, #-12]
   19c80:	b	19bdc <lchmod@@Base+0x3bc>
   19c84:	nop	{0}
   19c88:	ldr	r3, [fp, #-12]
   19c8c:	add	r2, r3, #1
   19c90:	str	r2, [fp, #-12]
   19c94:	ldrb	r3, [r3]
   19c98:	strb	r3, [fp, #-53]	; 0xffffffcb
   19c9c:	mov	r3, #0
   19ca0:	str	r3, [fp, #-32]	; 0xffffffe0
   19ca4:	mov	r3, #3
   19ca8:	strb	r3, [fp, #-33]	; 0xffffffdf
   19cac:	ldr	r3, [fp, #-12]
   19cb0:	ldrb	r3, [r3]
   19cb4:	cmp	r3, #103	; 0x67
   19cb8:	beq	19dac <lchmod@@Base+0x58c>
   19cbc:	cmp	r3, #103	; 0x67
   19cc0:	bgt	19cd4 <lchmod@@Base+0x4b4>
   19cc4:	sub	r3, r3, #48	; 0x30
   19cc8:	cmp	r3, #7
   19ccc:	bhi	19ddc <lchmod@@Base+0x5bc>
   19cd0:	b	19ce8 <lchmod@@Base+0x4c8>
   19cd4:	cmp	r3, #111	; 0x6f
   19cd8:	beq	19dc4 <lchmod@@Base+0x5a4>
   19cdc:	cmp	r3, #117	; 0x75
   19ce0:	beq	19d94 <lchmod@@Base+0x574>
   19ce4:	b	19ddc <lchmod@@Base+0x5bc>
   19ce8:	mov	r3, #0
   19cec:	str	r3, [fp, #-40]	; 0xffffffd8
   19cf0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19cf4:	lsl	r2, r3, #3
   19cf8:	ldr	r3, [fp, #-12]
   19cfc:	add	r1, r3, #1
   19d00:	str	r1, [fp, #-12]
   19d04:	ldrb	r3, [r3]
   19d08:	add	r3, r2, r3
   19d0c:	sub	r3, r3, #48	; 0x30
   19d10:	str	r3, [fp, #-40]	; 0xffffffd8
   19d14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19d18:	cmp	r3, #4096	; 0x1000
   19d1c:	bcs	1a004 <lchmod@@Base+0x7e4>
   19d20:	ldr	r3, [fp, #-12]
   19d24:	ldrb	r3, [r3]
   19d28:	cmp	r3, #47	; 0x2f
   19d2c:	bls	19d40 <lchmod@@Base+0x520>
   19d30:	ldr	r3, [fp, #-12]
   19d34:	ldrb	r3, [r3]
   19d38:	cmp	r3, #55	; 0x37
   19d3c:	bls	19cf0 <lchmod@@Base+0x4d0>
   19d40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19d44:	cmp	r3, #0
   19d48:	bne	1a00c <lchmod@@Base+0x7ec>
   19d4c:	ldr	r3, [fp, #-12]
   19d50:	ldrb	r3, [r3]
   19d54:	cmp	r3, #0
   19d58:	beq	19d6c <lchmod@@Base+0x54c>
   19d5c:	ldr	r3, [fp, #-12]
   19d60:	ldrb	r3, [r3]
   19d64:	cmp	r3, #44	; 0x2c
   19d68:	bne	1a00c <lchmod@@Base+0x7ec>
   19d6c:	movw	r3, #4095	; 0xfff
   19d70:	str	r3, [fp, #-32]	; 0xffffffe0
   19d74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19d78:	str	r3, [fp, #-24]	; 0xffffffe8
   19d7c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19d80:	bl	19980 <lchmod@@Base+0x160>
   19d84:	str	r0, [fp, #-28]	; 0xffffffe4
   19d88:	mov	r3, #1
   19d8c:	strb	r3, [fp, #-33]	; 0xffffffdf
   19d90:	b	19ef8 <lchmod@@Base+0x6d8>
   19d94:	mov	r3, #448	; 0x1c0
   19d98:	str	r3, [fp, #-28]	; 0xffffffe4
   19d9c:	ldr	r3, [fp, #-12]
   19da0:	add	r3, r3, #1
   19da4:	str	r3, [fp, #-12]
   19da8:	b	19ef8 <lchmod@@Base+0x6d8>
   19dac:	mov	r3, #56	; 0x38
   19db0:	str	r3, [fp, #-28]	; 0xffffffe4
   19db4:	ldr	r3, [fp, #-12]
   19db8:	add	r3, r3, #1
   19dbc:	str	r3, [fp, #-12]
   19dc0:	b	19ef8 <lchmod@@Base+0x6d8>
   19dc4:	mov	r3, #7
   19dc8:	str	r3, [fp, #-28]	; 0xffffffe4
   19dcc:	ldr	r3, [fp, #-12]
   19dd0:	add	r3, r3, #1
   19dd4:	str	r3, [fp, #-12]
   19dd8:	b	19ef8 <lchmod@@Base+0x6d8>
   19ddc:	mov	r3, #0
   19de0:	str	r3, [fp, #-28]	; 0xffffffe4
   19de4:	mov	r3, #1
   19de8:	strb	r3, [fp, #-33]	; 0xffffffdf
   19dec:	ldr	r3, [fp, #-12]
   19df0:	ldrb	r3, [r3]
   19df4:	sub	r3, r3, #88	; 0x58
   19df8:	cmp	r3, #32
   19dfc:	ldrls	pc, [pc, r3, lsl #2]
   19e00:	b	19ef4 <lchmod@@Base+0x6d4>
   19e04:			; <UNDEFINED> instruction: 0x00019eb8
   19e08:	strdeq	r9, [r1], -r4
   19e0c:	strdeq	r9, [r1], -r4
   19e10:	strdeq	r9, [r1], -r4
   19e14:	strdeq	r9, [r1], -r4
   19e18:	strdeq	r9, [r1], -r4
   19e1c:	strdeq	r9, [r1], -r4
   19e20:	strdeq	r9, [r1], -r4
   19e24:	strdeq	r9, [r1], -r4
   19e28:	strdeq	r9, [r1], -r4
   19e2c:	strdeq	r9, [r1], -r4
   19e30:	strdeq	r9, [r1], -r4
   19e34:	strdeq	r9, [r1], -r4
   19e38:	strdeq	r9, [r1], -r4
   19e3c:	strdeq	r9, [r1], -r4
   19e40:	strdeq	r9, [r1], -r4
   19e44:	strdeq	r9, [r1], -r4
   19e48:	strdeq	r9, [r1], -r4
   19e4c:	strdeq	r9, [r1], -r4
   19e50:	strdeq	r9, [r1], -r4
   19e54:	strdeq	r9, [r1], -r4
   19e58:	strdeq	r9, [r1], -r4
   19e5c:	strdeq	r9, [r1], -r4
   19e60:	strdeq	r9, [r1], -r4
   19e64:	strdeq	r9, [r1], -r4
   19e68:	strdeq	r9, [r1], -r4
   19e6c:	andeq	r9, r1, r8, lsl #29
   19e70:	andeq	r9, r1, r4, asr #29
   19e74:	ldrdeq	r9, [r1], -r4
   19e78:	strdeq	r9, [r1], -r4
   19e7c:	strdeq	r9, [r1], -r4
   19e80:	muleq	r1, r8, lr
   19e84:	andeq	r9, r1, r8, lsr #29
   19e88:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19e8c:	orr	r3, r3, #292	; 0x124
   19e90:	str	r3, [fp, #-28]	; 0xffffffe4
   19e94:	b	19ee4 <lchmod@@Base+0x6c4>
   19e98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19e9c:	orr	r3, r3, #146	; 0x92
   19ea0:	str	r3, [fp, #-28]	; 0xffffffe4
   19ea4:	b	19ee4 <lchmod@@Base+0x6c4>
   19ea8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19eac:	orr	r3, r3, #73	; 0x49
   19eb0:	str	r3, [fp, #-28]	; 0xffffffe4
   19eb4:	b	19ee4 <lchmod@@Base+0x6c4>
   19eb8:	mov	r3, #2
   19ebc:	strb	r3, [fp, #-33]	; 0xffffffdf
   19ec0:	b	19ee4 <lchmod@@Base+0x6c4>
   19ec4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19ec8:	orr	r3, r3, #3072	; 0xc00
   19ecc:	str	r3, [fp, #-28]	; 0xffffffe4
   19ed0:	b	19ee4 <lchmod@@Base+0x6c4>
   19ed4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19ed8:	orr	r3, r3, #512	; 0x200
   19edc:	str	r3, [fp, #-28]	; 0xffffffe4
   19ee0:	nop	{0}
   19ee4:	ldr	r3, [fp, #-12]
   19ee8:	add	r3, r3, #1
   19eec:	str	r3, [fp, #-12]
   19ef0:	b	19dec <lchmod@@Base+0x5cc>
   19ef4:	nop	{0}
   19ef8:	ldr	r3, [fp, #-8]
   19efc:	add	r2, r3, #1
   19f00:	str	r2, [fp, #-8]
   19f04:	lsl	r3, r3, #4
   19f08:	ldr	r2, [fp, #-52]	; 0xffffffcc
   19f0c:	add	r3, r2, r3
   19f10:	str	r3, [fp, #-60]	; 0xffffffc4
   19f14:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19f18:	ldrb	r2, [fp, #-53]	; 0xffffffcb
   19f1c:	strb	r2, [r3]
   19f20:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19f24:	ldrb	r2, [fp, #-33]	; 0xffffffdf
   19f28:	strb	r2, [r3, #1]
   19f2c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19f30:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19f34:	str	r2, [r3, #4]
   19f38:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19f3c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   19f40:	str	r2, [r3, #8]
   19f44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19f48:	cmp	r3, #0
   19f4c:	bne	19f74 <lchmod@@Base+0x754>
   19f50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19f54:	cmp	r3, #0
   19f58:	beq	19f6c <lchmod@@Base+0x74c>
   19f5c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19f60:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19f64:	and	r3, r3, r2
   19f68:	b	19f78 <lchmod@@Base+0x758>
   19f6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19f70:	b	19f78 <lchmod@@Base+0x758>
   19f74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19f78:	ldr	r2, [fp, #-60]	; 0xffffffc4
   19f7c:	str	r3, [r2, #12]
   19f80:	ldr	r3, [fp, #-12]
   19f84:	ldrb	r3, [r3]
   19f88:	cmp	r3, #61	; 0x3d
   19f8c:	beq	19c84 <lchmod@@Base+0x464>
   19f90:	ldr	r3, [fp, #-12]
   19f94:	ldrb	r3, [r3]
   19f98:	cmp	r3, #43	; 0x2b
   19f9c:	beq	19c84 <lchmod@@Base+0x464>
   19fa0:	ldr	r3, [fp, #-12]
   19fa4:	ldrb	r3, [r3]
   19fa8:	cmp	r3, #45	; 0x2d
   19fac:	beq	19c84 <lchmod@@Base+0x464>
   19fb0:	ldr	r3, [fp, #-12]
   19fb4:	ldrb	r3, [r3]
   19fb8:	cmp	r3, #44	; 0x2c
   19fbc:	bne	19fd0 <lchmod@@Base+0x7b0>
   19fc0:	ldr	r3, [fp, #-12]
   19fc4:	add	r3, r3, #1
   19fc8:	str	r3, [fp, #-12]
   19fcc:	b	19bd4 <lchmod@@Base+0x3b4>
   19fd0:	nop	{0}
   19fd4:	ldr	r3, [fp, #-12]
   19fd8:	ldrb	r3, [r3]
   19fdc:	cmp	r3, #0
   19fe0:	bne	1a014 <lchmod@@Base+0x7f4>
   19fe4:	ldr	r3, [fp, #-8]
   19fe8:	lsl	r3, r3, #4
   19fec:	ldr	r2, [fp, #-52]	; 0xffffffcc
   19ff0:	add	r3, r2, r3
   19ff4:	mov	r2, #0
   19ff8:	strb	r2, [r3, #1]
   19ffc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1a000:	b	1a024 <lchmod@@Base+0x804>
   1a004:	nop	{0}
   1a008:	b	1a018 <lchmod@@Base+0x7f8>
   1a00c:	nop	{0}
   1a010:	b	1a018 <lchmod@@Base+0x7f8>
   1a014:	nop	{0}
   1a018:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1a01c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1a020:	mov	r3, #0
   1a024:	mov	r0, r3
   1a028:	sub	sp, fp, #4
   1a02c:	ldr	fp, [sp]
   1a030:	add	sp, sp, #4
   1a034:	pop	{pc}		; (ldr pc, [sp], #4)
   1a038:	str	fp, [sp, #-8]!
   1a03c:	str	lr, [sp, #4]
   1a040:	add	fp, sp, #4
   1a044:	sub	sp, sp, #112	; 0x70
   1a048:	str	r0, [fp, #-112]	; 0xffffff90
   1a04c:	sub	r3, fp, #108	; 0x6c
   1a050:	mov	r1, r3
   1a054:	ldr	r0, [fp, #-112]	; 0xffffff90
   1a058:	bl	20cfc <lchmod@@Base+0x74dc>
   1a05c:	mov	r3, r0
   1a060:	cmp	r3, #0
   1a064:	beq	1a070 <lchmod@@Base+0x850>
   1a068:	mov	r3, #0
   1a06c:	b	1a084 <lchmod@@Base+0x864>
   1a070:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1a074:	movw	r1, #4095	; 0xfff
   1a078:	mov	r0, r3
   1a07c:	bl	199a4 <lchmod@@Base+0x184>
   1a080:	mov	r3, r0
   1a084:	mov	r0, r3
   1a088:	sub	sp, fp, #4
   1a08c:	ldr	fp, [sp]
   1a090:	add	sp, sp, #4
   1a094:	pop	{pc}		; (ldr pc, [sp], #4)
   1a098:	push	{fp}		; (str fp, [sp, #-4]!)
   1a09c:	add	fp, sp, #0
   1a0a0:	sub	sp, sp, #44	; 0x2c
   1a0a4:	str	r0, [fp, #-32]	; 0xffffffe0
   1a0a8:	str	r2, [fp, #-40]	; 0xffffffd8
   1a0ac:	str	r3, [fp, #-44]	; 0xffffffd4
   1a0b0:	mov	r3, r1
   1a0b4:	strb	r3, [fp, #-33]	; 0xffffffdf
   1a0b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a0bc:	ubfx	r3, r3, #0, #12
   1a0c0:	str	r3, [fp, #-8]
   1a0c4:	mov	r3, #0
   1a0c8:	str	r3, [fp, #-12]
   1a0cc:	b	1a2e8 <lchmod@@Base+0xac8>
   1a0d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a0d4:	ldr	r3, [r3, #4]
   1a0d8:	str	r3, [fp, #-20]	; 0xffffffec
   1a0dc:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1a0e0:	cmp	r3, #0
   1a0e4:	beq	1a0f0 <lchmod@@Base+0x8d0>
   1a0e8:	mov	r2, #3072	; 0xc00
   1a0ec:	b	1a0f4 <lchmod@@Base+0x8d4>
   1a0f0:	mov	r2, #0
   1a0f4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a0f8:	ldr	r3, [r3, #12]
   1a0fc:	mvn	r3, r3
   1a100:	and	r3, r3, r2
   1a104:	str	r3, [fp, #-24]	; 0xffffffe8
   1a108:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a10c:	ldr	r3, [r3, #8]
   1a110:	str	r3, [fp, #-16]
   1a114:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a118:	ldrb	r3, [r3, #1]
   1a11c:	cmp	r3, #2
   1a120:	beq	1a1b4 <lchmod@@Base+0x994>
   1a124:	cmp	r3, #3
   1a128:	beq	1a134 <lchmod@@Base+0x914>
   1a12c:	cmp	r3, #1
   1a130:	b	1a1dc <lchmod@@Base+0x9bc>
   1a134:	ldr	r2, [fp, #-16]
   1a138:	ldr	r3, [fp, #-8]
   1a13c:	and	r3, r3, r2
   1a140:	str	r3, [fp, #-16]
   1a144:	ldr	r3, [fp, #-16]
   1a148:	and	r3, r3, #292	; 0x124
   1a14c:	cmp	r3, #0
   1a150:	beq	1a15c <lchmod@@Base+0x93c>
   1a154:	mov	r2, #292	; 0x124
   1a158:	b	1a160 <lchmod@@Base+0x940>
   1a15c:	mov	r2, #0
   1a160:	ldr	r3, [fp, #-16]
   1a164:	and	r3, r3, #146	; 0x92
   1a168:	cmp	r3, #0
   1a16c:	beq	1a178 <lchmod@@Base+0x958>
   1a170:	mov	r3, #146	; 0x92
   1a174:	b	1a17c <lchmod@@Base+0x95c>
   1a178:	mov	r3, #0
   1a17c:	orr	r3, r2, r3
   1a180:	ldr	r2, [fp, #-16]
   1a184:	and	r2, r2, #73	; 0x49
   1a188:	cmp	r2, #0
   1a18c:	beq	1a198 <lchmod@@Base+0x978>
   1a190:	mov	r2, #73	; 0x49
   1a194:	b	1a19c <lchmod@@Base+0x97c>
   1a198:	mov	r2, #0
   1a19c:	orr	r3, r2, r3
   1a1a0:	mov	r2, r3
   1a1a4:	ldr	r3, [fp, #-16]
   1a1a8:	orr	r3, r3, r2
   1a1ac:	str	r3, [fp, #-16]
   1a1b0:	b	1a1dc <lchmod@@Base+0x9bc>
   1a1b4:	ldr	r3, [fp, #-8]
   1a1b8:	and	r2, r3, #73	; 0x49
   1a1bc:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1a1c0:	orr	r3, r2, r3
   1a1c4:	cmp	r3, #0
   1a1c8:	beq	1a1d8 <lchmod@@Base+0x9b8>
   1a1cc:	ldr	r3, [fp, #-16]
   1a1d0:	orr	r3, r3, #73	; 0x49
   1a1d4:	str	r3, [fp, #-16]
   1a1d8:	nop	{0}
   1a1dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a1e0:	cmp	r3, #0
   1a1e4:	bne	1a1f4 <lchmod@@Base+0x9d4>
   1a1e8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1a1ec:	mvn	r3, r3
   1a1f0:	b	1a1f8 <lchmod@@Base+0x9d8>
   1a1f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a1f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a1fc:	mvn	r2, r2
   1a200:	and	r3, r3, r2
   1a204:	ldr	r2, [fp, #-16]
   1a208:	and	r3, r3, r2
   1a20c:	str	r3, [fp, #-16]
   1a210:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a214:	ldrb	r3, [r3]
   1a218:	cmp	r3, #45	; 0x2d
   1a21c:	beq	1a2b4 <lchmod@@Base+0xa94>
   1a220:	cmp	r3, #61	; 0x3d
   1a224:	beq	1a234 <lchmod@@Base+0xa14>
   1a228:	cmp	r3, #43	; 0x2b
   1a22c:	beq	1a290 <lchmod@@Base+0xa70>
   1a230:	b	1a2dc <lchmod@@Base+0xabc>
   1a234:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a238:	cmp	r3, #0
   1a23c:	beq	1a24c <lchmod@@Base+0xa2c>
   1a240:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a244:	mvn	r3, r3
   1a248:	b	1a250 <lchmod@@Base+0xa30>
   1a24c:	mov	r3, #0
   1a250:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a254:	orr	r3, r3, r2
   1a258:	str	r3, [fp, #-28]	; 0xffffffe4
   1a25c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a260:	mvn	r3, r3
   1a264:	ubfx	r3, r3, #0, #12
   1a268:	ldr	r2, [fp, #-12]
   1a26c:	orr	r3, r2, r3
   1a270:	str	r3, [fp, #-12]
   1a274:	ldr	r2, [fp, #-8]
   1a278:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a27c:	and	r3, r3, r2
   1a280:	ldr	r2, [fp, #-16]
   1a284:	orr	r3, r2, r3
   1a288:	str	r3, [fp, #-8]
   1a28c:	b	1a2dc <lchmod@@Base+0xabc>
   1a290:	ldr	r2, [fp, #-12]
   1a294:	ldr	r3, [fp, #-16]
   1a298:	orr	r3, r2, r3
   1a29c:	str	r3, [fp, #-12]
   1a2a0:	ldr	r2, [fp, #-8]
   1a2a4:	ldr	r3, [fp, #-16]
   1a2a8:	orr	r3, r2, r3
   1a2ac:	str	r3, [fp, #-8]
   1a2b0:	b	1a2dc <lchmod@@Base+0xabc>
   1a2b4:	ldr	r2, [fp, #-12]
   1a2b8:	ldr	r3, [fp, #-16]
   1a2bc:	orr	r3, r2, r3
   1a2c0:	str	r3, [fp, #-12]
   1a2c4:	ldr	r3, [fp, #-16]
   1a2c8:	mvn	r3, r3
   1a2cc:	ldr	r2, [fp, #-8]
   1a2d0:	and	r3, r3, r2
   1a2d4:	str	r3, [fp, #-8]
   1a2d8:	nop	{0}
   1a2dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a2e0:	add	r3, r3, #16
   1a2e4:	str	r3, [fp, #-44]	; 0xffffffd4
   1a2e8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a2ec:	ldrb	r3, [r3, #1]
   1a2f0:	cmp	r3, #0
   1a2f4:	bne	1a0d0 <lchmod@@Base+0x8b0>
   1a2f8:	ldr	r3, [fp, #4]
   1a2fc:	cmp	r3, #0
   1a300:	beq	1a310 <lchmod@@Base+0xaf0>
   1a304:	ldr	r3, [fp, #4]
   1a308:	ldr	r2, [fp, #-12]
   1a30c:	str	r2, [r3]
   1a310:	ldr	r3, [fp, #-8]
   1a314:	mov	r0, r3
   1a318:	add	sp, fp, #0
   1a31c:	pop	{fp}		; (ldr fp, [sp], #4)
   1a320:	bx	lr
   1a324:	push	{r2, r3}
   1a328:	str	fp, [sp, #-8]!
   1a32c:	str	lr, [sp, #4]
   1a330:	add	fp, sp, #4
   1a334:	sub	sp, sp, #16
   1a338:	str	r0, [fp, #-16]
   1a33c:	str	r1, [fp, #-20]	; 0xffffffec
   1a340:	mov	r3, #0
   1a344:	str	r3, [fp, #-8]
   1a348:	ldr	r3, [fp, #4]
   1a34c:	and	r3, r3, #64	; 0x40
   1a350:	cmp	r3, #0
   1a354:	beq	1a374 <lchmod@@Base+0xb54>
   1a358:	add	r3, fp, #8
   1a35c:	str	r3, [fp, #-12]
   1a360:	ldr	r3, [fp, #-12]
   1a364:	add	r2, r3, #4
   1a368:	str	r2, [fp, #-12]
   1a36c:	ldr	r3, [r3]
   1a370:	str	r3, [fp, #-8]
   1a374:	ldr	r3, [fp, #-8]
   1a378:	ldr	r2, [fp, #4]
   1a37c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a380:	ldr	r0, [fp, #-16]
   1a384:	bl	11754 <openat64@plt>
   1a388:	mov	r3, r0
   1a38c:	mov	r0, r3
   1a390:	bl	1d33c <lchmod@@Base+0x3b1c>
   1a394:	mov	r3, r0
   1a398:	mov	r0, r3
   1a39c:	sub	sp, fp, #4
   1a3a0:	ldr	fp, [sp]
   1a3a4:	ldr	lr, [sp, #4]
   1a3a8:	add	sp, sp, #8
   1a3ac:	add	sp, sp, #8
   1a3b0:	bx	lr
   1a3b4:	str	fp, [sp, #-8]!
   1a3b8:	str	lr, [sp, #4]
   1a3bc:	add	fp, sp, #4
   1a3c0:	sub	sp, sp, #32
   1a3c4:	str	r0, [fp, #-24]	; 0xffffffe8
   1a3c8:	str	r1, [fp, #-28]	; 0xffffffe4
   1a3cc:	str	r2, [fp, #-32]	; 0xffffffe0
   1a3d0:	str	r3, [fp, #-36]	; 0xffffffdc
   1a3d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a3d8:	orr	r3, r3, #540672	; 0x84000
   1a3dc:	orr	r3, r3, #2304	; 0x900
   1a3e0:	str	r3, [fp, #-8]
   1a3e4:	ldr	r2, [fp, #-8]
   1a3e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1a3ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a3f0:	bl	1a324 <lchmod@@Base+0xb04>
   1a3f4:	str	r0, [fp, #-12]
   1a3f8:	ldr	r3, [fp, #-12]
   1a3fc:	cmp	r3, #0
   1a400:	bge	1a40c <lchmod@@Base+0xbec>
   1a404:	mov	r3, #0
   1a408:	b	1a460 <lchmod@@Base+0xc40>
   1a40c:	ldr	r0, [fp, #-12]
   1a410:	bl	11820 <fdopendir@plt>
   1a414:	str	r0, [fp, #-16]
   1a418:	ldr	r3, [fp, #-16]
   1a41c:	cmp	r3, #0
   1a420:	beq	1a434 <lchmod@@Base+0xc14>
   1a424:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a428:	ldr	r2, [fp, #-12]
   1a42c:	str	r2, [r3]
   1a430:	b	1a45c <lchmod@@Base+0xc3c>
   1a434:	bl	11778 <__errno_location@plt>
   1a438:	mov	r3, r0
   1a43c:	ldr	r3, [r3]
   1a440:	str	r3, [fp, #-20]	; 0xffffffec
   1a444:	ldr	r0, [fp, #-12]
   1a448:	bl	118d4 <close@plt>
   1a44c:	bl	11778 <__errno_location@plt>
   1a450:	mov	r2, r0
   1a454:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a458:	str	r3, [r2]
   1a45c:	ldr	r3, [fp, #-16]
   1a460:	mov	r0, r3
   1a464:	sub	sp, fp, #4
   1a468:	ldr	fp, [sp]
   1a46c:	add	sp, sp, #4
   1a470:	pop	{pc}		; (ldr pc, [sp], #4)
   1a474:	str	fp, [sp, #-8]!
   1a478:	str	lr, [sp, #4]
   1a47c:	add	fp, sp, #4
   1a480:	sub	sp, sp, #16
   1a484:	str	r0, [fp, #-16]
   1a488:	ldr	r3, [fp, #-16]
   1a48c:	cmp	r3, #0
   1a490:	bne	1a4b8 <lchmod@@Base+0xc98>
   1a494:	movw	r3, #8680	; 0x21e8
   1a498:	movt	r3, #3
   1a49c:	ldr	r3, [r3]
   1a4a0:	mov	r2, #55	; 0x37
   1a4a4:	mov	r1, #1
   1a4a8:	movw	r0, #6000	; 0x1770
   1a4ac:	movt	r0, #2
   1a4b0:	bl	11628 <fwrite@plt>
   1a4b4:	bl	118c8 <abort@plt>
   1a4b8:	mov	r1, #47	; 0x2f
   1a4bc:	ldr	r0, [fp, #-16]
   1a4c0:	bl	117f0 <strrchr@plt>
   1a4c4:	str	r0, [fp, #-8]
   1a4c8:	ldr	r3, [fp, #-8]
   1a4cc:	cmp	r3, #0
   1a4d0:	beq	1a4e0 <lchmod@@Base+0xcc0>
   1a4d4:	ldr	r3, [fp, #-8]
   1a4d8:	add	r3, r3, #1
   1a4dc:	b	1a4e4 <lchmod@@Base+0xcc4>
   1a4e0:	ldr	r3, [fp, #-16]
   1a4e4:	str	r3, [fp, #-12]
   1a4e8:	ldr	r2, [fp, #-12]
   1a4ec:	ldr	r3, [fp, #-16]
   1a4f0:	sub	r3, r2, r3
   1a4f4:	cmp	r3, #6
   1a4f8:	ble	1a568 <lchmod@@Base+0xd48>
   1a4fc:	ldr	r3, [fp, #-12]
   1a500:	sub	r3, r3, #7
   1a504:	mov	r2, #7
   1a508:	movw	r1, #6056	; 0x17a8
   1a50c:	movt	r1, #2
   1a510:	mov	r0, r3
   1a514:	bl	118bc <strncmp@plt>
   1a518:	mov	r3, r0
   1a51c:	cmp	r3, #0
   1a520:	bne	1a568 <lchmod@@Base+0xd48>
   1a524:	ldr	r3, [fp, #-12]
   1a528:	str	r3, [fp, #-16]
   1a52c:	mov	r2, #3
   1a530:	movw	r1, #6064	; 0x17b0
   1a534:	movt	r1, #2
   1a538:	ldr	r0, [fp, #-12]
   1a53c:	bl	118bc <strncmp@plt>
   1a540:	mov	r3, r0
   1a544:	cmp	r3, #0
   1a548:	bne	1a568 <lchmod@@Base+0xd48>
   1a54c:	ldr	r3, [fp, #-12]
   1a550:	add	r3, r3, #3
   1a554:	str	r3, [fp, #-16]
   1a558:	movw	r3, #8664	; 0x21d8
   1a55c:	movt	r3, #3
   1a560:	ldr	r2, [fp, #-16]
   1a564:	str	r2, [r3]
   1a568:	movw	r3, #8704	; 0x2200
   1a56c:	movt	r3, #3
   1a570:	ldr	r2, [fp, #-16]
   1a574:	str	r2, [r3]
   1a578:	movw	r3, #8668	; 0x21dc
   1a57c:	movt	r3, #3
   1a580:	ldr	r2, [fp, #-16]
   1a584:	str	r2, [r3]
   1a588:	nop	{0}
   1a58c:	sub	sp, fp, #4
   1a590:	ldr	fp, [sp]
   1a594:	add	sp, sp, #4
   1a598:	pop	{pc}		; (ldr pc, [sp], #4)
   1a59c:	str	fp, [sp, #-8]!
   1a5a0:	str	lr, [sp, #4]
   1a5a4:	add	fp, sp, #4
   1a5a8:	sub	sp, sp, #16
   1a5ac:	str	r0, [fp, #-16]
   1a5b0:	bl	11778 <__errno_location@plt>
   1a5b4:	mov	r3, r0
   1a5b8:	ldr	r3, [r3]
   1a5bc:	str	r3, [fp, #-8]
   1a5c0:	ldr	r3, [fp, #-16]
   1a5c4:	cmp	r3, #0
   1a5c8:	beq	1a5d4 <lchmod@@Base+0xdb4>
   1a5cc:	ldr	r3, [fp, #-16]
   1a5d0:	b	1a5dc <lchmod@@Base+0xdbc>
   1a5d4:	movw	r3, #8708	; 0x2204
   1a5d8:	movt	r3, #3
   1a5dc:	mov	r1, #48	; 0x30
   1a5e0:	mov	r0, r3
   1a5e4:	bl	1e32c <lchmod@@Base+0x4b0c>
   1a5e8:	mov	r3, r0
   1a5ec:	str	r3, [fp, #-12]
   1a5f0:	bl	11778 <__errno_location@plt>
   1a5f4:	mov	r2, r0
   1a5f8:	ldr	r3, [fp, #-8]
   1a5fc:	str	r3, [r2]
   1a600:	ldr	r3, [fp, #-12]
   1a604:	mov	r0, r3
   1a608:	sub	sp, fp, #4
   1a60c:	ldr	fp, [sp]
   1a610:	add	sp, sp, #4
   1a614:	pop	{pc}		; (ldr pc, [sp], #4)
   1a618:	push	{fp}		; (str fp, [sp, #-4]!)
   1a61c:	add	fp, sp, #0
   1a620:	sub	sp, sp, #12
   1a624:	str	r0, [fp, #-8]
   1a628:	ldr	r3, [fp, #-8]
   1a62c:	cmp	r3, #0
   1a630:	beq	1a63c <lchmod@@Base+0xe1c>
   1a634:	ldr	r3, [fp, #-8]
   1a638:	b	1a644 <lchmod@@Base+0xe24>
   1a63c:	movw	r3, #8708	; 0x2204
   1a640:	movt	r3, #3
   1a644:	ldr	r3, [r3]
   1a648:	mov	r0, r3
   1a64c:	add	sp, fp, #0
   1a650:	pop	{fp}		; (ldr fp, [sp], #4)
   1a654:	bx	lr
   1a658:	push	{fp}		; (str fp, [sp, #-4]!)
   1a65c:	add	fp, sp, #0
   1a660:	sub	sp, sp, #12
   1a664:	str	r0, [fp, #-8]
   1a668:	str	r1, [fp, #-12]
   1a66c:	ldr	r3, [fp, #-8]
   1a670:	cmp	r3, #0
   1a674:	beq	1a680 <lchmod@@Base+0xe60>
   1a678:	ldr	r3, [fp, #-8]
   1a67c:	b	1a688 <lchmod@@Base+0xe68>
   1a680:	movw	r3, #8708	; 0x2204
   1a684:	movt	r3, #3
   1a688:	ldr	r2, [fp, #-12]
   1a68c:	str	r2, [r3]
   1a690:	nop	{0}
   1a694:	add	sp, fp, #0
   1a698:	pop	{fp}		; (ldr fp, [sp], #4)
   1a69c:	bx	lr
   1a6a0:	push	{fp}		; (str fp, [sp, #-4]!)
   1a6a4:	add	fp, sp, #0
   1a6a8:	sub	sp, sp, #36	; 0x24
   1a6ac:	str	r0, [fp, #-24]	; 0xffffffe8
   1a6b0:	mov	r3, r1
   1a6b4:	str	r2, [fp, #-32]	; 0xffffffe0
   1a6b8:	strb	r3, [fp, #-25]	; 0xffffffe7
   1a6bc:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   1a6c0:	strb	r3, [fp, #-5]
   1a6c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a6c8:	cmp	r3, #0
   1a6cc:	beq	1a6d8 <lchmod@@Base+0xeb8>
   1a6d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a6d4:	b	1a6e0 <lchmod@@Base+0xec0>
   1a6d8:	movw	r3, #8708	; 0x2204
   1a6dc:	movt	r3, #3
   1a6e0:	add	r2, r3, #8
   1a6e4:	ldrb	r3, [fp, #-5]
   1a6e8:	lsr	r3, r3, #5
   1a6ec:	uxtb	r3, r3
   1a6f0:	lsl	r3, r3, #2
   1a6f4:	add	r3, r2, r3
   1a6f8:	str	r3, [fp, #-12]
   1a6fc:	ldrb	r3, [fp, #-5]
   1a700:	and	r3, r3, #31
   1a704:	str	r3, [fp, #-16]
   1a708:	ldr	r3, [fp, #-12]
   1a70c:	ldr	r2, [r3]
   1a710:	ldr	r3, [fp, #-16]
   1a714:	lsr	r3, r2, r3
   1a718:	and	r3, r3, #1
   1a71c:	str	r3, [fp, #-20]	; 0xffffffec
   1a720:	ldr	r3, [fp, #-12]
   1a724:	ldr	r3, [r3]
   1a728:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a72c:	and	r1, r2, #1
   1a730:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a734:	eor	r1, r1, r2
   1a738:	ldr	r2, [fp, #-16]
   1a73c:	lsl	r2, r1, r2
   1a740:	eor	r2, r2, r3
   1a744:	ldr	r3, [fp, #-12]
   1a748:	str	r2, [r3]
   1a74c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a750:	mov	r0, r3
   1a754:	add	sp, fp, #0
   1a758:	pop	{fp}		; (ldr fp, [sp], #4)
   1a75c:	bx	lr
   1a760:	push	{fp}		; (str fp, [sp, #-4]!)
   1a764:	add	fp, sp, #0
   1a768:	sub	sp, sp, #20
   1a76c:	str	r0, [fp, #-16]
   1a770:	str	r1, [fp, #-20]	; 0xffffffec
   1a774:	ldr	r3, [fp, #-16]
   1a778:	cmp	r3, #0
   1a77c:	bne	1a78c <lchmod@@Base+0xf6c>
   1a780:	movw	r3, #8708	; 0x2204
   1a784:	movt	r3, #3
   1a788:	str	r3, [fp, #-16]
   1a78c:	ldr	r3, [fp, #-16]
   1a790:	ldr	r3, [r3, #4]
   1a794:	str	r3, [fp, #-8]
   1a798:	ldr	r3, [fp, #-16]
   1a79c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a7a0:	str	r2, [r3, #4]
   1a7a4:	ldr	r3, [fp, #-8]
   1a7a8:	mov	r0, r3
   1a7ac:	add	sp, fp, #0
   1a7b0:	pop	{fp}		; (ldr fp, [sp], #4)
   1a7b4:	bx	lr
   1a7b8:	str	fp, [sp, #-8]!
   1a7bc:	str	lr, [sp, #4]
   1a7c0:	add	fp, sp, #4
   1a7c4:	sub	sp, sp, #16
   1a7c8:	str	r0, [fp, #-8]
   1a7cc:	str	r1, [fp, #-12]
   1a7d0:	str	r2, [fp, #-16]
   1a7d4:	ldr	r3, [fp, #-8]
   1a7d8:	cmp	r3, #0
   1a7dc:	bne	1a7ec <lchmod@@Base+0xfcc>
   1a7e0:	movw	r3, #8708	; 0x2204
   1a7e4:	movt	r3, #3
   1a7e8:	str	r3, [fp, #-8]
   1a7ec:	ldr	r3, [fp, #-8]
   1a7f0:	mov	r2, #10
   1a7f4:	str	r2, [r3]
   1a7f8:	ldr	r3, [fp, #-12]
   1a7fc:	cmp	r3, #0
   1a800:	beq	1a810 <lchmod@@Base+0xff0>
   1a804:	ldr	r3, [fp, #-16]
   1a808:	cmp	r3, #0
   1a80c:	bne	1a814 <lchmod@@Base+0xff4>
   1a810:	bl	118c8 <abort@plt>
   1a814:	ldr	r3, [fp, #-8]
   1a818:	ldr	r2, [fp, #-12]
   1a81c:	str	r2, [r3, #40]	; 0x28
   1a820:	ldr	r3, [fp, #-8]
   1a824:	ldr	r2, [fp, #-16]
   1a828:	str	r2, [r3, #44]	; 0x2c
   1a82c:	nop	{0}
   1a830:	sub	sp, fp, #4
   1a834:	ldr	fp, [sp]
   1a838:	add	sp, sp, #4
   1a83c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a840:	str	fp, [sp, #-8]!
   1a844:	str	lr, [sp, #4]
   1a848:	add	fp, sp, #4
   1a84c:	sub	sp, sp, #56	; 0x38
   1a850:	str	r0, [fp, #-56]	; 0xffffffc8
   1a854:	str	r1, [fp, #-60]	; 0xffffffc4
   1a858:	sub	r1, fp, #52	; 0x34
   1a85c:	mov	r2, #0
   1a860:	mov	r3, #0
   1a864:	strd	r2, [r1]
   1a868:	strd	r2, [r1, #8]
   1a86c:	strd	r2, [r1, #16]
   1a870:	strd	r2, [r1, #24]
   1a874:	strd	r2, [r1, #32]
   1a878:	strd	r2, [r1, #40]	; 0x28
   1a87c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1a880:	cmp	r3, #10
   1a884:	bne	1a88c <lchmod@@Base+0x106c>
   1a888:	bl	118c8 <abort@plt>
   1a88c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1a890:	str	r3, [fp, #-52]	; 0xffffffcc
   1a894:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1a898:	mov	r2, r3
   1a89c:	sub	r3, fp, #52	; 0x34
   1a8a0:	ldrd	r0, [r3]
   1a8a4:	strd	r0, [r2]
   1a8a8:	ldrd	r0, [r3, #8]
   1a8ac:	strd	r0, [r2, #8]
   1a8b0:	ldrd	r0, [r3, #16]
   1a8b4:	strd	r0, [r2, #16]
   1a8b8:	ldrd	r0, [r3, #24]
   1a8bc:	strd	r0, [r2, #24]
   1a8c0:	ldrd	r0, [r3, #32]
   1a8c4:	strd	r0, [r2, #32]
   1a8c8:	ldrd	r0, [r3, #40]	; 0x28
   1a8cc:	strd	r0, [r2, #40]	; 0x28
   1a8d0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1a8d4:	sub	sp, fp, #4
   1a8d8:	ldr	fp, [sp]
   1a8dc:	add	sp, sp, #4
   1a8e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a8e4:	str	fp, [sp, #-8]!
   1a8e8:	str	lr, [sp, #4]
   1a8ec:	add	fp, sp, #4
   1a8f0:	sub	sp, sp, #16
   1a8f4:	str	r0, [fp, #-16]
   1a8f8:	str	r1, [fp, #-20]	; 0xffffffec
   1a8fc:	ldr	r0, [fp, #-16]
   1a900:	bl	11718 <gettext@plt>
   1a904:	str	r0, [fp, #-8]
   1a908:	ldr	r2, [fp, #-8]
   1a90c:	ldr	r3, [fp, #-16]
   1a910:	cmp	r2, r3
   1a914:	beq	1a920 <lchmod@@Base+0x1100>
   1a918:	ldr	r3, [fp, #-8]
   1a91c:	b	1a9d0 <lchmod@@Base+0x11b0>
   1a920:	bl	201a8 <lchmod@@Base+0x6988>
   1a924:	str	r0, [fp, #-12]
   1a928:	movw	r1, #6256	; 0x1870
   1a92c:	movt	r1, #2
   1a930:	ldr	r0, [fp, #-12]
   1a934:	bl	1f52c <lchmod@@Base+0x5d0c>
   1a938:	mov	r3, r0
   1a93c:	cmp	r3, #0
   1a940:	bne	1a96c <lchmod@@Base+0x114c>
   1a944:	ldr	r3, [fp, #-16]
   1a948:	ldrb	r3, [r3]
   1a94c:	cmp	r3, #96	; 0x60
   1a950:	bne	1a960 <lchmod@@Base+0x1140>
   1a954:	movw	r3, #6264	; 0x1878
   1a958:	movt	r3, #2
   1a95c:	b	1a9d0 <lchmod@@Base+0x11b0>
   1a960:	movw	r3, #6268	; 0x187c
   1a964:	movt	r3, #2
   1a968:	b	1a9d0 <lchmod@@Base+0x11b0>
   1a96c:	movw	r1, #6272	; 0x1880
   1a970:	movt	r1, #2
   1a974:	ldr	r0, [fp, #-12]
   1a978:	bl	1f52c <lchmod@@Base+0x5d0c>
   1a97c:	mov	r3, r0
   1a980:	cmp	r3, #0
   1a984:	bne	1a9b0 <lchmod@@Base+0x1190>
   1a988:	ldr	r3, [fp, #-16]
   1a98c:	ldrb	r3, [r3]
   1a990:	cmp	r3, #96	; 0x60
   1a994:	bne	1a9a4 <lchmod@@Base+0x1184>
   1a998:	movw	r3, #6280	; 0x1888
   1a99c:	movt	r3, #2
   1a9a0:	b	1a9d0 <lchmod@@Base+0x11b0>
   1a9a4:	movw	r3, #6284	; 0x188c
   1a9a8:	movt	r3, #2
   1a9ac:	b	1a9d0 <lchmod@@Base+0x11b0>
   1a9b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9b4:	cmp	r3, #9
   1a9b8:	bne	1a9c8 <lchmod@@Base+0x11a8>
   1a9bc:	movw	r3, #6288	; 0x1890
   1a9c0:	movt	r3, #2
   1a9c4:	b	1a9d0 <lchmod@@Base+0x11b0>
   1a9c8:	movw	r3, #6292	; 0x1894
   1a9cc:	movt	r3, #2
   1a9d0:	mov	r0, r3
   1a9d4:	sub	sp, fp, #4
   1a9d8:	ldr	fp, [sp]
   1a9dc:	add	sp, sp, #4
   1a9e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a9e4:	str	r4, [sp, #-12]!
   1a9e8:	str	fp, [sp, #4]
   1a9ec:	str	lr, [sp, #8]
   1a9f0:	add	fp, sp, #8
   1a9f4:	sub	sp, sp, #116	; 0x74
   1a9f8:	str	r0, [fp, #-88]	; 0xffffffa8
   1a9fc:	str	r1, [fp, #-92]	; 0xffffffa4
   1aa00:	str	r2, [fp, #-96]	; 0xffffffa0
   1aa04:	str	r3, [fp, #-100]	; 0xffffff9c
   1aa08:	mov	r3, #0
   1aa0c:	str	r3, [fp, #-20]	; 0xffffffec
   1aa10:	mov	r3, #0
   1aa14:	str	r3, [fp, #-24]	; 0xffffffe8
   1aa18:	mov	r3, #0
   1aa1c:	str	r3, [fp, #-28]	; 0xffffffe4
   1aa20:	mov	r3, #0
   1aa24:	str	r3, [fp, #-32]	; 0xffffffe0
   1aa28:	mov	r3, #0
   1aa2c:	strb	r3, [fp, #-33]	; 0xffffffdf
   1aa30:	bl	11640 <__ctype_get_mb_cur_max@plt>
   1aa34:	mov	r3, r0
   1aa38:	cmp	r3, #1
   1aa3c:	moveq	r3, #1
   1aa40:	movne	r3, #0
   1aa44:	strb	r3, [fp, #-57]	; 0xffffffc7
   1aa48:	ldr	r3, [fp, #8]
   1aa4c:	and	r3, r3, #2
   1aa50:	cmp	r3, #0
   1aa54:	movne	r3, #1
   1aa58:	moveq	r3, #0
   1aa5c:	strb	r3, [fp, #-34]	; 0xffffffde
   1aa60:	mov	r3, #0
   1aa64:	strb	r3, [fp, #-35]	; 0xffffffdd
   1aa68:	mov	r3, #0
   1aa6c:	strb	r3, [fp, #-36]	; 0xffffffdc
   1aa70:	mov	r3, #1
   1aa74:	strb	r3, [fp, #-37]	; 0xffffffdb
   1aa78:	ldr	r3, [fp, #4]
   1aa7c:	cmp	r3, #10
   1aa80:	ldrls	pc, [pc, r3, lsl #2]
   1aa84:	b	1ac9c <lchmod@@Base+0x147c>
   1aa88:	muleq	r1, r0, ip
   1aa8c:	andeq	sl, r1, r8, lsl #24
   1aa90:	andeq	sl, r1, ip, lsr #24
   1aa94:	andeq	sl, r1, r0, lsl #24
   1aa98:	andeq	sl, r1, r0, lsl ip
   1aa9c:	andeq	sl, r1, r4, asr #21
   1aaa0:			; <UNDEFINED> instruction: 0x0001aab4
   1aaa4:	andeq	sl, r1, r8, lsr #22
   1aaa8:	andeq	sl, r1, ip, lsr fp
   1aaac:	andeq	sl, r1, ip, lsr fp
   1aab0:	andeq	sl, r1, ip, lsr fp
   1aab4:	mov	r3, #5
   1aab8:	str	r3, [fp, #4]
   1aabc:	mov	r3, #1
   1aac0:	strb	r3, [fp, #-34]	; 0xffffffde
   1aac4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1aac8:	eor	r3, r3, #1
   1aacc:	uxtb	r3, r3
   1aad0:	cmp	r3, #0
   1aad4:	beq	1ab08 <lchmod@@Base+0x12e8>
   1aad8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aadc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1aae0:	cmp	r2, r3
   1aae4:	bcs	1aafc <lchmod@@Base+0x12dc>
   1aae8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aaec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aaf0:	add	r3, r2, r3
   1aaf4:	mov	r2, #34	; 0x22
   1aaf8:	strb	r2, [r3]
   1aafc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ab00:	add	r3, r3, #1
   1ab04:	str	r3, [fp, #-20]	; 0xffffffec
   1ab08:	mov	r3, #1
   1ab0c:	strb	r3, [fp, #-33]	; 0xffffffdf
   1ab10:	movw	r3, #6288	; 0x1890
   1ab14:	movt	r3, #2
   1ab18:	str	r3, [fp, #-28]	; 0xffffffe4
   1ab1c:	mov	r3, #1
   1ab20:	str	r3, [fp, #-32]	; 0xffffffe0
   1ab24:	b	1aca0 <lchmod@@Base+0x1480>
   1ab28:	mov	r3, #1
   1ab2c:	strb	r3, [fp, #-33]	; 0xffffffdf
   1ab30:	mov	r3, #0
   1ab34:	strb	r3, [fp, #-34]	; 0xffffffde
   1ab38:	b	1aca0 <lchmod@@Base+0x1480>
   1ab3c:	ldr	r3, [fp, #4]
   1ab40:	cmp	r3, #10
   1ab44:	beq	1ab70 <lchmod@@Base+0x1350>
   1ab48:	ldr	r1, [fp, #4]
   1ab4c:	movw	r0, #6296	; 0x1898
   1ab50:	movt	r0, #2
   1ab54:	bl	1a8e4 <lchmod@@Base+0x10c4>
   1ab58:	str	r0, [fp, #16]
   1ab5c:	ldr	r1, [fp, #4]
   1ab60:	movw	r0, #6292	; 0x1894
   1ab64:	movt	r0, #2
   1ab68:	bl	1a8e4 <lchmod@@Base+0x10c4>
   1ab6c:	str	r0, [fp, #20]
   1ab70:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ab74:	eor	r3, r3, #1
   1ab78:	uxtb	r3, r3
   1ab7c:	cmp	r3, #0
   1ab80:	beq	1abe0 <lchmod@@Base+0x13c0>
   1ab84:	ldr	r3, [fp, #16]
   1ab88:	str	r3, [fp, #-28]	; 0xffffffe4
   1ab8c:	b	1abd0 <lchmod@@Base+0x13b0>
   1ab90:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ab94:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ab98:	cmp	r2, r3
   1ab9c:	bcs	1abb8 <lchmod@@Base+0x1398>
   1aba0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1aba4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aba8:	add	r3, r2, r3
   1abac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1abb0:	ldrb	r2, [r2]
   1abb4:	strb	r2, [r3]
   1abb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1abbc:	add	r3, r3, #1
   1abc0:	str	r3, [fp, #-20]	; 0xffffffec
   1abc4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1abc8:	add	r3, r3, #1
   1abcc:	str	r3, [fp, #-28]	; 0xffffffe4
   1abd0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1abd4:	ldrb	r3, [r3]
   1abd8:	cmp	r3, #0
   1abdc:	bne	1ab90 <lchmod@@Base+0x1370>
   1abe0:	mov	r3, #1
   1abe4:	strb	r3, [fp, #-33]	; 0xffffffdf
   1abe8:	ldr	r3, [fp, #20]
   1abec:	str	r3, [fp, #-28]	; 0xffffffe4
   1abf0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1abf4:	bl	11730 <strlen@plt>
   1abf8:	str	r0, [fp, #-32]	; 0xffffffe0
   1abfc:	b	1aca0 <lchmod@@Base+0x1480>
   1ac00:	mov	r3, #1
   1ac04:	strb	r3, [fp, #-33]	; 0xffffffdf
   1ac08:	mov	r3, #1
   1ac0c:	strb	r3, [fp, #-34]	; 0xffffffde
   1ac10:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ac14:	eor	r3, r3, #1
   1ac18:	uxtb	r3, r3
   1ac1c:	cmp	r3, #0
   1ac20:	beq	1ac2c <lchmod@@Base+0x140c>
   1ac24:	mov	r3, #1
   1ac28:	strb	r3, [fp, #-33]	; 0xffffffdf
   1ac2c:	mov	r3, #2
   1ac30:	str	r3, [fp, #4]
   1ac34:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ac38:	eor	r3, r3, #1
   1ac3c:	uxtb	r3, r3
   1ac40:	cmp	r3, #0
   1ac44:	beq	1ac78 <lchmod@@Base+0x1458>
   1ac48:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ac4c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ac50:	cmp	r2, r3
   1ac54:	bcs	1ac6c <lchmod@@Base+0x144c>
   1ac58:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ac5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ac60:	add	r3, r2, r3
   1ac64:	mov	r2, #39	; 0x27
   1ac68:	strb	r2, [r3]
   1ac6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ac70:	add	r3, r3, #1
   1ac74:	str	r3, [fp, #-20]	; 0xffffffec
   1ac78:	movw	r3, #6292	; 0x1894
   1ac7c:	movt	r3, #2
   1ac80:	str	r3, [fp, #-28]	; 0xffffffe4
   1ac84:	mov	r3, #1
   1ac88:	str	r3, [fp, #-32]	; 0xffffffe0
   1ac8c:	b	1aca0 <lchmod@@Base+0x1480>
   1ac90:	mov	r3, #0
   1ac94:	strb	r3, [fp, #-34]	; 0xffffffde
   1ac98:	b	1aca0 <lchmod@@Base+0x1480>
   1ac9c:	bl	118c8 <abort@plt>
   1aca0:	mov	r3, #0
   1aca4:	str	r3, [fp, #-16]
   1aca8:	b	1be44 <lchmod@@Base+0x2624>
   1acac:	mov	r3, #0
   1acb0:	strb	r3, [fp, #-40]	; 0xffffffd8
   1acb4:	mov	r3, #0
   1acb8:	strb	r3, [fp, #-41]	; 0xffffffd7
   1acbc:	mov	r3, #0
   1acc0:	strb	r3, [fp, #-42]	; 0xffffffd6
   1acc4:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1acc8:	cmp	r3, #0
   1accc:	beq	1ad68 <lchmod@@Base+0x1548>
   1acd0:	ldr	r3, [fp, #4]
   1acd4:	cmp	r3, #2
   1acd8:	beq	1ad68 <lchmod@@Base+0x1548>
   1acdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ace0:	cmp	r3, #0
   1ace4:	beq	1ad68 <lchmod@@Base+0x1548>
   1ace8:	ldr	r2, [fp, #-16]
   1acec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1acf0:	add	r4, r2, r3
   1acf4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1acf8:	cmn	r3, #1
   1acfc:	bne	1ad20 <lchmod@@Base+0x1500>
   1ad00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ad04:	cmp	r3, #1
   1ad08:	bls	1ad20 <lchmod@@Base+0x1500>
   1ad0c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1ad10:	bl	11730 <strlen@plt>
   1ad14:	str	r0, [fp, #-100]	; 0xffffff9c
   1ad18:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1ad1c:	b	1ad24 <lchmod@@Base+0x1504>
   1ad20:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1ad24:	cmp	r3, r4
   1ad28:	bcc	1ad68 <lchmod@@Base+0x1548>
   1ad2c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ad30:	ldr	r3, [fp, #-16]
   1ad34:	add	r3, r2, r3
   1ad38:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1ad3c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1ad40:	mov	r0, r3
   1ad44:	bl	115a4 <memcmp@plt>
   1ad48:	mov	r3, r0
   1ad4c:	cmp	r3, #0
   1ad50:	bne	1ad68 <lchmod@@Base+0x1548>
   1ad54:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1ad58:	cmp	r3, #0
   1ad5c:	bne	1c000 <lchmod@@Base+0x27e0>
   1ad60:	mov	r3, #1
   1ad64:	strb	r3, [fp, #-40]	; 0xffffffd8
   1ad68:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1ad6c:	ldr	r3, [fp, #-16]
   1ad70:	add	r3, r2, r3
   1ad74:	ldrb	r3, [r3]
   1ad78:	strb	r3, [fp, #-38]	; 0xffffffda
   1ad7c:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1ad80:	cmp	r3, #126	; 0x7e
   1ad84:	ldrls	pc, [pc, r3, lsl #2]
   1ad88:	b	1b5c0 <lchmod@@Base+0x1da0>
   1ad8c:	andeq	sl, r1, r8, lsl #31
   1ad90:	andeq	fp, r1, r0, asr #11
   1ad94:	andeq	fp, r1, r0, asr #11
   1ad98:	andeq	fp, r1, r0, asr #11
   1ad9c:	andeq	fp, r1, r0, asr #11
   1ada0:	andeq	fp, r1, r0, asr #11
   1ada4:	andeq	fp, r1, r0, asr #11
   1ada8:	andeq	fp, r1, ip, ror r3
   1adac:	andeq	fp, r1, r8, lsl #7
   1adb0:			; <UNDEFINED> instruction: 0x0001b3b8
   1adb4:	andeq	fp, r1, r0, lsr #7
   1adb8:	andeq	fp, r1, r4, asr #7
   1adbc:	muleq	r1, r4, r3
   1adc0:	andeq	fp, r1, ip, lsr #7
   1adc4:	andeq	fp, r1, r0, asr #11
   1adc8:	andeq	fp, r1, r0, asr #11
   1adcc:	andeq	fp, r1, r0, asr #11
   1add0:	andeq	fp, r1, r0, asr #11
   1add4:	andeq	fp, r1, r0, asr #11
   1add8:	andeq	fp, r1, r0, asr #11
   1addc:	andeq	fp, r1, r0, asr #11
   1ade0:	andeq	fp, r1, r0, asr #11
   1ade4:	andeq	fp, r1, r0, asr #11
   1ade8:	andeq	fp, r1, r0, asr #11
   1adec:	andeq	fp, r1, r0, asr #11
   1adf0:	andeq	fp, r1, r0, asr #11
   1adf4:	andeq	fp, r1, r0, asr #11
   1adf8:	andeq	fp, r1, r0, asr #11
   1adfc:	andeq	fp, r1, r0, asr #11
   1ae00:	andeq	fp, r1, r0, asr #11
   1ae04:	andeq	fp, r1, r0, asr #11
   1ae08:	andeq	fp, r1, r0, asr #11
   1ae0c:	andeq	fp, r1, r4, lsr #9
   1ae10:	andeq	fp, r1, ip, lsr #9
   1ae14:	andeq	fp, r1, ip, lsr #9
   1ae18:	muleq	r1, r8, r4
   1ae1c:	andeq	fp, r1, ip, lsr #9
   1ae20:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae24:	andeq	fp, r1, ip, lsr #9
   1ae28:	andeq	fp, r1, r8, asr #9
   1ae2c:	andeq	fp, r1, ip, lsr #9
   1ae30:	andeq	fp, r1, ip, lsr #9
   1ae34:	andeq	fp, r1, ip, lsr #9
   1ae38:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae3c:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae40:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae44:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae48:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae4c:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae50:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae54:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae58:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae5c:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae60:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae64:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae68:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae6c:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae70:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae74:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae78:	andeq	fp, r1, ip, lsr #9
   1ae7c:	andeq	fp, r1, ip, lsr #9
   1ae80:	andeq	fp, r1, ip, lsr #9
   1ae84:	andeq	fp, r1, ip, lsr #9
   1ae88:	andeq	fp, r1, r8, ror #2
   1ae8c:	andeq	fp, r1, r0, asr #11
   1ae90:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae94:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae98:			; <UNDEFINED> instruction: 0x0001b5b4
   1ae9c:			; <UNDEFINED> instruction: 0x0001b5b4
   1aea0:			; <UNDEFINED> instruction: 0x0001b5b4
   1aea4:			; <UNDEFINED> instruction: 0x0001b5b4
   1aea8:			; <UNDEFINED> instruction: 0x0001b5b4
   1aeac:			; <UNDEFINED> instruction: 0x0001b5b4
   1aeb0:			; <UNDEFINED> instruction: 0x0001b5b4
   1aeb4:			; <UNDEFINED> instruction: 0x0001b5b4
   1aeb8:			; <UNDEFINED> instruction: 0x0001b5b4
   1aebc:			; <UNDEFINED> instruction: 0x0001b5b4
   1aec0:			; <UNDEFINED> instruction: 0x0001b5b4
   1aec4:			; <UNDEFINED> instruction: 0x0001b5b4
   1aec8:			; <UNDEFINED> instruction: 0x0001b5b4
   1aecc:			; <UNDEFINED> instruction: 0x0001b5b4
   1aed0:			; <UNDEFINED> instruction: 0x0001b5b4
   1aed4:			; <UNDEFINED> instruction: 0x0001b5b4
   1aed8:			; <UNDEFINED> instruction: 0x0001b5b4
   1aedc:			; <UNDEFINED> instruction: 0x0001b5b4
   1aee0:			; <UNDEFINED> instruction: 0x0001b5b4
   1aee4:			; <UNDEFINED> instruction: 0x0001b5b4
   1aee8:			; <UNDEFINED> instruction: 0x0001b5b4
   1aeec:			; <UNDEFINED> instruction: 0x0001b5b4
   1aef0:			; <UNDEFINED> instruction: 0x0001b5b4
   1aef4:			; <UNDEFINED> instruction: 0x0001b5b4
   1aef8:	andeq	fp, r1, ip, lsr #9
   1aefc:	ldrdeq	fp, [r1], -r0
   1af00:			; <UNDEFINED> instruction: 0x0001b5b4
   1af04:	andeq	fp, r1, ip, lsr #9
   1af08:			; <UNDEFINED> instruction: 0x0001b5b4
   1af0c:	andeq	fp, r1, ip, lsr #9
   1af10:			; <UNDEFINED> instruction: 0x0001b5b4
   1af14:			; <UNDEFINED> instruction: 0x0001b5b4
   1af18:			; <UNDEFINED> instruction: 0x0001b5b4
   1af1c:			; <UNDEFINED> instruction: 0x0001b5b4
   1af20:			; <UNDEFINED> instruction: 0x0001b5b4
   1af24:			; <UNDEFINED> instruction: 0x0001b5b4
   1af28:			; <UNDEFINED> instruction: 0x0001b5b4
   1af2c:			; <UNDEFINED> instruction: 0x0001b5b4
   1af30:			; <UNDEFINED> instruction: 0x0001b5b4
   1af34:			; <UNDEFINED> instruction: 0x0001b5b4
   1af38:			; <UNDEFINED> instruction: 0x0001b5b4
   1af3c:			; <UNDEFINED> instruction: 0x0001b5b4
   1af40:			; <UNDEFINED> instruction: 0x0001b5b4
   1af44:			; <UNDEFINED> instruction: 0x0001b5b4
   1af48:			; <UNDEFINED> instruction: 0x0001b5b4
   1af4c:			; <UNDEFINED> instruction: 0x0001b5b4
   1af50:			; <UNDEFINED> instruction: 0x0001b5b4
   1af54:			; <UNDEFINED> instruction: 0x0001b5b4
   1af58:			; <UNDEFINED> instruction: 0x0001b5b4
   1af5c:			; <UNDEFINED> instruction: 0x0001b5b4
   1af60:			; <UNDEFINED> instruction: 0x0001b5b4
   1af64:			; <UNDEFINED> instruction: 0x0001b5b4
   1af68:			; <UNDEFINED> instruction: 0x0001b5b4
   1af6c:			; <UNDEFINED> instruction: 0x0001b5b4
   1af70:			; <UNDEFINED> instruction: 0x0001b5b4
   1af74:			; <UNDEFINED> instruction: 0x0001b5b4
   1af78:	andeq	fp, r1, r0, asr r4
   1af7c:	andeq	fp, r1, ip, lsr #9
   1af80:	andeq	fp, r1, r0, asr r4
   1af84:	muleq	r1, r8, r4
   1af88:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1af8c:	cmp	r3, #0
   1af90:	beq	1b154 <lchmod@@Base+0x1934>
   1af94:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1af98:	cmp	r3, #0
   1af9c:	bne	1c008 <lchmod@@Base+0x27e8>
   1afa0:	mov	r3, #1
   1afa4:	strb	r3, [fp, #-41]	; 0xffffffd7
   1afa8:	ldr	r3, [fp, #4]
   1afac:	cmp	r3, #2
   1afb0:	bne	1b060 <lchmod@@Base+0x1840>
   1afb4:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1afb8:	eor	r3, r3, #1
   1afbc:	uxtb	r3, r3
   1afc0:	cmp	r3, #0
   1afc4:	beq	1b060 <lchmod@@Base+0x1840>
   1afc8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1afcc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1afd0:	cmp	r2, r3
   1afd4:	bcs	1afec <lchmod@@Base+0x17cc>
   1afd8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1afdc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1afe0:	add	r3, r2, r3
   1afe4:	mov	r2, #39	; 0x27
   1afe8:	strb	r2, [r3]
   1afec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aff0:	add	r3, r3, #1
   1aff4:	str	r3, [fp, #-20]	; 0xffffffec
   1aff8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1affc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b000:	cmp	r2, r3
   1b004:	bcs	1b01c <lchmod@@Base+0x17fc>
   1b008:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b00c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b010:	add	r3, r2, r3
   1b014:	mov	r2, #36	; 0x24
   1b018:	strb	r2, [r3]
   1b01c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b020:	add	r3, r3, #1
   1b024:	str	r3, [fp, #-20]	; 0xffffffec
   1b028:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b02c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b030:	cmp	r2, r3
   1b034:	bcs	1b04c <lchmod@@Base+0x182c>
   1b038:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b03c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b040:	add	r3, r2, r3
   1b044:	mov	r2, #39	; 0x27
   1b048:	strb	r2, [r3]
   1b04c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b050:	add	r3, r3, #1
   1b054:	str	r3, [fp, #-20]	; 0xffffffec
   1b058:	mov	r3, #1
   1b05c:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b060:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b064:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b068:	cmp	r2, r3
   1b06c:	bcs	1b084 <lchmod@@Base+0x1864>
   1b070:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b074:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b078:	add	r3, r2, r3
   1b07c:	mov	r2, #92	; 0x5c
   1b080:	strb	r2, [r3]
   1b084:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b088:	add	r3, r3, #1
   1b08c:	str	r3, [fp, #-20]	; 0xffffffec
   1b090:	ldr	r3, [fp, #4]
   1b094:	cmp	r3, #2
   1b098:	beq	1b148 <lchmod@@Base+0x1928>
   1b09c:	ldr	r3, [fp, #-16]
   1b0a0:	add	r3, r3, #1
   1b0a4:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1b0a8:	cmp	r2, r3
   1b0ac:	bls	1b148 <lchmod@@Base+0x1928>
   1b0b0:	ldr	r3, [fp, #-16]
   1b0b4:	add	r3, r3, #1
   1b0b8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b0bc:	add	r3, r2, r3
   1b0c0:	ldrb	r3, [r3]
   1b0c4:	cmp	r3, #47	; 0x2f
   1b0c8:	bls	1b148 <lchmod@@Base+0x1928>
   1b0cc:	ldr	r3, [fp, #-16]
   1b0d0:	add	r3, r3, #1
   1b0d4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b0d8:	add	r3, r2, r3
   1b0dc:	ldrb	r3, [r3]
   1b0e0:	cmp	r3, #57	; 0x39
   1b0e4:	bhi	1b148 <lchmod@@Base+0x1928>
   1b0e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b0ec:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b0f0:	cmp	r2, r3
   1b0f4:	bcs	1b10c <lchmod@@Base+0x18ec>
   1b0f8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b0fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b100:	add	r3, r2, r3
   1b104:	mov	r2, #48	; 0x30
   1b108:	strb	r2, [r3]
   1b10c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b110:	add	r3, r3, #1
   1b114:	str	r3, [fp, #-20]	; 0xffffffec
   1b118:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b11c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b120:	cmp	r2, r3
   1b124:	bcs	1b13c <lchmod@@Base+0x191c>
   1b128:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b12c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b130:	add	r3, r2, r3
   1b134:	mov	r2, #48	; 0x30
   1b138:	strb	r2, [r3]
   1b13c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b140:	add	r3, r3, #1
   1b144:	str	r3, [fp, #-20]	; 0xffffffec
   1b148:	mov	r3, #48	; 0x30
   1b14c:	strb	r3, [fp, #-38]	; 0xffffffda
   1b150:	b	1bb90 <lchmod@@Base+0x2370>
   1b154:	ldr	r3, [fp, #8]
   1b158:	and	r3, r3, #1
   1b15c:	cmp	r3, #0
   1b160:	beq	1bb90 <lchmod@@Base+0x2370>
   1b164:	b	1be38 <lchmod@@Base+0x2618>
   1b168:	ldr	r3, [fp, #4]
   1b16c:	cmp	r3, #2
   1b170:	beq	1b184 <lchmod@@Base+0x1964>
   1b174:	ldr	r3, [fp, #4]
   1b178:	cmp	r3, #5
   1b17c:	beq	1b194 <lchmod@@Base+0x1974>
   1b180:	b	1b378 <lchmod@@Base+0x1b58>
   1b184:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b188:	cmp	r3, #0
   1b18c:	beq	1b36c <lchmod@@Base+0x1b4c>
   1b190:	b	1c03c <lchmod@@Base+0x281c>
   1b194:	ldr	r3, [fp, #8]
   1b198:	and	r3, r3, #4
   1b19c:	cmp	r3, #0
   1b1a0:	beq	1b374 <lchmod@@Base+0x1b54>
   1b1a4:	ldr	r3, [fp, #-16]
   1b1a8:	add	r3, r3, #2
   1b1ac:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1b1b0:	cmp	r2, r3
   1b1b4:	bls	1b374 <lchmod@@Base+0x1b54>
   1b1b8:	ldr	r3, [fp, #-16]
   1b1bc:	add	r3, r3, #1
   1b1c0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b1c4:	add	r3, r2, r3
   1b1c8:	ldrb	r3, [r3]
   1b1cc:	cmp	r3, #63	; 0x3f
   1b1d0:	bne	1b374 <lchmod@@Base+0x1b54>
   1b1d4:	ldr	r3, [fp, #-16]
   1b1d8:	add	r3, r3, #2
   1b1dc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b1e0:	add	r3, r2, r3
   1b1e4:	ldrb	r3, [r3]
   1b1e8:	sub	r3, r3, #33	; 0x21
   1b1ec:	cmp	r3, #29
   1b1f0:	ldrls	pc, [pc, r3, lsl #2]
   1b1f4:	b	1b364 <lchmod@@Base+0x1b44>
   1b1f8:	andeq	fp, r1, r0, ror r2
   1b1fc:	andeq	fp, r1, r4, ror #6
   1b200:	andeq	fp, r1, r4, ror #6
   1b204:	andeq	fp, r1, r4, ror #6
   1b208:	andeq	fp, r1, r4, ror #6
   1b20c:	andeq	fp, r1, r4, ror #6
   1b210:	andeq	fp, r1, r0, ror r2
   1b214:	andeq	fp, r1, r0, ror r2
   1b218:	andeq	fp, r1, r0, ror r2
   1b21c:	andeq	fp, r1, r4, ror #6
   1b220:	andeq	fp, r1, r4, ror #6
   1b224:	andeq	fp, r1, r4, ror #6
   1b228:	andeq	fp, r1, r0, ror r2
   1b22c:	andeq	fp, r1, r4, ror #6
   1b230:	andeq	fp, r1, r0, ror r2
   1b234:	andeq	fp, r1, r4, ror #6
   1b238:	andeq	fp, r1, r4, ror #6
   1b23c:	andeq	fp, r1, r4, ror #6
   1b240:	andeq	fp, r1, r4, ror #6
   1b244:	andeq	fp, r1, r4, ror #6
   1b248:	andeq	fp, r1, r4, ror #6
   1b24c:	andeq	fp, r1, r4, ror #6
   1b250:	andeq	fp, r1, r4, ror #6
   1b254:	andeq	fp, r1, r4, ror #6
   1b258:	andeq	fp, r1, r4, ror #6
   1b25c:	andeq	fp, r1, r4, ror #6
   1b260:	andeq	fp, r1, r4, ror #6
   1b264:	andeq	fp, r1, r0, ror r2
   1b268:	andeq	fp, r1, r0, ror r2
   1b26c:	andeq	fp, r1, r0, ror r2
   1b270:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b274:	cmp	r3, #0
   1b278:	bne	1c010 <lchmod@@Base+0x27f0>
   1b27c:	ldr	r3, [fp, #-16]
   1b280:	add	r3, r3, #2
   1b284:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b288:	add	r3, r2, r3
   1b28c:	ldrb	r3, [r3]
   1b290:	strb	r3, [fp, #-38]	; 0xffffffda
   1b294:	ldr	r3, [fp, #-16]
   1b298:	add	r3, r3, #2
   1b29c:	str	r3, [fp, #-16]
   1b2a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b2a4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b2a8:	cmp	r2, r3
   1b2ac:	bcs	1b2c4 <lchmod@@Base+0x1aa4>
   1b2b0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b2b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b2b8:	add	r3, r2, r3
   1b2bc:	mov	r2, #63	; 0x3f
   1b2c0:	strb	r2, [r3]
   1b2c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b2c8:	add	r3, r3, #1
   1b2cc:	str	r3, [fp, #-20]	; 0xffffffec
   1b2d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b2d4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b2d8:	cmp	r2, r3
   1b2dc:	bcs	1b2f4 <lchmod@@Base+0x1ad4>
   1b2e0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b2e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b2e8:	add	r3, r2, r3
   1b2ec:	mov	r2, #34	; 0x22
   1b2f0:	strb	r2, [r3]
   1b2f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b2f8:	add	r3, r3, #1
   1b2fc:	str	r3, [fp, #-20]	; 0xffffffec
   1b300:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b304:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b308:	cmp	r2, r3
   1b30c:	bcs	1b324 <lchmod@@Base+0x1b04>
   1b310:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b314:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b318:	add	r3, r2, r3
   1b31c:	mov	r2, #34	; 0x22
   1b320:	strb	r2, [r3]
   1b324:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b328:	add	r3, r3, #1
   1b32c:	str	r3, [fp, #-20]	; 0xffffffec
   1b330:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b334:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b338:	cmp	r2, r3
   1b33c:	bcs	1b354 <lchmod@@Base+0x1b34>
   1b340:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b344:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b348:	add	r3, r2, r3
   1b34c:	mov	r2, #63	; 0x3f
   1b350:	strb	r2, [r3]
   1b354:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b358:	add	r3, r3, #1
   1b35c:	str	r3, [fp, #-20]	; 0xffffffec
   1b360:	b	1b368 <lchmod@@Base+0x1b48>
   1b364:	nop	{0}
   1b368:	b	1b374 <lchmod@@Base+0x1b54>
   1b36c:	nop	{0}
   1b370:	b	1bbc4 <lchmod@@Base+0x23a4>
   1b374:	nop	{0}
   1b378:	b	1bbc4 <lchmod@@Base+0x23a4>
   1b37c:	mov	r3, #97	; 0x61
   1b380:	strb	r3, [fp, #-39]	; 0xffffffd9
   1b384:	b	1b438 <lchmod@@Base+0x1c18>
   1b388:	mov	r3, #98	; 0x62
   1b38c:	strb	r3, [fp, #-39]	; 0xffffffd9
   1b390:	b	1b438 <lchmod@@Base+0x1c18>
   1b394:	mov	r3, #102	; 0x66
   1b398:	strb	r3, [fp, #-39]	; 0xffffffd9
   1b39c:	b	1b438 <lchmod@@Base+0x1c18>
   1b3a0:	mov	r3, #110	; 0x6e
   1b3a4:	strb	r3, [fp, #-39]	; 0xffffffd9
   1b3a8:	b	1b41c <lchmod@@Base+0x1bfc>
   1b3ac:	mov	r3, #114	; 0x72
   1b3b0:	strb	r3, [fp, #-39]	; 0xffffffd9
   1b3b4:	b	1b41c <lchmod@@Base+0x1bfc>
   1b3b8:	mov	r3, #116	; 0x74
   1b3bc:	strb	r3, [fp, #-39]	; 0xffffffd9
   1b3c0:	b	1b41c <lchmod@@Base+0x1bfc>
   1b3c4:	mov	r3, #118	; 0x76
   1b3c8:	strb	r3, [fp, #-39]	; 0xffffffd9
   1b3cc:	b	1b438 <lchmod@@Base+0x1c18>
   1b3d0:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b3d4:	strb	r3, [fp, #-39]	; 0xffffffd9
   1b3d8:	ldr	r3, [fp, #4]
   1b3dc:	cmp	r3, #2
   1b3e0:	bne	1b3f4 <lchmod@@Base+0x1bd4>
   1b3e4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b3e8:	cmp	r3, #0
   1b3ec:	beq	1bd50 <lchmod@@Base+0x2530>
   1b3f0:	b	1c03c <lchmod@@Base+0x281c>
   1b3f4:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b3f8:	cmp	r3, #0
   1b3fc:	beq	1b418 <lchmod@@Base+0x1bf8>
   1b400:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b404:	cmp	r3, #0
   1b408:	beq	1b418 <lchmod@@Base+0x1bf8>
   1b40c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b410:	cmp	r3, #0
   1b414:	bne	1bd58 <lchmod@@Base+0x2538>
   1b418:	nop	{0}
   1b41c:	ldr	r3, [fp, #4]
   1b420:	cmp	r3, #2
   1b424:	bne	1b434 <lchmod@@Base+0x1c14>
   1b428:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b42c:	cmp	r3, #0
   1b430:	bne	1c018 <lchmod@@Base+0x27f8>
   1b434:	nop	{0}
   1b438:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b43c:	cmp	r3, #0
   1b440:	beq	1bb98 <lchmod@@Base+0x2378>
   1b444:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   1b448:	strb	r3, [fp, #-38]	; 0xffffffda
   1b44c:	b	1bc50 <lchmod@@Base+0x2430>
   1b450:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b454:	cmn	r3, #1
   1b458:	bne	1b47c <lchmod@@Base+0x1c5c>
   1b45c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1b460:	add	r3, r3, #1
   1b464:	ldrb	r3, [r3]
   1b468:	cmp	r3, #0
   1b46c:	movne	r3, #1
   1b470:	moveq	r3, #0
   1b474:	uxtb	r3, r3
   1b478:	b	1b490 <lchmod@@Base+0x1c70>
   1b47c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b480:	cmp	r3, #1
   1b484:	movne	r3, #1
   1b488:	moveq	r3, #0
   1b48c:	uxtb	r3, r3
   1b490:	cmp	r3, #0
   1b494:	bne	1bba0 <lchmod@@Base+0x2380>
   1b498:	ldr	r3, [fp, #-16]
   1b49c:	cmp	r3, #0
   1b4a0:	bne	1bba8 <lchmod@@Base+0x2388>
   1b4a4:	mov	r3, #1
   1b4a8:	strb	r3, [fp, #-42]	; 0xffffffd6
   1b4ac:	ldr	r3, [fp, #4]
   1b4b0:	cmp	r3, #2
   1b4b4:	bne	1bbb0 <lchmod@@Base+0x2390>
   1b4b8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b4bc:	cmp	r3, #0
   1b4c0:	beq	1bbb0 <lchmod@@Base+0x2390>
   1b4c4:	b	1c03c <lchmod@@Base+0x281c>
   1b4c8:	mov	r3, #1
   1b4cc:	strb	r3, [fp, #-36]	; 0xffffffdc
   1b4d0:	mov	r3, #1
   1b4d4:	strb	r3, [fp, #-42]	; 0xffffffd6
   1b4d8:	ldr	r3, [fp, #4]
   1b4dc:	cmp	r3, #2
   1b4e0:	bne	1bbb8 <lchmod@@Base+0x2398>
   1b4e4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b4e8:	cmp	r3, #0
   1b4ec:	bne	1c020 <lchmod@@Base+0x2800>
   1b4f0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b4f4:	cmp	r3, #0
   1b4f8:	beq	1b518 <lchmod@@Base+0x1cf8>
   1b4fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b500:	cmp	r3, #0
   1b504:	bne	1b518 <lchmod@@Base+0x1cf8>
   1b508:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b50c:	str	r3, [fp, #-24]	; 0xffffffe8
   1b510:	mov	r3, #0
   1b514:	str	r3, [fp, #-92]	; 0xffffffa4
   1b518:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b51c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b520:	cmp	r2, r3
   1b524:	bcs	1b53c <lchmod@@Base+0x1d1c>
   1b528:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b52c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b530:	add	r3, r2, r3
   1b534:	mov	r2, #39	; 0x27
   1b538:	strb	r2, [r3]
   1b53c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b540:	add	r3, r3, #1
   1b544:	str	r3, [fp, #-20]	; 0xffffffec
   1b548:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b54c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b550:	cmp	r2, r3
   1b554:	bcs	1b56c <lchmod@@Base+0x1d4c>
   1b558:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b55c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b560:	add	r3, r2, r3
   1b564:	mov	r2, #92	; 0x5c
   1b568:	strb	r2, [r3]
   1b56c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b570:	add	r3, r3, #1
   1b574:	str	r3, [fp, #-20]	; 0xffffffec
   1b578:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b57c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b580:	cmp	r2, r3
   1b584:	bcs	1b59c <lchmod@@Base+0x1d7c>
   1b588:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b58c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b590:	add	r3, r2, r3
   1b594:	mov	r2, #39	; 0x27
   1b598:	strb	r2, [r3]
   1b59c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5a0:	add	r3, r3, #1
   1b5a4:	str	r3, [fp, #-20]	; 0xffffffec
   1b5a8:	mov	r3, #0
   1b5ac:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b5b0:	b	1bbb8 <lchmod@@Base+0x2398>
   1b5b4:	mov	r3, #1
   1b5b8:	strb	r3, [fp, #-42]	; 0xffffffd6
   1b5bc:	b	1bbc4 <lchmod@@Base+0x23a4>
   1b5c0:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   1b5c4:	cmp	r3, #0
   1b5c8:	beq	1b608 <lchmod@@Base+0x1de8>
   1b5cc:	mov	r3, #1
   1b5d0:	str	r3, [fp, #-48]	; 0xffffffd0
   1b5d4:	bl	116f4 <__ctype_b_loc@plt>
   1b5d8:	mov	r3, r0
   1b5dc:	ldr	r2, [r3]
   1b5e0:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b5e4:	lsl	r3, r3, #1
   1b5e8:	add	r3, r2, r3
   1b5ec:	ldrh	r3, [r3]
   1b5f0:	and	r3, r3, #16384	; 0x4000
   1b5f4:	cmp	r3, #0
   1b5f8:	movne	r3, #1
   1b5fc:	moveq	r3, #0
   1b600:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b604:	b	1b854 <lchmod@@Base+0x2034>
   1b608:	sub	r3, fp, #76	; 0x4c
   1b60c:	mov	r2, #8
   1b610:	mov	r1, #0
   1b614:	mov	r0, r3
   1b618:	bl	11790 <memset@plt>
   1b61c:	mov	r3, #0
   1b620:	str	r3, [fp, #-48]	; 0xffffffd0
   1b624:	mov	r3, #1
   1b628:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b62c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1b630:	cmn	r3, #1
   1b634:	bne	1b644 <lchmod@@Base+0x1e24>
   1b638:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b63c:	bl	11730 <strlen@plt>
   1b640:	str	r0, [fp, #-100]	; 0xffffff9c
   1b644:	ldr	r2, [fp, #-16]
   1b648:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b64c:	add	r3, r2, r3
   1b650:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b654:	add	r1, r2, r3
   1b658:	ldr	r2, [fp, #-16]
   1b65c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b660:	add	r3, r2, r3
   1b664:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1b668:	sub	r2, r2, r3
   1b66c:	sub	r3, fp, #76	; 0x4c
   1b670:	sub	r0, fp, #80	; 0x50
   1b674:	bl	20210 <lchmod@@Base+0x69f0>
   1b678:	str	r0, [fp, #-64]	; 0xffffffc0
   1b67c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b680:	cmp	r3, #0
   1b684:	beq	1b848 <lchmod@@Base+0x2028>
   1b688:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b68c:	cmn	r3, #1
   1b690:	bne	1b6a0 <lchmod@@Base+0x1e80>
   1b694:	mov	r3, #0
   1b698:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b69c:	b	1b854 <lchmod@@Base+0x2034>
   1b6a0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b6a4:	cmn	r3, #2
   1b6a8:	bne	1b700 <lchmod@@Base+0x1ee0>
   1b6ac:	mov	r3, #0
   1b6b0:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b6b4:	b	1b6c4 <lchmod@@Base+0x1ea4>
   1b6b8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b6bc:	add	r3, r3, #1
   1b6c0:	str	r3, [fp, #-48]	; 0xffffffd0
   1b6c4:	ldr	r2, [fp, #-16]
   1b6c8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b6cc:	add	r3, r2, r3
   1b6d0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1b6d4:	cmp	r2, r3
   1b6d8:	bls	1b850 <lchmod@@Base+0x2030>
   1b6dc:	ldr	r2, [fp, #-16]
   1b6e0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b6e4:	add	r3, r2, r3
   1b6e8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b6ec:	add	r3, r2, r3
   1b6f0:	ldrb	r3, [r3]
   1b6f4:	cmp	r3, #0
   1b6f8:	bne	1b6b8 <lchmod@@Base+0x1e98>
   1b6fc:	b	1b850 <lchmod@@Base+0x2030>
   1b700:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b704:	cmp	r3, #0
   1b708:	beq	1b7fc <lchmod@@Base+0x1fdc>
   1b70c:	ldr	r3, [fp, #4]
   1b710:	cmp	r3, #2
   1b714:	bne	1b7fc <lchmod@@Base+0x1fdc>
   1b718:	mov	r3, #1
   1b71c:	str	r3, [fp, #-56]	; 0xffffffc8
   1b720:	b	1b7ec <lchmod@@Base+0x1fcc>
   1b724:	ldr	r2, [fp, #-16]
   1b728:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b72c:	add	r2, r2, r3
   1b730:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b734:	add	r3, r2, r3
   1b738:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1b73c:	add	r3, r2, r3
   1b740:	ldrb	r3, [r3]
   1b744:	sub	r3, r3, #91	; 0x5b
   1b748:	cmp	r3, #33	; 0x21
   1b74c:	ldrls	pc, [pc, r3, lsl #2]
   1b750:	b	1b7dc <lchmod@@Base+0x1fbc>
   1b754:	andeq	ip, r1, ip, lsr r0
   1b758:	andeq	ip, r1, ip, lsr r0
   1b75c:	ldrdeq	fp, [r1], -ip
   1b760:	andeq	ip, r1, ip, lsr r0
   1b764:	ldrdeq	fp, [r1], -ip
   1b768:	andeq	ip, r1, ip, lsr r0
   1b76c:	ldrdeq	fp, [r1], -ip
   1b770:	ldrdeq	fp, [r1], -ip
   1b774:	ldrdeq	fp, [r1], -ip
   1b778:	ldrdeq	fp, [r1], -ip
   1b77c:	ldrdeq	fp, [r1], -ip
   1b780:	ldrdeq	fp, [r1], -ip
   1b784:	ldrdeq	fp, [r1], -ip
   1b788:	ldrdeq	fp, [r1], -ip
   1b78c:	ldrdeq	fp, [r1], -ip
   1b790:	ldrdeq	fp, [r1], -ip
   1b794:	ldrdeq	fp, [r1], -ip
   1b798:	ldrdeq	fp, [r1], -ip
   1b79c:	ldrdeq	fp, [r1], -ip
   1b7a0:	ldrdeq	fp, [r1], -ip
   1b7a4:	ldrdeq	fp, [r1], -ip
   1b7a8:	ldrdeq	fp, [r1], -ip
   1b7ac:	ldrdeq	fp, [r1], -ip
   1b7b0:	ldrdeq	fp, [r1], -ip
   1b7b4:	ldrdeq	fp, [r1], -ip
   1b7b8:	ldrdeq	fp, [r1], -ip
   1b7bc:	ldrdeq	fp, [r1], -ip
   1b7c0:	ldrdeq	fp, [r1], -ip
   1b7c4:	ldrdeq	fp, [r1], -ip
   1b7c8:	ldrdeq	fp, [r1], -ip
   1b7cc:	ldrdeq	fp, [r1], -ip
   1b7d0:	ldrdeq	fp, [r1], -ip
   1b7d4:	ldrdeq	fp, [r1], -ip
   1b7d8:	andeq	ip, r1, ip, lsr r0
   1b7dc:	nop	{0}
   1b7e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b7e4:	add	r3, r3, #1
   1b7e8:	str	r3, [fp, #-56]	; 0xffffffc8
   1b7ec:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1b7f0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b7f4:	cmp	r2, r3
   1b7f8:	bcc	1b724 <lchmod@@Base+0x1f04>
   1b7fc:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1b800:	mov	r0, r3
   1b804:	bl	11604 <iswprint@plt>
   1b808:	mov	r3, r0
   1b80c:	cmp	r3, #0
   1b810:	bne	1b81c <lchmod@@Base+0x1ffc>
   1b814:	mov	r3, #0
   1b818:	strb	r3, [fp, #-49]	; 0xffffffcf
   1b81c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1b820:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b824:	add	r3, r2, r3
   1b828:	str	r3, [fp, #-48]	; 0xffffffd0
   1b82c:	sub	r3, fp, #76	; 0x4c
   1b830:	mov	r0, r3
   1b834:	bl	1158c <mbsinit@plt>
   1b838:	mov	r3, r0
   1b83c:	cmp	r3, #0
   1b840:	beq	1b644 <lchmod@@Base+0x1e24>
   1b844:	b	1b854 <lchmod@@Base+0x2034>
   1b848:	nop	{0}
   1b84c:	b	1b854 <lchmod@@Base+0x2034>
   1b850:	nop	{0}
   1b854:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b858:	strb	r3, [fp, #-42]	; 0xffffffd6
   1b85c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b860:	cmp	r3, #1
   1b864:	bhi	1b888 <lchmod@@Base+0x2068>
   1b868:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b86c:	cmp	r3, #0
   1b870:	beq	1bbc0 <lchmod@@Base+0x23a0>
   1b874:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b878:	eor	r3, r3, #1
   1b87c:	uxtb	r3, r3
   1b880:	cmp	r3, #0
   1b884:	beq	1bbc0 <lchmod@@Base+0x23a0>
   1b888:	ldr	r2, [fp, #-16]
   1b88c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b890:	add	r3, r2, r3
   1b894:	str	r3, [fp, #-68]	; 0xffffffbc
   1b898:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1b89c:	cmp	r3, #0
   1b8a0:	beq	1ba54 <lchmod@@Base+0x2234>
   1b8a4:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   1b8a8:	eor	r3, r3, #1
   1b8ac:	uxtb	r3, r3
   1b8b0:	cmp	r3, #0
   1b8b4:	beq	1ba54 <lchmod@@Base+0x2234>
   1b8b8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1b8bc:	cmp	r3, #0
   1b8c0:	bne	1c028 <lchmod@@Base+0x2808>
   1b8c4:	mov	r3, #1
   1b8c8:	strb	r3, [fp, #-41]	; 0xffffffd7
   1b8cc:	ldr	r3, [fp, #4]
   1b8d0:	cmp	r3, #2
   1b8d4:	bne	1b984 <lchmod@@Base+0x2164>
   1b8d8:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1b8dc:	eor	r3, r3, #1
   1b8e0:	uxtb	r3, r3
   1b8e4:	cmp	r3, #0
   1b8e8:	beq	1b984 <lchmod@@Base+0x2164>
   1b8ec:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b8f0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b8f4:	cmp	r2, r3
   1b8f8:	bcs	1b910 <lchmod@@Base+0x20f0>
   1b8fc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b900:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b904:	add	r3, r2, r3
   1b908:	mov	r2, #39	; 0x27
   1b90c:	strb	r2, [r3]
   1b910:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b914:	add	r3, r3, #1
   1b918:	str	r3, [fp, #-20]	; 0xffffffec
   1b91c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b920:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b924:	cmp	r2, r3
   1b928:	bcs	1b940 <lchmod@@Base+0x2120>
   1b92c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b930:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b934:	add	r3, r2, r3
   1b938:	mov	r2, #36	; 0x24
   1b93c:	strb	r2, [r3]
   1b940:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b944:	add	r3, r3, #1
   1b948:	str	r3, [fp, #-20]	; 0xffffffec
   1b94c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b950:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b954:	cmp	r2, r3
   1b958:	bcs	1b970 <lchmod@@Base+0x2150>
   1b95c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b960:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b964:	add	r3, r2, r3
   1b968:	mov	r2, #39	; 0x27
   1b96c:	strb	r2, [r3]
   1b970:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b974:	add	r3, r3, #1
   1b978:	str	r3, [fp, #-20]	; 0xffffffec
   1b97c:	mov	r3, #1
   1b980:	strb	r3, [fp, #-35]	; 0xffffffdd
   1b984:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b988:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b98c:	cmp	r2, r3
   1b990:	bcs	1b9a8 <lchmod@@Base+0x2188>
   1b994:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1b998:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b99c:	add	r3, r2, r3
   1b9a0:	mov	r2, #92	; 0x5c
   1b9a4:	strb	r2, [r3]
   1b9a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b9ac:	add	r3, r3, #1
   1b9b0:	str	r3, [fp, #-20]	; 0xffffffec
   1b9b4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b9b8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b9bc:	cmp	r2, r3
   1b9c0:	bcs	1b9e8 <lchmod@@Base+0x21c8>
   1b9c4:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1b9c8:	lsr	r3, r3, #6
   1b9cc:	uxtb	r2, r3
   1b9d0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1b9d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b9d8:	add	r3, r1, r3
   1b9dc:	add	r2, r2, #48	; 0x30
   1b9e0:	uxtb	r2, r2
   1b9e4:	strb	r2, [r3]
   1b9e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b9ec:	add	r3, r3, #1
   1b9f0:	str	r3, [fp, #-20]	; 0xffffffec
   1b9f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b9f8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1b9fc:	cmp	r2, r3
   1ba00:	bcs	1ba30 <lchmod@@Base+0x2210>
   1ba04:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1ba08:	lsr	r3, r3, #3
   1ba0c:	uxtb	r3, r3
   1ba10:	and	r3, r3, #7
   1ba14:	uxtb	r2, r3
   1ba18:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1ba1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ba20:	add	r3, r1, r3
   1ba24:	add	r2, r2, #48	; 0x30
   1ba28:	uxtb	r2, r2
   1ba2c:	strb	r2, [r3]
   1ba30:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ba34:	add	r3, r3, #1
   1ba38:	str	r3, [fp, #-20]	; 0xffffffec
   1ba3c:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1ba40:	and	r3, r3, #7
   1ba44:	uxtb	r3, r3
   1ba48:	add	r3, r3, #48	; 0x30
   1ba4c:	strb	r3, [fp, #-38]	; 0xffffffda
   1ba50:	b	1ba98 <lchmod@@Base+0x2278>
   1ba54:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   1ba58:	cmp	r3, #0
   1ba5c:	beq	1ba98 <lchmod@@Base+0x2278>
   1ba60:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ba64:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1ba68:	cmp	r2, r3
   1ba6c:	bcs	1ba84 <lchmod@@Base+0x2264>
   1ba70:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1ba74:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ba78:	add	r3, r2, r3
   1ba7c:	mov	r2, #92	; 0x5c
   1ba80:	strb	r2, [r3]
   1ba84:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ba88:	add	r3, r3, #1
   1ba8c:	str	r3, [fp, #-20]	; 0xffffffec
   1ba90:	mov	r3, #0
   1ba94:	strb	r3, [fp, #-40]	; 0xffffffd8
   1ba98:	ldr	r3, [fp, #-16]
   1ba9c:	add	r3, r3, #1
   1baa0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1baa4:	cmp	r2, r3
   1baa8:	bls	1bb88 <lchmod@@Base+0x2368>
   1baac:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1bab0:	cmp	r3, #0
   1bab4:	beq	1bb34 <lchmod@@Base+0x2314>
   1bab8:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1babc:	eor	r3, r3, #1
   1bac0:	uxtb	r3, r3
   1bac4:	cmp	r3, #0
   1bac8:	beq	1bb34 <lchmod@@Base+0x2314>
   1bacc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bad0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bad4:	cmp	r2, r3
   1bad8:	bcs	1baf0 <lchmod@@Base+0x22d0>
   1badc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bae0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bae4:	add	r3, r2, r3
   1bae8:	mov	r2, #39	; 0x27
   1baec:	strb	r2, [r3]
   1baf0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1baf4:	add	r3, r3, #1
   1baf8:	str	r3, [fp, #-20]	; 0xffffffec
   1bafc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bb00:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bb04:	cmp	r2, r3
   1bb08:	bcs	1bb20 <lchmod@@Base+0x2300>
   1bb0c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bb10:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bb14:	add	r3, r2, r3
   1bb18:	mov	r2, #39	; 0x27
   1bb1c:	strb	r2, [r3]
   1bb20:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bb24:	add	r3, r3, #1
   1bb28:	str	r3, [fp, #-20]	; 0xffffffec
   1bb2c:	mov	r3, #0
   1bb30:	strb	r3, [fp, #-35]	; 0xffffffdd
   1bb34:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bb38:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bb3c:	cmp	r2, r3
   1bb40:	bcs	1bb58 <lchmod@@Base+0x2338>
   1bb44:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bb48:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bb4c:	add	r3, r2, r3
   1bb50:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1bb54:	strb	r2, [r3]
   1bb58:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bb5c:	add	r3, r3, #1
   1bb60:	str	r3, [fp, #-20]	; 0xffffffec
   1bb64:	ldr	r3, [fp, #-16]
   1bb68:	add	r3, r3, #1
   1bb6c:	str	r3, [fp, #-16]
   1bb70:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bb74:	ldr	r3, [fp, #-16]
   1bb78:	add	r3, r2, r3
   1bb7c:	ldrb	r3, [r3]
   1bb80:	strb	r3, [fp, #-38]	; 0xffffffda
   1bb84:	b	1b898 <lchmod@@Base+0x2078>
   1bb88:	nop	{0}
   1bb8c:	b	1bd64 <lchmod@@Base+0x2544>
   1bb90:	nop	{0}
   1bb94:	b	1bbc4 <lchmod@@Base+0x23a4>
   1bb98:	nop	{0}
   1bb9c:	b	1bbc4 <lchmod@@Base+0x23a4>
   1bba0:	nop	{0}
   1bba4:	b	1bbc4 <lchmod@@Base+0x23a4>
   1bba8:	nop	{0}
   1bbac:	b	1bbc4 <lchmod@@Base+0x23a4>
   1bbb0:	nop	{0}
   1bbb4:	b	1bbc4 <lchmod@@Base+0x23a4>
   1bbb8:	nop	{0}
   1bbbc:	b	1bbc4 <lchmod@@Base+0x23a4>
   1bbc0:	nop	{0}
   1bbc4:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1bbc8:	eor	r3, r3, #1
   1bbcc:	uxtb	r3, r3
   1bbd0:	cmp	r3, #0
   1bbd4:	bne	1bbe4 <lchmod@@Base+0x23c4>
   1bbd8:	ldr	r3, [fp, #4]
   1bbdc:	cmp	r3, #2
   1bbe0:	bne	1bbf8 <lchmod@@Base+0x23d8>
   1bbe4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1bbe8:	eor	r3, r3, #1
   1bbec:	uxtb	r3, r3
   1bbf0:	cmp	r3, #0
   1bbf4:	bne	1bc38 <lchmod@@Base+0x2418>
   1bbf8:	ldr	r3, [fp, #12]
   1bbfc:	cmp	r3, #0
   1bc00:	beq	1bc38 <lchmod@@Base+0x2418>
   1bc04:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1bc08:	lsr	r3, r3, #5
   1bc0c:	uxtb	r3, r3
   1bc10:	lsl	r3, r3, #2
   1bc14:	ldr	r2, [fp, #12]
   1bc18:	add	r3, r2, r3
   1bc1c:	ldr	r2, [r3]
   1bc20:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1bc24:	and	r3, r3, #31
   1bc28:	lsr	r3, r2, r3
   1bc2c:	and	r3, r3, #1
   1bc30:	cmp	r3, #0
   1bc34:	bne	1bc4c <lchmod@@Base+0x242c>
   1bc38:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   1bc3c:	eor	r3, r3, #1
   1bc40:	uxtb	r3, r3
   1bc44:	cmp	r3, #0
   1bc48:	bne	1bd60 <lchmod@@Base+0x2540>
   1bc4c:	nop	{0}
   1bc50:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1bc54:	cmp	r3, #0
   1bc58:	bne	1c030 <lchmod@@Base+0x2810>
   1bc5c:	mov	r3, #1
   1bc60:	strb	r3, [fp, #-41]	; 0xffffffd7
   1bc64:	ldr	r3, [fp, #4]
   1bc68:	cmp	r3, #2
   1bc6c:	bne	1bd1c <lchmod@@Base+0x24fc>
   1bc70:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1bc74:	eor	r3, r3, #1
   1bc78:	uxtb	r3, r3
   1bc7c:	cmp	r3, #0
   1bc80:	beq	1bd1c <lchmod@@Base+0x24fc>
   1bc84:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bc88:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bc8c:	cmp	r2, r3
   1bc90:	bcs	1bca8 <lchmod@@Base+0x2488>
   1bc94:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bc98:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bc9c:	add	r3, r2, r3
   1bca0:	mov	r2, #39	; 0x27
   1bca4:	strb	r2, [r3]
   1bca8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcac:	add	r3, r3, #1
   1bcb0:	str	r3, [fp, #-20]	; 0xffffffec
   1bcb4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bcb8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bcbc:	cmp	r2, r3
   1bcc0:	bcs	1bcd8 <lchmod@@Base+0x24b8>
   1bcc4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bcc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bccc:	add	r3, r2, r3
   1bcd0:	mov	r2, #36	; 0x24
   1bcd4:	strb	r2, [r3]
   1bcd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcdc:	add	r3, r3, #1
   1bce0:	str	r3, [fp, #-20]	; 0xffffffec
   1bce4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bce8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bcec:	cmp	r2, r3
   1bcf0:	bcs	1bd08 <lchmod@@Base+0x24e8>
   1bcf4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bcf8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcfc:	add	r3, r2, r3
   1bd00:	mov	r2, #39	; 0x27
   1bd04:	strb	r2, [r3]
   1bd08:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd0c:	add	r3, r3, #1
   1bd10:	str	r3, [fp, #-20]	; 0xffffffec
   1bd14:	mov	r3, #1
   1bd18:	strb	r3, [fp, #-35]	; 0xffffffdd
   1bd1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bd20:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bd24:	cmp	r2, r3
   1bd28:	bcs	1bd40 <lchmod@@Base+0x2520>
   1bd2c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bd30:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd34:	add	r3, r2, r3
   1bd38:	mov	r2, #92	; 0x5c
   1bd3c:	strb	r2, [r3]
   1bd40:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd44:	add	r3, r3, #1
   1bd48:	str	r3, [fp, #-20]	; 0xffffffec
   1bd4c:	b	1bd64 <lchmod@@Base+0x2544>
   1bd50:	nop	{0}
   1bd54:	b	1bd64 <lchmod@@Base+0x2544>
   1bd58:	nop	{0}
   1bd5c:	b	1bd64 <lchmod@@Base+0x2544>
   1bd60:	nop	{0}
   1bd64:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1bd68:	cmp	r3, #0
   1bd6c:	beq	1bdec <lchmod@@Base+0x25cc>
   1bd70:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1bd74:	eor	r3, r3, #1
   1bd78:	uxtb	r3, r3
   1bd7c:	cmp	r3, #0
   1bd80:	beq	1bdec <lchmod@@Base+0x25cc>
   1bd84:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bd88:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bd8c:	cmp	r2, r3
   1bd90:	bcs	1bda8 <lchmod@@Base+0x2588>
   1bd94:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bd98:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd9c:	add	r3, r2, r3
   1bda0:	mov	r2, #39	; 0x27
   1bda4:	strb	r2, [r3]
   1bda8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bdac:	add	r3, r3, #1
   1bdb0:	str	r3, [fp, #-20]	; 0xffffffec
   1bdb4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bdb8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bdbc:	cmp	r2, r3
   1bdc0:	bcs	1bdd8 <lchmod@@Base+0x25b8>
   1bdc4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bdc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bdcc:	add	r3, r2, r3
   1bdd0:	mov	r2, #39	; 0x27
   1bdd4:	strb	r2, [r3]
   1bdd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bddc:	add	r3, r3, #1
   1bde0:	str	r3, [fp, #-20]	; 0xffffffec
   1bde4:	mov	r3, #0
   1bde8:	strb	r3, [fp, #-35]	; 0xffffffdd
   1bdec:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bdf0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bdf4:	cmp	r2, r3
   1bdf8:	bcs	1be10 <lchmod@@Base+0x25f0>
   1bdfc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1be00:	ldr	r3, [fp, #-20]	; 0xffffffec
   1be04:	add	r3, r2, r3
   1be08:	ldrb	r2, [fp, #-38]	; 0xffffffda
   1be0c:	strb	r2, [r3]
   1be10:	ldr	r3, [fp, #-20]	; 0xffffffec
   1be14:	add	r3, r3, #1
   1be18:	str	r3, [fp, #-20]	; 0xffffffec
   1be1c:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   1be20:	eor	r3, r3, #1
   1be24:	uxtb	r3, r3
   1be28:	cmp	r3, #0
   1be2c:	beq	1be38 <lchmod@@Base+0x2618>
   1be30:	mov	r3, #0
   1be34:	strb	r3, [fp, #-37]	; 0xffffffdb
   1be38:	ldr	r3, [fp, #-16]
   1be3c:	add	r3, r3, #1
   1be40:	str	r3, [fp, #-16]
   1be44:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1be48:	cmn	r3, #1
   1be4c:	bne	1be74 <lchmod@@Base+0x2654>
   1be50:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1be54:	ldr	r3, [fp, #-16]
   1be58:	add	r3, r2, r3
   1be5c:	ldrb	r3, [r3]
   1be60:	cmp	r3, #0
   1be64:	movne	r3, #1
   1be68:	moveq	r3, #0
   1be6c:	uxtb	r3, r3
   1be70:	b	1be8c <lchmod@@Base+0x266c>
   1be74:	ldr	r2, [fp, #-16]
   1be78:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1be7c:	cmp	r2, r3
   1be80:	movne	r3, #1
   1be84:	moveq	r3, #0
   1be88:	uxtb	r3, r3
   1be8c:	cmp	r3, #0
   1be90:	bne	1acac <lchmod@@Base+0x148c>
   1be94:	ldr	r3, [fp, #-20]	; 0xffffffec
   1be98:	cmp	r3, #0
   1be9c:	bne	1beb8 <lchmod@@Base+0x2698>
   1bea0:	ldr	r3, [fp, #4]
   1bea4:	cmp	r3, #2
   1bea8:	bne	1beb8 <lchmod@@Base+0x2698>
   1beac:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1beb0:	cmp	r3, #0
   1beb4:	bne	1c038 <lchmod@@Base+0x2818>
   1beb8:	ldr	r3, [fp, #4]
   1bebc:	cmp	r3, #2
   1bec0:	bne	1bf60 <lchmod@@Base+0x2740>
   1bec4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1bec8:	eor	r3, r3, #1
   1becc:	uxtb	r3, r3
   1bed0:	cmp	r3, #0
   1bed4:	beq	1bf60 <lchmod@@Base+0x2740>
   1bed8:	ldrb	r3, [fp, #-36]	; 0xffffffdc
   1bedc:	cmp	r3, #0
   1bee0:	beq	1bf60 <lchmod@@Base+0x2740>
   1bee4:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1bee8:	cmp	r3, #0
   1beec:	beq	1bf34 <lchmod@@Base+0x2714>
   1bef0:	ldr	r3, [fp, #20]
   1bef4:	str	r3, [sp, #16]
   1bef8:	ldr	r3, [fp, #16]
   1befc:	str	r3, [sp, #12]
   1bf00:	ldr	r3, [fp, #12]
   1bf04:	str	r3, [sp, #8]
   1bf08:	ldr	r3, [fp, #8]
   1bf0c:	str	r3, [sp, #4]
   1bf10:	mov	r3, #5
   1bf14:	str	r3, [sp]
   1bf18:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1bf1c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1bf20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bf24:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1bf28:	bl	1a9e4 <lchmod@@Base+0x11c4>
   1bf2c:	mov	r3, r0
   1bf30:	b	1c0a0 <lchmod@@Base+0x2880>
   1bf34:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bf38:	cmp	r3, #0
   1bf3c:	bne	1bf60 <lchmod@@Base+0x2740>
   1bf40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bf44:	cmp	r3, #0
   1bf48:	beq	1bf60 <lchmod@@Base+0x2740>
   1bf4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bf50:	str	r3, [fp, #-92]	; 0xffffffa4
   1bf54:	mov	r3, #0
   1bf58:	str	r3, [fp, #-20]	; 0xffffffec
   1bf5c:	b	1aa78 <lchmod@@Base+0x1258>
   1bf60:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bf64:	cmp	r3, #0
   1bf68:	beq	1bfd4 <lchmod@@Base+0x27b4>
   1bf6c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1bf70:	eor	r3, r3, #1
   1bf74:	uxtb	r3, r3
   1bf78:	cmp	r3, #0
   1bf7c:	beq	1bfd4 <lchmod@@Base+0x27b4>
   1bf80:	b	1bfc4 <lchmod@@Base+0x27a4>
   1bf84:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bf88:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bf8c:	cmp	r2, r3
   1bf90:	bcs	1bfac <lchmod@@Base+0x278c>
   1bf94:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bf98:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bf9c:	add	r3, r2, r3
   1bfa0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bfa4:	ldrb	r2, [r2]
   1bfa8:	strb	r2, [r3]
   1bfac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bfb0:	add	r3, r3, #1
   1bfb4:	str	r3, [fp, #-20]	; 0xffffffec
   1bfb8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bfbc:	add	r3, r3, #1
   1bfc0:	str	r3, [fp, #-28]	; 0xffffffe4
   1bfc4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bfc8:	ldrb	r3, [r3]
   1bfcc:	cmp	r3, #0
   1bfd0:	bne	1bf84 <lchmod@@Base+0x2764>
   1bfd4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bfd8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bfdc:	cmp	r2, r3
   1bfe0:	bcs	1bff8 <lchmod@@Base+0x27d8>
   1bfe4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bfe8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bfec:	add	r3, r2, r3
   1bff0:	mov	r2, #0
   1bff4:	strb	r2, [r3]
   1bff8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bffc:	b	1c0a0 <lchmod@@Base+0x2880>
   1c000:	nop	{0}
   1c004:	b	1c03c <lchmod@@Base+0x281c>
   1c008:	nop	{0}
   1c00c:	b	1c03c <lchmod@@Base+0x281c>
   1c010:	nop	{0}
   1c014:	b	1c03c <lchmod@@Base+0x281c>
   1c018:	nop	{0}
   1c01c:	b	1c03c <lchmod@@Base+0x281c>
   1c020:	nop	{0}
   1c024:	b	1c03c <lchmod@@Base+0x281c>
   1c028:	nop	{0}
   1c02c:	b	1c03c <lchmod@@Base+0x281c>
   1c030:	nop	{0}
   1c034:	b	1c03c <lchmod@@Base+0x281c>
   1c038:	nop	{0}
   1c03c:	ldr	r3, [fp, #4]
   1c040:	cmp	r3, #2
   1c044:	bne	1c05c <lchmod@@Base+0x283c>
   1c048:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1c04c:	cmp	r3, #0
   1c050:	beq	1c05c <lchmod@@Base+0x283c>
   1c054:	mov	r3, #4
   1c058:	str	r3, [fp, #4]
   1c05c:	ldr	r3, [fp, #8]
   1c060:	bic	r3, r3, #2
   1c064:	ldr	r2, [fp, #20]
   1c068:	str	r2, [sp, #16]
   1c06c:	ldr	r2, [fp, #16]
   1c070:	str	r2, [sp, #12]
   1c074:	mov	r2, #0
   1c078:	str	r2, [sp, #8]
   1c07c:	str	r3, [sp, #4]
   1c080:	ldr	r3, [fp, #4]
   1c084:	str	r3, [sp]
   1c088:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c08c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1c090:	ldr	r1, [fp, #-92]	; 0xffffffa4
   1c094:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1c098:	bl	1a9e4 <lchmod@@Base+0x11c4>
   1c09c:	mov	r3, r0
   1c0a0:	mov	r0, r3
   1c0a4:	sub	sp, fp, #8
   1c0a8:	ldr	r4, [sp]
   1c0ac:	ldr	fp, [sp, #4]
   1c0b0:	add	sp, sp, #8
   1c0b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c0b8:	str	fp, [sp, #-8]!
   1c0bc:	str	lr, [sp, #4]
   1c0c0:	add	fp, sp, #4
   1c0c4:	sub	sp, sp, #56	; 0x38
   1c0c8:	str	r0, [fp, #-24]	; 0xffffffe8
   1c0cc:	str	r1, [fp, #-28]	; 0xffffffe4
   1c0d0:	str	r2, [fp, #-32]	; 0xffffffe0
   1c0d4:	str	r3, [fp, #-36]	; 0xffffffdc
   1c0d8:	ldr	r3, [fp, #4]
   1c0dc:	cmp	r3, #0
   1c0e0:	beq	1c0ec <lchmod@@Base+0x28cc>
   1c0e4:	ldr	r3, [fp, #4]
   1c0e8:	b	1c0f4 <lchmod@@Base+0x28d4>
   1c0ec:	movw	r3, #8708	; 0x2204
   1c0f0:	movt	r3, #3
   1c0f4:	str	r3, [fp, #-8]
   1c0f8:	bl	11778 <__errno_location@plt>
   1c0fc:	mov	r3, r0
   1c100:	ldr	r3, [r3]
   1c104:	str	r3, [fp, #-12]
   1c108:	ldr	r3, [fp, #-8]
   1c10c:	ldr	r3, [r3]
   1c110:	ldr	r2, [fp, #-8]
   1c114:	ldr	r2, [r2, #4]
   1c118:	ldr	r1, [fp, #-8]
   1c11c:	add	r1, r1, #8
   1c120:	ldr	r0, [fp, #-8]
   1c124:	ldr	r0, [r0, #40]	; 0x28
   1c128:	ldr	ip, [fp, #-8]
   1c12c:	ldr	ip, [ip, #44]	; 0x2c
   1c130:	str	ip, [sp, #16]
   1c134:	str	r0, [sp, #12]
   1c138:	str	r1, [sp, #8]
   1c13c:	str	r2, [sp, #4]
   1c140:	str	r3, [sp]
   1c144:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c148:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c14c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c150:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c154:	bl	1a9e4 <lchmod@@Base+0x11c4>
   1c158:	str	r0, [fp, #-16]
   1c15c:	bl	11778 <__errno_location@plt>
   1c160:	mov	r2, r0
   1c164:	ldr	r3, [fp, #-12]
   1c168:	str	r3, [r2]
   1c16c:	ldr	r3, [fp, #-16]
   1c170:	mov	r0, r3
   1c174:	sub	sp, fp, #4
   1c178:	ldr	fp, [sp]
   1c17c:	add	sp, sp, #4
   1c180:	pop	{pc}		; (ldr pc, [sp], #4)
   1c184:	str	fp, [sp, #-8]!
   1c188:	str	lr, [sp, #4]
   1c18c:	add	fp, sp, #4
   1c190:	sub	sp, sp, #16
   1c194:	str	r0, [fp, #-8]
   1c198:	str	r1, [fp, #-12]
   1c19c:	str	r2, [fp, #-16]
   1c1a0:	ldr	r3, [fp, #-16]
   1c1a4:	mov	r2, #0
   1c1a8:	ldr	r1, [fp, #-12]
   1c1ac:	ldr	r0, [fp, #-8]
   1c1b0:	bl	1c1cc <lchmod@@Base+0x29ac>
   1c1b4:	mov	r3, r0
   1c1b8:	mov	r0, r3
   1c1bc:	sub	sp, fp, #4
   1c1c0:	ldr	fp, [sp]
   1c1c4:	add	sp, sp, #4
   1c1c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1c1cc:	str	fp, [sp, #-8]!
   1c1d0:	str	lr, [sp, #4]
   1c1d4:	add	fp, sp, #4
   1c1d8:	sub	sp, sp, #64	; 0x40
   1c1dc:	str	r0, [fp, #-32]	; 0xffffffe0
   1c1e0:	str	r1, [fp, #-36]	; 0xffffffdc
   1c1e4:	str	r2, [fp, #-40]	; 0xffffffd8
   1c1e8:	str	r3, [fp, #-44]	; 0xffffffd4
   1c1ec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c1f0:	cmp	r3, #0
   1c1f4:	beq	1c200 <lchmod@@Base+0x29e0>
   1c1f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c1fc:	b	1c208 <lchmod@@Base+0x29e8>
   1c200:	movw	r3, #8708	; 0x2204
   1c204:	movt	r3, #3
   1c208:	str	r3, [fp, #-8]
   1c20c:	bl	11778 <__errno_location@plt>
   1c210:	mov	r3, r0
   1c214:	ldr	r3, [r3]
   1c218:	str	r3, [fp, #-12]
   1c21c:	ldr	r3, [fp, #-8]
   1c220:	ldr	r3, [r3, #4]
   1c224:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c228:	cmp	r2, #0
   1c22c:	moveq	r2, #1
   1c230:	movne	r2, #0
   1c234:	uxtb	r2, r2
   1c238:	orr	r3, r3, r2
   1c23c:	str	r3, [fp, #-16]
   1c240:	ldr	r3, [fp, #-8]
   1c244:	ldr	r3, [r3]
   1c248:	ldr	r2, [fp, #-8]
   1c24c:	add	r2, r2, #8
   1c250:	ldr	r1, [fp, #-8]
   1c254:	ldr	r1, [r1, #40]	; 0x28
   1c258:	ldr	r0, [fp, #-8]
   1c25c:	ldr	r0, [r0, #44]	; 0x2c
   1c260:	str	r0, [sp, #16]
   1c264:	str	r1, [sp, #12]
   1c268:	str	r2, [sp, #8]
   1c26c:	ldr	r2, [fp, #-16]
   1c270:	str	r2, [sp, #4]
   1c274:	str	r3, [sp]
   1c278:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c27c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c280:	mov	r1, #0
   1c284:	mov	r0, #0
   1c288:	bl	1a9e4 <lchmod@@Base+0x11c4>
   1c28c:	mov	r3, r0
   1c290:	add	r3, r3, #1
   1c294:	str	r3, [fp, #-20]	; 0xffffffec
   1c298:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c29c:	bl	1dc8c <lchmod@@Base+0x446c>
   1c2a0:	mov	r3, r0
   1c2a4:	str	r3, [fp, #-24]	; 0xffffffe8
   1c2a8:	ldr	r3, [fp, #-8]
   1c2ac:	ldr	r3, [r3]
   1c2b0:	ldr	r2, [fp, #-8]
   1c2b4:	add	r2, r2, #8
   1c2b8:	ldr	r1, [fp, #-8]
   1c2bc:	ldr	r1, [r1, #40]	; 0x28
   1c2c0:	ldr	r0, [fp, #-8]
   1c2c4:	ldr	r0, [r0, #44]	; 0x2c
   1c2c8:	str	r0, [sp, #16]
   1c2cc:	str	r1, [sp, #12]
   1c2d0:	str	r2, [sp, #8]
   1c2d4:	ldr	r2, [fp, #-16]
   1c2d8:	str	r2, [sp, #4]
   1c2dc:	str	r3, [sp]
   1c2e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c2e4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c2e8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c2ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c2f0:	bl	1a9e4 <lchmod@@Base+0x11c4>
   1c2f4:	bl	11778 <__errno_location@plt>
   1c2f8:	mov	r2, r0
   1c2fc:	ldr	r3, [fp, #-12]
   1c300:	str	r3, [r2]
   1c304:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c308:	cmp	r3, #0
   1c30c:	beq	1c320 <lchmod@@Base+0x2b00>
   1c310:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c314:	sub	r2, r3, #1
   1c318:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c31c:	str	r2, [r3]
   1c320:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c324:	mov	r0, r3
   1c328:	sub	sp, fp, #4
   1c32c:	ldr	fp, [sp]
   1c330:	add	sp, sp, #4
   1c334:	pop	{pc}		; (ldr pc, [sp], #4)
   1c338:	str	fp, [sp, #-8]!
   1c33c:	str	lr, [sp, #4]
   1c340:	add	fp, sp, #4
   1c344:	sub	sp, sp, #8
   1c348:	movw	r3, #8612	; 0x21a4
   1c34c:	movt	r3, #3
   1c350:	ldr	r3, [r3]
   1c354:	str	r3, [fp, #-12]
   1c358:	mov	r3, #1
   1c35c:	str	r3, [fp, #-8]
   1c360:	b	1c38c <lchmod@@Base+0x2b6c>
   1c364:	ldr	r3, [fp, #-8]
   1c368:	lsl	r3, r3, #3
   1c36c:	ldr	r2, [fp, #-12]
   1c370:	add	r3, r2, r3
   1c374:	ldr	r3, [r3, #4]
   1c378:	mov	r0, r3
   1c37c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1c380:	ldr	r3, [fp, #-8]
   1c384:	add	r3, r3, #1
   1c388:	str	r3, [fp, #-8]
   1c38c:	movw	r3, #8600	; 0x2198
   1c390:	movt	r3, #3
   1c394:	ldr	r3, [r3]
   1c398:	ldr	r2, [fp, #-8]
   1c39c:	cmp	r2, r3
   1c3a0:	blt	1c364 <lchmod@@Base+0x2b44>
   1c3a4:	ldr	r3, [fp, #-12]
   1c3a8:	ldr	r2, [r3, #4]
   1c3ac:	movw	r3, #8756	; 0x2234
   1c3b0:	movt	r3, #3
   1c3b4:	cmp	r2, r3
   1c3b8:	beq	1c3f0 <lchmod@@Base+0x2bd0>
   1c3bc:	ldr	r3, [fp, #-12]
   1c3c0:	ldr	r3, [r3, #4]
   1c3c4:	mov	r0, r3
   1c3c8:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1c3cc:	movw	r3, #8604	; 0x219c
   1c3d0:	movt	r3, #3
   1c3d4:	mov	r2, #256	; 0x100
   1c3d8:	str	r2, [r3]
   1c3dc:	movw	r3, #8604	; 0x219c
   1c3e0:	movt	r3, #3
   1c3e4:	movw	r2, #8756	; 0x2234
   1c3e8:	movt	r2, #3
   1c3ec:	str	r2, [r3, #4]
   1c3f0:	ldr	r2, [fp, #-12]
   1c3f4:	movw	r3, #8604	; 0x219c
   1c3f8:	movt	r3, #3
   1c3fc:	cmp	r2, r3
   1c400:	beq	1c420 <lchmod@@Base+0x2c00>
   1c404:	ldr	r0, [fp, #-12]
   1c408:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1c40c:	movw	r3, #8612	; 0x21a4
   1c410:	movt	r3, #3
   1c414:	movw	r2, #8604	; 0x219c
   1c418:	movt	r2, #3
   1c41c:	str	r2, [r3]
   1c420:	movw	r3, #8600	; 0x2198
   1c424:	movt	r3, #3
   1c428:	mov	r2, #1
   1c42c:	str	r2, [r3]
   1c430:	nop	{0}
   1c434:	sub	sp, fp, #4
   1c438:	ldr	fp, [sp]
   1c43c:	add	sp, sp, #4
   1c440:	pop	{pc}		; (ldr pc, [sp], #4)
   1c444:	str	fp, [sp, #-8]!
   1c448:	str	lr, [sp, #4]
   1c44c:	add	fp, sp, #4
   1c450:	sub	sp, sp, #80	; 0x50
   1c454:	str	r0, [fp, #-48]	; 0xffffffd0
   1c458:	str	r1, [fp, #-52]	; 0xffffffcc
   1c45c:	str	r2, [fp, #-56]	; 0xffffffc8
   1c460:	str	r3, [fp, #-60]	; 0xffffffc4
   1c464:	bl	11778 <__errno_location@plt>
   1c468:	mov	r3, r0
   1c46c:	ldr	r3, [r3]
   1c470:	str	r3, [fp, #-16]
   1c474:	movw	r3, #8612	; 0x21a4
   1c478:	movt	r3, #3
   1c47c:	ldr	r3, [r3]
   1c480:	str	r3, [fp, #-8]
   1c484:	mvn	r3, #-2147483648	; 0x80000000
   1c488:	str	r3, [fp, #-20]	; 0xffffffec
   1c48c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c490:	cmp	r3, #0
   1c494:	blt	1c4a8 <lchmod@@Base+0x2c88>
   1c498:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1c49c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c4a0:	cmp	r2, r3
   1c4a4:	blt	1c4ac <lchmod@@Base+0x2c8c>
   1c4a8:	bl	118c8 <abort@plt>
   1c4ac:	movw	r3, #8600	; 0x2198
   1c4b0:	movt	r3, #3
   1c4b4:	ldr	r3, [r3]
   1c4b8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1c4bc:	cmp	r2, r3
   1c4c0:	blt	1c5b8 <lchmod@@Base+0x2d98>
   1c4c4:	ldr	r2, [fp, #-8]
   1c4c8:	movw	r3, #8604	; 0x219c
   1c4cc:	movt	r3, #3
   1c4d0:	cmp	r2, r3
   1c4d4:	moveq	r3, #1
   1c4d8:	movne	r3, #0
   1c4dc:	strb	r3, [fp, #-21]	; 0xffffffeb
   1c4e0:	movw	r3, #8600	; 0x2198
   1c4e4:	movt	r3, #3
   1c4e8:	ldr	r3, [r3]
   1c4ec:	str	r3, [fp, #-40]	; 0xffffffd8
   1c4f0:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   1c4f4:	cmp	r3, #0
   1c4f8:	beq	1c504 <lchmod@@Base+0x2ce4>
   1c4fc:	mov	r0, #0
   1c500:	b	1c508 <lchmod@@Base+0x2ce8>
   1c504:	ldr	r0, [fp, #-8]
   1c508:	movw	r3, #8600	; 0x2198
   1c50c:	movt	r3, #3
   1c510:	ldr	r3, [r3]
   1c514:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1c518:	sub	r3, r2, r3
   1c51c:	add	r2, r3, #1
   1c520:	sub	r1, fp, #40	; 0x28
   1c524:	mov	r3, #8
   1c528:	str	r3, [sp]
   1c52c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c530:	bl	1dfec <lchmod@@Base+0x47cc>
   1c534:	str	r0, [fp, #-8]
   1c538:	movw	r3, #8612	; 0x21a4
   1c53c:	movt	r3, #3
   1c540:	ldr	r2, [fp, #-8]
   1c544:	str	r2, [r3]
   1c548:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   1c54c:	cmp	r3, #0
   1c550:	beq	1c56c <lchmod@@Base+0x2d4c>
   1c554:	ldr	r2, [fp, #-8]
   1c558:	movw	r3, #8604	; 0x219c
   1c55c:	movt	r3, #3
   1c560:	mov	r1, r2
   1c564:	ldrd	r2, [r3]
   1c568:	strd	r2, [r1]
   1c56c:	movw	r3, #8600	; 0x2198
   1c570:	movt	r3, #3
   1c574:	ldr	r3, [r3]
   1c578:	lsl	r3, r3, #3
   1c57c:	ldr	r2, [fp, #-8]
   1c580:	add	r0, r2, r3
   1c584:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c588:	movw	r3, #8600	; 0x2198
   1c58c:	movt	r3, #3
   1c590:	ldr	r3, [r3]
   1c594:	sub	r3, r2, r3
   1c598:	lsl	r3, r3, #3
   1c59c:	mov	r2, r3
   1c5a0:	mov	r1, #0
   1c5a4:	bl	11790 <memset@plt>
   1c5a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c5ac:	movw	r3, #8600	; 0x2198
   1c5b0:	movt	r3, #3
   1c5b4:	str	r2, [r3]
   1c5b8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c5bc:	lsl	r3, r3, #3
   1c5c0:	ldr	r2, [fp, #-8]
   1c5c4:	add	r3, r2, r3
   1c5c8:	ldr	r3, [r3]
   1c5cc:	str	r3, [fp, #-28]	; 0xffffffe4
   1c5d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c5d4:	lsl	r3, r3, #3
   1c5d8:	ldr	r2, [fp, #-8]
   1c5dc:	add	r3, r2, r3
   1c5e0:	ldr	r3, [r3, #4]
   1c5e4:	str	r3, [fp, #-12]
   1c5e8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1c5ec:	ldr	r3, [r3, #4]
   1c5f0:	orr	r3, r3, #1
   1c5f4:	str	r3, [fp, #-32]	; 0xffffffe0
   1c5f8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1c5fc:	ldr	r3, [r3]
   1c600:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1c604:	add	r2, r2, #8
   1c608:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c60c:	ldr	r1, [r1, #40]	; 0x28
   1c610:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1c614:	ldr	r0, [r0, #44]	; 0x2c
   1c618:	str	r0, [sp, #16]
   1c61c:	str	r1, [sp, #12]
   1c620:	str	r2, [sp, #8]
   1c624:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c628:	str	r2, [sp, #4]
   1c62c:	str	r3, [sp]
   1c630:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1c634:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1c638:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c63c:	ldr	r0, [fp, #-12]
   1c640:	bl	1a9e4 <lchmod@@Base+0x11c4>
   1c644:	str	r0, [fp, #-36]	; 0xffffffdc
   1c648:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c64c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c650:	cmp	r2, r3
   1c654:	bhi	1c70c <lchmod@@Base+0x2eec>
   1c658:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c65c:	add	r3, r3, #1
   1c660:	str	r3, [fp, #-28]	; 0xffffffe4
   1c664:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c668:	lsl	r3, r3, #3
   1c66c:	ldr	r2, [fp, #-8]
   1c670:	add	r3, r2, r3
   1c674:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c678:	str	r2, [r3]
   1c67c:	ldr	r2, [fp, #-12]
   1c680:	movw	r3, #8756	; 0x2234
   1c684:	movt	r3, #3
   1c688:	cmp	r2, r3
   1c68c:	beq	1c698 <lchmod@@Base+0x2e78>
   1c690:	ldr	r0, [fp, #-12]
   1c694:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1c698:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c69c:	bl	1dc8c <lchmod@@Base+0x446c>
   1c6a0:	mov	r3, r0
   1c6a4:	str	r3, [fp, #-12]
   1c6a8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c6ac:	lsl	r3, r3, #3
   1c6b0:	ldr	r2, [fp, #-8]
   1c6b4:	add	r3, r2, r3
   1c6b8:	ldr	r2, [fp, #-12]
   1c6bc:	str	r2, [r3, #4]
   1c6c0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1c6c4:	ldr	r3, [r3]
   1c6c8:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1c6cc:	add	r2, r2, #8
   1c6d0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c6d4:	ldr	r1, [r1, #40]	; 0x28
   1c6d8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1c6dc:	ldr	r0, [r0, #44]	; 0x2c
   1c6e0:	str	r0, [sp, #16]
   1c6e4:	str	r1, [sp, #12]
   1c6e8:	str	r2, [sp, #8]
   1c6ec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c6f0:	str	r2, [sp, #4]
   1c6f4:	str	r3, [sp]
   1c6f8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1c6fc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1c700:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c704:	ldr	r0, [fp, #-12]
   1c708:	bl	1a9e4 <lchmod@@Base+0x11c4>
   1c70c:	bl	11778 <__errno_location@plt>
   1c710:	mov	r2, r0
   1c714:	ldr	r3, [fp, #-16]
   1c718:	str	r3, [r2]
   1c71c:	ldr	r3, [fp, #-12]
   1c720:	mov	r0, r3
   1c724:	sub	sp, fp, #4
   1c728:	ldr	fp, [sp]
   1c72c:	add	sp, sp, #4
   1c730:	pop	{pc}		; (ldr pc, [sp], #4)
   1c734:	str	fp, [sp, #-8]!
   1c738:	str	lr, [sp, #4]
   1c73c:	add	fp, sp, #4
   1c740:	sub	sp, sp, #8
   1c744:	str	r0, [fp, #-8]
   1c748:	str	r1, [fp, #-12]
   1c74c:	movw	r3, #8708	; 0x2204
   1c750:	movt	r3, #3
   1c754:	mvn	r2, #0
   1c758:	ldr	r1, [fp, #-12]
   1c75c:	ldr	r0, [fp, #-8]
   1c760:	bl	1c444 <lchmod@@Base+0x2c24>
   1c764:	mov	r3, r0
   1c768:	mov	r0, r3
   1c76c:	sub	sp, fp, #4
   1c770:	ldr	fp, [sp]
   1c774:	add	sp, sp, #4
   1c778:	pop	{pc}		; (ldr pc, [sp], #4)
   1c77c:	str	fp, [sp, #-8]!
   1c780:	str	lr, [sp, #4]
   1c784:	add	fp, sp, #4
   1c788:	sub	sp, sp, #16
   1c78c:	str	r0, [fp, #-8]
   1c790:	str	r1, [fp, #-12]
   1c794:	str	r2, [fp, #-16]
   1c798:	movw	r3, #8708	; 0x2204
   1c79c:	movt	r3, #3
   1c7a0:	ldr	r2, [fp, #-16]
   1c7a4:	ldr	r1, [fp, #-12]
   1c7a8:	ldr	r0, [fp, #-8]
   1c7ac:	bl	1c444 <lchmod@@Base+0x2c24>
   1c7b0:	mov	r3, r0
   1c7b4:	mov	r0, r3
   1c7b8:	sub	sp, fp, #4
   1c7bc:	ldr	fp, [sp]
   1c7c0:	add	sp, sp, #4
   1c7c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c7c8:	str	fp, [sp, #-8]!
   1c7cc:	str	lr, [sp, #4]
   1c7d0:	add	fp, sp, #4
   1c7d4:	sub	sp, sp, #8
   1c7d8:	str	r0, [fp, #-8]
   1c7dc:	ldr	r1, [fp, #-8]
   1c7e0:	mov	r0, #0
   1c7e4:	bl	1c734 <lchmod@@Base+0x2f14>
   1c7e8:	mov	r3, r0
   1c7ec:	mov	r0, r3
   1c7f0:	sub	sp, fp, #4
   1c7f4:	ldr	fp, [sp]
   1c7f8:	add	sp, sp, #4
   1c7fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c800:	str	fp, [sp, #-8]!
   1c804:	str	lr, [sp, #4]
   1c808:	add	fp, sp, #4
   1c80c:	sub	sp, sp, #8
   1c810:	str	r0, [fp, #-8]
   1c814:	str	r1, [fp, #-12]
   1c818:	ldr	r2, [fp, #-12]
   1c81c:	ldr	r1, [fp, #-8]
   1c820:	mov	r0, #0
   1c824:	bl	1c77c <lchmod@@Base+0x2f5c>
   1c828:	mov	r3, r0
   1c82c:	mov	r0, r3
   1c830:	sub	sp, fp, #4
   1c834:	ldr	fp, [sp]
   1c838:	add	sp, sp, #4
   1c83c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c840:	str	fp, [sp, #-8]!
   1c844:	str	lr, [sp, #4]
   1c848:	add	fp, sp, #4
   1c84c:	sub	sp, sp, #64	; 0x40
   1c850:	str	r0, [fp, #-56]	; 0xffffffc8
   1c854:	str	r1, [fp, #-60]	; 0xffffffc4
   1c858:	str	r2, [fp, #-64]	; 0xffffffc0
   1c85c:	sub	r3, fp, #52	; 0x34
   1c860:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c864:	mov	r0, r3
   1c868:	bl	1a840 <lchmod@@Base+0x1020>
   1c86c:	sub	r3, fp, #52	; 0x34
   1c870:	mvn	r2, #0
   1c874:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1c878:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c87c:	bl	1c444 <lchmod@@Base+0x2c24>
   1c880:	mov	r3, r0
   1c884:	mov	r0, r3
   1c888:	sub	sp, fp, #4
   1c88c:	ldr	fp, [sp]
   1c890:	add	sp, sp, #4
   1c894:	pop	{pc}		; (ldr pc, [sp], #4)
   1c898:	str	fp, [sp, #-8]!
   1c89c:	str	lr, [sp, #4]
   1c8a0:	add	fp, sp, #4
   1c8a4:	sub	sp, sp, #64	; 0x40
   1c8a8:	str	r0, [fp, #-56]	; 0xffffffc8
   1c8ac:	str	r1, [fp, #-60]	; 0xffffffc4
   1c8b0:	str	r2, [fp, #-64]	; 0xffffffc0
   1c8b4:	str	r3, [fp, #-68]	; 0xffffffbc
   1c8b8:	sub	r3, fp, #52	; 0x34
   1c8bc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1c8c0:	mov	r0, r3
   1c8c4:	bl	1a840 <lchmod@@Base+0x1020>
   1c8c8:	sub	r3, fp, #52	; 0x34
   1c8cc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1c8d0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1c8d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c8d8:	bl	1c444 <lchmod@@Base+0x2c24>
   1c8dc:	mov	r3, r0
   1c8e0:	mov	r0, r3
   1c8e4:	sub	sp, fp, #4
   1c8e8:	ldr	fp, [sp]
   1c8ec:	add	sp, sp, #4
   1c8f0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c8f4:	str	fp, [sp, #-8]!
   1c8f8:	str	lr, [sp, #4]
   1c8fc:	add	fp, sp, #4
   1c900:	sub	sp, sp, #8
   1c904:	str	r0, [fp, #-8]
   1c908:	str	r1, [fp, #-12]
   1c90c:	ldr	r2, [fp, #-12]
   1c910:	ldr	r1, [fp, #-8]
   1c914:	mov	r0, #0
   1c918:	bl	1c840 <lchmod@@Base+0x3020>
   1c91c:	mov	r3, r0
   1c920:	mov	r0, r3
   1c924:	sub	sp, fp, #4
   1c928:	ldr	fp, [sp]
   1c92c:	add	sp, sp, #4
   1c930:	pop	{pc}		; (ldr pc, [sp], #4)
   1c934:	str	fp, [sp, #-8]!
   1c938:	str	lr, [sp, #4]
   1c93c:	add	fp, sp, #4
   1c940:	sub	sp, sp, #16
   1c944:	str	r0, [fp, #-8]
   1c948:	str	r1, [fp, #-12]
   1c94c:	str	r2, [fp, #-16]
   1c950:	ldr	r3, [fp, #-16]
   1c954:	ldr	r2, [fp, #-12]
   1c958:	ldr	r1, [fp, #-8]
   1c95c:	mov	r0, #0
   1c960:	bl	1c898 <lchmod@@Base+0x3078>
   1c964:	mov	r3, r0
   1c968:	mov	r0, r3
   1c96c:	sub	sp, fp, #4
   1c970:	ldr	fp, [sp]
   1c974:	add	sp, sp, #4
   1c978:	pop	{pc}		; (ldr pc, [sp], #4)
   1c97c:	str	fp, [sp, #-8]!
   1c980:	str	lr, [sp, #4]
   1c984:	add	fp, sp, #4
   1c988:	sub	sp, sp, #64	; 0x40
   1c98c:	str	r0, [fp, #-56]	; 0xffffffc8
   1c990:	str	r1, [fp, #-60]	; 0xffffffc4
   1c994:	mov	r3, r2
   1c998:	strb	r3, [fp, #-61]	; 0xffffffc3
   1c99c:	movw	r2, #8708	; 0x2204
   1c9a0:	movt	r2, #3
   1c9a4:	sub	r3, fp, #52	; 0x34
   1c9a8:	ldrd	r0, [r2]
   1c9ac:	strd	r0, [r3]
   1c9b0:	ldrd	r0, [r2, #8]
   1c9b4:	strd	r0, [r3, #8]
   1c9b8:	ldrd	r0, [r2, #16]
   1c9bc:	strd	r0, [r3, #16]
   1c9c0:	ldrd	r0, [r2, #24]
   1c9c4:	strd	r0, [r3, #24]
   1c9c8:	ldrd	r0, [r2, #32]
   1c9cc:	strd	r0, [r3, #32]
   1c9d0:	ldrd	r0, [r2, #40]	; 0x28
   1c9d4:	strd	r0, [r3, #40]	; 0x28
   1c9d8:	ldrb	r1, [fp, #-61]	; 0xffffffc3
   1c9dc:	sub	r3, fp, #52	; 0x34
   1c9e0:	mov	r2, #1
   1c9e4:	mov	r0, r3
   1c9e8:	bl	1a6a0 <lchmod@@Base+0xe80>
   1c9ec:	sub	r3, fp, #52	; 0x34
   1c9f0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1c9f4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1c9f8:	mov	r0, #0
   1c9fc:	bl	1c444 <lchmod@@Base+0x2c24>
   1ca00:	mov	r3, r0
   1ca04:	mov	r0, r3
   1ca08:	sub	sp, fp, #4
   1ca0c:	ldr	fp, [sp]
   1ca10:	add	sp, sp, #4
   1ca14:	pop	{pc}		; (ldr pc, [sp], #4)
   1ca18:	str	fp, [sp, #-8]!
   1ca1c:	str	lr, [sp, #4]
   1ca20:	add	fp, sp, #4
   1ca24:	sub	sp, sp, #8
   1ca28:	str	r0, [fp, #-8]
   1ca2c:	mov	r3, r1
   1ca30:	strb	r3, [fp, #-9]
   1ca34:	ldrb	r3, [fp, #-9]
   1ca38:	mov	r2, r3
   1ca3c:	mvn	r1, #0
   1ca40:	ldr	r0, [fp, #-8]
   1ca44:	bl	1c97c <lchmod@@Base+0x315c>
   1ca48:	mov	r3, r0
   1ca4c:	mov	r0, r3
   1ca50:	sub	sp, fp, #4
   1ca54:	ldr	fp, [sp]
   1ca58:	add	sp, sp, #4
   1ca5c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ca60:	str	fp, [sp, #-8]!
   1ca64:	str	lr, [sp, #4]
   1ca68:	add	fp, sp, #4
   1ca6c:	sub	sp, sp, #8
   1ca70:	str	r0, [fp, #-8]
   1ca74:	mov	r1, #58	; 0x3a
   1ca78:	ldr	r0, [fp, #-8]
   1ca7c:	bl	1ca18 <lchmod@@Base+0x31f8>
   1ca80:	mov	r3, r0
   1ca84:	mov	r0, r3
   1ca88:	sub	sp, fp, #4
   1ca8c:	ldr	fp, [sp]
   1ca90:	add	sp, sp, #4
   1ca94:	pop	{pc}		; (ldr pc, [sp], #4)
   1ca98:	str	fp, [sp, #-8]!
   1ca9c:	str	lr, [sp, #4]
   1caa0:	add	fp, sp, #4
   1caa4:	sub	sp, sp, #8
   1caa8:	str	r0, [fp, #-8]
   1caac:	str	r1, [fp, #-12]
   1cab0:	mov	r2, #58	; 0x3a
   1cab4:	ldr	r1, [fp, #-12]
   1cab8:	ldr	r0, [fp, #-8]
   1cabc:	bl	1c97c <lchmod@@Base+0x315c>
   1cac0:	mov	r3, r0
   1cac4:	mov	r0, r3
   1cac8:	sub	sp, fp, #4
   1cacc:	ldr	fp, [sp]
   1cad0:	add	sp, sp, #4
   1cad4:	pop	{pc}		; (ldr pc, [sp], #4)
   1cad8:	str	fp, [sp, #-8]!
   1cadc:	str	lr, [sp, #4]
   1cae0:	add	fp, sp, #4
   1cae4:	sub	sp, sp, #112	; 0x70
   1cae8:	str	r0, [fp, #-56]	; 0xffffffc8
   1caec:	str	r1, [fp, #-60]	; 0xffffffc4
   1caf0:	str	r2, [fp, #-64]	; 0xffffffc0
   1caf4:	sub	r3, fp, #116	; 0x74
   1caf8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1cafc:	mov	r0, r3
   1cb00:	bl	1a840 <lchmod@@Base+0x1020>
   1cb04:	sub	r3, fp, #52	; 0x34
   1cb08:	sub	r2, fp, #116	; 0x74
   1cb0c:	ldrd	r0, [r2]
   1cb10:	strd	r0, [r3]
   1cb14:	ldrd	r0, [r2, #8]
   1cb18:	strd	r0, [r3, #8]
   1cb1c:	ldrd	r0, [r2, #16]
   1cb20:	strd	r0, [r3, #16]
   1cb24:	ldrd	r0, [r2, #24]
   1cb28:	strd	r0, [r3, #24]
   1cb2c:	ldrd	r0, [r2, #32]
   1cb30:	strd	r0, [r3, #32]
   1cb34:	ldrd	r0, [r2, #40]	; 0x28
   1cb38:	strd	r0, [r3, #40]	; 0x28
   1cb3c:	sub	r3, fp, #52	; 0x34
   1cb40:	mov	r2, #1
   1cb44:	mov	r1, #58	; 0x3a
   1cb48:	mov	r0, r3
   1cb4c:	bl	1a6a0 <lchmod@@Base+0xe80>
   1cb50:	sub	r3, fp, #52	; 0x34
   1cb54:	mvn	r2, #0
   1cb58:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1cb5c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1cb60:	bl	1c444 <lchmod@@Base+0x2c24>
   1cb64:	mov	r3, r0
   1cb68:	mov	r0, r3
   1cb6c:	sub	sp, fp, #4
   1cb70:	ldr	fp, [sp]
   1cb74:	add	sp, sp, #4
   1cb78:	pop	{pc}		; (ldr pc, [sp], #4)
   1cb7c:	str	fp, [sp, #-8]!
   1cb80:	str	lr, [sp, #4]
   1cb84:	add	fp, sp, #4
   1cb88:	sub	sp, sp, #24
   1cb8c:	str	r0, [fp, #-8]
   1cb90:	str	r1, [fp, #-12]
   1cb94:	str	r2, [fp, #-16]
   1cb98:	str	r3, [fp, #-20]	; 0xffffffec
   1cb9c:	mvn	r3, #0
   1cba0:	str	r3, [sp]
   1cba4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cba8:	ldr	r2, [fp, #-16]
   1cbac:	ldr	r1, [fp, #-12]
   1cbb0:	ldr	r0, [fp, #-8]
   1cbb4:	bl	1cbd0 <lchmod@@Base+0x33b0>
   1cbb8:	mov	r3, r0
   1cbbc:	mov	r0, r3
   1cbc0:	sub	sp, fp, #4
   1cbc4:	ldr	fp, [sp]
   1cbc8:	add	sp, sp, #4
   1cbcc:	pop	{pc}		; (ldr pc, [sp], #4)
   1cbd0:	str	fp, [sp, #-8]!
   1cbd4:	str	lr, [sp, #4]
   1cbd8:	add	fp, sp, #4
   1cbdc:	sub	sp, sp, #64	; 0x40
   1cbe0:	str	r0, [fp, #-56]	; 0xffffffc8
   1cbe4:	str	r1, [fp, #-60]	; 0xffffffc4
   1cbe8:	str	r2, [fp, #-64]	; 0xffffffc0
   1cbec:	str	r3, [fp, #-68]	; 0xffffffbc
   1cbf0:	movw	r2, #8708	; 0x2204
   1cbf4:	movt	r2, #3
   1cbf8:	sub	r3, fp, #52	; 0x34
   1cbfc:	ldrd	r0, [r2]
   1cc00:	strd	r0, [r3]
   1cc04:	ldrd	r0, [r2, #8]
   1cc08:	strd	r0, [r3, #8]
   1cc0c:	ldrd	r0, [r2, #16]
   1cc10:	strd	r0, [r3, #16]
   1cc14:	ldrd	r0, [r2, #24]
   1cc18:	strd	r0, [r3, #24]
   1cc1c:	ldrd	r0, [r2, #32]
   1cc20:	strd	r0, [r3, #32]
   1cc24:	ldrd	r0, [r2, #40]	; 0x28
   1cc28:	strd	r0, [r3, #40]	; 0x28
   1cc2c:	sub	r3, fp, #52	; 0x34
   1cc30:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1cc34:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1cc38:	mov	r0, r3
   1cc3c:	bl	1a7b8 <lchmod@@Base+0xf98>
   1cc40:	sub	r3, fp, #52	; 0x34
   1cc44:	ldr	r2, [fp, #4]
   1cc48:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1cc4c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1cc50:	bl	1c444 <lchmod@@Base+0x2c24>
   1cc54:	mov	r3, r0
   1cc58:	mov	r0, r3
   1cc5c:	sub	sp, fp, #4
   1cc60:	ldr	fp, [sp]
   1cc64:	add	sp, sp, #4
   1cc68:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc6c:	str	fp, [sp, #-8]!
   1cc70:	str	lr, [sp, #4]
   1cc74:	add	fp, sp, #4
   1cc78:	sub	sp, sp, #16
   1cc7c:	str	r0, [fp, #-8]
   1cc80:	str	r1, [fp, #-12]
   1cc84:	str	r2, [fp, #-16]
   1cc88:	ldr	r3, [fp, #-16]
   1cc8c:	ldr	r2, [fp, #-12]
   1cc90:	ldr	r1, [fp, #-8]
   1cc94:	mov	r0, #0
   1cc98:	bl	1cb7c <lchmod@@Base+0x335c>
   1cc9c:	mov	r3, r0
   1cca0:	mov	r0, r3
   1cca4:	sub	sp, fp, #4
   1cca8:	ldr	fp, [sp]
   1ccac:	add	sp, sp, #4
   1ccb0:	pop	{pc}		; (ldr pc, [sp], #4)
   1ccb4:	str	fp, [sp, #-8]!
   1ccb8:	str	lr, [sp, #4]
   1ccbc:	add	fp, sp, #4
   1ccc0:	sub	sp, sp, #24
   1ccc4:	str	r0, [fp, #-8]
   1ccc8:	str	r1, [fp, #-12]
   1cccc:	str	r2, [fp, #-16]
   1ccd0:	str	r3, [fp, #-20]	; 0xffffffec
   1ccd4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ccd8:	str	r3, [sp]
   1ccdc:	ldr	r3, [fp, #-16]
   1cce0:	ldr	r2, [fp, #-12]
   1cce4:	ldr	r1, [fp, #-8]
   1cce8:	mov	r0, #0
   1ccec:	bl	1cbd0 <lchmod@@Base+0x33b0>
   1ccf0:	mov	r3, r0
   1ccf4:	mov	r0, r3
   1ccf8:	sub	sp, fp, #4
   1ccfc:	ldr	fp, [sp]
   1cd00:	add	sp, sp, #4
   1cd04:	pop	{pc}		; (ldr pc, [sp], #4)
   1cd08:	str	fp, [sp, #-8]!
   1cd0c:	str	lr, [sp, #4]
   1cd10:	add	fp, sp, #4
   1cd14:	sub	sp, sp, #16
   1cd18:	str	r0, [fp, #-8]
   1cd1c:	str	r1, [fp, #-12]
   1cd20:	str	r2, [fp, #-16]
   1cd24:	movw	r3, #8616	; 0x21a8
   1cd28:	movt	r3, #3
   1cd2c:	ldr	r2, [fp, #-16]
   1cd30:	ldr	r1, [fp, #-12]
   1cd34:	ldr	r0, [fp, #-8]
   1cd38:	bl	1c444 <lchmod@@Base+0x2c24>
   1cd3c:	mov	r3, r0
   1cd40:	mov	r0, r3
   1cd44:	sub	sp, fp, #4
   1cd48:	ldr	fp, [sp]
   1cd4c:	add	sp, sp, #4
   1cd50:	pop	{pc}		; (ldr pc, [sp], #4)
   1cd54:	str	fp, [sp, #-8]!
   1cd58:	str	lr, [sp, #4]
   1cd5c:	add	fp, sp, #4
   1cd60:	sub	sp, sp, #8
   1cd64:	str	r0, [fp, #-8]
   1cd68:	str	r1, [fp, #-12]
   1cd6c:	ldr	r2, [fp, #-12]
   1cd70:	ldr	r1, [fp, #-8]
   1cd74:	mov	r0, #0
   1cd78:	bl	1cd08 <lchmod@@Base+0x34e8>
   1cd7c:	mov	r3, r0
   1cd80:	mov	r0, r3
   1cd84:	sub	sp, fp, #4
   1cd88:	ldr	fp, [sp]
   1cd8c:	add	sp, sp, #4
   1cd90:	pop	{pc}		; (ldr pc, [sp], #4)
   1cd94:	str	fp, [sp, #-8]!
   1cd98:	str	lr, [sp, #4]
   1cd9c:	add	fp, sp, #4
   1cda0:	sub	sp, sp, #8
   1cda4:	str	r0, [fp, #-8]
   1cda8:	str	r1, [fp, #-12]
   1cdac:	mvn	r2, #0
   1cdb0:	ldr	r1, [fp, #-12]
   1cdb4:	ldr	r0, [fp, #-8]
   1cdb8:	bl	1cd08 <lchmod@@Base+0x34e8>
   1cdbc:	mov	r3, r0
   1cdc0:	mov	r0, r3
   1cdc4:	sub	sp, fp, #4
   1cdc8:	ldr	fp, [sp]
   1cdcc:	add	sp, sp, #4
   1cdd0:	pop	{pc}		; (ldr pc, [sp], #4)
   1cdd4:	str	fp, [sp, #-8]!
   1cdd8:	str	lr, [sp, #4]
   1cddc:	add	fp, sp, #4
   1cde0:	sub	sp, sp, #8
   1cde4:	str	r0, [fp, #-8]
   1cde8:	ldr	r1, [fp, #-8]
   1cdec:	mov	r0, #0
   1cdf0:	bl	1cd94 <lchmod@@Base+0x3574>
   1cdf4:	mov	r3, r0
   1cdf8:	mov	r0, r3
   1cdfc:	sub	sp, fp, #4
   1ce00:	ldr	fp, [sp]
   1ce04:	add	sp, sp, #4
   1ce08:	pop	{pc}		; (ldr pc, [sp], #4)
   1ce0c:	str	fp, [sp, #-8]!
   1ce10:	str	lr, [sp, #4]
   1ce14:	add	fp, sp, #4
   1ce18:	sub	sp, sp, #24
   1ce1c:	str	r0, [fp, #-24]	; 0xffffffe8
   1ce20:	str	r1, [fp, #-28]	; 0xffffffe4
   1ce24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ce28:	ldr	r3, [r3]
   1ce2c:	str	r3, [fp, #-8]
   1ce30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ce34:	add	r3, r3, #8
   1ce38:	ldr	r2, [fp, #-8]
   1ce3c:	cmp	r2, r3
   1ce40:	bne	1ce80 <lchmod@@Base+0x3660>
   1ce44:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1ce48:	bl	1ef60 <lchmod@@Base+0x5740>
   1ce4c:	mov	r3, r0
   1ce50:	str	r3, [fp, #-12]
   1ce54:	ldr	r3, [fp, #-12]
   1ce58:	cmp	r3, #0
   1ce5c:	beq	1ce78 <lchmod@@Base+0x3658>
   1ce60:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1ce64:	ldr	r1, [fp, #-8]
   1ce68:	ldr	r0, [fp, #-12]
   1ce6c:	bl	11580 <memcpy@plt>
   1ce70:	mov	r3, r0
   1ce74:	b	1cea8 <lchmod@@Base+0x3688>
   1ce78:	mov	r3, #0
   1ce7c:	b	1cea8 <lchmod@@Base+0x3688>
   1ce80:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1ce84:	ldr	r0, [fp, #-8]
   1ce88:	bl	1eff0 <lchmod@@Base+0x57d0>
   1ce8c:	str	r0, [fp, #-16]
   1ce90:	ldr	r3, [fp, #-16]
   1ce94:	cmp	r3, #0
   1ce98:	beq	1cea4 <lchmod@@Base+0x3684>
   1ce9c:	ldr	r3, [fp, #-16]
   1cea0:	b	1cea8 <lchmod@@Base+0x3688>
   1cea4:	ldr	r3, [fp, #-8]
   1cea8:	mov	r0, r3
   1ceac:	sub	sp, fp, #4
   1ceb0:	ldr	fp, [sp]
   1ceb4:	add	sp, sp, #4
   1ceb8:	pop	{pc}		; (ldr pc, [sp], #4)
   1cebc:	push	{fp}		; (str fp, [sp, #-4]!)
   1cec0:	add	fp, sp, #0
   1cec4:	sub	sp, sp, #12
   1cec8:	str	r0, [fp, #-8]
   1cecc:	ldr	r3, [fp, #-8]
   1ced0:	add	r2, r3, #8
   1ced4:	ldr	r3, [fp, #-8]
   1ced8:	str	r2, [r3]
   1cedc:	ldr	r3, [fp, #-8]
   1cee0:	mov	r2, #1024	; 0x400
   1cee4:	str	r2, [r3, #4]
   1cee8:	nop	{0}
   1ceec:	add	sp, fp, #0
   1cef0:	pop	{fp}		; (ldr fp, [sp], #4)
   1cef4:	bx	lr
   1cef8:	str	fp, [sp, #-8]!
   1cefc:	str	lr, [sp, #4]
   1cf00:	add	fp, sp, #4
   1cf04:	sub	sp, sp, #8
   1cf08:	str	r0, [fp, #-8]
   1cf0c:	ldr	r3, [fp, #-8]
   1cf10:	ldr	r2, [r3]
   1cf14:	ldr	r3, [fp, #-8]
   1cf18:	add	r3, r3, #8
   1cf1c:	cmp	r2, r3
   1cf20:	beq	1cf34 <lchmod@@Base+0x3714>
   1cf24:	ldr	r3, [fp, #-8]
   1cf28:	ldr	r3, [r3]
   1cf2c:	mov	r0, r3
   1cf30:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1cf34:	nop	{0}
   1cf38:	sub	sp, fp, #4
   1cf3c:	ldr	fp, [sp]
   1cf40:	add	sp, sp, #4
   1cf44:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf48:	str	fp, [sp, #-8]!
   1cf4c:	str	lr, [sp, #4]
   1cf50:	add	fp, sp, #4
   1cf54:	sub	sp, sp, #16
   1cf58:	str	r0, [fp, #-16]
   1cf5c:	ldr	r3, [fp, #-16]
   1cf60:	ldr	r3, [r3, #4]
   1cf64:	lsl	r3, r3, #1
   1cf68:	str	r3, [fp, #-12]
   1cf6c:	ldr	r0, [fp, #-16]
   1cf70:	bl	1cef8 <lchmod@@Base+0x36d8>
   1cf74:	ldr	r3, [fp, #-16]
   1cf78:	ldr	r3, [r3, #4]
   1cf7c:	ldr	r2, [fp, #-12]
   1cf80:	cmp	r2, r3
   1cf84:	movcs	r3, #1
   1cf88:	movcc	r3, #0
   1cf8c:	uxtb	r3, r3
   1cf90:	cmp	r3, #0
   1cf94:	beq	1cfac <lchmod@@Base+0x378c>
   1cf98:	ldr	r0, [fp, #-12]
   1cf9c:	bl	1ef60 <lchmod@@Base+0x5740>
   1cfa0:	mov	r3, r0
   1cfa4:	str	r3, [fp, #-8]
   1cfa8:	b	1cfc4 <lchmod@@Base+0x37a4>
   1cfac:	bl	11778 <__errno_location@plt>
   1cfb0:	mov	r2, r0
   1cfb4:	mov	r3, #12
   1cfb8:	str	r3, [r2]
   1cfbc:	mov	r3, #0
   1cfc0:	str	r3, [fp, #-8]
   1cfc4:	ldr	r3, [fp, #-8]
   1cfc8:	cmp	r3, #0
   1cfcc:	moveq	r3, #1
   1cfd0:	movne	r3, #0
   1cfd4:	uxtb	r3, r3
   1cfd8:	cmp	r3, #0
   1cfdc:	beq	1cff0 <lchmod@@Base+0x37d0>
   1cfe0:	ldr	r0, [fp, #-16]
   1cfe4:	bl	1cebc <lchmod@@Base+0x369c>
   1cfe8:	mov	r3, #0
   1cfec:	b	1d00c <lchmod@@Base+0x37ec>
   1cff0:	ldr	r3, [fp, #-16]
   1cff4:	ldr	r2, [fp, #-8]
   1cff8:	str	r2, [r3]
   1cffc:	ldr	r3, [fp, #-16]
   1d000:	ldr	r2, [fp, #-12]
   1d004:	str	r2, [r3, #4]
   1d008:	mov	r3, #1
   1d00c:	mov	r0, r3
   1d010:	sub	sp, fp, #4
   1d014:	ldr	fp, [sp]
   1d018:	add	sp, sp, #4
   1d01c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d020:	push	{fp}		; (str fp, [sp, #-4]!)
   1d024:	add	fp, sp, #0
   1d028:	sub	sp, sp, #12
   1d02c:	str	r0, [fp, #-8]
   1d030:	ldr	r3, [fp, #-8]
   1d034:	add	r2, r3, #8
   1d038:	ldr	r3, [fp, #-8]
   1d03c:	str	r2, [r3]
   1d040:	ldr	r3, [fp, #-8]
   1d044:	mov	r2, #1024	; 0x400
   1d048:	str	r2, [r3, #4]
   1d04c:	nop	{0}
   1d050:	add	sp, fp, #0
   1d054:	pop	{fp}		; (ldr fp, [sp], #4)
   1d058:	bx	lr
   1d05c:	str	fp, [sp, #-8]!
   1d060:	str	lr, [sp, #4]
   1d064:	add	fp, sp, #4
   1d068:	sub	sp, sp, #16
   1d06c:	str	r0, [fp, #-16]
   1d070:	ldr	r3, [fp, #-16]
   1d074:	ldr	r3, [r3, #4]
   1d078:	lsl	r3, r3, #1
   1d07c:	str	r3, [fp, #-12]
   1d080:	ldr	r3, [fp, #-16]
   1d084:	ldr	r2, [r3]
   1d088:	ldr	r3, [fp, #-16]
   1d08c:	add	r3, r3, #8
   1d090:	cmp	r2, r3
   1d094:	bne	1d0dc <lchmod@@Base+0x38bc>
   1d098:	ldr	r0, [fp, #-12]
   1d09c:	bl	1ef60 <lchmod@@Base+0x5740>
   1d0a0:	mov	r3, r0
   1d0a4:	str	r3, [fp, #-8]
   1d0a8:	ldr	r3, [fp, #-8]
   1d0ac:	cmp	r3, #0
   1d0b0:	bne	1d0bc <lchmod@@Base+0x389c>
   1d0b4:	mov	r3, #0
   1d0b8:	b	1d18c <lchmod@@Base+0x396c>
   1d0bc:	ldr	r3, [fp, #-16]
   1d0c0:	add	r1, r3, #8
   1d0c4:	ldr	r3, [fp, #-16]
   1d0c8:	ldr	r3, [r3, #4]
   1d0cc:	mov	r2, r3
   1d0d0:	ldr	r0, [fp, #-8]
   1d0d4:	bl	11580 <memcpy@plt>
   1d0d8:	b	1d170 <lchmod@@Base+0x3950>
   1d0dc:	ldr	r3, [fp, #-16]
   1d0e0:	ldr	r3, [r3, #4]
   1d0e4:	ldr	r2, [fp, #-12]
   1d0e8:	cmp	r2, r3
   1d0ec:	movcs	r3, #1
   1d0f0:	movcc	r3, #0
   1d0f4:	uxtb	r3, r3
   1d0f8:	cmp	r3, #0
   1d0fc:	beq	1d11c <lchmod@@Base+0x38fc>
   1d100:	ldr	r3, [fp, #-16]
   1d104:	ldr	r3, [r3]
   1d108:	ldr	r1, [fp, #-12]
   1d10c:	mov	r0, r3
   1d110:	bl	1eff0 <lchmod@@Base+0x57d0>
   1d114:	str	r0, [fp, #-8]
   1d118:	b	1d134 <lchmod@@Base+0x3914>
   1d11c:	bl	11778 <__errno_location@plt>
   1d120:	mov	r2, r0
   1d124:	mov	r3, #12
   1d128:	str	r3, [r2]
   1d12c:	mov	r3, #0
   1d130:	str	r3, [fp, #-8]
   1d134:	ldr	r3, [fp, #-8]
   1d138:	cmp	r3, #0
   1d13c:	moveq	r3, #1
   1d140:	movne	r3, #0
   1d144:	uxtb	r3, r3
   1d148:	cmp	r3, #0
   1d14c:	beq	1d170 <lchmod@@Base+0x3950>
   1d150:	ldr	r3, [fp, #-16]
   1d154:	ldr	r3, [r3]
   1d158:	mov	r0, r3
   1d15c:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1d160:	ldr	r0, [fp, #-16]
   1d164:	bl	1d020 <lchmod@@Base+0x3800>
   1d168:	mov	r3, #0
   1d16c:	b	1d18c <lchmod@@Base+0x396c>
   1d170:	ldr	r3, [fp, #-16]
   1d174:	ldr	r2, [fp, #-8]
   1d178:	str	r2, [r3]
   1d17c:	ldr	r3, [fp, #-16]
   1d180:	ldr	r2, [fp, #-12]
   1d184:	str	r2, [r3, #4]
   1d188:	mov	r3, #1
   1d18c:	mov	r0, r3
   1d190:	sub	sp, fp, #4
   1d194:	ldr	fp, [sp]
   1d198:	add	sp, sp, #4
   1d19c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d1a0:	str	fp, [sp, #-8]!
   1d1a4:	str	lr, [sp, #4]
   1d1a8:	add	fp, sp, #4
   1d1ac:	sub	sp, sp, #8
   1d1b0:	str	r0, [fp, #-8]
   1d1b4:	str	r1, [fp, #-12]
   1d1b8:	ldr	r3, [fp, #-8]
   1d1bc:	cmp	r3, #0
   1d1c0:	bne	1d1dc <lchmod@@Base+0x39bc>
   1d1c4:	bl	11778 <__errno_location@plt>
   1d1c8:	mov	r2, r0
   1d1cc:	mov	r3, #95	; 0x5f
   1d1d0:	str	r3, [r2]
   1d1d4:	mvn	r3, #0
   1d1d8:	b	1d244 <lchmod@@Base+0x3a24>
   1d1dc:	ldr	r3, [fp, #-8]
   1d1e0:	cmp	r3, #10
   1d1e4:	bne	1d240 <lchmod@@Base+0x3a20>
   1d1e8:	ldr	r3, [fp, #-12]
   1d1ec:	ldr	r3, [r3]
   1d1f0:	movw	r1, #6300	; 0x189c
   1d1f4:	movt	r1, #2
   1d1f8:	mov	r0, r3
   1d1fc:	bl	11508 <strcmp@plt>
   1d200:	mov	r3, r0
   1d204:	cmp	r3, #0
   1d208:	bne	1d240 <lchmod@@Base+0x3a20>
   1d20c:	ldr	r3, [fp, #-12]
   1d210:	ldr	r3, [r3]
   1d214:	mov	r0, r3
   1d218:	bl	1185c <freecon@plt>
   1d21c:	ldr	r3, [fp, #-12]
   1d220:	mov	r2, #0
   1d224:	str	r2, [r3]
   1d228:	bl	11778 <__errno_location@plt>
   1d22c:	mov	r2, r0
   1d230:	mov	r3, #61	; 0x3d
   1d234:	str	r3, [r2]
   1d238:	mvn	r3, #0
   1d23c:	b	1d244 <lchmod@@Base+0x3a24>
   1d240:	ldr	r3, [fp, #-8]
   1d244:	mov	r0, r3
   1d248:	sub	sp, fp, #4
   1d24c:	ldr	fp, [sp]
   1d250:	add	sp, sp, #4
   1d254:	pop	{pc}		; (ldr pc, [sp], #4)
   1d258:	str	fp, [sp, #-8]!
   1d25c:	str	lr, [sp, #4]
   1d260:	add	fp, sp, #4
   1d264:	sub	sp, sp, #16
   1d268:	str	r0, [fp, #-16]
   1d26c:	str	r1, [fp, #-20]	; 0xffffffec
   1d270:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d274:	ldr	r0, [fp, #-16]
   1d278:	bl	11724 <getfilecon@plt>
   1d27c:	str	r0, [fp, #-8]
   1d280:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d284:	ldr	r0, [fp, #-8]
   1d288:	bl	1d1a0 <lchmod@@Base+0x3980>
   1d28c:	mov	r3, r0
   1d290:	mov	r0, r3
   1d294:	sub	sp, fp, #4
   1d298:	ldr	fp, [sp]
   1d29c:	add	sp, sp, #4
   1d2a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d2a4:	str	fp, [sp, #-8]!
   1d2a8:	str	lr, [sp, #4]
   1d2ac:	add	fp, sp, #4
   1d2b0:	sub	sp, sp, #16
   1d2b4:	str	r0, [fp, #-16]
   1d2b8:	str	r1, [fp, #-20]	; 0xffffffec
   1d2bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d2c0:	ldr	r0, [fp, #-16]
   1d2c4:	bl	11694 <lgetfilecon@plt>
   1d2c8:	str	r0, [fp, #-8]
   1d2cc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d2d0:	ldr	r0, [fp, #-8]
   1d2d4:	bl	1d1a0 <lchmod@@Base+0x3980>
   1d2d8:	mov	r3, r0
   1d2dc:	mov	r0, r3
   1d2e0:	sub	sp, fp, #4
   1d2e4:	ldr	fp, [sp]
   1d2e8:	add	sp, sp, #4
   1d2ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1d2f0:	str	fp, [sp, #-8]!
   1d2f4:	str	lr, [sp, #4]
   1d2f8:	add	fp, sp, #4
   1d2fc:	sub	sp, sp, #16
   1d300:	str	r0, [fp, #-16]
   1d304:	str	r1, [fp, #-20]	; 0xffffffec
   1d308:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d30c:	ldr	r0, [fp, #-16]
   1d310:	bl	115d4 <fgetfilecon@plt>
   1d314:	str	r0, [fp, #-8]
   1d318:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d31c:	ldr	r0, [fp, #-8]
   1d320:	bl	1d1a0 <lchmod@@Base+0x3980>
   1d324:	mov	r3, r0
   1d328:	mov	r0, r3
   1d32c:	sub	sp, fp, #4
   1d330:	ldr	fp, [sp]
   1d334:	add	sp, sp, #4
   1d338:	pop	{pc}		; (ldr pc, [sp], #4)
   1d33c:	str	fp, [sp, #-8]!
   1d340:	str	lr, [sp, #4]
   1d344:	add	fp, sp, #4
   1d348:	sub	sp, sp, #16
   1d34c:	str	r0, [fp, #-16]
   1d350:	ldr	r3, [fp, #-16]
   1d354:	cmp	r3, #0
   1d358:	blt	1d3a4 <lchmod@@Base+0x3b84>
   1d35c:	ldr	r3, [fp, #-16]
   1d360:	cmp	r3, #2
   1d364:	bgt	1d3a4 <lchmod@@Base+0x3b84>
   1d368:	ldr	r0, [fp, #-16]
   1d36c:	bl	2036c <lchmod@@Base+0x6b4c>
   1d370:	str	r0, [fp, #-8]
   1d374:	bl	11778 <__errno_location@plt>
   1d378:	mov	r3, r0
   1d37c:	ldr	r3, [r3]
   1d380:	str	r3, [fp, #-12]
   1d384:	ldr	r0, [fp, #-16]
   1d388:	bl	118d4 <close@plt>
   1d38c:	bl	11778 <__errno_location@plt>
   1d390:	mov	r2, r0
   1d394:	ldr	r3, [fp, #-12]
   1d398:	str	r3, [r2]
   1d39c:	ldr	r3, [fp, #-8]
   1d3a0:	str	r3, [fp, #-16]
   1d3a4:	ldr	r3, [fp, #-16]
   1d3a8:	mov	r0, r3
   1d3ac:	sub	sp, fp, #4
   1d3b0:	ldr	fp, [sp]
   1d3b4:	add	sp, sp, #4
   1d3b8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d3bc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d3c0:	strd	r6, [sp, #8]
   1d3c4:	str	fp, [sp, #16]
   1d3c8:	str	lr, [sp, #20]
   1d3cc:	add	fp, sp, #20
   1d3d0:	sub	sp, sp, #48	; 0x30
   1d3d4:	str	r0, [fp, #-24]	; 0xffffffe8
   1d3d8:	str	r1, [fp, #-28]	; 0xffffffe4
   1d3dc:	str	r2, [fp, #-32]	; 0xffffffe0
   1d3e0:	str	r3, [fp, #-36]	; 0xffffffdc
   1d3e4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d3e8:	cmp	r3, #0
   1d3ec:	beq	1d414 <lchmod@@Base+0x3bf4>
   1d3f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d3f4:	str	r3, [sp]
   1d3f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d3fc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d400:	movw	r1, #6312	; 0x18a8
   1d404:	movt	r1, #2
   1d408:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d40c:	bl	1176c <fprintf@plt>
   1d410:	b	1d42c <lchmod@@Base+0x3c0c>
   1d414:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d418:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d41c:	movw	r1, #6324	; 0x18b4
   1d420:	movt	r1, #2
   1d424:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d428:	bl	1176c <fprintf@plt>
   1d42c:	movw	r0, #6332	; 0x18bc
   1d430:	movt	r0, #2
   1d434:	bl	11718 <gettext@plt>
   1d438:	mov	r2, r0
   1d43c:	movw	r3, #2022	; 0x7e6
   1d440:	movw	r1, #7116	; 0x1bcc
   1d444:	movt	r1, #2
   1d448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d44c:	bl	1176c <fprintf@plt>
   1d450:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d454:	mov	r0, #10
   1d458:	bl	115b0 <fputc_unlocked@plt>
   1d45c:	movw	r0, #6336	; 0x18c0
   1d460:	movt	r0, #2
   1d464:	bl	11718 <gettext@plt>
   1d468:	mov	r3, r0
   1d46c:	movw	r2, #6508	; 0x196c
   1d470:	movt	r2, #2
   1d474:	mov	r1, r3
   1d478:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d47c:	bl	1176c <fprintf@plt>
   1d480:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1d484:	mov	r0, #10
   1d488:	bl	115b0 <fputc_unlocked@plt>
   1d48c:	ldr	r3, [fp, #8]
   1d490:	cmp	r3, #9
   1d494:	ldrls	pc, [pc, r3, lsl #2]
   1d498:	b	1d878 <lchmod@@Base+0x4058>
   1d49c:	andeq	sp, r1, r4, lsr #18
   1d4a0:	andeq	sp, r1, r4, asr #9
   1d4a4:	andeq	sp, r1, ip, ror #9
   1d4a8:	andeq	sp, r1, ip, lsl r5
   1d4ac:	andeq	sp, r1, r0, ror #10
   1d4b0:			; <UNDEFINED> instruction: 0x0001d5bc
   1d4b4:	andeq	sp, r1, r8, lsr #12
   1d4b8:	andeq	sp, r1, r4, lsr #13
   1d4bc:	andeq	sp, r1, r0, lsr r7
   1d4c0:	andeq	sp, r1, ip, asr #15
   1d4c4:	movw	r0, #6544	; 0x1990
   1d4c8:	movt	r0, #2
   1d4cc:	bl	11718 <gettext@plt>
   1d4d0:	mov	r1, r0
   1d4d4:	ldr	r3, [fp, #4]
   1d4d8:	ldr	r3, [r3]
   1d4dc:	mov	r2, r3
   1d4e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d4e4:	bl	1176c <fprintf@plt>
   1d4e8:	b	1d928 <lchmod@@Base+0x4108>
   1d4ec:	movw	r0, #6560	; 0x19a0
   1d4f0:	movt	r0, #2
   1d4f4:	bl	11718 <gettext@plt>
   1d4f8:	mov	r1, r0
   1d4fc:	ldr	r3, [fp, #4]
   1d500:	ldr	r2, [r3]
   1d504:	ldr	r3, [fp, #4]
   1d508:	add	r3, r3, #4
   1d50c:	ldr	r3, [r3]
   1d510:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d514:	bl	1176c <fprintf@plt>
   1d518:	b	1d928 <lchmod@@Base+0x4108>
   1d51c:	movw	r0, #6584	; 0x19b8
   1d520:	movt	r0, #2
   1d524:	bl	11718 <gettext@plt>
   1d528:	ldr	r3, [fp, #4]
   1d52c:	ldr	r2, [r3]
   1d530:	ldr	r3, [fp, #4]
   1d534:	add	r3, r3, #4
   1d538:	ldr	r1, [r3]
   1d53c:	ldr	r3, [fp, #4]
   1d540:	add	r3, r3, #8
   1d544:	ldr	r3, [r3]
   1d548:	str	r3, [sp]
   1d54c:	mov	r3, r1
   1d550:	mov	r1, r0
   1d554:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d558:	bl	1176c <fprintf@plt>
   1d55c:	b	1d928 <lchmod@@Base+0x4108>
   1d560:	movw	r0, #6612	; 0x19d4
   1d564:	movt	r0, #2
   1d568:	bl	11718 <gettext@plt>
   1d56c:	mov	ip, r0
   1d570:	ldr	r3, [fp, #4]
   1d574:	ldr	r1, [r3]
   1d578:	ldr	r3, [fp, #4]
   1d57c:	add	r3, r3, #4
   1d580:	ldr	r0, [r3]
   1d584:	ldr	r3, [fp, #4]
   1d588:	add	r3, r3, #8
   1d58c:	ldr	r3, [r3]
   1d590:	ldr	r2, [fp, #4]
   1d594:	add	r2, r2, #12
   1d598:	ldr	r2, [r2]
   1d59c:	str	r2, [sp, #4]
   1d5a0:	str	r3, [sp]
   1d5a4:	mov	r3, r0
   1d5a8:	mov	r2, r1
   1d5ac:	mov	r1, ip
   1d5b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d5b4:	bl	1176c <fprintf@plt>
   1d5b8:	b	1d928 <lchmod@@Base+0x4108>
   1d5bc:	movw	r0, #6644	; 0x19f4
   1d5c0:	movt	r0, #2
   1d5c4:	bl	11718 <gettext@plt>
   1d5c8:	mov	lr, r0
   1d5cc:	ldr	r3, [fp, #4]
   1d5d0:	ldr	r0, [r3]
   1d5d4:	ldr	r3, [fp, #4]
   1d5d8:	add	r3, r3, #4
   1d5dc:	ldr	ip, [r3]
   1d5e0:	ldr	r3, [fp, #4]
   1d5e4:	add	r3, r3, #8
   1d5e8:	ldr	r3, [r3]
   1d5ec:	ldr	r2, [fp, #4]
   1d5f0:	add	r2, r2, #12
   1d5f4:	ldr	r2, [r2]
   1d5f8:	ldr	r1, [fp, #4]
   1d5fc:	add	r1, r1, #16
   1d600:	ldr	r1, [r1]
   1d604:	str	r1, [sp, #8]
   1d608:	str	r2, [sp, #4]
   1d60c:	str	r3, [sp]
   1d610:	mov	r3, ip
   1d614:	mov	r2, r0
   1d618:	mov	r1, lr
   1d61c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d620:	bl	1176c <fprintf@plt>
   1d624:	b	1d928 <lchmod@@Base+0x4108>
   1d628:	movw	r0, #6680	; 0x1a18
   1d62c:	movt	r0, #2
   1d630:	bl	11718 <gettext@plt>
   1d634:	mov	r4, r0
   1d638:	ldr	r3, [fp, #4]
   1d63c:	ldr	ip, [r3]
   1d640:	ldr	r3, [fp, #4]
   1d644:	add	r3, r3, #4
   1d648:	ldr	lr, [r3]
   1d64c:	ldr	r3, [fp, #4]
   1d650:	add	r3, r3, #8
   1d654:	ldr	r3, [r3]
   1d658:	ldr	r2, [fp, #4]
   1d65c:	add	r2, r2, #12
   1d660:	ldr	r2, [r2]
   1d664:	ldr	r1, [fp, #4]
   1d668:	add	r1, r1, #16
   1d66c:	ldr	r1, [r1]
   1d670:	ldr	r0, [fp, #4]
   1d674:	add	r0, r0, #20
   1d678:	ldr	r0, [r0]
   1d67c:	str	r0, [sp, #12]
   1d680:	str	r1, [sp, #8]
   1d684:	str	r2, [sp, #4]
   1d688:	str	r3, [sp]
   1d68c:	mov	r3, lr
   1d690:	mov	r2, ip
   1d694:	mov	r1, r4
   1d698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d69c:	bl	1176c <fprintf@plt>
   1d6a0:	b	1d928 <lchmod@@Base+0x4108>
   1d6a4:	movw	r0, #6720	; 0x1a40
   1d6a8:	movt	r0, #2
   1d6ac:	bl	11718 <gettext@plt>
   1d6b0:	mov	r5, r0
   1d6b4:	ldr	r3, [fp, #4]
   1d6b8:	ldr	lr, [r3]
   1d6bc:	ldr	r3, [fp, #4]
   1d6c0:	add	r3, r3, #4
   1d6c4:	ldr	r4, [r3]
   1d6c8:	ldr	r3, [fp, #4]
   1d6cc:	add	r3, r3, #8
   1d6d0:	ldr	r3, [r3]
   1d6d4:	ldr	r2, [fp, #4]
   1d6d8:	add	r2, r2, #12
   1d6dc:	ldr	r2, [r2]
   1d6e0:	ldr	r1, [fp, #4]
   1d6e4:	add	r1, r1, #16
   1d6e8:	ldr	r1, [r1]
   1d6ec:	ldr	r0, [fp, #4]
   1d6f0:	add	r0, r0, #20
   1d6f4:	ldr	r0, [r0]
   1d6f8:	ldr	ip, [fp, #4]
   1d6fc:	add	ip, ip, #24
   1d700:	ldr	ip, [ip]
   1d704:	str	ip, [sp, #16]
   1d708:	str	r0, [sp, #12]
   1d70c:	str	r1, [sp, #8]
   1d710:	str	r2, [sp, #4]
   1d714:	str	r3, [sp]
   1d718:	mov	r3, r4
   1d71c:	mov	r2, lr
   1d720:	mov	r1, r5
   1d724:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d728:	bl	1176c <fprintf@plt>
   1d72c:	b	1d928 <lchmod@@Base+0x4108>
   1d730:	movw	r0, #6764	; 0x1a6c
   1d734:	movt	r0, #2
   1d738:	bl	11718 <gettext@plt>
   1d73c:	mov	r6, r0
   1d740:	ldr	r3, [fp, #4]
   1d744:	ldr	r4, [r3]
   1d748:	ldr	r3, [fp, #4]
   1d74c:	add	r3, r3, #4
   1d750:	ldr	r5, [r3]
   1d754:	ldr	r3, [fp, #4]
   1d758:	add	r3, r3, #8
   1d75c:	ldr	r3, [r3]
   1d760:	ldr	r2, [fp, #4]
   1d764:	add	r2, r2, #12
   1d768:	ldr	r2, [r2]
   1d76c:	ldr	r1, [fp, #4]
   1d770:	add	r1, r1, #16
   1d774:	ldr	r1, [r1]
   1d778:	ldr	r0, [fp, #4]
   1d77c:	add	r0, r0, #20
   1d780:	ldr	r0, [r0]
   1d784:	ldr	ip, [fp, #4]
   1d788:	add	ip, ip, #24
   1d78c:	ldr	ip, [ip]
   1d790:	ldr	lr, [fp, #4]
   1d794:	add	lr, lr, #28
   1d798:	ldr	lr, [lr]
   1d79c:	str	lr, [sp, #20]
   1d7a0:	str	ip, [sp, #16]
   1d7a4:	str	r0, [sp, #12]
   1d7a8:	str	r1, [sp, #8]
   1d7ac:	str	r2, [sp, #4]
   1d7b0:	str	r3, [sp]
   1d7b4:	mov	r3, r5
   1d7b8:	mov	r2, r4
   1d7bc:	mov	r1, r6
   1d7c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d7c4:	bl	1176c <fprintf@plt>
   1d7c8:	b	1d928 <lchmod@@Base+0x4108>
   1d7cc:	movw	r0, #6812	; 0x1a9c
   1d7d0:	movt	r0, #2
   1d7d4:	bl	11718 <gettext@plt>
   1d7d8:	mov	r7, r0
   1d7dc:	ldr	r3, [fp, #4]
   1d7e0:	ldr	r5, [r3]
   1d7e4:	ldr	r3, [fp, #4]
   1d7e8:	add	r3, r3, #4
   1d7ec:	ldr	r6, [r3]
   1d7f0:	ldr	r3, [fp, #4]
   1d7f4:	add	r3, r3, #8
   1d7f8:	ldr	r3, [r3]
   1d7fc:	ldr	r2, [fp, #4]
   1d800:	add	r2, r2, #12
   1d804:	ldr	r2, [r2]
   1d808:	ldr	r1, [fp, #4]
   1d80c:	add	r1, r1, #16
   1d810:	ldr	r1, [r1]
   1d814:	ldr	r0, [fp, #4]
   1d818:	add	r0, r0, #20
   1d81c:	ldr	r0, [r0]
   1d820:	ldr	ip, [fp, #4]
   1d824:	add	ip, ip, #24
   1d828:	ldr	ip, [ip]
   1d82c:	ldr	lr, [fp, #4]
   1d830:	add	lr, lr, #28
   1d834:	ldr	lr, [lr]
   1d838:	ldr	r4, [fp, #4]
   1d83c:	add	r4, r4, #32
   1d840:	ldr	r4, [r4]
   1d844:	str	r4, [sp, #24]
   1d848:	str	lr, [sp, #20]
   1d84c:	str	ip, [sp, #16]
   1d850:	str	r0, [sp, #12]
   1d854:	str	r1, [sp, #8]
   1d858:	str	r2, [sp, #4]
   1d85c:	str	r3, [sp]
   1d860:	mov	r3, r6
   1d864:	mov	r2, r5
   1d868:	mov	r1, r7
   1d86c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d870:	bl	1176c <fprintf@plt>
   1d874:	b	1d928 <lchmod@@Base+0x4108>
   1d878:	movw	r0, #6864	; 0x1ad0
   1d87c:	movt	r0, #2
   1d880:	bl	11718 <gettext@plt>
   1d884:	mov	r7, r0
   1d888:	ldr	r3, [fp, #4]
   1d88c:	ldr	r5, [r3]
   1d890:	ldr	r3, [fp, #4]
   1d894:	add	r3, r3, #4
   1d898:	ldr	r6, [r3]
   1d89c:	ldr	r3, [fp, #4]
   1d8a0:	add	r3, r3, #8
   1d8a4:	ldr	r3, [r3]
   1d8a8:	ldr	r2, [fp, #4]
   1d8ac:	add	r2, r2, #12
   1d8b0:	ldr	r2, [r2]
   1d8b4:	ldr	r1, [fp, #4]
   1d8b8:	add	r1, r1, #16
   1d8bc:	ldr	r1, [r1]
   1d8c0:	ldr	r0, [fp, #4]
   1d8c4:	add	r0, r0, #20
   1d8c8:	ldr	r0, [r0]
   1d8cc:	ldr	ip, [fp, #4]
   1d8d0:	add	ip, ip, #24
   1d8d4:	ldr	ip, [ip]
   1d8d8:	ldr	lr, [fp, #4]
   1d8dc:	add	lr, lr, #28
   1d8e0:	ldr	lr, [lr]
   1d8e4:	ldr	r4, [fp, #4]
   1d8e8:	add	r4, r4, #32
   1d8ec:	ldr	r4, [r4]
   1d8f0:	str	r4, [sp, #24]
   1d8f4:	str	lr, [sp, #20]
   1d8f8:	str	ip, [sp, #16]
   1d8fc:	str	r0, [sp, #12]
   1d900:	str	r1, [sp, #8]
   1d904:	str	r2, [sp, #4]
   1d908:	str	r3, [sp]
   1d90c:	mov	r3, r6
   1d910:	mov	r2, r5
   1d914:	mov	r1, r7
   1d918:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d91c:	bl	1176c <fprintf@plt>
   1d920:	b	1d928 <lchmod@@Base+0x4108>
   1d924:	nop	{0}
   1d928:	nop	{0}
   1d92c:	sub	sp, fp, #20
   1d930:	ldrd	r4, [sp]
   1d934:	ldrd	r6, [sp, #8]
   1d938:	ldr	fp, [sp, #16]
   1d93c:	add	sp, sp, #20
   1d940:	pop	{pc}		; (ldr pc, [sp], #4)
   1d944:	str	fp, [sp, #-8]!
   1d948:	str	lr, [sp, #4]
   1d94c:	add	fp, sp, #4
   1d950:	sub	sp, sp, #32
   1d954:	str	r0, [fp, #-16]
   1d958:	str	r1, [fp, #-20]	; 0xffffffec
   1d95c:	str	r2, [fp, #-24]	; 0xffffffe8
   1d960:	str	r3, [fp, #-28]	; 0xffffffe4
   1d964:	mov	r3, #0
   1d968:	str	r3, [fp, #-8]
   1d96c:	b	1d97c <lchmod@@Base+0x415c>
   1d970:	ldr	r3, [fp, #-8]
   1d974:	add	r3, r3, #1
   1d978:	str	r3, [fp, #-8]
   1d97c:	ldr	r3, [fp, #-8]
   1d980:	lsl	r3, r3, #2
   1d984:	ldr	r2, [fp, #4]
   1d988:	add	r3, r2, r3
   1d98c:	ldr	r3, [r3]
   1d990:	cmp	r3, #0
   1d994:	bne	1d970 <lchmod@@Base+0x4150>
   1d998:	ldr	r3, [fp, #-8]
   1d99c:	str	r3, [sp, #4]
   1d9a0:	ldr	r3, [fp, #4]
   1d9a4:	str	r3, [sp]
   1d9a8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d9ac:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d9b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d9b4:	ldr	r0, [fp, #-16]
   1d9b8:	bl	1d3bc <lchmod@@Base+0x3b9c>
   1d9bc:	nop	{0}
   1d9c0:	sub	sp, fp, #4
   1d9c4:	ldr	fp, [sp]
   1d9c8:	add	sp, sp, #4
   1d9cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1d9d0:	str	fp, [sp, #-8]!
   1d9d4:	str	lr, [sp, #4]
   1d9d8:	add	fp, sp, #4
   1d9dc:	sub	sp, sp, #72	; 0x48
   1d9e0:	str	r0, [fp, #-56]	; 0xffffffc8
   1d9e4:	str	r1, [fp, #-60]	; 0xffffffc4
   1d9e8:	str	r2, [fp, #-64]	; 0xffffffc0
   1d9ec:	str	r3, [fp, #-68]	; 0xffffffbc
   1d9f0:	mov	r3, #0
   1d9f4:	str	r3, [fp, #-8]
   1d9f8:	b	1da08 <lchmod@@Base+0x41e8>
   1d9fc:	ldr	r3, [fp, #-8]
   1da00:	add	r3, r3, #1
   1da04:	str	r3, [fp, #-8]
   1da08:	ldr	r3, [fp, #-8]
   1da0c:	cmp	r3, #9
   1da10:	bhi	1da54 <lchmod@@Base+0x4234>
   1da14:	ldr	r3, [fp, #4]
   1da18:	add	r2, r3, #4
   1da1c:	str	r2, [fp, #4]
   1da20:	ldr	r2, [r3]
   1da24:	ldr	r3, [fp, #-8]
   1da28:	lsl	r3, r3, #2
   1da2c:	sub	r1, fp, #4
   1da30:	add	r3, r1, r3
   1da34:	str	r2, [r3, #-44]	; 0xffffffd4
   1da38:	ldr	r3, [fp, #-8]
   1da3c:	lsl	r3, r3, #2
   1da40:	sub	r2, fp, #4
   1da44:	add	r3, r2, r3
   1da48:	ldr	r3, [r3, #-44]	; 0xffffffd4
   1da4c:	cmp	r3, #0
   1da50:	bne	1d9fc <lchmod@@Base+0x41dc>
   1da54:	ldr	r3, [fp, #-8]
   1da58:	str	r3, [sp, #4]
   1da5c:	sub	r3, fp, #48	; 0x30
   1da60:	str	r3, [sp]
   1da64:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1da68:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1da6c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1da70:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1da74:	bl	1d3bc <lchmod@@Base+0x3b9c>
   1da78:	nop	{0}
   1da7c:	sub	sp, fp, #4
   1da80:	ldr	fp, [sp]
   1da84:	add	sp, sp, #4
   1da88:	pop	{pc}		; (ldr pc, [sp], #4)
   1da8c:	push	{r3}		; (str r3, [sp, #-4]!)
   1da90:	str	fp, [sp, #-8]!
   1da94:	str	lr, [sp, #4]
   1da98:	add	fp, sp, #4
   1da9c:	sub	sp, sp, #36	; 0x24
   1daa0:	str	r0, [fp, #-20]	; 0xffffffec
   1daa4:	str	r1, [fp, #-24]	; 0xffffffe8
   1daa8:	str	r2, [fp, #-28]	; 0xffffffe4
   1daac:	add	r3, fp, #8
   1dab0:	str	r3, [fp, #-12]
   1dab4:	ldr	r3, [fp, #-12]
   1dab8:	str	r3, [sp]
   1dabc:	ldr	r3, [fp, #4]
   1dac0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1dac4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1dac8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1dacc:	bl	1d9d0 <lchmod@@Base+0x41b0>
   1dad0:	nop	{0}
   1dad4:	sub	sp, fp, #4
   1dad8:	ldr	fp, [sp]
   1dadc:	ldr	lr, [sp, #4]
   1dae0:	add	sp, sp, #8
   1dae4:	add	sp, sp, #4
   1dae8:	bx	lr
   1daec:	str	fp, [sp, #-8]!
   1daf0:	str	lr, [sp, #4]
   1daf4:	add	fp, sp, #4
   1daf8:	movw	r3, #8684	; 0x21ec
   1dafc:	movt	r3, #3
   1db00:	ldr	r3, [r3]
   1db04:	mov	r1, r3
   1db08:	mov	r0, #10
   1db0c:	bl	115b0 <fputc_unlocked@plt>
   1db10:	movw	r0, #6924	; 0x1b0c
   1db14:	movt	r0, #2
   1db18:	bl	11718 <gettext@plt>
   1db1c:	mov	r3, r0
   1db20:	movw	r1, #6944	; 0x1b20
   1db24:	movt	r1, #2
   1db28:	mov	r0, r3
   1db2c:	bl	11520 <printf@plt>
   1db30:	movw	r0, #6968	; 0x1b38
   1db34:	movt	r0, #2
   1db38:	bl	11718 <gettext@plt>
   1db3c:	mov	r3, r0
   1db40:	movw	r2, #6988	; 0x1b4c
   1db44:	movt	r2, #2
   1db48:	movw	r1, #7028	; 0x1b74
   1db4c:	movt	r1, #2
   1db50:	mov	r0, r3
   1db54:	bl	11520 <printf@plt>
   1db58:	movw	r0, #7044	; 0x1b84
   1db5c:	movt	r0, #2
   1db60:	bl	11718 <gettext@plt>
   1db64:	mov	r3, r0
   1db68:	movw	r1, #7084	; 0x1bac
   1db6c:	movt	r1, #2
   1db70:	mov	r0, r3
   1db74:	bl	11520 <printf@plt>
   1db78:	nop	{0}
   1db7c:	sub	sp, fp, #4
   1db80:	ldr	fp, [sp]
   1db84:	add	sp, sp, #4
   1db88:	pop	{pc}		; (ldr pc, [sp], #4)
   1db8c:	str	fp, [sp, #-8]!
   1db90:	str	lr, [sp, #4]
   1db94:	add	fp, sp, #4
   1db98:	sub	sp, sp, #16
   1db9c:	str	r0, [fp, #-8]
   1dba0:	str	r1, [fp, #-12]
   1dba4:	str	r2, [fp, #-16]
   1dba8:	ldr	r2, [fp, #-16]
   1dbac:	ldr	r1, [fp, #-12]
   1dbb0:	ldr	r0, [fp, #-8]
   1dbb4:	bl	1dd70 <lchmod@@Base+0x4550>
   1dbb8:	mov	r3, r0
   1dbbc:	mov	r0, r3
   1dbc0:	sub	sp, fp, #4
   1dbc4:	ldr	fp, [sp]
   1dbc8:	add	sp, sp, #4
   1dbcc:	pop	{pc}		; (ldr pc, [sp], #4)
   1dbd0:	str	fp, [sp, #-8]!
   1dbd4:	str	lr, [sp, #4]
   1dbd8:	add	fp, sp, #4
   1dbdc:	sub	sp, sp, #8
   1dbe0:	str	r0, [fp, #-8]
   1dbe4:	ldr	r3, [fp, #-8]
   1dbe8:	cmp	r3, #0
   1dbec:	bne	1dbf4 <lchmod@@Base+0x43d4>
   1dbf0:	bl	1e480 <lchmod@@Base+0x4c60>
   1dbf4:	ldr	r3, [fp, #-8]
   1dbf8:	mov	r0, r3
   1dbfc:	sub	sp, fp, #4
   1dc00:	ldr	fp, [sp]
   1dc04:	add	sp, sp, #4
   1dc08:	pop	{pc}		; (ldr pc, [sp], #4)
   1dc0c:	str	fp, [sp, #-8]!
   1dc10:	str	lr, [sp, #4]
   1dc14:	add	fp, sp, #4
   1dc18:	sub	sp, sp, #8
   1dc1c:	str	r0, [fp, #-8]
   1dc20:	ldr	r0, [fp, #-8]
   1dc24:	bl	1ef60 <lchmod@@Base+0x5740>
   1dc28:	mov	r3, r0
   1dc2c:	mov	r0, r3
   1dc30:	bl	1dbd0 <lchmod@@Base+0x43b0>
   1dc34:	mov	r3, r0
   1dc38:	mov	r0, r3
   1dc3c:	sub	sp, fp, #4
   1dc40:	ldr	fp, [sp]
   1dc44:	add	sp, sp, #4
   1dc48:	pop	{pc}		; (ldr pc, [sp], #4)
   1dc4c:	str	fp, [sp, #-8]!
   1dc50:	str	lr, [sp, #4]
   1dc54:	add	fp, sp, #4
   1dc58:	sub	sp, sp, #8
   1dc5c:	str	r0, [fp, #-8]
   1dc60:	ldr	r0, [fp, #-8]
   1dc64:	bl	20060 <lchmod@@Base+0x6840>
   1dc68:	mov	r3, r0
   1dc6c:	mov	r0, r3
   1dc70:	bl	1dbd0 <lchmod@@Base+0x43b0>
   1dc74:	mov	r3, r0
   1dc78:	mov	r0, r3
   1dc7c:	sub	sp, fp, #4
   1dc80:	ldr	fp, [sp]
   1dc84:	add	sp, sp, #4
   1dc88:	pop	{pc}		; (ldr pc, [sp], #4)
   1dc8c:	str	fp, [sp, #-8]!
   1dc90:	str	lr, [sp, #4]
   1dc94:	add	fp, sp, #4
   1dc98:	sub	sp, sp, #8
   1dc9c:	str	r0, [fp, #-8]
   1dca0:	ldr	r0, [fp, #-8]
   1dca4:	bl	1dc0c <lchmod@@Base+0x43ec>
   1dca8:	mov	r3, r0
   1dcac:	mov	r0, r3
   1dcb0:	sub	sp, fp, #4
   1dcb4:	ldr	fp, [sp]
   1dcb8:	add	sp, sp, #4
   1dcbc:	pop	{pc}		; (ldr pc, [sp], #4)
   1dcc0:	str	fp, [sp, #-8]!
   1dcc4:	str	lr, [sp, #4]
   1dcc8:	add	fp, sp, #4
   1dccc:	sub	sp, sp, #16
   1dcd0:	str	r0, [fp, #-16]
   1dcd4:	str	r1, [fp, #-20]	; 0xffffffec
   1dcd8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1dcdc:	ldr	r0, [fp, #-16]
   1dce0:	bl	1eff0 <lchmod@@Base+0x57d0>
   1dce4:	str	r0, [fp, #-8]
   1dce8:	ldr	r3, [fp, #-8]
   1dcec:	cmp	r3, #0
   1dcf0:	bne	1dd10 <lchmod@@Base+0x44f0>
   1dcf4:	ldr	r3, [fp, #-16]
   1dcf8:	cmp	r3, #0
   1dcfc:	beq	1dd0c <lchmod@@Base+0x44ec>
   1dd00:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dd04:	cmp	r3, #0
   1dd08:	beq	1dd10 <lchmod@@Base+0x44f0>
   1dd0c:	bl	1e480 <lchmod@@Base+0x4c60>
   1dd10:	ldr	r3, [fp, #-8]
   1dd14:	mov	r0, r3
   1dd18:	sub	sp, fp, #4
   1dd1c:	ldr	fp, [sp]
   1dd20:	add	sp, sp, #4
   1dd24:	pop	{pc}		; (ldr pc, [sp], #4)
   1dd28:	str	fp, [sp, #-8]!
   1dd2c:	str	lr, [sp, #4]
   1dd30:	add	fp, sp, #4
   1dd34:	sub	sp, sp, #8
   1dd38:	str	r0, [fp, #-8]
   1dd3c:	str	r1, [fp, #-12]
   1dd40:	ldr	r1, [fp, #-12]
   1dd44:	ldr	r0, [fp, #-8]
   1dd48:	bl	20098 <lchmod@@Base+0x6878>
   1dd4c:	mov	r3, r0
   1dd50:	mov	r0, r3
   1dd54:	bl	1dbd0 <lchmod@@Base+0x43b0>
   1dd58:	mov	r3, r0
   1dd5c:	mov	r0, r3
   1dd60:	sub	sp, fp, #4
   1dd64:	ldr	fp, [sp]
   1dd68:	add	sp, sp, #4
   1dd6c:	pop	{pc}		; (ldr pc, [sp], #4)
   1dd70:	str	fp, [sp, #-8]!
   1dd74:	str	lr, [sp, #4]
   1dd78:	add	fp, sp, #4
   1dd7c:	sub	sp, sp, #24
   1dd80:	str	r0, [fp, #-16]
   1dd84:	str	r1, [fp, #-20]	; 0xffffffec
   1dd88:	str	r2, [fp, #-24]	; 0xffffffe8
   1dd8c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1dd90:	ldr	r1, [fp, #-20]	; 0xffffffec
   1dd94:	ldr	r0, [fp, #-16]
   1dd98:	bl	202c8 <lchmod@@Base+0x6aa8>
   1dd9c:	str	r0, [fp, #-8]
   1dda0:	ldr	r3, [fp, #-8]
   1dda4:	cmp	r3, #0
   1dda8:	bne	1ddd4 <lchmod@@Base+0x45b4>
   1ddac:	ldr	r3, [fp, #-16]
   1ddb0:	cmp	r3, #0
   1ddb4:	beq	1ddd0 <lchmod@@Base+0x45b0>
   1ddb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ddbc:	cmp	r3, #0
   1ddc0:	beq	1ddd4 <lchmod@@Base+0x45b4>
   1ddc4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ddc8:	cmp	r3, #0
   1ddcc:	beq	1ddd4 <lchmod@@Base+0x45b4>
   1ddd0:	bl	1e480 <lchmod@@Base+0x4c60>
   1ddd4:	ldr	r3, [fp, #-8]
   1ddd8:	mov	r0, r3
   1dddc:	sub	sp, fp, #4
   1dde0:	ldr	fp, [sp]
   1dde4:	add	sp, sp, #4
   1dde8:	pop	{pc}		; (ldr pc, [sp], #4)
   1ddec:	str	fp, [sp, #-8]!
   1ddf0:	str	lr, [sp, #4]
   1ddf4:	add	fp, sp, #4
   1ddf8:	sub	sp, sp, #16
   1ddfc:	str	r0, [fp, #-8]
   1de00:	str	r1, [fp, #-12]
   1de04:	str	r2, [fp, #-16]
   1de08:	ldr	r2, [fp, #-16]
   1de0c:	ldr	r1, [fp, #-12]
   1de10:	ldr	r0, [fp, #-8]
   1de14:	bl	20138 <lchmod@@Base+0x6918>
   1de18:	mov	r3, r0
   1de1c:	mov	r0, r3
   1de20:	bl	1dbd0 <lchmod@@Base+0x43b0>
   1de24:	mov	r3, r0
   1de28:	mov	r0, r3
   1de2c:	sub	sp, fp, #4
   1de30:	ldr	fp, [sp]
   1de34:	add	sp, sp, #4
   1de38:	pop	{pc}		; (ldr pc, [sp], #4)
   1de3c:	str	fp, [sp, #-8]!
   1de40:	str	lr, [sp, #4]
   1de44:	add	fp, sp, #4
   1de48:	sub	sp, sp, #8
   1de4c:	str	r0, [fp, #-8]
   1de50:	str	r1, [fp, #-12]
   1de54:	ldr	r2, [fp, #-12]
   1de58:	ldr	r1, [fp, #-8]
   1de5c:	mov	r0, #0
   1de60:	bl	1dd70 <lchmod@@Base+0x4550>
   1de64:	mov	r3, r0
   1de68:	mov	r0, r3
   1de6c:	sub	sp, fp, #4
   1de70:	ldr	fp, [sp]
   1de74:	add	sp, sp, #4
   1de78:	pop	{pc}		; (ldr pc, [sp], #4)
   1de7c:	str	fp, [sp, #-8]!
   1de80:	str	lr, [sp, #4]
   1de84:	add	fp, sp, #4
   1de88:	sub	sp, sp, #8
   1de8c:	str	r0, [fp, #-8]
   1de90:	str	r1, [fp, #-12]
   1de94:	ldr	r2, [fp, #-12]
   1de98:	ldr	r1, [fp, #-8]
   1de9c:	mov	r0, #0
   1dea0:	bl	1ddec <lchmod@@Base+0x45cc>
   1dea4:	mov	r3, r0
   1dea8:	mov	r0, r3
   1deac:	sub	sp, fp, #4
   1deb0:	ldr	fp, [sp]
   1deb4:	add	sp, sp, #4
   1deb8:	pop	{pc}		; (ldr pc, [sp], #4)
   1debc:	str	fp, [sp, #-8]!
   1dec0:	str	lr, [sp, #4]
   1dec4:	add	fp, sp, #4
   1dec8:	sub	sp, sp, #8
   1decc:	str	r0, [fp, #-8]
   1ded0:	str	r1, [fp, #-12]
   1ded4:	mov	r2, #1
   1ded8:	ldr	r1, [fp, #-12]
   1dedc:	ldr	r0, [fp, #-8]
   1dee0:	bl	1defc <lchmod@@Base+0x46dc>
   1dee4:	mov	r3, r0
   1dee8:	mov	r0, r3
   1deec:	sub	sp, fp, #4
   1def0:	ldr	fp, [sp]
   1def4:	add	sp, sp, #4
   1def8:	pop	{pc}		; (ldr pc, [sp], #4)
   1defc:	str	fp, [sp, #-8]!
   1df00:	str	lr, [sp, #4]
   1df04:	add	fp, sp, #4
   1df08:	sub	sp, sp, #24
   1df0c:	str	r0, [fp, #-16]
   1df10:	str	r1, [fp, #-20]	; 0xffffffec
   1df14:	str	r2, [fp, #-24]	; 0xffffffe8
   1df18:	ldr	r3, [fp, #-20]	; 0xffffffec
   1df1c:	ldr	r3, [r3]
   1df20:	str	r3, [fp, #-8]
   1df24:	ldr	r3, [fp, #-16]
   1df28:	cmp	r3, #0
   1df2c:	bne	1df74 <lchmod@@Base+0x4754>
   1df30:	ldr	r3, [fp, #-8]
   1df34:	cmp	r3, #0
   1df38:	bne	1dfb0 <lchmod@@Base+0x4790>
   1df3c:	mov	r2, #64	; 0x40
   1df40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1df44:	udiv	r3, r2, r3
   1df48:	str	r3, [fp, #-8]
   1df4c:	ldr	r3, [fp, #-8]
   1df50:	cmp	r3, #0
   1df54:	moveq	r3, #1
   1df58:	movne	r3, #0
   1df5c:	uxtb	r3, r3
   1df60:	mov	r2, r3
   1df64:	ldr	r3, [fp, #-8]
   1df68:	add	r3, r2, r3
   1df6c:	str	r3, [fp, #-8]
   1df70:	b	1dfb0 <lchmod@@Base+0x4790>
   1df74:	ldr	r2, [fp, #-8]
   1df78:	ldr	r3, [fp, #-8]
   1df7c:	lsr	r3, r3, #1
   1df80:	add	r3, r3, #1
   1df84:	mov	r1, #0
   1df88:	adds	r3, r2, r3
   1df8c:	bcc	1df94 <lchmod@@Base+0x4774>
   1df90:	mov	r1, #1
   1df94:	str	r3, [fp, #-8]
   1df98:	mov	r3, r1
   1df9c:	and	r3, r3, #1
   1dfa0:	uxtb	r3, r3
   1dfa4:	cmp	r3, #0
   1dfa8:	beq	1dfb0 <lchmod@@Base+0x4790>
   1dfac:	bl	1e480 <lchmod@@Base+0x4c60>
   1dfb0:	ldr	r3, [fp, #-8]
   1dfb4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1dfb8:	mov	r1, r3
   1dfbc:	ldr	r0, [fp, #-16]
   1dfc0:	bl	1dd70 <lchmod@@Base+0x4550>
   1dfc4:	str	r0, [fp, #-16]
   1dfc8:	ldr	r2, [fp, #-8]
   1dfcc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dfd0:	str	r2, [r3]
   1dfd4:	ldr	r3, [fp, #-16]
   1dfd8:	mov	r0, r3
   1dfdc:	sub	sp, fp, #4
   1dfe0:	ldr	fp, [sp]
   1dfe4:	add	sp, sp, #4
   1dfe8:	pop	{pc}		; (ldr pc, [sp], #4)
   1dfec:	str	fp, [sp, #-8]!
   1dff0:	str	lr, [sp, #4]
   1dff4:	add	fp, sp, #4
   1dff8:	sub	sp, sp, #32
   1dffc:	str	r0, [fp, #-24]	; 0xffffffe8
   1e000:	str	r1, [fp, #-28]	; 0xffffffe4
   1e004:	str	r2, [fp, #-32]	; 0xffffffe0
   1e008:	str	r3, [fp, #-36]	; 0xffffffdc
   1e00c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e010:	ldr	r3, [r3]
   1e014:	str	r3, [fp, #-8]
   1e018:	ldr	r3, [fp, #-8]
   1e01c:	asr	r3, r3, #1
   1e020:	mov	r1, #0
   1e024:	ldr	r2, [fp, #-8]
   1e028:	adds	r3, r2, r3
   1e02c:	bvc	1e034 <lchmod@@Base+0x4814>
   1e030:	mov	r1, #1
   1e034:	str	r3, [fp, #-16]
   1e038:	mov	r3, r1
   1e03c:	and	r3, r3, #1
   1e040:	uxtb	r3, r3
   1e044:	cmp	r3, #0
   1e048:	beq	1e054 <lchmod@@Base+0x4834>
   1e04c:	mvn	r3, #-2147483648	; 0x80000000
   1e050:	str	r3, [fp, #-16]
   1e054:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e058:	cmp	r3, #0
   1e05c:	blt	1e078 <lchmod@@Base+0x4858>
   1e060:	ldr	r3, [fp, #-16]
   1e064:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1e068:	cmp	r2, r3
   1e06c:	bge	1e078 <lchmod@@Base+0x4858>
   1e070:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e074:	str	r3, [fp, #-16]
   1e078:	ldr	r2, [fp, #-16]
   1e07c:	mov	lr, #0
   1e080:	ldr	r3, [fp, #4]
   1e084:	smull	r2, r3, r2, r3
   1e088:	mov	r0, #0
   1e08c:	mov	r1, #0
   1e090:	mov	r0, r3
   1e094:	asr	r1, r3, #31
   1e098:	asr	ip, r2, #31
   1e09c:	cmp	ip, r0
   1e0a0:	beq	1e0a8 <lchmod@@Base+0x4888>
   1e0a4:	mov	lr, #1
   1e0a8:	mov	r3, r2
   1e0ac:	str	r3, [fp, #-20]	; 0xffffffec
   1e0b0:	mov	r3, lr
   1e0b4:	and	r3, r3, #1
   1e0b8:	uxtb	r3, r3
   1e0bc:	cmp	r3, #0
   1e0c0:	beq	1e0cc <lchmod@@Base+0x48ac>
   1e0c4:	mvn	r3, #-2147483648	; 0x80000000
   1e0c8:	b	1e0e4 <lchmod@@Base+0x48c4>
   1e0cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e0d0:	cmp	r3, #63	; 0x3f
   1e0d4:	bgt	1e0e0 <lchmod@@Base+0x48c0>
   1e0d8:	mov	r3, #64	; 0x40
   1e0dc:	b	1e0e4 <lchmod@@Base+0x48c4>
   1e0e0:	mov	r3, #0
   1e0e4:	str	r3, [fp, #-12]
   1e0e8:	ldr	r3, [fp, #-12]
   1e0ec:	cmp	r3, #0
   1e0f0:	beq	1e128 <lchmod@@Base+0x4908>
   1e0f4:	ldr	r2, [fp, #-12]
   1e0f8:	ldr	r3, [fp, #4]
   1e0fc:	sdiv	r3, r2, r3
   1e100:	str	r3, [fp, #-16]
   1e104:	ldr	r3, [fp, #-12]
   1e108:	ldr	r2, [fp, #4]
   1e10c:	sdiv	r2, r3, r2
   1e110:	ldr	r1, [fp, #4]
   1e114:	mul	r2, r1, r2
   1e118:	sub	r3, r3, r2
   1e11c:	ldr	r2, [fp, #-12]
   1e120:	sub	r3, r2, r3
   1e124:	str	r3, [fp, #-20]	; 0xffffffec
   1e128:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e12c:	cmp	r3, #0
   1e130:	bne	1e140 <lchmod@@Base+0x4920>
   1e134:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e138:	mov	r2, #0
   1e13c:	str	r2, [r3]
   1e140:	ldr	r2, [fp, #-16]
   1e144:	ldr	r3, [fp, #-8]
   1e148:	sub	r3, r2, r3
   1e14c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1e150:	cmp	r2, r3
   1e154:	ble	1e1f4 <lchmod@@Base+0x49d4>
   1e158:	mov	r1, #0
   1e15c:	ldr	r2, [fp, #-8]
   1e160:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e164:	adds	r3, r2, r3
   1e168:	bvc	1e170 <lchmod@@Base+0x4950>
   1e16c:	mov	r1, #1
   1e170:	str	r3, [fp, #-16]
   1e174:	mov	r3, r1
   1e178:	and	r3, r3, #1
   1e17c:	uxtb	r3, r3
   1e180:	cmp	r3, #0
   1e184:	bne	1e1f0 <lchmod@@Base+0x49d0>
   1e188:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e18c:	cmp	r3, #0
   1e190:	blt	1e1a4 <lchmod@@Base+0x4984>
   1e194:	ldr	r3, [fp, #-16]
   1e198:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1e19c:	cmp	r2, r3
   1e1a0:	blt	1e1f0 <lchmod@@Base+0x49d0>
   1e1a4:	ldr	r2, [fp, #-16]
   1e1a8:	mov	lr, #0
   1e1ac:	ldr	r3, [fp, #4]
   1e1b0:	smull	r2, r3, r2, r3
   1e1b4:	mov	r0, #0
   1e1b8:	mov	r1, #0
   1e1bc:	mov	r0, r3
   1e1c0:	asr	r1, r3, #31
   1e1c4:	asr	ip, r2, #31
   1e1c8:	cmp	ip, r0
   1e1cc:	beq	1e1d4 <lchmod@@Base+0x49b4>
   1e1d0:	mov	lr, #1
   1e1d4:	mov	r3, r2
   1e1d8:	str	r3, [fp, #-20]	; 0xffffffec
   1e1dc:	mov	r3, lr
   1e1e0:	and	r3, r3, #1
   1e1e4:	uxtb	r3, r3
   1e1e8:	cmp	r3, #0
   1e1ec:	beq	1e1f4 <lchmod@@Base+0x49d4>
   1e1f0:	bl	1e480 <lchmod@@Base+0x4c60>
   1e1f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e1f8:	mov	r1, r3
   1e1fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e200:	bl	1dcc0 <lchmod@@Base+0x44a0>
   1e204:	str	r0, [fp, #-24]	; 0xffffffe8
   1e208:	ldr	r2, [fp, #-16]
   1e20c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e210:	str	r2, [r3]
   1e214:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e218:	mov	r0, r3
   1e21c:	sub	sp, fp, #4
   1e220:	ldr	fp, [sp]
   1e224:	add	sp, sp, #4
   1e228:	pop	{pc}		; (ldr pc, [sp], #4)
   1e22c:	str	fp, [sp, #-8]!
   1e230:	str	lr, [sp, #4]
   1e234:	add	fp, sp, #4
   1e238:	sub	sp, sp, #8
   1e23c:	str	r0, [fp, #-8]
   1e240:	mov	r1, #1
   1e244:	ldr	r0, [fp, #-8]
   1e248:	bl	1e29c <lchmod@@Base+0x4a7c>
   1e24c:	mov	r3, r0
   1e250:	mov	r0, r3
   1e254:	sub	sp, fp, #4
   1e258:	ldr	fp, [sp]
   1e25c:	add	sp, sp, #4
   1e260:	pop	{pc}		; (ldr pc, [sp], #4)
   1e264:	str	fp, [sp, #-8]!
   1e268:	str	lr, [sp, #4]
   1e26c:	add	fp, sp, #4
   1e270:	sub	sp, sp, #8
   1e274:	str	r0, [fp, #-8]
   1e278:	mov	r1, #1
   1e27c:	ldr	r0, [fp, #-8]
   1e280:	bl	1e2e4 <lchmod@@Base+0x4ac4>
   1e284:	mov	r3, r0
   1e288:	mov	r0, r3
   1e28c:	sub	sp, fp, #4
   1e290:	ldr	fp, [sp]
   1e294:	add	sp, sp, #4
   1e298:	pop	{pc}		; (ldr pc, [sp], #4)
   1e29c:	str	fp, [sp, #-8]!
   1e2a0:	str	lr, [sp, #4]
   1e2a4:	add	fp, sp, #4
   1e2a8:	sub	sp, sp, #8
   1e2ac:	str	r0, [fp, #-8]
   1e2b0:	str	r1, [fp, #-12]
   1e2b4:	ldr	r1, [fp, #-12]
   1e2b8:	ldr	r0, [fp, #-8]
   1e2bc:	bl	1ee90 <lchmod@@Base+0x5670>
   1e2c0:	mov	r3, r0
   1e2c4:	mov	r0, r3
   1e2c8:	bl	1dbd0 <lchmod@@Base+0x43b0>
   1e2cc:	mov	r3, r0
   1e2d0:	mov	r0, r3
   1e2d4:	sub	sp, fp, #4
   1e2d8:	ldr	fp, [sp]
   1e2dc:	add	sp, sp, #4
   1e2e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e2e4:	str	fp, [sp, #-8]!
   1e2e8:	str	lr, [sp, #4]
   1e2ec:	add	fp, sp, #4
   1e2f0:	sub	sp, sp, #8
   1e2f4:	str	r0, [fp, #-8]
   1e2f8:	str	r1, [fp, #-12]
   1e2fc:	ldr	r1, [fp, #-12]
   1e300:	ldr	r0, [fp, #-8]
   1e304:	bl	200f4 <lchmod@@Base+0x68d4>
   1e308:	mov	r3, r0
   1e30c:	mov	r0, r3
   1e310:	bl	1dbd0 <lchmod@@Base+0x43b0>
   1e314:	mov	r3, r0
   1e318:	mov	r0, r3
   1e31c:	sub	sp, fp, #4
   1e320:	ldr	fp, [sp]
   1e324:	add	sp, sp, #4
   1e328:	pop	{pc}		; (ldr pc, [sp], #4)
   1e32c:	str	fp, [sp, #-8]!
   1e330:	str	lr, [sp, #4]
   1e334:	add	fp, sp, #4
   1e338:	sub	sp, sp, #8
   1e33c:	str	r0, [fp, #-8]
   1e340:	str	r1, [fp, #-12]
   1e344:	ldr	r0, [fp, #-12]
   1e348:	bl	1dc0c <lchmod@@Base+0x43ec>
   1e34c:	mov	r3, r0
   1e350:	ldr	r2, [fp, #-12]
   1e354:	ldr	r1, [fp, #-8]
   1e358:	mov	r0, r3
   1e35c:	bl	11580 <memcpy@plt>
   1e360:	mov	r3, r0
   1e364:	mov	r0, r3
   1e368:	sub	sp, fp, #4
   1e36c:	ldr	fp, [sp]
   1e370:	add	sp, sp, #4
   1e374:	pop	{pc}		; (ldr pc, [sp], #4)
   1e378:	str	fp, [sp, #-8]!
   1e37c:	str	lr, [sp, #4]
   1e380:	add	fp, sp, #4
   1e384:	sub	sp, sp, #8
   1e388:	str	r0, [fp, #-8]
   1e38c:	str	r1, [fp, #-12]
   1e390:	ldr	r0, [fp, #-12]
   1e394:	bl	1dc4c <lchmod@@Base+0x442c>
   1e398:	mov	r3, r0
   1e39c:	mov	r0, r3
   1e3a0:	ldr	r3, [fp, #-12]
   1e3a4:	mov	r2, r3
   1e3a8:	ldr	r1, [fp, #-8]
   1e3ac:	bl	11580 <memcpy@plt>
   1e3b0:	mov	r3, r0
   1e3b4:	mov	r0, r3
   1e3b8:	sub	sp, fp, #4
   1e3bc:	ldr	fp, [sp]
   1e3c0:	add	sp, sp, #4
   1e3c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e3c8:	str	fp, [sp, #-8]!
   1e3cc:	str	lr, [sp, #4]
   1e3d0:	add	fp, sp, #4
   1e3d4:	sub	sp, sp, #16
   1e3d8:	str	r0, [fp, #-16]
   1e3dc:	str	r1, [fp, #-20]	; 0xffffffec
   1e3e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e3e4:	add	r3, r3, #1
   1e3e8:	mov	r0, r3
   1e3ec:	bl	1dc4c <lchmod@@Base+0x442c>
   1e3f0:	mov	r3, r0
   1e3f4:	str	r3, [fp, #-8]
   1e3f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e3fc:	ldr	r2, [fp, #-8]
   1e400:	add	r3, r2, r3
   1e404:	mov	r2, #0
   1e408:	strb	r2, [r3]
   1e40c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e410:	mov	r2, r3
   1e414:	ldr	r1, [fp, #-16]
   1e418:	ldr	r0, [fp, #-8]
   1e41c:	bl	11580 <memcpy@plt>
   1e420:	mov	r3, r0
   1e424:	mov	r0, r3
   1e428:	sub	sp, fp, #4
   1e42c:	ldr	fp, [sp]
   1e430:	add	sp, sp, #4
   1e434:	pop	{pc}		; (ldr pc, [sp], #4)
   1e438:	str	fp, [sp, #-8]!
   1e43c:	str	lr, [sp, #4]
   1e440:	add	fp, sp, #4
   1e444:	sub	sp, sp, #8
   1e448:	str	r0, [fp, #-8]
   1e44c:	ldr	r0, [fp, #-8]
   1e450:	bl	11730 <strlen@plt>
   1e454:	mov	r3, r0
   1e458:	add	r3, r3, #1
   1e45c:	mov	r1, r3
   1e460:	ldr	r0, [fp, #-8]
   1e464:	bl	1e32c <lchmod@@Base+0x4b0c>
   1e468:	mov	r3, r0
   1e46c:	mov	r0, r3
   1e470:	sub	sp, fp, #4
   1e474:	ldr	fp, [sp]
   1e478:	add	sp, sp, #4
   1e47c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e480:	strd	r4, [sp, #-16]!
   1e484:	str	fp, [sp, #8]
   1e488:	str	lr, [sp, #12]
   1e48c:	add	fp, sp, #12
   1e490:	movw	r3, #8596	; 0x2194
   1e494:	movt	r3, #3
   1e498:	ldr	r4, [r3]
   1e49c:	movw	r0, #7164	; 0x1bfc
   1e4a0:	movt	r0, #2
   1e4a4:	bl	11718 <gettext@plt>
   1e4a8:	mov	r3, r0
   1e4ac:	movw	r2, #7184	; 0x1c10
   1e4b0:	movt	r2, #2
   1e4b4:	mov	r1, #0
   1e4b8:	mov	r0, r4
   1e4bc:	bl	1167c <error@plt>
   1e4c0:	bl	118c8 <abort@plt>
   1e4c4:	str	fp, [sp, #-8]!
   1e4c8:	str	lr, [sp, #4]
   1e4cc:	add	fp, sp, #4
   1e4d0:	sub	sp, sp, #24
   1e4d4:	str	r0, [fp, #-16]
   1e4d8:	str	r1, [fp, #-20]	; 0xffffffec
   1e4dc:	str	r2, [fp, #-24]	; 0xffffffe8
   1e4e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e4e4:	orr	r3, r3, #512	; 0x200
   1e4e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1e4ec:	mov	r1, r3
   1e4f0:	ldr	r0, [fp, #-16]
   1e4f4:	bl	14c10 <__assert_fail@plt+0x32f4>
   1e4f8:	str	r0, [fp, #-8]
   1e4fc:	ldr	r3, [fp, #-8]
   1e500:	cmp	r3, #0
   1e504:	bne	1e540 <lchmod@@Base+0x4d20>
   1e508:	bl	11778 <__errno_location@plt>
   1e50c:	mov	r3, r0
   1e510:	ldr	r3, [r3]
   1e514:	cmp	r3, #22
   1e518:	bne	1e53c <lchmod@@Base+0x4d1c>
   1e51c:	movw	r3, #7216	; 0x1c30
   1e520:	movt	r3, #2
   1e524:	mov	r2, #41	; 0x29
   1e528:	movw	r1, #7188	; 0x1c14
   1e52c:	movt	r1, #2
   1e530:	movw	r0, #7200	; 0x1c20
   1e534:	movt	r0, #2
   1e538:	bl	1191c <__assert_fail@plt>
   1e53c:	bl	1e480 <lchmod@@Base+0x4c60>
   1e540:	ldr	r3, [fp, #-8]
   1e544:	mov	r0, r3
   1e548:	sub	sp, fp, #4
   1e54c:	ldr	fp, [sp]
   1e550:	add	sp, sp, #4
   1e554:	pop	{pc}		; (ldr pc, [sp], #4)
   1e558:	push	{fp}		; (str fp, [sp, #-4]!)
   1e55c:	add	fp, sp, #0
   1e560:	sub	sp, sp, #12
   1e564:	str	r0, [fp, #-8]
   1e568:	str	r1, [fp, #-12]
   1e56c:	ldr	r3, [fp, #-8]
   1e570:	ldr	r3, [r3, #48]	; 0x30
   1e574:	and	r3, r3, #16
   1e578:	cmp	r3, #0
   1e57c:	beq	1e594 <lchmod@@Base+0x4d74>
   1e580:	ldr	r3, [fp, #-8]
   1e584:	ldr	r3, [r3, #48]	; 0x30
   1e588:	and	r3, r3, #1
   1e58c:	cmp	r3, #0
   1e590:	beq	1e5cc <lchmod@@Base+0x4dac>
   1e594:	ldr	r3, [fp, #-8]
   1e598:	ldr	r3, [r3, #48]	; 0x30
   1e59c:	and	r3, r3, #16
   1e5a0:	cmp	r3, #0
   1e5a4:	beq	1e5d4 <lchmod@@Base+0x4db4>
   1e5a8:	ldr	r3, [fp, #-8]
   1e5ac:	ldr	r3, [r3, #48]	; 0x30
   1e5b0:	and	r3, r3, #1
   1e5b4:	cmp	r3, #0
   1e5b8:	beq	1e5d4 <lchmod@@Base+0x4db4>
   1e5bc:	ldr	r3, [fp, #-12]
   1e5c0:	ldr	r3, [r3, #48]	; 0x30
   1e5c4:	cmp	r3, #0
   1e5c8:	beq	1e5d4 <lchmod@@Base+0x4db4>
   1e5cc:	mov	r3, #1
   1e5d0:	b	1e5d8 <lchmod@@Base+0x4db8>
   1e5d4:	mov	r3, #0
   1e5d8:	and	r3, r3, #1
   1e5dc:	uxtb	r3, r3
   1e5e0:	mov	r0, r3
   1e5e4:	add	sp, fp, #0
   1e5e8:	pop	{fp}		; (ldr fp, [sp], #4)
   1e5ec:	bx	lr
   1e5f0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1e5f4:	strd	r6, [sp, #8]
   1e5f8:	strd	r8, [sp, #16]
   1e5fc:	str	fp, [sp, #24]
   1e600:	add	fp, sp, #24
   1e604:	sub	sp, sp, #44	; 0x2c
   1e608:	str	r0, [fp, #-40]	; 0xffffffd8
   1e60c:	str	r1, [fp, #-44]	; 0xffffffd4
   1e610:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e614:	ldrd	r4, [r3]
   1e618:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1e61c:	mov	r6, r3
   1e620:	asr	r7, r6, #31
   1e624:	mov	r2, #0
   1e628:	mov	r3, #0
   1e62c:	strd	r2, [fp, #-60]	; 0xffffffc4
   1e630:	cmp	r6, #0
   1e634:	sbcs	r3, r7, #0
   1e638:	bge	1e650 <lchmod@@Base+0x4e30>
   1e63c:	orrs	r3, r4, r5
   1e640:	beq	1e650 <lchmod@@Base+0x4e30>
   1e644:	mov	r2, #1
   1e648:	mov	r3, #0
   1e64c:	strd	r2, [fp, #-60]	; 0xffffffc4
   1e650:	mov	r0, #0
   1e654:	mov	r1, #0
   1e658:	mov	r0, r7
   1e65c:	mov	r1, #0
   1e660:	mov	r2, #0
   1e664:	mov	r3, #0
   1e668:	mov	r2, r5
   1e66c:	mov	r3, #0
   1e670:	cmp	r0, #0
   1e674:	bne	1e698 <lchmod@@Base+0x4e78>
   1e678:	cmp	r2, #0
   1e67c:	bne	1e68c <lchmod@@Base+0x4e6c>
   1e680:	umull	r2, r3, r6, r4
   1e684:	strd	r2, [fp, #-52]	; 0xffffffcc
   1e688:	b	1e764 <lchmod@@Base+0x4f44>
   1e68c:	mov	r3, r2
   1e690:	mov	r2, r6
   1e694:	b	1e6a8 <lchmod@@Base+0x4e88>
   1e698:	cmp	r2, #0
   1e69c:	bne	1e720 <lchmod@@Base+0x4f00>
   1e6a0:	mov	r3, r0
   1e6a4:	mov	r2, r4
   1e6a8:	umull	r8, r9, r6, r4
   1e6ac:	umull	r2, r3, r2, r3
   1e6b0:	mov	r0, r2
   1e6b4:	mov	r1, r3
   1e6b8:	mov	r2, #0
   1e6bc:	mov	r3, #0
   1e6c0:	mov	r2, r9
   1e6c4:	mov	r3, #0
   1e6c8:	adds	ip, r0, r2
   1e6cc:	str	ip, [fp, #-68]	; 0xffffffbc
   1e6d0:	adc	r3, r1, r3
   1e6d4:	str	r3, [fp, #-64]	; 0xffffffc0
   1e6d8:	ldrd	r0, [fp, #-68]	; 0xffffffbc
   1e6dc:	mov	r2, #0
   1e6e0:	mov	r3, #0
   1e6e4:	mov	r2, r1
   1e6e8:	asr	r3, r1, #31
   1e6ec:	cmp	r2, #0
   1e6f0:	bne	1e73c <lchmod@@Base+0x4f1c>
   1e6f4:	mov	r2, #0
   1e6f8:	mov	r3, #0
   1e6fc:	mov	r3, r0
   1e700:	mov	r2, #0
   1e704:	mov	r0, r8
   1e708:	mov	r1, #0
   1e70c:	orr	ip, r2, r0
   1e710:	str	ip, [fp, #-52]	; 0xffffffcc
   1e714:	orr	r3, r3, r1
   1e718:	str	r3, [fp, #-48]	; 0xffffffd0
   1e71c:	b	1e764 <lchmod@@Base+0x4f44>
   1e720:	mul	r2, r4, r7
   1e724:	mul	r3, r6, r5
   1e728:	add	r1, r2, r3
   1e72c:	umull	r2, r3, r6, r4
   1e730:	add	r1, r1, r3
   1e734:	mov	r3, r1
   1e738:	strd	r2, [fp, #-52]	; 0xffffffcc
   1e73c:	mul	r2, r4, r7
   1e740:	mul	r3, r6, r5
   1e744:	add	r1, r2, r3
   1e748:	umull	r2, r3, r6, r4
   1e74c:	add	r1, r1, r3
   1e750:	mov	r3, r1
   1e754:	strd	r2, [fp, #-52]	; 0xffffffcc
   1e758:	mov	r2, #1
   1e75c:	mov	r3, #0
   1e760:	strd	r2, [fp, #-60]	; 0xffffffc4
   1e764:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   1e768:	strd	r2, [fp, #-36]	; 0xffffffdc
   1e76c:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   1e770:	mov	r3, r2
   1e774:	and	r3, r3, #1
   1e778:	uxtb	r3, r3
   1e77c:	cmp	r3, #0
   1e780:	beq	1e79c <lchmod@@Base+0x4f7c>
   1e784:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e788:	mvn	r2, #0
   1e78c:	mvn	r3, #0
   1e790:	strd	r2, [r1]
   1e794:	mov	r3, #1
   1e798:	b	1e7ac <lchmod@@Base+0x4f8c>
   1e79c:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1e7a0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e7a4:	strd	r2, [r1]
   1e7a8:	mov	r3, #0
   1e7ac:	mov	r0, r3
   1e7b0:	sub	sp, fp, #24
   1e7b4:	ldrd	r4, [sp]
   1e7b8:	ldrd	r6, [sp, #8]
   1e7bc:	ldrd	r8, [sp, #16]
   1e7c0:	ldr	fp, [sp, #24]
   1e7c4:	add	sp, sp, #28
   1e7c8:	bx	lr
   1e7cc:	str	fp, [sp, #-8]!
   1e7d0:	str	lr, [sp, #4]
   1e7d4:	add	fp, sp, #4
   1e7d8:	sub	sp, sp, #24
   1e7dc:	str	r0, [fp, #-16]
   1e7e0:	str	r1, [fp, #-20]	; 0xffffffec
   1e7e4:	str	r2, [fp, #-24]	; 0xffffffe8
   1e7e8:	mov	r3, #0
   1e7ec:	str	r3, [fp, #-8]
   1e7f0:	b	1e810 <lchmod@@Base+0x4ff0>
   1e7f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e7f8:	ldr	r0, [fp, #-16]
   1e7fc:	bl	1e5f0 <lchmod@@Base+0x4dd0>
   1e800:	mov	r2, r0
   1e804:	ldr	r3, [fp, #-8]
   1e808:	orr	r3, r3, r2
   1e80c:	str	r3, [fp, #-8]
   1e810:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e814:	sub	r2, r3, #1
   1e818:	str	r2, [fp, #-24]	; 0xffffffe8
   1e81c:	cmp	r3, #0
   1e820:	bne	1e7f4 <lchmod@@Base+0x4fd4>
   1e824:	ldr	r3, [fp, #-8]
   1e828:	mov	r0, r3
   1e82c:	sub	sp, fp, #4
   1e830:	ldr	fp, [sp]
   1e834:	add	sp, sp, #4
   1e838:	pop	{pc}		; (ldr pc, [sp], #4)
   1e83c:	str	fp, [sp, #-8]!
   1e840:	str	lr, [sp, #4]
   1e844:	add	fp, sp, #4
   1e848:	sub	sp, sp, #56	; 0x38
   1e84c:	str	r0, [fp, #-48]	; 0xffffffd0
   1e850:	str	r1, [fp, #-52]	; 0xffffffcc
   1e854:	str	r2, [fp, #-56]	; 0xffffffc8
   1e858:	str	r3, [fp, #-60]	; 0xffffffc4
   1e85c:	mov	r3, #0
   1e860:	str	r3, [fp, #-8]
   1e864:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1e868:	cmp	r3, #0
   1e86c:	blt	1e87c <lchmod@@Base+0x505c>
   1e870:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1e874:	cmp	r3, #36	; 0x24
   1e878:	ble	1e89c <lchmod@@Base+0x507c>
   1e87c:	movw	r3, #7284	; 0x1c74
   1e880:	movt	r3, #2
   1e884:	mov	r2, #85	; 0x55
   1e888:	movw	r1, #7228	; 0x1c3c
   1e88c:	movt	r1, #2
   1e890:	movw	r0, #7244	; 0x1c4c
   1e894:	movt	r0, #2
   1e898:	bl	1191c <__assert_fail@plt>
   1e89c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1e8a0:	cmp	r3, #0
   1e8a4:	bne	1e8b0 <lchmod@@Base+0x5090>
   1e8a8:	sub	r3, fp, #36	; 0x24
   1e8ac:	b	1e8b4 <lchmod@@Base+0x5094>
   1e8b0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1e8b4:	str	r3, [fp, #-32]	; 0xffffffe0
   1e8b8:	bl	11778 <__errno_location@plt>
   1e8bc:	mov	r2, r0
   1e8c0:	mov	r3, #0
   1e8c4:	str	r3, [r2]
   1e8c8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1e8cc:	str	r3, [fp, #-12]
   1e8d0:	ldr	r3, [fp, #-12]
   1e8d4:	ldrb	r3, [r3]
   1e8d8:	strb	r3, [fp, #-13]
   1e8dc:	b	1e8f8 <lchmod@@Base+0x50d8>
   1e8e0:	ldr	r3, [fp, #-12]
   1e8e4:	add	r3, r3, #1
   1e8e8:	str	r3, [fp, #-12]
   1e8ec:	ldr	r3, [fp, #-12]
   1e8f0:	ldrb	r3, [r3]
   1e8f4:	strb	r3, [fp, #-13]
   1e8f8:	bl	116f4 <__ctype_b_loc@plt>
   1e8fc:	mov	r3, r0
   1e900:	ldr	r2, [r3]
   1e904:	ldrb	r3, [fp, #-13]
   1e908:	lsl	r3, r3, #1
   1e90c:	add	r3, r2, r3
   1e910:	ldrh	r3, [r3]
   1e914:	and	r3, r3, #8192	; 0x2000
   1e918:	cmp	r3, #0
   1e91c:	bne	1e8e0 <lchmod@@Base+0x50c0>
   1e920:	ldrb	r3, [fp, #-13]
   1e924:	cmp	r3, #45	; 0x2d
   1e928:	bne	1e934 <lchmod@@Base+0x5114>
   1e92c:	mov	r3, #4
   1e930:	b	1ee7c <lchmod@@Base+0x565c>
   1e934:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1e938:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1e93c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1e940:	bl	117a8 <strtoumax@plt>
   1e944:	mov	r2, r0
   1e948:	mov	r3, r1
   1e94c:	strd	r2, [fp, #-44]	; 0xffffffd4
   1e950:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e954:	ldr	r3, [r3]
   1e958:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1e95c:	cmp	r2, r3
   1e960:	bne	1e9c0 <lchmod@@Base+0x51a0>
   1e964:	ldr	r3, [fp, #4]
   1e968:	cmp	r3, #0
   1e96c:	beq	1e9b8 <lchmod@@Base+0x5198>
   1e970:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e974:	ldr	r3, [r3]
   1e978:	ldrb	r3, [r3]
   1e97c:	cmp	r3, #0
   1e980:	beq	1e9b8 <lchmod@@Base+0x5198>
   1e984:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e988:	ldr	r3, [r3]
   1e98c:	ldrb	r3, [r3]
   1e990:	mov	r1, r3
   1e994:	ldr	r0, [fp, #4]
   1e998:	bl	11748 <strchr@plt>
   1e99c:	mov	r3, r0
   1e9a0:	cmp	r3, #0
   1e9a4:	beq	1e9b8 <lchmod@@Base+0x5198>
   1e9a8:	mov	r2, #1
   1e9ac:	mov	r3, #0
   1e9b0:	strd	r2, [fp, #-44]	; 0xffffffd4
   1e9b4:	b	1e9f8 <lchmod@@Base+0x51d8>
   1e9b8:	mov	r3, #4
   1e9bc:	b	1ee7c <lchmod@@Base+0x565c>
   1e9c0:	bl	11778 <__errno_location@plt>
   1e9c4:	mov	r3, r0
   1e9c8:	ldr	r3, [r3]
   1e9cc:	cmp	r3, #0
   1e9d0:	beq	1e9f8 <lchmod@@Base+0x51d8>
   1e9d4:	bl	11778 <__errno_location@plt>
   1e9d8:	mov	r3, r0
   1e9dc:	ldr	r3, [r3]
   1e9e0:	cmp	r3, #34	; 0x22
   1e9e4:	beq	1e9f0 <lchmod@@Base+0x51d0>
   1e9e8:	mov	r3, #4
   1e9ec:	b	1ee7c <lchmod@@Base+0x565c>
   1e9f0:	mov	r3, #1
   1e9f4:	str	r3, [fp, #-8]
   1e9f8:	ldr	r3, [fp, #4]
   1e9fc:	cmp	r3, #0
   1ea00:	bne	1ea18 <lchmod@@Base+0x51f8>
   1ea04:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1ea08:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1ea0c:	strd	r2, [r1]
   1ea10:	ldr	r3, [fp, #-8]
   1ea14:	b	1ee7c <lchmod@@Base+0x565c>
   1ea18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ea1c:	ldr	r3, [r3]
   1ea20:	ldrb	r3, [r3]
   1ea24:	cmp	r3, #0
   1ea28:	beq	1ee6c <lchmod@@Base+0x564c>
   1ea2c:	mov	r3, #1024	; 0x400
   1ea30:	str	r3, [fp, #-20]	; 0xffffffec
   1ea34:	mov	r3, #1
   1ea38:	str	r3, [fp, #-24]	; 0xffffffe8
   1ea3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ea40:	ldr	r3, [r3]
   1ea44:	ldrb	r3, [r3]
   1ea48:	mov	r1, r3
   1ea4c:	ldr	r0, [fp, #4]
   1ea50:	bl	11748 <strchr@plt>
   1ea54:	mov	r3, r0
   1ea58:	cmp	r3, #0
   1ea5c:	bne	1ea78 <lchmod@@Base+0x5258>
   1ea60:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1ea64:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1ea68:	strd	r2, [r1]
   1ea6c:	ldr	r3, [fp, #-8]
   1ea70:	orr	r3, r3, #2
   1ea74:	b	1ee7c <lchmod@@Base+0x565c>
   1ea78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ea7c:	ldr	r3, [r3]
   1ea80:	ldrb	r3, [r3]
   1ea84:	sub	r3, r3, #69	; 0x45
   1ea88:	cmp	r3, #47	; 0x2f
   1ea8c:	ldrls	pc, [pc, r3, lsl #2]
   1ea90:	b	1ebe4 <lchmod@@Base+0x53c4>
   1ea94:	andeq	lr, r1, r4, asr fp
   1ea98:	andeq	lr, r1, r4, ror #23
   1ea9c:	andeq	lr, r1, r4, asr fp
   1eaa0:	andeq	lr, r1, r4, ror #23
   1eaa4:	andeq	lr, r1, r4, ror #23
   1eaa8:	andeq	lr, r1, r4, ror #23
   1eaac:	andeq	lr, r1, r4, asr fp
   1eab0:	andeq	lr, r1, r4, ror #23
   1eab4:	andeq	lr, r1, r4, asr fp
   1eab8:	andeq	lr, r1, r4, ror #23
   1eabc:	andeq	lr, r1, r4, ror #23
   1eac0:	andeq	lr, r1, r4, asr fp
   1eac4:	andeq	lr, r1, r4, ror #23
   1eac8:	andeq	lr, r1, r4, ror #23
   1eacc:	andeq	lr, r1, r4, ror #23
   1ead0:	andeq	lr, r1, r4, asr fp
   1ead4:	andeq	lr, r1, r4, ror #23
   1ead8:	andeq	lr, r1, r4, ror #23
   1eadc:	andeq	lr, r1, r4, ror #23
   1eae0:	andeq	lr, r1, r4, ror #23
   1eae4:	andeq	lr, r1, r4, asr fp
   1eae8:	andeq	lr, r1, r4, asr fp
   1eaec:	andeq	lr, r1, r4, ror #23
   1eaf0:	andeq	lr, r1, r4, ror #23
   1eaf4:	andeq	lr, r1, r4, ror #23
   1eaf8:	andeq	lr, r1, r4, ror #23
   1eafc:	andeq	lr, r1, r4, ror #23
   1eb00:	andeq	lr, r1, r4, ror #23
   1eb04:	andeq	lr, r1, r4, ror #23
   1eb08:	andeq	lr, r1, r4, ror #23
   1eb0c:	andeq	lr, r1, r4, ror #23
   1eb10:	andeq	lr, r1, r4, ror #23
   1eb14:	andeq	lr, r1, r4, ror #23
   1eb18:	andeq	lr, r1, r4, ror #23
   1eb1c:	andeq	lr, r1, r4, asr fp
   1eb20:	andeq	lr, r1, r4, ror #23
   1eb24:	andeq	lr, r1, r4, ror #23
   1eb28:	andeq	lr, r1, r4, ror #23
   1eb2c:	andeq	lr, r1, r4, asr fp
   1eb30:	andeq	lr, r1, r4, ror #23
   1eb34:	andeq	lr, r1, r4, asr fp
   1eb38:	andeq	lr, r1, r4, ror #23
   1eb3c:	andeq	lr, r1, r4, ror #23
   1eb40:	andeq	lr, r1, r4, ror #23
   1eb44:	andeq	lr, r1, r4, ror #23
   1eb48:	andeq	lr, r1, r4, ror #23
   1eb4c:	andeq	lr, r1, r4, ror #23
   1eb50:	andeq	lr, r1, r4, asr fp
   1eb54:	mov	r1, #48	; 0x30
   1eb58:	ldr	r0, [fp, #4]
   1eb5c:	bl	11748 <strchr@plt>
   1eb60:	mov	r3, r0
   1eb64:	cmp	r3, #0
   1eb68:	beq	1ebd8 <lchmod@@Base+0x53b8>
   1eb6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eb70:	ldr	r3, [r3]
   1eb74:	add	r3, r3, #1
   1eb78:	ldrb	r3, [r3]
   1eb7c:	cmp	r3, #68	; 0x44
   1eb80:	beq	1ebc0 <lchmod@@Base+0x53a0>
   1eb84:	cmp	r3, #105	; 0x69
   1eb88:	beq	1eb98 <lchmod@@Base+0x5378>
   1eb8c:	cmp	r3, #66	; 0x42
   1eb90:	beq	1ebc0 <lchmod@@Base+0x53a0>
   1eb94:	b	1ebe4 <lchmod@@Base+0x53c4>
   1eb98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eb9c:	ldr	r3, [r3]
   1eba0:	add	r3, r3, #2
   1eba4:	ldrb	r3, [r3]
   1eba8:	cmp	r3, #66	; 0x42
   1ebac:	bne	1ebe0 <lchmod@@Base+0x53c0>
   1ebb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ebb4:	add	r3, r3, #2
   1ebb8:	str	r3, [fp, #-24]	; 0xffffffe8
   1ebbc:	b	1ebe0 <lchmod@@Base+0x53c0>
   1ebc0:	mov	r3, #1000	; 0x3e8
   1ebc4:	str	r3, [fp, #-20]	; 0xffffffec
   1ebc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ebcc:	add	r3, r3, #1
   1ebd0:	str	r3, [fp, #-24]	; 0xffffffe8
   1ebd4:	b	1ebe4 <lchmod@@Base+0x53c4>
   1ebd8:	nop	{0}
   1ebdc:	b	1ebe4 <lchmod@@Base+0x53c4>
   1ebe0:	nop	{0}
   1ebe4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ebe8:	ldr	r3, [r3]
   1ebec:	ldrb	r3, [r3]
   1ebf0:	sub	r3, r3, #66	; 0x42
   1ebf4:	cmp	r3, #53	; 0x35
   1ebf8:	ldrls	pc, [pc, r3, lsl #2]
   1ebfc:	b	1ee0c <lchmod@@Base+0x55ec>
   1ec00:	strdeq	lr, [r1], -r0
   1ec04:	andeq	lr, r1, ip, lsl #28
   1ec08:	andeq	lr, r1, ip, lsl #28
   1ec0c:	andeq	lr, r1, r4, lsl sp
   1ec10:	andeq	lr, r1, ip, lsl #28
   1ec14:	andeq	lr, r1, r0, lsr sp
   1ec18:	andeq	lr, r1, ip, lsl #28
   1ec1c:	andeq	lr, r1, ip, lsl #28
   1ec20:	andeq	lr, r1, ip, lsl #28
   1ec24:	andeq	lr, r1, ip, asr #26
   1ec28:	andeq	lr, r1, ip, lsl #28
   1ec2c:	andeq	lr, r1, r8, ror #26
   1ec30:	andeq	lr, r1, ip, lsl #28
   1ec34:	andeq	lr, r1, ip, lsl #28
   1ec38:	andeq	lr, r1, r4, lsl #27
   1ec3c:	andeq	lr, r1, ip, lsl #28
   1ec40:	andeq	lr, r1, ip, lsl #28
   1ec44:	andeq	lr, r1, ip, lsl #28
   1ec48:	andeq	lr, r1, r0, lsr #27
   1ec4c:	andeq	lr, r1, ip, lsl #28
   1ec50:	andeq	lr, r1, ip, lsl #28
   1ec54:	andeq	lr, r1, ip, lsl #28
   1ec58:	andeq	lr, r1, ip, lsl #28
   1ec5c:	ldrdeq	lr, [r1], -r4
   1ec60:	strdeq	lr, [r1], -r0
   1ec64:	andeq	lr, r1, ip, lsl #28
   1ec68:	andeq	lr, r1, ip, lsl #28
   1ec6c:	andeq	lr, r1, ip, lsl #28
   1ec70:	andeq	lr, r1, ip, lsl #28
   1ec74:	andeq	lr, r1, ip, lsl #28
   1ec78:	andeq	lr, r1, ip, lsl #28
   1ec7c:	andeq	lr, r1, ip, lsl #28
   1ec80:	ldrdeq	lr, [r1], -r8
   1ec84:	andeq	lr, r1, r8, lsl #26
   1ec88:	andeq	lr, r1, ip, lsl #28
   1ec8c:	andeq	lr, r1, ip, lsl #28
   1ec90:	andeq	lr, r1, ip, lsl #28
   1ec94:	andeq	lr, r1, r0, lsr sp
   1ec98:	andeq	lr, r1, ip, lsl #28
   1ec9c:	andeq	lr, r1, ip, lsl #28
   1eca0:	andeq	lr, r1, ip, lsl #28
   1eca4:	andeq	lr, r1, ip, asr #26
   1eca8:	andeq	lr, r1, ip, lsl #28
   1ecac:	andeq	lr, r1, r8, ror #26
   1ecb0:	andeq	lr, r1, ip, lsl #28
   1ecb4:	andeq	lr, r1, ip, lsl #28
   1ecb8:	andeq	lr, r1, ip, lsl #28
   1ecbc:	andeq	lr, r1, ip, lsl #28
   1ecc0:	andeq	lr, r1, ip, lsl #28
   1ecc4:	andeq	lr, r1, ip, lsl #28
   1ecc8:	andeq	lr, r1, r0, lsr #27
   1eccc:	andeq	lr, r1, ip, lsl #28
   1ecd0:	andeq	lr, r1, ip, lsl #28
   1ecd4:			; <UNDEFINED> instruction: 0x0001edbc
   1ecd8:	sub	r3, fp, #44	; 0x2c
   1ecdc:	mov	r1, #512	; 0x200
   1ece0:	mov	r0, r3
   1ece4:	bl	1e5f0 <lchmod@@Base+0x4dd0>
   1ece8:	str	r0, [fp, #-28]	; 0xffffffe4
   1ecec:	b	1ee24 <lchmod@@Base+0x5604>
   1ecf0:	sub	r3, fp, #44	; 0x2c
   1ecf4:	mov	r1, #1024	; 0x400
   1ecf8:	mov	r0, r3
   1ecfc:	bl	1e5f0 <lchmod@@Base+0x4dd0>
   1ed00:	str	r0, [fp, #-28]	; 0xffffffe4
   1ed04:	b	1ee24 <lchmod@@Base+0x5604>
   1ed08:	mov	r3, #0
   1ed0c:	str	r3, [fp, #-28]	; 0xffffffe4
   1ed10:	b	1ee24 <lchmod@@Base+0x5604>
   1ed14:	sub	r3, fp, #44	; 0x2c
   1ed18:	mov	r2, #6
   1ed1c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ed20:	mov	r0, r3
   1ed24:	bl	1e7cc <lchmod@@Base+0x4fac>
   1ed28:	str	r0, [fp, #-28]	; 0xffffffe4
   1ed2c:	b	1ee24 <lchmod@@Base+0x5604>
   1ed30:	sub	r3, fp, #44	; 0x2c
   1ed34:	mov	r2, #3
   1ed38:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ed3c:	mov	r0, r3
   1ed40:	bl	1e7cc <lchmod@@Base+0x4fac>
   1ed44:	str	r0, [fp, #-28]	; 0xffffffe4
   1ed48:	b	1ee24 <lchmod@@Base+0x5604>
   1ed4c:	sub	r3, fp, #44	; 0x2c
   1ed50:	mov	r2, #1
   1ed54:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ed58:	mov	r0, r3
   1ed5c:	bl	1e7cc <lchmod@@Base+0x4fac>
   1ed60:	str	r0, [fp, #-28]	; 0xffffffe4
   1ed64:	b	1ee24 <lchmod@@Base+0x5604>
   1ed68:	sub	r3, fp, #44	; 0x2c
   1ed6c:	mov	r2, #2
   1ed70:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ed74:	mov	r0, r3
   1ed78:	bl	1e7cc <lchmod@@Base+0x4fac>
   1ed7c:	str	r0, [fp, #-28]	; 0xffffffe4
   1ed80:	b	1ee24 <lchmod@@Base+0x5604>
   1ed84:	sub	r3, fp, #44	; 0x2c
   1ed88:	mov	r2, #5
   1ed8c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ed90:	mov	r0, r3
   1ed94:	bl	1e7cc <lchmod@@Base+0x4fac>
   1ed98:	str	r0, [fp, #-28]	; 0xffffffe4
   1ed9c:	b	1ee24 <lchmod@@Base+0x5604>
   1eda0:	sub	r3, fp, #44	; 0x2c
   1eda4:	mov	r2, #4
   1eda8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1edac:	mov	r0, r3
   1edb0:	bl	1e7cc <lchmod@@Base+0x4fac>
   1edb4:	str	r0, [fp, #-28]	; 0xffffffe4
   1edb8:	b	1ee24 <lchmod@@Base+0x5604>
   1edbc:	sub	r3, fp, #44	; 0x2c
   1edc0:	mov	r1, #2
   1edc4:	mov	r0, r3
   1edc8:	bl	1e5f0 <lchmod@@Base+0x4dd0>
   1edcc:	str	r0, [fp, #-28]	; 0xffffffe4
   1edd0:	b	1ee24 <lchmod@@Base+0x5604>
   1edd4:	sub	r3, fp, #44	; 0x2c
   1edd8:	mov	r2, #8
   1eddc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ede0:	mov	r0, r3
   1ede4:	bl	1e7cc <lchmod@@Base+0x4fac>
   1ede8:	str	r0, [fp, #-28]	; 0xffffffe4
   1edec:	b	1ee24 <lchmod@@Base+0x5604>
   1edf0:	sub	r3, fp, #44	; 0x2c
   1edf4:	mov	r2, #7
   1edf8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1edfc:	mov	r0, r3
   1ee00:	bl	1e7cc <lchmod@@Base+0x4fac>
   1ee04:	str	r0, [fp, #-28]	; 0xffffffe4
   1ee08:	b	1ee24 <lchmod@@Base+0x5604>
   1ee0c:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1ee10:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1ee14:	strd	r2, [r1]
   1ee18:	ldr	r3, [fp, #-8]
   1ee1c:	orr	r3, r3, #2
   1ee20:	b	1ee7c <lchmod@@Base+0x565c>
   1ee24:	ldr	r2, [fp, #-8]
   1ee28:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ee2c:	orr	r3, r2, r3
   1ee30:	str	r3, [fp, #-8]
   1ee34:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ee38:	ldr	r2, [r3]
   1ee3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ee40:	add	r2, r2, r3
   1ee44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ee48:	str	r2, [r3]
   1ee4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ee50:	ldr	r3, [r3]
   1ee54:	ldrb	r3, [r3]
   1ee58:	cmp	r3, #0
   1ee5c:	beq	1ee6c <lchmod@@Base+0x564c>
   1ee60:	ldr	r3, [fp, #-8]
   1ee64:	orr	r3, r3, #2
   1ee68:	str	r3, [fp, #-8]
   1ee6c:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1ee70:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1ee74:	strd	r2, [r1]
   1ee78:	ldr	r3, [fp, #-8]
   1ee7c:	mov	r0, r3
   1ee80:	sub	sp, fp, #4
   1ee84:	ldr	fp, [sp]
   1ee88:	add	sp, sp, #4
   1ee8c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ee90:	str	fp, [sp, #-8]!
   1ee94:	str	lr, [sp, #4]
   1ee98:	add	fp, sp, #4
   1ee9c:	sub	sp, sp, #16
   1eea0:	str	r0, [fp, #-16]
   1eea4:	str	r1, [fp, #-20]	; 0xffffffec
   1eea8:	ldr	r3, [fp, #-16]
   1eeac:	cmp	r3, #0
   1eeb0:	beq	1eec0 <lchmod@@Base+0x56a0>
   1eeb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eeb8:	cmp	r3, #0
   1eebc:	bne	1eed0 <lchmod@@Base+0x56b0>
   1eec0:	mov	r3, #1
   1eec4:	str	r3, [fp, #-20]	; 0xffffffec
   1eec8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eecc:	str	r3, [fp, #-16]
   1eed0:	mov	ip, #0
   1eed4:	ldr	r2, [fp, #-16]
   1eed8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eedc:	umull	r0, r1, r2, r3
   1eee0:	mov	r2, #0
   1eee4:	mov	r3, #0
   1eee8:	mov	r2, r1
   1eeec:	mov	r3, #0
   1eef0:	cmp	r2, #0
   1eef4:	beq	1eefc <lchmod@@Base+0x56dc>
   1eef8:	mov	ip, #1
   1eefc:	cmp	r0, #0
   1ef00:	bge	1ef08 <lchmod@@Base+0x56e8>
   1ef04:	mov	ip, #1
   1ef08:	mov	r3, ip
   1ef0c:	and	r3, r3, #1
   1ef10:	uxtb	r3, r3
   1ef14:	cmp	r3, #0
   1ef18:	beq	1ef34 <lchmod@@Base+0x5714>
   1ef1c:	bl	11778 <__errno_location@plt>
   1ef20:	mov	r2, r0
   1ef24:	mov	r3, #12
   1ef28:	str	r3, [r2]
   1ef2c:	mov	r3, #0
   1ef30:	b	1ef4c <lchmod@@Base+0x572c>
   1ef34:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ef38:	ldr	r0, [fp, #-16]
   1ef3c:	bl	114d8 <calloc@plt>
   1ef40:	mov	r3, r0
   1ef44:	str	r3, [fp, #-8]
   1ef48:	ldr	r3, [fp, #-8]
   1ef4c:	mov	r0, r3
   1ef50:	sub	sp, fp, #4
   1ef54:	ldr	fp, [sp]
   1ef58:	add	sp, sp, #4
   1ef5c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ef60:	str	fp, [sp, #-8]!
   1ef64:	str	lr, [sp, #4]
   1ef68:	add	fp, sp, #4
   1ef6c:	sub	sp, sp, #16
   1ef70:	str	r0, [fp, #-16]
   1ef74:	ldr	r3, [fp, #-16]
   1ef78:	cmp	r3, #0
   1ef7c:	bne	1ef88 <lchmod@@Base+0x5768>
   1ef80:	mov	r3, #1
   1ef84:	str	r3, [fp, #-16]
   1ef88:	mov	r2, #0
   1ef8c:	ldr	r3, [fp, #-16]
   1ef90:	cmp	r3, #0
   1ef94:	bge	1ef9c <lchmod@@Base+0x577c>
   1ef98:	mov	r2, #1
   1ef9c:	mov	r3, r2
   1efa0:	and	r3, r3, #1
   1efa4:	uxtb	r3, r3
   1efa8:	cmp	r3, #0
   1efac:	beq	1efc8 <lchmod@@Base+0x57a8>
   1efb0:	bl	11778 <__errno_location@plt>
   1efb4:	mov	r2, r0
   1efb8:	mov	r3, #12
   1efbc:	str	r3, [r2]
   1efc0:	mov	r3, #0
   1efc4:	b	1efdc <lchmod@@Base+0x57bc>
   1efc8:	ldr	r0, [fp, #-16]
   1efcc:	bl	116a0 <malloc@plt>
   1efd0:	mov	r3, r0
   1efd4:	str	r3, [fp, #-8]
   1efd8:	ldr	r3, [fp, #-8]
   1efdc:	mov	r0, r3
   1efe0:	sub	sp, fp, #4
   1efe4:	ldr	fp, [sp]
   1efe8:	add	sp, sp, #4
   1efec:	pop	{pc}		; (ldr pc, [sp], #4)
   1eff0:	str	fp, [sp, #-8]!
   1eff4:	str	lr, [sp, #4]
   1eff8:	add	fp, sp, #4
   1effc:	sub	sp, sp, #16
   1f000:	str	r0, [fp, #-16]
   1f004:	str	r1, [fp, #-20]	; 0xffffffec
   1f008:	ldr	r3, [fp, #-16]
   1f00c:	cmp	r3, #0
   1f010:	bne	1f024 <lchmod@@Base+0x5804>
   1f014:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f018:	bl	1ef60 <lchmod@@Base+0x5740>
   1f01c:	mov	r3, r0
   1f020:	b	1f094 <lchmod@@Base+0x5874>
   1f024:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f028:	cmp	r3, #0
   1f02c:	bne	1f040 <lchmod@@Base+0x5820>
   1f030:	ldr	r0, [fp, #-16]
   1f034:	bl	143a8 <__assert_fail@plt+0x2a8c>
   1f038:	mov	r3, #0
   1f03c:	b	1f094 <lchmod@@Base+0x5874>
   1f040:	mov	r2, #0
   1f044:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f048:	cmp	r3, #0
   1f04c:	bge	1f054 <lchmod@@Base+0x5834>
   1f050:	mov	r2, #1
   1f054:	mov	r3, r2
   1f058:	and	r3, r3, #1
   1f05c:	uxtb	r3, r3
   1f060:	cmp	r3, #0
   1f064:	beq	1f080 <lchmod@@Base+0x5860>
   1f068:	bl	11778 <__errno_location@plt>
   1f06c:	mov	r2, r0
   1f070:	mov	r3, #12
   1f074:	str	r3, [r2]
   1f078:	mov	r3, #0
   1f07c:	b	1f094 <lchmod@@Base+0x5874>
   1f080:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f084:	ldr	r0, [fp, #-16]
   1f088:	bl	115c8 <realloc@plt>
   1f08c:	str	r0, [fp, #-8]
   1f090:	ldr	r3, [fp, #-8]
   1f094:	mov	r0, r3
   1f098:	sub	sp, fp, #4
   1f09c:	ldr	fp, [sp]
   1f0a0:	add	sp, sp, #4
   1f0a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f0a8:	push	{fp}		; (str fp, [sp, #-4]!)
   1f0ac:	add	fp, sp, #0
   1f0b0:	sub	sp, sp, #28
   1f0b4:	str	r0, [fp, #-24]	; 0xffffffe8
   1f0b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f0bc:	str	r3, [fp, #-8]
   1f0c0:	mov	r3, #0
   1f0c4:	strb	r3, [fp, #-13]
   1f0c8:	b	1f0d8 <lchmod@@Base+0x58b8>
   1f0cc:	ldr	r3, [fp, #-8]
   1f0d0:	add	r3, r3, #1
   1f0d4:	str	r3, [fp, #-8]
   1f0d8:	ldr	r3, [fp, #-8]
   1f0dc:	ldrb	r3, [r3]
   1f0e0:	cmp	r3, #47	; 0x2f
   1f0e4:	beq	1f0cc <lchmod@@Base+0x58ac>
   1f0e8:	ldr	r3, [fp, #-8]
   1f0ec:	str	r3, [fp, #-12]
   1f0f0:	b	1f138 <lchmod@@Base+0x5918>
   1f0f4:	ldr	r3, [fp, #-12]
   1f0f8:	ldrb	r3, [r3]
   1f0fc:	cmp	r3, #47	; 0x2f
   1f100:	bne	1f110 <lchmod@@Base+0x58f0>
   1f104:	mov	r3, #1
   1f108:	strb	r3, [fp, #-13]
   1f10c:	b	1f12c <lchmod@@Base+0x590c>
   1f110:	ldrb	r3, [fp, #-13]
   1f114:	cmp	r3, #0
   1f118:	beq	1f12c <lchmod@@Base+0x590c>
   1f11c:	ldr	r3, [fp, #-12]
   1f120:	str	r3, [fp, #-8]
   1f124:	mov	r3, #0
   1f128:	strb	r3, [fp, #-13]
   1f12c:	ldr	r3, [fp, #-12]
   1f130:	add	r3, r3, #1
   1f134:	str	r3, [fp, #-12]
   1f138:	ldr	r3, [fp, #-12]
   1f13c:	ldrb	r3, [r3]
   1f140:	cmp	r3, #0
   1f144:	bne	1f0f4 <lchmod@@Base+0x58d4>
   1f148:	ldr	r3, [fp, #-8]
   1f14c:	mov	r0, r3
   1f150:	add	sp, fp, #0
   1f154:	pop	{fp}		; (ldr fp, [sp], #4)
   1f158:	bx	lr
   1f15c:	str	fp, [sp, #-8]!
   1f160:	str	lr, [sp, #4]
   1f164:	add	fp, sp, #4
   1f168:	sub	sp, sp, #16
   1f16c:	str	r0, [fp, #-16]
   1f170:	mov	r3, #0
   1f174:	str	r3, [fp, #-12]
   1f178:	ldr	r0, [fp, #-16]
   1f17c:	bl	11730 <strlen@plt>
   1f180:	str	r0, [fp, #-8]
   1f184:	b	1f194 <lchmod@@Base+0x5974>
   1f188:	ldr	r3, [fp, #-8]
   1f18c:	sub	r3, r3, #1
   1f190:	str	r3, [fp, #-8]
   1f194:	ldr	r3, [fp, #-8]
   1f198:	cmp	r3, #1
   1f19c:	bls	1f1bc <lchmod@@Base+0x599c>
   1f1a0:	ldr	r3, [fp, #-8]
   1f1a4:	sub	r3, r3, #1
   1f1a8:	ldr	r2, [fp, #-16]
   1f1ac:	add	r3, r2, r3
   1f1b0:	ldrb	r3, [r3]
   1f1b4:	cmp	r3, #47	; 0x2f
   1f1b8:	beq	1f188 <lchmod@@Base+0x5968>
   1f1bc:	ldr	r3, [fp, #-8]
   1f1c0:	mov	r0, r3
   1f1c4:	sub	sp, fp, #4
   1f1c8:	ldr	fp, [sp]
   1f1cc:	add	sp, sp, #4
   1f1d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f1d4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1f1d8:	strd	r6, [sp, #8]
   1f1dc:	strd	r8, [sp, #16]
   1f1e0:	str	fp, [sp, #24]
   1f1e4:	add	fp, sp, #24
   1f1e8:	sub	sp, sp, #20
   1f1ec:	strd	r0, [fp, #-36]	; 0xffffffdc
   1f1f0:	str	r2, [fp, #-40]	; 0xffffffd8
   1f1f4:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1f1f8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1f1fc:	sub	ip, r1, #32
   1f200:	rsb	r0, r1, #32
   1f204:	lsl	r7, r3, r1
   1f208:	orr	r7, r7, r2, lsl ip
   1f20c:	orr	r7, r7, r2, lsr r0
   1f210:	lsl	r6, r2, r1
   1f214:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1f218:	rsb	r1, r1, #0
   1f21c:	and	r1, r1, #63	; 0x3f
   1f220:	rsb	ip, r1, #32
   1f224:	sub	r0, r1, #32
   1f228:	lsr	r4, r2, r1
   1f22c:	orr	r4, r4, r3, lsl ip
   1f230:	orr	r4, r4, r3, lsr r0
   1f234:	lsr	r5, r3, r1
   1f238:	orr	r8, r6, r4
   1f23c:	orr	r9, r7, r5
   1f240:	mov	r4, r8
   1f244:	mov	r5, r9
   1f248:	mov	r2, r4
   1f24c:	mov	r3, r5
   1f250:	mov	r0, r2
   1f254:	mov	r1, r3
   1f258:	sub	sp, fp, #24
   1f25c:	ldrd	r4, [sp]
   1f260:	ldrd	r6, [sp, #8]
   1f264:	ldrd	r8, [sp, #16]
   1f268:	ldr	fp, [sp, #24]
   1f26c:	add	sp, sp, #28
   1f270:	bx	lr
   1f274:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1f278:	strd	r6, [sp, #8]
   1f27c:	strd	r8, [sp, #16]
   1f280:	str	fp, [sp, #24]
   1f284:	add	fp, sp, #24
   1f288:	sub	sp, sp, #20
   1f28c:	strd	r0, [fp, #-36]	; 0xffffffdc
   1f290:	str	r2, [fp, #-40]	; 0xffffffd8
   1f294:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1f298:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1f29c:	rsb	ip, r1, #32
   1f2a0:	sub	r0, r1, #32
   1f2a4:	lsr	r6, r2, r1
   1f2a8:	orr	r6, r6, r3, lsl ip
   1f2ac:	orr	r6, r6, r3, lsr r0
   1f2b0:	lsr	r7, r3, r1
   1f2b4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1f2b8:	rsb	r1, r1, #0
   1f2bc:	and	r1, r1, #63	; 0x3f
   1f2c0:	sub	ip, r1, #32
   1f2c4:	rsb	r0, r1, #32
   1f2c8:	lsl	r5, r3, r1
   1f2cc:	orr	r5, r5, r2, lsl ip
   1f2d0:	orr	r5, r5, r2, lsr r0
   1f2d4:	lsl	r4, r2, r1
   1f2d8:	orr	r8, r6, r4
   1f2dc:	orr	r9, r7, r5
   1f2e0:	mov	r4, r8
   1f2e4:	mov	r5, r9
   1f2e8:	mov	r2, r4
   1f2ec:	mov	r3, r5
   1f2f0:	mov	r0, r2
   1f2f4:	mov	r1, r3
   1f2f8:	sub	sp, fp, #24
   1f2fc:	ldrd	r4, [sp]
   1f300:	ldrd	r6, [sp, #8]
   1f304:	ldrd	r8, [sp, #16]
   1f308:	ldr	fp, [sp, #24]
   1f30c:	add	sp, sp, #28
   1f310:	bx	lr
   1f314:	push	{fp}		; (str fp, [sp, #-4]!)
   1f318:	add	fp, sp, #0
   1f31c:	sub	sp, sp, #12
   1f320:	str	r0, [fp, #-8]
   1f324:	str	r1, [fp, #-12]
   1f328:	ldr	r2, [fp, #-8]
   1f32c:	ldr	r3, [fp, #-12]
   1f330:	rsb	r3, r3, #32
   1f334:	ror	r3, r2, r3
   1f338:	mov	r0, r3
   1f33c:	add	sp, fp, #0
   1f340:	pop	{fp}		; (ldr fp, [sp], #4)
   1f344:	bx	lr
   1f348:	push	{fp}		; (str fp, [sp, #-4]!)
   1f34c:	add	fp, sp, #0
   1f350:	sub	sp, sp, #12
   1f354:	str	r0, [fp, #-8]
   1f358:	str	r1, [fp, #-12]
   1f35c:	ldr	r2, [fp, #-8]
   1f360:	ldr	r3, [fp, #-12]
   1f364:	ror	r3, r2, r3
   1f368:	mov	r0, r3
   1f36c:	add	sp, fp, #0
   1f370:	pop	{fp}		; (ldr fp, [sp], #4)
   1f374:	bx	lr
   1f378:	push	{fp}		; (str fp, [sp, #-4]!)
   1f37c:	add	fp, sp, #0
   1f380:	sub	sp, sp, #12
   1f384:	str	r0, [fp, #-8]
   1f388:	str	r1, [fp, #-12]
   1f38c:	ldr	r2, [fp, #-8]
   1f390:	ldr	r3, [fp, #-12]
   1f394:	rsb	r3, r3, #32
   1f398:	ror	r3, r2, r3
   1f39c:	mov	r0, r3
   1f3a0:	add	sp, fp, #0
   1f3a4:	pop	{fp}		; (ldr fp, [sp], #4)
   1f3a8:	bx	lr
   1f3ac:	push	{fp}		; (str fp, [sp, #-4]!)
   1f3b0:	add	fp, sp, #0
   1f3b4:	sub	sp, sp, #12
   1f3b8:	str	r0, [fp, #-8]
   1f3bc:	str	r1, [fp, #-12]
   1f3c0:	ldr	r2, [fp, #-8]
   1f3c4:	ldr	r3, [fp, #-12]
   1f3c8:	ror	r3, r2, r3
   1f3cc:	mov	r0, r3
   1f3d0:	add	sp, fp, #0
   1f3d4:	pop	{fp}		; (ldr fp, [sp], #4)
   1f3d8:	bx	lr
   1f3dc:	push	{fp}		; (str fp, [sp, #-4]!)
   1f3e0:	add	fp, sp, #0
   1f3e4:	sub	sp, sp, #12
   1f3e8:	mov	r3, r0
   1f3ec:	str	r1, [fp, #-12]
   1f3f0:	strh	r3, [fp, #-6]
   1f3f4:	ldrh	r2, [fp, #-6]
   1f3f8:	ldr	r3, [fp, #-12]
   1f3fc:	lsl	r3, r2, r3
   1f400:	uxth	r2, r3
   1f404:	ldrh	r1, [fp, #-6]
   1f408:	ldr	r3, [fp, #-12]
   1f40c:	rsb	r3, r3, #16
   1f410:	lsr	r3, r1, r3
   1f414:	uxth	r3, r3
   1f418:	orr	r3, r2, r3
   1f41c:	uxth	r3, r3
   1f420:	mov	r0, r3
   1f424:	add	sp, fp, #0
   1f428:	pop	{fp}		; (ldr fp, [sp], #4)
   1f42c:	bx	lr
   1f430:	push	{fp}		; (str fp, [sp, #-4]!)
   1f434:	add	fp, sp, #0
   1f438:	sub	sp, sp, #12
   1f43c:	mov	r3, r0
   1f440:	str	r1, [fp, #-12]
   1f444:	strh	r3, [fp, #-6]
   1f448:	ldrh	r2, [fp, #-6]
   1f44c:	ldr	r3, [fp, #-12]
   1f450:	lsr	r3, r2, r3
   1f454:	uxth	r2, r3
   1f458:	ldrh	r1, [fp, #-6]
   1f45c:	ldr	r3, [fp, #-12]
   1f460:	rsb	r3, r3, #16
   1f464:	lsl	r3, r1, r3
   1f468:	uxth	r3, r3
   1f46c:	orr	r3, r2, r3
   1f470:	uxth	r3, r3
   1f474:	mov	r0, r3
   1f478:	add	sp, fp, #0
   1f47c:	pop	{fp}		; (ldr fp, [sp], #4)
   1f480:	bx	lr
   1f484:	push	{fp}		; (str fp, [sp, #-4]!)
   1f488:	add	fp, sp, #0
   1f48c:	sub	sp, sp, #12
   1f490:	mov	r3, r0
   1f494:	str	r1, [fp, #-12]
   1f498:	strb	r3, [fp, #-5]
   1f49c:	ldrb	r2, [fp, #-5]
   1f4a0:	ldr	r3, [fp, #-12]
   1f4a4:	lsl	r3, r2, r3
   1f4a8:	uxtb	r2, r3
   1f4ac:	ldrb	r1, [fp, #-5]
   1f4b0:	ldr	r3, [fp, #-12]
   1f4b4:	rsb	r3, r3, #8
   1f4b8:	lsr	r3, r1, r3
   1f4bc:	uxtb	r3, r3
   1f4c0:	orr	r3, r2, r3
   1f4c4:	uxtb	r3, r3
   1f4c8:	mov	r0, r3
   1f4cc:	add	sp, fp, #0
   1f4d0:	pop	{fp}		; (ldr fp, [sp], #4)
   1f4d4:	bx	lr
   1f4d8:	push	{fp}		; (str fp, [sp, #-4]!)
   1f4dc:	add	fp, sp, #0
   1f4e0:	sub	sp, sp, #12
   1f4e4:	mov	r3, r0
   1f4e8:	str	r1, [fp, #-12]
   1f4ec:	strb	r3, [fp, #-5]
   1f4f0:	ldrb	r2, [fp, #-5]
   1f4f4:	ldr	r3, [fp, #-12]
   1f4f8:	lsr	r3, r2, r3
   1f4fc:	uxtb	r2, r3
   1f500:	ldrb	r1, [fp, #-5]
   1f504:	ldr	r3, [fp, #-12]
   1f508:	rsb	r3, r3, #8
   1f50c:	lsl	r3, r1, r3
   1f510:	uxtb	r3, r3
   1f514:	orr	r3, r2, r3
   1f518:	uxtb	r3, r3
   1f51c:	mov	r0, r3
   1f520:	add	sp, fp, #0
   1f524:	pop	{fp}		; (ldr fp, [sp], #4)
   1f528:	bx	lr
   1f52c:	strd	r4, [sp, #-16]!
   1f530:	str	fp, [sp, #8]
   1f534:	str	lr, [sp, #12]
   1f538:	add	fp, sp, #12
   1f53c:	sub	sp, sp, #16
   1f540:	str	r0, [fp, #-24]	; 0xffffffe8
   1f544:	str	r1, [fp, #-28]	; 0xffffffe4
   1f548:	ldr	r5, [fp, #-24]	; 0xffffffe8
   1f54c:	ldr	r4, [fp, #-28]	; 0xffffffe4
   1f550:	cmp	r5, r4
   1f554:	bne	1f560 <lchmod@@Base+0x5d40>
   1f558:	mov	r3, #0
   1f55c:	b	1f5c0 <lchmod@@Base+0x5da0>
   1f560:	ldrb	r3, [r5]
   1f564:	mov	r0, r3
   1f568:	bl	20850 <lchmod@@Base+0x7030>
   1f56c:	mov	r3, r0
   1f570:	strb	r3, [fp, #-13]
   1f574:	ldrb	r3, [r4]
   1f578:	mov	r0, r3
   1f57c:	bl	20850 <lchmod@@Base+0x7030>
   1f580:	mov	r3, r0
   1f584:	strb	r3, [fp, #-14]
   1f588:	ldrb	r3, [fp, #-13]
   1f58c:	cmp	r3, #0
   1f590:	beq	1f5b0 <lchmod@@Base+0x5d90>
   1f594:	add	r5, r5, #1
   1f598:	add	r4, r4, #1
   1f59c:	ldrb	r2, [fp, #-13]
   1f5a0:	ldrb	r3, [fp, #-14]
   1f5a4:	cmp	r2, r3
   1f5a8:	beq	1f560 <lchmod@@Base+0x5d40>
   1f5ac:	b	1f5b4 <lchmod@@Base+0x5d94>
   1f5b0:	nop	{0}
   1f5b4:	ldrb	r2, [fp, #-13]
   1f5b8:	ldrb	r3, [fp, #-14]
   1f5bc:	sub	r3, r2, r3
   1f5c0:	mov	r0, r3
   1f5c4:	sub	sp, fp, #12
   1f5c8:	ldrd	r4, [sp]
   1f5cc:	ldr	fp, [sp, #8]
   1f5d0:	add	sp, sp, #12
   1f5d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f5d8:	str	fp, [sp, #-8]!
   1f5dc:	str	lr, [sp, #4]
   1f5e0:	add	fp, sp, #4
   1f5e4:	sub	sp, sp, #16
   1f5e8:	str	r0, [fp, #-16]
   1f5ec:	ldr	r0, [fp, #-16]
   1f5f0:	bl	11658 <__fpending@plt>
   1f5f4:	mov	r3, r0
   1f5f8:	cmp	r3, #0
   1f5fc:	movne	r3, #1
   1f600:	moveq	r3, #0
   1f604:	strb	r3, [fp, #-5]
   1f608:	ldr	r0, [fp, #-16]
   1f60c:	bl	11664 <ferror_unlocked@plt>
   1f610:	mov	r3, r0
   1f614:	cmp	r3, #0
   1f618:	movne	r3, #1
   1f61c:	moveq	r3, #0
   1f620:	strb	r3, [fp, #-6]
   1f624:	ldr	r0, [fp, #-16]
   1f628:	bl	1f884 <lchmod@@Base+0x6064>
   1f62c:	mov	r3, r0
   1f630:	cmp	r3, #0
   1f634:	movne	r3, #1
   1f638:	moveq	r3, #0
   1f63c:	strb	r3, [fp, #-7]
   1f640:	ldrb	r3, [fp, #-6]
   1f644:	cmp	r3, #0
   1f648:	bne	1f678 <lchmod@@Base+0x5e58>
   1f64c:	ldrb	r3, [fp, #-7]
   1f650:	cmp	r3, #0
   1f654:	beq	1f6a4 <lchmod@@Base+0x5e84>
   1f658:	ldrb	r3, [fp, #-5]
   1f65c:	cmp	r3, #0
   1f660:	bne	1f678 <lchmod@@Base+0x5e58>
   1f664:	bl	11778 <__errno_location@plt>
   1f668:	mov	r3, r0
   1f66c:	ldr	r3, [r3]
   1f670:	cmp	r3, #9
   1f674:	beq	1f6a4 <lchmod@@Base+0x5e84>
   1f678:	ldrb	r3, [fp, #-7]
   1f67c:	eor	r3, r3, #1
   1f680:	uxtb	r3, r3
   1f684:	cmp	r3, #0
   1f688:	beq	1f69c <lchmod@@Base+0x5e7c>
   1f68c:	bl	11778 <__errno_location@plt>
   1f690:	mov	r2, r0
   1f694:	mov	r3, #0
   1f698:	str	r3, [r2]
   1f69c:	mvn	r3, #0
   1f6a0:	b	1f6a8 <lchmod@@Base+0x5e88>
   1f6a4:	mov	r3, #0
   1f6a8:	mov	r0, r3
   1f6ac:	sub	sp, fp, #4
   1f6b0:	ldr	fp, [sp]
   1f6b4:	add	sp, sp, #4
   1f6b8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f6bc:	strd	r4, [sp, #-12]!
   1f6c0:	str	fp, [sp, #8]
   1f6c4:	add	fp, sp, #8
   1f6c8:	sub	sp, sp, #12
   1f6cc:	strd	r0, [fp, #-20]	; 0xffffffec
   1f6d0:	ldrd	r0, [fp, #-20]	; 0xffffffec
   1f6d4:	subs	r4, r0, #1
   1f6d8:	sbc	r5, r1, #0
   1f6dc:	ldrd	r0, [fp, #-20]	; 0xffffffec
   1f6e0:	and	r2, r4, r0
   1f6e4:	and	r3, r5, r1
   1f6e8:	orr	r3, r2, r3
   1f6ec:	cmp	r3, #0
   1f6f0:	moveq	r3, #1
   1f6f4:	movne	r3, #0
   1f6f8:	uxtb	r3, r3
   1f6fc:	mov	r0, r3
   1f700:	sub	sp, fp, #8
   1f704:	ldrd	r4, [sp]
   1f708:	ldr	fp, [sp, #8]
   1f70c:	add	sp, sp, #12
   1f710:	bx	lr
   1f714:	push	{fp}		; (str fp, [sp, #-4]!)
   1f718:	add	fp, sp, #0
   1f71c:	sub	sp, sp, #12
   1f720:	str	r0, [fp, #-8]
   1f724:	ldr	r1, [fp, #-8]
   1f728:	mov	r2, #0
   1f72c:	mov	r3, #0
   1f730:	strd	r2, [r1, #16]
   1f734:	ldr	r2, [fp, #-8]
   1f738:	movw	r3, #62998	; 0xf616
   1f73c:	movt	r3, #149	; 0x95
   1f740:	str	r3, [r2, #24]
   1f744:	nop	{0}
   1f748:	add	sp, fp, #0
   1f74c:	pop	{fp}		; (ldr fp, [sp], #4)
   1f750:	bx	lr
   1f754:	strd	r4, [sp, #-16]!
   1f758:	str	fp, [sp, #8]
   1f75c:	str	lr, [sp, #12]
   1f760:	add	fp, sp, #12
   1f764:	sub	sp, sp, #8
   1f768:	str	r0, [fp, #-16]
   1f76c:	str	r1, [fp, #-20]	; 0xffffffec
   1f770:	ldr	r3, [fp, #-16]
   1f774:	ldr	r2, [r3, #24]
   1f778:	movw	r3, #62998	; 0xf616
   1f77c:	movt	r3, #149	; 0x95
   1f780:	cmp	r2, r3
   1f784:	beq	1f7a8 <lchmod@@Base+0x5f88>
   1f788:	movw	r3, #7340	; 0x1cac
   1f78c:	movt	r3, #2
   1f790:	mov	r2, #60	; 0x3c
   1f794:	movw	r1, #7296	; 0x1c80
   1f798:	movt	r1, #2
   1f79c:	movw	r0, #7316	; 0x1c94
   1f7a0:	movt	r0, #2
   1f7a4:	bl	1191c <__assert_fail@plt>
   1f7a8:	ldr	r3, [fp, #-16]
   1f7ac:	ldrd	r2, [r3, #16]
   1f7b0:	orrs	r3, r2, r3
   1f7b4:	beq	1f7f8 <lchmod@@Base+0x5fd8>
   1f7b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f7bc:	ldrd	r0, [r3, #96]	; 0x60
   1f7c0:	ldr	r3, [fp, #-16]
   1f7c4:	ldrd	r2, [r3]
   1f7c8:	cmp	r1, r3
   1f7cc:	cmpeq	r0, r2
   1f7d0:	bne	1f7f8 <lchmod@@Base+0x5fd8>
   1f7d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f7d8:	ldrd	r0, [r3]
   1f7dc:	ldr	r3, [fp, #-16]
   1f7e0:	ldrd	r2, [r3, #8]
   1f7e4:	cmp	r1, r3
   1f7e8:	cmpeq	r0, r2
   1f7ec:	bne	1f7f8 <lchmod@@Base+0x5fd8>
   1f7f0:	mov	r3, #1
   1f7f4:	b	1f86c <lchmod@@Base+0x604c>
   1f7f8:	ldr	r3, [fp, #-16]
   1f7fc:	ldrd	r2, [r3, #16]
   1f800:	adds	r4, r2, #1
   1f804:	adc	r5, r3, #0
   1f808:	ldr	r3, [fp, #-16]
   1f80c:	strd	r4, [r3, #16]
   1f810:	ldr	r3, [fp, #-16]
   1f814:	ldrd	r2, [r3, #16]
   1f818:	mov	r0, r2
   1f81c:	mov	r1, r3
   1f820:	bl	1f6bc <lchmod@@Base+0x5e9c>
   1f824:	mov	r3, r0
   1f828:	cmp	r3, #0
   1f82c:	beq	1f868 <lchmod@@Base+0x6048>
   1f830:	ldr	r3, [fp, #-16]
   1f834:	ldrd	r2, [r3, #16]
   1f838:	orrs	r3, r2, r3
   1f83c:	bne	1f848 <lchmod@@Base+0x6028>
   1f840:	mov	r3, #1
   1f844:	b	1f86c <lchmod@@Base+0x604c>
   1f848:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f84c:	ldrd	r2, [r3]
   1f850:	ldr	r1, [fp, #-16]
   1f854:	strd	r2, [r1, #8]
   1f858:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f85c:	ldrd	r2, [r3, #96]	; 0x60
   1f860:	ldr	r1, [fp, #-16]
   1f864:	strd	r2, [r1]
   1f868:	mov	r3, #0
   1f86c:	mov	r0, r3
   1f870:	sub	sp, fp, #12
   1f874:	ldrd	r4, [sp]
   1f878:	ldr	fp, [sp, #8]
   1f87c:	add	sp, sp, #12
   1f880:	pop	{pc}		; (ldr pc, [sp], #4)
   1f884:	str	fp, [sp, #-8]!
   1f888:	str	lr, [sp, #4]
   1f88c:	add	fp, sp, #4
   1f890:	sub	sp, sp, #32
   1f894:	str	r0, [fp, #-24]	; 0xffffffe8
   1f898:	mov	r3, #0
   1f89c:	str	r3, [fp, #-8]
   1f8a0:	mov	r3, #0
   1f8a4:	str	r3, [fp, #-12]
   1f8a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f8ac:	bl	1179c <fileno@plt>
   1f8b0:	str	r0, [fp, #-16]
   1f8b4:	ldr	r3, [fp, #-16]
   1f8b8:	cmp	r3, #0
   1f8bc:	bge	1f8d0 <lchmod@@Base+0x60b0>
   1f8c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f8c4:	bl	117b4 <fclose@plt>
   1f8c8:	mov	r3, r0
   1f8cc:	b	1f974 <lchmod@@Base+0x6154>
   1f8d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f8d4:	bl	116b8 <__freading@plt>
   1f8d8:	mov	r3, r0
   1f8dc:	cmp	r3, #0
   1f8e0:	beq	1f91c <lchmod@@Base+0x60fc>
   1f8e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f8e8:	bl	1179c <fileno@plt>
   1f8ec:	mov	r1, r0
   1f8f0:	mov	r3, #1
   1f8f4:	str	r3, [sp]
   1f8f8:	mov	r2, #0
   1f8fc:	mov	r3, #0
   1f900:	mov	r0, r1
   1f904:	bl	11634 <lseek64@plt>
   1f908:	mvn	r2, #0
   1f90c:	mvn	r3, #0
   1f910:	cmp	r1, r3
   1f914:	cmpeq	r0, r2
   1f918:	beq	1f940 <lchmod@@Base+0x6120>
   1f91c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f920:	bl	1fe48 <lchmod@@Base+0x6628>
   1f924:	mov	r3, r0
   1f928:	cmp	r3, #0
   1f92c:	beq	1f940 <lchmod@@Base+0x6120>
   1f930:	bl	11778 <__errno_location@plt>
   1f934:	mov	r3, r0
   1f938:	ldr	r3, [r3]
   1f93c:	str	r3, [fp, #-8]
   1f940:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f944:	bl	117b4 <fclose@plt>
   1f948:	str	r0, [fp, #-12]
   1f94c:	ldr	r3, [fp, #-8]
   1f950:	cmp	r3, #0
   1f954:	beq	1f970 <lchmod@@Base+0x6150>
   1f958:	bl	11778 <__errno_location@plt>
   1f95c:	mov	r2, r0
   1f960:	ldr	r3, [fp, #-8]
   1f964:	str	r3, [r2]
   1f968:	mvn	r3, #0
   1f96c:	str	r3, [fp, #-12]
   1f970:	ldr	r3, [fp, #-12]
   1f974:	mov	r0, r3
   1f978:	sub	sp, fp, #4
   1f97c:	ldr	fp, [sp]
   1f980:	add	sp, sp, #4
   1f984:	pop	{pc}		; (ldr pc, [sp], #4)
   1f988:	push	{r1, r2, r3}
   1f98c:	str	fp, [sp, #-8]!
   1f990:	str	lr, [sp, #4]
   1f994:	add	fp, sp, #4
   1f998:	sub	sp, sp, #36	; 0x24
   1f99c:	str	r0, [fp, #-36]	; 0xffffffdc
   1f9a0:	mvn	r3, #0
   1f9a4:	str	r3, [fp, #-12]
   1f9a8:	add	r3, fp, #8
   1f9ac:	str	r3, [fp, #-32]	; 0xffffffe0
   1f9b0:	ldr	r3, [fp, #4]
   1f9b4:	cmp	r3, #0
   1f9b8:	beq	1f9d0 <lchmod@@Base+0x61b0>
   1f9bc:	ldr	r3, [fp, #4]
   1f9c0:	movw	r2, #1030	; 0x406
   1f9c4:	cmp	r3, r2
   1f9c8:	beq	1f9f8 <lchmod@@Base+0x61d8>
   1f9cc:	b	1fa20 <lchmod@@Base+0x6200>
   1f9d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f9d4:	add	r2, r3, #4
   1f9d8:	str	r2, [fp, #-32]	; 0xffffffe0
   1f9dc:	ldr	r3, [r3]
   1f9e0:	str	r3, [fp, #-16]
   1f9e4:	ldr	r1, [fp, #-16]
   1f9e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f9ec:	bl	1fbcc <lchmod@@Base+0x63ac>
   1f9f0:	str	r0, [fp, #-12]
   1f9f4:	b	1fbac <lchmod@@Base+0x638c>
   1f9f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f9fc:	add	r2, r3, #4
   1fa00:	str	r2, [fp, #-32]	; 0xffffffe0
   1fa04:	ldr	r3, [r3]
   1fa08:	str	r3, [fp, #-20]	; 0xffffffec
   1fa0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1fa10:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1fa14:	bl	1fc10 <lchmod@@Base+0x63f0>
   1fa18:	str	r0, [fp, #-12]
   1fa1c:	b	1fbac <lchmod@@Base+0x638c>
   1fa20:	ldr	r3, [fp, #4]
   1fa24:	cmp	r3, #11
   1fa28:	beq	1fb3c <lchmod@@Base+0x631c>
   1fa2c:	ldr	r3, [fp, #4]
   1fa30:	cmp	r3, #11
   1fa34:	bgt	1fabc <lchmod@@Base+0x629c>
   1fa38:	ldr	r3, [fp, #4]
   1fa3c:	cmp	r3, #3
   1fa40:	beq	1fb3c <lchmod@@Base+0x631c>
   1fa44:	ldr	r3, [fp, #4]
   1fa48:	cmp	r3, #3
   1fa4c:	bgt	1fa78 <lchmod@@Base+0x6258>
   1fa50:	ldr	r3, [fp, #4]
   1fa54:	cmp	r3, #1
   1fa58:	beq	1fb3c <lchmod@@Base+0x631c>
   1fa5c:	ldr	r3, [fp, #4]
   1fa60:	cmp	r3, #1
   1fa64:	bgt	1fb50 <lchmod@@Base+0x6330>
   1fa68:	ldr	r3, [fp, #4]
   1fa6c:	cmp	r3, #0
   1fa70:	beq	1fb50 <lchmod@@Base+0x6330>
   1fa74:	b	1fb7c <lchmod@@Base+0x635c>
   1fa78:	ldr	r3, [fp, #4]
   1fa7c:	cmp	r3, #8
   1fa80:	beq	1fb50 <lchmod@@Base+0x6330>
   1fa84:	ldr	r3, [fp, #4]
   1fa88:	cmp	r3, #8
   1fa8c:	bgt	1faa0 <lchmod@@Base+0x6280>
   1fa90:	ldr	r3, [fp, #4]
   1fa94:	cmp	r3, #4
   1fa98:	beq	1fb50 <lchmod@@Base+0x6330>
   1fa9c:	b	1fb7c <lchmod@@Base+0x635c>
   1faa0:	ldr	r3, [fp, #4]
   1faa4:	cmp	r3, #9
   1faa8:	beq	1fb3c <lchmod@@Base+0x631c>
   1faac:	ldr	r3, [fp, #4]
   1fab0:	cmp	r3, #10
   1fab4:	beq	1fb50 <lchmod@@Base+0x6330>
   1fab8:	b	1fb7c <lchmod@@Base+0x635c>
   1fabc:	ldr	r3, [fp, #4]
   1fac0:	movw	r2, #1031	; 0x407
   1fac4:	cmp	r3, r2
   1fac8:	bgt	1fb0c <lchmod@@Base+0x62ec>
   1facc:	ldr	r3, [fp, #4]
   1fad0:	movw	r2, #1030	; 0x406
   1fad4:	cmp	r3, r2
   1fad8:	bge	1fb50 <lchmod@@Base+0x6330>
   1fadc:	ldr	r3, [fp, #4]
   1fae0:	movw	r2, #1025	; 0x401
   1fae4:	cmp	r3, r2
   1fae8:	beq	1fb3c <lchmod@@Base+0x631c>
   1faec:	ldr	r3, [fp, #4]
   1faf0:	movw	r2, #1026	; 0x402
   1faf4:	cmp	r3, r2
   1faf8:	beq	1fb50 <lchmod@@Base+0x6330>
   1fafc:	ldr	r3, [fp, #4]
   1fb00:	cmp	r3, #1024	; 0x400
   1fb04:	beq	1fb50 <lchmod@@Base+0x6330>
   1fb08:	b	1fb7c <lchmod@@Base+0x635c>
   1fb0c:	ldr	r3, [fp, #4]
   1fb10:	movw	r2, #1033	; 0x409
   1fb14:	cmp	r3, r2
   1fb18:	beq	1fb50 <lchmod@@Base+0x6330>
   1fb1c:	ldr	r3, [fp, #4]
   1fb20:	movw	r2, #1033	; 0x409
   1fb24:	cmp	r3, r2
   1fb28:	blt	1fb3c <lchmod@@Base+0x631c>
   1fb2c:	ldr	r3, [fp, #4]
   1fb30:	movw	r2, #1034	; 0x40a
   1fb34:	cmp	r3, r2
   1fb38:	bne	1fb7c <lchmod@@Base+0x635c>
   1fb3c:	ldr	r1, [fp, #4]
   1fb40:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1fb44:	bl	117cc <fcntl64@plt>
   1fb48:	str	r0, [fp, #-12]
   1fb4c:	b	1fba8 <lchmod@@Base+0x6388>
   1fb50:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fb54:	add	r2, r3, #4
   1fb58:	str	r2, [fp, #-32]	; 0xffffffe0
   1fb5c:	ldr	r3, [r3]
   1fb60:	str	r3, [fp, #-24]	; 0xffffffe8
   1fb64:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fb68:	ldr	r1, [fp, #4]
   1fb6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1fb70:	bl	117cc <fcntl64@plt>
   1fb74:	str	r0, [fp, #-12]
   1fb78:	b	1fba8 <lchmod@@Base+0x6388>
   1fb7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fb80:	add	r2, r3, #4
   1fb84:	str	r2, [fp, #-32]	; 0xffffffe0
   1fb88:	ldr	r3, [r3]
   1fb8c:	str	r3, [fp, #-28]	; 0xffffffe4
   1fb90:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1fb94:	ldr	r1, [fp, #4]
   1fb98:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1fb9c:	bl	117cc <fcntl64@plt>
   1fba0:	str	r0, [fp, #-12]
   1fba4:	nop	{0}
   1fba8:	nop	{0}
   1fbac:	ldr	r3, [fp, #-12]
   1fbb0:	mov	r0, r3
   1fbb4:	sub	sp, fp, #4
   1fbb8:	ldr	fp, [sp]
   1fbbc:	ldr	lr, [sp, #4]
   1fbc0:	add	sp, sp, #8
   1fbc4:	add	sp, sp, #12
   1fbc8:	bx	lr
   1fbcc:	str	fp, [sp, #-8]!
   1fbd0:	str	lr, [sp, #4]
   1fbd4:	add	fp, sp, #4
   1fbd8:	sub	sp, sp, #16
   1fbdc:	str	r0, [fp, #-16]
   1fbe0:	str	r1, [fp, #-20]	; 0xffffffec
   1fbe4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1fbe8:	mov	r1, #0
   1fbec:	ldr	r0, [fp, #-16]
   1fbf0:	bl	117cc <fcntl64@plt>
   1fbf4:	str	r0, [fp, #-8]
   1fbf8:	ldr	r3, [fp, #-8]
   1fbfc:	mov	r0, r3
   1fc00:	sub	sp, fp, #4
   1fc04:	ldr	fp, [sp]
   1fc08:	add	sp, sp, #4
   1fc0c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc10:	str	fp, [sp, #-8]!
   1fc14:	str	lr, [sp, #4]
   1fc18:	add	fp, sp, #4
   1fc1c:	sub	sp, sp, #24
   1fc20:	str	r0, [fp, #-24]	; 0xffffffe8
   1fc24:	str	r1, [fp, #-28]	; 0xffffffe4
   1fc28:	movw	r3, #9012	; 0x2334
   1fc2c:	movt	r3, #3
   1fc30:	ldr	r3, [r3]
   1fc34:	cmp	r3, #0
   1fc38:	blt	1fcb4 <lchmod@@Base+0x6494>
   1fc3c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1fc40:	movw	r1, #1030	; 0x406
   1fc44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc48:	bl	117cc <fcntl64@plt>
   1fc4c:	str	r0, [fp, #-8]
   1fc50:	ldr	r3, [fp, #-8]
   1fc54:	cmp	r3, #0
   1fc58:	bge	1fc70 <lchmod@@Base+0x6450>
   1fc5c:	bl	11778 <__errno_location@plt>
   1fc60:	mov	r3, r0
   1fc64:	ldr	r3, [r3]
   1fc68:	cmp	r3, #22
   1fc6c:	beq	1fc84 <lchmod@@Base+0x6464>
   1fc70:	movw	r3, #9012	; 0x2334
   1fc74:	movt	r3, #3
   1fc78:	mov	r2, #1
   1fc7c:	str	r2, [r3]
   1fc80:	b	1fcc4 <lchmod@@Base+0x64a4>
   1fc84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1fc88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc8c:	bl	1fbcc <lchmod@@Base+0x63ac>
   1fc90:	str	r0, [fp, #-8]
   1fc94:	ldr	r3, [fp, #-8]
   1fc98:	cmp	r3, #0
   1fc9c:	blt	1fcc4 <lchmod@@Base+0x64a4>
   1fca0:	movw	r3, #9012	; 0x2334
   1fca4:	movt	r3, #3
   1fca8:	mvn	r2, #0
   1fcac:	str	r2, [r3]
   1fcb0:	b	1fcc4 <lchmod@@Base+0x64a4>
   1fcb4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1fcb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fcbc:	bl	1fbcc <lchmod@@Base+0x63ac>
   1fcc0:	str	r0, [fp, #-8]
   1fcc4:	ldr	r3, [fp, #-8]
   1fcc8:	cmp	r3, #0
   1fccc:	blt	1fd54 <lchmod@@Base+0x6534>
   1fcd0:	movw	r3, #9012	; 0x2334
   1fcd4:	movt	r3, #3
   1fcd8:	ldr	r3, [r3]
   1fcdc:	cmn	r3, #1
   1fce0:	bne	1fd54 <lchmod@@Base+0x6534>
   1fce4:	mov	r1, #1
   1fce8:	ldr	r0, [fp, #-8]
   1fcec:	bl	117cc <fcntl64@plt>
   1fcf0:	str	r0, [fp, #-12]
   1fcf4:	ldr	r3, [fp, #-12]
   1fcf8:	cmp	r3, #0
   1fcfc:	blt	1fd24 <lchmod@@Base+0x6504>
   1fd00:	ldr	r3, [fp, #-12]
   1fd04:	orr	r3, r3, #1
   1fd08:	mov	r2, r3
   1fd0c:	mov	r1, #2
   1fd10:	ldr	r0, [fp, #-8]
   1fd14:	bl	117cc <fcntl64@plt>
   1fd18:	mov	r3, r0
   1fd1c:	cmn	r3, #1
   1fd20:	bne	1fd54 <lchmod@@Base+0x6534>
   1fd24:	bl	11778 <__errno_location@plt>
   1fd28:	mov	r3, r0
   1fd2c:	ldr	r3, [r3]
   1fd30:	str	r3, [fp, #-16]
   1fd34:	ldr	r0, [fp, #-8]
   1fd38:	bl	118d4 <close@plt>
   1fd3c:	bl	11778 <__errno_location@plt>
   1fd40:	mov	r2, r0
   1fd44:	ldr	r3, [fp, #-16]
   1fd48:	str	r3, [r2]
   1fd4c:	mvn	r3, #0
   1fd50:	str	r3, [fp, #-8]
   1fd54:	ldr	r3, [fp, #-8]
   1fd58:	mov	r0, r3
   1fd5c:	sub	sp, fp, #4
   1fd60:	ldr	fp, [sp]
   1fd64:	add	sp, sp, #4
   1fd68:	pop	{pc}		; (ldr pc, [sp], #4)
   1fd6c:	push	{r1, r2, r3}
   1fd70:	str	fp, [sp, #-8]!
   1fd74:	str	lr, [sp, #4]
   1fd78:	add	fp, sp, #4
   1fd7c:	sub	sp, sp, #20
   1fd80:	str	r0, [fp, #-20]	; 0xffffffec
   1fd84:	mov	r3, #0
   1fd88:	str	r3, [fp, #-12]
   1fd8c:	ldr	r3, [fp, #4]
   1fd90:	and	r3, r3, #64	; 0x40
   1fd94:	cmp	r3, #0
   1fd98:	beq	1fdb8 <lchmod@@Base+0x6598>
   1fd9c:	add	r3, fp, #8
   1fda0:	str	r3, [fp, #-16]
   1fda4:	ldr	r3, [fp, #-16]
   1fda8:	add	r2, r3, #4
   1fdac:	str	r2, [fp, #-16]
   1fdb0:	ldr	r3, [r3]
   1fdb4:	str	r3, [fp, #-12]
   1fdb8:	ldr	r2, [fp, #-12]
   1fdbc:	ldr	r1, [fp, #4]
   1fdc0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1fdc4:	bl	11688 <open64@plt>
   1fdc8:	mov	r3, r0
   1fdcc:	mov	r0, r3
   1fdd0:	bl	1d33c <lchmod@@Base+0x3b1c>
   1fdd4:	mov	r3, r0
   1fdd8:	mov	r0, r3
   1fddc:	sub	sp, fp, #4
   1fde0:	ldr	fp, [sp]
   1fde4:	ldr	lr, [sp, #4]
   1fde8:	add	sp, sp, #8
   1fdec:	add	sp, sp, #12
   1fdf0:	bx	lr
   1fdf4:	str	fp, [sp, #-8]!
   1fdf8:	str	lr, [sp, #4]
   1fdfc:	add	fp, sp, #4
   1fe00:	sub	sp, sp, #16
   1fe04:	str	r0, [fp, #-8]
   1fe08:	ldr	r3, [fp, #-8]
   1fe0c:	ldr	r3, [r3]
   1fe10:	and	r3, r3, #256	; 0x100
   1fe14:	cmp	r3, #0
   1fe18:	beq	1fe34 <lchmod@@Base+0x6614>
   1fe1c:	mov	r3, #1
   1fe20:	str	r3, [sp]
   1fe24:	mov	r2, #0
   1fe28:	mov	r3, #0
   1fe2c:	ldr	r0, [fp, #-8]
   1fe30:	bl	1feb4 <lchmod@@Base+0x6694>
   1fe34:	nop	{0}
   1fe38:	sub	sp, fp, #4
   1fe3c:	ldr	fp, [sp]
   1fe40:	add	sp, sp, #4
   1fe44:	pop	{pc}		; (ldr pc, [sp], #4)
   1fe48:	str	fp, [sp, #-8]!
   1fe4c:	str	lr, [sp, #4]
   1fe50:	add	fp, sp, #4
   1fe54:	sub	sp, sp, #8
   1fe58:	str	r0, [fp, #-8]
   1fe5c:	ldr	r3, [fp, #-8]
   1fe60:	cmp	r3, #0
   1fe64:	beq	1fe7c <lchmod@@Base+0x665c>
   1fe68:	ldr	r0, [fp, #-8]
   1fe6c:	bl	116b8 <__freading@plt>
   1fe70:	mov	r3, r0
   1fe74:	cmp	r3, #0
   1fe78:	bne	1fe8c <lchmod@@Base+0x666c>
   1fe7c:	ldr	r0, [fp, #-8]
   1fe80:	bl	11538 <fflush@plt>
   1fe84:	mov	r3, r0
   1fe88:	b	1fea0 <lchmod@@Base+0x6680>
   1fe8c:	ldr	r0, [fp, #-8]
   1fe90:	bl	1fdf4 <lchmod@@Base+0x65d4>
   1fe94:	ldr	r0, [fp, #-8]
   1fe98:	bl	11538 <fflush@plt>
   1fe9c:	mov	r3, r0
   1fea0:	mov	r0, r3
   1fea4:	sub	sp, fp, #4
   1fea8:	ldr	fp, [sp]
   1feac:	add	sp, sp, #4
   1feb0:	pop	{pc}		; (ldr pc, [sp], #4)
   1feb4:	str	fp, [sp, #-8]!
   1feb8:	str	lr, [sp, #4]
   1febc:	add	fp, sp, #4
   1fec0:	sub	sp, sp, #32
   1fec4:	str	r0, [fp, #-16]
   1fec8:	strd	r2, [fp, #-28]	; 0xffffffe4
   1fecc:	ldr	r3, [fp, #-16]
   1fed0:	ldr	r2, [r3, #8]
   1fed4:	ldr	r3, [fp, #-16]
   1fed8:	ldr	r3, [r3, #4]
   1fedc:	cmp	r2, r3
   1fee0:	bne	1ff78 <lchmod@@Base+0x6758>
   1fee4:	ldr	r3, [fp, #-16]
   1fee8:	ldr	r2, [r3, #20]
   1feec:	ldr	r3, [fp, #-16]
   1fef0:	ldr	r3, [r3, #16]
   1fef4:	cmp	r2, r3
   1fef8:	bne	1ff78 <lchmod@@Base+0x6758>
   1fefc:	ldr	r3, [fp, #-16]
   1ff00:	ldr	r3, [r3, #36]	; 0x24
   1ff04:	cmp	r3, #0
   1ff08:	bne	1ff78 <lchmod@@Base+0x6758>
   1ff0c:	ldr	r0, [fp, #-16]
   1ff10:	bl	1179c <fileno@plt>
   1ff14:	mov	r1, r0
   1ff18:	ldr	r3, [fp, #4]
   1ff1c:	str	r3, [sp]
   1ff20:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1ff24:	mov	r0, r1
   1ff28:	bl	11634 <lseek64@plt>
   1ff2c:	strd	r0, [fp, #-12]
   1ff30:	ldrd	r2, [fp, #-12]
   1ff34:	mvn	r0, #0
   1ff38:	mvn	r1, #0
   1ff3c:	cmp	r3, r1
   1ff40:	cmpeq	r2, r0
   1ff44:	bne	1ff50 <lchmod@@Base+0x6730>
   1ff48:	mvn	r3, #0
   1ff4c:	b	1ff90 <lchmod@@Base+0x6770>
   1ff50:	ldr	r3, [fp, #-16]
   1ff54:	ldr	r3, [r3]
   1ff58:	bic	r2, r3, #16
   1ff5c:	ldr	r3, [fp, #-16]
   1ff60:	str	r2, [r3]
   1ff64:	ldr	r1, [fp, #-16]
   1ff68:	ldrd	r2, [fp, #-12]
   1ff6c:	strd	r2, [r1, #80]	; 0x50
   1ff70:	mov	r3, #0
   1ff74:	b	1ff90 <lchmod@@Base+0x6770>
   1ff78:	ldr	r3, [fp, #4]
   1ff7c:	str	r3, [sp]
   1ff80:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1ff84:	ldr	r0, [fp, #-16]
   1ff88:	bl	117c0 <fseeko64@plt>
   1ff8c:	mov	r3, r0
   1ff90:	mov	r0, r3
   1ff94:	sub	sp, fp, #4
   1ff98:	ldr	fp, [sp]
   1ff9c:	add	sp, sp, #4
   1ffa0:	pop	{pc}		; (ldr pc, [sp], #4)
   1ffa4:	push	{fp}		; (str fp, [sp, #-4]!)
   1ffa8:	add	fp, sp, #0
   1ffac:	sub	sp, sp, #20
   1ffb0:	str	r0, [fp, #-16]
   1ffb4:	str	r1, [fp, #-20]	; 0xffffffec
   1ffb8:	mov	r3, #0
   1ffbc:	str	r3, [fp, #-12]
   1ffc0:	ldr	r3, [fp, #-16]
   1ffc4:	str	r3, [fp, #-8]
   1ffc8:	b	1fff4 <lchmod@@Base+0x67d4>
   1ffcc:	ldr	r3, [fp, #-8]
   1ffd0:	ldrb	r3, [r3]
   1ffd4:	mov	r2, r3
   1ffd8:	ldr	r3, [fp, #-12]
   1ffdc:	ror	r3, r3, #23
   1ffe0:	add	r3, r2, r3
   1ffe4:	str	r3, [fp, #-12]
   1ffe8:	ldr	r3, [fp, #-8]
   1ffec:	add	r3, r3, #1
   1fff0:	str	r3, [fp, #-8]
   1fff4:	ldr	r3, [fp, #-8]
   1fff8:	ldrb	r3, [r3]
   1fffc:	cmp	r3, #0
   20000:	bne	1ffcc <lchmod@@Base+0x67ac>
   20004:	ldr	r3, [fp, #-12]
   20008:	ldr	r2, [fp, #-20]	; 0xffffffec
   2000c:	udiv	r2, r3, r2
   20010:	ldr	r1, [fp, #-20]	; 0xffffffec
   20014:	mul	r2, r1, r2
   20018:	sub	r3, r3, r2
   2001c:	mov	r0, r3
   20020:	add	sp, fp, #0
   20024:	pop	{fp}		; (ldr fp, [sp], #4)
   20028:	bx	lr
   2002c:	str	fp, [sp, #-8]!
   20030:	str	lr, [sp, #4]
   20034:	add	fp, sp, #4
   20038:	bl	11778 <__errno_location@plt>
   2003c:	mov	r2, r0
   20040:	mov	r3, #12
   20044:	str	r3, [r2]
   20048:	mov	r3, #0
   2004c:	mov	r0, r3
   20050:	sub	sp, fp, #4
   20054:	ldr	fp, [sp]
   20058:	add	sp, sp, #4
   2005c:	pop	{pc}		; (ldr pc, [sp], #4)
   20060:	str	fp, [sp, #-8]!
   20064:	str	lr, [sp, #4]
   20068:	add	fp, sp, #4
   2006c:	sub	sp, sp, #8
   20070:	str	r0, [fp, #-8]
   20074:	ldr	r3, [fp, #-8]
   20078:	mov	r0, r3
   2007c:	bl	1ef60 <lchmod@@Base+0x5740>
   20080:	mov	r3, r0
   20084:	mov	r0, r3
   20088:	sub	sp, fp, #4
   2008c:	ldr	fp, [sp]
   20090:	add	sp, sp, #4
   20094:	pop	{pc}		; (ldr pc, [sp], #4)
   20098:	str	fp, [sp, #-8]!
   2009c:	str	lr, [sp, #4]
   200a0:	add	fp, sp, #4
   200a4:	sub	sp, sp, #8
   200a8:	str	r0, [fp, #-8]
   200ac:	str	r1, [fp, #-12]
   200b0:	ldr	r3, [fp, #-12]
   200b4:	cmp	r3, #0
   200b8:	moveq	r3, #1
   200bc:	movne	r3, #0
   200c0:	uxtb	r3, r3
   200c4:	mov	r2, r3
   200c8:	ldr	r3, [fp, #-12]
   200cc:	orr	r3, r2, r3
   200d0:	mov	r1, r3
   200d4:	ldr	r0, [fp, #-8]
   200d8:	bl	1eff0 <lchmod@@Base+0x57d0>
   200dc:	mov	r3, r0
   200e0:	mov	r0, r3
   200e4:	sub	sp, fp, #4
   200e8:	ldr	fp, [sp]
   200ec:	add	sp, sp, #4
   200f0:	pop	{pc}		; (ldr pc, [sp], #4)
   200f4:	str	fp, [sp, #-8]!
   200f8:	str	lr, [sp, #4]
   200fc:	add	fp, sp, #4
   20100:	sub	sp, sp, #8
   20104:	str	r0, [fp, #-8]
   20108:	str	r1, [fp, #-12]
   2010c:	ldr	r3, [fp, #-8]
   20110:	ldr	r2, [fp, #-12]
   20114:	mov	r1, r2
   20118:	mov	r0, r3
   2011c:	bl	1ee90 <lchmod@@Base+0x5670>
   20120:	mov	r3, r0
   20124:	mov	r0, r3
   20128:	sub	sp, fp, #4
   2012c:	ldr	fp, [sp]
   20130:	add	sp, sp, #4
   20134:	pop	{pc}		; (ldr pc, [sp], #4)
   20138:	str	fp, [sp, #-8]!
   2013c:	str	lr, [sp, #4]
   20140:	add	fp, sp, #4
   20144:	sub	sp, sp, #16
   20148:	str	r0, [fp, #-8]
   2014c:	str	r1, [fp, #-12]
   20150:	str	r2, [fp, #-16]
   20154:	ldr	r3, [fp, #-12]
   20158:	cmp	r3, #0
   2015c:	beq	2016c <lchmod@@Base+0x694c>
   20160:	ldr	r3, [fp, #-16]
   20164:	cmp	r3, #0
   20168:	bne	2017c <lchmod@@Base+0x695c>
   2016c:	mov	r3, #1
   20170:	str	r3, [fp, #-16]
   20174:	ldr	r3, [fp, #-16]
   20178:	str	r3, [fp, #-12]
   2017c:	ldr	r3, [fp, #-12]
   20180:	ldr	r2, [fp, #-16]
   20184:	mov	r1, r3
   20188:	ldr	r0, [fp, #-8]
   2018c:	bl	202c8 <lchmod@@Base+0x6aa8>
   20190:	mov	r3, r0
   20194:	mov	r0, r3
   20198:	sub	sp, fp, #4
   2019c:	ldr	fp, [sp]
   201a0:	add	sp, sp, #4
   201a4:	pop	{pc}		; (ldr pc, [sp], #4)
   201a8:	str	fp, [sp, #-8]!
   201ac:	str	lr, [sp, #4]
   201b0:	add	fp, sp, #4
   201b4:	sub	sp, sp, #8
   201b8:	mov	r0, #14
   201bc:	bl	117fc <nl_langinfo@plt>
   201c0:	str	r0, [fp, #-8]
   201c4:	ldr	r3, [fp, #-8]
   201c8:	cmp	r3, #0
   201cc:	bne	201dc <lchmod@@Base+0x69bc>
   201d0:	movw	r3, #7352	; 0x1cb8
   201d4:	movt	r3, #2
   201d8:	str	r3, [fp, #-8]
   201dc:	ldr	r3, [fp, #-8]
   201e0:	ldrb	r3, [r3]
   201e4:	cmp	r3, #0
   201e8:	bne	201f8 <lchmod@@Base+0x69d8>
   201ec:	movw	r3, #7356	; 0x1cbc
   201f0:	movt	r3, #2
   201f4:	str	r3, [fp, #-8]
   201f8:	ldr	r3, [fp, #-8]
   201fc:	mov	r0, r3
   20200:	sub	sp, fp, #4
   20204:	ldr	fp, [sp]
   20208:	add	sp, sp, #4
   2020c:	pop	{pc}		; (ldr pc, [sp], #4)
   20210:	str	fp, [sp, #-8]!
   20214:	str	lr, [sp, #4]
   20218:	add	fp, sp, #4
   2021c:	sub	sp, sp, #32
   20220:	str	r0, [fp, #-24]	; 0xffffffe8
   20224:	str	r1, [fp, #-28]	; 0xffffffe4
   20228:	str	r2, [fp, #-32]	; 0xffffffe0
   2022c:	str	r3, [fp, #-36]	; 0xffffffdc
   20230:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20234:	cmp	r3, #0
   20238:	bne	20244 <lchmod@@Base+0x6a24>
   2023c:	sub	r3, fp, #16
   20240:	str	r3, [fp, #-24]	; 0xffffffe8
   20244:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20248:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2024c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20250:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20254:	bl	11670 <mbrtowc@plt>
   20258:	str	r0, [fp, #-8]
   2025c:	ldr	r3, [fp, #-8]
   20260:	cmn	r3, #3
   20264:	bls	202b0 <lchmod@@Base+0x6a90>
   20268:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2026c:	cmp	r3, #0
   20270:	beq	202b0 <lchmod@@Base+0x6a90>
   20274:	mov	r0, #0
   20278:	bl	208d0 <lchmod@@Base+0x70b0>
   2027c:	mov	r3, r0
   20280:	eor	r3, r3, #1
   20284:	uxtb	r3, r3
   20288:	cmp	r3, #0
   2028c:	beq	202b0 <lchmod@@Base+0x6a90>
   20290:	ldr	r3, [fp, #-28]	; 0xffffffe4
   20294:	ldrb	r3, [r3]
   20298:	strb	r3, [fp, #-9]
   2029c:	ldrb	r2, [fp, #-9]
   202a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   202a4:	str	r2, [r3]
   202a8:	mov	r3, #1
   202ac:	b	202b4 <lchmod@@Base+0x6a94>
   202b0:	ldr	r3, [fp, #-8]
   202b4:	mov	r0, r3
   202b8:	sub	sp, fp, #4
   202bc:	ldr	fp, [sp]
   202c0:	add	sp, sp, #4
   202c4:	pop	{pc}		; (ldr pc, [sp], #4)
   202c8:	str	fp, [sp, #-8]!
   202cc:	str	lr, [sp, #4]
   202d0:	add	fp, sp, #4
   202d4:	sub	sp, sp, #24
   202d8:	str	r0, [fp, #-16]
   202dc:	str	r1, [fp, #-20]	; 0xffffffec
   202e0:	str	r2, [fp, #-24]	; 0xffffffe8
   202e4:	mov	ip, #0
   202e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   202ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   202f0:	umull	r0, r1, r2, r3
   202f4:	mov	r2, #0
   202f8:	mov	r3, #0
   202fc:	mov	r2, r1
   20300:	mov	r3, #0
   20304:	cmp	r2, #0
   20308:	beq	20310 <lchmod@@Base+0x6af0>
   2030c:	mov	ip, #1
   20310:	mov	r3, r0
   20314:	str	r3, [fp, #-8]
   20318:	mov	r3, ip
   2031c:	and	r3, r3, #1
   20320:	uxtb	r3, r3
   20324:	cmp	r3, #0
   20328:	beq	20344 <lchmod@@Base+0x6b24>
   2032c:	bl	11778 <__errno_location@plt>
   20330:	mov	r2, r0
   20334:	mov	r3, #12
   20338:	str	r3, [r2]
   2033c:	mov	r3, #0
   20340:	b	20358 <lchmod@@Base+0x6b38>
   20344:	ldr	r3, [fp, #-8]
   20348:	mov	r1, r3
   2034c:	ldr	r0, [fp, #-16]
   20350:	bl	1eff0 <lchmod@@Base+0x57d0>
   20354:	mov	r3, r0
   20358:	mov	r0, r3
   2035c:	sub	sp, fp, #4
   20360:	ldr	fp, [sp]
   20364:	add	sp, sp, #4
   20368:	pop	{pc}		; (ldr pc, [sp], #4)
   2036c:	str	fp, [sp, #-8]!
   20370:	str	lr, [sp, #4]
   20374:	add	fp, sp, #4
   20378:	sub	sp, sp, #8
   2037c:	str	r0, [fp, #-8]
   20380:	mov	r2, #3
   20384:	mov	r1, #0
   20388:	ldr	r0, [fp, #-8]
   2038c:	bl	1f988 <lchmod@@Base+0x6168>
   20390:	mov	r3, r0
   20394:	mov	r0, r3
   20398:	sub	sp, fp, #4
   2039c:	ldr	fp, [sp]
   203a0:	add	sp, sp, #4
   203a4:	pop	{pc}		; (ldr pc, [sp], #4)
   203a8:	push	{fp}		; (str fp, [sp, #-4]!)
   203ac:	add	fp, sp, #0
   203b0:	sub	sp, sp, #12
   203b4:	str	r0, [fp, #-8]
   203b8:	ldr	r3, [fp, #-8]
   203bc:	cmp	r3, #90	; 0x5a
   203c0:	bgt	203e4 <lchmod@@Base+0x6bc4>
   203c4:	ldr	r3, [fp, #-8]
   203c8:	cmp	r3, #65	; 0x41
   203cc:	bge	203f4 <lchmod@@Base+0x6bd4>
   203d0:	ldr	r3, [fp, #-8]
   203d4:	sub	r3, r3, #48	; 0x30
   203d8:	cmp	r3, #9
   203dc:	bhi	203fc <lchmod@@Base+0x6bdc>
   203e0:	b	203f4 <lchmod@@Base+0x6bd4>
   203e4:	ldr	r3, [fp, #-8]
   203e8:	sub	r3, r3, #97	; 0x61
   203ec:	cmp	r3, #25
   203f0:	bhi	203fc <lchmod@@Base+0x6bdc>
   203f4:	mov	r3, #1
   203f8:	b	20400 <lchmod@@Base+0x6be0>
   203fc:	mov	r3, #0
   20400:	mov	r0, r3
   20404:	add	sp, fp, #0
   20408:	pop	{fp}		; (ldr fp, [sp], #4)
   2040c:	bx	lr
   20410:	push	{fp}		; (str fp, [sp, #-4]!)
   20414:	add	fp, sp, #0
   20418:	sub	sp, sp, #12
   2041c:	str	r0, [fp, #-8]
   20420:	ldr	r3, [fp, #-8]
   20424:	cmp	r3, #65	; 0x41
   20428:	blt	20450 <lchmod@@Base+0x6c30>
   2042c:	ldr	r3, [fp, #-8]
   20430:	cmp	r3, #90	; 0x5a
   20434:	ble	20448 <lchmod@@Base+0x6c28>
   20438:	ldr	r3, [fp, #-8]
   2043c:	sub	r3, r3, #97	; 0x61
   20440:	cmp	r3, #25
   20444:	bhi	20450 <lchmod@@Base+0x6c30>
   20448:	mov	r3, #1
   2044c:	b	20454 <lchmod@@Base+0x6c34>
   20450:	mov	r3, #0
   20454:	mov	r0, r3
   20458:	add	sp, fp, #0
   2045c:	pop	{fp}		; (ldr fp, [sp], #4)
   20460:	bx	lr
   20464:	push	{fp}		; (str fp, [sp, #-4]!)
   20468:	add	fp, sp, #0
   2046c:	sub	sp, sp, #12
   20470:	str	r0, [fp, #-8]
   20474:	ldr	r3, [fp, #-8]
   20478:	cmp	r3, #127	; 0x7f
   2047c:	bhi	20488 <lchmod@@Base+0x6c68>
   20480:	mov	r3, #1
   20484:	b	2048c <lchmod@@Base+0x6c6c>
   20488:	mov	r3, #0
   2048c:	mov	r0, r3
   20490:	add	sp, fp, #0
   20494:	pop	{fp}		; (ldr fp, [sp], #4)
   20498:	bx	lr
   2049c:	push	{fp}		; (str fp, [sp, #-4]!)
   204a0:	add	fp, sp, #0
   204a4:	sub	sp, sp, #12
   204a8:	str	r0, [fp, #-8]
   204ac:	ldr	r3, [fp, #-8]
   204b0:	cmp	r3, #32
   204b4:	beq	204c4 <lchmod@@Base+0x6ca4>
   204b8:	ldr	r3, [fp, #-8]
   204bc:	cmp	r3, #9
   204c0:	bne	204cc <lchmod@@Base+0x6cac>
   204c4:	mov	r3, #1
   204c8:	b	204d0 <lchmod@@Base+0x6cb0>
   204cc:	mov	r3, #0
   204d0:	and	r3, r3, #1
   204d4:	uxtb	r3, r3
   204d8:	mov	r0, r3
   204dc:	add	sp, fp, #0
   204e0:	pop	{fp}		; (ldr fp, [sp], #4)
   204e4:	bx	lr
   204e8:	push	{fp}		; (str fp, [sp, #-4]!)
   204ec:	add	fp, sp, #0
   204f0:	sub	sp, sp, #12
   204f4:	str	r0, [fp, #-8]
   204f8:	ldr	r3, [fp, #-8]
   204fc:	cmp	r3, #0
   20500:	blt	20524 <lchmod@@Base+0x6d04>
   20504:	ldr	r3, [fp, #-8]
   20508:	cmp	r3, #31
   2050c:	ble	2051c <lchmod@@Base+0x6cfc>
   20510:	ldr	r3, [fp, #-8]
   20514:	cmp	r3, #127	; 0x7f
   20518:	bne	20524 <lchmod@@Base+0x6d04>
   2051c:	mov	r3, #1
   20520:	b	20528 <lchmod@@Base+0x6d08>
   20524:	mov	r3, #0
   20528:	mov	r0, r3
   2052c:	add	sp, fp, #0
   20530:	pop	{fp}		; (ldr fp, [sp], #4)
   20534:	bx	lr
   20538:	push	{fp}		; (str fp, [sp, #-4]!)
   2053c:	add	fp, sp, #0
   20540:	sub	sp, sp, #12
   20544:	str	r0, [fp, #-8]
   20548:	ldr	r3, [fp, #-8]
   2054c:	sub	r3, r3, #48	; 0x30
   20550:	cmp	r3, #9
   20554:	bhi	20560 <lchmod@@Base+0x6d40>
   20558:	mov	r3, #1
   2055c:	b	20564 <lchmod@@Base+0x6d44>
   20560:	mov	r3, #0
   20564:	mov	r0, r3
   20568:	add	sp, fp, #0
   2056c:	pop	{fp}		; (ldr fp, [sp], #4)
   20570:	bx	lr
   20574:	push	{fp}		; (str fp, [sp, #-4]!)
   20578:	add	fp, sp, #0
   2057c:	sub	sp, sp, #12
   20580:	str	r0, [fp, #-8]
   20584:	ldr	r3, [fp, #-8]
   20588:	sub	r3, r3, #33	; 0x21
   2058c:	cmp	r3, #93	; 0x5d
   20590:	bhi	2059c <lchmod@@Base+0x6d7c>
   20594:	mov	r3, #1
   20598:	b	205a0 <lchmod@@Base+0x6d80>
   2059c:	mov	r3, #0
   205a0:	mov	r0, r3
   205a4:	add	sp, fp, #0
   205a8:	pop	{fp}		; (ldr fp, [sp], #4)
   205ac:	bx	lr
   205b0:	push	{fp}		; (str fp, [sp, #-4]!)
   205b4:	add	fp, sp, #0
   205b8:	sub	sp, sp, #12
   205bc:	str	r0, [fp, #-8]
   205c0:	ldr	r3, [fp, #-8]
   205c4:	sub	r3, r3, #97	; 0x61
   205c8:	cmp	r3, #25
   205cc:	bhi	205d8 <lchmod@@Base+0x6db8>
   205d0:	mov	r3, #1
   205d4:	b	205dc <lchmod@@Base+0x6dbc>
   205d8:	mov	r3, #0
   205dc:	mov	r0, r3
   205e0:	add	sp, fp, #0
   205e4:	pop	{fp}		; (ldr fp, [sp], #4)
   205e8:	bx	lr
   205ec:	push	{fp}		; (str fp, [sp, #-4]!)
   205f0:	add	fp, sp, #0
   205f4:	sub	sp, sp, #12
   205f8:	str	r0, [fp, #-8]
   205fc:	ldr	r3, [fp, #-8]
   20600:	sub	r3, r3, #32
   20604:	cmp	r3, #94	; 0x5e
   20608:	bhi	20614 <lchmod@@Base+0x6df4>
   2060c:	mov	r3, #1
   20610:	b	20618 <lchmod@@Base+0x6df8>
   20614:	mov	r3, #0
   20618:	mov	r0, r3
   2061c:	add	sp, fp, #0
   20620:	pop	{fp}		; (ldr fp, [sp], #4)
   20624:	bx	lr
   20628:	push	{fp}		; (str fp, [sp, #-4]!)
   2062c:	add	fp, sp, #0
   20630:	sub	sp, sp, #12
   20634:	str	r0, [fp, #-8]
   20638:	ldr	r3, [fp, #-8]
   2063c:	cmp	r3, #64	; 0x40
   20640:	bgt	20664 <lchmod@@Base+0x6e44>
   20644:	ldr	r3, [fp, #-8]
   20648:	cmp	r3, #58	; 0x3a
   2064c:	bge	2068c <lchmod@@Base+0x6e6c>
   20650:	ldr	r3, [fp, #-8]
   20654:	sub	r3, r3, #33	; 0x21
   20658:	cmp	r3, #14
   2065c:	bhi	20694 <lchmod@@Base+0x6e74>
   20660:	b	2068c <lchmod@@Base+0x6e6c>
   20664:	ldr	r3, [fp, #-8]
   20668:	cmp	r3, #91	; 0x5b
   2066c:	blt	20694 <lchmod@@Base+0x6e74>
   20670:	ldr	r3, [fp, #-8]
   20674:	cmp	r3, #96	; 0x60
   20678:	ble	2068c <lchmod@@Base+0x6e6c>
   2067c:	ldr	r3, [fp, #-8]
   20680:	sub	r3, r3, #123	; 0x7b
   20684:	cmp	r3, #3
   20688:	bhi	20694 <lchmod@@Base+0x6e74>
   2068c:	mov	r3, #1
   20690:	b	20698 <lchmod@@Base+0x6e78>
   20694:	mov	r3, #0
   20698:	mov	r0, r3
   2069c:	add	sp, fp, #0
   206a0:	pop	{fp}		; (ldr fp, [sp], #4)
   206a4:	bx	lr
   206a8:	push	{fp}		; (str fp, [sp, #-4]!)
   206ac:	add	fp, sp, #0
   206b0:	sub	sp, sp, #12
   206b4:	str	r0, [fp, #-8]
   206b8:	ldr	r3, [fp, #-8]
   206bc:	cmp	r3, #9
   206c0:	blt	206e4 <lchmod@@Base+0x6ec4>
   206c4:	ldr	r3, [fp, #-8]
   206c8:	cmp	r3, #13
   206cc:	ble	206dc <lchmod@@Base+0x6ebc>
   206d0:	ldr	r3, [fp, #-8]
   206d4:	cmp	r3, #32
   206d8:	bne	206e4 <lchmod@@Base+0x6ec4>
   206dc:	mov	r3, #1
   206e0:	b	206e8 <lchmod@@Base+0x6ec8>
   206e4:	mov	r3, #0
   206e8:	mov	r0, r3
   206ec:	add	sp, fp, #0
   206f0:	pop	{fp}		; (ldr fp, [sp], #4)
   206f4:	bx	lr
   206f8:	push	{fp}		; (str fp, [sp, #-4]!)
   206fc:	add	fp, sp, #0
   20700:	sub	sp, sp, #12
   20704:	str	r0, [fp, #-8]
   20708:	ldr	r3, [fp, #-8]
   2070c:	sub	r3, r3, #65	; 0x41
   20710:	cmp	r3, #25
   20714:	bhi	20720 <lchmod@@Base+0x6f00>
   20718:	mov	r3, #1
   2071c:	b	20724 <lchmod@@Base+0x6f04>
   20720:	mov	r3, #0
   20724:	mov	r0, r3
   20728:	add	sp, fp, #0
   2072c:	pop	{fp}		; (ldr fp, [sp], #4)
   20730:	bx	lr
   20734:	push	{fp}		; (str fp, [sp, #-4]!)
   20738:	add	fp, sp, #0
   2073c:	sub	sp, sp, #12
   20740:	str	r0, [fp, #-8]
   20744:	ldr	r3, [fp, #-8]
   20748:	sub	r3, r3, #48	; 0x30
   2074c:	cmp	r3, #54	; 0x36
   20750:	ldrls	pc, [pc, r3, lsl #2]
   20754:	b	2083c <lchmod@@Base+0x701c>
   20758:	andeq	r0, r2, r4, lsr r8
   2075c:	andeq	r0, r2, r4, lsr r8
   20760:	andeq	r0, r2, r4, lsr r8
   20764:	andeq	r0, r2, r4, lsr r8
   20768:	andeq	r0, r2, r4, lsr r8
   2076c:	andeq	r0, r2, r4, lsr r8
   20770:	andeq	r0, r2, r4, lsr r8
   20774:	andeq	r0, r2, r4, lsr r8
   20778:	andeq	r0, r2, r4, lsr r8
   2077c:	andeq	r0, r2, r4, lsr r8
   20780:	andeq	r0, r2, ip, lsr r8
   20784:	andeq	r0, r2, ip, lsr r8
   20788:	andeq	r0, r2, ip, lsr r8
   2078c:	andeq	r0, r2, ip, lsr r8
   20790:	andeq	r0, r2, ip, lsr r8
   20794:	andeq	r0, r2, ip, lsr r8
   20798:	andeq	r0, r2, ip, lsr r8
   2079c:	andeq	r0, r2, r4, lsr r8
   207a0:	andeq	r0, r2, r4, lsr r8
   207a4:	andeq	r0, r2, r4, lsr r8
   207a8:	andeq	r0, r2, r4, lsr r8
   207ac:	andeq	r0, r2, r4, lsr r8
   207b0:	andeq	r0, r2, r4, lsr r8
   207b4:	andeq	r0, r2, ip, lsr r8
   207b8:	andeq	r0, r2, ip, lsr r8
   207bc:	andeq	r0, r2, ip, lsr r8
   207c0:	andeq	r0, r2, ip, lsr r8
   207c4:	andeq	r0, r2, ip, lsr r8
   207c8:	andeq	r0, r2, ip, lsr r8
   207cc:	andeq	r0, r2, ip, lsr r8
   207d0:	andeq	r0, r2, ip, lsr r8
   207d4:	andeq	r0, r2, ip, lsr r8
   207d8:	andeq	r0, r2, ip, lsr r8
   207dc:	andeq	r0, r2, ip, lsr r8
   207e0:	andeq	r0, r2, ip, lsr r8
   207e4:	andeq	r0, r2, ip, lsr r8
   207e8:	andeq	r0, r2, ip, lsr r8
   207ec:	andeq	r0, r2, ip, lsr r8
   207f0:	andeq	r0, r2, ip, lsr r8
   207f4:	andeq	r0, r2, ip, lsr r8
   207f8:	andeq	r0, r2, ip, lsr r8
   207fc:	andeq	r0, r2, ip, lsr r8
   20800:	andeq	r0, r2, ip, lsr r8
   20804:	andeq	r0, r2, ip, lsr r8
   20808:	andeq	r0, r2, ip, lsr r8
   2080c:	andeq	r0, r2, ip, lsr r8
   20810:	andeq	r0, r2, ip, lsr r8
   20814:	andeq	r0, r2, ip, lsr r8
   20818:	andeq	r0, r2, ip, lsr r8
   2081c:	andeq	r0, r2, r4, lsr r8
   20820:	andeq	r0, r2, r4, lsr r8
   20824:	andeq	r0, r2, r4, lsr r8
   20828:	andeq	r0, r2, r4, lsr r8
   2082c:	andeq	r0, r2, r4, lsr r8
   20830:	andeq	r0, r2, r4, lsr r8
   20834:	mov	r3, #1
   20838:	b	20840 <lchmod@@Base+0x7020>
   2083c:	mov	r3, #0
   20840:	mov	r0, r3
   20844:	add	sp, fp, #0
   20848:	pop	{fp}		; (ldr fp, [sp], #4)
   2084c:	bx	lr
   20850:	push	{fp}		; (str fp, [sp, #-4]!)
   20854:	add	fp, sp, #0
   20858:	sub	sp, sp, #12
   2085c:	str	r0, [fp, #-8]
   20860:	ldr	r3, [fp, #-8]
   20864:	sub	r3, r3, #65	; 0x41
   20868:	cmp	r3, #25
   2086c:	bhi	2087c <lchmod@@Base+0x705c>
   20870:	ldr	r3, [fp, #-8]
   20874:	add	r3, r3, #32
   20878:	b	20880 <lchmod@@Base+0x7060>
   2087c:	ldr	r3, [fp, #-8]
   20880:	mov	r0, r3
   20884:	add	sp, fp, #0
   20888:	pop	{fp}		; (ldr fp, [sp], #4)
   2088c:	bx	lr
   20890:	push	{fp}		; (str fp, [sp, #-4]!)
   20894:	add	fp, sp, #0
   20898:	sub	sp, sp, #12
   2089c:	str	r0, [fp, #-8]
   208a0:	ldr	r3, [fp, #-8]
   208a4:	sub	r3, r3, #97	; 0x61
   208a8:	cmp	r3, #25
   208ac:	bhi	208bc <lchmod@@Base+0x709c>
   208b0:	ldr	r3, [fp, #-8]
   208b4:	sub	r3, r3, #32
   208b8:	b	208c0 <lchmod@@Base+0x70a0>
   208bc:	ldr	r3, [fp, #-8]
   208c0:	mov	r0, r3
   208c4:	add	sp, fp, #0
   208c8:	pop	{fp}		; (ldr fp, [sp], #4)
   208cc:	bx	lr
   208d0:	str	fp, [sp, #-8]!
   208d4:	str	lr, [sp, #4]
   208d8:	add	fp, sp, #4
   208dc:	sub	sp, sp, #272	; 0x110
   208e0:	str	r0, [fp, #-272]	; 0xfffffef0
   208e4:	sub	r3, fp, #264	; 0x108
   208e8:	movw	r2, #257	; 0x101
   208ec:	mov	r1, r3
   208f0:	ldr	r0, [fp, #-272]	; 0xfffffef0
   208f4:	bl	20a94 <lchmod@@Base+0x7274>
   208f8:	mov	r3, r0
   208fc:	cmp	r3, #0
   20900:	beq	2090c <lchmod@@Base+0x70ec>
   20904:	mov	r3, #0
   20908:	b	20960 <lchmod@@Base+0x7140>
   2090c:	sub	r3, fp, #264	; 0x108
   20910:	movw	r1, #7364	; 0x1cc4
   20914:	movt	r1, #2
   20918:	mov	r0, r3
   2091c:	bl	11508 <strcmp@plt>
   20920:	mov	r3, r0
   20924:	cmp	r3, #0
   20928:	beq	20954 <lchmod@@Base+0x7134>
   2092c:	sub	r3, fp, #264	; 0x108
   20930:	movw	r1, #7368	; 0x1cc8
   20934:	movt	r1, #2
   20938:	mov	r0, r3
   2093c:	bl	11508 <strcmp@plt>
   20940:	mov	r3, r0
   20944:	cmp	r3, #0
   20948:	beq	20954 <lchmod@@Base+0x7134>
   2094c:	mov	r3, #1
   20950:	b	20958 <lchmod@@Base+0x7138>
   20954:	mov	r3, #0
   20958:	and	r3, r3, #1
   2095c:	uxtb	r3, r3
   20960:	mov	r0, r3
   20964:	sub	sp, fp, #4
   20968:	ldr	fp, [sp]
   2096c:	add	sp, sp, #4
   20970:	pop	{pc}		; (ldr pc, [sp], #4)
   20974:	str	fp, [sp, #-8]!
   20978:	str	lr, [sp, #4]
   2097c:	add	fp, sp, #4
   20980:	sub	sp, sp, #16
   20984:	str	r0, [fp, #-16]
   20988:	mov	r1, #0
   2098c:	ldr	r0, [fp, #-16]
   20990:	bl	117d8 <setlocale@plt>
   20994:	str	r0, [fp, #-8]
   20998:	ldr	r3, [fp, #-8]
   2099c:	mov	r0, r3
   209a0:	sub	sp, fp, #4
   209a4:	ldr	fp, [sp]
   209a8:	add	sp, sp, #4
   209ac:	pop	{pc}		; (ldr pc, [sp], #4)
   209b0:	str	fp, [sp, #-8]!
   209b4:	str	lr, [sp, #4]
   209b8:	add	fp, sp, #4
   209bc:	sub	sp, sp, #24
   209c0:	str	r0, [fp, #-16]
   209c4:	str	r1, [fp, #-20]	; 0xffffffec
   209c8:	str	r2, [fp, #-24]	; 0xffffffe8
   209cc:	ldr	r0, [fp, #-16]
   209d0:	bl	20974 <lchmod@@Base+0x7154>
   209d4:	str	r0, [fp, #-8]
   209d8:	ldr	r3, [fp, #-8]
   209dc:	cmp	r3, #0
   209e0:	bne	20a04 <lchmod@@Base+0x71e4>
   209e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   209e8:	cmp	r3, #0
   209ec:	beq	209fc <lchmod@@Base+0x71dc>
   209f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   209f4:	mov	r2, #0
   209f8:	strb	r2, [r3]
   209fc:	mov	r3, #22
   20a00:	b	20a80 <lchmod@@Base+0x7260>
   20a04:	ldr	r0, [fp, #-8]
   20a08:	bl	11730 <strlen@plt>
   20a0c:	str	r0, [fp, #-12]
   20a10:	ldr	r2, [fp, #-12]
   20a14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a18:	cmp	r2, r3
   20a1c:	bcs	20a40 <lchmod@@Base+0x7220>
   20a20:	ldr	r3, [fp, #-12]
   20a24:	add	r3, r3, #1
   20a28:	mov	r2, r3
   20a2c:	ldr	r1, [fp, #-8]
   20a30:	ldr	r0, [fp, #-20]	; 0xffffffec
   20a34:	bl	11580 <memcpy@plt>
   20a38:	mov	r3, #0
   20a3c:	b	20a80 <lchmod@@Base+0x7260>
   20a40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a44:	cmp	r3, #0
   20a48:	beq	20a7c <lchmod@@Base+0x725c>
   20a4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a50:	sub	r3, r3, #1
   20a54:	mov	r2, r3
   20a58:	ldr	r1, [fp, #-8]
   20a5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   20a60:	bl	11580 <memcpy@plt>
   20a64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20a68:	sub	r3, r3, #1
   20a6c:	ldr	r2, [fp, #-20]	; 0xffffffec
   20a70:	add	r3, r2, r3
   20a74:	mov	r2, #0
   20a78:	strb	r2, [r3]
   20a7c:	mov	r3, #34	; 0x22
   20a80:	mov	r0, r3
   20a84:	sub	sp, fp, #4
   20a88:	ldr	fp, [sp]
   20a8c:	add	sp, sp, #4
   20a90:	pop	{pc}		; (ldr pc, [sp], #4)
   20a94:	str	fp, [sp, #-8]!
   20a98:	str	lr, [sp, #4]
   20a9c:	add	fp, sp, #4
   20aa0:	sub	sp, sp, #16
   20aa4:	str	r0, [fp, #-8]
   20aa8:	str	r1, [fp, #-12]
   20aac:	str	r2, [fp, #-16]
   20ab0:	ldr	r2, [fp, #-16]
   20ab4:	ldr	r1, [fp, #-12]
   20ab8:	ldr	r0, [fp, #-8]
   20abc:	bl	209b0 <lchmod@@Base+0x7190>
   20ac0:	mov	r3, r0
   20ac4:	mov	r0, r3
   20ac8:	sub	sp, fp, #4
   20acc:	ldr	fp, [sp]
   20ad0:	add	sp, sp, #4
   20ad4:	pop	{pc}		; (ldr pc, [sp], #4)
   20ad8:	str	fp, [sp, #-8]!
   20adc:	str	lr, [sp, #4]
   20ae0:	add	fp, sp, #4
   20ae4:	sub	sp, sp, #8
   20ae8:	str	r0, [fp, #-8]
   20aec:	ldr	r0, [fp, #-8]
   20af0:	bl	20974 <lchmod@@Base+0x7154>
   20af4:	mov	r3, r0
   20af8:	mov	r0, r3
   20afc:	sub	sp, fp, #4
   20b00:	ldr	fp, [sp]
   20b04:	add	sp, sp, #4
   20b08:	pop	{pc}		; (ldr pc, [sp], #4)
   20b0c:	cmp	r3, #0
   20b10:	cmpeq	r2, #0
   20b14:	bne	20b2c <lchmod@@Base+0x730c>
   20b18:	cmp	r1, #0
   20b1c:	cmpeq	r0, #0
   20b20:	mvnne	r1, #0
   20b24:	mvnne	r0, #0
   20b28:	b	20b48 <lchmod@@Base+0x7328>
   20b2c:	sub	sp, sp, #8
   20b30:	push	{sp, lr}
   20b34:	bl	20b58 <lchmod@@Base+0x7338>
   20b38:	ldr	lr, [sp, #4]
   20b3c:	add	sp, sp, #8
   20b40:	pop	{r2, r3}
   20b44:	bx	lr
   20b48:	push	{r1, lr}
   20b4c:	mov	r0, #8
   20b50:	bl	114f0 <raise@plt>
   20b54:	pop	{r1, pc}
   20b58:	cmp	r1, r3
   20b5c:	cmpeq	r0, r2
   20b60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20b64:	mov	r4, r0
   20b68:	movcc	r0, #0
   20b6c:	mov	r5, r1
   20b70:	ldr	lr, [sp, #36]	; 0x24
   20b74:	movcc	r1, r0
   20b78:	bcc	20c74 <lchmod@@Base+0x7454>
   20b7c:	cmp	r3, #0
   20b80:	clzeq	ip, r2
   20b84:	clzne	ip, r3
   20b88:	addeq	ip, ip, #32
   20b8c:	cmp	r5, #0
   20b90:	clzeq	r1, r4
   20b94:	addeq	r1, r1, #32
   20b98:	clzne	r1, r5
   20b9c:	sub	ip, ip, r1
   20ba0:	sub	sl, ip, #32
   20ba4:	lsl	r9, r3, ip
   20ba8:	rsb	fp, ip, #32
   20bac:	orr	r9, r9, r2, lsl sl
   20bb0:	orr	r9, r9, r2, lsr fp
   20bb4:	lsl	r8, r2, ip
   20bb8:	cmp	r5, r9
   20bbc:	cmpeq	r4, r8
   20bc0:	movcc	r0, #0
   20bc4:	movcc	r1, r0
   20bc8:	bcc	20be4 <lchmod@@Base+0x73c4>
   20bcc:	mov	r0, #1
   20bd0:	subs	r4, r4, r8
   20bd4:	lsl	r1, r0, sl
   20bd8:	orr	r1, r1, r0, lsr fp
   20bdc:	lsl	r0, r0, ip
   20be0:	sbc	r5, r5, r9
   20be4:	cmp	ip, #0
   20be8:	beq	20c74 <lchmod@@Base+0x7454>
   20bec:	lsr	r6, r8, #1
   20bf0:	orr	r6, r6, r9, lsl #31
   20bf4:	lsr	r7, r9, #1
   20bf8:	mov	r2, ip
   20bfc:	b	20c20 <lchmod@@Base+0x7400>
   20c00:	subs	r3, r4, r6
   20c04:	sbc	r8, r5, r7
   20c08:	adds	r3, r3, r3
   20c0c:	adc	r8, r8, r8
   20c10:	adds	r4, r3, #1
   20c14:	adc	r5, r8, #0
   20c18:	subs	r2, r2, #1
   20c1c:	beq	20c3c <lchmod@@Base+0x741c>
   20c20:	cmp	r5, r7
   20c24:	cmpeq	r4, r6
   20c28:	bcs	20c00 <lchmod@@Base+0x73e0>
   20c2c:	adds	r4, r4, r4
   20c30:	adc	r5, r5, r5
   20c34:	subs	r2, r2, #1
   20c38:	bne	20c20 <lchmod@@Base+0x7400>
   20c3c:	lsr	r3, r4, ip
   20c40:	orr	r3, r3, r5, lsl fp
   20c44:	lsr	r2, r5, ip
   20c48:	orr	r3, r3, r5, lsr sl
   20c4c:	adds	r0, r0, r4
   20c50:	mov	r4, r3
   20c54:	lsl	r3, r2, ip
   20c58:	orr	r3, r3, r4, lsl sl
   20c5c:	lsl	ip, r4, ip
   20c60:	orr	r3, r3, r4, lsr fp
   20c64:	adc	r1, r1, r5
   20c68:	subs	r0, r0, ip
   20c6c:	mov	r5, r2
   20c70:	sbc	r1, r1, r3
   20c74:	cmp	lr, #0
   20c78:	strdne	r4, [lr]
   20c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20c84:	mov	r7, r0
   20c88:	ldr	r6, [pc, #72]	; 20cd8 <lchmod@@Base+0x74b8>
   20c8c:	ldr	r5, [pc, #72]	; 20cdc <lchmod@@Base+0x74bc>
   20c90:	add	r6, pc, r6
   20c94:	add	r5, pc, r5
   20c98:	sub	r6, r6, r5
   20c9c:	mov	r8, r1
   20ca0:	mov	r9, r2
   20ca4:	bl	114a0 <fstatfs64@plt-0x20>
   20ca8:	asrs	r6, r6, #2
   20cac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   20cb0:	mov	r4, #0
   20cb4:	add	r4, r4, #1
   20cb8:	ldr	r3, [r5], #4
   20cbc:	mov	r2, r9
   20cc0:	mov	r1, r8
   20cc4:	mov	r0, r7
   20cc8:	blx	r3
   20ccc:	cmp	r6, r4
   20cd0:	bne	20cb4 <lchmod@@Base+0x7494>
   20cd4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20cd8:	andeq	r1, r1, r4, ror r2
   20cdc:	andeq	r1, r1, ip, ror #4
   20ce0:	bx	lr
   20ce4:	ldr	r3, [pc, #12]	; 20cf8 <lchmod@@Base+0x74d8>
   20ce8:	mov	r1, #0
   20cec:	add	r3, pc, r3
   20cf0:	ldr	r2, [r3]
   20cf4:	b	11784 <__cxa_atexit@plt>
   20cf8:	muleq	r1, r8, r4
   20cfc:	mov	r2, r1
   20d00:	mov	r1, r0
   20d04:	mov	r0, #3
   20d08:	b	118a4 <__xstat64@plt>
   20d0c:	mov	r2, r1
   20d10:	mov	r1, r0
   20d14:	mov	r0, #3
   20d18:	b	11610 <__fxstat64@plt>
   20d1c:	mov	r2, r1
   20d20:	mov	r1, r0
   20d24:	mov	r0, #3
   20d28:	b	118e0 <__lxstat64@plt>
   20d2c:	push	{lr}		; (str lr, [sp, #-4]!)
   20d30:	sub	sp, sp, #12
   20d34:	str	r3, [sp]
   20d38:	mov	r3, r2
   20d3c:	mov	r2, r1
   20d40:	mov	r1, r0
   20d44:	mov	r0, #3
   20d48:	bl	115f8 <__fxstatat64@plt>
   20d4c:	add	sp, sp, #12
   20d50:	pop	{pc}		; (ldr pc, [sp], #4)
   20d54:	push	{lr}		; (str lr, [sp, #-4]!)
   20d58:	sub	sp, sp, #12
   20d5c:	strd	r2, [sp]
   20d60:	mov	r2, r1
   20d64:	mov	r3, sp
   20d68:	mov	r1, r0
   20d6c:	mov	r0, #1
   20d70:	bl	118b0 <__xmknod@plt>
   20d74:	add	sp, sp, #12
   20d78:	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .fini:

00020d7c <.fini>:
   20d7c:	push	{r3, lr}
   20d80:	pop	{r3, pc}
