<html><body>
<pre>
 
cpldfit:  version P.15xf                            Xilinx Inc.
                                  Fitter Report
Design Name: Remote                              Date:  7-25-2012,  9:45AM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
68 /72  ( 94%) 212 /360  ( 59%) 80 /216 ( 37%)   62 /72  ( 86%) 9  /34  ( 26%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          16/18       28/54       57/90       6/ 9
FB2          18/18*      17/54       56/90       1/ 9
FB3          16/18       16/54       43/90       0/ 9
FB4          18/18*      19/54       56/90       2/ 7
             -----       -----       -----      -----    
             68/72       80/216     212/360      9/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'Internal_Clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    2           2    |  I/O              :     6      28
Output        :    5           5    |  GCK/IO           :     2       3
Bidirectional :    1           1    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      9           9

** Power Data **

There are 68 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Remote.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'Internal_Clk' based upon the
   LOC constraint 'P43'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal                            Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                              Pts   Inps          No.  Type    Use     Mode Rate State
Len                               4     14    FB1_2   39   I/O     O       STD  FAST 
Ldir                              3     14    FB1_5   40   I/O     O       STD  FAST 
Ren                               4     14    FB1_6   41   I/O     O       STD  FAST 
Rdir                              3     14    FB1_8   42   I/O     O       STD  FAST 
IR_Xmit                           19    25    FB1_14  1    GCK/I/O O       STD  FAST RESET
Serial_IO                         4     7     FB4_2   19   I/O     I/O     STD  FAST 

** 62 Buried Nodes **

Signal                            Total Total Loc     Pwr  Reg Init
Name                              Pts   Inps          Mode State
IRT/state_FSM_FFd9                2     3     FB1_1   STD  RESET
IRT/state_FSM_FFd8                2     2     FB1_3   STD  RESET
IRT/state_FSM_FFd7                2     2     FB1_4   STD  RESET
IRT/state_FSM_FFd6                2     2     FB1_7   STD  RESET
IRT/state_FSM_FFd5                2     2     FB1_9   STD  RESET
IRT/state_FSM_FFd4                2     2     FB1_10  STD  RESET
IRT/state_FSM_FFd3                2     2     FB1_11  STD  RESET
IRT/state_FSM_FFd2                2     2     FB1_15  STD  RESET
IRT/state_FSM_FFd1                2     2     FB1_16  STD  RESET
IRT/state_FSM_FFd10               3     4     FB1_17  STD  RESET
IOS/count<1>                      3     3     FB1_18  STD  RESET
IOS/count<0>                      2     2     FB2_1   STD  RESET
Clock_8                           2     2     FB2_2   STD  RESET
parallel_out<4>                   3     3     FB2_3   STD  RESET
parallel_out<3>                   3     3     FB2_4   STD  RESET
parallel_out<2>                   3     3     FB2_5   STD  RESET
parallel_out<1>                   3     3     FB2_6   STD  RESET
parallel_out<15>                  3     3     FB2_7   STD  RESET
parallel_out<14>                  3     3     FB2_8   STD  RESET
latch                             3     10    FB2_9   STD  RESET
count_reset                       3     10    FB2_10  STD  RESET
IOS/count<7>                      3     9     FB2_11  STD  RESET
IOS/count<6>                      3     8     FB2_12  STD  RESET
IOS/count<5>                      3     7     FB2_13  STD  RESET
IOS/count<4>                      3     6     FB2_14  STD  RESET
IOS/count<3>                      3     5     FB2_15  STD  RESET
IOS/count<2>                      3     4     FB2_16  STD  RESET
select                            4     9     FB2_17  STD  RESET
transmit                          6     9     FB2_18  STD  RESET
count_4<2>/count_4<2>_RSTF__$INT  1     2     FB3_3   STD  
count_2<0>                        2     2     FB3_4   STD  RESET
Clock_4                           2     2     FB3_5   STD  RESET
Clock_2                           2     2     FB3_6   STD  RESET
shift_out<9>                      3     3     FB3_7   STD  RESET
shift_out<8>                      3     3     FB3_8   STD  RESET
shift_out<7>                      3     3     FB3_9   STD  RESET
shift_out<6>                      3     3     FB3_10  STD  RESET
shift_out<5>                      3     3     FB3_11  STD  RESET
shift_out<4>                      3     3     FB3_12  STD  RESET
shift_out<3>                      3     3     FB3_13  STD  RESET

Signal                            Total Total Loc     Pwr  Reg Init
Name                              Pts   Inps          Mode State
shift_out<2>                      3     3     FB3_14  STD  RESET
shift_out<15>                     3     3     FB3_15  STD  RESET
shift_out<14>                     3     3     FB3_16  STD  RESET
parallel_out<8>                   3     3     FB3_17  STD  RESET
parallel_out<5>                   3     3     FB3_18  STD  RESET
shift_out<1>                      3     3     FB4_1   STD  RESET
shift_out<13>                     3     3     FB4_3   STD  RESET
shift_out<12>                     3     3     FB4_4   STD  RESET
shift_out<11>                     3     3     FB4_5   STD  RESET
shift_out<10>                     3     3     FB4_6   STD  RESET
shift_out<0>                      3     3     FB4_7   STD  RESET
parallel_out<9>                   3     3     FB4_8   STD  RESET
parallel_out<13>                  3     3     FB4_9   STD  RESET
parallel_out<12>                  3     3     FB4_10  STD  RESET
parallel_out<11>                  3     3     FB4_11  STD  RESET
parallel_out<10>                  3     3     FB4_12  STD  RESET
parallel_out<0>                   3     3     FB4_13  STD  RESET
count_4<2>                        3     4     FB4_14  STD  RESET
count_4<1>                        3     3     FB4_15  STD  RESET
count_4<0>                        3     6     FB4_16  STD  RESET
count_2<1>                        3     3     FB4_17  STD  RESET
count_4<3>                        4     6     FB4_18  STD  RESET

** 3 Inputs **

Signal                            Loc     Pin  Pin     Pin     
Name                                      No.  Type    Use     
Internal_Clk                      FB1_9   43   GCK/I/O GCK
Global_Reset                      FB2_14  36   GTS/I/O I
Clk                               FB4_14  23   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               28/26
Number of signals used by logic mapping into function block:  28
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IRT/state_FSM_FFd9    2       0     0   3     FB1_1         (b)     (b)
Len                   4       0     0   1     FB1_2   39    I/O     O
IRT/state_FSM_FFd8    2       0     0   3     FB1_3         (b)     (b)
IRT/state_FSM_FFd7    2       0     0   3     FB1_4         (b)     (b)
Ldir                  3       0     0   2     FB1_5   40    I/O     O
Ren                   4       0     0   1     FB1_6   41    I/O     O
IRT/state_FSM_FFd6    2       0     0   3     FB1_7         (b)     (b)
Rdir                  3       0     0   2     FB1_8   42    I/O     O
IRT/state_FSM_FFd5    2       0     0   3     FB1_9   43    GCK/I/O GCK
IRT/state_FSM_FFd4    2       0     0   3     FB1_10        (b)     (b)
IRT/state_FSM_FFd3    2       0   \/1   2     FB1_11  44    GCK/I/O (b)
(unused)              0       0   \/5   0     FB1_12        (b)     (b)
(unused)              0       0   \/5   0     FB1_13        (b)     (b)
IR_Xmit              19      14<-   0   0     FB1_14  1     GCK/I/O O
IRT/state_FSM_FFd2    2       0   /\3   0     FB1_15  2     I/O     (b)
IRT/state_FSM_FFd1    2       0     0   3     FB1_16        (b)     (b)
IRT/state_FSM_FFd10   3       0     0   2     FB1_17  3     I/O     (b)
IOS/count<1>          3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Clock_4              11: IRT/state_FSM_FFd7  20: parallel_out<15> 
  2: Global_Reset         12: IRT/state_FSM_FFd8  21: parallel_out<1> 
  3: IOS/count<0>         13: IRT/state_FSM_FFd9  22: parallel_out<2> 
  4: IRT/state_FSM_FFd1   14: parallel_out<0>     23: parallel_out<3> 
  5: IRT/state_FSM_FFd10  15: parallel_out<10>    24: parallel_out<4> 
  6: IRT/state_FSM_FFd2   16: parallel_out<11>    25: parallel_out<5> 
  7: IRT/state_FSM_FFd3   17: parallel_out<12>    26: parallel_out<8> 
  8: IRT/state_FSM_FFd4   18: parallel_out<13>    27: parallel_out<9> 
  9: IRT/state_FSM_FFd5   19: parallel_out<14>    28: transmit 
 10: IRT/state_FSM_FFd6  

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IRT/state_FSM_FFd9   .X..X......................X............ 3
Len                  .............XXXXXXXXXXXXXX............. 14
IRT/state_FSM_FFd8   .X..........X........................... 2
IRT/state_FSM_FFd7   .X.........X............................ 2
Ldir                 .............XXXXXXXXXXXXXX............. 14
Ren                  .............XXXXXXXXXXXXXX............. 14
IRT/state_FSM_FFd6   .X........X............................. 2
Rdir                 .............XXXXXXXXXXXXXX............. 14
IRT/state_FSM_FFd5   .X.......X.............................. 2
IRT/state_FSM_FFd4   .X......X............................... 2
IRT/state_FSM_FFd3   .X.....X................................ 2
IR_Xmit              .X.XXXXXXXXXXXXXXXXXXXXXXXX............. 25
IRT/state_FSM_FFd2   .X....X................................. 2
IRT/state_FSM_FFd1   .X...X.................................. 2
IRT/state_FSM_FFd10  .X.XX......................X............ 4
IOS/count<1>         XXX..................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IOS/count<0>          2       0     0   3     FB2_1         (b)     (b)
Clock_8               2       0     0   3     FB2_2   29    I/O     (b)
parallel_out<4>       3       0     0   2     FB2_3         (b)     (b)
parallel_out<3>       3       0     0   2     FB2_4         (b)     (b)
parallel_out<2>       3       0     0   2     FB2_5   30    I/O     (b)
parallel_out<1>       3       0     0   2     FB2_6   31    I/O     (b)
parallel_out<15>      3       0     0   2     FB2_7         (b)     (b)
parallel_out<14>      3       0     0   2     FB2_8   32    I/O     (b)
latch                 3       0     0   2     FB2_9   33    GSR/I/O (b)
count_reset           3       0     0   2     FB2_10        (b)     (b)
IOS/count<7>          3       0     0   2     FB2_11  34    GTS/I/O (b)
IOS/count<6>          3       0     0   2     FB2_12        (b)     (b)
IOS/count<5>          3       0     0   2     FB2_13        (b)     (b)
IOS/count<4>          3       0     0   2     FB2_14  36    GTS/I/O I
IOS/count<3>          3       0     0   2     FB2_15  37    I/O     (b)
IOS/count<2>          3       0     0   2     FB2_16        (b)     (b)
select                4       0   \/1   0     FB2_17  38    I/O     (b)
transmit              6       1<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Clock_4            7: IOS/count<4>      13: shift_out<15> 
  2: Global_Reset       8: IOS/count<5>      14: shift_out<1> 
  3: IOS/count<0>       9: IOS/count<6>      15: shift_out<2> 
  4: IOS/count<1>      10: IOS/count<7>      16: shift_out<3> 
  5: IOS/count<2>      11: latch             17: shift_out<4> 
  6: IOS/count<3>      12: shift_out<14>    

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
IOS/count<0>         XX...................................... 2
Clock_8              XX...................................... 2
parallel_out<4>      .X........X.....X....................... 3
parallel_out<3>      .X........X....X........................ 3
parallel_out<2>      .X........X...X......................... 3
parallel_out<1>      .X........X..X.......................... 3
parallel_out<15>     .X........X.X........................... 3
parallel_out<14>     .X........XX............................ 3
latch                XXXXXXXXXX.............................. 10
count_reset          XXXXXXXXXX.............................. 10
IOS/count<7>         XXXXXXXXX............................... 9
IOS/count<6>         XXXXXXXX................................ 8
IOS/count<5>         XXXXXXX................................. 7
IOS/count<4>         XXXXXX.................................. 6
IOS/count<3>         XXXXX................................... 5
IOS/count<2>         XXXX.................................... 4
select               XX.XXXXXXX.............................. 9
transmit             XX.XXXXXXX.............................. 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   5     I/O     
count_4<2>/count_4<2>_RSTF__$INT
                      1       0     0   4     FB3_3         (b)     (b)
count_2<0>            2       0     0   3     FB3_4         (b)     (b)
Clock_4               2       0     0   3     FB3_5   6     I/O     (b)
Clock_2               2       0     0   3     FB3_6         (b)     (b)
shift_out<9>          3       0     0   2     FB3_7         (b)     (b)
shift_out<8>          3       0     0   2     FB3_8   7     I/O     (b)
shift_out<7>          3       0     0   2     FB3_9   8     I/O     (b)
shift_out<6>          3       0     0   2     FB3_10        (b)     (b)
shift_out<5>          3       0     0   2     FB3_11  12    I/O     (b)
shift_out<4>          3       0     0   2     FB3_12        (b)     (b)
shift_out<3>          3       0     0   2     FB3_13        (b)     (b)
shift_out<2>          3       0     0   2     FB3_14  13    I/O     (b)
shift_out<15>         3       0     0   2     FB3_15  14    I/O     (b)
shift_out<14>         3       0     0   2     FB3_16  18    I/O     (b)
parallel_out<8>       3       0     0   2     FB3_17  16    I/O     (b)
parallel_out<5>       3       0     0   2     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Clk                7: shift_out<13>     12: shift_out<4> 
  2: Clock_2            8: shift_out<14>     13: shift_out<5> 
  3: Clock_8            9: shift_out<1>      14: shift_out<6> 
  4: Global_Reset      10: shift_out<2>      15: shift_out<7> 
  5: count_reset       11: shift_out<3>      16: shift_out<8> 
  6: latch            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
count_4<2>/count_4<2>_RSTF__$INT 
                     ...XX................................... 2
count_2<0>           .X.X.................................... 2
Clock_4              .X.X.................................... 2
Clock_2              X..X.................................... 2
shift_out<9>         ..XX...........X........................ 3
shift_out<8>         ..XX..........X......................... 3
shift_out<7>         ..XX.........X.......................... 3
shift_out<6>         ..XX........X........................... 3
shift_out<5>         ..XX.......X............................ 3
shift_out<4>         ..XX......X............................. 3
shift_out<3>         ..XX.....X.............................. 3
shift_out<2>         ..XX....X............................... 3
shift_out<15>        ..XX...X................................ 3
shift_out<14>        ..XX..X................................. 3
parallel_out<8>      ...X.X.........X........................ 3
parallel_out<5>      ...X.X......X........................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               19/35
Number of signals used by logic mapping into function block:  19
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
shift_out<1>          3       0     0   2     FB4_1         (b)     (b)
Serial_IO             4       0     0   1     FB4_2   19    I/O     I/O
shift_out<13>         3       0     0   2     FB4_3         (b)     (b)
shift_out<12>         3       0     0   2     FB4_4         (b)     (b)
shift_out<11>         3       0     0   2     FB4_5   20    I/O     (b)
shift_out<10>         3       0     0   2     FB4_6         (b)     (b)
shift_out<0>          3       0     0   2     FB4_7         (b)     (b)
parallel_out<9>       3       0     0   2     FB4_8   21    I/O     (b)
parallel_out<13>      3       0     0   2     FB4_9         (b)     (b)
parallel_out<12>      3       0     0   2     FB4_10        (b)     (b)
parallel_out<11>      3       0     0   2     FB4_11  22    I/O     (b)
parallel_out<10>      3       0     0   2     FB4_12        (b)     (b)
parallel_out<0>       3       0     0   2     FB4_13        (b)     (b)
count_4<2>            3       0     0   2     FB4_14  23    I/O     I
count_4<1>            3       0     0   2     FB4_15  27    I/O     (b)
count_4<0>            3       0     0   2     FB4_16        (b)     (b)
count_2<1>            3       0     0   2     FB4_17  28    I/O     (b)
count_4<3>            4       0     0   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Clock_2            8: count_4<1>                        14: shift_out<0> 
  2: Clock_8            9: count_4<2>                        15: shift_out<10> 
  3: Global_Reset      10: count_4<2>/count_4<2>_RSTF__$INT  16: shift_out<11> 
  4: Serial_IO.PIN     11: count_4<3>                        17: shift_out<12> 
  5: count_2<0>        12: latch                             18: shift_out<13> 
  6: count_2<1>        13: select                            19: shift_out<9> 
  7: count_4<0>       

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
shift_out<1>         .XX..........X.......................... 3
Serial_IO            ....XXXXX.X.X........................... 7
shift_out<13>        .XX.............X....................... 3
shift_out<12>        .XX............X........................ 3
shift_out<11>        .XX...........X......................... 3
shift_out<10>        .XX...............X..................... 3
shift_out<0>         .XXX.................................... 3
parallel_out<9>      ..X........X......X..................... 3
parallel_out<13>     ..X........X.....X...................... 3
parallel_out<12>     ..X........X....X....................... 3
parallel_out<11>     ..X........X...X........................ 3
parallel_out<10>     ..X........X..X......................... 3
parallel_out<0>      ..X........X.X.......................... 3
count_4<2>           .X....XX.X.............................. 4
count_4<1>           .X....X..X.............................. 3
count_4<0>           .X....XXXXX............................. 6
count_2<1>           X.X.X................................... 3
count_4<3>           .X....XXXXX............................. 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FTCPE_Clock_2: FTCPE port map (Clock_2,'1',Clk,NOT Global_Reset,'0');

FTCPE_Clock_4: FTCPE port map (Clock_4,'1',Clock_2,NOT Global_Reset,'0');

FTCPE_Clock_8: FTCPE port map (Clock_8,'1',Clock_4,NOT Global_Reset,'0');





FTCPE_IOS/count0: FTCPE port map (IOS/count(0),'1',Clock_4,NOT Global_Reset,'0');

FTCPE_IOS/count1: FTCPE port map (IOS/count(1),IOS/count(0),Clock_4,NOT Global_Reset,'0');

FTCPE_IOS/count2: FTCPE port map (IOS/count(2),IOS/count_T(2),Clock_4,NOT Global_Reset,'0');
IOS/count_T(2) <= (IOS/count(1) AND IOS/count(0));

FTCPE_IOS/count3: FTCPE port map (IOS/count(3),IOS/count_T(3),Clock_4,NOT Global_Reset,'0');
IOS/count_T(3) <= (IOS/count(1) AND IOS/count(2) AND IOS/count(0));

FTCPE_IOS/count4: FTCPE port map (IOS/count(4),IOS/count_T(4),Clock_4,NOT Global_Reset,'0');
IOS/count_T(4) <= (IOS/count(1) AND IOS/count(2) AND IOS/count(3) AND 
	IOS/count(0));

FTCPE_IOS/count5: FTCPE port map (IOS/count(5),IOS/count_T(5),Clock_4,NOT Global_Reset,'0');
IOS/count_T(5) <= (IOS/count(1) AND IOS/count(2) AND IOS/count(3) AND 
	IOS/count(4) AND IOS/count(0));

FTCPE_IOS/count6: FTCPE port map (IOS/count(6),IOS/count_T(6),Clock_4,NOT Global_Reset,'0');
IOS/count_T(6) <= (IOS/count(1) AND IOS/count(2) AND IOS/count(3) AND 
	IOS/count(4) AND IOS/count(5) AND IOS/count(0));

FTCPE_IOS/count7: FTCPE port map (IOS/count(7),IOS/count_T(7),Clock_4,NOT Global_Reset,'0');
IOS/count_T(7) <= (IOS/count(1) AND IOS/count(2) AND IOS/count(3) AND 
	IOS/count(4) AND IOS/count(5) AND IOS/count(6) AND IOS/count(0));

FDCPE_IRT/state_FSM_FFd1: FDCPE port map (IRT/state_FSM_FFd1,IRT/state_FSM_FFd2,Internal_Clk,NOT Global_Reset,'0');

FDCPE_IRT/state_FSM_FFd10: FDCPE port map (IRT/state_FSM_FFd10,IRT/state_FSM_FFd10_D,Internal_Clk,'0',NOT Global_Reset);
IRT/state_FSM_FFd10_D <= ((IRT/state_FSM_FFd1)
	OR (IRT/state_FSM_FFd10 AND NOT transmit));

FDCPE_IRT/state_FSM_FFd2: FDCPE port map (IRT/state_FSM_FFd2,IRT/state_FSM_FFd3,Internal_Clk,NOT Global_Reset,'0');

FDCPE_IRT/state_FSM_FFd3: FDCPE port map (IRT/state_FSM_FFd3,IRT/state_FSM_FFd4,Internal_Clk,NOT Global_Reset,'0');

FDCPE_IRT/state_FSM_FFd4: FDCPE port map (IRT/state_FSM_FFd4,IRT/state_FSM_FFd5,Internal_Clk,NOT Global_Reset,'0');

FDCPE_IRT/state_FSM_FFd5: FDCPE port map (IRT/state_FSM_FFd5,IRT/state_FSM_FFd6,Internal_Clk,NOT Global_Reset,'0');

FDCPE_IRT/state_FSM_FFd6: FDCPE port map (IRT/state_FSM_FFd6,IRT/state_FSM_FFd7,Internal_Clk,NOT Global_Reset,'0');

FDCPE_IRT/state_FSM_FFd7: FDCPE port map (IRT/state_FSM_FFd7,IRT/state_FSM_FFd8,Internal_Clk,NOT Global_Reset,'0');

FDCPE_IRT/state_FSM_FFd8: FDCPE port map (IRT/state_FSM_FFd8,IRT/state_FSM_FFd9,Internal_Clk,NOT Global_Reset,'0');

FDCPE_IRT/state_FSM_FFd9: FDCPE port map (IRT/state_FSM_FFd9,IRT/state_FSM_FFd9_D,Internal_Clk,NOT Global_Reset,'0');
IRT/state_FSM_FFd9_D <= (IRT/state_FSM_FFd10 AND transmit);

FDCPE_IR_Xmit: FDCPE port map (IR_Xmit,IR_Xmit_D,Internal_Clk,'0',NOT Global_Reset);
IR_Xmit_D <= ((EXP6_.EXP)
	OR (parallel_out(10) AND NOT parallel_out(8) AND 
	NOT parallel_out(9) AND NOT parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND 
	IRT/state_FSM_FFd4 AND NOT IRT/state_FSM_FFd7 AND NOT IRT/state_FSM_FFd9 AND 
	NOT parallel_out(0) AND NOT parallel_out(12) AND NOT parallel_out(13) AND 
	NOT parallel_out(14) AND NOT parallel_out(15) AND NOT parallel_out(1) AND 
	NOT parallel_out(2) AND NOT parallel_out(3) AND NOT parallel_out(4) AND 
	NOT parallel_out(5))
	OR (parallel_out(10) AND NOT parallel_out(8) AND 
	NOT parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND IRT/state_FSM_FFd2 AND 
	NOT IRT/state_FSM_FFd4 AND NOT IRT/state_FSM_FFd7 AND NOT IRT/state_FSM_FFd9 AND 
	NOT parallel_out(0) AND NOT parallel_out(12) AND NOT parallel_out(13) AND 
	NOT parallel_out(14) AND NOT parallel_out(15) AND NOT parallel_out(1) AND 
	NOT parallel_out(2) AND NOT parallel_out(3) AND NOT parallel_out(4) AND 
	NOT parallel_out(5))
	OR (parallel_out(10) AND NOT parallel_out(9) AND 
	NOT parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND NOT IRT/state_FSM_FFd2 AND 
	IRT/state_FSM_FFd4 AND NOT IRT/state_FSM_FFd7 AND NOT IRT/state_FSM_FFd9 AND 
	NOT parallel_out(0) AND NOT parallel_out(12) AND NOT parallel_out(13) AND 
	NOT parallel_out(14) AND NOT parallel_out(15) AND NOT parallel_out(1) AND 
	NOT parallel_out(2) AND NOT parallel_out(3) AND NOT parallel_out(4) AND 
	NOT parallel_out(5))
	OR (NOT parallel_out(10) AND parallel_out(8) AND 
	NOT parallel_out(9) AND NOT parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND 
	NOT IRT/state_FSM_FFd1 AND IRT/state_FSM_FFd4 AND NOT IRT/state_FSM_FFd7 AND 
	NOT IRT/state_FSM_FFd9 AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND NOT parallel_out(8) AND 
	parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND NOT IRT/state_FSM_FFd1 AND 
	NOT IRT/state_FSM_FFd2 AND NOT IRT/state_FSM_FFd3 AND IRT/state_FSM_FFd4 AND 
	NOT IRT/state_FSM_FFd7 AND NOT IRT/state_FSM_FFd9 AND NOT parallel_out(0) AND 
	NOT parallel_out(12) AND NOT parallel_out(13) AND NOT parallel_out(14) AND 
	NOT parallel_out(15) AND NOT parallel_out(1) AND NOT parallel_out(2) AND 
	NOT parallel_out(3) AND NOT parallel_out(4) AND NOT parallel_out(5))
	OR (parallel_out(10) AND NOT parallel_out(8) AND 
	NOT parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND IRT/state_FSM_FFd1 AND 
	NOT IRT/state_FSM_FFd4 AND NOT IRT/state_FSM_FFd7 AND NOT IRT/state_FSM_FFd9 AND 
	NOT parallel_out(0) AND NOT parallel_out(12) AND NOT parallel_out(13) AND 
	NOT parallel_out(14) AND NOT parallel_out(15) AND NOT parallel_out(1) AND 
	NOT parallel_out(2) AND NOT parallel_out(3) AND NOT parallel_out(4) AND 
	NOT parallel_out(5))
	OR (parallel_out(10) AND NOT parallel_out(9) AND 
	NOT parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND IRT/state_FSM_FFd1 AND 
	NOT IRT/state_FSM_FFd2 AND NOT IRT/state_FSM_FFd7 AND NOT IRT/state_FSM_FFd9 AND 
	NOT parallel_out(0) AND NOT parallel_out(12) AND NOT parallel_out(13) AND 
	NOT parallel_out(14) AND NOT parallel_out(15) AND NOT parallel_out(1) AND 
	NOT parallel_out(2) AND NOT parallel_out(3) AND NOT parallel_out(4) AND 
	NOT parallel_out(5))
	OR (parallel_out(10) AND NOT parallel_out(9) AND 
	NOT parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND NOT IRT/state_FSM_FFd2 AND 
	IRT/state_FSM_FFd3 AND NOT IRT/state_FSM_FFd7 AND NOT IRT/state_FSM_FFd9 AND 
	NOT parallel_out(0) AND NOT parallel_out(12) AND NOT parallel_out(13) AND 
	NOT parallel_out(14) AND NOT parallel_out(15) AND NOT parallel_out(1) AND 
	NOT parallel_out(2) AND NOT parallel_out(3) AND NOT parallel_out(4) AND 
	NOT parallel_out(5))
	OR (NOT parallel_out(10) AND parallel_out(8) AND 
	NOT parallel_out(9) AND NOT IRT/state_FSM_FFd10 AND NOT IRT/state_FSM_FFd1 AND 
	IRT/state_FSM_FFd2 AND NOT IRT/state_FSM_FFd4 AND NOT IRT/state_FSM_FFd7 AND 
	NOT IRT/state_FSM_FFd9 AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND NOT parallel_out(8) AND 
	parallel_out(9) AND NOT parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND 
	IRT/state_FSM_FFd2 AND NOT IRT/state_FSM_FFd3 AND NOT IRT/state_FSM_FFd7 AND 
	NOT IRT/state_FSM_FFd9 AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND NOT parallel_out(8) AND 
	parallel_out(9) AND NOT IRT/state_FSM_FFd10 AND NOT IRT/state_FSM_FFd2 AND 
	NOT IRT/state_FSM_FFd3 AND IRT/state_FSM_FFd4 AND NOT IRT/state_FSM_FFd7 AND 
	NOT IRT/state_FSM_FFd9 AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND NOT parallel_out(8) AND 
	NOT parallel_out(9) AND parallel_out(11) AND NOT IRT/state_FSM_FFd10 AND 
	NOT IRT/state_FSM_FFd1 AND IRT/state_FSM_FFd2 AND NOT IRT/state_FSM_FFd3 AND 
	NOT IRT/state_FSM_FFd7 AND NOT IRT/state_FSM_FFd9 AND NOT parallel_out(0) AND 
	NOT parallel_out(12) AND NOT parallel_out(13) AND NOT parallel_out(14) AND 
	NOT parallel_out(15) AND NOT parallel_out(1) AND NOT parallel_out(2) AND 
	NOT parallel_out(3) AND NOT parallel_out(4) AND NOT parallel_out(5)));


Ldir <= NOT (((parallel_out(10) AND NOT parallel_out(8) AND 
	NOT parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (parallel_out(10) AND NOT parallel_out(9) AND 
	NOT parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND parallel_out(8) AND 
	NOT parallel_out(9) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))));


Len <= NOT (((parallel_out(10) AND NOT parallel_out(9) AND 
	NOT parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND NOT parallel_out(8) AND 
	parallel_out(9) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND NOT parallel_out(8) AND 
	parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (parallel_out(8) AND NOT parallel_out(9) AND 
	NOT parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))));


Rdir <= NOT (((parallel_out(10) AND NOT parallel_out(8) AND 
	NOT parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (parallel_out(10) AND NOT parallel_out(9) AND 
	NOT parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND NOT parallel_out(8) AND 
	parallel_out(9) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))));


Ren <= NOT (((parallel_out(10) AND NOT parallel_out(8) AND 
	NOT parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND parallel_out(8) AND 
	NOT parallel_out(9) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(10) AND NOT parallel_out(9) AND 
	parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))
	OR (NOT parallel_out(8) AND parallel_out(9) AND 
	NOT parallel_out(11) AND NOT parallel_out(0) AND NOT parallel_out(12) AND 
	NOT parallel_out(13) AND NOT parallel_out(14) AND NOT parallel_out(15) AND 
	NOT parallel_out(1) AND NOT parallel_out(2) AND NOT parallel_out(3) AND 
	NOT parallel_out(4) AND NOT parallel_out(5))));


Serial_IO_I <= ((NOT count_2(0) AND NOT count_2(1))
	OR (count_4(0) AND count_4(1) AND count_4(2) AND 
	NOT count_4(3) AND count_2(1))
	OR (NOT count_4(0) AND NOT count_4(1) AND NOT count_4(2) AND 
	count_4(3) AND count_2(1)));
Serial_IO <= Serial_IO_I when Serial_IO_OE = '1' else 'Z';
Serial_IO_OE <= NOT select;

FTCPE_count_20: FTCPE port map (count_2(0),'1',Clock_2,NOT Global_Reset,'0');

FTCPE_count_21: FTCPE port map (count_2(1),count_2(0),Clock_2,NOT Global_Reset,'0');

FTCPE_count_40: FTCPE port map (count_4(0),count_4_T(0),Clock_8,NOT count_4(2)/count_4(2)_RSTF__$INT,'0');
count_4_T(0) <= (NOT count_4(0) AND NOT count_4(1) AND NOT count_4(2) AND 
	count_4(3));

FTCPE_count_41: FTCPE port map (count_4(1),count_4(0),Clock_8,NOT count_4(2)/count_4(2)_RSTF__$INT,'0');


count_4(2)/count_4(2)_RSTF__$INT <= (Global_Reset AND NOT count_reset);

FTCPE_count_42: FTCPE port map (count_4(2),count_4_T(2),Clock_8,NOT count_4(2)/count_4(2)_RSTF__$INT,'0');
count_4_T(2) <= (count_4(0) AND count_4(1));

FTCPE_count_43: FTCPE port map (count_4(3),count_4_T(3),Clock_8,NOT count_4(2)/count_4(2)_RSTF__$INT,'0');
count_4_T(3) <= ((count_4(0) AND count_4(1) AND count_4(2))
	OR (NOT count_4(0) AND NOT count_4(1) AND NOT count_4(2) AND 
	count_4(3)));

FDCPE_count_reset: FDCPE port map (count_reset,count_reset_D,Clock_4,NOT Global_Reset,'0');
count_reset_D <= (IOS/count(1) AND IOS/count(2) AND IOS/count(3) AND 
	IOS/count(4) AND IOS/count(5) AND IOS/count(6) AND IOS/count(0) AND 
	IOS/count(7));

FDCPE_latch: FDCPE port map (latch,latch_D,Clock_4,NOT Global_Reset,'0');
latch_D <= (IOS/count(1) AND NOT IOS/count(2) AND NOT IOS/count(3) AND 
	IOS/count(4) AND IOS/count(5) AND NOT IOS/count(6) AND NOT IOS/count(0) AND 
	NOT IOS/count(7));

FDCPE_parallel_out0: FDCPE port map (parallel_out(0),shift_out(0),latch,NOT Global_Reset,'0');

FDCPE_parallel_out1: FDCPE port map (parallel_out(1),shift_out(1),latch,NOT Global_Reset,'0');

FDCPE_parallel_out2: FDCPE port map (parallel_out(2),shift_out(2),latch,NOT Global_Reset,'0');

FDCPE_parallel_out3: FDCPE port map (parallel_out(3),shift_out(3),latch,NOT Global_Reset,'0');

FDCPE_parallel_out4: FDCPE port map (parallel_out(4),shift_out(4),latch,NOT Global_Reset,'0');

FDCPE_parallel_out5: FDCPE port map (parallel_out(5),shift_out(5),latch,NOT Global_Reset,'0');

FDCPE_parallel_out8: FDCPE port map (parallel_out(8),shift_out(8),latch,NOT Global_Reset,'0');

FDCPE_parallel_out9: FDCPE port map (parallel_out(9),shift_out(9),latch,NOT Global_Reset,'0');

FDCPE_parallel_out10: FDCPE port map (parallel_out(10),shift_out(10),latch,NOT Global_Reset,'0');

FDCPE_parallel_out11: FDCPE port map (parallel_out(11),shift_out(11),latch,NOT Global_Reset,'0');

FDCPE_parallel_out12: FDCPE port map (parallel_out(12),shift_out(12),latch,NOT Global_Reset,'0');

FDCPE_parallel_out13: FDCPE port map (parallel_out(13),shift_out(13),latch,NOT Global_Reset,'0');

FDCPE_parallel_out14: FDCPE port map (parallel_out(14),shift_out(14),latch,NOT Global_Reset,'0');

FDCPE_parallel_out15: FDCPE port map (parallel_out(15),shift_out(15),latch,NOT Global_Reset,'0');

FDCPE_select: FDCPE port map (select,select_D,Clock_4,NOT Global_Reset,'0');
select_D <= ((NOT IOS/count(4) AND NOT IOS/count(5) AND NOT IOS/count(6) AND 
	NOT IOS/count(7))
	OR (NOT IOS/count(1) AND NOT IOS/count(2) AND NOT IOS/count(3) AND 
	NOT IOS/count(5) AND NOT IOS/count(6) AND NOT IOS/count(7)));

FDCPE_shift_out0: FDCPE port map (shift_out(0),Serial_IO.PIN,NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out1: FDCPE port map (shift_out(1),shift_out(0),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out2: FDCPE port map (shift_out(2),shift_out(1),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out3: FDCPE port map (shift_out(3),shift_out(2),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out4: FDCPE port map (shift_out(4),shift_out(3),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out5: FDCPE port map (shift_out(5),shift_out(4),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out6: FDCPE port map (shift_out(6),shift_out(5),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out7: FDCPE port map (shift_out(7),shift_out(6),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out8: FDCPE port map (shift_out(8),shift_out(7),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out9: FDCPE port map (shift_out(9),shift_out(8),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out10: FDCPE port map (shift_out(10),shift_out(9),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out11: FDCPE port map (shift_out(11),shift_out(10),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out12: FDCPE port map (shift_out(12),shift_out(11),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out13: FDCPE port map (shift_out(13),shift_out(12),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out14: FDCPE port map (shift_out(14),shift_out(13),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_shift_out15: FDCPE port map (shift_out(15),shift_out(14),NOT Clock_8,NOT Global_Reset,'0');

FDCPE_transmit: FDCPE port map (transmit,transmit_D,Clock_4,NOT Global_Reset,'0');
transmit_D <= ((IOS/count(7))
	OR (IOS/count(1) AND IOS/count(2) AND IOS/count(3) AND 
	IOS/count(6))
	OR (IOS/count(4) AND IOS/count(6))
	OR (IOS/count(5) AND IOS/count(6)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 IR_Xmit                          23 Clk                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 Global_Reset                  
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 Len                           
 18 KPR                              40 Ldir                          
 19 Serial_IO                        41 Ren                           
 20 KPR                              42 Rdir                          
 21 KPR                              43 Internal_Clk                  
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
