<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file OneBitSDR_First_Implementation.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sun Aug 25 17:39:08 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/promote.xml OneBitSDR_First_Implementation.ncd OneBitSDR_First_Implementation.prf 
Design file:     OneBitSDR_First_Implementation.ncd
Preference file: OneBitSDR_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_80mhz" 83.333333 MHz (161 errors)</FONT></A></LI>
</FONT>            4096 items scored, 161 timing errors detected.
Warning:  60.071MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_25mhz_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   29.013MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 161 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.549ns (weighted slack = -4.647ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/r_Rx_DV_64  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        uart_rx_inst/o_Rx_DV_59  (to clk_80mhz +)

   Delay:               1.646ns  (31.9% logic, 68.1% route), 1 logic levels.

 Constraint Details:

      1.646ns physical path delay uart_rx_inst/SLICE_2404 to uart_rx_inst/SLICE_2309 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
      0.424ns LSR_SET requirement (totaling 0.097ns) by 1.549ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2404 to uart_rx_inst/SLICE_2309:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R51C94C.CLK to     R51C94C.Q0 uart_rx_inst/SLICE_2404 (from uart_rx_inst/UartClk[2])
ROUTE         2     1.121     R51C94C.Q0 to   R51C106D.LSR uart_rx_inst/r_Rx_DV (to clk_80mhz)
                  --------
                    1.646   (31.9% logic, 68.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R51C94C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to uart_rx_inst/SLICE_2309:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to   R51C106D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.431ns (weighted slack = -4.293ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i0  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i1  (to clk_80mhz +)

   Delay:               2.114ns  (24.8% logic, 75.2% route), 1 logic levels.

 Constraint Details:

      2.114ns physical path delay uart_rx_inst/SLICE_2304 to SLICE_2299 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.683ns) by 1.431ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2304 to SLICE_2299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R49C98B.CLK to     R49C98B.Q0 uart_rx_inst/SLICE_2304 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.589     R49C98B.Q0 to     R33C99A.M0 o_Rx_Byte1_0 (to clk_80mhz)
                  --------
                    2.114   (24.8% logic, 75.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2304:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R49C98B.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R33C99A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.397ns (weighted slack = -4.191ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i1  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i2  (to clk_80mhz +)

   Delay:               2.081ns  (25.1% logic, 74.9% route), 1 logic levels.

 Constraint Details:

      2.081ns physical path delay uart_rx_inst/SLICE_2304 to SLICE_2299 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.684ns) by 1.397ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2304 to SLICE_2299:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R49C98B.CLK to     R49C98B.Q1 uart_rx_inst/SLICE_2304 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.559     R49C98B.Q1 to     R33C99A.M1 o_Rx_Byte1_1 (to clk_80mhz)
                  --------
                    2.081   (25.1% logic, 74.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2304:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R49C98B.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R33C99A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.285ns (weighted slack = -3.855ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i7  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i8  (to clk_80mhz +)

   Delay:               1.969ns  (26.5% logic, 73.5% route), 1 logic levels.

 Constraint Details:

      1.969ns physical path delay uart_rx_inst/SLICE_2307 to SLICE_2302 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.684ns) by 1.285ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2307 to SLICE_2302:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R50C98C.CLK to     R50C98C.Q1 uart_rx_inst/SLICE_2307 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.447     R50C98C.Q1 to    R38C102D.M1 o_Rx_Byte1_7 (to clk_80mhz)
                  --------
                    1.969   (26.5% logic, 73.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R50C98C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2302:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to   R38C102D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.156ns (weighted slack = -3.468ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i4  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i5_rep_214  (to clk_80mhz +)

   Delay:               1.839ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      1.839ns physical path delay uart_rx_inst/SLICE_2306 to SLICE_2303 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.683ns) by 1.156ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2306 to SLICE_2303:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R47C98C.CLK to     R47C98C.Q0 uart_rx_inst/SLICE_2306 (from uart_rx_inst/UartClk[2])
ROUTE         2     1.314     R47C98C.Q0 to    R35C106D.M0 o_Rx_Byte1_4 (to clk_80mhz)
                  --------
                    1.839   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2306:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R47C98C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2303:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to   R35C106D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.112ns (weighted slack = -3.336ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i6  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i7  (to clk_80mhz +)

   Delay:               1.795ns  (29.2% logic, 70.8% route), 1 logic levels.

 Constraint Details:

      1.795ns physical path delay uart_rx_inst/SLICE_2307 to SLICE_2302 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.683ns) by 1.112ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2307 to SLICE_2302:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R50C98C.CLK to     R50C98C.Q0 uart_rx_inst/SLICE_2307 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.270     R50C98C.Q0 to    R38C102D.M0 o_Rx_Byte1_6 (to clk_80mhz)
                  --------
                    1.795   (29.2% logic, 70.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2307:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R50C98C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2302:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to   R38C102D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.046ns (weighted slack = -3.138ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i4  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i5  (to clk_80mhz +)

   Delay:               1.729ns  (30.4% logic, 69.6% route), 1 logic levels.

 Constraint Details:

      1.729ns physical path delay uart_rx_inst/SLICE_2306 to SLICE_2301 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.683ns) by 1.046ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2306 to SLICE_2301:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R47C98C.CLK to     R47C98C.Q0 uart_rx_inst/SLICE_2306 (from uart_rx_inst/UartClk[2])
ROUTE         2     1.204     R47C98C.Q0 to     R38C98A.M0 o_Rx_Byte1_4 (to clk_80mhz)
                  --------
                    1.729   (30.4% logic, 69.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2306:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R47C98C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2301:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R38C98A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.045ns (weighted slack = -3.135ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i2  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i3  (to clk_80mhz +)

   Delay:               1.728ns  (30.4% logic, 69.6% route), 1 logic levels.

 Constraint Details:

      1.728ns physical path delay uart_rx_inst/SLICE_2305 to SLICE_2300 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.683ns) by 1.045ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2305 to SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R48C98B.CLK to     R48C98B.Q0 uart_rx_inst/SLICE_2305 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.203     R48C98B.Q0 to     R38C98B.M0 o_Rx_Byte1_2 (to clk_80mhz)
                  --------
                    1.728   (30.4% logic, 69.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R48C98B.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R38C98B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.031ns (weighted slack = -3.093ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i3  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i4  (to clk_80mhz +)

   Delay:               1.715ns  (30.4% logic, 69.6% route), 1 logic levels.

 Constraint Details:

      1.715ns physical path delay uart_rx_inst/SLICE_2305 to SLICE_2300 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.684ns) by 1.031ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2305 to SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R48C98B.CLK to     R48C98B.Q1 uart_rx_inst/SLICE_2305 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.193     R48C98B.Q1 to     R38C98B.M1 o_Rx_Byte1_3 (to clk_80mhz)
                  --------
                    1.715   (30.4% logic, 69.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R48C98B.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R38C98B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.031ns (weighted slack = -3.093ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/o_Rx_Byte_i5  (from uart_rx_inst/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i6  (to clk_80mhz +)

   Delay:               1.715ns  (30.4% logic, 69.6% route), 1 logic levels.

 Constraint Details:

      1.715ns physical path delay uart_rx_inst/SLICE_2306 to SLICE_2301 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.479ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.684ns) by 1.031ns

 Physical Path Details:

      Data path uart_rx_inst/SLICE_2306 to SLICE_2301:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R47C98C.CLK to     R47C98C.Q1 uart_rx_inst/SLICE_2306 (from uart_rx_inst/UartClk[2])
ROUTE         1     1.193     R47C98C.Q1 to     R38C98A.M1 o_Rx_Byte1_5 (to clk_80mhz)
                  --------
                    1.715   (30.4% logic, 69.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx_inst/SLICE_2306:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx_inst/SLICE_2393
ROUTE        29     2.954     R59C68A.Q0 to    R47C98C.CLK uart_rx_inst/UartClk[2]
                  --------
                    7.901   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2301:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R38C98A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  60.071MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.533ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.727ns  (41.9% logic, 58.1% route), 72 logic levels.

 Constraint Details:

     34.727ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.533ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     1.471     R54C68A.F1 to     R55C66C.A1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R55C66C.A1 to    R55C66C.FCO SLICE_199
ROUTE         1     0.000    R55C66C.FCO to    R55C66D.FCI n16339
FCITOFCO_D  ---     0.071    R55C66D.FCI to    R55C66D.FCO SLICE_138
ROUTE         1     0.000    R55C66D.FCO to    R55C67A.FCI n16340
FCITOFCO_D  ---     0.071    R55C67A.FCI to    R55C67A.FCO SLICE_136
ROUTE         1     0.000    R55C67A.FCO to    R55C67B.FCI n16341
FCITOFCO_D  ---     0.071    R55C67B.FCI to    R55C67B.FCO SLICE_135
ROUTE         1     0.000    R55C67B.FCO to    R55C67C.FCI n16342
FCITOFCO_D  ---     0.071    R55C67C.FCI to    R55C67C.FCO SLICE_134
ROUTE         1     0.000    R55C67C.FCO to    R55C67D.FCI n16343
FCITOFCO_D  ---     0.071    R55C67D.FCI to    R55C67D.FCO SLICE_133
ROUTE         1     0.000    R55C67D.FCO to    R55C68A.FCI n16344
FCITOFCO_D  ---     0.071    R55C68A.FCI to    R55C68A.FCO SLICE_132
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16345
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R56C70A.B1 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R55C74B.A1 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.727   (41.9% logic, 58.1% route), 72 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.533ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.727ns  (41.9% logic, 58.1% route), 72 logic levels.

 Constraint Details:

     34.727ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.533ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     1.471     R54C68A.F1 to     R55C66C.A1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R55C66C.A1 to    R55C66C.FCO SLICE_199
ROUTE         1     0.000    R55C66C.FCO to    R55C66D.FCI n16339
FCITOFCO_D  ---     0.071    R55C66D.FCI to    R55C66D.FCO SLICE_138
ROUTE         1     0.000    R55C66D.FCO to    R55C67A.FCI n16340
FCITOFCO_D  ---     0.071    R55C67A.FCI to    R55C67A.FCO SLICE_136
ROUTE         1     0.000    R55C67A.FCO to    R55C67B.FCI n16341
FCITOFCO_D  ---     0.071    R55C67B.FCI to    R55C67B.FCO SLICE_135
ROUTE         1     0.000    R55C67B.FCO to    R55C67C.FCI n16342
FCITOFCO_D  ---     0.071    R55C67C.FCI to    R55C67C.FCO SLICE_134
ROUTE         1     0.000    R55C67C.FCO to    R55C67D.FCI n16343
FCITOFCO_D  ---     0.071    R55C67D.FCI to    R55C67D.FCO SLICE_133
ROUTE         1     0.000    R55C67D.FCO to    R55C68A.FCI n16344
FCITOFCO_D  ---     0.071    R55C68A.FCI to    R55C68A.FCO SLICE_132
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16345
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R56C70A.B1 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R55C74B.A0 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.727   (41.9% logic, 58.1% route), 72 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.533ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.727ns  (41.9% logic, 58.1% route), 72 logic levels.

 Constraint Details:

     34.727ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.533ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     1.471     R54C68A.F1 to     R55C66C.A1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R55C66C.A1 to    R55C66C.FCO SLICE_199
ROUTE         1     0.000    R55C66C.FCO to    R55C66D.FCI n16339
FCITOFCO_D  ---     0.071    R55C66D.FCI to    R55C66D.FCO SLICE_138
ROUTE         1     0.000    R55C66D.FCO to    R55C67A.FCI n16340
FCITOFCO_D  ---     0.071    R55C67A.FCI to    R55C67A.FCO SLICE_136
ROUTE         1     0.000    R55C67A.FCO to    R55C67B.FCI n16341
FCITOFCO_D  ---     0.071    R55C67B.FCI to    R55C67B.FCO SLICE_135
ROUTE         1     0.000    R55C67B.FCO to    R55C67C.FCI n16342
FCITOFCO_D  ---     0.071    R55C67C.FCI to    R55C67C.FCO SLICE_134
ROUTE         1     0.000    R55C67C.FCO to    R55C67D.FCI n16343
FCITOFCO_D  ---     0.071    R55C67D.FCI to    R55C67D.FCO SLICE_133
ROUTE         1     0.000    R55C67D.FCO to    R55C68A.FCI n16344
FCITOFCO_D  ---     0.071    R55C68A.FCI to    R55C68A.FCO SLICE_132
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16345
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B0 d_out_d_11_N_1884_17
C0TOFCO_DE  ---     0.447     R56C70A.B0 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R55C74B.A1 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.727   (41.9% logic, 58.1% route), 72 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.533ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.727ns  (41.9% logic, 58.1% route), 72 logic levels.

 Constraint Details:

     34.727ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.533ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     1.471     R54C68A.F1 to     R55C66C.A1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R55C66C.A1 to    R55C66C.FCO SLICE_199
ROUTE         1     0.000    R55C66C.FCO to    R55C66D.FCI n16339
FCITOFCO_D  ---     0.071    R55C66D.FCI to    R55C66D.FCO SLICE_138
ROUTE         1     0.000    R55C66D.FCO to    R55C67A.FCI n16340
FCITOFCO_D  ---     0.071    R55C67A.FCI to    R55C67A.FCO SLICE_136
ROUTE         1     0.000    R55C67A.FCO to    R55C67B.FCI n16341
FCITOFCO_D  ---     0.071    R55C67B.FCI to    R55C67B.FCO SLICE_135
ROUTE         1     0.000    R55C67B.FCO to    R55C67C.FCI n16342
FCITOFCO_D  ---     0.071    R55C67C.FCI to    R55C67C.FCO SLICE_134
ROUTE         1     0.000    R55C67C.FCO to    R55C67D.FCI n16343
FCITOFCO_D  ---     0.071    R55C67D.FCI to    R55C67D.FCO SLICE_133
ROUTE         1     0.000    R55C67D.FCO to    R55C68A.FCI n16344
FCITOFCO_D  ---     0.071    R55C68A.FCI to    R55C68A.FCO SLICE_132
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16345
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B0 d_out_d_11_N_1884_17
C0TOFCO_DE  ---     0.447     R56C70A.B0 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R55C74B.A0 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.727   (41.9% logic, 58.1% route), 72 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.568ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.692ns  (40.8% logic, 59.2% route), 66 logic levels.

 Constraint Details:

     34.692ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.568ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     0.841     R54C68A.F1 to     R54C68B.A1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R54C68B.A1 to     R54C68B.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     0.992     R54C68B.F1 to     R55C68B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R55C68B.A0 to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R56C70A.B1 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R55C74B.A0 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.692   (40.8% logic, 59.2% route), 66 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.568ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.692ns  (40.8% logic, 59.2% route), 66 logic levels.

 Constraint Details:

     34.692ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.568ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     0.841     R54C68A.F1 to     R54C68B.A1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R54C68B.A1 to     R54C68B.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     0.992     R54C68B.F1 to     R55C68B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R55C68B.A0 to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R56C70A.B1 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R55C74B.A1 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.692   (40.8% logic, 59.2% route), 66 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.568ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.692ns  (40.8% logic, 59.2% route), 66 logic levels.

 Constraint Details:

     34.692ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.568ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     0.841     R54C68A.F1 to     R54C68B.A1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R54C68B.A1 to     R54C68B.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     0.992     R54C68B.F1 to     R55C68B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R55C68B.A0 to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B0 d_out_d_11_N_1884_17
C0TOFCO_DE  ---     0.447     R56C70A.B0 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R55C74B.A1 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.692   (40.8% logic, 59.2% route), 66 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.568ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.692ns  (40.8% logic, 59.2% route), 66 logic levels.

 Constraint Details:

     34.692ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.568ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     0.841     R54C68A.F1 to     R54C68B.A1 d_out_d_11_N_1880_17
CTOF_DEL    ---     0.236     R54C68B.A1 to     R54C68B.F1 AMDemodulator_inst/SLICE_1466
ROUTE         3     0.992     R54C68B.F1 to     R55C68B.A0 d_out_d_11__N_1879
CTOF1_DEL   ---     0.714     R55C68B.A0 to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B0 d_out_d_11_N_1884_17
C0TOFCO_DE  ---     0.447     R56C70A.B0 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R55C74B.A0 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.692   (40.8% logic, 59.2% route), 66 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.582ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.678ns  (42.4% logic, 57.6% route), 74 logic levels.

 Constraint Details:

     34.678ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.582ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     1.280     R54C68A.F1 to     R55C66A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R55C66A.B1 to    R55C66A.FCO SLICE_201
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n16337
FCITOFCO_D  ---     0.071    R55C66B.FCI to    R55C66B.FCO SLICE_200
ROUTE         1     0.000    R55C66B.FCO to    R55C66C.FCI n16338
FCITOFCO_D  ---     0.071    R55C66C.FCI to    R55C66C.FCO SLICE_199
ROUTE         1     0.000    R55C66C.FCO to    R55C66D.FCI n16339
FCITOFCO_D  ---     0.071    R55C66D.FCI to    R55C66D.FCO SLICE_138
ROUTE         1     0.000    R55C66D.FCO to    R55C67A.FCI n16340
FCITOFCO_D  ---     0.071    R55C67A.FCI to    R55C67A.FCO SLICE_136
ROUTE         1     0.000    R55C67A.FCO to    R55C67B.FCI n16341
FCITOFCO_D  ---     0.071    R55C67B.FCI to    R55C67B.FCO SLICE_135
ROUTE         1     0.000    R55C67B.FCO to    R55C67C.FCI n16342
FCITOFCO_D  ---     0.071    R55C67C.FCI to    R55C67C.FCO SLICE_134
ROUTE         1     0.000    R55C67C.FCO to    R55C67D.FCI n16343
FCITOFCO_D  ---     0.071    R55C67D.FCI to    R55C67D.FCO SLICE_133
ROUTE         1     0.000    R55C67D.FCO to    R55C68A.FCI n16344
FCITOFCO_D  ---     0.071    R55C68A.FCI to    R55C68A.FCO SLICE_132
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16345
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R56C70A.B1 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A0 d_out_d_11_N_1888_17
C0TOFCO_DE  ---     0.447     R55C74B.A0 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.678   (42.4% logic, 57.6% route), 74 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.582ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i24  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator_inst/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.678ns  (42.4% logic, 57.6% route), 74 logic levels.

 Constraint Details:

     34.678ns physical path delay SLICE_1332 to AMDemodulator_inst/SLICE_1463 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.582ns

 Physical Path Details:

      Data path SLICE_1332 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R52C56D.CLK to     R52C56D.Q1 SLICE_1332 (from CIC1_out_clkSin)
ROUTE        11     1.291     R52C56D.Q1 to     R51C55C.A0 ISquare_23
CTOF_DEL    ---     0.236     R51C55C.A0 to     R51C55C.F0 SLICE_2550
ROUTE         5     0.998     R51C55C.F0 to     R51C56B.B0 n17828
C0TOFCO_DE  ---     0.447     R51C56B.B0 to    R51C56B.FCO SLICE_78
ROUTE         1     0.000    R51C56B.FCO to    R51C56C.FCI n16361
FCITOFCO_D  ---     0.071    R51C56C.FCI to    R51C56C.FCO SLICE_77
ROUTE         1     0.000    R51C56C.FCO to    R51C56D.FCI n16362
FCITOFCO_D  ---     0.071    R51C56D.FCI to    R51C56D.FCO SLICE_76
ROUTE         1     0.000    R51C56D.FCO to    R51C57A.FCI n16363
FCITOFCO_D  ---     0.071    R51C57A.FCI to    R51C57A.FCO SLICE_75
ROUTE         1     0.000    R51C57A.FCO to    R51C57B.FCI n16364
FCITOF1_DE  ---     0.474    R51C57B.FCI to     R51C57B.F1 SLICE_74
ROUTE        22     0.870     R51C57B.F1 to     R53C57D.A0 d_out_d_11_N_1874_17
CTOF_DEL    ---     0.236     R53C57D.A0 to     R53C57D.F0 AMDemodulator_inst/SLICE_2884
ROUTE         2     0.753     R53C57D.F0 to     R53C57C.B0 d_out_d_11__N_1873
CTOF1_DEL   ---     0.714     R53C57C.B0 to     R53C57C.F1 SLICE_1324
ROUTE        23     1.851     R53C57C.F1 to     R53C68B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R53C68B.A1 to     R53C68B.F1 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.874     R53C68B.F1 to     R53C66D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R53C66D.B0 to     R53C66D.F1 SLICE_1074
ROUTE        24     0.878     R53C66D.F1 to     R53C68B.A0 d_out_d_11_N_1878_17
CTOF_DEL    ---     0.236     R53C68B.A0 to     R53C68B.F0 AMDemodulator_inst/SLICE_1467
ROUTE         3     0.981     R53C68B.F0 to     R54C68A.B0 d_out_d_11__N_1877
CTOF1_DEL   ---     0.714     R54C68A.B0 to     R54C68A.F1 SLICE_1296
ROUTE        25     1.280     R54C68A.F1 to     R55C66A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R55C66A.B1 to    R55C66A.FCO SLICE_201
ROUTE         1     0.000    R55C66A.FCO to    R55C66B.FCI n16337
FCITOFCO_D  ---     0.071    R55C66B.FCI to    R55C66B.FCO SLICE_200
ROUTE         1     0.000    R55C66B.FCO to    R55C66C.FCI n16338
FCITOFCO_D  ---     0.071    R55C66C.FCI to    R55C66C.FCO SLICE_199
ROUTE         1     0.000    R55C66C.FCO to    R55C66D.FCI n16339
FCITOFCO_D  ---     0.071    R55C66D.FCI to    R55C66D.FCO SLICE_138
ROUTE         1     0.000    R55C66D.FCO to    R55C67A.FCI n16340
FCITOFCO_D  ---     0.071    R55C67A.FCI to    R55C67A.FCO SLICE_136
ROUTE         1     0.000    R55C67A.FCO to    R55C67B.FCI n16341
FCITOFCO_D  ---     0.071    R55C67B.FCI to    R55C67B.FCO SLICE_135
ROUTE         1     0.000    R55C67B.FCO to    R55C67C.FCI n16342
FCITOFCO_D  ---     0.071    R55C67C.FCI to    R55C67C.FCO SLICE_134
ROUTE         1     0.000    R55C67C.FCO to    R55C67D.FCI n16343
FCITOFCO_D  ---     0.071    R55C67D.FCI to    R55C67D.FCO SLICE_133
ROUTE         1     0.000    R55C67D.FCO to    R55C68A.FCI n16344
FCITOFCO_D  ---     0.071    R55C68A.FCI to    R55C68A.FCO SLICE_132
ROUTE         1     0.000    R55C68A.FCO to    R55C68B.FCI n16345
FCITOF1_DE  ---     0.474    R55C68B.FCI to     R55C68B.F1 SLICE_131
ROUTE        24     1.261     R55C68B.F1 to     R56C66A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R56C66A.B1 to    R56C66A.FCO SLICE_1091
ROUTE         1     0.000    R56C66A.FCO to    R56C66B.FCI n16458
FCITOFCO_D  ---     0.071    R56C66B.FCI to    R56C66B.FCO SLICE_1090
ROUTE         1     0.000    R56C66B.FCO to    R56C66C.FCI n16459
FCITOFCO_D  ---     0.071    R56C66C.FCI to    R56C66C.FCO SLICE_1089
ROUTE         1     0.000    R56C66C.FCO to    R56C66D.FCI n16460
FCITOFCO_D  ---     0.071    R56C66D.FCI to    R56C66D.FCO SLICE_1088
ROUTE         1     0.000    R56C66D.FCO to    R56C67A.FCI n16461
FCITOFCO_D  ---     0.071    R56C67A.FCI to    R56C67A.FCO SLICE_1087
ROUTE         1     0.000    R56C67A.FCO to    R56C67B.FCI n16462
FCITOFCO_D  ---     0.071    R56C67B.FCI to    R56C67B.FCO SLICE_1086
ROUTE         1     0.000    R56C67B.FCO to    R56C67C.FCI n16463
FCITOFCO_D  ---     0.071    R56C67C.FCI to    R56C67C.FCO SLICE_1085
ROUTE         1     0.000    R56C67C.FCO to    R56C67D.FCI n16464
FCITOFCO_D  ---     0.071    R56C67D.FCI to    R56C67D.FCO SLICE_1084
ROUTE         1     0.000    R56C67D.FCO to    R56C68A.FCI n16465
FCITOFCO_D  ---     0.071    R56C68A.FCI to    R56C68A.FCO SLICE_1083
ROUTE         1     0.000    R56C68A.FCO to    R56C68B.FCI n16466
FCITOF1_DE  ---     0.474    R56C68B.FCI to     R56C68B.F1 SLICE_1082
ROUTE        23     2.018     R56C68B.F1 to     R56C70A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R56C70A.B1 to    R56C70A.FCO SLICE_1098
ROUTE         1     0.000    R56C70A.FCO to    R56C70B.FCI n16448
FCITOFCO_D  ---     0.071    R56C70B.FCI to    R56C70B.FCO SLICE_1097
ROUTE         1     0.000    R56C70B.FCO to    R56C70C.FCI n16449
FCITOFCO_D  ---     0.071    R56C70C.FCI to    R56C70C.FCO SLICE_1096
ROUTE         1     0.000    R56C70C.FCO to    R56C70D.FCI n16450
FCITOFCO_D  ---     0.071    R56C70D.FCI to    R56C70D.FCO SLICE_1095
ROUTE         1     0.000    R56C70D.FCO to    R56C71A.FCI n16451
FCITOFCO_D  ---     0.071    R56C71A.FCI to    R56C71A.FCO SLICE_1094
ROUTE         1     0.000    R56C71A.FCO to    R56C71B.FCI n16452
FCITOF1_DE  ---     0.474    R56C71B.FCI to     R56C71B.F1 SLICE_1093
ROUTE        22     1.295     R56C71B.F1 to     R56C72A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R56C72A.B1 to    R56C72A.FCO SLICE_1072
ROUTE         1     0.000    R56C72A.FCO to    R56C72B.FCI n16484
FCITOFCO_D  ---     0.071    R56C72B.FCI to    R56C72B.FCO SLICE_1071
ROUTE         1     0.000    R56C72B.FCO to    R56C72C.FCI n16485
FCITOFCO_D  ---     0.071    R56C72C.FCI to    R56C72C.FCO SLICE_1070
ROUTE         1     0.000    R56C72C.FCO to    R56C72D.FCI n16486
FCITOFCO_D  ---     0.071    R56C72D.FCI to    R56C72D.FCO SLICE_1069
ROUTE         1     0.000    R56C72D.FCO to    R56C73A.FCI n16487
FCITOFCO_D  ---     0.071    R56C73A.FCI to    R56C73A.FCO SLICE_1068
ROUTE         1     0.000    R56C73A.FCO to    R56C73B.FCI n16488
FCITOFCO_D  ---     0.071    R56C73B.FCI to    R56C73B.FCO SLICE_1067
ROUTE         1     0.000    R56C73B.FCO to    R56C73C.FCI n16489
FCITOFCO_D  ---     0.071    R56C73C.FCI to    R56C73C.FCO SLICE_1066
ROUTE         1     0.000    R56C73C.FCO to    R56C73D.FCI n16490
FCITOFCO_D  ---     0.071    R56C73D.FCI to    R56C73D.FCO SLICE_1065
ROUTE         1     0.000    R56C73D.FCO to    R56C74A.FCI n16491
FCITOFCO_D  ---     0.071    R56C74A.FCI to    R56C74A.FCO SLICE_638
ROUTE         1     0.000    R56C74A.FCO to    R56C74B.FCI n16492
FCITOF1_DE  ---     0.474    R56C74B.FCI to     R56C74B.F1 SLICE_637
ROUTE        21     2.259     R56C74B.F1 to     R55C74B.A1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R55C74B.A1 to    R55C74B.FCO SLICE_1317
ROUTE         1     0.000    R55C74B.FCO to    R55C74C.FCI n16386
FCITOFCO_D  ---     0.071    R55C74C.FCI to    R55C74C.FCO SLICE_1316
ROUTE         1     0.000    R55C74C.FCO to    R55C74D.FCI n16387
FCITOFCO_D  ---     0.071    R55C74D.FCI to    R55C74D.FCO SLICE_1315
ROUTE         1     0.000    R55C74D.FCO to    R55C75A.FCI n16388
FCITOFCO_D  ---     0.071    R55C75A.FCI to    R55C75A.FCO SLICE_1314
ROUTE         1     0.000    R55C75A.FCO to    R55C75B.FCI n16389
FCITOF1_DE  ---     0.474    R55C75B.FCI to     R55C75B.F1 SLICE_1313
ROUTE        20     1.535     R55C75B.F1 to     R54C73A.B1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R54C73A.B1 to    R54C73A.FCO SLICE_337
ROUTE         1     0.000    R54C73A.FCO to    R54C73B.FCI n16323
FCITOFCO_D  ---     0.071    R54C73B.FCI to    R54C73B.FCO SLICE_336
ROUTE         1     0.000    R54C73B.FCO to    R54C73C.FCI n16324
FCITOFCO_D  ---     0.071    R54C73C.FCI to    R54C73C.FCO SLICE_335
ROUTE         1     0.000    R54C73C.FCO to    R54C73D.FCI n16325
FCITOFCO_D  ---     0.071    R54C73D.FCI to    R54C73D.FCO SLICE_334
ROUTE         1     0.000    R54C73D.FCO to    R54C74A.FCI n16326
FCITOFCO_D  ---     0.071    R54C74A.FCI to    R54C74A.FCO SLICE_333
ROUTE         1     0.000    R54C74A.FCO to    R54C74B.FCI n16327
FCITOFCO_D  ---     0.071    R54C74B.FCI to    R54C74B.FCO SLICE_332
ROUTE         1     0.000    R54C74B.FCO to    R54C74C.FCI n16328
FCITOFCO_D  ---     0.071    R54C74C.FCI to    R54C74C.FCO SLICE_331
ROUTE         1     0.000    R54C74C.FCO to    R54C74D.FCI n16329
FCITOFCO_D  ---     0.071    R54C74D.FCI to    R54C74D.FCO SLICE_330
ROUTE         1     0.000    R54C74D.FCO to    R54C75A.FCI n16330
FCITOFCO_D  ---     0.071    R54C75A.FCI to    R54C75A.FCO SLICE_329
ROUTE         1     0.000    R54C75A.FCO to    R54C75B.FCI n16331
FCITOF1_DE  ---     0.474    R54C75B.FCI to     R54C75B.F1 SLICE_223
ROUTE         6     1.057     R54C75B.F1 to     R54C70A.B1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R54C70A.B1 to    R54C70A.FCO SLICE_130
ROUTE         1     0.000    R54C70A.FCO to    R54C70B.FCI n16347
FCITOFCO_D  ---     0.071    R54C70B.FCI to    R54C70B.FCO SLICE_129
ROUTE         1     0.000    R54C70B.FCO to    R54C70C.FCI n16348
FCITOFCO_D  ---     0.071    R54C70C.FCI to    R54C70C.FCO SLICE_128
ROUTE         1     0.000    R54C70C.FCO to    R54C70D.FCI n16349
FCITOFCO_D  ---     0.071    R54C70D.FCI to    R54C70D.FCO SLICE_127
ROUTE         1     0.000    R54C70D.FCO to    R54C71A.FCI n16350
FCITOFCO_D  ---     0.071    R54C71A.FCI to    R54C71A.FCO SLICE_126
ROUTE         1     0.000    R54C71A.FCO to    R54C71B.FCI n16351
FCITOFCO_D  ---     0.071    R54C71B.FCI to    R54C71B.FCO SLICE_125
ROUTE         1     0.000    R54C71B.FCO to    R54C71C.FCI n16352
FCITOFCO_D  ---     0.071    R54C71C.FCI to    R54C71C.FCO SLICE_124
ROUTE         1     0.000    R54C71C.FCO to    R54C71D.FCI n16353
FCITOFCO_D  ---     0.071    R54C71D.FCI to    R54C71D.FCO SLICE_85
ROUTE         1     0.000    R54C71D.FCO to    R54C72A.FCI n16354
FCITOF1_DE  ---     0.474    R54C72A.FCI to     R54C72A.F1 SLICE_82
ROUTE         1     0.786     R54C72A.F1 to     R55C72C.A0 d_out_d_11_N_2401_17
CTOF_DEL    ---     0.236     R55C72C.A0 to     R55C72C.F0 AMDemodulator_inst/SLICE_1463
ROUTE         1     0.000     R55C72C.F0 to    R55C72C.DI0 AMDemodulator_inst/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.678   (42.4% logic, 57.6% route), 74 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC_Sin_inst/SLICE_1483 to SLICE_1332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R52C56D.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC_Sin_inst/SLICE_1483 to AMDemodulator_inst/SLICE_1463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        44     2.942     R59C67A.Q0 to    R55C72C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

Report:   29.013MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |   83.333 MHz|   60.071 MHz|   1 *
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|   29.013 MHz|  72  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16837">n16837</a>                                  |       4|     140|     86.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17822">n17822</a>                                  |      40|     140|     86.96%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n16944">n16944</a>                                  |       1|     112|     69.57%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17523">n17523</a>                                  |       1|      56|     34.78%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n17827">n17827</a>                                  |       3|      28|     17.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=led_c_3">led_c_3</a>                                 |      14|      28|     17.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=led_c_2">led_c_2</a>                                 |      26|      28|     17.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=led_c_1">led_c_1</a>                                 |      34|      28|     17.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=led_c_0">led_c_0</a>                                 |      35|      28|     17.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=led_c_6">led_c_6</a>                                 |       6|      28|     17.39%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2393.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP   Loads: 1610
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2393.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC_Sin_inst/SLICE_1483.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC_Sin_inst/SLICE_1483.Q0   Loads: 44
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 24


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 161  Score: 114436
Cumulative negative slack: 114436

Constraints cover 2411179410 paths, 4 nets, and 16123 connections (99.86% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sun Aug 25 17:39:10 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_First_Implementation.twr -gui -msgset /home/user/SDR-HLS/1.RTLImplementation/4.lattice/Version1/promote.xml OneBitSDR_First_Implementation.ncd OneBitSDR_First_Implementation.prf 
Design file:     OneBitSDR_First_Implementation.ncd
Preference file: OneBitSDR_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_80mhz" 83.333333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_25mhz_c" 25.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY PORT "clk_25mhz" 25.000000 MHz (48 errors)</FONT></A></LI>
</FONT>            4096 items scored, 48 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_tmp_i0_i24  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d_d_tmp_i0_i24  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay CIC_Sin_inst/SLICE_2202 to CIC_Sin_inst/SLICE_2093 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_2202 to CIC_Sin_inst/SLICE_2093:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R39C61A.CLK to     R39C61A.Q1 CIC_Sin_inst/SLICE_2202 (from clk_80mhz)
ROUTE         2     0.131     R39C61A.Q1 to     R39C61B.M1 d_tmp_24 (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R39C61A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2093:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R39C61B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer_inst/RFInR1_13  (from clk_80mhz +)
   Destination:    FF         Data in        Mixer_inst/RFInR_14  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay Mixer_inst/SLICE_1558 to Mixer_inst/SLICE_1558 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path Mixer_inst/SLICE_1558 to Mixer_inst/SLICE_1558:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R63C123A.CLK to    R63C123A.Q1 Mixer_inst/SLICE_1558 (from clk_80mhz)
ROUTE         2     0.131    R63C123A.Q1 to    R63C123A.M0 DiffOut_c (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to Mixer_inst/SLICE_1558:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R63C123A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to Mixer_inst/SLICE_1558:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R63C123A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_tmp_i0_i18  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_cos_inst/d_d_tmp_i0_i18  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_cos_inst/SLICE_2236 to CIC_cos_inst/SLICE_2127 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_2236 to CIC_cos_inst/SLICE_2127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C70B.CLK to     R62C70B.Q0 CIC_cos_inst/SLICE_2236 (from clk_80mhz)
ROUTE         2     0.131     R62C70B.Q0 to     R62C70D.M0 d_tmp_18_adj_2864 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R62C70B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R62C70D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos_inst/FF_55  (from clk_80mhz +)
   Destination:    FF         Data in        SinCos_inst/FF_27  (to clk_80mhz +)

   Delay:               0.295ns  (55.3% logic, 44.7% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay SinCos_inst/SLICE_1617 to SinCos_inst/SLICE_1617 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path SinCos_inst/SLICE_1617 to SinCos_inst/SLICE_1617:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R59C75C.CLK to     R59C75C.Q1 SinCos_inst/SLICE_1617 (from clk_80mhz)
ROUTE         3     0.132     R59C75C.Q1 to     R59C75C.M0 SinCos_inst/mx_ctrl_r_1 (to clk_80mhz)
                  --------
                    0.295   (55.3% logic, 44.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to SinCos_inst/SLICE_1617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C75C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to SinCos_inst/SLICE_1617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C75C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_tmp_i0_i20  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_cos_inst/d_d_tmp_i0_i20  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_cos_inst/SLICE_2239 to CIC_cos_inst/SLICE_2130 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_2239 to CIC_cos_inst/SLICE_2130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C71A.CLK to     R62C71A.Q0 CIC_cos_inst/SLICE_2239 (from clk_80mhz)
ROUTE         2     0.131     R62C71A.Q0 to     R62C71C.M0 d_tmp_20_adj_2862 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R62C71A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R62C71C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_tmp_i0_i29  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d_d_tmp_i0_i29  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_Sin_inst/SLICE_2205 to CIC_Sin_inst/SLICE_2096 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_2205 to CIC_Sin_inst/SLICE_2096:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C61C.CLK to     R39C61C.Q0 CIC_Sin_inst/SLICE_2205 (from clk_80mhz)
ROUTE         2     0.131     R39C61C.Q0 to     R39C61D.M0 d_tmp_29 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R39C61C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2096:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R39C61D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_tmp_i0_i27  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_cos_inst/d_d_tmp_i0_i27  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_cos_inst/SLICE_2246 to CIC_cos_inst/SLICE_2137 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_2246 to CIC_cos_inst/SLICE_2137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R63C71C.CLK to     R63C71C.Q0 CIC_cos_inst/SLICE_2246 (from clk_80mhz)
ROUTE         2     0.131     R63C71C.Q0 to     R63C71B.M0 d_tmp_27_adj_2855 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R63C71C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R63C71B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_tmp_i0_i17  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d_d_tmp_i0_i17  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_Sin_inst/SLICE_2199 to CIC_Sin_inst/SLICE_2090 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_2199 to CIC_Sin_inst/SLICE_2090:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R39C60C.CLK to     R39C60C.Q0 CIC_Sin_inst/SLICE_2199 (from clk_80mhz)
ROUTE         2     0.131     R39C60C.Q0 to     R39C60B.M0 d_tmp_17 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2199:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R39C60C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2090:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R39C60B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_tmp_i0_i35  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_Sin_inst/d_d_tmp_i0_i35  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_Sin_inst/SLICE_2208 to CIC_Sin_inst/SLICE_2099 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_2208 to CIC_Sin_inst/SLICE_2099:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C47D.CLK to     R43C47D.Q0 CIC_Sin_inst/SLICE_2208 (from clk_80mhz)
ROUTE         2     0.131     R43C47D.Q0 to     R43C47A.M0 d_tmp_35 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2208:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C47D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_Sin_inst/SLICE_2099:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C47A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_tmp_i0_i17  (from clk_80mhz +)
   Destination:    FF         Data in        CIC_cos_inst/d_d_tmp_i0_i17  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC_cos_inst/SLICE_2235 to CIC_cos_inst/SLICE_2126 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC_cos_inst/SLICE_2235 to CIC_cos_inst/SLICE_2126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C70B.CLK to     R61C70B.Q0 CIC_cos_inst/SLICE_2235 (from clk_80mhz)
ROUTE         2     0.131     R61C70B.Q0 to     R61C70D.M0 d_tmp_17_adj_2865 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R61C70B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL_inst/PLLInst_0 to CIC_cos_inst/SLICE_2126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R61C70D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 48 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.720ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i5  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i6  (to CIC1_out_clkSin +)

   Delay:               0.603ns  (27.0% logic, 73.0% route), 1 logic levels.

 Constraint Details:

      0.603ns physical path delay SLICE_1477 to AMDemodulator_inst/SLICE_1471 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.720ns

 Physical Path Details:

      Data path SLICE_1477 to AMDemodulator_inst/SLICE_1471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C73B.CLK to     R49C73B.Q1 SLICE_1477 (from clk_80mhz)
ROUTE         1     0.440     R49C73B.Q1 to     R52C64A.M0 CIC1_outCos_5 (to CIC1_out_clkSin)
                  --------
                    0.603   (27.0% logic, 73.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1477:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R49C73B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1471:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R52C64A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.714ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_out_i0_i3  (from clk_80mhz +)
   Destination:    MULT18X18D Port           AMDemodulator_inst/MultResult1_e3(ASIC)  (to CIC1_out_clkSin +)

   Delay:               0.544ns  (30.1% logic, 69.9% route), 1 logic levels.

 Constraint Details:

      0.544ns physical path delay CIC_Sin_inst/SLICE_1562 to AMDemodulator_inst/MultResult1_e3 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.010ns MU_HLD and
      0.000ns delay constraint less
     -1.248ns skew less
      0.000ns feedback compensation requirement (totaling 1.258ns) by 0.714ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1562 to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C47B.CLK to     R33C47B.Q0 CIC_Sin_inst/SLICE_1562 (from clk_80mhz)
ROUTE         2     0.380     R33C47B.Q0 to *T18_R34C54.A3 MultDataB_3 (to CIC1_out_clkSin)
                  --------
                    0.544   (30.1% logic, 69.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_Sin_inst/SLICE_1562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R33C47B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.054     R59C67A.Q0 to *8_R34C54.CLK3 CIC1_out_clkSin
                  --------
                    3.112   (30.0% logic, 70.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.714ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_out_i0_i3  (from clk_80mhz +)
   Destination:    MULT18X18D Port           AMDemodulator_inst/MultResult1_e3(ASIC)  (to CIC1_out_clkSin +)

   Delay:               0.544ns  (30.1% logic, 69.9% route), 1 logic levels.

 Constraint Details:

      0.544ns physical path delay CIC_Sin_inst/SLICE_1562 to AMDemodulator_inst/MultResult1_e3 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.010ns MU_HLD and
      0.000ns delay constraint less
     -1.248ns skew less
      0.000ns feedback compensation requirement (totaling 1.258ns) by 0.714ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1562 to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C47B.CLK to     R33C47B.Q0 CIC_Sin_inst/SLICE_1562 (from clk_80mhz)
ROUTE         2     0.380     R33C47B.Q0 to *T18_R34C54.B3 MultDataB_3 (to CIC1_out_clkSin)
                  --------
                    0.544   (30.1% logic, 69.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_Sin_inst/SLICE_1562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R33C47B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.054     R59C67A.Q0 to *8_R34C54.CLK3 CIC1_out_clkSin
                  --------
                    3.112   (30.0% logic, 70.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.675ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_out_i0_i7  (from clk_80mhz +)
   Destination:    MULT18X18D Port           AMDemodulator_inst/MultResult1_e3(ASIC)  (to CIC1_out_clkSin +)

   Delay:               0.583ns  (28.1% logic, 71.9% route), 1 logic levels.

 Constraint Details:

      0.583ns physical path delay CIC_Sin_inst/SLICE_1566 to AMDemodulator_inst/MultResult1_e3 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.010ns MU_HLD and
      0.000ns delay constraint less
     -1.248ns skew less
      0.000ns feedback compensation requirement (totaling 1.258ns) by 0.675ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1566 to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C46A.CLK to     R32C46A.Q0 CIC_Sin_inst/SLICE_1566 (from clk_80mhz)
ROUTE         2     0.419     R32C46A.Q0 to *T18_R34C54.A7 MultDataB_7 (to CIC1_out_clkSin)
                  --------
                    0.583   (28.1% logic, 71.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_Sin_inst/SLICE_1566:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R32C46A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.054     R59C67A.Q0 to *8_R34C54.CLK3 CIC1_out_clkSin
                  --------
                    3.112   (30.0% logic, 70.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.675ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_out_i0_i7  (from clk_80mhz +)
   Destination:    MULT18X18D Port           AMDemodulator_inst/MultResult1_e3(ASIC)  (to CIC1_out_clkSin +)

   Delay:               0.583ns  (28.1% logic, 71.9% route), 1 logic levels.

 Constraint Details:

      0.583ns physical path delay CIC_Sin_inst/SLICE_1566 to AMDemodulator_inst/MultResult1_e3 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.010ns MU_HLD and
      0.000ns delay constraint less
     -1.248ns skew less
      0.000ns feedback compensation requirement (totaling 1.258ns) by 0.675ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1566 to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C46A.CLK to     R32C46A.Q0 CIC_Sin_inst/SLICE_1566 (from clk_80mhz)
ROUTE         2     0.419     R32C46A.Q0 to *T18_R34C54.B7 MultDataB_7 (to CIC1_out_clkSin)
                  --------
                    0.583   (28.1% logic, 71.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_Sin_inst/SLICE_1566:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R32C46A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.054     R59C67A.Q0 to *8_R34C54.CLK3 CIC1_out_clkSin
                  --------
                    3.112   (30.0% logic, 70.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_out_i0_i8  (from clk_80mhz +)
   Destination:    MULT18X18D Port           AMDemodulator_inst/MultResult1_e3(ASIC)  (to CIC1_out_clkSin +)

   Delay:               0.602ns  (27.2% logic, 72.8% route), 1 logic levels.

 Constraint Details:

      0.602ns physical path delay CIC_Sin_inst/SLICE_1567 to AMDemodulator_inst/MultResult1_e3 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.010ns MU_HLD and
      0.000ns delay constraint less
     -1.248ns skew less
      0.000ns feedback compensation requirement (totaling 1.258ns) by 0.656ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1567 to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C45C.CLK to     R32C45C.Q0 CIC_Sin_inst/SLICE_1567 (from clk_80mhz)
ROUTE         2     0.438     R32C45C.Q0 to *T18_R34C54.A8 MultDataB_8 (to CIC1_out_clkSin)
                  --------
                    0.602   (27.2% logic, 72.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_Sin_inst/SLICE_1567:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R32C45C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.054     R59C67A.Q0 to *8_R34C54.CLK3 CIC1_out_clkSin
                  --------
                    3.112   (30.0% logic, 70.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_out_i0_i8  (from clk_80mhz +)
   Destination:    MULT18X18D Port           AMDemodulator_inst/MultResult1_e3(ASIC)  (to CIC1_out_clkSin +)

   Delay:               0.602ns  (27.2% logic, 72.8% route), 1 logic levels.

 Constraint Details:

      0.602ns physical path delay CIC_Sin_inst/SLICE_1567 to AMDemodulator_inst/MultResult1_e3 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.010ns MU_HLD and
      0.000ns delay constraint less
     -1.248ns skew less
      0.000ns feedback compensation requirement (totaling 1.258ns) by 0.656ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1567 to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R32C45C.CLK to     R32C45C.Q0 CIC_Sin_inst/SLICE_1567 (from clk_80mhz)
ROUTE         2     0.438     R32C45C.Q0 to *T18_R34C54.B8 MultDataB_8 (to CIC1_out_clkSin)
                  --------
                    0.602   (27.2% logic, 72.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_Sin_inst/SLICE_1567:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R32C45C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.054     R59C67A.Q0 to *8_R34C54.CLK3 CIC1_out_clkSin
                  --------
                    3.112   (30.0% logic, 70.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_out_i0_i6  (from clk_80mhz +)
   Destination:    MULT18X18D Port           AMDemodulator_inst/MultResult1_e3(ASIC)  (to CIC1_out_clkSin +)

   Delay:               0.606ns  (27.1% logic, 72.9% route), 1 logic levels.

 Constraint Details:

      0.606ns physical path delay CIC_Sin_inst/SLICE_1565 to AMDemodulator_inst/MultResult1_e3 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.010ns MU_HLD and
      0.000ns delay constraint less
     -1.248ns skew less
      0.000ns feedback compensation requirement (totaling 1.258ns) by 0.652ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1565 to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C46B.CLK to     R33C46B.Q0 CIC_Sin_inst/SLICE_1565 (from clk_80mhz)
ROUTE         2     0.442     R33C46B.Q0 to *T18_R34C54.A6 MultDataB_6 (to CIC1_out_clkSin)
                  --------
                    0.606   (27.1% logic, 72.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_Sin_inst/SLICE_1565:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R33C46B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.054     R59C67A.Q0 to *8_R34C54.CLK3 CIC1_out_clkSin
                  --------
                    3.112   (30.0% logic, 70.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_Sin_inst/d_out_i0_i6  (from clk_80mhz +)
   Destination:    MULT18X18D Port           AMDemodulator_inst/MultResult1_e3(ASIC)  (to CIC1_out_clkSin +)

   Delay:               0.606ns  (27.1% logic, 72.9% route), 1 logic levels.

 Constraint Details:

      0.606ns physical path delay CIC_Sin_inst/SLICE_1565 to AMDemodulator_inst/MultResult1_e3 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.010ns MU_HLD and
      0.000ns delay constraint less
     -1.248ns skew less
      0.000ns feedback compensation requirement (totaling 1.258ns) by 0.652ns

 Physical Path Details:

      Data path CIC_Sin_inst/SLICE_1565 to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C46B.CLK to     R33C46B.Q0 CIC_Sin_inst/SLICE_1565 (from clk_80mhz)
ROUTE         2     0.442     R33C46B.Q0 to *T18_R34C54.B6 MultDataB_6 (to CIC1_out_clkSin)
                  --------
                    0.606   (27.1% logic, 72.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC_Sin_inst/SLICE_1565:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R33C46B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/MultResult1_e3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.054     R59C67A.Q0 to *8_R34C54.CLK3 CIC1_out_clkSin
                  --------
                    3.112   (30.0% logic, 70.0% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC_cos_inst/d_out_i0_i4  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator_inst/MultResult2_res2_e1__i5  (to CIC1_out_clkSin +)

   Delay:               0.671ns  (24.4% logic, 75.6% route), 1 logic levels.

 Constraint Details:

      0.671ns physical path delay SLICE_1477 to AMDemodulator_inst/SLICE_1471 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.652ns

 Physical Path Details:

      Data path SLICE_1477 to AMDemodulator_inst/SLICE_1471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C73B.CLK to     R49C73B.Q0 SLICE_1477 (from clk_80mhz)
ROUTE         1     0.507     R49C73B.Q0 to     R52C64A.M1 CIC1_outCos_4 (to CIC1_out_clkSin)
                  --------
                    0.671   (24.4% logic, 75.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1477:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R49C73B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator_inst/SLICE_1471:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC_Sin_inst/SLICE_1483
ROUTE        44     1.011     R59C67A.Q0 to    R52C64A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL_inst/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |     0.000 ns|     0.176 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MultDataB_11">MultDataB_11</a>                            |      14|      14|     29.17%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2393.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP   Loads: 1610
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx_inst/UartClk[2]   Source: uart_rx_inst/SLICE_2393.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC_Sin_inst/SLICE_1483.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC_Sin_inst/SLICE_1483.Q0   Loads: 44
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL_inst/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 24


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 48  Score: 27516
Cumulative negative slack: 27516

Constraints cover 2411179410 paths, 4 nets, and 16123 connections (99.86% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 161 (setup), 48 (hold)
Score: 114436 (setup), 27516 (hold)
Cumulative negative slack: 141952 (114436+27516)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
