

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Sat Jul 19 17:32:21 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        MM_ArrayPartition
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul  |     -|  4.33|       18|  180.000|         -|       19|     -|        no|     -|  2 (~0%)|  231 (~0%)|  353 (~0%)|    -|
    | o Row_Col   |     -|  7.30|       13|  130.000|         6|        1|     9|       yes|     -|        -|          -|          -|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| res_address0 | out       | 4        |
| res_d0       | out       | 16       |
+--------------+-----------+----------+

* BRAM
+-----------+------------+---------------+
| Interface | Data Width | Address Width |
+-----------+------------+---------------+
| a_0_PORTA | 8          | 32            |
| a_1_PORTA | 8          | 32            |
| a_2_PORTA | 8          | 32            |
| b_0_PORTA | 8          | 32            |
| b_1_PORTA | 8          | 32            |
| b_2_PORTA | 8          | 32            |
+-----------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+
| Argument | HW Interface | HW Type   | HW Usage |
+----------+--------------+-----------+----------+
| a        | a_0_PORTA    | interface |          |
| a        | a_1_PORTA    | interface |          |
| a        | a_2_PORTA    | interface |          |
| b        | b_0_PORTA    | interface |          |
| b        | b_1_PORTA    | interface |          |
| b        | b_2_PORTA    | interface |          |
| res      | res_address0 | port      | offset   |
| res      | res_ce0      | port      |          |
| res      | res_we0      | port      |          |
| res      | res_d0       | port      |          |
+----------+--------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-------------+-----------+-----------+---------+
| Name                              | DSP | Pragma | Variable    | Op        | Impl      | Latency |
+-----------------------------------+-----+--------+-------------+-----------+-----------+---------+
| + matrixmul                       | 2   |        |             |           |           |         |
|   add_ln19_fu_275_p2              |     |        | add_ln19    | add       | fabric    | 0       |
|   select_ln16_fu_281_p3           |     |        | select_ln16 | select    | auto_sel  | 0       |
|   i_fu_289_p3                     |     |        | i           | select    | auto_sel  | 0       |
|   sparsemux_7_2_8_1_1_U3          |     |        | tmp         | sparsemux | auto      | 0       |
|   sparsemux_7_2_8_1_1_U2          |     |        | tmp_1       | sparsemux | auto      | 0       |
|   sparsemux_7_2_8_1_1_U1          |     |        | tmp_2       | sparsemux | auto      | 0       |
|   mul_8s_8s_16_1_1_U4             |     |        | mul_ln26    | mul       | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U6 | 1   |        | mul_ln26_1  | mul       | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U5  | 1   |        | mul_ln26_2  | mul       | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U5  | 1   |        | add_ln26    | add       | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U6 | 1   |        | tmp_3       | add       | dsp_slice | 3       |
|   j_fu_302_p2                     |     |        | j           | add       | fabric    | 0       |
|   add_ln19_1_fu_308_p2            |     |        | add_ln19_1  | add       | fabric    | 0       |
|   icmp_ln21_fu_314_p2             |     |        | icmp_ln21   | seteq     | auto      | 0       |
|   icmp_ln19_fu_320_p2             |     |        | icmp_ln19   | seteq     | auto      | 0       |
+-----------------------------------+-----+--------+-------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+-----------------------------------+
| Type            | Options                         | Location                          |
+-----------------+---------------------------------+-----------------------------------+
| array_partition | complete dim=2 variable=a       | hls_config.cfg:20 in matrixmul, a |
| array_partition | complete dim=2 variable=b       | hls_config.cfg:19 in matrixmul, b |
| interface       | bram port=a storage_type=ram_1p | hls_config.cfg:17 in matrixmul, a |
| interface       | bram port=b storage_type=ram_1p | hls_config.cfg:18 in matrixmul, b |
| pipeline        |                                 | hls_config.cfg:15 in matrixmul    |
| pipeline        | off=true                        | hls_config.cfg:16 in matrixmul    |
+-----------------+---------------------------------+-----------------------------------+


