

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:21:55 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.307 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       11|       11| 55.000 ns | 55.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 13 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %p_Val2_12 to i12" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_16 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_12, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 16 'bitconcatenate' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %r_V_16 to i12" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_s, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%ret_V_21 = sub i12 %lhs_V, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 20 'sub' 'ret_V_21' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_21, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [8/8] (3.55ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 22 'call' 'outsin_V' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:50]   --->   Operation 23 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %p_Val2_3 to i15" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)" [firmware/myproject.cpp:50]   --->   Operation 25 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %tmp_3 to i15" [firmware/myproject.cpp:50]   --->   Operation 26 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.46ns)   --->   "%mul_ln1192 = mul i15 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 27 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1192_1 = mul i15 %sext_ln1192, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 28 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 29 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %p_Val2_4, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 30 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i15 %mul_ln1192_1, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 31 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_22, i32 6, i32 14)" [firmware/myproject.cpp:50]   --->   Operation 32 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_4, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 33 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_4, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 34 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i10 %shl_ln1118_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 35 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.74ns)   --->   "%sub_ln1192 = sub i12 %sext_ln1192_3, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 36 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_3, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_3, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 38 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i10 %shl_ln1118_5 to i12" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.74ns)   --->   "%sub_ln1192_1 = sub i12 %shl_ln1118_4, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 40 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i12 %sub_ln1192_1, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 41 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_24 = add i12 48, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 42 'add' 'ret_V_24' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_24, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 43 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %tmp_3 to i12" [firmware/myproject.cpp:51]   --->   Operation 44 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.46ns)   --->   "%mul_ln1192_7 = mul i12 %sext_ln1118_5, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 45 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.74ns)   --->   "%add_ln1192_5 = add i12 %mul_ln1192_7, %lhs_V_2" [firmware/myproject.cpp:51]   --->   Operation 46 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_12, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 47 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i12 %add_ln1192_5, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 48 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_26 = add i12 -104, %sub_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 49 'add' 'ret_V_26' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_26, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 50 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i144.i32.i32(i144 %x_V_read, i32 27, i32 34)" [firmware/myproject.cpp:51]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_s = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_s, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 52 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.74ns)   --->   "%add_ln1192_7 = add i12 -16, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 53 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %add_ln1192_7, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 54 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [8/8] (3.55ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 55 'call' 'outsin_V_5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.74ns)   --->   "%ret_V_28 = add i12 -72, %mul_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 56 'add' 'ret_V_28' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_28, i32 3, i32 11)" [firmware/myproject.cpp:52]   --->   Operation 57 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i9 %p_Val2_s to i15" [firmware/myproject.cpp:52]   --->   Operation 58 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i9 %p_Val2_s to i13" [firmware/myproject.cpp:52]   --->   Operation 59 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i9 %p_Val2_s to i12" [firmware/myproject.cpp:52]   --->   Operation 60 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_s, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 61 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %shl_ln1118_s to i12" [firmware/myproject.cpp:52]   --->   Operation 62 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%r_V_19 = add i12 %sext_ln1118_12, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 63 'add' 'r_V_19' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.73ns)   --->   "%r_V_20 = add i12 %sext_ln1118, %sext_ln1118_1" [firmware/myproject.cpp:52]   --->   Operation 64 'add' 'r_V_20' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i12 %r_V_19 to i13" [firmware/myproject.cpp:52]   --->   Operation 65 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %r_V_20 to i13" [firmware/myproject.cpp:52]   --->   Operation 66 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_31 = sub i13 %sext_ln703_3, %sext_ln703_4" [firmware/myproject.cpp:52]   --->   Operation 67 'sub' 'ret_V_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192_13 = add i13 64, %ret_V_31" [firmware/myproject.cpp:52]   --->   Operation 68 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i13 %add_ln1192_13 to i21" [firmware/myproject.cpp:52]   --->   Operation 69 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 %sext_ln1118_14, %sext_ln1118_14" [firmware/myproject.cpp:52]   --->   Operation 70 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (1.46ns)   --->   "%mul_ln700_1 = mul i15 %sext_ln1118_10, %sext_ln1118_10" [firmware/myproject.cpp:53]   --->   Operation 71 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i15 26, %mul_ln700_1" [firmware/myproject.cpp:53]   --->   Operation 72 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i6 @_ssdm_op_PartSelect.i6.i144.i32.i32(i144 %x_V_read, i32 138, i32 143)" [firmware/myproject.cpp:54]   --->   Operation 73 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i6 %trunc_ln708_10 to i9" [firmware/myproject.cpp:54]   --->   Operation 74 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [8/8] (3.55ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 75 'call' 'outsin_V_21' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_25 = add i12 -112, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 76 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 77 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_26 = add i12 %lhs_V, %add_ln1192_25" [firmware/myproject.cpp:54]   --->   Operation 77 'add' 'add_ln1192_26' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %add_ln1192_26, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 78 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [8/8] (3.55ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 79 'call' 'outsin_V_12' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i12 %lhs_V to i13" [firmware/myproject.cpp:54]   --->   Operation 80 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_25 = sub i13 %sext_ln1118_15, %sext_ln1118_11" [firmware/myproject.cpp:54]   --->   Operation 81 'sub' 'r_V_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i13 64, %r_V_25" [firmware/myproject.cpp:54]   --->   Operation 82 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i13 %add_ln1192_28 to i21" [firmware/myproject.cpp:54]   --->   Operation 83 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 84 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node r_V_26)   --->   "%shl_ln1118 = shl i21 %mul_ln1118_4, 5" [firmware/myproject.cpp:54]   --->   Operation 85 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node r_V_26)   --->   "%shl_ln1118_2 = shl i21 %mul_ln1118_4, 2" [firmware/myproject.cpp:54]   --->   Operation 86 'shl' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.81ns) (out node of the LUT)   --->   "%r_V_26 = add i21 %shl_ln1118, %shl_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 87 'add' 'r_V_26' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %r_V_26, i32 12, i32 20)" [firmware/myproject.cpp:54]   --->   Operation 88 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%mul_ln1192_4 = mul i12 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 89 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = add i12 -40, %mul_ln1192_4" [firmware/myproject.cpp:54]   --->   Operation 90 'add' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_38, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 91 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 92 [7/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 92 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 93 [8/8] (3.55ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 93 'call' 'outsin_V_16' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [8/8] (3.55ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 94 'call' 'outsin_V_17' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 95 [8/8] (3.55ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 95 'call' 'outsin_V_18' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 96 [8/8] (3.55ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 96 'call' 'outsin_V_19' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 97 [7/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 97 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [8/8] (3.55ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 98 'call' 'outsin_V_i36' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 99 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i21 19, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 99 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %r_V_21, i32 12, i32 20)" [firmware/myproject.cpp:52]   --->   Operation 100 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_3 = mul i15 208, %sext_ln1118_10" [firmware/myproject.cpp:53]   --->   Operation 101 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i15 %mul_ln700_2, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 102 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [7/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 103 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [7/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 104 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 105 [8/8] (3.55ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 105 'call' 'outsin_V_22' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [8/8] (3.55ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 106 'call' 'outsin_V_23' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 107 [1/1] (0.71ns)   --->   "%add_ln703_2 = add i9 11, %p_Val2_s" [firmware/myproject.cpp:54]   --->   Operation 107 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [8/8] (3.55ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 108 'call' 'outsin_V_15' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i9 %p_Val2_12 to i15" [firmware/myproject.cpp:53]   --->   Operation 109 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [6/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 110 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 111 [7/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 111 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [7/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 112 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [7/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [7/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 114 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [6/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 115 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 116 [8/8] (3.55ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 116 'call' 'outsin_V_6' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 117 [7/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 117 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [8/8] (3.55ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 118 'call' 'outsin_V_7' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%rhs_V_5 = mul i15 416, %sext_ln727" [firmware/myproject.cpp:53]   --->   Operation 119 'mul' 'rhs_V_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i15 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 120 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_33, i32 6, i32 14)" [firmware/myproject.cpp:53]   --->   Operation 121 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [6/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 122 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 123 [6/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 123 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 124 [7/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 124 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 125 [7/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 125 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 126 [7/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 126 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 127 [5/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 127 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [6/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 128 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [6/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 129 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [6/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [6/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [5/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [7/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [6/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 134 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [7/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 135 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [1/1] (0.71ns)   --->   "%add_ln703 = add i9 -6, %p_Val2_12" [firmware/myproject.cpp:53]   --->   Operation 136 'add' 'add_ln703' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [8/8] (3.55ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 137 'call' 'outsin_V_8' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [8/8] (3.55ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 138 'call' 'outsin_V_9' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 139 [1/1] (0.71ns)   --->   "%add_ln703_1 = add i9 %p_Val2_4, %p_Val2_12" [firmware/myproject.cpp:53]   --->   Operation 139 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [8/8] (3.55ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 140 'call' 'outsin_V_20' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [5/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [5/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 142 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [6/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 143 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 144 [6/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 144 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 145 [6/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 145 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 146 [4/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 146 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [5/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 147 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [5/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 148 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [5/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 150 [5/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [4/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 152 [6/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 153 [5/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 153 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 154 [6/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 154 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 155 [7/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [7/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 156 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [7/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 157 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 158 [4/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 159 [4/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 159 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 160 [5/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 160 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 161 [5/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 161 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 162 [5/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 162 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 163 [3/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 163 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 164 [4/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 164 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [4/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 165 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [4/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 167 [4/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 167 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [3/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [5/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 169 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 170 [4/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 170 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [5/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 171 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 172 [6/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 172 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 173 [6/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 173 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [6/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 174 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 175 [3/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 175 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 176 [3/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 176 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 177 [4/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 177 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 178 [4/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 178 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 179 [4/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 179 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 180 [2/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 180 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 181 [3/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 181 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 182 [3/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 182 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 183 [3/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 183 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 184 [3/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 184 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 185 [2/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 185 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 186 [4/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 186 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 187 [3/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 187 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 188 [4/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 188 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 189 [5/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 189 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 190 [5/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 190 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 191 [5/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 191 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 192 [2/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 192 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 193 [2/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 193 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 194 [3/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 194 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 195 [3/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 195 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 196 [3/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 196 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 197 [1/8] (1.99ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 197 'call' 'outsin_V' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 198 [2/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 198 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 199 [2/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 199 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 200 [2/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 200 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 201 [2/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 201 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 202 [1/8] (1.99ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 202 'call' 'outsin_V_5' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 203 [3/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 203 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 204 [2/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 204 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 205 [3/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 205 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 206 [4/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 206 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 207 [4/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 207 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 208 [4/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 208 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 209 [1/8] (1.99ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 209 'call' 'outsin_V_21' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 210 [1/8] (1.99ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 210 'call' 'outsin_V_12' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 211 [2/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 211 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 212 [2/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 212 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 213 [2/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 213 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.30>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i5 %outsin_V to i9" [firmware/myproject.cpp:50]   --->   Operation 214 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i5 %outsin_V to i9" [firmware/myproject.cpp:50]   --->   Operation 215 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.49ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1192_8 = mul i9 %sext_ln1118_18, %sext_ln1118_17" [firmware/myproject.cpp:50]   --->   Operation 216 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 217 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1118 = add i9 -16, %mul_ln1192_8" [firmware/myproject.cpp:50]   --->   Operation 217 'add' 'add_ln1118' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 218 [1/8] (1.99ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 218 'call' 'outsin_V_16' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i9 %p_Val2_3 to i10" [firmware/myproject.cpp:50]   --->   Operation 219 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i5 %outsin_V_16 to i10" [firmware/myproject.cpp:50]   --->   Operation 220 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_23 = sub i10 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 221 'sub' 'ret_V_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i10 31, %ret_V_23" [firmware/myproject.cpp:50]   --->   Operation 222 'add' 'add_ln1192' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 223 [1/8] (1.99ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 223 'call' 'outsin_V_17' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 224 [1/8] (1.99ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 224 'call' 'outsin_V_18' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 225 [1/8] (1.99ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 225 'call' 'outsin_V_19' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 226 [2/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 226 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 227 [1/8] (1.99ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 227 'call' 'outsin_V_i36' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 228 [2/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 228 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 229 [3/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 229 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 230 [3/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 230 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 231 [3/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 231 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%r_V_10 = sext i5 %outsin_V_21 to i6" [firmware/myproject.cpp:54]   --->   Operation 232 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.70ns)   --->   "%r_V_23 = sub i6 0, %r_V_10" [firmware/myproject.cpp:54]   --->   Operation 233 'sub' 'r_V_23' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%r_V_12 = sext i5 %outsin_V_12 to i10" [firmware/myproject.cpp:54]   --->   Operation 234 'sext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.49ns) (grouped into DSP with root node ret_V_16)   --->   "%r_V_24 = mul i10 %r_V_12, %r_V_12" [firmware/myproject.cpp:54]   --->   Operation 235 'mul' 'r_V_24' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %r_V_23, i3 0)" [firmware/myproject.cpp:54]   --->   Operation 236 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i9 %lhs_V_6 to i10" [firmware/myproject.cpp:54]   --->   Operation 237 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_16 = add i10 %r_V_24, %sext_ln728_5" [firmware/myproject.cpp:54]   --->   Operation 238 'add' 'ret_V_16' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 239 [1/8] (1.99ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 239 'call' 'outsin_V_22' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 240 [1/8] (1.99ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 240 'call' 'outsin_V_23' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i5 %outsin_V_22 to i6" [firmware/myproject.cpp:54]   --->   Operation 241 'sext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i5 %outsin_V_23 to i6" [firmware/myproject.cpp:54]   --->   Operation 242 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.70ns)   --->   "%ret_V_39 = sub i6 %lhs_V_7, %rhs_V_9" [firmware/myproject.cpp:54]   --->   Operation 243 'sub' 'ret_V_39' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i6 %ret_V_39 to i7" [firmware/myproject.cpp:54]   --->   Operation 244 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.70ns)   --->   "%ret_V_19 = add i7 1, %sext_ln703_13" [firmware/myproject.cpp:54]   --->   Operation 245 'add' 'ret_V_19' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/8] (1.99ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 246 'call' 'outsin_V_15' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.30>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %add_ln1118, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 247 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i17 %shl_ln to i18" [firmware/myproject.cpp:50]   --->   Operation 248 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %add_ln1118, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 249 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i15 %shl_ln1118_1 to i18" [firmware/myproject.cpp:50]   --->   Operation 250 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%r_V = sub i18 %sext_ln1118_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 251 'sub' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 252 [1/1] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%sext_ln700 = sext i18 %r_V to i24" [firmware/myproject.cpp:50]   --->   Operation 252 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i10 %add_ln1192 to i24" [firmware/myproject.cpp:50]   --->   Operation 253 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln700 = mul i24 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 254 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%rhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i5.i15(i5 %outsin_V_17, i15 0)" [firmware/myproject.cpp:50]   --->   Operation 255 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i20 %rhs_V to i24" [firmware/myproject.cpp:50]   --->   Operation 256 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = sub i24 %mul_ln700, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 257 'sub' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %ret_V_25, i32 15, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 258 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i5 %outsin_V_18 to i6" [firmware/myproject.cpp:51]   --->   Operation 259 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add i6 -11, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 260 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i5 %outsin_V_19 to i6" [firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.70ns)   --->   "%ret_V_2 = add i6 -8, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 262 'add' 'ret_V_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%sext_ln1116 = sext i6 %ret_V to i12" [firmware/myproject.cpp:51]   --->   Operation 263 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i6 %ret_V_2 to i12" [firmware/myproject.cpp:51]   --->   Operation 264 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i12 %sext_ln1116, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 265 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 266 [1/8] (1.99ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 266 'call' 'outsin_V_6' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_s, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 267 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i10 %shl_ln1118_8 to i11" [firmware/myproject.cpp:52]   --->   Operation 268 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.72ns)   --->   "%r_V_18 = sub i11 0, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 269 'sub' 'r_V_18' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%lhs_V_8 = call i17 @_ssdm_op_BitConcatenate.i17.i11.i6(i11 %r_V_18, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 270 'bitconcatenate' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i17 %lhs_V_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 271 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_3, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 272 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i17 %rhs_V_2 to i18" [firmware/myproject.cpp:52]   --->   Operation 273 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i18 %sext_ln703_2, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 274 'add' 'ret_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %outsin_V_6, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 275 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i13 %rhs_V_3 to i18" [firmware/myproject.cpp:52]   --->   Operation 276 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_30 = add i18 %ret_V_29, %sext_ln728_2" [firmware/myproject.cpp:52]   --->   Operation 277 'add' 'ret_V_30' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 278 [1/8] (1.99ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 278 'call' 'outsin_V_7' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %outsin_V_7, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 279 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i13 %rhs_V_4 to i18" [firmware/myproject.cpp:52]   --->   Operation 280 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_15 = add i18 %ret_V_30, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 281 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 282 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_32 = add i18 -3072, %add_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 282 'add' 'ret_V_32' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_32, i32 9, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 283 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [2/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 284 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 285 [2/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 285 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i9 %p_Val2_s to i10" [firmware/myproject.cpp:53]   --->   Operation 286 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i9 %p_Val2_4 to i10" [firmware/myproject.cpp:53]   --->   Operation 287 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.71ns)   --->   "%ret_V_34 = add nsw i10 %lhs_V_4, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 288 'add' 'ret_V_34' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [2/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 289 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i10 %ret_V_16 to i17" [firmware/myproject.cpp:54]   --->   Operation 290 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i7 %ret_V_19 to i17" [firmware/myproject.cpp:54]   --->   Operation 291 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (1.70ns)   --->   "%mul_ln1192_5 = mul i17 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 292 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i17 %mul_ln1192_5 to i18" [firmware/myproject.cpp:54]   --->   Operation 293 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i5 %outsin_V_15 to i18" [firmware/myproject.cpp:54]   --->   Operation 294 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%mul_ln1192_6 = mul i18 %sext_ln1192_13, %sext_ln1192_14" [firmware/myproject.cpp:54]   --->   Operation 295 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 296 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add i18 -3584, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 296 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_40, i32 9, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 297 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.24>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%r_V_17 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %outsin_V_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 298 'bitconcatenate' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i6 %r_V_17 to i7" [firmware/myproject.cpp:51]   --->   Operation 299 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%add_ln1192_8 = add i7 -8, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 300 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %r_V_1 to i19" [firmware/myproject.cpp:51]   --->   Operation 301 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%sext_ln1118_8 = sext i7 %add_ln1192_8 to i19" [firmware/myproject.cpp:51]   --->   Operation 302 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i19 %sext_ln1118_8, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 303 'mul' 'r_V_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 304 [1/8] (1.99ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 304 'call' 'outsin_V_8' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 305 [1/8] (1.99ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 305 'call' 'outsin_V_9' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i5 %outsin_V_8 to i6" [firmware/myproject.cpp:53]   --->   Operation 306 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i5 %outsin_V_9 to i6" [firmware/myproject.cpp:53]   --->   Operation 307 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.70ns)   --->   "%add_ln1192_18 = add i6 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:53]   --->   Operation 308 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%r_V_8 = sext i5 %outsin_V_6 to i10" [firmware/myproject.cpp:53]   --->   Operation 309 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.49ns) (grouped into DSP with root node ret_V_35)   --->   "%r_V_22 = mul i10 %r_V_8, %r_V_8" [firmware/myproject.cpp:53]   --->   Operation 310 'mul' 'r_V_22' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %ret_V_34, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 311 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i13 %lhs_V_5 to i14" [firmware/myproject.cpp:53]   --->   Operation 312 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns) (grouped into DSP with root node ret_V_35)   --->   "%rhs_V_7 = sext i10 %r_V_22 to i14" [firmware/myproject.cpp:53]   --->   Operation 313 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_35 = add nsw i14 %rhs_V_7, %sext_ln728_3" [firmware/myproject.cpp:53]   --->   Operation 314 'add' 'ret_V_35' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 315 [1/8] (1.99ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 315 'call' 'outsin_V_20' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %outsin_V_20, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 316 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i8 %rhs_V_8 to i14" [firmware/myproject.cpp:53]   --->   Operation 317 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_36 = add i14 %ret_V_35, %sext_ln728_4" [firmware/myproject.cpp:53]   --->   Operation 318 'add' 'ret_V_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 319 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_14 = add i14 -240, %ret_V_36" [firmware/myproject.cpp:53]   --->   Operation 319 'add' 'ret_V_14' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.23>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !254"   --->   Operation 320 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !260"   --->   Operation 321 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !266"   --->   Operation 322 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !272"   --->   Operation 323 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !278"   --->   Operation 324 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !284"   --->   Operation 325 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 326 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 327 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 328 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 329 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 330 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i19 %r_V_3 to i20" [firmware/myproject.cpp:51]   --->   Operation 331 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i5 %outsin_V_6 to i20" [firmware/myproject.cpp:51]   --->   Operation 332 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1192_2 = mul i20 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 333 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 334 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i20 -28672, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 334 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_27, i32 12, i32 19)" [firmware/myproject.cpp:51]   --->   Operation 335 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i8 %tmp to i9" [firmware/myproject.cpp:51]   --->   Operation 336 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 337 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 338 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i6 %add_ln1192_18 to i7" [firmware/myproject.cpp:53]   --->   Operation 339 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.70ns)   --->   "%add_ln1192_19 = add i7 -8, %sext_ln1192_8" [firmware/myproject.cpp:53]   --->   Operation 340 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i7 %add_ln1192_19 to i18" [firmware/myproject.cpp:53]   --->   Operation 341 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i14 %ret_V_14 to i18" [firmware/myproject.cpp:53]   --->   Operation 342 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%mul_ln1192_3 = mul i18 %sext_ln1192_9, %sext_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 343 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 344 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = add i18 -4096, %mul_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 344 'add' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_37, i32 9, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 345 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 346 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 347 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 348 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.31ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'add' operation ('add_ln1192_25', firmware/myproject.cpp:54) [184]  (0 ns)
	'add' operation ('add_ln1192_26', firmware/myproject.cpp:54) [185]  (0.756 ns)
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54) to 'generic_sincos<9, 6>' [187]  (3.55 ns)

 <State 2>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [27]  (4.31 ns)

 <State 3>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [27]  (4.31 ns)

 <State 4>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [27]  (4.31 ns)

 <State 5>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [27]  (4.31 ns)

 <State 6>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [27]  (4.31 ns)

 <State 7>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [27]  (4.31 ns)

 <State 8>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50) to 'generic_sincos<9, 6>' [47]  (4.31 ns)

 <State 9>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51) to 'generic_sincos<9, 6>' [99]  (4.31 ns)

 <State 10>: 4.31ns
The critical path consists of the following:
	'call' operation ('outsin.V', /data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53) to 'generic_sincos<9, 6>' [144]  (4.31 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[166] ('r.V', firmware/myproject.cpp:53) [162]  (0.494 ns)
	'add' operation of DSP[166] ('ret.V', firmware/myproject.cpp:53) [166]  (2.04 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:53) [171]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:53) [172]  (0.716 ns)

 <State 12>: 3.24ns
The critical path consists of the following:
	'add' operation ('add_ln1192_19', firmware/myproject.cpp:53) [157]  (0.706 ns)
	'mul' operation of DSP[176] ('mul_ln1192_3', firmware/myproject.cpp:53) [175]  (0.494 ns)
	'add' operation of DSP[176] ('ret.V', firmware/myproject.cpp:53) [176]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
