abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3414980902
maxLevel = 1
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 19536770 us
--------------- round 2 ---------------
seed = 1952253813
maxLevel = 1
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 38906387 us
--------------- round 3 ---------------
seed = 272224801
maxLevel = 1
n441 is replaced by n1115 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 58154952 us
--------------- round 4 ---------------
seed = 1251781389
maxLevel = 1
n409 is replaced by n770 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0_2783_12.7.blif
time = 78145146 us
--------------- round 5 ---------------
seed = 3999611211
maxLevel = 1
n569 is replaced by one with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0_2780_12.7.blif
time = 97440136 us
--------------- round 6 ---------------
seed = 2052249248
maxLevel = 1
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0_2777_12.7.blif
time = 116664898 us
--------------- round 7 ---------------
seed = 3670722751
maxLevel = 1
n967 is replaced by n345 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0_2775_12.7.blif
time = 135703336 us
--------------- round 8 ---------------
seed = 436428793
maxLevel = 1
n292 is replaced by n574 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0_2773_12.7.blif
time = 154877921 us
--------------- round 9 ---------------
seed = 2144751818
maxLevel = 1
n659 is replaced by n611 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0_2771_12.7.blif
time = 173964896 us
--------------- round 10 ---------------
seed = 3050508665
maxLevel = 1
n325 is replaced by n286 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_10_0_2769_12.7.blif
time = 193848121 us
--------------- round 11 ---------------
seed = 3343381997
maxLevel = 1
n588 is replaced by n327 with estimated error 0
error = 0
area = 2767
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_11_0_2767_12.7.blif
time = 213676219 us
--------------- round 12 ---------------
seed = 2155986401
maxLevel = 1
n108 is replaced by n39 with estimated error 0
error = 0
area = 2765
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_12_0_2765_12.7.blif
time = 233984849 us
--------------- round 13 ---------------
seed = 2783212996
maxLevel = 1
n799 is replaced by n797 with estimated error 0
error = 0
area = 2764
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_13_0_2764_12.7.blif
time = 255273070 us
--------------- round 14 ---------------
seed = 721427120
maxLevel = 1
n334 is replaced by n408 with estimated error 0
error = 0
area = 2763
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_14_0_2763_12.7.blif
time = 277109480 us
--------------- round 15 ---------------
seed = 137940414
maxLevel = 1
n559 is replaced by one with estimated error 1e-05
error = 1e-05
area = 2759
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_15_1e-05_2759_12.7.blif
time = 297763834 us
--------------- round 16 ---------------
seed = 809598126
maxLevel = 1
n635 is replaced by one with estimated error 7e-05
error = 7e-05
area = 2755
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_16_7e-05_2755_12.7.blif
time = 319092068 us
--------------- round 17 ---------------
seed = 998617924
maxLevel = 1
n472 is replaced by one with estimated error 9e-05
error = 9e-05
area = 2751
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_17_9e-05_2751_12.7.blif
time = 338841893 us
--------------- round 18 ---------------
seed = 824986968
maxLevel = 1
n507 is replaced by n1077 with estimated error 0.0002
error = 0.0002
area = 2736
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_18_0.0002_2736_12.7.blif
time = 357995226 us
--------------- round 19 ---------------
seed = 1304152122
maxLevel = 1
n928 is replaced by one with estimated error 0.00021
error = 0.00021
area = 2732
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_19_0.00021_2732_12.7.blif
time = 376900397 us
--------------- round 20 ---------------
seed = 845479688
maxLevel = 1
n560 is replaced by one with estimated error 0.00031
error = 0.00031
area = 2728
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_20_0.00031_2728_12.7.blif
time = 395750084 us
--------------- round 21 ---------------
seed = 915265863
maxLevel = 1
n474 is replaced by one with estimated error 0.00029
error = 0.00029
area = 2725
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_21_0.00029_2725_12.7.blif
time = 415267780 us
--------------- round 22 ---------------
seed = 3077955137
maxLevel = 1
n362 is replaced by n422 with estimated error 0.0005
error = 0.0005
area = 2722
delay = 12.7
#gates = 1087
output circuit appNtk/alu4_22_0.0005_2722_12.7.blif
time = 433752771 us
--------------- round 23 ---------------
seed = 1815651986
maxLevel = 1
n361 is replaced by n336 with estimated error 0.00049
error = 0.00049
area = 2721
delay = 12.7
#gates = 1086
output circuit appNtk/alu4_23_0.00049_2721_12.7.blif
time = 452140804 us
--------------- round 24 ---------------
seed = 3580631580
maxLevel = 1
n561 is replaced by n135 with estimated error 0.00031
error = 0.00031
area = 2718
delay = 12.7
#gates = 1085
output circuit appNtk/alu4_24_0.00031_2718_12.7.blif
time = 470526043 us
--------------- round 25 ---------------
seed = 1903132769
maxLevel = 1
n564 is replaced by zero with estimated error 0.00057
error = 0.00057
area = 2710
delay = 12.7
#gates = 1082
output circuit appNtk/alu4_25_0.00057_2710_12.7.blif
time = 488993203 us
--------------- round 26 ---------------
seed = 2294952082
maxLevel = 1
n476 is replaced by one with estimated error 0.0006
error = 0.0006
area = 2700
delay = 12.7
#gates = 1079
output circuit appNtk/alu4_26_0.0006_2700_12.7.blif
time = 507291958 us
--------------- round 27 ---------------
seed = 2768222271
maxLevel = 1
n858 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2693
delay = 12.7
#gates = 1076
output circuit appNtk/alu4_27_0.00077_2693_12.7.blif
time = 525677991 us
--------------- round 28 ---------------
seed = 1264784991
maxLevel = 1
n547 is replaced by one with estimated error 0.00086
error = 0.00086
area = 2691
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_28_0.00086_2691_12.7.blif
time = 544090230 us
--------------- round 29 ---------------
seed = 256739765
maxLevel = 1
n996 is replaced by n508 with estimated error 0.00083
error = 0.00083
area = 2689
delay = 12.7
#gates = 1074
output circuit appNtk/alu4_29_0.00083_2689_12.7.blif
time = 563775067 us
--------------- round 30 ---------------
seed = 619379063
maxLevel = 1
n995 is replaced by one with estimated error 0.00082
error = 0.00082
area = 2686
delay = 12.7
#gates = 1073
output circuit appNtk/alu4_30_0.00082_2686_12.7.blif
time = 582238265 us
--------------- round 31 ---------------
seed = 694468095
maxLevel = 1
n316 is replaced by one with estimated error 0.0009
error = 0.0009
area = 2683
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_31_0.0009_2683_12.7.blif
time = 600688635 us
--------------- round 32 ---------------
seed = 1411238023
maxLevel = 1
exceed error bound
