作业四
=========

916101630117 吴振宇

如下图示存储芯片，对F28335进行存储器扩展。

![F28335](figures/4.pdf "F28335")

1
-

指出存储器地址范围；

RAM: 512k $\times$ 16
区域: 6
地址: 0x100000 -- 0x17FFFF

2
-

在程序 `Example_2833xDMA_xintf_to_ram.c` 指出相关的配置代码。指出XTIMING6、
XINTCNF2寄存器各字段的数值及含义。

```{code/Work4/Example_2833xDMA_xintf_to_ram.c}
void init_zone6( void )
{
	EALLOW;
	// Make sure the XINTF clock is enabled
	SysCtrlRegs.PCLKCR3.bit.XINTFENCLK = 1;
	EDIS;
	// Configure the GPIO for XINTF with a 16-bit data bus
	// This function is in DSP2833x_Xintf.c
	InitXintf16Gpio();
	// All Zones---------------------------------
	// Timing for all zones based on XTIMCLK = SYSCLKOUT
	EALLOW;
	XintfRegs.XINTCNF2.bit.XTIMCLK = 0;
	// Buffer up to 3 writes
	XintfRegs.XINTCNF2.bit.WRBUFF = 3;
	// XCLKOUT is enabled
	XintfRegs.XINTCNF2.bit.CLKOFF = 0;
	// XCLKOUT = XTIMCLK
	XintfRegs.XINTCNF2.bit.CLKMODE = 0;
	// Zone 6------------------------------------
	// When using ready, ACTIVE must be 1 or greater
	// Lead must always be 1 or greater
	// Zone write timing
	XintfRegs.XTIMING6.bit.XWRLEAD = 1;
	XintfRegs.XTIMING6.bit.XWRACTIVE = 2;
	XintfRegs.XTIMING6.bit.XWRTRAIL = 1;
	// Zone read timing
	XintfRegs.XTIMING6.bit.XRDLEAD = 1;
	XintfRegs.XTIMING6.bit.XRDACTIVE = 3;
	XintfRegs.XTIMING6.bit.XRDTRAIL = 0;
	// don't double all Zone read/write lead/active/trail timing
	XintfRegs.XTIMING6.bit.X2TIMING = 0;
	// Zone will not sample XREADY signal
	XintfRegs.XTIMING6.bit.USEREADY = 0;
	XintfRegs.XTIMING6.bit.READYMODE = 0;
	// 1,1 = x16 data bus
	// 0,1 = x32 data bus
	// other values are reserved
	XintfRegs.XTIMING6.bit.XSIZE = 3;
	EDIS;
	//Force a pipeline flush to ensure that the write to
	//the last register configured occurs before returning.
	asm( " RPT #7 || NOP" );
}
```

### XTIMING6

```{.c}
XintfRegs.XTIMING6.bit.XWRLEAD = 1;
XintfRegs.XTIMING6.bit.XWRACTIVE = 2;
XintfRegs.XTIMING6.bit.XWRTRAIL = 1;
XintfRegs.XTIMING6.bit.XRDLEAD = 1;
XintfRegs.XTIMING6.bit.XRDACTIVE = 3;
XintfRegs.XTIMING6.bit.XRDTRAIL = 0;
XintfRegs.XTIMING6.bit.X2TIMING = 0;
XintfRegs.XTIMING6.bit.USEREADY = 0;
XintfRegs.XTIMING6.bit.READYMODE = 0;
XintfRegs.XTIMING6.bit.XSIZE = 3;
```

XTIMING6 含义见 <https://www.ti.com.cn/cn/lit/pdf/sprui07> 855-856  页表
14-10

### XINTCNF2

```{.c}
XintfRegs.XINTCNF2.bit.XTIMCLK = 0;
XintfRegs.XINTCNF2.bit.WRBUFF = 3;
XintfRegs.XINTCNF2.bit.CLKOFF = 0;
XintfRegs.XINTCNF2.bit.CLKMODE = 0;
```

XINTCNF2 含义没有专门的表介绍。但可见
<https://www.ti.com.cn/cn/lit/pdf/sprui07> 840 页图 14-3 ，决定如何从
SYSCLKOUT 分频得到 XCLKOUT 。

3
-

根据存储器的读写时序，能否优化DSP的XINTF配置？给出具体配置方案。

存储器的读写时序见
<https://pdf1.alldatasheet.com/datasheet-pdf/download/153684/ISSI/IS61LV51216.html>
第 7, 9 页。
