/* Generated by Yosys 0.51+101 (git sha1 314842d2a, g++ 14.2.1 -fPIC -O3) */

module deco(entrada, salida);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  input [2:0] entrada;
  wire [2:0] entrada;
  wire [31:0] \input ;
  output [7:0] salida;
  wire [7:0] salida;
  assign _09_ = 32'd1 == \input ;
  assign _10_ = _09_ ? 1'h1 : 1'h0;
  assign _11_ = 32'd2 == \input ;
  assign _12_ = _11_ ? 1'h1 : 1'h0;
  assign _13_ = 32'd3 == \input ;
  assign _14_ = _13_ ? 1'h1 : 1'h0;
  assign _15_ = 32'd4 == \input ;
  assign _01_ = _15_ ? 1'h1 : 1'h0;
  assign _02_ = 32'd5 == \input ;
  assign _03_ = _02_ ? 1'h1 : 1'h0;
  assign _04_ = 32'd6 == \input ;
  assign _05_ = _04_ ? 1'h1 : 1'h0;
  assign _06_ = 32'd7 == \input ;
  assign _07_ = _06_ ? 1'h1 : 1'h0;
  assign _00_ = 32'd0 == \input ;
  assign _08_ = _00_ ? 1'h1 : 1'h0;
  assign \input  = { 29'h00000000, entrada };
  assign salida = { _07_, _05_, _03_, _01_, _14_, _12_, _10_, _08_ };
endmodule
