
SeniorDesign.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e34  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08007038  08007038  00017038  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073c4  080073c4  00020314  2**0
                  CONTENTS
  4 .ARM          00000008  080073c4  080073c4  000173c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073cc  080073cc  00020314  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073cc  080073cc  000173cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073d0  080073d0  000173d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080073d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001d4  080075a8  000201d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000274  08007648  00020274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000084c  20000314  080076e8  00020314  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000b60  080076e8  00020b60  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00020314  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  00020342  2**0
                  CONTENTS, READONLY
 15 .debug_info   00013d71  00000000  00000000  00020385  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002a59  00000000  00000000  000340f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000fb0  00000000  00000000  00036b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000c05  00000000  00000000  00037b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00003b43  00000000  00000000  00038705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000134d9  00000000  00000000  0003c248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00103290  00000000  00000000  0004f721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00004f24  00000000  00000000  001529b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000073  00000000  00000000  001578d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000314 	.word	0x20000314
 800021c:	00000000 	.word	0x00000000
 8000220:	0800701c 	.word	0x0800701c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000318 	.word	0x20000318
 800023c:	0800701c 	.word	0x0800701c

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f0:	f000 fdb3 	bl	800115a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f4:	f000 f80e 	bl	8000614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f8:	f000 f9a6 	bl	8000948 <MX_GPIO_Init>
  MX_ETH_Init();
 80005fc:	f000 f8f8 	bl	80007f0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000600:	f000 f944 	bl	800088c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000604:	f000 f972 	bl	80008ec <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 8000608:	f000 f876 	bl	80006f8 <MX_ADC1_Init>
  MX_DAC_Init();
 800060c:	f000 f8c6 	bl	800079c <MX_DAC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000610:	e7fe      	b.n	8000610 <main+0x24>
	...

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b094      	sub	sp, #80	; 0x50
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	f107 031c 	add.w	r3, r7, #28
 800061e:	2234      	movs	r2, #52	; 0x34
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f004 fe2f 	bl	8005286 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000628:	f107 0308 	add.w	r3, r7, #8
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000638:	f002 f82e 	bl	8002698 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800063c:	4b2c      	ldr	r3, [pc, #176]	; (80006f0 <SystemClock_Config+0xdc>)
 800063e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000640:	4a2b      	ldr	r2, [pc, #172]	; (80006f0 <SystemClock_Config+0xdc>)
 8000642:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000646:	6413      	str	r3, [r2, #64]	; 0x40
 8000648:	4b29      	ldr	r3, [pc, #164]	; (80006f0 <SystemClock_Config+0xdc>)
 800064a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800064c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000654:	4b27      	ldr	r3, [pc, #156]	; (80006f4 <SystemClock_Config+0xe0>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800065c:	4a25      	ldr	r2, [pc, #148]	; (80006f4 <SystemClock_Config+0xe0>)
 800065e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000662:	6013      	str	r3, [r2, #0]
 8000664:	4b23      	ldr	r3, [pc, #140]	; (80006f4 <SystemClock_Config+0xe0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800066c:	603b      	str	r3, [r7, #0]
 800066e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000670:	2301      	movs	r3, #1
 8000672:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000674:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000678:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067a:	2302      	movs	r3, #2
 800067c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800067e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000682:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000684:	2304      	movs	r3, #4
 8000686:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000688:	2360      	movs	r3, #96	; 0x60
 800068a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800068c:	2302      	movs	r3, #2
 800068e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000690:	2304      	movs	r3, #4
 8000692:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000694:	2302      	movs	r3, #2
 8000696:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000698:	f107 031c 	add.w	r3, r7, #28
 800069c:	4618      	mov	r0, r3
 800069e:	f002 f85b 	bl	8002758 <HAL_RCC_OscConfig>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006a8:	f000 f9f0 	bl	8000a8c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006ac:	f002 f804 	bl	80026b8 <HAL_PWREx_EnableOverDrive>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80006b6:	f000 f9e9 	bl	8000a8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ba:	230f      	movs	r3, #15
 80006bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006be:	2302      	movs	r3, #2
 80006c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006d0:	f107 0308 	add.w	r3, r7, #8
 80006d4:	2103      	movs	r1, #3
 80006d6:	4618      	mov	r0, r3
 80006d8:	f002 faec 	bl	8002cb4 <HAL_RCC_ClockConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80006e2:	f000 f9d3 	bl	8000a8c <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	3750      	adds	r7, #80	; 0x50
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800
 80006f4:	40007000 	.word	0x40007000

080006f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006fe:	463b      	mov	r3, r7
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800070a:	4b21      	ldr	r3, [pc, #132]	; (8000790 <MX_ADC1_Init+0x98>)
 800070c:	4a21      	ldr	r2, [pc, #132]	; (8000794 <MX_ADC1_Init+0x9c>)
 800070e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000710:	4b1f      	ldr	r3, [pc, #124]	; (8000790 <MX_ADC1_Init+0x98>)
 8000712:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000716:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000718:	4b1d      	ldr	r3, [pc, #116]	; (8000790 <MX_ADC1_Init+0x98>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800071e:	4b1c      	ldr	r3, [pc, #112]	; (8000790 <MX_ADC1_Init+0x98>)
 8000720:	2200      	movs	r2, #0
 8000722:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000724:	4b1a      	ldr	r3, [pc, #104]	; (8000790 <MX_ADC1_Init+0x98>)
 8000726:	2200      	movs	r2, #0
 8000728:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800072a:	4b19      	ldr	r3, [pc, #100]	; (8000790 <MX_ADC1_Init+0x98>)
 800072c:	2200      	movs	r2, #0
 800072e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000732:	4b17      	ldr	r3, [pc, #92]	; (8000790 <MX_ADC1_Init+0x98>)
 8000734:	2200      	movs	r2, #0
 8000736:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000738:	4b15      	ldr	r3, [pc, #84]	; (8000790 <MX_ADC1_Init+0x98>)
 800073a:	4a17      	ldr	r2, [pc, #92]	; (8000798 <MX_ADC1_Init+0xa0>)
 800073c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800073e:	4b14      	ldr	r3, [pc, #80]	; (8000790 <MX_ADC1_Init+0x98>)
 8000740:	2200      	movs	r2, #0
 8000742:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000744:	4b12      	ldr	r3, [pc, #72]	; (8000790 <MX_ADC1_Init+0x98>)
 8000746:	2201      	movs	r2, #1
 8000748:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800074a:	4b11      	ldr	r3, [pc, #68]	; (8000790 <MX_ADC1_Init+0x98>)
 800074c:	2200      	movs	r2, #0
 800074e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000752:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <MX_ADC1_Init+0x98>)
 8000754:	2201      	movs	r2, #1
 8000756:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000758:	480d      	ldr	r0, [pc, #52]	; (8000790 <MX_ADC1_Init+0x98>)
 800075a:	f000 fd7f 	bl	800125c <HAL_ADC_Init>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000764:	f000 f992 	bl	8000a8c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000768:	2305      	movs	r3, #5
 800076a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800076c:	2301      	movs	r3, #1
 800076e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000770:	2300      	movs	r3, #0
 8000772:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000774:	463b      	mov	r3, r7
 8000776:	4619      	mov	r1, r3
 8000778:	4805      	ldr	r0, [pc, #20]	; (8000790 <MX_ADC1_Init+0x98>)
 800077a:	f000 fdb3 	bl	80012e4 <HAL_ADC_ConfigChannel>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000784:	f000 f982 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000368 	.word	0x20000368
 8000794:	40012000 	.word	0x40012000
 8000798:	0f000001 	.word	0x0f000001

0800079c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]
 80007a8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80007aa:	4b0f      	ldr	r3, [pc, #60]	; (80007e8 <MX_DAC_Init+0x4c>)
 80007ac:	4a0f      	ldr	r2, [pc, #60]	; (80007ec <MX_DAC_Init+0x50>)
 80007ae:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80007b0:	480d      	ldr	r0, [pc, #52]	; (80007e8 <MX_DAC_Init+0x4c>)
 80007b2:	f001 f8cc 	bl	800194e <HAL_DAC_Init>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80007bc:	f000 f966 	bl	8000a8c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007c0:	2300      	movs	r3, #0
 80007c2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007c4:	2300      	movs	r3, #0
 80007c6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007c8:	463b      	mov	r3, r7
 80007ca:	2200      	movs	r2, #0
 80007cc:	4619      	mov	r1, r3
 80007ce:	4806      	ldr	r0, [pc, #24]	; (80007e8 <MX_DAC_Init+0x4c>)
 80007d0:	f001 f8df 	bl	8001992 <HAL_DAC_ConfigChannel>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80007da:	f000 f957 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	200003b0 	.word	0x200003b0
 80007ec:	40007400 	.word	0x40007400

080007f0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80007f4:	4b1f      	ldr	r3, [pc, #124]	; (8000874 <MX_ETH_Init+0x84>)
 80007f6:	4a20      	ldr	r2, [pc, #128]	; (8000878 <MX_ETH_Init+0x88>)
 80007f8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80007fa:	4b20      	ldr	r3, [pc, #128]	; (800087c <MX_ETH_Init+0x8c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000800:	4b1e      	ldr	r3, [pc, #120]	; (800087c <MX_ETH_Init+0x8c>)
 8000802:	2280      	movs	r2, #128	; 0x80
 8000804:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000806:	4b1d      	ldr	r3, [pc, #116]	; (800087c <MX_ETH_Init+0x8c>)
 8000808:	22e1      	movs	r2, #225	; 0xe1
 800080a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800080c:	4b1b      	ldr	r3, [pc, #108]	; (800087c <MX_ETH_Init+0x8c>)
 800080e:	2200      	movs	r2, #0
 8000810:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000812:	4b1a      	ldr	r3, [pc, #104]	; (800087c <MX_ETH_Init+0x8c>)
 8000814:	2200      	movs	r2, #0
 8000816:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000818:	4b18      	ldr	r3, [pc, #96]	; (800087c <MX_ETH_Init+0x8c>)
 800081a:	2200      	movs	r2, #0
 800081c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800081e:	4b15      	ldr	r3, [pc, #84]	; (8000874 <MX_ETH_Init+0x84>)
 8000820:	4a16      	ldr	r2, [pc, #88]	; (800087c <MX_ETH_Init+0x8c>)
 8000822:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000824:	4b13      	ldr	r3, [pc, #76]	; (8000874 <MX_ETH_Init+0x84>)
 8000826:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800082a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800082c:	4b11      	ldr	r3, [pc, #68]	; (8000874 <MX_ETH_Init+0x84>)
 800082e:	4a14      	ldr	r2, [pc, #80]	; (8000880 <MX_ETH_Init+0x90>)
 8000830:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000832:	4b10      	ldr	r3, [pc, #64]	; (8000874 <MX_ETH_Init+0x84>)
 8000834:	4a13      	ldr	r2, [pc, #76]	; (8000884 <MX_ETH_Init+0x94>)
 8000836:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000838:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <MX_ETH_Init+0x84>)
 800083a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800083e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000840:	480c      	ldr	r0, [pc, #48]	; (8000874 <MX_ETH_Init+0x84>)
 8000842:	f001 f8f5 	bl	8001a30 <HAL_ETH_Init>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800084c:	f000 f91e 	bl	8000a8c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000850:	2238      	movs	r2, #56	; 0x38
 8000852:	2100      	movs	r1, #0
 8000854:	480c      	ldr	r0, [pc, #48]	; (8000888 <MX_ETH_Init+0x98>)
 8000856:	f004 fd16 	bl	8005286 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <MX_ETH_Init+0x98>)
 800085c:	2221      	movs	r2, #33	; 0x21
 800085e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000860:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_ETH_Init+0x98>)
 8000862:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000866:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000868:	4b07      	ldr	r3, [pc, #28]	; (8000888 <MX_ETH_Init+0x98>)
 800086a:	2200      	movs	r2, #0
 800086c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200003c4 	.word	0x200003c4
 8000878:	40028000 	.word	0x40028000
 800087c:	20000a04 	.word	0x20000a04
 8000880:	20000274 	.word	0x20000274
 8000884:	200001d4 	.word	0x200001d4
 8000888:	20000330 	.word	0x20000330

0800088c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000890:	4b14      	ldr	r3, [pc, #80]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 8000892:	4a15      	ldr	r2, [pc, #84]	; (80008e8 <MX_USART3_UART_Init+0x5c>)
 8000894:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000896:	4b13      	ldr	r3, [pc, #76]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 8000898:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800089c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800089e:	4b11      	ldr	r3, [pc, #68]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008a4:	4b0f      	ldr	r3, [pc, #60]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008b2:	220c      	movs	r2, #12
 80008b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008b6:	4b0b      	ldr	r3, [pc, #44]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008bc:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008be:	2200      	movs	r2, #0
 80008c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008c2:	4b08      	ldr	r3, [pc, #32]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008c8:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008ce:	4805      	ldr	r0, [pc, #20]	; (80008e4 <MX_USART3_UART_Init+0x58>)
 80008d0:	f003 f83e 	bl	8003950 <HAL_UART_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80008da:	f000 f8d7 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000474 	.word	0x20000474
 80008e8:	40004800 	.word	0x40004800

080008ec <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80008f0:	4b14      	ldr	r3, [pc, #80]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008f2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80008f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80008f8:	4b12      	ldr	r3, [pc, #72]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008fa:	2206      	movs	r2, #6
 80008fc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000900:	2202      	movs	r2, #2
 8000902:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000904:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800090c:	2202      	movs	r2, #2
 800090e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000910:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000912:	2201      	movs	r2, #1
 8000914:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000916:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000918:	2200      	movs	r2, #0
 800091a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800091c:	4b09      	ldr	r3, [pc, #36]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800091e:	2200      	movs	r2, #0
 8000920:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000922:	4b08      	ldr	r3, [pc, #32]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000924:	2201      	movs	r2, #1
 8000926:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800092a:	2200      	movs	r2, #0
 800092c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800092e:	4805      	ldr	r0, [pc, #20]	; (8000944 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000930:	f001 fd69 	bl	8002406 <HAL_PCD_Init>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800093a:	f000 f8a7 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	200004fc 	.word	0x200004fc

08000948 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08c      	sub	sp, #48	; 0x30
 800094c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
 800095a:	60da      	str	r2, [r3, #12]
 800095c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800095e:	4b47      	ldr	r3, [pc, #284]	; (8000a7c <MX_GPIO_Init+0x134>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	4a46      	ldr	r2, [pc, #280]	; (8000a7c <MX_GPIO_Init+0x134>)
 8000964:	f043 0304 	orr.w	r3, r3, #4
 8000968:	6313      	str	r3, [r2, #48]	; 0x30
 800096a:	4b44      	ldr	r3, [pc, #272]	; (8000a7c <MX_GPIO_Init+0x134>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096e:	f003 0304 	and.w	r3, r3, #4
 8000972:	61bb      	str	r3, [r7, #24]
 8000974:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000976:	4b41      	ldr	r3, [pc, #260]	; (8000a7c <MX_GPIO_Init+0x134>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a40      	ldr	r2, [pc, #256]	; (8000a7c <MX_GPIO_Init+0x134>)
 800097c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b3e      	ldr	r3, [pc, #248]	; (8000a7c <MX_GPIO_Init+0x134>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800098a:	617b      	str	r3, [r7, #20]
 800098c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b3b      	ldr	r3, [pc, #236]	; (8000a7c <MX_GPIO_Init+0x134>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a3a      	ldr	r2, [pc, #232]	; (8000a7c <MX_GPIO_Init+0x134>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b38      	ldr	r3, [pc, #224]	; (8000a7c <MX_GPIO_Init+0x134>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a6:	4b35      	ldr	r3, [pc, #212]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	4a34      	ldr	r2, [pc, #208]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009ac:	f043 0302 	orr.w	r3, r3, #2
 80009b0:	6313      	str	r3, [r2, #48]	; 0x30
 80009b2:	4b32      	ldr	r3, [pc, #200]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	f003 0302 	and.w	r3, r3, #2
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009be:	4b2f      	ldr	r3, [pc, #188]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	4a2e      	ldr	r2, [pc, #184]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009c4:	f043 0308 	orr.w	r3, r3, #8
 80009c8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ca:	4b2c      	ldr	r3, [pc, #176]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	f003 0308 	and.w	r3, r3, #8
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009d6:	4b29      	ldr	r3, [pc, #164]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	4a28      	ldr	r2, [pc, #160]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009e0:	6313      	str	r3, [r2, #48]	; 0x30
 80009e2:	4b26      	ldr	r3, [pc, #152]	; (8000a7c <MX_GPIO_Init+0x134>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80009ee:	2200      	movs	r2, #0
 80009f0:	f244 0181 	movw	r1, #16513	; 0x4081
 80009f4:	4822      	ldr	r0, [pc, #136]	; (8000a80 <MX_GPIO_Init+0x138>)
 80009f6:	f001 fced 	bl	80023d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2140      	movs	r1, #64	; 0x40
 80009fe:	4821      	ldr	r0, [pc, #132]	; (8000a84 <MX_GPIO_Init+0x13c>)
 8000a00:	f001 fce8 	bl	80023d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a0a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a14:	f107 031c 	add.w	r3, r7, #28
 8000a18:	4619      	mov	r1, r3
 8000a1a:	481b      	ldr	r0, [pc, #108]	; (8000a88 <MX_GPIO_Init+0x140>)
 8000a1c:	f001 fb2e 	bl	800207c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a20:	f244 0381 	movw	r3, #16513	; 0x4081
 8000a24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a32:	f107 031c 	add.w	r3, r7, #28
 8000a36:	4619      	mov	r1, r3
 8000a38:	4811      	ldr	r0, [pc, #68]	; (8000a80 <MX_GPIO_Init+0x138>)
 8000a3a:	f001 fb1f 	bl	800207c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a3e:	2340      	movs	r3, #64	; 0x40
 8000a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	4619      	mov	r1, r3
 8000a54:	480b      	ldr	r0, [pc, #44]	; (8000a84 <MX_GPIO_Init+0x13c>)
 8000a56:	f001 fb11 	bl	800207c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a66:	f107 031c 	add.w	r3, r7, #28
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4805      	ldr	r0, [pc, #20]	; (8000a84 <MX_GPIO_Init+0x13c>)
 8000a6e:	f001 fb05 	bl	800207c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a72:	bf00      	nop
 8000a74:	3730      	adds	r7, #48	; 0x30
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800
 8000a80:	40020400 	.word	0x40020400
 8000a84:	40021800 	.word	0x40021800
 8000a88:	40020800 	.word	0x40020800

08000a8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a90:	b672      	cpsid	i
}
 8000a92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <Error_Handler+0x8>
	...

08000a98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	; (8000adc <HAL_MspInit+0x44>)
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa2:	4a0e      	ldr	r2, [pc, #56]	; (8000adc <HAL_MspInit+0x44>)
 8000aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aaa:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <HAL_MspInit+0x44>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab6:	4b09      	ldr	r3, [pc, #36]	; (8000adc <HAL_MspInit+0x44>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aba:	4a08      	ldr	r2, [pc, #32]	; (8000adc <HAL_MspInit+0x44>)
 8000abc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ac2:	4b06      	ldr	r3, [pc, #24]	; (8000adc <HAL_MspInit+0x44>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800

08000ae0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	; 0x28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a15      	ldr	r2, [pc, #84]	; (8000b54 <HAL_ADC_MspInit+0x74>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d123      	bne.n	8000b4a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000b02:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <HAL_ADC_MspInit+0x78>)
 8000b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b06:	4a14      	ldr	r2, [pc, #80]	; (8000b58 <HAL_ADC_MspInit+0x78>)
 8000b08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b0e:	4b12      	ldr	r3, [pc, #72]	; (8000b58 <HAL_ADC_MspInit+0x78>)
 8000b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <HAL_ADC_MspInit+0x78>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	4a0e      	ldr	r2, [pc, #56]	; (8000b58 <HAL_ADC_MspInit+0x78>)
 8000b20:	f043 0301 	orr.w	r3, r3, #1
 8000b24:	6313      	str	r3, [r2, #48]	; 0x30
 8000b26:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <HAL_ADC_MspInit+0x78>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000b32:	2360      	movs	r3, #96	; 0x60
 8000b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b36:	2303      	movs	r3, #3
 8000b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	4619      	mov	r1, r3
 8000b44:	4805      	ldr	r0, [pc, #20]	; (8000b5c <HAL_ADC_MspInit+0x7c>)
 8000b46:	f001 fa99 	bl	800207c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b4a:	bf00      	nop
 8000b4c:	3728      	adds	r7, #40	; 0x28
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40012000 	.word	0x40012000
 8000b58:	40023800 	.word	0x40023800
 8000b5c:	40020000 	.word	0x40020000

08000b60 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a15      	ldr	r2, [pc, #84]	; (8000bd4 <HAL_DAC_MspInit+0x74>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d123      	bne.n	8000bca <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000b82:	4b15      	ldr	r3, [pc, #84]	; (8000bd8 <HAL_DAC_MspInit+0x78>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b86:	4a14      	ldr	r2, [pc, #80]	; (8000bd8 <HAL_DAC_MspInit+0x78>)
 8000b88:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b8e:	4b12      	ldr	r3, [pc, #72]	; (8000bd8 <HAL_DAC_MspInit+0x78>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000b96:	613b      	str	r3, [r7, #16]
 8000b98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9a:	4b0f      	ldr	r3, [pc, #60]	; (8000bd8 <HAL_DAC_MspInit+0x78>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	4a0e      	ldr	r2, [pc, #56]	; (8000bd8 <HAL_DAC_MspInit+0x78>)
 8000ba0:	f043 0301 	orr.w	r3, r3, #1
 8000ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba6:	4b0c      	ldr	r3, [pc, #48]	; (8000bd8 <HAL_DAC_MspInit+0x78>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000bb2:	2310      	movs	r3, #16
 8000bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bbe:	f107 0314 	add.w	r3, r7, #20
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	; (8000bdc <HAL_DAC_MspInit+0x7c>)
 8000bc6:	f001 fa59 	bl	800207c <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8000bca:	bf00      	nop
 8000bcc:	3728      	adds	r7, #40	; 0x28
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40007400 	.word	0x40007400
 8000bd8:	40023800 	.word	0x40023800
 8000bdc:	40020000 	.word	0x40020000

08000be0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08e      	sub	sp, #56	; 0x38
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a4e      	ldr	r2, [pc, #312]	; (8000d38 <HAL_ETH_MspInit+0x158>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	f040 8096 	bne.w	8000d30 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000c04:	4b4d      	ldr	r3, [pc, #308]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c08:	4a4c      	ldr	r2, [pc, #304]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000c0e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c10:	4b4a      	ldr	r3, [pc, #296]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c18:	623b      	str	r3, [r7, #32]
 8000c1a:	6a3b      	ldr	r3, [r7, #32]
 8000c1c:	4b47      	ldr	r3, [pc, #284]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c20:	4a46      	ldr	r2, [pc, #280]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c26:	6313      	str	r3, [r2, #48]	; 0x30
 8000c28:	4b44      	ldr	r3, [pc, #272]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c30:	61fb      	str	r3, [r7, #28]
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	4b41      	ldr	r3, [pc, #260]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c38:	4a40      	ldr	r2, [pc, #256]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c3a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000c3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c40:	4b3e      	ldr	r3, [pc, #248]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c48:	61bb      	str	r3, [r7, #24]
 8000c4a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4c:	4b3b      	ldr	r3, [pc, #236]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c50:	4a3a      	ldr	r2, [pc, #232]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c52:	f043 0304 	orr.w	r3, r3, #4
 8000c56:	6313      	str	r3, [r2, #48]	; 0x30
 8000c58:	4b38      	ldr	r3, [pc, #224]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	617b      	str	r3, [r7, #20]
 8000c62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c64:	4b35      	ldr	r3, [pc, #212]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c68:	4a34      	ldr	r2, [pc, #208]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c6a:	f043 0301 	orr.w	r3, r3, #1
 8000c6e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c70:	4b32      	ldr	r3, [pc, #200]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c74:	f003 0301 	and.w	r3, r3, #1
 8000c78:	613b      	str	r3, [r7, #16]
 8000c7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7c:	4b2f      	ldr	r3, [pc, #188]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c80:	4a2e      	ldr	r2, [pc, #184]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c82:	f043 0302 	orr.w	r3, r3, #2
 8000c86:	6313      	str	r3, [r2, #48]	; 0x30
 8000c88:	4b2c      	ldr	r3, [pc, #176]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8c:	f003 0302 	and.w	r3, r3, #2
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c94:	4b29      	ldr	r3, [pc, #164]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c98:	4a28      	ldr	r2, [pc, #160]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000c9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c9e:	6313      	str	r3, [r2, #48]	; 0x30
 8000ca0:	4b26      	ldr	r3, [pc, #152]	; (8000d3c <HAL_ETH_MspInit+0x15c>)
 8000ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ca8:	60bb      	str	r3, [r7, #8]
 8000caa:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000cac:	2332      	movs	r3, #50	; 0x32
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cbc:	230b      	movs	r3, #11
 8000cbe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	481e      	ldr	r0, [pc, #120]	; (8000d40 <HAL_ETH_MspInit+0x160>)
 8000cc8:	f001 f9d8 	bl	800207c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000ccc:	2386      	movs	r3, #134	; 0x86
 8000cce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd8:	2303      	movs	r3, #3
 8000cda:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cdc:	230b      	movs	r3, #11
 8000cde:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4817      	ldr	r0, [pc, #92]	; (8000d44 <HAL_ETH_MspInit+0x164>)
 8000ce8:	f001 f9c8 	bl	800207c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000cec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cfe:	230b      	movs	r3, #11
 8000d00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d06:	4619      	mov	r1, r3
 8000d08:	480f      	ldr	r0, [pc, #60]	; (8000d48 <HAL_ETH_MspInit+0x168>)
 8000d0a:	f001 f9b7 	bl	800207c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000d0e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d20:	230b      	movs	r3, #11
 8000d22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d28:	4619      	mov	r1, r3
 8000d2a:	4808      	ldr	r0, [pc, #32]	; (8000d4c <HAL_ETH_MspInit+0x16c>)
 8000d2c:	f001 f9a6 	bl	800207c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000d30:	bf00      	nop
 8000d32:	3738      	adds	r7, #56	; 0x38
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	40028000 	.word	0x40028000
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	40020800 	.word	0x40020800
 8000d44:	40020000 	.word	0x40020000
 8000d48:	40020400 	.word	0x40020400
 8000d4c:	40021800 	.word	0x40021800

08000d50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b0ae      	sub	sp, #184	; 0xb8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	2290      	movs	r2, #144	; 0x90
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f004 fa88 	bl	8005286 <memset>
  if(huart->Instance==USART3)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a22      	ldr	r2, [pc, #136]	; (8000e04 <HAL_UART_MspInit+0xb4>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d13c      	bne.n	8000dfa <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d84:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000d86:	2300      	movs	r3, #0
 8000d88:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d8a:	f107 0314 	add.w	r3, r7, #20
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f002 f9b6 	bl	8003100 <HAL_RCCEx_PeriphCLKConfig>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d9a:	f7ff fe77 	bl	8000a8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d9e:	4b1a      	ldr	r3, [pc, #104]	; (8000e08 <HAL_UART_MspInit+0xb8>)
 8000da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da2:	4a19      	ldr	r2, [pc, #100]	; (8000e08 <HAL_UART_MspInit+0xb8>)
 8000da4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000da8:	6413      	str	r3, [r2, #64]	; 0x40
 8000daa:	4b17      	ldr	r3, [pc, #92]	; (8000e08 <HAL_UART_MspInit+0xb8>)
 8000dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000db2:	613b      	str	r3, [r7, #16]
 8000db4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000db6:	4b14      	ldr	r3, [pc, #80]	; (8000e08 <HAL_UART_MspInit+0xb8>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	4a13      	ldr	r2, [pc, #76]	; (8000e08 <HAL_UART_MspInit+0xb8>)
 8000dbc:	f043 0308 	orr.w	r3, r3, #8
 8000dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc2:	4b11      	ldr	r3, [pc, #68]	; (8000e08 <HAL_UART_MspInit+0xb8>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	f003 0308 	and.w	r3, r3, #8
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000dce:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000dd2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de2:	2303      	movs	r3, #3
 8000de4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000de8:	2307      	movs	r3, #7
 8000dea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dee:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	; (8000e0c <HAL_UART_MspInit+0xbc>)
 8000df6:	f001 f941 	bl	800207c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000dfa:	bf00      	nop
 8000dfc:	37b8      	adds	r7, #184	; 0xb8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40004800 	.word	0x40004800
 8000e08:	40023800 	.word	0x40023800
 8000e0c:	40020c00 	.word	0x40020c00

08000e10 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b0ae      	sub	sp, #184	; 0xb8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e18:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
 8000e24:	60da      	str	r2, [r3, #12]
 8000e26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	2290      	movs	r2, #144	; 0x90
 8000e2e:	2100      	movs	r1, #0
 8000e30:	4618      	mov	r0, r3
 8000e32:	f004 fa28 	bl	8005286 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e3e:	d159      	bne.n	8000ef4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000e40:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000e44:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e4c:	f107 0314 	add.w	r3, r7, #20
 8000e50:	4618      	mov	r0, r3
 8000e52:	f002 f955 	bl	8003100 <HAL_RCCEx_PeriphCLKConfig>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000e5c:	f7ff fe16 	bl	8000a8c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e60:	4b26      	ldr	r3, [pc, #152]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e64:	4a25      	ldr	r2, [pc, #148]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000e66:	f043 0301 	orr.w	r3, r3, #1
 8000e6a:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6c:	4b23      	ldr	r3, [pc, #140]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e70:	f003 0301 	and.w	r3, r3, #1
 8000e74:	613b      	str	r3, [r7, #16]
 8000e76:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000e78:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000e7c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e80:	2302      	movs	r3, #2
 8000e82:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e92:	230a      	movs	r3, #10
 8000e94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e98:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4818      	ldr	r0, [pc, #96]	; (8000f00 <HAL_PCD_MspInit+0xf0>)
 8000ea0:	f001 f8ec 	bl	800207c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000ea4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ea8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eac:	2300      	movs	r3, #0
 8000eae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000eb8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4810      	ldr	r0, [pc, #64]	; (8000f00 <HAL_PCD_MspInit+0xf0>)
 8000ec0:	f001 f8dc 	bl	800207c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000ec4:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec8:	4a0c      	ldr	r2, [pc, #48]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000eca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ece:	6353      	str	r3, [r2, #52]	; 0x34
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000ed2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	4b07      	ldr	r3, [pc, #28]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee0:	4a06      	ldr	r2, [pc, #24]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000ee2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ee6:	6453      	str	r3, [r2, #68]	; 0x44
 8000ee8:	4b04      	ldr	r3, [pc, #16]	; (8000efc <HAL_PCD_MspInit+0xec>)
 8000eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000ef4:	bf00      	nop
 8000ef6:	37b8      	adds	r7, #184	; 0xb8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40023800 	.word	0x40023800
 8000f00:	40020000 	.word	0x40020000

08000f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f08:	e7fe      	b.n	8000f08 <NMI_Handler+0x4>

08000f0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f0e:	e7fe      	b.n	8000f0e <HardFault_Handler+0x4>

08000f10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f14:	e7fe      	b.n	8000f14 <MemManage_Handler+0x4>

08000f16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f16:	b480      	push	{r7}
 8000f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f1a:	e7fe      	b.n	8000f1a <BusFault_Handler+0x4>

08000f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f20:	e7fe      	b.n	8000f20 <UsageFault_Handler+0x4>

08000f22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f22:	b480      	push	{r7}
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr

08000f3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3e:	b480      	push	{r7}
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f42:	bf00      	nop
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f50:	f000 f940 	bl	80011d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  return 1;
 8000f5c:	2301      	movs	r3, #1
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <_kill>:

int _kill(int pid, int sig)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f72:	f004 f9db 	bl	800532c <__errno>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2216      	movs	r2, #22
 8000f7a:	601a      	str	r2, [r3, #0]
  return -1;
 8000f7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <_exit>:

void _exit (int status)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f90:	f04f 31ff 	mov.w	r1, #4294967295
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff ffe7 	bl	8000f68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f9a:	e7fe      	b.n	8000f9a <_exit+0x12>

08000f9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
 8000fac:	e00a      	b.n	8000fc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fae:	f3af 8000 	nop.w
 8000fb2:	4601      	mov	r1, r0
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	1c5a      	adds	r2, r3, #1
 8000fb8:	60ba      	str	r2, [r7, #8]
 8000fba:	b2ca      	uxtb	r2, r1
 8000fbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	617b      	str	r3, [r7, #20]
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	dbf0      	blt.n	8000fae <_read+0x12>
  }

  return len;
 8000fcc:	687b      	ldr	r3, [r7, #4]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b086      	sub	sp, #24
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60f8      	str	r0, [r7, #12]
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	e009      	b.n	8000ffc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	1c5a      	adds	r2, r3, #1
 8000fec:	60ba      	str	r2, [r7, #8]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	697a      	ldr	r2, [r7, #20]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	429a      	cmp	r2, r3
 8001002:	dbf1      	blt.n	8000fe8 <_write+0x12>
  }
  return len;
 8001004:	687b      	ldr	r3, [r7, #4]
}
 8001006:	4618      	mov	r0, r3
 8001008:	3718      	adds	r7, #24
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <_close>:

int _close(int file)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800101a:	4618      	mov	r0, r3
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001026:	b480      	push	{r7}
 8001028:	b083      	sub	sp, #12
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
 800102e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001036:	605a      	str	r2, [r3, #4]
  return 0;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <_isatty>:

int _isatty(int file)
{
 8001046:	b480      	push	{r7}
 8001048:	b083      	sub	sp, #12
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800104e:	2301      	movs	r3, #1
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3714      	adds	r7, #20
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
	...

08001078 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001080:	4a14      	ldr	r2, [pc, #80]	; (80010d4 <_sbrk+0x5c>)
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <_sbrk+0x60>)
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800108c:	4b13      	ldr	r3, [pc, #76]	; (80010dc <_sbrk+0x64>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d102      	bne.n	800109a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001094:	4b11      	ldr	r3, [pc, #68]	; (80010dc <_sbrk+0x64>)
 8001096:	4a12      	ldr	r2, [pc, #72]	; (80010e0 <_sbrk+0x68>)
 8001098:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800109a:	4b10      	ldr	r3, [pc, #64]	; (80010dc <_sbrk+0x64>)
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4413      	add	r3, r2
 80010a2:	693a      	ldr	r2, [r7, #16]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d207      	bcs.n	80010b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010a8:	f004 f940 	bl	800532c <__errno>
 80010ac:	4603      	mov	r3, r0
 80010ae:	220c      	movs	r2, #12
 80010b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	e009      	b.n	80010cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010b8:	4b08      	ldr	r3, [pc, #32]	; (80010dc <_sbrk+0x64>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010be:	4b07      	ldr	r3, [pc, #28]	; (80010dc <_sbrk+0x64>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4413      	add	r3, r2
 80010c6:	4a05      	ldr	r2, [pc, #20]	; (80010dc <_sbrk+0x64>)
 80010c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ca:	68fb      	ldr	r3, [r7, #12]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20080000 	.word	0x20080000
 80010d8:	00000400 	.word	0x00000400
 80010dc:	20000a0c 	.word	0x20000a0c
 80010e0:	20000b60 	.word	0x20000b60

080010e4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <SystemInit+0x20>)
 80010ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010ee:	4a05      	ldr	r2, [pc, #20]	; (8001104 <SystemInit+0x20>)
 80010f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	e000ed00 	.word	0xe000ed00

08001108 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001108:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001140 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800110c:	480d      	ldr	r0, [pc, #52]	; (8001144 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800110e:	490e      	ldr	r1, [pc, #56]	; (8001148 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001110:	4a0e      	ldr	r2, [pc, #56]	; (800114c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001112:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001114:	e002      	b.n	800111c <LoopCopyDataInit>

08001116 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001116:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001118:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800111a:	3304      	adds	r3, #4

0800111c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800111c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800111e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001120:	d3f9      	bcc.n	8001116 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001122:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001124:	4c0b      	ldr	r4, [pc, #44]	; (8001154 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001126:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001128:	e001      	b.n	800112e <LoopFillZerobss>

0800112a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800112a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800112c:	3204      	adds	r2, #4

0800112e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800112e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001130:	d3fb      	bcc.n	800112a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001132:	f7ff ffd7 	bl	80010e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001136:	f004 f8ff 	bl	8005338 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800113a:	f7ff fa57 	bl	80005ec <main>
  bx  lr    
 800113e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001140:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001144:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001148:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800114c:	080073d4 	.word	0x080073d4
  ldr r2, =_sbss
 8001150:	20000314 	.word	0x20000314
  ldr r4, =_ebss
 8001154:	20000b60 	.word	0x20000b60

08001158 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001158:	e7fe      	b.n	8001158 <ADC_IRQHandler>

0800115a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800115a:	b580      	push	{r7, lr}
 800115c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800115e:	2003      	movs	r0, #3
 8001160:	f000 fbc2 	bl	80018e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001164:	2000      	movs	r0, #0
 8001166:	f000 f805 	bl	8001174 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800116a:	f7ff fc95 	bl	8000a98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800116e:	2300      	movs	r3, #0
}
 8001170:	4618      	mov	r0, r3
 8001172:	bd80      	pop	{r7, pc}

08001174 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800117c:	4b12      	ldr	r3, [pc, #72]	; (80011c8 <HAL_InitTick+0x54>)
 800117e:	681a      	ldr	r2, [r3, #0]
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <HAL_InitTick+0x58>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	4619      	mov	r1, r3
 8001186:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118a:	fbb3 f3f1 	udiv	r3, r3, r1
 800118e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001192:	4618      	mov	r0, r3
 8001194:	f000 fbcf 	bl	8001936 <HAL_SYSTICK_Config>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e00e      	b.n	80011c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b0f      	cmp	r3, #15
 80011a6:	d80a      	bhi.n	80011be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a8:	2200      	movs	r2, #0
 80011aa:	6879      	ldr	r1, [r7, #4]
 80011ac:	f04f 30ff 	mov.w	r0, #4294967295
 80011b0:	f000 fba5 	bl	80018fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011b4:	4a06      	ldr	r2, [pc, #24]	; (80011d0 <HAL_InitTick+0x5c>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
 80011bc:	e000      	b.n	80011c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3708      	adds	r7, #8
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20000000 	.word	0x20000000
 80011cc:	20000008 	.word	0x20000008
 80011d0:	20000004 	.word	0x20000004

080011d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d8:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <HAL_IncTick+0x20>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <HAL_IncTick+0x24>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4413      	add	r3, r2
 80011e4:	4a04      	ldr	r2, [pc, #16]	; (80011f8 <HAL_IncTick+0x24>)
 80011e6:	6013      	str	r3, [r2, #0]
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	20000008 	.word	0x20000008
 80011f8:	20000a10 	.word	0x20000a10

080011fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001200:	4b03      	ldr	r3, [pc, #12]	; (8001210 <HAL_GetTick+0x14>)
 8001202:	681b      	ldr	r3, [r3, #0]
}
 8001204:	4618      	mov	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000a10 	.word	0x20000a10

08001214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800121c:	f7ff ffee 	bl	80011fc <HAL_GetTick>
 8001220:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800122c:	d005      	beq.n	800123a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <HAL_Delay+0x44>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4413      	add	r3, r2
 8001238:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800123a:	bf00      	nop
 800123c:	f7ff ffde 	bl	80011fc <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	429a      	cmp	r2, r3
 800124a:	d8f7      	bhi.n	800123c <HAL_Delay+0x28>
  {
  }
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000008 	.word	0x20000008

0800125c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001264:	2300      	movs	r3, #0
 8001266:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d101      	bne.n	8001272 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e031      	b.n	80012d6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	2b00      	cmp	r3, #0
 8001278:	d109      	bne.n	800128e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff fc30 	bl	8000ae0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001292:	f003 0310 	and.w	r3, r3, #16
 8001296:	2b00      	cmp	r3, #0
 8001298:	d116      	bne.n	80012c8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800129e:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <HAL_ADC_Init+0x84>)
 80012a0:	4013      	ands	r3, r2
 80012a2:	f043 0202 	orr.w	r2, r3, #2
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 f970 	bl	8001590 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2200      	movs	r2, #0
 80012b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ba:	f023 0303 	bic.w	r3, r3, #3
 80012be:	f043 0201 	orr.w	r2, r3, #1
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	641a      	str	r2, [r3, #64]	; 0x40
 80012c6:	e001      	b.n	80012cc <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	ffffeefd 	.word	0xffffeefd

080012e4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b085      	sub	sp, #20
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80012ee:	2300      	movs	r3, #0
 80012f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d101      	bne.n	8001300 <HAL_ADC_ConfigChannel+0x1c>
 80012fc:	2302      	movs	r3, #2
 80012fe:	e136      	b.n	800156e <HAL_ADC_ConfigChannel+0x28a>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2201      	movs	r2, #1
 8001304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2b09      	cmp	r3, #9
 800130e:	d93a      	bls.n	8001386 <HAL_ADC_ConfigChannel+0xa2>
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001318:	d035      	beq.n	8001386 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68d9      	ldr	r1, [r3, #12]
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	b29b      	uxth	r3, r3
 8001326:	461a      	mov	r2, r3
 8001328:	4613      	mov	r3, r2
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	4413      	add	r3, r2
 800132e:	3b1e      	subs	r3, #30
 8001330:	2207      	movs	r2, #7
 8001332:	fa02 f303 	lsl.w	r3, r2, r3
 8001336:	43da      	mvns	r2, r3
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	400a      	ands	r2, r1
 800133e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a8d      	ldr	r2, [pc, #564]	; (800157c <HAL_ADC_ConfigChannel+0x298>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d10a      	bne.n	8001360 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	68d9      	ldr	r1, [r3, #12]
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	061a      	lsls	r2, r3, #24
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	430a      	orrs	r2, r1
 800135c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800135e:	e035      	b.n	80013cc <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68d9      	ldr	r1, [r3, #12]
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	689a      	ldr	r2, [r3, #8]
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	b29b      	uxth	r3, r3
 8001370:	4618      	mov	r0, r3
 8001372:	4603      	mov	r3, r0
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4403      	add	r3, r0
 8001378:	3b1e      	subs	r3, #30
 800137a:	409a      	lsls	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	430a      	orrs	r2, r1
 8001382:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001384:	e022      	b.n	80013cc <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	6919      	ldr	r1, [r3, #16]
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	b29b      	uxth	r3, r3
 8001392:	461a      	mov	r2, r3
 8001394:	4613      	mov	r3, r2
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	4413      	add	r3, r2
 800139a:	2207      	movs	r2, #7
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	43da      	mvns	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	400a      	ands	r2, r1
 80013a8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	6919      	ldr	r1, [r3, #16]
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	689a      	ldr	r2, [r3, #8]
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	4618      	mov	r0, r3
 80013bc:	4603      	mov	r3, r0
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4403      	add	r3, r0
 80013c2:	409a      	lsls	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	430a      	orrs	r2, r1
 80013ca:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	2b06      	cmp	r3, #6
 80013d2:	d824      	bhi.n	800141e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	4613      	mov	r3, r2
 80013e0:	009b      	lsls	r3, r3, #2
 80013e2:	4413      	add	r3, r2
 80013e4:	3b05      	subs	r3, #5
 80013e6:	221f      	movs	r2, #31
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	43da      	mvns	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	400a      	ands	r2, r1
 80013f4:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	b29b      	uxth	r3, r3
 8001402:	4618      	mov	r0, r3
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685a      	ldr	r2, [r3, #4]
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	3b05      	subs	r3, #5
 8001410:	fa00 f203 	lsl.w	r2, r0, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	430a      	orrs	r2, r1
 800141a:	635a      	str	r2, [r3, #52]	; 0x34
 800141c:	e04c      	b.n	80014b8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2b0c      	cmp	r3, #12
 8001424:	d824      	bhi.n	8001470 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685a      	ldr	r2, [r3, #4]
 8001430:	4613      	mov	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	4413      	add	r3, r2
 8001436:	3b23      	subs	r3, #35	; 0x23
 8001438:	221f      	movs	r2, #31
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43da      	mvns	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	400a      	ands	r2, r1
 8001446:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	b29b      	uxth	r3, r3
 8001454:	4618      	mov	r0, r3
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	4613      	mov	r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	4413      	add	r3, r2
 8001460:	3b23      	subs	r3, #35	; 0x23
 8001462:	fa00 f203 	lsl.w	r2, r0, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	430a      	orrs	r2, r1
 800146c:	631a      	str	r2, [r3, #48]	; 0x30
 800146e:	e023      	b.n	80014b8 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	4613      	mov	r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	3b41      	subs	r3, #65	; 0x41
 8001482:	221f      	movs	r2, #31
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	43da      	mvns	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	400a      	ands	r2, r1
 8001490:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	b29b      	uxth	r3, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	3b41      	subs	r3, #65	; 0x41
 80014ac:	fa00 f203 	lsl.w	r2, r0, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	430a      	orrs	r2, r1
 80014b6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a30      	ldr	r2, [pc, #192]	; (8001580 <HAL_ADC_ConfigChannel+0x29c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d10a      	bne.n	80014d8 <HAL_ADC_ConfigChannel+0x1f4>
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80014ca:	d105      	bne.n	80014d8 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80014cc:	4b2d      	ldr	r3, [pc, #180]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	4a2c      	ldr	r2, [pc, #176]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 80014d2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80014d6:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a28      	ldr	r2, [pc, #160]	; (8001580 <HAL_ADC_ConfigChannel+0x29c>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d10f      	bne.n	8001502 <HAL_ADC_ConfigChannel+0x21e>
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2b12      	cmp	r3, #18
 80014e8:	d10b      	bne.n	8001502 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80014ea:	4b26      	ldr	r3, [pc, #152]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	4a25      	ldr	r2, [pc, #148]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 80014f0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80014f4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80014f6:	4b23      	ldr	r3, [pc, #140]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	4a22      	ldr	r2, [pc, #136]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 80014fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001500:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a1e      	ldr	r2, [pc, #120]	; (8001580 <HAL_ADC_ConfigChannel+0x29c>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d12b      	bne.n	8001564 <HAL_ADC_ConfigChannel+0x280>
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a1a      	ldr	r2, [pc, #104]	; (800157c <HAL_ADC_ConfigChannel+0x298>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d003      	beq.n	800151e <HAL_ADC_ConfigChannel+0x23a>
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b11      	cmp	r3, #17
 800151c:	d122      	bne.n	8001564 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800151e:	4b19      	ldr	r3, [pc, #100]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	4a18      	ldr	r2, [pc, #96]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 8001524:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001528:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800152a:	4b16      	ldr	r3, [pc, #88]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	4a15      	ldr	r2, [pc, #84]	; (8001584 <HAL_ADC_ConfigChannel+0x2a0>)
 8001530:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001534:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a10      	ldr	r2, [pc, #64]	; (800157c <HAL_ADC_ConfigChannel+0x298>)
 800153c:	4293      	cmp	r3, r2
 800153e:	d111      	bne.n	8001564 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <HAL_ADC_ConfigChannel+0x2a4>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a11      	ldr	r2, [pc, #68]	; (800158c <HAL_ADC_ConfigChannel+0x2a8>)
 8001546:	fba2 2303 	umull	r2, r3, r2, r3
 800154a:	0c9a      	lsrs	r2, r3, #18
 800154c:	4613      	mov	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4413      	add	r3, r2
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001556:	e002      	b.n	800155e <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	3b01      	subs	r3, #1
 800155c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f9      	bne.n	8001558 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	3714      	adds	r7, #20
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	10000012 	.word	0x10000012
 8001580:	40012000 	.word	0x40012000
 8001584:	40012300 	.word	0x40012300
 8001588:	20000000 	.word	0x20000000
 800158c:	431bde83 	.word	0x431bde83

08001590 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001598:	4b78      	ldr	r3, [pc, #480]	; (800177c <ADC_Init+0x1ec>)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	4a77      	ldr	r2, [pc, #476]	; (800177c <ADC_Init+0x1ec>)
 800159e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80015a2:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80015a4:	4b75      	ldr	r3, [pc, #468]	; (800177c <ADC_Init+0x1ec>)
 80015a6:	685a      	ldr	r2, [r3, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	4973      	ldr	r1, [pc, #460]	; (800177c <ADC_Init+0x1ec>)
 80015ae:	4313      	orrs	r3, r2
 80015b0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	685a      	ldr	r2, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6859      	ldr	r1, [r3, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	691b      	ldr	r3, [r3, #16]
 80015cc:	021a      	lsls	r2, r3, #8
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80015e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6859      	ldr	r1, [r3, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	430a      	orrs	r2, r1
 80015f6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	689a      	ldr	r2, [r3, #8]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001606:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	6899      	ldr	r1, [r3, #8]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	68da      	ldr	r2, [r3, #12]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	430a      	orrs	r2, r1
 8001618:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	4a58      	ldr	r2, [pc, #352]	; (8001780 <ADC_Init+0x1f0>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d022      	beq.n	800166a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689a      	ldr	r2, [r3, #8]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001632:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6899      	ldr	r1, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	430a      	orrs	r2, r1
 8001644:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	689a      	ldr	r2, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001654:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	6899      	ldr	r1, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	430a      	orrs	r2, r1
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	e00f      	b.n	800168a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001678:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001688:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f022 0202 	bic.w	r2, r2, #2
 8001698:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	6899      	ldr	r1, [r3, #8]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	005a      	lsls	r2, r3, #1
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	430a      	orrs	r2, r1
 80016ac:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d01b      	beq.n	80016f0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016c6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	685a      	ldr	r2, [r3, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80016d6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	6859      	ldr	r1, [r3, #4]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e2:	3b01      	subs	r3, #1
 80016e4:	035a      	lsls	r2, r3, #13
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	430a      	orrs	r2, r1
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	e007      	b.n	8001700 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800170e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	3b01      	subs	r3, #1
 800171c:	051a      	lsls	r2, r3, #20
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	430a      	orrs	r2, r1
 8001724:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	689a      	ldr	r2, [r3, #8]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001734:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	6899      	ldr	r1, [r3, #8]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001742:	025a      	lsls	r2, r3, #9
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	430a      	orrs	r2, r1
 800174a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800175a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	6899      	ldr	r1, [r3, #8]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	029a      	lsls	r2, r3, #10
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	430a      	orrs	r2, r1
 800176e:	609a      	str	r2, [r3, #8]
}
 8001770:	bf00      	nop
 8001772:	370c      	adds	r7, #12
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	40012300 	.word	0x40012300
 8001780:	0f000001 	.word	0x0f000001

08001784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001784:	b480      	push	{r7}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001794:	4b0b      	ldr	r3, [pc, #44]	; (80017c4 <__NVIC_SetPriorityGrouping+0x40>)
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800179a:	68ba      	ldr	r2, [r7, #8]
 800179c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017a0:	4013      	ands	r3, r2
 80017a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017ac:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <__NVIC_SetPriorityGrouping+0x44>)
 80017ae:	4313      	orrs	r3, r2
 80017b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017b2:	4a04      	ldr	r2, [pc, #16]	; (80017c4 <__NVIC_SetPriorityGrouping+0x40>)
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	60d3      	str	r3, [r2, #12]
}
 80017b8:	bf00      	nop
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000ed00 	.word	0xe000ed00
 80017c8:	05fa0000 	.word	0x05fa0000

080017cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d0:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <__NVIC_GetPriorityGrouping+0x18>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	0a1b      	lsrs	r3, r3, #8
 80017d6:	f003 0307 	and.w	r3, r3, #7
}
 80017da:	4618      	mov	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	6039      	str	r1, [r7, #0]
 80017f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	db0a      	blt.n	8001812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	490c      	ldr	r1, [pc, #48]	; (8001834 <__NVIC_SetPriority+0x4c>)
 8001802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001806:	0112      	lsls	r2, r2, #4
 8001808:	b2d2      	uxtb	r2, r2
 800180a:	440b      	add	r3, r1
 800180c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001810:	e00a      	b.n	8001828 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	b2da      	uxtb	r2, r3
 8001816:	4908      	ldr	r1, [pc, #32]	; (8001838 <__NVIC_SetPriority+0x50>)
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	f003 030f 	and.w	r3, r3, #15
 800181e:	3b04      	subs	r3, #4
 8001820:	0112      	lsls	r2, r2, #4
 8001822:	b2d2      	uxtb	r2, r2
 8001824:	440b      	add	r3, r1
 8001826:	761a      	strb	r2, [r3, #24]
}
 8001828:	bf00      	nop
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	e000e100 	.word	0xe000e100
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800183c:	b480      	push	{r7}
 800183e:	b089      	sub	sp, #36	; 0x24
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	f003 0307 	and.w	r3, r3, #7
 800184e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	f1c3 0307 	rsb	r3, r3, #7
 8001856:	2b04      	cmp	r3, #4
 8001858:	bf28      	it	cs
 800185a:	2304      	movcs	r3, #4
 800185c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	3304      	adds	r3, #4
 8001862:	2b06      	cmp	r3, #6
 8001864:	d902      	bls.n	800186c <NVIC_EncodePriority+0x30>
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	3b03      	subs	r3, #3
 800186a:	e000      	b.n	800186e <NVIC_EncodePriority+0x32>
 800186c:	2300      	movs	r3, #0
 800186e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001870:	f04f 32ff 	mov.w	r2, #4294967295
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	43da      	mvns	r2, r3
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	401a      	ands	r2, r3
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001884:	f04f 31ff 	mov.w	r1, #4294967295
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	fa01 f303 	lsl.w	r3, r1, r3
 800188e:	43d9      	mvns	r1, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001894:	4313      	orrs	r3, r2
         );
}
 8001896:	4618      	mov	r0, r3
 8001898:	3724      	adds	r7, #36	; 0x24
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
	...

080018a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	3b01      	subs	r3, #1
 80018b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018b4:	d301      	bcc.n	80018ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018b6:	2301      	movs	r3, #1
 80018b8:	e00f      	b.n	80018da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ba:	4a0a      	ldr	r2, [pc, #40]	; (80018e4 <SysTick_Config+0x40>)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	3b01      	subs	r3, #1
 80018c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018c2:	210f      	movs	r1, #15
 80018c4:	f04f 30ff 	mov.w	r0, #4294967295
 80018c8:	f7ff ff8e 	bl	80017e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018cc:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <SysTick_Config+0x40>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018d2:	4b04      	ldr	r3, [pc, #16]	; (80018e4 <SysTick_Config+0x40>)
 80018d4:	2207      	movs	r2, #7
 80018d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	e000e010 	.word	0xe000e010

080018e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018f0:	6878      	ldr	r0, [r7, #4]
 80018f2:	f7ff ff47 	bl	8001784 <__NVIC_SetPriorityGrouping>
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018fe:	b580      	push	{r7, lr}
 8001900:	b086      	sub	sp, #24
 8001902:	af00      	add	r7, sp, #0
 8001904:	4603      	mov	r3, r0
 8001906:	60b9      	str	r1, [r7, #8]
 8001908:	607a      	str	r2, [r7, #4]
 800190a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800190c:	2300      	movs	r3, #0
 800190e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001910:	f7ff ff5c 	bl	80017cc <__NVIC_GetPriorityGrouping>
 8001914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	68b9      	ldr	r1, [r7, #8]
 800191a:	6978      	ldr	r0, [r7, #20]
 800191c:	f7ff ff8e 	bl	800183c <NVIC_EncodePriority>
 8001920:	4602      	mov	r2, r0
 8001922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001926:	4611      	mov	r1, r2
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ff5d 	bl	80017e8 <__NVIC_SetPriority>
}
 800192e:	bf00      	nop
 8001930:	3718      	adds	r7, #24
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ffb0 	bl	80018a4 <SysTick_Config>
 8001944:	4603      	mov	r3, r0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b082      	sub	sp, #8
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e014      	b.n	800198a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	791b      	ldrb	r3, [r3, #4]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d105      	bne.n	8001976 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff f8f5 	bl	8000b60 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2202      	movs	r2, #2
 800197a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2201      	movs	r2, #1
 8001986:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001992:	b480      	push	{r7}
 8001994:	b087      	sub	sp, #28
 8001996:	af00      	add	r7, sp, #0
 8001998:	60f8      	str	r0, [r7, #12]
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	795b      	ldrb	r3, [r3, #5]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d101      	bne.n	80019aa <HAL_DAC_ConfigChannel+0x18>
 80019a6:	2302      	movs	r3, #2
 80019a8:	e03c      	b.n	8001a24 <HAL_DAC_ConfigChannel+0x92>
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	2201      	movs	r2, #1
 80019ae:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2202      	movs	r2, #2
 80019b4:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f003 0310 	and.w	r3, r3, #16
 80019c4:	f640 72fe 	movw	r2, #4094	; 0xffe
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	4013      	ands	r3, r2
 80019d2:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	4313      	orrs	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f003 0310 	and.w	r3, r3, #16
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	697a      	ldr	r2, [r7, #20]
 80019ee:	4313      	orrs	r3, r2
 80019f0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	697a      	ldr	r2, [r7, #20]
 80019f8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6819      	ldr	r1, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f003 0310 	and.w	r3, r3, #16
 8001a06:	22c0      	movs	r2, #192	; 0xc0
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	43da      	mvns	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	400a      	ands	r2, r1
 8001a14:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2201      	movs	r2, #1
 8001a1a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001a22:	2300      	movs	r3, #0
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	371c      	adds	r7, #28
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d101      	bne.n	8001a42 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e06a      	b.n	8001b18 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d106      	bne.n	8001a5a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2223      	movs	r2, #35	; 0x23
 8001a50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f7ff f8c3 	bl	8000be0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a5a:	4b31      	ldr	r3, [pc, #196]	; (8001b20 <HAL_ETH_Init+0xf0>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	4a30      	ldr	r2, [pc, #192]	; (8001b20 <HAL_ETH_Init+0xf0>)
 8001a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a64:	6453      	str	r3, [r2, #68]	; 0x44
 8001a66:	4b2e      	ldr	r3, [pc, #184]	; (8001b20 <HAL_ETH_Init+0xf0>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001a72:	4b2c      	ldr	r3, [pc, #176]	; (8001b24 <HAL_ETH_Init+0xf4>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	4a2b      	ldr	r2, [pc, #172]	; (8001b24 <HAL_ETH_Init+0xf4>)
 8001a78:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001a7c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001a7e:	4b29      	ldr	r3, [pc, #164]	; (8001b24 <HAL_ETH_Init+0xf4>)
 8001a80:	685a      	ldr	r2, [r3, #4]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	4927      	ldr	r1, [pc, #156]	; (8001b24 <HAL_ETH_Init+0xf4>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001a8c:	4b25      	ldr	r3, [pc, #148]	; (8001b24 <HAL_ETH_Init+0xf4>)
 8001a8e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	6812      	ldr	r2, [r2, #0]
 8001a9e:	f043 0301 	orr.w	r3, r3, #1
 8001aa2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001aa6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001aa8:	f7ff fba8 	bl	80011fc <HAL_GetTick>
 8001aac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001aae:	e011      	b.n	8001ad4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001ab0:	f7ff fba4 	bl	80011fc <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001abe:	d909      	bls.n	8001ad4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	22e0      	movs	r2, #224	; 0xe0
 8001acc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	e021      	b.n	8001b18 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1e4      	bne.n	8001ab0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f000 f958 	bl	8001d9c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 f9ff 	bl	8001ef0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 fa55 	bl	8001fa2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	461a      	mov	r2, r3
 8001afe:	2100      	movs	r1, #0
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f000 f9bd 	bl	8001e80 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2210      	movs	r2, #16
 8001b12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001b16:	2300      	movs	r3, #0
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40013800 	.word	0x40013800

08001b28 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	4b51      	ldr	r3, [pc, #324]	; (8001c84 <ETH_SetMACConfig+0x15c>)
 8001b3e:	4013      	ands	r3, r2
 8001b40:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	7c1b      	ldrb	r3, [r3, #16]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d102      	bne.n	8001b50 <ETH_SetMACConfig+0x28>
 8001b4a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001b4e:	e000      	b.n	8001b52 <ETH_SetMACConfig+0x2a>
 8001b50:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	7c5b      	ldrb	r3, [r3, #17]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d102      	bne.n	8001b60 <ETH_SetMACConfig+0x38>
 8001b5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b5e:	e000      	b.n	8001b62 <ETH_SetMACConfig+0x3a>
 8001b60:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001b62:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001b68:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	7fdb      	ldrb	r3, [r3, #31]
 8001b6e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001b70:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001b76:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	7f92      	ldrb	r2, [r2, #30]
 8001b7c:	2a00      	cmp	r2, #0
 8001b7e:	d102      	bne.n	8001b86 <ETH_SetMACConfig+0x5e>
 8001b80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b84:	e000      	b.n	8001b88 <ETH_SetMACConfig+0x60>
 8001b86:	2200      	movs	r2, #0
                        macconf->Speed |
 8001b88:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	7f1b      	ldrb	r3, [r3, #28]
 8001b8e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001b90:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001b96:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	791b      	ldrb	r3, [r3, #4]
 8001b9c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001b9e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001ba0:	683a      	ldr	r2, [r7, #0]
 8001ba2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001ba6:	2a00      	cmp	r2, #0
 8001ba8:	d102      	bne.n	8001bb0 <ETH_SetMACConfig+0x88>
 8001baa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bae:	e000      	b.n	8001bb2 <ETH_SetMACConfig+0x8a>
 8001bb0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001bb2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	7bdb      	ldrb	r3, [r3, #15]
 8001bb8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001bba:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001bc0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001bc8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	68fa      	ldr	r2, [r7, #12]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001be2:	2001      	movs	r0, #1
 8001be4:	f7ff fb16 	bl	8001214 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	68fa      	ldr	r2, [r7, #12]
 8001bee:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001bfe:	4013      	ands	r3, r2
 8001c00:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c06:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c08:	683a      	ldr	r2, [r7, #0]
 8001c0a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001c0e:	2a00      	cmp	r2, #0
 8001c10:	d101      	bne.n	8001c16 <ETH_SetMACConfig+0xee>
 8001c12:	2280      	movs	r2, #128	; 0x80
 8001c14:	e000      	b.n	8001c18 <ETH_SetMACConfig+0xf0>
 8001c16:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c18:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c1e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001c26:	2a01      	cmp	r2, #1
 8001c28:	d101      	bne.n	8001c2e <ETH_SetMACConfig+0x106>
 8001c2a:	2208      	movs	r2, #8
 8001c2c:	e000      	b.n	8001c30 <ETH_SetMACConfig+0x108>
 8001c2e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001c30:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001c38:	2a01      	cmp	r2, #1
 8001c3a:	d101      	bne.n	8001c40 <ETH_SetMACConfig+0x118>
 8001c3c:	2204      	movs	r2, #4
 8001c3e:	e000      	b.n	8001c42 <ETH_SetMACConfig+0x11a>
 8001c40:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c42:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001c4a:	2a01      	cmp	r2, #1
 8001c4c:	d101      	bne.n	8001c52 <ETH_SetMACConfig+0x12a>
 8001c4e:	2202      	movs	r2, #2
 8001c50:	e000      	b.n	8001c54 <ETH_SetMACConfig+0x12c>
 8001c52:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c54:	4313      	orrs	r3, r2
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	68fa      	ldr	r2, [r7, #12]
 8001c62:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	f7ff fad1 	bl	8001214 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	619a      	str	r2, [r3, #24]
}
 8001c7a:	bf00      	nop
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	ff20810f 	.word	0xff20810f

08001c88 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	4b3d      	ldr	r3, [pc, #244]	; (8001d98 <ETH_SetDMAConfig+0x110>)
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	7b1b      	ldrb	r3, [r3, #12]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d102      	bne.n	8001cb4 <ETH_SetDMAConfig+0x2c>
 8001cae:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001cb2:	e000      	b.n	8001cb6 <ETH_SetDMAConfig+0x2e>
 8001cb4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	7b5b      	ldrb	r3, [r3, #13]
 8001cba:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001cbc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	7f52      	ldrb	r2, [r2, #29]
 8001cc2:	2a00      	cmp	r2, #0
 8001cc4:	d102      	bne.n	8001ccc <ETH_SetDMAConfig+0x44>
 8001cc6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001cca:	e000      	b.n	8001cce <ETH_SetDMAConfig+0x46>
 8001ccc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001cce:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	7b9b      	ldrb	r3, [r3, #14]
 8001cd4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001cd6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001cdc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	7f1b      	ldrb	r3, [r3, #28]
 8001ce2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001ce4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	7f9b      	ldrb	r3, [r3, #30]
 8001cea:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001cec:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001cf2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cfa:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d1e:	2001      	movs	r0, #1
 8001d20:	f7ff fa78 	bl	8001214 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	791b      	ldrb	r3, [r3, #4]
 8001d36:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d3c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001d42:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001d48:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d50:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001d52:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d58:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001d5a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001d60:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	6812      	ldr	r2, [r2, #0]
 8001d66:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d6a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001d6e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	f7ff fa49 	bl	8001214 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	6013      	str	r3, [r2, #0]
}
 8001d90:	bf00      	nop
 8001d92:	3710      	adds	r7, #16
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	f8de3f23 	.word	0xf8de3f23

08001d9c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b0a6      	sub	sp, #152	; 0x98
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001da4:	2301      	movs	r3, #1
 8001da6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001daa:	2301      	movs	r3, #1
 8001dac:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001db0:	2300      	movs	r3, #0
 8001db2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001dec:	2300      	movs	r3, #0
 8001dee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001df2:	2300      	movs	r3, #0
 8001df4:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001dfe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e02:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001e04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001e08:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001e10:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e14:	4619      	mov	r1, r3
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7ff fe86 	bl	8001b28 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001e20:	2301      	movs	r3, #1
 8001e22:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001e24:	2301      	movs	r3, #1
 8001e26:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001e42:	2301      	movs	r3, #1
 8001e44:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001e4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e50:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001e52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e56:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001e58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e5c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001e64:	2300      	movs	r3, #0
 8001e66:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001e6c:	f107 0308 	add.w	r3, r7, #8
 8001e70:	4619      	mov	r1, r3
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ff08 	bl	8001c88 <ETH_SetDMAConfig>
}
 8001e78:	bf00      	nop
 8001e7a:	3798      	adds	r7, #152	; 0x98
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b087      	sub	sp, #28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3305      	adds	r3, #5
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	021b      	lsls	r3, r3, #8
 8001e94:	687a      	ldr	r2, [r7, #4]
 8001e96:	3204      	adds	r2, #4
 8001e98:	7812      	ldrb	r2, [r2, #0]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001e9e:	68ba      	ldr	r2, [r7, #8]
 8001ea0:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <ETH_MACAddressConfig+0x68>)
 8001ea2:	4413      	add	r3, r2
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3303      	adds	r3, #3
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	061a      	lsls	r2, r3, #24
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	3302      	adds	r3, #2
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	041b      	lsls	r3, r3, #16
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	021b      	lsls	r3, r3, #8
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	7812      	ldrb	r2, [r2, #0]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001ece:	68ba      	ldr	r2, [r7, #8]
 8001ed0:	4b06      	ldr	r3, [pc, #24]	; (8001eec <ETH_MACAddressConfig+0x6c>)
 8001ed2:	4413      	add	r3, r2
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	6013      	str	r3, [r2, #0]
}
 8001eda:	bf00      	nop
 8001edc:	371c      	adds	r7, #28
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40028040 	.word	0x40028040
 8001eec:	40028044 	.word	0x40028044

08001ef0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	e03e      	b.n	8001f7c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68d9      	ldr	r1, [r3, #12]
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	4613      	mov	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	440b      	add	r3, r1
 8001f0e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	2200      	movs	r2, #0
 8001f26:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001f28:	68b9      	ldr	r1, [r7, #8]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	3206      	adds	r2, #6
 8001f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d80c      	bhi.n	8001f60 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	68d9      	ldr	r1, [r3, #12]
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1c5a      	adds	r2, r3, #1
 8001f4e:	4613      	mov	r3, r2
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	4413      	add	r3, r2
 8001f54:	00db      	lsls	r3, r3, #3
 8001f56:	440b      	add	r3, r1
 8001f58:	461a      	mov	r2, r3
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	e004      	b.n	8001f6a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	461a      	mov	r2, r3
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2b03      	cmp	r3, #3
 8001f80:	d9bd      	bls.n	8001efe <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f94:	611a      	str	r2, [r3, #16]
}
 8001f96:	bf00      	nop
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b085      	sub	sp, #20
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	e046      	b.n	800203e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6919      	ldr	r1, [r3, #16]
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	440b      	add	r3, r1
 8001fc0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001fec:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8001ff4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002002:	68b9      	ldr	r1, [r7, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	3212      	adds	r2, #18
 800200a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2b02      	cmp	r3, #2
 8002012:	d80c      	bhi.n	800202e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6919      	ldr	r1, [r3, #16]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	1c5a      	adds	r2, r3, #1
 800201c:	4613      	mov	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	440b      	add	r3, r1
 8002026:	461a      	mov	r2, r3
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	60da      	str	r2, [r3, #12]
 800202c:	e004      	b.n	8002038 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	461a      	mov	r2, r3
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	3301      	adds	r3, #1
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2b03      	cmp	r3, #3
 8002042:	d9b5      	bls.n	8001fb0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	691a      	ldr	r2, [r3, #16]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800206e:	60da      	str	r2, [r3, #12]
}
 8002070:	bf00      	nop
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800207c:	b480      	push	{r7}
 800207e:	b089      	sub	sp, #36	; 0x24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002086:	2300      	movs	r3, #0
 8002088:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002092:	2300      	movs	r3, #0
 8002094:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
 800209a:	e175      	b.n	8002388 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800209c:	2201      	movs	r2, #1
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	697a      	ldr	r2, [r7, #20]
 80020ac:	4013      	ands	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020b0:	693a      	ldr	r2, [r7, #16]
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	f040 8164 	bne.w	8002382 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d005      	beq.n	80020d2 <HAL_GPIO_Init+0x56>
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d130      	bne.n	8002134 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	2203      	movs	r2, #3
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4013      	ands	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68da      	ldr	r2, [r3, #12]
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	69ba      	ldr	r2, [r7, #24]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	69ba      	ldr	r2, [r7, #24]
 8002100:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002108:	2201      	movs	r2, #1
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	4013      	ands	r3, r2
 8002116:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	091b      	lsrs	r3, r3, #4
 800211e:	f003 0201 	and.w	r2, r3, #1
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4313      	orrs	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	2b03      	cmp	r3, #3
 800213e:	d017      	beq.n	8002170 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	2203      	movs	r2, #3
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	005b      	lsls	r3, r3, #1
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	4313      	orrs	r3, r2
 8002168:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 0303 	and.w	r3, r3, #3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d123      	bne.n	80021c4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	08da      	lsrs	r2, r3, #3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3208      	adds	r2, #8
 8002184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002188:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	220f      	movs	r2, #15
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	43db      	mvns	r3, r3
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4013      	ands	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	691a      	ldr	r2, [r3, #16]
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	08da      	lsrs	r2, r3, #3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	3208      	adds	r2, #8
 80021be:	69b9      	ldr	r1, [r7, #24]
 80021c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	2203      	movs	r2, #3
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	4013      	ands	r3, r2
 80021da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f003 0203 	and.w	r2, r3, #3
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 80be 	beq.w	8002382 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002206:	4b66      	ldr	r3, [pc, #408]	; (80023a0 <HAL_GPIO_Init+0x324>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220a:	4a65      	ldr	r2, [pc, #404]	; (80023a0 <HAL_GPIO_Init+0x324>)
 800220c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002210:	6453      	str	r3, [r2, #68]	; 0x44
 8002212:	4b63      	ldr	r3, [pc, #396]	; (80023a0 <HAL_GPIO_Init+0x324>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002216:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800221a:	60fb      	str	r3, [r7, #12]
 800221c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800221e:	4a61      	ldr	r2, [pc, #388]	; (80023a4 <HAL_GPIO_Init+0x328>)
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	089b      	lsrs	r3, r3, #2
 8002224:	3302      	adds	r3, #2
 8002226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800222a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	f003 0303 	and.w	r3, r3, #3
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	220f      	movs	r2, #15
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	43db      	mvns	r3, r3
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4013      	ands	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a58      	ldr	r2, [pc, #352]	; (80023a8 <HAL_GPIO_Init+0x32c>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d037      	beq.n	80022ba <HAL_GPIO_Init+0x23e>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a57      	ldr	r2, [pc, #348]	; (80023ac <HAL_GPIO_Init+0x330>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d031      	beq.n	80022b6 <HAL_GPIO_Init+0x23a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a56      	ldr	r2, [pc, #344]	; (80023b0 <HAL_GPIO_Init+0x334>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d02b      	beq.n	80022b2 <HAL_GPIO_Init+0x236>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a55      	ldr	r2, [pc, #340]	; (80023b4 <HAL_GPIO_Init+0x338>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d025      	beq.n	80022ae <HAL_GPIO_Init+0x232>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a54      	ldr	r2, [pc, #336]	; (80023b8 <HAL_GPIO_Init+0x33c>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d01f      	beq.n	80022aa <HAL_GPIO_Init+0x22e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a53      	ldr	r2, [pc, #332]	; (80023bc <HAL_GPIO_Init+0x340>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d019      	beq.n	80022a6 <HAL_GPIO_Init+0x22a>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a52      	ldr	r2, [pc, #328]	; (80023c0 <HAL_GPIO_Init+0x344>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d013      	beq.n	80022a2 <HAL_GPIO_Init+0x226>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a51      	ldr	r2, [pc, #324]	; (80023c4 <HAL_GPIO_Init+0x348>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d00d      	beq.n	800229e <HAL_GPIO_Init+0x222>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a50      	ldr	r2, [pc, #320]	; (80023c8 <HAL_GPIO_Init+0x34c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d007      	beq.n	800229a <HAL_GPIO_Init+0x21e>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a4f      	ldr	r2, [pc, #316]	; (80023cc <HAL_GPIO_Init+0x350>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d101      	bne.n	8002296 <HAL_GPIO_Init+0x21a>
 8002292:	2309      	movs	r3, #9
 8002294:	e012      	b.n	80022bc <HAL_GPIO_Init+0x240>
 8002296:	230a      	movs	r3, #10
 8002298:	e010      	b.n	80022bc <HAL_GPIO_Init+0x240>
 800229a:	2308      	movs	r3, #8
 800229c:	e00e      	b.n	80022bc <HAL_GPIO_Init+0x240>
 800229e:	2307      	movs	r3, #7
 80022a0:	e00c      	b.n	80022bc <HAL_GPIO_Init+0x240>
 80022a2:	2306      	movs	r3, #6
 80022a4:	e00a      	b.n	80022bc <HAL_GPIO_Init+0x240>
 80022a6:	2305      	movs	r3, #5
 80022a8:	e008      	b.n	80022bc <HAL_GPIO_Init+0x240>
 80022aa:	2304      	movs	r3, #4
 80022ac:	e006      	b.n	80022bc <HAL_GPIO_Init+0x240>
 80022ae:	2303      	movs	r3, #3
 80022b0:	e004      	b.n	80022bc <HAL_GPIO_Init+0x240>
 80022b2:	2302      	movs	r3, #2
 80022b4:	e002      	b.n	80022bc <HAL_GPIO_Init+0x240>
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <HAL_GPIO_Init+0x240>
 80022ba:	2300      	movs	r3, #0
 80022bc:	69fa      	ldr	r2, [r7, #28]
 80022be:	f002 0203 	and.w	r2, r2, #3
 80022c2:	0092      	lsls	r2, r2, #2
 80022c4:	4093      	lsls	r3, r2
 80022c6:	69ba      	ldr	r2, [r7, #24]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80022cc:	4935      	ldr	r1, [pc, #212]	; (80023a4 <HAL_GPIO_Init+0x328>)
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	089b      	lsrs	r3, r3, #2
 80022d2:	3302      	adds	r3, #2
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022da:	4b3d      	ldr	r3, [pc, #244]	; (80023d0 <HAL_GPIO_Init+0x354>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	43db      	mvns	r3, r3
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	4013      	ands	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022fe:	4a34      	ldr	r2, [pc, #208]	; (80023d0 <HAL_GPIO_Init+0x354>)
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002304:	4b32      	ldr	r3, [pc, #200]	; (80023d0 <HAL_GPIO_Init+0x354>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	43db      	mvns	r3, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4013      	ands	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	4313      	orrs	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002328:	4a29      	ldr	r2, [pc, #164]	; (80023d0 <HAL_GPIO_Init+0x354>)
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800232e:	4b28      	ldr	r3, [pc, #160]	; (80023d0 <HAL_GPIO_Init+0x354>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	43db      	mvns	r3, r3
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	4013      	ands	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	4313      	orrs	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002352:	4a1f      	ldr	r2, [pc, #124]	; (80023d0 <HAL_GPIO_Init+0x354>)
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002358:	4b1d      	ldr	r3, [pc, #116]	; (80023d0 <HAL_GPIO_Init+0x354>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	43db      	mvns	r3, r3
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	4013      	ands	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	4313      	orrs	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800237c:	4a14      	ldr	r2, [pc, #80]	; (80023d0 <HAL_GPIO_Init+0x354>)
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	3301      	adds	r3, #1
 8002386:	61fb      	str	r3, [r7, #28]
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	2b0f      	cmp	r3, #15
 800238c:	f67f ae86 	bls.w	800209c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002390:	bf00      	nop
 8002392:	bf00      	nop
 8002394:	3724      	adds	r7, #36	; 0x24
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	40023800 	.word	0x40023800
 80023a4:	40013800 	.word	0x40013800
 80023a8:	40020000 	.word	0x40020000
 80023ac:	40020400 	.word	0x40020400
 80023b0:	40020800 	.word	0x40020800
 80023b4:	40020c00 	.word	0x40020c00
 80023b8:	40021000 	.word	0x40021000
 80023bc:	40021400 	.word	0x40021400
 80023c0:	40021800 	.word	0x40021800
 80023c4:	40021c00 	.word	0x40021c00
 80023c8:	40022000 	.word	0x40022000
 80023cc:	40022400 	.word	0x40022400
 80023d0:	40013c00 	.word	0x40013c00

080023d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	460b      	mov	r3, r1
 80023de:	807b      	strh	r3, [r7, #2]
 80023e0:	4613      	mov	r3, r2
 80023e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023e4:	787b      	ldrb	r3, [r7, #1]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ea:	887a      	ldrh	r2, [r7, #2]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80023f0:	e003      	b.n	80023fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80023f2:	887b      	ldrh	r3, [r7, #2]
 80023f4:	041a      	lsls	r2, r3, #16
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	619a      	str	r2, [r3, #24]
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002406:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002408:	b08f      	sub	sp, #60	; 0x3c
 800240a:	af0a      	add	r7, sp, #40	; 0x28
 800240c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e116      	b.n	8002646 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d106      	bne.n	8002438 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7fe fcec 	bl	8000e10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2203      	movs	r2, #3
 800243c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002448:	2b00      	cmp	r3, #0
 800244a:	d102      	bne.n	8002452 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f001 ff3a 	bl	80042d0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	603b      	str	r3, [r7, #0]
 8002462:	687e      	ldr	r6, [r7, #4]
 8002464:	466d      	mov	r5, sp
 8002466:	f106 0410 	add.w	r4, r6, #16
 800246a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800246c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800246e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002470:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002472:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002476:	e885 0003 	stmia.w	r5, {r0, r1}
 800247a:	1d33      	adds	r3, r6, #4
 800247c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800247e:	6838      	ldr	r0, [r7, #0]
 8002480:	f001 fece 	bl	8004220 <USB_CoreInit>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d005      	beq.n	8002496 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2202      	movs	r2, #2
 800248e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e0d7      	b.n	8002646 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2100      	movs	r1, #0
 800249c:	4618      	mov	r0, r3
 800249e:	f001 ff28 	bl	80042f2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024a2:	2300      	movs	r3, #0
 80024a4:	73fb      	strb	r3, [r7, #15]
 80024a6:	e04a      	b.n	800253e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80024a8:	7bfa      	ldrb	r2, [r7, #15]
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	4613      	mov	r3, r2
 80024ae:	00db      	lsls	r3, r3, #3
 80024b0:	4413      	add	r3, r2
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	440b      	add	r3, r1
 80024b6:	333d      	adds	r3, #61	; 0x3d
 80024b8:	2201      	movs	r2, #1
 80024ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80024bc:	7bfa      	ldrb	r2, [r7, #15]
 80024be:	6879      	ldr	r1, [r7, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	4413      	add	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	333c      	adds	r3, #60	; 0x3c
 80024cc:	7bfa      	ldrb	r2, [r7, #15]
 80024ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80024d0:	7bfa      	ldrb	r2, [r7, #15]
 80024d2:	7bfb      	ldrb	r3, [r7, #15]
 80024d4:	b298      	uxth	r0, r3
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	4413      	add	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	440b      	add	r3, r1
 80024e2:	3344      	adds	r3, #68	; 0x44
 80024e4:	4602      	mov	r2, r0
 80024e6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80024e8:	7bfa      	ldrb	r2, [r7, #15]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	4413      	add	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	3340      	adds	r3, #64	; 0x40
 80024f8:	2200      	movs	r2, #0
 80024fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024fc:	7bfa      	ldrb	r2, [r7, #15]
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	4413      	add	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	3348      	adds	r3, #72	; 0x48
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002510:	7bfa      	ldrb	r2, [r7, #15]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	4413      	add	r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	334c      	adds	r3, #76	; 0x4c
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002524:	7bfa      	ldrb	r2, [r7, #15]
 8002526:	6879      	ldr	r1, [r7, #4]
 8002528:	4613      	mov	r3, r2
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	4413      	add	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	440b      	add	r3, r1
 8002532:	3354      	adds	r3, #84	; 0x54
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002538:	7bfb      	ldrb	r3, [r7, #15]
 800253a:	3301      	adds	r3, #1
 800253c:	73fb      	strb	r3, [r7, #15]
 800253e:	7bfa      	ldrb	r2, [r7, #15]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	429a      	cmp	r2, r3
 8002546:	d3af      	bcc.n	80024a8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002548:	2300      	movs	r3, #0
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e044      	b.n	80025d8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800254e:	7bfa      	ldrb	r2, [r7, #15]
 8002550:	6879      	ldr	r1, [r7, #4]
 8002552:	4613      	mov	r3, r2
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4413      	add	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	440b      	add	r3, r1
 800255c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002560:	2200      	movs	r2, #0
 8002562:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002564:	7bfa      	ldrb	r2, [r7, #15]
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	4613      	mov	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	440b      	add	r3, r1
 8002572:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002576:	7bfa      	ldrb	r2, [r7, #15]
 8002578:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800257a:	7bfa      	ldrb	r2, [r7, #15]
 800257c:	6879      	ldr	r1, [r7, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	4413      	add	r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	440b      	add	r3, r1
 8002588:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800258c:	2200      	movs	r2, #0
 800258e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002590:	7bfa      	ldrb	r2, [r7, #15]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	4413      	add	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80025a2:	2200      	movs	r2, #0
 80025a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80025a6:	7bfa      	ldrb	r2, [r7, #15]
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	4613      	mov	r3, r2
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	4413      	add	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	440b      	add	r3, r1
 80025b4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80025bc:	7bfa      	ldrb	r2, [r7, #15]
 80025be:	6879      	ldr	r1, [r7, #4]
 80025c0:	4613      	mov	r3, r2
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	4413      	add	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
 80025d4:	3301      	adds	r3, #1
 80025d6:	73fb      	strb	r3, [r7, #15]
 80025d8:	7bfa      	ldrb	r2, [r7, #15]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d3b5      	bcc.n	800254e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	603b      	str	r3, [r7, #0]
 80025e8:	687e      	ldr	r6, [r7, #4]
 80025ea:	466d      	mov	r5, sp
 80025ec:	f106 0410 	add.w	r4, r6, #16
 80025f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80025fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8002600:	1d33      	adds	r3, r6, #4
 8002602:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002604:	6838      	ldr	r0, [r7, #0]
 8002606:	f001 fec1 	bl	800438c <USB_DevInit>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d005      	beq.n	800261c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2202      	movs	r2, #2
 8002614:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e014      	b.n	8002646 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002630:	2b01      	cmp	r3, #1
 8002632:	d102      	bne.n	800263a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 f80b 	bl	8002650 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f002 f87f 	bl	8004742 <USB_DevDisconnect>

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3714      	adds	r7, #20
 800264a:	46bd      	mov	sp, r7
 800264c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002650 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800267e:	4b05      	ldr	r3, [pc, #20]	; (8002694 <HAL_PCDEx_ActivateLPM+0x44>)
 8002680:	4313      	orrs	r3, r2
 8002682:	68fa      	ldr	r2, [r7, #12]
 8002684:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002686:	2300      	movs	r3, #0
}
 8002688:	4618      	mov	r0, r3
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	10000003 	.word	0x10000003

08002698 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a04      	ldr	r2, [pc, #16]	; (80026b4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80026a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a6:	6013      	str	r3, [r2, #0]
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	40007000 	.word	0x40007000

080026b8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80026be:	2300      	movs	r3, #0
 80026c0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80026c2:	4b23      	ldr	r3, [pc, #140]	; (8002750 <HAL_PWREx_EnableOverDrive+0x98>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	4a22      	ldr	r2, [pc, #136]	; (8002750 <HAL_PWREx_EnableOverDrive+0x98>)
 80026c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026cc:	6413      	str	r3, [r2, #64]	; 0x40
 80026ce:	4b20      	ldr	r3, [pc, #128]	; (8002750 <HAL_PWREx_EnableOverDrive+0x98>)
 80026d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026d6:	603b      	str	r3, [r7, #0]
 80026d8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80026da:	4b1e      	ldr	r3, [pc, #120]	; (8002754 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a1d      	ldr	r2, [pc, #116]	; (8002754 <HAL_PWREx_EnableOverDrive+0x9c>)
 80026e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026e6:	f7fe fd89 	bl	80011fc <HAL_GetTick>
 80026ea:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80026ec:	e009      	b.n	8002702 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80026ee:	f7fe fd85 	bl	80011fc <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026fc:	d901      	bls.n	8002702 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e022      	b.n	8002748 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002702:	4b14      	ldr	r3, [pc, #80]	; (8002754 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800270a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800270e:	d1ee      	bne.n	80026ee <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002710:	4b10      	ldr	r3, [pc, #64]	; (8002754 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a0f      	ldr	r2, [pc, #60]	; (8002754 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002716:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800271a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800271c:	f7fe fd6e 	bl	80011fc <HAL_GetTick>
 8002720:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002722:	e009      	b.n	8002738 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002724:	f7fe fd6a 	bl	80011fc <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002732:	d901      	bls.n	8002738 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e007      	b.n	8002748 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002738:	4b06      	ldr	r3, [pc, #24]	; (8002754 <HAL_PWREx_EnableOverDrive+0x9c>)
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002740:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002744:	d1ee      	bne.n	8002724 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40023800 	.word	0x40023800
 8002754:	40007000 	.word	0x40007000

08002758 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002760:	2300      	movs	r3, #0
 8002762:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e29b      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 8087 	beq.w	800288a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800277c:	4b96      	ldr	r3, [pc, #600]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 030c 	and.w	r3, r3, #12
 8002784:	2b04      	cmp	r3, #4
 8002786:	d00c      	beq.n	80027a2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002788:	4b93      	ldr	r3, [pc, #588]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f003 030c 	and.w	r3, r3, #12
 8002790:	2b08      	cmp	r3, #8
 8002792:	d112      	bne.n	80027ba <HAL_RCC_OscConfig+0x62>
 8002794:	4b90      	ldr	r3, [pc, #576]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800279c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80027a0:	d10b      	bne.n	80027ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a2:	4b8d      	ldr	r3, [pc, #564]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d06c      	beq.n	8002888 <HAL_RCC_OscConfig+0x130>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d168      	bne.n	8002888 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	e275      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027c2:	d106      	bne.n	80027d2 <HAL_RCC_OscConfig+0x7a>
 80027c4:	4b84      	ldr	r3, [pc, #528]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a83      	ldr	r2, [pc, #524]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80027ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ce:	6013      	str	r3, [r2, #0]
 80027d0:	e02e      	b.n	8002830 <HAL_RCC_OscConfig+0xd8>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10c      	bne.n	80027f4 <HAL_RCC_OscConfig+0x9c>
 80027da:	4b7f      	ldr	r3, [pc, #508]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a7e      	ldr	r2, [pc, #504]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80027e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e4:	6013      	str	r3, [r2, #0]
 80027e6:	4b7c      	ldr	r3, [pc, #496]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a7b      	ldr	r2, [pc, #492]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80027ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	e01d      	b.n	8002830 <HAL_RCC_OscConfig+0xd8>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0xc0>
 80027fe:	4b76      	ldr	r3, [pc, #472]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a75      	ldr	r2, [pc, #468]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002804:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	4b73      	ldr	r3, [pc, #460]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a72      	ldr	r2, [pc, #456]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002814:	6013      	str	r3, [r2, #0]
 8002816:	e00b      	b.n	8002830 <HAL_RCC_OscConfig+0xd8>
 8002818:	4b6f      	ldr	r3, [pc, #444]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a6e      	ldr	r2, [pc, #440]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800281e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002822:	6013      	str	r3, [r2, #0]
 8002824:	4b6c      	ldr	r3, [pc, #432]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a6b      	ldr	r2, [pc, #428]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800282a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800282e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d013      	beq.n	8002860 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002838:	f7fe fce0 	bl	80011fc <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002840:	f7fe fcdc 	bl	80011fc <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b64      	cmp	r3, #100	; 0x64
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e229      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002852:	4b61      	ldr	r3, [pc, #388]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0xe8>
 800285e:	e014      	b.n	800288a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002860:	f7fe fccc 	bl	80011fc <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002868:	f7fe fcc8 	bl	80011fc <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b64      	cmp	r3, #100	; 0x64
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e215      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800287a:	4b57      	ldr	r3, [pc, #348]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d1f0      	bne.n	8002868 <HAL_RCC_OscConfig+0x110>
 8002886:	e000      	b.n	800288a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d069      	beq.n	800296a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002896:	4b50      	ldr	r3, [pc, #320]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 030c 	and.w	r3, r3, #12
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d00b      	beq.n	80028ba <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028a2:	4b4d      	ldr	r3, [pc, #308]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 030c 	and.w	r3, r3, #12
 80028aa:	2b08      	cmp	r3, #8
 80028ac:	d11c      	bne.n	80028e8 <HAL_RCC_OscConfig+0x190>
 80028ae:	4b4a      	ldr	r3, [pc, #296]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d116      	bne.n	80028e8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ba:	4b47      	ldr	r3, [pc, #284]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d005      	beq.n	80028d2 <HAL_RCC_OscConfig+0x17a>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d001      	beq.n	80028d2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e1e9      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d2:	4b41      	ldr	r3, [pc, #260]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	00db      	lsls	r3, r3, #3
 80028e0:	493d      	ldr	r1, [pc, #244]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028e6:	e040      	b.n	800296a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d023      	beq.n	8002938 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028f0:	4b39      	ldr	r3, [pc, #228]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a38      	ldr	r2, [pc, #224]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80028f6:	f043 0301 	orr.w	r3, r3, #1
 80028fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fc:	f7fe fc7e 	bl	80011fc <HAL_GetTick>
 8002900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002904:	f7fe fc7a 	bl	80011fc <HAL_GetTick>
 8002908:	4602      	mov	r2, r0
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e1c7      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002916:	4b30      	ldr	r3, [pc, #192]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d0f0      	beq.n	8002904 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002922:	4b2d      	ldr	r3, [pc, #180]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	00db      	lsls	r3, r3, #3
 8002930:	4929      	ldr	r1, [pc, #164]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002932:	4313      	orrs	r3, r2
 8002934:	600b      	str	r3, [r1, #0]
 8002936:	e018      	b.n	800296a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002938:	4b27      	ldr	r3, [pc, #156]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a26      	ldr	r2, [pc, #152]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 800293e:	f023 0301 	bic.w	r3, r3, #1
 8002942:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe fc5a 	bl	80011fc <HAL_GetTick>
 8002948:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7fe fc56 	bl	80011fc <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e1a3      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295e:	4b1e      	ldr	r3, [pc, #120]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f0      	bne.n	800294c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0308 	and.w	r3, r3, #8
 8002972:	2b00      	cmp	r3, #0
 8002974:	d038      	beq.n	80029e8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d019      	beq.n	80029b2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800297e:	4b16      	ldr	r3, [pc, #88]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002980:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002982:	4a15      	ldr	r2, [pc, #84]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 8002984:	f043 0301 	orr.w	r3, r3, #1
 8002988:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800298a:	f7fe fc37 	bl	80011fc <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002992:	f7fe fc33 	bl	80011fc <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e180      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029a4:	4b0c      	ldr	r3, [pc, #48]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80029a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d0f0      	beq.n	8002992 <HAL_RCC_OscConfig+0x23a>
 80029b0:	e01a      	b.n	80029e8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029b2:	4b09      	ldr	r3, [pc, #36]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80029b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029b6:	4a08      	ldr	r2, [pc, #32]	; (80029d8 <HAL_RCC_OscConfig+0x280>)
 80029b8:	f023 0301 	bic.w	r3, r3, #1
 80029bc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029be:	f7fe fc1d 	bl	80011fc <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029c4:	e00a      	b.n	80029dc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c6:	f7fe fc19 	bl	80011fc <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d903      	bls.n	80029dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e166      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
 80029d8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029dc:	4b92      	ldr	r3, [pc, #584]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 80029de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d1ee      	bne.n	80029c6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 0304 	and.w	r3, r3, #4
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	f000 80a4 	beq.w	8002b3e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029f6:	4b8c      	ldr	r3, [pc, #560]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d10d      	bne.n	8002a1e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a02:	4b89      	ldr	r3, [pc, #548]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	4a88      	ldr	r2, [pc, #544]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a0e:	4b86      	ldr	r3, [pc, #536]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a16:	60bb      	str	r3, [r7, #8]
 8002a18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a1e:	4b83      	ldr	r3, [pc, #524]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d118      	bne.n	8002a5c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002a2a:	4b80      	ldr	r3, [pc, #512]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a7f      	ldr	r2, [pc, #508]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a36:	f7fe fbe1 	bl	80011fc <HAL_GetTick>
 8002a3a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a3c:	e008      	b.n	8002a50 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a3e:	f7fe fbdd 	bl	80011fc <HAL_GetTick>
 8002a42:	4602      	mov	r2, r0
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	2b64      	cmp	r3, #100	; 0x64
 8002a4a:	d901      	bls.n	8002a50 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e12a      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a50:	4b76      	ldr	r3, [pc, #472]	; (8002c2c <HAL_RCC_OscConfig+0x4d4>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0f0      	beq.n	8002a3e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d106      	bne.n	8002a72 <HAL_RCC_OscConfig+0x31a>
 8002a64:	4b70      	ldr	r3, [pc, #448]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a68:	4a6f      	ldr	r2, [pc, #444]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	6713      	str	r3, [r2, #112]	; 0x70
 8002a70:	e02d      	b.n	8002ace <HAL_RCC_OscConfig+0x376>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d10c      	bne.n	8002a94 <HAL_RCC_OscConfig+0x33c>
 8002a7a:	4b6b      	ldr	r3, [pc, #428]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a7e:	4a6a      	ldr	r2, [pc, #424]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a80:	f023 0301 	bic.w	r3, r3, #1
 8002a84:	6713      	str	r3, [r2, #112]	; 0x70
 8002a86:	4b68      	ldr	r3, [pc, #416]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a8a:	4a67      	ldr	r2, [pc, #412]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a8c:	f023 0304 	bic.w	r3, r3, #4
 8002a90:	6713      	str	r3, [r2, #112]	; 0x70
 8002a92:	e01c      	b.n	8002ace <HAL_RCC_OscConfig+0x376>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	2b05      	cmp	r3, #5
 8002a9a:	d10c      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x35e>
 8002a9c:	4b62      	ldr	r3, [pc, #392]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aa0:	4a61      	ldr	r2, [pc, #388]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002aa2:	f043 0304 	orr.w	r3, r3, #4
 8002aa6:	6713      	str	r3, [r2, #112]	; 0x70
 8002aa8:	4b5f      	ldr	r3, [pc, #380]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aac:	4a5e      	ldr	r2, [pc, #376]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6713      	str	r3, [r2, #112]	; 0x70
 8002ab4:	e00b      	b.n	8002ace <HAL_RCC_OscConfig+0x376>
 8002ab6:	4b5c      	ldr	r3, [pc, #368]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002ab8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aba:	4a5b      	ldr	r2, [pc, #364]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002abc:	f023 0301 	bic.w	r3, r3, #1
 8002ac0:	6713      	str	r3, [r2, #112]	; 0x70
 8002ac2:	4b59      	ldr	r3, [pc, #356]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ac6:	4a58      	ldr	r2, [pc, #352]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002ac8:	f023 0304 	bic.w	r3, r3, #4
 8002acc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d015      	beq.n	8002b02 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad6:	f7fe fb91 	bl	80011fc <HAL_GetTick>
 8002ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002adc:	e00a      	b.n	8002af4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ade:	f7fe fb8d 	bl	80011fc <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d901      	bls.n	8002af4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e0d8      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af4:	4b4c      	ldr	r3, [pc, #304]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002af6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0ee      	beq.n	8002ade <HAL_RCC_OscConfig+0x386>
 8002b00:	e014      	b.n	8002b2c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b02:	f7fe fb7b 	bl	80011fc <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b08:	e00a      	b.n	8002b20 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b0a:	f7fe fb77 	bl	80011fc <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e0c2      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b20:	4b41      	ldr	r3, [pc, #260]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1ee      	bne.n	8002b0a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b2c:	7dfb      	ldrb	r3, [r7, #23]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d105      	bne.n	8002b3e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b32:	4b3d      	ldr	r3, [pc, #244]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	4a3c      	ldr	r2, [pc, #240]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b3c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	699b      	ldr	r3, [r3, #24]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 80ae 	beq.w	8002ca4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b48:	4b37      	ldr	r3, [pc, #220]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	f003 030c 	and.w	r3, r3, #12
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	d06d      	beq.n	8002c30 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d14b      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b5c:	4b32      	ldr	r3, [pc, #200]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a31      	ldr	r2, [pc, #196]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002b62:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b68:	f7fe fb48 	bl	80011fc <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b70:	f7fe fb44 	bl	80011fc <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e091      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b82:	4b29      	ldr	r3, [pc, #164]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1f0      	bne.n	8002b70 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	69da      	ldr	r2, [r3, #28]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	431a      	orrs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9c:	019b      	lsls	r3, r3, #6
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba4:	085b      	lsrs	r3, r3, #1
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	041b      	lsls	r3, r3, #16
 8002baa:	431a      	orrs	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb0:	061b      	lsls	r3, r3, #24
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	071b      	lsls	r3, r3, #28
 8002bba:	491b      	ldr	r1, [pc, #108]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bc0:	4b19      	ldr	r3, [pc, #100]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a18      	ldr	r2, [pc, #96]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002bc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bcc:	f7fe fb16 	bl	80011fc <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd4:	f7fe fb12 	bl	80011fc <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e05f      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002be6:	4b10      	ldr	r3, [pc, #64]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x47c>
 8002bf2:	e057      	b.n	8002ca4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bf4:	4b0c      	ldr	r3, [pc, #48]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a0b      	ldr	r2, [pc, #44]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002bfa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c00:	f7fe fafc 	bl	80011fc <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c08:	f7fe faf8 	bl	80011fc <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e045      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c1a:	4b03      	ldr	r3, [pc, #12]	; (8002c28 <HAL_RCC_OscConfig+0x4d0>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f0      	bne.n	8002c08 <HAL_RCC_OscConfig+0x4b0>
 8002c26:	e03d      	b.n	8002ca4 <HAL_RCC_OscConfig+0x54c>
 8002c28:	40023800 	.word	0x40023800
 8002c2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002c30:	4b1f      	ldr	r3, [pc, #124]	; (8002cb0 <HAL_RCC_OscConfig+0x558>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d030      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d129      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d122      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c60:	4013      	ands	r3, r2
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c66:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d119      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c76:	085b      	lsrs	r3, r3, #1
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d10f      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d107      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d001      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e000      	b.n	8002ca6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3718      	adds	r7, #24
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800

08002cb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b084      	sub	sp, #16
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e0d0      	b.n	8002e6e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ccc:	4b6a      	ldr	r3, [pc, #424]	; (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 030f 	and.w	r3, r3, #15
 8002cd4:	683a      	ldr	r2, [r7, #0]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d910      	bls.n	8002cfc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cda:	4b67      	ldr	r3, [pc, #412]	; (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f023 020f 	bic.w	r2, r3, #15
 8002ce2:	4965      	ldr	r1, [pc, #404]	; (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cea:	4b63      	ldr	r3, [pc, #396]	; (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d001      	beq.n	8002cfc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e0b8      	b.n	8002e6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0302 	and.w	r3, r3, #2
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d020      	beq.n	8002d4a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0304 	and.w	r3, r3, #4
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d005      	beq.n	8002d20 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d14:	4b59      	ldr	r3, [pc, #356]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	4a58      	ldr	r2, [pc, #352]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0308 	and.w	r3, r3, #8
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d005      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d2c:	4b53      	ldr	r3, [pc, #332]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	4a52      	ldr	r2, [pc, #328]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d36:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d38:	4b50      	ldr	r3, [pc, #320]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	494d      	ldr	r1, [pc, #308]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d040      	beq.n	8002dd8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d107      	bne.n	8002d6e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5e:	4b47      	ldr	r3, [pc, #284]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d115      	bne.n	8002d96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e07f      	b.n	8002e6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d107      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d76:	4b41      	ldr	r3, [pc, #260]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d109      	bne.n	8002d96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e073      	b.n	8002e6e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d86:	4b3d      	ldr	r3, [pc, #244]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d101      	bne.n	8002d96 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e06b      	b.n	8002e6e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d96:	4b39      	ldr	r3, [pc, #228]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f023 0203 	bic.w	r2, r3, #3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	4936      	ldr	r1, [pc, #216]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002da4:	4313      	orrs	r3, r2
 8002da6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002da8:	f7fe fa28 	bl	80011fc <HAL_GetTick>
 8002dac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dae:	e00a      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002db0:	f7fe fa24 	bl	80011fc <HAL_GetTick>
 8002db4:	4602      	mov	r2, r0
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e053      	b.n	8002e6e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dc6:	4b2d      	ldr	r3, [pc, #180]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 020c 	and.w	r2, r3, #12
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d1eb      	bne.n	8002db0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dd8:	4b27      	ldr	r3, [pc, #156]	; (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 030f 	and.w	r3, r3, #15
 8002de0:	683a      	ldr	r2, [r7, #0]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d210      	bcs.n	8002e08 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de6:	4b24      	ldr	r3, [pc, #144]	; (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f023 020f 	bic.w	r2, r3, #15
 8002dee:	4922      	ldr	r1, [pc, #136]	; (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002df6:	4b20      	ldr	r3, [pc, #128]	; (8002e78 <HAL_RCC_ClockConfig+0x1c4>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 030f 	and.w	r3, r3, #15
 8002dfe:	683a      	ldr	r2, [r7, #0]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d001      	beq.n	8002e08 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e032      	b.n	8002e6e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0304 	and.w	r3, r3, #4
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d008      	beq.n	8002e26 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e14:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	4916      	ldr	r1, [pc, #88]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0308 	and.w	r3, r3, #8
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d009      	beq.n	8002e46 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e32:	4b12      	ldr	r3, [pc, #72]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	00db      	lsls	r3, r3, #3
 8002e40:	490e      	ldr	r1, [pc, #56]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002e42:	4313      	orrs	r3, r2
 8002e44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e46:	f000 f821 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	4b0b      	ldr	r3, [pc, #44]	; (8002e7c <HAL_RCC_ClockConfig+0x1c8>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	091b      	lsrs	r3, r3, #4
 8002e52:	f003 030f 	and.w	r3, r3, #15
 8002e56:	490a      	ldr	r1, [pc, #40]	; (8002e80 <HAL_RCC_ClockConfig+0x1cc>)
 8002e58:	5ccb      	ldrb	r3, [r1, r3]
 8002e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e5e:	4a09      	ldr	r2, [pc, #36]	; (8002e84 <HAL_RCC_ClockConfig+0x1d0>)
 8002e60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e62:	4b09      	ldr	r3, [pc, #36]	; (8002e88 <HAL_RCC_ClockConfig+0x1d4>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7fe f984 	bl	8001174 <HAL_InitTick>

  return HAL_OK;
 8002e6c:	2300      	movs	r3, #0
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	40023c00 	.word	0x40023c00
 8002e7c:	40023800 	.word	0x40023800
 8002e80:	08007038 	.word	0x08007038
 8002e84:	20000000 	.word	0x20000000
 8002e88:	20000004 	.word	0x20000004

08002e8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e90:	b094      	sub	sp, #80	; 0x50
 8002e92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002e94:	2300      	movs	r3, #0
 8002e96:	647b      	str	r3, [r7, #68]	; 0x44
 8002e98:	2300      	movs	r3, #0
 8002e9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ea4:	4b79      	ldr	r3, [pc, #484]	; (800308c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 030c 	and.w	r3, r3, #12
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d00d      	beq.n	8002ecc <HAL_RCC_GetSysClockFreq+0x40>
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	f200 80e1 	bhi.w	8003078 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d002      	beq.n	8002ec0 <HAL_RCC_GetSysClockFreq+0x34>
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	d003      	beq.n	8002ec6 <HAL_RCC_GetSysClockFreq+0x3a>
 8002ebe:	e0db      	b.n	8003078 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ec0:	4b73      	ldr	r3, [pc, #460]	; (8003090 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ec2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ec4:	e0db      	b.n	800307e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ec6:	4b73      	ldr	r3, [pc, #460]	; (8003094 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ec8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002eca:	e0d8      	b.n	800307e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ecc:	4b6f      	ldr	r3, [pc, #444]	; (800308c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ed4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002ed6:	4b6d      	ldr	r3, [pc, #436]	; (800308c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d063      	beq.n	8002faa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ee2:	4b6a      	ldr	r3, [pc, #424]	; (800308c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	099b      	lsrs	r3, r3, #6
 8002ee8:	2200      	movs	r2, #0
 8002eea:	63bb      	str	r3, [r7, #56]	; 0x38
 8002eec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef4:	633b      	str	r3, [r7, #48]	; 0x30
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8002efa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002efe:	4622      	mov	r2, r4
 8002f00:	462b      	mov	r3, r5
 8002f02:	f04f 0000 	mov.w	r0, #0
 8002f06:	f04f 0100 	mov.w	r1, #0
 8002f0a:	0159      	lsls	r1, r3, #5
 8002f0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f10:	0150      	lsls	r0, r2, #5
 8002f12:	4602      	mov	r2, r0
 8002f14:	460b      	mov	r3, r1
 8002f16:	4621      	mov	r1, r4
 8002f18:	1a51      	subs	r1, r2, r1
 8002f1a:	6139      	str	r1, [r7, #16]
 8002f1c:	4629      	mov	r1, r5
 8002f1e:	eb63 0301 	sbc.w	r3, r3, r1
 8002f22:	617b      	str	r3, [r7, #20]
 8002f24:	f04f 0200 	mov.w	r2, #0
 8002f28:	f04f 0300 	mov.w	r3, #0
 8002f2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f30:	4659      	mov	r1, fp
 8002f32:	018b      	lsls	r3, r1, #6
 8002f34:	4651      	mov	r1, sl
 8002f36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f3a:	4651      	mov	r1, sl
 8002f3c:	018a      	lsls	r2, r1, #6
 8002f3e:	4651      	mov	r1, sl
 8002f40:	ebb2 0801 	subs.w	r8, r2, r1
 8002f44:	4659      	mov	r1, fp
 8002f46:	eb63 0901 	sbc.w	r9, r3, r1
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	f04f 0300 	mov.w	r3, #0
 8002f52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f5e:	4690      	mov	r8, r2
 8002f60:	4699      	mov	r9, r3
 8002f62:	4623      	mov	r3, r4
 8002f64:	eb18 0303 	adds.w	r3, r8, r3
 8002f68:	60bb      	str	r3, [r7, #8]
 8002f6a:	462b      	mov	r3, r5
 8002f6c:	eb49 0303 	adc.w	r3, r9, r3
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	f04f 0200 	mov.w	r2, #0
 8002f76:	f04f 0300 	mov.w	r3, #0
 8002f7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f7e:	4629      	mov	r1, r5
 8002f80:	024b      	lsls	r3, r1, #9
 8002f82:	4621      	mov	r1, r4
 8002f84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f88:	4621      	mov	r1, r4
 8002f8a:	024a      	lsls	r2, r1, #9
 8002f8c:	4610      	mov	r0, r2
 8002f8e:	4619      	mov	r1, r3
 8002f90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f92:	2200      	movs	r2, #0
 8002f94:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f9c:	f7fd f9a8 	bl	80002f0 <__aeabi_uldivmod>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fa8:	e058      	b.n	800305c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002faa:	4b38      	ldr	r3, [pc, #224]	; (800308c <HAL_RCC_GetSysClockFreq+0x200>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	099b      	lsrs	r3, r3, #6
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fba:	623b      	str	r3, [r7, #32]
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	627b      	str	r3, [r7, #36]	; 0x24
 8002fc0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fc4:	4642      	mov	r2, r8
 8002fc6:	464b      	mov	r3, r9
 8002fc8:	f04f 0000 	mov.w	r0, #0
 8002fcc:	f04f 0100 	mov.w	r1, #0
 8002fd0:	0159      	lsls	r1, r3, #5
 8002fd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fd6:	0150      	lsls	r0, r2, #5
 8002fd8:	4602      	mov	r2, r0
 8002fda:	460b      	mov	r3, r1
 8002fdc:	4641      	mov	r1, r8
 8002fde:	ebb2 0a01 	subs.w	sl, r2, r1
 8002fe2:	4649      	mov	r1, r9
 8002fe4:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fe8:	f04f 0200 	mov.w	r2, #0
 8002fec:	f04f 0300 	mov.w	r3, #0
 8002ff0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ff4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ff8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ffc:	ebb2 040a 	subs.w	r4, r2, sl
 8003000:	eb63 050b 	sbc.w	r5, r3, fp
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	00eb      	lsls	r3, r5, #3
 800300e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003012:	00e2      	lsls	r2, r4, #3
 8003014:	4614      	mov	r4, r2
 8003016:	461d      	mov	r5, r3
 8003018:	4643      	mov	r3, r8
 800301a:	18e3      	adds	r3, r4, r3
 800301c:	603b      	str	r3, [r7, #0]
 800301e:	464b      	mov	r3, r9
 8003020:	eb45 0303 	adc.w	r3, r5, r3
 8003024:	607b      	str	r3, [r7, #4]
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	f04f 0300 	mov.w	r3, #0
 800302e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003032:	4629      	mov	r1, r5
 8003034:	028b      	lsls	r3, r1, #10
 8003036:	4621      	mov	r1, r4
 8003038:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800303c:	4621      	mov	r1, r4
 800303e:	028a      	lsls	r2, r1, #10
 8003040:	4610      	mov	r0, r2
 8003042:	4619      	mov	r1, r3
 8003044:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003046:	2200      	movs	r2, #0
 8003048:	61bb      	str	r3, [r7, #24]
 800304a:	61fa      	str	r2, [r7, #28]
 800304c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003050:	f7fd f94e 	bl	80002f0 <__aeabi_uldivmod>
 8003054:	4602      	mov	r2, r0
 8003056:	460b      	mov	r3, r1
 8003058:	4613      	mov	r3, r2
 800305a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800305c:	4b0b      	ldr	r3, [pc, #44]	; (800308c <HAL_RCC_GetSysClockFreq+0x200>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	0c1b      	lsrs	r3, r3, #16
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	3301      	adds	r3, #1
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800306c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800306e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003070:	fbb2 f3f3 	udiv	r3, r2, r3
 8003074:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003076:	e002      	b.n	800307e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003078:	4b05      	ldr	r3, [pc, #20]	; (8003090 <HAL_RCC_GetSysClockFreq+0x204>)
 800307a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800307c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800307e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003080:	4618      	mov	r0, r3
 8003082:	3750      	adds	r7, #80	; 0x50
 8003084:	46bd      	mov	sp, r7
 8003086:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800308a:	bf00      	nop
 800308c:	40023800 	.word	0x40023800
 8003090:	00f42400 	.word	0x00f42400
 8003094:	007a1200 	.word	0x007a1200

08003098 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800309c:	4b03      	ldr	r3, [pc, #12]	; (80030ac <HAL_RCC_GetHCLKFreq+0x14>)
 800309e:	681b      	ldr	r3, [r3, #0]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	20000000 	.word	0x20000000

080030b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030b4:	f7ff fff0 	bl	8003098 <HAL_RCC_GetHCLKFreq>
 80030b8:	4602      	mov	r2, r0
 80030ba:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	0a9b      	lsrs	r3, r3, #10
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	4903      	ldr	r1, [pc, #12]	; (80030d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030c6:	5ccb      	ldrb	r3, [r1, r3]
 80030c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	40023800 	.word	0x40023800
 80030d4:	08007048 	.word	0x08007048

080030d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030dc:	f7ff ffdc 	bl	8003098 <HAL_RCC_GetHCLKFreq>
 80030e0:	4602      	mov	r2, r0
 80030e2:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	0b5b      	lsrs	r3, r3, #13
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	4903      	ldr	r1, [pc, #12]	; (80030fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80030ee:	5ccb      	ldrb	r3, [r1, r3]
 80030f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40023800 	.word	0x40023800
 80030fc:	08007048 	.word	0x08007048

08003100 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b088      	sub	sp, #32
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800310c:	2300      	movs	r3, #0
 800310e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003110:	2300      	movs	r3, #0
 8003112:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003114:	2300      	movs	r3, #0
 8003116:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003118:	2300      	movs	r3, #0
 800311a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0301 	and.w	r3, r3, #1
 8003124:	2b00      	cmp	r3, #0
 8003126:	d012      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003128:	4b69      	ldr	r3, [pc, #420]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	4a68      	ldr	r2, [pc, #416]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800312e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003132:	6093      	str	r3, [r2, #8]
 8003134:	4b66      	ldr	r3, [pc, #408]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800313c:	4964      	ldr	r1, [pc, #400]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800313e:	4313      	orrs	r3, r2
 8003140:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800314a:	2301      	movs	r3, #1
 800314c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d017      	beq.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800315a:	4b5d      	ldr	r3, [pc, #372]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800315c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003160:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003168:	4959      	ldr	r1, [pc, #356]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800316a:	4313      	orrs	r3, r2
 800316c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003174:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003178:	d101      	bne.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800317a:	2301      	movs	r3, #1
 800317c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003186:	2301      	movs	r3, #1
 8003188:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d017      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003196:	4b4e      	ldr	r3, [pc, #312]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003198:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800319c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a4:	494a      	ldr	r1, [pc, #296]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031b4:	d101      	bne.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80031b6:	2301      	movs	r3, #1
 80031b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80031c2:	2301      	movs	r3, #1
 80031c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80031d2:	2301      	movs	r3, #1
 80031d4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0320 	and.w	r3, r3, #32
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 808b 	beq.w	80032fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80031e4:	4b3a      	ldr	r3, [pc, #232]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e8:	4a39      	ldr	r2, [pc, #228]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031ee:	6413      	str	r3, [r2, #64]	; 0x40
 80031f0:	4b37      	ldr	r3, [pc, #220]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80031f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80031fc:	4b35      	ldr	r3, [pc, #212]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a34      	ldr	r2, [pc, #208]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003206:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003208:	f7fd fff8 	bl	80011fc <HAL_GetTick>
 800320c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800320e:	e008      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003210:	f7fd fff4 	bl	80011fc <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b64      	cmp	r3, #100	; 0x64
 800321c:	d901      	bls.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e38f      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003222:	4b2c      	ldr	r3, [pc, #176]	; (80032d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0f0      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800322e:	4b28      	ldr	r3, [pc, #160]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003230:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003232:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003236:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d035      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003242:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	429a      	cmp	r2, r3
 800324a:	d02e      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800324c:	4b20      	ldr	r3, [pc, #128]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800324e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003250:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003254:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003256:	4b1e      	ldr	r3, [pc, #120]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003258:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800325a:	4a1d      	ldr	r2, [pc, #116]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800325c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003260:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003262:	4b1b      	ldr	r3, [pc, #108]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003266:	4a1a      	ldr	r2, [pc, #104]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003268:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800326c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800326e:	4a18      	ldr	r2, [pc, #96]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003274:	4b16      	ldr	r3, [pc, #88]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b01      	cmp	r3, #1
 800327e:	d114      	bne.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003280:	f7fd ffbc 	bl	80011fc <HAL_GetTick>
 8003284:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003286:	e00a      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003288:	f7fd ffb8 	bl	80011fc <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	f241 3288 	movw	r2, #5000	; 0x1388
 8003296:	4293      	cmp	r3, r2
 8003298:	d901      	bls.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e351      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800329e:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0ee      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80032b6:	d111      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80032b8:	4b05      	ldr	r3, [pc, #20]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032c4:	4b04      	ldr	r3, [pc, #16]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80032c6:	400b      	ands	r3, r1
 80032c8:	4901      	ldr	r1, [pc, #4]	; (80032d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	608b      	str	r3, [r1, #8]
 80032ce:	e00b      	b.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80032d0:	40023800 	.word	0x40023800
 80032d4:	40007000 	.word	0x40007000
 80032d8:	0ffffcff 	.word	0x0ffffcff
 80032dc:	4bac      	ldr	r3, [pc, #688]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	4aab      	ldr	r2, [pc, #684]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032e2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80032e6:	6093      	str	r3, [r2, #8]
 80032e8:	4ba9      	ldr	r3, [pc, #676]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f4:	49a6      	ldr	r1, [pc, #664]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0310 	and.w	r3, r3, #16
 8003302:	2b00      	cmp	r3, #0
 8003304:	d010      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003306:	4ba2      	ldr	r3, [pc, #648]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003308:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800330c:	4aa0      	ldr	r2, [pc, #640]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800330e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003312:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003316:	4b9e      	ldr	r3, [pc, #632]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003318:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003320:	499b      	ldr	r1, [pc, #620]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003322:	4313      	orrs	r3, r2
 8003324:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00a      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003334:	4b96      	ldr	r3, [pc, #600]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003336:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800333a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003342:	4993      	ldr	r1, [pc, #588]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003344:	4313      	orrs	r3, r2
 8003346:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00a      	beq.n	800336c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003356:	4b8e      	ldr	r3, [pc, #568]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003364:	498a      	ldr	r1, [pc, #552]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003366:	4313      	orrs	r3, r2
 8003368:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d00a      	beq.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003378:	4b85      	ldr	r3, [pc, #532]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800337a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003386:	4982      	ldr	r1, [pc, #520]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003388:	4313      	orrs	r3, r2
 800338a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00a      	beq.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800339a:	4b7d      	ldr	r3, [pc, #500]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800339c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a8:	4979      	ldr	r1, [pc, #484]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00a      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033bc:	4b74      	ldr	r3, [pc, #464]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c2:	f023 0203 	bic.w	r2, r3, #3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ca:	4971      	ldr	r1, [pc, #452]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00a      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033de:	4b6c      	ldr	r3, [pc, #432]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e4:	f023 020c 	bic.w	r2, r3, #12
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ec:	4968      	ldr	r1, [pc, #416]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00a      	beq.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003400:	4b63      	ldr	r3, [pc, #396]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003406:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800340e:	4960      	ldr	r1, [pc, #384]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003410:	4313      	orrs	r3, r2
 8003412:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00a      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003422:	4b5b      	ldr	r3, [pc, #364]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003428:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003430:	4957      	ldr	r1, [pc, #348]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003432:	4313      	orrs	r3, r2
 8003434:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00a      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003444:	4b52      	ldr	r3, [pc, #328]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003446:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800344a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003452:	494f      	ldr	r1, [pc, #316]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003454:	4313      	orrs	r3, r2
 8003456:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00a      	beq.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003466:	4b4a      	ldr	r3, [pc, #296]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003474:	4946      	ldr	r1, [pc, #280]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003476:	4313      	orrs	r3, r2
 8003478:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d00a      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003488:	4b41      	ldr	r3, [pc, #260]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800348a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800348e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003496:	493e      	ldr	r1, [pc, #248]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003498:	4313      	orrs	r3, r2
 800349a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00a      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80034aa:	4b39      	ldr	r3, [pc, #228]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034b8:	4935      	ldr	r1, [pc, #212]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d00a      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80034cc:	4b30      	ldr	r3, [pc, #192]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034d2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80034da:	492d      	ldr	r1, [pc, #180]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d011      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80034ee:	4b28      	ldr	r3, [pc, #160]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80034fc:	4924      	ldr	r1, [pc, #144]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003508:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800350c:	d101      	bne.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800350e:	2301      	movs	r3, #1
 8003510:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800351e:	2301      	movs	r3, #1
 8003520:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800352e:	4b18      	ldr	r3, [pc, #96]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003534:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800353c:	4914      	ldr	r1, [pc, #80]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00b      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003550:	4b0f      	ldr	r3, [pc, #60]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003556:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003560:	490b      	ldr	r1, [pc, #44]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003562:	4313      	orrs	r3, r2
 8003564:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d00f      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003574:	4b06      	ldr	r3, [pc, #24]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800357a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003584:	4902      	ldr	r1, [pc, #8]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003586:	4313      	orrs	r3, r2
 8003588:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800358c:	e002      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800358e:	bf00      	nop
 8003590:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00b      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80035a0:	4b8a      	ldr	r3, [pc, #552]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035a6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b0:	4986      	ldr	r1, [pc, #536]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00b      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80035c4:	4b81      	ldr	r3, [pc, #516]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035ca:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035d4:	497d      	ldr	r1, [pc, #500]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d006      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 80d6 	beq.w	800379c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80035f0:	4b76      	ldr	r3, [pc, #472]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a75      	ldr	r2, [pc, #468]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80035fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035fc:	f7fd fdfe 	bl	80011fc <HAL_GetTick>
 8003600:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003604:	f7fd fdfa 	bl	80011fc <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b64      	cmp	r3, #100	; 0x64
 8003610:	d901      	bls.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e195      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003616:	4b6d      	ldr	r3, [pc, #436]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f0      	bne.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d021      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003632:	2b00      	cmp	r3, #0
 8003634:	d11d      	bne.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003636:	4b65      	ldr	r3, [pc, #404]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003638:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800363c:	0c1b      	lsrs	r3, r3, #16
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003644:	4b61      	ldr	r3, [pc, #388]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003646:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800364a:	0e1b      	lsrs	r3, r3, #24
 800364c:	f003 030f 	and.w	r3, r3, #15
 8003650:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	019a      	lsls	r2, r3, #6
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	041b      	lsls	r3, r3, #16
 800365c:	431a      	orrs	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	061b      	lsls	r3, r3, #24
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	071b      	lsls	r3, r3, #28
 800366a:	4958      	ldr	r1, [pc, #352]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d004      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003682:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003686:	d00a      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003690:	2b00      	cmp	r3, #0
 8003692:	d02e      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003698:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800369c:	d129      	bne.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800369e:	4b4b      	ldr	r3, [pc, #300]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036a4:	0c1b      	lsrs	r3, r3, #16
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80036ac:	4b47      	ldr	r3, [pc, #284]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036b2:	0f1b      	lsrs	r3, r3, #28
 80036b4:	f003 0307 	and.w	r3, r3, #7
 80036b8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	019a      	lsls	r2, r3, #6
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	041b      	lsls	r3, r3, #16
 80036c4:	431a      	orrs	r2, r3
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	061b      	lsls	r3, r3, #24
 80036cc:	431a      	orrs	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	071b      	lsls	r3, r3, #28
 80036d2:	493e      	ldr	r1, [pc, #248]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80036da:	4b3c      	ldr	r3, [pc, #240]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036e0:	f023 021f 	bic.w	r2, r3, #31
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e8:	3b01      	subs	r3, #1
 80036ea:	4938      	ldr	r1, [pc, #224]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d01d      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80036fe:	4b33      	ldr	r3, [pc, #204]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003700:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003704:	0e1b      	lsrs	r3, r3, #24
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800370c:	4b2f      	ldr	r3, [pc, #188]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800370e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003712:	0f1b      	lsrs	r3, r3, #28
 8003714:	f003 0307 	and.w	r3, r3, #7
 8003718:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	019a      	lsls	r2, r3, #6
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	041b      	lsls	r3, r3, #16
 8003726:	431a      	orrs	r2, r3
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	061b      	lsls	r3, r3, #24
 800372c:	431a      	orrs	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	071b      	lsls	r3, r3, #28
 8003732:	4926      	ldr	r1, [pc, #152]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003734:	4313      	orrs	r3, r2
 8003736:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d011      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	019a      	lsls	r2, r3, #6
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	041b      	lsls	r3, r3, #16
 8003752:	431a      	orrs	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	061b      	lsls	r3, r3, #24
 800375a:	431a      	orrs	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	071b      	lsls	r3, r3, #28
 8003762:	491a      	ldr	r1, [pc, #104]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003764:	4313      	orrs	r3, r2
 8003766:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800376a:	4b18      	ldr	r3, [pc, #96]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a17      	ldr	r2, [pc, #92]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003770:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003774:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003776:	f7fd fd41 	bl	80011fc <HAL_GetTick>
 800377a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800377c:	e008      	b.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800377e:	f7fd fd3d 	bl	80011fc <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b64      	cmp	r3, #100	; 0x64
 800378a:	d901      	bls.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800378c:	2303      	movs	r3, #3
 800378e:	e0d8      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003790:	4b0e      	ldr	r3, [pc, #56]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d0f0      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	f040 80ce 	bne.w	8003940 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80037a4:	4b09      	ldr	r3, [pc, #36]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a08      	ldr	r2, [pc, #32]	; (80037cc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037b0:	f7fd fd24 	bl	80011fc <HAL_GetTick>
 80037b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80037b6:	e00b      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80037b8:	f7fd fd20 	bl	80011fc <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b64      	cmp	r3, #100	; 0x64
 80037c4:	d904      	bls.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e0bb      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80037ca:	bf00      	nop
 80037cc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80037d0:	4b5e      	ldr	r3, [pc, #376]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037dc:	d0ec      	beq.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d003      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d009      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d02e      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	2b00      	cmp	r3, #0
 8003804:	d12a      	bne.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003806:	4b51      	ldr	r3, [pc, #324]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003808:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800380c:	0c1b      	lsrs	r3, r3, #16
 800380e:	f003 0303 	and.w	r3, r3, #3
 8003812:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003814:	4b4d      	ldr	r3, [pc, #308]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800381a:	0f1b      	lsrs	r3, r3, #28
 800381c:	f003 0307 	and.w	r3, r3, #7
 8003820:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	019a      	lsls	r2, r3, #6
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	041b      	lsls	r3, r3, #16
 800382c:	431a      	orrs	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	061b      	lsls	r3, r3, #24
 8003834:	431a      	orrs	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	071b      	lsls	r3, r3, #28
 800383a:	4944      	ldr	r1, [pc, #272]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800383c:	4313      	orrs	r3, r2
 800383e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003842:	4b42      	ldr	r3, [pc, #264]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003844:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003848:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003850:	3b01      	subs	r3, #1
 8003852:	021b      	lsls	r3, r3, #8
 8003854:	493d      	ldr	r1, [pc, #244]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d022      	beq.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800386c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003870:	d11d      	bne.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003872:	4b36      	ldr	r3, [pc, #216]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003878:	0e1b      	lsrs	r3, r3, #24
 800387a:	f003 030f 	and.w	r3, r3, #15
 800387e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003880:	4b32      	ldr	r3, [pc, #200]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003886:	0f1b      	lsrs	r3, r3, #28
 8003888:	f003 0307 	and.w	r3, r3, #7
 800388c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	019a      	lsls	r2, r3, #6
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	041b      	lsls	r3, r3, #16
 800389a:	431a      	orrs	r2, r3
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	061b      	lsls	r3, r3, #24
 80038a0:	431a      	orrs	r2, r3
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	071b      	lsls	r3, r3, #28
 80038a6:	4929      	ldr	r1, [pc, #164]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038a8:	4313      	orrs	r3, r2
 80038aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0308 	and.w	r3, r3, #8
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d028      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80038ba:	4b24      	ldr	r3, [pc, #144]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c0:	0e1b      	lsrs	r3, r3, #24
 80038c2:	f003 030f 	and.w	r3, r3, #15
 80038c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80038c8:	4b20      	ldr	r3, [pc, #128]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ce:	0c1b      	lsrs	r3, r3, #16
 80038d0:	f003 0303 	and.w	r3, r3, #3
 80038d4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	019a      	lsls	r2, r3, #6
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	041b      	lsls	r3, r3, #16
 80038e0:	431a      	orrs	r2, r3
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	061b      	lsls	r3, r3, #24
 80038e6:	431a      	orrs	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	69db      	ldr	r3, [r3, #28]
 80038ec:	071b      	lsls	r3, r3, #28
 80038ee:	4917      	ldr	r1, [pc, #92]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80038f6:	4b15      	ldr	r3, [pc, #84]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80038f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003904:	4911      	ldr	r1, [pc, #68]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003906:	4313      	orrs	r3, r2
 8003908:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800390c:	4b0f      	ldr	r3, [pc, #60]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a0e      	ldr	r2, [pc, #56]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003912:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003916:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003918:	f7fd fc70 	bl	80011fc <HAL_GetTick>
 800391c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800391e:	e008      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003920:	f7fd fc6c 	bl	80011fc <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b64      	cmp	r3, #100	; 0x64
 800392c:	d901      	bls.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e007      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003932:	4b06      	ldr	r3, [pc, #24]	; (800394c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800393a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800393e:	d1ef      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3720      	adds	r7, #32
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	40023800 	.word	0x40023800

08003950 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e040      	b.n	80039e4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003966:	2b00      	cmp	r3, #0
 8003968:	d106      	bne.n	8003978 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7fd f9ec 	bl	8000d50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2224      	movs	r2, #36	; 0x24
 800397c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0201 	bic.w	r2, r2, #1
 800398c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f82c 	bl	80039ec <UART_SetConfig>
 8003994:	4603      	mov	r3, r0
 8003996:	2b01      	cmp	r3, #1
 8003998:	d101      	bne.n	800399e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e022      	b.n	80039e4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d002      	beq.n	80039ac <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 fa84 	bl	8003eb4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f042 0201 	orr.w	r2, r2, #1
 80039da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 fb0b 	bl	8003ff8 <UART_CheckIdleState>
 80039e2:	4603      	mov	r3, r0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b088      	sub	sp, #32
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039f4:	2300      	movs	r3, #0
 80039f6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	431a      	orrs	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	69db      	ldr	r3, [r3, #28]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	4ba6      	ldr	r3, [pc, #664]	; (8003cb0 <UART_SetConfig+0x2c4>)
 8003a18:	4013      	ands	r3, r2
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	6812      	ldr	r2, [r2, #0]
 8003a1e:	6979      	ldr	r1, [r7, #20]
 8003a20:	430b      	orrs	r3, r1
 8003a22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	68da      	ldr	r2, [r3, #12]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	430a      	orrs	r2, r1
 8003a38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a1b      	ldr	r3, [r3, #32]
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	697a      	ldr	r2, [r7, #20]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a94      	ldr	r2, [pc, #592]	; (8003cb4 <UART_SetConfig+0x2c8>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d120      	bne.n	8003aaa <UART_SetConfig+0xbe>
 8003a68:	4b93      	ldr	r3, [pc, #588]	; (8003cb8 <UART_SetConfig+0x2cc>)
 8003a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a6e:	f003 0303 	and.w	r3, r3, #3
 8003a72:	2b03      	cmp	r3, #3
 8003a74:	d816      	bhi.n	8003aa4 <UART_SetConfig+0xb8>
 8003a76:	a201      	add	r2, pc, #4	; (adr r2, 8003a7c <UART_SetConfig+0x90>)
 8003a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7c:	08003a8d 	.word	0x08003a8d
 8003a80:	08003a99 	.word	0x08003a99
 8003a84:	08003a93 	.word	0x08003a93
 8003a88:	08003a9f 	.word	0x08003a9f
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	77fb      	strb	r3, [r7, #31]
 8003a90:	e150      	b.n	8003d34 <UART_SetConfig+0x348>
 8003a92:	2302      	movs	r3, #2
 8003a94:	77fb      	strb	r3, [r7, #31]
 8003a96:	e14d      	b.n	8003d34 <UART_SetConfig+0x348>
 8003a98:	2304      	movs	r3, #4
 8003a9a:	77fb      	strb	r3, [r7, #31]
 8003a9c:	e14a      	b.n	8003d34 <UART_SetConfig+0x348>
 8003a9e:	2308      	movs	r3, #8
 8003aa0:	77fb      	strb	r3, [r7, #31]
 8003aa2:	e147      	b.n	8003d34 <UART_SetConfig+0x348>
 8003aa4:	2310      	movs	r3, #16
 8003aa6:	77fb      	strb	r3, [r7, #31]
 8003aa8:	e144      	b.n	8003d34 <UART_SetConfig+0x348>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a83      	ldr	r2, [pc, #524]	; (8003cbc <UART_SetConfig+0x2d0>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d132      	bne.n	8003b1a <UART_SetConfig+0x12e>
 8003ab4:	4b80      	ldr	r3, [pc, #512]	; (8003cb8 <UART_SetConfig+0x2cc>)
 8003ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b0c      	cmp	r3, #12
 8003ac0:	d828      	bhi.n	8003b14 <UART_SetConfig+0x128>
 8003ac2:	a201      	add	r2, pc, #4	; (adr r2, 8003ac8 <UART_SetConfig+0xdc>)
 8003ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac8:	08003afd 	.word	0x08003afd
 8003acc:	08003b15 	.word	0x08003b15
 8003ad0:	08003b15 	.word	0x08003b15
 8003ad4:	08003b15 	.word	0x08003b15
 8003ad8:	08003b09 	.word	0x08003b09
 8003adc:	08003b15 	.word	0x08003b15
 8003ae0:	08003b15 	.word	0x08003b15
 8003ae4:	08003b15 	.word	0x08003b15
 8003ae8:	08003b03 	.word	0x08003b03
 8003aec:	08003b15 	.word	0x08003b15
 8003af0:	08003b15 	.word	0x08003b15
 8003af4:	08003b15 	.word	0x08003b15
 8003af8:	08003b0f 	.word	0x08003b0f
 8003afc:	2300      	movs	r3, #0
 8003afe:	77fb      	strb	r3, [r7, #31]
 8003b00:	e118      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b02:	2302      	movs	r3, #2
 8003b04:	77fb      	strb	r3, [r7, #31]
 8003b06:	e115      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b08:	2304      	movs	r3, #4
 8003b0a:	77fb      	strb	r3, [r7, #31]
 8003b0c:	e112      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b0e:	2308      	movs	r3, #8
 8003b10:	77fb      	strb	r3, [r7, #31]
 8003b12:	e10f      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b14:	2310      	movs	r3, #16
 8003b16:	77fb      	strb	r3, [r7, #31]
 8003b18:	e10c      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a68      	ldr	r2, [pc, #416]	; (8003cc0 <UART_SetConfig+0x2d4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d120      	bne.n	8003b66 <UART_SetConfig+0x17a>
 8003b24:	4b64      	ldr	r3, [pc, #400]	; (8003cb8 <UART_SetConfig+0x2cc>)
 8003b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b2a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003b2e:	2b30      	cmp	r3, #48	; 0x30
 8003b30:	d013      	beq.n	8003b5a <UART_SetConfig+0x16e>
 8003b32:	2b30      	cmp	r3, #48	; 0x30
 8003b34:	d814      	bhi.n	8003b60 <UART_SetConfig+0x174>
 8003b36:	2b20      	cmp	r3, #32
 8003b38:	d009      	beq.n	8003b4e <UART_SetConfig+0x162>
 8003b3a:	2b20      	cmp	r3, #32
 8003b3c:	d810      	bhi.n	8003b60 <UART_SetConfig+0x174>
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d002      	beq.n	8003b48 <UART_SetConfig+0x15c>
 8003b42:	2b10      	cmp	r3, #16
 8003b44:	d006      	beq.n	8003b54 <UART_SetConfig+0x168>
 8003b46:	e00b      	b.n	8003b60 <UART_SetConfig+0x174>
 8003b48:	2300      	movs	r3, #0
 8003b4a:	77fb      	strb	r3, [r7, #31]
 8003b4c:	e0f2      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b4e:	2302      	movs	r3, #2
 8003b50:	77fb      	strb	r3, [r7, #31]
 8003b52:	e0ef      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b54:	2304      	movs	r3, #4
 8003b56:	77fb      	strb	r3, [r7, #31]
 8003b58:	e0ec      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b5a:	2308      	movs	r3, #8
 8003b5c:	77fb      	strb	r3, [r7, #31]
 8003b5e:	e0e9      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b60:	2310      	movs	r3, #16
 8003b62:	77fb      	strb	r3, [r7, #31]
 8003b64:	e0e6      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a56      	ldr	r2, [pc, #344]	; (8003cc4 <UART_SetConfig+0x2d8>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d120      	bne.n	8003bb2 <UART_SetConfig+0x1c6>
 8003b70:	4b51      	ldr	r3, [pc, #324]	; (8003cb8 <UART_SetConfig+0x2cc>)
 8003b72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b76:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003b7a:	2bc0      	cmp	r3, #192	; 0xc0
 8003b7c:	d013      	beq.n	8003ba6 <UART_SetConfig+0x1ba>
 8003b7e:	2bc0      	cmp	r3, #192	; 0xc0
 8003b80:	d814      	bhi.n	8003bac <UART_SetConfig+0x1c0>
 8003b82:	2b80      	cmp	r3, #128	; 0x80
 8003b84:	d009      	beq.n	8003b9a <UART_SetConfig+0x1ae>
 8003b86:	2b80      	cmp	r3, #128	; 0x80
 8003b88:	d810      	bhi.n	8003bac <UART_SetConfig+0x1c0>
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <UART_SetConfig+0x1a8>
 8003b8e:	2b40      	cmp	r3, #64	; 0x40
 8003b90:	d006      	beq.n	8003ba0 <UART_SetConfig+0x1b4>
 8003b92:	e00b      	b.n	8003bac <UART_SetConfig+0x1c0>
 8003b94:	2300      	movs	r3, #0
 8003b96:	77fb      	strb	r3, [r7, #31]
 8003b98:	e0cc      	b.n	8003d34 <UART_SetConfig+0x348>
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	77fb      	strb	r3, [r7, #31]
 8003b9e:	e0c9      	b.n	8003d34 <UART_SetConfig+0x348>
 8003ba0:	2304      	movs	r3, #4
 8003ba2:	77fb      	strb	r3, [r7, #31]
 8003ba4:	e0c6      	b.n	8003d34 <UART_SetConfig+0x348>
 8003ba6:	2308      	movs	r3, #8
 8003ba8:	77fb      	strb	r3, [r7, #31]
 8003baa:	e0c3      	b.n	8003d34 <UART_SetConfig+0x348>
 8003bac:	2310      	movs	r3, #16
 8003bae:	77fb      	strb	r3, [r7, #31]
 8003bb0:	e0c0      	b.n	8003d34 <UART_SetConfig+0x348>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a44      	ldr	r2, [pc, #272]	; (8003cc8 <UART_SetConfig+0x2dc>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d125      	bne.n	8003c08 <UART_SetConfig+0x21c>
 8003bbc:	4b3e      	ldr	r3, [pc, #248]	; (8003cb8 <UART_SetConfig+0x2cc>)
 8003bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bca:	d017      	beq.n	8003bfc <UART_SetConfig+0x210>
 8003bcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bd0:	d817      	bhi.n	8003c02 <UART_SetConfig+0x216>
 8003bd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bd6:	d00b      	beq.n	8003bf0 <UART_SetConfig+0x204>
 8003bd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bdc:	d811      	bhi.n	8003c02 <UART_SetConfig+0x216>
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <UART_SetConfig+0x1fe>
 8003be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003be6:	d006      	beq.n	8003bf6 <UART_SetConfig+0x20a>
 8003be8:	e00b      	b.n	8003c02 <UART_SetConfig+0x216>
 8003bea:	2300      	movs	r3, #0
 8003bec:	77fb      	strb	r3, [r7, #31]
 8003bee:	e0a1      	b.n	8003d34 <UART_SetConfig+0x348>
 8003bf0:	2302      	movs	r3, #2
 8003bf2:	77fb      	strb	r3, [r7, #31]
 8003bf4:	e09e      	b.n	8003d34 <UART_SetConfig+0x348>
 8003bf6:	2304      	movs	r3, #4
 8003bf8:	77fb      	strb	r3, [r7, #31]
 8003bfa:	e09b      	b.n	8003d34 <UART_SetConfig+0x348>
 8003bfc:	2308      	movs	r3, #8
 8003bfe:	77fb      	strb	r3, [r7, #31]
 8003c00:	e098      	b.n	8003d34 <UART_SetConfig+0x348>
 8003c02:	2310      	movs	r3, #16
 8003c04:	77fb      	strb	r3, [r7, #31]
 8003c06:	e095      	b.n	8003d34 <UART_SetConfig+0x348>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a2f      	ldr	r2, [pc, #188]	; (8003ccc <UART_SetConfig+0x2e0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d125      	bne.n	8003c5e <UART_SetConfig+0x272>
 8003c12:	4b29      	ldr	r3, [pc, #164]	; (8003cb8 <UART_SetConfig+0x2cc>)
 8003c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c18:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003c1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c20:	d017      	beq.n	8003c52 <UART_SetConfig+0x266>
 8003c22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c26:	d817      	bhi.n	8003c58 <UART_SetConfig+0x26c>
 8003c28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c2c:	d00b      	beq.n	8003c46 <UART_SetConfig+0x25a>
 8003c2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c32:	d811      	bhi.n	8003c58 <UART_SetConfig+0x26c>
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <UART_SetConfig+0x254>
 8003c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c3c:	d006      	beq.n	8003c4c <UART_SetConfig+0x260>
 8003c3e:	e00b      	b.n	8003c58 <UART_SetConfig+0x26c>
 8003c40:	2301      	movs	r3, #1
 8003c42:	77fb      	strb	r3, [r7, #31]
 8003c44:	e076      	b.n	8003d34 <UART_SetConfig+0x348>
 8003c46:	2302      	movs	r3, #2
 8003c48:	77fb      	strb	r3, [r7, #31]
 8003c4a:	e073      	b.n	8003d34 <UART_SetConfig+0x348>
 8003c4c:	2304      	movs	r3, #4
 8003c4e:	77fb      	strb	r3, [r7, #31]
 8003c50:	e070      	b.n	8003d34 <UART_SetConfig+0x348>
 8003c52:	2308      	movs	r3, #8
 8003c54:	77fb      	strb	r3, [r7, #31]
 8003c56:	e06d      	b.n	8003d34 <UART_SetConfig+0x348>
 8003c58:	2310      	movs	r3, #16
 8003c5a:	77fb      	strb	r3, [r7, #31]
 8003c5c:	e06a      	b.n	8003d34 <UART_SetConfig+0x348>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a1b      	ldr	r2, [pc, #108]	; (8003cd0 <UART_SetConfig+0x2e4>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d138      	bne.n	8003cda <UART_SetConfig+0x2ee>
 8003c68:	4b13      	ldr	r3, [pc, #76]	; (8003cb8 <UART_SetConfig+0x2cc>)
 8003c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003c72:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003c76:	d017      	beq.n	8003ca8 <UART_SetConfig+0x2bc>
 8003c78:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003c7c:	d82a      	bhi.n	8003cd4 <UART_SetConfig+0x2e8>
 8003c7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c82:	d00b      	beq.n	8003c9c <UART_SetConfig+0x2b0>
 8003c84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c88:	d824      	bhi.n	8003cd4 <UART_SetConfig+0x2e8>
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <UART_SetConfig+0x2aa>
 8003c8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c92:	d006      	beq.n	8003ca2 <UART_SetConfig+0x2b6>
 8003c94:	e01e      	b.n	8003cd4 <UART_SetConfig+0x2e8>
 8003c96:	2300      	movs	r3, #0
 8003c98:	77fb      	strb	r3, [r7, #31]
 8003c9a:	e04b      	b.n	8003d34 <UART_SetConfig+0x348>
 8003c9c:	2302      	movs	r3, #2
 8003c9e:	77fb      	strb	r3, [r7, #31]
 8003ca0:	e048      	b.n	8003d34 <UART_SetConfig+0x348>
 8003ca2:	2304      	movs	r3, #4
 8003ca4:	77fb      	strb	r3, [r7, #31]
 8003ca6:	e045      	b.n	8003d34 <UART_SetConfig+0x348>
 8003ca8:	2308      	movs	r3, #8
 8003caa:	77fb      	strb	r3, [r7, #31]
 8003cac:	e042      	b.n	8003d34 <UART_SetConfig+0x348>
 8003cae:	bf00      	nop
 8003cb0:	efff69f3 	.word	0xefff69f3
 8003cb4:	40011000 	.word	0x40011000
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	40004400 	.word	0x40004400
 8003cc0:	40004800 	.word	0x40004800
 8003cc4:	40004c00 	.word	0x40004c00
 8003cc8:	40005000 	.word	0x40005000
 8003ccc:	40011400 	.word	0x40011400
 8003cd0:	40007800 	.word	0x40007800
 8003cd4:	2310      	movs	r3, #16
 8003cd6:	77fb      	strb	r3, [r7, #31]
 8003cd8:	e02c      	b.n	8003d34 <UART_SetConfig+0x348>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a72      	ldr	r2, [pc, #456]	; (8003ea8 <UART_SetConfig+0x4bc>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d125      	bne.n	8003d30 <UART_SetConfig+0x344>
 8003ce4:	4b71      	ldr	r3, [pc, #452]	; (8003eac <UART_SetConfig+0x4c0>)
 8003ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003cee:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003cf2:	d017      	beq.n	8003d24 <UART_SetConfig+0x338>
 8003cf4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003cf8:	d817      	bhi.n	8003d2a <UART_SetConfig+0x33e>
 8003cfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cfe:	d00b      	beq.n	8003d18 <UART_SetConfig+0x32c>
 8003d00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d04:	d811      	bhi.n	8003d2a <UART_SetConfig+0x33e>
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d003      	beq.n	8003d12 <UART_SetConfig+0x326>
 8003d0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d0e:	d006      	beq.n	8003d1e <UART_SetConfig+0x332>
 8003d10:	e00b      	b.n	8003d2a <UART_SetConfig+0x33e>
 8003d12:	2300      	movs	r3, #0
 8003d14:	77fb      	strb	r3, [r7, #31]
 8003d16:	e00d      	b.n	8003d34 <UART_SetConfig+0x348>
 8003d18:	2302      	movs	r3, #2
 8003d1a:	77fb      	strb	r3, [r7, #31]
 8003d1c:	e00a      	b.n	8003d34 <UART_SetConfig+0x348>
 8003d1e:	2304      	movs	r3, #4
 8003d20:	77fb      	strb	r3, [r7, #31]
 8003d22:	e007      	b.n	8003d34 <UART_SetConfig+0x348>
 8003d24:	2308      	movs	r3, #8
 8003d26:	77fb      	strb	r3, [r7, #31]
 8003d28:	e004      	b.n	8003d34 <UART_SetConfig+0x348>
 8003d2a:	2310      	movs	r3, #16
 8003d2c:	77fb      	strb	r3, [r7, #31]
 8003d2e:	e001      	b.n	8003d34 <UART_SetConfig+0x348>
 8003d30:	2310      	movs	r3, #16
 8003d32:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d3c:	d15b      	bne.n	8003df6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003d3e:	7ffb      	ldrb	r3, [r7, #31]
 8003d40:	2b08      	cmp	r3, #8
 8003d42:	d828      	bhi.n	8003d96 <UART_SetConfig+0x3aa>
 8003d44:	a201      	add	r2, pc, #4	; (adr r2, 8003d4c <UART_SetConfig+0x360>)
 8003d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4a:	bf00      	nop
 8003d4c:	08003d71 	.word	0x08003d71
 8003d50:	08003d79 	.word	0x08003d79
 8003d54:	08003d81 	.word	0x08003d81
 8003d58:	08003d97 	.word	0x08003d97
 8003d5c:	08003d87 	.word	0x08003d87
 8003d60:	08003d97 	.word	0x08003d97
 8003d64:	08003d97 	.word	0x08003d97
 8003d68:	08003d97 	.word	0x08003d97
 8003d6c:	08003d8f 	.word	0x08003d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d70:	f7ff f99e 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 8003d74:	61b8      	str	r0, [r7, #24]
        break;
 8003d76:	e013      	b.n	8003da0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d78:	f7ff f9ae 	bl	80030d8 <HAL_RCC_GetPCLK2Freq>
 8003d7c:	61b8      	str	r0, [r7, #24]
        break;
 8003d7e:	e00f      	b.n	8003da0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d80:	4b4b      	ldr	r3, [pc, #300]	; (8003eb0 <UART_SetConfig+0x4c4>)
 8003d82:	61bb      	str	r3, [r7, #24]
        break;
 8003d84:	e00c      	b.n	8003da0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d86:	f7ff f881 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 8003d8a:	61b8      	str	r0, [r7, #24]
        break;
 8003d8c:	e008      	b.n	8003da0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d92:	61bb      	str	r3, [r7, #24]
        break;
 8003d94:	e004      	b.n	8003da0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	77bb      	strb	r3, [r7, #30]
        break;
 8003d9e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d074      	beq.n	8003e90 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003da6:	69bb      	ldr	r3, [r7, #24]
 8003da8:	005a      	lsls	r2, r3, #1
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	085b      	lsrs	r3, r3, #1
 8003db0:	441a      	add	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	2b0f      	cmp	r3, #15
 8003dc0:	d916      	bls.n	8003df0 <UART_SetConfig+0x404>
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dc8:	d212      	bcs.n	8003df0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	f023 030f 	bic.w	r3, r3, #15
 8003dd2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	085b      	lsrs	r3, r3, #1
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	89fb      	ldrh	r3, [r7, #14]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	89fa      	ldrh	r2, [r7, #14]
 8003dec:	60da      	str	r2, [r3, #12]
 8003dee:	e04f      	b.n	8003e90 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	77bb      	strb	r3, [r7, #30]
 8003df4:	e04c      	b.n	8003e90 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003df6:	7ffb      	ldrb	r3, [r7, #31]
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d828      	bhi.n	8003e4e <UART_SetConfig+0x462>
 8003dfc:	a201      	add	r2, pc, #4	; (adr r2, 8003e04 <UART_SetConfig+0x418>)
 8003dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e02:	bf00      	nop
 8003e04:	08003e29 	.word	0x08003e29
 8003e08:	08003e31 	.word	0x08003e31
 8003e0c:	08003e39 	.word	0x08003e39
 8003e10:	08003e4f 	.word	0x08003e4f
 8003e14:	08003e3f 	.word	0x08003e3f
 8003e18:	08003e4f 	.word	0x08003e4f
 8003e1c:	08003e4f 	.word	0x08003e4f
 8003e20:	08003e4f 	.word	0x08003e4f
 8003e24:	08003e47 	.word	0x08003e47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e28:	f7ff f942 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 8003e2c:	61b8      	str	r0, [r7, #24]
        break;
 8003e2e:	e013      	b.n	8003e58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e30:	f7ff f952 	bl	80030d8 <HAL_RCC_GetPCLK2Freq>
 8003e34:	61b8      	str	r0, [r7, #24]
        break;
 8003e36:	e00f      	b.n	8003e58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e38:	4b1d      	ldr	r3, [pc, #116]	; (8003eb0 <UART_SetConfig+0x4c4>)
 8003e3a:	61bb      	str	r3, [r7, #24]
        break;
 8003e3c:	e00c      	b.n	8003e58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e3e:	f7ff f825 	bl	8002e8c <HAL_RCC_GetSysClockFreq>
 8003e42:	61b8      	str	r0, [r7, #24]
        break;
 8003e44:	e008      	b.n	8003e58 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e4a:	61bb      	str	r3, [r7, #24]
        break;
 8003e4c:	e004      	b.n	8003e58 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	77bb      	strb	r3, [r7, #30]
        break;
 8003e56:	bf00      	nop
    }

    if (pclk != 0U)
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d018      	beq.n	8003e90 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	085a      	lsrs	r2, r3, #1
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	441a      	add	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e70:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	2b0f      	cmp	r3, #15
 8003e76:	d909      	bls.n	8003e8c <UART_SetConfig+0x4a0>
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e7e:	d205      	bcs.n	8003e8c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	60da      	str	r2, [r3, #12]
 8003e8a:	e001      	b.n	8003e90 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003e9c:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3720      	adds	r7, #32
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	40007c00 	.word	0x40007c00
 8003eac:	40023800 	.word	0x40023800
 8003eb0:	00f42400 	.word	0x00f42400

08003eb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec0:	f003 0301 	and.w	r3, r3, #1
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	f003 0304 	and.w	r3, r3, #4
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	f003 0308 	and.w	r3, r3, #8
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	f003 0310 	and.w	r3, r3, #16
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	f003 0320 	and.w	r3, r3, #32
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d01a      	beq.n	8003fca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fb2:	d10a      	bne.n	8003fca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00a      	beq.n	8003fec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	430a      	orrs	r2, r1
 8003fea:	605a      	str	r2, [r3, #4]
  }
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af02      	add	r7, sp, #8
 8003ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004008:	f7fd f8f8 	bl	80011fc <HAL_GetTick>
 800400c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0308 	and.w	r3, r3, #8
 8004018:	2b08      	cmp	r3, #8
 800401a:	d10e      	bne.n	800403a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800401c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f831 	bl	8004092 <UART_WaitOnFlagUntilTimeout>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e027      	b.n	800408a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	2b04      	cmp	r3, #4
 8004046:	d10e      	bne.n	8004066 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004048:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800404c:	9300      	str	r3, [sp, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 f81b 	bl	8004092 <UART_WaitOnFlagUntilTimeout>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e011      	b.n	800408a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2220      	movs	r2, #32
 800406a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2220      	movs	r2, #32
 8004070:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b09c      	sub	sp, #112	; 0x70
 8004096:	af00      	add	r7, sp, #0
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	603b      	str	r3, [r7, #0]
 800409e:	4613      	mov	r3, r2
 80040a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040a2:	e0a7      	b.n	80041f4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040aa:	f000 80a3 	beq.w	80041f4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ae:	f7fd f8a5 	bl	80011fc <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d302      	bcc.n	80040c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80040be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d13f      	bne.n	8004144 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040cc:	e853 3f00 	ldrex	r3, [r3]
 80040d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80040d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80040d8:	667b      	str	r3, [r7, #100]	; 0x64
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	461a      	mov	r2, r3
 80040e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040e4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80040e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80040ea:	e841 2300 	strex	r3, r2, [r1]
 80040ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80040f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1e6      	bne.n	80040c4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	3308      	adds	r3, #8
 80040fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004100:	e853 3f00 	ldrex	r3, [r3]
 8004104:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004108:	f023 0301 	bic.w	r3, r3, #1
 800410c:	663b      	str	r3, [r7, #96]	; 0x60
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	3308      	adds	r3, #8
 8004114:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004116:	64ba      	str	r2, [r7, #72]	; 0x48
 8004118:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800411a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800411c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800411e:	e841 2300 	strex	r3, r2, [r1]
 8004122:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004124:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1e5      	bne.n	80040f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2220      	movs	r2, #32
 800412e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2220      	movs	r2, #32
 8004134:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e068      	b.n	8004216 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0304 	and.w	r3, r3, #4
 800414e:	2b00      	cmp	r3, #0
 8004150:	d050      	beq.n	80041f4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	69db      	ldr	r3, [r3, #28]
 8004158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800415c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004160:	d148      	bne.n	80041f4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800416a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004174:	e853 3f00 	ldrex	r3, [r3]
 8004178:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800417a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004180:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	461a      	mov	r2, r3
 8004188:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800418a:	637b      	str	r3, [r7, #52]	; 0x34
 800418c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004190:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004192:	e841 2300 	strex	r3, r2, [r1]
 8004196:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1e6      	bne.n	800416c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3308      	adds	r3, #8
 80041a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	e853 3f00 	ldrex	r3, [r3]
 80041ac:	613b      	str	r3, [r7, #16]
   return(result);
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	f023 0301 	bic.w	r3, r3, #1
 80041b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	3308      	adds	r3, #8
 80041bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80041be:	623a      	str	r2, [r7, #32]
 80041c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c2:	69f9      	ldr	r1, [r7, #28]
 80041c4:	6a3a      	ldr	r2, [r7, #32]
 80041c6:	e841 2300 	strex	r3, r2, [r1]
 80041ca:	61bb      	str	r3, [r7, #24]
   return(result);
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1e5      	bne.n	800419e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2220      	movs	r2, #32
 80041d6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2220      	movs	r2, #32
 80041e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e010      	b.n	8004216 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	69da      	ldr	r2, [r3, #28]
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	4013      	ands	r3, r2
 80041fe:	68ba      	ldr	r2, [r7, #8]
 8004200:	429a      	cmp	r2, r3
 8004202:	bf0c      	ite	eq
 8004204:	2301      	moveq	r3, #1
 8004206:	2300      	movne	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	461a      	mov	r2, r3
 800420c:	79fb      	ldrb	r3, [r7, #7]
 800420e:	429a      	cmp	r2, r3
 8004210:	f43f af48 	beq.w	80040a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3770      	adds	r7, #112	; 0x70
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
	...

08004220 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004220:	b084      	sub	sp, #16
 8004222:	b580      	push	{r7, lr}
 8004224:	b084      	sub	sp, #16
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
 800422a:	f107 001c 	add.w	r0, r7, #28
 800422e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004234:	2b01      	cmp	r3, #1
 8004236:	d120      	bne.n	800427a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	4b20      	ldr	r3, [pc, #128]	; (80042cc <USB_CoreInit+0xac>)
 800424a:	4013      	ands	r3, r2
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800425c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800425e:	2b01      	cmp	r3, #1
 8004260:	d105      	bne.n	800426e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fa96 	bl	80047a0 <USB_CoreReset>
 8004274:	4603      	mov	r3, r0
 8004276:	73fb      	strb	r3, [r7, #15]
 8004278:	e010      	b.n	800429c <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 fa8a 	bl	80047a0 <USB_CoreReset>
 800428c:	4603      	mov	r3, r0
 800428e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004294:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800429c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d10b      	bne.n	80042ba <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f043 0206 	orr.w	r2, r3, #6
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f043 0220 	orr.w	r2, r3, #32
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042c6:	b004      	add	sp, #16
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	ffbdffbf 	.word	0xffbdffbf

080042d0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f023 0201 	bic.w	r2, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	460b      	mov	r3, r1
 80042fc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80042fe:	2300      	movs	r3, #0
 8004300:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800430e:	78fb      	ldrb	r3, [r7, #3]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d115      	bne.n	8004340 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004320:	2001      	movs	r0, #1
 8004322:	f7fc ff77 	bl	8001214 <HAL_Delay>
      ms++;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3301      	adds	r3, #1
 800432a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 fa29 	bl	8004784 <USB_GetMode>
 8004332:	4603      	mov	r3, r0
 8004334:	2b01      	cmp	r3, #1
 8004336:	d01e      	beq.n	8004376 <USB_SetCurrentMode+0x84>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2b31      	cmp	r3, #49	; 0x31
 800433c:	d9f0      	bls.n	8004320 <USB_SetCurrentMode+0x2e>
 800433e:	e01a      	b.n	8004376 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004340:	78fb      	ldrb	r3, [r7, #3]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d115      	bne.n	8004372 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004352:	2001      	movs	r0, #1
 8004354:	f7fc ff5e 	bl	8001214 <HAL_Delay>
      ms++;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	3301      	adds	r3, #1
 800435c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 fa10 	bl	8004784 <USB_GetMode>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d005      	beq.n	8004376 <USB_SetCurrentMode+0x84>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2b31      	cmp	r3, #49	; 0x31
 800436e:	d9f0      	bls.n	8004352 <USB_SetCurrentMode+0x60>
 8004370:	e001      	b.n	8004376 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e005      	b.n	8004382 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2b32      	cmp	r3, #50	; 0x32
 800437a:	d101      	bne.n	8004380 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e000      	b.n	8004382 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
	...

0800438c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800438c:	b084      	sub	sp, #16
 800438e:	b580      	push	{r7, lr}
 8004390:	b086      	sub	sp, #24
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
 8004396:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800439a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800439e:	2300      	movs	r3, #0
 80043a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80043a6:	2300      	movs	r3, #0
 80043a8:	613b      	str	r3, [r7, #16]
 80043aa:	e009      	b.n	80043c0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	3340      	adds	r3, #64	; 0x40
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	2200      	movs	r2, #0
 80043b8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	3301      	adds	r3, #1
 80043be:	613b      	str	r3, [r7, #16]
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	2b0e      	cmp	r3, #14
 80043c4:	d9f2      	bls.n	80043ac <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80043c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d11c      	bne.n	8004406 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80043da:	f043 0302 	orr.w	r3, r3, #2
 80043de:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	e005      	b.n	8004412 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800440a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004418:	461a      	mov	r2, r3
 800441a:	2300      	movs	r3, #0
 800441c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004424:	4619      	mov	r1, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800442c:	461a      	mov	r2, r3
 800442e:	680b      	ldr	r3, [r1, #0]
 8004430:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004434:	2b01      	cmp	r3, #1
 8004436:	d10c      	bne.n	8004452 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443a:	2b00      	cmp	r3, #0
 800443c:	d104      	bne.n	8004448 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800443e:	2100      	movs	r1, #0
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 f965 	bl	8004710 <USB_SetDevSpeed>
 8004446:	e008      	b.n	800445a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004448:	2101      	movs	r1, #1
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f000 f960 	bl	8004710 <USB_SetDevSpeed>
 8004450:	e003      	b.n	800445a <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004452:	2103      	movs	r1, #3
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 f95b 	bl	8004710 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800445a:	2110      	movs	r1, #16
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 f8f3 	bl	8004648 <USB_FlushTxFifo>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d001      	beq.n	800446c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f91f 	bl	80046b0 <USB_FlushRxFifo>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d001      	beq.n	800447c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004482:	461a      	mov	r2, r3
 8004484:	2300      	movs	r3, #0
 8004486:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800448e:	461a      	mov	r2, r3
 8004490:	2300      	movs	r3, #0
 8004492:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800449a:	461a      	mov	r2, r3
 800449c:	2300      	movs	r3, #0
 800449e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044a0:	2300      	movs	r3, #0
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	e043      	b.n	800452e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	015a      	lsls	r2, r3, #5
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	4413      	add	r3, r2
 80044ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80044b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044bc:	d118      	bne.n	80044f0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d10a      	bne.n	80044da <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	015a      	lsls	r2, r3, #5
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044d0:	461a      	mov	r2, r3
 80044d2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80044d6:	6013      	str	r3, [r2, #0]
 80044d8:	e013      	b.n	8004502 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	015a      	lsls	r2, r3, #5
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	4413      	add	r3, r2
 80044e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044e6:	461a      	mov	r2, r3
 80044e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	e008      	b.n	8004502 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	015a      	lsls	r2, r3, #5
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4413      	add	r3, r2
 80044f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044fc:	461a      	mov	r2, r3
 80044fe:	2300      	movs	r3, #0
 8004500:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	015a      	lsls	r2, r3, #5
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	4413      	add	r3, r2
 800450a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800450e:	461a      	mov	r2, r3
 8004510:	2300      	movs	r3, #0
 8004512:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	015a      	lsls	r2, r3, #5
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4413      	add	r3, r2
 800451c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004520:	461a      	mov	r2, r3
 8004522:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004526:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	3301      	adds	r3, #1
 800452c:	613b      	str	r3, [r7, #16]
 800452e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	429a      	cmp	r2, r3
 8004534:	d3b7      	bcc.n	80044a6 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004536:	2300      	movs	r3, #0
 8004538:	613b      	str	r3, [r7, #16]
 800453a:	e043      	b.n	80045c4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	015a      	lsls	r2, r3, #5
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	4413      	add	r3, r2
 8004544:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800454e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004552:	d118      	bne.n	8004586 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10a      	bne.n	8004570 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	015a      	lsls	r2, r3, #5
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	4413      	add	r3, r2
 8004562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004566:	461a      	mov	r2, r3
 8004568:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800456c:	6013      	str	r3, [r2, #0]
 800456e:	e013      	b.n	8004598 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	015a      	lsls	r2, r3, #5
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4413      	add	r3, r2
 8004578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800457c:	461a      	mov	r2, r3
 800457e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004582:	6013      	str	r3, [r2, #0]
 8004584:	e008      	b.n	8004598 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	015a      	lsls	r2, r3, #5
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4413      	add	r3, r2
 800458e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004592:	461a      	mov	r2, r3
 8004594:	2300      	movs	r3, #0
 8004596:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	015a      	lsls	r2, r3, #5
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4413      	add	r3, r2
 80045a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045a4:	461a      	mov	r2, r3
 80045a6:	2300      	movs	r3, #0
 80045a8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	015a      	lsls	r2, r3, #5
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	4413      	add	r3, r2
 80045b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045b6:	461a      	mov	r2, r3
 80045b8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80045bc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	3301      	adds	r3, #1
 80045c2:	613b      	str	r3, [r7, #16]
 80045c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c6:	693a      	ldr	r2, [r7, #16]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d3b7      	bcc.n	800453c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045de:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80045ec:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80045ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d105      	bne.n	8004600 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	699b      	ldr	r3, [r3, #24]
 80045f8:	f043 0210 	orr.w	r2, r3, #16
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	699a      	ldr	r2, [r3, #24]
 8004604:	4b0e      	ldr	r3, [pc, #56]	; (8004640 <USB_DevInit+0x2b4>)
 8004606:	4313      	orrs	r3, r2
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800460c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800460e:	2b00      	cmp	r3, #0
 8004610:	d005      	beq.n	800461e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	f043 0208 	orr.w	r2, r3, #8
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800461e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004620:	2b01      	cmp	r3, #1
 8004622:	d105      	bne.n	8004630 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	699a      	ldr	r2, [r3, #24]
 8004628:	4b06      	ldr	r3, [pc, #24]	; (8004644 <USB_DevInit+0x2b8>)
 800462a:	4313      	orrs	r3, r2
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004630:	7dfb      	ldrb	r3, [r7, #23]
}
 8004632:	4618      	mov	r0, r3
 8004634:	3718      	adds	r7, #24
 8004636:	46bd      	mov	sp, r7
 8004638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800463c:	b004      	add	sp, #16
 800463e:	4770      	bx	lr
 8004640:	803c3800 	.word	0x803c3800
 8004644:	40000004 	.word	0x40000004

08004648 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004648:	b480      	push	{r7}
 800464a:	b085      	sub	sp, #20
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004652:	2300      	movs	r3, #0
 8004654:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	3301      	adds	r3, #1
 800465a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4a13      	ldr	r2, [pc, #76]	; (80046ac <USB_FlushTxFifo+0x64>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d901      	bls.n	8004668 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e01b      	b.n	80046a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	2b00      	cmp	r3, #0
 800466e:	daf2      	bge.n	8004656 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	019b      	lsls	r3, r3, #6
 8004678:	f043 0220 	orr.w	r2, r3, #32
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	3301      	adds	r3, #1
 8004684:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	4a08      	ldr	r2, [pc, #32]	; (80046ac <USB_FlushTxFifo+0x64>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d901      	bls.n	8004692 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e006      	b.n	80046a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	f003 0320 	and.w	r3, r3, #32
 800469a:	2b20      	cmp	r3, #32
 800469c:	d0f0      	beq.n	8004680 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3714      	adds	r7, #20
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	00030d40 	.word	0x00030d40

080046b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80046b8:	2300      	movs	r3, #0
 80046ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	3301      	adds	r3, #1
 80046c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	4a11      	ldr	r2, [pc, #68]	; (800470c <USB_FlushRxFifo+0x5c>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d901      	bls.n	80046ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80046ca:	2303      	movs	r3, #3
 80046cc:	e018      	b.n	8004700 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	daf2      	bge.n	80046bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80046d6:	2300      	movs	r3, #0
 80046d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2210      	movs	r2, #16
 80046de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	3301      	adds	r3, #1
 80046e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	4a08      	ldr	r2, [pc, #32]	; (800470c <USB_FlushRxFifo+0x5c>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d901      	bls.n	80046f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e006      	b.n	8004700 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	f003 0310 	and.w	r3, r3, #16
 80046fa:	2b10      	cmp	r3, #16
 80046fc:	d0f0      	beq.n	80046e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3714      	adds	r7, #20
 8004704:	46bd      	mov	sp, r7
 8004706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470a:	4770      	bx	lr
 800470c:	00030d40 	.word	0x00030d40

08004710 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	460b      	mov	r3, r1
 800471a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	78fb      	ldrb	r3, [r7, #3]
 800472a:	68f9      	ldr	r1, [r7, #12]
 800472c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004730:	4313      	orrs	r3, r2
 8004732:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3714      	adds	r7, #20
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr

08004742 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004742:	b480      	push	{r7}
 8004744:	b085      	sub	sp, #20
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800475c:	f023 0303 	bic.w	r3, r3, #3
 8004760:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004770:	f043 0302 	orr.w	r3, r3, #2
 8004774:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3714      	adds	r7, #20
 800477c:	46bd      	mov	sp, r7
 800477e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004782:	4770      	bx	lr

08004784 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	695b      	ldr	r3, [r3, #20]
 8004790:	f003 0301 	and.w	r3, r3, #1
}
 8004794:	4618      	mov	r0, r3
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80047a8:	2300      	movs	r3, #0
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	3301      	adds	r3, #1
 80047b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	4a13      	ldr	r2, [pc, #76]	; (8004804 <USB_CoreReset+0x64>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d901      	bls.n	80047be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e01b      	b.n	80047f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	daf2      	bge.n	80047ac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80047c6:	2300      	movs	r3, #0
 80047c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	f043 0201 	orr.w	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	3301      	adds	r3, #1
 80047da:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4a09      	ldr	r2, [pc, #36]	; (8004804 <USB_CoreReset+0x64>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d901      	bls.n	80047e8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e006      	b.n	80047f6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	f003 0301 	and.w	r3, r3, #1
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d0f0      	beq.n	80047d6 <USB_CoreReset+0x36>

  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3714      	adds	r7, #20
 80047fa:	46bd      	mov	sp, r7
 80047fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	00030d40 	.word	0x00030d40

08004808 <__cvt>:
 8004808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800480a:	ed2d 8b02 	vpush	{d8}
 800480e:	eeb0 8b40 	vmov.f64	d8, d0
 8004812:	b085      	sub	sp, #20
 8004814:	4617      	mov	r7, r2
 8004816:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004818:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800481a:	ee18 2a90 	vmov	r2, s17
 800481e:	f025 0520 	bic.w	r5, r5, #32
 8004822:	2a00      	cmp	r2, #0
 8004824:	bfb6      	itet	lt
 8004826:	222d      	movlt	r2, #45	; 0x2d
 8004828:	2200      	movge	r2, #0
 800482a:	eeb1 8b40 	vneglt.f64	d8, d0
 800482e:	2d46      	cmp	r5, #70	; 0x46
 8004830:	460c      	mov	r4, r1
 8004832:	701a      	strb	r2, [r3, #0]
 8004834:	d004      	beq.n	8004840 <__cvt+0x38>
 8004836:	2d45      	cmp	r5, #69	; 0x45
 8004838:	d100      	bne.n	800483c <__cvt+0x34>
 800483a:	3401      	adds	r4, #1
 800483c:	2102      	movs	r1, #2
 800483e:	e000      	b.n	8004842 <__cvt+0x3a>
 8004840:	2103      	movs	r1, #3
 8004842:	ab03      	add	r3, sp, #12
 8004844:	9301      	str	r3, [sp, #4]
 8004846:	ab02      	add	r3, sp, #8
 8004848:	9300      	str	r3, [sp, #0]
 800484a:	4622      	mov	r2, r4
 800484c:	4633      	mov	r3, r6
 800484e:	eeb0 0b48 	vmov.f64	d0, d8
 8004852:	f000 fe21 	bl	8005498 <_dtoa_r>
 8004856:	2d47      	cmp	r5, #71	; 0x47
 8004858:	d101      	bne.n	800485e <__cvt+0x56>
 800485a:	07fb      	lsls	r3, r7, #31
 800485c:	d51a      	bpl.n	8004894 <__cvt+0x8c>
 800485e:	2d46      	cmp	r5, #70	; 0x46
 8004860:	eb00 0204 	add.w	r2, r0, r4
 8004864:	d10c      	bne.n	8004880 <__cvt+0x78>
 8004866:	7803      	ldrb	r3, [r0, #0]
 8004868:	2b30      	cmp	r3, #48	; 0x30
 800486a:	d107      	bne.n	800487c <__cvt+0x74>
 800486c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004874:	bf1c      	itt	ne
 8004876:	f1c4 0401 	rsbne	r4, r4, #1
 800487a:	6034      	strne	r4, [r6, #0]
 800487c:	6833      	ldr	r3, [r6, #0]
 800487e:	441a      	add	r2, r3
 8004880:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004888:	bf08      	it	eq
 800488a:	9203      	streq	r2, [sp, #12]
 800488c:	2130      	movs	r1, #48	; 0x30
 800488e:	9b03      	ldr	r3, [sp, #12]
 8004890:	4293      	cmp	r3, r2
 8004892:	d307      	bcc.n	80048a4 <__cvt+0x9c>
 8004894:	9b03      	ldr	r3, [sp, #12]
 8004896:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004898:	1a1b      	subs	r3, r3, r0
 800489a:	6013      	str	r3, [r2, #0]
 800489c:	b005      	add	sp, #20
 800489e:	ecbd 8b02 	vpop	{d8}
 80048a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048a4:	1c5c      	adds	r4, r3, #1
 80048a6:	9403      	str	r4, [sp, #12]
 80048a8:	7019      	strb	r1, [r3, #0]
 80048aa:	e7f0      	b.n	800488e <__cvt+0x86>

080048ac <__exponent>:
 80048ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048ae:	4603      	mov	r3, r0
 80048b0:	2900      	cmp	r1, #0
 80048b2:	bfb8      	it	lt
 80048b4:	4249      	neglt	r1, r1
 80048b6:	f803 2b02 	strb.w	r2, [r3], #2
 80048ba:	bfb4      	ite	lt
 80048bc:	222d      	movlt	r2, #45	; 0x2d
 80048be:	222b      	movge	r2, #43	; 0x2b
 80048c0:	2909      	cmp	r1, #9
 80048c2:	7042      	strb	r2, [r0, #1]
 80048c4:	dd2a      	ble.n	800491c <__exponent+0x70>
 80048c6:	f10d 0207 	add.w	r2, sp, #7
 80048ca:	4617      	mov	r7, r2
 80048cc:	260a      	movs	r6, #10
 80048ce:	4694      	mov	ip, r2
 80048d0:	fb91 f5f6 	sdiv	r5, r1, r6
 80048d4:	fb06 1415 	mls	r4, r6, r5, r1
 80048d8:	3430      	adds	r4, #48	; 0x30
 80048da:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80048de:	460c      	mov	r4, r1
 80048e0:	2c63      	cmp	r4, #99	; 0x63
 80048e2:	f102 32ff 	add.w	r2, r2, #4294967295
 80048e6:	4629      	mov	r1, r5
 80048e8:	dcf1      	bgt.n	80048ce <__exponent+0x22>
 80048ea:	3130      	adds	r1, #48	; 0x30
 80048ec:	f1ac 0402 	sub.w	r4, ip, #2
 80048f0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80048f4:	1c41      	adds	r1, r0, #1
 80048f6:	4622      	mov	r2, r4
 80048f8:	42ba      	cmp	r2, r7
 80048fa:	d30a      	bcc.n	8004912 <__exponent+0x66>
 80048fc:	f10d 0209 	add.w	r2, sp, #9
 8004900:	eba2 020c 	sub.w	r2, r2, ip
 8004904:	42bc      	cmp	r4, r7
 8004906:	bf88      	it	hi
 8004908:	2200      	movhi	r2, #0
 800490a:	4413      	add	r3, r2
 800490c:	1a18      	subs	r0, r3, r0
 800490e:	b003      	add	sp, #12
 8004910:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004912:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004916:	f801 5f01 	strb.w	r5, [r1, #1]!
 800491a:	e7ed      	b.n	80048f8 <__exponent+0x4c>
 800491c:	2330      	movs	r3, #48	; 0x30
 800491e:	3130      	adds	r1, #48	; 0x30
 8004920:	7083      	strb	r3, [r0, #2]
 8004922:	70c1      	strb	r1, [r0, #3]
 8004924:	1d03      	adds	r3, r0, #4
 8004926:	e7f1      	b.n	800490c <__exponent+0x60>

08004928 <_printf_float>:
 8004928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800492c:	b08b      	sub	sp, #44	; 0x2c
 800492e:	460c      	mov	r4, r1
 8004930:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004934:	4616      	mov	r6, r2
 8004936:	461f      	mov	r7, r3
 8004938:	4605      	mov	r5, r0
 800493a:	f000 fcad 	bl	8005298 <_localeconv_r>
 800493e:	f8d0 b000 	ldr.w	fp, [r0]
 8004942:	4658      	mov	r0, fp
 8004944:	f7fb fccc 	bl	80002e0 <strlen>
 8004948:	2300      	movs	r3, #0
 800494a:	9308      	str	r3, [sp, #32]
 800494c:	f8d8 3000 	ldr.w	r3, [r8]
 8004950:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004954:	6822      	ldr	r2, [r4, #0]
 8004956:	3307      	adds	r3, #7
 8004958:	f023 0307 	bic.w	r3, r3, #7
 800495c:	f103 0108 	add.w	r1, r3, #8
 8004960:	f8c8 1000 	str.w	r1, [r8]
 8004964:	ed93 0b00 	vldr	d0, [r3]
 8004968:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8004bc8 <_printf_float+0x2a0>
 800496c:	eeb0 7bc0 	vabs.f64	d7, d0
 8004970:	eeb4 7b46 	vcmp.f64	d7, d6
 8004974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004978:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800497c:	4682      	mov	sl, r0
 800497e:	dd24      	ble.n	80049ca <_printf_float+0xa2>
 8004980:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004988:	d502      	bpl.n	8004990 <_printf_float+0x68>
 800498a:	232d      	movs	r3, #45	; 0x2d
 800498c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004990:	498f      	ldr	r1, [pc, #572]	; (8004bd0 <_printf_float+0x2a8>)
 8004992:	4b90      	ldr	r3, [pc, #576]	; (8004bd4 <_printf_float+0x2ac>)
 8004994:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004998:	bf94      	ite	ls
 800499a:	4688      	movls	r8, r1
 800499c:	4698      	movhi	r8, r3
 800499e:	2303      	movs	r3, #3
 80049a0:	6123      	str	r3, [r4, #16]
 80049a2:	f022 0204 	bic.w	r2, r2, #4
 80049a6:	2300      	movs	r3, #0
 80049a8:	6022      	str	r2, [r4, #0]
 80049aa:	9304      	str	r3, [sp, #16]
 80049ac:	9700      	str	r7, [sp, #0]
 80049ae:	4633      	mov	r3, r6
 80049b0:	aa09      	add	r2, sp, #36	; 0x24
 80049b2:	4621      	mov	r1, r4
 80049b4:	4628      	mov	r0, r5
 80049b6:	f000 f9d1 	bl	8004d5c <_printf_common>
 80049ba:	3001      	adds	r0, #1
 80049bc:	f040 808a 	bne.w	8004ad4 <_printf_float+0x1ac>
 80049c0:	f04f 30ff 	mov.w	r0, #4294967295
 80049c4:	b00b      	add	sp, #44	; 0x2c
 80049c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ca:	eeb4 0b40 	vcmp.f64	d0, d0
 80049ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049d2:	d709      	bvc.n	80049e8 <_printf_float+0xc0>
 80049d4:	ee10 3a90 	vmov	r3, s1
 80049d8:	2b00      	cmp	r3, #0
 80049da:	bfbc      	itt	lt
 80049dc:	232d      	movlt	r3, #45	; 0x2d
 80049de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80049e2:	497d      	ldr	r1, [pc, #500]	; (8004bd8 <_printf_float+0x2b0>)
 80049e4:	4b7d      	ldr	r3, [pc, #500]	; (8004bdc <_printf_float+0x2b4>)
 80049e6:	e7d5      	b.n	8004994 <_printf_float+0x6c>
 80049e8:	6863      	ldr	r3, [r4, #4]
 80049ea:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80049ee:	9104      	str	r1, [sp, #16]
 80049f0:	1c59      	adds	r1, r3, #1
 80049f2:	d13c      	bne.n	8004a6e <_printf_float+0x146>
 80049f4:	2306      	movs	r3, #6
 80049f6:	6063      	str	r3, [r4, #4]
 80049f8:	2300      	movs	r3, #0
 80049fa:	9303      	str	r3, [sp, #12]
 80049fc:	ab08      	add	r3, sp, #32
 80049fe:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004a02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a06:	ab07      	add	r3, sp, #28
 8004a08:	6861      	ldr	r1, [r4, #4]
 8004a0a:	9300      	str	r3, [sp, #0]
 8004a0c:	6022      	str	r2, [r4, #0]
 8004a0e:	f10d 031b 	add.w	r3, sp, #27
 8004a12:	4628      	mov	r0, r5
 8004a14:	f7ff fef8 	bl	8004808 <__cvt>
 8004a18:	9b04      	ldr	r3, [sp, #16]
 8004a1a:	9907      	ldr	r1, [sp, #28]
 8004a1c:	2b47      	cmp	r3, #71	; 0x47
 8004a1e:	4680      	mov	r8, r0
 8004a20:	d108      	bne.n	8004a34 <_printf_float+0x10c>
 8004a22:	1cc8      	adds	r0, r1, #3
 8004a24:	db02      	blt.n	8004a2c <_printf_float+0x104>
 8004a26:	6863      	ldr	r3, [r4, #4]
 8004a28:	4299      	cmp	r1, r3
 8004a2a:	dd41      	ble.n	8004ab0 <_printf_float+0x188>
 8004a2c:	f1a9 0902 	sub.w	r9, r9, #2
 8004a30:	fa5f f989 	uxtb.w	r9, r9
 8004a34:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a38:	d820      	bhi.n	8004a7c <_printf_float+0x154>
 8004a3a:	3901      	subs	r1, #1
 8004a3c:	464a      	mov	r2, r9
 8004a3e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a42:	9107      	str	r1, [sp, #28]
 8004a44:	f7ff ff32 	bl	80048ac <__exponent>
 8004a48:	9a08      	ldr	r2, [sp, #32]
 8004a4a:	9004      	str	r0, [sp, #16]
 8004a4c:	1813      	adds	r3, r2, r0
 8004a4e:	2a01      	cmp	r2, #1
 8004a50:	6123      	str	r3, [r4, #16]
 8004a52:	dc02      	bgt.n	8004a5a <_printf_float+0x132>
 8004a54:	6822      	ldr	r2, [r4, #0]
 8004a56:	07d2      	lsls	r2, r2, #31
 8004a58:	d501      	bpl.n	8004a5e <_printf_float+0x136>
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	6123      	str	r3, [r4, #16]
 8004a5e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0a2      	beq.n	80049ac <_printf_float+0x84>
 8004a66:	232d      	movs	r3, #45	; 0x2d
 8004a68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a6c:	e79e      	b.n	80049ac <_printf_float+0x84>
 8004a6e:	9904      	ldr	r1, [sp, #16]
 8004a70:	2947      	cmp	r1, #71	; 0x47
 8004a72:	d1c1      	bne.n	80049f8 <_printf_float+0xd0>
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1bf      	bne.n	80049f8 <_printf_float+0xd0>
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e7bc      	b.n	80049f6 <_printf_float+0xce>
 8004a7c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004a80:	d118      	bne.n	8004ab4 <_printf_float+0x18c>
 8004a82:	2900      	cmp	r1, #0
 8004a84:	6863      	ldr	r3, [r4, #4]
 8004a86:	dd0b      	ble.n	8004aa0 <_printf_float+0x178>
 8004a88:	6121      	str	r1, [r4, #16]
 8004a8a:	b913      	cbnz	r3, 8004a92 <_printf_float+0x16a>
 8004a8c:	6822      	ldr	r2, [r4, #0]
 8004a8e:	07d0      	lsls	r0, r2, #31
 8004a90:	d502      	bpl.n	8004a98 <_printf_float+0x170>
 8004a92:	3301      	adds	r3, #1
 8004a94:	440b      	add	r3, r1
 8004a96:	6123      	str	r3, [r4, #16]
 8004a98:	2300      	movs	r3, #0
 8004a9a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004a9c:	9304      	str	r3, [sp, #16]
 8004a9e:	e7de      	b.n	8004a5e <_printf_float+0x136>
 8004aa0:	b913      	cbnz	r3, 8004aa8 <_printf_float+0x180>
 8004aa2:	6822      	ldr	r2, [r4, #0]
 8004aa4:	07d2      	lsls	r2, r2, #31
 8004aa6:	d501      	bpl.n	8004aac <_printf_float+0x184>
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	e7f4      	b.n	8004a96 <_printf_float+0x16e>
 8004aac:	2301      	movs	r3, #1
 8004aae:	e7f2      	b.n	8004a96 <_printf_float+0x16e>
 8004ab0:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004ab4:	9b08      	ldr	r3, [sp, #32]
 8004ab6:	4299      	cmp	r1, r3
 8004ab8:	db05      	blt.n	8004ac6 <_printf_float+0x19e>
 8004aba:	6823      	ldr	r3, [r4, #0]
 8004abc:	6121      	str	r1, [r4, #16]
 8004abe:	07d8      	lsls	r0, r3, #31
 8004ac0:	d5ea      	bpl.n	8004a98 <_printf_float+0x170>
 8004ac2:	1c4b      	adds	r3, r1, #1
 8004ac4:	e7e7      	b.n	8004a96 <_printf_float+0x16e>
 8004ac6:	2900      	cmp	r1, #0
 8004ac8:	bfd4      	ite	le
 8004aca:	f1c1 0202 	rsble	r2, r1, #2
 8004ace:	2201      	movgt	r2, #1
 8004ad0:	4413      	add	r3, r2
 8004ad2:	e7e0      	b.n	8004a96 <_printf_float+0x16e>
 8004ad4:	6823      	ldr	r3, [r4, #0]
 8004ad6:	055a      	lsls	r2, r3, #21
 8004ad8:	d407      	bmi.n	8004aea <_printf_float+0x1c2>
 8004ada:	6923      	ldr	r3, [r4, #16]
 8004adc:	4642      	mov	r2, r8
 8004ade:	4631      	mov	r1, r6
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	47b8      	blx	r7
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	d12a      	bne.n	8004b3e <_printf_float+0x216>
 8004ae8:	e76a      	b.n	80049c0 <_printf_float+0x98>
 8004aea:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004aee:	f240 80e0 	bls.w	8004cb2 <_printf_float+0x38a>
 8004af2:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004af6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004afe:	d133      	bne.n	8004b68 <_printf_float+0x240>
 8004b00:	4a37      	ldr	r2, [pc, #220]	; (8004be0 <_printf_float+0x2b8>)
 8004b02:	2301      	movs	r3, #1
 8004b04:	4631      	mov	r1, r6
 8004b06:	4628      	mov	r0, r5
 8004b08:	47b8      	blx	r7
 8004b0a:	3001      	adds	r0, #1
 8004b0c:	f43f af58 	beq.w	80049c0 <_printf_float+0x98>
 8004b10:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	db02      	blt.n	8004b1e <_printf_float+0x1f6>
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	07d8      	lsls	r0, r3, #31
 8004b1c:	d50f      	bpl.n	8004b3e <_printf_float+0x216>
 8004b1e:	4653      	mov	r3, sl
 8004b20:	465a      	mov	r2, fp
 8004b22:	4631      	mov	r1, r6
 8004b24:	4628      	mov	r0, r5
 8004b26:	47b8      	blx	r7
 8004b28:	3001      	adds	r0, #1
 8004b2a:	f43f af49 	beq.w	80049c0 <_printf_float+0x98>
 8004b2e:	f04f 0800 	mov.w	r8, #0
 8004b32:	f104 091a 	add.w	r9, r4, #26
 8004b36:	9b08      	ldr	r3, [sp, #32]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	4543      	cmp	r3, r8
 8004b3c:	dc09      	bgt.n	8004b52 <_printf_float+0x22a>
 8004b3e:	6823      	ldr	r3, [r4, #0]
 8004b40:	079b      	lsls	r3, r3, #30
 8004b42:	f100 8106 	bmi.w	8004d52 <_printf_float+0x42a>
 8004b46:	68e0      	ldr	r0, [r4, #12]
 8004b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b4a:	4298      	cmp	r0, r3
 8004b4c:	bfb8      	it	lt
 8004b4e:	4618      	movlt	r0, r3
 8004b50:	e738      	b.n	80049c4 <_printf_float+0x9c>
 8004b52:	2301      	movs	r3, #1
 8004b54:	464a      	mov	r2, r9
 8004b56:	4631      	mov	r1, r6
 8004b58:	4628      	mov	r0, r5
 8004b5a:	47b8      	blx	r7
 8004b5c:	3001      	adds	r0, #1
 8004b5e:	f43f af2f 	beq.w	80049c0 <_printf_float+0x98>
 8004b62:	f108 0801 	add.w	r8, r8, #1
 8004b66:	e7e6      	b.n	8004b36 <_printf_float+0x20e>
 8004b68:	9b07      	ldr	r3, [sp, #28]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	dc3a      	bgt.n	8004be4 <_printf_float+0x2bc>
 8004b6e:	4a1c      	ldr	r2, [pc, #112]	; (8004be0 <_printf_float+0x2b8>)
 8004b70:	2301      	movs	r3, #1
 8004b72:	4631      	mov	r1, r6
 8004b74:	4628      	mov	r0, r5
 8004b76:	47b8      	blx	r7
 8004b78:	3001      	adds	r0, #1
 8004b7a:	f43f af21 	beq.w	80049c0 <_printf_float+0x98>
 8004b7e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	d102      	bne.n	8004b8c <_printf_float+0x264>
 8004b86:	6823      	ldr	r3, [r4, #0]
 8004b88:	07d9      	lsls	r1, r3, #31
 8004b8a:	d5d8      	bpl.n	8004b3e <_printf_float+0x216>
 8004b8c:	4653      	mov	r3, sl
 8004b8e:	465a      	mov	r2, fp
 8004b90:	4631      	mov	r1, r6
 8004b92:	4628      	mov	r0, r5
 8004b94:	47b8      	blx	r7
 8004b96:	3001      	adds	r0, #1
 8004b98:	f43f af12 	beq.w	80049c0 <_printf_float+0x98>
 8004b9c:	f04f 0900 	mov.w	r9, #0
 8004ba0:	f104 0a1a 	add.w	sl, r4, #26
 8004ba4:	9b07      	ldr	r3, [sp, #28]
 8004ba6:	425b      	negs	r3, r3
 8004ba8:	454b      	cmp	r3, r9
 8004baa:	dc01      	bgt.n	8004bb0 <_printf_float+0x288>
 8004bac:	9b08      	ldr	r3, [sp, #32]
 8004bae:	e795      	b.n	8004adc <_printf_float+0x1b4>
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	4652      	mov	r2, sl
 8004bb4:	4631      	mov	r1, r6
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	47b8      	blx	r7
 8004bba:	3001      	adds	r0, #1
 8004bbc:	f43f af00 	beq.w	80049c0 <_printf_float+0x98>
 8004bc0:	f109 0901 	add.w	r9, r9, #1
 8004bc4:	e7ee      	b.n	8004ba4 <_printf_float+0x27c>
 8004bc6:	bf00      	nop
 8004bc8:	ffffffff 	.word	0xffffffff
 8004bcc:	7fefffff 	.word	0x7fefffff
 8004bd0:	08007050 	.word	0x08007050
 8004bd4:	08007054 	.word	0x08007054
 8004bd8:	08007058 	.word	0x08007058
 8004bdc:	0800705c 	.word	0x0800705c
 8004be0:	08007060 	.word	0x08007060
 8004be4:	9a08      	ldr	r2, [sp, #32]
 8004be6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004be8:	429a      	cmp	r2, r3
 8004bea:	bfa8      	it	ge
 8004bec:	461a      	movge	r2, r3
 8004bee:	2a00      	cmp	r2, #0
 8004bf0:	4691      	mov	r9, r2
 8004bf2:	dc38      	bgt.n	8004c66 <_printf_float+0x33e>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	9305      	str	r3, [sp, #20]
 8004bf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bfc:	f104 021a 	add.w	r2, r4, #26
 8004c00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c02:	9905      	ldr	r1, [sp, #20]
 8004c04:	9304      	str	r3, [sp, #16]
 8004c06:	eba3 0309 	sub.w	r3, r3, r9
 8004c0a:	428b      	cmp	r3, r1
 8004c0c:	dc33      	bgt.n	8004c76 <_printf_float+0x34e>
 8004c0e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	db3c      	blt.n	8004c90 <_printf_float+0x368>
 8004c16:	6823      	ldr	r3, [r4, #0]
 8004c18:	07da      	lsls	r2, r3, #31
 8004c1a:	d439      	bmi.n	8004c90 <_printf_float+0x368>
 8004c1c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004c20:	eba2 0903 	sub.w	r9, r2, r3
 8004c24:	9b04      	ldr	r3, [sp, #16]
 8004c26:	1ad2      	subs	r2, r2, r3
 8004c28:	4591      	cmp	r9, r2
 8004c2a:	bfa8      	it	ge
 8004c2c:	4691      	movge	r9, r2
 8004c2e:	f1b9 0f00 	cmp.w	r9, #0
 8004c32:	dc35      	bgt.n	8004ca0 <_printf_float+0x378>
 8004c34:	f04f 0800 	mov.w	r8, #0
 8004c38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c3c:	f104 0a1a 	add.w	sl, r4, #26
 8004c40:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004c44:	1a9b      	subs	r3, r3, r2
 8004c46:	eba3 0309 	sub.w	r3, r3, r9
 8004c4a:	4543      	cmp	r3, r8
 8004c4c:	f77f af77 	ble.w	8004b3e <_printf_float+0x216>
 8004c50:	2301      	movs	r3, #1
 8004c52:	4652      	mov	r2, sl
 8004c54:	4631      	mov	r1, r6
 8004c56:	4628      	mov	r0, r5
 8004c58:	47b8      	blx	r7
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	f43f aeb0 	beq.w	80049c0 <_printf_float+0x98>
 8004c60:	f108 0801 	add.w	r8, r8, #1
 8004c64:	e7ec      	b.n	8004c40 <_printf_float+0x318>
 8004c66:	4613      	mov	r3, r2
 8004c68:	4631      	mov	r1, r6
 8004c6a:	4642      	mov	r2, r8
 8004c6c:	4628      	mov	r0, r5
 8004c6e:	47b8      	blx	r7
 8004c70:	3001      	adds	r0, #1
 8004c72:	d1bf      	bne.n	8004bf4 <_printf_float+0x2cc>
 8004c74:	e6a4      	b.n	80049c0 <_printf_float+0x98>
 8004c76:	2301      	movs	r3, #1
 8004c78:	4631      	mov	r1, r6
 8004c7a:	4628      	mov	r0, r5
 8004c7c:	9204      	str	r2, [sp, #16]
 8004c7e:	47b8      	blx	r7
 8004c80:	3001      	adds	r0, #1
 8004c82:	f43f ae9d 	beq.w	80049c0 <_printf_float+0x98>
 8004c86:	9b05      	ldr	r3, [sp, #20]
 8004c88:	9a04      	ldr	r2, [sp, #16]
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	9305      	str	r3, [sp, #20]
 8004c8e:	e7b7      	b.n	8004c00 <_printf_float+0x2d8>
 8004c90:	4653      	mov	r3, sl
 8004c92:	465a      	mov	r2, fp
 8004c94:	4631      	mov	r1, r6
 8004c96:	4628      	mov	r0, r5
 8004c98:	47b8      	blx	r7
 8004c9a:	3001      	adds	r0, #1
 8004c9c:	d1be      	bne.n	8004c1c <_printf_float+0x2f4>
 8004c9e:	e68f      	b.n	80049c0 <_printf_float+0x98>
 8004ca0:	9a04      	ldr	r2, [sp, #16]
 8004ca2:	464b      	mov	r3, r9
 8004ca4:	4442      	add	r2, r8
 8004ca6:	4631      	mov	r1, r6
 8004ca8:	4628      	mov	r0, r5
 8004caa:	47b8      	blx	r7
 8004cac:	3001      	adds	r0, #1
 8004cae:	d1c1      	bne.n	8004c34 <_printf_float+0x30c>
 8004cb0:	e686      	b.n	80049c0 <_printf_float+0x98>
 8004cb2:	9a08      	ldr	r2, [sp, #32]
 8004cb4:	2a01      	cmp	r2, #1
 8004cb6:	dc01      	bgt.n	8004cbc <_printf_float+0x394>
 8004cb8:	07db      	lsls	r3, r3, #31
 8004cba:	d537      	bpl.n	8004d2c <_printf_float+0x404>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	4642      	mov	r2, r8
 8004cc0:	4631      	mov	r1, r6
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	47b8      	blx	r7
 8004cc6:	3001      	adds	r0, #1
 8004cc8:	f43f ae7a 	beq.w	80049c0 <_printf_float+0x98>
 8004ccc:	4653      	mov	r3, sl
 8004cce:	465a      	mov	r2, fp
 8004cd0:	4631      	mov	r1, r6
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	47b8      	blx	r7
 8004cd6:	3001      	adds	r0, #1
 8004cd8:	f43f ae72 	beq.w	80049c0 <_printf_float+0x98>
 8004cdc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004ce0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce8:	9b08      	ldr	r3, [sp, #32]
 8004cea:	d01a      	beq.n	8004d22 <_printf_float+0x3fa>
 8004cec:	3b01      	subs	r3, #1
 8004cee:	f108 0201 	add.w	r2, r8, #1
 8004cf2:	4631      	mov	r1, r6
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	47b8      	blx	r7
 8004cf8:	3001      	adds	r0, #1
 8004cfa:	d10e      	bne.n	8004d1a <_printf_float+0x3f2>
 8004cfc:	e660      	b.n	80049c0 <_printf_float+0x98>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	464a      	mov	r2, r9
 8004d02:	4631      	mov	r1, r6
 8004d04:	4628      	mov	r0, r5
 8004d06:	47b8      	blx	r7
 8004d08:	3001      	adds	r0, #1
 8004d0a:	f43f ae59 	beq.w	80049c0 <_printf_float+0x98>
 8004d0e:	f108 0801 	add.w	r8, r8, #1
 8004d12:	9b08      	ldr	r3, [sp, #32]
 8004d14:	3b01      	subs	r3, #1
 8004d16:	4543      	cmp	r3, r8
 8004d18:	dcf1      	bgt.n	8004cfe <_printf_float+0x3d6>
 8004d1a:	9b04      	ldr	r3, [sp, #16]
 8004d1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d20:	e6dd      	b.n	8004ade <_printf_float+0x1b6>
 8004d22:	f04f 0800 	mov.w	r8, #0
 8004d26:	f104 091a 	add.w	r9, r4, #26
 8004d2a:	e7f2      	b.n	8004d12 <_printf_float+0x3ea>
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	4642      	mov	r2, r8
 8004d30:	e7df      	b.n	8004cf2 <_printf_float+0x3ca>
 8004d32:	2301      	movs	r3, #1
 8004d34:	464a      	mov	r2, r9
 8004d36:	4631      	mov	r1, r6
 8004d38:	4628      	mov	r0, r5
 8004d3a:	47b8      	blx	r7
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	f43f ae3f 	beq.w	80049c0 <_printf_float+0x98>
 8004d42:	f108 0801 	add.w	r8, r8, #1
 8004d46:	68e3      	ldr	r3, [r4, #12]
 8004d48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d4a:	1a5b      	subs	r3, r3, r1
 8004d4c:	4543      	cmp	r3, r8
 8004d4e:	dcf0      	bgt.n	8004d32 <_printf_float+0x40a>
 8004d50:	e6f9      	b.n	8004b46 <_printf_float+0x21e>
 8004d52:	f04f 0800 	mov.w	r8, #0
 8004d56:	f104 0919 	add.w	r9, r4, #25
 8004d5a:	e7f4      	b.n	8004d46 <_printf_float+0x41e>

08004d5c <_printf_common>:
 8004d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d60:	4616      	mov	r6, r2
 8004d62:	4699      	mov	r9, r3
 8004d64:	688a      	ldr	r2, [r1, #8]
 8004d66:	690b      	ldr	r3, [r1, #16]
 8004d68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	bfb8      	it	lt
 8004d70:	4613      	movlt	r3, r2
 8004d72:	6033      	str	r3, [r6, #0]
 8004d74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d78:	4607      	mov	r7, r0
 8004d7a:	460c      	mov	r4, r1
 8004d7c:	b10a      	cbz	r2, 8004d82 <_printf_common+0x26>
 8004d7e:	3301      	adds	r3, #1
 8004d80:	6033      	str	r3, [r6, #0]
 8004d82:	6823      	ldr	r3, [r4, #0]
 8004d84:	0699      	lsls	r1, r3, #26
 8004d86:	bf42      	ittt	mi
 8004d88:	6833      	ldrmi	r3, [r6, #0]
 8004d8a:	3302      	addmi	r3, #2
 8004d8c:	6033      	strmi	r3, [r6, #0]
 8004d8e:	6825      	ldr	r5, [r4, #0]
 8004d90:	f015 0506 	ands.w	r5, r5, #6
 8004d94:	d106      	bne.n	8004da4 <_printf_common+0x48>
 8004d96:	f104 0a19 	add.w	sl, r4, #25
 8004d9a:	68e3      	ldr	r3, [r4, #12]
 8004d9c:	6832      	ldr	r2, [r6, #0]
 8004d9e:	1a9b      	subs	r3, r3, r2
 8004da0:	42ab      	cmp	r3, r5
 8004da2:	dc26      	bgt.n	8004df2 <_printf_common+0x96>
 8004da4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004da8:	1e13      	subs	r3, r2, #0
 8004daa:	6822      	ldr	r2, [r4, #0]
 8004dac:	bf18      	it	ne
 8004dae:	2301      	movne	r3, #1
 8004db0:	0692      	lsls	r2, r2, #26
 8004db2:	d42b      	bmi.n	8004e0c <_printf_common+0xb0>
 8004db4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004db8:	4649      	mov	r1, r9
 8004dba:	4638      	mov	r0, r7
 8004dbc:	47c0      	blx	r8
 8004dbe:	3001      	adds	r0, #1
 8004dc0:	d01e      	beq.n	8004e00 <_printf_common+0xa4>
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	6922      	ldr	r2, [r4, #16]
 8004dc6:	f003 0306 	and.w	r3, r3, #6
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	bf02      	ittt	eq
 8004dce:	68e5      	ldreq	r5, [r4, #12]
 8004dd0:	6833      	ldreq	r3, [r6, #0]
 8004dd2:	1aed      	subeq	r5, r5, r3
 8004dd4:	68a3      	ldr	r3, [r4, #8]
 8004dd6:	bf0c      	ite	eq
 8004dd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ddc:	2500      	movne	r5, #0
 8004dde:	4293      	cmp	r3, r2
 8004de0:	bfc4      	itt	gt
 8004de2:	1a9b      	subgt	r3, r3, r2
 8004de4:	18ed      	addgt	r5, r5, r3
 8004de6:	2600      	movs	r6, #0
 8004de8:	341a      	adds	r4, #26
 8004dea:	42b5      	cmp	r5, r6
 8004dec:	d11a      	bne.n	8004e24 <_printf_common+0xc8>
 8004dee:	2000      	movs	r0, #0
 8004df0:	e008      	b.n	8004e04 <_printf_common+0xa8>
 8004df2:	2301      	movs	r3, #1
 8004df4:	4652      	mov	r2, sl
 8004df6:	4649      	mov	r1, r9
 8004df8:	4638      	mov	r0, r7
 8004dfa:	47c0      	blx	r8
 8004dfc:	3001      	adds	r0, #1
 8004dfe:	d103      	bne.n	8004e08 <_printf_common+0xac>
 8004e00:	f04f 30ff 	mov.w	r0, #4294967295
 8004e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e08:	3501      	adds	r5, #1
 8004e0a:	e7c6      	b.n	8004d9a <_printf_common+0x3e>
 8004e0c:	18e1      	adds	r1, r4, r3
 8004e0e:	1c5a      	adds	r2, r3, #1
 8004e10:	2030      	movs	r0, #48	; 0x30
 8004e12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e16:	4422      	add	r2, r4
 8004e18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e20:	3302      	adds	r3, #2
 8004e22:	e7c7      	b.n	8004db4 <_printf_common+0x58>
 8004e24:	2301      	movs	r3, #1
 8004e26:	4622      	mov	r2, r4
 8004e28:	4649      	mov	r1, r9
 8004e2a:	4638      	mov	r0, r7
 8004e2c:	47c0      	blx	r8
 8004e2e:	3001      	adds	r0, #1
 8004e30:	d0e6      	beq.n	8004e00 <_printf_common+0xa4>
 8004e32:	3601      	adds	r6, #1
 8004e34:	e7d9      	b.n	8004dea <_printf_common+0x8e>
	...

08004e38 <_printf_i>:
 8004e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e3c:	7e0f      	ldrb	r7, [r1, #24]
 8004e3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004e40:	2f78      	cmp	r7, #120	; 0x78
 8004e42:	4691      	mov	r9, r2
 8004e44:	4680      	mov	r8, r0
 8004e46:	460c      	mov	r4, r1
 8004e48:	469a      	mov	sl, r3
 8004e4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004e4e:	d807      	bhi.n	8004e60 <_printf_i+0x28>
 8004e50:	2f62      	cmp	r7, #98	; 0x62
 8004e52:	d80a      	bhi.n	8004e6a <_printf_i+0x32>
 8004e54:	2f00      	cmp	r7, #0
 8004e56:	f000 80d4 	beq.w	8005002 <_printf_i+0x1ca>
 8004e5a:	2f58      	cmp	r7, #88	; 0x58
 8004e5c:	f000 80c0 	beq.w	8004fe0 <_printf_i+0x1a8>
 8004e60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004e68:	e03a      	b.n	8004ee0 <_printf_i+0xa8>
 8004e6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004e6e:	2b15      	cmp	r3, #21
 8004e70:	d8f6      	bhi.n	8004e60 <_printf_i+0x28>
 8004e72:	a101      	add	r1, pc, #4	; (adr r1, 8004e78 <_printf_i+0x40>)
 8004e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e78:	08004ed1 	.word	0x08004ed1
 8004e7c:	08004ee5 	.word	0x08004ee5
 8004e80:	08004e61 	.word	0x08004e61
 8004e84:	08004e61 	.word	0x08004e61
 8004e88:	08004e61 	.word	0x08004e61
 8004e8c:	08004e61 	.word	0x08004e61
 8004e90:	08004ee5 	.word	0x08004ee5
 8004e94:	08004e61 	.word	0x08004e61
 8004e98:	08004e61 	.word	0x08004e61
 8004e9c:	08004e61 	.word	0x08004e61
 8004ea0:	08004e61 	.word	0x08004e61
 8004ea4:	08004fe9 	.word	0x08004fe9
 8004ea8:	08004f11 	.word	0x08004f11
 8004eac:	08004fa3 	.word	0x08004fa3
 8004eb0:	08004e61 	.word	0x08004e61
 8004eb4:	08004e61 	.word	0x08004e61
 8004eb8:	0800500b 	.word	0x0800500b
 8004ebc:	08004e61 	.word	0x08004e61
 8004ec0:	08004f11 	.word	0x08004f11
 8004ec4:	08004e61 	.word	0x08004e61
 8004ec8:	08004e61 	.word	0x08004e61
 8004ecc:	08004fab 	.word	0x08004fab
 8004ed0:	682b      	ldr	r3, [r5, #0]
 8004ed2:	1d1a      	adds	r2, r3, #4
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	602a      	str	r2, [r5, #0]
 8004ed8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004edc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e09f      	b.n	8005024 <_printf_i+0x1ec>
 8004ee4:	6820      	ldr	r0, [r4, #0]
 8004ee6:	682b      	ldr	r3, [r5, #0]
 8004ee8:	0607      	lsls	r7, r0, #24
 8004eea:	f103 0104 	add.w	r1, r3, #4
 8004eee:	6029      	str	r1, [r5, #0]
 8004ef0:	d501      	bpl.n	8004ef6 <_printf_i+0xbe>
 8004ef2:	681e      	ldr	r6, [r3, #0]
 8004ef4:	e003      	b.n	8004efe <_printf_i+0xc6>
 8004ef6:	0646      	lsls	r6, r0, #25
 8004ef8:	d5fb      	bpl.n	8004ef2 <_printf_i+0xba>
 8004efa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004efe:	2e00      	cmp	r6, #0
 8004f00:	da03      	bge.n	8004f0a <_printf_i+0xd2>
 8004f02:	232d      	movs	r3, #45	; 0x2d
 8004f04:	4276      	negs	r6, r6
 8004f06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f0a:	485a      	ldr	r0, [pc, #360]	; (8005074 <_printf_i+0x23c>)
 8004f0c:	230a      	movs	r3, #10
 8004f0e:	e012      	b.n	8004f36 <_printf_i+0xfe>
 8004f10:	682b      	ldr	r3, [r5, #0]
 8004f12:	6820      	ldr	r0, [r4, #0]
 8004f14:	1d19      	adds	r1, r3, #4
 8004f16:	6029      	str	r1, [r5, #0]
 8004f18:	0605      	lsls	r5, r0, #24
 8004f1a:	d501      	bpl.n	8004f20 <_printf_i+0xe8>
 8004f1c:	681e      	ldr	r6, [r3, #0]
 8004f1e:	e002      	b.n	8004f26 <_printf_i+0xee>
 8004f20:	0641      	lsls	r1, r0, #25
 8004f22:	d5fb      	bpl.n	8004f1c <_printf_i+0xe4>
 8004f24:	881e      	ldrh	r6, [r3, #0]
 8004f26:	4853      	ldr	r0, [pc, #332]	; (8005074 <_printf_i+0x23c>)
 8004f28:	2f6f      	cmp	r7, #111	; 0x6f
 8004f2a:	bf0c      	ite	eq
 8004f2c:	2308      	moveq	r3, #8
 8004f2e:	230a      	movne	r3, #10
 8004f30:	2100      	movs	r1, #0
 8004f32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f36:	6865      	ldr	r5, [r4, #4]
 8004f38:	60a5      	str	r5, [r4, #8]
 8004f3a:	2d00      	cmp	r5, #0
 8004f3c:	bfa2      	ittt	ge
 8004f3e:	6821      	ldrge	r1, [r4, #0]
 8004f40:	f021 0104 	bicge.w	r1, r1, #4
 8004f44:	6021      	strge	r1, [r4, #0]
 8004f46:	b90e      	cbnz	r6, 8004f4c <_printf_i+0x114>
 8004f48:	2d00      	cmp	r5, #0
 8004f4a:	d04b      	beq.n	8004fe4 <_printf_i+0x1ac>
 8004f4c:	4615      	mov	r5, r2
 8004f4e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f52:	fb03 6711 	mls	r7, r3, r1, r6
 8004f56:	5dc7      	ldrb	r7, [r0, r7]
 8004f58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004f5c:	4637      	mov	r7, r6
 8004f5e:	42bb      	cmp	r3, r7
 8004f60:	460e      	mov	r6, r1
 8004f62:	d9f4      	bls.n	8004f4e <_printf_i+0x116>
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d10b      	bne.n	8004f80 <_printf_i+0x148>
 8004f68:	6823      	ldr	r3, [r4, #0]
 8004f6a:	07de      	lsls	r6, r3, #31
 8004f6c:	d508      	bpl.n	8004f80 <_printf_i+0x148>
 8004f6e:	6923      	ldr	r3, [r4, #16]
 8004f70:	6861      	ldr	r1, [r4, #4]
 8004f72:	4299      	cmp	r1, r3
 8004f74:	bfde      	ittt	le
 8004f76:	2330      	movle	r3, #48	; 0x30
 8004f78:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f7c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f80:	1b52      	subs	r2, r2, r5
 8004f82:	6122      	str	r2, [r4, #16]
 8004f84:	f8cd a000 	str.w	sl, [sp]
 8004f88:	464b      	mov	r3, r9
 8004f8a:	aa03      	add	r2, sp, #12
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	4640      	mov	r0, r8
 8004f90:	f7ff fee4 	bl	8004d5c <_printf_common>
 8004f94:	3001      	adds	r0, #1
 8004f96:	d14a      	bne.n	800502e <_printf_i+0x1f6>
 8004f98:	f04f 30ff 	mov.w	r0, #4294967295
 8004f9c:	b004      	add	sp, #16
 8004f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fa2:	6823      	ldr	r3, [r4, #0]
 8004fa4:	f043 0320 	orr.w	r3, r3, #32
 8004fa8:	6023      	str	r3, [r4, #0]
 8004faa:	4833      	ldr	r0, [pc, #204]	; (8005078 <_printf_i+0x240>)
 8004fac:	2778      	movs	r7, #120	; 0x78
 8004fae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004fb2:	6823      	ldr	r3, [r4, #0]
 8004fb4:	6829      	ldr	r1, [r5, #0]
 8004fb6:	061f      	lsls	r7, r3, #24
 8004fb8:	f851 6b04 	ldr.w	r6, [r1], #4
 8004fbc:	d402      	bmi.n	8004fc4 <_printf_i+0x18c>
 8004fbe:	065f      	lsls	r7, r3, #25
 8004fc0:	bf48      	it	mi
 8004fc2:	b2b6      	uxthmi	r6, r6
 8004fc4:	07df      	lsls	r7, r3, #31
 8004fc6:	bf48      	it	mi
 8004fc8:	f043 0320 	orrmi.w	r3, r3, #32
 8004fcc:	6029      	str	r1, [r5, #0]
 8004fce:	bf48      	it	mi
 8004fd0:	6023      	strmi	r3, [r4, #0]
 8004fd2:	b91e      	cbnz	r6, 8004fdc <_printf_i+0x1a4>
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	f023 0320 	bic.w	r3, r3, #32
 8004fda:	6023      	str	r3, [r4, #0]
 8004fdc:	2310      	movs	r3, #16
 8004fde:	e7a7      	b.n	8004f30 <_printf_i+0xf8>
 8004fe0:	4824      	ldr	r0, [pc, #144]	; (8005074 <_printf_i+0x23c>)
 8004fe2:	e7e4      	b.n	8004fae <_printf_i+0x176>
 8004fe4:	4615      	mov	r5, r2
 8004fe6:	e7bd      	b.n	8004f64 <_printf_i+0x12c>
 8004fe8:	682b      	ldr	r3, [r5, #0]
 8004fea:	6826      	ldr	r6, [r4, #0]
 8004fec:	6961      	ldr	r1, [r4, #20]
 8004fee:	1d18      	adds	r0, r3, #4
 8004ff0:	6028      	str	r0, [r5, #0]
 8004ff2:	0635      	lsls	r5, r6, #24
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	d501      	bpl.n	8004ffc <_printf_i+0x1c4>
 8004ff8:	6019      	str	r1, [r3, #0]
 8004ffa:	e002      	b.n	8005002 <_printf_i+0x1ca>
 8004ffc:	0670      	lsls	r0, r6, #25
 8004ffe:	d5fb      	bpl.n	8004ff8 <_printf_i+0x1c0>
 8005000:	8019      	strh	r1, [r3, #0]
 8005002:	2300      	movs	r3, #0
 8005004:	6123      	str	r3, [r4, #16]
 8005006:	4615      	mov	r5, r2
 8005008:	e7bc      	b.n	8004f84 <_printf_i+0x14c>
 800500a:	682b      	ldr	r3, [r5, #0]
 800500c:	1d1a      	adds	r2, r3, #4
 800500e:	602a      	str	r2, [r5, #0]
 8005010:	681d      	ldr	r5, [r3, #0]
 8005012:	6862      	ldr	r2, [r4, #4]
 8005014:	2100      	movs	r1, #0
 8005016:	4628      	mov	r0, r5
 8005018:	f7fb f912 	bl	8000240 <memchr>
 800501c:	b108      	cbz	r0, 8005022 <_printf_i+0x1ea>
 800501e:	1b40      	subs	r0, r0, r5
 8005020:	6060      	str	r0, [r4, #4]
 8005022:	6863      	ldr	r3, [r4, #4]
 8005024:	6123      	str	r3, [r4, #16]
 8005026:	2300      	movs	r3, #0
 8005028:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800502c:	e7aa      	b.n	8004f84 <_printf_i+0x14c>
 800502e:	6923      	ldr	r3, [r4, #16]
 8005030:	462a      	mov	r2, r5
 8005032:	4649      	mov	r1, r9
 8005034:	4640      	mov	r0, r8
 8005036:	47d0      	blx	sl
 8005038:	3001      	adds	r0, #1
 800503a:	d0ad      	beq.n	8004f98 <_printf_i+0x160>
 800503c:	6823      	ldr	r3, [r4, #0]
 800503e:	079b      	lsls	r3, r3, #30
 8005040:	d413      	bmi.n	800506a <_printf_i+0x232>
 8005042:	68e0      	ldr	r0, [r4, #12]
 8005044:	9b03      	ldr	r3, [sp, #12]
 8005046:	4298      	cmp	r0, r3
 8005048:	bfb8      	it	lt
 800504a:	4618      	movlt	r0, r3
 800504c:	e7a6      	b.n	8004f9c <_printf_i+0x164>
 800504e:	2301      	movs	r3, #1
 8005050:	4632      	mov	r2, r6
 8005052:	4649      	mov	r1, r9
 8005054:	4640      	mov	r0, r8
 8005056:	47d0      	blx	sl
 8005058:	3001      	adds	r0, #1
 800505a:	d09d      	beq.n	8004f98 <_printf_i+0x160>
 800505c:	3501      	adds	r5, #1
 800505e:	68e3      	ldr	r3, [r4, #12]
 8005060:	9903      	ldr	r1, [sp, #12]
 8005062:	1a5b      	subs	r3, r3, r1
 8005064:	42ab      	cmp	r3, r5
 8005066:	dcf2      	bgt.n	800504e <_printf_i+0x216>
 8005068:	e7eb      	b.n	8005042 <_printf_i+0x20a>
 800506a:	2500      	movs	r5, #0
 800506c:	f104 0619 	add.w	r6, r4, #25
 8005070:	e7f5      	b.n	800505e <_printf_i+0x226>
 8005072:	bf00      	nop
 8005074:	08007062 	.word	0x08007062
 8005078:	08007073 	.word	0x08007073

0800507c <std>:
 800507c:	2300      	movs	r3, #0
 800507e:	b510      	push	{r4, lr}
 8005080:	4604      	mov	r4, r0
 8005082:	e9c0 3300 	strd	r3, r3, [r0]
 8005086:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800508a:	6083      	str	r3, [r0, #8]
 800508c:	8181      	strh	r1, [r0, #12]
 800508e:	6643      	str	r3, [r0, #100]	; 0x64
 8005090:	81c2      	strh	r2, [r0, #14]
 8005092:	6183      	str	r3, [r0, #24]
 8005094:	4619      	mov	r1, r3
 8005096:	2208      	movs	r2, #8
 8005098:	305c      	adds	r0, #92	; 0x5c
 800509a:	f000 f8f4 	bl	8005286 <memset>
 800509e:	4b0d      	ldr	r3, [pc, #52]	; (80050d4 <std+0x58>)
 80050a0:	6263      	str	r3, [r4, #36]	; 0x24
 80050a2:	4b0d      	ldr	r3, [pc, #52]	; (80050d8 <std+0x5c>)
 80050a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80050a6:	4b0d      	ldr	r3, [pc, #52]	; (80050dc <std+0x60>)
 80050a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050aa:	4b0d      	ldr	r3, [pc, #52]	; (80050e0 <std+0x64>)
 80050ac:	6323      	str	r3, [r4, #48]	; 0x30
 80050ae:	4b0d      	ldr	r3, [pc, #52]	; (80050e4 <std+0x68>)
 80050b0:	6224      	str	r4, [r4, #32]
 80050b2:	429c      	cmp	r4, r3
 80050b4:	d006      	beq.n	80050c4 <std+0x48>
 80050b6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80050ba:	4294      	cmp	r4, r2
 80050bc:	d002      	beq.n	80050c4 <std+0x48>
 80050be:	33d0      	adds	r3, #208	; 0xd0
 80050c0:	429c      	cmp	r4, r3
 80050c2:	d105      	bne.n	80050d0 <std+0x54>
 80050c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80050c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050cc:	f000 b958 	b.w	8005380 <__retarget_lock_init_recursive>
 80050d0:	bd10      	pop	{r4, pc}
 80050d2:	bf00      	nop
 80050d4:	08005201 	.word	0x08005201
 80050d8:	08005223 	.word	0x08005223
 80050dc:	0800525b 	.word	0x0800525b
 80050e0:	0800527f 	.word	0x0800527f
 80050e4:	20000a14 	.word	0x20000a14

080050e8 <stdio_exit_handler>:
 80050e8:	4a02      	ldr	r2, [pc, #8]	; (80050f4 <stdio_exit_handler+0xc>)
 80050ea:	4903      	ldr	r1, [pc, #12]	; (80050f8 <stdio_exit_handler+0x10>)
 80050ec:	4803      	ldr	r0, [pc, #12]	; (80050fc <stdio_exit_handler+0x14>)
 80050ee:	f000 b869 	b.w	80051c4 <_fwalk_sglue>
 80050f2:	bf00      	nop
 80050f4:	2000000c 	.word	0x2000000c
 80050f8:	08006975 	.word	0x08006975
 80050fc:	20000018 	.word	0x20000018

08005100 <cleanup_stdio>:
 8005100:	6841      	ldr	r1, [r0, #4]
 8005102:	4b0c      	ldr	r3, [pc, #48]	; (8005134 <cleanup_stdio+0x34>)
 8005104:	4299      	cmp	r1, r3
 8005106:	b510      	push	{r4, lr}
 8005108:	4604      	mov	r4, r0
 800510a:	d001      	beq.n	8005110 <cleanup_stdio+0x10>
 800510c:	f001 fc32 	bl	8006974 <_fflush_r>
 8005110:	68a1      	ldr	r1, [r4, #8]
 8005112:	4b09      	ldr	r3, [pc, #36]	; (8005138 <cleanup_stdio+0x38>)
 8005114:	4299      	cmp	r1, r3
 8005116:	d002      	beq.n	800511e <cleanup_stdio+0x1e>
 8005118:	4620      	mov	r0, r4
 800511a:	f001 fc2b 	bl	8006974 <_fflush_r>
 800511e:	68e1      	ldr	r1, [r4, #12]
 8005120:	4b06      	ldr	r3, [pc, #24]	; (800513c <cleanup_stdio+0x3c>)
 8005122:	4299      	cmp	r1, r3
 8005124:	d004      	beq.n	8005130 <cleanup_stdio+0x30>
 8005126:	4620      	mov	r0, r4
 8005128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800512c:	f001 bc22 	b.w	8006974 <_fflush_r>
 8005130:	bd10      	pop	{r4, pc}
 8005132:	bf00      	nop
 8005134:	20000a14 	.word	0x20000a14
 8005138:	20000a7c 	.word	0x20000a7c
 800513c:	20000ae4 	.word	0x20000ae4

08005140 <global_stdio_init.part.0>:
 8005140:	b510      	push	{r4, lr}
 8005142:	4b0b      	ldr	r3, [pc, #44]	; (8005170 <global_stdio_init.part.0+0x30>)
 8005144:	4c0b      	ldr	r4, [pc, #44]	; (8005174 <global_stdio_init.part.0+0x34>)
 8005146:	4a0c      	ldr	r2, [pc, #48]	; (8005178 <global_stdio_init.part.0+0x38>)
 8005148:	601a      	str	r2, [r3, #0]
 800514a:	4620      	mov	r0, r4
 800514c:	2200      	movs	r2, #0
 800514e:	2104      	movs	r1, #4
 8005150:	f7ff ff94 	bl	800507c <std>
 8005154:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005158:	2201      	movs	r2, #1
 800515a:	2109      	movs	r1, #9
 800515c:	f7ff ff8e 	bl	800507c <std>
 8005160:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005164:	2202      	movs	r2, #2
 8005166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800516a:	2112      	movs	r1, #18
 800516c:	f7ff bf86 	b.w	800507c <std>
 8005170:	20000b4c 	.word	0x20000b4c
 8005174:	20000a14 	.word	0x20000a14
 8005178:	080050e9 	.word	0x080050e9

0800517c <__sfp_lock_acquire>:
 800517c:	4801      	ldr	r0, [pc, #4]	; (8005184 <__sfp_lock_acquire+0x8>)
 800517e:	f000 b900 	b.w	8005382 <__retarget_lock_acquire_recursive>
 8005182:	bf00      	nop
 8005184:	20000b55 	.word	0x20000b55

08005188 <__sfp_lock_release>:
 8005188:	4801      	ldr	r0, [pc, #4]	; (8005190 <__sfp_lock_release+0x8>)
 800518a:	f000 b8fb 	b.w	8005384 <__retarget_lock_release_recursive>
 800518e:	bf00      	nop
 8005190:	20000b55 	.word	0x20000b55

08005194 <__sinit>:
 8005194:	b510      	push	{r4, lr}
 8005196:	4604      	mov	r4, r0
 8005198:	f7ff fff0 	bl	800517c <__sfp_lock_acquire>
 800519c:	6a23      	ldr	r3, [r4, #32]
 800519e:	b11b      	cbz	r3, 80051a8 <__sinit+0x14>
 80051a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051a4:	f7ff bff0 	b.w	8005188 <__sfp_lock_release>
 80051a8:	4b04      	ldr	r3, [pc, #16]	; (80051bc <__sinit+0x28>)
 80051aa:	6223      	str	r3, [r4, #32]
 80051ac:	4b04      	ldr	r3, [pc, #16]	; (80051c0 <__sinit+0x2c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1f5      	bne.n	80051a0 <__sinit+0xc>
 80051b4:	f7ff ffc4 	bl	8005140 <global_stdio_init.part.0>
 80051b8:	e7f2      	b.n	80051a0 <__sinit+0xc>
 80051ba:	bf00      	nop
 80051bc:	08005101 	.word	0x08005101
 80051c0:	20000b4c 	.word	0x20000b4c

080051c4 <_fwalk_sglue>:
 80051c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051c8:	4607      	mov	r7, r0
 80051ca:	4688      	mov	r8, r1
 80051cc:	4614      	mov	r4, r2
 80051ce:	2600      	movs	r6, #0
 80051d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051d4:	f1b9 0901 	subs.w	r9, r9, #1
 80051d8:	d505      	bpl.n	80051e6 <_fwalk_sglue+0x22>
 80051da:	6824      	ldr	r4, [r4, #0]
 80051dc:	2c00      	cmp	r4, #0
 80051de:	d1f7      	bne.n	80051d0 <_fwalk_sglue+0xc>
 80051e0:	4630      	mov	r0, r6
 80051e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051e6:	89ab      	ldrh	r3, [r5, #12]
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d907      	bls.n	80051fc <_fwalk_sglue+0x38>
 80051ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051f0:	3301      	adds	r3, #1
 80051f2:	d003      	beq.n	80051fc <_fwalk_sglue+0x38>
 80051f4:	4629      	mov	r1, r5
 80051f6:	4638      	mov	r0, r7
 80051f8:	47c0      	blx	r8
 80051fa:	4306      	orrs	r6, r0
 80051fc:	3568      	adds	r5, #104	; 0x68
 80051fe:	e7e9      	b.n	80051d4 <_fwalk_sglue+0x10>

08005200 <__sread>:
 8005200:	b510      	push	{r4, lr}
 8005202:	460c      	mov	r4, r1
 8005204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005208:	f000 f86c 	bl	80052e4 <_read_r>
 800520c:	2800      	cmp	r0, #0
 800520e:	bfab      	itete	ge
 8005210:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005212:	89a3      	ldrhlt	r3, [r4, #12]
 8005214:	181b      	addge	r3, r3, r0
 8005216:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800521a:	bfac      	ite	ge
 800521c:	6563      	strge	r3, [r4, #84]	; 0x54
 800521e:	81a3      	strhlt	r3, [r4, #12]
 8005220:	bd10      	pop	{r4, pc}

08005222 <__swrite>:
 8005222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005226:	461f      	mov	r7, r3
 8005228:	898b      	ldrh	r3, [r1, #12]
 800522a:	05db      	lsls	r3, r3, #23
 800522c:	4605      	mov	r5, r0
 800522e:	460c      	mov	r4, r1
 8005230:	4616      	mov	r6, r2
 8005232:	d505      	bpl.n	8005240 <__swrite+0x1e>
 8005234:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005238:	2302      	movs	r3, #2
 800523a:	2200      	movs	r2, #0
 800523c:	f000 f840 	bl	80052c0 <_lseek_r>
 8005240:	89a3      	ldrh	r3, [r4, #12]
 8005242:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005246:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800524a:	81a3      	strh	r3, [r4, #12]
 800524c:	4632      	mov	r2, r6
 800524e:	463b      	mov	r3, r7
 8005250:	4628      	mov	r0, r5
 8005252:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005256:	f000 b857 	b.w	8005308 <_write_r>

0800525a <__sseek>:
 800525a:	b510      	push	{r4, lr}
 800525c:	460c      	mov	r4, r1
 800525e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005262:	f000 f82d 	bl	80052c0 <_lseek_r>
 8005266:	1c43      	adds	r3, r0, #1
 8005268:	89a3      	ldrh	r3, [r4, #12]
 800526a:	bf15      	itete	ne
 800526c:	6560      	strne	r0, [r4, #84]	; 0x54
 800526e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005272:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005276:	81a3      	strheq	r3, [r4, #12]
 8005278:	bf18      	it	ne
 800527a:	81a3      	strhne	r3, [r4, #12]
 800527c:	bd10      	pop	{r4, pc}

0800527e <__sclose>:
 800527e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005282:	f000 b80d 	b.w	80052a0 <_close_r>

08005286 <memset>:
 8005286:	4402      	add	r2, r0
 8005288:	4603      	mov	r3, r0
 800528a:	4293      	cmp	r3, r2
 800528c:	d100      	bne.n	8005290 <memset+0xa>
 800528e:	4770      	bx	lr
 8005290:	f803 1b01 	strb.w	r1, [r3], #1
 8005294:	e7f9      	b.n	800528a <memset+0x4>
	...

08005298 <_localeconv_r>:
 8005298:	4800      	ldr	r0, [pc, #0]	; (800529c <_localeconv_r+0x4>)
 800529a:	4770      	bx	lr
 800529c:	20000158 	.word	0x20000158

080052a0 <_close_r>:
 80052a0:	b538      	push	{r3, r4, r5, lr}
 80052a2:	4d06      	ldr	r5, [pc, #24]	; (80052bc <_close_r+0x1c>)
 80052a4:	2300      	movs	r3, #0
 80052a6:	4604      	mov	r4, r0
 80052a8:	4608      	mov	r0, r1
 80052aa:	602b      	str	r3, [r5, #0]
 80052ac:	f7fb feaf 	bl	800100e <_close>
 80052b0:	1c43      	adds	r3, r0, #1
 80052b2:	d102      	bne.n	80052ba <_close_r+0x1a>
 80052b4:	682b      	ldr	r3, [r5, #0]
 80052b6:	b103      	cbz	r3, 80052ba <_close_r+0x1a>
 80052b8:	6023      	str	r3, [r4, #0]
 80052ba:	bd38      	pop	{r3, r4, r5, pc}
 80052bc:	20000b50 	.word	0x20000b50

080052c0 <_lseek_r>:
 80052c0:	b538      	push	{r3, r4, r5, lr}
 80052c2:	4d07      	ldr	r5, [pc, #28]	; (80052e0 <_lseek_r+0x20>)
 80052c4:	4604      	mov	r4, r0
 80052c6:	4608      	mov	r0, r1
 80052c8:	4611      	mov	r1, r2
 80052ca:	2200      	movs	r2, #0
 80052cc:	602a      	str	r2, [r5, #0]
 80052ce:	461a      	mov	r2, r3
 80052d0:	f7fb fec4 	bl	800105c <_lseek>
 80052d4:	1c43      	adds	r3, r0, #1
 80052d6:	d102      	bne.n	80052de <_lseek_r+0x1e>
 80052d8:	682b      	ldr	r3, [r5, #0]
 80052da:	b103      	cbz	r3, 80052de <_lseek_r+0x1e>
 80052dc:	6023      	str	r3, [r4, #0]
 80052de:	bd38      	pop	{r3, r4, r5, pc}
 80052e0:	20000b50 	.word	0x20000b50

080052e4 <_read_r>:
 80052e4:	b538      	push	{r3, r4, r5, lr}
 80052e6:	4d07      	ldr	r5, [pc, #28]	; (8005304 <_read_r+0x20>)
 80052e8:	4604      	mov	r4, r0
 80052ea:	4608      	mov	r0, r1
 80052ec:	4611      	mov	r1, r2
 80052ee:	2200      	movs	r2, #0
 80052f0:	602a      	str	r2, [r5, #0]
 80052f2:	461a      	mov	r2, r3
 80052f4:	f7fb fe52 	bl	8000f9c <_read>
 80052f8:	1c43      	adds	r3, r0, #1
 80052fa:	d102      	bne.n	8005302 <_read_r+0x1e>
 80052fc:	682b      	ldr	r3, [r5, #0]
 80052fe:	b103      	cbz	r3, 8005302 <_read_r+0x1e>
 8005300:	6023      	str	r3, [r4, #0]
 8005302:	bd38      	pop	{r3, r4, r5, pc}
 8005304:	20000b50 	.word	0x20000b50

08005308 <_write_r>:
 8005308:	b538      	push	{r3, r4, r5, lr}
 800530a:	4d07      	ldr	r5, [pc, #28]	; (8005328 <_write_r+0x20>)
 800530c:	4604      	mov	r4, r0
 800530e:	4608      	mov	r0, r1
 8005310:	4611      	mov	r1, r2
 8005312:	2200      	movs	r2, #0
 8005314:	602a      	str	r2, [r5, #0]
 8005316:	461a      	mov	r2, r3
 8005318:	f7fb fe5d 	bl	8000fd6 <_write>
 800531c:	1c43      	adds	r3, r0, #1
 800531e:	d102      	bne.n	8005326 <_write_r+0x1e>
 8005320:	682b      	ldr	r3, [r5, #0]
 8005322:	b103      	cbz	r3, 8005326 <_write_r+0x1e>
 8005324:	6023      	str	r3, [r4, #0]
 8005326:	bd38      	pop	{r3, r4, r5, pc}
 8005328:	20000b50 	.word	0x20000b50

0800532c <__errno>:
 800532c:	4b01      	ldr	r3, [pc, #4]	; (8005334 <__errno+0x8>)
 800532e:	6818      	ldr	r0, [r3, #0]
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	20000064 	.word	0x20000064

08005338 <__libc_init_array>:
 8005338:	b570      	push	{r4, r5, r6, lr}
 800533a:	4d0d      	ldr	r5, [pc, #52]	; (8005370 <__libc_init_array+0x38>)
 800533c:	4c0d      	ldr	r4, [pc, #52]	; (8005374 <__libc_init_array+0x3c>)
 800533e:	1b64      	subs	r4, r4, r5
 8005340:	10a4      	asrs	r4, r4, #2
 8005342:	2600      	movs	r6, #0
 8005344:	42a6      	cmp	r6, r4
 8005346:	d109      	bne.n	800535c <__libc_init_array+0x24>
 8005348:	4d0b      	ldr	r5, [pc, #44]	; (8005378 <__libc_init_array+0x40>)
 800534a:	4c0c      	ldr	r4, [pc, #48]	; (800537c <__libc_init_array+0x44>)
 800534c:	f001 fe66 	bl	800701c <_init>
 8005350:	1b64      	subs	r4, r4, r5
 8005352:	10a4      	asrs	r4, r4, #2
 8005354:	2600      	movs	r6, #0
 8005356:	42a6      	cmp	r6, r4
 8005358:	d105      	bne.n	8005366 <__libc_init_array+0x2e>
 800535a:	bd70      	pop	{r4, r5, r6, pc}
 800535c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005360:	4798      	blx	r3
 8005362:	3601      	adds	r6, #1
 8005364:	e7ee      	b.n	8005344 <__libc_init_array+0xc>
 8005366:	f855 3b04 	ldr.w	r3, [r5], #4
 800536a:	4798      	blx	r3
 800536c:	3601      	adds	r6, #1
 800536e:	e7f2      	b.n	8005356 <__libc_init_array+0x1e>
 8005370:	080073cc 	.word	0x080073cc
 8005374:	080073cc 	.word	0x080073cc
 8005378:	080073cc 	.word	0x080073cc
 800537c:	080073d0 	.word	0x080073d0

08005380 <__retarget_lock_init_recursive>:
 8005380:	4770      	bx	lr

08005382 <__retarget_lock_acquire_recursive>:
 8005382:	4770      	bx	lr

08005384 <__retarget_lock_release_recursive>:
 8005384:	4770      	bx	lr

08005386 <quorem>:
 8005386:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800538a:	6903      	ldr	r3, [r0, #16]
 800538c:	690c      	ldr	r4, [r1, #16]
 800538e:	42a3      	cmp	r3, r4
 8005390:	4607      	mov	r7, r0
 8005392:	db7e      	blt.n	8005492 <quorem+0x10c>
 8005394:	3c01      	subs	r4, #1
 8005396:	f101 0814 	add.w	r8, r1, #20
 800539a:	f100 0514 	add.w	r5, r0, #20
 800539e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053a2:	9301      	str	r3, [sp, #4]
 80053a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80053a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053ac:	3301      	adds	r3, #1
 80053ae:	429a      	cmp	r2, r3
 80053b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80053b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80053b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80053bc:	d331      	bcc.n	8005422 <quorem+0x9c>
 80053be:	f04f 0e00 	mov.w	lr, #0
 80053c2:	4640      	mov	r0, r8
 80053c4:	46ac      	mov	ip, r5
 80053c6:	46f2      	mov	sl, lr
 80053c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80053cc:	b293      	uxth	r3, r2
 80053ce:	fb06 e303 	mla	r3, r6, r3, lr
 80053d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80053d6:	0c1a      	lsrs	r2, r3, #16
 80053d8:	b29b      	uxth	r3, r3
 80053da:	ebaa 0303 	sub.w	r3, sl, r3
 80053de:	f8dc a000 	ldr.w	sl, [ip]
 80053e2:	fa13 f38a 	uxtah	r3, r3, sl
 80053e6:	fb06 220e 	mla	r2, r6, lr, r2
 80053ea:	9300      	str	r3, [sp, #0]
 80053ec:	9b00      	ldr	r3, [sp, #0]
 80053ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80053f2:	b292      	uxth	r2, r2
 80053f4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80053f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80053fc:	f8bd 3000 	ldrh.w	r3, [sp]
 8005400:	4581      	cmp	r9, r0
 8005402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005406:	f84c 3b04 	str.w	r3, [ip], #4
 800540a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800540e:	d2db      	bcs.n	80053c8 <quorem+0x42>
 8005410:	f855 300b 	ldr.w	r3, [r5, fp]
 8005414:	b92b      	cbnz	r3, 8005422 <quorem+0x9c>
 8005416:	9b01      	ldr	r3, [sp, #4]
 8005418:	3b04      	subs	r3, #4
 800541a:	429d      	cmp	r5, r3
 800541c:	461a      	mov	r2, r3
 800541e:	d32c      	bcc.n	800547a <quorem+0xf4>
 8005420:	613c      	str	r4, [r7, #16]
 8005422:	4638      	mov	r0, r7
 8005424:	f001 f920 	bl	8006668 <__mcmp>
 8005428:	2800      	cmp	r0, #0
 800542a:	db22      	blt.n	8005472 <quorem+0xec>
 800542c:	3601      	adds	r6, #1
 800542e:	4629      	mov	r1, r5
 8005430:	2000      	movs	r0, #0
 8005432:	f858 2b04 	ldr.w	r2, [r8], #4
 8005436:	f8d1 c000 	ldr.w	ip, [r1]
 800543a:	b293      	uxth	r3, r2
 800543c:	1ac3      	subs	r3, r0, r3
 800543e:	0c12      	lsrs	r2, r2, #16
 8005440:	fa13 f38c 	uxtah	r3, r3, ip
 8005444:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005448:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800544c:	b29b      	uxth	r3, r3
 800544e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005452:	45c1      	cmp	r9, r8
 8005454:	f841 3b04 	str.w	r3, [r1], #4
 8005458:	ea4f 4022 	mov.w	r0, r2, asr #16
 800545c:	d2e9      	bcs.n	8005432 <quorem+0xac>
 800545e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005462:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005466:	b922      	cbnz	r2, 8005472 <quorem+0xec>
 8005468:	3b04      	subs	r3, #4
 800546a:	429d      	cmp	r5, r3
 800546c:	461a      	mov	r2, r3
 800546e:	d30a      	bcc.n	8005486 <quorem+0x100>
 8005470:	613c      	str	r4, [r7, #16]
 8005472:	4630      	mov	r0, r6
 8005474:	b003      	add	sp, #12
 8005476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800547a:	6812      	ldr	r2, [r2, #0]
 800547c:	3b04      	subs	r3, #4
 800547e:	2a00      	cmp	r2, #0
 8005480:	d1ce      	bne.n	8005420 <quorem+0x9a>
 8005482:	3c01      	subs	r4, #1
 8005484:	e7c9      	b.n	800541a <quorem+0x94>
 8005486:	6812      	ldr	r2, [r2, #0]
 8005488:	3b04      	subs	r3, #4
 800548a:	2a00      	cmp	r2, #0
 800548c:	d1f0      	bne.n	8005470 <quorem+0xea>
 800548e:	3c01      	subs	r4, #1
 8005490:	e7eb      	b.n	800546a <quorem+0xe4>
 8005492:	2000      	movs	r0, #0
 8005494:	e7ee      	b.n	8005474 <quorem+0xee>
	...

08005498 <_dtoa_r>:
 8005498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800549c:	ed2d 8b02 	vpush	{d8}
 80054a0:	69c5      	ldr	r5, [r0, #28]
 80054a2:	b091      	sub	sp, #68	; 0x44
 80054a4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80054a8:	ec59 8b10 	vmov	r8, r9, d0
 80054ac:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 80054ae:	9106      	str	r1, [sp, #24]
 80054b0:	4606      	mov	r6, r0
 80054b2:	9208      	str	r2, [sp, #32]
 80054b4:	930c      	str	r3, [sp, #48]	; 0x30
 80054b6:	b975      	cbnz	r5, 80054d6 <_dtoa_r+0x3e>
 80054b8:	2010      	movs	r0, #16
 80054ba:	f000 fda5 	bl	8006008 <malloc>
 80054be:	4602      	mov	r2, r0
 80054c0:	61f0      	str	r0, [r6, #28]
 80054c2:	b920      	cbnz	r0, 80054ce <_dtoa_r+0x36>
 80054c4:	4ba6      	ldr	r3, [pc, #664]	; (8005760 <_dtoa_r+0x2c8>)
 80054c6:	21ef      	movs	r1, #239	; 0xef
 80054c8:	48a6      	ldr	r0, [pc, #664]	; (8005764 <_dtoa_r+0x2cc>)
 80054ca:	f001 fa99 	bl	8006a00 <__assert_func>
 80054ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80054d2:	6005      	str	r5, [r0, #0]
 80054d4:	60c5      	str	r5, [r0, #12]
 80054d6:	69f3      	ldr	r3, [r6, #28]
 80054d8:	6819      	ldr	r1, [r3, #0]
 80054da:	b151      	cbz	r1, 80054f2 <_dtoa_r+0x5a>
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	604a      	str	r2, [r1, #4]
 80054e0:	2301      	movs	r3, #1
 80054e2:	4093      	lsls	r3, r2
 80054e4:	608b      	str	r3, [r1, #8]
 80054e6:	4630      	mov	r0, r6
 80054e8:	f000 fe82 	bl	80061f0 <_Bfree>
 80054ec:	69f3      	ldr	r3, [r6, #28]
 80054ee:	2200      	movs	r2, #0
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	f1b9 0300 	subs.w	r3, r9, #0
 80054f6:	bfbb      	ittet	lt
 80054f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80054fc:	9303      	strlt	r3, [sp, #12]
 80054fe:	2300      	movge	r3, #0
 8005500:	2201      	movlt	r2, #1
 8005502:	bfac      	ite	ge
 8005504:	6023      	strge	r3, [r4, #0]
 8005506:	6022      	strlt	r2, [r4, #0]
 8005508:	4b97      	ldr	r3, [pc, #604]	; (8005768 <_dtoa_r+0x2d0>)
 800550a:	9c03      	ldr	r4, [sp, #12]
 800550c:	43a3      	bics	r3, r4
 800550e:	d11c      	bne.n	800554a <_dtoa_r+0xb2>
 8005510:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005512:	f242 730f 	movw	r3, #9999	; 0x270f
 8005516:	6013      	str	r3, [r2, #0]
 8005518:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800551c:	ea53 0308 	orrs.w	r3, r3, r8
 8005520:	f000 84fb 	beq.w	8005f1a <_dtoa_r+0xa82>
 8005524:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005526:	b963      	cbnz	r3, 8005542 <_dtoa_r+0xaa>
 8005528:	4b90      	ldr	r3, [pc, #576]	; (800576c <_dtoa_r+0x2d4>)
 800552a:	e020      	b.n	800556e <_dtoa_r+0xd6>
 800552c:	4b90      	ldr	r3, [pc, #576]	; (8005770 <_dtoa_r+0x2d8>)
 800552e:	9301      	str	r3, [sp, #4]
 8005530:	3308      	adds	r3, #8
 8005532:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005534:	6013      	str	r3, [r2, #0]
 8005536:	9801      	ldr	r0, [sp, #4]
 8005538:	b011      	add	sp, #68	; 0x44
 800553a:	ecbd 8b02 	vpop	{d8}
 800553e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005542:	4b8a      	ldr	r3, [pc, #552]	; (800576c <_dtoa_r+0x2d4>)
 8005544:	9301      	str	r3, [sp, #4]
 8005546:	3303      	adds	r3, #3
 8005548:	e7f3      	b.n	8005532 <_dtoa_r+0x9a>
 800554a:	ed9d 8b02 	vldr	d8, [sp, #8]
 800554e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005556:	d10c      	bne.n	8005572 <_dtoa_r+0xda>
 8005558:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800555a:	2301      	movs	r3, #1
 800555c:	6013      	str	r3, [r2, #0]
 800555e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 84d7 	beq.w	8005f14 <_dtoa_r+0xa7c>
 8005566:	4b83      	ldr	r3, [pc, #524]	; (8005774 <_dtoa_r+0x2dc>)
 8005568:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	3b01      	subs	r3, #1
 800556e:	9301      	str	r3, [sp, #4]
 8005570:	e7e1      	b.n	8005536 <_dtoa_r+0x9e>
 8005572:	aa0e      	add	r2, sp, #56	; 0x38
 8005574:	a90f      	add	r1, sp, #60	; 0x3c
 8005576:	4630      	mov	r0, r6
 8005578:	eeb0 0b48 	vmov.f64	d0, d8
 800557c:	f001 f91a 	bl	80067b4 <__d2b>
 8005580:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8005584:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005586:	4605      	mov	r5, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d046      	beq.n	800561a <_dtoa_r+0x182>
 800558c:	eeb0 7b48 	vmov.f64	d7, d8
 8005590:	ee18 1a90 	vmov	r1, s17
 8005594:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005598:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800559c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80055a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80055a4:	2000      	movs	r0, #0
 80055a6:	ee07 1a90 	vmov	s15, r1
 80055aa:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 80055ae:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005748 <_dtoa_r+0x2b0>
 80055b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80055b6:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8005750 <_dtoa_r+0x2b8>
 80055ba:	eea7 6b05 	vfma.f64	d6, d7, d5
 80055be:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005758 <_dtoa_r+0x2c0>
 80055c2:	ee07 3a90 	vmov	s15, r3
 80055c6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80055ca:	eeb0 7b46 	vmov.f64	d7, d6
 80055ce:	eea4 7b05 	vfma.f64	d7, d4, d5
 80055d2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80055d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80055da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055de:	ee16 ba90 	vmov	fp, s13
 80055e2:	9009      	str	r0, [sp, #36]	; 0x24
 80055e4:	d508      	bpl.n	80055f8 <_dtoa_r+0x160>
 80055e6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80055ea:	eeb4 6b47 	vcmp.f64	d6, d7
 80055ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055f2:	bf18      	it	ne
 80055f4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80055f8:	f1bb 0f16 	cmp.w	fp, #22
 80055fc:	d82b      	bhi.n	8005656 <_dtoa_r+0x1be>
 80055fe:	495e      	ldr	r1, [pc, #376]	; (8005778 <_dtoa_r+0x2e0>)
 8005600:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005604:	ed91 7b00 	vldr	d7, [r1]
 8005608:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800560c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005610:	d501      	bpl.n	8005616 <_dtoa_r+0x17e>
 8005612:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005616:	2100      	movs	r1, #0
 8005618:	e01e      	b.n	8005658 <_dtoa_r+0x1c0>
 800561a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800561c:	4413      	add	r3, r2
 800561e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8005622:	2920      	cmp	r1, #32
 8005624:	bfc1      	itttt	gt
 8005626:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800562a:	408c      	lslgt	r4, r1
 800562c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8005630:	fa28 f101 	lsrgt.w	r1, r8, r1
 8005634:	bfd6      	itet	le
 8005636:	f1c1 0120 	rsble	r1, r1, #32
 800563a:	4321      	orrgt	r1, r4
 800563c:	fa08 f101 	lslle.w	r1, r8, r1
 8005640:	ee07 1a90 	vmov	s15, r1
 8005644:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005648:	3b01      	subs	r3, #1
 800564a:	ee17 1a90 	vmov	r1, s15
 800564e:	2001      	movs	r0, #1
 8005650:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005654:	e7a7      	b.n	80055a6 <_dtoa_r+0x10e>
 8005656:	2101      	movs	r1, #1
 8005658:	1ad2      	subs	r2, r2, r3
 800565a:	1e53      	subs	r3, r2, #1
 800565c:	9305      	str	r3, [sp, #20]
 800565e:	bf45      	ittet	mi
 8005660:	f1c2 0301 	rsbmi	r3, r2, #1
 8005664:	9304      	strmi	r3, [sp, #16]
 8005666:	2300      	movpl	r3, #0
 8005668:	2300      	movmi	r3, #0
 800566a:	bf4c      	ite	mi
 800566c:	9305      	strmi	r3, [sp, #20]
 800566e:	9304      	strpl	r3, [sp, #16]
 8005670:	f1bb 0f00 	cmp.w	fp, #0
 8005674:	910b      	str	r1, [sp, #44]	; 0x2c
 8005676:	db18      	blt.n	80056aa <_dtoa_r+0x212>
 8005678:	9b05      	ldr	r3, [sp, #20]
 800567a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800567e:	445b      	add	r3, fp
 8005680:	9305      	str	r3, [sp, #20]
 8005682:	2300      	movs	r3, #0
 8005684:	9a06      	ldr	r2, [sp, #24]
 8005686:	2a09      	cmp	r2, #9
 8005688:	d848      	bhi.n	800571c <_dtoa_r+0x284>
 800568a:	2a05      	cmp	r2, #5
 800568c:	bfc4      	itt	gt
 800568e:	3a04      	subgt	r2, #4
 8005690:	9206      	strgt	r2, [sp, #24]
 8005692:	9a06      	ldr	r2, [sp, #24]
 8005694:	f1a2 0202 	sub.w	r2, r2, #2
 8005698:	bfcc      	ite	gt
 800569a:	2400      	movgt	r4, #0
 800569c:	2401      	movle	r4, #1
 800569e:	2a03      	cmp	r2, #3
 80056a0:	d847      	bhi.n	8005732 <_dtoa_r+0x29a>
 80056a2:	e8df f002 	tbb	[pc, r2]
 80056a6:	2d0b      	.short	0x2d0b
 80056a8:	392b      	.short	0x392b
 80056aa:	9b04      	ldr	r3, [sp, #16]
 80056ac:	2200      	movs	r2, #0
 80056ae:	eba3 030b 	sub.w	r3, r3, fp
 80056b2:	9304      	str	r3, [sp, #16]
 80056b4:	920a      	str	r2, [sp, #40]	; 0x28
 80056b6:	f1cb 0300 	rsb	r3, fp, #0
 80056ba:	e7e3      	b.n	8005684 <_dtoa_r+0x1ec>
 80056bc:	2200      	movs	r2, #0
 80056be:	9207      	str	r2, [sp, #28]
 80056c0:	9a08      	ldr	r2, [sp, #32]
 80056c2:	2a00      	cmp	r2, #0
 80056c4:	dc38      	bgt.n	8005738 <_dtoa_r+0x2a0>
 80056c6:	f04f 0a01 	mov.w	sl, #1
 80056ca:	46d1      	mov	r9, sl
 80056cc:	4652      	mov	r2, sl
 80056ce:	f8cd a020 	str.w	sl, [sp, #32]
 80056d2:	69f7      	ldr	r7, [r6, #28]
 80056d4:	2100      	movs	r1, #0
 80056d6:	2004      	movs	r0, #4
 80056d8:	f100 0c14 	add.w	ip, r0, #20
 80056dc:	4594      	cmp	ip, r2
 80056de:	d930      	bls.n	8005742 <_dtoa_r+0x2aa>
 80056e0:	6079      	str	r1, [r7, #4]
 80056e2:	4630      	mov	r0, r6
 80056e4:	930d      	str	r3, [sp, #52]	; 0x34
 80056e6:	f000 fd43 	bl	8006170 <_Balloc>
 80056ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056ec:	9001      	str	r0, [sp, #4]
 80056ee:	4602      	mov	r2, r0
 80056f0:	2800      	cmp	r0, #0
 80056f2:	d145      	bne.n	8005780 <_dtoa_r+0x2e8>
 80056f4:	4b21      	ldr	r3, [pc, #132]	; (800577c <_dtoa_r+0x2e4>)
 80056f6:	f240 11af 	movw	r1, #431	; 0x1af
 80056fa:	e6e5      	b.n	80054c8 <_dtoa_r+0x30>
 80056fc:	2201      	movs	r2, #1
 80056fe:	e7de      	b.n	80056be <_dtoa_r+0x226>
 8005700:	2200      	movs	r2, #0
 8005702:	9207      	str	r2, [sp, #28]
 8005704:	9a08      	ldr	r2, [sp, #32]
 8005706:	eb0b 0a02 	add.w	sl, fp, r2
 800570a:	f10a 0901 	add.w	r9, sl, #1
 800570e:	464a      	mov	r2, r9
 8005710:	2a01      	cmp	r2, #1
 8005712:	bfb8      	it	lt
 8005714:	2201      	movlt	r2, #1
 8005716:	e7dc      	b.n	80056d2 <_dtoa_r+0x23a>
 8005718:	2201      	movs	r2, #1
 800571a:	e7f2      	b.n	8005702 <_dtoa_r+0x26a>
 800571c:	2401      	movs	r4, #1
 800571e:	2200      	movs	r2, #0
 8005720:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8005724:	f04f 3aff 	mov.w	sl, #4294967295
 8005728:	2100      	movs	r1, #0
 800572a:	46d1      	mov	r9, sl
 800572c:	2212      	movs	r2, #18
 800572e:	9108      	str	r1, [sp, #32]
 8005730:	e7cf      	b.n	80056d2 <_dtoa_r+0x23a>
 8005732:	2201      	movs	r2, #1
 8005734:	9207      	str	r2, [sp, #28]
 8005736:	e7f5      	b.n	8005724 <_dtoa_r+0x28c>
 8005738:	f8dd a020 	ldr.w	sl, [sp, #32]
 800573c:	46d1      	mov	r9, sl
 800573e:	4652      	mov	r2, sl
 8005740:	e7c7      	b.n	80056d2 <_dtoa_r+0x23a>
 8005742:	3101      	adds	r1, #1
 8005744:	0040      	lsls	r0, r0, #1
 8005746:	e7c7      	b.n	80056d8 <_dtoa_r+0x240>
 8005748:	636f4361 	.word	0x636f4361
 800574c:	3fd287a7 	.word	0x3fd287a7
 8005750:	8b60c8b3 	.word	0x8b60c8b3
 8005754:	3fc68a28 	.word	0x3fc68a28
 8005758:	509f79fb 	.word	0x509f79fb
 800575c:	3fd34413 	.word	0x3fd34413
 8005760:	08007091 	.word	0x08007091
 8005764:	080070a8 	.word	0x080070a8
 8005768:	7ff00000 	.word	0x7ff00000
 800576c:	0800708d 	.word	0x0800708d
 8005770:	08007084 	.word	0x08007084
 8005774:	08007061 	.word	0x08007061
 8005778:	08007198 	.word	0x08007198
 800577c:	08007100 	.word	0x08007100
 8005780:	69f2      	ldr	r2, [r6, #28]
 8005782:	9901      	ldr	r1, [sp, #4]
 8005784:	6011      	str	r1, [r2, #0]
 8005786:	f1b9 0f0e 	cmp.w	r9, #14
 800578a:	d86c      	bhi.n	8005866 <_dtoa_r+0x3ce>
 800578c:	2c00      	cmp	r4, #0
 800578e:	d06a      	beq.n	8005866 <_dtoa_r+0x3ce>
 8005790:	f1bb 0f00 	cmp.w	fp, #0
 8005794:	f340 80a0 	ble.w	80058d8 <_dtoa_r+0x440>
 8005798:	4ac1      	ldr	r2, [pc, #772]	; (8005aa0 <_dtoa_r+0x608>)
 800579a:	f00b 010f 	and.w	r1, fp, #15
 800579e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80057a2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80057a6:	ed92 7b00 	vldr	d7, [r2]
 80057aa:	ea4f 122b 	mov.w	r2, fp, asr #4
 80057ae:	f000 8087 	beq.w	80058c0 <_dtoa_r+0x428>
 80057b2:	49bc      	ldr	r1, [pc, #752]	; (8005aa4 <_dtoa_r+0x60c>)
 80057b4:	ed91 6b08 	vldr	d6, [r1, #32]
 80057b8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80057bc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80057c0:	f002 020f 	and.w	r2, r2, #15
 80057c4:	2103      	movs	r1, #3
 80057c6:	48b7      	ldr	r0, [pc, #732]	; (8005aa4 <_dtoa_r+0x60c>)
 80057c8:	2a00      	cmp	r2, #0
 80057ca:	d17b      	bne.n	80058c4 <_dtoa_r+0x42c>
 80057cc:	ed9d 6b02 	vldr	d6, [sp, #8]
 80057d0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80057d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80057d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80057da:	ed9d 7b02 	vldr	d7, [sp, #8]
 80057de:	2a00      	cmp	r2, #0
 80057e0:	f000 80a0 	beq.w	8005924 <_dtoa_r+0x48c>
 80057e4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80057e8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80057ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057f0:	f140 8098 	bpl.w	8005924 <_dtoa_r+0x48c>
 80057f4:	f1b9 0f00 	cmp.w	r9, #0
 80057f8:	f000 8094 	beq.w	8005924 <_dtoa_r+0x48c>
 80057fc:	f1ba 0f00 	cmp.w	sl, #0
 8005800:	dd2f      	ble.n	8005862 <_dtoa_r+0x3ca>
 8005802:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005806:	ee27 7b06 	vmul.f64	d7, d7, d6
 800580a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800580e:	f10b 32ff 	add.w	r2, fp, #4294967295
 8005812:	3101      	adds	r1, #1
 8005814:	4654      	mov	r4, sl
 8005816:	ed9d 6b02 	vldr	d6, [sp, #8]
 800581a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800581e:	ee07 1a90 	vmov	s15, r1
 8005822:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005826:	eea7 5b06 	vfma.f64	d5, d7, d6
 800582a:	ee15 7a90 	vmov	r7, s11
 800582e:	ec51 0b15 	vmov	r0, r1, d5
 8005832:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8005836:	2c00      	cmp	r4, #0
 8005838:	d177      	bne.n	800592a <_dtoa_r+0x492>
 800583a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800583e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005842:	ec41 0b17 	vmov	d7, r0, r1
 8005846:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800584a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800584e:	f300 826a 	bgt.w	8005d26 <_dtoa_r+0x88e>
 8005852:	eeb1 7b47 	vneg.f64	d7, d7
 8005856:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800585a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800585e:	f100 8260 	bmi.w	8005d22 <_dtoa_r+0x88a>
 8005862:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005866:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005868:	2a00      	cmp	r2, #0
 800586a:	f2c0 811d 	blt.w	8005aa8 <_dtoa_r+0x610>
 800586e:	f1bb 0f0e 	cmp.w	fp, #14
 8005872:	f300 8119 	bgt.w	8005aa8 <_dtoa_r+0x610>
 8005876:	4b8a      	ldr	r3, [pc, #552]	; (8005aa0 <_dtoa_r+0x608>)
 8005878:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800587c:	ed93 6b00 	vldr	d6, [r3]
 8005880:	9b08      	ldr	r3, [sp, #32]
 8005882:	2b00      	cmp	r3, #0
 8005884:	f280 80b7 	bge.w	80059f6 <_dtoa_r+0x55e>
 8005888:	f1b9 0f00 	cmp.w	r9, #0
 800588c:	f300 80b3 	bgt.w	80059f6 <_dtoa_r+0x55e>
 8005890:	f040 8246 	bne.w	8005d20 <_dtoa_r+0x888>
 8005894:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005898:	ee26 6b07 	vmul.f64	d6, d6, d7
 800589c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80058a0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80058a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058a8:	464c      	mov	r4, r9
 80058aa:	464f      	mov	r7, r9
 80058ac:	f280 821c 	bge.w	8005ce8 <_dtoa_r+0x850>
 80058b0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80058b4:	2331      	movs	r3, #49	; 0x31
 80058b6:	f808 3b01 	strb.w	r3, [r8], #1
 80058ba:	f10b 0b01 	add.w	fp, fp, #1
 80058be:	e218      	b.n	8005cf2 <_dtoa_r+0x85a>
 80058c0:	2102      	movs	r1, #2
 80058c2:	e780      	b.n	80057c6 <_dtoa_r+0x32e>
 80058c4:	07d4      	lsls	r4, r2, #31
 80058c6:	d504      	bpl.n	80058d2 <_dtoa_r+0x43a>
 80058c8:	ed90 6b00 	vldr	d6, [r0]
 80058cc:	3101      	adds	r1, #1
 80058ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80058d2:	1052      	asrs	r2, r2, #1
 80058d4:	3008      	adds	r0, #8
 80058d6:	e777      	b.n	80057c8 <_dtoa_r+0x330>
 80058d8:	d022      	beq.n	8005920 <_dtoa_r+0x488>
 80058da:	f1cb 0200 	rsb	r2, fp, #0
 80058de:	4970      	ldr	r1, [pc, #448]	; (8005aa0 <_dtoa_r+0x608>)
 80058e0:	f002 000f 	and.w	r0, r2, #15
 80058e4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80058e8:	ed91 7b00 	vldr	d7, [r1]
 80058ec:	ee28 7b07 	vmul.f64	d7, d8, d7
 80058f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80058f4:	486b      	ldr	r0, [pc, #428]	; (8005aa4 <_dtoa_r+0x60c>)
 80058f6:	1112      	asrs	r2, r2, #4
 80058f8:	2400      	movs	r4, #0
 80058fa:	2102      	movs	r1, #2
 80058fc:	b92a      	cbnz	r2, 800590a <_dtoa_r+0x472>
 80058fe:	2c00      	cmp	r4, #0
 8005900:	f43f af6a 	beq.w	80057d8 <_dtoa_r+0x340>
 8005904:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005908:	e766      	b.n	80057d8 <_dtoa_r+0x340>
 800590a:	07d7      	lsls	r7, r2, #31
 800590c:	d505      	bpl.n	800591a <_dtoa_r+0x482>
 800590e:	ed90 6b00 	vldr	d6, [r0]
 8005912:	3101      	adds	r1, #1
 8005914:	2401      	movs	r4, #1
 8005916:	ee27 7b06 	vmul.f64	d7, d7, d6
 800591a:	1052      	asrs	r2, r2, #1
 800591c:	3008      	adds	r0, #8
 800591e:	e7ed      	b.n	80058fc <_dtoa_r+0x464>
 8005920:	2102      	movs	r1, #2
 8005922:	e759      	b.n	80057d8 <_dtoa_r+0x340>
 8005924:	465a      	mov	r2, fp
 8005926:	464c      	mov	r4, r9
 8005928:	e775      	b.n	8005816 <_dtoa_r+0x37e>
 800592a:	ec41 0b17 	vmov	d7, r0, r1
 800592e:	495c      	ldr	r1, [pc, #368]	; (8005aa0 <_dtoa_r+0x608>)
 8005930:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8005934:	ed11 4b02 	vldr	d4, [r1, #-8]
 8005938:	9901      	ldr	r1, [sp, #4]
 800593a:	440c      	add	r4, r1
 800593c:	9907      	ldr	r1, [sp, #28]
 800593e:	b351      	cbz	r1, 8005996 <_dtoa_r+0x4fe>
 8005940:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8005944:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005948:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800594c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005950:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005954:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005958:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800595c:	ee14 1a90 	vmov	r1, s9
 8005960:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005964:	3130      	adds	r1, #48	; 0x30
 8005966:	ee36 6b45 	vsub.f64	d6, d6, d5
 800596a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800596e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005972:	f808 1b01 	strb.w	r1, [r8], #1
 8005976:	d439      	bmi.n	80059ec <_dtoa_r+0x554>
 8005978:	ee32 5b46 	vsub.f64	d5, d2, d6
 800597c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005984:	d472      	bmi.n	8005a6c <_dtoa_r+0x5d4>
 8005986:	45a0      	cmp	r8, r4
 8005988:	f43f af6b 	beq.w	8005862 <_dtoa_r+0x3ca>
 800598c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005990:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005994:	e7e0      	b.n	8005958 <_dtoa_r+0x4c0>
 8005996:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800599a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800599e:	4620      	mov	r0, r4
 80059a0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80059a4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80059a8:	ee14 1a90 	vmov	r1, s9
 80059ac:	3130      	adds	r1, #48	; 0x30
 80059ae:	f808 1b01 	strb.w	r1, [r8], #1
 80059b2:	45a0      	cmp	r8, r4
 80059b4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80059b8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80059bc:	d118      	bne.n	80059f0 <_dtoa_r+0x558>
 80059be:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80059c2:	ee37 4b05 	vadd.f64	d4, d7, d5
 80059c6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80059ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ce:	dc4d      	bgt.n	8005a6c <_dtoa_r+0x5d4>
 80059d0:	ee35 5b47 	vsub.f64	d5, d5, d7
 80059d4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80059d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059dc:	f57f af41 	bpl.w	8005862 <_dtoa_r+0x3ca>
 80059e0:	4680      	mov	r8, r0
 80059e2:	3801      	subs	r0, #1
 80059e4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80059e8:	2b30      	cmp	r3, #48	; 0x30
 80059ea:	d0f9      	beq.n	80059e0 <_dtoa_r+0x548>
 80059ec:	4693      	mov	fp, r2
 80059ee:	e02a      	b.n	8005a46 <_dtoa_r+0x5ae>
 80059f0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80059f4:	e7d6      	b.n	80059a4 <_dtoa_r+0x50c>
 80059f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80059fa:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80059fe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005a02:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005a06:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005a0a:	ee15 3a10 	vmov	r3, s10
 8005a0e:	3330      	adds	r3, #48	; 0x30
 8005a10:	f808 3b01 	strb.w	r3, [r8], #1
 8005a14:	9b01      	ldr	r3, [sp, #4]
 8005a16:	eba8 0303 	sub.w	r3, r8, r3
 8005a1a:	4599      	cmp	r9, r3
 8005a1c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005a20:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005a24:	d133      	bne.n	8005a8e <_dtoa_r+0x5f6>
 8005a26:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005a2a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a32:	dc1a      	bgt.n	8005a6a <_dtoa_r+0x5d2>
 8005a34:	eeb4 7b46 	vcmp.f64	d7, d6
 8005a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a3c:	d103      	bne.n	8005a46 <_dtoa_r+0x5ae>
 8005a3e:	ee15 3a10 	vmov	r3, s10
 8005a42:	07d9      	lsls	r1, r3, #31
 8005a44:	d411      	bmi.n	8005a6a <_dtoa_r+0x5d2>
 8005a46:	4629      	mov	r1, r5
 8005a48:	4630      	mov	r0, r6
 8005a4a:	f000 fbd1 	bl	80061f0 <_Bfree>
 8005a4e:	2300      	movs	r3, #0
 8005a50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a52:	f888 3000 	strb.w	r3, [r8]
 8005a56:	f10b 0301 	add.w	r3, fp, #1
 8005a5a:	6013      	str	r3, [r2, #0]
 8005a5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f43f ad69 	beq.w	8005536 <_dtoa_r+0x9e>
 8005a64:	f8c3 8000 	str.w	r8, [r3]
 8005a68:	e565      	b.n	8005536 <_dtoa_r+0x9e>
 8005a6a:	465a      	mov	r2, fp
 8005a6c:	4643      	mov	r3, r8
 8005a6e:	4698      	mov	r8, r3
 8005a70:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8005a74:	2939      	cmp	r1, #57	; 0x39
 8005a76:	d106      	bne.n	8005a86 <_dtoa_r+0x5ee>
 8005a78:	9901      	ldr	r1, [sp, #4]
 8005a7a:	4299      	cmp	r1, r3
 8005a7c:	d1f7      	bne.n	8005a6e <_dtoa_r+0x5d6>
 8005a7e:	9801      	ldr	r0, [sp, #4]
 8005a80:	2130      	movs	r1, #48	; 0x30
 8005a82:	3201      	adds	r2, #1
 8005a84:	7001      	strb	r1, [r0, #0]
 8005a86:	7819      	ldrb	r1, [r3, #0]
 8005a88:	3101      	adds	r1, #1
 8005a8a:	7019      	strb	r1, [r3, #0]
 8005a8c:	e7ae      	b.n	80059ec <_dtoa_r+0x554>
 8005a8e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005a92:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a9a:	d1b2      	bne.n	8005a02 <_dtoa_r+0x56a>
 8005a9c:	e7d3      	b.n	8005a46 <_dtoa_r+0x5ae>
 8005a9e:	bf00      	nop
 8005aa0:	08007198 	.word	0x08007198
 8005aa4:	08007170 	.word	0x08007170
 8005aa8:	9907      	ldr	r1, [sp, #28]
 8005aaa:	2900      	cmp	r1, #0
 8005aac:	f000 80d0 	beq.w	8005c50 <_dtoa_r+0x7b8>
 8005ab0:	9906      	ldr	r1, [sp, #24]
 8005ab2:	2901      	cmp	r1, #1
 8005ab4:	f300 80b4 	bgt.w	8005c20 <_dtoa_r+0x788>
 8005ab8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005aba:	2900      	cmp	r1, #0
 8005abc:	f000 80ac 	beq.w	8005c18 <_dtoa_r+0x780>
 8005ac0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005ac4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005ac8:	461c      	mov	r4, r3
 8005aca:	9309      	str	r3, [sp, #36]	; 0x24
 8005acc:	9b04      	ldr	r3, [sp, #16]
 8005ace:	4413      	add	r3, r2
 8005ad0:	9304      	str	r3, [sp, #16]
 8005ad2:	9b05      	ldr	r3, [sp, #20]
 8005ad4:	2101      	movs	r1, #1
 8005ad6:	4413      	add	r3, r2
 8005ad8:	4630      	mov	r0, r6
 8005ada:	9305      	str	r3, [sp, #20]
 8005adc:	f000 fc3e 	bl	800635c <__i2b>
 8005ae0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ae2:	4607      	mov	r7, r0
 8005ae4:	f1b8 0f00 	cmp.w	r8, #0
 8005ae8:	d00d      	beq.n	8005b06 <_dtoa_r+0x66e>
 8005aea:	9a05      	ldr	r2, [sp, #20]
 8005aec:	2a00      	cmp	r2, #0
 8005aee:	dd0a      	ble.n	8005b06 <_dtoa_r+0x66e>
 8005af0:	4542      	cmp	r2, r8
 8005af2:	9904      	ldr	r1, [sp, #16]
 8005af4:	bfa8      	it	ge
 8005af6:	4642      	movge	r2, r8
 8005af8:	1a89      	subs	r1, r1, r2
 8005afa:	9104      	str	r1, [sp, #16]
 8005afc:	9905      	ldr	r1, [sp, #20]
 8005afe:	eba8 0802 	sub.w	r8, r8, r2
 8005b02:	1a8a      	subs	r2, r1, r2
 8005b04:	9205      	str	r2, [sp, #20]
 8005b06:	b303      	cbz	r3, 8005b4a <_dtoa_r+0x6b2>
 8005b08:	9a07      	ldr	r2, [sp, #28]
 8005b0a:	2a00      	cmp	r2, #0
 8005b0c:	f000 80a5 	beq.w	8005c5a <_dtoa_r+0x7c2>
 8005b10:	2c00      	cmp	r4, #0
 8005b12:	dd13      	ble.n	8005b3c <_dtoa_r+0x6a4>
 8005b14:	4639      	mov	r1, r7
 8005b16:	4622      	mov	r2, r4
 8005b18:	4630      	mov	r0, r6
 8005b1a:	930d      	str	r3, [sp, #52]	; 0x34
 8005b1c:	f000 fcde 	bl	80064dc <__pow5mult>
 8005b20:	462a      	mov	r2, r5
 8005b22:	4601      	mov	r1, r0
 8005b24:	4607      	mov	r7, r0
 8005b26:	4630      	mov	r0, r6
 8005b28:	f000 fc2e 	bl	8006388 <__multiply>
 8005b2c:	4629      	mov	r1, r5
 8005b2e:	9009      	str	r0, [sp, #36]	; 0x24
 8005b30:	4630      	mov	r0, r6
 8005b32:	f000 fb5d 	bl	80061f0 <_Bfree>
 8005b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b3a:	4615      	mov	r5, r2
 8005b3c:	1b1a      	subs	r2, r3, r4
 8005b3e:	d004      	beq.n	8005b4a <_dtoa_r+0x6b2>
 8005b40:	4629      	mov	r1, r5
 8005b42:	4630      	mov	r0, r6
 8005b44:	f000 fcca 	bl	80064dc <__pow5mult>
 8005b48:	4605      	mov	r5, r0
 8005b4a:	2101      	movs	r1, #1
 8005b4c:	4630      	mov	r0, r6
 8005b4e:	f000 fc05 	bl	800635c <__i2b>
 8005b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	4604      	mov	r4, r0
 8005b58:	f340 8081 	ble.w	8005c5e <_dtoa_r+0x7c6>
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4601      	mov	r1, r0
 8005b60:	4630      	mov	r0, r6
 8005b62:	f000 fcbb 	bl	80064dc <__pow5mult>
 8005b66:	9b06      	ldr	r3, [sp, #24]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	dd7a      	ble.n	8005c64 <_dtoa_r+0x7cc>
 8005b6e:	2300      	movs	r3, #0
 8005b70:	9309      	str	r3, [sp, #36]	; 0x24
 8005b72:	6922      	ldr	r2, [r4, #16]
 8005b74:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005b78:	6910      	ldr	r0, [r2, #16]
 8005b7a:	f000 fba1 	bl	80062c0 <__hi0bits>
 8005b7e:	f1c0 0020 	rsb	r0, r0, #32
 8005b82:	9b05      	ldr	r3, [sp, #20]
 8005b84:	4418      	add	r0, r3
 8005b86:	f010 001f 	ands.w	r0, r0, #31
 8005b8a:	f000 8093 	beq.w	8005cb4 <_dtoa_r+0x81c>
 8005b8e:	f1c0 0220 	rsb	r2, r0, #32
 8005b92:	2a04      	cmp	r2, #4
 8005b94:	f340 8085 	ble.w	8005ca2 <_dtoa_r+0x80a>
 8005b98:	9b04      	ldr	r3, [sp, #16]
 8005b9a:	f1c0 001c 	rsb	r0, r0, #28
 8005b9e:	4403      	add	r3, r0
 8005ba0:	9304      	str	r3, [sp, #16]
 8005ba2:	9b05      	ldr	r3, [sp, #20]
 8005ba4:	4480      	add	r8, r0
 8005ba6:	4403      	add	r3, r0
 8005ba8:	9305      	str	r3, [sp, #20]
 8005baa:	9b04      	ldr	r3, [sp, #16]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	dd05      	ble.n	8005bbc <_dtoa_r+0x724>
 8005bb0:	4629      	mov	r1, r5
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	f000 fceb 	bl	8006590 <__lshift>
 8005bba:	4605      	mov	r5, r0
 8005bbc:	9b05      	ldr	r3, [sp, #20]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	dd05      	ble.n	8005bce <_dtoa_r+0x736>
 8005bc2:	4621      	mov	r1, r4
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	f000 fce2 	bl	8006590 <__lshift>
 8005bcc:	4604      	mov	r4, r0
 8005bce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d071      	beq.n	8005cb8 <_dtoa_r+0x820>
 8005bd4:	4621      	mov	r1, r4
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	f000 fd46 	bl	8006668 <__mcmp>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	da6b      	bge.n	8005cb8 <_dtoa_r+0x820>
 8005be0:	2300      	movs	r3, #0
 8005be2:	4629      	mov	r1, r5
 8005be4:	220a      	movs	r2, #10
 8005be6:	4630      	mov	r0, r6
 8005be8:	f000 fb24 	bl	8006234 <__multadd>
 8005bec:	9b07      	ldr	r3, [sp, #28]
 8005bee:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005bf2:	4605      	mov	r5, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	f000 8197 	beq.w	8005f28 <_dtoa_r+0xa90>
 8005bfa:	4639      	mov	r1, r7
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	220a      	movs	r2, #10
 8005c00:	4630      	mov	r0, r6
 8005c02:	f000 fb17 	bl	8006234 <__multadd>
 8005c06:	f1ba 0f00 	cmp.w	sl, #0
 8005c0a:	4607      	mov	r7, r0
 8005c0c:	f300 8093 	bgt.w	8005d36 <_dtoa_r+0x89e>
 8005c10:	9b06      	ldr	r3, [sp, #24]
 8005c12:	2b02      	cmp	r3, #2
 8005c14:	dc57      	bgt.n	8005cc6 <_dtoa_r+0x82e>
 8005c16:	e08e      	b.n	8005d36 <_dtoa_r+0x89e>
 8005c18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c1a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005c1e:	e751      	b.n	8005ac4 <_dtoa_r+0x62c>
 8005c20:	f109 34ff 	add.w	r4, r9, #4294967295
 8005c24:	42a3      	cmp	r3, r4
 8005c26:	bfbf      	itttt	lt
 8005c28:	1ae2      	sublt	r2, r4, r3
 8005c2a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005c2c:	189b      	addlt	r3, r3, r2
 8005c2e:	930a      	strlt	r3, [sp, #40]	; 0x28
 8005c30:	bfae      	itee	ge
 8005c32:	1b1c      	subge	r4, r3, r4
 8005c34:	4623      	movlt	r3, r4
 8005c36:	2400      	movlt	r4, #0
 8005c38:	f1b9 0f00 	cmp.w	r9, #0
 8005c3c:	bfb5      	itete	lt
 8005c3e:	9a04      	ldrlt	r2, [sp, #16]
 8005c40:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8005c44:	eba2 0809 	sublt.w	r8, r2, r9
 8005c48:	464a      	movge	r2, r9
 8005c4a:	bfb8      	it	lt
 8005c4c:	2200      	movlt	r2, #0
 8005c4e:	e73c      	b.n	8005aca <_dtoa_r+0x632>
 8005c50:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005c54:	9f07      	ldr	r7, [sp, #28]
 8005c56:	461c      	mov	r4, r3
 8005c58:	e744      	b.n	8005ae4 <_dtoa_r+0x64c>
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	e770      	b.n	8005b40 <_dtoa_r+0x6a8>
 8005c5e:	9b06      	ldr	r3, [sp, #24]
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	dc18      	bgt.n	8005c96 <_dtoa_r+0x7fe>
 8005c64:	9b02      	ldr	r3, [sp, #8]
 8005c66:	b9b3      	cbnz	r3, 8005c96 <_dtoa_r+0x7fe>
 8005c68:	9b03      	ldr	r3, [sp, #12]
 8005c6a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005c6e:	b9a2      	cbnz	r2, 8005c9a <_dtoa_r+0x802>
 8005c70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005c74:	0d12      	lsrs	r2, r2, #20
 8005c76:	0512      	lsls	r2, r2, #20
 8005c78:	b18a      	cbz	r2, 8005c9e <_dtoa_r+0x806>
 8005c7a:	9b04      	ldr	r3, [sp, #16]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	9304      	str	r3, [sp, #16]
 8005c80:	9b05      	ldr	r3, [sp, #20]
 8005c82:	3301      	adds	r3, #1
 8005c84:	9305      	str	r3, [sp, #20]
 8005c86:	2301      	movs	r3, #1
 8005c88:	9309      	str	r3, [sp, #36]	; 0x24
 8005c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f47f af70 	bne.w	8005b72 <_dtoa_r+0x6da>
 8005c92:	2001      	movs	r0, #1
 8005c94:	e775      	b.n	8005b82 <_dtoa_r+0x6ea>
 8005c96:	2300      	movs	r3, #0
 8005c98:	e7f6      	b.n	8005c88 <_dtoa_r+0x7f0>
 8005c9a:	9b02      	ldr	r3, [sp, #8]
 8005c9c:	e7f4      	b.n	8005c88 <_dtoa_r+0x7f0>
 8005c9e:	9209      	str	r2, [sp, #36]	; 0x24
 8005ca0:	e7f3      	b.n	8005c8a <_dtoa_r+0x7f2>
 8005ca2:	d082      	beq.n	8005baa <_dtoa_r+0x712>
 8005ca4:	9b04      	ldr	r3, [sp, #16]
 8005ca6:	321c      	adds	r2, #28
 8005ca8:	4413      	add	r3, r2
 8005caa:	9304      	str	r3, [sp, #16]
 8005cac:	9b05      	ldr	r3, [sp, #20]
 8005cae:	4490      	add	r8, r2
 8005cb0:	4413      	add	r3, r2
 8005cb2:	e779      	b.n	8005ba8 <_dtoa_r+0x710>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	e7f5      	b.n	8005ca4 <_dtoa_r+0x80c>
 8005cb8:	f1b9 0f00 	cmp.w	r9, #0
 8005cbc:	dc36      	bgt.n	8005d2c <_dtoa_r+0x894>
 8005cbe:	9b06      	ldr	r3, [sp, #24]
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	dd33      	ble.n	8005d2c <_dtoa_r+0x894>
 8005cc4:	46ca      	mov	sl, r9
 8005cc6:	f1ba 0f00 	cmp.w	sl, #0
 8005cca:	d10d      	bne.n	8005ce8 <_dtoa_r+0x850>
 8005ccc:	4621      	mov	r1, r4
 8005cce:	4653      	mov	r3, sl
 8005cd0:	2205      	movs	r2, #5
 8005cd2:	4630      	mov	r0, r6
 8005cd4:	f000 faae 	bl	8006234 <__multadd>
 8005cd8:	4601      	mov	r1, r0
 8005cda:	4604      	mov	r4, r0
 8005cdc:	4628      	mov	r0, r5
 8005cde:	f000 fcc3 	bl	8006668 <__mcmp>
 8005ce2:	2800      	cmp	r0, #0
 8005ce4:	f73f ade4 	bgt.w	80058b0 <_dtoa_r+0x418>
 8005ce8:	9b08      	ldr	r3, [sp, #32]
 8005cea:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005cee:	ea6f 0b03 	mvn.w	fp, r3
 8005cf2:	f04f 0900 	mov.w	r9, #0
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	f000 fa79 	bl	80061f0 <_Bfree>
 8005cfe:	2f00      	cmp	r7, #0
 8005d00:	f43f aea1 	beq.w	8005a46 <_dtoa_r+0x5ae>
 8005d04:	f1b9 0f00 	cmp.w	r9, #0
 8005d08:	d005      	beq.n	8005d16 <_dtoa_r+0x87e>
 8005d0a:	45b9      	cmp	r9, r7
 8005d0c:	d003      	beq.n	8005d16 <_dtoa_r+0x87e>
 8005d0e:	4649      	mov	r1, r9
 8005d10:	4630      	mov	r0, r6
 8005d12:	f000 fa6d 	bl	80061f0 <_Bfree>
 8005d16:	4639      	mov	r1, r7
 8005d18:	4630      	mov	r0, r6
 8005d1a:	f000 fa69 	bl	80061f0 <_Bfree>
 8005d1e:	e692      	b.n	8005a46 <_dtoa_r+0x5ae>
 8005d20:	2400      	movs	r4, #0
 8005d22:	4627      	mov	r7, r4
 8005d24:	e7e0      	b.n	8005ce8 <_dtoa_r+0x850>
 8005d26:	4693      	mov	fp, r2
 8005d28:	4627      	mov	r7, r4
 8005d2a:	e5c1      	b.n	80058b0 <_dtoa_r+0x418>
 8005d2c:	9b07      	ldr	r3, [sp, #28]
 8005d2e:	46ca      	mov	sl, r9
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 8100 	beq.w	8005f36 <_dtoa_r+0xa9e>
 8005d36:	f1b8 0f00 	cmp.w	r8, #0
 8005d3a:	dd05      	ble.n	8005d48 <_dtoa_r+0x8b0>
 8005d3c:	4639      	mov	r1, r7
 8005d3e:	4642      	mov	r2, r8
 8005d40:	4630      	mov	r0, r6
 8005d42:	f000 fc25 	bl	8006590 <__lshift>
 8005d46:	4607      	mov	r7, r0
 8005d48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d05d      	beq.n	8005e0a <_dtoa_r+0x972>
 8005d4e:	6879      	ldr	r1, [r7, #4]
 8005d50:	4630      	mov	r0, r6
 8005d52:	f000 fa0d 	bl	8006170 <_Balloc>
 8005d56:	4680      	mov	r8, r0
 8005d58:	b928      	cbnz	r0, 8005d66 <_dtoa_r+0x8ce>
 8005d5a:	4b82      	ldr	r3, [pc, #520]	; (8005f64 <_dtoa_r+0xacc>)
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005d62:	f7ff bbb1 	b.w	80054c8 <_dtoa_r+0x30>
 8005d66:	693a      	ldr	r2, [r7, #16]
 8005d68:	3202      	adds	r2, #2
 8005d6a:	0092      	lsls	r2, r2, #2
 8005d6c:	f107 010c 	add.w	r1, r7, #12
 8005d70:	300c      	adds	r0, #12
 8005d72:	f000 fe37 	bl	80069e4 <memcpy>
 8005d76:	2201      	movs	r2, #1
 8005d78:	4641      	mov	r1, r8
 8005d7a:	4630      	mov	r0, r6
 8005d7c:	f000 fc08 	bl	8006590 <__lshift>
 8005d80:	9b01      	ldr	r3, [sp, #4]
 8005d82:	3301      	adds	r3, #1
 8005d84:	9304      	str	r3, [sp, #16]
 8005d86:	9b01      	ldr	r3, [sp, #4]
 8005d88:	4453      	add	r3, sl
 8005d8a:	9308      	str	r3, [sp, #32]
 8005d8c:	9b02      	ldr	r3, [sp, #8]
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	46b9      	mov	r9, r7
 8005d94:	9307      	str	r3, [sp, #28]
 8005d96:	4607      	mov	r7, r0
 8005d98:	9b04      	ldr	r3, [sp, #16]
 8005d9a:	4621      	mov	r1, r4
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	4628      	mov	r0, r5
 8005da0:	9302      	str	r3, [sp, #8]
 8005da2:	f7ff faf0 	bl	8005386 <quorem>
 8005da6:	4603      	mov	r3, r0
 8005da8:	3330      	adds	r3, #48	; 0x30
 8005daa:	9005      	str	r0, [sp, #20]
 8005dac:	4649      	mov	r1, r9
 8005dae:	4628      	mov	r0, r5
 8005db0:	9309      	str	r3, [sp, #36]	; 0x24
 8005db2:	f000 fc59 	bl	8006668 <__mcmp>
 8005db6:	463a      	mov	r2, r7
 8005db8:	4682      	mov	sl, r0
 8005dba:	4621      	mov	r1, r4
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	f000 fc6f 	bl	80066a0 <__mdiff>
 8005dc2:	68c2      	ldr	r2, [r0, #12]
 8005dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dc6:	4680      	mov	r8, r0
 8005dc8:	bb0a      	cbnz	r2, 8005e0e <_dtoa_r+0x976>
 8005dca:	4601      	mov	r1, r0
 8005dcc:	4628      	mov	r0, r5
 8005dce:	f000 fc4b 	bl	8006668 <__mcmp>
 8005dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	4641      	mov	r1, r8
 8005dd8:	4630      	mov	r0, r6
 8005dda:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8005dde:	f000 fa07 	bl	80061f0 <_Bfree>
 8005de2:	9b06      	ldr	r3, [sp, #24]
 8005de4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005de6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005dea:	ea43 0102 	orr.w	r1, r3, r2
 8005dee:	9b07      	ldr	r3, [sp, #28]
 8005df0:	4319      	orrs	r1, r3
 8005df2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df4:	d10d      	bne.n	8005e12 <_dtoa_r+0x97a>
 8005df6:	2b39      	cmp	r3, #57	; 0x39
 8005df8:	d029      	beq.n	8005e4e <_dtoa_r+0x9b6>
 8005dfa:	f1ba 0f00 	cmp.w	sl, #0
 8005dfe:	dd01      	ble.n	8005e04 <_dtoa_r+0x96c>
 8005e00:	9b05      	ldr	r3, [sp, #20]
 8005e02:	3331      	adds	r3, #49	; 0x31
 8005e04:	9a02      	ldr	r2, [sp, #8]
 8005e06:	7013      	strb	r3, [r2, #0]
 8005e08:	e775      	b.n	8005cf6 <_dtoa_r+0x85e>
 8005e0a:	4638      	mov	r0, r7
 8005e0c:	e7b8      	b.n	8005d80 <_dtoa_r+0x8e8>
 8005e0e:	2201      	movs	r2, #1
 8005e10:	e7e1      	b.n	8005dd6 <_dtoa_r+0x93e>
 8005e12:	f1ba 0f00 	cmp.w	sl, #0
 8005e16:	db06      	blt.n	8005e26 <_dtoa_r+0x98e>
 8005e18:	9906      	ldr	r1, [sp, #24]
 8005e1a:	ea41 0a0a 	orr.w	sl, r1, sl
 8005e1e:	9907      	ldr	r1, [sp, #28]
 8005e20:	ea5a 0a01 	orrs.w	sl, sl, r1
 8005e24:	d120      	bne.n	8005e68 <_dtoa_r+0x9d0>
 8005e26:	2a00      	cmp	r2, #0
 8005e28:	ddec      	ble.n	8005e04 <_dtoa_r+0x96c>
 8005e2a:	4629      	mov	r1, r5
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	4630      	mov	r0, r6
 8005e30:	9304      	str	r3, [sp, #16]
 8005e32:	f000 fbad 	bl	8006590 <__lshift>
 8005e36:	4621      	mov	r1, r4
 8005e38:	4605      	mov	r5, r0
 8005e3a:	f000 fc15 	bl	8006668 <__mcmp>
 8005e3e:	2800      	cmp	r0, #0
 8005e40:	9b04      	ldr	r3, [sp, #16]
 8005e42:	dc02      	bgt.n	8005e4a <_dtoa_r+0x9b2>
 8005e44:	d1de      	bne.n	8005e04 <_dtoa_r+0x96c>
 8005e46:	07da      	lsls	r2, r3, #31
 8005e48:	d5dc      	bpl.n	8005e04 <_dtoa_r+0x96c>
 8005e4a:	2b39      	cmp	r3, #57	; 0x39
 8005e4c:	d1d8      	bne.n	8005e00 <_dtoa_r+0x968>
 8005e4e:	9a02      	ldr	r2, [sp, #8]
 8005e50:	2339      	movs	r3, #57	; 0x39
 8005e52:	7013      	strb	r3, [r2, #0]
 8005e54:	4643      	mov	r3, r8
 8005e56:	4698      	mov	r8, r3
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8005e5e:	2a39      	cmp	r2, #57	; 0x39
 8005e60:	d051      	beq.n	8005f06 <_dtoa_r+0xa6e>
 8005e62:	3201      	adds	r2, #1
 8005e64:	701a      	strb	r2, [r3, #0]
 8005e66:	e746      	b.n	8005cf6 <_dtoa_r+0x85e>
 8005e68:	2a00      	cmp	r2, #0
 8005e6a:	dd03      	ble.n	8005e74 <_dtoa_r+0x9dc>
 8005e6c:	2b39      	cmp	r3, #57	; 0x39
 8005e6e:	d0ee      	beq.n	8005e4e <_dtoa_r+0x9b6>
 8005e70:	3301      	adds	r3, #1
 8005e72:	e7c7      	b.n	8005e04 <_dtoa_r+0x96c>
 8005e74:	9a04      	ldr	r2, [sp, #16]
 8005e76:	9908      	ldr	r1, [sp, #32]
 8005e78:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005e7c:	428a      	cmp	r2, r1
 8005e7e:	d02b      	beq.n	8005ed8 <_dtoa_r+0xa40>
 8005e80:	4629      	mov	r1, r5
 8005e82:	2300      	movs	r3, #0
 8005e84:	220a      	movs	r2, #10
 8005e86:	4630      	mov	r0, r6
 8005e88:	f000 f9d4 	bl	8006234 <__multadd>
 8005e8c:	45b9      	cmp	r9, r7
 8005e8e:	4605      	mov	r5, r0
 8005e90:	f04f 0300 	mov.w	r3, #0
 8005e94:	f04f 020a 	mov.w	r2, #10
 8005e98:	4649      	mov	r1, r9
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	d107      	bne.n	8005eae <_dtoa_r+0xa16>
 8005e9e:	f000 f9c9 	bl	8006234 <__multadd>
 8005ea2:	4681      	mov	r9, r0
 8005ea4:	4607      	mov	r7, r0
 8005ea6:	9b04      	ldr	r3, [sp, #16]
 8005ea8:	3301      	adds	r3, #1
 8005eaa:	9304      	str	r3, [sp, #16]
 8005eac:	e774      	b.n	8005d98 <_dtoa_r+0x900>
 8005eae:	f000 f9c1 	bl	8006234 <__multadd>
 8005eb2:	4639      	mov	r1, r7
 8005eb4:	4681      	mov	r9, r0
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	220a      	movs	r2, #10
 8005eba:	4630      	mov	r0, r6
 8005ebc:	f000 f9ba 	bl	8006234 <__multadd>
 8005ec0:	4607      	mov	r7, r0
 8005ec2:	e7f0      	b.n	8005ea6 <_dtoa_r+0xa0e>
 8005ec4:	f1ba 0f00 	cmp.w	sl, #0
 8005ec8:	9a01      	ldr	r2, [sp, #4]
 8005eca:	bfcc      	ite	gt
 8005ecc:	46d0      	movgt	r8, sl
 8005ece:	f04f 0801 	movle.w	r8, #1
 8005ed2:	4490      	add	r8, r2
 8005ed4:	f04f 0900 	mov.w	r9, #0
 8005ed8:	4629      	mov	r1, r5
 8005eda:	2201      	movs	r2, #1
 8005edc:	4630      	mov	r0, r6
 8005ede:	9302      	str	r3, [sp, #8]
 8005ee0:	f000 fb56 	bl	8006590 <__lshift>
 8005ee4:	4621      	mov	r1, r4
 8005ee6:	4605      	mov	r5, r0
 8005ee8:	f000 fbbe 	bl	8006668 <__mcmp>
 8005eec:	2800      	cmp	r0, #0
 8005eee:	dcb1      	bgt.n	8005e54 <_dtoa_r+0x9bc>
 8005ef0:	d102      	bne.n	8005ef8 <_dtoa_r+0xa60>
 8005ef2:	9b02      	ldr	r3, [sp, #8]
 8005ef4:	07db      	lsls	r3, r3, #31
 8005ef6:	d4ad      	bmi.n	8005e54 <_dtoa_r+0x9bc>
 8005ef8:	4643      	mov	r3, r8
 8005efa:	4698      	mov	r8, r3
 8005efc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f00:	2a30      	cmp	r2, #48	; 0x30
 8005f02:	d0fa      	beq.n	8005efa <_dtoa_r+0xa62>
 8005f04:	e6f7      	b.n	8005cf6 <_dtoa_r+0x85e>
 8005f06:	9a01      	ldr	r2, [sp, #4]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d1a4      	bne.n	8005e56 <_dtoa_r+0x9be>
 8005f0c:	f10b 0b01 	add.w	fp, fp, #1
 8005f10:	2331      	movs	r3, #49	; 0x31
 8005f12:	e778      	b.n	8005e06 <_dtoa_r+0x96e>
 8005f14:	4b14      	ldr	r3, [pc, #80]	; (8005f68 <_dtoa_r+0xad0>)
 8005f16:	f7ff bb2a 	b.w	800556e <_dtoa_r+0xd6>
 8005f1a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	f47f ab05 	bne.w	800552c <_dtoa_r+0x94>
 8005f22:	4b12      	ldr	r3, [pc, #72]	; (8005f6c <_dtoa_r+0xad4>)
 8005f24:	f7ff bb23 	b.w	800556e <_dtoa_r+0xd6>
 8005f28:	f1ba 0f00 	cmp.w	sl, #0
 8005f2c:	dc03      	bgt.n	8005f36 <_dtoa_r+0xa9e>
 8005f2e:	9b06      	ldr	r3, [sp, #24]
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	f73f aec8 	bgt.w	8005cc6 <_dtoa_r+0x82e>
 8005f36:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	f7ff fa22 	bl	8005386 <quorem>
 8005f42:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005f46:	f808 3b01 	strb.w	r3, [r8], #1
 8005f4a:	9a01      	ldr	r2, [sp, #4]
 8005f4c:	eba8 0202 	sub.w	r2, r8, r2
 8005f50:	4592      	cmp	sl, r2
 8005f52:	ddb7      	ble.n	8005ec4 <_dtoa_r+0xa2c>
 8005f54:	4629      	mov	r1, r5
 8005f56:	2300      	movs	r3, #0
 8005f58:	220a      	movs	r2, #10
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	f000 f96a 	bl	8006234 <__multadd>
 8005f60:	4605      	mov	r5, r0
 8005f62:	e7ea      	b.n	8005f3a <_dtoa_r+0xaa2>
 8005f64:	08007100 	.word	0x08007100
 8005f68:	08007060 	.word	0x08007060
 8005f6c:	08007084 	.word	0x08007084

08005f70 <_free_r>:
 8005f70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f72:	2900      	cmp	r1, #0
 8005f74:	d044      	beq.n	8006000 <_free_r+0x90>
 8005f76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f7a:	9001      	str	r0, [sp, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f1a1 0404 	sub.w	r4, r1, #4
 8005f82:	bfb8      	it	lt
 8005f84:	18e4      	addlt	r4, r4, r3
 8005f86:	f000 f8e7 	bl	8006158 <__malloc_lock>
 8005f8a:	4a1e      	ldr	r2, [pc, #120]	; (8006004 <_free_r+0x94>)
 8005f8c:	9801      	ldr	r0, [sp, #4]
 8005f8e:	6813      	ldr	r3, [r2, #0]
 8005f90:	b933      	cbnz	r3, 8005fa0 <_free_r+0x30>
 8005f92:	6063      	str	r3, [r4, #4]
 8005f94:	6014      	str	r4, [r2, #0]
 8005f96:	b003      	add	sp, #12
 8005f98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f9c:	f000 b8e2 	b.w	8006164 <__malloc_unlock>
 8005fa0:	42a3      	cmp	r3, r4
 8005fa2:	d908      	bls.n	8005fb6 <_free_r+0x46>
 8005fa4:	6825      	ldr	r5, [r4, #0]
 8005fa6:	1961      	adds	r1, r4, r5
 8005fa8:	428b      	cmp	r3, r1
 8005faa:	bf01      	itttt	eq
 8005fac:	6819      	ldreq	r1, [r3, #0]
 8005fae:	685b      	ldreq	r3, [r3, #4]
 8005fb0:	1949      	addeq	r1, r1, r5
 8005fb2:	6021      	streq	r1, [r4, #0]
 8005fb4:	e7ed      	b.n	8005f92 <_free_r+0x22>
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	b10b      	cbz	r3, 8005fc0 <_free_r+0x50>
 8005fbc:	42a3      	cmp	r3, r4
 8005fbe:	d9fa      	bls.n	8005fb6 <_free_r+0x46>
 8005fc0:	6811      	ldr	r1, [r2, #0]
 8005fc2:	1855      	adds	r5, r2, r1
 8005fc4:	42a5      	cmp	r5, r4
 8005fc6:	d10b      	bne.n	8005fe0 <_free_r+0x70>
 8005fc8:	6824      	ldr	r4, [r4, #0]
 8005fca:	4421      	add	r1, r4
 8005fcc:	1854      	adds	r4, r2, r1
 8005fce:	42a3      	cmp	r3, r4
 8005fd0:	6011      	str	r1, [r2, #0]
 8005fd2:	d1e0      	bne.n	8005f96 <_free_r+0x26>
 8005fd4:	681c      	ldr	r4, [r3, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	6053      	str	r3, [r2, #4]
 8005fda:	440c      	add	r4, r1
 8005fdc:	6014      	str	r4, [r2, #0]
 8005fde:	e7da      	b.n	8005f96 <_free_r+0x26>
 8005fe0:	d902      	bls.n	8005fe8 <_free_r+0x78>
 8005fe2:	230c      	movs	r3, #12
 8005fe4:	6003      	str	r3, [r0, #0]
 8005fe6:	e7d6      	b.n	8005f96 <_free_r+0x26>
 8005fe8:	6825      	ldr	r5, [r4, #0]
 8005fea:	1961      	adds	r1, r4, r5
 8005fec:	428b      	cmp	r3, r1
 8005fee:	bf04      	itt	eq
 8005ff0:	6819      	ldreq	r1, [r3, #0]
 8005ff2:	685b      	ldreq	r3, [r3, #4]
 8005ff4:	6063      	str	r3, [r4, #4]
 8005ff6:	bf04      	itt	eq
 8005ff8:	1949      	addeq	r1, r1, r5
 8005ffa:	6021      	streq	r1, [r4, #0]
 8005ffc:	6054      	str	r4, [r2, #4]
 8005ffe:	e7ca      	b.n	8005f96 <_free_r+0x26>
 8006000:	b003      	add	sp, #12
 8006002:	bd30      	pop	{r4, r5, pc}
 8006004:	20000b58 	.word	0x20000b58

08006008 <malloc>:
 8006008:	4b02      	ldr	r3, [pc, #8]	; (8006014 <malloc+0xc>)
 800600a:	4601      	mov	r1, r0
 800600c:	6818      	ldr	r0, [r3, #0]
 800600e:	f000 b823 	b.w	8006058 <_malloc_r>
 8006012:	bf00      	nop
 8006014:	20000064 	.word	0x20000064

08006018 <sbrk_aligned>:
 8006018:	b570      	push	{r4, r5, r6, lr}
 800601a:	4e0e      	ldr	r6, [pc, #56]	; (8006054 <sbrk_aligned+0x3c>)
 800601c:	460c      	mov	r4, r1
 800601e:	6831      	ldr	r1, [r6, #0]
 8006020:	4605      	mov	r5, r0
 8006022:	b911      	cbnz	r1, 800602a <sbrk_aligned+0x12>
 8006024:	f000 fcce 	bl	80069c4 <_sbrk_r>
 8006028:	6030      	str	r0, [r6, #0]
 800602a:	4621      	mov	r1, r4
 800602c:	4628      	mov	r0, r5
 800602e:	f000 fcc9 	bl	80069c4 <_sbrk_r>
 8006032:	1c43      	adds	r3, r0, #1
 8006034:	d00a      	beq.n	800604c <sbrk_aligned+0x34>
 8006036:	1cc4      	adds	r4, r0, #3
 8006038:	f024 0403 	bic.w	r4, r4, #3
 800603c:	42a0      	cmp	r0, r4
 800603e:	d007      	beq.n	8006050 <sbrk_aligned+0x38>
 8006040:	1a21      	subs	r1, r4, r0
 8006042:	4628      	mov	r0, r5
 8006044:	f000 fcbe 	bl	80069c4 <_sbrk_r>
 8006048:	3001      	adds	r0, #1
 800604a:	d101      	bne.n	8006050 <sbrk_aligned+0x38>
 800604c:	f04f 34ff 	mov.w	r4, #4294967295
 8006050:	4620      	mov	r0, r4
 8006052:	bd70      	pop	{r4, r5, r6, pc}
 8006054:	20000b5c 	.word	0x20000b5c

08006058 <_malloc_r>:
 8006058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800605c:	1ccd      	adds	r5, r1, #3
 800605e:	f025 0503 	bic.w	r5, r5, #3
 8006062:	3508      	adds	r5, #8
 8006064:	2d0c      	cmp	r5, #12
 8006066:	bf38      	it	cc
 8006068:	250c      	movcc	r5, #12
 800606a:	2d00      	cmp	r5, #0
 800606c:	4607      	mov	r7, r0
 800606e:	db01      	blt.n	8006074 <_malloc_r+0x1c>
 8006070:	42a9      	cmp	r1, r5
 8006072:	d905      	bls.n	8006080 <_malloc_r+0x28>
 8006074:	230c      	movs	r3, #12
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	2600      	movs	r6, #0
 800607a:	4630      	mov	r0, r6
 800607c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006080:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006154 <_malloc_r+0xfc>
 8006084:	f000 f868 	bl	8006158 <__malloc_lock>
 8006088:	f8d8 3000 	ldr.w	r3, [r8]
 800608c:	461c      	mov	r4, r3
 800608e:	bb5c      	cbnz	r4, 80060e8 <_malloc_r+0x90>
 8006090:	4629      	mov	r1, r5
 8006092:	4638      	mov	r0, r7
 8006094:	f7ff ffc0 	bl	8006018 <sbrk_aligned>
 8006098:	1c43      	adds	r3, r0, #1
 800609a:	4604      	mov	r4, r0
 800609c:	d155      	bne.n	800614a <_malloc_r+0xf2>
 800609e:	f8d8 4000 	ldr.w	r4, [r8]
 80060a2:	4626      	mov	r6, r4
 80060a4:	2e00      	cmp	r6, #0
 80060a6:	d145      	bne.n	8006134 <_malloc_r+0xdc>
 80060a8:	2c00      	cmp	r4, #0
 80060aa:	d048      	beq.n	800613e <_malloc_r+0xe6>
 80060ac:	6823      	ldr	r3, [r4, #0]
 80060ae:	4631      	mov	r1, r6
 80060b0:	4638      	mov	r0, r7
 80060b2:	eb04 0903 	add.w	r9, r4, r3
 80060b6:	f000 fc85 	bl	80069c4 <_sbrk_r>
 80060ba:	4581      	cmp	r9, r0
 80060bc:	d13f      	bne.n	800613e <_malloc_r+0xe6>
 80060be:	6821      	ldr	r1, [r4, #0]
 80060c0:	1a6d      	subs	r5, r5, r1
 80060c2:	4629      	mov	r1, r5
 80060c4:	4638      	mov	r0, r7
 80060c6:	f7ff ffa7 	bl	8006018 <sbrk_aligned>
 80060ca:	3001      	adds	r0, #1
 80060cc:	d037      	beq.n	800613e <_malloc_r+0xe6>
 80060ce:	6823      	ldr	r3, [r4, #0]
 80060d0:	442b      	add	r3, r5
 80060d2:	6023      	str	r3, [r4, #0]
 80060d4:	f8d8 3000 	ldr.w	r3, [r8]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d038      	beq.n	800614e <_malloc_r+0xf6>
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	42a2      	cmp	r2, r4
 80060e0:	d12b      	bne.n	800613a <_malloc_r+0xe2>
 80060e2:	2200      	movs	r2, #0
 80060e4:	605a      	str	r2, [r3, #4]
 80060e6:	e00f      	b.n	8006108 <_malloc_r+0xb0>
 80060e8:	6822      	ldr	r2, [r4, #0]
 80060ea:	1b52      	subs	r2, r2, r5
 80060ec:	d41f      	bmi.n	800612e <_malloc_r+0xd6>
 80060ee:	2a0b      	cmp	r2, #11
 80060f0:	d917      	bls.n	8006122 <_malloc_r+0xca>
 80060f2:	1961      	adds	r1, r4, r5
 80060f4:	42a3      	cmp	r3, r4
 80060f6:	6025      	str	r5, [r4, #0]
 80060f8:	bf18      	it	ne
 80060fa:	6059      	strne	r1, [r3, #4]
 80060fc:	6863      	ldr	r3, [r4, #4]
 80060fe:	bf08      	it	eq
 8006100:	f8c8 1000 	streq.w	r1, [r8]
 8006104:	5162      	str	r2, [r4, r5]
 8006106:	604b      	str	r3, [r1, #4]
 8006108:	4638      	mov	r0, r7
 800610a:	f104 060b 	add.w	r6, r4, #11
 800610e:	f000 f829 	bl	8006164 <__malloc_unlock>
 8006112:	f026 0607 	bic.w	r6, r6, #7
 8006116:	1d23      	adds	r3, r4, #4
 8006118:	1af2      	subs	r2, r6, r3
 800611a:	d0ae      	beq.n	800607a <_malloc_r+0x22>
 800611c:	1b9b      	subs	r3, r3, r6
 800611e:	50a3      	str	r3, [r4, r2]
 8006120:	e7ab      	b.n	800607a <_malloc_r+0x22>
 8006122:	42a3      	cmp	r3, r4
 8006124:	6862      	ldr	r2, [r4, #4]
 8006126:	d1dd      	bne.n	80060e4 <_malloc_r+0x8c>
 8006128:	f8c8 2000 	str.w	r2, [r8]
 800612c:	e7ec      	b.n	8006108 <_malloc_r+0xb0>
 800612e:	4623      	mov	r3, r4
 8006130:	6864      	ldr	r4, [r4, #4]
 8006132:	e7ac      	b.n	800608e <_malloc_r+0x36>
 8006134:	4634      	mov	r4, r6
 8006136:	6876      	ldr	r6, [r6, #4]
 8006138:	e7b4      	b.n	80060a4 <_malloc_r+0x4c>
 800613a:	4613      	mov	r3, r2
 800613c:	e7cc      	b.n	80060d8 <_malloc_r+0x80>
 800613e:	230c      	movs	r3, #12
 8006140:	603b      	str	r3, [r7, #0]
 8006142:	4638      	mov	r0, r7
 8006144:	f000 f80e 	bl	8006164 <__malloc_unlock>
 8006148:	e797      	b.n	800607a <_malloc_r+0x22>
 800614a:	6025      	str	r5, [r4, #0]
 800614c:	e7dc      	b.n	8006108 <_malloc_r+0xb0>
 800614e:	605b      	str	r3, [r3, #4]
 8006150:	deff      	udf	#255	; 0xff
 8006152:	bf00      	nop
 8006154:	20000b58 	.word	0x20000b58

08006158 <__malloc_lock>:
 8006158:	4801      	ldr	r0, [pc, #4]	; (8006160 <__malloc_lock+0x8>)
 800615a:	f7ff b912 	b.w	8005382 <__retarget_lock_acquire_recursive>
 800615e:	bf00      	nop
 8006160:	20000b54 	.word	0x20000b54

08006164 <__malloc_unlock>:
 8006164:	4801      	ldr	r0, [pc, #4]	; (800616c <__malloc_unlock+0x8>)
 8006166:	f7ff b90d 	b.w	8005384 <__retarget_lock_release_recursive>
 800616a:	bf00      	nop
 800616c:	20000b54 	.word	0x20000b54

08006170 <_Balloc>:
 8006170:	b570      	push	{r4, r5, r6, lr}
 8006172:	69c6      	ldr	r6, [r0, #28]
 8006174:	4604      	mov	r4, r0
 8006176:	460d      	mov	r5, r1
 8006178:	b976      	cbnz	r6, 8006198 <_Balloc+0x28>
 800617a:	2010      	movs	r0, #16
 800617c:	f7ff ff44 	bl	8006008 <malloc>
 8006180:	4602      	mov	r2, r0
 8006182:	61e0      	str	r0, [r4, #28]
 8006184:	b920      	cbnz	r0, 8006190 <_Balloc+0x20>
 8006186:	4b18      	ldr	r3, [pc, #96]	; (80061e8 <_Balloc+0x78>)
 8006188:	4818      	ldr	r0, [pc, #96]	; (80061ec <_Balloc+0x7c>)
 800618a:	216b      	movs	r1, #107	; 0x6b
 800618c:	f000 fc38 	bl	8006a00 <__assert_func>
 8006190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006194:	6006      	str	r6, [r0, #0]
 8006196:	60c6      	str	r6, [r0, #12]
 8006198:	69e6      	ldr	r6, [r4, #28]
 800619a:	68f3      	ldr	r3, [r6, #12]
 800619c:	b183      	cbz	r3, 80061c0 <_Balloc+0x50>
 800619e:	69e3      	ldr	r3, [r4, #28]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061a6:	b9b8      	cbnz	r0, 80061d8 <_Balloc+0x68>
 80061a8:	2101      	movs	r1, #1
 80061aa:	fa01 f605 	lsl.w	r6, r1, r5
 80061ae:	1d72      	adds	r2, r6, #5
 80061b0:	0092      	lsls	r2, r2, #2
 80061b2:	4620      	mov	r0, r4
 80061b4:	f000 fc42 	bl	8006a3c <_calloc_r>
 80061b8:	b160      	cbz	r0, 80061d4 <_Balloc+0x64>
 80061ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80061be:	e00e      	b.n	80061de <_Balloc+0x6e>
 80061c0:	2221      	movs	r2, #33	; 0x21
 80061c2:	2104      	movs	r1, #4
 80061c4:	4620      	mov	r0, r4
 80061c6:	f000 fc39 	bl	8006a3c <_calloc_r>
 80061ca:	69e3      	ldr	r3, [r4, #28]
 80061cc:	60f0      	str	r0, [r6, #12]
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1e4      	bne.n	800619e <_Balloc+0x2e>
 80061d4:	2000      	movs	r0, #0
 80061d6:	bd70      	pop	{r4, r5, r6, pc}
 80061d8:	6802      	ldr	r2, [r0, #0]
 80061da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80061de:	2300      	movs	r3, #0
 80061e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061e4:	e7f7      	b.n	80061d6 <_Balloc+0x66>
 80061e6:	bf00      	nop
 80061e8:	08007091 	.word	0x08007091
 80061ec:	08007111 	.word	0x08007111

080061f0 <_Bfree>:
 80061f0:	b570      	push	{r4, r5, r6, lr}
 80061f2:	69c6      	ldr	r6, [r0, #28]
 80061f4:	4605      	mov	r5, r0
 80061f6:	460c      	mov	r4, r1
 80061f8:	b976      	cbnz	r6, 8006218 <_Bfree+0x28>
 80061fa:	2010      	movs	r0, #16
 80061fc:	f7ff ff04 	bl	8006008 <malloc>
 8006200:	4602      	mov	r2, r0
 8006202:	61e8      	str	r0, [r5, #28]
 8006204:	b920      	cbnz	r0, 8006210 <_Bfree+0x20>
 8006206:	4b09      	ldr	r3, [pc, #36]	; (800622c <_Bfree+0x3c>)
 8006208:	4809      	ldr	r0, [pc, #36]	; (8006230 <_Bfree+0x40>)
 800620a:	218f      	movs	r1, #143	; 0x8f
 800620c:	f000 fbf8 	bl	8006a00 <__assert_func>
 8006210:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006214:	6006      	str	r6, [r0, #0]
 8006216:	60c6      	str	r6, [r0, #12]
 8006218:	b13c      	cbz	r4, 800622a <_Bfree+0x3a>
 800621a:	69eb      	ldr	r3, [r5, #28]
 800621c:	6862      	ldr	r2, [r4, #4]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006224:	6021      	str	r1, [r4, #0]
 8006226:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800622a:	bd70      	pop	{r4, r5, r6, pc}
 800622c:	08007091 	.word	0x08007091
 8006230:	08007111 	.word	0x08007111

08006234 <__multadd>:
 8006234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006238:	690d      	ldr	r5, [r1, #16]
 800623a:	4607      	mov	r7, r0
 800623c:	460c      	mov	r4, r1
 800623e:	461e      	mov	r6, r3
 8006240:	f101 0c14 	add.w	ip, r1, #20
 8006244:	2000      	movs	r0, #0
 8006246:	f8dc 3000 	ldr.w	r3, [ip]
 800624a:	b299      	uxth	r1, r3
 800624c:	fb02 6101 	mla	r1, r2, r1, r6
 8006250:	0c1e      	lsrs	r6, r3, #16
 8006252:	0c0b      	lsrs	r3, r1, #16
 8006254:	fb02 3306 	mla	r3, r2, r6, r3
 8006258:	b289      	uxth	r1, r1
 800625a:	3001      	adds	r0, #1
 800625c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006260:	4285      	cmp	r5, r0
 8006262:	f84c 1b04 	str.w	r1, [ip], #4
 8006266:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800626a:	dcec      	bgt.n	8006246 <__multadd+0x12>
 800626c:	b30e      	cbz	r6, 80062b2 <__multadd+0x7e>
 800626e:	68a3      	ldr	r3, [r4, #8]
 8006270:	42ab      	cmp	r3, r5
 8006272:	dc19      	bgt.n	80062a8 <__multadd+0x74>
 8006274:	6861      	ldr	r1, [r4, #4]
 8006276:	4638      	mov	r0, r7
 8006278:	3101      	adds	r1, #1
 800627a:	f7ff ff79 	bl	8006170 <_Balloc>
 800627e:	4680      	mov	r8, r0
 8006280:	b928      	cbnz	r0, 800628e <__multadd+0x5a>
 8006282:	4602      	mov	r2, r0
 8006284:	4b0c      	ldr	r3, [pc, #48]	; (80062b8 <__multadd+0x84>)
 8006286:	480d      	ldr	r0, [pc, #52]	; (80062bc <__multadd+0x88>)
 8006288:	21ba      	movs	r1, #186	; 0xba
 800628a:	f000 fbb9 	bl	8006a00 <__assert_func>
 800628e:	6922      	ldr	r2, [r4, #16]
 8006290:	3202      	adds	r2, #2
 8006292:	f104 010c 	add.w	r1, r4, #12
 8006296:	0092      	lsls	r2, r2, #2
 8006298:	300c      	adds	r0, #12
 800629a:	f000 fba3 	bl	80069e4 <memcpy>
 800629e:	4621      	mov	r1, r4
 80062a0:	4638      	mov	r0, r7
 80062a2:	f7ff ffa5 	bl	80061f0 <_Bfree>
 80062a6:	4644      	mov	r4, r8
 80062a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80062ac:	3501      	adds	r5, #1
 80062ae:	615e      	str	r6, [r3, #20]
 80062b0:	6125      	str	r5, [r4, #16]
 80062b2:	4620      	mov	r0, r4
 80062b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062b8:	08007100 	.word	0x08007100
 80062bc:	08007111 	.word	0x08007111

080062c0 <__hi0bits>:
 80062c0:	0c03      	lsrs	r3, r0, #16
 80062c2:	041b      	lsls	r3, r3, #16
 80062c4:	b9d3      	cbnz	r3, 80062fc <__hi0bits+0x3c>
 80062c6:	0400      	lsls	r0, r0, #16
 80062c8:	2310      	movs	r3, #16
 80062ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80062ce:	bf04      	itt	eq
 80062d0:	0200      	lsleq	r0, r0, #8
 80062d2:	3308      	addeq	r3, #8
 80062d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80062d8:	bf04      	itt	eq
 80062da:	0100      	lsleq	r0, r0, #4
 80062dc:	3304      	addeq	r3, #4
 80062de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80062e2:	bf04      	itt	eq
 80062e4:	0080      	lsleq	r0, r0, #2
 80062e6:	3302      	addeq	r3, #2
 80062e8:	2800      	cmp	r0, #0
 80062ea:	db05      	blt.n	80062f8 <__hi0bits+0x38>
 80062ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80062f0:	f103 0301 	add.w	r3, r3, #1
 80062f4:	bf08      	it	eq
 80062f6:	2320      	moveq	r3, #32
 80062f8:	4618      	mov	r0, r3
 80062fa:	4770      	bx	lr
 80062fc:	2300      	movs	r3, #0
 80062fe:	e7e4      	b.n	80062ca <__hi0bits+0xa>

08006300 <__lo0bits>:
 8006300:	6803      	ldr	r3, [r0, #0]
 8006302:	f013 0207 	ands.w	r2, r3, #7
 8006306:	d00c      	beq.n	8006322 <__lo0bits+0x22>
 8006308:	07d9      	lsls	r1, r3, #31
 800630a:	d422      	bmi.n	8006352 <__lo0bits+0x52>
 800630c:	079a      	lsls	r2, r3, #30
 800630e:	bf49      	itett	mi
 8006310:	085b      	lsrmi	r3, r3, #1
 8006312:	089b      	lsrpl	r3, r3, #2
 8006314:	6003      	strmi	r3, [r0, #0]
 8006316:	2201      	movmi	r2, #1
 8006318:	bf5c      	itt	pl
 800631a:	6003      	strpl	r3, [r0, #0]
 800631c:	2202      	movpl	r2, #2
 800631e:	4610      	mov	r0, r2
 8006320:	4770      	bx	lr
 8006322:	b299      	uxth	r1, r3
 8006324:	b909      	cbnz	r1, 800632a <__lo0bits+0x2a>
 8006326:	0c1b      	lsrs	r3, r3, #16
 8006328:	2210      	movs	r2, #16
 800632a:	b2d9      	uxtb	r1, r3
 800632c:	b909      	cbnz	r1, 8006332 <__lo0bits+0x32>
 800632e:	3208      	adds	r2, #8
 8006330:	0a1b      	lsrs	r3, r3, #8
 8006332:	0719      	lsls	r1, r3, #28
 8006334:	bf04      	itt	eq
 8006336:	091b      	lsreq	r3, r3, #4
 8006338:	3204      	addeq	r2, #4
 800633a:	0799      	lsls	r1, r3, #30
 800633c:	bf04      	itt	eq
 800633e:	089b      	lsreq	r3, r3, #2
 8006340:	3202      	addeq	r2, #2
 8006342:	07d9      	lsls	r1, r3, #31
 8006344:	d403      	bmi.n	800634e <__lo0bits+0x4e>
 8006346:	085b      	lsrs	r3, r3, #1
 8006348:	f102 0201 	add.w	r2, r2, #1
 800634c:	d003      	beq.n	8006356 <__lo0bits+0x56>
 800634e:	6003      	str	r3, [r0, #0]
 8006350:	e7e5      	b.n	800631e <__lo0bits+0x1e>
 8006352:	2200      	movs	r2, #0
 8006354:	e7e3      	b.n	800631e <__lo0bits+0x1e>
 8006356:	2220      	movs	r2, #32
 8006358:	e7e1      	b.n	800631e <__lo0bits+0x1e>
	...

0800635c <__i2b>:
 800635c:	b510      	push	{r4, lr}
 800635e:	460c      	mov	r4, r1
 8006360:	2101      	movs	r1, #1
 8006362:	f7ff ff05 	bl	8006170 <_Balloc>
 8006366:	4602      	mov	r2, r0
 8006368:	b928      	cbnz	r0, 8006376 <__i2b+0x1a>
 800636a:	4b05      	ldr	r3, [pc, #20]	; (8006380 <__i2b+0x24>)
 800636c:	4805      	ldr	r0, [pc, #20]	; (8006384 <__i2b+0x28>)
 800636e:	f240 1145 	movw	r1, #325	; 0x145
 8006372:	f000 fb45 	bl	8006a00 <__assert_func>
 8006376:	2301      	movs	r3, #1
 8006378:	6144      	str	r4, [r0, #20]
 800637a:	6103      	str	r3, [r0, #16]
 800637c:	bd10      	pop	{r4, pc}
 800637e:	bf00      	nop
 8006380:	08007100 	.word	0x08007100
 8006384:	08007111 	.word	0x08007111

08006388 <__multiply>:
 8006388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800638c:	4691      	mov	r9, r2
 800638e:	690a      	ldr	r2, [r1, #16]
 8006390:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006394:	429a      	cmp	r2, r3
 8006396:	bfb8      	it	lt
 8006398:	460b      	movlt	r3, r1
 800639a:	460c      	mov	r4, r1
 800639c:	bfbc      	itt	lt
 800639e:	464c      	movlt	r4, r9
 80063a0:	4699      	movlt	r9, r3
 80063a2:	6927      	ldr	r7, [r4, #16]
 80063a4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80063a8:	68a3      	ldr	r3, [r4, #8]
 80063aa:	6861      	ldr	r1, [r4, #4]
 80063ac:	eb07 060a 	add.w	r6, r7, sl
 80063b0:	42b3      	cmp	r3, r6
 80063b2:	b085      	sub	sp, #20
 80063b4:	bfb8      	it	lt
 80063b6:	3101      	addlt	r1, #1
 80063b8:	f7ff feda 	bl	8006170 <_Balloc>
 80063bc:	b930      	cbnz	r0, 80063cc <__multiply+0x44>
 80063be:	4602      	mov	r2, r0
 80063c0:	4b44      	ldr	r3, [pc, #272]	; (80064d4 <__multiply+0x14c>)
 80063c2:	4845      	ldr	r0, [pc, #276]	; (80064d8 <__multiply+0x150>)
 80063c4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80063c8:	f000 fb1a 	bl	8006a00 <__assert_func>
 80063cc:	f100 0514 	add.w	r5, r0, #20
 80063d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80063d4:	462b      	mov	r3, r5
 80063d6:	2200      	movs	r2, #0
 80063d8:	4543      	cmp	r3, r8
 80063da:	d321      	bcc.n	8006420 <__multiply+0x98>
 80063dc:	f104 0314 	add.w	r3, r4, #20
 80063e0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80063e4:	f109 0314 	add.w	r3, r9, #20
 80063e8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80063ec:	9202      	str	r2, [sp, #8]
 80063ee:	1b3a      	subs	r2, r7, r4
 80063f0:	3a15      	subs	r2, #21
 80063f2:	f022 0203 	bic.w	r2, r2, #3
 80063f6:	3204      	adds	r2, #4
 80063f8:	f104 0115 	add.w	r1, r4, #21
 80063fc:	428f      	cmp	r7, r1
 80063fe:	bf38      	it	cc
 8006400:	2204      	movcc	r2, #4
 8006402:	9201      	str	r2, [sp, #4]
 8006404:	9a02      	ldr	r2, [sp, #8]
 8006406:	9303      	str	r3, [sp, #12]
 8006408:	429a      	cmp	r2, r3
 800640a:	d80c      	bhi.n	8006426 <__multiply+0x9e>
 800640c:	2e00      	cmp	r6, #0
 800640e:	dd03      	ble.n	8006418 <__multiply+0x90>
 8006410:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006414:	2b00      	cmp	r3, #0
 8006416:	d05b      	beq.n	80064d0 <__multiply+0x148>
 8006418:	6106      	str	r6, [r0, #16]
 800641a:	b005      	add	sp, #20
 800641c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006420:	f843 2b04 	str.w	r2, [r3], #4
 8006424:	e7d8      	b.n	80063d8 <__multiply+0x50>
 8006426:	f8b3 a000 	ldrh.w	sl, [r3]
 800642a:	f1ba 0f00 	cmp.w	sl, #0
 800642e:	d024      	beq.n	800647a <__multiply+0xf2>
 8006430:	f104 0e14 	add.w	lr, r4, #20
 8006434:	46a9      	mov	r9, r5
 8006436:	f04f 0c00 	mov.w	ip, #0
 800643a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800643e:	f8d9 1000 	ldr.w	r1, [r9]
 8006442:	fa1f fb82 	uxth.w	fp, r2
 8006446:	b289      	uxth	r1, r1
 8006448:	fb0a 110b 	mla	r1, sl, fp, r1
 800644c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006450:	f8d9 2000 	ldr.w	r2, [r9]
 8006454:	4461      	add	r1, ip
 8006456:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800645a:	fb0a c20b 	mla	r2, sl, fp, ip
 800645e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006462:	b289      	uxth	r1, r1
 8006464:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006468:	4577      	cmp	r7, lr
 800646a:	f849 1b04 	str.w	r1, [r9], #4
 800646e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006472:	d8e2      	bhi.n	800643a <__multiply+0xb2>
 8006474:	9a01      	ldr	r2, [sp, #4]
 8006476:	f845 c002 	str.w	ip, [r5, r2]
 800647a:	9a03      	ldr	r2, [sp, #12]
 800647c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006480:	3304      	adds	r3, #4
 8006482:	f1b9 0f00 	cmp.w	r9, #0
 8006486:	d021      	beq.n	80064cc <__multiply+0x144>
 8006488:	6829      	ldr	r1, [r5, #0]
 800648a:	f104 0c14 	add.w	ip, r4, #20
 800648e:	46ae      	mov	lr, r5
 8006490:	f04f 0a00 	mov.w	sl, #0
 8006494:	f8bc b000 	ldrh.w	fp, [ip]
 8006498:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800649c:	fb09 220b 	mla	r2, r9, fp, r2
 80064a0:	4452      	add	r2, sl
 80064a2:	b289      	uxth	r1, r1
 80064a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80064a8:	f84e 1b04 	str.w	r1, [lr], #4
 80064ac:	f85c 1b04 	ldr.w	r1, [ip], #4
 80064b0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80064b4:	f8be 1000 	ldrh.w	r1, [lr]
 80064b8:	fb09 110a 	mla	r1, r9, sl, r1
 80064bc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80064c0:	4567      	cmp	r7, ip
 80064c2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80064c6:	d8e5      	bhi.n	8006494 <__multiply+0x10c>
 80064c8:	9a01      	ldr	r2, [sp, #4]
 80064ca:	50a9      	str	r1, [r5, r2]
 80064cc:	3504      	adds	r5, #4
 80064ce:	e799      	b.n	8006404 <__multiply+0x7c>
 80064d0:	3e01      	subs	r6, #1
 80064d2:	e79b      	b.n	800640c <__multiply+0x84>
 80064d4:	08007100 	.word	0x08007100
 80064d8:	08007111 	.word	0x08007111

080064dc <__pow5mult>:
 80064dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064e0:	4615      	mov	r5, r2
 80064e2:	f012 0203 	ands.w	r2, r2, #3
 80064e6:	4606      	mov	r6, r0
 80064e8:	460f      	mov	r7, r1
 80064ea:	d007      	beq.n	80064fc <__pow5mult+0x20>
 80064ec:	4c25      	ldr	r4, [pc, #148]	; (8006584 <__pow5mult+0xa8>)
 80064ee:	3a01      	subs	r2, #1
 80064f0:	2300      	movs	r3, #0
 80064f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80064f6:	f7ff fe9d 	bl	8006234 <__multadd>
 80064fa:	4607      	mov	r7, r0
 80064fc:	10ad      	asrs	r5, r5, #2
 80064fe:	d03d      	beq.n	800657c <__pow5mult+0xa0>
 8006500:	69f4      	ldr	r4, [r6, #28]
 8006502:	b97c      	cbnz	r4, 8006524 <__pow5mult+0x48>
 8006504:	2010      	movs	r0, #16
 8006506:	f7ff fd7f 	bl	8006008 <malloc>
 800650a:	4602      	mov	r2, r0
 800650c:	61f0      	str	r0, [r6, #28]
 800650e:	b928      	cbnz	r0, 800651c <__pow5mult+0x40>
 8006510:	4b1d      	ldr	r3, [pc, #116]	; (8006588 <__pow5mult+0xac>)
 8006512:	481e      	ldr	r0, [pc, #120]	; (800658c <__pow5mult+0xb0>)
 8006514:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006518:	f000 fa72 	bl	8006a00 <__assert_func>
 800651c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006520:	6004      	str	r4, [r0, #0]
 8006522:	60c4      	str	r4, [r0, #12]
 8006524:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006528:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800652c:	b94c      	cbnz	r4, 8006542 <__pow5mult+0x66>
 800652e:	f240 2171 	movw	r1, #625	; 0x271
 8006532:	4630      	mov	r0, r6
 8006534:	f7ff ff12 	bl	800635c <__i2b>
 8006538:	2300      	movs	r3, #0
 800653a:	f8c8 0008 	str.w	r0, [r8, #8]
 800653e:	4604      	mov	r4, r0
 8006540:	6003      	str	r3, [r0, #0]
 8006542:	f04f 0900 	mov.w	r9, #0
 8006546:	07eb      	lsls	r3, r5, #31
 8006548:	d50a      	bpl.n	8006560 <__pow5mult+0x84>
 800654a:	4639      	mov	r1, r7
 800654c:	4622      	mov	r2, r4
 800654e:	4630      	mov	r0, r6
 8006550:	f7ff ff1a 	bl	8006388 <__multiply>
 8006554:	4639      	mov	r1, r7
 8006556:	4680      	mov	r8, r0
 8006558:	4630      	mov	r0, r6
 800655a:	f7ff fe49 	bl	80061f0 <_Bfree>
 800655e:	4647      	mov	r7, r8
 8006560:	106d      	asrs	r5, r5, #1
 8006562:	d00b      	beq.n	800657c <__pow5mult+0xa0>
 8006564:	6820      	ldr	r0, [r4, #0]
 8006566:	b938      	cbnz	r0, 8006578 <__pow5mult+0x9c>
 8006568:	4622      	mov	r2, r4
 800656a:	4621      	mov	r1, r4
 800656c:	4630      	mov	r0, r6
 800656e:	f7ff ff0b 	bl	8006388 <__multiply>
 8006572:	6020      	str	r0, [r4, #0]
 8006574:	f8c0 9000 	str.w	r9, [r0]
 8006578:	4604      	mov	r4, r0
 800657a:	e7e4      	b.n	8006546 <__pow5mult+0x6a>
 800657c:	4638      	mov	r0, r7
 800657e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006582:	bf00      	nop
 8006584:	08007260 	.word	0x08007260
 8006588:	08007091 	.word	0x08007091
 800658c:	08007111 	.word	0x08007111

08006590 <__lshift>:
 8006590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006594:	460c      	mov	r4, r1
 8006596:	6849      	ldr	r1, [r1, #4]
 8006598:	6923      	ldr	r3, [r4, #16]
 800659a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800659e:	68a3      	ldr	r3, [r4, #8]
 80065a0:	4607      	mov	r7, r0
 80065a2:	4691      	mov	r9, r2
 80065a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065a8:	f108 0601 	add.w	r6, r8, #1
 80065ac:	42b3      	cmp	r3, r6
 80065ae:	db0b      	blt.n	80065c8 <__lshift+0x38>
 80065b0:	4638      	mov	r0, r7
 80065b2:	f7ff fddd 	bl	8006170 <_Balloc>
 80065b6:	4605      	mov	r5, r0
 80065b8:	b948      	cbnz	r0, 80065ce <__lshift+0x3e>
 80065ba:	4602      	mov	r2, r0
 80065bc:	4b28      	ldr	r3, [pc, #160]	; (8006660 <__lshift+0xd0>)
 80065be:	4829      	ldr	r0, [pc, #164]	; (8006664 <__lshift+0xd4>)
 80065c0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80065c4:	f000 fa1c 	bl	8006a00 <__assert_func>
 80065c8:	3101      	adds	r1, #1
 80065ca:	005b      	lsls	r3, r3, #1
 80065cc:	e7ee      	b.n	80065ac <__lshift+0x1c>
 80065ce:	2300      	movs	r3, #0
 80065d0:	f100 0114 	add.w	r1, r0, #20
 80065d4:	f100 0210 	add.w	r2, r0, #16
 80065d8:	4618      	mov	r0, r3
 80065da:	4553      	cmp	r3, sl
 80065dc:	db33      	blt.n	8006646 <__lshift+0xb6>
 80065de:	6920      	ldr	r0, [r4, #16]
 80065e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065e4:	f104 0314 	add.w	r3, r4, #20
 80065e8:	f019 091f 	ands.w	r9, r9, #31
 80065ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80065f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80065f4:	d02b      	beq.n	800664e <__lshift+0xbe>
 80065f6:	f1c9 0e20 	rsb	lr, r9, #32
 80065fa:	468a      	mov	sl, r1
 80065fc:	2200      	movs	r2, #0
 80065fe:	6818      	ldr	r0, [r3, #0]
 8006600:	fa00 f009 	lsl.w	r0, r0, r9
 8006604:	4310      	orrs	r0, r2
 8006606:	f84a 0b04 	str.w	r0, [sl], #4
 800660a:	f853 2b04 	ldr.w	r2, [r3], #4
 800660e:	459c      	cmp	ip, r3
 8006610:	fa22 f20e 	lsr.w	r2, r2, lr
 8006614:	d8f3      	bhi.n	80065fe <__lshift+0x6e>
 8006616:	ebac 0304 	sub.w	r3, ip, r4
 800661a:	3b15      	subs	r3, #21
 800661c:	f023 0303 	bic.w	r3, r3, #3
 8006620:	3304      	adds	r3, #4
 8006622:	f104 0015 	add.w	r0, r4, #21
 8006626:	4584      	cmp	ip, r0
 8006628:	bf38      	it	cc
 800662a:	2304      	movcc	r3, #4
 800662c:	50ca      	str	r2, [r1, r3]
 800662e:	b10a      	cbz	r2, 8006634 <__lshift+0xa4>
 8006630:	f108 0602 	add.w	r6, r8, #2
 8006634:	3e01      	subs	r6, #1
 8006636:	4638      	mov	r0, r7
 8006638:	612e      	str	r6, [r5, #16]
 800663a:	4621      	mov	r1, r4
 800663c:	f7ff fdd8 	bl	80061f0 <_Bfree>
 8006640:	4628      	mov	r0, r5
 8006642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006646:	f842 0f04 	str.w	r0, [r2, #4]!
 800664a:	3301      	adds	r3, #1
 800664c:	e7c5      	b.n	80065da <__lshift+0x4a>
 800664e:	3904      	subs	r1, #4
 8006650:	f853 2b04 	ldr.w	r2, [r3], #4
 8006654:	f841 2f04 	str.w	r2, [r1, #4]!
 8006658:	459c      	cmp	ip, r3
 800665a:	d8f9      	bhi.n	8006650 <__lshift+0xc0>
 800665c:	e7ea      	b.n	8006634 <__lshift+0xa4>
 800665e:	bf00      	nop
 8006660:	08007100 	.word	0x08007100
 8006664:	08007111 	.word	0x08007111

08006668 <__mcmp>:
 8006668:	b530      	push	{r4, r5, lr}
 800666a:	6902      	ldr	r2, [r0, #16]
 800666c:	690c      	ldr	r4, [r1, #16]
 800666e:	1b12      	subs	r2, r2, r4
 8006670:	d10e      	bne.n	8006690 <__mcmp+0x28>
 8006672:	f100 0314 	add.w	r3, r0, #20
 8006676:	3114      	adds	r1, #20
 8006678:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800667c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006680:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006684:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006688:	42a5      	cmp	r5, r4
 800668a:	d003      	beq.n	8006694 <__mcmp+0x2c>
 800668c:	d305      	bcc.n	800669a <__mcmp+0x32>
 800668e:	2201      	movs	r2, #1
 8006690:	4610      	mov	r0, r2
 8006692:	bd30      	pop	{r4, r5, pc}
 8006694:	4283      	cmp	r3, r0
 8006696:	d3f3      	bcc.n	8006680 <__mcmp+0x18>
 8006698:	e7fa      	b.n	8006690 <__mcmp+0x28>
 800669a:	f04f 32ff 	mov.w	r2, #4294967295
 800669e:	e7f7      	b.n	8006690 <__mcmp+0x28>

080066a0 <__mdiff>:
 80066a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a4:	460c      	mov	r4, r1
 80066a6:	4606      	mov	r6, r0
 80066a8:	4611      	mov	r1, r2
 80066aa:	4620      	mov	r0, r4
 80066ac:	4690      	mov	r8, r2
 80066ae:	f7ff ffdb 	bl	8006668 <__mcmp>
 80066b2:	1e05      	subs	r5, r0, #0
 80066b4:	d110      	bne.n	80066d8 <__mdiff+0x38>
 80066b6:	4629      	mov	r1, r5
 80066b8:	4630      	mov	r0, r6
 80066ba:	f7ff fd59 	bl	8006170 <_Balloc>
 80066be:	b930      	cbnz	r0, 80066ce <__mdiff+0x2e>
 80066c0:	4b3a      	ldr	r3, [pc, #232]	; (80067ac <__mdiff+0x10c>)
 80066c2:	4602      	mov	r2, r0
 80066c4:	f240 2137 	movw	r1, #567	; 0x237
 80066c8:	4839      	ldr	r0, [pc, #228]	; (80067b0 <__mdiff+0x110>)
 80066ca:	f000 f999 	bl	8006a00 <__assert_func>
 80066ce:	2301      	movs	r3, #1
 80066d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80066d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d8:	bfa4      	itt	ge
 80066da:	4643      	movge	r3, r8
 80066dc:	46a0      	movge	r8, r4
 80066de:	4630      	mov	r0, r6
 80066e0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80066e4:	bfa6      	itte	ge
 80066e6:	461c      	movge	r4, r3
 80066e8:	2500      	movge	r5, #0
 80066ea:	2501      	movlt	r5, #1
 80066ec:	f7ff fd40 	bl	8006170 <_Balloc>
 80066f0:	b920      	cbnz	r0, 80066fc <__mdiff+0x5c>
 80066f2:	4b2e      	ldr	r3, [pc, #184]	; (80067ac <__mdiff+0x10c>)
 80066f4:	4602      	mov	r2, r0
 80066f6:	f240 2145 	movw	r1, #581	; 0x245
 80066fa:	e7e5      	b.n	80066c8 <__mdiff+0x28>
 80066fc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006700:	6926      	ldr	r6, [r4, #16]
 8006702:	60c5      	str	r5, [r0, #12]
 8006704:	f104 0914 	add.w	r9, r4, #20
 8006708:	f108 0514 	add.w	r5, r8, #20
 800670c:	f100 0e14 	add.w	lr, r0, #20
 8006710:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006714:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006718:	f108 0210 	add.w	r2, r8, #16
 800671c:	46f2      	mov	sl, lr
 800671e:	2100      	movs	r1, #0
 8006720:	f859 3b04 	ldr.w	r3, [r9], #4
 8006724:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006728:	fa11 f88b 	uxtah	r8, r1, fp
 800672c:	b299      	uxth	r1, r3
 800672e:	0c1b      	lsrs	r3, r3, #16
 8006730:	eba8 0801 	sub.w	r8, r8, r1
 8006734:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006738:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800673c:	fa1f f888 	uxth.w	r8, r8
 8006740:	1419      	asrs	r1, r3, #16
 8006742:	454e      	cmp	r6, r9
 8006744:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006748:	f84a 3b04 	str.w	r3, [sl], #4
 800674c:	d8e8      	bhi.n	8006720 <__mdiff+0x80>
 800674e:	1b33      	subs	r3, r6, r4
 8006750:	3b15      	subs	r3, #21
 8006752:	f023 0303 	bic.w	r3, r3, #3
 8006756:	3304      	adds	r3, #4
 8006758:	3415      	adds	r4, #21
 800675a:	42a6      	cmp	r6, r4
 800675c:	bf38      	it	cc
 800675e:	2304      	movcc	r3, #4
 8006760:	441d      	add	r5, r3
 8006762:	4473      	add	r3, lr
 8006764:	469e      	mov	lr, r3
 8006766:	462e      	mov	r6, r5
 8006768:	4566      	cmp	r6, ip
 800676a:	d30e      	bcc.n	800678a <__mdiff+0xea>
 800676c:	f10c 0203 	add.w	r2, ip, #3
 8006770:	1b52      	subs	r2, r2, r5
 8006772:	f022 0203 	bic.w	r2, r2, #3
 8006776:	3d03      	subs	r5, #3
 8006778:	45ac      	cmp	ip, r5
 800677a:	bf38      	it	cc
 800677c:	2200      	movcc	r2, #0
 800677e:	4413      	add	r3, r2
 8006780:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006784:	b17a      	cbz	r2, 80067a6 <__mdiff+0x106>
 8006786:	6107      	str	r7, [r0, #16]
 8006788:	e7a4      	b.n	80066d4 <__mdiff+0x34>
 800678a:	f856 8b04 	ldr.w	r8, [r6], #4
 800678e:	fa11 f288 	uxtah	r2, r1, r8
 8006792:	1414      	asrs	r4, r2, #16
 8006794:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006798:	b292      	uxth	r2, r2
 800679a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800679e:	f84e 2b04 	str.w	r2, [lr], #4
 80067a2:	1421      	asrs	r1, r4, #16
 80067a4:	e7e0      	b.n	8006768 <__mdiff+0xc8>
 80067a6:	3f01      	subs	r7, #1
 80067a8:	e7ea      	b.n	8006780 <__mdiff+0xe0>
 80067aa:	bf00      	nop
 80067ac:	08007100 	.word	0x08007100
 80067b0:	08007111 	.word	0x08007111

080067b4 <__d2b>:
 80067b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80067b8:	460f      	mov	r7, r1
 80067ba:	2101      	movs	r1, #1
 80067bc:	ec59 8b10 	vmov	r8, r9, d0
 80067c0:	4616      	mov	r6, r2
 80067c2:	f7ff fcd5 	bl	8006170 <_Balloc>
 80067c6:	4604      	mov	r4, r0
 80067c8:	b930      	cbnz	r0, 80067d8 <__d2b+0x24>
 80067ca:	4602      	mov	r2, r0
 80067cc:	4b24      	ldr	r3, [pc, #144]	; (8006860 <__d2b+0xac>)
 80067ce:	4825      	ldr	r0, [pc, #148]	; (8006864 <__d2b+0xb0>)
 80067d0:	f240 310f 	movw	r1, #783	; 0x30f
 80067d4:	f000 f914 	bl	8006a00 <__assert_func>
 80067d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80067dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067e0:	bb2d      	cbnz	r5, 800682e <__d2b+0x7a>
 80067e2:	9301      	str	r3, [sp, #4]
 80067e4:	f1b8 0300 	subs.w	r3, r8, #0
 80067e8:	d026      	beq.n	8006838 <__d2b+0x84>
 80067ea:	4668      	mov	r0, sp
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	f7ff fd87 	bl	8006300 <__lo0bits>
 80067f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80067f6:	b1e8      	cbz	r0, 8006834 <__d2b+0x80>
 80067f8:	f1c0 0320 	rsb	r3, r0, #32
 80067fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006800:	430b      	orrs	r3, r1
 8006802:	40c2      	lsrs	r2, r0
 8006804:	6163      	str	r3, [r4, #20]
 8006806:	9201      	str	r2, [sp, #4]
 8006808:	9b01      	ldr	r3, [sp, #4]
 800680a:	61a3      	str	r3, [r4, #24]
 800680c:	2b00      	cmp	r3, #0
 800680e:	bf14      	ite	ne
 8006810:	2202      	movne	r2, #2
 8006812:	2201      	moveq	r2, #1
 8006814:	6122      	str	r2, [r4, #16]
 8006816:	b1bd      	cbz	r5, 8006848 <__d2b+0x94>
 8006818:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800681c:	4405      	add	r5, r0
 800681e:	603d      	str	r5, [r7, #0]
 8006820:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006824:	6030      	str	r0, [r6, #0]
 8006826:	4620      	mov	r0, r4
 8006828:	b003      	add	sp, #12
 800682a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800682e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006832:	e7d6      	b.n	80067e2 <__d2b+0x2e>
 8006834:	6161      	str	r1, [r4, #20]
 8006836:	e7e7      	b.n	8006808 <__d2b+0x54>
 8006838:	a801      	add	r0, sp, #4
 800683a:	f7ff fd61 	bl	8006300 <__lo0bits>
 800683e:	9b01      	ldr	r3, [sp, #4]
 8006840:	6163      	str	r3, [r4, #20]
 8006842:	3020      	adds	r0, #32
 8006844:	2201      	movs	r2, #1
 8006846:	e7e5      	b.n	8006814 <__d2b+0x60>
 8006848:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800684c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006850:	6038      	str	r0, [r7, #0]
 8006852:	6918      	ldr	r0, [r3, #16]
 8006854:	f7ff fd34 	bl	80062c0 <__hi0bits>
 8006858:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800685c:	e7e2      	b.n	8006824 <__d2b+0x70>
 800685e:	bf00      	nop
 8006860:	08007100 	.word	0x08007100
 8006864:	08007111 	.word	0x08007111

08006868 <__sflush_r>:
 8006868:	898a      	ldrh	r2, [r1, #12]
 800686a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800686e:	4605      	mov	r5, r0
 8006870:	0710      	lsls	r0, r2, #28
 8006872:	460c      	mov	r4, r1
 8006874:	d458      	bmi.n	8006928 <__sflush_r+0xc0>
 8006876:	684b      	ldr	r3, [r1, #4]
 8006878:	2b00      	cmp	r3, #0
 800687a:	dc05      	bgt.n	8006888 <__sflush_r+0x20>
 800687c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800687e:	2b00      	cmp	r3, #0
 8006880:	dc02      	bgt.n	8006888 <__sflush_r+0x20>
 8006882:	2000      	movs	r0, #0
 8006884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006888:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800688a:	2e00      	cmp	r6, #0
 800688c:	d0f9      	beq.n	8006882 <__sflush_r+0x1a>
 800688e:	2300      	movs	r3, #0
 8006890:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006894:	682f      	ldr	r7, [r5, #0]
 8006896:	6a21      	ldr	r1, [r4, #32]
 8006898:	602b      	str	r3, [r5, #0]
 800689a:	d032      	beq.n	8006902 <__sflush_r+0x9a>
 800689c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800689e:	89a3      	ldrh	r3, [r4, #12]
 80068a0:	075a      	lsls	r2, r3, #29
 80068a2:	d505      	bpl.n	80068b0 <__sflush_r+0x48>
 80068a4:	6863      	ldr	r3, [r4, #4]
 80068a6:	1ac0      	subs	r0, r0, r3
 80068a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80068aa:	b10b      	cbz	r3, 80068b0 <__sflush_r+0x48>
 80068ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80068ae:	1ac0      	subs	r0, r0, r3
 80068b0:	2300      	movs	r3, #0
 80068b2:	4602      	mov	r2, r0
 80068b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068b6:	6a21      	ldr	r1, [r4, #32]
 80068b8:	4628      	mov	r0, r5
 80068ba:	47b0      	blx	r6
 80068bc:	1c43      	adds	r3, r0, #1
 80068be:	89a3      	ldrh	r3, [r4, #12]
 80068c0:	d106      	bne.n	80068d0 <__sflush_r+0x68>
 80068c2:	6829      	ldr	r1, [r5, #0]
 80068c4:	291d      	cmp	r1, #29
 80068c6:	d82b      	bhi.n	8006920 <__sflush_r+0xb8>
 80068c8:	4a29      	ldr	r2, [pc, #164]	; (8006970 <__sflush_r+0x108>)
 80068ca:	410a      	asrs	r2, r1
 80068cc:	07d6      	lsls	r6, r2, #31
 80068ce:	d427      	bmi.n	8006920 <__sflush_r+0xb8>
 80068d0:	2200      	movs	r2, #0
 80068d2:	6062      	str	r2, [r4, #4]
 80068d4:	04d9      	lsls	r1, r3, #19
 80068d6:	6922      	ldr	r2, [r4, #16]
 80068d8:	6022      	str	r2, [r4, #0]
 80068da:	d504      	bpl.n	80068e6 <__sflush_r+0x7e>
 80068dc:	1c42      	adds	r2, r0, #1
 80068de:	d101      	bne.n	80068e4 <__sflush_r+0x7c>
 80068e0:	682b      	ldr	r3, [r5, #0]
 80068e2:	b903      	cbnz	r3, 80068e6 <__sflush_r+0x7e>
 80068e4:	6560      	str	r0, [r4, #84]	; 0x54
 80068e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068e8:	602f      	str	r7, [r5, #0]
 80068ea:	2900      	cmp	r1, #0
 80068ec:	d0c9      	beq.n	8006882 <__sflush_r+0x1a>
 80068ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068f2:	4299      	cmp	r1, r3
 80068f4:	d002      	beq.n	80068fc <__sflush_r+0x94>
 80068f6:	4628      	mov	r0, r5
 80068f8:	f7ff fb3a 	bl	8005f70 <_free_r>
 80068fc:	2000      	movs	r0, #0
 80068fe:	6360      	str	r0, [r4, #52]	; 0x34
 8006900:	e7c0      	b.n	8006884 <__sflush_r+0x1c>
 8006902:	2301      	movs	r3, #1
 8006904:	4628      	mov	r0, r5
 8006906:	47b0      	blx	r6
 8006908:	1c41      	adds	r1, r0, #1
 800690a:	d1c8      	bne.n	800689e <__sflush_r+0x36>
 800690c:	682b      	ldr	r3, [r5, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d0c5      	beq.n	800689e <__sflush_r+0x36>
 8006912:	2b1d      	cmp	r3, #29
 8006914:	d001      	beq.n	800691a <__sflush_r+0xb2>
 8006916:	2b16      	cmp	r3, #22
 8006918:	d101      	bne.n	800691e <__sflush_r+0xb6>
 800691a:	602f      	str	r7, [r5, #0]
 800691c:	e7b1      	b.n	8006882 <__sflush_r+0x1a>
 800691e:	89a3      	ldrh	r3, [r4, #12]
 8006920:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006924:	81a3      	strh	r3, [r4, #12]
 8006926:	e7ad      	b.n	8006884 <__sflush_r+0x1c>
 8006928:	690f      	ldr	r7, [r1, #16]
 800692a:	2f00      	cmp	r7, #0
 800692c:	d0a9      	beq.n	8006882 <__sflush_r+0x1a>
 800692e:	0793      	lsls	r3, r2, #30
 8006930:	680e      	ldr	r6, [r1, #0]
 8006932:	bf08      	it	eq
 8006934:	694b      	ldreq	r3, [r1, #20]
 8006936:	600f      	str	r7, [r1, #0]
 8006938:	bf18      	it	ne
 800693a:	2300      	movne	r3, #0
 800693c:	eba6 0807 	sub.w	r8, r6, r7
 8006940:	608b      	str	r3, [r1, #8]
 8006942:	f1b8 0f00 	cmp.w	r8, #0
 8006946:	dd9c      	ble.n	8006882 <__sflush_r+0x1a>
 8006948:	6a21      	ldr	r1, [r4, #32]
 800694a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800694c:	4643      	mov	r3, r8
 800694e:	463a      	mov	r2, r7
 8006950:	4628      	mov	r0, r5
 8006952:	47b0      	blx	r6
 8006954:	2800      	cmp	r0, #0
 8006956:	dc06      	bgt.n	8006966 <__sflush_r+0xfe>
 8006958:	89a3      	ldrh	r3, [r4, #12]
 800695a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800695e:	81a3      	strh	r3, [r4, #12]
 8006960:	f04f 30ff 	mov.w	r0, #4294967295
 8006964:	e78e      	b.n	8006884 <__sflush_r+0x1c>
 8006966:	4407      	add	r7, r0
 8006968:	eba8 0800 	sub.w	r8, r8, r0
 800696c:	e7e9      	b.n	8006942 <__sflush_r+0xda>
 800696e:	bf00      	nop
 8006970:	dfbffffe 	.word	0xdfbffffe

08006974 <_fflush_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	690b      	ldr	r3, [r1, #16]
 8006978:	4605      	mov	r5, r0
 800697a:	460c      	mov	r4, r1
 800697c:	b913      	cbnz	r3, 8006984 <_fflush_r+0x10>
 800697e:	2500      	movs	r5, #0
 8006980:	4628      	mov	r0, r5
 8006982:	bd38      	pop	{r3, r4, r5, pc}
 8006984:	b118      	cbz	r0, 800698e <_fflush_r+0x1a>
 8006986:	6a03      	ldr	r3, [r0, #32]
 8006988:	b90b      	cbnz	r3, 800698e <_fflush_r+0x1a>
 800698a:	f7fe fc03 	bl	8005194 <__sinit>
 800698e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d0f3      	beq.n	800697e <_fflush_r+0xa>
 8006996:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006998:	07d0      	lsls	r0, r2, #31
 800699a:	d404      	bmi.n	80069a6 <_fflush_r+0x32>
 800699c:	0599      	lsls	r1, r3, #22
 800699e:	d402      	bmi.n	80069a6 <_fflush_r+0x32>
 80069a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069a2:	f7fe fcee 	bl	8005382 <__retarget_lock_acquire_recursive>
 80069a6:	4628      	mov	r0, r5
 80069a8:	4621      	mov	r1, r4
 80069aa:	f7ff ff5d 	bl	8006868 <__sflush_r>
 80069ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069b0:	07da      	lsls	r2, r3, #31
 80069b2:	4605      	mov	r5, r0
 80069b4:	d4e4      	bmi.n	8006980 <_fflush_r+0xc>
 80069b6:	89a3      	ldrh	r3, [r4, #12]
 80069b8:	059b      	lsls	r3, r3, #22
 80069ba:	d4e1      	bmi.n	8006980 <_fflush_r+0xc>
 80069bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069be:	f7fe fce1 	bl	8005384 <__retarget_lock_release_recursive>
 80069c2:	e7dd      	b.n	8006980 <_fflush_r+0xc>

080069c4 <_sbrk_r>:
 80069c4:	b538      	push	{r3, r4, r5, lr}
 80069c6:	4d06      	ldr	r5, [pc, #24]	; (80069e0 <_sbrk_r+0x1c>)
 80069c8:	2300      	movs	r3, #0
 80069ca:	4604      	mov	r4, r0
 80069cc:	4608      	mov	r0, r1
 80069ce:	602b      	str	r3, [r5, #0]
 80069d0:	f7fa fb52 	bl	8001078 <_sbrk>
 80069d4:	1c43      	adds	r3, r0, #1
 80069d6:	d102      	bne.n	80069de <_sbrk_r+0x1a>
 80069d8:	682b      	ldr	r3, [r5, #0]
 80069da:	b103      	cbz	r3, 80069de <_sbrk_r+0x1a>
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	bd38      	pop	{r3, r4, r5, pc}
 80069e0:	20000b50 	.word	0x20000b50

080069e4 <memcpy>:
 80069e4:	440a      	add	r2, r1
 80069e6:	4291      	cmp	r1, r2
 80069e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80069ec:	d100      	bne.n	80069f0 <memcpy+0xc>
 80069ee:	4770      	bx	lr
 80069f0:	b510      	push	{r4, lr}
 80069f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069fa:	4291      	cmp	r1, r2
 80069fc:	d1f9      	bne.n	80069f2 <memcpy+0xe>
 80069fe:	bd10      	pop	{r4, pc}

08006a00 <__assert_func>:
 8006a00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a02:	4614      	mov	r4, r2
 8006a04:	461a      	mov	r2, r3
 8006a06:	4b09      	ldr	r3, [pc, #36]	; (8006a2c <__assert_func+0x2c>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4605      	mov	r5, r0
 8006a0c:	68d8      	ldr	r0, [r3, #12]
 8006a0e:	b14c      	cbz	r4, 8006a24 <__assert_func+0x24>
 8006a10:	4b07      	ldr	r3, [pc, #28]	; (8006a30 <__assert_func+0x30>)
 8006a12:	9100      	str	r1, [sp, #0]
 8006a14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006a18:	4906      	ldr	r1, [pc, #24]	; (8006a34 <__assert_func+0x34>)
 8006a1a:	462b      	mov	r3, r5
 8006a1c:	f000 f844 	bl	8006aa8 <fiprintf>
 8006a20:	f000 f854 	bl	8006acc <abort>
 8006a24:	4b04      	ldr	r3, [pc, #16]	; (8006a38 <__assert_func+0x38>)
 8006a26:	461c      	mov	r4, r3
 8006a28:	e7f3      	b.n	8006a12 <__assert_func+0x12>
 8006a2a:	bf00      	nop
 8006a2c:	20000064 	.word	0x20000064
 8006a30:	08007276 	.word	0x08007276
 8006a34:	08007283 	.word	0x08007283
 8006a38:	080072b1 	.word	0x080072b1

08006a3c <_calloc_r>:
 8006a3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006a3e:	fba1 2402 	umull	r2, r4, r1, r2
 8006a42:	b94c      	cbnz	r4, 8006a58 <_calloc_r+0x1c>
 8006a44:	4611      	mov	r1, r2
 8006a46:	9201      	str	r2, [sp, #4]
 8006a48:	f7ff fb06 	bl	8006058 <_malloc_r>
 8006a4c:	9a01      	ldr	r2, [sp, #4]
 8006a4e:	4605      	mov	r5, r0
 8006a50:	b930      	cbnz	r0, 8006a60 <_calloc_r+0x24>
 8006a52:	4628      	mov	r0, r5
 8006a54:	b003      	add	sp, #12
 8006a56:	bd30      	pop	{r4, r5, pc}
 8006a58:	220c      	movs	r2, #12
 8006a5a:	6002      	str	r2, [r0, #0]
 8006a5c:	2500      	movs	r5, #0
 8006a5e:	e7f8      	b.n	8006a52 <_calloc_r+0x16>
 8006a60:	4621      	mov	r1, r4
 8006a62:	f7fe fc10 	bl	8005286 <memset>
 8006a66:	e7f4      	b.n	8006a52 <_calloc_r+0x16>

08006a68 <__ascii_mbtowc>:
 8006a68:	b082      	sub	sp, #8
 8006a6a:	b901      	cbnz	r1, 8006a6e <__ascii_mbtowc+0x6>
 8006a6c:	a901      	add	r1, sp, #4
 8006a6e:	b142      	cbz	r2, 8006a82 <__ascii_mbtowc+0x1a>
 8006a70:	b14b      	cbz	r3, 8006a86 <__ascii_mbtowc+0x1e>
 8006a72:	7813      	ldrb	r3, [r2, #0]
 8006a74:	600b      	str	r3, [r1, #0]
 8006a76:	7812      	ldrb	r2, [r2, #0]
 8006a78:	1e10      	subs	r0, r2, #0
 8006a7a:	bf18      	it	ne
 8006a7c:	2001      	movne	r0, #1
 8006a7e:	b002      	add	sp, #8
 8006a80:	4770      	bx	lr
 8006a82:	4610      	mov	r0, r2
 8006a84:	e7fb      	b.n	8006a7e <__ascii_mbtowc+0x16>
 8006a86:	f06f 0001 	mvn.w	r0, #1
 8006a8a:	e7f8      	b.n	8006a7e <__ascii_mbtowc+0x16>

08006a8c <__ascii_wctomb>:
 8006a8c:	b149      	cbz	r1, 8006aa2 <__ascii_wctomb+0x16>
 8006a8e:	2aff      	cmp	r2, #255	; 0xff
 8006a90:	bf85      	ittet	hi
 8006a92:	238a      	movhi	r3, #138	; 0x8a
 8006a94:	6003      	strhi	r3, [r0, #0]
 8006a96:	700a      	strbls	r2, [r1, #0]
 8006a98:	f04f 30ff 	movhi.w	r0, #4294967295
 8006a9c:	bf98      	it	ls
 8006a9e:	2001      	movls	r0, #1
 8006aa0:	4770      	bx	lr
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	4770      	bx	lr
	...

08006aa8 <fiprintf>:
 8006aa8:	b40e      	push	{r1, r2, r3}
 8006aaa:	b503      	push	{r0, r1, lr}
 8006aac:	4601      	mov	r1, r0
 8006aae:	ab03      	add	r3, sp, #12
 8006ab0:	4805      	ldr	r0, [pc, #20]	; (8006ac8 <fiprintf+0x20>)
 8006ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ab6:	6800      	ldr	r0, [r0, #0]
 8006ab8:	9301      	str	r3, [sp, #4]
 8006aba:	f000 f837 	bl	8006b2c <_vfiprintf_r>
 8006abe:	b002      	add	sp, #8
 8006ac0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ac4:	b003      	add	sp, #12
 8006ac6:	4770      	bx	lr
 8006ac8:	20000064 	.word	0x20000064

08006acc <abort>:
 8006acc:	b508      	push	{r3, lr}
 8006ace:	2006      	movs	r0, #6
 8006ad0:	f000 fa04 	bl	8006edc <raise>
 8006ad4:	2001      	movs	r0, #1
 8006ad6:	f7fa fa57 	bl	8000f88 <_exit>

08006ada <__sfputc_r>:
 8006ada:	6893      	ldr	r3, [r2, #8]
 8006adc:	3b01      	subs	r3, #1
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	b410      	push	{r4}
 8006ae2:	6093      	str	r3, [r2, #8]
 8006ae4:	da08      	bge.n	8006af8 <__sfputc_r+0x1e>
 8006ae6:	6994      	ldr	r4, [r2, #24]
 8006ae8:	42a3      	cmp	r3, r4
 8006aea:	db01      	blt.n	8006af0 <__sfputc_r+0x16>
 8006aec:	290a      	cmp	r1, #10
 8006aee:	d103      	bne.n	8006af8 <__sfputc_r+0x1e>
 8006af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006af4:	f000 b934 	b.w	8006d60 <__swbuf_r>
 8006af8:	6813      	ldr	r3, [r2, #0]
 8006afa:	1c58      	adds	r0, r3, #1
 8006afc:	6010      	str	r0, [r2, #0]
 8006afe:	7019      	strb	r1, [r3, #0]
 8006b00:	4608      	mov	r0, r1
 8006b02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <__sfputs_r>:
 8006b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0a:	4606      	mov	r6, r0
 8006b0c:	460f      	mov	r7, r1
 8006b0e:	4614      	mov	r4, r2
 8006b10:	18d5      	adds	r5, r2, r3
 8006b12:	42ac      	cmp	r4, r5
 8006b14:	d101      	bne.n	8006b1a <__sfputs_r+0x12>
 8006b16:	2000      	movs	r0, #0
 8006b18:	e007      	b.n	8006b2a <__sfputs_r+0x22>
 8006b1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b1e:	463a      	mov	r2, r7
 8006b20:	4630      	mov	r0, r6
 8006b22:	f7ff ffda 	bl	8006ada <__sfputc_r>
 8006b26:	1c43      	adds	r3, r0, #1
 8006b28:	d1f3      	bne.n	8006b12 <__sfputs_r+0xa>
 8006b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b2c <_vfiprintf_r>:
 8006b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b30:	460d      	mov	r5, r1
 8006b32:	b09d      	sub	sp, #116	; 0x74
 8006b34:	4614      	mov	r4, r2
 8006b36:	4698      	mov	r8, r3
 8006b38:	4606      	mov	r6, r0
 8006b3a:	b118      	cbz	r0, 8006b44 <_vfiprintf_r+0x18>
 8006b3c:	6a03      	ldr	r3, [r0, #32]
 8006b3e:	b90b      	cbnz	r3, 8006b44 <_vfiprintf_r+0x18>
 8006b40:	f7fe fb28 	bl	8005194 <__sinit>
 8006b44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b46:	07d9      	lsls	r1, r3, #31
 8006b48:	d405      	bmi.n	8006b56 <_vfiprintf_r+0x2a>
 8006b4a:	89ab      	ldrh	r3, [r5, #12]
 8006b4c:	059a      	lsls	r2, r3, #22
 8006b4e:	d402      	bmi.n	8006b56 <_vfiprintf_r+0x2a>
 8006b50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b52:	f7fe fc16 	bl	8005382 <__retarget_lock_acquire_recursive>
 8006b56:	89ab      	ldrh	r3, [r5, #12]
 8006b58:	071b      	lsls	r3, r3, #28
 8006b5a:	d501      	bpl.n	8006b60 <_vfiprintf_r+0x34>
 8006b5c:	692b      	ldr	r3, [r5, #16]
 8006b5e:	b99b      	cbnz	r3, 8006b88 <_vfiprintf_r+0x5c>
 8006b60:	4629      	mov	r1, r5
 8006b62:	4630      	mov	r0, r6
 8006b64:	f000 f93a 	bl	8006ddc <__swsetup_r>
 8006b68:	b170      	cbz	r0, 8006b88 <_vfiprintf_r+0x5c>
 8006b6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b6c:	07dc      	lsls	r4, r3, #31
 8006b6e:	d504      	bpl.n	8006b7a <_vfiprintf_r+0x4e>
 8006b70:	f04f 30ff 	mov.w	r0, #4294967295
 8006b74:	b01d      	add	sp, #116	; 0x74
 8006b76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b7a:	89ab      	ldrh	r3, [r5, #12]
 8006b7c:	0598      	lsls	r0, r3, #22
 8006b7e:	d4f7      	bmi.n	8006b70 <_vfiprintf_r+0x44>
 8006b80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b82:	f7fe fbff 	bl	8005384 <__retarget_lock_release_recursive>
 8006b86:	e7f3      	b.n	8006b70 <_vfiprintf_r+0x44>
 8006b88:	2300      	movs	r3, #0
 8006b8a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b8c:	2320      	movs	r3, #32
 8006b8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b92:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b96:	2330      	movs	r3, #48	; 0x30
 8006b98:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006d4c <_vfiprintf_r+0x220>
 8006b9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ba0:	f04f 0901 	mov.w	r9, #1
 8006ba4:	4623      	mov	r3, r4
 8006ba6:	469a      	mov	sl, r3
 8006ba8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bac:	b10a      	cbz	r2, 8006bb2 <_vfiprintf_r+0x86>
 8006bae:	2a25      	cmp	r2, #37	; 0x25
 8006bb0:	d1f9      	bne.n	8006ba6 <_vfiprintf_r+0x7a>
 8006bb2:	ebba 0b04 	subs.w	fp, sl, r4
 8006bb6:	d00b      	beq.n	8006bd0 <_vfiprintf_r+0xa4>
 8006bb8:	465b      	mov	r3, fp
 8006bba:	4622      	mov	r2, r4
 8006bbc:	4629      	mov	r1, r5
 8006bbe:	4630      	mov	r0, r6
 8006bc0:	f7ff ffa2 	bl	8006b08 <__sfputs_r>
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	f000 80a9 	beq.w	8006d1c <_vfiprintf_r+0x1f0>
 8006bca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bcc:	445a      	add	r2, fp
 8006bce:	9209      	str	r2, [sp, #36]	; 0x24
 8006bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 80a1 	beq.w	8006d1c <_vfiprintf_r+0x1f0>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8006be0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006be4:	f10a 0a01 	add.w	sl, sl, #1
 8006be8:	9304      	str	r3, [sp, #16]
 8006bea:	9307      	str	r3, [sp, #28]
 8006bec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006bf0:	931a      	str	r3, [sp, #104]	; 0x68
 8006bf2:	4654      	mov	r4, sl
 8006bf4:	2205      	movs	r2, #5
 8006bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bfa:	4854      	ldr	r0, [pc, #336]	; (8006d4c <_vfiprintf_r+0x220>)
 8006bfc:	f7f9 fb20 	bl	8000240 <memchr>
 8006c00:	9a04      	ldr	r2, [sp, #16]
 8006c02:	b9d8      	cbnz	r0, 8006c3c <_vfiprintf_r+0x110>
 8006c04:	06d1      	lsls	r1, r2, #27
 8006c06:	bf44      	itt	mi
 8006c08:	2320      	movmi	r3, #32
 8006c0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c0e:	0713      	lsls	r3, r2, #28
 8006c10:	bf44      	itt	mi
 8006c12:	232b      	movmi	r3, #43	; 0x2b
 8006c14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c18:	f89a 3000 	ldrb.w	r3, [sl]
 8006c1c:	2b2a      	cmp	r3, #42	; 0x2a
 8006c1e:	d015      	beq.n	8006c4c <_vfiprintf_r+0x120>
 8006c20:	9a07      	ldr	r2, [sp, #28]
 8006c22:	4654      	mov	r4, sl
 8006c24:	2000      	movs	r0, #0
 8006c26:	f04f 0c0a 	mov.w	ip, #10
 8006c2a:	4621      	mov	r1, r4
 8006c2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c30:	3b30      	subs	r3, #48	; 0x30
 8006c32:	2b09      	cmp	r3, #9
 8006c34:	d94d      	bls.n	8006cd2 <_vfiprintf_r+0x1a6>
 8006c36:	b1b0      	cbz	r0, 8006c66 <_vfiprintf_r+0x13a>
 8006c38:	9207      	str	r2, [sp, #28]
 8006c3a:	e014      	b.n	8006c66 <_vfiprintf_r+0x13a>
 8006c3c:	eba0 0308 	sub.w	r3, r0, r8
 8006c40:	fa09 f303 	lsl.w	r3, r9, r3
 8006c44:	4313      	orrs	r3, r2
 8006c46:	9304      	str	r3, [sp, #16]
 8006c48:	46a2      	mov	sl, r4
 8006c4a:	e7d2      	b.n	8006bf2 <_vfiprintf_r+0xc6>
 8006c4c:	9b03      	ldr	r3, [sp, #12]
 8006c4e:	1d19      	adds	r1, r3, #4
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	9103      	str	r1, [sp, #12]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	bfbb      	ittet	lt
 8006c58:	425b      	neglt	r3, r3
 8006c5a:	f042 0202 	orrlt.w	r2, r2, #2
 8006c5e:	9307      	strge	r3, [sp, #28]
 8006c60:	9307      	strlt	r3, [sp, #28]
 8006c62:	bfb8      	it	lt
 8006c64:	9204      	strlt	r2, [sp, #16]
 8006c66:	7823      	ldrb	r3, [r4, #0]
 8006c68:	2b2e      	cmp	r3, #46	; 0x2e
 8006c6a:	d10c      	bne.n	8006c86 <_vfiprintf_r+0x15a>
 8006c6c:	7863      	ldrb	r3, [r4, #1]
 8006c6e:	2b2a      	cmp	r3, #42	; 0x2a
 8006c70:	d134      	bne.n	8006cdc <_vfiprintf_r+0x1b0>
 8006c72:	9b03      	ldr	r3, [sp, #12]
 8006c74:	1d1a      	adds	r2, r3, #4
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	9203      	str	r2, [sp, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	bfb8      	it	lt
 8006c7e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c82:	3402      	adds	r4, #2
 8006c84:	9305      	str	r3, [sp, #20]
 8006c86:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006d5c <_vfiprintf_r+0x230>
 8006c8a:	7821      	ldrb	r1, [r4, #0]
 8006c8c:	2203      	movs	r2, #3
 8006c8e:	4650      	mov	r0, sl
 8006c90:	f7f9 fad6 	bl	8000240 <memchr>
 8006c94:	b138      	cbz	r0, 8006ca6 <_vfiprintf_r+0x17a>
 8006c96:	9b04      	ldr	r3, [sp, #16]
 8006c98:	eba0 000a 	sub.w	r0, r0, sl
 8006c9c:	2240      	movs	r2, #64	; 0x40
 8006c9e:	4082      	lsls	r2, r0
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	3401      	adds	r4, #1
 8006ca4:	9304      	str	r3, [sp, #16]
 8006ca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006caa:	4829      	ldr	r0, [pc, #164]	; (8006d50 <_vfiprintf_r+0x224>)
 8006cac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cb0:	2206      	movs	r2, #6
 8006cb2:	f7f9 fac5 	bl	8000240 <memchr>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	d03f      	beq.n	8006d3a <_vfiprintf_r+0x20e>
 8006cba:	4b26      	ldr	r3, [pc, #152]	; (8006d54 <_vfiprintf_r+0x228>)
 8006cbc:	bb1b      	cbnz	r3, 8006d06 <_vfiprintf_r+0x1da>
 8006cbe:	9b03      	ldr	r3, [sp, #12]
 8006cc0:	3307      	adds	r3, #7
 8006cc2:	f023 0307 	bic.w	r3, r3, #7
 8006cc6:	3308      	adds	r3, #8
 8006cc8:	9303      	str	r3, [sp, #12]
 8006cca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ccc:	443b      	add	r3, r7
 8006cce:	9309      	str	r3, [sp, #36]	; 0x24
 8006cd0:	e768      	b.n	8006ba4 <_vfiprintf_r+0x78>
 8006cd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	2001      	movs	r0, #1
 8006cda:	e7a6      	b.n	8006c2a <_vfiprintf_r+0xfe>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	3401      	adds	r4, #1
 8006ce0:	9305      	str	r3, [sp, #20]
 8006ce2:	4619      	mov	r1, r3
 8006ce4:	f04f 0c0a 	mov.w	ip, #10
 8006ce8:	4620      	mov	r0, r4
 8006cea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006cee:	3a30      	subs	r2, #48	; 0x30
 8006cf0:	2a09      	cmp	r2, #9
 8006cf2:	d903      	bls.n	8006cfc <_vfiprintf_r+0x1d0>
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d0c6      	beq.n	8006c86 <_vfiprintf_r+0x15a>
 8006cf8:	9105      	str	r1, [sp, #20]
 8006cfa:	e7c4      	b.n	8006c86 <_vfiprintf_r+0x15a>
 8006cfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d00:	4604      	mov	r4, r0
 8006d02:	2301      	movs	r3, #1
 8006d04:	e7f0      	b.n	8006ce8 <_vfiprintf_r+0x1bc>
 8006d06:	ab03      	add	r3, sp, #12
 8006d08:	9300      	str	r3, [sp, #0]
 8006d0a:	462a      	mov	r2, r5
 8006d0c:	4b12      	ldr	r3, [pc, #72]	; (8006d58 <_vfiprintf_r+0x22c>)
 8006d0e:	a904      	add	r1, sp, #16
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7fd fe09 	bl	8004928 <_printf_float>
 8006d16:	4607      	mov	r7, r0
 8006d18:	1c78      	adds	r0, r7, #1
 8006d1a:	d1d6      	bne.n	8006cca <_vfiprintf_r+0x19e>
 8006d1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d1e:	07d9      	lsls	r1, r3, #31
 8006d20:	d405      	bmi.n	8006d2e <_vfiprintf_r+0x202>
 8006d22:	89ab      	ldrh	r3, [r5, #12]
 8006d24:	059a      	lsls	r2, r3, #22
 8006d26:	d402      	bmi.n	8006d2e <_vfiprintf_r+0x202>
 8006d28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d2a:	f7fe fb2b 	bl	8005384 <__retarget_lock_release_recursive>
 8006d2e:	89ab      	ldrh	r3, [r5, #12]
 8006d30:	065b      	lsls	r3, r3, #25
 8006d32:	f53f af1d 	bmi.w	8006b70 <_vfiprintf_r+0x44>
 8006d36:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d38:	e71c      	b.n	8006b74 <_vfiprintf_r+0x48>
 8006d3a:	ab03      	add	r3, sp, #12
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	462a      	mov	r2, r5
 8006d40:	4b05      	ldr	r3, [pc, #20]	; (8006d58 <_vfiprintf_r+0x22c>)
 8006d42:	a904      	add	r1, sp, #16
 8006d44:	4630      	mov	r0, r6
 8006d46:	f7fe f877 	bl	8004e38 <_printf_i>
 8006d4a:	e7e4      	b.n	8006d16 <_vfiprintf_r+0x1ea>
 8006d4c:	080073b3 	.word	0x080073b3
 8006d50:	080073bd 	.word	0x080073bd
 8006d54:	08004929 	.word	0x08004929
 8006d58:	08006b09 	.word	0x08006b09
 8006d5c:	080073b9 	.word	0x080073b9

08006d60 <__swbuf_r>:
 8006d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d62:	460e      	mov	r6, r1
 8006d64:	4614      	mov	r4, r2
 8006d66:	4605      	mov	r5, r0
 8006d68:	b118      	cbz	r0, 8006d72 <__swbuf_r+0x12>
 8006d6a:	6a03      	ldr	r3, [r0, #32]
 8006d6c:	b90b      	cbnz	r3, 8006d72 <__swbuf_r+0x12>
 8006d6e:	f7fe fa11 	bl	8005194 <__sinit>
 8006d72:	69a3      	ldr	r3, [r4, #24]
 8006d74:	60a3      	str	r3, [r4, #8]
 8006d76:	89a3      	ldrh	r3, [r4, #12]
 8006d78:	071a      	lsls	r2, r3, #28
 8006d7a:	d525      	bpl.n	8006dc8 <__swbuf_r+0x68>
 8006d7c:	6923      	ldr	r3, [r4, #16]
 8006d7e:	b31b      	cbz	r3, 8006dc8 <__swbuf_r+0x68>
 8006d80:	6823      	ldr	r3, [r4, #0]
 8006d82:	6922      	ldr	r2, [r4, #16]
 8006d84:	1a98      	subs	r0, r3, r2
 8006d86:	6963      	ldr	r3, [r4, #20]
 8006d88:	b2f6      	uxtb	r6, r6
 8006d8a:	4283      	cmp	r3, r0
 8006d8c:	4637      	mov	r7, r6
 8006d8e:	dc04      	bgt.n	8006d9a <__swbuf_r+0x3a>
 8006d90:	4621      	mov	r1, r4
 8006d92:	4628      	mov	r0, r5
 8006d94:	f7ff fdee 	bl	8006974 <_fflush_r>
 8006d98:	b9e0      	cbnz	r0, 8006dd4 <__swbuf_r+0x74>
 8006d9a:	68a3      	ldr	r3, [r4, #8]
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	60a3      	str	r3, [r4, #8]
 8006da0:	6823      	ldr	r3, [r4, #0]
 8006da2:	1c5a      	adds	r2, r3, #1
 8006da4:	6022      	str	r2, [r4, #0]
 8006da6:	701e      	strb	r6, [r3, #0]
 8006da8:	6962      	ldr	r2, [r4, #20]
 8006daa:	1c43      	adds	r3, r0, #1
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d004      	beq.n	8006dba <__swbuf_r+0x5a>
 8006db0:	89a3      	ldrh	r3, [r4, #12]
 8006db2:	07db      	lsls	r3, r3, #31
 8006db4:	d506      	bpl.n	8006dc4 <__swbuf_r+0x64>
 8006db6:	2e0a      	cmp	r6, #10
 8006db8:	d104      	bne.n	8006dc4 <__swbuf_r+0x64>
 8006dba:	4621      	mov	r1, r4
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	f7ff fdd9 	bl	8006974 <_fflush_r>
 8006dc2:	b938      	cbnz	r0, 8006dd4 <__swbuf_r+0x74>
 8006dc4:	4638      	mov	r0, r7
 8006dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dc8:	4621      	mov	r1, r4
 8006dca:	4628      	mov	r0, r5
 8006dcc:	f000 f806 	bl	8006ddc <__swsetup_r>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	d0d5      	beq.n	8006d80 <__swbuf_r+0x20>
 8006dd4:	f04f 37ff 	mov.w	r7, #4294967295
 8006dd8:	e7f4      	b.n	8006dc4 <__swbuf_r+0x64>
	...

08006ddc <__swsetup_r>:
 8006ddc:	b538      	push	{r3, r4, r5, lr}
 8006dde:	4b2a      	ldr	r3, [pc, #168]	; (8006e88 <__swsetup_r+0xac>)
 8006de0:	4605      	mov	r5, r0
 8006de2:	6818      	ldr	r0, [r3, #0]
 8006de4:	460c      	mov	r4, r1
 8006de6:	b118      	cbz	r0, 8006df0 <__swsetup_r+0x14>
 8006de8:	6a03      	ldr	r3, [r0, #32]
 8006dea:	b90b      	cbnz	r3, 8006df0 <__swsetup_r+0x14>
 8006dec:	f7fe f9d2 	bl	8005194 <__sinit>
 8006df0:	89a3      	ldrh	r3, [r4, #12]
 8006df2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006df6:	0718      	lsls	r0, r3, #28
 8006df8:	d422      	bmi.n	8006e40 <__swsetup_r+0x64>
 8006dfa:	06d9      	lsls	r1, r3, #27
 8006dfc:	d407      	bmi.n	8006e0e <__swsetup_r+0x32>
 8006dfe:	2309      	movs	r3, #9
 8006e00:	602b      	str	r3, [r5, #0]
 8006e02:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e06:	81a3      	strh	r3, [r4, #12]
 8006e08:	f04f 30ff 	mov.w	r0, #4294967295
 8006e0c:	e034      	b.n	8006e78 <__swsetup_r+0x9c>
 8006e0e:	0758      	lsls	r0, r3, #29
 8006e10:	d512      	bpl.n	8006e38 <__swsetup_r+0x5c>
 8006e12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e14:	b141      	cbz	r1, 8006e28 <__swsetup_r+0x4c>
 8006e16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e1a:	4299      	cmp	r1, r3
 8006e1c:	d002      	beq.n	8006e24 <__swsetup_r+0x48>
 8006e1e:	4628      	mov	r0, r5
 8006e20:	f7ff f8a6 	bl	8005f70 <_free_r>
 8006e24:	2300      	movs	r3, #0
 8006e26:	6363      	str	r3, [r4, #52]	; 0x34
 8006e28:	89a3      	ldrh	r3, [r4, #12]
 8006e2a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e2e:	81a3      	strh	r3, [r4, #12]
 8006e30:	2300      	movs	r3, #0
 8006e32:	6063      	str	r3, [r4, #4]
 8006e34:	6923      	ldr	r3, [r4, #16]
 8006e36:	6023      	str	r3, [r4, #0]
 8006e38:	89a3      	ldrh	r3, [r4, #12]
 8006e3a:	f043 0308 	orr.w	r3, r3, #8
 8006e3e:	81a3      	strh	r3, [r4, #12]
 8006e40:	6923      	ldr	r3, [r4, #16]
 8006e42:	b94b      	cbnz	r3, 8006e58 <__swsetup_r+0x7c>
 8006e44:	89a3      	ldrh	r3, [r4, #12]
 8006e46:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e4e:	d003      	beq.n	8006e58 <__swsetup_r+0x7c>
 8006e50:	4621      	mov	r1, r4
 8006e52:	4628      	mov	r0, r5
 8006e54:	f000 f884 	bl	8006f60 <__smakebuf_r>
 8006e58:	89a0      	ldrh	r0, [r4, #12]
 8006e5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e5e:	f010 0301 	ands.w	r3, r0, #1
 8006e62:	d00a      	beq.n	8006e7a <__swsetup_r+0x9e>
 8006e64:	2300      	movs	r3, #0
 8006e66:	60a3      	str	r3, [r4, #8]
 8006e68:	6963      	ldr	r3, [r4, #20]
 8006e6a:	425b      	negs	r3, r3
 8006e6c:	61a3      	str	r3, [r4, #24]
 8006e6e:	6923      	ldr	r3, [r4, #16]
 8006e70:	b943      	cbnz	r3, 8006e84 <__swsetup_r+0xa8>
 8006e72:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e76:	d1c4      	bne.n	8006e02 <__swsetup_r+0x26>
 8006e78:	bd38      	pop	{r3, r4, r5, pc}
 8006e7a:	0781      	lsls	r1, r0, #30
 8006e7c:	bf58      	it	pl
 8006e7e:	6963      	ldrpl	r3, [r4, #20]
 8006e80:	60a3      	str	r3, [r4, #8]
 8006e82:	e7f4      	b.n	8006e6e <__swsetup_r+0x92>
 8006e84:	2000      	movs	r0, #0
 8006e86:	e7f7      	b.n	8006e78 <__swsetup_r+0x9c>
 8006e88:	20000064 	.word	0x20000064

08006e8c <_raise_r>:
 8006e8c:	291f      	cmp	r1, #31
 8006e8e:	b538      	push	{r3, r4, r5, lr}
 8006e90:	4604      	mov	r4, r0
 8006e92:	460d      	mov	r5, r1
 8006e94:	d904      	bls.n	8006ea0 <_raise_r+0x14>
 8006e96:	2316      	movs	r3, #22
 8006e98:	6003      	str	r3, [r0, #0]
 8006e9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e9e:	bd38      	pop	{r3, r4, r5, pc}
 8006ea0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006ea2:	b112      	cbz	r2, 8006eaa <_raise_r+0x1e>
 8006ea4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ea8:	b94b      	cbnz	r3, 8006ebe <_raise_r+0x32>
 8006eaa:	4620      	mov	r0, r4
 8006eac:	f000 f830 	bl	8006f10 <_getpid_r>
 8006eb0:	462a      	mov	r2, r5
 8006eb2:	4601      	mov	r1, r0
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006eba:	f000 b817 	b.w	8006eec <_kill_r>
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d00a      	beq.n	8006ed8 <_raise_r+0x4c>
 8006ec2:	1c59      	adds	r1, r3, #1
 8006ec4:	d103      	bne.n	8006ece <_raise_r+0x42>
 8006ec6:	2316      	movs	r3, #22
 8006ec8:	6003      	str	r3, [r0, #0]
 8006eca:	2001      	movs	r0, #1
 8006ecc:	e7e7      	b.n	8006e9e <_raise_r+0x12>
 8006ece:	2400      	movs	r4, #0
 8006ed0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	4798      	blx	r3
 8006ed8:	2000      	movs	r0, #0
 8006eda:	e7e0      	b.n	8006e9e <_raise_r+0x12>

08006edc <raise>:
 8006edc:	4b02      	ldr	r3, [pc, #8]	; (8006ee8 <raise+0xc>)
 8006ede:	4601      	mov	r1, r0
 8006ee0:	6818      	ldr	r0, [r3, #0]
 8006ee2:	f7ff bfd3 	b.w	8006e8c <_raise_r>
 8006ee6:	bf00      	nop
 8006ee8:	20000064 	.word	0x20000064

08006eec <_kill_r>:
 8006eec:	b538      	push	{r3, r4, r5, lr}
 8006eee:	4d07      	ldr	r5, [pc, #28]	; (8006f0c <_kill_r+0x20>)
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	4604      	mov	r4, r0
 8006ef4:	4608      	mov	r0, r1
 8006ef6:	4611      	mov	r1, r2
 8006ef8:	602b      	str	r3, [r5, #0]
 8006efa:	f7fa f835 	bl	8000f68 <_kill>
 8006efe:	1c43      	adds	r3, r0, #1
 8006f00:	d102      	bne.n	8006f08 <_kill_r+0x1c>
 8006f02:	682b      	ldr	r3, [r5, #0]
 8006f04:	b103      	cbz	r3, 8006f08 <_kill_r+0x1c>
 8006f06:	6023      	str	r3, [r4, #0]
 8006f08:	bd38      	pop	{r3, r4, r5, pc}
 8006f0a:	bf00      	nop
 8006f0c:	20000b50 	.word	0x20000b50

08006f10 <_getpid_r>:
 8006f10:	f7fa b822 	b.w	8000f58 <_getpid>

08006f14 <__swhatbuf_r>:
 8006f14:	b570      	push	{r4, r5, r6, lr}
 8006f16:	460c      	mov	r4, r1
 8006f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f1c:	2900      	cmp	r1, #0
 8006f1e:	b096      	sub	sp, #88	; 0x58
 8006f20:	4615      	mov	r5, r2
 8006f22:	461e      	mov	r6, r3
 8006f24:	da0d      	bge.n	8006f42 <__swhatbuf_r+0x2e>
 8006f26:	89a3      	ldrh	r3, [r4, #12]
 8006f28:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006f2c:	f04f 0100 	mov.w	r1, #0
 8006f30:	bf0c      	ite	eq
 8006f32:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006f36:	2340      	movne	r3, #64	; 0x40
 8006f38:	2000      	movs	r0, #0
 8006f3a:	6031      	str	r1, [r6, #0]
 8006f3c:	602b      	str	r3, [r5, #0]
 8006f3e:	b016      	add	sp, #88	; 0x58
 8006f40:	bd70      	pop	{r4, r5, r6, pc}
 8006f42:	466a      	mov	r2, sp
 8006f44:	f000 f848 	bl	8006fd8 <_fstat_r>
 8006f48:	2800      	cmp	r0, #0
 8006f4a:	dbec      	blt.n	8006f26 <__swhatbuf_r+0x12>
 8006f4c:	9901      	ldr	r1, [sp, #4]
 8006f4e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006f52:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006f56:	4259      	negs	r1, r3
 8006f58:	4159      	adcs	r1, r3
 8006f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f5e:	e7eb      	b.n	8006f38 <__swhatbuf_r+0x24>

08006f60 <__smakebuf_r>:
 8006f60:	898b      	ldrh	r3, [r1, #12]
 8006f62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f64:	079d      	lsls	r5, r3, #30
 8006f66:	4606      	mov	r6, r0
 8006f68:	460c      	mov	r4, r1
 8006f6a:	d507      	bpl.n	8006f7c <__smakebuf_r+0x1c>
 8006f6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f70:	6023      	str	r3, [r4, #0]
 8006f72:	6123      	str	r3, [r4, #16]
 8006f74:	2301      	movs	r3, #1
 8006f76:	6163      	str	r3, [r4, #20]
 8006f78:	b002      	add	sp, #8
 8006f7a:	bd70      	pop	{r4, r5, r6, pc}
 8006f7c:	ab01      	add	r3, sp, #4
 8006f7e:	466a      	mov	r2, sp
 8006f80:	f7ff ffc8 	bl	8006f14 <__swhatbuf_r>
 8006f84:	9900      	ldr	r1, [sp, #0]
 8006f86:	4605      	mov	r5, r0
 8006f88:	4630      	mov	r0, r6
 8006f8a:	f7ff f865 	bl	8006058 <_malloc_r>
 8006f8e:	b948      	cbnz	r0, 8006fa4 <__smakebuf_r+0x44>
 8006f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f94:	059a      	lsls	r2, r3, #22
 8006f96:	d4ef      	bmi.n	8006f78 <__smakebuf_r+0x18>
 8006f98:	f023 0303 	bic.w	r3, r3, #3
 8006f9c:	f043 0302 	orr.w	r3, r3, #2
 8006fa0:	81a3      	strh	r3, [r4, #12]
 8006fa2:	e7e3      	b.n	8006f6c <__smakebuf_r+0xc>
 8006fa4:	89a3      	ldrh	r3, [r4, #12]
 8006fa6:	6020      	str	r0, [r4, #0]
 8006fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fac:	81a3      	strh	r3, [r4, #12]
 8006fae:	9b00      	ldr	r3, [sp, #0]
 8006fb0:	6163      	str	r3, [r4, #20]
 8006fb2:	9b01      	ldr	r3, [sp, #4]
 8006fb4:	6120      	str	r0, [r4, #16]
 8006fb6:	b15b      	cbz	r3, 8006fd0 <__smakebuf_r+0x70>
 8006fb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fbc:	4630      	mov	r0, r6
 8006fbe:	f000 f81d 	bl	8006ffc <_isatty_r>
 8006fc2:	b128      	cbz	r0, 8006fd0 <__smakebuf_r+0x70>
 8006fc4:	89a3      	ldrh	r3, [r4, #12]
 8006fc6:	f023 0303 	bic.w	r3, r3, #3
 8006fca:	f043 0301 	orr.w	r3, r3, #1
 8006fce:	81a3      	strh	r3, [r4, #12]
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	431d      	orrs	r5, r3
 8006fd4:	81a5      	strh	r5, [r4, #12]
 8006fd6:	e7cf      	b.n	8006f78 <__smakebuf_r+0x18>

08006fd8 <_fstat_r>:
 8006fd8:	b538      	push	{r3, r4, r5, lr}
 8006fda:	4d07      	ldr	r5, [pc, #28]	; (8006ff8 <_fstat_r+0x20>)
 8006fdc:	2300      	movs	r3, #0
 8006fde:	4604      	mov	r4, r0
 8006fe0:	4608      	mov	r0, r1
 8006fe2:	4611      	mov	r1, r2
 8006fe4:	602b      	str	r3, [r5, #0]
 8006fe6:	f7fa f81e 	bl	8001026 <_fstat>
 8006fea:	1c43      	adds	r3, r0, #1
 8006fec:	d102      	bne.n	8006ff4 <_fstat_r+0x1c>
 8006fee:	682b      	ldr	r3, [r5, #0]
 8006ff0:	b103      	cbz	r3, 8006ff4 <_fstat_r+0x1c>
 8006ff2:	6023      	str	r3, [r4, #0]
 8006ff4:	bd38      	pop	{r3, r4, r5, pc}
 8006ff6:	bf00      	nop
 8006ff8:	20000b50 	.word	0x20000b50

08006ffc <_isatty_r>:
 8006ffc:	b538      	push	{r3, r4, r5, lr}
 8006ffe:	4d06      	ldr	r5, [pc, #24]	; (8007018 <_isatty_r+0x1c>)
 8007000:	2300      	movs	r3, #0
 8007002:	4604      	mov	r4, r0
 8007004:	4608      	mov	r0, r1
 8007006:	602b      	str	r3, [r5, #0]
 8007008:	f7fa f81d 	bl	8001046 <_isatty>
 800700c:	1c43      	adds	r3, r0, #1
 800700e:	d102      	bne.n	8007016 <_isatty_r+0x1a>
 8007010:	682b      	ldr	r3, [r5, #0]
 8007012:	b103      	cbz	r3, 8007016 <_isatty_r+0x1a>
 8007014:	6023      	str	r3, [r4, #0]
 8007016:	bd38      	pop	{r3, r4, r5, pc}
 8007018:	20000b50 	.word	0x20000b50

0800701c <_init>:
 800701c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701e:	bf00      	nop
 8007020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007022:	bc08      	pop	{r3}
 8007024:	469e      	mov	lr, r3
 8007026:	4770      	bx	lr

08007028 <_fini>:
 8007028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800702a:	bf00      	nop
 800702c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800702e:	bc08      	pop	{r3}
 8007030:	469e      	mov	lr, r3
 8007032:	4770      	bx	lr
