{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 16:12:45 2009 " "Info: Processing started: Sun Apr 05 16:12:45 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Report1 -c Report1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Cin Cout 15.295 ns Longest " "Info: Longest tpd from source pin \"Cin\" to destination pin \"Cout\" is 15.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Cin 1 PIN PIN_218 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_218; Fanout = 2; PIN Node = 'Cin'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 152 -96 72 168 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.458 ns) + CELL(0.114 ns) 9.047 ns inst4~78 2 COMB LC_X5_Y1_N6 2 " "Info: 2: + IC(7.458 ns) + CELL(0.114 ns) = 9.047 ns; Loc. = LC_X5_Y1_N6; Fanout = 2; COMB Node = 'inst4~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.572 ns" { Cin inst4~78 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 224 328 392 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 9.591 ns inst9~142 3 COMB LC_X5_Y1_N8 2 " "Info: 3: + IC(0.430 ns) + CELL(0.114 ns) = 9.591 ns; Loc. = LC_X5_Y1_N8; Fanout = 2; COMB Node = 'inst9~142'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { inst4~78 inst9~142 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 224 768 832 272 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.442 ns) 10.447 ns inst14~196 4 COMB LC_X5_Y1_N5 2 " "Info: 4: + IC(0.414 ns) + CELL(0.442 ns) = 10.447 ns; Loc. = LC_X5_Y1_N5; Fanout = 2; COMB Node = 'inst14~196'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { inst9~142 inst14~196 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 224 1192 1256 272 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.442 ns) 11.302 ns inst19~76 5 COMB LC_X5_Y1_N9 1 " "Info: 5: + IC(0.413 ns) + CELL(0.442 ns) = 11.302 ns; Loc. = LC_X5_Y1_N9; Fanout = 1; COMB Node = 'inst19~76'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { inst14~196 inst19~76 } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 224 1632 1696 272 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.885 ns) + CELL(2.108 ns) 15.295 ns Cout 6 PIN PIN_85 0 " "Info: 6: + IC(1.885 ns) + CELL(2.108 ns) = 15.295 ns; Loc. = PIN_85; Fanout = 0; PIN Node = 'Cout'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.993 ns" { inst19~76 Cout } "NODE_NAME" } } { "ADD4.bdf" "" { Schematic "C:/Documents and Settings/mefforga/Desktop/VLSI681/Report1/ADD4.bdf" { { 240 1696 1872 256 "Cout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.695 ns ( 30.70 % ) " "Info: Total cell delay = 4.695 ns ( 30.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 69.30 % ) " "Info: Total interconnect delay = 10.600 ns ( 69.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.295 ns" { Cin inst4~78 inst9~142 inst14~196 inst19~76 Cout } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.295 ns" { Cin {} Cin~out0 {} inst4~78 {} inst9~142 {} inst14~196 {} inst19~76 {} Cout {} } { 0.000ns 0.000ns 7.458ns 0.430ns 0.414ns 0.413ns 1.885ns } { 0.000ns 1.475ns 0.114ns 0.114ns 0.442ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 16:12:47 2009 " "Info: Processing ended: Sun Apr 05 16:12:47 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
