#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 22 20:21:56 2020
# Process ID: 12128
# Current directory: F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/jpeg_z7_asic_8x8.runs/synth_1
# Command line: vivado.exe -log jpeg.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source jpeg.tcl
# Log file: F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/jpeg_z7_asic_8x8.runs/synth_1/jpeg.vds
# Journal file: F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/jpeg_z7_asic_8x8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source jpeg.tcl -notrace
Command: synth_design -top jpeg -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22144 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 508.102 ; gain = 187.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jpeg' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/jpeg.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fdct' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fdct.sv:8]
INFO: [Synth 8-6157] synthesizing module 'mcu_8x8' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/mcu_8x8.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ram_8bx8' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/ram_8bx8.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_8bx8' (1#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/ram_8bx8.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'mcu_8x8' (2#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/mcu_8x8.sv:9]
INFO: [Synth 8-6157] synthesizing module 'level_shift' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/level_shift.sv:6]
INFO: [Synth 8-6157] synthesizing module 'int8_to_float' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/int8_to_float.sv:6]
INFO: [Synth 8-6157] synthesizing module 'lead_nz' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/lead_nz.sv:8]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lead_nz' (3#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/lead_nz.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'int8_to_float' (4#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/int8_to_float.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'level_shift' (5#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/level_shift.sv:6]
INFO: [Synth 8-6157] synthesizing module 'dct_lut' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/dct_lut.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'dct_lut' (6#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/dct_lut.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dot_pro' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/dot_pro.sv:28]
INFO: [Synth 8-6157] synthesizing module 'float_mul_nb' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_mul_nb.sv:36]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/shift_reg.sv:8]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (7#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/shift_reg.sv:8]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized0' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/shift_reg.sv:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized0' (7#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/shift_reg.sv:8]
INFO: [Synth 8-6157] synthesizing module 'fixed_mul_nb' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter STEPS bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'booth_algo' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized0' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized0' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized1' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized1' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized2' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized2' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized3' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized3' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized4' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized4' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized5' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized5' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized6' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized6' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized7' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized7' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized8' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized8' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized9' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized9' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized10' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized10' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
INFO: [Synth 8-6157] synthesizing module 'booth_algo__parameterized11' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter BSTEP bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'booth_algo__parameterized11' (8#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/booth_algo.sv:8]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[11].product_reg[11]' and it is trimmed from '52' to '22' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[10].product_reg[10]' and it is trimmed from '52' to '20' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[9].product_reg[9]' and it is trimmed from '52' to '18' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[8].product_reg[8]' and it is trimmed from '52' to '16' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[7].product_reg[7]' and it is trimmed from '52' to '14' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[6].product_reg[6]' and it is trimmed from '52' to '12' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[5].product_reg[5]' and it is trimmed from '52' to '10' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[4].product_reg[4]' and it is trimmed from '52' to '8' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[3].product_reg[3]' and it is trimmed from '52' to '6' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[2].product_reg[2]' and it is trimmed from '52' to '4' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:109]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[1].product_reg[1]' and it is trimmed from '52' to '2' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'fixed_mul_nb' (9#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'float_mul_nb' (10#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_mul_nb.sv:36]
INFO: [Synth 8-6157] synthesizing module 'float_add_nb' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_add_nb.sv:36]
INFO: [Synth 8-6157] synthesizing module 'lead_nz__parameterized0' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/lead_nz.sv:8]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lead_nz__parameterized0' (10#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/lead_nz.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'float_add_nb' (11#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_add_nb.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'dot_pro' (12#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/dot_pro.sv:28]
INFO: [Synth 8-6157] synthesizing module 'qnt' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/qnt.sv:19]
INFO: [Synth 8-6157] synthesizing module 'float_div_nb' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_div_nb.sv:36]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized1' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/shift_reg.sv:8]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized1' (12#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/shift_reg.sv:8]
INFO: [Synth 8-6157] synthesizing module 'shift_reg__parameterized2' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/shift_reg.sv:8]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_reg__parameterized2' (12#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/shift_reg.sv:8]
INFO: [Synth 8-6157] synthesizing module 'fixed_div_nb' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:8]
	Parameter WIDTH bound to: 25 - type: integer 
	Parameter STEPS bound to: 25 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[23].div_quo_reg[23]' and it is trimmed from '25' to '24' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[22].div_quo_reg[22]' and it is trimmed from '25' to '23' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[21].div_quo_reg[21]' and it is trimmed from '25' to '22' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[20].div_quo_reg[20]' and it is trimmed from '25' to '21' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[19].div_quo_reg[19]' and it is trimmed from '25' to '20' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[18].div_quo_reg[18]' and it is trimmed from '25' to '19' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[17].div_quo_reg[17]' and it is trimmed from '25' to '18' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[16].div_quo_reg[16]' and it is trimmed from '25' to '17' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[15].div_quo_reg[15]' and it is trimmed from '25' to '16' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[14].div_quo_reg[14]' and it is trimmed from '25' to '15' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[13].div_quo_reg[13]' and it is trimmed from '25' to '14' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[12].div_quo_reg[12]' and it is trimmed from '25' to '13' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[11].div_quo_reg[11]' and it is trimmed from '25' to '12' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[10].div_quo_reg[10]' and it is trimmed from '25' to '11' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[9].div_quo_reg[9]' and it is trimmed from '25' to '10' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[8].div_quo_reg[8]' and it is trimmed from '25' to '9' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[7].div_quo_reg[7]' and it is trimmed from '25' to '8' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[6].div_quo_reg[6]' and it is trimmed from '25' to '7' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[5].div_quo_reg[5]' and it is trimmed from '25' to '6' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[4].div_quo_reg[4]' and it is trimmed from '25' to '5' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[3].div_quo_reg[3]' and it is trimmed from '25' to '4' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[2].div_quo_reg[2]' and it is trimmed from '25' to '3' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[1].div_quo_reg[1]' and it is trimmed from '25' to '2' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[0].div_quo_reg[0]' and it is trimmed from '25' to '1' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'fixed_div_nb' (13#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_div_nb.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'float_div_nb' (14#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_div_nb.sv:36]
INFO: [Synth 8-6157] synthesizing module 'float_to_int8' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_to_int8.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'float_to_int8' (15#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_to_int8.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'qnt' (16#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/qnt.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'fdct' (17#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fdct.sv:8]
INFO: [Synth 8-6157] synthesizing module 'zigzag' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/zigzag.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ram_8bx64' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/ram_8bx64.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'ram_8bx64' (18#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/ram_8bx64.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'zigzag' (19#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/zigzag.sv:11]
INFO: [Synth 8-6157] synthesizing module 'encoder' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/encoder.sv:6]
INFO: [Synth 8-6157] synthesizing module 'rle' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/rle.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'rle' (20#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/rle.sv:8]
INFO: [Synth 8-6157] synthesizing module 'en_magn' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/en_magn.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'en_magn' (21#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/en_magn.sv:8]
INFO: [Synth 8-6157] synthesizing module 'dc_lut' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/dc_lut.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/dc_lut.sv:18]
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/dc_lut.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'dc_lut' (22#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/dc_lut.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ac_lut' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/ac_lut.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/ac_lut.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/ac_lut.sv:206]
INFO: [Synth 8-6155] done synthesizing module 'ac_lut' (23#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/ac_lut.sv:9]
INFO: [Synth 8-6157] synthesizing module 'conc_bytes' [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/conc_bytes.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'conc_bytes' (24#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/conc_bytes.sv:10]
WARNING: [Synth 8-6014] Unused sequential element code_bin_s_reg was removed.  [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/encoder.sv:160]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (25#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/encoder.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'jpeg' (26#1) [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/jpeg.sv:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 571.289 ; gain = 251.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 571.289 ; gain = 251.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 571.289 ; gain = 251.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/float_add_nb.sv:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 671.262 ; gain = 350.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |float_mul_nb  |           8|      5649|
|2     |dot_pro__GCM0 |           1|     12705|
|3     |fdct__GC0     |           1|     10717|
|4     |jpeg__GC0     |           1|      2560|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 42    
	   2 Input     28 Bit       Adders := 432   
	   3 Input     25 Bit       Adders := 25    
	   2 Input     24 Bit       Adders := 30    
	   3 Input      9 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 78    
	   3 Input      8 Bit       Adders := 47    
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 24    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 8     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 46    
+---Registers : 
	               52 Bit    Registers := 16    
	               32 Bit    Registers := 27    
	               29 Bit    Registers := 56    
	               28 Bit    Registers := 416   
	               27 Bit    Registers := 14    
	               26 Bit    Registers := 416   
	               25 Bit    Registers := 74    
	               24 Bit    Registers := 47    
	               23 Bit    Registers := 62    
	               22 Bit    Registers := 17    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 17    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 17    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 21    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 436   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 23    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 853   
+---RAMs : 
	              512 Bit         RAMs := 2     
	               64 Bit         RAMs := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 42    
	   2 Input     28 Bit        Muxes := 208   
	   2 Input     25 Bit        Muxes := 24    
	   2 Input     24 Bit        Muxes := 29    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 65    
	   2 Input      6 Bit        Muxes := 6     
	  29 Input      5 Bit        Muxes := 14    
	 163 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 624   
	   2 Input      1 Bit        Muxes := 86    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 14    
Module shift_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
Module booth_algo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module booth_algo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module fixed_mul_nb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module float_mul_nb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lead_nz__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input      5 Bit        Muxes := 1     
Module float_add_nb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module lead_nz__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input      5 Bit        Muxes := 1     
Module float_add_nb__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module lead_nz__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input      5 Bit        Muxes := 1     
Module float_add_nb__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module lead_nz__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input      5 Bit        Muxes := 1     
Module float_add_nb__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module lead_nz__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input      5 Bit        Muxes := 1     
Module float_add_nb__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module lead_nz__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input      5 Bit        Muxes := 1     
Module float_add_nb__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module lead_nz__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input      5 Bit        Muxes := 1     
Module float_add_nb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 3     
	   2 Input     24 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ram_8bx8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ram_8bx8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module mcu_8x8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module lead_nz__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module lead_nz__3 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module lead_nz__4 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module lead_nz__5 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module lead_nz__6 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module lead_nz__7 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module lead_nz__8 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module lead_nz__9 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module level_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
Module lead_nz__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module int8_to_float__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module shift_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 26    
Module shift_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 26    
Module fixed_div_nb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 25    
+---Registers : 
	               25 Bit    Registers := 74    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 24    
Module float_div_nb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module float_to_int8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module qnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module fdct 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ram_8bx64__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ram_8bx64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module zigzag 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module rle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module lead_nz 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module en_magn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ac_lut 
Detailed RTL Component Info : 
+---Muxes : 
	 163 Input      5 Bit        Muxes := 1     
Module conc_bytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul/dout_reg' and it is trimmed from '52' to '48' bits. [F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/src/fixed_mul_nb.sv:132]
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[0].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[0].bm/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[0].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[0].bm/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[0].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[0].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[0].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[0].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[1].bm/dout_augend_reg[25]' (FD) to 'float_mul_nb:/mul/genblk1[1].bm/dout_augend_reg[26]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[1].bm/dout_augend_reg[26]' (FD) to 'float_mul_nb:/mul/genblk1[1].bm/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[1].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[1].bm/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[1].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[1].bm/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[1].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[1].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[1].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[1].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[2].bm/dout_augend_reg[26]' (FD) to 'float_mul_nb:/mul/genblk1[2].bm/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[2].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[2].bm/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[2].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[2].bm/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[2].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[2].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[2].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[2].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[3].bm/dout_augend_reg[26]' (FD) to 'float_mul_nb:/mul/genblk1[3].bm/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[3].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[3].bm/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[3].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[3].bm/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[3].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[3].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[3].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[3].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[4].bm/dout_augend_reg[26]' (FD) to 'float_mul_nb:/mul/genblk1[4].bm/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[4].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[4].bm/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[4].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[4].bm/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[4].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[4].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[4].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[4].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[5].bm/dout_augend_reg[26]' (FD) to 'float_mul_nb:/mul/genblk1[5].bm/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[5].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[5].bm/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[5].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[5].bm/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[5].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[5].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[5].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[5].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[6].bm/dout_augend_reg[26]' (FD) to 'float_mul_nb:/mul/genblk1[6].bm/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[6].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[6].bm/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[6].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[6].bm/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[6].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[6].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[6].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[6].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[7].bm/dout_augend_reg[26]' (FD) to 'float_mul_nb:/mul/genblk1[7].bm/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[7].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[7].bm/dout_addend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[7].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[7].bm/dout_addend_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[7].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[7].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[7].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[7].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[8].bm/dout_addend_reg[27]' (FDR) to 'float_mul_nb:/mul/genblk1[8].bm/dout_addend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[8].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[8].bm/dout_augend_reg[26]' (FD) to 'float_mul_nb:/mul/genblk1[8].bm/dout_augend_reg[27]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[8].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[8].bm/dout_addend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[8].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[8].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[8].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[9].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[9].bm/dout_addend_reg[27]' (FDR) to 'float_mul_nb:/mul/genblk1[9].bm/dout_addend_reg[26]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[9].bm/dout_augend_reg[27]' (FD) to 'float_mul_nb:/mul/genblk1[9].bm/dout_augend_reg[26]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[9].bm/dout_addend_reg[25]' (FDR) to 'float_mul_nb:/mul/genblk1[9].bm/dout_addend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[9].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[9].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[9].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[10].bm/dout_multiplicand_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[10].bm/dout_addend_reg[27]' (FDR) to 'float_mul_nb:/mul/genblk1[10].bm/dout_addend_reg[26]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[10].bm/dout_addend_reg[26]' (FDR) to 'float_mul_nb:/mul/genblk1[10].bm/dout_addend_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[10].bm/dout_multiplicand_reg[24] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[10].bm/dout_augend_reg[27]' (FD) to 'float_mul_nb:/mul/genblk1[10].bm/dout_augend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[10].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[10].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'float_mul_nb:/mul/genblk1[11].bm/dout_augend_reg[27]' (FD) to 'float_mul_nb:/mul/genblk1[11].bm/dout_augend_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[11].bm/dout_multilplier_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (float_mul_nb:/\mul/genblk1[11].bm/dout_multilplier_reg[25] )
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[3].inst/pre_augend_reg[0]' (FDR) to 'dot_pro__GCM0:/genblk2[3].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[3].inst/pre_augend_reg[1]' (FDR) to 'dot_pro__GCM0:/genblk2[3].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[3].inst/pre_augend_reg[2]' (FDR) to 'dot_pro__GCM0:/genblk2[3].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[3].inst/pre_augend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk2[3].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[3].inst/pre_addend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk2[3].inst/pre_addend_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dot_pro__GCM0:/\genblk2[3].inst /\pre_augend_reg[28] )
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[2].inst/pre_augend_reg[0]' (FDR) to 'dot_pro__GCM0:/genblk2[2].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[2].inst/pre_augend_reg[1]' (FDR) to 'dot_pro__GCM0:/genblk2[2].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[2].inst/pre_augend_reg[2]' (FDR) to 'dot_pro__GCM0:/genblk2[2].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[2].inst/pre_augend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk2[2].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[2].inst/pre_addend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk2[2].inst/pre_addend_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dot_pro__GCM0:/\genblk2[2].inst /\pre_augend_reg[28] )
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[1].inst/pre_augend_reg[0]' (FDR) to 'dot_pro__GCM0:/genblk2[1].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[1].inst/pre_augend_reg[1]' (FDR) to 'dot_pro__GCM0:/genblk2[1].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[1].inst/pre_augend_reg[2]' (FDR) to 'dot_pro__GCM0:/genblk2[1].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[1].inst/pre_augend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk2[1].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[1].inst/pre_addend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk2[1].inst/pre_addend_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dot_pro__GCM0:/\genblk2[1].inst /\pre_augend_reg[28] )
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[0].inst/pre_augend_reg[0]' (FDR) to 'dot_pro__GCM0:/genblk2[0].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[0].inst/pre_augend_reg[1]' (FDR) to 'dot_pro__GCM0:/genblk2[0].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[0].inst/pre_augend_reg[2]' (FDR) to 'dot_pro__GCM0:/genblk2[0].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[0].inst/pre_augend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk2[0].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk2[0].inst/pre_addend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk2[0].inst/pre_addend_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dot_pro__GCM0:/\genblk2[0].inst /\pre_augend_reg[28] )
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[1].inst/pre_augend_reg[0]' (FDR) to 'dot_pro__GCM0:/genblk3[1].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[1].inst/pre_augend_reg[1]' (FDR) to 'dot_pro__GCM0:/genblk3[1].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[1].inst/pre_augend_reg[2]' (FDR) to 'dot_pro__GCM0:/genblk3[1].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[1].inst/pre_augend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk3[1].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[1].inst/pre_addend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk3[1].inst/pre_addend_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dot_pro__GCM0:/\genblk3[1].inst /\pre_augend_reg[28] )
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[0].inst/pre_augend_reg[0]' (FDR) to 'dot_pro__GCM0:/genblk3[0].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[0].inst/pre_augend_reg[1]' (FDR) to 'dot_pro__GCM0:/genblk3[0].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[0].inst/pre_augend_reg[2]' (FDR) to 'dot_pro__GCM0:/genblk3[0].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[0].inst/pre_augend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk3[0].inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/genblk3[0].inst/pre_addend_reg[27]' (FDR) to 'dot_pro__GCM0:/genblk3[0].inst/pre_addend_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dot_pro__GCM0:/\genblk3[0].inst /\pre_augend_reg[28] )
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/float_add_inst/pre_augend_reg[0]' (FDR) to 'dot_pro__GCM0:/float_add_inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/float_add_inst/pre_augend_reg[1]' (FDR) to 'dot_pro__GCM0:/float_add_inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/float_add_inst/pre_augend_reg[2]' (FDR) to 'dot_pro__GCM0:/float_add_inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/float_add_inst/pre_augend_reg[27]' (FDR) to 'dot_pro__GCM0:/float_add_inst/pre_augend_reg[28]'
INFO: [Synth 8-3886] merging instance 'dot_pro__GCM0:/float_add_inst/pre_addend_reg[27]' (FDR) to 'dot_pro__GCM0:/float_add_inst/pre_addend_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dot_pro__GCM0:/float_add_inst/\pre_augend_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/i2f_inst/dout_reg[14] )
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/qnt_inst/i2f_inst/dout_reg[29]' (FDR) to 'fdct_insti_3/qnt_inst/i2f_inst/dout_reg[27]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/qnt_inst/i2f_inst/dout_reg[27]' (FDR) to 'fdct_insti_3/qnt_inst/i2f_inst/dout_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[0].div_end_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[0].div_sor_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[1].div_end_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[2].div_end_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[3].div_end_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[4].div_end_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[5].div_end_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[6].div_end_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[7].div_end_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[8].div_end_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[9].div_end_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[10].div_end_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[11].div_end_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[12].div_end_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[13].div_end_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[14].div_end_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[15].div_end_reg[16][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[16].div_end_reg[17][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[17].div_end_reg[18][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[18].div_end_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[19].div_end_reg[20][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[20].div_end_reg[21][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[21].div_end_reg[22][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[23].div_end_reg[24][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\qnt_inst/div_inst/div/genblk1[22].div_end_reg[23][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_shift_inst/genblk1[0].inst/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_shift_inst/genblk1[0].inst/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_shift_inst/genblk1[0].inst/dout_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_shift_inst/genblk1[0].inst/dout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_shift_inst/genblk1[0].inst/dout_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\level_shift_inst/genblk1[0].inst/dout_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[0].inst/dout_reg[27]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[0].inst/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[0].inst/dout_reg[28]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[0].inst/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[1].inst/dout_reg[27]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[1].inst/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[1].inst/dout_reg[28]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[1].inst/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[2].inst/dout_reg[27]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[2].inst/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[2].inst/dout_reg[28]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[2].inst/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[3].inst/dout_reg[27]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[3].inst/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[3].inst/dout_reg[28]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[3].inst/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[4].inst/dout_reg[27]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[4].inst/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[4].inst/dout_reg[28]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[4].inst/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[5].inst/dout_reg[27]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[5].inst/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[5].inst/dout_reg[28]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[5].inst/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[6].inst/dout_reg[27]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[6].inst/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[6].inst/dout_reg[28]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[6].inst/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[7].inst/dout_reg[27]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[7].inst/dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'fdct_insti_3/level_shift_inst/genblk1[7].inst/dout_reg[28]' (FDR) to 'fdct_insti_3/level_shift_inst/genblk1[7].inst/dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/encoder_inst/size_bin_reg[14]' (FD) to 'i_0/encoder_inst/size_bin_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/encoder_inst/size_bin_reg[12]' (FD) to 'i_0/encoder_inst/size_bin_reg[13]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[0].bm/dout_multilplier_reg[16]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[0].bm/dout_multilplier_reg[10]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[0].bm/dout_multilplier_reg[5]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[0].bm/dout_multilplier_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[0].bm/dout_multilplier_reg[3]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[0].bm/dout_multilplier_reg[19]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[1].bm/dout_multilplier_reg[16]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[1].bm/dout_multilplier_reg[10]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[1].bm/dout_multilplier_reg[3]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[1].bm/dout_multilplier_reg[19]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[1].bm/dout_multilplier_reg[5]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[1].bm/dout_multilplier_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[2].bm/dout_multilplier_reg[16]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[2].bm/dout_multilplier_reg[10]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[2].bm/dout_multilplier_reg[5]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[2].bm/dout_multilplier_reg[20]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[3].bm/dout_multilplier_reg[16]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[3].bm/dout_multilplier_reg[10]'
INFO: [Synth 8-3886] merging instance 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[4].bm/dout_multilplier_reg[16]' (FD) to 'fdct_inst/dot_pro_afat/genblk1[0].inst/mul/genblk1[4].bm/dout_multilplier_reg[10]'
INFO: [Synth 8-3886] merging instance 'float_mul_nb__1:/mul/genblk1[0].bm/dout_multilplier_reg[16]' (FD) to 'float_mul_nb__1:/mul/genblk1[0].bm/dout_multilplier_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 866.168 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------------+---------------+----------------+
|Module Name | RTL Object                   | Depth x Width | Implemented As | 
+------------+------------------------------+---------------+----------------+
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|dct_lut     | rom_int                      | 64x25         | LUT            | 
|qnt         | Q50                          | 64x7          | LUT            | 
|ac_lut      | bin                          | 256x14        | LUT            | 
|jpeg        | qnt_inst/Q50                 | 64x7          | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | dct_lut_inst/rom_int         | 64x25         | LUT            | 
|jpeg        | encoder_inst/ac_lut_inst/bin | 256x14        | Block RAM      | 
+------------+------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                            | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------------+-----------+----------------------+----------------+
|jpeg        | mcu_inst/genblk1[0].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[0].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[1].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[1].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[2].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[2].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[3].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[3].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[4].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[4].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[5].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[5].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[6].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[6].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[7].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[7].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | zigzag_inst/ram_0/mem_int_reg         | Implied   | 64 x 8               | RAM64X1S x 8   | 
|jpeg        | zigzag_inst/ram_1/mem_int_reg         | Implied   | 64 x 8               | RAM64X1S x 8   | 
+------------+---------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_18/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |float_mul_nb    |           1|      3142|
|2     |dot_pro__GCM0   |           2|      9915|
|3     |fdct__GC0       |           1|      6829|
|4     |jpeg__GC0       |           1|      1849|
|5     |float_mul_nb__1 |           5|      3143|
|6     |float_mul_nb__2 |           1|      3160|
|7     |float_mul_nb__3 |           1|      3143|
|8     |float_mul_nb__4 |           1|      1578|
|9     |float_mul_nb__5 |           5|      1579|
|10    |float_mul_nb__6 |           1|      1596|
|11    |float_mul_nb__7 |           1|      1579|
+------+----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 866.168 ; gain = 545.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                            | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------------------------------+-----------+----------------------+----------------+
|jpeg        | mcu_inst/genblk1[0].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[0].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[1].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[1].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[2].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[2].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[3].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[3].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[4].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[4].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[5].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[5].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[6].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[6].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[7].ram_1/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | mcu_inst/genblk1[7].ram_0/ram_int_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
|jpeg        | zigzag_inst/ram_0/mem_int_reg         | Implied   | 64 x 8               | RAM64X1S x 8   | 
|jpeg        | zigzag_inst/ram_1/mem_int_reg         | Implied   | 64 x 8               | RAM64X1S x 8   | 
+------------+---------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |float_mul_nb    |           1|      3142|
|2     |dot_pro__GCM0   |           2|      9915|
|3     |fdct__GC0       |           1|      6719|
|4     |jpeg__GC0       |           1|      1849|
|5     |float_mul_nb__1 |           5|      3143|
|6     |float_mul_nb__2 |           1|      3160|
|7     |float_mul_nb__3 |           1|      3143|
|8     |float_mul_nb__4 |           1|      1387|
|9     |float_mul_nb__5 |           5|      1388|
|10    |float_mul_nb__6 |           1|      1405|
|11    |float_mul_nb__7 |           1|      1388|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_20293 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 879.016 ; gain = 558.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[0].div_end_reg[1][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[0].div_end_reg[1][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[1].div_end_reg[2][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[1].div_end_reg[2][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[2].div_end_reg[3][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[2].div_end_reg[3][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[3].div_end_reg[4][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[3].div_end_reg[4][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[4].div_end_reg[5][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[4].div_end_reg[5][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[5].div_end_reg[6][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[5].div_end_reg[6][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[6].div_end_reg[7][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[6].div_end_reg[7][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[7].div_end_reg[8][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[7].div_end_reg[8][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[8].div_end_reg[9][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[8].div_end_reg[9][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[9].div_end_reg[10][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[9].div_end_reg[10][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[10].div_end_reg[11][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[10].div_end_reg[11][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[11].div_end_reg[12][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[11].div_end_reg[12][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[12].div_end_reg[13][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[12].div_end_reg[13][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[13].div_end_reg[14][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[13].div_end_reg[14][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[14].div_end_reg[15][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[14].div_end_reg[15][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[15].div_end_reg[16][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[15].div_end_reg[16][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[16].div_end_reg[17][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[16].div_end_reg[17][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[17].div_end_reg[18][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[17].div_end_reg[18][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[18].div_end_reg[19][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[18].div_end_reg[19][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[19].div_end_reg[20][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[19].div_end_reg[20][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[20].div_end_reg[21][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[20].div_end_reg[21][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[21].div_end_reg[22][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[21].div_end_reg[22][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[22].div_end_reg[23][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[22].div_end_reg[23][24]_inv.
INFO: [Synth 8-5365] Flop fdct_inst/qnt_inst/div_inst/div/genblk1[23].div_end_reg[24][24] is being inverted and renamed to fdct_inst/qnt_inst/div_inst/div/genblk1[23].div_end_reg[24][24]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 879.016 ; gain = 558.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 879.016 ; gain = 558.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 879.016 ; gain = 558.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 879.016 ; gain = 558.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 879.016 ; gain = 558.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 879.016 ; gain = 558.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|jpeg        | fdct_inst/dot_pro_af/genblk1[0].inst/mul/genblk1[7].bm/dout_multilplier_reg[17]    | 8      | 72    | NO           | NO                 | YES               | 72     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk1[0].inst/mul/genblk1[8].bm/dout_multilplier_reg[19]    | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk1[0].inst/mul/genblk1[9].bm/dout_multilplier_reg[21]    | 10     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk1[0].inst/mul/genblk1[10].bm/dout_multilplier_reg[23]   | 11     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk1[0].inst/mul/dout_reg[19]                              | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk1[0].inst/mul/dout_reg[17]                              | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk1[0].inst/exp_sf/genblk1[14].shift_reg_int_reg[14][7]   | 14     | 64    | NO           | YES                | YES               | 64     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk1[0].inst/sig_sf/genblk1[15].shift_reg_int_reg[15][0]   | 15     | 8     | NO           | NO                 | NO                | 8      | 0       | 
|jpeg        | fdct_inst/dot_pro_af/float_add_inst/pre_augend_reg[26]                             | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/float_add_inst/post_exp_reg[7]                                | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|jpeg        | fdct_inst/dot_pro_af/float_add_inst/add_sig_reg                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk2[0].inst/pre_augend_reg[26]                            | 3      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk2[0].inst/post_exp_reg[7]                               | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk2[0].inst/add_sig_reg                                   | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk3[0].inst/pre_augend_reg[26]                            | 3      | 48    | NO           | NO                 | YES               | 48     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk3[0].inst/post_exp_reg[7]                               | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_af/genblk3[0].inst/add_sig_reg                                   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[19]                            | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[17]                            | 5      | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[15]                            | 6      | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[13]                            | 7      | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[11]                            | 8      | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[9]                             | 9      | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[7]                             | 10     | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[5]                             | 11     | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[3]                             | 12     | 16    | NO           | YES                | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/mul/dout_reg[1]                             | 13     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/exp_sf/genblk1[14].shift_reg_int_reg[14][7] | 14     | 64    | NO           | YES                | YES               | 64     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[0].inst/sig_sf/genblk1[15].shift_reg_int_reg[15][0] | 15     | 8     | NO           | NO                 | NO                | 8      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/float_add_inst/pre_augend_reg[26]                           | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/float_add_inst/post_exp_reg[7]                              | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/float_add_inst/add_sig_reg                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk2[0].inst/pre_augend_reg[26]                          | 3      | 96    | NO           | NO                 | YES               | 96     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk2[0].inst/post_exp_reg[7]                             | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk2[0].inst/add_sig_reg                                 | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk3[0].inst/pre_augend_reg[26]                          | 3      | 48    | NO           | NO                 | YES               | 48     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk3[0].inst/post_exp_reg[7]                             | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk3[0].inst/add_sig_reg                                 | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[7].inst/mul/genblk1[2].bm/dout_multilplier_reg[6]   | 3      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[7].inst/mul/genblk1[3].bm/dout_multilplier_reg[22]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[7].inst/mul/genblk1[4].bm/dout_multilplier_reg[10]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[7].inst/mul/genblk1[5].bm/dout_multilplier_reg[12]  | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[7].inst/mul/genblk1[6].bm/dout_multilplier_reg[14]  | 7      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[7].inst/mul/genblk1[7].bm/dout_multilplier_reg[17]  | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[7].inst/mul/genblk1[8].bm/dout_multilplier_reg[18]  | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|jpeg        | fdct_inst/dot_pro_afat/genblk1[7].inst/mul/genblk1[9].bm/dout_multilplier_reg[21]  | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][24]                    | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][23]                    | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][22]                    | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][21]                    | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][20]                    | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][19]                    | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][18]                    | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][17]                    | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][16]                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][15]                    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][14]                    | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][13]                    | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][12]                    | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][11]                    | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][10]                    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][9]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][8]                     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][7]                     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][6]                     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][5]                     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][4]                     | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][3]                     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/div/genblk1[24].div_quo_reg[24][2]                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/exp_sf/genblk1[26].shift_reg_int_reg[26][7]            | 26     | 8     | NO           | YES                | YES               | 0      | 8       | 
|jpeg        | fdct_inst/qnt_inst/div_inst/sig_sf/genblk1[26].shift_reg_int_reg[26][0]            | 26     | 1     | NO           | NO                 | NO                | 0      | 1       | 
|jpeg        | encoder_inst/conc_eoi_reg                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|jpeg        | fdct_inst/dot_pro_af/float_add_inst/dout_valid_reg                                 | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|jpeg        | fdct_inst/dot_pro_afat/float_add_inst/dout_valid_reg                               | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|jpeg        | fdct_inst/qnt_inst/f2i_inst/dout_valid_reg                                         | 29     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|jpeg        | encoder_inst/rle_inst/ram[3].rrmg_ram_reg[3][13]                                   | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  2480|
|3     |LUT1     |  4020|
|4     |LUT2     |  4967|
|5     |LUT3     |  3147|
|6     |LUT4     |  1150|
|7     |LUT5     |  1265|
|8     |LUT6     |  4927|
|9     |MUXF7    |    99|
|10    |MUXF8    |     8|
|11    |RAM16X1S |   128|
|12    |RAM64X1S |    16|
|13    |RAMB18E1 |     1|
|14    |SRL16E   |   998|
|15    |SRLC32E  |    22|
|16    |FDCE     |   245|
|17    |FDRE     | 17051|
|18    |IBUF     |    11|
|19    |OBUF     |    33|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------------+------+
|      |Instance                   |Module                          |Cells |
+------+---------------------------+--------------------------------+------+
|1     |top                        |                                | 40569|
|2     |  encoder_inst             |encoder                         |   793|
|3     |    conc_inst              |conc_bytes                      |   415|
|4     |    rle_inst               |rle                             |   149|
|5     |  fdct_inst                |fdct                            | 39627|
|6     |    dot_pro_af             |dot_pro                         | 11977|
|7     |      float_add_inst       |float_add_nb_150                |   683|
|8     |      \genblk1[0].inst     |float_mul_nb_151                |   708|
|9     |        exp_sf             |shift_reg_235                   |    24|
|10    |        mul                |fixed_mul_nb_236                |   432|
|11    |          \genblk1[10].bm  |booth_algo__parameterized9_238  |    92|
|12    |          \genblk1[11].bm  |booth_algo__parameterized10_239 |    87|
|13    |          \genblk1[12].bm  |booth_algo__parameterized11_240 |    79|
|14    |          \genblk1[6].bm   |booth_algo__parameterized5_241  |     1|
|15    |          \genblk1[7].bm   |booth_algo__parameterized6_242  |     3|
|16    |          \genblk1[8].bm   |booth_algo__parameterized7_243  |    33|
|17    |          \genblk1[9].bm   |booth_algo__parameterized8_244  |    69|
|18    |        sig_sf             |shift_reg__parameterized0_237   |     1|
|19    |      \genblk1[1].inst     |float_mul_nb_152                |   628|
|20    |        exp_sf             |shift_reg_225                   |    24|
|21    |        mul                |fixed_mul_nb_226                |   435|
|22    |          \genblk1[10].bm  |booth_algo__parameterized9_228  |    93|
|23    |          \genblk1[11].bm  |booth_algo__parameterized10_229 |    87|
|24    |          \genblk1[12].bm  |booth_algo__parameterized11_230 |    79|
|25    |          \genblk1[6].bm   |booth_algo__parameterized5_231  |     1|
|26    |          \genblk1[7].bm   |booth_algo__parameterized6_232  |     3|
|27    |          \genblk1[8].bm   |booth_algo__parameterized7_233  |    34|
|28    |          \genblk1[9].bm   |booth_algo__parameterized8_234  |    70|
|29    |        sig_sf             |shift_reg__parameterized0_227   |     1|
|30    |      \genblk1[2].inst     |float_mul_nb_153                |   710|
|31    |        exp_sf             |shift_reg_215                   |    24|
|32    |        mul                |fixed_mul_nb_216                |   432|
|33    |          \genblk1[10].bm  |booth_algo__parameterized9_218  |    92|
|34    |          \genblk1[11].bm  |booth_algo__parameterized10_219 |    87|
|35    |          \genblk1[12].bm  |booth_algo__parameterized11_220 |    79|
|36    |          \genblk1[6].bm   |booth_algo__parameterized5_221  |     1|
|37    |          \genblk1[7].bm   |booth_algo__parameterized6_222  |     3|
|38    |          \genblk1[8].bm   |booth_algo__parameterized7_223  |    33|
|39    |          \genblk1[9].bm   |booth_algo__parameterized8_224  |    69|
|40    |        sig_sf             |shift_reg__parameterized0_217   |     1|
|41    |      \genblk1[3].inst     |float_mul_nb_154                |   628|
|42    |        exp_sf             |shift_reg_205                   |    24|
|43    |        mul                |fixed_mul_nb_206                |   435|
|44    |          \genblk1[10].bm  |booth_algo__parameterized9_208  |    93|
|45    |          \genblk1[11].bm  |booth_algo__parameterized10_209 |    87|
|46    |          \genblk1[12].bm  |booth_algo__parameterized11_210 |    79|
|47    |          \genblk1[6].bm   |booth_algo__parameterized5_211  |     1|
|48    |          \genblk1[7].bm   |booth_algo__parameterized6_212  |     3|
|49    |          \genblk1[8].bm   |booth_algo__parameterized7_213  |    34|
|50    |          \genblk1[9].bm   |booth_algo__parameterized8_214  |    70|
|51    |        sig_sf             |shift_reg__parameterized0_207   |     1|
|52    |      \genblk1[4].inst     |float_mul_nb_155                |  1021|
|53    |        exp_sf             |shift_reg_195                   |    24|
|54    |        mul                |fixed_mul_nb_196                |   744|
|55    |          \genblk1[10].bm  |booth_algo__parameterized9_198  |   173|
|56    |          \genblk1[11].bm  |booth_algo__parameterized10_199 |    99|
|57    |          \genblk1[12].bm  |booth_algo__parameterized11_200 |    79|
|58    |          \genblk1[6].bm   |booth_algo__parameterized5_201  |    14|
|59    |          \genblk1[7].bm   |booth_algo__parameterized6_202  |    47|
|60    |          \genblk1[8].bm   |booth_algo__parameterized7_203  |   114|
|61    |          \genblk1[9].bm   |booth_algo__parameterized8_204  |   150|
|62    |        sig_sf             |shift_reg__parameterized0_197   |     1|
|63    |      \genblk1[5].inst     |float_mul_nb_156                |  1009|
|64    |        exp_sf             |shift_reg_185                   |    24|
|65    |        mul                |fixed_mul_nb_186                |   816|
|66    |          \genblk1[10].bm  |booth_algo__parameterized9_188  |   192|
|67    |          \genblk1[11].bm  |booth_algo__parameterized10_189 |   102|
|68    |          \genblk1[12].bm  |booth_algo__parameterized11_190 |    79|
|69    |          \genblk1[6].bm   |booth_algo__parameterized5_191  |    16|
|70    |          \genblk1[7].bm   |booth_algo__parameterized6_192  |    57|
|71    |          \genblk1[8].bm   |booth_algo__parameterized7_193  |   133|
|72    |          \genblk1[9].bm   |booth_algo__parameterized8_194  |   169|
|73    |        sig_sf             |shift_reg__parameterized0_187   |     1|
|74    |      \genblk1[6].inst     |float_mul_nb_157                |  1150|
|75    |        exp_sf             |shift_reg_175                   |    24|
|76    |        mul                |fixed_mul_nb_176                |   873|
|77    |          \genblk1[10].bm  |booth_algo__parameterized9_178  |   205|
|78    |          \genblk1[11].bm  |booth_algo__parameterized10_179 |   104|
|79    |          \genblk1[12].bm  |booth_algo__parameterized11_180 |    79|
|80    |          \genblk1[6].bm   |booth_algo__parameterized5_181  |    18|
|81    |          \genblk1[7].bm   |booth_algo__parameterized6_182  |    71|
|82    |          \genblk1[8].bm   |booth_algo__parameterized7_183  |   146|
|83    |          \genblk1[9].bm   |booth_algo__parameterized8_184  |   182|
|84    |        sig_sf             |shift_reg__parameterized0_177   |     1|
|85    |      \genblk1[7].inst     |float_mul_nb_158                |  1138|
|86    |        exp_sf             |shift_reg_165                   |    24|
|87    |        mul                |fixed_mul_nb_166                |   945|
|88    |          \genblk1[10].bm  |booth_algo__parameterized9_168  |   224|
|89    |          \genblk1[11].bm  |booth_algo__parameterized10_169 |   107|
|90    |          \genblk1[12].bm  |booth_algo__parameterized11_170 |    79|
|91    |          \genblk1[6].bm   |booth_algo__parameterized5_171  |    20|
|92    |          \genblk1[7].bm   |booth_algo__parameterized6_172  |    81|
|93    |          \genblk1[8].bm   |booth_algo__parameterized7_173  |   165|
|94    |          \genblk1[9].bm   |booth_algo__parameterized8_174  |   201|
|95    |        sig_sf             |shift_reg__parameterized0_167   |     1|
|96    |      \genblk2[0].inst     |float_add_nb_159                |   754|
|97    |      \genblk2[1].inst     |float_add_nb_160                |   670|
|98    |      \genblk2[2].inst     |float_add_nb_161                |   754|
|99    |      \genblk2[3].inst     |float_add_nb_162                |   670|
|100   |      \genblk3[0].inst     |float_add_nb_163                |   754|
|101   |      \genblk3[1].inst     |float_add_nb_164                |   670|
|102   |    dot_pro_afat           |dot_pro_1                       | 23624|
|103   |      float_add_inst       |float_add_nb                    |   682|
|104   |      \genblk1[0].inst     |float_mul_nb                    |  2336|
|105   |        exp_sf             |shift_reg_134                   |    29|
|106   |        mul                |fixed_mul_nb_135                |  2059|
|107   |          \genblk1[0].bm   |booth_algo_137                  |   135|
|108   |          \genblk1[10].bm  |booth_algo__parameterized9_138  |   138|
|109   |          \genblk1[11].bm  |booth_algo__parameterized10_139 |   164|
|110   |          \genblk1[12].bm  |booth_algo__parameterized11_140 |    82|
|111   |          \genblk1[1].bm   |booth_algo__parameterized0_141  |   128|
|112   |          \genblk1[2].bm   |booth_algo__parameterized1_142  |   164|
|113   |          \genblk1[3].bm   |booth_algo__parameterized2_143  |   164|
|114   |          \genblk1[4].bm   |booth_algo__parameterized3_144  |   164|
|115   |          \genblk1[5].bm   |booth_algo__parameterized4_145  |   164|
|116   |          \genblk1[6].bm   |booth_algo__parameterized5_146  |   164|
|117   |          \genblk1[7].bm   |booth_algo__parameterized6_147  |   164|
|118   |          \genblk1[8].bm   |booth_algo__parameterized7_148  |   164|
|119   |          \genblk1[9].bm   |booth_algo__parameterized8_149  |   164|
|120   |        sig_sf             |shift_reg__parameterized0_136   |     1|
|121   |      \genblk1[1].inst     |float_mul_nb_25                 |  2253|
|122   |        exp_sf             |shift_reg_118                   |    29|
|123   |        mul                |fixed_mul_nb_119                |  2059|
|124   |          \genblk1[0].bm   |booth_algo_121                  |   135|
|125   |          \genblk1[10].bm  |booth_algo__parameterized9_122  |   138|
|126   |          \genblk1[11].bm  |booth_algo__parameterized10_123 |   164|
|127   |          \genblk1[12].bm  |booth_algo__parameterized11_124 |    82|
|128   |          \genblk1[1].bm   |booth_algo__parameterized0_125  |   128|
|129   |          \genblk1[2].bm   |booth_algo__parameterized1_126  |   164|
|130   |          \genblk1[3].bm   |booth_algo__parameterized2_127  |   164|
|131   |          \genblk1[4].bm   |booth_algo__parameterized3_128  |   164|
|132   |          \genblk1[5].bm   |booth_algo__parameterized4_129  |   164|
|133   |          \genblk1[6].bm   |booth_algo__parameterized5_130  |   164|
|134   |          \genblk1[7].bm   |booth_algo__parameterized6_131  |   164|
|135   |          \genblk1[8].bm   |booth_algo__parameterized7_132  |   164|
|136   |          \genblk1[9].bm   |booth_algo__parameterized8_133  |   164|
|137   |        sig_sf             |shift_reg__parameterized0_120   |     1|
|138   |      \genblk1[2].inst     |float_mul_nb_26                 |  2337|
|139   |        exp_sf             |shift_reg_102                   |    29|
|140   |        mul                |fixed_mul_nb_103                |  2059|
|141   |          \genblk1[0].bm   |booth_algo_105                  |   135|
|142   |          \genblk1[10].bm  |booth_algo__parameterized9_106  |   138|
|143   |          \genblk1[11].bm  |booth_algo__parameterized10_107 |   164|
|144   |          \genblk1[12].bm  |booth_algo__parameterized11_108 |    82|
|145   |          \genblk1[1].bm   |booth_algo__parameterized0_109  |   128|
|146   |          \genblk1[2].bm   |booth_algo__parameterized1_110  |   164|
|147   |          \genblk1[3].bm   |booth_algo__parameterized2_111  |   164|
|148   |          \genblk1[4].bm   |booth_algo__parameterized3_112  |   164|
|149   |          \genblk1[5].bm   |booth_algo__parameterized4_113  |   164|
|150   |          \genblk1[6].bm   |booth_algo__parameterized5_114  |   164|
|151   |          \genblk1[7].bm   |booth_algo__parameterized6_115  |   164|
|152   |          \genblk1[8].bm   |booth_algo__parameterized7_116  |   164|
|153   |          \genblk1[9].bm   |booth_algo__parameterized8_117  |   164|
|154   |        sig_sf             |shift_reg__parameterized0_104   |     1|
|155   |      \genblk1[3].inst     |float_mul_nb_27                 |  2253|
|156   |        exp_sf             |shift_reg_86                    |    29|
|157   |        mul                |fixed_mul_nb_87                 |  2059|
|158   |          \genblk1[0].bm   |booth_algo_89                   |   135|
|159   |          \genblk1[10].bm  |booth_algo__parameterized9_90   |   138|
|160   |          \genblk1[11].bm  |booth_algo__parameterized10_91  |   164|
|161   |          \genblk1[12].bm  |booth_algo__parameterized11_92  |    82|
|162   |          \genblk1[1].bm   |booth_algo__parameterized0_93   |   128|
|163   |          \genblk1[2].bm   |booth_algo__parameterized1_94   |   164|
|164   |          \genblk1[3].bm   |booth_algo__parameterized2_95   |   164|
|165   |          \genblk1[4].bm   |booth_algo__parameterized3_96   |   164|
|166   |          \genblk1[5].bm   |booth_algo__parameterized4_97   |   164|
|167   |          \genblk1[6].bm   |booth_algo__parameterized5_98   |   164|
|168   |          \genblk1[7].bm   |booth_algo__parameterized6_99   |   164|
|169   |          \genblk1[8].bm   |booth_algo__parameterized7_100  |   164|
|170   |          \genblk1[9].bm   |booth_algo__parameterized8_101  |   164|
|171   |        sig_sf             |shift_reg__parameterized0_88    |     1|
|172   |      \genblk1[4].inst     |float_mul_nb_28                 |  2410|
|173   |        exp_sf             |shift_reg_70                    |    29|
|174   |        mul                |fixed_mul_nb_71                 |  2121|
|175   |          \genblk1[0].bm   |booth_algo_73                   |   163|
|176   |          \genblk1[10].bm  |booth_algo__parameterized9_74   |   118|
|177   |          \genblk1[11].bm  |booth_algo__parameterized10_75  |   164|
|178   |          \genblk1[12].bm  |booth_algo__parameterized11_76  |    82|
|179   |          \genblk1[1].bm   |booth_algo__parameterized0_77   |   135|
|180   |          \genblk1[2].bm   |booth_algo__parameterized1_78   |   171|
|181   |          \genblk1[3].bm   |booth_algo__parameterized2_79   |   169|
|182   |          \genblk1[4].bm   |booth_algo__parameterized3_80   |   145|
|183   |          \genblk1[5].bm   |booth_algo__parameterized4_81   |   193|
|184   |          \genblk1[6].bm   |booth_algo__parameterized5_82   |   170|
|185   |          \genblk1[7].bm   |booth_algo__parameterized6_83   |   170|
|186   |          \genblk1[8].bm   |booth_algo__parameterized7_84   |   171|
|187   |          \genblk1[9].bm   |booth_algo__parameterized8_85   |   170|
|188   |        sig_sf             |shift_reg__parameterized0_72    |     1|
|189   |      \genblk1[5].inst     |float_mul_nb_29                 |  2325|
|190   |        exp_sf             |shift_reg_54                    |    29|
|191   |        mul                |fixed_mul_nb_55                 |  2120|
|192   |          \genblk1[0].bm   |booth_algo_57                   |   163|
|193   |          \genblk1[10].bm  |booth_algo__parameterized9_58   |   118|
|194   |          \genblk1[11].bm  |booth_algo__parameterized10_59  |   164|
|195   |          \genblk1[12].bm  |booth_algo__parameterized11_60  |    82|
|196   |          \genblk1[1].bm   |booth_algo__parameterized0_61   |   135|
|197   |          \genblk1[2].bm   |booth_algo__parameterized1_62   |   171|
|198   |          \genblk1[3].bm   |booth_algo__parameterized2_63   |   169|
|199   |          \genblk1[4].bm   |booth_algo__parameterized3_64   |   145|
|200   |          \genblk1[5].bm   |booth_algo__parameterized4_65   |   192|
|201   |          \genblk1[6].bm   |booth_algo__parameterized5_66   |   170|
|202   |          \genblk1[7].bm   |booth_algo__parameterized6_67   |   170|
|203   |          \genblk1[8].bm   |booth_algo__parameterized7_68   |   171|
|204   |          \genblk1[9].bm   |booth_algo__parameterized8_69   |   170|
|205   |        sig_sf             |shift_reg__parameterized0_56    |     1|
|206   |      \genblk1[6].inst     |float_mul_nb_30                 |  2420|
|207   |        exp_sf             |shift_reg_38                    |    29|
|208   |        mul                |fixed_mul_nb_39                 |  2131|
|209   |          \genblk1[0].bm   |booth_algo_41                   |   163|
|210   |          \genblk1[10].bm  |booth_algo__parameterized9_42   |   118|
|211   |          \genblk1[11].bm  |booth_algo__parameterized10_43  |   164|
|212   |          \genblk1[12].bm  |booth_algo__parameterized11_44  |    82|
|213   |          \genblk1[1].bm   |booth_algo__parameterized0_45   |   135|
|214   |          \genblk1[2].bm   |booth_algo__parameterized1_46   |   171|
|215   |          \genblk1[3].bm   |booth_algo__parameterized2_47   |   171|
|216   |          \genblk1[4].bm   |booth_algo__parameterized3_48   |   173|
|217   |          \genblk1[5].bm   |booth_algo__parameterized4_49   |   171|
|218   |          \genblk1[6].bm   |booth_algo__parameterized5_50   |   171|
|219   |          \genblk1[7].bm   |booth_algo__parameterized6_51   |   171|
|220   |          \genblk1[8].bm   |booth_algo__parameterized7_52   |   171|
|221   |          \genblk1[9].bm   |booth_algo__parameterized8_53   |   170|
|222   |        sig_sf             |shift_reg__parameterized0_40    |     1|
|223   |      \genblk1[7].inst     |float_mul_nb_31                 |  2336|
|224   |        exp_sf             |shift_reg                       |    29|
|225   |        mul                |fixed_mul_nb                    |  2131|
|226   |          \genblk1[0].bm   |booth_algo                      |   163|
|227   |          \genblk1[10].bm  |booth_algo__parameterized9      |   118|
|228   |          \genblk1[11].bm  |booth_algo__parameterized10     |   164|
|229   |          \genblk1[12].bm  |booth_algo__parameterized11     |    82|
|230   |          \genblk1[1].bm   |booth_algo__parameterized0      |   135|
|231   |          \genblk1[2].bm   |booth_algo__parameterized1      |   171|
|232   |          \genblk1[3].bm   |booth_algo__parameterized2      |   171|
|233   |          \genblk1[4].bm   |booth_algo__parameterized3      |   173|
|234   |          \genblk1[5].bm   |booth_algo__parameterized4      |   171|
|235   |          \genblk1[6].bm   |booth_algo__parameterized5      |   171|
|236   |          \genblk1[7].bm   |booth_algo__parameterized6      |   171|
|237   |          \genblk1[8].bm   |booth_algo__parameterized7      |   171|
|238   |          \genblk1[9].bm   |booth_algo__parameterized8      |   170|
|239   |        sig_sf             |shift_reg__parameterized0       |     1|
|240   |      \genblk2[0].inst     |float_add_nb_32                 |   754|
|241   |      \genblk2[1].inst     |float_add_nb_33                 |   670|
|242   |      \genblk2[2].inst     |float_add_nb_34                 |   754|
|243   |      \genblk2[3].inst     |float_add_nb_35                 |   670|
|244   |      \genblk3[0].inst     |float_add_nb_36                 |   754|
|245   |      \genblk3[1].inst     |float_add_nb_37                 |   670|
|246   |    level_shift_inst       |level_shift                     |   104|
|247   |      \genblk1[0].inst     |int8_to_float_17                |    20|
|248   |      \genblk1[1].inst     |int8_to_float_18                |    12|
|249   |      \genblk1[2].inst     |int8_to_float_19                |    12|
|250   |      \genblk1[3].inst     |int8_to_float_20                |    12|
|251   |      \genblk1[4].inst     |int8_to_float_21                |    12|
|252   |      \genblk1[5].inst     |int8_to_float_22                |    12|
|253   |      \genblk1[6].inst     |int8_to_float_23                |    12|
|254   |      \genblk1[7].inst     |int8_to_float_24                |    12|
|255   |    mcu_inst               |mcu_8x8                         |   918|
|256   |      \genblk1[0].ram_0    |ram_8bx8                        |    52|
|257   |      \genblk1[0].ram_1    |ram_8bx8_2                      |    60|
|258   |      \genblk1[1].ram_0    |ram_8bx8_3                      |    52|
|259   |      \genblk1[1].ram_1    |ram_8bx8_4                      |    60|
|260   |      \genblk1[2].ram_0    |ram_8bx8_5                      |    52|
|261   |      \genblk1[2].ram_1    |ram_8bx8_6                      |    60|
|262   |      \genblk1[3].ram_0    |ram_8bx8_7                      |    52|
|263   |      \genblk1[3].ram_1    |ram_8bx8_8                      |    60|
|264   |      \genblk1[4].ram_0    |ram_8bx8_9                      |    52|
|265   |      \genblk1[4].ram_1    |ram_8bx8_10                     |    60|
|266   |      \genblk1[5].ram_0    |ram_8bx8_11                     |    52|
|267   |      \genblk1[5].ram_1    |ram_8bx8_12                     |    60|
|268   |      \genblk1[6].ram_0    |ram_8bx8_13                     |    52|
|269   |      \genblk1[6].ram_1    |ram_8bx8_14                     |    60|
|270   |      \genblk1[7].ram_0    |ram_8bx8_15                     |    52|
|271   |      \genblk1[7].ram_1    |ram_8bx8_16                     |    60|
|272   |    qnt_inst               |qnt                             |  2271|
|273   |      div_inst             |float_div_nb                    |  2217|
|274   |        div                |fixed_div_nb                    |  2016|
|275   |        exp_sf             |shift_reg__parameterized1       |    32|
|276   |        sig_sf             |shift_reg__parameterized2       |     1|
|277   |      f2i_inst             |float_to_int8                   |    12|
|278   |      i2f_inst             |int8_to_float                   |    30|
|279   |  zigzag_inst              |zigzag                          |   103|
|280   |    ram_0                  |ram_8bx64                       |    34|
|281   |    ram_1                  |ram_8bx64_0                     |    32|
+------+---------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 879.016 ; gain = 558.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 879.016 ; gain = 558.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:55 . Memory (MB): peak = 879.016 ; gain = 558.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2732 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 991.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
339 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 991.336 ; gain = 690.738
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 991.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/jpeg_encoder/asic/jpeg_z7_asic_8x8/jpeg_z7_asic_8x8.runs/synth_1/jpeg.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 991.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file jpeg_utilization_synth.rpt -pb jpeg_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 22 20:23:13 2020...
