// Seed: 3606765389
module module_0 #(
    parameter id_6 = 32'd60,
    parameter id_7 = 32'd4
) ();
  always
  fork
    $display(1);
    #1;
  join
  logic [7:0] id_1;
  supply1 id_2;
  wand id_3;
  assign id_1 = id_1;
  assign id_2 = id_2;
  supply1 id_4;
  tri id_5;
  defparam id_6.id_7 = id_1[1'b0];
  integer id_8;
  uwire id_9;
  id_10(
      .id_0(id_4), .id_1((1))
  );
  wire id_11;
  id_12 :
  assert property (@(id_5) 1 && 1)
  else begin
    if (1'b0 != id_4 | 1'b0) begin
      $display(id_3, 1, 1);
    end
  end
  assign id_3 = 1 || 1;
  wire id_13;
  assign id_2 = id_3;
  always_comb @(posedge id_7) begin
    id_9 = 1;
  end
  timeprecision 1ps;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1,
    output wand id_2
);
  supply0 id_4;
  assign id_2 = id_4;
  wire id_5, id_6;
  module_0();
endmodule
