---
layout: post
title: SKIVA, Flexible and Modular Side-channel and Fault Countermeasures
date: "2020-07-13 00:00:00"
description: 
lang: en
locale: en_US
author: Darius Mercadier
excerpt: 
comments: false
hidden: true
---

<!-- TODO: reformulate!! -->
Fault attacks [1,2,3,4] consist in tampering with a device in order to
alter its computations. Such tampering include under-powering [14] or
over-powering [5,11] devices, using optical devices (_eg._ lasers)
to alter transistors states [8,9,12], cooling down devices [7],
inducing clock glitching [6,10], or using electromagnetic (EM)
impulsions [12,13].


 - algorithm modification: skipping or replacing instructions
 
 - differential fault analysis (DFA)
 
 - Safe Error Attack (SEA) 
 
 - statistical fault analysis (SFA)




---
## References

[1] D. Boneh _et al._, [On the Importance of Checking Cryptographic Protocols for Faults](https://link.springer.com/content/pdf/10.1007/3-540-69053-0_4.pdf), EUROCRYPT, 1997.

[2] H. Bar-El _et al._, [The sorcerer's apprentice guide to fault attacks](https://www.hbarel.com/media/blogs/hagai-on-security/Sorcerers_Apprentice_Guide.pdf), 2004.

[3] Dusko Karaklajic _et al._, [Hardware designer's guide to fault attacks](https://lirias.kuleuven.be/retrieve/334153), 2013.

[4] A. Barenghi _et al._, [Fault Injection Attacks on Cryptographic Devices: Theory, Practice and Countermeasures](https://core.ac.uk/reader/207745588), 2012.

[5] C. Aumüller _et al._, [Fault Attacks on RSA with CRT: Concrete Results and Practical Countermeasures](https://link.springer.com/content/pdf/10.1007/3-540-36400-5_20.pdf), CHES, 2002.

[6] R. Anderson, M. Kuhn, [Low Cost Attacks on Tamper Resistant Devices](https://www.cl.cam.ac.uk/~rja14/Papers/tamper2.pdf), Security Protocols Workshop, 1997.

[7] S. Skorobogatov, [Low Temperature Data Remanence in Static RAM](https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-536.pdf), 2002.

[8] S. P. Skorobogatov, R. J. Anderson, [Optical Fault Induction Attacks](https://link.springer.com/content/pdf/10.1007/3-540-36400-5_2.pdf), CHES, 2002.

[9] D. H. Habing, [The use of lasers to simulate radiation-induced transients in semiconductor devices and circuits](https://www.osti.gov/servlets/purl/4609524), 1965.

[10] J. Balasch _et al._, [An In-depth and Blackbox Characterization of the Effects of Clock Glitches on 8-bit MCUs](https://www.esat.kuleuven.be/cosic/publications/article-2059.pdf), FDTC, 2011.

[11] O. Kömmerling, M. G. Kuhn, [Design Principles for Tamper-Resistant Smartcard Processors](https://static.usenix.org/events/smartcard99/full_papers/kommerling/kommerling.pdf), Smartcard, 1999.

[12] J.-M. Schmidt, M. Hutter, [Optical and EM Fault-Attacks on CRT-based RSA: Concrete Results](http://mhutter.org/papers/Schmidt2007OpticalandEM.pdf), 2007.

[13] J.-J. Quisquater, D. Samyde, Eddy current for magnetic analysis with active sensor, Esmart, 2002.

[14] J. J. A. Fournier _et al._, [Security Evaluation of Asynchronous Circuits](https://link.springer.com/content/pdf/10.1007/978-3-540-45238-6_12.pdf), CHES, 2003.











[??] E. Biham, A. Shamir, [Differential Fault Analysis of Secret Key Cryptosystems](https://link.springer.com/content/pdf/10.1007/BFb0052259.pdf), CRYPTO, 1997.
