==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'nnet/solution1/nnet.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 361.438 ; gain = 13.375 ; free physical = 481 ; free virtual = 3082
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:19 ; elapsed = 00:01:07 . Memory (MB): peak = 361.438 ; gain = 13.375 ; free physical = 415 ; free virtual = 3087
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:39 ; elapsed = 00:01:27 . Memory (MB): peak = 825.438 ; gain = 477.375 ; free physical = 191 ; free virtual = 3183
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv_layer1' (nnet/solution1/nnet.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv_layer2' (nnet/solution1/nnet.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'fc_layer1' (nnet/solution1/nnet.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'fc_layer2' (nnet/solution1/nnet.cpp:132) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'fc_layer3' (nnet/solution1/nnet.cpp:146) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:40 ; elapsed = 00:01:28 . Memory (MB): peak = 827.043 ; gain = 478.980 ; free physical = 170 ; free virtual = 3173
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1.1.1.1.1' (nnet/solution1/nnet.cpp:31) in function 'conv_layer1' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1.1' (nnet/solution1/nnet.cpp:31) in function 'conv_layer1' completely.
INFO: [XFORM 203-102] Partitioning array 'image.V' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_layer1_weights.V' in dimension 3 automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv_layer1' (nnet/solution1/nnet.cpp:33) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'conv_layer2' (nnet/solution1/nnet.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'fc_layer1' (nnet/solution1/nnet.cpp:118) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'fc_layer2' (nnet/solution1/nnet.cpp:132) automatically.
INFO: [XFORM 203-602] Inlining function 'relu' into 'fc_layer3' (nnet/solution1/nnet.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer1' into 'nnet' (nnet/solution1/nnet.cpp:163) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer2' into 'nnet' (nnet/solution1/nnet.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fc_layer3' into 'nnet' (nnet/solution1/nnet.cpp:165) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:41 ; elapsed = 00:01:30 . Memory (MB): peak = 827.043 ; gain = 478.980 ; free physical = 151 ; free virtual = 3171
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i5.i1.i4' in function 'pool_layer2' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i4.i1.i3' in function 'pool_layer1' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:43 ; elapsed = 00:01:31 . Memory (MB): peak = 869.059 ; gain = 520.996 ; free physical = 154 ; free virtual = 3115
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nnet' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 91.57 seconds; current allocated memory: 331.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 331.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_layer1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 331.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 331.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 332.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 332.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_layer2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 333.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 333.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 333.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 333.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nnet'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 334.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 334.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer1_conv_layer1_bias_V' to 'conv_layer1_conv_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer1_image_V_0' to 'conv_layer1_imagecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer1_conv_layer1_weights_s' to 'conv_layer1_conv_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nnet_mul_mul_19s_20ns_39_1_1' to 'nnet_mul_mul_19s_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nnet_mul_mul_19s_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer1'.
INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 335.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_layer1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_layer1'.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 337.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_layer2_conv_layer2_bias_V' to 'conv_layer2_conv_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_layer2_conv_layer2_weights_s' to 'conv_layer2_conv_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nnet_mul_mul_24s_19s_42_1_1' to 'nnet_mul_mul_24s_hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nnet_mul_mul_24s_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer2'.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 339.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_layer2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_layer2'.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 341.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 342.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nnet'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/conv_layer1_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/conv_layer2_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/pool_layer1_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/pool_layer2_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/flatten_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/fc_layer1_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/fc_layer2_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet/fc_layer3_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'nnet' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'conv_layer1_bias_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'image_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'conv_layer1_weights_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'conv_layer2_bias_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'conv_layer2_weights_s' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'fc_layer1_weights_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'nnet_fc_layer1_weights_V' to 'nnet_fc_layer1_weibs' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_layer2_weights_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'nnet_fc_layer2_weights_V' to 'nnet_fc_layer2_wejbC' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'fc_layer3_weights_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'nnet_fc_layer3_weights_V' to 'nnet_fc_layer3_wekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'nnet_mul_mul_24s_18s_41_1_1' to 'nnet_mul_mul_24s_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'nnet_mul_mul_24s_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'nnet_mul_mul_24s_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nnet'.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 344.903 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_layer1_conv_bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer1_imagecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer1_conv_dEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer2_conv_fYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_layer2_conv_g8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nnet_fc_layer1_weibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nnet_fc_layer2_wejbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'nnet_fc_layer3_wekbM_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:43 ; elapsed = 00:02:32 . Memory (MB): peak = 869.059 ; gain = 520.996 ; free physical = 111 ; free virtual = 3110
INFO: [SYSC 207-301] Generating SystemC RTL for nnet.
INFO: [VHDL 208-304] Generating VHDL RTL for nnet.
INFO: [VLOG 209-307] Generating Verilog RTL for nnet.
INFO: [HLS 200-112] Total elapsed time: 152.2 seconds; peak allocated memory: 344.903 MB.
