INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/half_adder_bh/half_adder_bh.srcs/sources_1/new/HALF_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HALF_ADDER
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/half_adder_bh/half_adder_bh.srcs/sim_1/new/half_adder_gate_flow.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_adder_gate_flow
