// Seed: 711563364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wand id_2;
  input wire id_1;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1
);
  wire id_3;
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output logic id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output logic id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri0 id_9
    , id_12,
    output wire id_10
);
  localparam id_13 = 1 + 1;
  always
    case (id_12)
      1: ;
      {-1} : id_6 = -1;
      id_9: id_0 <= -1'b0;
    endcase
endmodule
module module_3 #(
    parameter id_14 = 32'd36,
    parameter id_16 = 32'd15,
    parameter id_45 = 32'd66
) (
    input supply0 id_0,
    input tri0 id_1[id_45  &  1 'd0 : -1],
    input tri id_2
    , id_54,
    input supply1 id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output supply0 id_7
    , id_55,
    input wand id_8,
    output wor id_9,
    input wire id_10,
    input supply0 id_11,
    output wand id_12,
    input uwire id_13
    , id_56,
    input wire _id_14,
    input supply1 id_15,
    output supply1 _id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19,
    output tri0 id_20,
    input uwire id_21,
    output wor id_22,
    input tri0 id_23,
    input wire id_24,
    input wire id_25,
    output supply0 id_26,
    output tri0 id_27,
    input wire id_28,
    output tri id_29,
    input wand id_30,
    input tri0 id_31,
    output tri id_32,
    output supply0 id_33,
    input wor id_34,
    input supply1 id_35,
    input uwire id_36,
    output tri id_37,
    input tri id_38,
    output tri0 id_39,
    input tri1 id_40,
    input tri id_41,
    input tri id_42,
    input tri id_43,
    output logic id_44,
    input uwire _id_45,
    output tri1 id_46,
    input supply0 id_47[1 : id_14  <  (  id_16  )],
    input supply1 id_48,
    output tri id_49,
    input tri id_50[1 : 1],
    output wor id_51,
    output wand id_52
);
  assign id_44 = -1'b0;
  always id_44 = id_4;
  assign id_56 = 1 == -1'b0;
  wire id_57;
  wire [-1 : -1] id_58;
  bit id_59;
  module_2 modCall_1 (
      id_44,
      id_23,
      id_8,
      id_0,
      id_1,
      id_11,
      id_44,
      id_3,
      id_5,
      id_38,
      id_26
  );
  assign modCall_1.id_5 = 0;
  initial id_59 <= id_57;
endmodule
