Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Apr 24 13:56:11 2018
| Host         : Archer-PC running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MainProcessor_timing_summary_routed.rpt -rpx MainProcessor_timing_summary_routed.rpx
| Design       : MainProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: push (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[0]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[1]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[2]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[3]/Q (HIGH)

 There are 246 register/latch pins with no clock driven by root clock pin: CONTROL/FSM/state_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Data/IR_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tmpDispClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 284 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.313     -366.194                     48                 1476        0.232        0.000                      0                 1476        4.500        0.000                       0                   651  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.313     -366.194                     48                 1476        0.232        0.000                      0                 1476        4.500        0.000                       0                   651  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           48  Failing Endpoints,  Worst Slack      -11.313ns,  Total Violation     -366.194ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.313ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.732ns  (logic 9.997ns (48.221%)  route 10.735ns (51.779%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.957    25.800    tmpDispClk
    SLICE_X46Y24         FDSE                                         r  counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y24         FDSE                                         r  counter_reg[0]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDSE (Setup_fdse_C_S)       -0.524    14.487    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -25.800    
  -------------------------------------------------------------------
                         slack                                -11.313    

Slack (VIOLATED) :        -11.313ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.732ns  (logic 9.997ns (48.221%)  route 10.735ns (51.779%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.957    25.800    tmpDispClk
    SLICE_X46Y24         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDRE (Setup_fdre_C_R)       -0.524    14.487    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -25.800    
  -------------------------------------------------------------------
                         slack                                -11.313    

Slack (VIOLATED) :        -11.313ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.732ns  (logic 9.997ns (48.221%)  route 10.735ns (51.779%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.957    25.800    tmpDispClk
    SLICE_X46Y24         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y24         FDRE (Setup_fdre_C_R)       -0.524    14.487    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -25.800    
  -------------------------------------------------------------------
                         slack                                -11.313    

Slack (VIOLATED) :        -11.196ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.732ns  (logic 9.997ns (48.221%)  route 10.735ns (51.779%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.957    25.800    tmpDispClk
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.296    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    14.604    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -25.800    
  -------------------------------------------------------------------
                         slack                                -11.196    

Slack (VIOLATED) :        -11.196ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.732ns  (logic 9.997ns (48.221%)  route 10.735ns (51.779%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.957    25.800    tmpDispClk
    SLICE_X47Y24         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.296    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    14.604    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -25.800    
  -------------------------------------------------------------------
                         slack                                -11.196    

Slack (VIOLATED) :        -11.196ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.732ns  (logic 9.997ns (48.221%)  route 10.735ns (51.779%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.957    25.800    tmpDispClk
    SLICE_X47Y24         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.296    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    14.604    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -25.800    
  -------------------------------------------------------------------
                         slack                                -11.196    

Slack (VIOLATED) :        -11.196ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.732ns  (logic 9.997ns (48.221%)  route 10.735ns (51.779%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.957    25.800    tmpDispClk
    SLICE_X47Y24         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.296    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X47Y24         FDRE (Setup_fdre_C_R)       -0.429    14.604    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -25.800    
  -------------------------------------------------------------------
                         slack                                -11.196    

Slack (VIOLATED) :        -11.130ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.630ns  (logic 9.997ns (48.459%)  route 10.633ns (51.541%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.856    25.698    tmpDispClk
    SLICE_X47Y25         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y25         FDRE (Setup_fdre_C_R)       -0.429    14.568    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -25.698    
  -------------------------------------------------------------------
                         slack                                -11.130    

Slack (VIOLATED) :        -11.116ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 9.997ns (48.495%)  route 10.618ns (51.505%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.840    25.683    tmpDispClk
    SLICE_X43Y25         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429    14.567    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                -11.116    

Slack (VIOLATED) :        -11.116ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.615ns  (logic 9.997ns (48.495%)  route 10.618ns (51.505%))
  Logic Levels:           33  (CARRY4=20 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  counter_reg[3]/Q
                         net (fo=13, routed)          0.842     6.366    counter_reg[3]
    SLICE_X48Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.490 r  counter[0]_i_308/O
                         net (fo=1, routed)           0.000     6.490    counter[0]_i_308_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.040 r  counter_reg[0]_i_215/CO[3]
                         net (fo=1, routed)           0.009     7.049    counter_reg[0]_i_215_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  counter_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.163    counter_reg[0]_i_165_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  counter_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000     7.277    counter_reg[0]_i_96_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  counter_reg[0]_i_75/CO[3]
                         net (fo=197, routed)         1.175     8.566    tmpDispClk7
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.690 r  counter[0]_i_338/O
                         net (fo=10, routed)          1.063     9.753    tmpDispClk5[8]
    SLICE_X42Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.877 r  counter[0]_i_465/O
                         net (fo=1, routed)           0.000     9.877    counter[0]_i_465_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.410 r  counter_reg[0]_i_422/CO[3]
                         net (fo=1, routed)           0.009    10.419    counter_reg[0]_i_422_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.536 r  counter_reg[0]_i_427/CO[3]
                         net (fo=1, routed)           0.000    10.536    counter_reg[0]_i_427_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.859 r  counter_reg[0]_i_382/O[1]
                         net (fo=3, routed)           0.675    11.534    counter_reg[0]_i_382_n_6
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.306    11.840 r  counter[0]_i_391/O
                         net (fo=2, routed)           0.161    12.001    counter[0]_i_391_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.125 r  counter[0]_i_327/O
                         net (fo=2, routed)           0.731    12.855    counter[0]_i_327_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.405 r  counter_reg[0]_i_235/CO[3]
                         net (fo=1, routed)           0.000    13.405    counter_reg[0]_i_235_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.522 r  counter_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.522    counter_reg[0]_i_187_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.639 r  counter_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    13.639    counter_reg[0]_i_139_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.962 r  counter_reg[0]_i_91/O[1]
                         net (fo=10, routed)          1.020    14.983    counter_reg[0]_i_91_n_6
    SLICE_X37Y31         LUT6 (Prop_lut6_I2_O)        0.306    15.289 r  counter[0]_i_293/O
                         net (fo=1, routed)           0.000    15.289    counter[0]_i_293_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.869 r  counter_reg[0]_i_213/O[2]
                         net (fo=1, routed)           0.697    16.566    counter_reg[0]_i_213_n_5
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.868 r  counter[0]_i_152/O
                         net (fo=1, routed)           0.000    16.868    counter[0]_i_152_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.269 r  counter_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.000    17.269    counter_reg[0]_i_93_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.491 r  counter_reg[0]_i_95/O[0]
                         net (fo=1, routed)           0.727    18.218    counter_reg[0]_i_95_n_7
    SLICE_X36Y28         LUT4 (Prop_lut4_I3_O)        0.299    18.517 r  counter[0]_i_73/O
                         net (fo=1, routed)           0.000    18.517    counter[0]_i_73_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.067 r  counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.067    counter_reg[0]_i_23_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.289 r  counter_reg[0]_i_37/O[0]
                         net (fo=4, routed)           0.498    19.787    counter_reg[0]_i_37_n_7
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    20.487 r  counter_reg[0]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.487    counter_reg[0]_i_22_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.758 r  counter_reg[0]_i_17/CO[0]
                         net (fo=28, routed)          0.894    21.652    counter_reg[0]_i_17_n_3
    SLICE_X39Y26         LUT3 (Prop_lut3_I1_O)        0.373    22.025 r  counter[0]_i_121/O
                         net (fo=1, routed)           0.000    22.025    tmpDispClk4[5]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.557 r  counter_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.557    counter_reg[0]_i_83_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.891 f  counter_reg[0]_i_85/O[1]
                         net (fo=1, routed)           0.705    23.596    data0[10]
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.303    23.899 r  counter[0]_i_84/O
                         net (fo=1, routed)           0.154    24.053    counter[0]_i_84_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    24.177 r  counter[0]_i_35/O
                         net (fo=1, routed)           0.263    24.440    counter[0]_i_35_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.124    24.564 r  counter[0]_i_8/O
                         net (fo=2, routed)           0.154    24.718    counter[0]_i_8_n_0
    SLICE_X41Y25         LUT6 (Prop_lut6_I5_O)        0.124    24.842 r  counter[0]_i_1/O
                         net (fo=32, routed)          0.840    25.683    tmpDispClk
    SLICE_X43Y25         FDRE                                         r  counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y25         FDRE (Setup_fdre_C_R)       -0.429    14.567    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -25.683    
  -------------------------------------------------------------------
                         slack                                -11.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.249ns (45.257%)  route 0.301ns (54.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.602     1.485    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.689 r  Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=2, routed)           0.195     1.884    Data/RFile/BRAM_PORTA_dout[4]
    SLICE_X48Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.929 r  Data/RFile/BRAM_i_i_58/O
                         net (fo=1, routed)           0.106     2.036    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y0          RAMB36E1                                     r  Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.878     2.006    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.804    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.554     1.437    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  CONTROL/FSM/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CONTROL/FSM/count2_reg[31]/Q
                         net (fo=3, routed)           0.118     1.696    CONTROL/FSM/count2_reg[31]
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  CONTROL/FSM/count2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    CONTROL/FSM/count2_reg[28]_i_1_n_4
    SLICE_X41Y20         FDRE                                         r  CONTROL/FSM/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.822     1.949    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y20         FDRE                                         r  CONTROL/FSM/count2_reg[31]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    CONTROL/FSM/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.559     1.442    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  CONTROL/FSM/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CONTROL/FSM/count2_reg[11]/Q
                         net (fo=3, routed)           0.120     1.703    CONTROL/FSM/count2_reg[11]
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  CONTROL/FSM/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    CONTROL/FSM/count2_reg[8]_i_1_n_4
    SLICE_X41Y15         FDRE                                         r  CONTROL/FSM/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.827     1.954    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  CONTROL/FSM/count2_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    CONTROL/FSM/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.559     1.442    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  CONTROL/FSM/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CONTROL/FSM/count2_reg[7]/Q
                         net (fo=3, routed)           0.120     1.703    CONTROL/FSM/count2_reg[7]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  CONTROL/FSM/count2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    CONTROL/FSM/count2_reg[4]_i_1_n_4
    SLICE_X41Y14         FDRE                                         r  CONTROL/FSM/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.828     1.955    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  CONTROL/FSM/count2_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    CONTROL/FSM/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.558     1.441    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  CONTROL/FSM/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CONTROL/FSM/count2_reg[15]/Q
                         net (fo=3, routed)           0.120     1.702    CONTROL/FSM/count2_reg[15]
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  CONTROL/FSM/count2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    CONTROL/FSM/count2_reg[12]_i_1_n_4
    SLICE_X41Y16         FDRE                                         r  CONTROL/FSM/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.826     1.953    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  CONTROL/FSM/count2_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    CONTROL/FSM/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.555     1.438    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  CONTROL/FSM/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CONTROL/FSM/count2_reg[27]/Q
                         net (fo=3, routed)           0.120     1.699    CONTROL/FSM/count2_reg[27]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  CONTROL/FSM/count2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    CONTROL/FSM/count2_reg[24]_i_1_n_4
    SLICE_X41Y19         FDRE                                         r  CONTROL/FSM/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.823     1.950    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  CONTROL/FSM/count2_reg[27]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    CONTROL/FSM/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.557     1.440    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  CONTROL/FSM/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CONTROL/FSM/count2_reg[19]/Q
                         net (fo=3, routed)           0.120     1.701    CONTROL/FSM/count2_reg[19]
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  CONTROL/FSM/count2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    CONTROL/FSM/count2_reg[16]_i_1_n_4
    SLICE_X41Y17         FDRE                                         r  CONTROL/FSM/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.825     1.952    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  CONTROL/FSM/count2_reg[19]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    CONTROL/FSM/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.556     1.439    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  CONTROL/FSM/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  CONTROL/FSM/count2_reg[23]/Q
                         net (fo=3, routed)           0.120     1.700    CONTROL/FSM/count2_reg[23]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  CONTROL/FSM/count2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    CONTROL/FSM/count2_reg[20]_i_1_n_4
    SLICE_X41Y18         FDRE                                         r  CONTROL/FSM/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.824     1.951    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  CONTROL/FSM/count2_reg[23]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    CONTROL/FSM/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.559     1.442    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  CONTROL/FSM/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CONTROL/FSM/count2_reg[3]/Q
                         net (fo=3, routed)           0.120     1.703    CONTROL/FSM/count2_reg[3]
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  CONTROL/FSM/count2_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.811    CONTROL/FSM/count2_reg[0]_i_3_n_4
    SLICE_X41Y13         FDRE                                         r  CONTROL/FSM/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.828     1.955    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  CONTROL/FSM/count2_reg[3]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    CONTROL/FSM/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CONTROL/FSM/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM/count2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.559     1.442    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  CONTROL/FSM/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CONTROL/FSM/count2_reg[4]/Q
                         net (fo=3, routed)           0.115     1.698    CONTROL/FSM/count2_reg[4]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  CONTROL/FSM/count2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    CONTROL/FSM/count2_reg[4]_i_1_n_7
    SLICE_X41Y14         FDRE                                         r  CONTROL/FSM/count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=650, routed)         0.828     1.955    CONTROL/FSM/clk_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  CONTROL/FSM/count2_reg[4]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X41Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    CONTROL/FSM/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    Memory/BRAM/BRAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y16   CONTROL/FSM/count1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y18   CONTROL/FSM/count1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y18   CONTROL/FSM/count1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y19   CONTROL/FSM/count1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y25   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43   CONTROL/FSM/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43   CONTROL/FSM/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43   CONTROL/FSM/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y43   CONTROL/FSM/state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y43   CONTROL/FSM/state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y8    Data/RFile/registers_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y5    Data/RFile/registers_reg[11][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y13   Data/RFile/registers_reg[11][18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y13   Data/RFile/registers_reg[11][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y13   Data/RFile/registers_reg[11][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16   CONTROL/FSM/count1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y25   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y16   CONTROL/FSM/count1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y25   counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y25   counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y25   counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y25   counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y25   counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y24   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y25   counter_reg[24]/C



