

================================================================
== Vivado HLS Report for 'Blowfish_SetKey'
================================================================
* Date:           Tue Nov 19 22:53:56 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_Setkey_Encrypt_Opt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20878|    20878| 0.209 ms | 0.209 ms |  20878|  20878|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SBOX_INIT_2        |      192|      192|         3|          -|          -|    64|    no    |
        |- SBOX_INIT_2        |      192|      192|         3|          -|          -|    64|    no    |
        |- SBOX_INIT_2        |      192|      192|         3|          -|          -|    64|    no    |
        |- SBOX_INIT_2        |      192|      192|         3|          -|          -|    64|    no    |
        |- XOR_PARRAY_1       |      306|      306|        17|          -|          -|    18|    no    |
        | + XOR_PARRAY_2      |       14|       14|        12|          1|          1|     4|    yes   |
        |- GENERATE_PARRAY_1  |      333|      333|        37|          -|          -|     9|    no    |
        |- GENERATE_SBOX_1    |    19464|    19464|      4866|          -|          -|     4|    no    |
        | + GENERATE_SBOX_2   |     4864|     4864|        38|          -|          -|   128|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 11 
9 --> 10 
10 --> 8 
11 --> 12 14 
12 --> 13 
13 --> 11 
14 --> 15 28 
15 --> 27 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 15 
27 --> 14 
28 --> 29 30 
29 --> 28 
30 --> 31 
31 --> 32 30 
32 --> 33 
33 --> 31 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%key_size_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %key_size)" [blowfish.cpp:138]   --->   Operation 34 'read' 'key_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [blowfish.cpp:160]   --->   Operation 35 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %0" [blowfish.cpp:162]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%j_0_0_0 = phi i9 [ 0, %SBOX_INIT_1_begin ], [ %add_ln162, %1 ]" [blowfish.cpp:162]   --->   Operation 37 'phi' 'j_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "%icmp_ln162 = icmp eq i9 %j_0_0_0, -256" [blowfish.cpp:162]   --->   Operation 39 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162, label %SBOX_INIT_1, label %1" [blowfish.cpp:162]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i9 %j_0_0_0 to i64" [blowfish.cpp:163]   --->   Operation 41 'zext' 'zext_ln163' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%initial_sbox_0_addr = getelementptr [256 x i32]* @initial_sbox_0, i64 0, i64 %zext_ln163" [blowfish.cpp:163]   --->   Operation 42 'getelementptr' 'initial_sbox_0_addr' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%initial_sbox_0_load = load i32* %initial_sbox_0_addr, align 16" [blowfish.cpp:163]   --->   Operation 43 'load' 'initial_sbox_0_load' <Predicate = (!icmp_ln162)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_27 = trunc i9 %j_0_0_0 to i8" [blowfish.cpp:162]   --->   Operation 44 'trunc' 'empty_27' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln162 = or i8 %empty_27, 1" [blowfish.cpp:162]   --->   Operation 45 'or' 'or_ln162' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i8 %or_ln162 to i64" [blowfish.cpp:163]   --->   Operation 46 'zext' 'zext_ln163_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%initial_sbox_0_addr_1 = getelementptr [256 x i32]* @initial_sbox_0, i64 0, i64 %zext_ln163_1" [blowfish.cpp:163]   --->   Operation 47 'getelementptr' 'initial_sbox_0_addr_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%initial_sbox_0_load_1 = load i32* %initial_sbox_0_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 48 'load' 'initial_sbox_0_load_1' <Predicate = (!icmp_ln162)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_2 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln162 = add i9 4, %j_0_0_0" [blowfish.cpp:162]   --->   Operation 49 'add' 'add_ln162' <Predicate = (!icmp_ln162)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [blowfish.cpp:165]   --->   Operation 50 'specregionend' 'empty_28' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [blowfish.cpp:160]   --->   Operation 51 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %2" [blowfish.cpp:162]   --->   Operation 52 'br' <Predicate = (icmp_ln162)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%initial_sbox_0_load = load i32* %initial_sbox_0_addr, align 16" [blowfish.cpp:163]   --->   Operation 53 'load' 'initial_sbox_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%S_0_addr = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln163" [blowfish.cpp:163]   --->   Operation 54 'getelementptr' 'S_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_0_load, i32* %S_0_addr, align 4" [blowfish.cpp:163]   --->   Operation 55 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%initial_sbox_0_load_1 = load i32* %initial_sbox_0_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 56 'load' 'initial_sbox_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%S_0_addr_1 = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln163_1" [blowfish.cpp:163]   --->   Operation 57 'getelementptr' 'S_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_0_load_1, i32* %S_0_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 58 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln162_1 = or i8 %empty_27, 2" [blowfish.cpp:162]   --->   Operation 59 'or' 'or_ln162_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i8 %or_ln162_1 to i64" [blowfish.cpp:163]   --->   Operation 60 'zext' 'zext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%initial_sbox_0_addr_2 = getelementptr [256 x i32]* @initial_sbox_0, i64 0, i64 %zext_ln163_2" [blowfish.cpp:163]   --->   Operation 61 'getelementptr' 'initial_sbox_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%initial_sbox_0_load_2 = load i32* %initial_sbox_0_addr_2, align 8" [blowfish.cpp:163]   --->   Operation 62 'load' 'initial_sbox_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln162_2 = or i8 %empty_27, 3" [blowfish.cpp:162]   --->   Operation 63 'or' 'or_ln162_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln163_3 = zext i8 %or_ln162_2 to i64" [blowfish.cpp:163]   --->   Operation 64 'zext' 'zext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%initial_sbox_0_addr_3 = getelementptr [256 x i32]* @initial_sbox_0, i64 0, i64 %zext_ln163_3" [blowfish.cpp:163]   --->   Operation 65 'getelementptr' 'initial_sbox_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%initial_sbox_0_load_3 = load i32* %initial_sbox_0_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 66 'load' 'initial_sbox_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [blowfish.cpp:162]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%initial_sbox_0_load_2 = load i32* %initial_sbox_0_addr_2, align 8" [blowfish.cpp:163]   --->   Operation 68 'load' 'initial_sbox_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%S_0_addr_2 = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln163_2" [blowfish.cpp:163]   --->   Operation 69 'getelementptr' 'S_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_0_load_2, i32* %S_0_addr_2, align 4" [blowfish.cpp:163]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%initial_sbox_0_load_3 = load i32* %initial_sbox_0_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 71 'load' 'initial_sbox_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%S_0_addr_3 = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln163_3" [blowfish.cpp:163]   --->   Operation 72 'getelementptr' 'S_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_0_load_3, i32* %S_0_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 73 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %0" [blowfish.cpp:162]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.25>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%j_0_1_0 = phi i9 [ 0, %SBOX_INIT_1 ], [ %add_ln162_1, %3 ]" [blowfish.cpp:162]   --->   Operation 75 'phi' 'j_0_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 76 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.66ns)   --->   "%icmp_ln162_1 = icmp eq i9 %j_0_1_0, -256" [blowfish.cpp:162]   --->   Operation 77 'icmp' 'icmp_ln162_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162_1, label %SBOX_INIT_11, label %3" [blowfish.cpp:162]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln163_4 = zext i9 %j_0_1_0 to i64" [blowfish.cpp:163]   --->   Operation 79 'zext' 'zext_ln163_4' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%initial_sbox_1_addr = getelementptr [256 x i32]* @initial_sbox_1, i64 0, i64 %zext_ln163_4" [blowfish.cpp:163]   --->   Operation 80 'getelementptr' 'initial_sbox_1_addr' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (3.25ns)   --->   "%initial_sbox_1_load = load i32* %initial_sbox_1_addr, align 16" [blowfish.cpp:163]   --->   Operation 81 'load' 'initial_sbox_1_load' <Predicate = (!icmp_ln162_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_30 = trunc i9 %j_0_1_0 to i8" [blowfish.cpp:162]   --->   Operation 82 'trunc' 'empty_30' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln162_3 = or i8 %empty_30, 1" [blowfish.cpp:162]   --->   Operation 83 'or' 'or_ln162_3' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln163_5 = zext i8 %or_ln162_3 to i64" [blowfish.cpp:163]   --->   Operation 84 'zext' 'zext_ln163_5' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%initial_sbox_1_addr_1 = getelementptr [256 x i32]* @initial_sbox_1, i64 0, i64 %zext_ln163_5" [blowfish.cpp:163]   --->   Operation 85 'getelementptr' 'initial_sbox_1_addr_1' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (3.25ns)   --->   "%initial_sbox_1_load_1 = load i32* %initial_sbox_1_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 86 'load' 'initial_sbox_1_load_1' <Predicate = (!icmp_ln162_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_5 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln162_1 = add i9 4, %j_0_1_0" [blowfish.cpp:162]   --->   Operation 87 'add' 'add_ln162_1' <Predicate = (!icmp_ln162_1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3)" [blowfish.cpp:165]   --->   Operation 88 'specregionend' 'empty_31' <Predicate = (icmp_ln162_1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [blowfish.cpp:160]   --->   Operation 89 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln162_1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.76ns)   --->   "br label %4" [blowfish.cpp:162]   --->   Operation 90 'br' <Predicate = (icmp_ln162_1)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 6.50>
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%initial_sbox_1_load = load i32* %initial_sbox_1_addr, align 16" [blowfish.cpp:163]   --->   Operation 91 'load' 'initial_sbox_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%S_1_addr = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln163_4" [blowfish.cpp:163]   --->   Operation 92 'getelementptr' 'S_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_1_load, i32* %S_1_addr, align 4" [blowfish.cpp:163]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%initial_sbox_1_load_1 = load i32* %initial_sbox_1_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 94 'load' 'initial_sbox_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%S_1_addr_1 = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln163_5" [blowfish.cpp:163]   --->   Operation 95 'getelementptr' 'S_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_1_load_1, i32* %S_1_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 96 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln162_4 = or i8 %empty_30, 2" [blowfish.cpp:162]   --->   Operation 97 'or' 'or_ln162_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln163_6 = zext i8 %or_ln162_4 to i64" [blowfish.cpp:163]   --->   Operation 98 'zext' 'zext_ln163_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%initial_sbox_1_addr_2 = getelementptr [256 x i32]* @initial_sbox_1, i64 0, i64 %zext_ln163_6" [blowfish.cpp:163]   --->   Operation 99 'getelementptr' 'initial_sbox_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (3.25ns)   --->   "%initial_sbox_1_load_2 = load i32* %initial_sbox_1_addr_2, align 8" [blowfish.cpp:163]   --->   Operation 100 'load' 'initial_sbox_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln162_5 = or i8 %empty_30, 3" [blowfish.cpp:162]   --->   Operation 101 'or' 'or_ln162_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln163_7 = zext i8 %or_ln162_5 to i64" [blowfish.cpp:163]   --->   Operation 102 'zext' 'zext_ln163_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%initial_sbox_1_addr_3 = getelementptr [256 x i32]* @initial_sbox_1, i64 0, i64 %zext_ln163_7" [blowfish.cpp:163]   --->   Operation 103 'getelementptr' 'initial_sbox_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (3.25ns)   --->   "%initial_sbox_1_load_3 = load i32* %initial_sbox_1_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 104 'load' 'initial_sbox_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [blowfish.cpp:162]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/2] (3.25ns)   --->   "%initial_sbox_1_load_2 = load i32* %initial_sbox_1_addr_2, align 8" [blowfish.cpp:163]   --->   Operation 106 'load' 'initial_sbox_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%S_1_addr_2 = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln163_6" [blowfish.cpp:163]   --->   Operation 107 'getelementptr' 'S_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_1_load_2, i32* %S_1_addr_2, align 4" [blowfish.cpp:163]   --->   Operation 108 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 109 [1/2] (3.25ns)   --->   "%initial_sbox_1_load_3 = load i32* %initial_sbox_1_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 109 'load' 'initial_sbox_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%S_1_addr_3 = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln163_7" [blowfish.cpp:163]   --->   Operation 110 'getelementptr' 'S_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_1_load_3, i32* %S_1_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 111 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br label %2" [blowfish.cpp:162]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.25>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%j_0_2_0 = phi i9 [ 0, %SBOX_INIT_11 ], [ %add_ln162_2, %5 ]" [blowfish.cpp:162]   --->   Operation 113 'phi' 'j_0_2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 114 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.66ns)   --->   "%icmp_ln162_2 = icmp eq i9 %j_0_2_0, -256" [blowfish.cpp:162]   --->   Operation 115 'icmp' 'icmp_ln162_2' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162_2, label %SBOX_INIT_12, label %5" [blowfish.cpp:162]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln163_8 = zext i9 %j_0_2_0 to i64" [blowfish.cpp:163]   --->   Operation 117 'zext' 'zext_ln163_8' <Predicate = (!icmp_ln162_2)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%initial_sbox_2_addr = getelementptr [256 x i32]* @initial_sbox_2, i64 0, i64 %zext_ln163_8" [blowfish.cpp:163]   --->   Operation 118 'getelementptr' 'initial_sbox_2_addr' <Predicate = (!icmp_ln162_2)> <Delay = 0.00>
ST_8 : Operation 119 [2/2] (3.25ns)   --->   "%initial_sbox_2_load = load i32* %initial_sbox_2_addr, align 16" [blowfish.cpp:163]   --->   Operation 119 'load' 'initial_sbox_2_load' <Predicate = (!icmp_ln162_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_33 = trunc i9 %j_0_2_0 to i8" [blowfish.cpp:162]   --->   Operation 120 'trunc' 'empty_33' <Predicate = (!icmp_ln162_2)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln162_6 = or i8 %empty_33, 1" [blowfish.cpp:162]   --->   Operation 121 'or' 'or_ln162_6' <Predicate = (!icmp_ln162_2)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln163_9 = zext i8 %or_ln162_6 to i64" [blowfish.cpp:163]   --->   Operation 122 'zext' 'zext_ln163_9' <Predicate = (!icmp_ln162_2)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%initial_sbox_2_addr_1 = getelementptr [256 x i32]* @initial_sbox_2, i64 0, i64 %zext_ln163_9" [blowfish.cpp:163]   --->   Operation 123 'getelementptr' 'initial_sbox_2_addr_1' <Predicate = (!icmp_ln162_2)> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%initial_sbox_2_load_1 = load i32* %initial_sbox_2_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 124 'load' 'initial_sbox_2_load_1' <Predicate = (!icmp_ln162_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_8 : Operation 125 [1/1] (1.82ns)   --->   "%add_ln162_2 = add i9 4, %j_0_2_0" [blowfish.cpp:162]   --->   Operation 125 'add' 'add_ln162_2' <Predicate = (!icmp_ln162_2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4)" [blowfish.cpp:165]   --->   Operation 126 'specregionend' 'empty_34' <Predicate = (icmp_ln162_2)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [blowfish.cpp:160]   --->   Operation 127 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln162_2)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.76ns)   --->   "br label %6" [blowfish.cpp:162]   --->   Operation 128 'br' <Predicate = (icmp_ln162_2)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 6.50>
ST_9 : Operation 129 [1/2] (3.25ns)   --->   "%initial_sbox_2_load = load i32* %initial_sbox_2_addr, align 16" [blowfish.cpp:163]   --->   Operation 129 'load' 'initial_sbox_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%S_2_addr = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln163_8" [blowfish.cpp:163]   --->   Operation 130 'getelementptr' 'S_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_2_load, i32* %S_2_addr, align 4" [blowfish.cpp:163]   --->   Operation 131 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%initial_sbox_2_load_1 = load i32* %initial_sbox_2_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 132 'load' 'initial_sbox_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%S_2_addr_1 = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln163_9" [blowfish.cpp:163]   --->   Operation 133 'getelementptr' 'S_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_2_load_1, i32* %S_2_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln162_7 = or i8 %empty_33, 2" [blowfish.cpp:162]   --->   Operation 135 'or' 'or_ln162_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln163_10 = zext i8 %or_ln162_7 to i64" [blowfish.cpp:163]   --->   Operation 136 'zext' 'zext_ln163_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%initial_sbox_2_addr_2 = getelementptr [256 x i32]* @initial_sbox_2, i64 0, i64 %zext_ln163_10" [blowfish.cpp:163]   --->   Operation 137 'getelementptr' 'initial_sbox_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (3.25ns)   --->   "%initial_sbox_2_load_2 = load i32* %initial_sbox_2_addr_2, align 8" [blowfish.cpp:163]   --->   Operation 138 'load' 'initial_sbox_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln162_8 = or i8 %empty_33, 3" [blowfish.cpp:162]   --->   Operation 139 'or' 'or_ln162_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln163_11 = zext i8 %or_ln162_8 to i64" [blowfish.cpp:163]   --->   Operation 140 'zext' 'zext_ln163_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%initial_sbox_2_addr_3 = getelementptr [256 x i32]* @initial_sbox_2, i64 0, i64 %zext_ln163_11" [blowfish.cpp:163]   --->   Operation 141 'getelementptr' 'initial_sbox_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [2/2] (3.25ns)   --->   "%initial_sbox_2_load_3 = load i32* %initial_sbox_2_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 142 'load' 'initial_sbox_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 10 <SV = 5> <Delay = 6.50>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [blowfish.cpp:162]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/2] (3.25ns)   --->   "%initial_sbox_2_load_2 = load i32* %initial_sbox_2_addr_2, align 8" [blowfish.cpp:163]   --->   Operation 144 'load' 'initial_sbox_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%S_2_addr_2 = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln163_10" [blowfish.cpp:163]   --->   Operation 145 'getelementptr' 'S_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_2_load_2, i32* %S_2_addr_2, align 4" [blowfish.cpp:163]   --->   Operation 146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 147 [1/2] (3.25ns)   --->   "%initial_sbox_2_load_3 = load i32* %initial_sbox_2_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 147 'load' 'initial_sbox_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%S_2_addr_3 = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln163_11" [blowfish.cpp:163]   --->   Operation 148 'getelementptr' 'S_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_2_load_3, i32* %S_2_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 149 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "br label %4" [blowfish.cpp:162]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%j_0_3_0 = phi i9 [ 0, %SBOX_INIT_12 ], [ %add_ln162_3, %7 ]" [blowfish.cpp:162]   --->   Operation 151 'phi' 'j_0_3_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 152 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (1.66ns)   --->   "%icmp_ln162_3 = icmp eq i9 %j_0_3_0, -256" [blowfish.cpp:162]   --->   Operation 153 'icmp' 'icmp_ln162_3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162_3, label %SBOX_INIT_1_end, label %7" [blowfish.cpp:162]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln163_12 = zext i9 %j_0_3_0 to i64" [blowfish.cpp:163]   --->   Operation 155 'zext' 'zext_ln163_12' <Predicate = (!icmp_ln162_3)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%initial_sbox_3_addr = getelementptr [256 x i32]* @initial_sbox_3, i64 0, i64 %zext_ln163_12" [blowfish.cpp:163]   --->   Operation 156 'getelementptr' 'initial_sbox_3_addr' <Predicate = (!icmp_ln162_3)> <Delay = 0.00>
ST_11 : Operation 157 [2/2] (3.25ns)   --->   "%initial_sbox_3_load = load i32* %initial_sbox_3_addr, align 16" [blowfish.cpp:163]   --->   Operation 157 'load' 'initial_sbox_3_load' <Predicate = (!icmp_ln162_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%empty_36 = trunc i9 %j_0_3_0 to i8" [blowfish.cpp:162]   --->   Operation 158 'trunc' 'empty_36' <Predicate = (!icmp_ln162_3)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln162_9 = or i8 %empty_36, 1" [blowfish.cpp:162]   --->   Operation 159 'or' 'or_ln162_9' <Predicate = (!icmp_ln162_3)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln163_13 = zext i8 %or_ln162_9 to i64" [blowfish.cpp:163]   --->   Operation 160 'zext' 'zext_ln163_13' <Predicate = (!icmp_ln162_3)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%initial_sbox_3_addr_1 = getelementptr [256 x i32]* @initial_sbox_3, i64 0, i64 %zext_ln163_13" [blowfish.cpp:163]   --->   Operation 161 'getelementptr' 'initial_sbox_3_addr_1' <Predicate = (!icmp_ln162_3)> <Delay = 0.00>
ST_11 : Operation 162 [2/2] (3.25ns)   --->   "%initial_sbox_3_load_1 = load i32* %initial_sbox_3_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 162 'load' 'initial_sbox_3_load_1' <Predicate = (!icmp_ln162_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_11 : Operation 163 [1/1] (1.82ns)   --->   "%add_ln162_3 = add i9 4, %j_0_3_0" [blowfish.cpp:162]   --->   Operation 163 'add' 'add_ln162_3' <Predicate = (!icmp_ln162_3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_5)" [blowfish.cpp:165]   --->   Operation 164 'specregionend' 'empty_37' <Predicate = (icmp_ln162_3)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (1.76ns)   --->   "br label %.preheader1" [blowfish.cpp:171]   --->   Operation 165 'br' <Predicate = (icmp_ln162_3)> <Delay = 1.76>

State 12 <SV = 5> <Delay = 6.50>
ST_12 : Operation 166 [1/2] (3.25ns)   --->   "%initial_sbox_3_load = load i32* %initial_sbox_3_addr, align 16" [blowfish.cpp:163]   --->   Operation 166 'load' 'initial_sbox_3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%S_3_addr = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln163_12" [blowfish.cpp:163]   --->   Operation 167 'getelementptr' 'S_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_3_load, i32* %S_3_addr, align 4" [blowfish.cpp:163]   --->   Operation 168 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 169 [1/2] (3.25ns)   --->   "%initial_sbox_3_load_1 = load i32* %initial_sbox_3_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 169 'load' 'initial_sbox_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%S_3_addr_1 = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln163_13" [blowfish.cpp:163]   --->   Operation 170 'getelementptr' 'S_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_3_load_1, i32* %S_3_addr_1, align 4" [blowfish.cpp:163]   --->   Operation 171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%or_ln162_10 = or i8 %empty_36, 2" [blowfish.cpp:162]   --->   Operation 172 'or' 'or_ln162_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln163_14 = zext i8 %or_ln162_10 to i64" [blowfish.cpp:163]   --->   Operation 173 'zext' 'zext_ln163_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%initial_sbox_3_addr_2 = getelementptr [256 x i32]* @initial_sbox_3, i64 0, i64 %zext_ln163_14" [blowfish.cpp:163]   --->   Operation 174 'getelementptr' 'initial_sbox_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [2/2] (3.25ns)   --->   "%initial_sbox_3_load_2 = load i32* %initial_sbox_3_addr_2, align 8" [blowfish.cpp:163]   --->   Operation 175 'load' 'initial_sbox_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln162_11 = or i8 %empty_36, 3" [blowfish.cpp:162]   --->   Operation 176 'or' 'or_ln162_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln163_15 = zext i8 %or_ln162_11 to i64" [blowfish.cpp:163]   --->   Operation 177 'zext' 'zext_ln163_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%initial_sbox_3_addr_3 = getelementptr [256 x i32]* @initial_sbox_3, i64 0, i64 %zext_ln163_15" [blowfish.cpp:163]   --->   Operation 178 'getelementptr' 'initial_sbox_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [2/2] (3.25ns)   --->   "%initial_sbox_3_load_3 = load i32* %initial_sbox_3_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 179 'load' 'initial_sbox_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 13 <SV = 6> <Delay = 6.50>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [blowfish.cpp:162]   --->   Operation 180 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/2] (3.25ns)   --->   "%initial_sbox_3_load_2 = load i32* %initial_sbox_3_addr_2, align 8" [blowfish.cpp:163]   --->   Operation 181 'load' 'initial_sbox_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%S_3_addr_2 = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln163_14" [blowfish.cpp:163]   --->   Operation 182 'getelementptr' 'S_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_3_load_2, i32* %S_3_addr_2, align 4" [blowfish.cpp:163]   --->   Operation 183 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 184 [1/2] (3.25ns)   --->   "%initial_sbox_3_load_3 = load i32* %initial_sbox_3_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 184 'load' 'initial_sbox_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%S_3_addr_3 = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln163_15" [blowfish.cpp:163]   --->   Operation 185 'getelementptr' 'S_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (3.25ns)   --->   "store i32 %initial_sbox_3_load_3, i32* %S_3_addr_3, align 4" [blowfish.cpp:163]   --->   Operation 186 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "br label %6" [blowfish.cpp:162]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 2.35>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%P_5_0 = phi i32 [ 698298832, %SBOX_INIT_1_end ], [ %P_5_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 188 'phi' 'P_5_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%P_6_0 = phi i32 [ 137296536, %SBOX_INIT_1_end ], [ %P_6_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 189 'phi' 'P_6_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%P_7_0 = phi i32 [ -330404727, %SBOX_INIT_1_end ], [ %P_7_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 190 'phi' 'P_7_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%P_4_0 = phi i32 [ -1542899678, %SBOX_INIT_1_end ], [ %P_4_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 191 'phi' 'P_4_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%P_8_0 = phi i32 [ 1160258022, %SBOX_INIT_1_end ], [ %P_8_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 192 'phi' 'P_8_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%P_9_0 = phi i32 [ 953160567, %SBOX_INIT_1_end ], [ %P_9_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 193 'phi' 'P_9_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%P_3_0 = phi i32 [ 57701188, %SBOX_INIT_1_end ], [ %P_3_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 194 'phi' 'P_3_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%P_10_0 = phi i32 [ -1101764913, %SBOX_INIT_1_end ], [ %P_10_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 195 'phi' 'P_10_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%P_11_0 = phi i32 [ 887688300, %SBOX_INIT_1_end ], [ %P_11_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 196 'phi' 'P_11_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%P_2_0 = phi i32 [ 320440878, %SBOX_INIT_1_end ], [ %P_2_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 197 'phi' 'P_2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%P_12_0 = phi i32 [ -1062458953, %SBOX_INIT_1_end ], [ %P_12_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 198 'phi' 'P_12_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%P_13_0 = phi i32 [ -914599715, %SBOX_INIT_1_end ], [ %P_13_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 199 'phi' 'P_13_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%P_1_0 = phi i32 [ -2052912941, %SBOX_INIT_1_end ], [ %P_1_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 200 'phi' 'P_1_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%P_14_0 = phi i32 [ 1065670069, %SBOX_INIT_1_end ], [ %P_14_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 201 'phi' 'P_14_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%P_15_0 = phi i32 [ -1253635817, %SBOX_INIT_1_end ], [ %P_15_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 202 'phi' 'P_15_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%P_0_0 = phi i32 [ 608135816, %SBOX_INIT_1_end ], [ %P_0_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 203 'phi' 'P_0_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%P_16_0 = phi i32 [ -1843997223, %SBOX_INIT_1_end ], [ %P_16_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 204 'phi' 'P_16_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%P_17_0 = phi i32 [ -1988494565, %SBOX_INIT_1_end ], [ %P_17_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 205 'phi' 'P_17_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%empty_38 = phi i32 [ -1988494565, %SBOX_INIT_1_end ], [ %tmp_24, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 206 'phi' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%empty_39 = phi i32 [ -1843997223, %SBOX_INIT_1_end ], [ %tmp_23, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 207 'phi' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%empty_40 = phi i32 [ -1253635817, %SBOX_INIT_1_end ], [ %tmp_22, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 208 'phi' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%empty_41 = phi i32 [ 1065670069, %SBOX_INIT_1_end ], [ %tmp_21, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 209 'phi' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%empty_42 = phi i32 [ -914599715, %SBOX_INIT_1_end ], [ %tmp_20, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 210 'phi' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%empty_43 = phi i32 [ -1062458953, %SBOX_INIT_1_end ], [ %tmp_19, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 211 'phi' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%empty_44 = phi i32 [ 887688300, %SBOX_INIT_1_end ], [ %tmp_18, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 212 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%empty_45 = phi i32 [ -1101764913, %SBOX_INIT_1_end ], [ %tmp_17, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 213 'phi' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%empty_46 = phi i32 [ 953160567, %SBOX_INIT_1_end ], [ %tmp_16, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 214 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%empty_47 = phi i32 [ 1160258022, %SBOX_INIT_1_end ], [ %tmp_15, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 215 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%empty_48 = phi i32 [ -330404727, %SBOX_INIT_1_end ], [ %tmp_14, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 216 'phi' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%empty_49 = phi i32 [ 137296536, %SBOX_INIT_1_end ], [ %tmp_13, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 217 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%empty_50 = phi i32 [ 698298832, %SBOX_INIT_1_end ], [ %tmp_12, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 218 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%empty_51 = phi i32 [ -1542899678, %SBOX_INIT_1_end ], [ %tmp_11, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 219 'phi' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%empty_52 = phi i32 [ 57701188, %SBOX_INIT_1_end ], [ %tmp_10, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 220 'phi' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%empty_53 = phi i32 [ 320440878, %SBOX_INIT_1_end ], [ %tmp_s, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 221 'phi' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%empty_54 = phi i32 [ -2052912941, %SBOX_INIT_1_end ], [ %tmp_2, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 222 'phi' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%empty_55 = phi i32 [ 608135816, %SBOX_INIT_1_end ], [ %tmp_1, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 223 'phi' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%P17608698 = phi i32 [ -1988494565, %SBOX_INIT_1_end ], [ %P35, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 224 'phi' 'P17608698' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%P16607694 = phi i32 [ -1843997223, %SBOX_INIT_1_end ], [ %P34, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 225 'phi' 'P16607694' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%P15606690 = phi i32 [ -1253635817, %SBOX_INIT_1_end ], [ %P33, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 226 'phi' 'P15606690' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%P14605686 = phi i32 [ 1065670069, %SBOX_INIT_1_end ], [ %P32, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 227 'phi' 'P14605686' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%P13604682 = phi i32 [ -914599715, %SBOX_INIT_1_end ], [ %P31, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 228 'phi' 'P13604682' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%P12603678 = phi i32 [ -1062458953, %SBOX_INIT_1_end ], [ %P30, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 229 'phi' 'P12603678' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%P11602674 = phi i32 [ 887688300, %SBOX_INIT_1_end ], [ %P29, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 230 'phi' 'P11602674' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%P10601670 = phi i32 [ -1101764913, %SBOX_INIT_1_end ], [ %P28, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 231 'phi' 'P10601670' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%P9600666 = phi i32 [ 953160567, %SBOX_INIT_1_end ], [ %P27, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 232 'phi' 'P9600666' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%P8599662 = phi i32 [ 1160258022, %SBOX_INIT_1_end ], [ %P26, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 233 'phi' 'P8599662' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%P7598658 = phi i32 [ -330404727, %SBOX_INIT_1_end ], [ %P25, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 234 'phi' 'P7598658' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%P6597654 = phi i32 [ 137296536, %SBOX_INIT_1_end ], [ %P24, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 235 'phi' 'P6597654' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%P5596650 = phi i32 [ 698298832, %SBOX_INIT_1_end ], [ %P23, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 236 'phi' 'P5596650' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%P4595646 = phi i32 [ -1542899678, %SBOX_INIT_1_end ], [ %P22, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 237 'phi' 'P4595646' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%P3594642 = phi i32 [ 57701188, %SBOX_INIT_1_end ], [ %P21, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 238 'phi' 'P3594642' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%P2593638 = phi i32 [ 320440878, %SBOX_INIT_1_end ], [ %P20, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 239 'phi' 'P2593638' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%P1592634 = phi i32 [ -2052912941, %SBOX_INIT_1_end ], [ %P19, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 240 'phi' 'P1592634' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%P591630 = phi i32 [ 608135816, %SBOX_INIT_1_end ], [ %P18, %XOR_PARRAY_1_end ]" [blowfish.cpp:178]   --->   Operation 241 'phi' 'P591630' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%i2_0 = phi i5 [ 0, %SBOX_INIT_1_end ], [ %i_2, %XOR_PARRAY_1_end ]"   --->   Operation 242 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (1.36ns)   --->   "%icmp_ln171 = icmp eq i5 %i2_0, -14" [blowfish.cpp:171]   --->   Operation 243 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 244 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i2_0, 1" [blowfish.cpp:171]   --->   Operation 245 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %.preheader47.preheader, label %XOR_PARRAY_1_begin" [blowfish.cpp:171]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [blowfish.cpp:171]   --->   Operation 247 'specloopname' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str8)" [blowfish.cpp:171]   --->   Operation 248 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i2_0, i2 0)" [blowfish.cpp:175]   --->   Operation 249 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (1.76ns)   --->   "br label %8" [blowfish.cpp:174]   --->   Operation 250 'br' <Predicate = (!icmp_ln171)> <Delay = 1.76>
ST_14 : Operation 251 [1/1] (1.76ns)   --->   "br label %.preheader47" [blowfish.cpp:186]   --->   Operation 251 'br' <Predicate = (icmp_ln171)> <Delay = 1.76>

State 15 <SV = 6> <Delay = 7.14>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%data_0 = phi i32 [ 0, %XOR_PARRAY_1_begin ], [ %data, %XOR_PARRAY_2 ]"   --->   Operation 252 'phi' 'data_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%j3_0 = phi i3 [ 0, %XOR_PARRAY_1_begin ], [ %j, %XOR_PARRAY_2 ]"   --->   Operation 253 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (1.13ns)   --->   "%icmp_ln174 = icmp eq i3 %j3_0, -4" [blowfish.cpp:174]   --->   Operation 254 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 255 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (1.65ns)   --->   "%j = add i3 %j3_0, 1" [blowfish.cpp:174]   --->   Operation 256 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %XOR_PARRAY_1_end, label %XOR_PARRAY_2" [blowfish.cpp:174]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i3 %j3_0 to i7" [blowfish.cpp:174]   --->   Operation 258 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_15 : Operation 259 [1/1] (1.87ns)   --->   "%add_ln175 = add i7 %zext_ln174, %shl_ln" [blowfish.cpp:175]   --->   Operation 259 'add' 'add_ln175' <Predicate = (!icmp_ln174)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i7 %add_ln175 to i64" [blowfish.cpp:175]   --->   Operation 260 'zext' 'zext_ln175' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_15 : Operation 261 [11/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 261 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 5.27>
ST_16 : Operation 262 [10/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 262 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 5.27>
ST_17 : Operation 263 [9/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 263 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 5.27>
ST_18 : Operation 264 [8/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 264 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 5.27>
ST_19 : Operation 265 [7/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 265 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 5.27>
ST_20 : Operation 266 [6/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 266 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 5.27>
ST_21 : Operation 267 [5/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 267 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 5.27>
ST_22 : Operation 268 [4/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 268 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 5.27>
ST_23 : Operation 269 [3/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 269 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 5.27>
ST_24 : Operation 270 [2/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 270 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 7.59>
ST_25 : Operation 271 [1/11] (5.27ns)   --->   "%urem_ln175 = urem i64 %zext_ln175, %key_size_read" [blowfish.cpp:175]   --->   Operation 271 'urem' 'urem_ln175' <Predicate = (!icmp_ln174)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 10> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%currentIndex = trunc i64 %urem_ln175 to i32" [blowfish.cpp:175]   --->   Operation 272 'trunc' 'currentIndex' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i32 %currentIndex to i64" [blowfish.cpp:176]   --->   Operation 273 'zext' 'zext_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%key_addr = getelementptr [56 x i8]* %key, i64 0, i64 %zext_ln176" [blowfish.cpp:176]   --->   Operation 274 'getelementptr' 'key_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_25 : Operation 275 [2/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [blowfish.cpp:176]   --->   Operation 275 'load' 'key_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 26 <SV = 17> <Delay = 2.32>
ST_26 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind" [blowfish.cpp:174]   --->   Operation 276 'specloopname' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_26 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9)" [blowfish.cpp:174]   --->   Operation 277 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_26 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [blowfish.cpp:175]   --->   Operation 278 'specpipeline' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_26 : Operation 279 [1/2] (2.32ns)   --->   "%key_load = load i8* %key_addr, align 1" [blowfish.cpp:176]   --->   Operation 279 'load' 'key_load' <Predicate = (!icmp_ln174)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i32 %data_0 to i24" [blowfish.cpp:176]   --->   Operation 280 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%data = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln176, i8 %key_load)" [blowfish.cpp:176]   --->   Operation 281 'bitconcatenate' 'data' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp_9)" [blowfish.cpp:177]   --->   Operation 282 'specregionend' 'empty_58' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "br label %8" [blowfish.cpp:174]   --->   Operation 283 'br' <Predicate = (!icmp_ln174)> <Delay = 0.00>

State 27 <SV = 7> <Delay = 7.03>
ST_27 : Operation 284 [1/1] (2.84ns)   --->   "%tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.18i32.i5(i32 %empty_55, i32 %empty_54, i32 %empty_53, i32 %empty_52, i32 %empty_51, i32 %empty_50, i32 %empty_49, i32 %empty_48, i32 %empty_47, i32 %empty_46, i32 %empty_45, i32 %empty_44, i32 %empty_43, i32 %empty_42, i32 %empty_41, i32 %empty_40, i32 %empty_39, i32 %empty_38, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 284 'mux' 'tmp_8' <Predicate = true> <Delay = 2.84> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 285 [1/1] (0.99ns)   --->   "%xor_ln178 = xor i32 %tmp_8, %data_0" [blowfish.cpp:178]   --->   Operation 285 'xor' 'xor_ln178' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (3.20ns)   --->   "%P18 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %xor_ln178, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i32 %P591630, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 286 'mux' 'P18' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 287 [1/1] (3.20ns)   --->   "%P19 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P1592634, i32 %xor_ln178, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i32 %P1592634, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 287 'mux' 'P19' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (3.20ns)   --->   "%P20 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P2593638, i32 %P2593638, i32 %xor_ln178, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i32 %P2593638, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 288 'mux' 'P20' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 289 [1/1] (3.20ns)   --->   "%P21 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %xor_ln178, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i32 %P3594642, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 289 'mux' 'P21' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 290 [1/1] (3.20ns)   --->   "%P22 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %xor_ln178, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i32 %P4595646, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 290 'mux' 'P22' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (3.20ns)   --->   "%P23 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %xor_ln178, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i32 %P5596650, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 291 'mux' 'P23' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 292 [1/1] (3.20ns)   --->   "%P24 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %xor_ln178, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i32 %P6597654, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 292 'mux' 'P24' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 293 [1/1] (3.20ns)   --->   "%P25 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %xor_ln178, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i32 %P7598658, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 293 'mux' 'P25' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 294 [1/1] (3.20ns)   --->   "%P26 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %xor_ln178, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i32 %P8599662, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 294 'mux' 'P26' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 295 [1/1] (3.20ns)   --->   "%P27 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %xor_ln178, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i32 %P9600666, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 295 'mux' 'P27' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 296 [1/1] (3.20ns)   --->   "%P28 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %xor_ln178, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i32 %P10601670, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 296 'mux' 'P28' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (3.20ns)   --->   "%P29 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %xor_ln178, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i32 %P11602674, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 297 'mux' 'P29' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 298 [1/1] (3.20ns)   --->   "%P30 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %xor_ln178, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i32 %P12603678, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 298 'mux' 'P30' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (3.20ns)   --->   "%P31 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %xor_ln178, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i32 %P13604682, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 299 'mux' 'P31' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 300 [1/1] (3.20ns)   --->   "%P32 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %xor_ln178, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i32 %P14605686, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 300 'mux' 'P32' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 301 [1/1] (3.20ns)   --->   "%P33 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %xor_ln178, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i32 %P15606690, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 301 'mux' 'P33' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 302 [1/1] (3.20ns)   --->   "%P34 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %xor_ln178, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i32 %P16607694, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 302 'mux' 'P34' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 303 [1/1] (3.20ns)   --->   "%P35 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %P17608698, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 303 'mux' 'P35' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 304 [1/1] (3.20ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %xor_ln178, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i32 %empty_55, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 304 'mux' 'tmp_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 305 [1/1] (3.20ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_54, i32 %xor_ln178, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i32 %empty_54, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 305 'mux' 'tmp_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 306 [1/1] (3.20ns)   --->   "%tmp_s = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_53, i32 %empty_53, i32 %xor_ln178, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i32 %empty_53, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 306 'mux' 'tmp_s' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 307 [1/1] (3.20ns)   --->   "%tmp_10 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %xor_ln178, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i32 %empty_52, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 307 'mux' 'tmp_10' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 308 [1/1] (3.20ns)   --->   "%tmp_11 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %xor_ln178, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i32 %empty_51, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 308 'mux' 'tmp_11' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 309 [1/1] (3.20ns)   --->   "%tmp_12 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %xor_ln178, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i32 %empty_50, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 309 'mux' 'tmp_12' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 310 [1/1] (3.20ns)   --->   "%tmp_13 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %xor_ln178, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i32 %empty_49, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 310 'mux' 'tmp_13' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 311 [1/1] (3.20ns)   --->   "%tmp_14 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %xor_ln178, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i32 %empty_48, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 311 'mux' 'tmp_14' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 312 [1/1] (3.20ns)   --->   "%tmp_15 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %xor_ln178, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i32 %empty_47, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 312 'mux' 'tmp_15' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 313 [1/1] (3.20ns)   --->   "%tmp_16 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %xor_ln178, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i32 %empty_46, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 313 'mux' 'tmp_16' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 314 [1/1] (3.20ns)   --->   "%tmp_17 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %xor_ln178, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i32 %empty_45, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 314 'mux' 'tmp_17' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 315 [1/1] (3.20ns)   --->   "%tmp_18 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %xor_ln178, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i32 %empty_44, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 315 'mux' 'tmp_18' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 316 [1/1] (3.20ns)   --->   "%tmp_19 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %xor_ln178, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i32 %empty_43, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 316 'mux' 'tmp_19' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 317 [1/1] (3.20ns)   --->   "%tmp_20 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %xor_ln178, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i32 %empty_42, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 317 'mux' 'tmp_20' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 318 [1/1] (3.20ns)   --->   "%tmp_21 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %xor_ln178, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i32 %empty_41, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 318 'mux' 'tmp_21' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 319 [1/1] (3.20ns)   --->   "%tmp_22 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %xor_ln178, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i32 %empty_40, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 319 'mux' 'tmp_22' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 320 [1/1] (3.20ns)   --->   "%tmp_23 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %xor_ln178, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i32 %empty_39, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 320 'mux' 'tmp_23' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 321 [1/1] (3.20ns)   --->   "%tmp_24 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %empty_38, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 321 'mux' 'tmp_24' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 322 [1/1] (3.20ns)   --->   "%P_17_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %P_17_0, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i32 %xor_ln178, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 322 'mux' 'P_17_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 323 [1/1] (3.20ns)   --->   "%P_16_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %xor_ln178, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i32 %P_16_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 323 'mux' 'P_16_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 324 [1/1] (3.20ns)   --->   "%P_0_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %xor_ln178, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i32 %P_0_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 324 'mux' 'P_0_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 325 [1/1] (3.20ns)   --->   "%P_15_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %xor_ln178, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i32 %P_15_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 325 'mux' 'P_15_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 326 [1/1] (3.20ns)   --->   "%P_14_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %xor_ln178, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i32 %P_14_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 326 'mux' 'P_14_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 327 [1/1] (3.20ns)   --->   "%P_1_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_1_0, i32 %xor_ln178, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i32 %P_1_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 327 'mux' 'P_1_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 328 [1/1] (3.20ns)   --->   "%P_13_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %xor_ln178, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i32 %P_13_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 328 'mux' 'P_13_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 329 [1/1] (3.20ns)   --->   "%P_12_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %xor_ln178, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i32 %P_12_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 329 'mux' 'P_12_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 330 [1/1] (3.20ns)   --->   "%P_2_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_2_0, i32 %P_2_0, i32 %xor_ln178, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i32 %P_2_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 330 'mux' 'P_2_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 331 [1/1] (3.20ns)   --->   "%P_11_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %xor_ln178, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i32 %P_11_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 331 'mux' 'P_11_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 332 [1/1] (3.20ns)   --->   "%P_10_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %xor_ln178, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i32 %P_10_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 332 'mux' 'P_10_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 333 [1/1] (3.20ns)   --->   "%P_3_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %xor_ln178, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i32 %P_3_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 333 'mux' 'P_3_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 334 [1/1] (3.20ns)   --->   "%P_9_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %xor_ln178, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i32 %P_9_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 334 'mux' 'P_9_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 335 [1/1] (3.20ns)   --->   "%P_8_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %xor_ln178, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i32 %P_8_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 335 'mux' 'P_8_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 336 [1/1] (3.20ns)   --->   "%P_4_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %xor_ln178, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i32 %P_4_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 336 'mux' 'P_4_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 337 [1/1] (3.20ns)   --->   "%P_7_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %xor_ln178, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i32 %P_7_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 337 'mux' 'P_7_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 338 [1/1] (3.20ns)   --->   "%P_6_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %xor_ln178, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i32 %P_6_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 338 'mux' 'P_6_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 339 [1/1] (3.20ns)   --->   "%P_5_1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %xor_ln178, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i32 %P_5_0, i5 %i2_0)" [blowfish.cpp:178]   --->   Operation 339 'mux' 'P_5_1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str8, i32 %tmp_6)" [blowfish.cpp:179]   --->   Operation 340 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 341 [1/1] (0.00ns)   --->   "br label %.preheader1" [blowfish.cpp:171]   --->   Operation 341 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 6> <Delay = 3.53>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "%P_5_write_assign = phi i32 [ %P_5_3, %branch18 ], [ %P_5_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 342 'phi' 'P_5_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 343 [1/1] (0.00ns)   --->   "%P_6_write_assign = phi i32 [ %P_6_3, %branch18 ], [ %P_6_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 343 'phi' 'P_6_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 344 [1/1] (0.00ns)   --->   "%P_7_write_assign = phi i32 [ %P_7_3, %branch18 ], [ %P_7_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 344 'phi' 'P_7_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 345 [1/1] (0.00ns)   --->   "%P_4_write_assign = phi i32 [ %P_4_3, %branch18 ], [ %P_4_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 345 'phi' 'P_4_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 346 [1/1] (0.00ns)   --->   "%P_8_write_assign = phi i32 [ %P_8_3, %branch18 ], [ %P_8_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 346 'phi' 'P_8_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%P_9_write_assign = phi i32 [ %P_9_3, %branch18 ], [ %P_9_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 347 'phi' 'P_9_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%P_3_write_assign = phi i32 [ %P_3_3, %branch18 ], [ %P_3_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 348 'phi' 'P_3_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "%P_10_write_assign = phi i32 [ %P_10_3, %branch18 ], [ %P_10_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 349 'phi' 'P_10_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (0.00ns)   --->   "%P_11_write_assign = phi i32 [ %P_11_3, %branch18 ], [ %P_11_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 350 'phi' 'P_11_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%P_2_write_assign = phi i32 [ %P_2_3, %branch18 ], [ %P_2_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 351 'phi' 'P_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%P_12_write_assign = phi i32 [ %P_12_3, %branch18 ], [ %P_12_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 352 'phi' 'P_12_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.00ns)   --->   "%P_13_write_assign = phi i32 [ %P_13_3, %branch18 ], [ %P_13_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 353 'phi' 'P_13_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%P_1_write_assign = phi i32 [ %P_1_3, %branch18 ], [ %P_1_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 354 'phi' 'P_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (0.00ns)   --->   "%P_14_write_assign = phi i32 [ %P_14_3, %branch18 ], [ %P_14_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 355 'phi' 'P_14_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "%P_15_write_assign = phi i32 [ %P_15_3, %branch18 ], [ %P_15_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 356 'phi' 'P_15_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (0.00ns)   --->   "%P_0_write_assign = phi i32 [ %P_0_3, %branch18 ], [ %P_0_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 357 'phi' 'P_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "%P_16_write_assign = phi i32 [ %P_16_3, %branch18 ], [ %P_16_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 358 'phi' 'P_16_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%P_17_write_assign = phi i32 [ %P_17_3, %branch18 ], [ %P_17_0, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 359 'phi' 'P_17_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%P17608 = phi i32 [ %P17, %branch18 ], [ %P17608698, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 360 'phi' 'P17608' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (0.00ns)   --->   "%P16607 = phi i32 [ %P8, %branch18 ], [ %P16607694, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 361 'phi' 'P16607' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 362 [1/1] (0.00ns)   --->   "%P15606 = phi i32 [ %P16, %branch18 ], [ %P15606690, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 362 'phi' 'P15606' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%P14605 = phi i32 [ %P7, %branch18 ], [ %P14605686, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 363 'phi' 'P14605' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "%P13604 = phi i32 [ %P15, %branch18 ], [ %P13604682, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 364 'phi' 'P13604' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (0.00ns)   --->   "%P12603 = phi i32 [ %P6, %branch18 ], [ %P12603678, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 365 'phi' 'P12603' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "%P11602 = phi i32 [ %P14, %branch18 ], [ %P11602674, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 366 'phi' 'P11602' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (0.00ns)   --->   "%P10601 = phi i32 [ %P5, %branch18 ], [ %P10601670, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 367 'phi' 'P10601' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 368 [1/1] (0.00ns)   --->   "%P9600 = phi i32 [ %P13, %branch18 ], [ %P9600666, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 368 'phi' 'P9600' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 369 [1/1] (0.00ns)   --->   "%P8599 = phi i32 [ %P4, %branch18 ], [ %P8599662, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 369 'phi' 'P8599' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 370 [1/1] (0.00ns)   --->   "%P7598 = phi i32 [ %P12, %branch18 ], [ %P7598658, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 370 'phi' 'P7598' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 371 [1/1] (0.00ns)   --->   "%P6597 = phi i32 [ %P3, %branch18 ], [ %P6597654, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 371 'phi' 'P6597' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 372 [1/1] (0.00ns)   --->   "%P5596 = phi i32 [ %P11, %branch18 ], [ %P5596650, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 372 'phi' 'P5596' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 373 [1/1] (0.00ns)   --->   "%P4595 = phi i32 [ %P2, %branch18 ], [ %P4595646, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 373 'phi' 'P4595' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 374 [1/1] (0.00ns)   --->   "%P3594 = phi i32 [ %P10, %branch18 ], [ %P3594642, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 374 'phi' 'P3594' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 375 [1/1] (0.00ns)   --->   "%P2593 = phi i32 [ %P1, %branch18 ], [ %P2593638, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 375 'phi' 'P2593' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 376 [1/1] (0.00ns)   --->   "%P1592 = phi i32 [ %P9, %branch18 ], [ %P1592634, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 376 'phi' 'P1592' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 377 [1/1] (0.00ns)   --->   "%P591 = phi i32 [ %P, %branch18 ], [ %P591630, %.preheader47.preheader ]" [blowfish.cpp:187]   --->   Operation 377 'phi' 'P591' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (0.00ns)   --->   "%right_0 = phi i32 [ %right, %branch18 ], [ 0, %.preheader47.preheader ]"   --->   Operation 378 'phi' 'right_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (0.00ns)   --->   "%left_0 = phi i32 [ %left, %branch18 ], [ 0, %.preheader47.preheader ]"   --->   Operation 379 'phi' 'left_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%i4_0 = phi i5 [ %i_1, %branch18 ], [ 0, %.preheader47.preheader ]"   --->   Operation 380 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 381 [1/1] (1.36ns)   --->   "%icmp_ln186 = icmp ult i5 %i4_0, -14" [blowfish.cpp:186]   --->   Operation 381 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 382 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 382 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %branch18, label %.preheader.preheader" [blowfish.cpp:186]   --->   Operation 383 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [2/2] (3.53ns)   --->   "%call_ret = call fastcc { i32, i32 } @Encrypt_SetKey(i32 %left_0, i32 %right_0, i32 %P591, i32 %P1592, i32 %P2593, i32 %P3594, i32 %P4595, i32 %P5596, i32 %P6597, i32 %P7598, i32 %P8599, i32 %P9600, i32 %P10601, i32 %P11602, i32 %P12603, i32 %P13604, i32 %P14605, i32 %P15606, i32 %P16607, i32 %P17608, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:187]   --->   Operation 384 'call' 'call_ret' <Predicate = (icmp_ln186)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%left_1 = alloca i32"   --->   Operation 385 'alloca' 'left_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%right_1 = alloca i32"   --->   Operation 386 'alloca' 'right_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (1.76ns)   --->   "store i32 %right_0, i32* %right_1" [blowfish.cpp:194]   --->   Operation 387 'store' <Predicate = (!icmp_ln186)> <Delay = 1.76>
ST_28 : Operation 388 [1/1] (1.76ns)   --->   "store i32 %left_0, i32* %left_1" [blowfish.cpp:194]   --->   Operation 388 'store' <Predicate = (!icmp_ln186)> <Delay = 1.76>
ST_28 : Operation 389 [1/1] (1.76ns)   --->   "br label %.preheader" [blowfish.cpp:194]   --->   Operation 389 'br' <Predicate = (!icmp_ln186)> <Delay = 1.76>

State 29 <SV = 7> <Delay = 4.19>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str10) nounwind" [blowfish.cpp:186]   --->   Operation 390 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/2] (0.99ns)   --->   "%call_ret = call fastcc { i32, i32 } @Encrypt_SetKey(i32 %left_0, i32 %right_0, i32 %P591, i32 %P1592, i32 %P2593, i32 %P3594, i32 %P4595, i32 %P5596, i32 %P6597, i32 %P7598, i32 %P8599, i32 %P9600, i32 %P10601, i32 %P11602, i32 %P12603, i32 %P13604, i32 %P14605, i32 %P15606, i32 %P16607, i32 %P17608, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:187]   --->   Operation 391 'call' 'call_ret' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 392 [1/1] (0.00ns)   --->   "%left = extractvalue { i32, i32 } %call_ret, 0" [blowfish.cpp:187]   --->   Operation 392 'extractvalue' 'left' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%right = extractvalue { i32, i32 } %call_ret, 1" [blowfish.cpp:187]   --->   Operation 393 'extractvalue' 'right' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (3.20ns)   --->   "%P = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %left, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i32 %P591, i5 %i4_0)" [blowfish.cpp:187]   --->   Operation 394 'mux' 'P' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [1/1] (3.20ns)   --->   "%P1 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P2593, i32 %P2593, i32 %left, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i32 %P2593, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 395 'mux' 'P1' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 396 [1/1] (3.20ns)   --->   "%P2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %left, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i32 %P4595, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 396 'mux' 'P2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (3.20ns)   --->   "%P3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %left, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i32 %P6597, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 397 'mux' 'P3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/1] (3.20ns)   --->   "%P4 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %left, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i32 %P8599, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 398 'mux' 'P4' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [1/1] (3.20ns)   --->   "%P5 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %left, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i32 %P10601, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 399 'mux' 'P5' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (3.20ns)   --->   "%P6 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %left, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i32 %P12603, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 400 'mux' 'P6' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/1] (3.20ns)   --->   "%P7 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %left, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i32 %P14605, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 401 'mux' 'P7' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 402 [1/1] (3.20ns)   --->   "%P8 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P16607, i32 %left, i32 %P16607, i32 %left, i32 %P16607, i32 %left, i32 %P16607, i32 %left, i32 %P16607, i32 %left, i32 %P16607, i32 %left, i32 %P16607, i32 %left, i32 %P16607, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 402 'mux' 'P8' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [1/1] (3.20ns)   --->   "%P_16_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_16_write_assign, i32 %left, i32 %P_16_write_assign, i32 %left, i32 %P_16_write_assign, i32 %left, i32 %P_16_write_assign, i32 %left, i32 %P_16_write_assign, i32 %left, i32 %P_16_write_assign, i32 %left, i32 %P_16_write_assign, i32 %left, i32 %P_16_write_assign, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i32 %left, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 403 'mux' 'P_16_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 404 [1/1] (3.20ns)   --->   "%P_0_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %left, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i32 %P_0_write_assign, i5 %i4_0)" [blowfish.cpp:187]   --->   Operation 404 'mux' 'P_0_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [1/1] (3.20ns)   --->   "%P_14_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %left, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i32 %P_14_write_assign, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 405 'mux' 'P_14_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 406 [1/1] (3.20ns)   --->   "%P_12_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %left, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i32 %P_12_write_assign, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 406 'mux' 'P_12_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 407 [1/1] (3.20ns)   --->   "%P_2_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %left, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i32 %P_2_write_assign, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 407 'mux' 'P_2_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 408 [1/1] (3.20ns)   --->   "%P_10_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %left, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i32 %P_10_write_assign, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 408 'mux' 'P_10_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 409 [1/1] (3.20ns)   --->   "%P_8_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %left, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i32 %P_8_write_assign, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 409 'mux' 'P_8_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 410 [1/1] (3.20ns)   --->   "%P_4_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %left, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i32 %P_4_write_assign, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 410 'mux' 'P_4_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [1/1] (3.20ns)   --->   "%P_6_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %left, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i32 %P_6_write_assign, i5 %i4_0)" [blowfish.cpp:178]   --->   Operation 411 'mux' 'P_6_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [1/1] (0.00ns)   --->   "%or_ln189 = or i5 %i4_0, 1" [blowfish.cpp:189]   --->   Operation 412 'or' 'or_ln189' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 413 [1/1] (3.20ns)   --->   "%P9 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P1592, i32 %right, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i32 %P1592, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 413 'mux' 'P9' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [1/1] (3.20ns)   --->   "%P10 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P3594, i32 %P3594, i32 %P3594, i32 %right, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i32 %P3594, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 414 'mux' 'P10' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [1/1] (3.20ns)   --->   "%P11 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %right, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i32 %P5596, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 415 'mux' 'P11' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 416 [1/1] (3.20ns)   --->   "%P12 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %right, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i32 %P7598, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 416 'mux' 'P12' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [1/1] (3.20ns)   --->   "%P13 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %right, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i32 %P9600, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 417 'mux' 'P13' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 418 [1/1] (3.20ns)   --->   "%P14 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %right, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i32 %P11602, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 418 'mux' 'P14' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 419 [1/1] (3.20ns)   --->   "%P15 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %right, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i32 %P13604, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 419 'mux' 'P15' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 420 [1/1] (3.20ns)   --->   "%P16 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %right, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i32 %P15606, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 420 'mux' 'P16' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 421 [1/1] (3.20ns)   --->   "%P17 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %right, i32 %P17608, i32 %right, i32 %P17608, i32 %right, i32 %P17608, i32 %right, i32 %P17608, i32 %right, i32 %P17608, i32 %right, i32 %P17608, i32 %right, i32 %P17608, i32 %right, i32 %P17608, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i5 %or_ln189)" [blowfish.cpp:187]   --->   Operation 421 'mux' 'P17' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 422 [1/1] (3.20ns)   --->   "%P_17_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %right, i32 %P_17_write_assign, i32 %right, i32 %P_17_write_assign, i32 %right, i32 %P_17_write_assign, i32 %right, i32 %P_17_write_assign, i32 %right, i32 %P_17_write_assign, i32 %right, i32 %P_17_write_assign, i32 %right, i32 %P_17_write_assign, i32 %right, i32 %P_17_write_assign, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i32 %right, i5 %or_ln189)" [blowfish.cpp:187]   --->   Operation 422 'mux' 'P_17_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 423 [1/1] (3.20ns)   --->   "%P_15_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %right, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i32 %P_15_write_assign, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 423 'mux' 'P_15_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 424 [1/1] (3.20ns)   --->   "%P_1_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_1_write_assign, i32 %right, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i32 %P_1_write_assign, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 424 'mux' 'P_1_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 425 [1/1] (3.20ns)   --->   "%P_13_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %right, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i32 %P_13_write_assign, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 425 'mux' 'P_13_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 426 [1/1] (3.20ns)   --->   "%P_11_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %right, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i32 %P_11_write_assign, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 426 'mux' 'P_11_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 427 [1/1] (3.20ns)   --->   "%P_3_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %right, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i32 %P_3_write_assign, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 427 'mux' 'P_3_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [1/1] (3.20ns)   --->   "%P_9_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %right, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i32 %P_9_write_assign, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 428 'mux' 'P_9_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 429 [1/1] (3.20ns)   --->   "%P_7_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %right, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i32 %P_7_write_assign, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 429 'mux' 'P_7_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 430 [1/1] (3.20ns)   --->   "%P_5_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %right, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i32 %P_5_write_assign, i5 %or_ln189)" [blowfish.cpp:178]   --->   Operation 430 'mux' 'P_5_3' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 431 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i4_0, 2" [blowfish.cpp:186]   --->   Operation 431 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 432 [1/1] (0.00ns)   --->   "br label %.preheader47" [blowfish.cpp:186]   --->   Operation 432 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 7> <Delay = 2.12>
ST_30 : Operation 433 [1/1] (0.00ns)   --->   "%i5_0 = phi i3 [ %i, %GENERATE_SBOX_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 433 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 434 [1/1] (1.13ns)   --->   "%icmp_ln194 = icmp eq i3 %i5_0, -4" [blowfish.cpp:194]   --->   Operation 434 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 435 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 435 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 436 [1/1] (1.65ns)   --->   "%i = add i3 %i5_0, 1" [blowfish.cpp:194]   --->   Operation 436 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "br i1 %icmp_ln194, label %12, label %GENERATE_SBOX_1_begin" [blowfish.cpp:194]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind" [blowfish.cpp:194]   --->   Operation 438 'specloopname' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)" [blowfish.cpp:194]   --->   Operation 439 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i3 %i5_0 to i2" [blowfish.cpp:198]   --->   Operation 440 'trunc' 'trunc_ln198' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 441 [1/1] (1.76ns)   --->   "br label %9" [blowfish.cpp:196]   --->   Operation 441 'br' <Predicate = (!icmp_ln194)> <Delay = 1.76>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %P_0_write_assign, 0" [blowfish.cpp:202]   --->   Operation 442 'insertvalue' 'mrv' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %P_1_write_assign, 1" [blowfish.cpp:202]   --->   Operation 443 'insertvalue' 'mrv_1' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %P_2_write_assign, 2" [blowfish.cpp:202]   --->   Operation 444 'insertvalue' 'mrv_2' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 445 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %P_3_write_assign, 3" [blowfish.cpp:202]   --->   Operation 445 'insertvalue' 'mrv_3' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 446 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %P_4_write_assign, 4" [blowfish.cpp:202]   --->   Operation 446 'insertvalue' 'mrv_4' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 447 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %P_5_write_assign, 5" [blowfish.cpp:202]   --->   Operation 447 'insertvalue' 'mrv_5' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 448 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %P_6_write_assign, 6" [blowfish.cpp:202]   --->   Operation 448 'insertvalue' 'mrv_6' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 449 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %P_7_write_assign, 7" [blowfish.cpp:202]   --->   Operation 449 'insertvalue' 'mrv_7' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 450 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %P_8_write_assign, 8" [blowfish.cpp:202]   --->   Operation 450 'insertvalue' 'mrv_8' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 451 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %P_9_write_assign, 9" [blowfish.cpp:202]   --->   Operation 451 'insertvalue' 'mrv_9' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 452 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %P_10_write_assign, 10" [blowfish.cpp:202]   --->   Operation 452 'insertvalue' 'mrv_s' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 453 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %P_11_write_assign, 11" [blowfish.cpp:202]   --->   Operation 453 'insertvalue' 'mrv_10' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 454 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %P_12_write_assign, 12" [blowfish.cpp:202]   --->   Operation 454 'insertvalue' 'mrv_11' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 455 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11, i32 %P_13_write_assign, 13" [blowfish.cpp:202]   --->   Operation 455 'insertvalue' 'mrv_12' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 456 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %P_14_write_assign, 14" [blowfish.cpp:202]   --->   Operation 456 'insertvalue' 'mrv_13' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 457 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13, i32 %P_15_write_assign, 15" [blowfish.cpp:202]   --->   Operation 457 'insertvalue' 'mrv_14' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 458 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_14, i32 %P_16_write_assign, 16" [blowfish.cpp:202]   --->   Operation 458 'insertvalue' 'mrv_15' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 459 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_15, i32 %P_17_write_assign, 17" [blowfish.cpp:202]   --->   Operation 459 'insertvalue' 'mrv_16' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_30 : Operation 460 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_16" [blowfish.cpp:202]   --->   Operation 460 'ret' <Predicate = (icmp_ln194)> <Delay = 0.00>

State 31 <SV = 8> <Delay = 3.53>
ST_31 : Operation 461 [1/1] (0.00ns)   --->   "%j6_0 = phi i9 [ 0, %GENERATE_SBOX_1_begin ], [ %j_1, %11 ]"   --->   Operation 461 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j6_0, i32 8)" [blowfish.cpp:196]   --->   Operation 462 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 463 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 463 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 464 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %GENERATE_SBOX_1_end, label %10" [blowfish.cpp:196]   --->   Operation 464 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 465 [1/1] (0.00ns)   --->   "%left_1_load = load i32* %left_1" [blowfish.cpp:197]   --->   Operation 465 'load' 'left_1_load' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_31 : Operation 466 [1/1] (0.00ns)   --->   "%right_1_load = load i32* %right_1" [blowfish.cpp:197]   --->   Operation 466 'load' 'right_1_load' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_31 : Operation 467 [2/2] (3.53ns)   --->   "%call_ret2 = call fastcc { i32, i32 } @Encrypt_SetKey(i32 %left_1_load, i32 %right_1_load, i32 %P591, i32 %P1592, i32 %P2593, i32 %P3594, i32 %P4595, i32 %P5596, i32 %P6597, i32 %P7598, i32 %P8599, i32 %P9600, i32 %P10601, i32 %P11602, i32 %P12603, i32 %P13604, i32 %P14605, i32 %P15606, i32 %P16607, i32 %P17608, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:197]   --->   Operation 467 'call' 'call_ret2' <Predicate = (!tmp_25)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 468 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp_7)" [blowfish.cpp:201]   --->   Operation 468 'specregionend' 'empty_63' <Predicate = (tmp_25)> <Delay = 0.00>
ST_31 : Operation 469 [1/1] (0.00ns)   --->   "br label %.preheader" [blowfish.cpp:194]   --->   Operation 469 'br' <Predicate = (tmp_25)> <Delay = 0.00>

State 32 <SV = 9> <Delay = 1.30>
ST_32 : Operation 470 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str12) nounwind" [blowfish.cpp:196]   --->   Operation 470 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 471 [1/2] (0.99ns)   --->   "%call_ret2 = call fastcc { i32, i32 } @Encrypt_SetKey(i32 %left_1_load, i32 %right_1_load, i32 %P591, i32 %P1592, i32 %P2593, i32 %P3594, i32 %P4595, i32 %P5596, i32 %P6597, i32 %P7598, i32 %P8599, i32 %P9600, i32 %P10601, i32 %P11602, i32 %P12603, i32 %P13604, i32 %P14605, i32 %P15606, i32 %P16607, i32 %P17608, [256 x i32]* %S_0, [256 x i32]* %S_1, [256 x i32]* %S_2, [256 x i32]* %S_3)" [blowfish.cpp:197]   --->   Operation 471 'call' 'call_ret2' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 472 [1/1] (0.00ns)   --->   "%left_2 = extractvalue { i32, i32 } %call_ret2, 0" [blowfish.cpp:197]   --->   Operation 472 'extractvalue' 'left_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%right_2 = extractvalue { i32, i32 } %call_ret2, 1" [blowfish.cpp:197]   --->   Operation 473 'extractvalue' 'right_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i9 %j6_0 to i64" [blowfish.cpp:198]   --->   Operation 474 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 475 [1/1] (0.00ns)   --->   "%S_0_addr_4 = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln198" [blowfish.cpp:198]   --->   Operation 475 'getelementptr' 'S_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 476 [1/1] (0.00ns)   --->   "%S_1_addr_4 = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln198" [blowfish.cpp:198]   --->   Operation 476 'getelementptr' 'S_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 477 [1/1] (0.00ns)   --->   "%S_2_addr_4 = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln198" [blowfish.cpp:198]   --->   Operation 477 'getelementptr' 'S_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 478 [1/1] (0.00ns)   --->   "%S_3_addr_4 = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln198" [blowfish.cpp:198]   --->   Operation 478 'getelementptr' 'S_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i9 %j6_0 to i8" [blowfish.cpp:196]   --->   Operation 479 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "%or_ln199 = or i8 %trunc_ln196, 1" [blowfish.cpp:199]   --->   Operation 480 'or' 'or_ln199' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i8 %or_ln199 to i64" [blowfish.cpp:199]   --->   Operation 481 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 482 [1/1] (0.00ns)   --->   "%S_0_addr_5 = getelementptr [256 x i32]* %S_0, i64 0, i64 %zext_ln199" [blowfish.cpp:199]   --->   Operation 482 'getelementptr' 'S_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 483 [1/1] (0.00ns)   --->   "%S_1_addr_5 = getelementptr [256 x i32]* %S_1, i64 0, i64 %zext_ln199" [blowfish.cpp:199]   --->   Operation 483 'getelementptr' 'S_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 484 [1/1] (0.00ns)   --->   "%S_2_addr_5 = getelementptr [256 x i32]* %S_2, i64 0, i64 %zext_ln199" [blowfish.cpp:199]   --->   Operation 484 'getelementptr' 'S_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 485 [1/1] (0.00ns)   --->   "%S_3_addr_5 = getelementptr [256 x i32]* %S_3, i64 0, i64 %zext_ln199" [blowfish.cpp:199]   --->   Operation 485 'getelementptr' 'S_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 486 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln198, label %branch61 [
    i2 0, label %branch58
    i2 1, label %branch59
    i2 -2, label %branch60
  ]" [blowfish.cpp:198]   --->   Operation 486 'switch' <Predicate = true> <Delay = 1.30>

State 33 <SV = 10> <Delay = 3.25>
ST_33 : Operation 487 [1/1] (3.25ns)   --->   "store i32 %left_2, i32* %S_2_addr_4, align 4" [blowfish.cpp:198]   --->   Operation 487 'store' <Predicate = (trunc_ln198 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 488 [1/1] (3.25ns)   --->   "store i32 %right_2, i32* %S_2_addr_5, align 4" [blowfish.cpp:199]   --->   Operation 488 'store' <Predicate = (trunc_ln198 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 489 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 489 'br' <Predicate = (trunc_ln198 == 2)> <Delay = 0.00>
ST_33 : Operation 490 [1/1] (3.25ns)   --->   "store i32 %left_2, i32* %S_1_addr_4, align 4" [blowfish.cpp:198]   --->   Operation 490 'store' <Predicate = (trunc_ln198 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 491 [1/1] (3.25ns)   --->   "store i32 %right_2, i32* %S_1_addr_5, align 4" [blowfish.cpp:199]   --->   Operation 491 'store' <Predicate = (trunc_ln198 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 492 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 492 'br' <Predicate = (trunc_ln198 == 1)> <Delay = 0.00>
ST_33 : Operation 493 [1/1] (3.25ns)   --->   "store i32 %left_2, i32* %S_0_addr_4, align 4" [blowfish.cpp:198]   --->   Operation 493 'store' <Predicate = (trunc_ln198 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 494 [1/1] (3.25ns)   --->   "store i32 %right_2, i32* %S_0_addr_5, align 4" [blowfish.cpp:199]   --->   Operation 494 'store' <Predicate = (trunc_ln198 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 495 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 495 'br' <Predicate = (trunc_ln198 == 0)> <Delay = 0.00>
ST_33 : Operation 496 [1/1] (3.25ns)   --->   "store i32 %left_2, i32* %S_3_addr_4, align 4" [blowfish.cpp:198]   --->   Operation 496 'store' <Predicate = (trunc_ln198 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 497 [1/1] (3.25ns)   --->   "store i32 %right_2, i32* %S_3_addr_5, align 4" [blowfish.cpp:199]   --->   Operation 497 'store' <Predicate = (trunc_ln198 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_33 : Operation 498 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 498 'br' <Predicate = (trunc_ln198 == 3)> <Delay = 0.00>
ST_33 : Operation 499 [1/1] (1.82ns)   --->   "%j_1 = add i9 %j6_0, 2" [blowfish.cpp:196]   --->   Operation 499 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 500 [1/1] (1.76ns)   --->   "store i32 %right_2, i32* %right_1" [blowfish.cpp:196]   --->   Operation 500 'store' <Predicate = true> <Delay = 1.76>
ST_33 : Operation 501 [1/1] (1.76ns)   --->   "store i32 %left_2, i32* %left_1" [blowfish.cpp:196]   --->   Operation 501 'store' <Predicate = true> <Delay = 1.76>
ST_33 : Operation 502 [1/1] (0.00ns)   --->   "br label %9" [blowfish.cpp:196]   --->   Operation 502 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_0_0', blowfish.cpp:162) with incoming values : ('add_ln162', blowfish.cpp:162) [19]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_0_0', blowfish.cpp:162) with incoming values : ('add_ln162', blowfish.cpp:162) [19]  (0 ns)
	'getelementptr' operation ('initial_sbox_0_addr', blowfish.cpp:163) [26]  (0 ns)
	'load' operation ('initial_sbox_0_load', blowfish.cpp:163) on array 'initial_sbox_0' [27]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_0_load', blowfish.cpp:163) on array 'initial_sbox_0' [27]  (3.25 ns)
	'store' operation ('store_ln163', blowfish.cpp:163) of variable 'initial_sbox_0_load', blowfish.cpp:163 on array 'S_0' [29]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_0_load_2', blowfish.cpp:163) on array 'initial_sbox_0' [40]  (3.25 ns)
	'store' operation ('store_ln163', blowfish.cpp:163) of variable 'initial_sbox_0_load_2', blowfish.cpp:163 on array 'S_0' [42]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_1_0', blowfish.cpp:162) with incoming values : ('add_ln162_1', blowfish.cpp:162) [56]  (0 ns)
	'getelementptr' operation ('initial_sbox_1_addr', blowfish.cpp:163) [63]  (0 ns)
	'load' operation ('initial_sbox_1_load', blowfish.cpp:163) on array 'initial_sbox_1' [64]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_1_load', blowfish.cpp:163) on array 'initial_sbox_1' [64]  (3.25 ns)
	'store' operation ('store_ln163', blowfish.cpp:163) of variable 'initial_sbox_1_load', blowfish.cpp:163 on array 'S_1' [66]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_1_load_2', blowfish.cpp:163) on array 'initial_sbox_1' [77]  (3.25 ns)
	'store' operation ('store_ln163', blowfish.cpp:163) of variable 'initial_sbox_1_load_2', blowfish.cpp:163 on array 'S_1' [79]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_2_0', blowfish.cpp:162) with incoming values : ('add_ln162_2', blowfish.cpp:162) [93]  (0 ns)
	'getelementptr' operation ('initial_sbox_2_addr', blowfish.cpp:163) [100]  (0 ns)
	'load' operation ('initial_sbox_2_load', blowfish.cpp:163) on array 'initial_sbox_2' [101]  (3.25 ns)

 <State 9>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_2_load', blowfish.cpp:163) on array 'initial_sbox_2' [101]  (3.25 ns)
	'store' operation ('store_ln163', blowfish.cpp:163) of variable 'initial_sbox_2_load', blowfish.cpp:163 on array 'S_2' [103]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_2_load_2', blowfish.cpp:163) on array 'initial_sbox_2' [114]  (3.25 ns)
	'store' operation ('store_ln163', blowfish.cpp:163) of variable 'initial_sbox_2_load_2', blowfish.cpp:163 on array 'S_2' [116]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j_0_3_0', blowfish.cpp:162) with incoming values : ('add_ln162_3', blowfish.cpp:162) [130]  (0 ns)
	'getelementptr' operation ('initial_sbox_3_addr', blowfish.cpp:163) [137]  (0 ns)
	'load' operation ('initial_sbox_3_load', blowfish.cpp:163) on array 'initial_sbox_3' [138]  (3.25 ns)

 <State 12>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_3_load', blowfish.cpp:163) on array 'initial_sbox_3' [138]  (3.25 ns)
	'store' operation ('store_ln163', blowfish.cpp:163) of variable 'initial_sbox_3_load', blowfish.cpp:163 on array 'S_3' [140]  (3.25 ns)

 <State 13>: 6.51ns
The critical path consists of the following:
	'load' operation ('initial_sbox_3_load_2', blowfish.cpp:163) on array 'initial_sbox_3' [151]  (3.25 ns)
	'store' operation ('store_ln163', blowfish.cpp:163) of variable 'initial_sbox_3_load_2', blowfish.cpp:163 on array 'S_3' [153]  (3.25 ns)

 <State 14>: 2.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln171', blowfish.cpp:171) [221]  (1.36 ns)
	blocking operation 0.993 ns on control path)

 <State 15>: 7.14ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', blowfish.cpp:174) [232]  (0 ns)
	'add' operation ('add_ln175', blowfish.cpp:175) [242]  (1.87 ns)
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)

 <State 25>: 7.59ns
The critical path consists of the following:
	'urem' operation ('urem_ln175', blowfish.cpp:175) [244]  (5.27 ns)
	'getelementptr' operation ('key_addr', blowfish.cpp:176) [247]  (0 ns)
	'load' operation ('key_load', blowfish.cpp:176) on array 'key' [248]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'load' operation ('key_load', blowfish.cpp:176) on array 'key' [248]  (2.32 ns)

 <State 27>: 7.04ns
The critical path consists of the following:
	'mux' operation ('tmp_8', blowfish.cpp:178) [254]  (2.84 ns)
	'xor' operation ('xor_ln178', blowfish.cpp:178) [255]  (0.993 ns)
	'mux' operation ('P18', blowfish.cpp:178) [256]  (3.21 ns)

 <State 28>: 3.54ns
The critical path consists of the following:
	'phi' operation ('P17608', blowfish.cpp:187) with incoming values : ('P35', blowfish.cpp:178) ('P17', blowfish.cpp:187) [333]  (0 ns)
	'call' operation ('call_ret', blowfish.cpp:187) to 'Encrypt_SetKey' [359]  (3.54 ns)

 <State 29>: 4.2ns
The critical path consists of the following:
	'call' operation ('call_ret', blowfish.cpp:187) to 'Encrypt_SetKey' [359]  (0.993 ns)
	'mux' operation ('P', blowfish.cpp:187) [362]  (3.21 ns)

 <State 30>: 2.12ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln194', blowfish.cpp:194) [409]  (1.13 ns)
	blocking operation 0.993 ns on control path)

 <State 31>: 3.54ns
The critical path consists of the following:
	'load' operation ('left_1_load', blowfish.cpp:197) on local variable 'left' [424]  (0 ns)
	'call' operation ('call_ret2', blowfish.cpp:197) to 'Encrypt_SetKey' [427]  (3.54 ns)

 <State 32>: 1.3ns
The critical path consists of the following:

 <State 33>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln198', blowfish.cpp:198) of variable 'left', blowfish.cpp:197 on array 'S_2' [444]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
