robo@robo-Precision-7780:~/Schreibtisch/CologneChip/gatemate_ila/app$ python3.12 ILAcop.py config -vhd ../example_dut/ws2812_gol/src/ -t ws2812_gol

#################################################################################################
#                   Cologne Chip GateMate ILA control program (ILAcop)                          #
# ********************************************************************************************* #
#    Copyright (C) 2023 Cologne Chip AG <support@colognechip.com>                               #
#    Developed by Dave Fohrn                                                                    #
#                                                                                               #
#    This program is free software: you can redistribute it and/or modify                       #
#    it under the terms of the GNU General Public License as published by                       #
#    the Free Software Foundation, either version 3 of the License, or                          #
#    (at your option) any later version.                                                        #
#                                                                                               #
#    This program is distributed in the hope that it will be useful,                            #
#    but WITHOUT ANY WARRANTY; without even the implied warranty of                             #
#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the                              #
#    GNU General Public License for more details.                                               #
#                                                                                               #
#    You should have received a copy of the GNU General Public License                          #
#    along with this program.  If not, see <https://www.gnu.org/licenses/>.                     #
#                                                                                               #
# ********************************************************************************************* #
#################################################################################################

ILA version: 1.1.1


################# ccf File ##################
#                                           #
# ws2812_gol.ccf                            #
#                                           #
#############################################


################ vhdl Files #################
#                                           #
# ram.vhd                                   #
# ram_to_bit.vhd                            #
# hexdigit.vhd                              #
# aserial.vhd                               #
# gol_8x8_ser.vhd                           #
# gol_control.vhd                           #
# gol_cell.vhd                              #
# debouncer.vhd                             #
# init_package.vhd                          #
# edge_detection.vhd                        #
# ws2812_gol.vhd                            #
#                                           #
#############################################

Examine DUT ...


############# Block RAM in use ##############
#                                           #
# CC_BRAM_20K in use: 1                     #
# CC_BRAM_40K in use: 0                     #
#                                           #
#############################################

########### Found CC_USR_RSTN ###########

!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                              !
! Now you will be guided through the configuration of the ILA. !
! Entering 'e' exits the process and generates a configurable  !
! JSON file for the given DUT.                                 !
! Enter 'p' for 'previous' to backtrack a step.                !
!                                                              !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                       !
! In the following, a clock source for the ILA should be selected.      !
! Usually, the same clk signal that clocks the tested signals suffices. !
!                                                                       !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


Here are the possible ways to provide a clock to the ILA:

 1 = Use an external clk input signal.
 2 = Use an additional PLL with a freely selectable frequency (additional net of the global Mesh are required).

Please choose between 1 and 2: 1

########### found DUT clk source ############
#                                           #
# Input serves as ILA clk source: "clk"     #
#                                           #
#############################################

Do you want to change the clk source? (y:yes/N:no): 

!!!!!!!!!!!!!!!!!!!!! User controllable reset !!!!!!!!!!!!!!!!!!!!!
!                                                                 !
! The ILA can hold the DUT in reset until capture starts.         !
! This makes it possible to capture the start process of the DUT. !
! Attention, the ila treats the signal as active LOW.             !
!                                                                 !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

The following options are available:

 1 = Use an external reset input signal. Potential input found: reset
 2 = Deactivate this function.
 3 = Use the ouput signal from the CC_USR_RSTN primitive in your design. (The functionality of the CC_USR_RSTN primitive is still given).

Please choose between 1 and 3: 3

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                                 !
! You will be prompted to select signals for analysis from those found in your design under test. !
!                                                                                                 !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


---------------------------------- ws2812_gol -----------------------------------
+------+--------------------------+---------+----------+------------------------+
|    # | name                     |  range  | selected | hierarchy              |
+------+--------------------------+---------+----------+------------------------+
|    1 | clk                      |    1    |    []    |                        |
|    2 | reset                    |    1    |    []    |                        |
|    3 | reset_2                  |    1    |    []    |                        |
|    4 | stswi                    |  [15:0] |    []    |                        |
|    5 | led                      |  [7:0]  |    []    |                        |
|    6 | ws2812_out               |    1    |    []    |                        |
|    7 | stled                    |  [15:0] |    []    |                        |
|    8 | sthex0                   |  [7:0]  |    []    |                        |
|    9 | sthex1                   |  [7:0]  |    []    |                        |
|   10 | sthex2                   |  [7:0]  |    []    |                        |
|   11 | sthex3                   |  [7:0]  |    []    |                        |
|   12 | sthex4                   |  [7:0]  |    []    |                        |
|   13 | sthex5                   |  [7:0]  |    []    |                        |
|   14 | cc_reset                 |    1    |    []    |                        |
|   15 | clk0                     |    1    |    []    |                        |
|   16 | din_s                    |  [7:0]  |    []    |                        |
|   17 | dout_s                   |  [7:0]  |    []    |                        |
|   18 | [-1:0] \golx64.ma_choise |    1    |    []    |                        |
|   19 | next_gen_cnt_v           |  [11:0] |    []    |                        |
|   20 | raddr_s                  |  [7:0]  |    []    |                        |
|   21 | reset_all                |    1    |    []    |                        |
|   22 | reset_in                 |    1    |    []    |                        |
|   23 | reset_stable             |    1    |    []    |                        |
|   24 | start_ram_to_bit         |    1    |    []    |                        |
|   25 | state_nextgen            |  [1:0]  |    []    |                        |
|   26 | waddr_s                  |  [7:0]  |    []    |                        |
|   27 | wnr_led                  |    1    |    []    |                        |
|   28 | write_en_s               |    1    |    []    |                        |
|   29 | ws2812_out_single        |    1    |    []    |                        |
|   30 | ws2812_ready_s           |    1    |    []    |                        |
|   31 | clk                      |    1    |    []    | \dualportram.          |
|   32 | din                      |  [7:0]  |    []    | \dualportram.          |
|   33 | dout                     |  [7:0]  |    []    | \dualportram.          |
|   34 | raddr                    |  [7:0]  |    []    | \dualportram.          |
|   35 | waddr                    |  [7:0]  |    []    | \dualportram.          |
|   36 | write_en                 |    1    |    []    | \dualportram.          |
|   37 | all_stil                 |  [7:0]  |    []    | \golx64.               |
|   38 | all_stil_sig             |    1    |    []    | \golx64.               |
|   39 | all_stil_sig_wait_done   |    1    |    []    | \golx64.               |
|   40 | break_counter            |  [24:0] |    []    | \golx64.               |
|   41 | clk                      |    1    |    []    | \golx64.               |
|   42 | counter_index            |  [2:0]  |    []    | \golx64.               |
|   43 | end_cnt                  |    1    |    []    | \golx64.               |
|   44 | first_time               |    1    |    []    | \golx64.               |
|   45 | gol_init                 |    1    |    []    | \golx64.               |
|   46 | gol_next_gen             |    1    |    []    | \golx64.               |
|   47 | init_pattern             |  [63:0] |    []    | \golx64.               |
|   48 | life_out                 |  [99:0] |    []    | \golx64.               |
|   49 | life_shift_cnt           |  [2:0]  |    []    | \golx64.               |
|   50 | life_shift_cnt_7         |    1    |    []    | \golx64.               |
|   51 | ma_choise_s              |    1    |    []    | \golx64.               |
|   52 | ma_next                  |    1    |    []    | \golx64.               |
|   53 | neighbours_in            | [511:0] |    []    | \golx64.               |
|   54 | next_gen_cnt             |  [11:0] |    []    | \golx64.               |
|   55 | next_gen_cnt_v           |  [11:0] |    []    | \golx64.               |
|   56 | reset                    |    1    |    []    | \golx64.               |
|   57 | rgb_color                |  [1:0]  |    []    | \golx64.               |
|   58 | rgb_color_2              |    1    |    []    | \golx64.               |
|   59 | ser_out                  |  [1:0]  |    []    | \golx64.               |
|   60 | start_cnt                |    1    |    []    | \golx64.               |
|   61 | stil_hold_reg            |  [3:0]  |    []    | \golx64.               |
|   62 | stil_out                 |  [63:0] |    []    | \golx64.               |
|   63 | stswi                    |  [15:0] |    []    | \golx64.               |
|   64 | tl_gol_state             |  [2:0]  |    []    | \golx64.               |
|   65 | write_en_ram             |    1    |    []    | \golx64.               |
|   66 | write_en_ram_s           |    1    |    []    | \golx64.               |
|   67 | write_ram_gol_reg        |    1    |    []    | \golx64.               |
|   68 | write_start              |    1    |    []    | \golx64.               |
|   69 | writeram                 |    1    |    []    | \golx64.               |
|   70 | ws2812_ram_addr_wr       |  [7:0]  |    []    | \golx64.               |
|   71 | ws2812_ram_addr_wr_s     |  [7:0]  |    []    | \golx64.               |
|   72 | ws2812_ready             |    1    |    []    | \golx64.               |
|   73 | ws2812_rgb_byte          |  [7:0]  |    []    | \golx64.               |
|   74 | clk                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   75 | cpuin                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   76 | l                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   77 | logik_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   78 | logik_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   79 | logik_3                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   80 | logik_4                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   81 | logik_5                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   82 | logik_6                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   83 | logik_7                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   84 | n                        |  [7:0]  |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   85 | nextgen                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   86 | r                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   87 | reset                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   88 | s                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   89 | set                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   90 | state_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   91 | state_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   92 | stil                     |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   93 | tmp                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:1.gol.     |
|   94 | clk                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|   95 | cpuin                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|   96 | l                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|   97 | logik_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|   98 | logik_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|   99 | logik_3                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  100 | logik_4                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  101 | logik_5                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  102 | logik_6                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  103 | logik_7                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  104 | n                        |  [7:0]  |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  105 | nextgen                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  106 | r                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  107 | reset                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  108 | s                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  109 | set                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  110 | state_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  111 | state_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  112 | stil                     |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  113 | tmp                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  114 | clk                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  115 | cpuin                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  116 | l                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  117 | logik_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  118 | logik_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  119 | logik_3                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  120 | logik_4                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  121 | logik_5                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  122 | logik_6                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  123 | logik_7                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  124 | n                        |  [7:0]  |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  125 | nextgen                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  126 | r                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  127 | reset                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  128 | s                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  129 | set                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  130 | state_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  131 | state_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  132 | stil                     |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  133 | tmp                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  134 | clk                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  135 | cpuin                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  136 | l                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  137 | logik_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  138 | logik_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  139 | logik_3                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  140 | logik_4                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  141 | logik_5                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  142 | logik_6                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  143 | logik_7                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  144 | n                        |  [7:0]  |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  145 | nextgen                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  146 | r                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  147 | reset                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  148 | s                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  149 | set                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  150 | state_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  151 | state_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  152 | stil                     |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  153 | tmp                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  154 | clk                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  155 | cpuin                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  156 | l                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  157 | logik_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  158 | logik_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  159 | logik_3                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  160 | logik_4                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  161 | logik_5                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  162 | logik_6                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  163 | logik_7                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  164 | n                        |  [7:0]  |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  165 | nextgen                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  166 | r                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  167 | reset                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  168 | s                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  169 | set                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  170 | state_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  171 | state_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  172 | stil                     |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  173 | tmp                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  174 | clk                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  175 | cpuin                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  176 | l                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  177 | logik_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  178 | logik_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  179 | logik_3                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  180 | logik_4                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  181 | logik_5                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  182 | logik_6                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  183 | logik_7                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  184 | n                        |  [7:0]  |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  185 | nextgen                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  186 | r                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  187 | reset                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  188 | s                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  189 | set                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  190 | state_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  191 | state_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  192 | stil                     |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  193 | tmp                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  194 | clk                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  195 | cpuin                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  196 | l                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  197 | logik_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  198 | logik_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  199 | logik_3                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  200 | logik_4                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  201 | logik_5                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  202 | logik_6                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  203 | logik_7                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  204 | n                        |  [7:0]  |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  205 | nextgen                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  206 | r                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  207 | reset                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  208 | s                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  209 | set                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  210 | state_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  211 | state_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  212 | stil                     |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  213 | tmp                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  214 | clk                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  215 | cpuin                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  216 | l                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  217 | logik_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  218 | logik_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  219 | logik_3                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  220 | logik_4                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  221 | logik_5                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  222 | logik_6                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  223 | logik_7                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  224 | n                        |  [7:0]  |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  225 | nextgen                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  226 | r                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  227 | reset                    |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  228 | s                        |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  229 | set                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  230 | state_1                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  231 | state_2                  |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  232 | stil                     |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  233 | tmp                      |    1    |    []    | \golx64.gol_row:1.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  234 | clk                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  235 | cpuin                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  236 | l                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  237 | logik_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  238 | logik_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  239 | logik_3                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  240 | logik_4                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  241 | logik_5                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  242 | logik_6                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  243 | logik_7                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  244 | n                        |  [7:0]  |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  245 | nextgen                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  246 | r                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  247 | reset                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  248 | s                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  249 | set                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  250 | state_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  251 | state_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  252 | stil                     |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  253 | tmp                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  254 | clk                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  255 | cpuin                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  256 | l                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  257 | logik_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  258 | logik_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  259 | logik_3                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  260 | logik_4                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  261 | logik_5                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  262 | logik_6                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  263 | logik_7                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  264 | n                        |  [7:0]  |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  265 | nextgen                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  266 | r                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  267 | reset                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  268 | s                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  269 | set                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  270 | state_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  271 | state_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  272 | stil                     |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  273 | tmp                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  274 | clk                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  275 | cpuin                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  276 | l                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  277 | logik_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  278 | logik_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  279 | logik_3                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  280 | logik_4                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  281 | logik_5                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  282 | logik_6                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  283 | logik_7                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  284 | n                        |  [7:0]  |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  285 | nextgen                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  286 | r                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  287 | reset                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  288 | s                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  289 | set                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  290 | state_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  291 | state_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  292 | stil                     |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  293 | tmp                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  294 | clk                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  295 | cpuin                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  296 | l                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  297 | logik_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  298 | logik_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  299 | logik_3                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  300 | logik_4                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  301 | logik_5                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  302 | logik_6                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  303 | logik_7                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  304 | n                        |  [7:0]  |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  305 | nextgen                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  306 | r                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  307 | reset                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  308 | s                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  309 | set                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  310 | state_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  311 | state_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  312 | stil                     |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  313 | tmp                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  314 | clk                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  315 | cpuin                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  316 | l                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  317 | logik_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  318 | logik_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  319 | logik_3                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  320 | logik_4                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  321 | logik_5                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  322 | logik_6                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  323 | logik_7                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  324 | n                        |  [7:0]  |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  325 | nextgen                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  326 | r                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  327 | reset                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  328 | s                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  329 | set                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  330 | state_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  331 | state_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  332 | stil                     |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  333 | tmp                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  334 | clk                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  335 | cpuin                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  336 | l                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  337 | logik_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  338 | logik_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  339 | logik_3                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  340 | logik_4                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  341 | logik_5                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  342 | logik_6                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  343 | logik_7                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  344 | n                        |  [7:0]  |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  345 | nextgen                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  346 | r                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  347 | reset                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  348 | s                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  349 | set                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  350 | state_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  351 | state_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  352 | stil                     |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  353 | tmp                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  354 | clk                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  355 | cpuin                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  356 | l                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  357 | logik_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  358 | logik_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  359 | logik_3                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  360 | logik_4                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  361 | logik_5                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  362 | logik_6                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  363 | logik_7                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  364 | n                        |  [7:0]  |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  365 | nextgen                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  366 | r                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  367 | reset                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  368 | s                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  369 | set                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  370 | state_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  371 | state_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  372 | stil                     |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  373 | tmp                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  374 | clk                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  375 | cpuin                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  376 | l                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  377 | logik_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  378 | logik_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  379 | logik_3                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  380 | logik_4                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  381 | logik_5                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  382 | logik_6                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  383 | logik_7                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  384 | n                        |  [7:0]  |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  385 | nextgen                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  386 | r                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  387 | reset                    |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  388 | s                        |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  389 | set                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  390 | state_1                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  391 | state_2                  |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  392 | stil                     |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  393 | tmp                      |    1    |    []    | \golx64.gol_row:2.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  394 | clk                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  395 | cpuin                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  396 | l                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  397 | logik_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  398 | logik_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  399 | logik_3                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  400 | logik_4                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  401 | logik_5                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  402 | logik_6                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  403 | logik_7                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  404 | n                        |  [7:0]  |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  405 | nextgen                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  406 | r                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  407 | reset                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  408 | s                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  409 | set                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  410 | state_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  411 | state_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  412 | stil                     |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  413 | tmp                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  414 | clk                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  415 | cpuin                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  416 | l                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  417 | logik_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  418 | logik_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  419 | logik_3                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  420 | logik_4                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  421 | logik_5                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  422 | logik_6                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  423 | logik_7                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  424 | n                        |  [7:0]  |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  425 | nextgen                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  426 | r                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  427 | reset                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  428 | s                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  429 | set                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  430 | state_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  431 | state_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  432 | stil                     |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  433 | tmp                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  434 | clk                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  435 | cpuin                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  436 | l                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  437 | logik_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  438 | logik_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  439 | logik_3                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  440 | logik_4                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  441 | logik_5                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  442 | logik_6                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  443 | logik_7                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  444 | n                        |  [7:0]  |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  445 | nextgen                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  446 | r                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  447 | reset                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  448 | s                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  449 | set                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  450 | state_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  451 | state_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  452 | stil                     |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  453 | tmp                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  454 | clk                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  455 | cpuin                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  456 | l                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  457 | logik_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  458 | logik_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  459 | logik_3                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  460 | logik_4                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  461 | logik_5                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  462 | logik_6                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  463 | logik_7                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  464 | n                        |  [7:0]  |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  465 | nextgen                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  466 | r                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  467 | reset                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  468 | s                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  469 | set                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  470 | state_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  471 | state_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  472 | stil                     |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  473 | tmp                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  474 | clk                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  475 | cpuin                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  476 | l                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  477 | logik_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  478 | logik_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  479 | logik_3                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  480 | logik_4                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  481 | logik_5                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  482 | logik_6                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  483 | logik_7                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  484 | n                        |  [7:0]  |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  485 | nextgen                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  486 | r                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  487 | reset                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  488 | s                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  489 | set                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  490 | state_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  491 | state_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  492 | stil                     |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  493 | tmp                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  494 | clk                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  495 | cpuin                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  496 | l                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  497 | logik_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  498 | logik_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  499 | logik_3                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  500 | logik_4                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  501 | logik_5                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  502 | logik_6                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  503 | logik_7                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  504 | n                        |  [7:0]  |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  505 | nextgen                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  506 | r                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  507 | reset                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  508 | s                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  509 | set                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  510 | state_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  511 | state_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  512 | stil                     |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  513 | tmp                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  514 | clk                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  515 | cpuin                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  516 | l                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  517 | logik_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  518 | logik_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  519 | logik_3                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  520 | logik_4                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  521 | logik_5                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  522 | logik_6                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  523 | logik_7                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  524 | n                        |  [7:0]  |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  525 | nextgen                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  526 | r                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  527 | reset                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  528 | s                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  529 | set                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  530 | state_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  531 | state_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  532 | stil                     |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  533 | tmp                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  534 | clk                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  535 | cpuin                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  536 | l                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  537 | logik_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  538 | logik_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  539 | logik_3                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  540 | logik_4                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  541 | logik_5                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  542 | logik_6                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  543 | logik_7                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  544 | n                        |  [7:0]  |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  545 | nextgen                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  546 | r                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  547 | reset                    |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  548 | s                        |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  549 | set                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  550 | state_1                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  551 | state_2                  |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  552 | stil                     |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  553 | tmp                      |    1    |    []    | \golx64.gol_row:3.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  554 | clk                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  555 | cpuin                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  556 | l                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  557 | logik_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  558 | logik_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  559 | logik_3                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  560 | logik_4                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  561 | logik_5                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  562 | logik_6                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  563 | logik_7                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  564 | n                        |  [7:0]  |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  565 | nextgen                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  566 | r                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  567 | reset                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  568 | s                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  569 | set                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  570 | state_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  571 | state_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  572 | stil                     |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  573 | tmp                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  574 | clk                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  575 | cpuin                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  576 | l                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  577 | logik_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  578 | logik_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  579 | logik_3                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  580 | logik_4                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  581 | logik_5                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  582 | logik_6                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  583 | logik_7                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  584 | n                        |  [7:0]  |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  585 | nextgen                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  586 | r                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  587 | reset                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  588 | s                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  589 | set                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  590 | state_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  591 | state_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  592 | stil                     |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  593 | tmp                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  594 | clk                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  595 | cpuin                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  596 | l                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  597 | logik_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  598 | logik_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  599 | logik_3                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  600 | logik_4                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  601 | logik_5                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  602 | logik_6                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  603 | logik_7                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  604 | n                        |  [7:0]  |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  605 | nextgen                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  606 | r                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  607 | reset                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  608 | s                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  609 | set                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  610 | state_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  611 | state_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  612 | stil                     |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  613 | tmp                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  614 | clk                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  615 | cpuin                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  616 | l                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  617 | logik_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  618 | logik_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  619 | logik_3                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  620 | logik_4                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  621 | logik_5                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  622 | logik_6                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  623 | logik_7                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  624 | n                        |  [7:0]  |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  625 | nextgen                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  626 | r                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  627 | reset                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  628 | s                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  629 | set                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  630 | state_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  631 | state_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  632 | stil                     |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  633 | tmp                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  634 | clk                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  635 | cpuin                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  636 | l                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  637 | logik_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  638 | logik_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  639 | logik_3                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  640 | logik_4                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  641 | logik_5                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  642 | logik_6                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  643 | logik_7                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  644 | n                        |  [7:0]  |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  645 | nextgen                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  646 | r                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  647 | reset                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  648 | s                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  649 | set                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  650 | state_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  651 | state_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  652 | stil                     |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  653 | tmp                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  654 | clk                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  655 | cpuin                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  656 | l                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  657 | logik_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  658 | logik_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  659 | logik_3                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  660 | logik_4                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  661 | logik_5                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  662 | logik_6                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  663 | logik_7                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  664 | n                        |  [7:0]  |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  665 | nextgen                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  666 | r                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  667 | reset                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  668 | s                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  669 | set                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  670 | state_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  671 | state_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  672 | stil                     |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  673 | tmp                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  674 | clk                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  675 | cpuin                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  676 | l                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  677 | logik_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  678 | logik_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  679 | logik_3                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  680 | logik_4                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  681 | logik_5                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  682 | logik_6                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  683 | logik_7                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  684 | n                        |  [7:0]  |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  685 | nextgen                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  686 | r                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  687 | reset                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  688 | s                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  689 | set                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  690 | state_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  691 | state_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  692 | stil                     |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  693 | tmp                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  694 | clk                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  695 | cpuin                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  696 | l                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  697 | logik_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  698 | logik_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  699 | logik_3                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  700 | logik_4                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  701 | logik_5                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  702 | logik_6                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  703 | logik_7                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  704 | n                        |  [7:0]  |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  705 | nextgen                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  706 | r                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  707 | reset                    |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  708 | s                        |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  709 | set                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  710 | state_1                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  711 | state_2                  |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  712 | stil                     |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  713 | tmp                      |    1    |    []    | \golx64.gol_row:4.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  714 | clk                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  715 | cpuin                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  716 | l                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  717 | logik_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  718 | logik_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  719 | logik_3                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  720 | logik_4                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  721 | logik_5                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  722 | logik_6                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  723 | logik_7                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  724 | n                        |  [7:0]  |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  725 | nextgen                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  726 | r                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  727 | reset                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  728 | s                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  729 | set                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  730 | state_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  731 | state_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  732 | stil                     |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  733 | tmp                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  734 | clk                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  735 | cpuin                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  736 | l                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  737 | logik_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  738 | logik_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  739 | logik_3                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  740 | logik_4                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  741 | logik_5                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  742 | logik_6                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  743 | logik_7                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  744 | n                        |  [7:0]  |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  745 | nextgen                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  746 | r                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  747 | reset                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  748 | s                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  749 | set                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  750 | state_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  751 | state_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  752 | stil                     |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  753 | tmp                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  754 | clk                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  755 | cpuin                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  756 | l                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  757 | logik_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  758 | logik_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  759 | logik_3                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  760 | logik_4                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  761 | logik_5                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  762 | logik_6                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  763 | logik_7                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  764 | n                        |  [7:0]  |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  765 | nextgen                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  766 | r                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  767 | reset                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  768 | s                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  769 | set                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  770 | state_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  771 | state_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  772 | stil                     |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  773 | tmp                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  774 | clk                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  775 | cpuin                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  776 | l                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  777 | logik_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  778 | logik_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  779 | logik_3                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  780 | logik_4                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  781 | logik_5                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  782 | logik_6                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  783 | logik_7                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  784 | n                        |  [7:0]  |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  785 | nextgen                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  786 | r                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  787 | reset                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  788 | s                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  789 | set                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  790 | state_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  791 | state_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  792 | stil                     |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  793 | tmp                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  794 | clk                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  795 | cpuin                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  796 | l                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  797 | logik_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  798 | logik_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  799 | logik_3                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  800 | logik_4                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  801 | logik_5                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  802 | logik_6                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  803 | logik_7                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  804 | n                        |  [7:0]  |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  805 | nextgen                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  806 | r                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  807 | reset                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  808 | s                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  809 | set                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  810 | state_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  811 | state_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  812 | stil                     |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  813 | tmp                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  814 | clk                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  815 | cpuin                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  816 | l                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  817 | logik_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  818 | logik_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  819 | logik_3                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  820 | logik_4                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  821 | logik_5                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  822 | logik_6                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  823 | logik_7                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  824 | n                        |  [7:0]  |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  825 | nextgen                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  826 | r                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  827 | reset                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  828 | s                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  829 | set                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  830 | state_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  831 | state_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  832 | stil                     |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  833 | tmp                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  834 | clk                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  835 | cpuin                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  836 | l                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  837 | logik_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  838 | logik_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  839 | logik_3                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  840 | logik_4                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  841 | logik_5                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  842 | logik_6                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  843 | logik_7                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  844 | n                        |  [7:0]  |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  845 | nextgen                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  846 | r                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  847 | reset                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  848 | s                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  849 | set                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  850 | state_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  851 | state_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  852 | stil                     |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  853 | tmp                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  854 | clk                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  855 | cpuin                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  856 | l                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  857 | logik_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  858 | logik_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  859 | logik_3                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  860 | logik_4                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  861 | logik_5                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  862 | logik_6                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  863 | logik_7                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  864 | n                        |  [7:0]  |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  865 | nextgen                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  866 | r                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  867 | reset                    |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  868 | s                        |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  869 | set                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  870 | state_1                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  871 | state_2                  |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  872 | stil                     |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  873 | tmp                      |    1    |    []    | \golx64.gol_row:5.     |
|      |                          |         |          |  gol_column:8.gol.     |
|  874 | clk                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  875 | cpuin                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  876 | l                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  877 | logik_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  878 | logik_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  879 | logik_3                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  880 | logik_4                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  881 | logik_5                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  882 | logik_6                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  883 | logik_7                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  884 | n                        |  [7:0]  |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  885 | nextgen                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  886 | r                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  887 | reset                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  888 | s                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  889 | set                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  890 | state_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  891 | state_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  892 | stil                     |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  893 | tmp                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:1.gol.     |
|  894 | clk                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  895 | cpuin                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  896 | l                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  897 | logik_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  898 | logik_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  899 | logik_3                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  900 | logik_4                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  901 | logik_5                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  902 | logik_6                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  903 | logik_7                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  904 | n                        |  [7:0]  |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  905 | nextgen                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  906 | r                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  907 | reset                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  908 | s                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  909 | set                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  910 | state_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  911 | state_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  912 | stil                     |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  913 | tmp                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:2.gol.     |
|  914 | clk                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  915 | cpuin                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  916 | l                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  917 | logik_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  918 | logik_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  919 | logik_3                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  920 | logik_4                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  921 | logik_5                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  922 | logik_6                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  923 | logik_7                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  924 | n                        |  [7:0]  |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  925 | nextgen                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  926 | r                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  927 | reset                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  928 | s                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  929 | set                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  930 | state_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  931 | state_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  932 | stil                     |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  933 | tmp                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:3.gol.     |
|  934 | clk                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  935 | cpuin                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  936 | l                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  937 | logik_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  938 | logik_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  939 | logik_3                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  940 | logik_4                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  941 | logik_5                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  942 | logik_6                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  943 | logik_7                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  944 | n                        |  [7:0]  |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  945 | nextgen                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  946 | r                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  947 | reset                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  948 | s                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  949 | set                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  950 | state_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  951 | state_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  952 | stil                     |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  953 | tmp                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:4.gol.     |
|  954 | clk                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  955 | cpuin                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  956 | l                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  957 | logik_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  958 | logik_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  959 | logik_3                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  960 | logik_4                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  961 | logik_5                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  962 | logik_6                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  963 | logik_7                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  964 | n                        |  [7:0]  |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  965 | nextgen                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  966 | r                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  967 | reset                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  968 | s                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  969 | set                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  970 | state_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  971 | state_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  972 | stil                     |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  973 | tmp                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:5.gol.     |
|  974 | clk                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  975 | cpuin                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  976 | l                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  977 | logik_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  978 | logik_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  979 | logik_3                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  980 | logik_4                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  981 | logik_5                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  982 | logik_6                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  983 | logik_7                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  984 | n                        |  [7:0]  |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  985 | nextgen                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  986 | r                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  987 | reset                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  988 | s                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  989 | set                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  990 | state_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  991 | state_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  992 | stil                     |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  993 | tmp                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:6.gol.     |
|  994 | clk                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  995 | cpuin                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  996 | l                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  997 | logik_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  998 | logik_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
|  999 | logik_3                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1000 | logik_4                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1001 | logik_5                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1002 | logik_6                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1003 | logik_7                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1004 | n                        |  [7:0]  |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1005 | nextgen                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1006 | r                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1007 | reset                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1008 | s                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1009 | set                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1010 | state_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1011 | state_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1012 | stil                     |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1013 | tmp                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1014 | clk                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1015 | cpuin                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1016 | l                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1017 | logik_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1018 | logik_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1019 | logik_3                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1020 | logik_4                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1021 | logik_5                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1022 | logik_6                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1023 | logik_7                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1024 | n                        |  [7:0]  |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1025 | nextgen                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1026 | r                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1027 | reset                    |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1028 | s                        |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1029 | set                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1030 | state_1                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1031 | state_2                  |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1032 | stil                     |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1033 | tmp                      |    1    |    []    | \golx64.gol_row:6.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1034 | clk                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1035 | cpuin                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1036 | l                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1037 | logik_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1038 | logik_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1039 | logik_3                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1040 | logik_4                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1041 | logik_5                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1042 | logik_6                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1043 | logik_7                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1044 | n                        |  [7:0]  |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1045 | nextgen                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1046 | r                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1047 | reset                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1048 | s                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1049 | set                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1050 | state_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1051 | state_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1052 | stil                     |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1053 | tmp                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1054 | clk                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1055 | cpuin                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1056 | l                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1057 | logik_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1058 | logik_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1059 | logik_3                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1060 | logik_4                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1061 | logik_5                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1062 | logik_6                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1063 | logik_7                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1064 | n                        |  [7:0]  |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1065 | nextgen                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1066 | r                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1067 | reset                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1068 | s                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1069 | set                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1070 | state_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1071 | state_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1072 | stil                     |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1073 | tmp                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1074 | clk                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1075 | cpuin                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1076 | l                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1077 | logik_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1078 | logik_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1079 | logik_3                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1080 | logik_4                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1081 | logik_5                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1082 | logik_6                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1083 | logik_7                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1084 | n                        |  [7:0]  |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1085 | nextgen                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1086 | r                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1087 | reset                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1088 | s                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1089 | set                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1090 | state_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1091 | state_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1092 | stil                     |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1093 | tmp                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1094 | clk                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1095 | cpuin                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1096 | l                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1097 | logik_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1098 | logik_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1099 | logik_3                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1100 | logik_4                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1101 | logik_5                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1102 | logik_6                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1103 | logik_7                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1104 | n                        |  [7:0]  |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1105 | nextgen                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1106 | r                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1107 | reset                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1108 | s                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1109 | set                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1110 | state_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1111 | state_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1112 | stil                     |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1113 | tmp                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1114 | clk                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1115 | cpuin                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1116 | l                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1117 | logik_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1118 | logik_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1119 | logik_3                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1120 | logik_4                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1121 | logik_5                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1122 | logik_6                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1123 | logik_7                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1124 | n                        |  [7:0]  |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1125 | nextgen                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1126 | r                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1127 | reset                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1128 | s                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1129 | set                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1130 | state_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1131 | state_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1132 | stil                     |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1133 | tmp                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1134 | clk                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1135 | cpuin                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1136 | l                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1137 | logik_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1138 | logik_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1139 | logik_3                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1140 | logik_4                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1141 | logik_5                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1142 | logik_6                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1143 | logik_7                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1144 | n                        |  [7:0]  |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1145 | nextgen                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1146 | r                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1147 | reset                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1148 | s                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1149 | set                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1150 | state_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1151 | state_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1152 | stil                     |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1153 | tmp                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1154 | clk                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1155 | cpuin                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1156 | l                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1157 | logik_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1158 | logik_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1159 | logik_3                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1160 | logik_4                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1161 | logik_5                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1162 | logik_6                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1163 | logik_7                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1164 | n                        |  [7:0]  |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1165 | nextgen                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1166 | r                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1167 | reset                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1168 | s                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1169 | set                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1170 | state_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1171 | state_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1172 | stil                     |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1173 | tmp                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1174 | clk                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1175 | cpuin                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1176 | l                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1177 | logik_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1178 | logik_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1179 | logik_3                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1180 | logik_4                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1181 | logik_5                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1182 | logik_6                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1183 | logik_7                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1184 | n                        |  [7:0]  |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1185 | nextgen                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1186 | r                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1187 | reset                    |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1188 | s                        |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1189 | set                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1190 | state_1                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1191 | state_2                  |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1192 | stil                     |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1193 | tmp                      |    1    |    []    | \golx64.gol_row:7.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1194 | clk                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1195 | cpuin                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1196 | l                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1197 | logik_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1198 | logik_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1199 | logik_3                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1200 | logik_4                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1201 | logik_5                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1202 | logik_6                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1203 | logik_7                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1204 | n                        |  [7:0]  |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1205 | nextgen                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1206 | r                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1207 | reset                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1208 | s                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1209 | set                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1210 | state_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1211 | state_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1212 | stil                     |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1213 | tmp                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:1.gol.     |
| 1214 | clk                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1215 | cpuin                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1216 | l                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1217 | logik_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1218 | logik_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1219 | logik_3                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1220 | logik_4                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1221 | logik_5                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1222 | logik_6                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1223 | logik_7                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1224 | n                        |  [7:0]  |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1225 | nextgen                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1226 | r                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1227 | reset                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1228 | s                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1229 | set                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1230 | state_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1231 | state_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1232 | stil                     |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1233 | tmp                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:2.gol.     |
| 1234 | clk                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1235 | cpuin                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1236 | l                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1237 | logik_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1238 | logik_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1239 | logik_3                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1240 | logik_4                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1241 | logik_5                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1242 | logik_6                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1243 | logik_7                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1244 | n                        |  [7:0]  |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1245 | nextgen                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1246 | r                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1247 | reset                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1248 | s                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1249 | set                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1250 | state_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1251 | state_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1252 | stil                     |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1253 | tmp                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:3.gol.     |
| 1254 | clk                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1255 | cpuin                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1256 | l                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1257 | logik_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1258 | logik_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1259 | logik_3                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1260 | logik_4                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1261 | logik_5                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1262 | logik_6                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1263 | logik_7                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1264 | n                        |  [7:0]  |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1265 | nextgen                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1266 | r                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1267 | reset                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1268 | s                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1269 | set                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1270 | state_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1271 | state_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1272 | stil                     |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1273 | tmp                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:4.gol.     |
| 1274 | clk                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1275 | cpuin                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1276 | l                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1277 | logik_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1278 | logik_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1279 | logik_3                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1280 | logik_4                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1281 | logik_5                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1282 | logik_6                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1283 | logik_7                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1284 | n                        |  [7:0]  |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1285 | nextgen                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1286 | r                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1287 | reset                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1288 | s                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1289 | set                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1290 | state_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1291 | state_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1292 | stil                     |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1293 | tmp                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:5.gol.     |
| 1294 | clk                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1295 | cpuin                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1296 | l                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1297 | logik_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1298 | logik_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1299 | logik_3                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1300 | logik_4                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1301 | logik_5                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1302 | logik_6                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1303 | logik_7                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1304 | n                        |  [7:0]  |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1305 | nextgen                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1306 | r                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1307 | reset                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1308 | s                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1309 | set                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1310 | state_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1311 | state_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1312 | stil                     |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1313 | tmp                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:6.gol.     |
| 1314 | clk                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1315 | cpuin                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1316 | l                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1317 | logik_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1318 | logik_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1319 | logik_3                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1320 | logik_4                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1321 | logik_5                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1322 | logik_6                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1323 | logik_7                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1324 | n                        |  [7:0]  |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1325 | nextgen                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1326 | r                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1327 | reset                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1328 | s                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1329 | set                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1330 | state_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1331 | state_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1332 | stil                     |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1333 | tmp                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:7.gol.     |
| 1334 | clk                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1335 | cpuin                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1336 | l                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1337 | logik_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1338 | logik_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1339 | logik_3                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1340 | logik_4                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1341 | logik_5                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1342 | logik_6                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1343 | logik_7                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1344 | n                        |  [7:0]  |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1345 | nextgen                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1346 | r                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1347 | reset                    |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1348 | s                        |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1349 | set                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1350 | state_1                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1351 | state_2                  |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1352 | stil                     |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1353 | tmp                      |    1    |    []    | \golx64.gol_row:8.     |
|      |                          |         |          |  gol_column:8.gol.     |
| 1354 | alt_out                  |  [63:0] |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1355 | alter_0                  |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1356 | alter_1                  |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1357 | alter_2                  |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1358 | alter_3                  |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1359 | alter_4                  |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1360 | alter_5                  |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1361 | alter_6                  |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1362 | alter_7                  |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1363 | clk                      |    1    |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1364 | counter_index            |  [2:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1365 | life_out                 |  [63:0] |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1366 | life_shift_cnt_7         |    1    |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1367 | reset                    |    1    |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1368 | rgb_color_2              |    1    |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1369 | row_0                    |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1370 | row_1                    |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1371 | row_2                    |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1372 | row_3                    |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1373 | row_4                    |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1374 | row_5                    |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1375 | row_6                    |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1376 | row_7                    |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1377 | ser_out                  |  [1:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1378 | shift_alt_row            |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1379 | shift_life_row           |  [7:0]  |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1380 | write_en_s               |    1    |    []    | \golx64.xmaindex:1.    |
|      |                          |         |          |  ymaindex:1.gol_ser.   |
| 1381 | acnt_eq191               |    1    |    []    | \ram_to_bit.           |
| 1382 | acnt_inc                 |    1    |    []    | \ram_to_bit.           |
| 1383 | acnt_rst                 |    1    |    []    | \ram_to_bit.           |
| 1384 | aserial_run              |    1    |    []    | \ram_to_bit.           |
| 1385 | aserial_wnr              |    1    |    []    | \ram_to_bit.           |
| 1386 | clk                      |    1    |    []    | \ram_to_bit.           |
| 1387 | data_in_s                |    1    |    []    | \ram_to_bit.           |
| 1388 | datapuffer               |  [7:0]  |    []    | \ram_to_bit.           |
| 1389 | dataread                 |  [7:0]  |    []    | \ram_to_bit.           |
| 1390 | raddr                    |  [7:0]  |    []    | \ram_to_bit.           |
| 1391 | reset                    |    1    |    []    | \ram_to_bit.           |
| 1392 | sfr_done                 |    1    |    []    | \ram_to_bit.           |
| 1393 | sfr_load                 |    1    |    []    | \ram_to_bit.           |
| 1394 | sfr_shift                |    1    |    []    | \ram_to_bit.           |
| 1395 | shift_rgb_byte           |  [7:0]  |    []    | \ram_to_bit.           |
| 1396 | start                    |    1    |    []    | \ram_to_bit.           |
| 1397 | state                    |  [2:0]  |    []    | \ram_to_bit.           |
| 1398 | working                  |    1    |    []    | \ram_to_bit.           |
| 1399 | ws2812_out               |    1    |    []    | \ram_to_bit.           |
| 1400 | ws2812_ram_addr_rd       |  [7:0]  |    []    | \ram_to_bit.           |
| 1401 | cnt                      |  [7:0]  |    []    | \ram_to_bit.addrcnt.   |
| 1402 | clk                      |    1    |    []    | \ram_to_bit.aserial.   |
| 1403 | data_in                  |    1    |    []    | \ram_to_bit.aserial.   |
| 1404 | data_out                 |    1    |    []    | \ram_to_bit.aserial.   |
| 1405 | reset                    |    1    |    []    | \ram_to_bit.aserial.   |
| 1406 | run                      |    1    |    []    | \ram_to_bit.aserial.   |
| 1407 | vclk_count_curr          |  [3:0]  |    []    | \ram_to_bit.aserial.   |
| 1408 | vcount                   |  [3:0]  |    []    | \ram_to_bit.aserial.   |
| 1409 | vrun                     |    1    |    []    | \ram_to_bit.aserial.   |
| 1410 | wnr                      |    1    |    []    | \ram_to_bit.aserial.   |
| 1411 | cnt_shift                |  [2:0]  |    []    | \ram_to_bit.shift_cnt. |
| 1412 | btn                      |    1    |    []    | \rst_deouncer.         |
| 1413 | btn_reg                  |  [7:0]  |    []    | \rst_deouncer.         |
| 1414 | btn_state_stable         |    1    |    []    | \rst_deouncer.         |
| 1415 | clk                      |    1    |    []    | \rst_deouncer.         |
| 1416 | reset                    |    1    |    []    | \rst_deouncer.         |
| 1417 | stable_state             |    1    |    []    | \rst_deouncer.         |
| 1418 | p_n                      |    1    |    []    | \to_seven_0.           |
| 1419 | value_in                 |  [3:0]  |    []    | \to_seven_0.           |
| 1420 | value_out                |  [7:0]  |    []    | \to_seven_0.           |
| 1421 | p_n                      |    1    |    []    | \to_seven_1.           |
| 1422 | value_in                 |  [3:0]  |    []    | \to_seven_1.           |
| 1423 | value_out                |  [7:0]  |    []    | \to_seven_1.           |
| 1424 | p_n                      |    1    |    []    | \to_seven_2.           |
| 1425 | value_in                 |  [3:0]  |    []    | \to_seven_2.           |
| 1426 | value_out                |  [7:0]  |    []    | \to_seven_2.           |
+------+--------------------------+---------+----------+------------------------+

## Number of selected bits to be analysed ###
#                                           #
# 0 (max. 1180)                             #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = filter): f

----------------------- SUT moduls -----------------------
+----+---------------------------------------------------+
|  # | moduls                                            |
+----+---------------------------------------------------+
|  0 | ws2812_gol.                                       |
|  1 | ws2812_gol.\dualportram.                          |
|  2 | ws2812_gol.\golx64.                               |
|  3 | ws2812_gol.\golx64.gol_row:1.gol_column:1.gol.    |
|  4 | ws2812_gol.\golx64.gol_row:1.gol_column:2.gol.    |
|  5 | ws2812_gol.\golx64.gol_row:1.gol_column:3.gol.    |
|  6 | ws2812_gol.\golx64.gol_row:1.gol_column:4.gol.    |
|  7 | ws2812_gol.\golx64.gol_row:1.gol_column:5.gol.    |
|  8 | ws2812_gol.\golx64.gol_row:1.gol_column:6.gol.    |
|  9 | ws2812_gol.\golx64.gol_row:1.gol_column:7.gol.    |
| 10 | ws2812_gol.\golx64.gol_row:1.gol_column:8.gol.    |
| 11 | ws2812_gol.\golx64.gol_row:2.gol_column:1.gol.    |
| 12 | ws2812_gol.\golx64.gol_row:2.gol_column:2.gol.    |
| 13 | ws2812_gol.\golx64.gol_row:2.gol_column:3.gol.    |
| 14 | ws2812_gol.\golx64.gol_row:2.gol_column:4.gol.    |
| 15 | ws2812_gol.\golx64.gol_row:2.gol_column:5.gol.    |
| 16 | ws2812_gol.\golx64.gol_row:2.gol_column:6.gol.    |
| 17 | ws2812_gol.\golx64.gol_row:2.gol_column:7.gol.    |
| 18 | ws2812_gol.\golx64.gol_row:2.gol_column:8.gol.    |
| 19 | ws2812_gol.\golx64.gol_row:3.gol_column:1.gol.    |
| 20 | ws2812_gol.\golx64.gol_row:3.gol_column:2.gol.    |
| 21 | ws2812_gol.\golx64.gol_row:3.gol_column:3.gol.    |
| 22 | ws2812_gol.\golx64.gol_row:3.gol_column:4.gol.    |
| 23 | ws2812_gol.\golx64.gol_row:3.gol_column:5.gol.    |
| 24 | ws2812_gol.\golx64.gol_row:3.gol_column:6.gol.    |
| 25 | ws2812_gol.\golx64.gol_row:3.gol_column:7.gol.    |
| 26 | ws2812_gol.\golx64.gol_row:3.gol_column:8.gol.    |
| 27 | ws2812_gol.\golx64.gol_row:4.gol_column:1.gol.    |
| 28 | ws2812_gol.\golx64.gol_row:4.gol_column:2.gol.    |
| 29 | ws2812_gol.\golx64.gol_row:4.gol_column:3.gol.    |
| 30 | ws2812_gol.\golx64.gol_row:4.gol_column:4.gol.    |
| 31 | ws2812_gol.\golx64.gol_row:4.gol_column:5.gol.    |
| 32 | ws2812_gol.\golx64.gol_row:4.gol_column:6.gol.    |
| 33 | ws2812_gol.\golx64.gol_row:4.gol_column:7.gol.    |
| 34 | ws2812_gol.\golx64.gol_row:4.gol_column:8.gol.    |
| 35 | ws2812_gol.\golx64.gol_row:5.gol_column:1.gol.    |
| 36 | ws2812_gol.\golx64.gol_row:5.gol_column:2.gol.    |
| 37 | ws2812_gol.\golx64.gol_row:5.gol_column:3.gol.    |
| 38 | ws2812_gol.\golx64.gol_row:5.gol_column:4.gol.    |
| 39 | ws2812_gol.\golx64.gol_row:5.gol_column:5.gol.    |
| 40 | ws2812_gol.\golx64.gol_row:5.gol_column:6.gol.    |
| 41 | ws2812_gol.\golx64.gol_row:5.gol_column:7.gol.    |
| 42 | ws2812_gol.\golx64.gol_row:5.gol_column:8.gol.    |
| 43 | ws2812_gol.\golx64.gol_row:6.gol_column:1.gol.    |
| 44 | ws2812_gol.\golx64.gol_row:6.gol_column:2.gol.    |
| 45 | ws2812_gol.\golx64.gol_row:6.gol_column:3.gol.    |
| 46 | ws2812_gol.\golx64.gol_row:6.gol_column:4.gol.    |
| 47 | ws2812_gol.\golx64.gol_row:6.gol_column:5.gol.    |
| 48 | ws2812_gol.\golx64.gol_row:6.gol_column:6.gol.    |
| 49 | ws2812_gol.\golx64.gol_row:6.gol_column:7.gol.    |
| 50 | ws2812_gol.\golx64.gol_row:6.gol_column:8.gol.    |
| 51 | ws2812_gol.\golx64.gol_row:7.gol_column:1.gol.    |
| 52 | ws2812_gol.\golx64.gol_row:7.gol_column:2.gol.    |
| 53 | ws2812_gol.\golx64.gol_row:7.gol_column:3.gol.    |
| 54 | ws2812_gol.\golx64.gol_row:7.gol_column:4.gol.    |
| 55 | ws2812_gol.\golx64.gol_row:7.gol_column:5.gol.    |
| 56 | ws2812_gol.\golx64.gol_row:7.gol_column:6.gol.    |
| 57 | ws2812_gol.\golx64.gol_row:7.gol_column:7.gol.    |
| 58 | ws2812_gol.\golx64.gol_row:7.gol_column:8.gol.    |
| 59 | ws2812_gol.\golx64.gol_row:8.gol_column:1.gol.    |
| 60 | ws2812_gol.\golx64.gol_row:8.gol_column:2.gol.    |
| 61 | ws2812_gol.\golx64.gol_row:8.gol_column:3.gol.    |
| 62 | ws2812_gol.\golx64.gol_row:8.gol_column:4.gol.    |
| 63 | ws2812_gol.\golx64.gol_row:8.gol_column:5.gol.    |
| 64 | ws2812_gol.\golx64.gol_row:8.gol_column:6.gol.    |
| 65 | ws2812_gol.\golx64.gol_row:8.gol_column:7.gol.    |
| 66 | ws2812_gol.\golx64.gol_row:8.gol_column:8.gol.    |
| 67 | ws2812_gol.\golx64.xmaindex:1.ymaindex:1.gol_ser. |
| 68 | ws2812_gol.\ram_to_bit.                           |
| 69 | ws2812_gol.\ram_to_bit.addrcnt.                   |
| 70 | ws2812_gol.\ram_to_bit.aserial.                   |
| 71 | ws2812_gol.\ram_to_bit.shift_cnt.                 |
| 72 | ws2812_gol.\rst_deouncer.                         |
| 73 | ws2812_gol.\to_seven_0.                           |
| 74 | ws2812_gol.\to_seven_1.                           |
| 75 | ws2812_gol.\to_seven_2.                           |
+----+---------------------------------------------------+

Select a module from which you would like to analyze signals: 2

----------------- \golx64. signals -----------------
+----+------------------------+---------+----------+
|  # | name                   |  range  | selected |
+----+------------------------+---------+----------+
|  1 | all_stil               |  [7:0]  |    []    |
|  2 | all_stil_sig           |    1    |    []    |
|  3 | all_stil_sig_wait_done |    1    |    []    |
|  4 | break_counter          |  [24:0] |    []    |
|  5 | clk                    |    1    |    []    |
|  6 | counter_index          |  [2:0]  |    []    |
|  7 | end_cnt                |    1    |    []    |
|  8 | first_time             |    1    |    []    |
|  9 | gol_init               |    1    |    []    |
| 10 | gol_next_gen           |    1    |    []    |
| 11 | init_pattern           |  [63:0] |    []    |
| 12 | life_out               |  [99:0] |    []    |
| 13 | life_shift_cnt         |  [2:0]  |    []    |
| 14 | life_shift_cnt_7       |    1    |    []    |
| 15 | ma_choise_s            |    1    |    []    |
| 16 | ma_next                |    1    |    []    |
| 17 | neighbours_in          | [511:0] |    []    |
| 18 | next_gen_cnt           |  [11:0] |    []    |
| 19 | next_gen_cnt_v         |  [11:0] |    []    |
| 20 | reset                  |    1    |    []    |
| 21 | rgb_color              |  [1:0]  |    []    |
| 22 | rgb_color_2            |    1    |    []    |
| 23 | ser_out                |  [1:0]  |    []    |
| 24 | start_cnt              |    1    |    []    |
| 25 | stil_hold_reg          |  [3:0]  |    []    |
| 26 | stil_out               |  [63:0] |    []    |
| 27 | stswi                  |  [15:0] |    []    |
| 28 | tl_gol_state           |  [2:0]  |    []    |
| 29 | write_en_ram           |    1    |    []    |
| 30 | write_en_ram_s         |    1    |    []    |
| 31 | write_ram_gol_reg      |    1    |    []    |
| 32 | write_start            |    1    |    []    |
| 33 | writeram               |    1    |    []    |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |    []    |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |    []    |
| 36 | ws2812_ready           |    1    |    []    |
| 37 | ws2812_rgb_byte        |  [7:0]  |    []    |
+----+------------------------+---------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 0 (max. 1180)                             #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 12

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [99:0] life_out: 88:81, 78:71, 68:61, 58:51, 48:41, 38:31, 28:21, 18:11

---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |         []         |
| 10 | gol_next_gen           |    1    |         []         |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |         []         |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |         []         |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |         []         |
| 37 | ws2812_rgb_byte        |  [7:0]  |         []         |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 64 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 10
---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |         []         |
| 10 | gol_next_gen           |    1    |       ['A']        |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |         []         |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |         []         |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |         []         |
| 37 | ws2812_rgb_byte        |  [7:0]  |         []         |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 65 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 34

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [7:0] ws2812_ram_addr_wr: 

---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |         []         |
| 10 | gol_next_gen           |    1    |       ['A']        |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |         []         |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |       ['A']        |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |         []         |
| 37 | ws2812_rgb_byte        |  [7:0]  |         []         |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 73 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 36
---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |         []         |
| 10 | gol_next_gen           |    1    |       ['A']        |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |         []         |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |       ['A']        |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |       ['A']        |
| 37 | ws2812_rgb_byte        |  [7:0]  |         []         |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 74 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 37

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [7:0] ws2812_rgb_byte: 

---------------------- \golx64. signals ----------------------
+----+------------------------+---------+--------------------+
|  # | name                   |  range  |      selected      |
+----+------------------------+---------+--------------------+
|  1 | all_stil               |  [7:0]  |         []         |
|  2 | all_stil_sig           |    1    |         []         |
|  3 | all_stil_sig_wait_done |    1    |         []         |
|  4 | break_counter          |  [24:0] |         []         |
|  5 | clk                    |    1    |         []         |
|  6 | counter_index          |  [2:0]  |         []         |
|  7 | end_cnt                |    1    |         []         |
|  8 | first_time             |    1    |         []         |
|  9 | gol_init               |    1    |         []         |
| 10 | gol_next_gen           |    1    |       ['A']        |
| 11 | init_pattern           |  [63:0] |         []         |
| 12 | life_out               |  [99:0] | ['88:81', '78:71', |
|    |                        |         |  '68:61', '58:51', |
|    |                        |         |  '48:41', '38:31', |
|    |                        |         |  '28:21', '18:11'] |
| 13 | life_shift_cnt         |  [2:0]  |         []         |
| 14 | life_shift_cnt_7       |    1    |         []         |
| 15 | ma_choise_s            |    1    |         []         |
| 16 | ma_next                |    1    |         []         |
| 17 | neighbours_in          | [511:0] |         []         |
| 18 | next_gen_cnt           |  [11:0] |         []         |
| 19 | next_gen_cnt_v         |  [11:0] |         []         |
| 20 | reset                  |    1    |         []         |
| 21 | rgb_color              |  [1:0]  |         []         |
| 22 | rgb_color_2            |    1    |         []         |
| 23 | ser_out                |  [1:0]  |         []         |
| 24 | start_cnt              |    1    |         []         |
| 25 | stil_hold_reg          |  [3:0]  |         []         |
| 26 | stil_out               |  [63:0] |         []         |
| 27 | stswi                  |  [15:0] |         []         |
| 28 | tl_gol_state           |  [2:0]  |         []         |
| 29 | write_en_ram           |    1    |         []         |
| 30 | write_en_ram_s         |    1    |         []         |
| 31 | write_ram_gol_reg      |    1    |         []         |
| 32 | write_start            |    1    |         []         |
| 33 | writeram               |    1    |         []         |
| 34 | ws2812_ram_addr_wr     |  [7:0]  |       ['A']        |
| 35 | ws2812_ram_addr_wr_s   |  [7:0]  |         []         |
| 36 | ws2812_ready           |    1    |       ['A']        |
| 37 | ws2812_rgb_byte        |  [7:0]  |       ['A']        |
+----+------------------------+---------+--------------------+


## Number of selected bits to be analysed ###
#                                           #
# 82 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): c

----------------------- SUT moduls -----------------------
+----+---------------------------------------------------+
|  # | moduls                                            |
+----+---------------------------------------------------+
|  0 | ws2812_gol.                                       |
|  1 | ws2812_gol.\dualportram.                          |
|  2 | ws2812_gol.\golx64.                               |
|  3 | ws2812_gol.\golx64.gol_row:1.gol_column:1.gol.    |
|  4 | ws2812_gol.\golx64.gol_row:1.gol_column:2.gol.    |
|  5 | ws2812_gol.\golx64.gol_row:1.gol_column:3.gol.    |
|  6 | ws2812_gol.\golx64.gol_row:1.gol_column:4.gol.    |
|  7 | ws2812_gol.\golx64.gol_row:1.gol_column:5.gol.    |
|  8 | ws2812_gol.\golx64.gol_row:1.gol_column:6.gol.    |
|  9 | ws2812_gol.\golx64.gol_row:1.gol_column:7.gol.    |
| 10 | ws2812_gol.\golx64.gol_row:1.gol_column:8.gol.    |
| 11 | ws2812_gol.\golx64.gol_row:2.gol_column:1.gol.    |
| 12 | ws2812_gol.\golx64.gol_row:2.gol_column:2.gol.    |
| 13 | ws2812_gol.\golx64.gol_row:2.gol_column:3.gol.    |
| 14 | ws2812_gol.\golx64.gol_row:2.gol_column:4.gol.    |
| 15 | ws2812_gol.\golx64.gol_row:2.gol_column:5.gol.    |
| 16 | ws2812_gol.\golx64.gol_row:2.gol_column:6.gol.    |
| 17 | ws2812_gol.\golx64.gol_row:2.gol_column:7.gol.    |
| 18 | ws2812_gol.\golx64.gol_row:2.gol_column:8.gol.    |
| 19 | ws2812_gol.\golx64.gol_row:3.gol_column:1.gol.    |
| 20 | ws2812_gol.\golx64.gol_row:3.gol_column:2.gol.    |
| 21 | ws2812_gol.\golx64.gol_row:3.gol_column:3.gol.    |
| 22 | ws2812_gol.\golx64.gol_row:3.gol_column:4.gol.    |
| 23 | ws2812_gol.\golx64.gol_row:3.gol_column:5.gol.    |
| 24 | ws2812_gol.\golx64.gol_row:3.gol_column:6.gol.    |
| 25 | ws2812_gol.\golx64.gol_row:3.gol_column:7.gol.    |
| 26 | ws2812_gol.\golx64.gol_row:3.gol_column:8.gol.    |
| 27 | ws2812_gol.\golx64.gol_row:4.gol_column:1.gol.    |
| 28 | ws2812_gol.\golx64.gol_row:4.gol_column:2.gol.    |
| 29 | ws2812_gol.\golx64.gol_row:4.gol_column:3.gol.    |
| 30 | ws2812_gol.\golx64.gol_row:4.gol_column:4.gol.    |
| 31 | ws2812_gol.\golx64.gol_row:4.gol_column:5.gol.    |
| 32 | ws2812_gol.\golx64.gol_row:4.gol_column:6.gol.    |
| 33 | ws2812_gol.\golx64.gol_row:4.gol_column:7.gol.    |
| 34 | ws2812_gol.\golx64.gol_row:4.gol_column:8.gol.    |
| 35 | ws2812_gol.\golx64.gol_row:5.gol_column:1.gol.    |
| 36 | ws2812_gol.\golx64.gol_row:5.gol_column:2.gol.    |
| 37 | ws2812_gol.\golx64.gol_row:5.gol_column:3.gol.    |
| 38 | ws2812_gol.\golx64.gol_row:5.gol_column:4.gol.    |
| 39 | ws2812_gol.\golx64.gol_row:5.gol_column:5.gol.    |
| 40 | ws2812_gol.\golx64.gol_row:5.gol_column:6.gol.    |
| 41 | ws2812_gol.\golx64.gol_row:5.gol_column:7.gol.    |
| 42 | ws2812_gol.\golx64.gol_row:5.gol_column:8.gol.    |
| 43 | ws2812_gol.\golx64.gol_row:6.gol_column:1.gol.    |
| 44 | ws2812_gol.\golx64.gol_row:6.gol_column:2.gol.    |
| 45 | ws2812_gol.\golx64.gol_row:6.gol_column:3.gol.    |
| 46 | ws2812_gol.\golx64.gol_row:6.gol_column:4.gol.    |
| 47 | ws2812_gol.\golx64.gol_row:6.gol_column:5.gol.    |
| 48 | ws2812_gol.\golx64.gol_row:6.gol_column:6.gol.    |
| 49 | ws2812_gol.\golx64.gol_row:6.gol_column:7.gol.    |
| 50 | ws2812_gol.\golx64.gol_row:6.gol_column:8.gol.    |
| 51 | ws2812_gol.\golx64.gol_row:7.gol_column:1.gol.    |
| 52 | ws2812_gol.\golx64.gol_row:7.gol_column:2.gol.    |
| 53 | ws2812_gol.\golx64.gol_row:7.gol_column:3.gol.    |
| 54 | ws2812_gol.\golx64.gol_row:7.gol_column:4.gol.    |
| 55 | ws2812_gol.\golx64.gol_row:7.gol_column:5.gol.    |
| 56 | ws2812_gol.\golx64.gol_row:7.gol_column:6.gol.    |
| 57 | ws2812_gol.\golx64.gol_row:7.gol_column:7.gol.    |
| 58 | ws2812_gol.\golx64.gol_row:7.gol_column:8.gol.    |
| 59 | ws2812_gol.\golx64.gol_row:8.gol_column:1.gol.    |
| 60 | ws2812_gol.\golx64.gol_row:8.gol_column:2.gol.    |
| 61 | ws2812_gol.\golx64.gol_row:8.gol_column:3.gol.    |
| 62 | ws2812_gol.\golx64.gol_row:8.gol_column:4.gol.    |
| 63 | ws2812_gol.\golx64.gol_row:8.gol_column:5.gol.    |
| 64 | ws2812_gol.\golx64.gol_row:8.gol_column:6.gol.    |
| 65 | ws2812_gol.\golx64.gol_row:8.gol_column:7.gol.    |
| 66 | ws2812_gol.\golx64.gol_row:8.gol_column:8.gol.    |
| 67 | ws2812_gol.\golx64.xmaindex:1.ymaindex:1.gol_ser. |
| 68 | ws2812_gol.\ram_to_bit.                           |
| 69 | ws2812_gol.\ram_to_bit.addrcnt.                   |
| 70 | ws2812_gol.\ram_to_bit.aserial.                   |
| 71 | ws2812_gol.\ram_to_bit.shift_cnt.                 |
| 72 | ws2812_gol.\rst_deouncer.                         |
| 73 | ws2812_gol.\to_seven_0.                           |
| 74 | ws2812_gol.\to_seven_1.                           |
| 75 | ws2812_gol.\to_seven_2.                           |
+----+---------------------------------------------------+

Select a module from which you would like to analyze signals: 71

-- \ram_to_bit.shift_cnt. signals --
+---+-----------+-------+----------+
| # | name      | range | selected |
+---+-----------+-------+----------+
| 1 | cnt_shift | [2:0] |    []    |
+---+-----------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 82 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): c

----------------------- SUT moduls -----------------------
+----+---------------------------------------------------+
|  # | moduls                                            |
+----+---------------------------------------------------+
|  0 | ws2812_gol.                                       |
|  1 | ws2812_gol.\dualportram.                          |
|  2 | ws2812_gol.\golx64.                               |
|  3 | ws2812_gol.\golx64.gol_row:1.gol_column:1.gol.    |
|  4 | ws2812_gol.\golx64.gol_row:1.gol_column:2.gol.    |
|  5 | ws2812_gol.\golx64.gol_row:1.gol_column:3.gol.    |
|  6 | ws2812_gol.\golx64.gol_row:1.gol_column:4.gol.    |
|  7 | ws2812_gol.\golx64.gol_row:1.gol_column:5.gol.    |
|  8 | ws2812_gol.\golx64.gol_row:1.gol_column:6.gol.    |
|  9 | ws2812_gol.\golx64.gol_row:1.gol_column:7.gol.    |
| 10 | ws2812_gol.\golx64.gol_row:1.gol_column:8.gol.    |
| 11 | ws2812_gol.\golx64.gol_row:2.gol_column:1.gol.    |
| 12 | ws2812_gol.\golx64.gol_row:2.gol_column:2.gol.    |
| 13 | ws2812_gol.\golx64.gol_row:2.gol_column:3.gol.    |
| 14 | ws2812_gol.\golx64.gol_row:2.gol_column:4.gol.    |
| 15 | ws2812_gol.\golx64.gol_row:2.gol_column:5.gol.    |
| 16 | ws2812_gol.\golx64.gol_row:2.gol_column:6.gol.    |
| 17 | ws2812_gol.\golx64.gol_row:2.gol_column:7.gol.    |
| 18 | ws2812_gol.\golx64.gol_row:2.gol_column:8.gol.    |
| 19 | ws2812_gol.\golx64.gol_row:3.gol_column:1.gol.    |
| 20 | ws2812_gol.\golx64.gol_row:3.gol_column:2.gol.    |
| 21 | ws2812_gol.\golx64.gol_row:3.gol_column:3.gol.    |
| 22 | ws2812_gol.\golx64.gol_row:3.gol_column:4.gol.    |
| 23 | ws2812_gol.\golx64.gol_row:3.gol_column:5.gol.    |
| 24 | ws2812_gol.\golx64.gol_row:3.gol_column:6.gol.    |
| 25 | ws2812_gol.\golx64.gol_row:3.gol_column:7.gol.    |
| 26 | ws2812_gol.\golx64.gol_row:3.gol_column:8.gol.    |
| 27 | ws2812_gol.\golx64.gol_row:4.gol_column:1.gol.    |
| 28 | ws2812_gol.\golx64.gol_row:4.gol_column:2.gol.    |
| 29 | ws2812_gol.\golx64.gol_row:4.gol_column:3.gol.    |
| 30 | ws2812_gol.\golx64.gol_row:4.gol_column:4.gol.    |
| 31 | ws2812_gol.\golx64.gol_row:4.gol_column:5.gol.    |
| 32 | ws2812_gol.\golx64.gol_row:4.gol_column:6.gol.    |
| 33 | ws2812_gol.\golx64.gol_row:4.gol_column:7.gol.    |
| 34 | ws2812_gol.\golx64.gol_row:4.gol_column:8.gol.    |
| 35 | ws2812_gol.\golx64.gol_row:5.gol_column:1.gol.    |
| 36 | ws2812_gol.\golx64.gol_row:5.gol_column:2.gol.    |
| 37 | ws2812_gol.\golx64.gol_row:5.gol_column:3.gol.    |
| 38 | ws2812_gol.\golx64.gol_row:5.gol_column:4.gol.    |
| 39 | ws2812_gol.\golx64.gol_row:5.gol_column:5.gol.    |
| 40 | ws2812_gol.\golx64.gol_row:5.gol_column:6.gol.    |
| 41 | ws2812_gol.\golx64.gol_row:5.gol_column:7.gol.    |
| 42 | ws2812_gol.\golx64.gol_row:5.gol_column:8.gol.    |
| 43 | ws2812_gol.\golx64.gol_row:6.gol_column:1.gol.    |
| 44 | ws2812_gol.\golx64.gol_row:6.gol_column:2.gol.    |
| 45 | ws2812_gol.\golx64.gol_row:6.gol_column:3.gol.    |
| 46 | ws2812_gol.\golx64.gol_row:6.gol_column:4.gol.    |
| 47 | ws2812_gol.\golx64.gol_row:6.gol_column:5.gol.    |
| 48 | ws2812_gol.\golx64.gol_row:6.gol_column:6.gol.    |
| 49 | ws2812_gol.\golx64.gol_row:6.gol_column:7.gol.    |
| 50 | ws2812_gol.\golx64.gol_row:6.gol_column:8.gol.    |
| 51 | ws2812_gol.\golx64.gol_row:7.gol_column:1.gol.    |
| 52 | ws2812_gol.\golx64.gol_row:7.gol_column:2.gol.    |
| 53 | ws2812_gol.\golx64.gol_row:7.gol_column:3.gol.    |
| 54 | ws2812_gol.\golx64.gol_row:7.gol_column:4.gol.    |
| 55 | ws2812_gol.\golx64.gol_row:7.gol_column:5.gol.    |
| 56 | ws2812_gol.\golx64.gol_row:7.gol_column:6.gol.    |
| 57 | ws2812_gol.\golx64.gol_row:7.gol_column:7.gol.    |
| 58 | ws2812_gol.\golx64.gol_row:7.gol_column:8.gol.    |
| 59 | ws2812_gol.\golx64.gol_row:8.gol_column:1.gol.    |
| 60 | ws2812_gol.\golx64.gol_row:8.gol_column:2.gol.    |
| 61 | ws2812_gol.\golx64.gol_row:8.gol_column:3.gol.    |
| 62 | ws2812_gol.\golx64.gol_row:8.gol_column:4.gol.    |
| 63 | ws2812_gol.\golx64.gol_row:8.gol_column:5.gol.    |
| 64 | ws2812_gol.\golx64.gol_row:8.gol_column:6.gol.    |
| 65 | ws2812_gol.\golx64.gol_row:8.gol_column:7.gol.    |
| 66 | ws2812_gol.\golx64.gol_row:8.gol_column:8.gol.    |
| 67 | ws2812_gol.\golx64.xmaindex:1.ymaindex:1.gol_ser. |
| 68 | ws2812_gol.\ram_to_bit.                           |
| 69 | ws2812_gol.\ram_to_bit.addrcnt.                   |
| 70 | ws2812_gol.\ram_to_bit.aserial.                   |
| 71 | ws2812_gol.\ram_to_bit.shift_cnt.                 |
| 72 | ws2812_gol.\rst_deouncer.                         |
| 73 | ws2812_gol.\to_seven_0.                           |
| 74 | ws2812_gol.\to_seven_1.                           |
| 75 | ws2812_gol.\to_seven_2.                           |
+----+---------------------------------------------------+

Select a module from which you would like to analyze signals: 70

------ \ram_to_bit.aserial. signals ------
+---+-----------------+-------+----------+
| # | name            | range | selected |
+---+-----------------+-------+----------+
| 1 | clk             |   1   |    []    |
| 2 | data_in         |   1   |    []    |
| 3 | data_out        |   1   |    []    |
| 4 | reset           |   1   |    []    |
| 5 | run             |   1   |    []    |
| 6 | vclk_count_curr | [3:0] |    []    |
| 7 | vcount          | [3:0] |    []    |
| 8 | vrun            |   1   |    []    |
| 9 | wnr             |   1   |    []    |
+---+-----------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 82 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 2
------ \ram_to_bit.aserial. signals ------
+---+-----------------+-------+----------+
| # | name            | range | selected |
+---+-----------------+-------+----------+
| 1 | clk             |   1   |    []    |
| 2 | data_in         |   1   |  ['A']   |
| 3 | data_out        |   1   |    []    |
| 4 | reset           |   1   |    []    |
| 5 | run             |   1   |    []    |
| 6 | vclk_count_curr | [3:0] |    []    |
| 7 | vcount          | [3:0] |    []    |
| 8 | vrun            |   1   |    []    |
| 9 | wnr             |   1   |    []    |
+---+-----------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 83 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 3
------ \ram_to_bit.aserial. signals ------
+---+-----------------+-------+----------+
| # | name            | range | selected |
+---+-----------------+-------+----------+
| 1 | clk             |   1   |    []    |
| 2 | data_in         |   1   |  ['A']   |
| 3 | data_out        |   1   |  ['A']   |
| 4 | reset           |   1   |    []    |
| 5 | run             |   1   |    []    |
| 6 | vclk_count_curr | [3:0] |    []    |
| 7 | vcount          | [3:0] |    []    |
| 8 | vrun            |   1   |    []    |
| 9 | wnr             |   1   |    []    |
+---+-----------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 84 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): c

----------------------- SUT moduls -----------------------
+----+---------------------------------------------------+
|  # | moduls                                            |
+----+---------------------------------------------------+
|  0 | ws2812_gol.                                       |
|  1 | ws2812_gol.\dualportram.                          |
|  2 | ws2812_gol.\golx64.                               |
|  3 | ws2812_gol.\golx64.gol_row:1.gol_column:1.gol.    |
|  4 | ws2812_gol.\golx64.gol_row:1.gol_column:2.gol.    |
|  5 | ws2812_gol.\golx64.gol_row:1.gol_column:3.gol.    |
|  6 | ws2812_gol.\golx64.gol_row:1.gol_column:4.gol.    |
|  7 | ws2812_gol.\golx64.gol_row:1.gol_column:5.gol.    |
|  8 | ws2812_gol.\golx64.gol_row:1.gol_column:6.gol.    |
|  9 | ws2812_gol.\golx64.gol_row:1.gol_column:7.gol.    |
| 10 | ws2812_gol.\golx64.gol_row:1.gol_column:8.gol.    |
| 11 | ws2812_gol.\golx64.gol_row:2.gol_column:1.gol.    |
| 12 | ws2812_gol.\golx64.gol_row:2.gol_column:2.gol.    |
| 13 | ws2812_gol.\golx64.gol_row:2.gol_column:3.gol.    |
| 14 | ws2812_gol.\golx64.gol_row:2.gol_column:4.gol.    |
| 15 | ws2812_gol.\golx64.gol_row:2.gol_column:5.gol.    |
| 16 | ws2812_gol.\golx64.gol_row:2.gol_column:6.gol.    |
| 17 | ws2812_gol.\golx64.gol_row:2.gol_column:7.gol.    |
| 18 | ws2812_gol.\golx64.gol_row:2.gol_column:8.gol.    |
| 19 | ws2812_gol.\golx64.gol_row:3.gol_column:1.gol.    |
| 20 | ws2812_gol.\golx64.gol_row:3.gol_column:2.gol.    |
| 21 | ws2812_gol.\golx64.gol_row:3.gol_column:3.gol.    |
| 22 | ws2812_gol.\golx64.gol_row:3.gol_column:4.gol.    |
| 23 | ws2812_gol.\golx64.gol_row:3.gol_column:5.gol.    |
| 24 | ws2812_gol.\golx64.gol_row:3.gol_column:6.gol.    |
| 25 | ws2812_gol.\golx64.gol_row:3.gol_column:7.gol.    |
| 26 | ws2812_gol.\golx64.gol_row:3.gol_column:8.gol.    |
| 27 | ws2812_gol.\golx64.gol_row:4.gol_column:1.gol.    |
| 28 | ws2812_gol.\golx64.gol_row:4.gol_column:2.gol.    |
| 29 | ws2812_gol.\golx64.gol_row:4.gol_column:3.gol.    |
| 30 | ws2812_gol.\golx64.gol_row:4.gol_column:4.gol.    |
| 31 | ws2812_gol.\golx64.gol_row:4.gol_column:5.gol.    |
| 32 | ws2812_gol.\golx64.gol_row:4.gol_column:6.gol.    |
| 33 | ws2812_gol.\golx64.gol_row:4.gol_column:7.gol.    |
| 34 | ws2812_gol.\golx64.gol_row:4.gol_column:8.gol.    |
| 35 | ws2812_gol.\golx64.gol_row:5.gol_column:1.gol.    |
| 36 | ws2812_gol.\golx64.gol_row:5.gol_column:2.gol.    |
| 37 | ws2812_gol.\golx64.gol_row:5.gol_column:3.gol.    |
| 38 | ws2812_gol.\golx64.gol_row:5.gol_column:4.gol.    |
| 39 | ws2812_gol.\golx64.gol_row:5.gol_column:5.gol.    |
| 40 | ws2812_gol.\golx64.gol_row:5.gol_column:6.gol.    |
| 41 | ws2812_gol.\golx64.gol_row:5.gol_column:7.gol.    |
| 42 | ws2812_gol.\golx64.gol_row:5.gol_column:8.gol.    |
| 43 | ws2812_gol.\golx64.gol_row:6.gol_column:1.gol.    |
| 44 | ws2812_gol.\golx64.gol_row:6.gol_column:2.gol.    |
| 45 | ws2812_gol.\golx64.gol_row:6.gol_column:3.gol.    |
| 46 | ws2812_gol.\golx64.gol_row:6.gol_column:4.gol.    |
| 47 | ws2812_gol.\golx64.gol_row:6.gol_column:5.gol.    |
| 48 | ws2812_gol.\golx64.gol_row:6.gol_column:6.gol.    |
| 49 | ws2812_gol.\golx64.gol_row:6.gol_column:7.gol.    |
| 50 | ws2812_gol.\golx64.gol_row:6.gol_column:8.gol.    |
| 51 | ws2812_gol.\golx64.gol_row:7.gol_column:1.gol.    |
| 52 | ws2812_gol.\golx64.gol_row:7.gol_column:2.gol.    |
| 53 | ws2812_gol.\golx64.gol_row:7.gol_column:3.gol.    |
| 54 | ws2812_gol.\golx64.gol_row:7.gol_column:4.gol.    |
| 55 | ws2812_gol.\golx64.gol_row:7.gol_column:5.gol.    |
| 56 | ws2812_gol.\golx64.gol_row:7.gol_column:6.gol.    |
| 57 | ws2812_gol.\golx64.gol_row:7.gol_column:7.gol.    |
| 58 | ws2812_gol.\golx64.gol_row:7.gol_column:8.gol.    |
| 59 | ws2812_gol.\golx64.gol_row:8.gol_column:1.gol.    |
| 60 | ws2812_gol.\golx64.gol_row:8.gol_column:2.gol.    |
| 61 | ws2812_gol.\golx64.gol_row:8.gol_column:3.gol.    |
| 62 | ws2812_gol.\golx64.gol_row:8.gol_column:4.gol.    |
| 63 | ws2812_gol.\golx64.gol_row:8.gol_column:5.gol.    |
| 64 | ws2812_gol.\golx64.gol_row:8.gol_column:6.gol.    |
| 65 | ws2812_gol.\golx64.gol_row:8.gol_column:7.gol.    |
| 66 | ws2812_gol.\golx64.gol_row:8.gol_column:8.gol.    |
| 67 | ws2812_gol.\golx64.xmaindex:1.ymaindex:1.gol_ser. |
| 68 | ws2812_gol.\ram_to_bit.                           |
| 69 | ws2812_gol.\ram_to_bit.addrcnt.                   |
| 70 | ws2812_gol.\ram_to_bit.aserial.                   |
| 71 | ws2812_gol.\ram_to_bit.shift_cnt.                 |
| 72 | ws2812_gol.\rst_deouncer.                         |
| 73 | ws2812_gol.\to_seven_0.                           |
| 74 | ws2812_gol.\to_seven_1.                           |
| 75 | ws2812_gol.\to_seven_2.                           |
+----+---------------------------------------------------+

Select a module from which you would like to analyze signals: 68

------------ \ram_to_bit. signals ------------
+----+--------------------+-------+----------+
|  # | name               | range | selected |
+----+--------------------+-------+----------+
|  1 | acnt_eq191         |   1   |    []    |
|  2 | acnt_inc           |   1   |    []    |
|  3 | acnt_rst           |   1   |    []    |
|  4 | aserial_run        |   1   |    []    |
|  5 | aserial_wnr        |   1   |    []    |
|  6 | clk                |   1   |    []    |
|  7 | data_in_s          |   1   |    []    |
|  8 | datapuffer         | [7:0] |    []    |
|  9 | dataread           | [7:0] |    []    |
| 10 | raddr              | [7:0] |    []    |
| 11 | reset              |   1   |    []    |
| 12 | sfr_done           |   1   |    []    |
| 13 | sfr_load           |   1   |    []    |
| 14 | sfr_shift          |   1   |    []    |
| 15 | shift_rgb_byte     | [7:0] |    []    |
| 16 | start              |   1   |    []    |
| 17 | state              | [2:0] |    []    |
| 18 | working            |   1   |    []    |
| 19 | ws2812_out         |   1   |    []    |
| 20 | ws2812_ram_addr_rd | [7:0] |    []    |
+----+--------------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 84 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 9

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [7:0] dataread: 

------------ \ram_to_bit. signals ------------
+----+--------------------+-------+----------+
|  # | name               | range | selected |
+----+--------------------+-------+----------+
|  1 | acnt_eq191         |   1   |    []    |
|  2 | acnt_inc           |   1   |    []    |
|  3 | acnt_rst           |   1   |    []    |
|  4 | aserial_run        |   1   |    []    |
|  5 | aserial_wnr        |   1   |    []    |
|  6 | clk                |   1   |    []    |
|  7 | data_in_s          |   1   |    []    |
|  8 | datapuffer         | [7:0] |    []    |
|  9 | dataread           | [7:0] |  ['A']   |
| 10 | raddr              | [7:0] |    []    |
| 11 | reset              |   1   |    []    |
| 12 | sfr_done           |   1   |    []    |
| 13 | sfr_load           |   1   |    []    |
| 14 | sfr_shift          |   1   |    []    |
| 15 | shift_rgb_byte     | [7:0] |    []    |
| 16 | start              |   1   |    []    |
| 17 | state              | [2:0] |    []    |
| 18 | working            |   1   |    []    |
| 19 | ws2812_out         |   1   |    []    |
| 20 | ws2812_ram_addr_rd | [7:0] |    []    |
+----+--------------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 92 (max. 1180)                            #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 10

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! NOTE !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                  !
! Define a range for the vector to be analyzed.                                    !
!  you can do this in the following ways:                                          !
!   1) Press enter to analyze the entire vector                                    !
!   2) Define an area of the vector. (The area should be within the vector area):  !
!        e.g.: '[1:0]'                                                             !
!   3) Individual signals:                                                         !
!        e.g.: '1'                                                                 !
!   4) Any combination of areas and individual signals                             !
!        e.g.: '9, [7:5], 3, [1:0]'                                                !
! define Signals in descending order!                                              !
!                                                                                  !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

wire [7:0] raddr: 

------------ \ram_to_bit. signals ------------
+----+--------------------+-------+----------+
|  # | name               | range | selected |
+----+--------------------+-------+----------+
|  1 | acnt_eq191         |   1   |    []    |
|  2 | acnt_inc           |   1   |    []    |
|  3 | acnt_rst           |   1   |    []    |
|  4 | aserial_run        |   1   |    []    |
|  5 | aserial_wnr        |   1   |    []    |
|  6 | clk                |   1   |    []    |
|  7 | data_in_s          |   1   |    []    |
|  8 | datapuffer         | [7:0] |    []    |
|  9 | dataread           | [7:0] |  ['A']   |
| 10 | raddr              | [7:0] |  ['A']   |
| 11 | reset              |   1   |    []    |
| 12 | sfr_done           |   1   |    []    |
| 13 | sfr_load           |   1   |    []    |
| 14 | sfr_shift          |   1   |    []    |
| 15 | shift_rgb_byte     | [7:0] |    []    |
| 16 | start              |   1   |    []    |
| 17 | state              | [2:0] |    []    |
| 18 | working            |   1   |    []    |
| 19 | ws2812_out         |   1   |    []    |
| 20 | ws2812_ram_addr_rd | [7:0] |    []    |
+----+--------------------+-------+----------+


## Number of selected bits to be analysed ###
#                                           #
# 100 (max. 1180)                           #
#                                           #
#############################################

Select signals to be analyzed (0 = finish, f = no filter, c = change filter): 0

!!!!!!!!!!!!!!!!!!! Note !!!!!!!!!!!!!!!!!!!!
!                                           !
! The capture duration must be defined.     !
! The maximum duration depends on:          !
!  - available ram                          !
!  - width of the sample                    !
!  - sampling frequency                     !
! FIFO Cascade (Width x Depth)              !
! FIFO (Input Width x Depth)                !
!                                           !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

------Please choose one of the following durations: ------
+---+---------+---------------+--------------+-----------+
| # | smp_cnt | duration [us] | FIFO Cascade |      FIFO |
+---+---------+---------------+--------------+-----------+
| 1 |    1024 |         102.4 |        3 x 1 | 40 x 1024 |
| 2 |    2048 |         204.8 |        5 x 1 | 20 x 2048 |
| 3 |    3072 |         307.2 |        3 x 3 | 40 x 1024 |
| 4 |    4096 |         409.6 |        5 x 2 | 20 x 2048 |
| 5 |    5120 |         512.0 |        3 x 5 | 40 x 1024 |
| 6 |    6144 |         614.4 |        5 x 3 | 20 x 2048 |
| 7 |    8192 |         819.2 |        5 x 4 | 20 x 2048 |
| 8 |   10240 |        1024.0 |        5 x 5 | 20 x 2048 |
+---+---------+---------------+--------------+-----------+

Total Capture duration (choose between 1 and 8): 5

############# Capture duration ##############
#                                           #
# Sample count = 5120                       #
# Capture duration = 512.0 us               #
#                                           #
#############################################


Enter the number of capture samples before trigger activation (between 0 and 1014): 100

###### Capture duration before Trigger ######
#                                           #
# Sample count = 100                        #
# Capture duration = 10.0 us                #
#                                           #
#############################################


!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! Note !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                                   !
! You can override an input or input-vector of your top-level entity using the ILA. !
! Please note that the input will no longer be connected to the FPGA's IO pins.     !
!                                                                                   !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


Would you like to implement the input control feature? (y/N): y
--- Inputs DUT "ws2812_gol" ----
+---+-------+--------+---------+
| # |  type | range  |   Name  |
+---+-------+--------+---------+
| 0 | input |   1    |   clk   |
| 1 | input |   1    |  reset  |
| 2 | input |   1    | reset_2 |
| 3 | input | [15:0] |  stswi  |
+---+-------+--------+---------+

Select an input signal: 3

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! Note !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
!                                                                         !
! There are two default triggers that can be set for exactly one signal:  !
!  'rising edge' and 'falling edge'                                       !
! There is also an optional trigger: pattern compare                      !
! With this option, a pattern can be set across the entire bit width,     !
!  determining for each bit whether it should be '1', '0', or 'dc'        !
!  (don't care) to activate the trigger.                                  !
! If this function is activated, more hardware is required for the ILA    !
!  and the maximum possible sampling frequency may be reduced.            !
!                                                                         !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!


Would you like to implement the function for comparing bit patterns? (y/N): y

############ Signals under test #############
#                                           #
# gol_next_gen                              #
#  [88:81] life_out                         #
#  [78:71] life_out                         #
#  [68:61] life_out                         #
#  [58:51] life_out                         #
#  [48:41] life_out                         #
#  [38:31] life_out                         #
#  [28:21] life_out                         #
#  [18:11] life_out                         #
# [7:0] ws2812_ram_addr_wr                  #
# ws2812_ready                              #
# [7:0] ws2812_rgb_byte                     #
# [7:0] dataread                            #
# [7:0] raddr                               #
# data_in                                   #
# data_out                                  #
#                                           #
#############################################

Execute Synthesis...
Output permanently saved to: /home/robo/Schreibtisch/CologneChip/gatemate_ila/log/yosys.log

Execute Implementation...
Output permanently saved to: /home/robo/Schreibtisch/CologneChip/gatemate_ila/log/impl.log

#################### Configuration File ####################
#                                                          #
# save_config/ila_config_ws2812_gol_25-09-24_14-05-51.json #
#                                                          #
############################################################


Upload to FPGA Board...

############ CONFIGURATION NOTE #############
#                                           #
# Trigger at sample no.: 97                 #
# Defined analysis frequency: 10000000 Hz   #
#                                           #
#############################################


----------------- All Signals ------------------
+----+-------------------------------+---------+
|  # |                          Name | Pattern |
+----+-------------------------------+---------+
|  0 |  \ram_to_bit.aserial.data_out |      dc |
|  1 |   \ram_to_bit.aserial.data_in |      dc |
|  2 |          \ram_to_bit.raddr[0] |      dc |
|  3 |          \ram_to_bit.raddr[1] |      dc |
|  4 |          \ram_to_bit.raddr[2] |      dc |
|  5 |          \ram_to_bit.raddr[3] |      dc |
|  6 |          \ram_to_bit.raddr[4] |      dc |
|  7 |          \ram_to_bit.raddr[5] |      dc |
|  8 |          \ram_to_bit.raddr[6] |      dc |
|  9 |          \ram_to_bit.raddr[7] |      dc |
| 10 |       \ram_to_bit.dataread[0] |      dc |
| 11 |       \ram_to_bit.dataread[1] |      dc |
| 12 |       \ram_to_bit.dataread[2] |      dc |
| 13 |       \ram_to_bit.dataread[3] |      dc |
| 14 |       \ram_to_bit.dataread[4] |      dc |
| 15 |       \ram_to_bit.dataread[5] |      dc |
| 16 |       \ram_to_bit.dataread[6] |      dc |
| 17 |       \ram_to_bit.dataread[7] |      dc |
| 18 |    \golx64.ws2812_rgb_byte[0] |      dc |
| 19 |    \golx64.ws2812_rgb_byte[1] |      dc |
| 20 |    \golx64.ws2812_rgb_byte[2] |      dc |
| 21 |    \golx64.ws2812_rgb_byte[3] |      dc |
| 22 |    \golx64.ws2812_rgb_byte[4] |      dc |
| 23 |    \golx64.ws2812_rgb_byte[5] |      dc |
| 24 |    \golx64.ws2812_rgb_byte[6] |      dc |
| 25 |    \golx64.ws2812_rgb_byte[7] |      dc |
| 26 |          \golx64.ws2812_ready |      dc |
| 27 | \golx64.ws2812_ram_addr_wr[0] |      dc |
| 28 | \golx64.ws2812_ram_addr_wr[1] |      dc |
| 29 | \golx64.ws2812_ram_addr_wr[2] |      dc |
| 30 | \golx64.ws2812_ram_addr_wr[3] |      dc |
| 31 | \golx64.ws2812_ram_addr_wr[4] |      dc |
| 32 | \golx64.ws2812_ram_addr_wr[5] |      dc |
| 33 | \golx64.ws2812_ram_addr_wr[6] |      dc |
| 34 | \golx64.ws2812_ram_addr_wr[7] |      dc |
| 35 |     \golx64.life_out_18_11[0] |      dc |
| 36 |     \golx64.life_out_18_11[1] |      dc |
| 37 |     \golx64.life_out_18_11[2] |      dc |
| 38 |     \golx64.life_out_18_11[3] |      dc |
| 39 |     \golx64.life_out_18_11[4] |      dc |
| 40 |     \golx64.life_out_18_11[5] |      dc |
| 41 |     \golx64.life_out_18_11[6] |      dc |
| 42 |     \golx64.life_out_18_11[7] |      dc |
| 43 |     \golx64.life_out_28_21[0] |      dc |
| 44 |     \golx64.life_out_28_21[1] |      dc |
| 45 |     \golx64.life_out_28_21[2] |      dc |
| 46 |     \golx64.life_out_28_21[3] |      dc |
| 47 |     \golx64.life_out_28_21[4] |      dc |
| 48 |     \golx64.life_out_28_21[5] |      dc |
| 49 |     \golx64.life_out_28_21[6] |      dc |
| 50 |     \golx64.life_out_28_21[7] |      dc |
| 51 |     \golx64.life_out_38_31[0] |      dc |
| 52 |     \golx64.life_out_38_31[1] |      dc |
| 53 |     \golx64.life_out_38_31[2] |      dc |
| 54 |     \golx64.life_out_38_31[3] |      dc |
| 55 |     \golx64.life_out_38_31[4] |      dc |
| 56 |     \golx64.life_out_38_31[5] |      dc |
| 57 |     \golx64.life_out_38_31[6] |      dc |
| 58 |     \golx64.life_out_38_31[7] |      dc |
| 59 |     \golx64.life_out_48_41[0] |      dc |
| 60 |     \golx64.life_out_48_41[1] |      dc |
| 61 |     \golx64.life_out_48_41[2] |      dc |
| 62 |     \golx64.life_out_48_41[3] |      dc |
| 63 |     \golx64.life_out_48_41[4] |      dc |
| 64 |     \golx64.life_out_48_41[5] |      dc |
| 65 |     \golx64.life_out_48_41[6] |      dc |
| 66 |     \golx64.life_out_48_41[7] |      dc |
| 67 |     \golx64.life_out_58_51[0] |      dc |
| 68 |     \golx64.life_out_58_51[1] |      dc |
| 69 |     \golx64.life_out_58_51[2] |      dc |
| 70 |     \golx64.life_out_58_51[3] |      dc |
| 71 |     \golx64.life_out_58_51[4] |      dc |
| 72 |     \golx64.life_out_58_51[5] |      dc |
| 73 |     \golx64.life_out_58_51[6] |      dc |
| 74 |     \golx64.life_out_58_51[7] |      dc |
| 75 |     \golx64.life_out_68_61[0] |      dc |
| 76 |     \golx64.life_out_68_61[1] |      dc |
| 77 |     \golx64.life_out_68_61[2] |      dc |
| 78 |     \golx64.life_out_68_61[3] |      dc |
| 79 |     \golx64.life_out_68_61[4] |      dc |
| 80 |     \golx64.life_out_68_61[5] |      dc |
| 81 |     \golx64.life_out_68_61[6] |      dc |
| 82 |     \golx64.life_out_68_61[7] |      dc |
| 83 |     \golx64.life_out_78_71[0] |      dc |
| 84 |     \golx64.life_out_78_71[1] |      dc |
| 85 |     \golx64.life_out_78_71[2] |      dc |
| 86 |     \golx64.life_out_78_71[3] |      dc |
| 87 |     \golx64.life_out_78_71[4] |      dc |
| 88 |     \golx64.life_out_78_71[5] |      dc |
| 89 |     \golx64.life_out_78_71[6] |      dc |
| 90 |     \golx64.life_out_78_71[7] |      dc |
| 91 |     \golx64.life_out_88_81[0] |      dc |
| 92 |     \golx64.life_out_88_81[1] |      dc |
| 93 |     \golx64.life_out_88_81[2] |      dc |
| 94 |     \golx64.life_out_88_81[3] |      dc |
| 95 |     \golx64.life_out_88_81[4] |      dc |
| 96 |     \golx64.life_out_88_81[5] |      dc |
| 97 |     \golx64.life_out_88_81[6] |      dc |
| 98 |     \golx64.life_out_88_81[7] |      dc |
| 99 |          \golx64.gol_next_gen |      dc |
+----+-------------------------------+---------+

########### current ILA runtime configuration ##########
#                                                      #
# Number of sequences: 1                               #
#                                                      #
#  Sequences Number: 1                                 #
#     trigger activation: falling edge                 #
#     trigger signal:     \ram_to_bit.aserial.data_out #
#                                                      #
########################################################



0 -- exit
1 -- change Trigger
2 -- start capture
3 -- reset ILA (resets the config of the ILA)
4 -- reset DUT (hold the DUT in reset until the capture starts)
5 -- change input control value

Enter your choice: 1

################### Trigger configuration ##################
#                                                          #
# Select how many triggers are set directly in succession. #
# For each iteration you can select a separate trigger.    #
# Entering 'e' exits the process                           #
# Enter 'p' for 'previous' to backtrack a step.            #
#                                                          #
############################################################


Number of sequences (int, > 0): 1

###  sequence nr. 1: ###

All possible Trigger activations:
0: 	falling edge
1: 	rising edge
2: 	pattern

Trigger activation? in range [0-2]: 2

----------------- All Signals ------------------
+----+-------------------------------+---------+
|  # |                          Name | Pattern |
+----+-------------------------------+---------+
|  0 |  \ram_to_bit.aserial.data_out |      dc |
|  1 |   \ram_to_bit.aserial.data_in |      dc |
|  2 |          \ram_to_bit.raddr[0] |      dc |
|  3 |          \ram_to_bit.raddr[1] |      dc |
|  4 |          \ram_to_bit.raddr[2] |      dc |
|  5 |          \ram_to_bit.raddr[3] |      dc |
|  6 |          \ram_to_bit.raddr[4] |      dc |
|  7 |          \ram_to_bit.raddr[5] |      dc |
|  8 |          \ram_to_bit.raddr[6] |      dc |
|  9 |          \ram_to_bit.raddr[7] |      dc |
| 10 |       \ram_to_bit.dataread[0] |      dc |
| 11 |       \ram_to_bit.dataread[1] |      dc |
| 12 |       \ram_to_bit.dataread[2] |      dc |
| 13 |       \ram_to_bit.dataread[3] |      dc |
| 14 |       \ram_to_bit.dataread[4] |      dc |
| 15 |       \ram_to_bit.dataread[5] |      dc |
| 16 |       \ram_to_bit.dataread[6] |      dc |
| 17 |       \ram_to_bit.dataread[7] |      dc |
| 18 |    \golx64.ws2812_rgb_byte[0] |      dc |
| 19 |    \golx64.ws2812_rgb_byte[1] |      dc |
| 20 |    \golx64.ws2812_rgb_byte[2] |      dc |
| 21 |    \golx64.ws2812_rgb_byte[3] |      dc |
| 22 |    \golx64.ws2812_rgb_byte[4] |      dc |
| 23 |    \golx64.ws2812_rgb_byte[5] |      dc |
| 24 |    \golx64.ws2812_rgb_byte[6] |      dc |
| 25 |    \golx64.ws2812_rgb_byte[7] |      dc |
| 26 |          \golx64.ws2812_ready |      dc |
| 27 | \golx64.ws2812_ram_addr_wr[0] |      dc |
| 28 | \golx64.ws2812_ram_addr_wr[1] |      dc |
| 29 | \golx64.ws2812_ram_addr_wr[2] |      dc |
| 30 | \golx64.ws2812_ram_addr_wr[3] |      dc |
| 31 | \golx64.ws2812_ram_addr_wr[4] |      dc |
| 32 | \golx64.ws2812_ram_addr_wr[5] |      dc |
| 33 | \golx64.ws2812_ram_addr_wr[6] |      dc |
| 34 | \golx64.ws2812_ram_addr_wr[7] |      dc |
| 35 |     \golx64.life_out_18_11[0] |      dc |
| 36 |     \golx64.life_out_18_11[1] |      dc |
| 37 |     \golx64.life_out_18_11[2] |      dc |
| 38 |     \golx64.life_out_18_11[3] |      dc |
| 39 |     \golx64.life_out_18_11[4] |      dc |
| 40 |     \golx64.life_out_18_11[5] |      dc |
| 41 |     \golx64.life_out_18_11[6] |      dc |
| 42 |     \golx64.life_out_18_11[7] |      dc |
| 43 |     \golx64.life_out_28_21[0] |      dc |
| 44 |     \golx64.life_out_28_21[1] |      dc |
| 45 |     \golx64.life_out_28_21[2] |      dc |
| 46 |     \golx64.life_out_28_21[3] |      dc |
| 47 |     \golx64.life_out_28_21[4] |      dc |
| 48 |     \golx64.life_out_28_21[5] |      dc |
| 49 |     \golx64.life_out_28_21[6] |      dc |
| 50 |     \golx64.life_out_28_21[7] |      dc |
| 51 |     \golx64.life_out_38_31[0] |      dc |
| 52 |     \golx64.life_out_38_31[1] |      dc |
| 53 |     \golx64.life_out_38_31[2] |      dc |
| 54 |     \golx64.life_out_38_31[3] |      dc |
| 55 |     \golx64.life_out_38_31[4] |      dc |
| 56 |     \golx64.life_out_38_31[5] |      dc |
| 57 |     \golx64.life_out_38_31[6] |      dc |
| 58 |     \golx64.life_out_38_31[7] |      dc |
| 59 |     \golx64.life_out_48_41[0] |      dc |
| 60 |     \golx64.life_out_48_41[1] |      dc |
| 61 |     \golx64.life_out_48_41[2] |      dc |
| 62 |     \golx64.life_out_48_41[3] |      dc |
| 63 |     \golx64.life_out_48_41[4] |      dc |
| 64 |     \golx64.life_out_48_41[5] |      dc |
| 65 |     \golx64.life_out_48_41[6] |      dc |
| 66 |     \golx64.life_out_48_41[7] |      dc |
| 67 |     \golx64.life_out_58_51[0] |      dc |
| 68 |     \golx64.life_out_58_51[1] |      dc |
| 69 |     \golx64.life_out_58_51[2] |      dc |
| 70 |     \golx64.life_out_58_51[3] |      dc |
| 71 |     \golx64.life_out_58_51[4] |      dc |
| 72 |     \golx64.life_out_58_51[5] |      dc |
| 73 |     \golx64.life_out_58_51[6] |      dc |
| 74 |     \golx64.life_out_58_51[7] |      dc |
| 75 |     \golx64.life_out_68_61[0] |      dc |
| 76 |     \golx64.life_out_68_61[1] |      dc |
| 77 |     \golx64.life_out_68_61[2] |      dc |
| 78 |     \golx64.life_out_68_61[3] |      dc |
| 79 |     \golx64.life_out_68_61[4] |      dc |
| 80 |     \golx64.life_out_68_61[5] |      dc |
| 81 |     \golx64.life_out_68_61[6] |      dc |
| 82 |     \golx64.life_out_68_61[7] |      dc |
| 83 |     \golx64.life_out_78_71[0] |      dc |
| 84 |     \golx64.life_out_78_71[1] |      dc |
| 85 |     \golx64.life_out_78_71[2] |      dc |
| 86 |     \golx64.life_out_78_71[3] |      dc |
| 87 |     \golx64.life_out_78_71[4] |      dc |
| 88 |     \golx64.life_out_78_71[5] |      dc |
| 89 |     \golx64.life_out_78_71[6] |      dc |
| 90 |     \golx64.life_out_78_71[7] |      dc |
| 91 |     \golx64.life_out_88_81[0] |      dc |
| 92 |     \golx64.life_out_88_81[1] |      dc |
| 93 |     \golx64.life_out_88_81[2] |      dc |
| 94 |     \golx64.life_out_88_81[3] |      dc |
| 95 |     \golx64.life_out_88_81[4] |      dc |
| 96 |     \golx64.life_out_88_81[5] |      dc |
| 97 |     \golx64.life_out_88_81[6] |      dc |
| 98 |     \golx64.life_out_88_81[7] |      dc |
| 99 |          \golx64.gol_next_gen |      dc |
+----+-------------------------------+---------+

!!!!!!!!!!!!!!!!!!!!!! Pattern as trigger !!!!!!!!!!!!!!!!!!!!!!!
!                                                               !
! Define the Bit-Pattern for Trigger Activation                 !
! Set individual bits using '0' and '1'                         !
! Set up a hex pattern using the key 'h' followed by hex values !
! skip an indirect number of signals with j                   !
! set all remaining signals to dont care with 'r'               !
! all other inputs set a single signal to dc                    !
!                                                               !
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

0 = \ram_to_bit.aserial.data_out: j27
27 = \golx64.ws2812_ram_addr_wr[0]: h2d
27 = \golx64.ws2812_ram_addr_wr[0]: 1
28 = \golx64.ws2812_ram_addr_wr[1]: 0
29 = \golx64.ws2812_ram_addr_wr[2]: 1
30 = \golx64.ws2812_ram_addr_wr[3]: 1
31 = \golx64.ws2812_ram_addr_wr[4]: 0
32 = \golx64.ws2812_ram_addr_wr[5]: 1
33 = \golx64.ws2812_ram_addr_wr[6]: 0
34 = \golx64.ws2812_ram_addr_wr[7]: 0
35 = \golx64.life_out_18_11[0]: 


----------------- All Signals ------------------
+----+-------------------------------+---------+
|  # |                          Name | Pattern |
+----+-------------------------------+---------+
|  0 |  \ram_to_bit.aserial.data_out |      dc |
|  1 |   \ram_to_bit.aserial.data_in |      dc |
|  2 |          \ram_to_bit.raddr[0] |      dc |
|  3 |          \ram_to_bit.raddr[1] |      dc |
|  4 |          \ram_to_bit.raddr[2] |      dc |
|  5 |          \ram_to_bit.raddr[3] |      dc |
|  6 |          \ram_to_bit.raddr[4] |      dc |
|  7 |          \ram_to_bit.raddr[5] |      dc |
|  8 |          \ram_to_bit.raddr[6] |      dc |
|  9 |          \ram_to_bit.raddr[7] |      dc |
| 10 |       \ram_to_bit.dataread[0] |      dc |
| 11 |       \ram_to_bit.dataread[1] |      dc |
| 12 |       \ram_to_bit.dataread[2] |      dc |
| 13 |       \ram_to_bit.dataread[3] |      dc |
| 14 |       \ram_to_bit.dataread[4] |      dc |
| 15 |       \ram_to_bit.dataread[5] |      dc |
| 16 |       \ram_to_bit.dataread[6] |      dc |
| 17 |       \ram_to_bit.dataread[7] |      dc |
| 18 |    \golx64.ws2812_rgb_byte[0] |      dc |
| 19 |    \golx64.ws2812_rgb_byte[1] |      dc |
| 20 |    \golx64.ws2812_rgb_byte[2] |      dc |
| 21 |    \golx64.ws2812_rgb_byte[3] |      dc |
| 22 |    \golx64.ws2812_rgb_byte[4] |      dc |
| 23 |    \golx64.ws2812_rgb_byte[5] |      dc |
| 24 |    \golx64.ws2812_rgb_byte[6] |      dc |
| 25 |    \golx64.ws2812_rgb_byte[7] |      dc |
| 26 |          \golx64.ws2812_ready |      dc |
| 27 | \golx64.ws2812_ram_addr_wr[0] |       1 |
| 28 | \golx64.ws2812_ram_addr_wr[1] |       0 |
| 29 | \golx64.ws2812_ram_addr_wr[2] |       1 |
| 30 | \golx64.ws2812_ram_addr_wr[3] |       1 |
| 31 | \golx64.ws2812_ram_addr_wr[4] |       0 |
| 32 | \golx64.ws2812_ram_addr_wr[5] |       1 |
| 33 | \golx64.ws2812_ram_addr_wr[6] |       0 |
| 34 | \golx64.ws2812_ram_addr_wr[7] |       0 |
| 35 |     \golx64.life_out_18_11[0] |      dc |
| 36 |     \golx64.life_out_18_11[1] |      dc |
| 37 |     \golx64.life_out_18_11[2] |      dc |
| 38 |     \golx64.life_out_18_11[3] |      dc |
| 39 |     \golx64.life_out_18_11[4] |      dc |
| 40 |     \golx64.life_out_18_11[5] |      dc |
| 41 |     \golx64.life_out_18_11[6] |      dc |
| 42 |     \golx64.life_out_18_11[7] |      dc |
| 43 |     \golx64.life_out_28_21[0] |      dc |
| 44 |     \golx64.life_out_28_21[1] |      dc |
| 45 |     \golx64.life_out_28_21[2] |      dc |
| 46 |     \golx64.life_out_28_21[3] |      dc |
| 47 |     \golx64.life_out_28_21[4] |      dc |
| 48 |     \golx64.life_out_28_21[5] |      dc |
| 49 |     \golx64.life_out_28_21[6] |      dc |
| 50 |     \golx64.life_out_28_21[7] |      dc |
| 51 |     \golx64.life_out_38_31[0] |      dc |
| 52 |     \golx64.life_out_38_31[1] |      dc |
| 53 |     \golx64.life_out_38_31[2] |      dc |
| 54 |     \golx64.life_out_38_31[3] |      dc |
| 55 |     \golx64.life_out_38_31[4] |      dc |
| 56 |     \golx64.life_out_38_31[5] |      dc |
| 57 |     \golx64.life_out_38_31[6] |      dc |
| 58 |     \golx64.life_out_38_31[7] |      dc |
| 59 |     \golx64.life_out_48_41[0] |      dc |
| 60 |     \golx64.life_out_48_41[1] |      dc |
| 61 |     \golx64.life_out_48_41[2] |      dc |
| 62 |     \golx64.life_out_48_41[3] |      dc |
| 63 |     \golx64.life_out_48_41[4] |      dc |
| 64 |     \golx64.life_out_48_41[5] |      dc |
| 65 |     \golx64.life_out_48_41[6] |      dc |
| 66 |     \golx64.life_out_48_41[7] |      dc |
| 67 |     \golx64.life_out_58_51[0] |      dc |
| 68 |     \golx64.life_out_58_51[1] |      dc |
| 69 |     \golx64.life_out_58_51[2] |      dc |
| 70 |     \golx64.life_out_58_51[3] |      dc |
| 71 |     \golx64.life_out_58_51[4] |      dc |
| 72 |     \golx64.life_out_58_51[5] |      dc |
| 73 |     \golx64.life_out_58_51[6] |      dc |
| 74 |     \golx64.life_out_58_51[7] |      dc |
| 75 |     \golx64.life_out_68_61[0] |      dc |
| 76 |     \golx64.life_out_68_61[1] |      dc |
| 77 |     \golx64.life_out_68_61[2] |      dc |
| 78 |     \golx64.life_out_68_61[3] |      dc |
| 79 |     \golx64.life_out_68_61[4] |      dc |
| 80 |     \golx64.life_out_68_61[5] |      dc |
| 81 |     \golx64.life_out_68_61[6] |      dc |
| 82 |     \golx64.life_out_68_61[7] |      dc |
| 83 |     \golx64.life_out_78_71[0] |      dc |
| 84 |     \golx64.life_out_78_71[1] |      dc |
| 85 |     \golx64.life_out_78_71[2] |      dc |
| 86 |     \golx64.life_out_78_71[3] |      dc |
| 87 |     \golx64.life_out_78_71[4] |      dc |
| 88 |     \golx64.life_out_78_71[5] |      dc |
| 89 |     \golx64.life_out_78_71[6] |      dc |
| 90 |     \golx64.life_out_78_71[7] |      dc |
| 91 |     \golx64.life_out_88_81[0] |      dc |
| 92 |     \golx64.life_out_88_81[1] |      dc |
| 93 |     \golx64.life_out_88_81[2] |      dc |
| 94 |     \golx64.life_out_88_81[3] |      dc |
| 95 |     \golx64.life_out_88_81[4] |      dc |
| 96 |     \golx64.life_out_88_81[5] |      dc |
| 97 |     \golx64.life_out_88_81[6] |      dc |
| 98 |     \golx64.life_out_88_81[7] |      dc |
| 99 |          \golx64.gol_next_gen |      dc |
+----+-------------------------------+---------+

##### current ILA runtime configuration #####
#                                           #
# Number of sequences: 1                    #
#                                           #
#  Sequences Number: 1                      #
#     trigger activation: pattern           #
#                                           #
#############################################



0 -- exit
1 -- change Trigger
2 -- start capture
3 -- reset ILA (resets the config of the ILA)
4 -- reset DUT (hold the DUT in reset until the capture starts)
5 -- change input control value

Enter your choice: 2

################# start Capture #################
#                                               #
# Waiting for device. Press Enter to interrupt. #
#                                               #
#################################################


############### Duration between captures ##############
#                                                      #
# Duration between start and first trigger: 0.000936 s #
#                                                      #
########################################################


################## create vcd file #################
#                                                  #
# vcd_files/ila_ws2812_gol_25-09-24_14-30-47_0.vcd #
#                                                  #
####################################################


Press Enter to continue

