
*** Running vivado
    with args -log Lab7_TrafficLight.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab7_TrafficLight.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab7_TrafficLight.tcl -notrace
Command: synth_design -top Lab7_TrafficLight -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 851.898 ; gain = 235.430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab7_TrafficLight' [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/Lab7_TrafficLight.sv:19]
	Parameter OFF bound to: 0 - type: integer 
	Parameter ON bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pwm_basic' [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/pwm_basic.sv:1]
	Parameter R bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_basic' (1#1) [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/pwm_basic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_to_sseg_p' [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/hex_to_sseg_p.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_sseg_p' (2#1) [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/hex_to_sseg_p.sv:8]
INFO: [Synth 8-6157] synthesizing module 'led_mux8_p' [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/led_mux8_p.sv:4]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/led_mux8_p.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'led_mux8_p' (3#1) [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/led_mux8_p.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Lab7_TrafficLight' (4#1) [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/sources_1/imports/lab7/Lab7_TrafficLight.sv:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 924.734 ; gain = 308.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 924.734 ; gain = 308.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 924.734 ; gain = 308.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 924.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.srcs/constrs_1/imports/lab7/Lab7_TrafficLight.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab7_TrafficLight_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab7_TrafficLight_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1017.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1017.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1017.602 ; gain = 401.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1017.602 ; gain = 401.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1017.602 ; gain = 401.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_TrafficLight_reg' in module 'Lab7_TrafficLight'
INFO: [Synth 8-5545] ROM "nextState_TrafficLight" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 yellowB |                              000 | 00000000000000000000000000000100
                    redB |                              001 | 00000000000000000000000000000101
                  greenA |                              010 | 00000000000000000000000000000000
                 yellowA |                              011 | 00000000000000000000000000000001
                    redA |                              100 | 00000000000000000000000000000010
                  greenB |                              101 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_TrafficLight_reg' using encoding 'sequential' in module 'Lab7_TrafficLight'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1017.602 ; gain = 401.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab7_TrafficLight 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
Module pwm_basic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module led_mux8_p 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1017.602 ; gain = 401.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1017.602 ; gain = 401.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.914 ; gain = 408.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.914 ; gain = 408.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1032.457 ; gain = 415.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1032.457 ; gain = 415.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1032.457 ; gain = 415.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1032.457 ; gain = 415.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1032.457 ; gain = 415.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1032.457 ; gain = 415.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     4|
|4     |LUT2   |     5|
|5     |LUT3   |    15|
|6     |LUT4   |    21|
|7     |LUT5   |    11|
|8     |LUT6   |     7|
|9     |FDRE   |    73|
|10    |FDSE   |     1|
|11    |IBUF   |    17|
|12    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------+------+
|      |Instance      |Module     |Cells |
+------+--------------+-----------+------+
|1     |top           |           |   193|
|2     |  led_mux8_p0 |led_mux8_p |    45|
|3     |  pwm0        |pwm_basic  |    41|
+------+--------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1032.457 ; gain = 415.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1032.457 ; gain = 323.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1032.457 ; gain = 415.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1042.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1046.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1046.281 ; gain = 740.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1046.281 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bryso/Google Drive/Classes/WSU/Spring 2020/ECE 324/Labs/lab_repository/lab7/vivado_project/vivado_project.runs/synth_1/Lab7_TrafficLight.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab7_TrafficLight_utilization_synth.rpt -pb Lab7_TrafficLight_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 14:55:39 2020...
