/*
###############################################################
#  Generated by:      Cadence Innovus 20.15-s105_1
#  OS:                Linux x86_64(Host ID lab1-20.eng.utah.edu)
#  Generated on:      Sun Dec  4 17:38:55 2022
#  Design:            sixteenbitcpu_top_pads
#  Command:           saveNetlist -excludeLeafCell ../HDL/PLACED/16bitcpu_placed_modelsim.v
###############################################################
*/
//Need to include this file which contains the definition of the pads. 
//There is no RTL code as those one will be used for place & route.
//The RTL definition of the pads is available here: 
// /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/verilog/padlib_tsmc180.v
//`include "/home/u1174481/VLSI/VSLI_Project/tsmc_template/design_compiler/HDL/GATE/padlib_tsmc180_innovus.v" 
//////////////////////////////////////////////////
//////////////////////////////////////////////////
module pad_bidirhe_buffered (
	out, 
	pad, 
	en, 
	in);
   input out;
   inout pad;
   input en;
   output in;

   // Internal wires
   wire out_pre;
   wire out_pre1;
   wire out_pre2;
   wire out_buf;

   INVX1 inv0 (.Z(out_pre),
	.A(out));
   INVX4 inv1 (.Z(out_pre1),
	.A(out_pre));
   INVX16 inv2 (.Z(out_pre2),
	.A(out_pre1));
   INVX32 inv3 (.Z(out_buf),
	.A(out_pre2));
   pad_bidirhe pad_bidirhe0 (.DataIn(in),
	.DataOut(out_buf),
	.pad(pad),
	.EN(en));
endmodule

//Include the post-synthesis netlist.
//`include "/home/u1174481/VLSI/VSLI_Project/tsmc_template/design_compiler/HDL/GATE/16bitcpu_mapped.v" 
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : P-2019.03-SP5
// Date      : Thu Dec  1 14:42:50 2022
/////////////////////////////////////////////////////////////
module controlFSM (
	clk, 
	reset, 
	opCode1, 
	opCode2, 
	conditionCode, 
	shiftAmtIn, 
	PSR, 
	storeReg, 
	zeroExtend, 
	SrcB, 
	JmpEN, 
	BranchEN, 
	JALEN, 
	PCEN, 
	resultEN, 
	immediateRegEN, 
	updateAddress, 
	wren_a, 
	wren_b, 
	nextInstruction, 
	writeData, 
	PSREN, 
	regWriteEN, 
	PCinstruction, 
	regDest, 
	shifterControl, 
	ALUcontrol, 
	shiftAmtOut, 
	result, 
	p1, 
	clk_clone2, 
	clk_clone1);
   input clk;
   input reset;
   input [3:0] opCode1;
   input [3:0] opCode2;
   input [3:0] conditionCode;
   input [3:0] shiftAmtIn;
   input [7:0] PSR;
   output storeReg;
   output zeroExtend;
   output SrcB;
   output JmpEN;
   output BranchEN;
   output JALEN;
   output PCEN;
   output resultEN;
   output immediateRegEN;
   output updateAddress;
   output wren_a;
   output wren_b;
   output nextInstruction;
   output writeData;
   output PSREN;
   output regWriteEN;
   output PCinstruction;
   output regDest;
   output [3:0] shifterControl;
   output [3:0] ALUcontrol;
   output [3:0] shiftAmtOut;
   output [1:0] result;
   input p1;
   input clk_clone2;
   input clk_clone1;

   // Internal wires
   wire \*Logic0* ;
   wire \state[1] ;
   wire N85;
   wire N86;
   wire N87;
   wire N88;
   wire N89;
   wire n1;
   wire n2;
   wire n3;
   wire n25;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n26;
   wire n27;
   wire n29;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;

   assign wren_b = \*Logic0*  ;
   assign shiftAmtOut[3] = shiftAmtIn[3] ;
   assign shiftAmtOut[2] = shiftAmtIn[2] ;
   assign shiftAmtOut[1] = shiftAmtIn[1] ;
   assign shiftAmtOut[0] = shiftAmtIn[0] ;
   assign result[1] = JALEN ;

   DFFQBX1 \state_reg[0]  (.QB(n3),
	.CLK(clk_clone1),
	.D(N85));
   DFFQBX1 \state_reg[3]  (.QB(n25),
	.CLK(clk_clone2),
	.D(N88));
   DFFQX1 \state_reg[1]  (.Q(\state[1] ),
	.CLK(clk_clone2),
	.D(N86));
   DFFQBX1 \state_reg[2]  (.QB(n2),
	.CLK(clk_clone1),
	.D(N87));
   DFFQBX1 \state_reg[4]  (.QB(n1),
	.CLK(clk),
	.D(N89));
   NAND3X1 U44 (.Z(zeroExtend),
	.A(n43),
	.B(n44),
	.C(n45));
   NOR2X1 U45 (.Z(n45),
	.A(n46),
	.B(n47));
   NAND2X1 U46 (.Z(n44),
	.A(immediateRegEN),
	.B(n48));
   NAND3X1 U47 (.Z(n48),
	.A(n49),
	.B(n50),
	.C(opCode2[3]));
   NAND2X1 U48 (.Z(n50),
	.A(n51),
	.B(n52));
   OR2X1 U49 (.Z(n49),
	.A(n53),
	.B(n54));
   NOR2X1 U50 (.Z(n43),
	.A(n23),
	.B(n27));
   NAND3X1 U51 (.Z(writeData),
	.A(n55),
	.B(n26),
	.C(n56));
   NAND3X1 U52 (.Z(updateAddress),
	.A(n57),
	.B(n58),
	.C(n59));
   NOR2X1 U53 (.Z(n59),
	.A(n35),
	.B(n60));
   NAND2X1 U54 (.Z(n60),
	.A(n61),
	.B(n62));
   NAND2X1 U55 (.Z(shifterControl[3]),
	.A(n63),
	.B(n64));
   NAND2X1 U56 (.Z(n63),
	.A(n65),
	.B(opCode2[3]));
   NAND2X1 U57 (.Z(shifterControl[2]),
	.A(n66),
	.B(n64));
   NAND2X1 U58 (.Z(n66),
	.A(opCode2[2]),
	.B(n65));
   NAND2X1 U59 (.Z(shifterControl[1]),
	.A(n67),
	.B(n64));
   NAND2X1 U60 (.Z(n67),
	.A(opCode2[1]),
	.B(n65));
   NAND2X1 U61 (.Z(shifterControl[0]),
	.A(n68),
	.B(n64));
   NAND2X1 U62 (.Z(n64),
	.A(n5),
	.B(n27));
   NAND2X1 U63 (.Z(n68),
	.A(opCode2[0]),
	.B(n65));
   NAND3X1 U64 (.Z(result[0]),
	.A(n24),
	.B(n70),
	.C(n71));
   NOR2X1 U65 (.Z(n71),
	.A(n23),
	.B(n35));
   NAND3X1 U66 (.Z(resultEN),
	.A(n69),
	.B(n13),
	.C(n72));
   OR2X1 U67 (.Z(regWriteEN),
	.A(n73),
	.B(n74));
   NAND3X1 U68 (.Z(n74),
	.A(n75),
	.B(n76),
	.C(n77));
   NAND3X1 U69 (.Z(n77),
	.A(n78),
	.B(n79),
	.C(n38));
   NAND3X1 U70 (.Z(n79),
	.A(opCode1[1]),
	.B(opCode1[0]),
	.C(n80));
   NOR2X1 U71 (.Z(n80),
	.A(opCode1[2]),
	.B(n6));
   NAND3X1 U72 (.Z(n75),
	.A(n81),
	.B(n82),
	.C(n83));
   NOR2X1 U73 (.Z(n83),
	.A(n84),
	.B(n85));
   NAND3X1 U74 (.Z(n81),
	.A(opCode2[3]),
	.B(n16),
	.C(n86));
   AND2X1 U75 (.Z(n86),
	.A(opCode2[1]),
	.B(opCode2[0]));
   NAND3X1 U76 (.Z(n73),
	.A(n87),
	.B(n88),
	.C(n89));
   NAND2X1 U77 (.Z(n89),
	.A(n38),
	.B(n90));
   NAND3X1 U78 (.Z(n91),
	.A(n25),
	.B(n1),
	.C(n3));
   NAND2X1 U79 (.Z(n76),
	.A(n90),
	.B(n31));
   NAND3X1 U80 (.Z(SrcB),
	.A(n20),
	.B(n92),
	.C(n24));
   NAND3X1 U81 (.Z(n92),
	.A(n65),
	.B(n14),
	.C(n93));
   AND2X1 U82 (.Z(n93),
	.A(opCode2[2]),
	.B(n94));
   NOR2X1 U83 (.Z(n65),
	.A(n69),
	.B(n5));
   NAND2X1 U84 (.Z(PSREN),
	.A(n62),
	.B(n96));
   NAND2X1 U85 (.Z(n96),
	.A(n35),
	.B(n82));
   NAND3X1 U86 (.Z(n82),
	.A(n16),
	.B(n14),
	.C(n94));
   OR2X1 U87 (.Z(PCEN),
	.A(n97),
	.B(BranchEN));
   NOR2X1 U88 (.Z(N89),
	.A(n98),
	.B(p1));
   NOR2X1 U89 (.Z(n98),
	.A(n99),
	.B(n100));
   NAND2X1 U90 (.Z(n100),
	.A(n101),
	.B(n102));
   NAND3X1 U91 (.Z(n102),
	.A(opCode2[2]),
	.B(opCode2[3]),
	.C(n17));
   NAND3X1 U92 (.Z(n101),
	.A(n103),
	.B(n1),
	.C(n104));
   NAND3X1 U93 (.Z(n99),
	.A(n105),
	.B(n87),
	.C(n106));
   NOR2X1 U94 (.Z(N88),
	.A(n107),
	.B(p1));
   NOR2X1 U95 (.Z(n107),
	.A(n108),
	.B(n109));
   NAND2X1 U96 (.Z(n109),
	.A(n110),
	.B(n111));
   NAND2X1 U97 (.Z(n111),
	.A(immediateRegEN),
	.B(n112));
   NAND2X1 U98 (.Z(n112),
	.A(n113),
	.B(n114));
   NAND2X1 U99 (.Z(n114),
	.A(n54),
	.B(n115));
   OR2X1 U100 (.Z(n115),
	.A(n4),
	.B(n51));
   NAND2X1 U101 (.Z(n110),
	.A(n17),
	.B(n116));
   XOR2X1 U102 (.Z(n116),
	.A(opCode2[3]),
	.B(opCode2[2]));
   NAND3X1 U103 (.Z(n108),
	.A(n118),
	.B(n56),
	.C(n72));
   NOR2X1 U104 (.Z(N87),
	.A(n119),
	.B(p1));
   NOR2X1 U105 (.Z(n119),
	.A(n120),
	.B(n121));
   NAND2X1 U106 (.Z(n121),
	.A(n15),
	.B(n122));
   NAND2X1 U107 (.Z(n122),
	.A(immediateRegEN),
	.B(n123));
   NAND3X1 U108 (.Z(n123),
	.A(n113),
	.B(n95),
	.C(n124));
   NAND2X1 U109 (.Z(n124),
	.A(n54),
	.B(opCode1[3]));
   NAND3X1 U110 (.Z(n95),
	.A(n51),
	.B(opCode1[0]),
	.C(opCode1[1]));
   NOR2X1 U111 (.Z(n51),
	.A(n6),
	.B(n7));
   NAND3X1 U112 (.Z(n120),
	.A(n55),
	.B(n62),
	.C(n105));
   NOR2X1 U113 (.Z(N86),
	.A(n125),
	.B(p1));
   NOR2X1 U114 (.Z(n125),
	.A(n126),
	.B(n127));
   NAND2X1 U115 (.Z(n127),
	.A(n15),
	.B(n128));
   NAND2X1 U116 (.Z(n128),
	.A(immediateRegEN),
	.B(n129));
   NAND3X1 U117 (.Z(n129),
	.A(n8),
	.B(n53),
	.C(n130));
   NAND2X1 U118 (.Z(n130),
	.A(opCode1[0]),
	.B(n7));
   NAND3X1 U119 (.Z(n131),
	.A(n132),
	.B(n72),
	.C(n133));
   AND2X1 U120 (.Z(n133),
	.A(n69),
	.B(n87));
   NAND3X1 U121 (.Z(n132),
	.A(n94),
	.B(n16),
	.C(n134));
   NAND3X1 U122 (.Z(n126),
	.A(n118),
	.B(n88),
	.C(n106));
   AND2X1 U123 (.Z(N85),
	.A(reset),
	.B(n135));
   NAND3X1 U124 (.Z(n135),
	.A(n20),
	.B(n136),
	.C(n137));
   NOR2X1 U125 (.Z(n137),
	.A(n37),
	.B(n138));
   NOR2X1 U126 (.Z(n138),
	.A(opCode2[3]),
	.B(n117));
   NAND2X1 U127 (.Z(n117),
	.A(n134),
	.B(n94));
   NOR2X1 U128 (.Z(n94),
	.A(opCode2[0]),
	.B(opCode2[1]));
   AND2X1 U129 (.Z(n134),
	.A(n31),
	.B(n78));
   NAND2X1 U130 (.Z(n136),
	.A(immediateRegEN),
	.B(n139));
   NAND3X1 U131 (.Z(n139),
	.A(n113),
	.B(n8),
	.C(n140));
   NOR2X1 U132 (.Z(n140),
	.A(n141),
	.B(n142));
   AND2X1 U133 (.Z(n142),
	.A(n4),
	.B(opCode1[1]));
   NAND2X1 U134 (.Z(n53),
	.A(n7),
	.B(n6));
   NOR2X1 U135 (.Z(n141),
	.A(n143),
	.B(n6));
   NOR2X1 U136 (.Z(n143),
	.A(n144),
	.B(opCode1[0]));
   NOR2X1 U137 (.Z(n144),
	.A(opCode1[2]),
	.B(opCode1[1]));
   NOR2X1 U138 (.Z(n52),
	.A(n9),
	.B(opCode1[1]));
   NAND3X1 U139 (.Z(n113),
	.A(opCode1[2]),
	.B(n6),
	.C(n54));
   NOR2X1 U140 (.Z(n54),
	.A(opCode1[1]),
	.B(opCode1[0]));
   NAND3X1 U141 (.Z(n46),
	.A(n118),
	.B(n21),
	.C(n145));
   AND2X1 U142 (.Z(n145),
	.A(n72),
	.B(n106));
   NAND2X1 U143 (.Z(nextInstruction),
	.A(n146),
	.B(n147));
   NAND3X1 U144 (.Z(n147),
	.A(n41),
	.B(n22),
	.C(n104));
   NOR2X1 U145 (.Z(JmpEN),
	.A(n148),
	.B(n106));
   NOR2X1 U146 (.Z(BranchEN),
	.A(n105),
	.B(n148));
   AND2X1 U147 (.Z(n148),
	.A(n149),
	.B(n150));
   NAND2X1 U148 (.Z(n150),
	.A(n151),
	.B(n10));
   NAND2X1 U149 (.Z(n151),
	.A(n152),
	.B(n153));
   NAND2X1 U150 (.Z(n153),
	.A(n154),
	.B(n11));
   NAND3X1 U151 (.Z(n154),
	.A(n155),
	.B(n156),
	.C(n157));
   NOR2X1 U152 (.Z(n157),
	.A(n158),
	.B(n159));
   NOR2X1 U153 (.Z(n159),
	.A(n160),
	.B(n18));
   NOR2X1 U154 (.Z(n158),
	.A(PSR[4]),
	.B(n161));
   NAND3X1 U155 (.Z(n156),
	.A(conditionCode[0]),
	.B(n18),
	.C(conditionCode[1]));
   NAND2X1 U156 (.Z(n155),
	.A(PSR[4]),
	.B(n162));
   NAND2X1 U157 (.Z(n152),
	.A(conditionCode[2]),
	.B(n163));
   NAND3X1 U158 (.Z(n163),
	.A(n164),
	.B(n165),
	.C(n166));
   NOR2X1 U159 (.Z(n166),
	.A(n167),
	.B(n168));
   NOR2X1 U160 (.Z(n168),
	.A(n160),
	.B(n19));
   NOR2X1 U161 (.Z(n167),
	.A(PSR[0]),
	.B(n161));
   NAND3X1 U162 (.Z(n165),
	.A(conditionCode[0]),
	.B(n19),
	.C(conditionCode[1]));
   NAND2X1 U163 (.Z(n164),
	.A(PSR[0]),
	.B(n162));
   NAND2X1 U164 (.Z(n149),
	.A(conditionCode[3]),
	.B(n169));
   NAND2X1 U165 (.Z(n169),
	.A(n170),
	.B(n171));
   NAND2X1 U166 (.Z(n171),
	.A(conditionCode[2]),
	.B(n172));
   NAND2X1 U167 (.Z(n172),
	.A(n160),
	.B(n173));
   NAND2X1 U168 (.Z(n173),
	.A(n174),
	.B(n12));
   XOR2X1 U169 (.Z(n174),
	.A(conditionCode[0]),
	.B(n175));
   NOR2X1 U170 (.Z(n175),
	.A(PSR[1]),
	.B(PSR[4]));
   OR2X1 U171 (.Z(n160),
	.A(n12),
	.B(conditionCode[0]));
   NAND2X1 U172 (.Z(n170),
	.A(n176),
	.B(n11));
   NAND3X1 U173 (.Z(n176),
	.A(n177),
	.B(n178),
	.C(n179));
   NAND2X1 U174 (.Z(n179),
	.A(conditionCode[1]),
	.B(n180));
   XOR2X1 U175 (.Z(n180),
	.A(conditionCode[0]),
	.B(n181));
   NOR2X1 U176 (.Z(n181),
	.A(PSR[0]),
	.B(PSR[4]));
   NAND2X1 U177 (.Z(n178),
	.A(PSR[2]),
	.B(n162));
   NOR2X1 U178 (.Z(n162),
	.A(conditionCode[0]),
	.B(conditionCode[1]));
   OR2X1 U179 (.Z(n177),
	.A(n161),
	.B(PSR[2]));
   NAND2X1 U180 (.Z(n161),
	.A(conditionCode[0]),
	.B(n12));
   NAND2X1 U181 (.Z(ALUcontrol[3]),
	.A(n182),
	.B(n183));
   NAND2X1 U182 (.Z(n183),
	.A(n23),
	.B(opCode1[3]));
   NAND2X1 U183 (.Z(n182),
	.A(n35),
	.B(opCode2[3]));
   NAND3X1 U184 (.Z(ALUcontrol[2]),
	.A(n24),
	.B(n57),
	.C(n184));
   NOR2X1 U185 (.Z(n184),
	.A(n185),
	.B(n186));
   NOR2X1 U186 (.Z(n186),
	.A(n16),
	.B(n118));
   NOR2X1 U187 (.Z(n185),
	.A(n7),
	.B(n62));
   NAND2X1 U188 (.Z(ALUcontrol[1]),
	.A(n187),
	.B(n188));
   NAND2X1 U189 (.Z(n188),
	.A(n23),
	.B(opCode1[1]));
   NAND2X1 U190 (.Z(n187),
	.A(n35),
	.B(opCode2[1]));
   NAND3X1 U191 (.Z(ALUcontrol[0]),
	.A(n24),
	.B(n57),
	.C(n189));
   NOR2X1 U192 (.Z(n189),
	.A(n190),
	.B(n191));
   AND2X1 U193 (.Z(n191),
	.A(opCode2[0]),
	.B(n35));
   NOR2X1 U194 (.Z(n190),
	.A(n9),
	.B(n62));
   NAND3X1 U195 (.Z(n47),
	.A(n58),
	.B(n87),
	.C(n192));
   NOR2X1 U196 (.Z(n192),
	.A(n34),
	.B(n193));
   NAND2X1 U197 (.Z(n193),
	.A(n56),
	.B(n29));
   OR2X1 U198 (.Z(n58),
	.A(n194),
	.B(n195));
   NAND3X1 U199 (.Z(n195),
	.A(n118),
	.B(n87),
	.C(n57));
   AND2X1 U200 (.Z(n57),
	.A(n70),
	.B(n69));
   NAND2X1 U201 (.Z(n69),
	.A(n78),
	.B(n196));
   NOR2X1 U202 (.Z(n70),
	.A(immediateRegEN),
	.B(PCinstruction));
   OR2X1 U203 (.Z(PCinstruction),
	.A(n97),
	.B(n37));
   NAND2X1 U204 (.Z(n105),
	.A(n197),
	.B(n78));
   NAND3X1 U205 (.Z(n97),
	.A(n72),
	.B(n146),
	.C(n106));
   NAND2X1 U206 (.Z(n106),
	.A(n104),
	.B(n33));
   OR2X1 U207 (.Z(n146),
	.A(n198),
	.B(n32));
   NAND2X1 U208 (.Z(n72),
	.A(n197),
	.B(n90));
   NOR2X1 U209 (.Z(immediateRegEN),
	.A(n198),
	.B(n3));
   NAND3X1 U210 (.Z(n198),
	.A(n25),
	.B(n1),
	.C(n104));
   NAND2X1 U211 (.Z(n87),
	.A(n33),
	.B(n39));
   NAND2X1 U212 (.Z(n118),
	.A(n197),
	.B(n39));
   NAND3X1 U213 (.Z(n194),
	.A(n62),
	.B(n29),
	.C(n199));
   AND2X1 U214 (.Z(n199),
	.A(n56),
	.B(n88));
   NAND2X1 U215 (.Z(n88),
	.A(n197),
	.B(n104));
   AND2X1 U216 (.Z(n197),
	.A(n200),
	.B(n3));
   NAND2X1 U217 (.Z(n56),
	.A(n90),
	.B(n196));
   AND2X1 U218 (.Z(n90),
	.A(n40),
	.B(\state[1] ));
   NAND2X1 U219 (.Z(storeReg),
	.A(n55),
	.B(n61));
   NAND2X1 U220 (.Z(n61),
	.A(n33),
	.B(n78));
   NOR2X1 U221 (.Z(n78),
	.A(n2),
	.B(\state[1] ));
   NAND3X1 U222 (.Z(n201),
	.A(n3),
	.B(n25),
	.C(n41));
   NAND2X1 U223 (.Z(n55),
	.A(n104),
	.B(n31));
   NAND2X1 U224 (.Z(n85),
	.A(n200),
	.B(n32));
   NOR2X1 U225 (.Z(n200),
	.A(n25),
	.B(n41));
   NOR2X1 U226 (.Z(n104),
	.A(n40),
	.B(\state[1] ));
   NAND2X1 U227 (.Z(n62),
	.A(n39),
	.B(n196));
   NOR2X1 U228 (.Z(n196),
	.A(n103),
	.B(n41));
   NAND2X1 U229 (.Z(n103),
	.A(n32),
	.B(n25));
   NAND2X1 U230 (.Z(n84),
	.A(\state[1] ),
	.B(n2));
   TIE0 U3 (.Z(\*Logic0* ));
   INVX2 U4 (.Z(n4),
	.A(n53));
   INVX2 U5 (.Z(n5),
	.A(n95));
   INVX2 U6 (.Z(n6),
	.A(opCode1[3]));
   INVX2 U7 (.Z(n7),
	.A(opCode1[2]));
   INVX2 U8 (.Z(n8),
	.A(n52));
   INVX2 U9 (.Z(n9),
	.A(opCode1[0]));
   INVX2 U10 (.Z(n10),
	.A(conditionCode[3]));
   INVX2 U11 (.Z(n11),
	.A(conditionCode[2]));
   INVX2 U12 (.Z(n12),
	.A(conditionCode[1]));
   INVX2 U13 (.Z(n13),
	.A(PSREN));
   INVX2 U14 (.Z(n14),
	.A(opCode2[3]));
   INVX2 U15 (.Z(n15),
	.A(n131));
   INVX2 U16 (.Z(n16),
	.A(opCode2[2]));
   INVX2 U17 (.Z(n17),
	.A(n117));
   INVX2 U18 (.Z(n18),
	.A(PSR[3]));
   INVX2 U19 (.Z(n19),
	.A(PSR[1]));
   INVX2 U20 (.Z(n20),
	.A(n46));
   INVX2 U21 (.Z(n21),
	.A(nextInstruction));
   INVX2 U22 (.Z(n22),
	.A(n103));
   INVX2 U23 (.Z(n23),
	.A(n62));
   INVX2 U24 (.Z(n24),
	.A(n47));
   INVX2 U25 (.Z(n26),
	.A(updateAddress));
   INVX2 U26 (.Z(n27),
	.A(n69));
   INVX2 U27 (.Z(wren_a),
	.A(n55));
   INVX2 U28 (.Z(n29),
	.A(storeReg));
   INVX2 U29 (.Z(regDest),
	.A(n76));
   INVX2 U30 (.Z(n31),
	.A(n85));
   INVX2 U31 (.Z(n32),
	.A(n3));
   INVX2 U32 (.Z(n33),
	.A(n201));
   INVX2 U33 (.Z(n34),
	.A(n88));
   INVX2 U34 (.Z(n35),
	.A(n118));
   INVX2 U35 (.Z(JALEN),
	.A(n72));
   INVX2 U36 (.Z(n37),
	.A(n105));
   INVX2 U37 (.Z(n38),
	.A(n91));
   INVX2 U38 (.Z(n39),
	.A(n84));
   INVX2 U39 (.Z(n40),
	.A(n2));
   INVX2 U40 (.Z(n41),
	.A(n1));
endmodule

module pad_out_buffered (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_1 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_2 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_3 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_4 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_5 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_6 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_7 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_8 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_9 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_10 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_11 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_12 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_13 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_14 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_15 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_16 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_17 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_18 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_19 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_20 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_21 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_22 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_23 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_24 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_25 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_26 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_27 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_28 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_29 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_30 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module pad_out_buffered_SPC_31 (
	out, 
	pad);
   input out;
   output pad;

   pad_out pad_out0 (.DataOut(out),
	.pad(pad));
endmodule

module flopenr_16_0000_0 (
	reset, 
	en, 
	d, 
	q, 
	clk_clone2, 
	clk_clone3, 
	clk_clone1, 
	clk);
   input reset;
   input en;
   input [15:0] d;
   output [15:0] q;
   input clk_clone2;
   input clk_clone3;
   input clk_clone1;
   input clk;

   // Internal wires
   wire CTS_1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n1;

   BUFX1 CTS_ccl_a_buf_00370 (.Z(CTS_1),
	.A(clk));
   DFFQX1 \q_reg[15]  (.Q(q[15]),
	.CLK(clk_clone1),
	.D(n51));
   DFFQX1 \q_reg[14]  (.Q(q[14]),
	.CLK(clk_clone3),
	.D(n50));
   DFFQX1 \q_reg[13]  (.Q(q[13]),
	.CLK(CTS_1),
	.D(n49));
   DFFQX1 \q_reg[12]  (.Q(q[12]),
	.CLK(clk_clone1),
	.D(n48));
   DFFQX1 \q_reg[11]  (.Q(q[11]),
	.CLK(CTS_1),
	.D(n47));
   DFFQX1 \q_reg[10]  (.Q(q[10]),
	.CLK(clk_clone3),
	.D(n46));
   DFFQX1 \q_reg[9]  (.Q(q[9]),
	.CLK(clk_clone3),
	.D(n45));
   DFFQX1 \q_reg[8]  (.Q(q[8]),
	.CLK(CTS_1),
	.D(n44));
   DFFQX1 \q_reg[7]  (.Q(q[7]),
	.CLK(clk_clone2),
	.D(n43));
   DFFQX1 \q_reg[6]  (.Q(q[6]),
	.CLK(clk_clone3),
	.D(n42));
   DFFQX1 \q_reg[5]  (.Q(q[5]),
	.CLK(CTS_1),
	.D(n41));
   DFFQX1 \q_reg[4]  (.Q(q[4]),
	.CLK(CTS_1),
	.D(n40));
   DFFQX1 \q_reg[3]  (.Q(q[3]),
	.CLK(CTS_1),
	.D(n39));
   DFFQX1 \q_reg[2]  (.Q(q[2]),
	.CLK(clk_clone3),
	.D(n38));
   DFFQX1 \q_reg[1]  (.Q(q[1]),
	.CLK(clk_clone3),
	.D(n37));
   DFFQX1 \q_reg[0]  (.Q(q[0]),
	.CLK(CTS_1),
	.D(n36));
   NAND2X1 U4 (.Z(n36),
	.A(n2),
	.B(n3));
   NAND2X1 U5 (.Z(n3),
	.A(d[0]),
	.B(n4));
   NAND2X1 U6 (.Z(n2),
	.A(q[0]),
	.B(n5));
   NAND2X1 U7 (.Z(n37),
	.A(n6),
	.B(n7));
   NAND2X1 U8 (.Z(n7),
	.A(d[1]),
	.B(n4));
   NAND2X1 U9 (.Z(n6),
	.A(q[1]),
	.B(n5));
   NAND2X1 U10 (.Z(n38),
	.A(n8),
	.B(n9));
   NAND2X1 U11 (.Z(n9),
	.A(d[2]),
	.B(n4));
   NAND2X1 U12 (.Z(n8),
	.A(q[2]),
	.B(n5));
   NAND2X1 U13 (.Z(n39),
	.A(n10),
	.B(n11));
   NAND2X1 U14 (.Z(n11),
	.A(d[3]),
	.B(n4));
   NAND2X1 U15 (.Z(n10),
	.A(q[3]),
	.B(n5));
   NAND2X1 U16 (.Z(n40),
	.A(n12),
	.B(n13));
   NAND2X1 U17 (.Z(n13),
	.A(d[4]),
	.B(n4));
   NAND2X1 U18 (.Z(n12),
	.A(q[4]),
	.B(n5));
   NAND2X1 U19 (.Z(n41),
	.A(n14),
	.B(n15));
   NAND2X1 U20 (.Z(n15),
	.A(d[5]),
	.B(n4));
   NAND2X1 U21 (.Z(n14),
	.A(q[5]),
	.B(n5));
   NAND2X1 U22 (.Z(n42),
	.A(n16),
	.B(n17));
   NAND2X1 U23 (.Z(n17),
	.A(d[6]),
	.B(n4));
   NAND2X1 U24 (.Z(n16),
	.A(q[6]),
	.B(n5));
   NAND2X1 U25 (.Z(n43),
	.A(n18),
	.B(n19));
   NAND2X1 U26 (.Z(n19),
	.A(d[7]),
	.B(n4));
   NAND2X1 U27 (.Z(n18),
	.A(q[7]),
	.B(n5));
   NAND2X1 U28 (.Z(n44),
	.A(n20),
	.B(n21));
   NAND2X1 U29 (.Z(n21),
	.A(d[8]),
	.B(n4));
   NAND2X1 U30 (.Z(n20),
	.A(q[8]),
	.B(n5));
   NAND2X1 U31 (.Z(n45),
	.A(n22),
	.B(n23));
   NAND2X1 U32 (.Z(n23),
	.A(d[9]),
	.B(n4));
   NAND2X1 U33 (.Z(n22),
	.A(q[9]),
	.B(n5));
   NAND2X1 U34 (.Z(n46),
	.A(n24),
	.B(n25));
   NAND2X1 U35 (.Z(n25),
	.A(d[10]),
	.B(n4));
   NAND2X1 U36 (.Z(n24),
	.A(q[10]),
	.B(n5));
   NAND2X1 U37 (.Z(n47),
	.A(n26),
	.B(n27));
   NAND2X1 U38 (.Z(n27),
	.A(d[11]),
	.B(n4));
   NAND2X1 U39 (.Z(n26),
	.A(q[11]),
	.B(n5));
   NAND2X1 U40 (.Z(n48),
	.A(n28),
	.B(n29));
   NAND2X1 U41 (.Z(n29),
	.A(d[12]),
	.B(n4));
   NAND2X1 U42 (.Z(n28),
	.A(q[12]),
	.B(n5));
   NAND2X1 U43 (.Z(n49),
	.A(n30),
	.B(n31));
   NAND2X1 U44 (.Z(n31),
	.A(d[13]),
	.B(n4));
   NAND2X1 U45 (.Z(n30),
	.A(q[13]),
	.B(n5));
   NAND2X1 U46 (.Z(n50),
	.A(n32),
	.B(n33));
   NAND2X1 U47 (.Z(n33),
	.A(d[14]),
	.B(n4));
   NAND2X1 U48 (.Z(n32),
	.A(q[14]),
	.B(n5));
   NAND2X1 U49 (.Z(n51),
	.A(n34),
	.B(n35));
   NAND2X1 U50 (.Z(n35),
	.A(d[15]),
	.B(n4));
   NAND2X1 U51 (.Z(n34),
	.A(q[15]),
	.B(n5));
   NOR2X1 U52 (.Z(n5),
	.A(reset),
	.B(n4));
   NOR2X1 U53 (.Z(n4),
	.A(n1),
	.B(reset));
   INVX2 U3 (.Z(n1),
	.A(en));
endmodule

module flopenr_8_00 (
	reset, 
	en, 
	d, 
	q, 
	clk, 
	clk_clone1);
   input reset;
   input en;
   input [7:0] d;
   output [7:0] q;
   input clk;
   input clk_clone1;

   // Internal wires
   wire CTS_1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n1;

   BUFX1 CTS_ccl_a_buf_00378 (.Z(CTS_1),
	.A(clk_clone1));
   DFFQX1 \q_reg[7]  (.Q(q[7]),
	.CLK(CTS_1),
	.D(n27));
   DFFQX1 \q_reg[6]  (.Q(q[6]),
	.CLK(CTS_1),
	.D(n26));
   DFFQX1 \q_reg[5]  (.Q(q[5]),
	.CLK(clk),
	.D(n25));
   DFFQX1 \q_reg[4]  (.Q(q[4]),
	.CLK(CTS_1),
	.D(n24));
   DFFQX1 \q_reg[3]  (.Q(q[3]),
	.CLK(CTS_1),
	.D(n23));
   DFFQX1 \q_reg[2]  (.Q(q[2]),
	.CLK(CTS_1),
	.D(n22));
   DFFQX1 \q_reg[1]  (.Q(q[1]),
	.CLK(CTS_1),
	.D(n21));
   DFFQX1 \q_reg[0]  (.Q(q[0]),
	.CLK(clk),
	.D(n20));
   NAND2X1 U4 (.Z(n20),
	.A(n2),
	.B(n3));
   NAND2X1 U5 (.Z(n3),
	.A(d[0]),
	.B(n4));
   NAND2X1 U6 (.Z(n2),
	.A(q[0]),
	.B(n5));
   NAND2X1 U7 (.Z(n21),
	.A(n6),
	.B(n7));
   NAND2X1 U8 (.Z(n7),
	.A(d[1]),
	.B(n4));
   NAND2X1 U9 (.Z(n6),
	.A(q[1]),
	.B(n5));
   NAND2X1 U10 (.Z(n22),
	.A(n8),
	.B(n9));
   NAND2X1 U11 (.Z(n9),
	.A(d[2]),
	.B(n4));
   NAND2X1 U12 (.Z(n8),
	.A(q[2]),
	.B(n5));
   NAND2X1 U13 (.Z(n23),
	.A(n10),
	.B(n11));
   NAND2X1 U14 (.Z(n11),
	.A(d[3]),
	.B(n4));
   NAND2X1 U15 (.Z(n10),
	.A(q[3]),
	.B(n5));
   NAND2X1 U16 (.Z(n24),
	.A(n12),
	.B(n13));
   NAND2X1 U17 (.Z(n13),
	.A(d[4]),
	.B(n4));
   NAND2X1 U18 (.Z(n12),
	.A(q[4]),
	.B(n5));
   NAND2X1 U19 (.Z(n25),
	.A(n14),
	.B(n15));
   NAND2X1 U20 (.Z(n15),
	.A(d[5]),
	.B(n4));
   NAND2X1 U21 (.Z(n14),
	.A(q[5]),
	.B(n5));
   NAND2X1 U22 (.Z(n26),
	.A(n16),
	.B(n17));
   NAND2X1 U23 (.Z(n17),
	.A(d[6]),
	.B(n4));
   NAND2X1 U24 (.Z(n16),
	.A(q[6]),
	.B(n5));
   NAND2X1 U25 (.Z(n27),
	.A(n18),
	.B(n19));
   NAND2X1 U26 (.Z(n19),
	.A(d[7]),
	.B(n4));
   NAND2X1 U27 (.Z(n18),
	.A(q[7]),
	.B(n5));
   NOR2X1 U28 (.Z(n5),
	.A(reset),
	.B(n4));
   NOR2X1 U29 (.Z(n4),
	.A(n1),
	.B(reset));
   INVX2 U3 (.Z(n1),
	.A(en));
endmodule

module flopenr_16_0000_3 (
	reset, 
	en, 
	d, 
	q, 
	clk_clone1, 
	clk, 
	clk_clone2);
   input reset;
   input en;
   input [15:0] d;
   output [15:0] q;
   input clk_clone1;
   input clk;
   input clk_clone2;

   // Internal wires
   wire CTS_1;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;

   BUFX1 CTS_ccl_a_buf_00306 (.Z(CTS_1),
	.A(clk_clone2));
   DFFQX1 \q_reg[15]  (.Q(q[15]),
	.CLK(clk_clone1),
	.D(n54));
   DFFQX1 \q_reg[14]  (.Q(q[14]),
	.CLK(clk_clone1),
	.D(n55));
   DFFQX1 \q_reg[13]  (.Q(q[13]),
	.CLK(CTS_1),
	.D(n56));
   DFFQX1 \q_reg[12]  (.Q(q[12]),
	.CLK(CTS_1),
	.D(n57));
   DFFQX1 \q_reg[11]  (.Q(q[11]),
	.CLK(clk_clone1),
	.D(n58));
   DFFQX1 \q_reg[10]  (.Q(q[10]),
	.CLK(CTS_1),
	.D(n59));
   DFFQX1 \q_reg[9]  (.Q(q[9]),
	.CLK(CTS_1),
	.D(n60));
   DFFQX1 \q_reg[8]  (.Q(q[8]),
	.CLK(clk),
	.D(n61));
   DFFQX1 \q_reg[7]  (.Q(q[7]),
	.CLK(clk_clone1),
	.D(n62));
   DFFQX1 \q_reg[6]  (.Q(q[6]),
	.CLK(CTS_1),
	.D(n63));
   DFFQX1 \q_reg[5]  (.Q(q[5]),
	.CLK(CTS_1),
	.D(n64));
   DFFQX1 \q_reg[4]  (.Q(q[4]),
	.CLK(clk),
	.D(n65));
   DFFQX1 \q_reg[3]  (.Q(q[3]),
	.CLK(clk_clone1),
	.D(n66));
   DFFQX1 \q_reg[2]  (.Q(q[2]),
	.CLK(clk),
	.D(n67));
   DFFQX1 \q_reg[1]  (.Q(q[1]),
	.CLK(clk),
	.D(n68));
   DFFQX1 \q_reg[0]  (.Q(q[0]),
	.CLK(clk),
	.D(n69));
   NAND2X1 U4 (.Z(n69),
	.A(n103),
	.B(n102));
   NAND2X1 U5 (.Z(n102),
	.A(d[0]),
	.B(n101));
   NAND2X1 U6 (.Z(n103),
	.A(q[0]),
	.B(n100));
   NAND2X1 U7 (.Z(n68),
	.A(n99),
	.B(n98));
   NAND2X1 U8 (.Z(n98),
	.A(d[1]),
	.B(n101));
   NAND2X1 U9 (.Z(n99),
	.A(q[1]),
	.B(n100));
   NAND2X1 U10 (.Z(n67),
	.A(n97),
	.B(n96));
   NAND2X1 U11 (.Z(n96),
	.A(d[2]),
	.B(n101));
   NAND2X1 U12 (.Z(n97),
	.A(q[2]),
	.B(n100));
   NAND2X1 U13 (.Z(n66),
	.A(n95),
	.B(n94));
   NAND2X1 U14 (.Z(n94),
	.A(d[3]),
	.B(n101));
   NAND2X1 U15 (.Z(n95),
	.A(q[3]),
	.B(n100));
   NAND2X1 U16 (.Z(n65),
	.A(n93),
	.B(n92));
   NAND2X1 U17 (.Z(n92),
	.A(d[4]),
	.B(n101));
   NAND2X1 U18 (.Z(n93),
	.A(q[4]),
	.B(n100));
   NAND2X1 U19 (.Z(n64),
	.A(n91),
	.B(n90));
   NAND2X1 U20 (.Z(n90),
	.A(d[5]),
	.B(n101));
   NAND2X1 U21 (.Z(n91),
	.A(q[5]),
	.B(n100));
   NAND2X1 U22 (.Z(n63),
	.A(n89),
	.B(n88));
   NAND2X1 U23 (.Z(n88),
	.A(d[6]),
	.B(n101));
   NAND2X1 U24 (.Z(n89),
	.A(q[6]),
	.B(n100));
   NAND2X1 U25 (.Z(n62),
	.A(n87),
	.B(n86));
   NAND2X1 U26 (.Z(n86),
	.A(d[7]),
	.B(n101));
   NAND2X1 U27 (.Z(n87),
	.A(q[7]),
	.B(n100));
   NAND2X1 U28 (.Z(n61),
	.A(n85),
	.B(n84));
   NAND2X1 U29 (.Z(n84),
	.A(d[8]),
	.B(n101));
   NAND2X1 U30 (.Z(n85),
	.A(q[8]),
	.B(n100));
   NAND2X1 U31 (.Z(n60),
	.A(n83),
	.B(n82));
   NAND2X1 U32 (.Z(n82),
	.A(d[9]),
	.B(n101));
   NAND2X1 U33 (.Z(n83),
	.A(q[9]),
	.B(n100));
   NAND2X1 U34 (.Z(n59),
	.A(n81),
	.B(n80));
   NAND2X1 U35 (.Z(n80),
	.A(d[10]),
	.B(n101));
   NAND2X1 U36 (.Z(n81),
	.A(q[10]),
	.B(n100));
   NAND2X1 U37 (.Z(n58),
	.A(n79),
	.B(n78));
   NAND2X1 U38 (.Z(n78),
	.A(d[11]),
	.B(n101));
   NAND2X1 U39 (.Z(n79),
	.A(q[11]),
	.B(n100));
   NAND2X1 U40 (.Z(n57),
	.A(n77),
	.B(n76));
   NAND2X1 U41 (.Z(n76),
	.A(d[12]),
	.B(n101));
   NAND2X1 U42 (.Z(n77),
	.A(q[12]),
	.B(n100));
   NAND2X1 U43 (.Z(n56),
	.A(n75),
	.B(n74));
   NAND2X1 U44 (.Z(n74),
	.A(d[13]),
	.B(n101));
   NAND2X1 U45 (.Z(n75),
	.A(q[13]),
	.B(n100));
   NAND2X1 U46 (.Z(n55),
	.A(n73),
	.B(n72));
   NAND2X1 U47 (.Z(n72),
	.A(d[14]),
	.B(n101));
   NAND2X1 U48 (.Z(n73),
	.A(q[14]),
	.B(n100));
   NAND2X1 U49 (.Z(n54),
	.A(n71),
	.B(n70));
   NAND2X1 U50 (.Z(n70),
	.A(d[15]),
	.B(n101));
   NAND2X1 U51 (.Z(n71),
	.A(q[15]),
	.B(n100));
   NOR2X1 U52 (.Z(n100),
	.A(reset),
	.B(n101));
   NOR2X1 U53 (.Z(n101),
	.A(n53),
	.B(reset));
   INVX2 U55 (.Z(n53),
	.A(en));
endmodule

module flopenr_16_0000_2 (
	reset, 
	en, 
	d, 
	q, 
	clk_clone3, 
	clk_clone2, 
	clk_clone1, 
	clk_clone4, 
	clk);
   input reset;
   input en;
   input [15:0] d;
   output [15:0] q;
   input clk_clone3;
   input clk_clone2;
   input clk_clone1;
   input clk_clone4;
   input clk;

   // Internal wires
   wire CTS_1;
   wire n1;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;

   BUFX1 CTS_ccl_a_buf_00342 (.Z(CTS_1),
	.A(clk_clone4));
   DFFQX1 \q_reg[15]  (.Q(q[15]),
	.CLK(clk_clone1),
	.D(n52));
   DFFQX1 \q_reg[14]  (.Q(q[14]),
	.CLK(clk_clone2),
	.D(n53));
   DFFQX1 \q_reg[13]  (.Q(q[13]),
	.CLK(CTS_1),
	.D(n54));
   DFFQX1 \q_reg[12]  (.Q(q[12]),
	.CLK(clk_clone1),
	.D(n55));
   DFFQX1 \q_reg[11]  (.Q(q[11]),
	.CLK(clk_clone3),
	.D(n56));
   DFFQX1 \q_reg[10]  (.Q(q[10]),
	.CLK(CTS_1),
	.D(n57));
   DFFQX1 \q_reg[9]  (.Q(q[9]),
	.CLK(CTS_1),
	.D(n58));
   DFFQX1 \q_reg[8]  (.Q(q[8]),
	.CLK(clk),
	.D(n59));
   DFFQX1 \q_reg[7]  (.Q(q[7]),
	.CLK(clk_clone1),
	.D(n60));
   DFFQX1 \q_reg[6]  (.Q(q[6]),
	.CLK(CTS_1),
	.D(n61));
   DFFQX1 \q_reg[5]  (.Q(q[5]),
	.CLK(CTS_1),
	.D(n62));
   DFFQX1 \q_reg[4]  (.Q(q[4]),
	.CLK(clk_clone1),
	.D(n63));
   DFFQX1 \q_reg[3]  (.Q(q[3]),
	.CLK(clk_clone1),
	.D(n64));
   DFFQX1 \q_reg[2]  (.Q(q[2]),
	.CLK(CTS_1),
	.D(n65));
   DFFQX1 \q_reg[1]  (.Q(q[1]),
	.CLK(CTS_1),
	.D(n66));
   DFFQX1 \q_reg[0]  (.Q(q[0]),
	.CLK(clk),
	.D(n67));
   NAND2X1 U4 (.Z(n67),
	.A(n101),
	.B(n100));
   NAND2X1 U5 (.Z(n100),
	.A(d[0]),
	.B(n99));
   NAND2X1 U6 (.Z(n101),
	.A(q[0]),
	.B(n98));
   NAND2X1 U7 (.Z(n66),
	.A(n97),
	.B(n96));
   NAND2X1 U8 (.Z(n96),
	.A(d[1]),
	.B(n99));
   NAND2X1 U9 (.Z(n97),
	.A(q[1]),
	.B(n98));
   NAND2X1 U10 (.Z(n65),
	.A(n95),
	.B(n94));
   NAND2X1 U11 (.Z(n94),
	.A(d[2]),
	.B(n99));
   NAND2X1 U12 (.Z(n95),
	.A(q[2]),
	.B(n98));
   NAND2X1 U13 (.Z(n64),
	.A(n93),
	.B(n92));
   NAND2X1 U14 (.Z(n92),
	.A(d[3]),
	.B(n99));
   NAND2X1 U15 (.Z(n93),
	.A(q[3]),
	.B(n98));
   NAND2X1 U16 (.Z(n63),
	.A(n91),
	.B(n90));
   NAND2X1 U17 (.Z(n90),
	.A(d[4]),
	.B(n99));
   NAND2X1 U18 (.Z(n91),
	.A(q[4]),
	.B(n98));
   NAND2X1 U19 (.Z(n62),
	.A(n89),
	.B(n88));
   NAND2X1 U20 (.Z(n88),
	.A(d[5]),
	.B(n99));
   NAND2X1 U21 (.Z(n89),
	.A(q[5]),
	.B(n98));
   NAND2X1 U22 (.Z(n61),
	.A(n87),
	.B(n86));
   NAND2X1 U23 (.Z(n86),
	.A(d[6]),
	.B(n99));
   NAND2X1 U24 (.Z(n87),
	.A(q[6]),
	.B(n98));
   NAND2X1 U25 (.Z(n60),
	.A(n85),
	.B(n84));
   NAND2X1 U26 (.Z(n84),
	.A(d[7]),
	.B(n99));
   NAND2X1 U27 (.Z(n85),
	.A(q[7]),
	.B(n98));
   NAND2X1 U28 (.Z(n59),
	.A(n83),
	.B(n82));
   NAND2X1 U29 (.Z(n82),
	.A(d[8]),
	.B(n99));
   NAND2X1 U30 (.Z(n83),
	.A(q[8]),
	.B(n98));
   NAND2X1 U31 (.Z(n58),
	.A(n81),
	.B(n80));
   NAND2X1 U32 (.Z(n80),
	.A(d[9]),
	.B(n99));
   NAND2X1 U33 (.Z(n81),
	.A(q[9]),
	.B(n98));
   NAND2X1 U34 (.Z(n57),
	.A(n79),
	.B(n78));
   NAND2X1 U35 (.Z(n78),
	.A(d[10]),
	.B(n99));
   NAND2X1 U36 (.Z(n79),
	.A(q[10]),
	.B(n98));
   NAND2X1 U37 (.Z(n56),
	.A(n77),
	.B(n76));
   NAND2X1 U38 (.Z(n76),
	.A(d[11]),
	.B(n99));
   NAND2X1 U39 (.Z(n77),
	.A(q[11]),
	.B(n98));
   NAND2X1 U40 (.Z(n55),
	.A(n75),
	.B(n74));
   NAND2X1 U41 (.Z(n74),
	.A(d[12]),
	.B(n99));
   NAND2X1 U42 (.Z(n75),
	.A(q[12]),
	.B(n98));
   NAND2X1 U43 (.Z(n54),
	.A(n73),
	.B(n72));
   NAND2X1 U44 (.Z(n72),
	.A(d[13]),
	.B(n99));
   NAND2X1 U45 (.Z(n73),
	.A(q[13]),
	.B(n98));
   NAND2X1 U46 (.Z(n53),
	.A(n71),
	.B(n70));
   NAND2X1 U47 (.Z(n70),
	.A(d[14]),
	.B(n99));
   NAND2X1 U48 (.Z(n71),
	.A(q[14]),
	.B(n98));
   NAND2X1 U49 (.Z(n52),
	.A(n69),
	.B(n68));
   NAND2X1 U50 (.Z(n68),
	.A(d[15]),
	.B(n99));
   NAND2X1 U51 (.Z(n69),
	.A(q[15]),
	.B(n98));
   NOR2X1 U52 (.Z(n98),
	.A(reset),
	.B(n99));
   NOR2X1 U53 (.Z(n99),
	.A(n1),
	.B(reset));
   INVX2 U3 (.Z(n1),
	.A(en));
endmodule

module flopenr_16_0000_1 (
	reset, 
	en, 
	d, 
	q, 
	clk_clone2, 
	clk, 
	clk_clone1);
   input reset;
   input en;
   input [15:0] d;
   output [15:0] q;
   input clk_clone2;
   input clk;
   input clk_clone1;

   // Internal wires
   wire CTS_1;
   wire n1;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;

   BUFX1 CTS_ccl_a_buf_00376 (.Z(CTS_1),
	.A(clk_clone1));
   DFFQX1 \q_reg[15]  (.Q(q[15]),
	.CLK(CTS_1),
	.D(n52));
   DFFQX1 \q_reg[14]  (.Q(q[14]),
	.CLK(clk),
	.D(n53));
   DFFQX1 \q_reg[13]  (.Q(q[13]),
	.CLK(CTS_1),
	.D(n54));
   DFFQX1 \q_reg[12]  (.Q(q[12]),
	.CLK(CTS_1),
	.D(n55));
   DFFQX1 \q_reg[11]  (.Q(q[11]),
	.CLK(clk),
	.D(n56));
   DFFQX1 \q_reg[10]  (.Q(q[10]),
	.CLK(CTS_1),
	.D(n57));
   DFFQX1 \q_reg[9]  (.Q(q[9]),
	.CLK(CTS_1),
	.D(n58));
   DFFQX1 \q_reg[8]  (.Q(q[8]),
	.CLK(clk),
	.D(n59));
   DFFQX1 \q_reg[7]  (.Q(q[7]),
	.CLK(clk),
	.D(n60));
   DFFQX1 \q_reg[6]  (.Q(q[6]),
	.CLK(clk_clone2),
	.D(n61));
   DFFQX1 \q_reg[5]  (.Q(q[5]),
	.CLK(clk_clone2),
	.D(n62));
   DFFQX1 \q_reg[4]  (.Q(q[4]),
	.CLK(CTS_1),
	.D(n63));
   DFFQX1 \q_reg[3]  (.Q(q[3]),
	.CLK(CTS_1),
	.D(n64));
   DFFQX1 \q_reg[2]  (.Q(q[2]),
	.CLK(clk_clone2),
	.D(n65));
   DFFQX1 \q_reg[1]  (.Q(q[1]),
	.CLK(clk_clone2),
	.D(n66));
   DFFQX1 \q_reg[0]  (.Q(q[0]),
	.CLK(clk_clone2),
	.D(n67));
   NAND2X1 U4 (.Z(n67),
	.A(n101),
	.B(n100));
   NAND2X1 U5 (.Z(n100),
	.A(d[0]),
	.B(n99));
   NAND2X1 U6 (.Z(n101),
	.A(q[0]),
	.B(n98));
   NAND2X1 U7 (.Z(n66),
	.A(n97),
	.B(n96));
   NAND2X1 U8 (.Z(n96),
	.A(d[1]),
	.B(n99));
   NAND2X1 U9 (.Z(n97),
	.A(q[1]),
	.B(n98));
   NAND2X1 U10 (.Z(n65),
	.A(n95),
	.B(n94));
   NAND2X1 U11 (.Z(n94),
	.A(d[2]),
	.B(n99));
   NAND2X1 U12 (.Z(n95),
	.A(q[2]),
	.B(n98));
   NAND2X1 U13 (.Z(n64),
	.A(n93),
	.B(n92));
   NAND2X1 U14 (.Z(n92),
	.A(d[3]),
	.B(n99));
   NAND2X1 U15 (.Z(n93),
	.A(q[3]),
	.B(n98));
   NAND2X1 U16 (.Z(n63),
	.A(n91),
	.B(n90));
   NAND2X1 U17 (.Z(n90),
	.A(d[4]),
	.B(n99));
   NAND2X1 U18 (.Z(n91),
	.A(q[4]),
	.B(n98));
   NAND2X1 U19 (.Z(n62),
	.A(n89),
	.B(n88));
   NAND2X1 U20 (.Z(n88),
	.A(d[5]),
	.B(n99));
   NAND2X1 U21 (.Z(n89),
	.A(q[5]),
	.B(n98));
   NAND2X1 U22 (.Z(n61),
	.A(n87),
	.B(n86));
   NAND2X1 U23 (.Z(n86),
	.A(d[6]),
	.B(n99));
   NAND2X1 U24 (.Z(n87),
	.A(q[6]),
	.B(n98));
   NAND2X1 U25 (.Z(n60),
	.A(n85),
	.B(n84));
   NAND2X1 U26 (.Z(n84),
	.A(d[7]),
	.B(n99));
   NAND2X1 U27 (.Z(n85),
	.A(q[7]),
	.B(n98));
   NAND2X1 U28 (.Z(n59),
	.A(n83),
	.B(n82));
   NAND2X1 U29 (.Z(n82),
	.A(d[8]),
	.B(n99));
   NAND2X1 U30 (.Z(n83),
	.A(q[8]),
	.B(n98));
   NAND2X1 U31 (.Z(n58),
	.A(n81),
	.B(n80));
   NAND2X1 U32 (.Z(n80),
	.A(d[9]),
	.B(n99));
   NAND2X1 U33 (.Z(n81),
	.A(q[9]),
	.B(n98));
   NAND2X1 U34 (.Z(n57),
	.A(n79),
	.B(n78));
   NAND2X1 U35 (.Z(n78),
	.A(d[10]),
	.B(n99));
   NAND2X1 U36 (.Z(n79),
	.A(q[10]),
	.B(n98));
   NAND2X1 U37 (.Z(n56),
	.A(n77),
	.B(n76));
   NAND2X1 U38 (.Z(n76),
	.A(d[11]),
	.B(n99));
   NAND2X1 U39 (.Z(n77),
	.A(q[11]),
	.B(n98));
   NAND2X1 U40 (.Z(n55),
	.A(n75),
	.B(n74));
   NAND2X1 U41 (.Z(n74),
	.A(d[12]),
	.B(n99));
   NAND2X1 U42 (.Z(n75),
	.A(q[12]),
	.B(n98));
   NAND2X1 U43 (.Z(n54),
	.A(n73),
	.B(n72));
   NAND2X1 U44 (.Z(n72),
	.A(d[13]),
	.B(n99));
   NAND2X1 U45 (.Z(n73),
	.A(q[13]),
	.B(n98));
   NAND2X1 U46 (.Z(n53),
	.A(n71),
	.B(n70));
   NAND2X1 U47 (.Z(n70),
	.A(d[14]),
	.B(n99));
   NAND2X1 U48 (.Z(n71),
	.A(q[14]),
	.B(n98));
   NAND2X1 U49 (.Z(n52),
	.A(n69),
	.B(n68));
   NAND2X1 U50 (.Z(n68),
	.A(d[15]),
	.B(n99));
   NAND2X1 U51 (.Z(n69),
	.A(q[15]),
	.B(n98));
   NOR2X1 U52 (.Z(n98),
	.A(reset),
	.B(n99));
   NOR2X1 U53 (.Z(n99),
	.A(n1),
	.B(reset));
   INVX2 U3 (.Z(n1),
	.A(en));
endmodule

module mux2_WIDTH16_0 (
	d0, 
	d1, 
	s, 
	y);
   input [15:0] d0;
   input [15:0] d1;
   input s;
   output [15:0] y;

   // Internal wires
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n1;

   NAND2X1 U2 (.Z(y[9]),
	.A(n2),
	.B(n3));
   NAND2X1 U3 (.Z(n3),
	.A(d0[9]),
	.B(n1));
   NAND2X1 U4 (.Z(n2),
	.A(s),
	.B(d1[9]));
   NAND2X1 U5 (.Z(y[8]),
	.A(n4),
	.B(n5));
   NAND2X1 U6 (.Z(n5),
	.A(d0[8]),
	.B(n1));
   NAND2X1 U7 (.Z(n4),
	.A(d1[8]),
	.B(s));
   NAND2X1 U8 (.Z(y[7]),
	.A(n6),
	.B(n7));
   NAND2X1 U9 (.Z(n7),
	.A(d0[7]),
	.B(n1));
   NAND2X1 U10 (.Z(n6),
	.A(d1[7]),
	.B(s));
   NAND2X1 U11 (.Z(y[6]),
	.A(n8),
	.B(n9));
   NAND2X1 U12 (.Z(n9),
	.A(d0[6]),
	.B(n1));
   NAND2X1 U13 (.Z(n8),
	.A(d1[6]),
	.B(s));
   NAND2X1 U14 (.Z(y[5]),
	.A(n10),
	.B(n11));
   NAND2X1 U15 (.Z(n11),
	.A(d0[5]),
	.B(n1));
   NAND2X1 U16 (.Z(n10),
	.A(d1[5]),
	.B(s));
   NAND2X1 U17 (.Z(y[4]),
	.A(n12),
	.B(n13));
   NAND2X1 U18 (.Z(n13),
	.A(d0[4]),
	.B(n1));
   NAND2X1 U19 (.Z(n12),
	.A(d1[4]),
	.B(s));
   NAND2X1 U20 (.Z(y[3]),
	.A(n14),
	.B(n15));
   NAND2X1 U21 (.Z(n15),
	.A(d0[3]),
	.B(n1));
   NAND2X1 U22 (.Z(n14),
	.A(d1[3]),
	.B(s));
   NAND2X1 U23 (.Z(y[2]),
	.A(n16),
	.B(n17));
   NAND2X1 U24 (.Z(n17),
	.A(d0[2]),
	.B(n1));
   NAND2X1 U25 (.Z(n16),
	.A(d1[2]),
	.B(s));
   NAND2X1 U26 (.Z(y[1]),
	.A(n18),
	.B(n19));
   NAND2X1 U27 (.Z(n19),
	.A(d0[1]),
	.B(n1));
   NAND2X1 U28 (.Z(n18),
	.A(d1[1]),
	.B(s));
   NAND2X1 U29 (.Z(y[15]),
	.A(n20),
	.B(n21));
   NAND2X1 U30 (.Z(n21),
	.A(d0[15]),
	.B(n1));
   NAND2X1 U31 (.Z(n20),
	.A(d1[15]),
	.B(s));
   NAND2X1 U32 (.Z(y[14]),
	.A(n22),
	.B(n23));
   NAND2X1 U33 (.Z(n23),
	.A(d0[14]),
	.B(n1));
   NAND2X1 U34 (.Z(n22),
	.A(d1[14]),
	.B(s));
   NAND2X1 U35 (.Z(y[13]),
	.A(n24),
	.B(n25));
   NAND2X1 U36 (.Z(n25),
	.A(d0[13]),
	.B(n1));
   NAND2X1 U37 (.Z(n24),
	.A(d1[13]),
	.B(s));
   NAND2X1 U38 (.Z(y[12]),
	.A(n26),
	.B(n27));
   NAND2X1 U39 (.Z(n27),
	.A(d0[12]),
	.B(n1));
   NAND2X1 U40 (.Z(n26),
	.A(d1[12]),
	.B(s));
   NAND2X1 U41 (.Z(y[11]),
	.A(n28),
	.B(n29));
   NAND2X1 U42 (.Z(n29),
	.A(d0[11]),
	.B(n1));
   NAND2X1 U43 (.Z(n28),
	.A(d1[11]),
	.B(s));
   NAND2X1 U44 (.Z(y[10]),
	.A(n30),
	.B(n31));
   NAND2X1 U45 (.Z(n31),
	.A(d0[10]),
	.B(n1));
   NAND2X1 U46 (.Z(n30),
	.A(d1[10]),
	.B(s));
   NAND2X1 U47 (.Z(y[0]),
	.A(n32),
	.B(n33));
   NAND2X1 U48 (.Z(n33),
	.A(d0[0]),
	.B(n1));
   NAND2X1 U49 (.Z(n32),
	.A(d1[0]),
	.B(s));
   INVX2 U1 (.Z(n1),
	.A(s));
endmodule

module mux2_WIDTH16_5 (
	d0, 
	d1, 
	s, 
	y);
   input [15:0] d0;
   input [15:0] d1;
   input s;
   output [15:0] y;

   // Internal wires
   wire n1;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;

   NAND2X1 U2 (.Z(y[9]),
	.A(n65),
	.B(n64));
   NAND2X1 U3 (.Z(n64),
	.A(d0[9]),
	.B(n1));
   NAND2X1 U4 (.Z(n65),
	.A(s),
	.B(d1[9]));
   NAND2X1 U5 (.Z(y[8]),
	.A(n63),
	.B(n62));
   NAND2X1 U6 (.Z(n62),
	.A(d0[8]),
	.B(n1));
   NAND2X1 U7 (.Z(n63),
	.A(d1[8]),
	.B(s));
   NAND2X1 U8 (.Z(y[7]),
	.A(n61),
	.B(n60));
   NAND2X1 U9 (.Z(n60),
	.A(d0[7]),
	.B(n1));
   NAND2X1 U10 (.Z(n61),
	.A(d1[7]),
	.B(s));
   NAND2X1 U11 (.Z(y[6]),
	.A(n59),
	.B(n58));
   NAND2X1 U12 (.Z(n58),
	.A(d0[6]),
	.B(n1));
   NAND2X1 U13 (.Z(n59),
	.A(d1[6]),
	.B(s));
   NAND2X1 U14 (.Z(y[5]),
	.A(n57),
	.B(n56));
   NAND2X1 U15 (.Z(n56),
	.A(d0[5]),
	.B(n1));
   NAND2X1 U16 (.Z(n57),
	.A(d1[5]),
	.B(s));
   NAND2X1 U17 (.Z(y[4]),
	.A(n55),
	.B(n54));
   NAND2X1 U18 (.Z(n54),
	.A(d0[4]),
	.B(n1));
   NAND2X1 U19 (.Z(n55),
	.A(d1[4]),
	.B(s));
   NAND2X1 U20 (.Z(y[3]),
	.A(n53),
	.B(n52));
   NAND2X1 U21 (.Z(n52),
	.A(d0[3]),
	.B(n1));
   NAND2X1 U22 (.Z(n53),
	.A(d1[3]),
	.B(s));
   NAND2X1 U23 (.Z(y[2]),
	.A(n51),
	.B(n50));
   NAND2X1 U24 (.Z(n50),
	.A(d0[2]),
	.B(n1));
   NAND2X1 U25 (.Z(n51),
	.A(d1[2]),
	.B(s));
   NAND2X1 U26 (.Z(y[1]),
	.A(n49),
	.B(n48));
   NAND2X1 U27 (.Z(n48),
	.A(d0[1]),
	.B(n1));
   NAND2X1 U28 (.Z(n49),
	.A(d1[1]),
	.B(s));
   NAND2X1 U29 (.Z(y[15]),
	.A(n47),
	.B(n46));
   NAND2X1 U30 (.Z(n46),
	.A(d0[15]),
	.B(n1));
   NAND2X1 U31 (.Z(n47),
	.A(d1[15]),
	.B(s));
   NAND2X1 U32 (.Z(y[14]),
	.A(n45),
	.B(n44));
   NAND2X1 U33 (.Z(n44),
	.A(d0[14]),
	.B(n1));
   NAND2X1 U34 (.Z(n45),
	.A(d1[14]),
	.B(s));
   NAND2X1 U35 (.Z(y[13]),
	.A(n43),
	.B(n42));
   NAND2X1 U36 (.Z(n42),
	.A(d0[13]),
	.B(n1));
   NAND2X1 U37 (.Z(n43),
	.A(d1[13]),
	.B(s));
   NAND2X1 U38 (.Z(y[12]),
	.A(n41),
	.B(n40));
   NAND2X1 U39 (.Z(n40),
	.A(d0[12]),
	.B(n1));
   NAND2X1 U40 (.Z(n41),
	.A(d1[12]),
	.B(s));
   NAND2X1 U41 (.Z(y[11]),
	.A(n39),
	.B(n38));
   NAND2X1 U42 (.Z(n38),
	.A(d0[11]),
	.B(n1));
   NAND2X1 U43 (.Z(n39),
	.A(d1[11]),
	.B(s));
   NAND2X1 U44 (.Z(y[10]),
	.A(n37),
	.B(n36));
   NAND2X1 U45 (.Z(n36),
	.A(d0[10]),
	.B(n1));
   NAND2X1 U46 (.Z(n37),
	.A(d1[10]),
	.B(s));
   NAND2X1 U47 (.Z(y[0]),
	.A(n35),
	.B(n34));
   NAND2X1 U48 (.Z(n34),
	.A(d0[0]),
	.B(n1));
   NAND2X1 U49 (.Z(n35),
	.A(d1[0]),
	.B(s));
   INVX2 U1 (.Z(n1),
	.A(s));
endmodule

module mux2_WIDTH4 (
	d0, 
	d1, 
	s, 
	y);
   input [3:0] d0;
   input [3:0] d1;
   input s;
   output [3:0] y;

   // Internal wires
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n1;

   NAND2X1 U2 (.Z(y[3]),
	.A(n2),
	.B(n3));
   NAND2X1 U3 (.Z(n3),
	.A(d0[3]),
	.B(n1));
   NAND2X1 U4 (.Z(n2),
	.A(s),
	.B(d1[3]));
   NAND2X1 U5 (.Z(y[2]),
	.A(n4),
	.B(n5));
   NAND2X1 U6 (.Z(n5),
	.A(d0[2]),
	.B(n1));
   NAND2X1 U7 (.Z(n4),
	.A(d1[2]),
	.B(s));
   NAND2X1 U8 (.Z(y[1]),
	.A(n6),
	.B(n7));
   NAND2X1 U9 (.Z(n7),
	.A(d0[1]),
	.B(n1));
   NAND2X1 U10 (.Z(n6),
	.A(d1[1]),
	.B(s));
   NAND2X1 U11 (.Z(y[0]),
	.A(n8),
	.B(n9));
   NAND2X1 U12 (.Z(n9),
	.A(d0[0]),
	.B(n1));
   NAND2X1 U13 (.Z(n8),
	.A(d1[0]),
	.B(s));
   INVX2 U1 (.Z(n1),
	.A(s));
endmodule

module mux2_WIDTH16_4 (
	d0, 
	d1, 
	s, 
	y);
   input [15:0] d0;
   input [15:0] d1;
   input s;
   output [15:0] y;

   // Internal wires
   wire n1;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;

   NAND2X1 U2 (.Z(y[9]),
	.A(n65),
	.B(n64));
   NAND2X1 U3 (.Z(n64),
	.A(d0[9]),
	.B(n1));
   NAND2X1 U4 (.Z(n65),
	.A(s),
	.B(d1[9]));
   NAND2X1 U5 (.Z(y[8]),
	.A(n63),
	.B(n62));
   NAND2X1 U6 (.Z(n62),
	.A(d0[8]),
	.B(n1));
   NAND2X1 U7 (.Z(n63),
	.A(d1[8]),
	.B(s));
   NAND2X1 U8 (.Z(y[7]),
	.A(n61),
	.B(n60));
   NAND2X1 U9 (.Z(n60),
	.A(d0[7]),
	.B(n1));
   NAND2X1 U10 (.Z(n61),
	.A(d1[7]),
	.B(s));
   NAND2X1 U11 (.Z(y[6]),
	.A(n59),
	.B(n58));
   NAND2X1 U12 (.Z(n58),
	.A(d0[6]),
	.B(n1));
   NAND2X1 U13 (.Z(n59),
	.A(d1[6]),
	.B(s));
   NAND2X1 U14 (.Z(y[5]),
	.A(n57),
	.B(n56));
   NAND2X1 U15 (.Z(n56),
	.A(d0[5]),
	.B(n1));
   NAND2X1 U16 (.Z(n57),
	.A(d1[5]),
	.B(s));
   NAND2X1 U17 (.Z(y[4]),
	.A(n55),
	.B(n54));
   NAND2X1 U18 (.Z(n54),
	.A(d0[4]),
	.B(n1));
   NAND2X1 U19 (.Z(n55),
	.A(d1[4]),
	.B(s));
   NAND2X1 U20 (.Z(y[3]),
	.A(n53),
	.B(n52));
   NAND2X1 U21 (.Z(n52),
	.A(d0[3]),
	.B(n1));
   NAND2X1 U22 (.Z(n53),
	.A(d1[3]),
	.B(s));
   NAND2X1 U23 (.Z(y[2]),
	.A(n51),
	.B(n50));
   NAND2X1 U24 (.Z(n50),
	.A(d0[2]),
	.B(n1));
   NAND2X1 U25 (.Z(n51),
	.A(d1[2]),
	.B(s));
   NAND2X1 U26 (.Z(y[1]),
	.A(n49),
	.B(n48));
   NAND2X1 U27 (.Z(n48),
	.A(d0[1]),
	.B(n1));
   NAND2X1 U28 (.Z(n49),
	.A(d1[1]),
	.B(s));
   NAND2X1 U29 (.Z(y[15]),
	.A(n47),
	.B(n46));
   NAND2X1 U30 (.Z(n46),
	.A(d0[15]),
	.B(n1));
   NAND2X1 U31 (.Z(n47),
	.A(d1[15]),
	.B(s));
   NAND2X1 U32 (.Z(y[14]),
	.A(n45),
	.B(n44));
   NAND2X1 U33 (.Z(n44),
	.A(d0[14]),
	.B(n1));
   NAND2X1 U34 (.Z(n45),
	.A(d1[14]),
	.B(s));
   NAND2X1 U35 (.Z(y[13]),
	.A(n43),
	.B(n42));
   NAND2X1 U36 (.Z(n42),
	.A(d0[13]),
	.B(n1));
   NAND2X1 U37 (.Z(n43),
	.A(d1[13]),
	.B(s));
   NAND2X1 U38 (.Z(y[12]),
	.A(n41),
	.B(n40));
   NAND2X1 U39 (.Z(n40),
	.A(d0[12]),
	.B(n1));
   NAND2X1 U40 (.Z(n41),
	.A(d1[12]),
	.B(s));
   NAND2X1 U41 (.Z(y[11]),
	.A(n39),
	.B(n38));
   NAND2X1 U42 (.Z(n38),
	.A(d0[11]),
	.B(n1));
   NAND2X1 U43 (.Z(n39),
	.A(d1[11]),
	.B(s));
   NAND2X1 U44 (.Z(y[10]),
	.A(n37),
	.B(n36));
   NAND2X1 U45 (.Z(n36),
	.A(d0[10]),
	.B(n1));
   NAND2X1 U46 (.Z(n37),
	.A(d1[10]),
	.B(s));
   NAND2X1 U47 (.Z(y[0]),
	.A(n35),
	.B(n34));
   NAND2X1 U48 (.Z(n34),
	.A(d0[0]),
	.B(n1));
   NAND2X1 U49 (.Z(n35),
	.A(d1[0]),
	.B(s));
   INVX2 U1 (.Z(n1),
	.A(s));
endmodule

module mux2_WIDTH16_3 (
	d0, 
	d1, 
	s, 
	y);
   input [15:0] d0;
   input [15:0] d1;
   input s;
   output [15:0] y;

   // Internal wires
   wire n1;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;

   NAND2X1 U2 (.Z(y[9]),
	.A(n65),
	.B(n64));
   NAND2X1 U3 (.Z(n64),
	.A(d0[9]),
	.B(n1));
   NAND2X1 U4 (.Z(n65),
	.A(s),
	.B(d1[9]));
   NAND2X1 U5 (.Z(y[8]),
	.A(n63),
	.B(n62));
   NAND2X1 U6 (.Z(n62),
	.A(d0[8]),
	.B(n1));
   NAND2X1 U7 (.Z(n63),
	.A(d1[8]),
	.B(s));
   NAND2X1 U8 (.Z(y[7]),
	.A(n61),
	.B(n60));
   NAND2X1 U9 (.Z(n60),
	.A(d0[7]),
	.B(n1));
   NAND2X1 U10 (.Z(n61),
	.A(d1[7]),
	.B(s));
   NAND2X1 U11 (.Z(y[6]),
	.A(n59),
	.B(n58));
   NAND2X1 U12 (.Z(n58),
	.A(d0[6]),
	.B(n1));
   NAND2X1 U13 (.Z(n59),
	.A(d1[6]),
	.B(s));
   NAND2X1 U14 (.Z(y[5]),
	.A(n57),
	.B(n56));
   NAND2X1 U15 (.Z(n56),
	.A(d0[5]),
	.B(n1));
   NAND2X1 U16 (.Z(n57),
	.A(d1[5]),
	.B(s));
   NAND2X1 U17 (.Z(y[4]),
	.A(n55),
	.B(n54));
   NAND2X1 U18 (.Z(n54),
	.A(d0[4]),
	.B(n1));
   NAND2X1 U19 (.Z(n55),
	.A(d1[4]),
	.B(s));
   NAND2X1 U20 (.Z(y[3]),
	.A(n53),
	.B(n52));
   NAND2X1 U21 (.Z(n52),
	.A(d0[3]),
	.B(n1));
   NAND2X1 U22 (.Z(n53),
	.A(d1[3]),
	.B(s));
   NAND2X1 U23 (.Z(y[2]),
	.A(n51),
	.B(n50));
   NAND2X1 U24 (.Z(n50),
	.A(d0[2]),
	.B(n1));
   NAND2X1 U25 (.Z(n51),
	.A(d1[2]),
	.B(s));
   NAND2X1 U26 (.Z(y[1]),
	.A(n49),
	.B(n48));
   NAND2X1 U27 (.Z(n48),
	.A(d0[1]),
	.B(n1));
   NAND2X1 U28 (.Z(n49),
	.A(d1[1]),
	.B(s));
   NAND2X1 U29 (.Z(y[15]),
	.A(n47),
	.B(n46));
   NAND2X1 U30 (.Z(n46),
	.A(d0[15]),
	.B(n1));
   NAND2X1 U31 (.Z(n47),
	.A(d1[15]),
	.B(s));
   NAND2X1 U32 (.Z(y[14]),
	.A(n45),
	.B(n44));
   NAND2X1 U33 (.Z(n44),
	.A(d0[14]),
	.B(n1));
   NAND2X1 U34 (.Z(n45),
	.A(d1[14]),
	.B(s));
   NAND2X1 U35 (.Z(y[13]),
	.A(n43),
	.B(n42));
   NAND2X1 U36 (.Z(n42),
	.A(d0[13]),
	.B(n1));
   NAND2X1 U37 (.Z(n43),
	.A(d1[13]),
	.B(s));
   NAND2X1 U38 (.Z(y[12]),
	.A(n41),
	.B(n40));
   NAND2X1 U39 (.Z(n40),
	.A(d0[12]),
	.B(n1));
   NAND2X1 U40 (.Z(n41),
	.A(d1[12]),
	.B(s));
   NAND2X1 U41 (.Z(y[11]),
	.A(n39),
	.B(n38));
   NAND2X1 U42 (.Z(n38),
	.A(d0[11]),
	.B(n1));
   NAND2X1 U43 (.Z(n39),
	.A(d1[11]),
	.B(s));
   NAND2X1 U44 (.Z(y[10]),
	.A(n37),
	.B(n36));
   NAND2X1 U45 (.Z(n36),
	.A(d0[10]),
	.B(n1));
   NAND2X1 U46 (.Z(n37),
	.A(d1[10]),
	.B(s));
   NAND2X1 U47 (.Z(y[0]),
	.A(n35),
	.B(n34));
   NAND2X1 U48 (.Z(n34),
	.A(d0[0]),
	.B(n1));
   NAND2X1 U49 (.Z(n35),
	.A(d1[0]),
	.B(s));
   INVX2 U1 (.Z(n1),
	.A(s));
endmodule

module mux4_WIDTH16 (
	d0, 
	d1, 
	d2, 
	d3, 
	s, 
	y);
   input [15:0] d0;
   input [15:0] d1;
   input [15:0] d2;
   input [15:0] d3;
   input [1:0] s;
   output [15:0] y;

   // Internal wires
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n1;
   wire n2;

   NAND3X1 U3 (.Z(y[9]),
	.A(n3),
	.B(n4),
	.C(n5));
   AND2X1 U4 (.Z(n5),
	.A(n6),
	.B(n7));
   NAND2X1 U5 (.Z(n7),
	.A(d1[9]),
	.B(n8));
   NAND2X1 U6 (.Z(n6),
	.A(d0[9]),
	.B(n9));
   NAND2X1 U7 (.Z(n4),
	.A(d3[9]),
	.B(n10));
   NAND2X1 U8 (.Z(n3),
	.A(d2[9]),
	.B(n11));
   NAND3X1 U9 (.Z(y[8]),
	.A(n12),
	.B(n13),
	.C(n14));
   AND2X1 U10 (.Z(n14),
	.A(n15),
	.B(n16));
   NAND2X1 U11 (.Z(n16),
	.A(d1[8]),
	.B(n8));
   NAND2X1 U12 (.Z(n15),
	.A(d0[8]),
	.B(n9));
   NAND2X1 U13 (.Z(n13),
	.A(d3[8]),
	.B(n10));
   NAND2X1 U14 (.Z(n12),
	.A(d2[8]),
	.B(n11));
   NAND3X1 U15 (.Z(y[7]),
	.A(n17),
	.B(n18),
	.C(n19));
   AND2X1 U16 (.Z(n19),
	.A(n20),
	.B(n21));
   NAND2X1 U17 (.Z(n21),
	.A(d1[7]),
	.B(n8));
   NAND2X1 U18 (.Z(n20),
	.A(d0[7]),
	.B(n9));
   NAND2X1 U19 (.Z(n18),
	.A(d3[7]),
	.B(n10));
   NAND2X1 U20 (.Z(n17),
	.A(d2[7]),
	.B(n11));
   NAND3X1 U21 (.Z(y[6]),
	.A(n22),
	.B(n23),
	.C(n24));
   AND2X1 U22 (.Z(n24),
	.A(n25),
	.B(n26));
   NAND2X1 U23 (.Z(n26),
	.A(d1[6]),
	.B(n8));
   NAND2X1 U24 (.Z(n25),
	.A(d0[6]),
	.B(n9));
   NAND2X1 U25 (.Z(n23),
	.A(d3[6]),
	.B(n10));
   NAND2X1 U26 (.Z(n22),
	.A(d2[6]),
	.B(n11));
   NAND3X1 U27 (.Z(y[5]),
	.A(n27),
	.B(n28),
	.C(n29));
   AND2X1 U28 (.Z(n29),
	.A(n30),
	.B(n31));
   NAND2X1 U29 (.Z(n31),
	.A(d1[5]),
	.B(n8));
   NAND2X1 U30 (.Z(n30),
	.A(d0[5]),
	.B(n9));
   NAND2X1 U31 (.Z(n28),
	.A(d3[5]),
	.B(n10));
   NAND2X1 U32 (.Z(n27),
	.A(d2[5]),
	.B(n11));
   NAND3X1 U33 (.Z(y[4]),
	.A(n32),
	.B(n33),
	.C(n34));
   AND2X1 U34 (.Z(n34),
	.A(n35),
	.B(n36));
   NAND2X1 U35 (.Z(n36),
	.A(d1[4]),
	.B(n8));
   NAND2X1 U36 (.Z(n35),
	.A(d0[4]),
	.B(n9));
   NAND2X1 U37 (.Z(n33),
	.A(d3[4]),
	.B(n10));
   NAND2X1 U38 (.Z(n32),
	.A(d2[4]),
	.B(n11));
   NAND3X1 U39 (.Z(y[3]),
	.A(n37),
	.B(n38),
	.C(n39));
   AND2X1 U40 (.Z(n39),
	.A(n40),
	.B(n41));
   NAND2X1 U41 (.Z(n41),
	.A(d1[3]),
	.B(n8));
   NAND2X1 U42 (.Z(n40),
	.A(d0[3]),
	.B(n9));
   NAND2X1 U43 (.Z(n38),
	.A(d3[3]),
	.B(n10));
   NAND2X1 U44 (.Z(n37),
	.A(d2[3]),
	.B(n11));
   NAND3X1 U45 (.Z(y[2]),
	.A(n42),
	.B(n43),
	.C(n44));
   AND2X1 U46 (.Z(n44),
	.A(n45),
	.B(n46));
   NAND2X1 U47 (.Z(n46),
	.A(d1[2]),
	.B(n8));
   NAND2X1 U48 (.Z(n45),
	.A(d0[2]),
	.B(n9));
   NAND2X1 U49 (.Z(n43),
	.A(d3[2]),
	.B(n10));
   NAND2X1 U50 (.Z(n42),
	.A(d2[2]),
	.B(n11));
   NAND3X1 U51 (.Z(y[1]),
	.A(n47),
	.B(n48),
	.C(n49));
   AND2X1 U52 (.Z(n49),
	.A(n50),
	.B(n51));
   NAND2X1 U53 (.Z(n51),
	.A(d1[1]),
	.B(n8));
   NAND2X1 U54 (.Z(n50),
	.A(d0[1]),
	.B(n9));
   NAND2X1 U55 (.Z(n48),
	.A(d3[1]),
	.B(n10));
   NAND2X1 U56 (.Z(n47),
	.A(d2[1]),
	.B(n11));
   NAND3X1 U57 (.Z(y[15]),
	.A(n52),
	.B(n53),
	.C(n54));
   AND2X1 U58 (.Z(n54),
	.A(n55),
	.B(n56));
   NAND2X1 U59 (.Z(n56),
	.A(d1[15]),
	.B(n8));
   NAND2X1 U60 (.Z(n55),
	.A(d0[15]),
	.B(n9));
   NAND2X1 U61 (.Z(n53),
	.A(d3[15]),
	.B(n10));
   NAND2X1 U62 (.Z(n52),
	.A(d2[15]),
	.B(n11));
   NAND3X1 U63 (.Z(y[14]),
	.A(n57),
	.B(n58),
	.C(n59));
   AND2X1 U64 (.Z(n59),
	.A(n60),
	.B(n61));
   NAND2X1 U65 (.Z(n61),
	.A(d1[14]),
	.B(n8));
   NAND2X1 U66 (.Z(n60),
	.A(d0[14]),
	.B(n9));
   NAND2X1 U67 (.Z(n58),
	.A(d3[14]),
	.B(n10));
   NAND2X1 U68 (.Z(n57),
	.A(d2[14]),
	.B(n11));
   NAND3X1 U69 (.Z(y[13]),
	.A(n62),
	.B(n63),
	.C(n64));
   AND2X1 U70 (.Z(n64),
	.A(n65),
	.B(n66));
   NAND2X1 U71 (.Z(n66),
	.A(d1[13]),
	.B(n8));
   NAND2X1 U72 (.Z(n65),
	.A(d0[13]),
	.B(n9));
   NAND2X1 U73 (.Z(n63),
	.A(d3[13]),
	.B(n10));
   NAND2X1 U74 (.Z(n62),
	.A(d2[13]),
	.B(n11));
   NAND3X1 U75 (.Z(y[12]),
	.A(n67),
	.B(n68),
	.C(n69));
   AND2X1 U76 (.Z(n69),
	.A(n70),
	.B(n71));
   NAND2X1 U77 (.Z(n71),
	.A(d1[12]),
	.B(n8));
   NAND2X1 U78 (.Z(n70),
	.A(d0[12]),
	.B(n9));
   NAND2X1 U79 (.Z(n68),
	.A(d3[12]),
	.B(n10));
   NAND2X1 U80 (.Z(n67),
	.A(d2[12]),
	.B(n11));
   NAND3X1 U81 (.Z(y[11]),
	.A(n72),
	.B(n73),
	.C(n74));
   AND2X1 U82 (.Z(n74),
	.A(n75),
	.B(n76));
   NAND2X1 U83 (.Z(n76),
	.A(d1[11]),
	.B(n8));
   NAND2X1 U84 (.Z(n75),
	.A(d0[11]),
	.B(n9));
   NAND2X1 U85 (.Z(n73),
	.A(d3[11]),
	.B(n10));
   NAND2X1 U86 (.Z(n72),
	.A(d2[11]),
	.B(n11));
   NAND3X1 U87 (.Z(y[10]),
	.A(n77),
	.B(n78),
	.C(n79));
   AND2X1 U88 (.Z(n79),
	.A(n80),
	.B(n81));
   NAND2X1 U89 (.Z(n81),
	.A(d1[10]),
	.B(n8));
   NAND2X1 U90 (.Z(n80),
	.A(d0[10]),
	.B(n9));
   NAND2X1 U91 (.Z(n78),
	.A(d3[10]),
	.B(n10));
   NAND2X1 U92 (.Z(n77),
	.A(d2[10]),
	.B(n11));
   NAND3X1 U93 (.Z(y[0]),
	.A(n82),
	.B(n83),
	.C(n84));
   AND2X1 U94 (.Z(n84),
	.A(n85),
	.B(n86));
   NAND2X1 U95 (.Z(n86),
	.A(d1[0]),
	.B(n8));
   NOR2X1 U96 (.Z(n8),
	.A(n1),
	.B(s[1]));
   NAND2X1 U97 (.Z(n85),
	.A(d0[0]),
	.B(n9));
   NOR2X1 U98 (.Z(n9),
	.A(s[0]),
	.B(s[1]));
   NAND2X1 U99 (.Z(n83),
	.A(d3[0]),
	.B(n10));
   NOR2X1 U100 (.Z(n10),
	.A(n2),
	.B(n1));
   NAND2X1 U101 (.Z(n82),
	.A(d2[0]),
	.B(n11));
   NOR2X1 U102 (.Z(n11),
	.A(n2),
	.B(s[0]));
   INVX2 U1 (.Z(n1),
	.A(s[0]));
   INVX2 U2 (.Z(n2),
	.A(s[1]));
endmodule

module mux2_WIDTH16_2 (
	d0, 
	d1, 
	s, 
	y);
   input [15:0] d0;
   input [15:0] d1;
   input s;
   output [15:0] y;

   // Internal wires
   wire n1;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;

   NAND2X1 U2 (.Z(y[9]),
	.A(n65),
	.B(n64));
   NAND2X1 U3 (.Z(n64),
	.A(d0[9]),
	.B(n1));
   NAND2X1 U4 (.Z(n65),
	.A(s),
	.B(d1[9]));
   NAND2X1 U5 (.Z(y[8]),
	.A(n63),
	.B(n62));
   NAND2X1 U6 (.Z(n62),
	.A(d0[8]),
	.B(n1));
   NAND2X1 U7 (.Z(n63),
	.A(d1[8]),
	.B(s));
   NAND2X1 U8 (.Z(y[7]),
	.A(n61),
	.B(n60));
   NAND2X1 U9 (.Z(n60),
	.A(d0[7]),
	.B(n1));
   NAND2X1 U10 (.Z(n61),
	.A(d1[7]),
	.B(s));
   NAND2X1 U11 (.Z(y[6]),
	.A(n59),
	.B(n58));
   NAND2X1 U12 (.Z(n58),
	.A(d0[6]),
	.B(n1));
   NAND2X1 U13 (.Z(n59),
	.A(d1[6]),
	.B(s));
   NAND2X1 U14 (.Z(y[5]),
	.A(n57),
	.B(n56));
   NAND2X1 U15 (.Z(n56),
	.A(d0[5]),
	.B(n1));
   NAND2X1 U16 (.Z(n57),
	.A(d1[5]),
	.B(s));
   NAND2X1 U17 (.Z(y[4]),
	.A(n55),
	.B(n54));
   NAND2X1 U18 (.Z(n54),
	.A(d0[4]),
	.B(n1));
   NAND2X1 U19 (.Z(n55),
	.A(d1[4]),
	.B(s));
   NAND2X1 U20 (.Z(y[3]),
	.A(n53),
	.B(n52));
   NAND2X1 U21 (.Z(n52),
	.A(d0[3]),
	.B(n1));
   NAND2X1 U22 (.Z(n53),
	.A(d1[3]),
	.B(s));
   NAND2X1 U23 (.Z(y[2]),
	.A(n51),
	.B(n50));
   NAND2X1 U24 (.Z(n50),
	.A(d0[2]),
	.B(n1));
   NAND2X1 U25 (.Z(n51),
	.A(d1[2]),
	.B(s));
   NAND2X1 U26 (.Z(y[1]),
	.A(n49),
	.B(n48));
   NAND2X1 U27 (.Z(n48),
	.A(d0[1]),
	.B(n1));
   NAND2X1 U28 (.Z(n49),
	.A(d1[1]),
	.B(s));
   NAND2X1 U29 (.Z(y[15]),
	.A(n47),
	.B(n46));
   NAND2X1 U30 (.Z(n46),
	.A(d0[15]),
	.B(n1));
   NAND2X1 U31 (.Z(n47),
	.A(d1[15]),
	.B(s));
   NAND2X1 U32 (.Z(y[14]),
	.A(n45),
	.B(n44));
   NAND2X1 U33 (.Z(n44),
	.A(d0[14]),
	.B(n1));
   NAND2X1 U34 (.Z(n45),
	.A(d1[14]),
	.B(s));
   NAND2X1 U35 (.Z(y[13]),
	.A(n43),
	.B(n42));
   NAND2X1 U36 (.Z(n42),
	.A(d0[13]),
	.B(n1));
   NAND2X1 U37 (.Z(n43),
	.A(d1[13]),
	.B(s));
   NAND2X1 U38 (.Z(y[12]),
	.A(n41),
	.B(n40));
   NAND2X1 U39 (.Z(n40),
	.A(d0[12]),
	.B(n1));
   NAND2X1 U40 (.Z(n41),
	.A(d1[12]),
	.B(s));
   NAND2X1 U41 (.Z(y[11]),
	.A(n39),
	.B(n38));
   NAND2X1 U42 (.Z(n38),
	.A(d0[11]),
	.B(n1));
   NAND2X1 U43 (.Z(n39),
	.A(d1[11]),
	.B(s));
   NAND2X1 U44 (.Z(y[10]),
	.A(n37),
	.B(n36));
   NAND2X1 U45 (.Z(n36),
	.A(d0[10]),
	.B(n1));
   NAND2X1 U46 (.Z(n37),
	.A(d1[10]),
	.B(s));
   NAND2X1 U47 (.Z(y[0]),
	.A(n35),
	.B(n34));
   NAND2X1 U48 (.Z(n34),
	.A(d0[0]),
	.B(n1));
   NAND2X1 U49 (.Z(n35),
	.A(d1[0]),
	.B(s));
   INVX2 U1 (.Z(n1),
	.A(s));
endmodule

module mux2_WIDTH16_1 (
	d0, 
	d1, 
	s, 
	y);
   input [15:0] d0;
   input [15:0] d1;
   input s;
   output [15:0] y;

   // Internal wires
   wire n1;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;

   NAND2X1 U2 (.Z(y[9]),
	.A(n65),
	.B(n64));
   NAND2X1 U3 (.Z(n64),
	.A(d0[9]),
	.B(n1));
   NAND2X1 U4 (.Z(n65),
	.A(s),
	.B(d1[9]));
   NAND2X1 U5 (.Z(y[8]),
	.A(n63),
	.B(n62));
   NAND2X1 U6 (.Z(n62),
	.A(d0[8]),
	.B(n1));
   NAND2X1 U7 (.Z(n63),
	.A(d1[8]),
	.B(s));
   NAND2X1 U8 (.Z(y[7]),
	.A(n61),
	.B(n60));
   NAND2X1 U9 (.Z(n60),
	.A(d0[7]),
	.B(n1));
   NAND2X1 U10 (.Z(n61),
	.A(d1[7]),
	.B(s));
   NAND2X1 U11 (.Z(y[6]),
	.A(n59),
	.B(n58));
   NAND2X1 U12 (.Z(n58),
	.A(d0[6]),
	.B(n1));
   NAND2X1 U13 (.Z(n59),
	.A(d1[6]),
	.B(s));
   NAND2X1 U14 (.Z(y[5]),
	.A(n57),
	.B(n56));
   NAND2X1 U15 (.Z(n56),
	.A(d0[5]),
	.B(n1));
   NAND2X1 U16 (.Z(n57),
	.A(d1[5]),
	.B(s));
   NAND2X1 U17 (.Z(y[4]),
	.A(n55),
	.B(n54));
   NAND2X1 U18 (.Z(n54),
	.A(d0[4]),
	.B(n1));
   NAND2X1 U19 (.Z(n55),
	.A(d1[4]),
	.B(s));
   NAND2X1 U20 (.Z(y[3]),
	.A(n53),
	.B(n52));
   NAND2X1 U21 (.Z(n52),
	.A(d0[3]),
	.B(n1));
   NAND2X1 U22 (.Z(n53),
	.A(d1[3]),
	.B(s));
   NAND2X1 U23 (.Z(y[2]),
	.A(n51),
	.B(n50));
   NAND2X1 U24 (.Z(n50),
	.A(d0[2]),
	.B(n1));
   NAND2X1 U25 (.Z(n51),
	.A(d1[2]),
	.B(s));
   NAND2X1 U26 (.Z(y[1]),
	.A(n49),
	.B(n48));
   NAND2X1 U27 (.Z(n48),
	.A(d0[1]),
	.B(n1));
   NAND2X1 U28 (.Z(n49),
	.A(d1[1]),
	.B(s));
   NAND2X1 U29 (.Z(y[15]),
	.A(n47),
	.B(n46));
   NAND2X1 U30 (.Z(n46),
	.A(d0[15]),
	.B(n1));
   NAND2X1 U31 (.Z(n47),
	.A(d1[15]),
	.B(s));
   NAND2X1 U32 (.Z(y[14]),
	.A(n45),
	.B(n44));
   NAND2X1 U33 (.Z(n44),
	.A(d0[14]),
	.B(n1));
   NAND2X1 U34 (.Z(n45),
	.A(d1[14]),
	.B(s));
   NAND2X1 U35 (.Z(y[13]),
	.A(n43),
	.B(n42));
   NAND2X1 U36 (.Z(n42),
	.A(d0[13]),
	.B(n1));
   NAND2X1 U37 (.Z(n43),
	.A(d1[13]),
	.B(s));
   NAND2X1 U38 (.Z(y[12]),
	.A(n41),
	.B(n40));
   NAND2X1 U39 (.Z(n40),
	.A(d0[12]),
	.B(n1));
   NAND2X1 U40 (.Z(n41),
	.A(d1[12]),
	.B(s));
   NAND2X1 U41 (.Z(y[11]),
	.A(n39),
	.B(n38));
   NAND2X1 U42 (.Z(n38),
	.A(d0[11]),
	.B(n1));
   NAND2X1 U43 (.Z(n39),
	.A(d1[11]),
	.B(s));
   NAND2X1 U44 (.Z(y[10]),
	.A(n37),
	.B(n36));
   NAND2X1 U45 (.Z(n36),
	.A(d0[10]),
	.B(n1));
   NAND2X1 U46 (.Z(n37),
	.A(d1[10]),
	.B(s));
   NAND2X1 U47 (.Z(y[0]),
	.A(n35),
	.B(n34));
   NAND2X1 U48 (.Z(n34),
	.A(d0[0]),
	.B(n1));
   NAND2X1 U49 (.Z(n35),
	.A(d1[0]),
	.B(s));
   INVX2 U1 (.Z(n1),
	.A(s));
endmodule

module pcALU_16_5fff_DW01_inc_0 (
	A, 
	SUM);
   input [16:0] A;
   output [16:0] SUM;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;

   XOR2X1 U1 (.Z(SUM[2]),
	.A(A[2]),
	.B(n1));
   AND2X1 U2 (.Z(n1),
	.A(A[1]),
	.B(A[0]));
   INVX2 U3 (.Z(n2),
	.A(n15));
   INVX2 U4 (.Z(n3),
	.A(n17));
   INVX2 U5 (.Z(n4),
	.A(n19));
   INVX2 U6 (.Z(n5),
	.A(n20));
   INVX2 U7 (.Z(n6),
	.A(n21));
   INVX2 U8 (.Z(n7),
	.A(n22));
   INVX2 U9 (.Z(SUM[0]),
	.A(A[0]));
   INVX2 U10 (.Z(n9),
	.A(A[15]));
   XOR2X1 U11 (.Z(SUM[9]),
	.A(A[9]),
	.B(n4));
   XOR2X1 U12 (.Z(SUM[8]),
	.A(A[8]),
	.B(n10));
   AND2X1 U13 (.Z(n10),
	.A(n5),
	.B(A[7]));
   XOR2X1 U14 (.Z(SUM[7]),
	.A(A[7]),
	.B(n5));
   XOR2X1 U15 (.Z(SUM[6]),
	.A(A[6]),
	.B(n11));
   AND2X1 U16 (.Z(n11),
	.A(n6),
	.B(A[5]));
   XOR2X1 U17 (.Z(SUM[5]),
	.A(A[5]),
	.B(n6));
   XOR2X1 U18 (.Z(SUM[4]),
	.A(A[4]),
	.B(n12));
   AND2X1 U19 (.Z(n12),
	.A(n7),
	.B(A[3]));
   XOR2X1 U20 (.Z(SUM[3]),
	.A(A[3]),
	.B(n7));
   XOR2X1 U21 (.Z(SUM[1]),
	.A(A[1]),
	.B(A[0]));
   NOR2X1 U22 (.Z(SUM[16]),
	.A(n13),
	.B(n9));
   XOR2X1 U23 (.Z(SUM[15]),
	.A(n9),
	.B(n13));
   NAND3X1 U24 (.Z(n13),
	.A(A[13]),
	.B(n2),
	.C(A[14]));
   XOR2X1 U25 (.Z(SUM[14]),
	.A(A[14]),
	.B(n14));
   AND2X1 U26 (.Z(n14),
	.A(n2),
	.B(A[13]));
   XOR2X1 U27 (.Z(SUM[13]),
	.A(A[13]),
	.B(n2));
   NAND3X1 U28 (.Z(n15),
	.A(A[11]),
	.B(n3),
	.C(A[12]));
   XOR2X1 U29 (.Z(SUM[12]),
	.A(A[12]),
	.B(n16));
   AND2X1 U30 (.Z(n16),
	.A(n3),
	.B(A[11]));
   XOR2X1 U31 (.Z(SUM[11]),
	.A(A[11]),
	.B(n3));
   NAND3X1 U32 (.Z(n17),
	.A(n4),
	.B(A[9]),
	.C(A[10]));
   XOR2X1 U33 (.Z(SUM[10]),
	.A(A[10]),
	.B(n18));
   AND2X1 U34 (.Z(n18),
	.A(A[9]),
	.B(n4));
   NAND3X1 U35 (.Z(n19),
	.A(A[7]),
	.B(n5),
	.C(A[8]));
   NAND3X1 U36 (.Z(n20),
	.A(A[5]),
	.B(n6),
	.C(A[6]));
   NAND3X1 U37 (.Z(n21),
	.A(A[3]),
	.B(n7),
	.C(A[4]));
   NAND3X1 U38 (.Z(n22),
	.A(A[1]),
	.B(A[0]),
	.C(A[2]));
endmodule

module pcALU_16_5fff_DW01_sub_0 (
	A, 
	B, 
	CI, 
	DIFF, 
	CO);
   input [15:0] A;
   input [15:0] B;
   input CI;
   output [15:0] DIFF;
   output CO;

   // Internal wires
   wire \A[0] ;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;

   assign DIFF[0] = \A[0]  ;
   assign \A[0]  = A[0] ;

   INVX2 U1 (.Z(DIFF[1]),
	.A(A[1]));
   INVX2 U2 (.Z(n2),
	.A(A[14]));
   NAND2X1 U3 (.Z(DIFF[9]),
	.A(n3),
	.B(n4));
   NAND2X1 U4 (.Z(n4),
	.A(A[9]),
	.B(n5));
   NAND2X1 U5 (.Z(DIFF[8]),
	.A(n5),
	.B(n6));
   NAND2X1 U6 (.Z(n6),
	.A(A[8]),
	.B(n7));
   NAND2X1 U7 (.Z(DIFF[7]),
	.A(n7),
	.B(n8));
   NAND2X1 U8 (.Z(n8),
	.A(A[7]),
	.B(n9));
   NAND2X1 U9 (.Z(DIFF[6]),
	.A(n9),
	.B(n10));
   NAND2X1 U10 (.Z(n10),
	.A(A[6]),
	.B(n11));
   NAND2X1 U11 (.Z(DIFF[5]),
	.A(n11),
	.B(n12));
   NAND2X1 U12 (.Z(n12),
	.A(A[5]),
	.B(n13));
   NAND2X1 U13 (.Z(DIFF[4]),
	.A(n13),
	.B(n14));
   NAND2X1 U14 (.Z(n14),
	.A(A[4]),
	.B(n15));
   NAND2X1 U15 (.Z(DIFF[3]),
	.A(n15),
	.B(n16));
   NAND2X1 U16 (.Z(n16),
	.A(A[3]),
	.B(n17));
   NAND2X1 U17 (.Z(DIFF[2]),
	.A(n17),
	.B(n18));
   NAND2X1 U18 (.Z(n18),
	.A(A[2]),
	.B(A[1]));
   XOR2X1 U19 (.Z(DIFF[15]),
	.A(A[15]),
	.B(n19));
   NOR2X1 U20 (.Z(n19),
	.A(A[14]),
	.B(n20));
   XOR2X1 U21 (.Z(DIFF[14]),
	.A(n2),
	.B(n20));
   NAND2X1 U22 (.Z(DIFF[13]),
	.A(n20),
	.B(n21));
   NAND2X1 U23 (.Z(n21),
	.A(A[13]),
	.B(n22));
   OR2X1 U24 (.Z(n20),
	.A(n22),
	.B(A[13]));
   NAND2X1 U25 (.Z(DIFF[12]),
	.A(n22),
	.B(n23));
   NAND2X1 U26 (.Z(n23),
	.A(A[12]),
	.B(n24));
   OR2X1 U27 (.Z(n22),
	.A(n24),
	.B(A[12]));
   NAND2X1 U28 (.Z(DIFF[11]),
	.A(n24),
	.B(n25));
   NAND2X1 U29 (.Z(n25),
	.A(A[11]),
	.B(n26));
   OR2X1 U30 (.Z(n24),
	.A(n26),
	.B(A[11]));
   NAND2X1 U31 (.Z(DIFF[10]),
	.A(n26),
	.B(n27));
   NAND2X1 U32 (.Z(n27),
	.A(A[10]),
	.B(n3));
   OR2X1 U33 (.Z(n26),
	.A(n3),
	.B(A[10]));
   OR2X1 U34 (.Z(n3),
	.A(n5),
	.B(A[9]));
   OR2X1 U35 (.Z(n5),
	.A(n7),
	.B(A[8]));
   OR2X1 U36 (.Z(n7),
	.A(n9),
	.B(A[7]));
   OR2X1 U37 (.Z(n9),
	.A(n11),
	.B(A[6]));
   OR2X1 U38 (.Z(n11),
	.A(n13),
	.B(A[5]));
   OR2X1 U39 (.Z(n13),
	.A(n15),
	.B(A[4]));
   OR2X1 U40 (.Z(n15),
	.A(n17),
	.B(A[3]));
   OR2X1 U41 (.Z(n17),
	.A(A[2]),
	.B(A[1]));
endmodule

module pcALU_16_5fff_DW01_add_0_DW01_add_1 (
	A, 
	B, 
	CI, 
	SUM, 
	CO);
   input [15:0] A;
   input [15:0] B;
   input CI;
   output [15:0] SUM;
   output CO;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;

   INVX2 U1 (.Z(n1),
	.A(A[3]));
   INVX2 U2 (.Z(n2),
	.A(n37));
   INVX2 U3 (.Z(n3),
	.A(n47));
   INVX2 U4 (.Z(n4),
	.A(n57));
   INVX2 U5 (.Z(n5),
	.A(n64));
   INVX2 U6 (.Z(n6),
	.A(n71));
   INVX2 U7 (.Z(n7),
	.A(n78));
   INVX2 U8 (.Z(n8),
	.A(A[11]));
   INVX2 U9 (.Z(n9),
	.A(A[13]));
   INVX2 U10 (.Z(n10),
	.A(A[5]));
   INVX2 U11 (.Z(n11),
	.A(A[7]));
   INVX2 U12 (.Z(n12),
	.A(A[9]));
   XOR2X1 U13 (.Z(SUM[9]),
	.A(n13),
	.B(n4));
   XOR2X1 U14 (.Z(n13),
	.A(n12),
	.B(B[9]));
   XOR2X1 U15 (.Z(SUM[8]),
	.A(n14),
	.B(n15));
   XOR2X1 U16 (.Z(n15),
	.A(B[8]),
	.B(A[8]));
   XOR2X1 U17 (.Z(SUM[7]),
	.A(n16),
	.B(n5));
   XOR2X1 U18 (.Z(n16),
	.A(n11),
	.B(B[7]));
   XOR2X1 U19 (.Z(SUM[6]),
	.A(n17),
	.B(n18));
   XOR2X1 U20 (.Z(n18),
	.A(B[6]),
	.B(A[6]));
   XOR2X1 U21 (.Z(SUM[5]),
	.A(n19),
	.B(n6));
   XOR2X1 U22 (.Z(n19),
	.A(n10),
	.B(B[5]));
   XOR2X1 U23 (.Z(SUM[4]),
	.A(n20),
	.B(n21));
   XOR2X1 U24 (.Z(n21),
	.A(B[4]),
	.B(A[4]));
   XOR2X1 U25 (.Z(SUM[3]),
	.A(n22),
	.B(n7));
   XOR2X1 U26 (.Z(n22),
	.A(n1),
	.B(B[3]));
   XOR2X1 U27 (.Z(SUM[2]),
	.A(n23),
	.B(n24));
   XOR2X1 U28 (.Z(n24),
	.A(B[2]),
	.B(A[2]));
   XOR2X1 U29 (.Z(SUM[1]),
	.A(n25),
	.B(n26));
   XOR2X1 U30 (.Z(n26),
	.A(B[1]),
	.B(A[1]));
   XOR2X1 U31 (.Z(SUM[15]),
	.A(n27),
	.B(n28));
   XOR2X1 U32 (.Z(n28),
	.A(B[15]),
	.B(A[15]));
   NAND2X1 U33 (.Z(n27),
	.A(n29),
	.B(n30));
   NAND2X1 U34 (.Z(n30),
	.A(B[14]),
	.B(n31));
   OR2X1 U35 (.Z(n31),
	.A(n32),
	.B(A[14]));
   NAND2X1 U36 (.Z(n29),
	.A(A[14]),
	.B(n32));
   XOR2X1 U37 (.Z(SUM[14]),
	.A(n32),
	.B(n33));
   XOR2X1 U38 (.Z(n33),
	.A(B[14]),
	.B(A[14]));
   NAND2X1 U39 (.Z(n32),
	.A(n34),
	.B(n35));
   NAND2X1 U40 (.Z(n35),
	.A(B[13]),
	.B(n36));
   NAND2X1 U41 (.Z(n36),
	.A(n2),
	.B(n9));
   NAND2X1 U42 (.Z(n34),
	.A(A[13]),
	.B(n37));
   XOR2X1 U43 (.Z(SUM[13]),
	.A(n38),
	.B(n2));
   NAND2X1 U44 (.Z(n37),
	.A(n39),
	.B(n40));
   NAND2X1 U45 (.Z(n40),
	.A(B[12]),
	.B(n41));
   OR2X1 U46 (.Z(n41),
	.A(n42),
	.B(A[12]));
   NAND2X1 U47 (.Z(n39),
	.A(A[12]),
	.B(n42));
   XOR2X1 U48 (.Z(n38),
	.A(n9),
	.B(B[13]));
   XOR2X1 U49 (.Z(SUM[12]),
	.A(n42),
	.B(n43));
   XOR2X1 U50 (.Z(n43),
	.A(B[12]),
	.B(A[12]));
   NAND2X1 U51 (.Z(n42),
	.A(n44),
	.B(n45));
   NAND2X1 U52 (.Z(n45),
	.A(B[11]),
	.B(n46));
   NAND2X1 U53 (.Z(n46),
	.A(n3),
	.B(n8));
   NAND2X1 U54 (.Z(n44),
	.A(A[11]),
	.B(n47));
   XOR2X1 U55 (.Z(SUM[11]),
	.A(n48),
	.B(n3));
   NAND2X1 U56 (.Z(n47),
	.A(n49),
	.B(n50));
   NAND2X1 U57 (.Z(n50),
	.A(B[10]),
	.B(n51));
   OR2X1 U58 (.Z(n51),
	.A(n52),
	.B(A[10]));
   NAND2X1 U59 (.Z(n49),
	.A(A[10]),
	.B(n52));
   XOR2X1 U60 (.Z(n48),
	.A(n8),
	.B(B[11]));
   XOR2X1 U61 (.Z(SUM[10]),
	.A(n52),
	.B(n53));
   XOR2X1 U62 (.Z(n53),
	.A(B[10]),
	.B(A[10]));
   NAND2X1 U63 (.Z(n52),
	.A(n54),
	.B(n55));
   NAND2X1 U64 (.Z(n55),
	.A(B[9]),
	.B(n56));
   NAND2X1 U65 (.Z(n56),
	.A(n4),
	.B(n12));
   NAND2X1 U66 (.Z(n54),
	.A(A[9]),
	.B(n57));
   NAND2X1 U67 (.Z(n57),
	.A(n58),
	.B(n59));
   NAND2X1 U68 (.Z(n59),
	.A(B[8]),
	.B(n60));
   OR2X1 U69 (.Z(n60),
	.A(n14),
	.B(A[8]));
   NAND2X1 U70 (.Z(n58),
	.A(A[8]),
	.B(n14));
   NAND2X1 U71 (.Z(n14),
	.A(n61),
	.B(n62));
   NAND2X1 U72 (.Z(n62),
	.A(B[7]),
	.B(n63));
   NAND2X1 U73 (.Z(n63),
	.A(n5),
	.B(n11));
   NAND2X1 U74 (.Z(n61),
	.A(A[7]),
	.B(n64));
   NAND2X1 U75 (.Z(n64),
	.A(n65),
	.B(n66));
   NAND2X1 U76 (.Z(n66),
	.A(B[6]),
	.B(n67));
   OR2X1 U77 (.Z(n67),
	.A(n17),
	.B(A[6]));
   NAND2X1 U78 (.Z(n65),
	.A(A[6]),
	.B(n17));
   NAND2X1 U79 (.Z(n17),
	.A(n68),
	.B(n69));
   NAND2X1 U80 (.Z(n69),
	.A(B[5]),
	.B(n70));
   NAND2X1 U81 (.Z(n70),
	.A(n6),
	.B(n10));
   NAND2X1 U82 (.Z(n68),
	.A(A[5]),
	.B(n71));
   NAND2X1 U83 (.Z(n71),
	.A(n72),
	.B(n73));
   NAND2X1 U84 (.Z(n73),
	.A(B[4]),
	.B(n74));
   OR2X1 U85 (.Z(n74),
	.A(n20),
	.B(A[4]));
   NAND2X1 U86 (.Z(n72),
	.A(A[4]),
	.B(n20));
   NAND2X1 U87 (.Z(n20),
	.A(n75),
	.B(n76));
   NAND2X1 U88 (.Z(n76),
	.A(B[3]),
	.B(n77));
   NAND2X1 U89 (.Z(n77),
	.A(n7),
	.B(n1));
   NAND2X1 U90 (.Z(n75),
	.A(A[3]),
	.B(n78));
   NAND2X1 U91 (.Z(n78),
	.A(n79),
	.B(n80));
   NAND2X1 U92 (.Z(n80),
	.A(B[2]),
	.B(n81));
   OR2X1 U93 (.Z(n81),
	.A(n23),
	.B(A[2]));
   NAND2X1 U94 (.Z(n79),
	.A(A[2]),
	.B(n23));
   NAND2X1 U95 (.Z(n23),
	.A(n82),
	.B(n83));
   NAND2X1 U96 (.Z(n83),
	.A(B[1]),
	.B(n84));
   OR2X1 U97 (.Z(n84),
	.A(A[1]),
	.B(n25));
   NAND2X1 U98 (.Z(n82),
	.A(A[1]),
	.B(n25));
   AND2X1 U99 (.Z(n25),
	.A(B[0]),
	.B(A[0]));
   XOR2X1 U100 (.Z(SUM[0]),
	.A(B[0]),
	.B(A[0]));
endmodule

module pcALU_16_5fff (
	pc, 
	src2, 
	jumpEN, 
	jalEN, 
	branchEN, 
	Rlink, 
	pcOut);
   input [15:0] pc;
   input [15:0] src2;
   input jumpEN;
   input jalEN;
   input branchEN;
   output [15:0] Rlink;
   output [15:0] pcOut;

   // Internal wires
   wire N23;
   wire N24;
   wire N25;
   wire N26;
   wire N27;
   wire N28;
   wire N29;
   wire N30;
   wire N31;
   wire N32;
   wire N33;
   wire N34;
   wire N35;
   wire N36;
   wire N37;
   wire N38;
   wire N39;
   wire N40;
   wire N41;
   wire N42;
   wire N43;
   wire N44;
   wire N45;
   wire N46;
   wire N47;
   wire N48;
   wire N49;
   wire N50;
   wire N51;
   wire N52;
   wire N53;
   wire N54;
   wire N72;
   wire N71;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire N9;
   wire N8;
   wire N7;
   wire N22;
   wire N21;
   wire N20;
   wire N19;
   wire N18;
   wire N17;
   wire N16;
   wire N15;
   wire N14;
   wire N13;
   wire N12;
   wire N11;
   wire N10;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;

   NAND3X1 U16 (.Z(pcOut[9]),
	.A(n24),
	.B(n25),
	.C(n26));
   AND2X1 U17 (.Z(n26),
	.A(n27),
	.B(n28));
   NAND2X1 U18 (.Z(n28),
	.A(src2[9]),
	.B(n29));
   NAND2X1 U19 (.Z(n27),
	.A(N32),
	.B(n19));
   NAND2X1 U20 (.Z(n25),
	.A(N48),
	.B(n30));
   NAND2X1 U21 (.Z(n24),
	.A(pc[9]),
	.B(n31));
   NAND3X1 U22 (.Z(pcOut[8]),
	.A(n32),
	.B(n33),
	.C(n34));
   AND2X1 U23 (.Z(n34),
	.A(n35),
	.B(n36));
   NAND2X1 U24 (.Z(n36),
	.A(src2[8]),
	.B(n29));
   NAND2X1 U25 (.Z(n35),
	.A(N31),
	.B(n19));
   NAND2X1 U26 (.Z(n33),
	.A(N47),
	.B(n30));
   NAND2X1 U27 (.Z(n32),
	.A(pc[8]),
	.B(n31));
   NAND3X1 U28 (.Z(pcOut[7]),
	.A(n37),
	.B(n38),
	.C(n39));
   AND2X1 U29 (.Z(n39),
	.A(n40),
	.B(n41));
   NAND2X1 U30 (.Z(n41),
	.A(src2[7]),
	.B(n29));
   NAND2X1 U31 (.Z(n40),
	.A(N30),
	.B(n19));
   NAND2X1 U32 (.Z(n38),
	.A(N46),
	.B(n30));
   NAND2X1 U33 (.Z(n37),
	.A(pc[7]),
	.B(n31));
   NAND3X1 U34 (.Z(pcOut[6]),
	.A(n42),
	.B(n43),
	.C(n44));
   AND2X1 U35 (.Z(n44),
	.A(n45),
	.B(n46));
   NAND2X1 U36 (.Z(n46),
	.A(src2[6]),
	.B(n29));
   NAND2X1 U37 (.Z(n45),
	.A(N29),
	.B(n19));
   NAND2X1 U38 (.Z(n43),
	.A(N45),
	.B(n30));
   NAND2X1 U39 (.Z(n42),
	.A(pc[6]),
	.B(n31));
   NAND3X1 U40 (.Z(pcOut[5]),
	.A(n47),
	.B(n48),
	.C(n49));
   AND2X1 U41 (.Z(n49),
	.A(n50),
	.B(n51));
   NAND2X1 U42 (.Z(n51),
	.A(src2[5]),
	.B(n29));
   NAND2X1 U43 (.Z(n50),
	.A(N28),
	.B(n19));
   NAND2X1 U44 (.Z(n48),
	.A(N44),
	.B(n30));
   NAND2X1 U45 (.Z(n47),
	.A(pc[5]),
	.B(n31));
   NAND3X1 U46 (.Z(pcOut[4]),
	.A(n52),
	.B(n53),
	.C(n54));
   AND2X1 U47 (.Z(n54),
	.A(n55),
	.B(n56));
   NAND2X1 U48 (.Z(n56),
	.A(src2[4]),
	.B(n29));
   NAND2X1 U49 (.Z(n55),
	.A(N27),
	.B(n19));
   NAND2X1 U50 (.Z(n53),
	.A(N43),
	.B(n30));
   NAND2X1 U51 (.Z(n52),
	.A(pc[4]),
	.B(n31));
   NAND3X1 U52 (.Z(pcOut[3]),
	.A(n57),
	.B(n58),
	.C(n59));
   AND2X1 U53 (.Z(n59),
	.A(n60),
	.B(n61));
   NAND2X1 U54 (.Z(n61),
	.A(src2[3]),
	.B(n29));
   NAND2X1 U55 (.Z(n60),
	.A(N26),
	.B(n19));
   NAND2X1 U56 (.Z(n58),
	.A(N42),
	.B(n30));
   NAND2X1 U57 (.Z(n57),
	.A(pc[3]),
	.B(n31));
   NAND3X1 U58 (.Z(pcOut[2]),
	.A(n62),
	.B(n63),
	.C(n64));
   AND2X1 U59 (.Z(n64),
	.A(n65),
	.B(n66));
   NAND2X1 U60 (.Z(n66),
	.A(src2[2]),
	.B(n29));
   NAND2X1 U61 (.Z(n65),
	.A(N25),
	.B(n19));
   NAND2X1 U62 (.Z(n63),
	.A(N41),
	.B(n30));
   NAND2X1 U63 (.Z(n62),
	.A(pc[2]),
	.B(n31));
   NAND3X1 U64 (.Z(pcOut[1]),
	.A(n67),
	.B(n68),
	.C(n69));
   AND2X1 U65 (.Z(n69),
	.A(n70),
	.B(n71));
   NAND2X1 U66 (.Z(n71),
	.A(src2[1]),
	.B(n29));
   NAND2X1 U67 (.Z(n70),
	.A(N24),
	.B(n19));
   NAND2X1 U68 (.Z(n68),
	.A(N40),
	.B(n30));
   NAND2X1 U69 (.Z(n67),
	.A(pc[1]),
	.B(n31));
   NAND3X1 U70 (.Z(pcOut[15]),
	.A(n72),
	.B(n73),
	.C(n74));
   AND2X1 U71 (.Z(n74),
	.A(n75),
	.B(n76));
   NAND2X1 U72 (.Z(n76),
	.A(src2[15]),
	.B(n29));
   NAND2X1 U73 (.Z(n75),
	.A(N38),
	.B(n19));
   NAND2X1 U74 (.Z(n73),
	.A(N54),
	.B(n30));
   NAND2X1 U75 (.Z(n72),
	.A(pc[15]),
	.B(n31));
   NAND3X1 U76 (.Z(pcOut[14]),
	.A(n77),
	.B(n78),
	.C(n79));
   AND2X1 U77 (.Z(n79),
	.A(n80),
	.B(n81));
   NAND2X1 U78 (.Z(n81),
	.A(src2[14]),
	.B(n29));
   NAND2X1 U79 (.Z(n80),
	.A(N37),
	.B(n19));
   NAND2X1 U80 (.Z(n78),
	.A(N53),
	.B(n30));
   NAND2X1 U81 (.Z(n77),
	.A(pc[14]),
	.B(n31));
   NAND3X1 U82 (.Z(pcOut[13]),
	.A(n82),
	.B(n83),
	.C(n84));
   AND2X1 U83 (.Z(n84),
	.A(n85),
	.B(n86));
   NAND2X1 U84 (.Z(n86),
	.A(src2[13]),
	.B(n29));
   NAND2X1 U85 (.Z(n85),
	.A(N36),
	.B(n19));
   NAND2X1 U86 (.Z(n83),
	.A(N52),
	.B(n30));
   NAND2X1 U87 (.Z(n82),
	.A(pc[13]),
	.B(n31));
   NAND3X1 U88 (.Z(pcOut[12]),
	.A(n87),
	.B(n88),
	.C(n89));
   AND2X1 U89 (.Z(n89),
	.A(n90),
	.B(n91));
   NAND2X1 U90 (.Z(n91),
	.A(src2[12]),
	.B(n29));
   NAND2X1 U91 (.Z(n90),
	.A(N35),
	.B(n19));
   NAND2X1 U92 (.Z(n88),
	.A(N51),
	.B(n30));
   NAND2X1 U93 (.Z(n87),
	.A(pc[12]),
	.B(n31));
   NAND3X1 U94 (.Z(pcOut[11]),
	.A(n92),
	.B(n93),
	.C(n94));
   AND2X1 U95 (.Z(n94),
	.A(n95),
	.B(n96));
   NAND2X1 U96 (.Z(n96),
	.A(src2[11]),
	.B(n29));
   NAND2X1 U97 (.Z(n95),
	.A(N34),
	.B(n19));
   NAND2X1 U98 (.Z(n93),
	.A(N50),
	.B(n30));
   NAND2X1 U99 (.Z(n92),
	.A(pc[11]),
	.B(n31));
   NAND3X1 U100 (.Z(pcOut[10]),
	.A(n97),
	.B(n98),
	.C(n99));
   AND2X1 U101 (.Z(n99),
	.A(n100),
	.B(n101));
   NAND2X1 U102 (.Z(n101),
	.A(src2[10]),
	.B(n29));
   NAND2X1 U103 (.Z(n100),
	.A(N33),
	.B(n19));
   NAND2X1 U104 (.Z(n98),
	.A(N49),
	.B(n30));
   NAND2X1 U105 (.Z(n97),
	.A(pc[10]),
	.B(n31));
   NAND3X1 U106 (.Z(pcOut[0]),
	.A(n102),
	.B(n103),
	.C(n104));
   AND2X1 U107 (.Z(n104),
	.A(n105),
	.B(n106));
   NAND2X1 U108 (.Z(n106),
	.A(src2[0]),
	.B(n29));
   NAND2X1 U109 (.Z(n29),
	.A(n21),
	.B(n20));
   NAND2X1 U110 (.Z(n105),
	.A(N23),
	.B(n19));
   NAND3X1 U111 (.Z(n107),
	.A(n21),
	.B(n20),
	.C(branchEN));
   NAND2X1 U112 (.Z(n103),
	.A(N39),
	.B(n30));
   NOR2X1 U113 (.Z(n30),
	.A(n108),
	.B(N72));
   NAND2X1 U114 (.Z(n102),
	.A(pc[0]),
	.B(n31));
   NOR2X1 U115 (.Z(n31),
	.A(n17),
	.B(n108));
   NAND3X1 U116 (.Z(n108),
	.A(n21),
	.B(n20),
	.C(n18));
   AND2X1 U117 (.Z(Rlink[9]),
	.A(pc[9]),
	.B(jalEN));
   AND2X1 U118 (.Z(Rlink[8]),
	.A(pc[8]),
	.B(jalEN));
   AND2X1 U119 (.Z(Rlink[7]),
	.A(pc[7]),
	.B(jalEN));
   AND2X1 U120 (.Z(Rlink[6]),
	.A(pc[6]),
	.B(jalEN));
   AND2X1 U121 (.Z(Rlink[5]),
	.A(pc[5]),
	.B(jalEN));
   AND2X1 U122 (.Z(Rlink[4]),
	.A(pc[4]),
	.B(jalEN));
   AND2X1 U123 (.Z(Rlink[3]),
	.A(pc[3]),
	.B(jalEN));
   AND2X1 U124 (.Z(Rlink[2]),
	.A(pc[2]),
	.B(jalEN));
   AND2X1 U125 (.Z(Rlink[1]),
	.A(pc[1]),
	.B(jalEN));
   AND2X1 U126 (.Z(Rlink[15]),
	.A(pc[15]),
	.B(jalEN));
   AND2X1 U127 (.Z(Rlink[14]),
	.A(pc[14]),
	.B(jalEN));
   AND2X1 U128 (.Z(Rlink[13]),
	.A(pc[13]),
	.B(jalEN));
   AND2X1 U129 (.Z(Rlink[12]),
	.A(pc[12]),
	.B(jalEN));
   AND2X1 U130 (.Z(Rlink[11]),
	.A(pc[11]),
	.B(jalEN));
   AND2X1 U131 (.Z(Rlink[10]),
	.A(pc[10]),
	.B(jalEN));
   AND2X1 U132 (.Z(Rlink[0]),
	.A(pc[0]),
	.B(jalEN));
   pcALU_16_5fff_DW01_inc_0 r379 (.A({ n23,
		pc }),
	.SUM({ N71,
		N54,
		N53,
		N52,
		N51,
		N50,
		N49,
		N48,
		N47,
		N46,
		N45,
		N44,
		N43,
		N42,
		N41,
		N40,
		N39 }));
   pcALU_16_5fff_DW01_sub_0 sub_1_root_sub_0_root_sub_38_S2 (.A(pc),
	.B({ n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n23,
		n22,
		n23 }),
	.CI(n23),
	.DIFF({ N22,
		N21,
		N20,
		N19,
		N18,
		N17,
		N16,
		N15,
		N14,
		N13,
		N12,
		N11,
		N10,
		N9,
		N8,
		N7 }));
   pcALU_16_5fff_DW01_add_0_DW01_add_1 add_0_root_sub_0_root_sub_38_S2 (.A(src2),
	.B({ N22,
		N21,
		N20,
		N19,
		N18,
		N17,
		N16,
		N15,
		N14,
		N13,
		N12,
		N11,
		N10,
		N9,
		N8,
		N7 }),
	.CI(n23),
	.SUM({ N38,
		N37,
		N36,
		N35,
		N34,
		N33,
		N32,
		N31,
		N30,
		N29,
		N28,
		N27,
		N26,
		N25,
		N24,
		N23 }));
   TIE0 U3 (.Z(n23));
   TIE1 U4 (.Z(n22));
   INVX4 U5 (.Z(n19),
	.A(n107));
   NOR2X1 U6 (.Z(n8),
	.A(N52),
	.B(N54));
   AND2X1 U7 (.Z(n1),
	.A(N50),
	.B(N49));
   NAND3X1 U8 (.Z(n2),
	.A(N48),
	.B(N47),
	.C(n1));
   NAND2X1 U9 (.Z(n14),
	.A(n8),
	.B(n2));
   AND2X1 U10 (.Z(n3),
	.A(N40),
	.B(N39));
   NAND3X1 U11 (.Z(n6),
	.A(N42),
	.B(N41),
	.C(n3));
   AND2X1 U12 (.Z(n4),
	.A(N44),
	.B(N43));
   NAND3X1 U13 (.Z(n5),
	.A(N46),
	.B(N45),
	.C(n4));
   OR2X1 U14 (.Z(n7),
	.A(n6),
	.B(n5));
   NAND2X1 U15 (.Z(n13),
	.A(n8),
	.B(n7));
   NOR2X1 U133 (.Z(n11),
	.A(N53),
	.B(N54));
   OR2X1 U134 (.Z(n9),
	.A(N52),
	.B(N54));
   NOR2X1 U135 (.Z(n10),
	.A(N51),
	.B(n9));
   NOR2X1 U136 (.Z(n12),
	.A(n11),
	.B(n10));
   NAND3X1 U137 (.Z(n15),
	.A(n14),
	.B(n13),
	.C(n12));
   NAND2X1 U138 (.Z(N72),
	.A(n15),
	.B(n16));
   INVX2 U139 (.Z(n16),
	.A(N71));
   INVX2 U140 (.Z(n17),
	.A(N72));
   INVX2 U141 (.Z(n18),
	.A(branchEN));
   INVX2 U142 (.Z(n20),
	.A(jumpEN));
   INVX2 U143 (.Z(n21),
	.A(jalEN));
endmodule

module shifter_WIDTH16 (
	SrcA, 
	SrcB, 
	shiftAmt, 
	opCode, 
	shiftOut);
   input [15:0] SrcA;
   input [15:0] SrcB;
   input [3:0] shiftAmt;
   input [3:0] opCode;
   output [15:0] shiftOut;

   // Internal wires
   wire N27;
   wire N28;
   wire N29;
   wire N30;
   wire N31;
   wire N32;
   wire N33;
   wire N34;
   wire N35;
   wire N36;
   wire N37;
   wire N38;
   wire N39;
   wire N40;
   wire N41;
   wire N42;
   wire N43;
   wire N44;
   wire N45;
   wire N46;
   wire N47;
   wire N48;
   wire N49;
   wire N50;
   wire N51;
   wire N52;
   wire N53;
   wire N54;
   wire N55;
   wire N56;
   wire N57;
   wire N58;
   wire N61;
   wire N62;
   wire N63;
   wire N64;
   wire N65;
   wire N66;
   wire N67;
   wire N68;
   wire N69;
   wire N70;
   wire N71;
   wire N72;
   wire N73;
   wire N74;
   wire N75;
   wire N76;
   wire N77;
   wire N78;
   wire N79;
   wire N80;
   wire N81;
   wire N82;
   wire N83;
   wire N84;
   wire N85;
   wire N86;
   wire N87;
   wire N88;
   wire N89;
   wire N90;
   wire N91;
   wire N92;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n202;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n264;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n314;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n334;
   wire n335;
   wire n336;
   wire n337;
   wire n338;
   wire n339;
   wire n340;
   wire n341;
   wire n342;
   wire n343;
   wire n344;
   wire n345;
   wire n346;
   wire n347;
   wire n348;
   wire n349;
   wire n350;
   wire n351;
   wire n352;
   wire n353;
   wire n354;
   wire n355;
   wire n356;
   wire n357;
   wire n358;
   wire n359;
   wire n360;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;
   wire n368;
   wire n369;
   wire n370;
   wire n371;
   wire n372;
   wire n373;
   wire n374;
   wire n375;
   wire n376;
   wire n377;
   wire n378;
   wire n379;

   OR2X1 U13 (.Z(shiftOut[9]),
	.A(n14),
	.B(n15));
   NAND3X1 U14 (.Z(n15),
	.A(n16),
	.B(n17),
	.C(n18));
   NAND2X1 U15 (.Z(n18),
	.A(N36),
	.B(n161));
   NAND2X1 U16 (.Z(n17),
	.A(SrcB[1]),
	.B(n164));
   NAND2X1 U17 (.Z(n16),
	.A(N52),
	.B(n165));
   NAND3X1 U18 (.Z(n14),
	.A(n19),
	.B(n20),
	.C(n21));
   NAND2X1 U19 (.Z(n21),
	.A(SrcA[9]),
	.B(n162));
   NAND2X1 U20 (.Z(n20),
	.A(N86),
	.B(n22));
   NAND2X1 U21 (.Z(n19),
	.A(N70),
	.B(n23));
   OR2X1 U22 (.Z(shiftOut[8]),
	.A(n24),
	.B(n25));
   NAND3X1 U23 (.Z(n25),
	.A(n26),
	.B(n27),
	.C(n28));
   NAND2X1 U24 (.Z(n28),
	.A(N35),
	.B(n161));
   NAND2X1 U25 (.Z(n27),
	.A(SrcB[0]),
	.B(n164));
   NAND2X1 U26 (.Z(n26),
	.A(N51),
	.B(n165));
   NAND3X1 U27 (.Z(n24),
	.A(n29),
	.B(n30),
	.C(n31));
   NAND2X1 U28 (.Z(n31),
	.A(SrcA[8]),
	.B(n162));
   NAND2X1 U29 (.Z(n30),
	.A(N85),
	.B(n22));
   NAND2X1 U30 (.Z(n29),
	.A(N69),
	.B(n23));
   NAND3X1 U31 (.Z(shiftOut[7]),
	.A(n32),
	.B(n33),
	.C(n34));
   NOR2X1 U32 (.Z(n34),
	.A(n35),
	.B(n36));
   NAND2X1 U33 (.Z(n36),
	.A(n37),
	.B(n38));
   NAND2X1 U34 (.Z(n38),
	.A(N84),
	.B(n22));
   NAND2X1 U35 (.Z(n37),
	.A(N68),
	.B(n23));
   AND2X1 U36 (.Z(n35),
	.A(SrcA[7]),
	.B(n162));
   NAND2X1 U37 (.Z(n33),
	.A(N50),
	.B(n165));
   NAND2X1 U38 (.Z(n32),
	.A(N34),
	.B(n161));
   NAND3X1 U39 (.Z(shiftOut[6]),
	.A(n39),
	.B(n40),
	.C(n41));
   NOR2X1 U40 (.Z(n41),
	.A(n42),
	.B(n43));
   NAND2X1 U41 (.Z(n43),
	.A(n44),
	.B(n45));
   NAND2X1 U42 (.Z(n45),
	.A(N83),
	.B(n22));
   NAND2X1 U43 (.Z(n44),
	.A(N67),
	.B(n23));
   AND2X1 U44 (.Z(n42),
	.A(SrcA[6]),
	.B(n162));
   NAND2X1 U45 (.Z(n40),
	.A(N49),
	.B(n165));
   NAND2X1 U46 (.Z(n39),
	.A(N33),
	.B(n161));
   NAND3X1 U47 (.Z(shiftOut[5]),
	.A(n46),
	.B(n47),
	.C(n48));
   NOR2X1 U48 (.Z(n48),
	.A(n49),
	.B(n50));
   NAND2X1 U49 (.Z(n50),
	.A(n51),
	.B(n52));
   NAND2X1 U50 (.Z(n52),
	.A(N82),
	.B(n22));
   NAND2X1 U51 (.Z(n51),
	.A(N66),
	.B(n23));
   AND2X1 U52 (.Z(n49),
	.A(SrcA[5]),
	.B(n162));
   NAND2X1 U53 (.Z(n47),
	.A(N48),
	.B(n165));
   NAND2X1 U54 (.Z(n46),
	.A(N32),
	.B(n161));
   NAND3X1 U55 (.Z(shiftOut[4]),
	.A(n53),
	.B(n54),
	.C(n55));
   NOR2X1 U56 (.Z(n55),
	.A(n56),
	.B(n57));
   NAND2X1 U57 (.Z(n57),
	.A(n58),
	.B(n59));
   NAND2X1 U58 (.Z(n59),
	.A(N81),
	.B(n22));
   NAND2X1 U59 (.Z(n58),
	.A(N65),
	.B(n23));
   NOR2X1 U60 (.Z(n56),
	.A(n5),
	.B(n60));
   NAND2X1 U61 (.Z(n54),
	.A(N47),
	.B(n165));
   NAND2X1 U62 (.Z(n53),
	.A(N31),
	.B(n161));
   NAND3X1 U63 (.Z(shiftOut[3]),
	.A(n61),
	.B(n62),
	.C(n63));
   NOR2X1 U64 (.Z(n63),
	.A(n64),
	.B(n65));
   NAND2X1 U65 (.Z(n65),
	.A(n66),
	.B(n67));
   NAND2X1 U66 (.Z(n67),
	.A(N80),
	.B(n22));
   NAND2X1 U67 (.Z(n66),
	.A(N64),
	.B(n23));
   AND2X1 U68 (.Z(n64),
	.A(SrcA[3]),
	.B(n162));
   NAND2X1 U69 (.Z(n62),
	.A(N46),
	.B(n165));
   NAND2X1 U70 (.Z(n61),
	.A(N30),
	.B(n161));
   NAND3X1 U71 (.Z(shiftOut[2]),
	.A(n68),
	.B(n69),
	.C(n70));
   NOR2X1 U72 (.Z(n70),
	.A(n71),
	.B(n72));
   NAND2X1 U73 (.Z(n72),
	.A(n73),
	.B(n74));
   NAND2X1 U74 (.Z(n74),
	.A(N79),
	.B(n22));
   NAND2X1 U75 (.Z(n73),
	.A(N63),
	.B(n23));
   AND2X1 U76 (.Z(n71),
	.A(SrcA[2]),
	.B(n162));
   NAND2X1 U77 (.Z(n69),
	.A(N45),
	.B(n165));
   NAND2X1 U78 (.Z(n68),
	.A(N29),
	.B(n161));
   NAND3X1 U79 (.Z(shiftOut[1]),
	.A(n75),
	.B(n76),
	.C(n77));
   NOR2X1 U80 (.Z(n77),
	.A(n78),
	.B(n79));
   NAND2X1 U81 (.Z(n79),
	.A(n80),
	.B(n81));
   NAND2X1 U82 (.Z(n81),
	.A(N78),
	.B(n22));
   NAND2X1 U83 (.Z(n80),
	.A(N62),
	.B(n23));
   AND2X1 U84 (.Z(n78),
	.A(SrcA[1]),
	.B(n162));
   NAND2X1 U85 (.Z(n76),
	.A(N44),
	.B(n165));
   NAND2X1 U86 (.Z(n75),
	.A(N28),
	.B(n161));
   OR2X1 U87 (.Z(shiftOut[15]),
	.A(n82),
	.B(n83));
   NAND3X1 U88 (.Z(n83),
	.A(n84),
	.B(n85),
	.C(n86));
   NAND2X1 U89 (.Z(n86),
	.A(N42),
	.B(n161));
   NAND2X1 U90 (.Z(n85),
	.A(SrcB[7]),
	.B(n164));
   NAND2X1 U91 (.Z(n84),
	.A(N58),
	.B(n165));
   NAND3X1 U92 (.Z(n82),
	.A(n87),
	.B(n88),
	.C(n89));
   NAND2X1 U93 (.Z(n89),
	.A(SrcA[15]),
	.B(n162));
   NAND2X1 U94 (.Z(n88),
	.A(N92),
	.B(n22));
   NAND2X1 U95 (.Z(n87),
	.A(N76),
	.B(n23));
   OR2X1 U96 (.Z(shiftOut[14]),
	.A(n90),
	.B(n91));
   NAND3X1 U97 (.Z(n91),
	.A(n92),
	.B(n93),
	.C(n94));
   NAND2X1 U98 (.Z(n94),
	.A(N41),
	.B(n161));
   NAND2X1 U99 (.Z(n93),
	.A(SrcB[6]),
	.B(n164));
   NAND2X1 U100 (.Z(n92),
	.A(N57),
	.B(n165));
   NAND3X1 U101 (.Z(n90),
	.A(n95),
	.B(n96),
	.C(n97));
   NAND2X1 U102 (.Z(n97),
	.A(SrcA[14]),
	.B(n162));
   NAND2X1 U103 (.Z(n96),
	.A(N91),
	.B(n22));
   NAND2X1 U104 (.Z(n95),
	.A(N75),
	.B(n23));
   OR2X1 U105 (.Z(shiftOut[13]),
	.A(n98),
	.B(n99));
   NAND3X1 U106 (.Z(n99),
	.A(n100),
	.B(n101),
	.C(n102));
   NAND2X1 U107 (.Z(n102),
	.A(N40),
	.B(n161));
   NAND2X1 U108 (.Z(n101),
	.A(SrcB[5]),
	.B(n164));
   NAND2X1 U109 (.Z(n100),
	.A(N56),
	.B(n165));
   NAND3X1 U110 (.Z(n98),
	.A(n103),
	.B(n104),
	.C(n105));
   NAND2X1 U111 (.Z(n105),
	.A(SrcA[13]),
	.B(n162));
   NAND2X1 U112 (.Z(n104),
	.A(N90),
	.B(n22));
   NAND2X1 U113 (.Z(n103),
	.A(N74),
	.B(n23));
   OR2X1 U114 (.Z(shiftOut[12]),
	.A(n106),
	.B(n107));
   NAND3X1 U115 (.Z(n107),
	.A(n108),
	.B(n109),
	.C(n110));
   NAND2X1 U116 (.Z(n110),
	.A(N39),
	.B(n161));
   NAND2X1 U117 (.Z(n109),
	.A(SrcB[4]),
	.B(n164));
   NAND2X1 U118 (.Z(n108),
	.A(N55),
	.B(n165));
   NAND3X1 U119 (.Z(n106),
	.A(n111),
	.B(n112),
	.C(n113));
   NAND2X1 U120 (.Z(n113),
	.A(SrcA[12]),
	.B(n162));
   NAND2X1 U121 (.Z(n112),
	.A(N89),
	.B(n22));
   NAND2X1 U122 (.Z(n111),
	.A(N73),
	.B(n23));
   OR2X1 U123 (.Z(shiftOut[11]),
	.A(n114),
	.B(n115));
   NAND3X1 U124 (.Z(n115),
	.A(n116),
	.B(n117),
	.C(n118));
   NAND2X1 U125 (.Z(n118),
	.A(N38),
	.B(n161));
   NAND2X1 U126 (.Z(n117),
	.A(SrcB[3]),
	.B(n164));
   NAND2X1 U127 (.Z(n116),
	.A(N54),
	.B(n165));
   NAND3X1 U128 (.Z(n114),
	.A(n119),
	.B(n120),
	.C(n121));
   NAND2X1 U129 (.Z(n121),
	.A(SrcA[11]),
	.B(n162));
   NAND2X1 U130 (.Z(n120),
	.A(N88),
	.B(n22));
   NAND2X1 U131 (.Z(n119),
	.A(N72),
	.B(n23));
   OR2X1 U132 (.Z(shiftOut[10]),
	.A(n122),
	.B(n123));
   NAND3X1 U133 (.Z(n123),
	.A(n124),
	.B(n125),
	.C(n126));
   NAND2X1 U134 (.Z(n126),
	.A(N37),
	.B(n161));
   NAND2X1 U135 (.Z(n125),
	.A(SrcB[2]),
	.B(n164));
   NAND2X1 U136 (.Z(n124),
	.A(N53),
	.B(n165));
   NAND3X1 U137 (.Z(n122),
	.A(n128),
	.B(n129),
	.C(n130));
   NAND2X1 U138 (.Z(n130),
	.A(SrcA[10]),
	.B(n162));
   NAND2X1 U139 (.Z(n129),
	.A(N87),
	.B(n22));
   NAND2X1 U140 (.Z(n128),
	.A(N71),
	.B(n23));
   NAND3X1 U141 (.Z(shiftOut[0]),
	.A(n131),
	.B(n132),
	.C(n133));
   NOR2X1 U142 (.Z(n133),
	.A(n134),
	.B(n135));
   NAND2X1 U143 (.Z(n135),
	.A(n136),
	.B(n137));
   NAND2X1 U144 (.Z(n137),
	.A(N77),
	.B(n22));
   NOR2X1 U145 (.Z(n22),
	.A(n138),
	.B(SrcA[4]));
   NAND2X1 U146 (.Z(n136),
	.A(N61),
	.B(n23));
   NOR2X1 U147 (.Z(n23),
	.A(n5),
	.B(n138));
   AND2X1 U148 (.Z(n134),
	.A(SrcA[0]),
	.B(n162));
   NAND3X1 U149 (.Z(n60),
	.A(n127),
	.B(n139),
	.C(n140));
   AND2X1 U150 (.Z(n140),
	.A(n141),
	.B(n138));
   NAND3X1 U151 (.Z(n138),
	.A(opCode[2]),
	.B(n163),
	.C(n142));
   NOR2X1 U152 (.Z(n142),
	.A(opCode[3]),
	.B(opCode[1]));
   NAND3X1 U153 (.Z(n127),
	.A(opCode[3]),
	.B(opCode[1]),
	.C(n143));
   AND2X1 U154 (.Z(n143),
	.A(opCode[2]),
	.B(opCode[0]));
   NAND2X1 U155 (.Z(n132),
	.A(N43),
	.B(n165));
   NAND3X1 U156 (.Z(n141),
	.A(opCode[0]),
	.B(n166),
	.C(n144));
   NAND2X1 U157 (.Z(n131),
	.A(N27),
	.B(n161));
   NAND3X1 U158 (.Z(n139),
	.A(n163),
	.B(n166),
	.C(n144));
   NOR2X1 U159 (.Z(n144),
	.A(opCode[3]),
	.B(opCode[2]));
   INVX2 U3 (.Z(n2),
	.A(SrcB[0]));
   INVX2 U4 (.Z(n3),
	.A(SrcB[1]));
   INVX2 U5 (.Z(n161),
	.A(n139));
   INVX2 U6 (.Z(n162),
	.A(n60));
   INVX2 U7 (.Z(n4),
	.A(SrcB[2]));
   INVX2 U8 (.Z(n165),
	.A(n141));
   INVX2 U9 (.Z(n7),
	.A(shiftAmt[1]));
   INVX2 U10 (.Z(n5),
	.A(SrcA[4]));
   INVX2 U11 (.Z(n6),
	.A(shiftAmt[0]));
   INVX2 U12 (.Z(n8),
	.A(shiftAmt[2]));
   INVX2 U160 (.Z(n9),
	.A(n312));
   INVX2 U161 (.Z(n10),
	.A(n328));
   INVX2 U162 (.Z(n11),
	.A(n320));
   INVX2 U163 (.Z(n12),
	.A(n331));
   INVX2 U164 (.Z(n13),
	.A(n291));
   INVX2 U165 (.Z(n145),
	.A(n330));
   INVX2 U166 (.Z(n146),
	.A(n305));
   INVX2 U167 (.Z(n147),
	.A(n316));
   INVX2 U168 (.Z(n148),
	.A(n324));
   INVX2 U169 (.Z(n149),
	.A(n374));
   INVX2 U170 (.Z(n150),
	.A(n368));
   INVX2 U171 (.Z(n151),
	.A(n366));
   INVX2 U172 (.Z(n152),
	.A(n370));
   INVX2 U173 (.Z(n153),
	.A(n355));
   INVX2 U174 (.Z(n154),
	.A(n372));
   INVX2 U175 (.Z(n155),
	.A(n339));
   INVX2 U176 (.Z(n156),
	.A(n371));
   INVX2 U177 (.Z(n157),
	.A(n369));
   INVX2 U178 (.Z(n158),
	.A(n376));
   INVX2 U179 (.Z(n159),
	.A(n367));
   INVX2 U180 (.Z(n160),
	.A(n378));
   INVX2 U181 (.Z(n163),
	.A(opCode[0]));
   INVX2 U182 (.Z(n164),
	.A(n127));
   INVX2 U183 (.Z(n166),
	.A(opCode[1]));
   INVX2 U184 (.Z(n167),
	.A(n230));
   INVX2 U185 (.Z(n168),
	.A(n224));
   INVX2 U186 (.Z(n169),
	.A(n222));
   INVX2 U187 (.Z(n170),
	.A(n226));
   INVX2 U188 (.Z(n171),
	.A(n223));
   INVX2 U189 (.Z(n172),
	.A(n227));
   INVX2 U190 (.Z(n173),
	.A(n225));
   INVX2 U191 (.Z(n174),
	.A(n234));
   INVX2 U192 (.Z(n175),
	.A(n195));
   INVX2 U193 (.Z(n176),
	.A(n228));
   INVX2 U194 (.Z(n177),
	.A(n232));
   INVX2 U195 (.Z(n178),
	.A(n211));
   INVX2 U196 (.Z(n179),
	.A(n282));
   INVX2 U197 (.Z(n180),
	.A(n283));
   INVX2 U198 (.Z(n181),
	.A(n257));
   INVX2 U199 (.Z(n182),
	.A(n264));
   INVX2 U200 (.Z(n183),
	.A(n268));
   INVX2 U201 (.Z(n184),
	.A(n272));
   INVX2 U202 (.Z(n185),
	.A(n276));
   INVX2 U203 (.Z(n186),
	.A(n280));
   INVX2 U204 (.Z(n187),
	.A(n243));
   NAND2X1 U205 (.Z(n188),
	.A(SrcA[0]),
	.B(n6));
   OR2X1 U206 (.Z(n197),
	.A(n188),
	.B(shiftAmt[1]));
   NOR2X1 U207 (.Z(n230),
	.A(n197),
	.B(shiftAmt[2]));
   NOR2X1 U208 (.Z(N27),
	.A(shiftAmt[3]),
	.B(n167));
   MUX2X1 U209 (.Z(n191),
	.A(SrcA[10]),
	.B(SrcA[9]),
	.S(shiftAmt[0]));
   MUX2X1 U210 (.Z(n193),
	.A(SrcA[8]),
	.B(SrcA[7]),
	.S(shiftAmt[0]));
   MUX2X1 U211 (.Z(n209),
	.A(n191),
	.B(n193),
	.S(shiftAmt[1]));
   MUX2X1 U212 (.Z(n192),
	.A(SrcA[6]),
	.B(SrcA[5]),
	.S(shiftAmt[0]));
   MUX2X1 U213 (.Z(n196),
	.A(SrcA[4]),
	.B(SrcA[3]),
	.S(shiftAmt[0]));
   MUX2X1 U214 (.Z(n211),
	.A(n192),
	.B(n196),
	.S(shiftAmt[1]));
   MUX2X1 U215 (.Z(n189),
	.A(n209),
	.B(n211),
	.S(shiftAmt[2]));
   MUX2X1 U216 (.Z(n195),
	.A(SrcA[2]),
	.B(SrcA[1]),
	.S(shiftAmt[0]));
   MUX2X1 U217 (.Z(n212),
	.A(n175),
	.B(n188),
	.S(shiftAmt[1]));
   NOR2X1 U218 (.Z(n222),
	.A(n212),
	.B(shiftAmt[2]));
   MUX2X1 U219 (.Z(N37),
	.A(n189),
	.B(n222),
	.S(shiftAmt[3]));
   MUX2X1 U220 (.Z(n199),
	.A(SrcA[11]),
	.B(SrcA[10]),
	.S(shiftAmt[0]));
   MUX2X1 U221 (.Z(n201),
	.A(SrcA[9]),
	.B(SrcA[8]),
	.S(shiftAmt[0]));
   MUX2X1 U222 (.Z(n216),
	.A(n199),
	.B(n201),
	.S(shiftAmt[1]));
   MUX2X1 U223 (.Z(n200),
	.A(SrcA[7]),
	.B(SrcA[6]),
	.S(shiftAmt[0]));
   MUX2X1 U224 (.Z(n204),
	.A(SrcA[5]),
	.B(SrcA[4]),
	.S(shiftAmt[0]));
   MUX2X1 U225 (.Z(n219),
	.A(n200),
	.B(n204),
	.S(shiftAmt[1]));
   MUX2X1 U226 (.Z(n190),
	.A(n216),
	.B(n219),
	.S(shiftAmt[2]));
   MUX2X1 U227 (.Z(n203),
	.A(SrcA[3]),
	.B(SrcA[2]),
	.S(shiftAmt[0]));
   MUX2X1 U228 (.Z(n205),
	.A(SrcA[1]),
	.B(SrcA[0]),
	.S(shiftAmt[0]));
   MUX2X1 U229 (.Z(n218),
	.A(n203),
	.B(n205),
	.S(shiftAmt[1]));
   NAND2X1 U230 (.Z(n223),
	.A(n218),
	.B(n8));
   MUX2X1 U231 (.Z(N38),
	.A(n190),
	.B(n171),
	.S(shiftAmt[3]));
   MUX2X1 U232 (.Z(n207),
	.A(SrcA[11]),
	.B(SrcA[12]),
	.S(n6));
   MUX2X1 U233 (.Z(n194),
	.A(n207),
	.B(n191),
	.S(shiftAmt[1]));
   MUX2X1 U234 (.Z(n229),
	.A(n193),
	.B(n192),
	.S(shiftAmt[1]));
   MUX2X1 U235 (.Z(n198),
	.A(n194),
	.B(n229),
	.S(shiftAmt[2]));
   MUX2X1 U236 (.Z(n228),
	.A(n196),
	.B(n195),
	.S(shiftAmt[1]));
   MUX2X1 U237 (.Z(n224),
	.A(n176),
	.B(n197),
	.S(shiftAmt[2]));
   MUX2X1 U238 (.Z(N39),
	.A(n198),
	.B(n168),
	.S(shiftAmt[3]));
   MUX2X1 U239 (.Z(n214),
	.A(SrcA[12]),
	.B(SrcA[13]),
	.S(n6));
   MUX2X1 U240 (.Z(n202),
	.A(n214),
	.B(n199),
	.S(shiftAmt[1]));
   MUX2X1 U241 (.Z(n233),
	.A(n201),
	.B(n200),
	.S(shiftAmt[1]));
   MUX2X1 U242 (.Z(n206),
	.A(n202),
	.B(n233),
	.S(shiftAmt[2]));
   MUX2X1 U243 (.Z(n232),
	.A(n204),
	.B(n203),
	.S(shiftAmt[1]));
   NAND2X1 U244 (.Z(n221),
	.A(n205),
	.B(n7));
   MUX2X1 U245 (.Z(n225),
	.A(n177),
	.B(n221),
	.S(shiftAmt[2]));
   MUX2X1 U246 (.Z(N40),
	.A(n206),
	.B(n173),
	.S(shiftAmt[3]));
   MUX2X1 U247 (.Z(n208),
	.A(SrcA[14]),
	.B(SrcA[13]),
	.S(shiftAmt[0]));
   MUX2X1 U248 (.Z(n210),
	.A(n208),
	.B(n207),
	.S(shiftAmt[1]));
   MUX2X1 U249 (.Z(n213),
	.A(n210),
	.B(n209),
	.S(shiftAmt[2]));
   MUX2X1 U250 (.Z(n226),
	.A(n178),
	.B(n212),
	.S(shiftAmt[2]));
   MUX2X1 U251 (.Z(N41),
	.A(n213),
	.B(n170),
	.S(shiftAmt[3]));
   MUX2X1 U252 (.Z(n215),
	.A(SrcA[15]),
	.B(SrcA[14]),
	.S(shiftAmt[0]));
   MUX2X1 U253 (.Z(n217),
	.A(n215),
	.B(n214),
	.S(shiftAmt[1]));
   MUX2X1 U254 (.Z(n220),
	.A(n217),
	.B(n216),
	.S(shiftAmt[2]));
   MUX2X1 U255 (.Z(n227),
	.A(n219),
	.B(n218),
	.S(shiftAmt[2]));
   MUX2X1 U256 (.Z(N42),
	.A(n220),
	.B(n227),
	.S(shiftAmt[3]));
   NOR2X1 U257 (.Z(n234),
	.A(n221),
	.B(shiftAmt[2]));
   NOR2X1 U258 (.Z(N28),
	.A(shiftAmt[3]),
	.B(n174));
   NOR2X1 U259 (.Z(N29),
	.A(shiftAmt[3]),
	.B(n169));
   NOR2X1 U260 (.Z(N30),
	.A(shiftAmt[3]),
	.B(n223));
   NOR2X1 U261 (.Z(N31),
	.A(shiftAmt[3]),
	.B(n224));
   NOR2X1 U262 (.Z(N32),
	.A(shiftAmt[3]),
	.B(n225));
   NOR2X1 U263 (.Z(N33),
	.A(shiftAmt[3]),
	.B(n226));
   NOR2X1 U264 (.Z(N34),
	.A(shiftAmt[3]),
	.B(n172));
   MUX2X1 U265 (.Z(n231),
	.A(n229),
	.B(n228),
	.S(shiftAmt[2]));
   MUX2X1 U266 (.Z(N35),
	.A(n231),
	.B(n230),
	.S(shiftAmt[3]));
   MUX2X1 U267 (.Z(n235),
	.A(n233),
	.B(n232),
	.S(shiftAmt[2]));
   MUX2X1 U268 (.Z(N36),
	.A(n235),
	.B(n234),
	.S(shiftAmt[3]));
   MUX2X1 U269 (.Z(n254),
	.A(SrcA[4]),
	.B(SrcA[5]),
	.S(shiftAmt[0]));
   MUX2X1 U270 (.Z(n253),
	.A(SrcA[6]),
	.B(SrcA[7]),
	.S(shiftAmt[0]));
   MUX2X1 U271 (.Z(n267),
	.A(n254),
	.B(n253),
	.S(shiftAmt[1]));
   MUX2X1 U272 (.Z(n236),
	.A(SrcA[0]),
	.B(SrcA[1]),
	.S(shiftAmt[0]));
   MUX2X1 U273 (.Z(n255),
	.A(SrcA[3]),
	.B(SrcA[2]),
	.S(n6));
   MUX2X1 U274 (.Z(n237),
	.A(n236),
	.B(n255),
	.S(shiftAmt[1]));
   MUX2X1 U275 (.Z(n238),
	.A(n267),
	.B(n237),
	.S(n8));
   MUX2X1 U276 (.Z(n252),
	.A(SrcA[8]),
	.B(SrcA[9]),
	.S(shiftAmt[0]));
   MUX2X1 U277 (.Z(n241),
	.A(SrcA[10]),
	.B(SrcA[11]),
	.S(shiftAmt[0]));
   MUX2X1 U278 (.Z(n266),
	.A(n252),
	.B(n241),
	.S(shiftAmt[1]));
   MUX2X1 U279 (.Z(n240),
	.A(SrcA[12]),
	.B(SrcA[13]),
	.S(shiftAmt[0]));
   MUX2X1 U280 (.Z(n239),
	.A(SrcA[14]),
	.B(SrcA[15]),
	.S(shiftAmt[0]));
   MUX2X1 U281 (.Z(n242),
	.A(n240),
	.B(n239),
	.S(shiftAmt[1]));
   MUX2X1 U282 (.Z(n282),
	.A(n266),
	.B(n242),
	.S(shiftAmt[2]));
   MUX2X1 U283 (.Z(N43),
	.A(n238),
	.B(n282),
	.S(shiftAmt[3]));
   AND2X1 U284 (.Z(n245),
	.A(n239),
	.B(n7));
   MUX2X1 U285 (.Z(n274),
	.A(n241),
	.B(n240),
	.S(shiftAmt[1]));
   MUX2X1 U286 (.Z(n257),
	.A(n245),
	.B(n274),
	.S(n8));
   NOR2X1 U287 (.Z(N53),
	.A(shiftAmt[3]),
	.B(n181));
   NAND2X1 U288 (.Z(n243),
	.A(SrcA[15]),
	.B(n6));
   NOR2X1 U289 (.Z(n246),
	.A(n243),
	.B(shiftAmt[1]));
   MUX2X1 U290 (.Z(n249),
	.A(SrcA[11]),
	.B(SrcA[12]),
	.S(shiftAmt[0]));
   MUX2X1 U291 (.Z(n244),
	.A(SrcA[13]),
	.B(SrcA[14]),
	.S(shiftAmt[0]));
   MUX2X1 U292 (.Z(n278),
	.A(n249),
	.B(n244),
	.S(shiftAmt[1]));
   MUX2X1 U293 (.Z(n264),
	.A(n246),
	.B(n278),
	.S(n8));
   NOR2X1 U294 (.Z(N54),
	.A(shiftAmt[3]),
	.B(n182));
   NAND2X1 U295 (.Z(n268),
	.A(n242),
	.B(n8));
   NOR2X1 U296 (.Z(N55),
	.A(shiftAmt[3]),
	.B(n268));
   MUX2X1 U297 (.Z(n250),
	.A(n187),
	.B(n244),
	.S(n7));
   NAND2X1 U298 (.Z(n272),
	.A(n250),
	.B(n8));
   NOR2X1 U299 (.Z(N56),
	.A(shiftAmt[3]),
	.B(n272));
   NAND2X1 U300 (.Z(n276),
	.A(n245),
	.B(n8));
   NOR2X1 U301 (.Z(N57),
	.A(shiftAmt[3]),
	.B(n276));
   NAND2X1 U302 (.Z(n280),
	.A(n246),
	.B(n8));
   NOR2X1 U303 (.Z(N58),
	.A(shiftAmt[3]),
	.B(n280));
   MUX2X1 U304 (.Z(n261),
	.A(SrcA[5]),
	.B(SrcA[6]),
	.S(shiftAmt[0]));
   MUX2X1 U305 (.Z(n260),
	.A(SrcA[7]),
	.B(SrcA[8]),
	.S(shiftAmt[0]));
   MUX2X1 U306 (.Z(n271),
	.A(n261),
	.B(n260),
	.S(shiftAmt[1]));
   MUX2X1 U307 (.Z(n247),
	.A(SrcA[1]),
	.B(SrcA[2]),
	.S(shiftAmt[0]));
   MUX2X1 U308 (.Z(n262),
	.A(SrcA[4]),
	.B(SrcA[3]),
	.S(n6));
   MUX2X1 U309 (.Z(n248),
	.A(n247),
	.B(n262),
	.S(shiftAmt[1]));
   MUX2X1 U310 (.Z(n251),
	.A(n271),
	.B(n248),
	.S(n8));
   MUX2X1 U311 (.Z(n259),
	.A(SrcA[9]),
	.B(SrcA[10]),
	.S(shiftAmt[0]));
   MUX2X1 U312 (.Z(n270),
	.A(n259),
	.B(n249),
	.S(shiftAmt[1]));
   MUX2X1 U313 (.Z(n283),
	.A(n270),
	.B(n250),
	.S(shiftAmt[2]));
   MUX2X1 U314 (.Z(N44),
	.A(n251),
	.B(n283),
	.S(shiftAmt[3]));
   MUX2X1 U315 (.Z(n275),
	.A(n253),
	.B(n252),
	.S(shiftAmt[1]));
   MUX2X1 U316 (.Z(n256),
	.A(n255),
	.B(n254),
	.S(shiftAmt[1]));
   MUX2X1 U317 (.Z(n258),
	.A(n275),
	.B(n256),
	.S(n8));
   MUX2X1 U318 (.Z(N45),
	.A(n258),
	.B(n257),
	.S(shiftAmt[3]));
   MUX2X1 U319 (.Z(n279),
	.A(n260),
	.B(n259),
	.S(shiftAmt[1]));
   MUX2X1 U320 (.Z(n263),
	.A(n262),
	.B(n261),
	.S(shiftAmt[1]));
   MUX2X1 U321 (.Z(n265),
	.A(n279),
	.B(n263),
	.S(n8));
   MUX2X1 U322 (.Z(N46),
	.A(n265),
	.B(n264),
	.S(shiftAmt[3]));
   MUX2X1 U323 (.Z(n269),
	.A(n267),
	.B(n266),
	.S(shiftAmt[2]));
   MUX2X1 U324 (.Z(N47),
	.A(n269),
	.B(n183),
	.S(shiftAmt[3]));
   MUX2X1 U325 (.Z(n273),
	.A(n271),
	.B(n270),
	.S(shiftAmt[2]));
   MUX2X1 U326 (.Z(N48),
	.A(n273),
	.B(n184),
	.S(shiftAmt[3]));
   MUX2X1 U327 (.Z(n277),
	.A(n275),
	.B(n274),
	.S(shiftAmt[2]));
   MUX2X1 U328 (.Z(N49),
	.A(n277),
	.B(n185),
	.S(shiftAmt[3]));
   MUX2X1 U329 (.Z(n281),
	.A(n279),
	.B(n278),
	.S(shiftAmt[2]));
   MUX2X1 U330 (.Z(N50),
	.A(n281),
	.B(n186),
	.S(shiftAmt[3]));
   NOR2X1 U331 (.Z(N51),
	.A(shiftAmt[3]),
	.B(n179));
   NOR2X1 U332 (.Z(N52),
	.A(shiftAmt[3]),
	.B(n180));
   MUX2X1 U333 (.Z(n302),
	.A(SrcA[4]),
	.B(SrcA[5]),
	.S(SrcB[0]));
   MUX2X1 U334 (.Z(n301),
	.A(SrcA[6]),
	.B(SrcA[7]),
	.S(SrcB[0]));
   MUX2X1 U335 (.Z(n315),
	.A(n302),
	.B(n301),
	.S(SrcB[1]));
   MUX2X1 U336 (.Z(n284),
	.A(SrcA[0]),
	.B(SrcA[1]),
	.S(SrcB[0]));
   MUX2X1 U337 (.Z(n303),
	.A(SrcA[3]),
	.B(SrcA[2]),
	.S(n2));
   MUX2X1 U338 (.Z(n285),
	.A(n284),
	.B(n303),
	.S(SrcB[1]));
   MUX2X1 U339 (.Z(n286),
	.A(n315),
	.B(n285),
	.S(n4));
   MUX2X1 U340 (.Z(n300),
	.A(SrcA[8]),
	.B(SrcA[9]),
	.S(SrcB[0]));
   MUX2X1 U341 (.Z(n289),
	.A(SrcA[10]),
	.B(SrcA[11]),
	.S(SrcB[0]));
   MUX2X1 U342 (.Z(n314),
	.A(n300),
	.B(n289),
	.S(SrcB[1]));
   MUX2X1 U343 (.Z(n288),
	.A(SrcA[12]),
	.B(SrcA[13]),
	.S(SrcB[0]));
   MUX2X1 U344 (.Z(n287),
	.A(SrcA[14]),
	.B(SrcA[15]),
	.S(SrcB[0]));
   MUX2X1 U345 (.Z(n290),
	.A(n288),
	.B(n287),
	.S(SrcB[1]));
   MUX2X1 U346 (.Z(n330),
	.A(n314),
	.B(n290),
	.S(SrcB[2]));
   MUX2X1 U347 (.Z(N61),
	.A(n286),
	.B(n330),
	.S(SrcB[3]));
   AND2X1 U348 (.Z(n293),
	.A(n287),
	.B(n3));
   MUX2X1 U349 (.Z(n322),
	.A(n289),
	.B(n288),
	.S(SrcB[1]));
   MUX2X1 U350 (.Z(n305),
	.A(n293),
	.B(n322),
	.S(n4));
   NOR2X1 U351 (.Z(N71),
	.A(SrcB[3]),
	.B(n146));
   NAND2X1 U352 (.Z(n291),
	.A(SrcA[15]),
	.B(n2));
   NOR2X1 U353 (.Z(n294),
	.A(n291),
	.B(SrcB[1]));
   MUX2X1 U354 (.Z(n297),
	.A(SrcA[11]),
	.B(SrcA[12]),
	.S(SrcB[0]));
   MUX2X1 U355 (.Z(n292),
	.A(SrcA[13]),
	.B(SrcA[14]),
	.S(SrcB[0]));
   MUX2X1 U356 (.Z(n326),
	.A(n297),
	.B(n292),
	.S(SrcB[1]));
   MUX2X1 U357 (.Z(n312),
	.A(n294),
	.B(n326),
	.S(n4));
   NOR2X1 U358 (.Z(N72),
	.A(SrcB[3]),
	.B(n9));
   NAND2X1 U359 (.Z(n316),
	.A(n290),
	.B(n4));
   NOR2X1 U360 (.Z(N73),
	.A(SrcB[3]),
	.B(n316));
   MUX2X1 U361 (.Z(n298),
	.A(n13),
	.B(n292),
	.S(n3));
   NAND2X1 U362 (.Z(n320),
	.A(n298),
	.B(n4));
   NOR2X1 U363 (.Z(N74),
	.A(SrcB[3]),
	.B(n320));
   NAND2X1 U364 (.Z(n324),
	.A(n293),
	.B(n4));
   NOR2X1 U365 (.Z(N75),
	.A(SrcB[3]),
	.B(n324));
   NAND2X1 U366 (.Z(n328),
	.A(n294),
	.B(n4));
   NOR2X1 U367 (.Z(N76),
	.A(SrcB[3]),
	.B(n328));
   MUX2X1 U368 (.Z(n309),
	.A(SrcA[5]),
	.B(SrcA[6]),
	.S(SrcB[0]));
   MUX2X1 U369 (.Z(n308),
	.A(SrcA[7]),
	.B(SrcA[8]),
	.S(SrcB[0]));
   MUX2X1 U370 (.Z(n319),
	.A(n309),
	.B(n308),
	.S(SrcB[1]));
   MUX2X1 U371 (.Z(n295),
	.A(SrcA[1]),
	.B(SrcA[2]),
	.S(SrcB[0]));
   MUX2X1 U372 (.Z(n310),
	.A(SrcA[4]),
	.B(SrcA[3]),
	.S(n2));
   MUX2X1 U373 (.Z(n296),
	.A(n295),
	.B(n310),
	.S(SrcB[1]));
   MUX2X1 U374 (.Z(n299),
	.A(n319),
	.B(n296),
	.S(n4));
   MUX2X1 U375 (.Z(n307),
	.A(SrcA[9]),
	.B(SrcA[10]),
	.S(SrcB[0]));
   MUX2X1 U376 (.Z(n318),
	.A(n307),
	.B(n297),
	.S(SrcB[1]));
   MUX2X1 U377 (.Z(n331),
	.A(n318),
	.B(n298),
	.S(SrcB[2]));
   MUX2X1 U378 (.Z(N62),
	.A(n299),
	.B(n331),
	.S(SrcB[3]));
   MUX2X1 U379 (.Z(n323),
	.A(n301),
	.B(n300),
	.S(SrcB[1]));
   MUX2X1 U380 (.Z(n304),
	.A(n303),
	.B(n302),
	.S(SrcB[1]));
   MUX2X1 U381 (.Z(n306),
	.A(n323),
	.B(n304),
	.S(n4));
   MUX2X1 U382 (.Z(N63),
	.A(n306),
	.B(n305),
	.S(SrcB[3]));
   MUX2X1 U383 (.Z(n327),
	.A(n308),
	.B(n307),
	.S(SrcB[1]));
   MUX2X1 U384 (.Z(n311),
	.A(n310),
	.B(n309),
	.S(SrcB[1]));
   MUX2X1 U385 (.Z(n313),
	.A(n327),
	.B(n311),
	.S(n4));
   MUX2X1 U386 (.Z(N64),
	.A(n313),
	.B(n312),
	.S(SrcB[3]));
   MUX2X1 U387 (.Z(n317),
	.A(n315),
	.B(n314),
	.S(SrcB[2]));
   MUX2X1 U388 (.Z(N65),
	.A(n317),
	.B(n147),
	.S(SrcB[3]));
   MUX2X1 U389 (.Z(n321),
	.A(n319),
	.B(n318),
	.S(SrcB[2]));
   MUX2X1 U390 (.Z(N66),
	.A(n321),
	.B(n11),
	.S(SrcB[3]));
   MUX2X1 U391 (.Z(n325),
	.A(n323),
	.B(n322),
	.S(SrcB[2]));
   MUX2X1 U392 (.Z(N67),
	.A(n325),
	.B(n148),
	.S(SrcB[3]));
   MUX2X1 U393 (.Z(n329),
	.A(n327),
	.B(n326),
	.S(SrcB[2]));
   MUX2X1 U394 (.Z(N68),
	.A(n329),
	.B(n10),
	.S(SrcB[3]));
   NOR2X1 U395 (.Z(N69),
	.A(SrcB[3]),
	.B(n145));
   NOR2X1 U396 (.Z(N70),
	.A(SrcB[3]),
	.B(n12));
   NAND2X1 U397 (.Z(n332),
	.A(SrcA[0]),
	.B(n2));
   OR2X1 U398 (.Z(n341),
	.A(n332),
	.B(SrcB[1]));
   NOR2X1 U399 (.Z(n374),
	.A(n341),
	.B(SrcB[2]));
   NOR2X1 U400 (.Z(N77),
	.A(SrcB[3]),
	.B(n149));
   MUX2X1 U401 (.Z(n335),
	.A(SrcA[10]),
	.B(SrcA[9]),
	.S(SrcB[0]));
   MUX2X1 U402 (.Z(n337),
	.A(SrcA[8]),
	.B(SrcA[7]),
	.S(SrcB[0]));
   MUX2X1 U403 (.Z(n353),
	.A(n335),
	.B(n337),
	.S(SrcB[1]));
   MUX2X1 U404 (.Z(n336),
	.A(SrcA[6]),
	.B(SrcA[5]),
	.S(SrcB[0]));
   MUX2X1 U405 (.Z(n340),
	.A(SrcA[4]),
	.B(SrcA[3]),
	.S(SrcB[0]));
   MUX2X1 U406 (.Z(n355),
	.A(n336),
	.B(n340),
	.S(SrcB[1]));
   MUX2X1 U407 (.Z(n333),
	.A(n353),
	.B(n355),
	.S(SrcB[2]));
   MUX2X1 U408 (.Z(n339),
	.A(SrcA[2]),
	.B(SrcA[1]),
	.S(SrcB[0]));
   MUX2X1 U409 (.Z(n356),
	.A(n155),
	.B(n332),
	.S(SrcB[1]));
   NOR2X1 U410 (.Z(n366),
	.A(n356),
	.B(SrcB[2]));
   MUX2X1 U411 (.Z(N87),
	.A(n333),
	.B(n366),
	.S(SrcB[3]));
   MUX2X1 U412 (.Z(n343),
	.A(SrcA[11]),
	.B(SrcA[10]),
	.S(SrcB[0]));
   MUX2X1 U413 (.Z(n345),
	.A(SrcA[9]),
	.B(SrcA[8]),
	.S(SrcB[0]));
   MUX2X1 U414 (.Z(n360),
	.A(n343),
	.B(n345),
	.S(SrcB[1]));
   MUX2X1 U415 (.Z(n344),
	.A(SrcA[7]),
	.B(SrcA[6]),
	.S(SrcB[0]));
   MUX2X1 U416 (.Z(n348),
	.A(SrcA[5]),
	.B(SrcA[4]),
	.S(SrcB[0]));
   MUX2X1 U417 (.Z(n363),
	.A(n344),
	.B(n348),
	.S(SrcB[1]));
   MUX2X1 U418 (.Z(n334),
	.A(n360),
	.B(n363),
	.S(SrcB[2]));
   MUX2X1 U419 (.Z(n347),
	.A(SrcA[3]),
	.B(SrcA[2]),
	.S(SrcB[0]));
   MUX2X1 U420 (.Z(n349),
	.A(SrcA[1]),
	.B(SrcA[0]),
	.S(SrcB[0]));
   MUX2X1 U421 (.Z(n362),
	.A(n347),
	.B(n349),
	.S(SrcB[1]));
   NAND2X1 U422 (.Z(n367),
	.A(n362),
	.B(n4));
   MUX2X1 U423 (.Z(N88),
	.A(n334),
	.B(n159),
	.S(SrcB[3]));
   MUX2X1 U424 (.Z(n351),
	.A(SrcA[11]),
	.B(SrcA[12]),
	.S(n2));
   MUX2X1 U425 (.Z(n338),
	.A(n351),
	.B(n335),
	.S(SrcB[1]));
   MUX2X1 U426 (.Z(n373),
	.A(n337),
	.B(n336),
	.S(SrcB[1]));
   MUX2X1 U427 (.Z(n342),
	.A(n338),
	.B(n373),
	.S(SrcB[2]));
   MUX2X1 U428 (.Z(n372),
	.A(n340),
	.B(n339),
	.S(SrcB[1]));
   MUX2X1 U429 (.Z(n368),
	.A(n154),
	.B(n341),
	.S(SrcB[2]));
   MUX2X1 U430 (.Z(N89),
	.A(n342),
	.B(n150),
	.S(SrcB[3]));
   MUX2X1 U431 (.Z(n358),
	.A(SrcA[12]),
	.B(SrcA[13]),
	.S(n2));
   MUX2X1 U432 (.Z(n346),
	.A(n358),
	.B(n343),
	.S(SrcB[1]));
   MUX2X1 U433 (.Z(n377),
	.A(n345),
	.B(n344),
	.S(SrcB[1]));
   MUX2X1 U434 (.Z(n350),
	.A(n346),
	.B(n377),
	.S(SrcB[2]));
   MUX2X1 U435 (.Z(n376),
	.A(n348),
	.B(n347),
	.S(SrcB[1]));
   NAND2X1 U436 (.Z(n365),
	.A(n349),
	.B(n3));
   MUX2X1 U437 (.Z(n369),
	.A(n158),
	.B(n365),
	.S(SrcB[2]));
   MUX2X1 U438 (.Z(N90),
	.A(n350),
	.B(n157),
	.S(SrcB[3]));
   MUX2X1 U439 (.Z(n352),
	.A(SrcA[14]),
	.B(SrcA[13]),
	.S(SrcB[0]));
   MUX2X1 U440 (.Z(n354),
	.A(n352),
	.B(n351),
	.S(SrcB[1]));
   MUX2X1 U441 (.Z(n357),
	.A(n354),
	.B(n353),
	.S(SrcB[2]));
   MUX2X1 U442 (.Z(n370),
	.A(n153),
	.B(n356),
	.S(SrcB[2]));
   MUX2X1 U443 (.Z(N91),
	.A(n357),
	.B(n152),
	.S(SrcB[3]));
   MUX2X1 U444 (.Z(n359),
	.A(SrcA[15]),
	.B(SrcA[14]),
	.S(SrcB[0]));
   MUX2X1 U445 (.Z(n361),
	.A(n359),
	.B(n358),
	.S(SrcB[1]));
   MUX2X1 U446 (.Z(n364),
	.A(n361),
	.B(n360),
	.S(SrcB[2]));
   MUX2X1 U447 (.Z(n371),
	.A(n363),
	.B(n362),
	.S(SrcB[2]));
   MUX2X1 U448 (.Z(N92),
	.A(n364),
	.B(n371),
	.S(SrcB[3]));
   NOR2X1 U449 (.Z(n378),
	.A(n365),
	.B(SrcB[2]));
   NOR2X1 U450 (.Z(N78),
	.A(SrcB[3]),
	.B(n160));
   NOR2X1 U451 (.Z(N79),
	.A(SrcB[3]),
	.B(n151));
   NOR2X1 U452 (.Z(N80),
	.A(SrcB[3]),
	.B(n367));
   NOR2X1 U453 (.Z(N81),
	.A(SrcB[3]),
	.B(n368));
   NOR2X1 U454 (.Z(N82),
	.A(SrcB[3]),
	.B(n369));
   NOR2X1 U455 (.Z(N83),
	.A(SrcB[3]),
	.B(n370));
   NOR2X1 U456 (.Z(N84),
	.A(SrcB[3]),
	.B(n156));
   MUX2X1 U457 (.Z(n375),
	.A(n373),
	.B(n372),
	.S(SrcB[2]));
   MUX2X1 U458 (.Z(N85),
	.A(n375),
	.B(n374),
	.S(SrcB[3]));
   MUX2X1 U459 (.Z(n379),
	.A(n377),
	.B(n376),
	.S(SrcB[2]));
   MUX2X1 U460 (.Z(N86),
	.A(n379),
	.B(n378),
	.S(SrcB[3]));
endmodule

module RegisterFile_16_4_0000_5fff_6ffe_cffd (
	reset, 
	regwrite, 
	ra1, 
	ra2, 
	wd, 
	rd1, 
	rd2, 
	r_pad, 
	clk_clone5, 
	clk_clone6, 
	clk_clone3, 
	clk_clone1, 
	clk_clone2, 
	clk, 
	clk_clone4);
   input reset;
   input regwrite;
   input [3:0] ra1;
   input [3:0] ra2;
   input [15:0] wd;
   output [15:0] rd1;
   output [15:0] rd2;
   input r_pad;
   input clk_clone5;
   input clk_clone6;
   input clk_clone3;
   input clk_clone1;
   input clk_clone2;
   input clk;
   input clk_clone4;

   // Internal wires
   wire CTS_49;
   wire CTS_48;
   wire CTS_47;
   wire CTS_46;
   wire CTS_45;
   wire CTS_44;
   wire CTS_43;
   wire CTS_42;
   wire CTS_18;
   wire CTS_17;
   wire CTS_16;
   wire CTS_20;
   wire CTS_41;
   wire CTS_40;
   wire CTS_39;
   wire CTS_38;
   wire CTS_13;
   wire CTS_12;
   wire CTS_15;
   wire CTS_37;
   wire CTS_29;
   wire CTS_28;
   wire CTS_27;
   wire CTS_26;
   wire CTS_31;
   wire CTS_36;
   wire CTS_23;
   wire CTS_22;
   wire CTS_25;
   wire CTS_35;
   wire CTS_34;
   wire CTS_33;
   wire CTS_32;
   wire CTS_30;
   wire CTS_24;
   wire CTS_9;
   wire CTS_8;
   wire CTS_7;
   wire CTS_6;
   wire CTS_11;
   wire CTS_21;
   wire CTS_3;
   wire CTS_2;
   wire CTS_1;
   wire CTS_5;
   wire CTS_19;
   wire CTS_14;
   wire CTS_10;
   wire CTS_4;
   wire N14;
   wire N15;
   wire N16;
   wire N17;
   wire N18;
   wire N19;
   wire N20;
   wire N21;
   wire \RAM[15][15] ;
   wire \RAM[15][14] ;
   wire \RAM[15][13] ;
   wire \RAM[15][12] ;
   wire \RAM[15][11] ;
   wire \RAM[15][10] ;
   wire \RAM[15][9] ;
   wire \RAM[15][8] ;
   wire \RAM[15][7] ;
   wire \RAM[15][6] ;
   wire \RAM[15][5] ;
   wire \RAM[15][4] ;
   wire \RAM[15][3] ;
   wire \RAM[15][2] ;
   wire \RAM[15][1] ;
   wire \RAM[15][0] ;
   wire \RAM[14][15] ;
   wire \RAM[14][14] ;
   wire \RAM[14][13] ;
   wire \RAM[14][12] ;
   wire \RAM[14][11] ;
   wire \RAM[14][10] ;
   wire \RAM[14][9] ;
   wire \RAM[14][8] ;
   wire \RAM[14][7] ;
   wire \RAM[14][6] ;
   wire \RAM[14][5] ;
   wire \RAM[14][4] ;
   wire \RAM[14][3] ;
   wire \RAM[14][2] ;
   wire \RAM[14][1] ;
   wire \RAM[14][0] ;
   wire \RAM[13][15] ;
   wire \RAM[13][14] ;
   wire \RAM[13][13] ;
   wire \RAM[13][12] ;
   wire \RAM[13][11] ;
   wire \RAM[13][10] ;
   wire \RAM[13][9] ;
   wire \RAM[13][8] ;
   wire \RAM[13][7] ;
   wire \RAM[13][6] ;
   wire \RAM[13][5] ;
   wire \RAM[13][4] ;
   wire \RAM[13][3] ;
   wire \RAM[13][2] ;
   wire \RAM[13][1] ;
   wire \RAM[13][0] ;
   wire \RAM[12][15] ;
   wire \RAM[12][14] ;
   wire \RAM[12][13] ;
   wire \RAM[12][12] ;
   wire \RAM[12][11] ;
   wire \RAM[12][10] ;
   wire \RAM[12][9] ;
   wire \RAM[12][8] ;
   wire \RAM[12][7] ;
   wire \RAM[12][6] ;
   wire \RAM[12][5] ;
   wire \RAM[12][4] ;
   wire \RAM[12][3] ;
   wire \RAM[12][2] ;
   wire \RAM[12][1] ;
   wire \RAM[12][0] ;
   wire \RAM[11][15] ;
   wire \RAM[11][14] ;
   wire \RAM[11][13] ;
   wire \RAM[11][12] ;
   wire \RAM[11][11] ;
   wire \RAM[11][10] ;
   wire \RAM[11][9] ;
   wire \RAM[11][8] ;
   wire \RAM[11][7] ;
   wire \RAM[11][6] ;
   wire \RAM[11][5] ;
   wire \RAM[11][4] ;
   wire \RAM[11][3] ;
   wire \RAM[11][2] ;
   wire \RAM[11][1] ;
   wire \RAM[11][0] ;
   wire \RAM[10][15] ;
   wire \RAM[10][14] ;
   wire \RAM[10][13] ;
   wire \RAM[10][12] ;
   wire \RAM[10][11] ;
   wire \RAM[10][10] ;
   wire \RAM[10][9] ;
   wire \RAM[10][8] ;
   wire \RAM[10][7] ;
   wire \RAM[10][6] ;
   wire \RAM[10][5] ;
   wire \RAM[10][4] ;
   wire \RAM[10][3] ;
   wire \RAM[10][2] ;
   wire \RAM[10][1] ;
   wire \RAM[10][0] ;
   wire \RAM[9][15] ;
   wire \RAM[9][14] ;
   wire \RAM[9][13] ;
   wire \RAM[9][12] ;
   wire \RAM[9][11] ;
   wire \RAM[9][10] ;
   wire \RAM[9][9] ;
   wire \RAM[9][8] ;
   wire \RAM[9][7] ;
   wire \RAM[9][6] ;
   wire \RAM[9][5] ;
   wire \RAM[9][4] ;
   wire \RAM[9][3] ;
   wire \RAM[9][2] ;
   wire \RAM[9][1] ;
   wire \RAM[9][0] ;
   wire \RAM[8][15] ;
   wire \RAM[8][14] ;
   wire \RAM[8][13] ;
   wire \RAM[8][12] ;
   wire \RAM[8][11] ;
   wire \RAM[8][10] ;
   wire \RAM[8][9] ;
   wire \RAM[8][8] ;
   wire \RAM[8][7] ;
   wire \RAM[8][6] ;
   wire \RAM[8][5] ;
   wire \RAM[8][4] ;
   wire \RAM[8][3] ;
   wire \RAM[8][2] ;
   wire \RAM[8][1] ;
   wire \RAM[8][0] ;
   wire \RAM[7][15] ;
   wire \RAM[7][14] ;
   wire \RAM[7][13] ;
   wire \RAM[7][12] ;
   wire \RAM[7][11] ;
   wire \RAM[7][10] ;
   wire \RAM[7][9] ;
   wire \RAM[7][8] ;
   wire \RAM[7][7] ;
   wire \RAM[7][6] ;
   wire \RAM[7][5] ;
   wire \RAM[7][4] ;
   wire \RAM[7][3] ;
   wire \RAM[7][2] ;
   wire \RAM[7][1] ;
   wire \RAM[7][0] ;
   wire \RAM[6][15] ;
   wire \RAM[6][14] ;
   wire \RAM[6][13] ;
   wire \RAM[6][12] ;
   wire \RAM[6][11] ;
   wire \RAM[6][10] ;
   wire \RAM[6][9] ;
   wire \RAM[6][8] ;
   wire \RAM[6][7] ;
   wire \RAM[6][6] ;
   wire \RAM[6][5] ;
   wire \RAM[6][4] ;
   wire \RAM[6][3] ;
   wire \RAM[6][2] ;
   wire \RAM[6][1] ;
   wire \RAM[6][0] ;
   wire \RAM[5][15] ;
   wire \RAM[5][14] ;
   wire \RAM[5][13] ;
   wire \RAM[5][12] ;
   wire \RAM[5][11] ;
   wire \RAM[5][10] ;
   wire \RAM[5][9] ;
   wire \RAM[5][8] ;
   wire \RAM[5][7] ;
   wire \RAM[5][6] ;
   wire \RAM[5][5] ;
   wire \RAM[5][4] ;
   wire \RAM[5][3] ;
   wire \RAM[5][2] ;
   wire \RAM[5][1] ;
   wire \RAM[5][0] ;
   wire \RAM[4][15] ;
   wire \RAM[4][14] ;
   wire \RAM[4][13] ;
   wire \RAM[4][12] ;
   wire \RAM[4][11] ;
   wire \RAM[4][10] ;
   wire \RAM[4][9] ;
   wire \RAM[4][8] ;
   wire \RAM[4][7] ;
   wire \RAM[4][6] ;
   wire \RAM[4][5] ;
   wire \RAM[4][4] ;
   wire \RAM[4][3] ;
   wire \RAM[4][2] ;
   wire \RAM[4][1] ;
   wire \RAM[4][0] ;
   wire \RAM[3][15] ;
   wire \RAM[3][14] ;
   wire \RAM[3][13] ;
   wire \RAM[3][12] ;
   wire \RAM[3][11] ;
   wire \RAM[3][10] ;
   wire \RAM[3][9] ;
   wire \RAM[3][8] ;
   wire \RAM[3][7] ;
   wire \RAM[3][6] ;
   wire \RAM[3][5] ;
   wire \RAM[3][4] ;
   wire \RAM[3][3] ;
   wire \RAM[3][2] ;
   wire \RAM[3][1] ;
   wire \RAM[3][0] ;
   wire \RAM[2][15] ;
   wire \RAM[2][14] ;
   wire \RAM[2][13] ;
   wire \RAM[2][12] ;
   wire \RAM[2][11] ;
   wire \RAM[2][10] ;
   wire \RAM[2][9] ;
   wire \RAM[2][8] ;
   wire \RAM[2][7] ;
   wire \RAM[2][6] ;
   wire \RAM[2][5] ;
   wire \RAM[2][4] ;
   wire \RAM[2][3] ;
   wire \RAM[2][2] ;
   wire \RAM[2][1] ;
   wire \RAM[2][0] ;
   wire \RAM[1][15] ;
   wire \RAM[1][14] ;
   wire \RAM[1][13] ;
   wire \RAM[1][12] ;
   wire \RAM[1][11] ;
   wire \RAM[1][10] ;
   wire \RAM[1][9] ;
   wire \RAM[1][8] ;
   wire \RAM[1][7] ;
   wire \RAM[1][6] ;
   wire \RAM[1][5] ;
   wire \RAM[1][4] ;
   wire \RAM[1][3] ;
   wire \RAM[1][2] ;
   wire \RAM[1][1] ;
   wire \RAM[1][0] ;
   wire \RAM[0][15] ;
   wire \RAM[0][14] ;
   wire \RAM[0][13] ;
   wire \RAM[0][12] ;
   wire \RAM[0][11] ;
   wire \RAM[0][10] ;
   wire \RAM[0][9] ;
   wire \RAM[0][8] ;
   wire \RAM[0][7] ;
   wire \RAM[0][6] ;
   wire \RAM[0][5] ;
   wire \RAM[0][4] ;
   wire \RAM[0][3] ;
   wire \RAM[0][2] ;
   wire \RAM[0][1] ;
   wire \RAM[0][0] ;
   wire N102;
   wire N103;
   wire N104;
   wire N105;
   wire N106;
   wire N107;
   wire N108;
   wire N109;
   wire N110;
   wire N111;
   wire N112;
   wire N113;
   wire N114;
   wire N115;
   wire N116;
   wire N117;
   wire N120;
   wire N121;
   wire N122;
   wire N123;
   wire N124;
   wire N125;
   wire N126;
   wire N127;
   wire N128;
   wire N129;
   wire N130;
   wire N131;
   wire N132;
   wire N133;
   wire N134;
   wire N135;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n202;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n264;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n314;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n334;
   wire n335;
   wire n336;
   wire n337;
   wire n338;
   wire n339;
   wire n340;
   wire n341;
   wire n342;
   wire n343;
   wire n344;
   wire n345;
   wire n346;
   wire n347;
   wire n348;
   wire n349;
   wire n350;
   wire n351;
   wire n352;
   wire n353;
   wire n354;
   wire n355;
   wire n356;
   wire n357;
   wire n358;
   wire n359;
   wire n360;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;
   wire n367;
   wire n368;
   wire n369;
   wire n370;
   wire n371;
   wire n372;
   wire n373;
   wire n374;
   wire n375;
   wire n376;
   wire n377;
   wire n378;
   wire n379;
   wire n380;
   wire n381;
   wire n382;
   wire n383;
   wire n384;
   wire n385;
   wire n386;
   wire n387;
   wire n388;
   wire n389;
   wire n390;
   wire n391;
   wire n392;
   wire n393;
   wire n394;
   wire n395;
   wire n396;
   wire n397;
   wire n398;
   wire n399;
   wire n400;
   wire n401;
   wire n402;
   wire n403;
   wire n404;
   wire n405;
   wire n406;
   wire n407;
   wire n408;
   wire n409;
   wire n410;
   wire n411;
   wire n412;
   wire n413;
   wire n414;
   wire n415;
   wire n416;
   wire n417;
   wire n418;
   wire n419;
   wire n420;
   wire n421;
   wire n422;
   wire n423;
   wire n424;
   wire n425;
   wire n426;
   wire n427;
   wire n428;
   wire n429;
   wire n430;
   wire n431;
   wire n432;
   wire n433;
   wire n434;
   wire n435;
   wire n436;
   wire n437;
   wire n438;
   wire n439;
   wire n440;
   wire n441;
   wire n442;
   wire n443;
   wire n444;
   wire n445;
   wire n446;
   wire n447;
   wire n448;
   wire n449;
   wire n450;
   wire n451;
   wire n452;
   wire n453;
   wire n454;
   wire n455;
   wire n456;
   wire n457;
   wire n458;
   wire n459;
   wire n460;
   wire n461;
   wire n462;
   wire n463;
   wire n464;
   wire n465;
   wire n466;
   wire n467;
   wire n468;
   wire n469;
   wire n470;
   wire n471;
   wire n472;
   wire n473;
   wire n474;
   wire n475;
   wire n476;
   wire n477;
   wire n478;
   wire n479;
   wire n480;
   wire n481;
   wire n482;
   wire n483;
   wire n484;
   wire n485;
   wire n486;
   wire n487;
   wire n488;
   wire n489;
   wire n490;
   wire n491;
   wire n492;
   wire n493;
   wire n494;
   wire n495;
   wire n496;
   wire n497;
   wire n498;
   wire n499;
   wire n500;
   wire n501;
   wire n502;
   wire n503;
   wire n504;
   wire n505;
   wire n506;
   wire n507;
   wire n508;
   wire n509;
   wire n510;
   wire n511;
   wire n512;
   wire n513;
   wire n514;
   wire n515;
   wire n516;
   wire n517;
   wire n518;
   wire n519;
   wire n520;
   wire n521;
   wire n522;
   wire n523;
   wire n524;
   wire n525;
   wire n526;
   wire n527;
   wire n528;
   wire n529;
   wire n530;
   wire n531;
   wire n532;
   wire n533;
   wire n534;
   wire n535;
   wire n536;
   wire n537;
   wire n538;
   wire n539;
   wire n540;
   wire n541;
   wire n542;
   wire n543;
   wire n544;
   wire n545;
   wire n546;
   wire n547;
   wire n548;
   wire n549;
   wire n550;
   wire n551;
   wire n552;
   wire n553;
   wire n554;
   wire n555;
   wire n556;
   wire n557;
   wire n558;
   wire n559;
   wire n560;
   wire n561;
   wire n562;
   wire n563;
   wire n564;
   wire n565;
   wire n566;
   wire n567;
   wire n568;
   wire n569;
   wire n570;
   wire n571;
   wire n572;
   wire n573;
   wire n574;
   wire n575;
   wire n576;
   wire n577;
   wire n578;
   wire n579;
   wire n580;
   wire n581;
   wire n582;
   wire n583;
   wire n584;
   wire n585;
   wire n586;
   wire n587;
   wire n588;
   wire n589;
   wire n590;
   wire n591;
   wire n592;
   wire n593;
   wire n594;
   wire n595;
   wire n596;
   wire n597;
   wire n598;
   wire n599;
   wire n600;
   wire n601;
   wire n602;
   wire n603;
   wire n604;
   wire n605;
   wire n606;
   wire n607;
   wire n608;
   wire n609;
   wire n610;
   wire n611;
   wire n612;
   wire n613;
   wire n614;
   wire n615;
   wire n616;
   wire n617;
   wire n618;
   wire n619;
   wire n620;
   wire n621;
   wire n622;
   wire n623;
   wire n624;
   wire n625;
   wire n626;
   wire n627;
   wire n628;
   wire n629;
   wire n630;
   wire n631;
   wire n632;
   wire n633;
   wire n634;
   wire n635;
   wire n636;
   wire n637;
   wire n638;
   wire n639;
   wire n640;
   wire n641;
   wire n642;
   wire n643;
   wire n644;
   wire n645;
   wire n646;
   wire n647;
   wire n648;
   wire n649;
   wire n650;
   wire n651;
   wire n652;
   wire n653;
   wire n654;
   wire n655;
   wire n656;
   wire n657;
   wire n658;
   wire n659;
   wire n660;
   wire n661;
   wire n662;
   wire n663;
   wire n664;
   wire n665;
   wire n666;
   wire n667;
   wire n668;
   wire n669;
   wire n670;
   wire n671;
   wire n672;
   wire n673;
   wire n674;
   wire n675;
   wire n676;
   wire n677;
   wire n678;
   wire n679;
   wire n680;
   wire n681;
   wire n682;
   wire n683;
   wire n684;
   wire n685;
   wire n686;
   wire n687;
   wire n688;
   wire n689;
   wire n690;
   wire n691;
   wire n692;
   wire n693;
   wire n694;
   wire n695;
   wire n696;
   wire n697;
   wire n698;
   wire n699;
   wire n700;
   wire n701;
   wire n702;
   wire n703;
   wire n704;
   wire n705;
   wire n706;
   wire n707;
   wire n708;
   wire n709;
   wire n710;
   wire n711;
   wire n712;
   wire n713;
   wire n714;
   wire n715;
   wire n716;
   wire n717;
   wire n718;
   wire n719;
   wire n720;
   wire n721;
   wire n722;
   wire n723;
   wire n724;
   wire n725;
   wire n726;
   wire n727;
   wire n728;
   wire n729;
   wire n730;
   wire n731;
   wire n732;
   wire n733;
   wire n734;
   wire n735;
   wire n736;
   wire n737;
   wire n738;
   wire n739;
   wire n740;
   wire n741;
   wire n742;
   wire n743;
   wire n744;
   wire n745;
   wire n746;
   wire n747;
   wire n748;
   wire n749;
   wire n750;
   wire n751;
   wire n752;
   wire n753;
   wire n754;
   wire n755;
   wire n756;
   wire n757;
   wire n758;
   wire n759;
   wire n760;
   wire n761;
   wire n762;
   wire n763;
   wire n764;
   wire n765;
   wire n766;
   wire n767;
   wire n768;
   wire n769;
   wire n770;
   wire n771;
   wire n772;
   wire n773;
   wire n774;
   wire n775;
   wire n776;
   wire n777;
   wire n778;
   wire n779;
   wire n780;
   wire n781;
   wire n782;
   wire n783;
   wire n784;
   wire n785;
   wire n786;
   wire n787;
   wire n788;
   wire n789;
   wire n790;
   wire n791;
   wire n792;
   wire n793;
   wire n794;
   wire n795;
   wire n796;
   wire n797;
   wire n798;
   wire n799;
   wire n800;
   wire n801;
   wire n802;
   wire n803;
   wire n804;
   wire n805;
   wire n806;
   wire n807;
   wire n808;
   wire n809;
   wire n810;
   wire n811;
   wire n812;
   wire n813;
   wire n814;
   wire n815;
   wire n816;
   wire n817;
   wire n818;
   wire n819;
   wire n820;
   wire n821;
   wire n822;
   wire n823;
   wire n824;
   wire n825;
   wire n826;
   wire n827;
   wire n828;
   wire n829;
   wire n830;
   wire n831;
   wire n832;
   wire n833;
   wire n834;
   wire n835;
   wire n836;
   wire n837;
   wire n838;
   wire n839;
   wire n840;
   wire n841;
   wire n842;
   wire n843;
   wire n844;
   wire n845;
   wire n846;
   wire n847;
   wire n848;
   wire n849;
   wire n850;
   wire n851;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n852;
   wire n853;
   wire n854;
   wire n855;
   wire n856;
   wire n857;
   wire n858;
   wire n859;
   wire n860;
   wire n861;
   wire n862;
   wire n863;
   wire n864;
   wire n865;
   wire n866;
   wire n867;
   wire n868;
   wire n869;
   wire n870;
   wire n871;
   wire n872;
   wire n873;
   wire n874;
   wire n875;
   wire n876;
   wire n877;
   wire n878;
   wire n879;
   wire n880;
   wire n881;
   wire n882;
   wire n883;
   wire n884;
   wire n885;
   wire n886;
   wire n887;
   wire n888;
   wire n889;
   wire n890;
   wire n891;
   wire n892;
   wire n893;
   wire n894;
   wire n895;
   wire n896;
   wire n897;
   wire n898;
   wire n899;
   wire n900;
   wire n901;
   wire n902;
   wire n903;
   wire n904;
   wire n905;
   wire n906;
   wire n907;
   wire n908;
   wire n909;
   wire n910;
   wire n911;
   wire n912;
   wire n913;
   wire n914;
   wire n915;
   wire n916;
   wire n917;
   wire n918;
   wire n919;
   wire n920;
   wire n921;
   wire n922;
   wire n923;
   wire n924;
   wire n925;
   wire n926;
   wire n927;
   wire n928;
   wire n929;
   wire n930;
   wire n931;
   wire n932;
   wire n933;
   wire n934;
   wire n935;
   wire n936;
   wire n937;
   wire n938;
   wire n939;
   wire n940;
   wire n941;
   wire n942;
   wire n943;
   wire n944;
   wire n945;
   wire n946;
   wire n947;
   wire n948;
   wire n949;
   wire n950;
   wire n951;
   wire n952;
   wire n953;
   wire n954;
   wire n955;
   wire n956;
   wire n957;
   wire n958;
   wire n959;
   wire n960;
   wire n961;
   wire n962;
   wire n963;
   wire n964;
   wire n965;
   wire n966;
   wire n967;
   wire n968;
   wire n969;
   wire n970;
   wire n971;
   wire n972;
   wire n973;
   wire n974;
   wire n975;
   wire n976;
   wire n977;
   wire n978;
   wire n979;
   wire n980;
   wire n981;
   wire n982;
   wire n983;
   wire n984;
   wire n985;
   wire n986;
   wire n987;
   wire n988;
   wire n989;
   wire n990;
   wire n991;
   wire n992;
   wire n993;
   wire n994;
   wire n995;
   wire n996;
   wire n997;
   wire n998;
   wire n999;
   wire n1000;
   wire n1001;
   wire n1002;
   wire n1003;
   wire n1004;
   wire n1005;
   wire n1006;
   wire n1007;
   wire n1008;
   wire n1009;
   wire n1010;
   wire n1011;
   wire n1012;
   wire n1013;
   wire n1014;
   wire n1015;
   wire n1016;
   wire n1017;
   wire n1018;
   wire n1019;
   wire n1020;
   wire n1021;
   wire n1022;
   wire n1023;
   wire n1024;
   wire n1025;
   wire n1026;
   wire n1027;
   wire n1028;
   wire n1029;
   wire n1030;
   wire n1031;
   wire n1032;
   wire n1033;
   wire n1034;
   wire n1035;
   wire n1036;
   wire n1037;
   wire n1038;
   wire n1039;
   wire n1040;
   wire n1041;
   wire n1042;
   wire n1043;
   wire n1044;
   wire n1045;
   wire n1046;
   wire n1047;
   wire n1048;
   wire n1049;
   wire n1050;
   wire n1051;
   wire n1052;
   wire n1053;
   wire n1054;
   wire n1055;
   wire n1056;
   wire n1057;
   wire n1058;
   wire n1059;
   wire n1060;
   wire n1061;
   wire n1062;
   wire n1063;
   wire n1064;
   wire n1065;
   wire n1066;
   wire n1067;
   wire n1068;
   wire n1069;
   wire n1070;
   wire n1071;
   wire n1072;
   wire n1073;
   wire n1074;
   wire n1075;
   wire n1076;
   wire n1077;
   wire n1078;
   wire n1079;
   wire n1080;
   wire n1081;
   wire n1082;
   wire n1083;
   wire n1084;
   wire n1085;
   wire n1086;
   wire n1087;
   wire n1088;
   wire n1089;
   wire n1090;
   wire n1091;
   wire n1092;
   wire n1093;
   wire n1094;
   wire n1095;
   wire n1096;
   wire n1097;
   wire n1098;
   wire n1099;
   wire n1100;
   wire n1101;
   wire n1102;
   wire n1103;
   wire n1104;
   wire n1105;
   wire n1106;
   wire n1107;
   wire n1108;
   wire n1109;
   wire n1110;
   wire n1111;
   wire n1112;
   wire n1113;
   wire n1114;
   wire n1115;
   wire n1116;
   wire n1117;
   wire n1118;
   wire n1119;
   wire n1120;
   wire n1121;
   wire n1122;
   wire n1123;
   wire n1124;
   wire n1125;
   wire n1126;
   wire n1127;
   wire n1128;
   wire n1129;
   wire n1130;
   wire n1131;
   wire n1132;
   wire n1133;
   wire n1134;
   wire n1135;
   wire n1136;
   wire n1137;
   wire n1138;
   wire n1139;
   wire n1140;
   wire n1141;
   wire n1142;
   wire n1143;
   wire n1144;
   wire n1145;
   wire n1146;
   wire n1147;
   wire n1148;
   wire n1149;
   wire n1150;
   wire n1151;
   wire n1152;
   wire n1153;
   wire n1154;
   wire n1155;
   wire n1156;
   wire n1157;
   wire n1158;
   wire n1159;
   wire n1160;
   wire n1161;
   wire n1162;
   wire n1163;
   wire n1164;
   wire n1165;
   wire n1166;
   wire n1167;
   wire n1168;
   wire n1169;
   wire n1170;
   wire n1171;
   wire n1172;
   wire n1173;
   wire n1174;
   wire n1175;
   wire n1176;
   wire n1177;
   wire n1178;
   wire n1179;
   wire n1180;
   wire n1181;
   wire n1182;
   wire n1183;
   wire n1184;
   wire n1185;
   wire n1186;
   wire n1187;
   wire n1188;
   wire n1189;
   wire n1190;
   wire n1191;
   wire n1192;
   wire n1193;
   wire n1194;
   wire n1195;
   wire n1196;
   wire n1197;
   wire n1198;
   wire n1199;
   wire n1200;
   wire n1201;
   wire n1202;
   wire n1203;
   wire n1204;
   wire n1205;
   wire n1206;
   wire n1207;
   wire n1208;
   wire n1209;
   wire n1210;
   wire n1211;
   wire n1212;
   wire n1213;
   wire n1214;
   wire n1215;
   wire n1216;
   wire n1217;
   wire n1218;
   wire n1219;
   wire n1220;
   wire n1221;
   wire n1222;
   wire n1223;
   wire n1224;
   wire n1225;
   wire n1226;
   wire n1227;
   wire n1228;
   wire n1229;
   wire n1230;
   wire n1231;
   wire n1232;
   wire n1233;
   wire n1234;
   wire n1235;
   wire n1236;
   wire n1237;
   wire n1238;
   wire n1239;
   wire n1240;
   wire n1241;
   wire n1242;
   wire n1243;
   wire n1244;
   wire n1245;
   wire n1246;
   wire n1247;
   wire n1248;
   wire n1249;
   wire n1250;
   wire n1251;
   wire n1252;
   wire n1253;
   wire n1254;
   wire n1255;
   wire n1256;
   wire n1257;
   wire n1258;
   wire n1259;
   wire n1260;
   wire n1261;
   wire n1262;
   wire n1263;
   wire n1264;
   wire n1265;
   wire n1266;
   wire n1267;
   wire n1268;
   wire n1269;
   wire n1270;
   wire n1271;
   wire n1272;
   wire n1273;
   wire n1274;
   wire n1275;
   wire n1276;
   wire n1277;
   wire n1278;
   wire n1279;
   wire n1280;
   wire n1281;
   wire n1282;
   wire n1283;
   wire n1284;
   wire n1285;
   wire n1286;
   wire n1287;
   wire n1288;
   wire n1289;
   wire n1290;
   wire n1291;
   wire n1292;
   wire n1293;
   wire n1294;
   wire n1295;
   wire n1296;
   wire n1297;
   wire n1298;
   wire n1299;
   wire n1300;
   wire n1301;
   wire n1302;
   wire n1303;
   wire n1304;
   wire n1305;
   wire n1306;
   wire n1307;
   wire n1308;
   wire n1309;
   wire n1310;
   wire n1311;
   wire n1312;
   wire n1313;
   wire n1314;
   wire n1315;
   wire n1316;
   wire n1317;
   wire n1318;
   wire n1319;
   wire n1320;
   wire n1321;
   wire n1322;
   wire n1323;
   wire n1324;
   wire n1325;
   wire n1326;
   wire n1327;
   wire n1328;
   wire n1329;
   wire n1330;
   wire n1331;
   wire n1332;
   wire n1333;
   wire n1334;
   wire n1335;
   wire n1336;
   wire n1337;
   wire n1338;
   wire n1339;
   wire n1340;
   wire n1341;
   wire n1342;
   wire n1343;
   wire n1344;
   wire n1345;
   wire n1346;
   wire n1347;
   wire n1348;
   wire n1349;
   wire n1350;
   wire n1351;
   wire n1352;
   wire n1353;
   wire n1354;
   wire n1355;
   wire n1356;
   wire n1357;
   wire n1358;
   wire n1359;
   wire n1360;
   wire n1361;
   wire n1362;
   wire n1363;
   wire n1364;
   wire n1365;
   wire n1366;
   wire n1367;
   wire n1368;
   wire n1369;
   wire n1370;
   wire n1371;
   wire n1372;
   wire n1373;
   wire n1374;
   wire n1375;
   wire n1376;
   wire n1377;
   wire n1378;
   wire n1379;
   wire n1380;
   wire n1381;
   wire n1382;
   wire n1383;
   wire n1384;
   wire n1385;
   wire n1386;
   wire n1387;
   wire n1388;
   wire n1389;
   wire n1390;
   wire n1391;
   wire n1392;
   wire n1393;
   wire n1394;
   wire n1395;
   wire n1396;
   wire n1397;
   wire n1398;
   wire n1399;
   wire n1400;
   wire n1401;
   wire n1402;
   wire n1403;
   wire n1404;
   wire n1405;
   wire n1406;
   wire n1407;
   wire n1408;
   wire n1409;
   wire n1410;
   wire n1411;
   wire n1412;
   wire n1413;
   wire n1414;
   wire n1415;
   wire n1416;
   wire n1417;
   wire n1418;
   wire n1419;
   wire n1420;
   wire n1421;
   wire n1422;
   wire n1423;
   wire n1424;
   wire n1425;
   wire n1426;
   wire n1427;
   wire n1428;
   wire n1429;
   wire n1430;
   wire n1431;
   wire n1432;
   wire n1433;
   wire n1434;
   wire n1435;
   wire n1436;
   wire n1437;
   wire n1438;
   wire n1439;
   wire n1440;
   wire n1441;
   wire n1442;
   wire n1443;
   wire n1444;
   wire n1445;
   wire n1446;
   wire n1447;
   wire n1448;
   wire n1449;
   wire n1450;
   wire n1451;
   wire n1452;
   wire n1453;
   wire n1454;
   wire n1455;
   wire n1456;
   wire n1457;
   wire n1458;
   wire n1459;
   wire n1460;
   wire n1461;
   wire n1462;
   wire n1463;
   wire n1464;
   wire n1465;
   wire n1466;
   wire n1467;
   wire n1468;
   wire n1469;
   wire n1470;
   wire n1471;
   wire n1472;
   wire n1473;
   wire n1474;
   wire n1475;
   wire n1476;
   wire n1477;
   wire n1478;
   wire n1479;
   wire n1480;
   wire n1481;
   wire n1482;
   wire n1483;
   wire n1484;
   wire n1485;
   wire n1486;
   wire n1487;
   wire n1488;
   wire n1489;
   wire n1490;
   wire n1491;
   wire n1492;
   wire n1493;
   wire n1494;
   wire n1495;
   wire n1496;
   wire n1497;
   wire n1498;
   wire n1499;
   wire n1500;
   wire n1501;
   wire n1502;
   wire n1503;
   wire n1504;
   wire n1505;
   wire n1506;
   wire n1507;
   wire n1508;
   wire n1509;
   wire n1510;
   wire n1511;
   wire n1512;
   wire n1513;
   wire n1514;
   wire n1515;
   wire n1516;
   wire n1517;
   wire n1518;
   wire n1519;
   wire n1520;
   wire n1521;
   wire n1522;
   wire n1523;
   wire n1524;
   wire n1525;
   wire n1526;
   wire n1527;
   wire n1528;
   wire n1529;
   wire n1530;
   wire n1531;
   wire n1532;
   wire n1533;
   wire n1534;
   wire n1535;
   wire n1536;
   wire n1537;
   wire n1538;
   wire n1539;
   wire n1540;
   wire n1541;
   wire n1542;
   wire n1543;
   wire n1544;
   wire n1545;
   wire n1546;
   wire n1547;
   wire n1548;
   wire n1549;
   wire n1550;
   wire n1551;
   wire n1552;
   wire n1553;
   wire n1554;
   wire n1555;
   wire n1556;
   wire n1557;
   wire n1558;
   wire n1559;
   wire n1560;
   wire n1561;
   wire n1562;
   wire n1563;
   wire n1564;
   wire n1565;
   wire n1566;
   wire n1567;
   wire n1568;
   wire n1569;
   wire n1570;
   wire n1571;
   wire n1572;
   wire n1573;
   wire n1574;
   wire n1575;
   wire n1576;
   wire n1577;
   wire n1578;
   wire n1579;
   wire n1580;
   wire n1581;
   wire n1582;
   wire n1583;
   wire n1584;
   wire n1585;
   wire n1586;
   wire n1587;
   wire n1588;
   wire n1589;
   wire n1590;
   wire n1591;
   wire n1592;
   wire n1593;
   wire n1594;
   wire n1595;
   wire n1596;
   wire n1597;
   wire n1598;
   wire n1599;
   wire n1600;
   wire n1601;
   wire n1602;
   wire n1603;
   wire n1604;
   wire n1605;
   wire n1606;
   wire n1607;
   wire n1608;
   wire n1609;
   wire n1610;
   wire n1611;
   wire n1612;
   wire n1613;
   wire n1614;
   wire n1615;
   wire n1616;
   wire n1617;
   wire n1618;
   wire n1619;
   wire n1620;
   wire n1621;
   wire n1622;
   wire n1623;
   wire n1624;
   wire n1625;
   wire n1626;
   wire n1627;
   wire n1628;
   wire n1629;
   wire n1630;
   wire n1631;
   wire n1632;
   wire n1633;
   wire n1634;
   wire n1635;
   wire n1636;
   wire n1637;
   wire n1638;
   wire n1639;
   wire n1640;
   wire n1641;
   wire n1642;
   wire n1643;
   wire n1644;
   wire n1645;
   wire n1646;
   wire n1647;
   wire n1648;
   wire n1649;
   wire n1650;
   wire n1651;
   wire n1652;
   wire n1653;
   wire n1654;
   wire n1655;
   wire n1656;
   wire n1657;
   wire n1658;
   wire n1659;
   wire n1660;
   wire n1661;
   wire n1662;
   wire n1663;
   wire n1664;
   wire n1665;
   wire n1666;
   wire n1667;
   wire n1668;
   wire n1669;
   wire n1670;
   wire n1671;
   wire n1672;
   wire n1673;
   wire n1674;
   wire n1675;
   wire n1676;
   wire n1677;
   wire n1678;
   wire n1679;
   wire n1680;
   wire n1681;
   wire n1682;
   wire n1683;
   wire n1684;
   wire n1685;
   wire n1686;
   wire n1687;
   wire n1688;
   wire n1689;
   wire n1690;
   wire n1691;
   wire n1692;
   wire n1693;
   wire n1694;
   wire n1695;
   wire n1696;
   wire n1697;
   wire n1698;
   wire n1699;
   wire n1700;
   wire n1701;
   wire n1702;
   wire n1703;
   wire n1704;
   wire n1705;
   wire n1706;
   wire n1707;
   wire n1708;
   wire n1709;
   wire n1710;
   wire n1711;
   wire n1712;
   wire n1713;
   wire n1714;
   wire n1715;
   wire n1716;
   wire n1717;
   wire n1718;
   wire n1719;
   wire n1720;
   wire n1721;
   wire n1722;
   wire n1723;
   wire n1724;
   wire n1725;
   wire n1726;
   wire n1727;
   wire n1728;
   wire n1729;
   wire n1730;
   wire n1731;
   wire n1732;
   wire n1733;
   wire n1734;
   wire n1735;
   wire n1736;
   wire n1737;
   wire n1738;
   wire n1739;
   wire n1740;
   wire n1741;
   wire n1742;
   wire n1743;
   wire n1744;
   wire n1745;
   wire n1746;
   wire n1747;
   wire n1748;
   wire n1749;
   wire n1750;
   wire n1751;
   wire n1752;
   wire n1753;
   wire n1754;
   wire n1755;
   wire n1756;
   wire n1757;
   wire n1758;
   wire n1759;
   wire n1760;
   wire n1761;
   wire n1762;
   wire n1763;
   wire n1764;
   wire n1765;
   wire n1766;
   wire n1767;
   wire n1768;
   wire n1769;
   wire n1770;
   wire n1771;
   wire n1772;
   wire n1773;
   wire n1774;
   wire n1775;
   wire n1776;
   wire n1777;
   wire n1778;
   wire n1779;
   wire n1780;
   wire n1781;
   wire n1782;
   wire n1783;
   wire n1786;
   wire n1787;
   wire n1788;
   wire n1789;
   wire n1790;
   wire n1791;
   wire n1792;
   wire n1793;
   wire n1794;
   wire n1795;
   wire n1796;
   wire n1797;
   wire n1798;
   wire n1799;
   wire n1800;
   wire n1801;
   wire n1802;
   wire n1803;
   wire n1804;
   wire n1805;

   assign N14 = ra1[0] ;
   assign N15 = ra1[1] ;
   assign N16 = ra1[2] ;
   assign N17 = ra1[3] ;
   assign N18 = ra2[0] ;
   assign N19 = ra2[1] ;
   assign N20 = ra2[2] ;
   assign N21 = ra2[3] ;

   BUFX1 CTS_cpc_drv_buf_00462 (.Z(CTS_49),
	.A(CTS_17));
   BUFX1 CTS_cpc_drv_buf_00461 (.Z(CTS_48),
	.A(CTS_17));
   BUFX1 CTS_cpc_drv_buf_00455 (.Z(CTS_47),
	.A(CTS_38));
   BUFX1 CTS_cpc_drv_buf_00454 (.Z(CTS_46),
	.A(CTS_38));
   BUFX1 CTS_cpc_drv_buf_00451 (.Z(CTS_45),
	.A(CTS_12));
   BUFX1 CTS_cpc_drv_buf_00450 (.Z(CTS_44),
	.A(CTS_12));
   BUFX1 CTS_cpc_drv_buf_00447 (.Z(CTS_43),
	.A(CTS_37));
   BUFX1 CTS_cpc_drv_buf_00446 (.Z(CTS_42),
	.A(CTS_37));
   BUFX1 CTS_ccl_a_buf_00332 (.Z(CTS_17),
	.A(CTS_18));
   BUFX1 CTS_ccl_a_buf_00310 (.Z(CTS_16),
	.A(CTS_18));
   BUFX1 CTS_ccl_a_buf_00304 (.Z(CTS_20),
	.A(CTS_18));
   BUFX1 CTS_ccl_a_buf_00294 (.Z(CTS_41),
	.A(CTS_18));
   BUFX1 CTS_ccl_a_buf_00428 (.Z(CTS_18),
	.A(clk_clone4));
   BUFX1 CTS_ccl_a_buf_00348 (.Z(CTS_40),
	.A(clk));
   BUFX1 CTS_ccl_a_buf_00346 (.Z(CTS_39),
	.A(clk));
   BUFX1 CTS_ccl_a_buf_00298 (.Z(CTS_38),
	.A(clk));
   BUFX1 CTS_ccl_a_buf_00338 (.Z(CTS_12),
	.A(CTS_13));
   BUFX1 CTS_ccl_a_buf_00328 (.Z(CTS_15),
	.A(CTS_13));
   BUFX1 CTS_ccl_a_buf_00296 (.Z(CTS_37),
	.A(CTS_13));
   BUFX1 CTS_ccl_a_buf_00424 (.Z(CTS_13),
	.A(clk_clone4));
   BUFX1 CTS_ccl_a_buf_00344 (.Z(CTS_28),
	.A(CTS_29));
   BUFX1 CTS_ccl_a_buf_00314 (.Z(CTS_27),
	.A(CTS_29));
   BUFX1 CTS_ccl_a_buf_00308 (.Z(CTS_26),
	.A(CTS_29));
   BUFX1 CTS_ccl_a_buf_00290 (.Z(CTS_31),
	.A(CTS_29));
   BUFX1 CTS_ccl_a_buf_00288 (.Z(CTS_36),
	.A(CTS_29));
   BUFX1 CTS_ccl_a_buf_00416 (.Z(CTS_29),
	.A(clk_clone4));
   BUFX1 CTS_ccl_a_buf_00340 (.Z(CTS_22),
	.A(CTS_23));
   BUFX1 CTS_ccl_a_buf_00326 (.Z(CTS_25),
	.A(CTS_23));
   BUFX1 CTS_ccl_a_buf_00316 (.Z(CTS_35),
	.A(CTS_23));
   BUFX1 CTS_ccl_a_buf_00414 (.Z(CTS_23),
	.A(clk_clone4));
   BUFX1 CTS_ccl_a_buf_00384 (.Z(CTS_34),
	.A(clk_clone2));
   BUFX1 CTS_ccl_a_buf_00382 (.Z(CTS_33),
	.A(clk_clone2));
   BUFX1 CTS_ccl_a_buf_00366 (.Z(CTS_32),
	.A(clk_clone2));
   BUFX1 CTS_ccl_a_buf_00324 (.Z(CTS_30),
	.A(clk_clone2));
   BUFX1 CTS_ccl_a_buf_00320 (.Z(CTS_24),
	.A(clk_clone2));
   BUFX1 CTS_ccl_a_buf_00358 (.Z(CTS_8),
	.A(CTS_9));
   BUFX1 CTS_ccl_a_buf_00354 (.Z(CTS_7),
	.A(CTS_9));
   BUFX1 CTS_ccl_a_buf_00336 (.Z(CTS_6),
	.A(CTS_9));
   BUFX1 CTS_ccl_a_buf_00318 (.Z(CTS_11),
	.A(CTS_9));
   BUFX1 CTS_ccl_a_buf_00312 (.Z(CTS_21),
	.A(CTS_9));
   BUFX1 CTS_ccl_a_buf_00408 (.Z(CTS_9),
	.A(clk_clone4));
   BUFX1 CTS_ccl_a_buf_00356 (.Z(CTS_2),
	.A(CTS_3));
   BUFX1 CTS_ccl_a_buf_00352 (.Z(CTS_1),
	.A(CTS_3));
   BUFX1 CTS_ccl_a_buf_00302 (.Z(CTS_5),
	.A(CTS_3));
   BUFX1 CTS_ccl_a_buf_00292 (.Z(CTS_19),
	.A(CTS_3));
   BUFX1 CTS_ccl_a_buf_00406 (.Z(CTS_3),
	.A(clk_clone4));
   BUFX1 CTS_ccl_a_buf_00350 (.Z(CTS_14),
	.A(clk_clone6));
   BUFX1 CTS_ccl_a_buf_00334 (.Z(CTS_10),
	.A(clk_clone6));
   BUFX1 CTS_ccl_a_buf_00322 (.Z(CTS_4),
	.A(clk_clone6));
   DFFQX1 \RAM_reg[15][15]  (.Q(\RAM[15][15] ),
	.CLK(CTS_15),
	.D(n851));
   DFFQX1 \RAM_reg[15][14]  (.Q(\RAM[15][14] ),
	.CLK(CTS_16),
	.D(n850));
   DFFQX1 \RAM_reg[15][13]  (.Q(\RAM[15][13] ),
	.CLK(CTS_20),
	.D(n849));
   DFFQX1 \RAM_reg[15][12]  (.Q(\RAM[15][12] ),
	.CLK(CTS_8),
	.D(n848));
   DFFQX1 \RAM_reg[15][11]  (.Q(\RAM[15][11] ),
	.CLK(CTS_2),
	.D(n847));
   DFFQX1 \RAM_reg[15][10]  (.Q(\RAM[15][10] ),
	.CLK(CTS_7),
	.D(n846));
   DFFQX1 \RAM_reg[15][9]  (.Q(\RAM[15][9] ),
	.CLK(CTS_8),
	.D(n845));
   DFFQX1 \RAM_reg[15][8]  (.Q(\RAM[15][8] ),
	.CLK(CTS_2),
	.D(n844));
   DFFQX1 \RAM_reg[15][7]  (.Q(\RAM[15][7] ),
	.CLK(CTS_7),
	.D(n843));
   DFFQX1 \RAM_reg[15][6]  (.Q(\RAM[15][6] ),
	.CLK(CTS_8),
	.D(n842));
   DFFQX1 \RAM_reg[15][5]  (.Q(\RAM[15][5] ),
	.CLK(CTS_16),
	.D(n841));
   DFFQX1 \RAM_reg[15][4]  (.Q(\RAM[15][4] ),
	.CLK(CTS_20),
	.D(n840));
   DFFQX1 \RAM_reg[15][3]  (.Q(\RAM[15][3] ),
	.CLK(CTS_8),
	.D(n839));
   DFFQX1 \RAM_reg[15][2]  (.Q(\RAM[15][2] ),
	.CLK(CTS_2),
	.D(n838));
   DFFQX1 \RAM_reg[15][1]  (.Q(\RAM[15][1] ),
	.CLK(CTS_20),
	.D(n837));
   DFFQX1 \RAM_reg[15][0]  (.Q(\RAM[15][0] ),
	.CLK(CTS_15),
	.D(n836));
   DFFQX1 \RAM_reg[14][15]  (.Q(\RAM[14][15] ),
	.CLK(CTS_35),
	.D(n835));
   DFFQX1 \RAM_reg[14][14]  (.Q(\RAM[14][14] ),
	.CLK(clk_clone5),
	.D(n834));
   DFFQX1 \RAM_reg[14][13]  (.Q(\RAM[14][13] ),
	.CLK(CTS_27),
	.D(n833));
   DFFQX1 \RAM_reg[14][12]  (.Q(\RAM[14][12] ),
	.CLK(CTS_35),
	.D(n832));
   DFFQX1 \RAM_reg[14][11]  (.Q(\RAM[14][11] ),
	.CLK(clk_clone5),
	.D(n831));
   DFFQX1 \RAM_reg[14][10]  (.Q(\RAM[14][10] ),
	.CLK(CTS_27),
	.D(n830));
   DFFQX1 \RAM_reg[14][9]  (.Q(\RAM[14][9] ),
	.CLK(CTS_35),
	.D(n829));
   DFFQX1 \RAM_reg[14][8]  (.Q(\RAM[14][8] ),
	.CLK(clk_clone5),
	.D(n828));
   DFFQX1 \RAM_reg[14][7]  (.Q(\RAM[14][7] ),
	.CLK(CTS_14),
	.D(n827));
   DFFQX1 \RAM_reg[14][6]  (.Q(\RAM[14][6] ),
	.CLK(CTS_35),
	.D(n826));
   DFFQX1 \RAM_reg[14][5]  (.Q(\RAM[14][5] ),
	.CLK(CTS_14),
	.D(n825));
   DFFQX1 \RAM_reg[14][4]  (.Q(\RAM[14][4] ),
	.CLK(CTS_27),
	.D(n824));
   DFFQX1 \RAM_reg[14][3]  (.Q(\RAM[14][3] ),
	.CLK(CTS_26),
	.D(n823));
   DFFQX1 \RAM_reg[14][2]  (.Q(\RAM[14][2] ),
	.CLK(CTS_39),
	.D(n822));
   DFFQX1 \RAM_reg[14][1]  (.Q(\RAM[14][1] ),
	.CLK(CTS_27),
	.D(n821));
   DFFQX1 \RAM_reg[14][0]  (.Q(\RAM[14][0] ),
	.CLK(CTS_35),
	.D(n820));
   DFFQX1 \RAM_reg[13][15]  (.Q(\RAM[13][15] ),
	.CLK(CTS_8),
	.D(n819));
   DFFQX1 \RAM_reg[13][14]  (.Q(\RAM[13][14] ),
	.CLK(CTS_16),
	.D(n818));
   DFFQX1 \RAM_reg[13][13]  (.Q(\RAM[13][13] ),
	.CLK(CTS_20),
	.D(n817));
   DFFQX1 \RAM_reg[13][12]  (.Q(\RAM[13][12] ),
	.CLK(CTS_8),
	.D(n816));
   DFFQX1 \RAM_reg[13][11]  (.Q(\RAM[13][11] ),
	.CLK(CTS_2),
	.D(n815));
   DFFQX1 \RAM_reg[13][10]  (.Q(\RAM[13][10] ),
	.CLK(CTS_7),
	.D(n814));
   DFFQX1 \RAM_reg[13][9]  (.Q(\RAM[13][9] ),
	.CLK(CTS_15),
	.D(n813));
   DFFQX1 \RAM_reg[13][8]  (.Q(\RAM[13][8] ),
	.CLK(CTS_2),
	.D(n812));
   DFFQX1 \RAM_reg[13][7]  (.Q(\RAM[13][7] ),
	.CLK(CTS_7),
	.D(n811));
   DFFQX1 \RAM_reg[13][6]  (.Q(\RAM[13][6] ),
	.CLK(CTS_11),
	.D(n810));
   DFFQX1 \RAM_reg[13][5]  (.Q(\RAM[13][5] ),
	.CLK(CTS_21),
	.D(n809));
   DFFQX1 \RAM_reg[13][4]  (.Q(\RAM[13][4] ),
	.CLK(CTS_7),
	.D(n808));
   DFFQX1 \RAM_reg[13][3]  (.Q(\RAM[13][3] ),
	.CLK(CTS_15),
	.D(n807));
   DFFQX1 \RAM_reg[13][2]  (.Q(\RAM[13][2] ),
	.CLK(CTS_21),
	.D(n806));
   DFFQX1 \RAM_reg[13][1]  (.Q(\RAM[13][1] ),
	.CLK(CTS_20),
	.D(n805));
   DFFQX1 \RAM_reg[13][0]  (.Q(\RAM[13][0] ),
	.CLK(CTS_15),
	.D(n804));
   DFFQX1 \RAM_reg[12][15]  (.Q(\RAM[12][15] ),
	.CLK(CTS_22),
	.D(n803));
   DFFQX1 \RAM_reg[12][14]  (.Q(\RAM[12][14] ),
	.CLK(CTS_39),
	.D(n802));
   DFFQX1 \RAM_reg[12][13]  (.Q(\RAM[12][13] ),
	.CLK(CTS_36),
	.D(n801));
   DFFQX1 \RAM_reg[12][12]  (.Q(\RAM[12][12] ),
	.CLK(CTS_22),
	.D(n800));
   DFFQX1 \RAM_reg[12][11]  (.Q(\RAM[12][11] ),
	.CLK(CTS_39),
	.D(n799));
   DFFQX1 \RAM_reg[12][10]  (.Q(\RAM[12][10] ),
	.CLK(CTS_28),
	.D(n798));
   DFFQX1 \RAM_reg[12][9]  (.Q(\RAM[12][9] ),
	.CLK(CTS_22),
	.D(n797));
   DFFQX1 \RAM_reg[12][8]  (.Q(\RAM[12][8] ),
	.CLK(CTS_39),
	.D(n796));
   DFFQX1 \RAM_reg[12][7]  (.Q(\RAM[12][7] ),
	.CLK(CTS_28),
	.D(n795));
   DFFQX1 \RAM_reg[12][6]  (.Q(\RAM[12][6] ),
	.CLK(CTS_22),
	.D(n794));
   DFFQX1 \RAM_reg[12][5]  (.Q(\RAM[12][5] ),
	.CLK(CTS_40),
	.D(n793));
   DFFQX1 \RAM_reg[12][4]  (.Q(\RAM[12][4] ),
	.CLK(CTS_28),
	.D(n792));
   DFFQX1 \RAM_reg[12][3]  (.Q(\RAM[12][3] ),
	.CLK(CTS_22),
	.D(n791));
   DFFQX1 \RAM_reg[12][2]  (.Q(\RAM[12][2] ),
	.CLK(CTS_40),
	.D(n790));
   DFFQX1 \RAM_reg[12][1]  (.Q(\RAM[12][1] ),
	.CLK(CTS_28),
	.D(n789));
   DFFQX1 \RAM_reg[12][0]  (.Q(\RAM[12][0] ),
	.CLK(CTS_22),
	.D(n788));
   DFFQX1 \RAM_reg[11][15]  (.Q(\RAM[11][15] ),
	.CLK(CTS_6),
	.D(n787));
   DFFQX1 \RAM_reg[11][14]  (.Q(\RAM[11][14] ),
	.CLK(CTS_1),
	.D(n786));
   DFFQX1 \RAM_reg[11][13]  (.Q(\RAM[11][13] ),
	.CLK(CTS_41),
	.D(n785));
   DFFQX1 \RAM_reg[11][12]  (.Q(\RAM[11][12] ),
	.CLK(CTS_15),
	.D(n784));
   DFFQX1 \RAM_reg[11][11]  (.Q(\RAM[11][11] ),
	.CLK(CTS_1),
	.D(n783));
   DFFQX1 \RAM_reg[11][10]  (.Q(\RAM[11][10] ),
	.CLK(CTS_49),
	.D(n782));
   DFFQX1 \RAM_reg[11][9]  (.Q(\RAM[11][9] ),
	.CLK(CTS_6),
	.D(n781));
   DFFQX1 \RAM_reg[11][8]  (.Q(\RAM[11][8] ),
	.CLK(CTS_34),
	.D(n780));
   DFFQX1 \RAM_reg[11][7]  (.Q(\RAM[11][7] ),
	.CLK(CTS_48),
	.D(n779));
   DFFQX1 \RAM_reg[11][6]  (.Q(\RAM[11][6] ),
	.CLK(CTS_42),
	.D(n778));
   DFFQX1 \RAM_reg[11][5]  (.Q(\RAM[11][5] ),
	.CLK(CTS_19),
	.D(n777));
   DFFQX1 \RAM_reg[11][4]  (.Q(\RAM[11][4] ),
	.CLK(CTS_41),
	.D(n776));
   DFFQX1 \RAM_reg[11][3]  (.Q(\RAM[11][3] ),
	.CLK(CTS_43),
	.D(n775));
   DFFQX1 \RAM_reg[11][2]  (.Q(\RAM[11][2] ),
	.CLK(CTS_1),
	.D(n774));
   DFFQX1 \RAM_reg[11][1]  (.Q(\RAM[11][1] ),
	.CLK(CTS_41),
	.D(n773));
   DFFQX1 \RAM_reg[11][0]  (.Q(\RAM[11][0] ),
	.CLK(CTS_6),
	.D(n772));
   DFFQX1 \RAM_reg[10][15]  (.Q(\RAM[10][15] ),
	.CLK(CTS_25),
	.D(n771));
   DFFQX1 \RAM_reg[10][14]  (.Q(\RAM[10][14] ),
	.CLK(CTS_40),
	.D(n770));
   DFFQX1 \RAM_reg[10][13]  (.Q(\RAM[10][13] ),
	.CLK(CTS_48),
	.D(n769));
   DFFQX1 \RAM_reg[10][12]  (.Q(\RAM[10][12] ),
	.CLK(CTS_43),
	.D(n768));
   DFFQX1 \RAM_reg[10][11]  (.Q(\RAM[10][11] ),
	.CLK(CTS_4),
	.D(n767));
   DFFQX1 \RAM_reg[10][10]  (.Q(\RAM[10][10] ),
	.CLK(CTS_36),
	.D(n766));
   DFFQX1 \RAM_reg[10][9]  (.Q(\RAM[10][9] ),
	.CLK(CTS_25),
	.D(n765));
   DFFQX1 \RAM_reg[10][8]  (.Q(\RAM[10][8] ),
	.CLK(CTS_19),
	.D(n764));
   DFFQX1 \RAM_reg[10][7]  (.Q(\RAM[10][7] ),
	.CLK(CTS_36),
	.D(n763));
   DFFQX1 \RAM_reg[10][6]  (.Q(\RAM[10][6] ),
	.CLK(CTS_22),
	.D(n762));
   DFFQX1 \RAM_reg[10][5]  (.Q(\RAM[10][5] ),
	.CLK(CTS_19),
	.D(n761));
   DFFQX1 \RAM_reg[10][4]  (.Q(\RAM[10][4] ),
	.CLK(CTS_48),
	.D(n760));
   DFFQX1 \RAM_reg[10][3]  (.Q(\RAM[10][3] ),
	.CLK(CTS_25),
	.D(n759));
   DFFQX1 \RAM_reg[10][2]  (.Q(\RAM[10][2] ),
	.CLK(CTS_46),
	.D(n758));
   DFFQX1 \RAM_reg[10][1]  (.Q(\RAM[10][1] ),
	.CLK(CTS_31),
	.D(n757));
   DFFQX1 \RAM_reg[10][0]  (.Q(\RAM[10][0] ),
	.CLK(CTS_6),
	.D(n756));
   DFFQX1 \RAM_reg[9][15]  (.Q(\RAM[9][15] ),
	.CLK(CTS_6),
	.D(n755));
   DFFQX1 \RAM_reg[9][14]  (.Q(\RAM[9][14] ),
	.CLK(CTS_1),
	.D(n754));
   DFFQX1 \RAM_reg[9][13]  (.Q(\RAM[9][13] ),
	.CLK(CTS_20),
	.D(n753));
   DFFQX1 \RAM_reg[9][12]  (.Q(\RAM[9][12] ),
	.CLK(CTS_15),
	.D(n752));
   DFFQX1 \RAM_reg[9][11]  (.Q(\RAM[9][11] ),
	.CLK(CTS_32),
	.D(n751));
   DFFQX1 \RAM_reg[9][10]  (.Q(\RAM[9][10] ),
	.CLK(CTS_41),
	.D(n750));
   DFFQX1 \RAM_reg[9][9]  (.Q(\RAM[9][9] ),
	.CLK(CTS_15),
	.D(n749));
   DFFQX1 \RAM_reg[9][8]  (.Q(\RAM[9][8] ),
	.CLK(CTS_34),
	.D(n748));
   DFFQX1 \RAM_reg[9][7]  (.Q(\RAM[9][7] ),
	.CLK(CTS_48),
	.D(n747));
   DFFQX1 \RAM_reg[9][6]  (.Q(\RAM[9][6] ),
	.CLK(CTS_43),
	.D(n746));
   DFFQX1 \RAM_reg[9][5]  (.Q(\RAM[9][5] ),
	.CLK(CTS_19),
	.D(n745));
   DFFQX1 \RAM_reg[9][4]  (.Q(\RAM[9][4] ),
	.CLK(CTS_41),
	.D(n744));
   DFFQX1 \RAM_reg[9][3]  (.Q(\RAM[9][3] ),
	.CLK(CTS_6),
	.D(n743));
   DFFQX1 \RAM_reg[9][2]  (.Q(\RAM[9][2] ),
	.CLK(CTS_33),
	.D(n742));
   DFFQX1 \RAM_reg[9][1]  (.Q(\RAM[9][1] ),
	.CLK(CTS_41),
	.D(n741));
   DFFQX1 \RAM_reg[9][0]  (.Q(\RAM[9][0] ),
	.CLK(CTS_6),
	.D(n740));
   DFFQX1 \RAM_reg[8][15]  (.Q(\RAM[8][15] ),
	.CLK(CTS_25),
	.D(n739));
   DFFQX1 \RAM_reg[8][14]  (.Q(\RAM[8][14] ),
	.CLK(CTS_40),
	.D(n738));
   DFFQX1 \RAM_reg[8][13]  (.Q(\RAM[8][13] ),
	.CLK(CTS_48),
	.D(n737));
   DFFQX1 \RAM_reg[8][12]  (.Q(\RAM[8][12] ),
	.CLK(CTS_43),
	.D(n736));
   DFFQX1 \RAM_reg[8][11]  (.Q(\RAM[8][11] ),
	.CLK(CTS_4),
	.D(n735));
   DFFQX1 \RAM_reg[8][10]  (.Q(\RAM[8][10] ),
	.CLK(CTS_36),
	.D(n734));
   DFFQX1 \RAM_reg[8][9]  (.Q(\RAM[8][9] ),
	.CLK(CTS_25),
	.D(n733));
   DFFQX1 \RAM_reg[8][8]  (.Q(\RAM[8][8] ),
	.CLK(CTS_19),
	.D(n732));
   DFFQX1 \RAM_reg[8][7]  (.Q(\RAM[8][7] ),
	.CLK(CTS_31),
	.D(n731));
   DFFQX1 \RAM_reg[8][6]  (.Q(\RAM[8][6] ),
	.CLK(CTS_36),
	.D(n730));
   DFFQX1 \RAM_reg[8][5]  (.Q(\RAM[8][5] ),
	.CLK(CTS_46),
	.D(n729));
   DFFQX1 \RAM_reg[8][4]  (.Q(\RAM[8][4] ),
	.CLK(CTS_31),
	.D(n728));
   DFFQX1 \RAM_reg[8][3]  (.Q(\RAM[8][3] ),
	.CLK(CTS_25),
	.D(n727));
   DFFQX1 \RAM_reg[8][2]  (.Q(\RAM[8][2] ),
	.CLK(CTS_47),
	.D(n726));
   DFFQX1 \RAM_reg[8][1]  (.Q(\RAM[8][1] ),
	.CLK(CTS_31),
	.D(n725));
   DFFQX1 \RAM_reg[8][0]  (.Q(\RAM[8][0] ),
	.CLK(CTS_25),
	.D(n724));
   DFFQX1 \RAM_reg[7][15]  (.Q(\RAM[7][15] ),
	.CLK(CTS_24),
	.D(n723));
   DFFQX1 \RAM_reg[7][14]  (.Q(\RAM[7][14] ),
	.CLK(CTS_21),
	.D(n722));
   DFFQX1 \RAM_reg[7][13]  (.Q(\RAM[7][13] ),
	.CLK(CTS_11),
	.D(n721));
   DFFQX1 \RAM_reg[7][12]  (.Q(\RAM[7][12] ),
	.CLK(CTS_24),
	.D(n720));
   DFFQX1 \RAM_reg[7][11]  (.Q(\RAM[7][11] ),
	.CLK(CTS_16),
	.D(n719));
   DFFQX1 \RAM_reg[7][10]  (.Q(\RAM[7][10] ),
	.CLK(CTS_20),
	.D(n718));
   DFFQX1 \RAM_reg[7][9]  (.Q(\RAM[7][9] ),
	.CLK(CTS_32),
	.D(n717));
   DFFQX1 \RAM_reg[7][8]  (.Q(\RAM[7][8] ),
	.CLK(CTS_16),
	.D(n716));
   DFFQX1 \RAM_reg[7][7]  (.Q(\RAM[7][7] ),
	.CLK(CTS_7),
	.D(n715));
   DFFQX1 \RAM_reg[7][6]  (.Q(\RAM[7][6] ),
	.CLK(CTS_32),
	.D(n714));
   DFFQX1 \RAM_reg[7][5]  (.Q(\RAM[7][5] ),
	.CLK(CTS_7),
	.D(n713));
   DFFQX1 \RAM_reg[7][4]  (.Q(\RAM[7][4] ),
	.CLK(CTS_8),
	.D(n712));
   DFFQX1 \RAM_reg[7][3]  (.Q(\RAM[7][3] ),
	.CLK(CTS_24),
	.D(n711));
   DFFQX1 \RAM_reg[7][2]  (.Q(\RAM[7][2] ),
	.CLK(CTS_21),
	.D(n710));
   DFFQX1 \RAM_reg[7][1]  (.Q(\RAM[7][1] ),
	.CLK(CTS_11),
	.D(n709));
   DFFQX1 \RAM_reg[7][0]  (.Q(\RAM[7][0] ),
	.CLK(CTS_32),
	.D(n708));
   DFFQX1 \RAM_reg[6][15]  (.Q(\RAM[6][15] ),
	.CLK(CTS_10),
	.D(n707));
   DFFQX1 \RAM_reg[6][14]  (.Q(\RAM[6][14] ),
	.CLK(CTS_39),
	.D(n706));
   DFFQX1 \RAM_reg[6][13]  (.Q(\RAM[6][13] ),
	.CLK(CTS_35),
	.D(n705));
   DFFQX1 \RAM_reg[6][12]  (.Q(\RAM[6][12] ),
	.CLK(CTS_10),
	.D(n704));
   DFFQX1 \RAM_reg[6][11]  (.Q(\RAM[6][11] ),
	.CLK(CTS_39),
	.D(n703));
   DFFQX1 \RAM_reg[6][10]  (.Q(\RAM[6][10] ),
	.CLK(CTS_26),
	.D(n702));
   DFFQX1 \RAM_reg[6][9]  (.Q(\RAM[6][9] ),
	.CLK(CTS_4),
	.D(n701));
   DFFQX1 \RAM_reg[6][8]  (.Q(\RAM[6][8] ),
	.CLK(CTS_39),
	.D(n700));
   DFFQX1 \RAM_reg[6][7]  (.Q(\RAM[6][7] ),
	.CLK(CTS_28),
	.D(n699));
   DFFQX1 \RAM_reg[6][6]  (.Q(\RAM[6][6] ),
	.CLK(CTS_4),
	.D(n698));
   DFFQX1 \RAM_reg[6][5]  (.Q(\RAM[6][5] ),
	.CLK(CTS_27),
	.D(n697));
   DFFQX1 \RAM_reg[6][4]  (.Q(\RAM[6][4] ),
	.CLK(CTS_28),
	.D(n696));
   DFFQX1 \RAM_reg[6][3]  (.Q(\RAM[6][3] ),
	.CLK(CTS_10),
	.D(n695));
   DFFQX1 \RAM_reg[6][2]  (.Q(\RAM[6][2] ),
	.CLK(CTS_14),
	.D(n694));
   DFFQX1 \RAM_reg[6][1]  (.Q(\RAM[6][1] ),
	.CLK(CTS_28),
	.D(n693));
   DFFQX1 \RAM_reg[6][0]  (.Q(\RAM[6][0] ),
	.CLK(CTS_10),
	.D(n692));
   DFFQX1 \RAM_reg[5][15]  (.Q(\RAM[5][15] ),
	.CLK(CTS_32),
	.D(n691));
   DFFQX1 \RAM_reg[5][14]  (.Q(\RAM[5][14] ),
	.CLK(CTS_21),
	.D(n690));
   DFFQX1 \RAM_reg[5][13]  (.Q(\RAM[5][13] ),
	.CLK(CTS_8),
	.D(n689));
   DFFQX1 \RAM_reg[5][12]  (.Q(\RAM[5][12] ),
	.CLK(CTS_24),
	.D(n688));
   DFFQX1 \RAM_reg[5][11]  (.Q(\RAM[5][11] ),
	.CLK(CTS_16),
	.D(n687));
   DFFQX1 \RAM_reg[5][10]  (.Q(\RAM[5][10] ),
	.CLK(CTS_11),
	.D(n686));
   DFFQX1 \RAM_reg[5][9]  (.Q(\RAM[5][9] ),
	.CLK(CTS_2),
	.D(n685));
   DFFQX1 \RAM_reg[5][8]  (.Q(\RAM[5][8] ),
	.CLK(CTS_21),
	.D(n684));
   DFFQX1 \RAM_reg[5][7]  (.Q(\RAM[5][7] ),
	.CLK(CTS_20),
	.D(n683));
   DFFQX1 \RAM_reg[5][6]  (.Q(\RAM[5][6] ),
	.CLK(CTS_32),
	.D(n682));
   DFFQX1 \RAM_reg[5][5]  (.Q(\RAM[5][5] ),
	.CLK(CTS_7),
	.D(n681));
   DFFQX1 \RAM_reg[5][4]  (.Q(\RAM[5][4] ),
	.CLK(CTS_11),
	.D(n680));
   DFFQX1 \RAM_reg[5][3]  (.Q(\RAM[5][3] ),
	.CLK(CTS_32),
	.D(n679));
   DFFQX1 \RAM_reg[5][2]  (.Q(\RAM[5][2] ),
	.CLK(CTS_21),
	.D(n678));
   DFFQX1 \RAM_reg[5][1]  (.Q(\RAM[5][1] ),
	.CLK(CTS_11),
	.D(n677));
   DFFQX1 \RAM_reg[5][0]  (.Q(\RAM[5][0] ),
	.CLK(CTS_2),
	.D(n676));
   DFFQX1 \RAM_reg[4][15]  (.Q(\RAM[4][15] ),
	.CLK(clk_clone5),
	.D(n675));
   DFFQX1 \RAM_reg[4][14]  (.Q(\RAM[4][14] ),
	.CLK(CTS_14),
	.D(n674));
   DFFQX1 \RAM_reg[4][13]  (.Q(\RAM[4][13] ),
	.CLK(CTS_26),
	.D(n673));
   DFFQX1 \RAM_reg[4][12]  (.Q(\RAM[4][12] ),
	.CLK(CTS_10),
	.D(n672));
   DFFQX1 \RAM_reg[4][11]  (.Q(\RAM[4][11] ),
	.CLK(CTS_27),
	.D(n671));
   DFFQX1 \RAM_reg[4][10]  (.Q(\RAM[4][10] ),
	.CLK(CTS_26),
	.D(n670));
   DFFQX1 \RAM_reg[4][9]  (.Q(\RAM[4][9] ),
	.CLK(CTS_14),
	.D(n669));
   DFFQX1 \RAM_reg[4][8]  (.Q(\RAM[4][8] ),
	.CLK(CTS_14),
	.D(n668));
   DFFQX1 \RAM_reg[4][7]  (.Q(\RAM[4][7] ),
	.CLK(CTS_26),
	.D(n667));
   DFFQX1 \RAM_reg[4][6]  (.Q(\RAM[4][6] ),
	.CLK(clk_clone5),
	.D(n666));
   DFFQX1 \RAM_reg[4][5]  (.Q(\RAM[4][5] ),
	.CLK(CTS_27),
	.D(n665));
   DFFQX1 \RAM_reg[4][4]  (.Q(\RAM[4][4] ),
	.CLK(CTS_26),
	.D(n664));
   DFFQX1 \RAM_reg[4][3]  (.Q(\RAM[4][3] ),
	.CLK(clk_clone5),
	.D(n663));
   DFFQX1 \RAM_reg[4][2]  (.Q(\RAM[4][2] ),
	.CLK(CTS_14),
	.D(n662));
   DFFQX1 \RAM_reg[4][1]  (.Q(\RAM[4][1] ),
	.CLK(CTS_26),
	.D(n661));
   DFFQX1 \RAM_reg[4][0]  (.Q(\RAM[4][0] ),
	.CLK(CTS_10),
	.D(n660));
   DFFQX1 \RAM_reg[3][15]  (.Q(\RAM[3][15] ),
	.CLK(clk_clone1),
	.D(n659));
   DFFQX1 \RAM_reg[3][14]  (.Q(\RAM[3][14] ),
	.CLK(CTS_1),
	.D(n658));
   DFFQX1 \RAM_reg[3][13]  (.Q(\RAM[3][13] ),
	.CLK(CTS_45),
	.D(n657));
   DFFQX1 \RAM_reg[3][12]  (.Q(\RAM[3][12] ),
	.CLK(clk_clone1),
	.D(n656));
   DFFQX1 \RAM_reg[3][11]  (.Q(\RAM[3][11] ),
	.CLK(CTS_1),
	.D(n655));
   DFFQX1 \RAM_reg[3][10]  (.Q(\RAM[3][10] ),
	.CLK(CTS_48),
	.D(n654));
   DFFQX1 \RAM_reg[3][9]  (.Q(\RAM[3][9] ),
	.CLK(CTS_33),
	.D(n653));
   DFFQX1 \RAM_reg[3][8]  (.Q(\RAM[3][8] ),
	.CLK(CTS_5),
	.D(n652));
   DFFQX1 \RAM_reg[3][7]  (.Q(\RAM[3][7] ),
	.CLK(CTS_41),
	.D(n651));
   DFFQX1 \RAM_reg[3][6]  (.Q(\RAM[3][6] ),
	.CLK(CTS_33),
	.D(n650));
   DFFQX1 \RAM_reg[3][5]  (.Q(\RAM[3][5] ),
	.CLK(CTS_19),
	.D(n649));
   DFFQX1 \RAM_reg[3][4]  (.Q(\RAM[3][4] ),
	.CLK(CTS_45),
	.D(n648));
   DFFQX1 \RAM_reg[3][3]  (.Q(\RAM[3][3] ),
	.CLK(CTS_24),
	.D(n647));
   DFFQX1 \RAM_reg[3][2]  (.Q(\RAM[3][2] ),
	.CLK(CTS_5),
	.D(n646));
   DFFQX1 \RAM_reg[3][1]  (.Q(\RAM[3][1] ),
	.CLK(CTS_45),
	.D(n645));
   DFFQX1 \RAM_reg[3][0]  (.Q(\RAM[3][0] ),
	.CLK(CTS_34),
	.D(n644));
   DFFQX1 \RAM_reg[2][15]  (.Q(\RAM[2][15] ),
	.CLK(clk_clone3),
	.D(n643));
   DFFQX1 \RAM_reg[2][14]  (.Q(\RAM[2][14] ),
	.CLK(CTS_40),
	.D(n642));
   DFFQX1 \RAM_reg[2][13]  (.Q(\RAM[2][13] ),
	.CLK(CTS_45),
	.D(n641));
   DFFQX1 \RAM_reg[2][12]  (.Q(\RAM[2][12] ),
	.CLK(clk_clone3),
	.D(n640));
   DFFQX1 \RAM_reg[2][11]  (.Q(\RAM[2][11] ),
	.CLK(CTS_47),
	.D(n639));
   DFFQX1 \RAM_reg[2][10]  (.Q(\RAM[2][10] ),
	.CLK(CTS_36),
	.D(n638));
   DFFQX1 \RAM_reg[2][9]  (.Q(\RAM[2][9] ),
	.CLK(CTS_30),
	.D(n637));
   DFFQX1 \RAM_reg[2][8]  (.Q(\RAM[2][8] ),
	.CLK(CTS_5),
	.D(n636));
   DFFQX1 \RAM_reg[2][7]  (.Q(\RAM[2][7] ),
	.CLK(CTS_31),
	.D(n635));
   DFFQX1 \RAM_reg[2][6]  (.Q(\RAM[2][6] ),
	.CLK(CTS_30),
	.D(n634));
   DFFQX1 \RAM_reg[2][5]  (.Q(\RAM[2][5] ),
	.CLK(CTS_47),
	.D(n633));
   DFFQX1 \RAM_reg[2][4]  (.Q(\RAM[2][4] ),
	.CLK(CTS_31),
	.D(n632));
   DFFQX1 \RAM_reg[2][3]  (.Q(\RAM[2][3] ),
	.CLK(clk_clone3),
	.D(n631));
   DFFQX1 \RAM_reg[2][2]  (.Q(\RAM[2][2] ),
	.CLK(CTS_40),
	.D(n630));
   DFFQX1 \RAM_reg[2][1]  (.Q(\RAM[2][1] ),
	.CLK(CTS_43),
	.D(n629));
   DFFQX1 \RAM_reg[2][0]  (.Q(\RAM[2][0] ),
	.CLK(CTS_30),
	.D(n628));
   DFFQX1 \RAM_reg[1][15]  (.Q(\RAM[1][15] ),
	.CLK(clk_clone1),
	.D(n627));
   DFFQX1 \RAM_reg[1][14]  (.Q(\RAM[1][14] ),
	.CLK(CTS_16),
	.D(n626));
   DFFQX1 \RAM_reg[1][13]  (.Q(\RAM[1][13] ),
	.CLK(CTS_45),
	.D(n625));
   DFFQX1 \RAM_reg[1][12]  (.Q(\RAM[1][12] ),
	.CLK(clk_clone1),
	.D(n624));
   DFFQX1 \RAM_reg[1][11]  (.Q(\RAM[1][11] ),
	.CLK(CTS_16),
	.D(n623));
   DFFQX1 \RAM_reg[1][10]  (.Q(\RAM[1][10] ),
	.CLK(CTS_48),
	.D(n622));
   DFFQX1 \RAM_reg[1][9]  (.Q(\RAM[1][9] ),
	.CLK(CTS_33),
	.D(n621));
   DFFQX1 \RAM_reg[1][8]  (.Q(\RAM[1][8] ),
	.CLK(CTS_1),
	.D(n620));
   DFFQX1 \RAM_reg[1][7]  (.Q(\RAM[1][7] ),
	.CLK(CTS_41),
	.D(n619));
   DFFQX1 \RAM_reg[1][6]  (.Q(\RAM[1][6] ),
	.CLK(CTS_34),
	.D(n618));
   DFFQX1 \RAM_reg[1][5]  (.Q(\RAM[1][5] ),
	.CLK(CTS_5),
	.D(n617));
   DFFQX1 \RAM_reg[1][4]  (.Q(\RAM[1][4] ),
	.CLK(CTS_45),
	.D(n616));
   DFFQX1 \RAM_reg[1][3]  (.Q(\RAM[1][3] ),
	.CLK(CTS_24),
	.D(n615));
   DFFQX1 \RAM_reg[1][2]  (.Q(\RAM[1][2] ),
	.CLK(CTS_5),
	.D(n614));
   DFFQX1 \RAM_reg[1][1]  (.Q(\RAM[1][1] ),
	.CLK(CTS_44),
	.D(n613));
   DFFQX1 \RAM_reg[1][0]  (.Q(\RAM[1][0] ),
	.CLK(CTS_34),
	.D(n612));
   DFFQX1 \RAM_reg[0][15]  (.Q(\RAM[0][15] ),
	.CLK(clk_clone3),
	.D(n611));
   DFFQX1 \RAM_reg[0][14]  (.Q(\RAM[0][14] ),
	.CLK(CTS_40),
	.D(n610));
   DFFQX1 \RAM_reg[0][13]  (.Q(\RAM[0][13] ),
	.CLK(CTS_43),
	.D(n609));
   DFFQX1 \RAM_reg[0][12]  (.Q(\RAM[0][12] ),
	.CLK(CTS_30),
	.D(n608));
   DFFQX1 \RAM_reg[0][11]  (.Q(\RAM[0][11] ),
	.CLK(CTS_47),
	.D(n607));
   DFFQX1 \RAM_reg[0][10]  (.Q(\RAM[0][10] ),
	.CLK(CTS_36),
	.D(n606));
   DFFQX1 \RAM_reg[0][9]  (.Q(\RAM[0][9] ),
	.CLK(CTS_30),
	.D(n605));
   DFFQX1 \RAM_reg[0][8]  (.Q(\RAM[0][8] ),
	.CLK(CTS_46),
	.D(n604));
   DFFQX1 \RAM_reg[0][7]  (.Q(\RAM[0][7] ),
	.CLK(CTS_31),
	.D(n603));
   DFFQX1 \RAM_reg[0][6]  (.Q(\RAM[0][6] ),
	.CLK(CTS_4),
	.D(n602));
   DFFQX1 \RAM_reg[0][5]  (.Q(\RAM[0][5] ),
	.CLK(CTS_46),
	.D(n601));
   DFFQX1 \RAM_reg[0][4]  (.Q(\RAM[0][4] ),
	.CLK(CTS_45),
	.D(n600));
   DFFQX1 \RAM_reg[0][3]  (.Q(\RAM[0][3] ),
	.CLK(CTS_4),
	.D(n599));
   DFFQX1 \RAM_reg[0][2]  (.Q(\RAM[0][2] ),
	.CLK(CTS_40),
	.D(n598));
   DFFQX1 \RAM_reg[0][1]  (.Q(\RAM[0][1] ),
	.CLK(CTS_43),
	.D(n597));
   DFFQX1 \RAM_reg[0][0]  (.Q(\RAM[0][0] ),
	.CLK(CTS_30),
	.D(n596));
   AND2X1 U26 (.Z(rd2[9]),
	.A(N126),
	.B(n24));
   AND2X1 U27 (.Z(rd2[8]),
	.A(N127),
	.B(n24));
   AND2X1 U28 (.Z(rd2[7]),
	.A(N128),
	.B(n24));
   AND2X1 U29 (.Z(rd2[6]),
	.A(N129),
	.B(n24));
   AND2X1 U30 (.Z(rd2[5]),
	.A(N130),
	.B(n24));
   AND2X1 U31 (.Z(rd2[4]),
	.A(N131),
	.B(n24));
   AND2X1 U32 (.Z(rd2[3]),
	.A(N132),
	.B(n24));
   AND2X1 U33 (.Z(rd2[2]),
	.A(N133),
	.B(n24));
   AND2X1 U34 (.Z(rd2[1]),
	.A(N134),
	.B(n24));
   AND2X1 U35 (.Z(rd2[15]),
	.A(N120),
	.B(n24));
   AND2X1 U36 (.Z(rd2[14]),
	.A(N121),
	.B(n24));
   AND2X1 U37 (.Z(rd2[13]),
	.A(N122),
	.B(n24));
   AND2X1 U38 (.Z(rd2[12]),
	.A(N123),
	.B(n24));
   AND2X1 U39 (.Z(rd2[11]),
	.A(N124),
	.B(n24));
   AND2X1 U40 (.Z(rd2[10]),
	.A(N125),
	.B(n24));
   AND2X1 U41 (.Z(rd2[0]),
	.A(N135),
	.B(n24));
   NAND3X1 U42 (.Z(n24),
	.A(n1786),
	.B(n1787),
	.C(n25));
   NOR2X1 U43 (.Z(n25),
	.A(N21),
	.B(N20));
   AND2X1 U44 (.Z(rd1[9]),
	.A(N108),
	.B(n26));
   AND2X1 U45 (.Z(rd1[8]),
	.A(N109),
	.B(n26));
   AND2X1 U46 (.Z(rd1[7]),
	.A(N110),
	.B(n26));
   AND2X1 U47 (.Z(rd1[6]),
	.A(N111),
	.B(n26));
   AND2X1 U48 (.Z(rd1[5]),
	.A(N112),
	.B(n26));
   AND2X1 U49 (.Z(rd1[4]),
	.A(N113),
	.B(n26));
   AND2X1 U50 (.Z(rd1[3]),
	.A(N114),
	.B(n26));
   AND2X1 U51 (.Z(rd1[2]),
	.A(N115),
	.B(n26));
   AND2X1 U52 (.Z(rd1[1]),
	.A(N116),
	.B(n26));
   AND2X1 U53 (.Z(rd1[15]),
	.A(N102),
	.B(n26));
   AND2X1 U54 (.Z(rd1[14]),
	.A(N103),
	.B(n26));
   AND2X1 U55 (.Z(rd1[13]),
	.A(N104),
	.B(n26));
   AND2X1 U56 (.Z(rd1[12]),
	.A(N105),
	.B(n26));
   AND2X1 U57 (.Z(rd1[11]),
	.A(N106),
	.B(n26));
   AND2X1 U58 (.Z(rd1[10]),
	.A(N107),
	.B(n26));
   AND2X1 U59 (.Z(rd1[0]),
	.A(N117),
	.B(n26));
   NAND2X1 U60 (.Z(n596),
	.A(n27),
	.B(n28));
   NAND2X1 U61 (.Z(n28),
	.A(\RAM[0][0] ),
	.B(n1788));
   NAND2X1 U62 (.Z(n27),
	.A(n29),
	.B(n30));
   NAND2X1 U63 (.Z(n597),
	.A(n31),
	.B(n32));
   NAND2X1 U64 (.Z(n32),
	.A(\RAM[0][1] ),
	.B(n1788));
   NAND2X1 U65 (.Z(n31),
	.A(n33),
	.B(n30));
   NAND2X1 U66 (.Z(n598),
	.A(n34),
	.B(n35));
   NAND2X1 U67 (.Z(n35),
	.A(\RAM[0][2] ),
	.B(n1788));
   NAND2X1 U68 (.Z(n34),
	.A(n36),
	.B(n30));
   NAND2X1 U69 (.Z(n599),
	.A(n37),
	.B(n38));
   NAND2X1 U70 (.Z(n38),
	.A(\RAM[0][3] ),
	.B(n1788));
   NAND2X1 U71 (.Z(n37),
	.A(n39),
	.B(n30));
   NAND2X1 U72 (.Z(n600),
	.A(n40),
	.B(n41));
   NAND2X1 U73 (.Z(n41),
	.A(\RAM[0][4] ),
	.B(n1788));
   NAND2X1 U74 (.Z(n40),
	.A(n42),
	.B(n30));
   NAND2X1 U75 (.Z(n601),
	.A(n43),
	.B(n44));
   NAND2X1 U76 (.Z(n44),
	.A(\RAM[0][5] ),
	.B(n1788));
   NAND2X1 U77 (.Z(n43),
	.A(n45),
	.B(n30));
   NAND2X1 U78 (.Z(n602),
	.A(n46),
	.B(n47));
   NAND2X1 U79 (.Z(n47),
	.A(\RAM[0][6] ),
	.B(n1788));
   NAND2X1 U80 (.Z(n46),
	.A(n48),
	.B(n30));
   NAND2X1 U81 (.Z(n603),
	.A(n49),
	.B(n50));
   NAND2X1 U82 (.Z(n50),
	.A(\RAM[0][7] ),
	.B(n1788));
   NAND2X1 U83 (.Z(n49),
	.A(n51),
	.B(n30));
   NAND2X1 U84 (.Z(n604),
	.A(n52),
	.B(n53));
   NAND2X1 U85 (.Z(n53),
	.A(\RAM[0][8] ),
	.B(n1788));
   NAND2X1 U86 (.Z(n52),
	.A(n54),
	.B(n30));
   NAND2X1 U87 (.Z(n605),
	.A(n55),
	.B(n56));
   NAND2X1 U88 (.Z(n56),
	.A(\RAM[0][9] ),
	.B(n1788));
   NAND2X1 U89 (.Z(n55),
	.A(n57),
	.B(n30));
   NAND2X1 U90 (.Z(n606),
	.A(n58),
	.B(n59));
   NAND2X1 U91 (.Z(n59),
	.A(\RAM[0][10] ),
	.B(n1788));
   NAND2X1 U92 (.Z(n58),
	.A(n60),
	.B(n30));
   NAND2X1 U93 (.Z(n607),
	.A(n61),
	.B(n62));
   NAND2X1 U94 (.Z(n62),
	.A(\RAM[0][11] ),
	.B(n1788));
   NAND2X1 U95 (.Z(n61),
	.A(n63),
	.B(n30));
   NAND2X1 U96 (.Z(n608),
	.A(n64),
	.B(n65));
   NAND2X1 U97 (.Z(n65),
	.A(\RAM[0][12] ),
	.B(n1788));
   NAND2X1 U98 (.Z(n64),
	.A(n66),
	.B(n30));
   NAND2X1 U99 (.Z(n609),
	.A(n67),
	.B(n68));
   NAND2X1 U100 (.Z(n68),
	.A(\RAM[0][13] ),
	.B(n1788));
   NAND2X1 U101 (.Z(n67),
	.A(n69),
	.B(n30));
   NAND2X1 U102 (.Z(n610),
	.A(n70),
	.B(n71));
   NAND2X1 U103 (.Z(n71),
	.A(\RAM[0][14] ),
	.B(n1788));
   NAND2X1 U104 (.Z(n70),
	.A(n72),
	.B(n30));
   NAND2X1 U105 (.Z(n611),
	.A(n73),
	.B(n74));
   NAND2X1 U106 (.Z(n74),
	.A(\RAM[0][15] ),
	.B(n1788));
   NAND2X1 U107 (.Z(n73),
	.A(n75),
	.B(n30));
   NAND2X1 U108 (.Z(n30),
	.A(r_pad),
	.B(n76));
   NAND2X1 U109 (.Z(n76),
	.A(regwrite),
	.B(n1804));
   NAND3X1 U110 (.Z(n26),
	.A(n1805),
	.B(n1290),
	.C(n77));
   NAND2X1 U111 (.Z(n612),
	.A(n78),
	.B(n79));
   NAND2X1 U112 (.Z(n79),
	.A(\RAM[1][0] ),
	.B(n1792));
   NAND2X1 U113 (.Z(n78),
	.A(n29),
	.B(n80));
   NAND2X1 U114 (.Z(n613),
	.A(n81),
	.B(n82));
   NAND2X1 U115 (.Z(n82),
	.A(\RAM[1][1] ),
	.B(n1792));
   NAND2X1 U116 (.Z(n81),
	.A(n33),
	.B(n80));
   NAND2X1 U117 (.Z(n614),
	.A(n83),
	.B(n84));
   NAND2X1 U118 (.Z(n84),
	.A(\RAM[1][2] ),
	.B(n1792));
   NAND2X1 U119 (.Z(n83),
	.A(n36),
	.B(n80));
   NAND2X1 U120 (.Z(n615),
	.A(n85),
	.B(n86));
   NAND2X1 U121 (.Z(n86),
	.A(\RAM[1][3] ),
	.B(n1792));
   NAND2X1 U122 (.Z(n85),
	.A(n39),
	.B(n80));
   NAND2X1 U123 (.Z(n616),
	.A(n87),
	.B(n88));
   NAND2X1 U124 (.Z(n88),
	.A(\RAM[1][4] ),
	.B(n1792));
   NAND2X1 U125 (.Z(n87),
	.A(n42),
	.B(n80));
   NAND2X1 U126 (.Z(n617),
	.A(n89),
	.B(n90));
   NAND2X1 U127 (.Z(n90),
	.A(\RAM[1][5] ),
	.B(n1792));
   NAND2X1 U128 (.Z(n89),
	.A(n45),
	.B(n80));
   NAND2X1 U129 (.Z(n618),
	.A(n91),
	.B(n92));
   NAND2X1 U130 (.Z(n92),
	.A(\RAM[1][6] ),
	.B(n1792));
   NAND2X1 U131 (.Z(n91),
	.A(n48),
	.B(n80));
   NAND2X1 U132 (.Z(n619),
	.A(n93),
	.B(n94));
   NAND2X1 U133 (.Z(n94),
	.A(\RAM[1][7] ),
	.B(n1792));
   NAND2X1 U134 (.Z(n93),
	.A(n51),
	.B(n80));
   NAND2X1 U135 (.Z(n620),
	.A(n95),
	.B(n96));
   NAND2X1 U136 (.Z(n96),
	.A(\RAM[1][8] ),
	.B(n1792));
   NAND2X1 U137 (.Z(n95),
	.A(n54),
	.B(n80));
   NAND2X1 U138 (.Z(n621),
	.A(n97),
	.B(n98));
   NAND2X1 U139 (.Z(n98),
	.A(\RAM[1][9] ),
	.B(n1792));
   NAND2X1 U140 (.Z(n97),
	.A(n57),
	.B(n80));
   NAND2X1 U141 (.Z(n622),
	.A(n99),
	.B(n100));
   NAND2X1 U142 (.Z(n100),
	.A(\RAM[1][10] ),
	.B(n1792));
   NAND2X1 U143 (.Z(n99),
	.A(n60),
	.B(n80));
   NAND2X1 U144 (.Z(n623),
	.A(n101),
	.B(n102));
   NAND2X1 U145 (.Z(n102),
	.A(\RAM[1][11] ),
	.B(n1792));
   NAND2X1 U146 (.Z(n101),
	.A(n63),
	.B(n80));
   NAND2X1 U147 (.Z(n624),
	.A(n103),
	.B(n104));
   NAND2X1 U148 (.Z(n104),
	.A(\RAM[1][12] ),
	.B(n1792));
   NAND2X1 U149 (.Z(n103),
	.A(n66),
	.B(n80));
   NAND2X1 U150 (.Z(n625),
	.A(n105),
	.B(n106));
   NAND2X1 U151 (.Z(n106),
	.A(\RAM[1][13] ),
	.B(n1792));
   NAND2X1 U152 (.Z(n105),
	.A(n69),
	.B(n80));
   NAND2X1 U153 (.Z(n626),
	.A(n107),
	.B(n108));
   NAND2X1 U154 (.Z(n108),
	.A(\RAM[1][14] ),
	.B(n1792));
   NAND2X1 U155 (.Z(n107),
	.A(n72),
	.B(n80));
   NAND2X1 U156 (.Z(n627),
	.A(n109),
	.B(n110));
   NAND2X1 U157 (.Z(n110),
	.A(\RAM[1][15] ),
	.B(n1792));
   NAND2X1 U158 (.Z(n109),
	.A(n75),
	.B(n80));
   NAND2X1 U159 (.Z(n80),
	.A(r_pad),
	.B(n111));
   NAND2X1 U160 (.Z(n111),
	.A(n112),
	.B(n77));
   NAND2X1 U161 (.Z(n628),
	.A(n113),
	.B(n114));
   NAND2X1 U162 (.Z(n114),
	.A(\RAM[2][0] ),
	.B(n1795));
   NAND2X1 U163 (.Z(n113),
	.A(n29),
	.B(n115));
   NAND2X1 U164 (.Z(n629),
	.A(n116),
	.B(n117));
   NAND2X1 U165 (.Z(n117),
	.A(\RAM[2][1] ),
	.B(n1795));
   NAND2X1 U166 (.Z(n116),
	.A(n33),
	.B(n115));
   NAND2X1 U167 (.Z(n630),
	.A(n118),
	.B(n119));
   NAND2X1 U168 (.Z(n119),
	.A(\RAM[2][2] ),
	.B(n1795));
   NAND2X1 U169 (.Z(n118),
	.A(n36),
	.B(n115));
   NAND2X1 U170 (.Z(n631),
	.A(n120),
	.B(n121));
   NAND2X1 U171 (.Z(n121),
	.A(\RAM[2][3] ),
	.B(n1795));
   NAND2X1 U172 (.Z(n120),
	.A(n39),
	.B(n115));
   NAND2X1 U173 (.Z(n632),
	.A(n122),
	.B(n123));
   NAND2X1 U174 (.Z(n123),
	.A(\RAM[2][4] ),
	.B(n1795));
   NAND2X1 U175 (.Z(n122),
	.A(n42),
	.B(n115));
   NAND2X1 U176 (.Z(n633),
	.A(n124),
	.B(n125));
   NAND2X1 U177 (.Z(n125),
	.A(\RAM[2][5] ),
	.B(n1795));
   NAND2X1 U178 (.Z(n124),
	.A(n45),
	.B(n115));
   NAND2X1 U179 (.Z(n634),
	.A(n126),
	.B(n127));
   NAND2X1 U180 (.Z(n127),
	.A(\RAM[2][6] ),
	.B(n1795));
   NAND2X1 U181 (.Z(n126),
	.A(n48),
	.B(n115));
   NAND2X1 U182 (.Z(n635),
	.A(n128),
	.B(n129));
   NAND2X1 U183 (.Z(n129),
	.A(\RAM[2][7] ),
	.B(n1795));
   NAND2X1 U184 (.Z(n128),
	.A(n51),
	.B(n115));
   NAND2X1 U185 (.Z(n636),
	.A(n130),
	.B(n131));
   NAND2X1 U186 (.Z(n131),
	.A(\RAM[2][8] ),
	.B(n1795));
   NAND2X1 U187 (.Z(n130),
	.A(n54),
	.B(n115));
   NAND2X1 U188 (.Z(n637),
	.A(n132),
	.B(n133));
   NAND2X1 U189 (.Z(n133),
	.A(\RAM[2][9] ),
	.B(n1795));
   NAND2X1 U190 (.Z(n132),
	.A(n57),
	.B(n115));
   NAND2X1 U191 (.Z(n638),
	.A(n134),
	.B(n135));
   NAND2X1 U192 (.Z(n135),
	.A(\RAM[2][10] ),
	.B(n1795));
   NAND2X1 U193 (.Z(n134),
	.A(n60),
	.B(n115));
   NAND2X1 U194 (.Z(n639),
	.A(n136),
	.B(n137));
   NAND2X1 U195 (.Z(n137),
	.A(\RAM[2][11] ),
	.B(n1795));
   NAND2X1 U196 (.Z(n136),
	.A(n63),
	.B(n115));
   NAND2X1 U197 (.Z(n640),
	.A(n138),
	.B(n139));
   NAND2X1 U198 (.Z(n139),
	.A(\RAM[2][12] ),
	.B(n1795));
   NAND2X1 U199 (.Z(n138),
	.A(n66),
	.B(n115));
   NAND2X1 U200 (.Z(n641),
	.A(n140),
	.B(n141));
   NAND2X1 U201 (.Z(n141),
	.A(\RAM[2][13] ),
	.B(n1795));
   NAND2X1 U202 (.Z(n140),
	.A(n69),
	.B(n115));
   NAND2X1 U203 (.Z(n642),
	.A(n142),
	.B(n143));
   NAND2X1 U204 (.Z(n143),
	.A(\RAM[2][14] ),
	.B(n1795));
   NAND2X1 U205 (.Z(n142),
	.A(n72),
	.B(n115));
   NAND2X1 U206 (.Z(n643),
	.A(n144),
	.B(n145));
   NAND2X1 U207 (.Z(n145),
	.A(\RAM[2][15] ),
	.B(n1795));
   NAND2X1 U208 (.Z(n144),
	.A(n75),
	.B(n115));
   NAND2X1 U209 (.Z(n115),
	.A(r_pad),
	.B(n146));
   NAND2X1 U210 (.Z(n146),
	.A(n147),
	.B(n148));
   NAND2X1 U211 (.Z(n644),
	.A(n149),
	.B(n150));
   NAND2X1 U212 (.Z(n150),
	.A(\RAM[3][0] ),
	.B(n1791));
   NAND2X1 U213 (.Z(n149),
	.A(n29),
	.B(n151));
   NAND2X1 U214 (.Z(n645),
	.A(n152),
	.B(n153));
   NAND2X1 U215 (.Z(n153),
	.A(\RAM[3][1] ),
	.B(n1791));
   NAND2X1 U216 (.Z(n152),
	.A(n33),
	.B(n151));
   NAND2X1 U217 (.Z(n646),
	.A(n154),
	.B(n155));
   NAND2X1 U218 (.Z(n155),
	.A(\RAM[3][2] ),
	.B(n1791));
   NAND2X1 U219 (.Z(n154),
	.A(n36),
	.B(n151));
   NAND2X1 U220 (.Z(n647),
	.A(n156),
	.B(n157));
   NAND2X1 U221 (.Z(n157),
	.A(\RAM[3][3] ),
	.B(n1791));
   NAND2X1 U222 (.Z(n156),
	.A(n39),
	.B(n151));
   NAND2X1 U223 (.Z(n648),
	.A(n158),
	.B(n159));
   NAND2X1 U224 (.Z(n159),
	.A(\RAM[3][4] ),
	.B(n1791));
   NAND2X1 U225 (.Z(n158),
	.A(n42),
	.B(n151));
   NAND2X1 U226 (.Z(n649),
	.A(n160),
	.B(n161));
   NAND2X1 U227 (.Z(n161),
	.A(\RAM[3][5] ),
	.B(n1791));
   NAND2X1 U228 (.Z(n160),
	.A(n45),
	.B(n151));
   NAND2X1 U229 (.Z(n650),
	.A(n162),
	.B(n163));
   NAND2X1 U230 (.Z(n163),
	.A(\RAM[3][6] ),
	.B(n1791));
   NAND2X1 U231 (.Z(n162),
	.A(n48),
	.B(n151));
   NAND2X1 U232 (.Z(n651),
	.A(n164),
	.B(n165));
   NAND2X1 U233 (.Z(n165),
	.A(\RAM[3][7] ),
	.B(n1791));
   NAND2X1 U234 (.Z(n164),
	.A(n51),
	.B(n151));
   NAND2X1 U235 (.Z(n652),
	.A(n166),
	.B(n167));
   NAND2X1 U236 (.Z(n167),
	.A(\RAM[3][8] ),
	.B(n1791));
   NAND2X1 U237 (.Z(n166),
	.A(n54),
	.B(n151));
   NAND2X1 U238 (.Z(n653),
	.A(n168),
	.B(n169));
   NAND2X1 U239 (.Z(n169),
	.A(\RAM[3][9] ),
	.B(n1791));
   NAND2X1 U240 (.Z(n168),
	.A(n57),
	.B(n151));
   NAND2X1 U241 (.Z(n654),
	.A(n170),
	.B(n171));
   NAND2X1 U242 (.Z(n171),
	.A(\RAM[3][10] ),
	.B(n1791));
   NAND2X1 U243 (.Z(n170),
	.A(n60),
	.B(n151));
   NAND2X1 U244 (.Z(n655),
	.A(n172),
	.B(n173));
   NAND2X1 U245 (.Z(n173),
	.A(\RAM[3][11] ),
	.B(n1791));
   NAND2X1 U246 (.Z(n172),
	.A(n63),
	.B(n151));
   NAND2X1 U247 (.Z(n656),
	.A(n174),
	.B(n175));
   NAND2X1 U248 (.Z(n175),
	.A(\RAM[3][12] ),
	.B(n1791));
   NAND2X1 U249 (.Z(n174),
	.A(n66),
	.B(n151));
   NAND2X1 U250 (.Z(n657),
	.A(n176),
	.B(n177));
   NAND2X1 U251 (.Z(n177),
	.A(\RAM[3][13] ),
	.B(n1791));
   NAND2X1 U252 (.Z(n176),
	.A(n69),
	.B(n151));
   NAND2X1 U253 (.Z(n658),
	.A(n178),
	.B(n179));
   NAND2X1 U254 (.Z(n179),
	.A(\RAM[3][14] ),
	.B(n1791));
   NAND2X1 U255 (.Z(n178),
	.A(n72),
	.B(n151));
   NAND2X1 U256 (.Z(n659),
	.A(n180),
	.B(n181));
   NAND2X1 U257 (.Z(n181),
	.A(\RAM[3][15] ),
	.B(n1791));
   NAND2X1 U258 (.Z(n180),
	.A(n75),
	.B(n151));
   NAND2X1 U259 (.Z(n151),
	.A(r_pad),
	.B(n182));
   NAND2X1 U260 (.Z(n182),
	.A(n147),
	.B(n112));
   NAND2X1 U261 (.Z(n660),
	.A(n183),
	.B(n184));
   NAND2X1 U262 (.Z(n184),
	.A(\RAM[4][0] ),
	.B(n185));
   NAND2X1 U263 (.Z(n183),
	.A(n1794),
	.B(wd[0]));
   NAND2X1 U264 (.Z(n661),
	.A(n186),
	.B(n187));
   NAND2X1 U265 (.Z(n187),
	.A(\RAM[4][1] ),
	.B(n185));
   NAND2X1 U266 (.Z(n186),
	.A(n1794),
	.B(wd[1]));
   NAND2X1 U267 (.Z(n662),
	.A(n188),
	.B(n189));
   NAND2X1 U268 (.Z(n189),
	.A(\RAM[4][2] ),
	.B(n185));
   NAND2X1 U269 (.Z(n188),
	.A(n1794),
	.B(wd[2]));
   NAND2X1 U270 (.Z(n663),
	.A(n190),
	.B(n191));
   NAND2X1 U271 (.Z(n191),
	.A(\RAM[4][3] ),
	.B(n185));
   NAND2X1 U272 (.Z(n190),
	.A(n1794),
	.B(wd[3]));
   NAND2X1 U273 (.Z(n664),
	.A(n192),
	.B(n193));
   NAND2X1 U274 (.Z(n193),
	.A(\RAM[4][4] ),
	.B(n185));
   NAND2X1 U275 (.Z(n192),
	.A(n1794),
	.B(wd[4]));
   NAND2X1 U276 (.Z(n665),
	.A(n194),
	.B(n195));
   NAND2X1 U277 (.Z(n195),
	.A(\RAM[4][5] ),
	.B(n185));
   NAND2X1 U278 (.Z(n194),
	.A(n1794),
	.B(wd[5]));
   NAND2X1 U279 (.Z(n666),
	.A(n196),
	.B(n197));
   NAND2X1 U280 (.Z(n197),
	.A(\RAM[4][6] ),
	.B(n185));
   NAND2X1 U281 (.Z(n196),
	.A(n1794),
	.B(wd[6]));
   NAND2X1 U282 (.Z(n667),
	.A(n198),
	.B(n199));
   NAND2X1 U283 (.Z(n199),
	.A(\RAM[4][7] ),
	.B(n185));
   NAND2X1 U284 (.Z(n198),
	.A(n1794),
	.B(wd[7]));
   NAND2X1 U285 (.Z(n668),
	.A(n200),
	.B(n201));
   NAND2X1 U286 (.Z(n201),
	.A(\RAM[4][8] ),
	.B(n185));
   NAND2X1 U287 (.Z(n200),
	.A(n1794),
	.B(wd[8]));
   NAND2X1 U288 (.Z(n669),
	.A(n202),
	.B(n203));
   NAND2X1 U289 (.Z(n203),
	.A(\RAM[4][9] ),
	.B(n185));
   NAND2X1 U290 (.Z(n202),
	.A(n1794),
	.B(wd[9]));
   NAND2X1 U291 (.Z(n670),
	.A(n204),
	.B(n205));
   NAND2X1 U292 (.Z(n205),
	.A(\RAM[4][10] ),
	.B(n185));
   NAND2X1 U293 (.Z(n204),
	.A(n1794),
	.B(wd[10]));
   NAND2X1 U294 (.Z(n671),
	.A(n206),
	.B(n207));
   NAND2X1 U295 (.Z(n207),
	.A(\RAM[4][11] ),
	.B(n185));
   NAND2X1 U296 (.Z(n206),
	.A(n1794),
	.B(wd[11]));
   NAND2X1 U297 (.Z(n672),
	.A(n208),
	.B(n209));
   NAND2X1 U298 (.Z(n209),
	.A(\RAM[4][12] ),
	.B(n185));
   NAND2X1 U299 (.Z(n208),
	.A(n1794),
	.B(wd[12]));
   NAND2X1 U300 (.Z(n673),
	.A(n210),
	.B(n211));
   NAND2X1 U301 (.Z(n211),
	.A(\RAM[4][13] ),
	.B(n185));
   NAND2X1 U302 (.Z(n210),
	.A(n1794),
	.B(wd[13]));
   NAND2X1 U303 (.Z(n674),
	.A(n212),
	.B(n213));
   NAND2X1 U304 (.Z(n213),
	.A(\RAM[4][14] ),
	.B(n185));
   NAND2X1 U305 (.Z(n212),
	.A(n1794),
	.B(wd[14]));
   NAND2X1 U306 (.Z(n675),
	.A(n214),
	.B(n215));
   NAND2X1 U307 (.Z(n215),
	.A(\RAM[4][15] ),
	.B(n185));
   NAND2X1 U308 (.Z(n214),
	.A(n1794),
	.B(wd[15]));
   NAND2X1 U309 (.Z(n185),
	.A(n216),
	.B(n148));
   NAND2X1 U310 (.Z(n676),
	.A(n217),
	.B(n218));
   NAND2X1 U311 (.Z(n218),
	.A(\RAM[5][0] ),
	.B(n1790));
   NAND2X1 U312 (.Z(n217),
	.A(n29),
	.B(n219));
   NAND2X1 U313 (.Z(n677),
	.A(n220),
	.B(n221));
   NAND2X1 U314 (.Z(n221),
	.A(\RAM[5][1] ),
	.B(n1790));
   NAND2X1 U315 (.Z(n220),
	.A(n33),
	.B(n219));
   NAND2X1 U316 (.Z(n678),
	.A(n222),
	.B(n223));
   NAND2X1 U317 (.Z(n223),
	.A(\RAM[5][2] ),
	.B(n1790));
   NAND2X1 U318 (.Z(n222),
	.A(n36),
	.B(n219));
   NAND2X1 U319 (.Z(n679),
	.A(n224),
	.B(n225));
   NAND2X1 U320 (.Z(n225),
	.A(\RAM[5][3] ),
	.B(n1790));
   NAND2X1 U321 (.Z(n224),
	.A(n39),
	.B(n219));
   NAND2X1 U322 (.Z(n680),
	.A(n226),
	.B(n227));
   NAND2X1 U323 (.Z(n227),
	.A(\RAM[5][4] ),
	.B(n1790));
   NAND2X1 U324 (.Z(n226),
	.A(n42),
	.B(n219));
   NAND2X1 U325 (.Z(n681),
	.A(n228),
	.B(n229));
   NAND2X1 U326 (.Z(n229),
	.A(\RAM[5][5] ),
	.B(n1790));
   NAND2X1 U327 (.Z(n228),
	.A(n45),
	.B(n219));
   NAND2X1 U328 (.Z(n682),
	.A(n230),
	.B(n231));
   NAND2X1 U329 (.Z(n231),
	.A(\RAM[5][6] ),
	.B(n1790));
   NAND2X1 U330 (.Z(n230),
	.A(n48),
	.B(n219));
   NAND2X1 U331 (.Z(n683),
	.A(n232),
	.B(n233));
   NAND2X1 U332 (.Z(n233),
	.A(\RAM[5][7] ),
	.B(n1790));
   NAND2X1 U333 (.Z(n232),
	.A(n51),
	.B(n219));
   NAND2X1 U334 (.Z(n684),
	.A(n234),
	.B(n235));
   NAND2X1 U335 (.Z(n235),
	.A(\RAM[5][8] ),
	.B(n1790));
   NAND2X1 U336 (.Z(n234),
	.A(n54),
	.B(n219));
   NAND2X1 U337 (.Z(n685),
	.A(n236),
	.B(n237));
   NAND2X1 U338 (.Z(n237),
	.A(\RAM[5][9] ),
	.B(n1790));
   NAND2X1 U339 (.Z(n236),
	.A(n57),
	.B(n219));
   NAND2X1 U340 (.Z(n686),
	.A(n238),
	.B(n239));
   NAND2X1 U341 (.Z(n239),
	.A(\RAM[5][10] ),
	.B(n1790));
   NAND2X1 U342 (.Z(n238),
	.A(n60),
	.B(n219));
   NAND2X1 U343 (.Z(n687),
	.A(n240),
	.B(n241));
   NAND2X1 U344 (.Z(n241),
	.A(\RAM[5][11] ),
	.B(n1790));
   NAND2X1 U345 (.Z(n240),
	.A(n63),
	.B(n219));
   NAND2X1 U346 (.Z(n688),
	.A(n242),
	.B(n243));
   NAND2X1 U347 (.Z(n243),
	.A(\RAM[5][12] ),
	.B(n1790));
   NAND2X1 U348 (.Z(n242),
	.A(n66),
	.B(n219));
   NAND2X1 U349 (.Z(n689),
	.A(n244),
	.B(n245));
   NAND2X1 U350 (.Z(n245),
	.A(\RAM[5][13] ),
	.B(n1790));
   NAND2X1 U351 (.Z(n244),
	.A(n69),
	.B(n219));
   NAND2X1 U352 (.Z(n690),
	.A(n246),
	.B(n247));
   NAND2X1 U353 (.Z(n247),
	.A(\RAM[5][14] ),
	.B(n1790));
   NAND2X1 U354 (.Z(n246),
	.A(n72),
	.B(n219));
   NAND2X1 U355 (.Z(n691),
	.A(n248),
	.B(n249));
   NAND2X1 U356 (.Z(n249),
	.A(\RAM[5][15] ),
	.B(n1790));
   NAND2X1 U357 (.Z(n248),
	.A(n75),
	.B(n219));
   NAND2X1 U358 (.Z(n219),
	.A(r_pad),
	.B(n250));
   NAND2X1 U359 (.Z(n250),
	.A(n216),
	.B(n112));
   NAND2X1 U360 (.Z(n692),
	.A(n251),
	.B(n252));
   NAND2X1 U361 (.Z(n252),
	.A(\RAM[6][0] ),
	.B(n1793));
   NAND2X1 U362 (.Z(n251),
	.A(n29),
	.B(n253));
   NAND2X1 U363 (.Z(n693),
	.A(n254),
	.B(n255));
   NAND2X1 U364 (.Z(n255),
	.A(\RAM[6][1] ),
	.B(n1793));
   NAND2X1 U365 (.Z(n254),
	.A(n33),
	.B(n253));
   NAND2X1 U366 (.Z(n694),
	.A(n256),
	.B(n257));
   NAND2X1 U367 (.Z(n257),
	.A(\RAM[6][2] ),
	.B(n1793));
   NAND2X1 U368 (.Z(n256),
	.A(n36),
	.B(n253));
   NAND2X1 U369 (.Z(n695),
	.A(n258),
	.B(n259));
   NAND2X1 U370 (.Z(n259),
	.A(\RAM[6][3] ),
	.B(n1793));
   NAND2X1 U371 (.Z(n258),
	.A(n39),
	.B(n253));
   NAND2X1 U372 (.Z(n696),
	.A(n260),
	.B(n261));
   NAND2X1 U373 (.Z(n261),
	.A(\RAM[6][4] ),
	.B(n1793));
   NAND2X1 U374 (.Z(n260),
	.A(n42),
	.B(n253));
   NAND2X1 U375 (.Z(n697),
	.A(n262),
	.B(n263));
   NAND2X1 U376 (.Z(n263),
	.A(\RAM[6][5] ),
	.B(n1793));
   NAND2X1 U377 (.Z(n262),
	.A(n45),
	.B(n253));
   NAND2X1 U378 (.Z(n698),
	.A(n264),
	.B(n265));
   NAND2X1 U379 (.Z(n265),
	.A(\RAM[6][6] ),
	.B(n1793));
   NAND2X1 U380 (.Z(n264),
	.A(n48),
	.B(n253));
   NAND2X1 U381 (.Z(n699),
	.A(n266),
	.B(n267));
   NAND2X1 U382 (.Z(n267),
	.A(\RAM[6][7] ),
	.B(n1793));
   NAND2X1 U383 (.Z(n266),
	.A(n51),
	.B(n253));
   NAND2X1 U384 (.Z(n700),
	.A(n268),
	.B(n269));
   NAND2X1 U385 (.Z(n269),
	.A(\RAM[6][8] ),
	.B(n1793));
   NAND2X1 U386 (.Z(n268),
	.A(n54),
	.B(n253));
   NAND2X1 U387 (.Z(n701),
	.A(n270),
	.B(n271));
   NAND2X1 U388 (.Z(n271),
	.A(\RAM[6][9] ),
	.B(n1793));
   NAND2X1 U389 (.Z(n270),
	.A(n57),
	.B(n253));
   NAND2X1 U390 (.Z(n702),
	.A(n272),
	.B(n273));
   NAND2X1 U391 (.Z(n273),
	.A(\RAM[6][10] ),
	.B(n1793));
   NAND2X1 U392 (.Z(n272),
	.A(n60),
	.B(n253));
   NAND2X1 U393 (.Z(n703),
	.A(n274),
	.B(n275));
   NAND2X1 U394 (.Z(n275),
	.A(\RAM[6][11] ),
	.B(n1793));
   NAND2X1 U395 (.Z(n274),
	.A(n63),
	.B(n253));
   NAND2X1 U396 (.Z(n704),
	.A(n276),
	.B(n277));
   NAND2X1 U397 (.Z(n277),
	.A(\RAM[6][12] ),
	.B(n1793));
   NAND2X1 U398 (.Z(n276),
	.A(n66),
	.B(n253));
   NAND2X1 U399 (.Z(n705),
	.A(n278),
	.B(n279));
   NAND2X1 U400 (.Z(n279),
	.A(\RAM[6][13] ),
	.B(n1793));
   NAND2X1 U401 (.Z(n278),
	.A(n69),
	.B(n253));
   NAND2X1 U402 (.Z(n706),
	.A(n280),
	.B(n281));
   NAND2X1 U403 (.Z(n281),
	.A(\RAM[6][14] ),
	.B(n1793));
   NAND2X1 U404 (.Z(n280),
	.A(n72),
	.B(n253));
   NAND2X1 U405 (.Z(n707),
	.A(n282),
	.B(n283));
   NAND2X1 U406 (.Z(n283),
	.A(\RAM[6][15] ),
	.B(n1793));
   NAND2X1 U407 (.Z(n282),
	.A(n75),
	.B(n253));
   NAND2X1 U408 (.Z(n253),
	.A(r_pad),
	.B(n284));
   NAND2X1 U409 (.Z(n284),
	.A(n285),
	.B(n148));
   AND2X1 U410 (.Z(n148),
	.A(n286),
	.B(n1805));
   NAND2X1 U411 (.Z(n708),
	.A(n287),
	.B(n288));
   NAND2X1 U412 (.Z(n288),
	.A(\RAM[7][0] ),
	.B(n1789));
   NAND2X1 U413 (.Z(n287),
	.A(n29),
	.B(n289));
   NAND2X1 U414 (.Z(n709),
	.A(n290),
	.B(n291));
   NAND2X1 U415 (.Z(n291),
	.A(\RAM[7][1] ),
	.B(n1789));
   NAND2X1 U416 (.Z(n290),
	.A(n33),
	.B(n289));
   NAND2X1 U417 (.Z(n710),
	.A(n292),
	.B(n293));
   NAND2X1 U418 (.Z(n293),
	.A(\RAM[7][2] ),
	.B(n1789));
   NAND2X1 U419 (.Z(n292),
	.A(n36),
	.B(n289));
   NAND2X1 U420 (.Z(n711),
	.A(n294),
	.B(n295));
   NAND2X1 U421 (.Z(n295),
	.A(\RAM[7][3] ),
	.B(n1789));
   NAND2X1 U422 (.Z(n294),
	.A(n39),
	.B(n289));
   NAND2X1 U423 (.Z(n712),
	.A(n296),
	.B(n297));
   NAND2X1 U424 (.Z(n297),
	.A(\RAM[7][4] ),
	.B(n1789));
   NAND2X1 U425 (.Z(n296),
	.A(n42),
	.B(n289));
   NAND2X1 U426 (.Z(n713),
	.A(n298),
	.B(n299));
   NAND2X1 U427 (.Z(n299),
	.A(\RAM[7][5] ),
	.B(n1789));
   NAND2X1 U428 (.Z(n298),
	.A(n45),
	.B(n289));
   NAND2X1 U429 (.Z(n714),
	.A(n300),
	.B(n301));
   NAND2X1 U430 (.Z(n301),
	.A(\RAM[7][6] ),
	.B(n1789));
   NAND2X1 U431 (.Z(n300),
	.A(n48),
	.B(n289));
   NAND2X1 U432 (.Z(n715),
	.A(n302),
	.B(n303));
   NAND2X1 U433 (.Z(n303),
	.A(\RAM[7][7] ),
	.B(n1789));
   NAND2X1 U434 (.Z(n302),
	.A(n51),
	.B(n289));
   NAND2X1 U435 (.Z(n716),
	.A(n304),
	.B(n305));
   NAND2X1 U436 (.Z(n305),
	.A(\RAM[7][8] ),
	.B(n1789));
   NAND2X1 U437 (.Z(n304),
	.A(n54),
	.B(n289));
   NAND2X1 U438 (.Z(n717),
	.A(n306),
	.B(n307));
   NAND2X1 U439 (.Z(n307),
	.A(\RAM[7][9] ),
	.B(n1789));
   NAND2X1 U440 (.Z(n306),
	.A(n57),
	.B(n289));
   NAND2X1 U441 (.Z(n718),
	.A(n308),
	.B(n309));
   NAND2X1 U442 (.Z(n309),
	.A(\RAM[7][10] ),
	.B(n1789));
   NAND2X1 U443 (.Z(n308),
	.A(n60),
	.B(n289));
   NAND2X1 U444 (.Z(n719),
	.A(n310),
	.B(n311));
   NAND2X1 U445 (.Z(n311),
	.A(\RAM[7][11] ),
	.B(n1789));
   NAND2X1 U446 (.Z(n310),
	.A(n63),
	.B(n289));
   NAND2X1 U447 (.Z(n720),
	.A(n312),
	.B(n313));
   NAND2X1 U448 (.Z(n313),
	.A(\RAM[7][12] ),
	.B(n1789));
   NAND2X1 U449 (.Z(n312),
	.A(n66),
	.B(n289));
   NAND2X1 U450 (.Z(n721),
	.A(n314),
	.B(n315));
   NAND2X1 U451 (.Z(n315),
	.A(\RAM[7][13] ),
	.B(n1789));
   NAND2X1 U452 (.Z(n314),
	.A(n69),
	.B(n289));
   NAND2X1 U453 (.Z(n722),
	.A(n316),
	.B(n317));
   NAND2X1 U454 (.Z(n317),
	.A(\RAM[7][14] ),
	.B(n1789));
   NAND2X1 U455 (.Z(n316),
	.A(n72),
	.B(n289));
   NAND2X1 U456 (.Z(n723),
	.A(n318),
	.B(n319));
   NAND2X1 U457 (.Z(n319),
	.A(\RAM[7][15] ),
	.B(n1789));
   NAND2X1 U458 (.Z(n318),
	.A(n75),
	.B(n289));
   NAND2X1 U459 (.Z(n289),
	.A(r_pad),
	.B(n320));
   NAND2X1 U460 (.Z(n320),
	.A(n285),
	.B(n112));
   AND2X1 U461 (.Z(n112),
	.A(N14),
	.B(n286));
   AND2X1 U462 (.Z(n286),
	.A(regwrite),
	.B(n1290));
   NAND2X1 U463 (.Z(n724),
	.A(n321),
	.B(n322));
   NAND2X1 U464 (.Z(n322),
	.A(\RAM[8][0] ),
	.B(n1803));
   NAND2X1 U465 (.Z(n321),
	.A(n29),
	.B(n323));
   NAND2X1 U466 (.Z(n725),
	.A(n324),
	.B(n325));
   NAND2X1 U467 (.Z(n325),
	.A(\RAM[8][1] ),
	.B(n1803));
   NAND2X1 U468 (.Z(n324),
	.A(n33),
	.B(n323));
   NAND2X1 U469 (.Z(n726),
	.A(n326),
	.B(n327));
   NAND2X1 U470 (.Z(n327),
	.A(\RAM[8][2] ),
	.B(n1803));
   NAND2X1 U471 (.Z(n326),
	.A(n36),
	.B(n323));
   NAND2X1 U472 (.Z(n727),
	.A(n328),
	.B(n329));
   NAND2X1 U473 (.Z(n329),
	.A(\RAM[8][3] ),
	.B(n1803));
   NAND2X1 U474 (.Z(n328),
	.A(n39),
	.B(n323));
   NAND2X1 U475 (.Z(n728),
	.A(n330),
	.B(n331));
   NAND2X1 U476 (.Z(n331),
	.A(\RAM[8][4] ),
	.B(n1803));
   NAND2X1 U477 (.Z(n330),
	.A(n42),
	.B(n323));
   NAND2X1 U478 (.Z(n729),
	.A(n332),
	.B(n333));
   NAND2X1 U479 (.Z(n333),
	.A(\RAM[8][5] ),
	.B(n1803));
   NAND2X1 U480 (.Z(n332),
	.A(n45),
	.B(n323));
   NAND2X1 U481 (.Z(n730),
	.A(n334),
	.B(n335));
   NAND2X1 U482 (.Z(n335),
	.A(\RAM[8][6] ),
	.B(n1803));
   NAND2X1 U483 (.Z(n334),
	.A(n48),
	.B(n323));
   NAND2X1 U484 (.Z(n731),
	.A(n336),
	.B(n337));
   NAND2X1 U485 (.Z(n337),
	.A(\RAM[8][7] ),
	.B(n1803));
   NAND2X1 U486 (.Z(n336),
	.A(n51),
	.B(n323));
   NAND2X1 U487 (.Z(n732),
	.A(n338),
	.B(n339));
   NAND2X1 U488 (.Z(n339),
	.A(\RAM[8][8] ),
	.B(n1803));
   NAND2X1 U489 (.Z(n338),
	.A(n54),
	.B(n323));
   NAND2X1 U490 (.Z(n733),
	.A(n340),
	.B(n341));
   NAND2X1 U491 (.Z(n341),
	.A(\RAM[8][9] ),
	.B(n1803));
   NAND2X1 U492 (.Z(n340),
	.A(n57),
	.B(n323));
   NAND2X1 U493 (.Z(n734),
	.A(n342),
	.B(n343));
   NAND2X1 U494 (.Z(n343),
	.A(\RAM[8][10] ),
	.B(n1803));
   NAND2X1 U495 (.Z(n342),
	.A(n60),
	.B(n323));
   NAND2X1 U496 (.Z(n735),
	.A(n344),
	.B(n345));
   NAND2X1 U497 (.Z(n345),
	.A(\RAM[8][11] ),
	.B(n1803));
   NAND2X1 U498 (.Z(n344),
	.A(n63),
	.B(n323));
   NAND2X1 U499 (.Z(n736),
	.A(n346),
	.B(n347));
   NAND2X1 U500 (.Z(n347),
	.A(\RAM[8][12] ),
	.B(n1803));
   NAND2X1 U501 (.Z(n346),
	.A(n66),
	.B(n323));
   NAND2X1 U502 (.Z(n737),
	.A(n348),
	.B(n349));
   NAND2X1 U503 (.Z(n349),
	.A(\RAM[8][13] ),
	.B(n1803));
   NAND2X1 U504 (.Z(n348),
	.A(n69),
	.B(n323));
   NAND2X1 U505 (.Z(n738),
	.A(n350),
	.B(n351));
   NAND2X1 U506 (.Z(n351),
	.A(\RAM[8][14] ),
	.B(n1803));
   NAND2X1 U507 (.Z(n350),
	.A(n72),
	.B(n323));
   NAND2X1 U508 (.Z(n739),
	.A(n352),
	.B(n353));
   NAND2X1 U509 (.Z(n353),
	.A(\RAM[8][15] ),
	.B(n1803));
   NAND2X1 U510 (.Z(n352),
	.A(n75),
	.B(n323));
   NAND2X1 U511 (.Z(n323),
	.A(r_pad),
	.B(n354));
   NAND2X1 U512 (.Z(n354),
	.A(n355),
	.B(n77));
   NAND2X1 U513 (.Z(n740),
	.A(n356),
	.B(n357));
   NAND2X1 U514 (.Z(n357),
	.A(\RAM[9][0] ),
	.B(n1799));
   NAND2X1 U515 (.Z(n356),
	.A(n29),
	.B(n358));
   NAND2X1 U516 (.Z(n741),
	.A(n359),
	.B(n360));
   NAND2X1 U517 (.Z(n360),
	.A(\RAM[9][1] ),
	.B(n1799));
   NAND2X1 U518 (.Z(n359),
	.A(n33),
	.B(n358));
   NAND2X1 U519 (.Z(n742),
	.A(n361),
	.B(n362));
   NAND2X1 U520 (.Z(n362),
	.A(\RAM[9][2] ),
	.B(n1799));
   NAND2X1 U521 (.Z(n361),
	.A(n36),
	.B(n358));
   NAND2X1 U522 (.Z(n743),
	.A(n363),
	.B(n364));
   NAND2X1 U523 (.Z(n364),
	.A(\RAM[9][3] ),
	.B(n1799));
   NAND2X1 U524 (.Z(n363),
	.A(n39),
	.B(n358));
   NAND2X1 U525 (.Z(n744),
	.A(n365),
	.B(n366));
   NAND2X1 U526 (.Z(n366),
	.A(\RAM[9][4] ),
	.B(n1799));
   NAND2X1 U527 (.Z(n365),
	.A(n42),
	.B(n358));
   NAND2X1 U528 (.Z(n745),
	.A(n367),
	.B(n368));
   NAND2X1 U529 (.Z(n368),
	.A(\RAM[9][5] ),
	.B(n1799));
   NAND2X1 U530 (.Z(n367),
	.A(n45),
	.B(n358));
   NAND2X1 U531 (.Z(n746),
	.A(n369),
	.B(n370));
   NAND2X1 U532 (.Z(n370),
	.A(\RAM[9][6] ),
	.B(n1799));
   NAND2X1 U533 (.Z(n369),
	.A(n48),
	.B(n358));
   NAND2X1 U534 (.Z(n747),
	.A(n371),
	.B(n372));
   NAND2X1 U535 (.Z(n372),
	.A(\RAM[9][7] ),
	.B(n1799));
   NAND2X1 U536 (.Z(n371),
	.A(n51),
	.B(n358));
   NAND2X1 U537 (.Z(n748),
	.A(n373),
	.B(n374));
   NAND2X1 U538 (.Z(n374),
	.A(\RAM[9][8] ),
	.B(n1799));
   NAND2X1 U539 (.Z(n373),
	.A(n54),
	.B(n358));
   NAND2X1 U540 (.Z(n749),
	.A(n375),
	.B(n376));
   NAND2X1 U541 (.Z(n376),
	.A(\RAM[9][9] ),
	.B(n1799));
   NAND2X1 U542 (.Z(n375),
	.A(n57),
	.B(n358));
   NAND2X1 U543 (.Z(n750),
	.A(n377),
	.B(n378));
   NAND2X1 U544 (.Z(n378),
	.A(\RAM[9][10] ),
	.B(n1799));
   NAND2X1 U545 (.Z(n377),
	.A(n60),
	.B(n358));
   NAND2X1 U546 (.Z(n751),
	.A(n379),
	.B(n380));
   NAND2X1 U547 (.Z(n380),
	.A(\RAM[9][11] ),
	.B(n1799));
   NAND2X1 U548 (.Z(n379),
	.A(n63),
	.B(n358));
   NAND2X1 U549 (.Z(n752),
	.A(n381),
	.B(n382));
   NAND2X1 U550 (.Z(n382),
	.A(\RAM[9][12] ),
	.B(n1799));
   NAND2X1 U551 (.Z(n381),
	.A(n66),
	.B(n358));
   NAND2X1 U552 (.Z(n753),
	.A(n383),
	.B(n384));
   NAND2X1 U553 (.Z(n384),
	.A(\RAM[9][13] ),
	.B(n1799));
   NAND2X1 U554 (.Z(n383),
	.A(n69),
	.B(n358));
   NAND2X1 U555 (.Z(n754),
	.A(n385),
	.B(n386));
   NAND2X1 U556 (.Z(n386),
	.A(\RAM[9][14] ),
	.B(n1799));
   NAND2X1 U557 (.Z(n385),
	.A(n72),
	.B(n358));
   NAND2X1 U558 (.Z(n755),
	.A(n387),
	.B(n388));
   NAND2X1 U559 (.Z(n388),
	.A(\RAM[9][15] ),
	.B(n1799));
   NAND2X1 U560 (.Z(n387),
	.A(n75),
	.B(n358));
   NAND2X1 U561 (.Z(n358),
	.A(r_pad),
	.B(n389));
   NAND2X1 U562 (.Z(n389),
	.A(n390),
	.B(n77));
   NOR2X1 U563 (.Z(n77),
	.A(N15),
	.B(N16));
   NAND2X1 U564 (.Z(n756),
	.A(n391),
	.B(n392));
   NAND2X1 U565 (.Z(n392),
	.A(\RAM[10][0] ),
	.B(n1802));
   NAND2X1 U566 (.Z(n391),
	.A(n29),
	.B(n393));
   NAND2X1 U567 (.Z(n757),
	.A(n394),
	.B(n395));
   NAND2X1 U568 (.Z(n395),
	.A(\RAM[10][1] ),
	.B(n1802));
   NAND2X1 U569 (.Z(n394),
	.A(n33),
	.B(n393));
   NAND2X1 U570 (.Z(n758),
	.A(n396),
	.B(n397));
   NAND2X1 U571 (.Z(n397),
	.A(\RAM[10][2] ),
	.B(n1802));
   NAND2X1 U572 (.Z(n396),
	.A(n36),
	.B(n393));
   NAND2X1 U573 (.Z(n759),
	.A(n398),
	.B(n399));
   NAND2X1 U574 (.Z(n399),
	.A(\RAM[10][3] ),
	.B(n1802));
   NAND2X1 U575 (.Z(n398),
	.A(n39),
	.B(n393));
   NAND2X1 U576 (.Z(n760),
	.A(n400),
	.B(n401));
   NAND2X1 U577 (.Z(n401),
	.A(\RAM[10][4] ),
	.B(n1802));
   NAND2X1 U578 (.Z(n400),
	.A(n42),
	.B(n393));
   NAND2X1 U579 (.Z(n761),
	.A(n402),
	.B(n403));
   NAND2X1 U580 (.Z(n403),
	.A(\RAM[10][5] ),
	.B(n1802));
   NAND2X1 U581 (.Z(n402),
	.A(n45),
	.B(n393));
   NAND2X1 U582 (.Z(n762),
	.A(n404),
	.B(n405));
   NAND2X1 U583 (.Z(n405),
	.A(\RAM[10][6] ),
	.B(n1802));
   NAND2X1 U584 (.Z(n404),
	.A(n48),
	.B(n393));
   NAND2X1 U585 (.Z(n763),
	.A(n406),
	.B(n407));
   NAND2X1 U586 (.Z(n407),
	.A(\RAM[10][7] ),
	.B(n1802));
   NAND2X1 U587 (.Z(n406),
	.A(n51),
	.B(n393));
   NAND2X1 U588 (.Z(n764),
	.A(n408),
	.B(n409));
   NAND2X1 U589 (.Z(n409),
	.A(\RAM[10][8] ),
	.B(n1802));
   NAND2X1 U590 (.Z(n408),
	.A(n54),
	.B(n393));
   NAND2X1 U591 (.Z(n765),
	.A(n410),
	.B(n411));
   NAND2X1 U592 (.Z(n411),
	.A(\RAM[10][9] ),
	.B(n1802));
   NAND2X1 U593 (.Z(n410),
	.A(n57),
	.B(n393));
   NAND2X1 U594 (.Z(n766),
	.A(n412),
	.B(n413));
   NAND2X1 U595 (.Z(n413),
	.A(\RAM[10][10] ),
	.B(n1802));
   NAND2X1 U596 (.Z(n412),
	.A(n60),
	.B(n393));
   NAND2X1 U597 (.Z(n767),
	.A(n414),
	.B(n415));
   NAND2X1 U598 (.Z(n415),
	.A(\RAM[10][11] ),
	.B(n1802));
   NAND2X1 U599 (.Z(n414),
	.A(n63),
	.B(n393));
   NAND2X1 U600 (.Z(n768),
	.A(n416),
	.B(n417));
   NAND2X1 U601 (.Z(n417),
	.A(\RAM[10][12] ),
	.B(n1802));
   NAND2X1 U602 (.Z(n416),
	.A(n66),
	.B(n393));
   NAND2X1 U603 (.Z(n769),
	.A(n418),
	.B(n419));
   NAND2X1 U604 (.Z(n419),
	.A(\RAM[10][13] ),
	.B(n1802));
   NAND2X1 U605 (.Z(n418),
	.A(n69),
	.B(n393));
   NAND2X1 U606 (.Z(n770),
	.A(n420),
	.B(n421));
   NAND2X1 U607 (.Z(n421),
	.A(\RAM[10][14] ),
	.B(n1802));
   NAND2X1 U608 (.Z(n420),
	.A(n72),
	.B(n393));
   NAND2X1 U609 (.Z(n771),
	.A(n422),
	.B(n423));
   NAND2X1 U610 (.Z(n423),
	.A(\RAM[10][15] ),
	.B(n1802));
   NAND2X1 U611 (.Z(n422),
	.A(n75),
	.B(n393));
   NAND2X1 U612 (.Z(n393),
	.A(r_pad),
	.B(n424));
   NAND2X1 U613 (.Z(n424),
	.A(n355),
	.B(n147));
   NAND2X1 U614 (.Z(n772),
	.A(n425),
	.B(n426));
   NAND2X1 U615 (.Z(n426),
	.A(\RAM[11][0] ),
	.B(n1798));
   NAND2X1 U616 (.Z(n425),
	.A(n29),
	.B(n427));
   NAND2X1 U617 (.Z(n773),
	.A(n428),
	.B(n429));
   NAND2X1 U618 (.Z(n429),
	.A(\RAM[11][1] ),
	.B(n1798));
   NAND2X1 U619 (.Z(n428),
	.A(n33),
	.B(n427));
   NAND2X1 U620 (.Z(n774),
	.A(n430),
	.B(n431));
   NAND2X1 U621 (.Z(n431),
	.A(\RAM[11][2] ),
	.B(n1798));
   NAND2X1 U622 (.Z(n430),
	.A(n36),
	.B(n427));
   NAND2X1 U623 (.Z(n775),
	.A(n432),
	.B(n433));
   NAND2X1 U624 (.Z(n433),
	.A(\RAM[11][3] ),
	.B(n1798));
   NAND2X1 U625 (.Z(n432),
	.A(n39),
	.B(n427));
   NAND2X1 U626 (.Z(n776),
	.A(n434),
	.B(n435));
   NAND2X1 U627 (.Z(n435),
	.A(\RAM[11][4] ),
	.B(n1798));
   NAND2X1 U628 (.Z(n434),
	.A(n42),
	.B(n427));
   NAND2X1 U629 (.Z(n777),
	.A(n436),
	.B(n437));
   NAND2X1 U630 (.Z(n437),
	.A(\RAM[11][5] ),
	.B(n1798));
   NAND2X1 U631 (.Z(n436),
	.A(n45),
	.B(n427));
   NAND2X1 U632 (.Z(n778),
	.A(n438),
	.B(n439));
   NAND2X1 U633 (.Z(n439),
	.A(\RAM[11][6] ),
	.B(n1798));
   NAND2X1 U634 (.Z(n438),
	.A(n48),
	.B(n427));
   NAND2X1 U635 (.Z(n779),
	.A(n440),
	.B(n441));
   NAND2X1 U636 (.Z(n441),
	.A(\RAM[11][7] ),
	.B(n1798));
   NAND2X1 U637 (.Z(n440),
	.A(n51),
	.B(n427));
   NAND2X1 U638 (.Z(n780),
	.A(n442),
	.B(n443));
   NAND2X1 U639 (.Z(n443),
	.A(\RAM[11][8] ),
	.B(n1798));
   NAND2X1 U640 (.Z(n442),
	.A(n54),
	.B(n427));
   NAND2X1 U641 (.Z(n781),
	.A(n444),
	.B(n445));
   NAND2X1 U642 (.Z(n445),
	.A(\RAM[11][9] ),
	.B(n1798));
   NAND2X1 U643 (.Z(n444),
	.A(n57),
	.B(n427));
   NAND2X1 U644 (.Z(n782),
	.A(n446),
	.B(n447));
   NAND2X1 U645 (.Z(n447),
	.A(\RAM[11][10] ),
	.B(n1798));
   NAND2X1 U646 (.Z(n446),
	.A(n60),
	.B(n427));
   NAND2X1 U647 (.Z(n783),
	.A(n448),
	.B(n449));
   NAND2X1 U648 (.Z(n449),
	.A(\RAM[11][11] ),
	.B(n1798));
   NAND2X1 U649 (.Z(n448),
	.A(n63),
	.B(n427));
   NAND2X1 U650 (.Z(n784),
	.A(n450),
	.B(n451));
   NAND2X1 U651 (.Z(n451),
	.A(\RAM[11][12] ),
	.B(n1798));
   NAND2X1 U652 (.Z(n450),
	.A(n66),
	.B(n427));
   NAND2X1 U653 (.Z(n785),
	.A(n452),
	.B(n453));
   NAND2X1 U654 (.Z(n453),
	.A(\RAM[11][13] ),
	.B(n1798));
   NAND2X1 U655 (.Z(n452),
	.A(n69),
	.B(n427));
   NAND2X1 U656 (.Z(n786),
	.A(n454),
	.B(n455));
   NAND2X1 U657 (.Z(n455),
	.A(\RAM[11][14] ),
	.B(n1798));
   NAND2X1 U658 (.Z(n454),
	.A(n72),
	.B(n427));
   NAND2X1 U659 (.Z(n787),
	.A(n456),
	.B(n457));
   NAND2X1 U660 (.Z(n457),
	.A(\RAM[11][15] ),
	.B(n1798));
   NAND2X1 U661 (.Z(n456),
	.A(n75),
	.B(n427));
   NAND2X1 U662 (.Z(n427),
	.A(r_pad),
	.B(n458));
   NAND2X1 U663 (.Z(n458),
	.A(n390),
	.B(n147));
   NOR2X1 U664 (.Z(n147),
	.A(n1289),
	.B(N16));
   NAND2X1 U665 (.Z(n788),
	.A(n459),
	.B(n460));
   NAND2X1 U666 (.Z(n460),
	.A(\RAM[12][0] ),
	.B(n1801));
   NAND2X1 U667 (.Z(n459),
	.A(n29),
	.B(n461));
   NAND2X1 U668 (.Z(n789),
	.A(n462),
	.B(n463));
   NAND2X1 U669 (.Z(n463),
	.A(\RAM[12][1] ),
	.B(n1801));
   NAND2X1 U670 (.Z(n462),
	.A(n33),
	.B(n461));
   NAND2X1 U671 (.Z(n790),
	.A(n464),
	.B(n465));
   NAND2X1 U672 (.Z(n465),
	.A(\RAM[12][2] ),
	.B(n1801));
   NAND2X1 U673 (.Z(n464),
	.A(n36),
	.B(n461));
   NAND2X1 U674 (.Z(n791),
	.A(n466),
	.B(n467));
   NAND2X1 U675 (.Z(n467),
	.A(\RAM[12][3] ),
	.B(n1801));
   NAND2X1 U676 (.Z(n466),
	.A(n39),
	.B(n461));
   NAND2X1 U677 (.Z(n792),
	.A(n468),
	.B(n469));
   NAND2X1 U678 (.Z(n469),
	.A(\RAM[12][4] ),
	.B(n1801));
   NAND2X1 U679 (.Z(n468),
	.A(n42),
	.B(n461));
   NAND2X1 U680 (.Z(n793),
	.A(n470),
	.B(n471));
   NAND2X1 U681 (.Z(n471),
	.A(\RAM[12][5] ),
	.B(n1801));
   NAND2X1 U682 (.Z(n470),
	.A(n45),
	.B(n461));
   NAND2X1 U683 (.Z(n794),
	.A(n472),
	.B(n473));
   NAND2X1 U684 (.Z(n473),
	.A(\RAM[12][6] ),
	.B(n1801));
   NAND2X1 U685 (.Z(n472),
	.A(n48),
	.B(n461));
   NAND2X1 U686 (.Z(n795),
	.A(n474),
	.B(n475));
   NAND2X1 U687 (.Z(n475),
	.A(\RAM[12][7] ),
	.B(n1801));
   NAND2X1 U688 (.Z(n474),
	.A(n51),
	.B(n461));
   NAND2X1 U689 (.Z(n796),
	.A(n476),
	.B(n477));
   NAND2X1 U690 (.Z(n477),
	.A(\RAM[12][8] ),
	.B(n1801));
   NAND2X1 U691 (.Z(n476),
	.A(n54),
	.B(n461));
   NAND2X1 U692 (.Z(n797),
	.A(n478),
	.B(n479));
   NAND2X1 U693 (.Z(n479),
	.A(\RAM[12][9] ),
	.B(n1801));
   NAND2X1 U694 (.Z(n478),
	.A(n57),
	.B(n461));
   NAND2X1 U695 (.Z(n798),
	.A(n480),
	.B(n481));
   NAND2X1 U696 (.Z(n481),
	.A(\RAM[12][10] ),
	.B(n1801));
   NAND2X1 U697 (.Z(n480),
	.A(n60),
	.B(n461));
   NAND2X1 U698 (.Z(n799),
	.A(n482),
	.B(n483));
   NAND2X1 U699 (.Z(n483),
	.A(\RAM[12][11] ),
	.B(n1801));
   NAND2X1 U700 (.Z(n482),
	.A(n63),
	.B(n461));
   NAND2X1 U701 (.Z(n800),
	.A(n484),
	.B(n485));
   NAND2X1 U702 (.Z(n485),
	.A(\RAM[12][12] ),
	.B(n1801));
   NAND2X1 U703 (.Z(n484),
	.A(n66),
	.B(n461));
   NAND2X1 U704 (.Z(n801),
	.A(n486),
	.B(n487));
   NAND2X1 U705 (.Z(n487),
	.A(\RAM[12][13] ),
	.B(n1801));
   NAND2X1 U706 (.Z(n486),
	.A(n69),
	.B(n461));
   NAND2X1 U707 (.Z(n802),
	.A(n488),
	.B(n489));
   NAND2X1 U708 (.Z(n489),
	.A(\RAM[12][14] ),
	.B(n1801));
   NAND2X1 U709 (.Z(n488),
	.A(n72),
	.B(n461));
   NAND2X1 U710 (.Z(n803),
	.A(n490),
	.B(n491));
   NAND2X1 U711 (.Z(n491),
	.A(\RAM[12][15] ),
	.B(n1801));
   NAND2X1 U712 (.Z(n490),
	.A(n75),
	.B(n461));
   NAND2X1 U713 (.Z(n461),
	.A(r_pad),
	.B(n492));
   NAND2X1 U714 (.Z(n492),
	.A(n355),
	.B(n216));
   NAND2X1 U715 (.Z(n804),
	.A(n493),
	.B(n494));
   NAND2X1 U716 (.Z(n494),
	.A(\RAM[13][0] ),
	.B(n1797));
   NAND2X1 U717 (.Z(n493),
	.A(n29),
	.B(n495));
   NAND2X1 U718 (.Z(n805),
	.A(n496),
	.B(n497));
   NAND2X1 U719 (.Z(n497),
	.A(\RAM[13][1] ),
	.B(n1797));
   NAND2X1 U720 (.Z(n496),
	.A(n33),
	.B(n495));
   NAND2X1 U721 (.Z(n806),
	.A(n498),
	.B(n499));
   NAND2X1 U722 (.Z(n499),
	.A(\RAM[13][2] ),
	.B(n1797));
   NAND2X1 U723 (.Z(n498),
	.A(n36),
	.B(n495));
   NAND2X1 U724 (.Z(n807),
	.A(n500),
	.B(n501));
   NAND2X1 U725 (.Z(n501),
	.A(\RAM[13][3] ),
	.B(n1797));
   NAND2X1 U726 (.Z(n500),
	.A(n39),
	.B(n495));
   NAND2X1 U727 (.Z(n808),
	.A(n502),
	.B(n503));
   NAND2X1 U728 (.Z(n503),
	.A(\RAM[13][4] ),
	.B(n1797));
   NAND2X1 U729 (.Z(n502),
	.A(n42),
	.B(n495));
   NAND2X1 U730 (.Z(n809),
	.A(n504),
	.B(n505));
   NAND2X1 U731 (.Z(n505),
	.A(\RAM[13][5] ),
	.B(n1797));
   NAND2X1 U732 (.Z(n504),
	.A(n45),
	.B(n495));
   NAND2X1 U733 (.Z(n810),
	.A(n506),
	.B(n507));
   NAND2X1 U734 (.Z(n507),
	.A(\RAM[13][6] ),
	.B(n1797));
   NAND2X1 U735 (.Z(n506),
	.A(n48),
	.B(n495));
   NAND2X1 U736 (.Z(n811),
	.A(n508),
	.B(n509));
   NAND2X1 U737 (.Z(n509),
	.A(\RAM[13][7] ),
	.B(n1797));
   NAND2X1 U738 (.Z(n508),
	.A(n51),
	.B(n495));
   NAND2X1 U739 (.Z(n812),
	.A(n510),
	.B(n511));
   NAND2X1 U740 (.Z(n511),
	.A(\RAM[13][8] ),
	.B(n1797));
   NAND2X1 U741 (.Z(n510),
	.A(n54),
	.B(n495));
   NAND2X1 U742 (.Z(n813),
	.A(n512),
	.B(n513));
   NAND2X1 U743 (.Z(n513),
	.A(\RAM[13][9] ),
	.B(n1797));
   NAND2X1 U744 (.Z(n512),
	.A(n57),
	.B(n495));
   NAND2X1 U745 (.Z(n814),
	.A(n514),
	.B(n515));
   NAND2X1 U746 (.Z(n515),
	.A(\RAM[13][10] ),
	.B(n1797));
   NAND2X1 U747 (.Z(n514),
	.A(n60),
	.B(n495));
   NAND2X1 U748 (.Z(n815),
	.A(n516),
	.B(n517));
   NAND2X1 U749 (.Z(n517),
	.A(\RAM[13][11] ),
	.B(n1797));
   NAND2X1 U750 (.Z(n516),
	.A(n63),
	.B(n495));
   NAND2X1 U751 (.Z(n816),
	.A(n518),
	.B(n519));
   NAND2X1 U752 (.Z(n519),
	.A(\RAM[13][12] ),
	.B(n1797));
   NAND2X1 U753 (.Z(n518),
	.A(n66),
	.B(n495));
   NAND2X1 U754 (.Z(n817),
	.A(n520),
	.B(n521));
   NAND2X1 U755 (.Z(n521),
	.A(\RAM[13][13] ),
	.B(n1797));
   NAND2X1 U756 (.Z(n520),
	.A(n69),
	.B(n495));
   NAND2X1 U757 (.Z(n818),
	.A(n522),
	.B(n523));
   NAND2X1 U758 (.Z(n523),
	.A(\RAM[13][14] ),
	.B(n1797));
   NAND2X1 U759 (.Z(n522),
	.A(n72),
	.B(n495));
   NAND2X1 U760 (.Z(n819),
	.A(n524),
	.B(n525));
   NAND2X1 U761 (.Z(n525),
	.A(\RAM[13][15] ),
	.B(n1797));
   NAND2X1 U762 (.Z(n524),
	.A(n75),
	.B(n495));
   NAND2X1 U763 (.Z(n495),
	.A(r_pad),
	.B(n526));
   NAND2X1 U764 (.Z(n526),
	.A(n390),
	.B(n216));
   AND2X1 U765 (.Z(n216),
	.A(N16),
	.B(n1289));
   NAND2X1 U766 (.Z(n820),
	.A(n527),
	.B(n528));
   NAND2X1 U767 (.Z(n528),
	.A(\RAM[14][0] ),
	.B(n1800));
   NAND2X1 U768 (.Z(n527),
	.A(n29),
	.B(n529));
   NAND3X1 U769 (.Z(n821),
	.A(n530),
	.B(r_pad),
	.C(n531));
   NAND2X1 U770 (.Z(n531),
	.A(wd[1]),
	.B(n529));
   NAND2X1 U771 (.Z(n530),
	.A(\RAM[14][1] ),
	.B(n1800));
   NAND3X1 U772 (.Z(n822),
	.A(n532),
	.B(r_pad),
	.C(n533));
   NAND2X1 U773 (.Z(n533),
	.A(wd[2]),
	.B(n529));
   NAND2X1 U774 (.Z(n532),
	.A(\RAM[14][2] ),
	.B(n1800));
   NAND3X1 U775 (.Z(n823),
	.A(n534),
	.B(r_pad),
	.C(n535));
   NAND2X1 U776 (.Z(n535),
	.A(wd[3]),
	.B(n529));
   NAND2X1 U777 (.Z(n534),
	.A(\RAM[14][3] ),
	.B(n1800));
   NAND3X1 U778 (.Z(n824),
	.A(n536),
	.B(r_pad),
	.C(n537));
   NAND2X1 U779 (.Z(n537),
	.A(wd[4]),
	.B(n529));
   NAND2X1 U780 (.Z(n536),
	.A(\RAM[14][4] ),
	.B(n1800));
   NAND3X1 U781 (.Z(n825),
	.A(n538),
	.B(r_pad),
	.C(n539));
   NAND2X1 U782 (.Z(n539),
	.A(wd[5]),
	.B(n529));
   NAND2X1 U783 (.Z(n538),
	.A(\RAM[14][5] ),
	.B(n1800));
   NAND3X1 U784 (.Z(n826),
	.A(n540),
	.B(r_pad),
	.C(n541));
   NAND2X1 U785 (.Z(n541),
	.A(wd[6]),
	.B(n529));
   NAND2X1 U786 (.Z(n540),
	.A(\RAM[14][6] ),
	.B(n1800));
   NAND3X1 U787 (.Z(n827),
	.A(n542),
	.B(r_pad),
	.C(n543));
   NAND2X1 U788 (.Z(n543),
	.A(wd[7]),
	.B(n529));
   NAND2X1 U789 (.Z(n542),
	.A(\RAM[14][7] ),
	.B(n1800));
   NAND3X1 U790 (.Z(n828),
	.A(n544),
	.B(r_pad),
	.C(n545));
   NAND2X1 U791 (.Z(n545),
	.A(wd[8]),
	.B(n529));
   NAND2X1 U792 (.Z(n544),
	.A(\RAM[14][8] ),
	.B(n1800));
   NAND3X1 U793 (.Z(n829),
	.A(n546),
	.B(r_pad),
	.C(n547));
   NAND2X1 U794 (.Z(n547),
	.A(wd[9]),
	.B(n529));
   NAND2X1 U795 (.Z(n546),
	.A(\RAM[14][9] ),
	.B(n1800));
   NAND3X1 U796 (.Z(n830),
	.A(n548),
	.B(r_pad),
	.C(n549));
   NAND2X1 U797 (.Z(n549),
	.A(wd[10]),
	.B(n529));
   NAND2X1 U798 (.Z(n548),
	.A(\RAM[14][10] ),
	.B(n1800));
   NAND3X1 U799 (.Z(n831),
	.A(n550),
	.B(r_pad),
	.C(n551));
   NAND2X1 U800 (.Z(n551),
	.A(wd[11]),
	.B(n529));
   NAND2X1 U801 (.Z(n550),
	.A(\RAM[14][11] ),
	.B(n1800));
   NAND2X1 U802 (.Z(n832),
	.A(n552),
	.B(n553));
   NAND2X1 U803 (.Z(n553),
	.A(\RAM[14][12] ),
	.B(n1800));
   NAND2X1 U804 (.Z(n552),
	.A(n66),
	.B(n529));
   NAND3X1 U805 (.Z(n833),
	.A(n554),
	.B(r_pad),
	.C(n555));
   NAND2X1 U806 (.Z(n555),
	.A(wd[13]),
	.B(n529));
   NAND2X1 U807 (.Z(n554),
	.A(\RAM[14][13] ),
	.B(n1800));
   NAND3X1 U808 (.Z(n834),
	.A(n556),
	.B(r_pad),
	.C(n557));
   NAND2X1 U809 (.Z(n557),
	.A(wd[14]),
	.B(n529));
   NAND2X1 U810 (.Z(n556),
	.A(\RAM[14][14] ),
	.B(n1800));
   NAND2X1 U811 (.Z(n835),
	.A(n558),
	.B(n559));
   NAND2X1 U812 (.Z(n559),
	.A(\RAM[14][15] ),
	.B(n1800));
   NAND2X1 U813 (.Z(n558),
	.A(n75),
	.B(n529));
   NAND2X1 U814 (.Z(n529),
	.A(r_pad),
	.B(n560));
   NAND2X1 U815 (.Z(n560),
	.A(n355),
	.B(n285));
   AND2X1 U816 (.Z(n355),
	.A(n561),
	.B(n1805));
   NAND2X1 U817 (.Z(n836),
	.A(n562),
	.B(n563));
   NAND2X1 U818 (.Z(n563),
	.A(\RAM[15][0] ),
	.B(n1796));
   NAND2X1 U819 (.Z(n562),
	.A(n29),
	.B(n564));
   AND2X1 U820 (.Z(n29),
	.A(wd[0]),
	.B(r_pad));
   NAND2X1 U821 (.Z(n837),
	.A(n565),
	.B(n566));
   NAND2X1 U822 (.Z(n566),
	.A(\RAM[15][1] ),
	.B(n1796));
   NAND2X1 U823 (.Z(n565),
	.A(n33),
	.B(n564));
   AND2X1 U824 (.Z(n33),
	.A(wd[1]),
	.B(r_pad));
   NAND2X1 U825 (.Z(n838),
	.A(n567),
	.B(n568));
   NAND2X1 U826 (.Z(n568),
	.A(\RAM[15][2] ),
	.B(n1796));
   NAND2X1 U827 (.Z(n567),
	.A(n36),
	.B(n564));
   AND2X1 U828 (.Z(n36),
	.A(wd[2]),
	.B(r_pad));
   NAND2X1 U829 (.Z(n839),
	.A(n569),
	.B(n570));
   NAND2X1 U830 (.Z(n570),
	.A(\RAM[15][3] ),
	.B(n1796));
   NAND2X1 U831 (.Z(n569),
	.A(n39),
	.B(n564));
   AND2X1 U832 (.Z(n39),
	.A(wd[3]),
	.B(r_pad));
   NAND2X1 U833 (.Z(n840),
	.A(n571),
	.B(n572));
   NAND2X1 U834 (.Z(n572),
	.A(\RAM[15][4] ),
	.B(n1796));
   NAND2X1 U835 (.Z(n571),
	.A(n42),
	.B(n564));
   AND2X1 U836 (.Z(n42),
	.A(wd[4]),
	.B(r_pad));
   NAND2X1 U837 (.Z(n841),
	.A(n573),
	.B(n574));
   NAND2X1 U838 (.Z(n574),
	.A(\RAM[15][5] ),
	.B(n1796));
   NAND2X1 U839 (.Z(n573),
	.A(n45),
	.B(n564));
   AND2X1 U840 (.Z(n45),
	.A(wd[5]),
	.B(r_pad));
   NAND2X1 U841 (.Z(n842),
	.A(n575),
	.B(n576));
   NAND2X1 U842 (.Z(n576),
	.A(\RAM[15][6] ),
	.B(n1796));
   NAND2X1 U843 (.Z(n575),
	.A(n48),
	.B(n564));
   AND2X1 U844 (.Z(n48),
	.A(wd[6]),
	.B(r_pad));
   NAND2X1 U845 (.Z(n843),
	.A(n577),
	.B(n578));
   NAND2X1 U846 (.Z(n578),
	.A(\RAM[15][7] ),
	.B(n1796));
   NAND2X1 U847 (.Z(n577),
	.A(n51),
	.B(n564));
   AND2X1 U848 (.Z(n51),
	.A(wd[7]),
	.B(r_pad));
   NAND2X1 U849 (.Z(n844),
	.A(n579),
	.B(n580));
   NAND2X1 U850 (.Z(n580),
	.A(\RAM[15][8] ),
	.B(n1796));
   NAND2X1 U851 (.Z(n579),
	.A(n54),
	.B(n564));
   AND2X1 U852 (.Z(n54),
	.A(wd[8]),
	.B(r_pad));
   NAND2X1 U853 (.Z(n845),
	.A(n581),
	.B(n582));
   NAND2X1 U854 (.Z(n582),
	.A(\RAM[15][9] ),
	.B(n1796));
   NAND2X1 U855 (.Z(n581),
	.A(n57),
	.B(n564));
   AND2X1 U856 (.Z(n57),
	.A(wd[9]),
	.B(r_pad));
   NAND2X1 U857 (.Z(n846),
	.A(n583),
	.B(n584));
   NAND2X1 U858 (.Z(n584),
	.A(\RAM[15][10] ),
	.B(n1796));
   NAND2X1 U859 (.Z(n583),
	.A(n60),
	.B(n564));
   AND2X1 U860 (.Z(n60),
	.A(wd[10]),
	.B(r_pad));
   NAND2X1 U861 (.Z(n847),
	.A(n585),
	.B(n586));
   NAND2X1 U862 (.Z(n586),
	.A(\RAM[15][11] ),
	.B(n1796));
   NAND2X1 U863 (.Z(n585),
	.A(n63),
	.B(n564));
   AND2X1 U864 (.Z(n63),
	.A(wd[11]),
	.B(r_pad));
   NAND2X1 U865 (.Z(n848),
	.A(n587),
	.B(n588));
   NAND2X1 U866 (.Z(n588),
	.A(\RAM[15][12] ),
	.B(n1796));
   NAND2X1 U867 (.Z(n587),
	.A(n66),
	.B(n564));
   AND2X1 U868 (.Z(n66),
	.A(wd[12]),
	.B(r_pad));
   NAND2X1 U869 (.Z(n849),
	.A(n589),
	.B(n590));
   NAND2X1 U870 (.Z(n590),
	.A(\RAM[15][13] ),
	.B(n1796));
   NAND2X1 U871 (.Z(n589),
	.A(n69),
	.B(n564));
   AND2X1 U872 (.Z(n69),
	.A(wd[13]),
	.B(r_pad));
   NAND2X1 U873 (.Z(n850),
	.A(n591),
	.B(n592));
   NAND2X1 U874 (.Z(n592),
	.A(\RAM[15][14] ),
	.B(n1796));
   NAND2X1 U875 (.Z(n591),
	.A(n72),
	.B(n564));
   AND2X1 U876 (.Z(n72),
	.A(wd[14]),
	.B(r_pad));
   NAND2X1 U877 (.Z(n851),
	.A(n593),
	.B(n594));
   NAND2X1 U878 (.Z(n594),
	.A(\RAM[15][15] ),
	.B(n1796));
   NAND2X1 U879 (.Z(n593),
	.A(n75),
	.B(n564));
   NAND2X1 U880 (.Z(n564),
	.A(r_pad),
	.B(n595));
   NAND2X1 U881 (.Z(n595),
	.A(n390),
	.B(n285));
   AND2X1 U882 (.Z(n285),
	.A(N16),
	.B(N15));
   AND2X1 U883 (.Z(n390),
	.A(n561),
	.B(N14));
   AND2X1 U884 (.Z(n561),
	.A(N17),
	.B(regwrite));
   AND2X1 U885 (.Z(n75),
	.A(wd[15]),
	.B(r_pad));
   INVX2 U3 (.Z(n1794),
	.A(n185));
   INVX2 U4 (.Z(n1788),
	.A(n30));
   INVX2 U5 (.Z(n1792),
	.A(n80));
   INVX2 U6 (.Z(n1795),
	.A(n115));
   INVX2 U7 (.Z(n1791),
	.A(n151));
   INVX2 U8 (.Z(n1790),
	.A(n219));
   INVX2 U9 (.Z(n1793),
	.A(n253));
   INVX2 U10 (.Z(n1789),
	.A(n289));
   INVX2 U11 (.Z(n1803),
	.A(n323));
   INVX2 U12 (.Z(n1799),
	.A(n358));
   INVX2 U13 (.Z(n1802),
	.A(n393));
   INVX2 U14 (.Z(n1798),
	.A(n427));
   INVX2 U15 (.Z(n1801),
	.A(n461));
   INVX2 U16 (.Z(n1797),
	.A(n495));
   INVX2 U17 (.Z(n1800),
	.A(n529));
   INVX2 U18 (.Z(n1796),
	.A(n564));
   INVX2 U19 (.Z(n1290),
	.A(N17));
   INVX2 U20 (.Z(n1786),
	.A(N18));
   INVX2 U21 (.Z(n1787),
	.A(N19));
   INVX2 U22 (.Z(n1767),
	.A(N21));
   NOR2X1 U24 (.Z(n6),
	.A(n1289),
	.B(N16));
   AND2X1 U25 (.Z(n1266),
	.A(n6),
	.B(n1805));
   NAND2X1 U886 (.Z(n5),
	.A(\RAM[10][0] ),
	.B(n1292));
   NOR2X1 U887 (.Z(n7),
	.A(N15),
	.B(N16));
   AND2X1 U888 (.Z(n1267),
	.A(n7),
	.B(n1805));
   NAND2X1 U889 (.Z(n4),
	.A(\RAM[8][0] ),
	.B(n1294));
   AND2X1 U890 (.Z(n8),
	.A(N16),
	.B(N15));
   AND2X1 U891 (.Z(n1268),
	.A(n8),
	.B(n1805));
   NAND2X1 U892 (.Z(n2),
	.A(\RAM[14][0] ),
	.B(n1296));
   AND2X1 U893 (.Z(n9),
	.A(N16),
	.B(n1289));
   AND2X1 U894 (.Z(n1269),
	.A(n9),
	.B(n1805));
   NAND2X1 U895 (.Z(n1),
	.A(\RAM[12][0] ),
	.B(n1298));
   AND2X1 U896 (.Z(n3),
	.A(n2),
	.B(n1));
   NAND3X1 U897 (.Z(n16),
	.A(n5),
	.B(n4),
	.C(n3));
   AND2X1 U898 (.Z(n1275),
	.A(n6),
	.B(N14));
   NAND2X1 U899 (.Z(n14),
	.A(\RAM[11][0] ),
	.B(n1300));
   AND2X1 U900 (.Z(n1276),
	.A(n7),
	.B(N14));
   NAND2X1 U901 (.Z(n13),
	.A(\RAM[9][0] ),
	.B(n1302));
   AND2X1 U902 (.Z(n1277),
	.A(N14),
	.B(n8));
   NAND2X1 U903 (.Z(n11),
	.A(\RAM[15][0] ),
	.B(n1304));
   AND2X1 U904 (.Z(n1278),
	.A(n9),
	.B(N14));
   NAND2X1 U905 (.Z(n10),
	.A(\RAM[13][0] ),
	.B(n1306));
   AND2X1 U906 (.Z(n12),
	.A(n11),
	.B(n10));
   NAND3X1 U907 (.Z(n15),
	.A(n14),
	.B(n13),
	.C(n12));
   NOR2X1 U908 (.Z(n17),
	.A(n16),
	.B(n15));
   NOR2X1 U909 (.Z(n860),
	.A(n1290),
	.B(n17));
   NAND2X1 U910 (.Z(n22),
	.A(\RAM[2][0] ),
	.B(n1291));
   NAND2X1 U911 (.Z(n21),
	.A(\RAM[0][0] ),
	.B(n1293));
   NAND2X1 U912 (.Z(n19),
	.A(\RAM[6][0] ),
	.B(n1295));
   NAND2X1 U913 (.Z(n18),
	.A(\RAM[4][0] ),
	.B(n1297));
   AND2X1 U914 (.Z(n20),
	.A(n19),
	.B(n18));
   NAND3X1 U915 (.Z(n857),
	.A(n22),
	.B(n21),
	.C(n20));
   NAND2X1 U916 (.Z(n855),
	.A(\RAM[3][0] ),
	.B(n1299));
   NAND2X1 U917 (.Z(n854),
	.A(\RAM[1][0] ),
	.B(n1301));
   NAND2X1 U918 (.Z(n852),
	.A(\RAM[7][0] ),
	.B(n1303));
   NAND2X1 U919 (.Z(n23),
	.A(\RAM[5][0] ),
	.B(n1305));
   AND2X1 U920 (.Z(n853),
	.A(n852),
	.B(n23));
   NAND3X1 U921 (.Z(n856),
	.A(n855),
	.B(n854),
	.C(n853));
   NOR2X1 U922 (.Z(n858),
	.A(n857),
	.B(n856));
   NOR2X1 U923 (.Z(n859),
	.A(N17),
	.B(n858));
   OR2X1 U924 (.Z(N117),
	.A(n860),
	.B(n859));
   NAND2X1 U925 (.Z(n865),
	.A(\RAM[10][1] ),
	.B(n1266));
   NAND2X1 U926 (.Z(n864),
	.A(\RAM[8][1] ),
	.B(n1267));
   NAND2X1 U927 (.Z(n862),
	.A(\RAM[14][1] ),
	.B(n1268));
   NAND2X1 U928 (.Z(n861),
	.A(\RAM[12][1] ),
	.B(n1269));
   AND2X1 U929 (.Z(n863),
	.A(n862),
	.B(n861));
   NAND3X1 U930 (.Z(n872),
	.A(n865),
	.B(n864),
	.C(n863));
   NAND2X1 U931 (.Z(n870),
	.A(\RAM[11][1] ),
	.B(n1275));
   NAND2X1 U932 (.Z(n869),
	.A(\RAM[9][1] ),
	.B(n1276));
   NAND2X1 U933 (.Z(n867),
	.A(\RAM[15][1] ),
	.B(n1277));
   NAND2X1 U934 (.Z(n866),
	.A(\RAM[13][1] ),
	.B(n1278));
   AND2X1 U935 (.Z(n868),
	.A(n867),
	.B(n866));
   NAND3X1 U936 (.Z(n871),
	.A(n870),
	.B(n869),
	.C(n868));
   NOR2X1 U937 (.Z(n873),
	.A(n872),
	.B(n871));
   NOR2X1 U938 (.Z(n888),
	.A(n1290),
	.B(n873));
   NAND2X1 U939 (.Z(n878),
	.A(\RAM[2][1] ),
	.B(n1292));
   NAND2X1 U940 (.Z(n877),
	.A(\RAM[0][1] ),
	.B(n1294));
   NAND2X1 U941 (.Z(n875),
	.A(\RAM[6][1] ),
	.B(n1296));
   NAND2X1 U942 (.Z(n874),
	.A(\RAM[4][1] ),
	.B(n1298));
   AND2X1 U943 (.Z(n876),
	.A(n875),
	.B(n874));
   NAND3X1 U944 (.Z(n885),
	.A(n878),
	.B(n877),
	.C(n876));
   NAND2X1 U945 (.Z(n883),
	.A(\RAM[3][1] ),
	.B(n1300));
   NAND2X1 U946 (.Z(n882),
	.A(\RAM[1][1] ),
	.B(n1302));
   NAND2X1 U947 (.Z(n880),
	.A(\RAM[7][1] ),
	.B(n1304));
   NAND2X1 U948 (.Z(n879),
	.A(\RAM[5][1] ),
	.B(n1306));
   AND2X1 U949 (.Z(n881),
	.A(n880),
	.B(n879));
   NAND3X1 U950 (.Z(n884),
	.A(n883),
	.B(n882),
	.C(n881));
   NOR2X1 U951 (.Z(n886),
	.A(n885),
	.B(n884));
   NOR2X1 U952 (.Z(n887),
	.A(N17),
	.B(n886));
   OR2X1 U953 (.Z(N116),
	.A(n888),
	.B(n887));
   NAND2X1 U954 (.Z(n893),
	.A(\RAM[10][2] ),
	.B(n1291));
   NAND2X1 U955 (.Z(n892),
	.A(\RAM[8][2] ),
	.B(n1293));
   NAND2X1 U956 (.Z(n890),
	.A(\RAM[14][2] ),
	.B(n1295));
   NAND2X1 U957 (.Z(n889),
	.A(\RAM[12][2] ),
	.B(n1297));
   AND2X1 U958 (.Z(n891),
	.A(n890),
	.B(n889));
   NAND3X1 U959 (.Z(n900),
	.A(n893),
	.B(n892),
	.C(n891));
   NAND2X1 U960 (.Z(n898),
	.A(\RAM[11][2] ),
	.B(n1299));
   NAND2X1 U961 (.Z(n897),
	.A(\RAM[9][2] ),
	.B(n1301));
   NAND2X1 U962 (.Z(n895),
	.A(\RAM[15][2] ),
	.B(n1303));
   NAND2X1 U963 (.Z(n894),
	.A(\RAM[13][2] ),
	.B(n1305));
   AND2X1 U964 (.Z(n896),
	.A(n895),
	.B(n894));
   NAND3X1 U965 (.Z(n899),
	.A(n898),
	.B(n897),
	.C(n896));
   NOR2X1 U966 (.Z(n901),
	.A(n900),
	.B(n899));
   NOR2X1 U967 (.Z(n916),
	.A(n1290),
	.B(n901));
   NAND2X1 U968 (.Z(n906),
	.A(\RAM[2][2] ),
	.B(n1266));
   NAND2X1 U969 (.Z(n905),
	.A(\RAM[0][2] ),
	.B(n1267));
   NAND2X1 U970 (.Z(n903),
	.A(\RAM[6][2] ),
	.B(n1268));
   NAND2X1 U971 (.Z(n902),
	.A(\RAM[4][2] ),
	.B(n1269));
   AND2X1 U972 (.Z(n904),
	.A(n903),
	.B(n902));
   NAND3X1 U973 (.Z(n913),
	.A(n906),
	.B(n905),
	.C(n904));
   NAND2X1 U974 (.Z(n911),
	.A(\RAM[3][2] ),
	.B(n1275));
   NAND2X1 U975 (.Z(n910),
	.A(\RAM[1][2] ),
	.B(n1276));
   NAND2X1 U976 (.Z(n908),
	.A(\RAM[7][2] ),
	.B(n1277));
   NAND2X1 U977 (.Z(n907),
	.A(\RAM[5][2] ),
	.B(n1278));
   AND2X1 U978 (.Z(n909),
	.A(n908),
	.B(n907));
   NAND3X1 U979 (.Z(n912),
	.A(n911),
	.B(n910),
	.C(n909));
   NOR2X1 U980 (.Z(n914),
	.A(n913),
	.B(n912));
   NOR2X1 U981 (.Z(n915),
	.A(N17),
	.B(n914));
   OR2X1 U982 (.Z(N115),
	.A(n916),
	.B(n915));
   NAND2X1 U983 (.Z(n921),
	.A(\RAM[10][3] ),
	.B(n1292));
   NAND2X1 U984 (.Z(n920),
	.A(\RAM[8][3] ),
	.B(n1294));
   NAND2X1 U985 (.Z(n918),
	.A(\RAM[14][3] ),
	.B(n1296));
   NAND2X1 U986 (.Z(n917),
	.A(\RAM[12][3] ),
	.B(n1298));
   AND2X1 U987 (.Z(n919),
	.A(n918),
	.B(n917));
   NAND3X1 U988 (.Z(n928),
	.A(n921),
	.B(n920),
	.C(n919));
   NAND2X1 U989 (.Z(n926),
	.A(\RAM[11][3] ),
	.B(n1300));
   NAND2X1 U990 (.Z(n925),
	.A(\RAM[9][3] ),
	.B(n1302));
   NAND2X1 U991 (.Z(n923),
	.A(\RAM[15][3] ),
	.B(n1304));
   NAND2X1 U992 (.Z(n922),
	.A(\RAM[13][3] ),
	.B(n1306));
   AND2X1 U993 (.Z(n924),
	.A(n923),
	.B(n922));
   NAND3X1 U994 (.Z(n927),
	.A(n926),
	.B(n925),
	.C(n924));
   NOR2X1 U995 (.Z(n929),
	.A(n928),
	.B(n927));
   NOR2X1 U996 (.Z(n944),
	.A(n1290),
	.B(n929));
   NAND2X1 U997 (.Z(n934),
	.A(\RAM[2][3] ),
	.B(n1291));
   NAND2X1 U998 (.Z(n933),
	.A(\RAM[0][3] ),
	.B(n1293));
   NAND2X1 U999 (.Z(n931),
	.A(\RAM[6][3] ),
	.B(n1295));
   NAND2X1 U1000 (.Z(n930),
	.A(\RAM[4][3] ),
	.B(n1297));
   AND2X1 U1001 (.Z(n932),
	.A(n931),
	.B(n930));
   NAND3X1 U1002 (.Z(n941),
	.A(n934),
	.B(n933),
	.C(n932));
   NAND2X1 U1003 (.Z(n939),
	.A(\RAM[3][3] ),
	.B(n1299));
   NAND2X1 U1004 (.Z(n938),
	.A(\RAM[1][3] ),
	.B(n1301));
   NAND2X1 U1005 (.Z(n936),
	.A(\RAM[7][3] ),
	.B(n1303));
   NAND2X1 U1006 (.Z(n935),
	.A(\RAM[5][3] ),
	.B(n1305));
   AND2X1 U1007 (.Z(n937),
	.A(n936),
	.B(n935));
   NAND3X1 U1008 (.Z(n940),
	.A(n939),
	.B(n938),
	.C(n937));
   NOR2X1 U1009 (.Z(n942),
	.A(n941),
	.B(n940));
   NOR2X1 U1010 (.Z(n943),
	.A(N17),
	.B(n942));
   OR2X1 U1011 (.Z(N114),
	.A(n944),
	.B(n943));
   NAND2X1 U1012 (.Z(n949),
	.A(\RAM[10][4] ),
	.B(n1266));
   NAND2X1 U1013 (.Z(n948),
	.A(\RAM[8][4] ),
	.B(n1267));
   NAND2X1 U1014 (.Z(n946),
	.A(\RAM[14][4] ),
	.B(n1268));
   NAND2X1 U1015 (.Z(n945),
	.A(\RAM[12][4] ),
	.B(n1269));
   AND2X1 U1016 (.Z(n947),
	.A(n946),
	.B(n945));
   NAND3X1 U1017 (.Z(n956),
	.A(n949),
	.B(n948),
	.C(n947));
   NAND2X1 U1018 (.Z(n954),
	.A(\RAM[11][4] ),
	.B(n1275));
   NAND2X1 U1019 (.Z(n953),
	.A(\RAM[9][4] ),
	.B(n1276));
   NAND2X1 U1020 (.Z(n951),
	.A(\RAM[15][4] ),
	.B(n1277));
   NAND2X1 U1021 (.Z(n950),
	.A(\RAM[13][4] ),
	.B(n1278));
   AND2X1 U1022 (.Z(n952),
	.A(n951),
	.B(n950));
   NAND3X1 U1023 (.Z(n955),
	.A(n954),
	.B(n953),
	.C(n952));
   NOR2X1 U1024 (.Z(n957),
	.A(n956),
	.B(n955));
   NOR2X1 U1025 (.Z(n972),
	.A(n1290),
	.B(n957));
   NAND2X1 U1026 (.Z(n962),
	.A(\RAM[2][4] ),
	.B(n1292));
   NAND2X1 U1027 (.Z(n961),
	.A(\RAM[0][4] ),
	.B(n1294));
   NAND2X1 U1028 (.Z(n959),
	.A(\RAM[6][4] ),
	.B(n1296));
   NAND2X1 U1029 (.Z(n958),
	.A(\RAM[4][4] ),
	.B(n1298));
   AND2X1 U1030 (.Z(n960),
	.A(n959),
	.B(n958));
   NAND3X1 U1031 (.Z(n969),
	.A(n962),
	.B(n961),
	.C(n960));
   NAND2X1 U1032 (.Z(n967),
	.A(\RAM[3][4] ),
	.B(n1300));
   NAND2X1 U1033 (.Z(n966),
	.A(\RAM[1][4] ),
	.B(n1302));
   NAND2X1 U1034 (.Z(n964),
	.A(\RAM[7][4] ),
	.B(n1304));
   NAND2X1 U1035 (.Z(n963),
	.A(\RAM[5][4] ),
	.B(n1306));
   AND2X1 U1036 (.Z(n965),
	.A(n964),
	.B(n963));
   NAND3X1 U1037 (.Z(n968),
	.A(n967),
	.B(n966),
	.C(n965));
   NOR2X1 U1038 (.Z(n970),
	.A(n969),
	.B(n968));
   NOR2X1 U1039 (.Z(n971),
	.A(N17),
	.B(n970));
   OR2X1 U1040 (.Z(N113),
	.A(n972),
	.B(n971));
   NAND2X1 U1041 (.Z(n977),
	.A(\RAM[10][5] ),
	.B(n1291));
   NAND2X1 U1042 (.Z(n976),
	.A(\RAM[8][5] ),
	.B(n1293));
   NAND2X1 U1043 (.Z(n974),
	.A(\RAM[14][5] ),
	.B(n1295));
   NAND2X1 U1044 (.Z(n973),
	.A(\RAM[12][5] ),
	.B(n1297));
   AND2X1 U1045 (.Z(n975),
	.A(n974),
	.B(n973));
   NAND3X1 U1046 (.Z(n984),
	.A(n977),
	.B(n976),
	.C(n975));
   NAND2X1 U1047 (.Z(n982),
	.A(\RAM[11][5] ),
	.B(n1299));
   NAND2X1 U1048 (.Z(n981),
	.A(\RAM[9][5] ),
	.B(n1301));
   NAND2X1 U1049 (.Z(n979),
	.A(\RAM[15][5] ),
	.B(n1303));
   NAND2X1 U1050 (.Z(n978),
	.A(\RAM[13][5] ),
	.B(n1305));
   AND2X1 U1051 (.Z(n980),
	.A(n979),
	.B(n978));
   NAND3X1 U1052 (.Z(n983),
	.A(n982),
	.B(n981),
	.C(n980));
   NOR2X1 U1053 (.Z(n985),
	.A(n984),
	.B(n983));
   NOR2X1 U1054 (.Z(n1000),
	.A(n1290),
	.B(n985));
   NAND2X1 U1055 (.Z(n990),
	.A(\RAM[2][5] ),
	.B(n1266));
   NAND2X1 U1056 (.Z(n989),
	.A(\RAM[0][5] ),
	.B(n1267));
   NAND2X1 U1057 (.Z(n987),
	.A(\RAM[6][5] ),
	.B(n1268));
   NAND2X1 U1058 (.Z(n986),
	.A(\RAM[4][5] ),
	.B(n1269));
   AND2X1 U1059 (.Z(n988),
	.A(n987),
	.B(n986));
   NAND3X1 U1060 (.Z(n997),
	.A(n990),
	.B(n989),
	.C(n988));
   NAND2X1 U1061 (.Z(n995),
	.A(\RAM[3][5] ),
	.B(n1275));
   NAND2X1 U1062 (.Z(n994),
	.A(\RAM[1][5] ),
	.B(n1276));
   NAND2X1 U1063 (.Z(n992),
	.A(\RAM[7][5] ),
	.B(n1277));
   NAND2X1 U1064 (.Z(n991),
	.A(\RAM[5][5] ),
	.B(n1278));
   AND2X1 U1065 (.Z(n993),
	.A(n992),
	.B(n991));
   NAND3X1 U1066 (.Z(n996),
	.A(n995),
	.B(n994),
	.C(n993));
   NOR2X1 U1067 (.Z(n998),
	.A(n997),
	.B(n996));
   NOR2X1 U1068 (.Z(n999),
	.A(N17),
	.B(n998));
   OR2X1 U1069 (.Z(N112),
	.A(n1000),
	.B(n999));
   NAND2X1 U1070 (.Z(n1005),
	.A(\RAM[10][6] ),
	.B(n1292));
   NAND2X1 U1071 (.Z(n1004),
	.A(\RAM[8][6] ),
	.B(n1294));
   NAND2X1 U1072 (.Z(n1002),
	.A(\RAM[14][6] ),
	.B(n1296));
   NAND2X1 U1073 (.Z(n1001),
	.A(\RAM[12][6] ),
	.B(n1298));
   AND2X1 U1074 (.Z(n1003),
	.A(n1002),
	.B(n1001));
   NAND3X1 U1075 (.Z(n1012),
	.A(n1005),
	.B(n1004),
	.C(n1003));
   NAND2X1 U1076 (.Z(n1010),
	.A(\RAM[11][6] ),
	.B(n1300));
   NAND2X1 U1077 (.Z(n1009),
	.A(\RAM[9][6] ),
	.B(n1302));
   NAND2X1 U1078 (.Z(n1007),
	.A(\RAM[15][6] ),
	.B(n1304));
   NAND2X1 U1079 (.Z(n1006),
	.A(\RAM[13][6] ),
	.B(n1306));
   AND2X1 U1080 (.Z(n1008),
	.A(n1007),
	.B(n1006));
   NAND3X1 U1081 (.Z(n1011),
	.A(n1010),
	.B(n1009),
	.C(n1008));
   NOR2X1 U1082 (.Z(n1013),
	.A(n1012),
	.B(n1011));
   NOR2X1 U1083 (.Z(n1028),
	.A(n1290),
	.B(n1013));
   NAND2X1 U1084 (.Z(n1018),
	.A(\RAM[2][6] ),
	.B(n1291));
   NAND2X1 U1085 (.Z(n1017),
	.A(\RAM[0][6] ),
	.B(n1293));
   NAND2X1 U1086 (.Z(n1015),
	.A(\RAM[6][6] ),
	.B(n1295));
   NAND2X1 U1087 (.Z(n1014),
	.A(\RAM[4][6] ),
	.B(n1297));
   AND2X1 U1088 (.Z(n1016),
	.A(n1015),
	.B(n1014));
   NAND3X1 U1089 (.Z(n1025),
	.A(n1018),
	.B(n1017),
	.C(n1016));
   NAND2X1 U1090 (.Z(n1023),
	.A(\RAM[3][6] ),
	.B(n1299));
   NAND2X1 U1091 (.Z(n1022),
	.A(\RAM[1][6] ),
	.B(n1301));
   NAND2X1 U1092 (.Z(n1020),
	.A(\RAM[7][6] ),
	.B(n1303));
   NAND2X1 U1093 (.Z(n1019),
	.A(\RAM[5][6] ),
	.B(n1305));
   AND2X1 U1094 (.Z(n1021),
	.A(n1020),
	.B(n1019));
   NAND3X1 U1095 (.Z(n1024),
	.A(n1023),
	.B(n1022),
	.C(n1021));
   NOR2X1 U1096 (.Z(n1026),
	.A(n1025),
	.B(n1024));
   NOR2X1 U1097 (.Z(n1027),
	.A(N17),
	.B(n1026));
   OR2X1 U1098 (.Z(N111),
	.A(n1028),
	.B(n1027));
   NAND2X1 U1099 (.Z(n1033),
	.A(\RAM[10][7] ),
	.B(n1266));
   NAND2X1 U1100 (.Z(n1032),
	.A(\RAM[8][7] ),
	.B(n1267));
   NAND2X1 U1101 (.Z(n1030),
	.A(\RAM[14][7] ),
	.B(n1268));
   NAND2X1 U1102 (.Z(n1029),
	.A(\RAM[12][7] ),
	.B(n1269));
   AND2X1 U1103 (.Z(n1031),
	.A(n1030),
	.B(n1029));
   NAND3X1 U1104 (.Z(n1040),
	.A(n1033),
	.B(n1032),
	.C(n1031));
   NAND2X1 U1105 (.Z(n1038),
	.A(\RAM[11][7] ),
	.B(n1275));
   NAND2X1 U1106 (.Z(n1037),
	.A(\RAM[9][7] ),
	.B(n1276));
   NAND2X1 U1107 (.Z(n1035),
	.A(\RAM[15][7] ),
	.B(n1277));
   NAND2X1 U1108 (.Z(n1034),
	.A(\RAM[13][7] ),
	.B(n1278));
   AND2X1 U1109 (.Z(n1036),
	.A(n1035),
	.B(n1034));
   NAND3X1 U1110 (.Z(n1039),
	.A(n1038),
	.B(n1037),
	.C(n1036));
   NOR2X1 U1111 (.Z(n1041),
	.A(n1040),
	.B(n1039));
   NOR2X1 U1112 (.Z(n1056),
	.A(n1290),
	.B(n1041));
   NAND2X1 U1113 (.Z(n1046),
	.A(\RAM[2][7] ),
	.B(n1292));
   NAND2X1 U1114 (.Z(n1045),
	.A(\RAM[0][7] ),
	.B(n1294));
   NAND2X1 U1115 (.Z(n1043),
	.A(\RAM[6][7] ),
	.B(n1296));
   NAND2X1 U1116 (.Z(n1042),
	.A(\RAM[4][7] ),
	.B(n1298));
   AND2X1 U1117 (.Z(n1044),
	.A(n1043),
	.B(n1042));
   NAND3X1 U1118 (.Z(n1053),
	.A(n1046),
	.B(n1045),
	.C(n1044));
   NAND2X1 U1119 (.Z(n1051),
	.A(\RAM[3][7] ),
	.B(n1300));
   NAND2X1 U1120 (.Z(n1050),
	.A(\RAM[1][7] ),
	.B(n1302));
   NAND2X1 U1121 (.Z(n1048),
	.A(\RAM[7][7] ),
	.B(n1304));
   NAND2X1 U1122 (.Z(n1047),
	.A(\RAM[5][7] ),
	.B(n1306));
   AND2X1 U1123 (.Z(n1049),
	.A(n1048),
	.B(n1047));
   NAND3X1 U1124 (.Z(n1052),
	.A(n1051),
	.B(n1050),
	.C(n1049));
   NOR2X1 U1125 (.Z(n1054),
	.A(n1053),
	.B(n1052));
   NOR2X1 U1126 (.Z(n1055),
	.A(N17),
	.B(n1054));
   OR2X1 U1127 (.Z(N110),
	.A(n1056),
	.B(n1055));
   NAND2X1 U1128 (.Z(n1061),
	.A(\RAM[10][8] ),
	.B(n1291));
   NAND2X1 U1129 (.Z(n1060),
	.A(\RAM[8][8] ),
	.B(n1293));
   NAND2X1 U1130 (.Z(n1058),
	.A(\RAM[14][8] ),
	.B(n1295));
   NAND2X1 U1131 (.Z(n1057),
	.A(\RAM[12][8] ),
	.B(n1297));
   AND2X1 U1132 (.Z(n1059),
	.A(n1058),
	.B(n1057));
   NAND3X1 U1133 (.Z(n1068),
	.A(n1061),
	.B(n1060),
	.C(n1059));
   NAND2X1 U1134 (.Z(n1066),
	.A(\RAM[11][8] ),
	.B(n1299));
   NAND2X1 U1135 (.Z(n1065),
	.A(\RAM[9][8] ),
	.B(n1301));
   NAND2X1 U1136 (.Z(n1063),
	.A(\RAM[15][8] ),
	.B(n1303));
   NAND2X1 U1137 (.Z(n1062),
	.A(\RAM[13][8] ),
	.B(n1305));
   AND2X1 U1138 (.Z(n1064),
	.A(n1063),
	.B(n1062));
   NAND3X1 U1139 (.Z(n1067),
	.A(n1066),
	.B(n1065),
	.C(n1064));
   NOR2X1 U1140 (.Z(n1069),
	.A(n1068),
	.B(n1067));
   NOR2X1 U1141 (.Z(n1084),
	.A(n1290),
	.B(n1069));
   NAND2X1 U1142 (.Z(n1074),
	.A(\RAM[2][8] ),
	.B(n1266));
   NAND2X1 U1143 (.Z(n1073),
	.A(\RAM[0][8] ),
	.B(n1267));
   NAND2X1 U1144 (.Z(n1071),
	.A(\RAM[6][8] ),
	.B(n1268));
   NAND2X1 U1145 (.Z(n1070),
	.A(\RAM[4][8] ),
	.B(n1269));
   AND2X1 U1146 (.Z(n1072),
	.A(n1071),
	.B(n1070));
   NAND3X1 U1147 (.Z(n1081),
	.A(n1074),
	.B(n1073),
	.C(n1072));
   NAND2X1 U1148 (.Z(n1079),
	.A(\RAM[3][8] ),
	.B(n1275));
   NAND2X1 U1149 (.Z(n1078),
	.A(\RAM[1][8] ),
	.B(n1276));
   NAND2X1 U1150 (.Z(n1076),
	.A(\RAM[7][8] ),
	.B(n1277));
   NAND2X1 U1151 (.Z(n1075),
	.A(\RAM[5][8] ),
	.B(n1278));
   AND2X1 U1152 (.Z(n1077),
	.A(n1076),
	.B(n1075));
   NAND3X1 U1153 (.Z(n1080),
	.A(n1079),
	.B(n1078),
	.C(n1077));
   NOR2X1 U1154 (.Z(n1082),
	.A(n1081),
	.B(n1080));
   NOR2X1 U1155 (.Z(n1083),
	.A(N17),
	.B(n1082));
   OR2X1 U1156 (.Z(N109),
	.A(n1084),
	.B(n1083));
   NAND2X1 U1157 (.Z(n1089),
	.A(\RAM[10][9] ),
	.B(n1292));
   NAND2X1 U1158 (.Z(n1088),
	.A(\RAM[8][9] ),
	.B(n1294));
   NAND2X1 U1159 (.Z(n1086),
	.A(\RAM[14][9] ),
	.B(n1296));
   NAND2X1 U1160 (.Z(n1085),
	.A(\RAM[12][9] ),
	.B(n1298));
   AND2X1 U1161 (.Z(n1087),
	.A(n1086),
	.B(n1085));
   NAND3X1 U1162 (.Z(n1096),
	.A(n1089),
	.B(n1088),
	.C(n1087));
   NAND2X1 U1163 (.Z(n1094),
	.A(\RAM[11][9] ),
	.B(n1300));
   NAND2X1 U1164 (.Z(n1093),
	.A(\RAM[9][9] ),
	.B(n1302));
   NAND2X1 U1165 (.Z(n1091),
	.A(\RAM[15][9] ),
	.B(n1304));
   NAND2X1 U1166 (.Z(n1090),
	.A(\RAM[13][9] ),
	.B(n1306));
   AND2X1 U1167 (.Z(n1092),
	.A(n1091),
	.B(n1090));
   NAND3X1 U1168 (.Z(n1095),
	.A(n1094),
	.B(n1093),
	.C(n1092));
   NOR2X1 U1169 (.Z(n1097),
	.A(n1096),
	.B(n1095));
   NOR2X1 U1170 (.Z(n1112),
	.A(n1290),
	.B(n1097));
   NAND2X1 U1171 (.Z(n1102),
	.A(\RAM[2][9] ),
	.B(n1291));
   NAND2X1 U1172 (.Z(n1101),
	.A(\RAM[0][9] ),
	.B(n1293));
   NAND2X1 U1173 (.Z(n1099),
	.A(\RAM[6][9] ),
	.B(n1295));
   NAND2X1 U1174 (.Z(n1098),
	.A(\RAM[4][9] ),
	.B(n1297));
   AND2X1 U1175 (.Z(n1100),
	.A(n1099),
	.B(n1098));
   NAND3X1 U1176 (.Z(n1109),
	.A(n1102),
	.B(n1101),
	.C(n1100));
   NAND2X1 U1177 (.Z(n1107),
	.A(\RAM[3][9] ),
	.B(n1299));
   NAND2X1 U1178 (.Z(n1106),
	.A(\RAM[1][9] ),
	.B(n1301));
   NAND2X1 U1179 (.Z(n1104),
	.A(\RAM[7][9] ),
	.B(n1303));
   NAND2X1 U1180 (.Z(n1103),
	.A(\RAM[5][9] ),
	.B(n1305));
   AND2X1 U1181 (.Z(n1105),
	.A(n1104),
	.B(n1103));
   NAND3X1 U1182 (.Z(n1108),
	.A(n1107),
	.B(n1106),
	.C(n1105));
   NOR2X1 U1183 (.Z(n1110),
	.A(n1109),
	.B(n1108));
   NOR2X1 U1184 (.Z(n1111),
	.A(N17),
	.B(n1110));
   OR2X1 U1185 (.Z(N108),
	.A(n1112),
	.B(n1111));
   NAND2X1 U1186 (.Z(n1117),
	.A(\RAM[10][10] ),
	.B(n1266));
   NAND2X1 U1187 (.Z(n1116),
	.A(\RAM[8][10] ),
	.B(n1267));
   NAND2X1 U1188 (.Z(n1114),
	.A(\RAM[14][10] ),
	.B(n1268));
   NAND2X1 U1189 (.Z(n1113),
	.A(\RAM[12][10] ),
	.B(n1269));
   AND2X1 U1190 (.Z(n1115),
	.A(n1114),
	.B(n1113));
   NAND3X1 U1191 (.Z(n1124),
	.A(n1117),
	.B(n1116),
	.C(n1115));
   NAND2X1 U1192 (.Z(n1122),
	.A(\RAM[11][10] ),
	.B(n1275));
   NAND2X1 U1193 (.Z(n1121),
	.A(\RAM[9][10] ),
	.B(n1276));
   NAND2X1 U1194 (.Z(n1119),
	.A(\RAM[15][10] ),
	.B(n1277));
   NAND2X1 U1195 (.Z(n1118),
	.A(\RAM[13][10] ),
	.B(n1278));
   AND2X1 U1196 (.Z(n1120),
	.A(n1119),
	.B(n1118));
   NAND3X1 U1197 (.Z(n1123),
	.A(n1122),
	.B(n1121),
	.C(n1120));
   NOR2X1 U1198 (.Z(n1125),
	.A(n1124),
	.B(n1123));
   NOR2X1 U1199 (.Z(n1140),
	.A(n1290),
	.B(n1125));
   NAND2X1 U1200 (.Z(n1130),
	.A(\RAM[2][10] ),
	.B(n1292));
   NAND2X1 U1201 (.Z(n1129),
	.A(\RAM[0][10] ),
	.B(n1294));
   NAND2X1 U1202 (.Z(n1127),
	.A(\RAM[6][10] ),
	.B(n1296));
   NAND2X1 U1203 (.Z(n1126),
	.A(\RAM[4][10] ),
	.B(n1298));
   AND2X1 U1204 (.Z(n1128),
	.A(n1127),
	.B(n1126));
   NAND3X1 U1205 (.Z(n1137),
	.A(n1130),
	.B(n1129),
	.C(n1128));
   NAND2X1 U1206 (.Z(n1135),
	.A(\RAM[3][10] ),
	.B(n1300));
   NAND2X1 U1207 (.Z(n1134),
	.A(\RAM[1][10] ),
	.B(n1302));
   NAND2X1 U1208 (.Z(n1132),
	.A(\RAM[7][10] ),
	.B(n1304));
   NAND2X1 U1209 (.Z(n1131),
	.A(\RAM[5][10] ),
	.B(n1306));
   AND2X1 U1210 (.Z(n1133),
	.A(n1132),
	.B(n1131));
   NAND3X1 U1211 (.Z(n1136),
	.A(n1135),
	.B(n1134),
	.C(n1133));
   NOR2X1 U1212 (.Z(n1138),
	.A(n1137),
	.B(n1136));
   NOR2X1 U1213 (.Z(n1139),
	.A(N17),
	.B(n1138));
   OR2X1 U1214 (.Z(N107),
	.A(n1140),
	.B(n1139));
   NAND2X1 U1215 (.Z(n1145),
	.A(\RAM[10][11] ),
	.B(n1291));
   NAND2X1 U1216 (.Z(n1144),
	.A(\RAM[8][11] ),
	.B(n1293));
   NAND2X1 U1217 (.Z(n1142),
	.A(\RAM[14][11] ),
	.B(n1295));
   NAND2X1 U1218 (.Z(n1141),
	.A(\RAM[12][11] ),
	.B(n1297));
   AND2X1 U1219 (.Z(n1143),
	.A(n1142),
	.B(n1141));
   NAND3X1 U1220 (.Z(n1152),
	.A(n1145),
	.B(n1144),
	.C(n1143));
   NAND2X1 U1221 (.Z(n1150),
	.A(\RAM[11][11] ),
	.B(n1299));
   NAND2X1 U1222 (.Z(n1149),
	.A(\RAM[9][11] ),
	.B(n1301));
   NAND2X1 U1223 (.Z(n1147),
	.A(\RAM[15][11] ),
	.B(n1303));
   NAND2X1 U1224 (.Z(n1146),
	.A(\RAM[13][11] ),
	.B(n1305));
   AND2X1 U1225 (.Z(n1148),
	.A(n1147),
	.B(n1146));
   NAND3X1 U1226 (.Z(n1151),
	.A(n1150),
	.B(n1149),
	.C(n1148));
   NOR2X1 U1227 (.Z(n1153),
	.A(n1152),
	.B(n1151));
   NOR2X1 U1228 (.Z(n1168),
	.A(n1290),
	.B(n1153));
   NAND2X1 U1229 (.Z(n1158),
	.A(\RAM[2][11] ),
	.B(n1266));
   NAND2X1 U1230 (.Z(n1157),
	.A(\RAM[0][11] ),
	.B(n1267));
   NAND2X1 U1231 (.Z(n1155),
	.A(\RAM[6][11] ),
	.B(n1268));
   NAND2X1 U1232 (.Z(n1154),
	.A(\RAM[4][11] ),
	.B(n1269));
   AND2X1 U1233 (.Z(n1156),
	.A(n1155),
	.B(n1154));
   NAND3X1 U1234 (.Z(n1165),
	.A(n1158),
	.B(n1157),
	.C(n1156));
   NAND2X1 U1235 (.Z(n1163),
	.A(\RAM[3][11] ),
	.B(n1275));
   NAND2X1 U1236 (.Z(n1162),
	.A(\RAM[1][11] ),
	.B(n1276));
   NAND2X1 U1237 (.Z(n1160),
	.A(\RAM[7][11] ),
	.B(n1277));
   NAND2X1 U1238 (.Z(n1159),
	.A(\RAM[5][11] ),
	.B(n1278));
   AND2X1 U1239 (.Z(n1161),
	.A(n1160),
	.B(n1159));
   NAND3X1 U1240 (.Z(n1164),
	.A(n1163),
	.B(n1162),
	.C(n1161));
   NOR2X1 U1241 (.Z(n1166),
	.A(n1165),
	.B(n1164));
   NOR2X1 U1242 (.Z(n1167),
	.A(N17),
	.B(n1166));
   OR2X1 U1243 (.Z(N106),
	.A(n1168),
	.B(n1167));
   NAND2X1 U1244 (.Z(n1173),
	.A(\RAM[10][12] ),
	.B(n1292));
   NAND2X1 U1245 (.Z(n1172),
	.A(\RAM[8][12] ),
	.B(n1294));
   NAND2X1 U1246 (.Z(n1170),
	.A(\RAM[14][12] ),
	.B(n1296));
   NAND2X1 U1247 (.Z(n1169),
	.A(\RAM[12][12] ),
	.B(n1298));
   AND2X1 U1248 (.Z(n1171),
	.A(n1170),
	.B(n1169));
   NAND3X1 U1249 (.Z(n1180),
	.A(n1173),
	.B(n1172),
	.C(n1171));
   NAND2X1 U1250 (.Z(n1178),
	.A(\RAM[11][12] ),
	.B(n1300));
   NAND2X1 U1251 (.Z(n1177),
	.A(\RAM[9][12] ),
	.B(n1302));
   NAND2X1 U1252 (.Z(n1175),
	.A(\RAM[15][12] ),
	.B(n1304));
   NAND2X1 U1253 (.Z(n1174),
	.A(\RAM[13][12] ),
	.B(n1306));
   AND2X1 U1254 (.Z(n1176),
	.A(n1175),
	.B(n1174));
   NAND3X1 U1255 (.Z(n1179),
	.A(n1178),
	.B(n1177),
	.C(n1176));
   NOR2X1 U1256 (.Z(n1181),
	.A(n1180),
	.B(n1179));
   NOR2X1 U1257 (.Z(n1196),
	.A(n1290),
	.B(n1181));
   NAND2X1 U1258 (.Z(n1186),
	.A(\RAM[2][12] ),
	.B(n1291));
   NAND2X1 U1259 (.Z(n1185),
	.A(\RAM[0][12] ),
	.B(n1293));
   NAND2X1 U1260 (.Z(n1183),
	.A(\RAM[6][12] ),
	.B(n1295));
   NAND2X1 U1261 (.Z(n1182),
	.A(\RAM[4][12] ),
	.B(n1297));
   AND2X1 U1262 (.Z(n1184),
	.A(n1183),
	.B(n1182));
   NAND3X1 U1263 (.Z(n1193),
	.A(n1186),
	.B(n1185),
	.C(n1184));
   NAND2X1 U1264 (.Z(n1191),
	.A(\RAM[3][12] ),
	.B(n1299));
   NAND2X1 U1265 (.Z(n1190),
	.A(\RAM[1][12] ),
	.B(n1301));
   NAND2X1 U1266 (.Z(n1188),
	.A(\RAM[7][12] ),
	.B(n1303));
   NAND2X1 U1267 (.Z(n1187),
	.A(\RAM[5][12] ),
	.B(n1305));
   AND2X1 U1268 (.Z(n1189),
	.A(n1188),
	.B(n1187));
   NAND3X1 U1269 (.Z(n1192),
	.A(n1191),
	.B(n1190),
	.C(n1189));
   NOR2X1 U1270 (.Z(n1194),
	.A(n1193),
	.B(n1192));
   NOR2X1 U1271 (.Z(n1195),
	.A(N17),
	.B(n1194));
   OR2X1 U1272 (.Z(N105),
	.A(n1196),
	.B(n1195));
   NAND2X1 U1273 (.Z(n1201),
	.A(\RAM[10][13] ),
	.B(n1266));
   NAND2X1 U1274 (.Z(n1200),
	.A(\RAM[8][13] ),
	.B(n1267));
   NAND2X1 U1275 (.Z(n1198),
	.A(\RAM[14][13] ),
	.B(n1268));
   NAND2X1 U1276 (.Z(n1197),
	.A(\RAM[12][13] ),
	.B(n1269));
   AND2X1 U1277 (.Z(n1199),
	.A(n1198),
	.B(n1197));
   NAND3X1 U1278 (.Z(n1208),
	.A(n1201),
	.B(n1200),
	.C(n1199));
   NAND2X1 U1279 (.Z(n1206),
	.A(\RAM[11][13] ),
	.B(n1275));
   NAND2X1 U1280 (.Z(n1205),
	.A(\RAM[9][13] ),
	.B(n1276));
   NAND2X1 U1281 (.Z(n1203),
	.A(\RAM[15][13] ),
	.B(n1277));
   NAND2X1 U1282 (.Z(n1202),
	.A(\RAM[13][13] ),
	.B(n1278));
   AND2X1 U1283 (.Z(n1204),
	.A(n1203),
	.B(n1202));
   NAND3X1 U1284 (.Z(n1207),
	.A(n1206),
	.B(n1205),
	.C(n1204));
   NOR2X1 U1285 (.Z(n1209),
	.A(n1208),
	.B(n1207));
   NOR2X1 U1286 (.Z(n1224),
	.A(n1290),
	.B(n1209));
   NAND2X1 U1287 (.Z(n1214),
	.A(\RAM[2][13] ),
	.B(n1292));
   NAND2X1 U1288 (.Z(n1213),
	.A(\RAM[0][13] ),
	.B(n1294));
   NAND2X1 U1289 (.Z(n1211),
	.A(\RAM[6][13] ),
	.B(n1296));
   NAND2X1 U1290 (.Z(n1210),
	.A(\RAM[4][13] ),
	.B(n1298));
   AND2X1 U1291 (.Z(n1212),
	.A(n1211),
	.B(n1210));
   NAND3X1 U1292 (.Z(n1221),
	.A(n1214),
	.B(n1213),
	.C(n1212));
   NAND2X1 U1293 (.Z(n1219),
	.A(\RAM[3][13] ),
	.B(n1300));
   NAND2X1 U1294 (.Z(n1218),
	.A(\RAM[1][13] ),
	.B(n1302));
   NAND2X1 U1295 (.Z(n1216),
	.A(\RAM[7][13] ),
	.B(n1304));
   NAND2X1 U1296 (.Z(n1215),
	.A(\RAM[5][13] ),
	.B(n1306));
   AND2X1 U1297 (.Z(n1217),
	.A(n1216),
	.B(n1215));
   NAND3X1 U1298 (.Z(n1220),
	.A(n1219),
	.B(n1218),
	.C(n1217));
   NOR2X1 U1299 (.Z(n1222),
	.A(n1221),
	.B(n1220));
   NOR2X1 U1300 (.Z(n1223),
	.A(N17),
	.B(n1222));
   OR2X1 U1301 (.Z(N104),
	.A(n1224),
	.B(n1223));
   NAND2X1 U1302 (.Z(n1229),
	.A(\RAM[10][14] ),
	.B(n1291));
   NAND2X1 U1303 (.Z(n1228),
	.A(\RAM[8][14] ),
	.B(n1293));
   NAND2X1 U1304 (.Z(n1226),
	.A(\RAM[14][14] ),
	.B(n1295));
   NAND2X1 U1305 (.Z(n1225),
	.A(\RAM[12][14] ),
	.B(n1297));
   AND2X1 U1306 (.Z(n1227),
	.A(n1226),
	.B(n1225));
   NAND3X1 U1307 (.Z(n1236),
	.A(n1229),
	.B(n1228),
	.C(n1227));
   NAND2X1 U1308 (.Z(n1234),
	.A(\RAM[11][14] ),
	.B(n1299));
   NAND2X1 U1309 (.Z(n1233),
	.A(\RAM[9][14] ),
	.B(n1301));
   NAND2X1 U1310 (.Z(n1231),
	.A(\RAM[15][14] ),
	.B(n1303));
   NAND2X1 U1311 (.Z(n1230),
	.A(\RAM[13][14] ),
	.B(n1305));
   AND2X1 U1312 (.Z(n1232),
	.A(n1231),
	.B(n1230));
   NAND3X1 U1313 (.Z(n1235),
	.A(n1234),
	.B(n1233),
	.C(n1232));
   NOR2X1 U1314 (.Z(n1237),
	.A(n1236),
	.B(n1235));
   NOR2X1 U1315 (.Z(n1252),
	.A(n1290),
	.B(n1237));
   NAND2X1 U1316 (.Z(n1242),
	.A(\RAM[2][14] ),
	.B(n1266));
   NAND2X1 U1317 (.Z(n1241),
	.A(\RAM[0][14] ),
	.B(n1267));
   NAND2X1 U1318 (.Z(n1239),
	.A(\RAM[6][14] ),
	.B(n1268));
   NAND2X1 U1319 (.Z(n1238),
	.A(\RAM[4][14] ),
	.B(n1269));
   AND2X1 U1320 (.Z(n1240),
	.A(n1239),
	.B(n1238));
   NAND3X1 U1321 (.Z(n1249),
	.A(n1242),
	.B(n1241),
	.C(n1240));
   NAND2X1 U1322 (.Z(n1247),
	.A(\RAM[3][14] ),
	.B(n1275));
   NAND2X1 U1323 (.Z(n1246),
	.A(\RAM[1][14] ),
	.B(n1276));
   NAND2X1 U1324 (.Z(n1244),
	.A(\RAM[7][14] ),
	.B(n1277));
   NAND2X1 U1325 (.Z(n1243),
	.A(\RAM[5][14] ),
	.B(n1278));
   AND2X1 U1326 (.Z(n1245),
	.A(n1244),
	.B(n1243));
   NAND3X1 U1327 (.Z(n1248),
	.A(n1247),
	.B(n1246),
	.C(n1245));
   NOR2X1 U1328 (.Z(n1250),
	.A(n1249),
	.B(n1248));
   NOR2X1 U1329 (.Z(n1251),
	.A(N17),
	.B(n1250));
   OR2X1 U1330 (.Z(N103),
	.A(n1252),
	.B(n1251));
   NAND2X1 U1331 (.Z(n1257),
	.A(\RAM[10][15] ),
	.B(n1292));
   NAND2X1 U1332 (.Z(n1256),
	.A(\RAM[8][15] ),
	.B(n1294));
   NAND2X1 U1333 (.Z(n1254),
	.A(\RAM[14][15] ),
	.B(n1296));
   NAND2X1 U1334 (.Z(n1253),
	.A(\RAM[12][15] ),
	.B(n1298));
   AND2X1 U1335 (.Z(n1255),
	.A(n1254),
	.B(n1253));
   NAND3X1 U1336 (.Z(n1264),
	.A(n1257),
	.B(n1256),
	.C(n1255));
   NAND2X1 U1337 (.Z(n1262),
	.A(\RAM[11][15] ),
	.B(n1300));
   NAND2X1 U1338 (.Z(n1261),
	.A(\RAM[9][15] ),
	.B(n1302));
   NAND2X1 U1339 (.Z(n1259),
	.A(\RAM[15][15] ),
	.B(n1304));
   NAND2X1 U1340 (.Z(n1258),
	.A(\RAM[13][15] ),
	.B(n1306));
   AND2X1 U1341 (.Z(n1260),
	.A(n1259),
	.B(n1258));
   NAND3X1 U1342 (.Z(n1263),
	.A(n1262),
	.B(n1261),
	.C(n1260));
   NOR2X1 U1343 (.Z(n1265),
	.A(n1264),
	.B(n1263));
   NOR2X1 U1344 (.Z(n1288),
	.A(n1265),
	.B(n1290));
   NAND2X1 U1345 (.Z(n1274),
	.A(\RAM[2][15] ),
	.B(n1291));
   NAND2X1 U1346 (.Z(n1273),
	.A(\RAM[0][15] ),
	.B(n1293));
   NAND2X1 U1347 (.Z(n1271),
	.A(\RAM[6][15] ),
	.B(n1295));
   NAND2X1 U1348 (.Z(n1270),
	.A(\RAM[4][15] ),
	.B(n1297));
   AND2X1 U1349 (.Z(n1272),
	.A(n1271),
	.B(n1270));
   NAND3X1 U1350 (.Z(n1285),
	.A(n1274),
	.B(n1273),
	.C(n1272));
   NAND2X1 U1351 (.Z(n1283),
	.A(\RAM[3][15] ),
	.B(n1299));
   NAND2X1 U1352 (.Z(n1282),
	.A(\RAM[1][15] ),
	.B(n1301));
   NAND2X1 U1353 (.Z(n1280),
	.A(\RAM[7][15] ),
	.B(n1303));
   NAND2X1 U1354 (.Z(n1279),
	.A(\RAM[5][15] ),
	.B(n1305));
   AND2X1 U1355 (.Z(n1281),
	.A(n1280),
	.B(n1279));
   NAND3X1 U1356 (.Z(n1284),
	.A(n1283),
	.B(n1282),
	.C(n1281));
   NOR2X1 U1357 (.Z(n1286),
	.A(n1285),
	.B(n1284));
   NOR2X1 U1358 (.Z(n1287),
	.A(N17),
	.B(n1286));
   OR2X1 U1359 (.Z(N102),
	.A(n1288),
	.B(n1287));
   INVX2 U1360 (.Z(n1289),
	.A(N15));
   AND2X1 U1361 (.Z(n1291),
	.A(n6),
	.B(n1805));
   AND2X1 U1362 (.Z(n1292),
	.A(n6),
	.B(n1805));
   AND2X1 U1363 (.Z(n1293),
	.A(n7),
	.B(n1805));
   AND2X1 U1364 (.Z(n1294),
	.A(n7),
	.B(n1805));
   AND2X1 U1365 (.Z(n1295),
	.A(n8),
	.B(n1805));
   AND2X1 U1366 (.Z(n1296),
	.A(n8),
	.B(n1805));
   AND2X1 U1367 (.Z(n1297),
	.A(n9),
	.B(n1805));
   AND2X1 U1368 (.Z(n1298),
	.A(n9),
	.B(n1805));
   AND2X1 U1369 (.Z(n1299),
	.A(n6),
	.B(N14));
   AND2X1 U1370 (.Z(n1300),
	.A(n6),
	.B(N14));
   AND2X1 U1371 (.Z(n1301),
	.A(n7),
	.B(N14));
   AND2X1 U1372 (.Z(n1302),
	.A(n7),
	.B(N14));
   AND2X1 U1373 (.Z(n1303),
	.A(N14),
	.B(n8));
   AND2X1 U1374 (.Z(n1304),
	.A(N14),
	.B(n8));
   AND2X1 U1375 (.Z(n1305),
	.A(n9),
	.B(N14));
   AND2X1 U1376 (.Z(n1306),
	.A(n9),
	.B(N14));
   NOR2X1 U1377 (.Z(n1312),
	.A(n1787),
	.B(N20));
   AND2X1 U1378 (.Z(n1744),
	.A(n1312),
	.B(n1786));
   NAND2X1 U1379 (.Z(n1311),
	.A(\RAM[10][0] ),
	.B(n1769));
   NOR2X1 U1380 (.Z(n1313),
	.A(N19),
	.B(N20));
   AND2X1 U1381 (.Z(n1745),
	.A(n1313),
	.B(n1786));
   NAND2X1 U1382 (.Z(n1310),
	.A(\RAM[8][0] ),
	.B(n1771));
   AND2X1 U1383 (.Z(n1314),
	.A(N20),
	.B(N19));
   AND2X1 U1384 (.Z(n1746),
	.A(n1314),
	.B(n1786));
   NAND2X1 U1385 (.Z(n1308),
	.A(\RAM[14][0] ),
	.B(n1773));
   AND2X1 U1386 (.Z(n1315),
	.A(N20),
	.B(n1787));
   AND2X1 U1387 (.Z(n1747),
	.A(n1315),
	.B(n1786));
   NAND2X1 U1388 (.Z(n1307),
	.A(\RAM[12][0] ),
	.B(n1775));
   AND2X1 U1389 (.Z(n1309),
	.A(n1308),
	.B(n1307));
   NAND3X1 U1390 (.Z(n1322),
	.A(n1311),
	.B(n1310),
	.C(n1309));
   AND2X1 U1391 (.Z(n1753),
	.A(n1312),
	.B(N18));
   NAND2X1 U1392 (.Z(n1320),
	.A(\RAM[11][0] ),
	.B(n1777));
   AND2X1 U1393 (.Z(n1754),
	.A(n1313),
	.B(N18));
   NAND2X1 U1394 (.Z(n1319),
	.A(\RAM[9][0] ),
	.B(n1779));
   AND2X1 U1395 (.Z(n1755),
	.A(N18),
	.B(n1314));
   NAND2X1 U1396 (.Z(n1317),
	.A(\RAM[15][0] ),
	.B(n1781));
   AND2X1 U1397 (.Z(n1756),
	.A(n1315),
	.B(N18));
   NAND2X1 U1398 (.Z(n1316),
	.A(\RAM[13][0] ),
	.B(n1783));
   AND2X1 U1399 (.Z(n1318),
	.A(n1317),
	.B(n1316));
   NAND3X1 U1400 (.Z(n1321),
	.A(n1320),
	.B(n1319),
	.C(n1318));
   NOR2X1 U1401 (.Z(n1323),
	.A(n1322),
	.B(n1321));
   NOR2X1 U1402 (.Z(n1338),
	.A(n1767),
	.B(n1323));
   NAND2X1 U1403 (.Z(n1328),
	.A(\RAM[2][0] ),
	.B(n1768));
   NAND2X1 U1404 (.Z(n1327),
	.A(\RAM[0][0] ),
	.B(n1770));
   NAND2X1 U1405 (.Z(n1325),
	.A(\RAM[6][0] ),
	.B(n1772));
   NAND2X1 U1406 (.Z(n1324),
	.A(\RAM[4][0] ),
	.B(n1774));
   AND2X1 U1407 (.Z(n1326),
	.A(n1325),
	.B(n1324));
   NAND3X1 U1408 (.Z(n1335),
	.A(n1328),
	.B(n1327),
	.C(n1326));
   NAND2X1 U1409 (.Z(n1333),
	.A(\RAM[3][0] ),
	.B(n1776));
   NAND2X1 U1410 (.Z(n1332),
	.A(\RAM[1][0] ),
	.B(n1778));
   NAND2X1 U1411 (.Z(n1330),
	.A(\RAM[7][0] ),
	.B(n1780));
   NAND2X1 U1412 (.Z(n1329),
	.A(\RAM[5][0] ),
	.B(n1782));
   AND2X1 U1413 (.Z(n1331),
	.A(n1330),
	.B(n1329));
   NAND3X1 U1414 (.Z(n1334),
	.A(n1333),
	.B(n1332),
	.C(n1331));
   NOR2X1 U1415 (.Z(n1336),
	.A(n1335),
	.B(n1334));
   NOR2X1 U1416 (.Z(n1337),
	.A(N21),
	.B(n1336));
   OR2X1 U1417 (.Z(N135),
	.A(n1338),
	.B(n1337));
   NAND2X1 U1418 (.Z(n1343),
	.A(\RAM[10][1] ),
	.B(n1744));
   NAND2X1 U1419 (.Z(n1342),
	.A(\RAM[8][1] ),
	.B(n1745));
   NAND2X1 U1420 (.Z(n1340),
	.A(\RAM[14][1] ),
	.B(n1746));
   NAND2X1 U1421 (.Z(n1339),
	.A(\RAM[12][1] ),
	.B(n1747));
   AND2X1 U1422 (.Z(n1341),
	.A(n1340),
	.B(n1339));
   NAND3X1 U1423 (.Z(n1350),
	.A(n1343),
	.B(n1342),
	.C(n1341));
   NAND2X1 U1424 (.Z(n1348),
	.A(\RAM[11][1] ),
	.B(n1753));
   NAND2X1 U1425 (.Z(n1347),
	.A(\RAM[9][1] ),
	.B(n1754));
   NAND2X1 U1426 (.Z(n1345),
	.A(\RAM[15][1] ),
	.B(n1755));
   NAND2X1 U1427 (.Z(n1344),
	.A(\RAM[13][1] ),
	.B(n1756));
   AND2X1 U1428 (.Z(n1346),
	.A(n1345),
	.B(n1344));
   NAND3X1 U1429 (.Z(n1349),
	.A(n1348),
	.B(n1347),
	.C(n1346));
   NOR2X1 U1430 (.Z(n1351),
	.A(n1350),
	.B(n1349));
   NOR2X1 U1431 (.Z(n1366),
	.A(n1767),
	.B(n1351));
   NAND2X1 U1432 (.Z(n1356),
	.A(\RAM[2][1] ),
	.B(n1769));
   NAND2X1 U1433 (.Z(n1355),
	.A(\RAM[0][1] ),
	.B(n1771));
   NAND2X1 U1434 (.Z(n1353),
	.A(\RAM[6][1] ),
	.B(n1773));
   NAND2X1 U1435 (.Z(n1352),
	.A(\RAM[4][1] ),
	.B(n1775));
   AND2X1 U1436 (.Z(n1354),
	.A(n1353),
	.B(n1352));
   NAND3X1 U1437 (.Z(n1363),
	.A(n1356),
	.B(n1355),
	.C(n1354));
   NAND2X1 U1438 (.Z(n1361),
	.A(\RAM[3][1] ),
	.B(n1777));
   NAND2X1 U1439 (.Z(n1360),
	.A(\RAM[1][1] ),
	.B(n1779));
   NAND2X1 U1440 (.Z(n1358),
	.A(\RAM[7][1] ),
	.B(n1781));
   NAND2X1 U1441 (.Z(n1357),
	.A(\RAM[5][1] ),
	.B(n1783));
   AND2X1 U1442 (.Z(n1359),
	.A(n1358),
	.B(n1357));
   NAND3X1 U1443 (.Z(n1362),
	.A(n1361),
	.B(n1360),
	.C(n1359));
   NOR2X1 U1444 (.Z(n1364),
	.A(n1363),
	.B(n1362));
   NOR2X1 U1445 (.Z(n1365),
	.A(N21),
	.B(n1364));
   OR2X1 U1446 (.Z(N134),
	.A(n1366),
	.B(n1365));
   NAND2X1 U1447 (.Z(n1371),
	.A(\RAM[10][2] ),
	.B(n1768));
   NAND2X1 U1448 (.Z(n1370),
	.A(\RAM[8][2] ),
	.B(n1770));
   NAND2X1 U1449 (.Z(n1368),
	.A(\RAM[14][2] ),
	.B(n1772));
   NAND2X1 U1450 (.Z(n1367),
	.A(\RAM[12][2] ),
	.B(n1774));
   AND2X1 U1451 (.Z(n1369),
	.A(n1368),
	.B(n1367));
   NAND3X1 U1452 (.Z(n1378),
	.A(n1371),
	.B(n1370),
	.C(n1369));
   NAND2X1 U1453 (.Z(n1376),
	.A(\RAM[11][2] ),
	.B(n1776));
   NAND2X1 U1454 (.Z(n1375),
	.A(\RAM[9][2] ),
	.B(n1778));
   NAND2X1 U1455 (.Z(n1373),
	.A(\RAM[15][2] ),
	.B(n1780));
   NAND2X1 U1456 (.Z(n1372),
	.A(\RAM[13][2] ),
	.B(n1782));
   AND2X1 U1457 (.Z(n1374),
	.A(n1373),
	.B(n1372));
   NAND3X1 U1458 (.Z(n1377),
	.A(n1376),
	.B(n1375),
	.C(n1374));
   NOR2X1 U1459 (.Z(n1379),
	.A(n1378),
	.B(n1377));
   NOR2X1 U1460 (.Z(n1394),
	.A(n1767),
	.B(n1379));
   NAND2X1 U1461 (.Z(n1384),
	.A(\RAM[2][2] ),
	.B(n1744));
   NAND2X1 U1462 (.Z(n1383),
	.A(\RAM[0][2] ),
	.B(n1745));
   NAND2X1 U1463 (.Z(n1381),
	.A(\RAM[6][2] ),
	.B(n1746));
   NAND2X1 U1464 (.Z(n1380),
	.A(\RAM[4][2] ),
	.B(n1747));
   AND2X1 U1465 (.Z(n1382),
	.A(n1381),
	.B(n1380));
   NAND3X1 U1466 (.Z(n1391),
	.A(n1384),
	.B(n1383),
	.C(n1382));
   NAND2X1 U1467 (.Z(n1389),
	.A(\RAM[3][2] ),
	.B(n1753));
   NAND2X1 U1468 (.Z(n1388),
	.A(\RAM[1][2] ),
	.B(n1754));
   NAND2X1 U1469 (.Z(n1386),
	.A(\RAM[7][2] ),
	.B(n1755));
   NAND2X1 U1470 (.Z(n1385),
	.A(\RAM[5][2] ),
	.B(n1756));
   AND2X1 U1471 (.Z(n1387),
	.A(n1386),
	.B(n1385));
   NAND3X1 U1472 (.Z(n1390),
	.A(n1389),
	.B(n1388),
	.C(n1387));
   NOR2X1 U1473 (.Z(n1392),
	.A(n1391),
	.B(n1390));
   NOR2X1 U1474 (.Z(n1393),
	.A(N21),
	.B(n1392));
   OR2X1 U1475 (.Z(N133),
	.A(n1394),
	.B(n1393));
   NAND2X1 U1476 (.Z(n1399),
	.A(\RAM[10][3] ),
	.B(n1769));
   NAND2X1 U1477 (.Z(n1398),
	.A(\RAM[8][3] ),
	.B(n1771));
   NAND2X1 U1478 (.Z(n1396),
	.A(\RAM[14][3] ),
	.B(n1773));
   NAND2X1 U1479 (.Z(n1395),
	.A(\RAM[12][3] ),
	.B(n1775));
   AND2X1 U1480 (.Z(n1397),
	.A(n1396),
	.B(n1395));
   NAND3X1 U1481 (.Z(n1406),
	.A(n1399),
	.B(n1398),
	.C(n1397));
   NAND2X1 U1482 (.Z(n1404),
	.A(\RAM[11][3] ),
	.B(n1777));
   NAND2X1 U1483 (.Z(n1403),
	.A(\RAM[9][3] ),
	.B(n1779));
   NAND2X1 U1484 (.Z(n1401),
	.A(\RAM[15][3] ),
	.B(n1781));
   NAND2X1 U1485 (.Z(n1400),
	.A(\RAM[13][3] ),
	.B(n1783));
   AND2X1 U1486 (.Z(n1402),
	.A(n1401),
	.B(n1400));
   NAND3X1 U1487 (.Z(n1405),
	.A(n1404),
	.B(n1403),
	.C(n1402));
   NOR2X1 U1488 (.Z(n1407),
	.A(n1406),
	.B(n1405));
   NOR2X1 U1489 (.Z(n1422),
	.A(n1767),
	.B(n1407));
   NAND2X1 U1490 (.Z(n1412),
	.A(\RAM[2][3] ),
	.B(n1768));
   NAND2X1 U1491 (.Z(n1411),
	.A(\RAM[0][3] ),
	.B(n1770));
   NAND2X1 U1492 (.Z(n1409),
	.A(\RAM[6][3] ),
	.B(n1772));
   NAND2X1 U1493 (.Z(n1408),
	.A(\RAM[4][3] ),
	.B(n1774));
   AND2X1 U1494 (.Z(n1410),
	.A(n1409),
	.B(n1408));
   NAND3X1 U1495 (.Z(n1419),
	.A(n1412),
	.B(n1411),
	.C(n1410));
   NAND2X1 U1496 (.Z(n1417),
	.A(\RAM[3][3] ),
	.B(n1776));
   NAND2X1 U1497 (.Z(n1416),
	.A(\RAM[1][3] ),
	.B(n1778));
   NAND2X1 U1498 (.Z(n1414),
	.A(\RAM[7][3] ),
	.B(n1780));
   NAND2X1 U1499 (.Z(n1413),
	.A(\RAM[5][3] ),
	.B(n1782));
   AND2X1 U1500 (.Z(n1415),
	.A(n1414),
	.B(n1413));
   NAND3X1 U1501 (.Z(n1418),
	.A(n1417),
	.B(n1416),
	.C(n1415));
   NOR2X1 U1502 (.Z(n1420),
	.A(n1419),
	.B(n1418));
   NOR2X1 U1503 (.Z(n1421),
	.A(N21),
	.B(n1420));
   OR2X1 U1504 (.Z(N132),
	.A(n1422),
	.B(n1421));
   NAND2X1 U1505 (.Z(n1427),
	.A(\RAM[10][4] ),
	.B(n1744));
   NAND2X1 U1506 (.Z(n1426),
	.A(\RAM[8][4] ),
	.B(n1745));
   NAND2X1 U1507 (.Z(n1424),
	.A(\RAM[14][4] ),
	.B(n1746));
   NAND2X1 U1508 (.Z(n1423),
	.A(\RAM[12][4] ),
	.B(n1747));
   AND2X1 U1509 (.Z(n1425),
	.A(n1424),
	.B(n1423));
   NAND3X1 U1510 (.Z(n1434),
	.A(n1427),
	.B(n1426),
	.C(n1425));
   NAND2X1 U1511 (.Z(n1432),
	.A(\RAM[11][4] ),
	.B(n1753));
   NAND2X1 U1512 (.Z(n1431),
	.A(\RAM[9][4] ),
	.B(n1754));
   NAND2X1 U1513 (.Z(n1429),
	.A(\RAM[15][4] ),
	.B(n1755));
   NAND2X1 U1514 (.Z(n1428),
	.A(\RAM[13][4] ),
	.B(n1756));
   AND2X1 U1515 (.Z(n1430),
	.A(n1429),
	.B(n1428));
   NAND3X1 U1516 (.Z(n1433),
	.A(n1432),
	.B(n1431),
	.C(n1430));
   NOR2X1 U1517 (.Z(n1435),
	.A(n1434),
	.B(n1433));
   NOR2X1 U1518 (.Z(n1450),
	.A(n1767),
	.B(n1435));
   NAND2X1 U1519 (.Z(n1440),
	.A(\RAM[2][4] ),
	.B(n1769));
   NAND2X1 U1520 (.Z(n1439),
	.A(\RAM[0][4] ),
	.B(n1771));
   NAND2X1 U1521 (.Z(n1437),
	.A(\RAM[6][4] ),
	.B(n1773));
   NAND2X1 U1522 (.Z(n1436),
	.A(\RAM[4][4] ),
	.B(n1775));
   AND2X1 U1523 (.Z(n1438),
	.A(n1437),
	.B(n1436));
   NAND3X1 U1524 (.Z(n1447),
	.A(n1440),
	.B(n1439),
	.C(n1438));
   NAND2X1 U1525 (.Z(n1445),
	.A(\RAM[3][4] ),
	.B(n1777));
   NAND2X1 U1526 (.Z(n1444),
	.A(\RAM[1][4] ),
	.B(n1779));
   NAND2X1 U1527 (.Z(n1442),
	.A(\RAM[7][4] ),
	.B(n1781));
   NAND2X1 U1528 (.Z(n1441),
	.A(\RAM[5][4] ),
	.B(n1783));
   AND2X1 U1529 (.Z(n1443),
	.A(n1442),
	.B(n1441));
   NAND3X1 U1530 (.Z(n1446),
	.A(n1445),
	.B(n1444),
	.C(n1443));
   NOR2X1 U1531 (.Z(n1448),
	.A(n1447),
	.B(n1446));
   NOR2X1 U1532 (.Z(n1449),
	.A(N21),
	.B(n1448));
   OR2X1 U1533 (.Z(N131),
	.A(n1450),
	.B(n1449));
   NAND2X1 U1534 (.Z(n1455),
	.A(\RAM[10][5] ),
	.B(n1768));
   NAND2X1 U1535 (.Z(n1454),
	.A(\RAM[8][5] ),
	.B(n1770));
   NAND2X1 U1536 (.Z(n1452),
	.A(\RAM[14][5] ),
	.B(n1772));
   NAND2X1 U1537 (.Z(n1451),
	.A(\RAM[12][5] ),
	.B(n1774));
   AND2X1 U1538 (.Z(n1453),
	.A(n1452),
	.B(n1451));
   NAND3X1 U1539 (.Z(n1462),
	.A(n1455),
	.B(n1454),
	.C(n1453));
   NAND2X1 U1540 (.Z(n1460),
	.A(\RAM[11][5] ),
	.B(n1776));
   NAND2X1 U1541 (.Z(n1459),
	.A(\RAM[9][5] ),
	.B(n1778));
   NAND2X1 U1542 (.Z(n1457),
	.A(\RAM[15][5] ),
	.B(n1780));
   NAND2X1 U1543 (.Z(n1456),
	.A(\RAM[13][5] ),
	.B(n1782));
   AND2X1 U1544 (.Z(n1458),
	.A(n1457),
	.B(n1456));
   NAND3X1 U1545 (.Z(n1461),
	.A(n1460),
	.B(n1459),
	.C(n1458));
   NOR2X1 U1546 (.Z(n1463),
	.A(n1462),
	.B(n1461));
   NOR2X1 U1547 (.Z(n1478),
	.A(n1767),
	.B(n1463));
   NAND2X1 U1548 (.Z(n1468),
	.A(\RAM[2][5] ),
	.B(n1744));
   NAND2X1 U1549 (.Z(n1467),
	.A(\RAM[0][5] ),
	.B(n1745));
   NAND2X1 U1550 (.Z(n1465),
	.A(\RAM[6][5] ),
	.B(n1746));
   NAND2X1 U1551 (.Z(n1464),
	.A(\RAM[4][5] ),
	.B(n1747));
   AND2X1 U1552 (.Z(n1466),
	.A(n1465),
	.B(n1464));
   NAND3X1 U1553 (.Z(n1475),
	.A(n1468),
	.B(n1467),
	.C(n1466));
   NAND2X1 U1554 (.Z(n1473),
	.A(\RAM[3][5] ),
	.B(n1753));
   NAND2X1 U1555 (.Z(n1472),
	.A(\RAM[1][5] ),
	.B(n1754));
   NAND2X1 U1556 (.Z(n1470),
	.A(\RAM[7][5] ),
	.B(n1755));
   NAND2X1 U1557 (.Z(n1469),
	.A(\RAM[5][5] ),
	.B(n1756));
   AND2X1 U1558 (.Z(n1471),
	.A(n1470),
	.B(n1469));
   NAND3X1 U1559 (.Z(n1474),
	.A(n1473),
	.B(n1472),
	.C(n1471));
   NOR2X1 U1560 (.Z(n1476),
	.A(n1475),
	.B(n1474));
   NOR2X1 U1561 (.Z(n1477),
	.A(N21),
	.B(n1476));
   OR2X1 U1562 (.Z(N130),
	.A(n1478),
	.B(n1477));
   NAND2X1 U1563 (.Z(n1483),
	.A(\RAM[10][6] ),
	.B(n1769));
   NAND2X1 U1564 (.Z(n1482),
	.A(\RAM[8][6] ),
	.B(n1771));
   NAND2X1 U1565 (.Z(n1480),
	.A(\RAM[14][6] ),
	.B(n1773));
   NAND2X1 U1566 (.Z(n1479),
	.A(\RAM[12][6] ),
	.B(n1775));
   AND2X1 U1567 (.Z(n1481),
	.A(n1480),
	.B(n1479));
   NAND3X1 U1568 (.Z(n1490),
	.A(n1483),
	.B(n1482),
	.C(n1481));
   NAND2X1 U1569 (.Z(n1488),
	.A(\RAM[11][6] ),
	.B(n1777));
   NAND2X1 U1570 (.Z(n1487),
	.A(\RAM[9][6] ),
	.B(n1779));
   NAND2X1 U1571 (.Z(n1485),
	.A(\RAM[15][6] ),
	.B(n1781));
   NAND2X1 U1572 (.Z(n1484),
	.A(\RAM[13][6] ),
	.B(n1783));
   AND2X1 U1573 (.Z(n1486),
	.A(n1485),
	.B(n1484));
   NAND3X1 U1574 (.Z(n1489),
	.A(n1488),
	.B(n1487),
	.C(n1486));
   NOR2X1 U1575 (.Z(n1491),
	.A(n1490),
	.B(n1489));
   NOR2X1 U1576 (.Z(n1506),
	.A(n1767),
	.B(n1491));
   NAND2X1 U1577 (.Z(n1496),
	.A(\RAM[2][6] ),
	.B(n1768));
   NAND2X1 U1578 (.Z(n1495),
	.A(\RAM[0][6] ),
	.B(n1770));
   NAND2X1 U1579 (.Z(n1493),
	.A(\RAM[6][6] ),
	.B(n1772));
   NAND2X1 U1580 (.Z(n1492),
	.A(\RAM[4][6] ),
	.B(n1774));
   AND2X1 U1581 (.Z(n1494),
	.A(n1493),
	.B(n1492));
   NAND3X1 U1582 (.Z(n1503),
	.A(n1496),
	.B(n1495),
	.C(n1494));
   NAND2X1 U1583 (.Z(n1501),
	.A(\RAM[3][6] ),
	.B(n1776));
   NAND2X1 U1584 (.Z(n1500),
	.A(\RAM[1][6] ),
	.B(n1778));
   NAND2X1 U1585 (.Z(n1498),
	.A(\RAM[7][6] ),
	.B(n1780));
   NAND2X1 U1586 (.Z(n1497),
	.A(\RAM[5][6] ),
	.B(n1782));
   AND2X1 U1587 (.Z(n1499),
	.A(n1498),
	.B(n1497));
   NAND3X1 U1588 (.Z(n1502),
	.A(n1501),
	.B(n1500),
	.C(n1499));
   NOR2X1 U1589 (.Z(n1504),
	.A(n1503),
	.B(n1502));
   NOR2X1 U1590 (.Z(n1505),
	.A(N21),
	.B(n1504));
   OR2X1 U1591 (.Z(N129),
	.A(n1506),
	.B(n1505));
   NAND2X1 U1592 (.Z(n1511),
	.A(\RAM[10][7] ),
	.B(n1744));
   NAND2X1 U1593 (.Z(n1510),
	.A(\RAM[8][7] ),
	.B(n1745));
   NAND2X1 U1594 (.Z(n1508),
	.A(\RAM[14][7] ),
	.B(n1746));
   NAND2X1 U1595 (.Z(n1507),
	.A(\RAM[12][7] ),
	.B(n1747));
   AND2X1 U1596 (.Z(n1509),
	.A(n1508),
	.B(n1507));
   NAND3X1 U1597 (.Z(n1518),
	.A(n1511),
	.B(n1510),
	.C(n1509));
   NAND2X1 U1598 (.Z(n1516),
	.A(\RAM[11][7] ),
	.B(n1753));
   NAND2X1 U1599 (.Z(n1515),
	.A(\RAM[9][7] ),
	.B(n1754));
   NAND2X1 U1600 (.Z(n1513),
	.A(\RAM[15][7] ),
	.B(n1755));
   NAND2X1 U1601 (.Z(n1512),
	.A(\RAM[13][7] ),
	.B(n1756));
   AND2X1 U1602 (.Z(n1514),
	.A(n1513),
	.B(n1512));
   NAND3X1 U1603 (.Z(n1517),
	.A(n1516),
	.B(n1515),
	.C(n1514));
   NOR2X1 U1604 (.Z(n1519),
	.A(n1518),
	.B(n1517));
   NOR2X1 U1605 (.Z(n1534),
	.A(n1767),
	.B(n1519));
   NAND2X1 U1606 (.Z(n1524),
	.A(\RAM[2][7] ),
	.B(n1769));
   NAND2X1 U1607 (.Z(n1523),
	.A(\RAM[0][7] ),
	.B(n1771));
   NAND2X1 U1608 (.Z(n1521),
	.A(\RAM[6][7] ),
	.B(n1773));
   NAND2X1 U1609 (.Z(n1520),
	.A(\RAM[4][7] ),
	.B(n1775));
   AND2X1 U1610 (.Z(n1522),
	.A(n1521),
	.B(n1520));
   NAND3X1 U1611 (.Z(n1531),
	.A(n1524),
	.B(n1523),
	.C(n1522));
   NAND2X1 U1612 (.Z(n1529),
	.A(\RAM[3][7] ),
	.B(n1777));
   NAND2X1 U1613 (.Z(n1528),
	.A(\RAM[1][7] ),
	.B(n1779));
   NAND2X1 U1614 (.Z(n1526),
	.A(\RAM[7][7] ),
	.B(n1781));
   NAND2X1 U1615 (.Z(n1525),
	.A(\RAM[5][7] ),
	.B(n1783));
   AND2X1 U1616 (.Z(n1527),
	.A(n1526),
	.B(n1525));
   NAND3X1 U1617 (.Z(n1530),
	.A(n1529),
	.B(n1528),
	.C(n1527));
   NOR2X1 U1618 (.Z(n1532),
	.A(n1531),
	.B(n1530));
   NOR2X1 U1619 (.Z(n1533),
	.A(N21),
	.B(n1532));
   OR2X1 U1620 (.Z(N128),
	.A(n1534),
	.B(n1533));
   NAND2X1 U1621 (.Z(n1539),
	.A(\RAM[10][8] ),
	.B(n1768));
   NAND2X1 U1622 (.Z(n1538),
	.A(\RAM[8][8] ),
	.B(n1770));
   NAND2X1 U1623 (.Z(n1536),
	.A(\RAM[14][8] ),
	.B(n1772));
   NAND2X1 U1624 (.Z(n1535),
	.A(\RAM[12][8] ),
	.B(n1774));
   AND2X1 U1625 (.Z(n1537),
	.A(n1536),
	.B(n1535));
   NAND3X1 U1626 (.Z(n1546),
	.A(n1539),
	.B(n1538),
	.C(n1537));
   NAND2X1 U1627 (.Z(n1544),
	.A(\RAM[11][8] ),
	.B(n1776));
   NAND2X1 U1628 (.Z(n1543),
	.A(\RAM[9][8] ),
	.B(n1778));
   NAND2X1 U1629 (.Z(n1541),
	.A(\RAM[15][8] ),
	.B(n1780));
   NAND2X1 U1630 (.Z(n1540),
	.A(\RAM[13][8] ),
	.B(n1782));
   AND2X1 U1631 (.Z(n1542),
	.A(n1541),
	.B(n1540));
   NAND3X1 U1632 (.Z(n1545),
	.A(n1544),
	.B(n1543),
	.C(n1542));
   NOR2X1 U1633 (.Z(n1547),
	.A(n1546),
	.B(n1545));
   NOR2X1 U1634 (.Z(n1562),
	.A(n1767),
	.B(n1547));
   NAND2X1 U1635 (.Z(n1552),
	.A(\RAM[2][8] ),
	.B(n1744));
   NAND2X1 U1636 (.Z(n1551),
	.A(\RAM[0][8] ),
	.B(n1745));
   NAND2X1 U1637 (.Z(n1549),
	.A(\RAM[6][8] ),
	.B(n1746));
   NAND2X1 U1638 (.Z(n1548),
	.A(\RAM[4][8] ),
	.B(n1747));
   AND2X1 U1639 (.Z(n1550),
	.A(n1549),
	.B(n1548));
   NAND3X1 U1640 (.Z(n1559),
	.A(n1552),
	.B(n1551),
	.C(n1550));
   NAND2X1 U1641 (.Z(n1557),
	.A(\RAM[3][8] ),
	.B(n1753));
   NAND2X1 U1642 (.Z(n1556),
	.A(\RAM[1][8] ),
	.B(n1754));
   NAND2X1 U1643 (.Z(n1554),
	.A(\RAM[7][8] ),
	.B(n1755));
   NAND2X1 U1644 (.Z(n1553),
	.A(\RAM[5][8] ),
	.B(n1756));
   AND2X1 U1645 (.Z(n1555),
	.A(n1554),
	.B(n1553));
   NAND3X1 U1646 (.Z(n1558),
	.A(n1557),
	.B(n1556),
	.C(n1555));
   NOR2X1 U1647 (.Z(n1560),
	.A(n1559),
	.B(n1558));
   NOR2X1 U1648 (.Z(n1561),
	.A(N21),
	.B(n1560));
   OR2X1 U1649 (.Z(N127),
	.A(n1562),
	.B(n1561));
   NAND2X1 U1650 (.Z(n1567),
	.A(\RAM[10][9] ),
	.B(n1769));
   NAND2X1 U1651 (.Z(n1566),
	.A(\RAM[8][9] ),
	.B(n1771));
   NAND2X1 U1652 (.Z(n1564),
	.A(\RAM[14][9] ),
	.B(n1773));
   NAND2X1 U1653 (.Z(n1563),
	.A(\RAM[12][9] ),
	.B(n1775));
   AND2X1 U1654 (.Z(n1565),
	.A(n1564),
	.B(n1563));
   NAND3X1 U1655 (.Z(n1574),
	.A(n1567),
	.B(n1566),
	.C(n1565));
   NAND2X1 U1656 (.Z(n1572),
	.A(\RAM[11][9] ),
	.B(n1777));
   NAND2X1 U1657 (.Z(n1571),
	.A(\RAM[9][9] ),
	.B(n1779));
   NAND2X1 U1658 (.Z(n1569),
	.A(\RAM[15][9] ),
	.B(n1781));
   NAND2X1 U1659 (.Z(n1568),
	.A(\RAM[13][9] ),
	.B(n1783));
   AND2X1 U1660 (.Z(n1570),
	.A(n1569),
	.B(n1568));
   NAND3X1 U1661 (.Z(n1573),
	.A(n1572),
	.B(n1571),
	.C(n1570));
   NOR2X1 U1662 (.Z(n1575),
	.A(n1574),
	.B(n1573));
   NOR2X1 U1663 (.Z(n1590),
	.A(n1767),
	.B(n1575));
   NAND2X1 U1664 (.Z(n1580),
	.A(\RAM[2][9] ),
	.B(n1768));
   NAND2X1 U1665 (.Z(n1579),
	.A(\RAM[0][9] ),
	.B(n1770));
   NAND2X1 U1666 (.Z(n1577),
	.A(\RAM[6][9] ),
	.B(n1772));
   NAND2X1 U1667 (.Z(n1576),
	.A(\RAM[4][9] ),
	.B(n1774));
   AND2X1 U1668 (.Z(n1578),
	.A(n1577),
	.B(n1576));
   NAND3X1 U1669 (.Z(n1587),
	.A(n1580),
	.B(n1579),
	.C(n1578));
   NAND2X1 U1670 (.Z(n1585),
	.A(\RAM[3][9] ),
	.B(n1776));
   NAND2X1 U1671 (.Z(n1584),
	.A(\RAM[1][9] ),
	.B(n1778));
   NAND2X1 U1672 (.Z(n1582),
	.A(\RAM[7][9] ),
	.B(n1780));
   NAND2X1 U1673 (.Z(n1581),
	.A(\RAM[5][9] ),
	.B(n1782));
   AND2X1 U1674 (.Z(n1583),
	.A(n1582),
	.B(n1581));
   NAND3X1 U1675 (.Z(n1586),
	.A(n1585),
	.B(n1584),
	.C(n1583));
   NOR2X1 U1676 (.Z(n1588),
	.A(n1587),
	.B(n1586));
   NOR2X1 U1677 (.Z(n1589),
	.A(N21),
	.B(n1588));
   OR2X1 U1678 (.Z(N126),
	.A(n1590),
	.B(n1589));
   NAND2X1 U1679 (.Z(n1595),
	.A(\RAM[10][10] ),
	.B(n1744));
   NAND2X1 U1680 (.Z(n1594),
	.A(\RAM[8][10] ),
	.B(n1745));
   NAND2X1 U1681 (.Z(n1592),
	.A(\RAM[14][10] ),
	.B(n1746));
   NAND2X1 U1682 (.Z(n1591),
	.A(\RAM[12][10] ),
	.B(n1747));
   AND2X1 U1683 (.Z(n1593),
	.A(n1592),
	.B(n1591));
   NAND3X1 U1684 (.Z(n1602),
	.A(n1595),
	.B(n1594),
	.C(n1593));
   NAND2X1 U1685 (.Z(n1600),
	.A(\RAM[11][10] ),
	.B(n1753));
   NAND2X1 U1686 (.Z(n1599),
	.A(\RAM[9][10] ),
	.B(n1754));
   NAND2X1 U1687 (.Z(n1597),
	.A(\RAM[15][10] ),
	.B(n1755));
   NAND2X1 U1688 (.Z(n1596),
	.A(\RAM[13][10] ),
	.B(n1756));
   AND2X1 U1689 (.Z(n1598),
	.A(n1597),
	.B(n1596));
   NAND3X1 U1690 (.Z(n1601),
	.A(n1600),
	.B(n1599),
	.C(n1598));
   NOR2X1 U1691 (.Z(n1603),
	.A(n1602),
	.B(n1601));
   NOR2X1 U1692 (.Z(n1618),
	.A(n1767),
	.B(n1603));
   NAND2X1 U1693 (.Z(n1608),
	.A(\RAM[2][10] ),
	.B(n1769));
   NAND2X1 U1694 (.Z(n1607),
	.A(\RAM[0][10] ),
	.B(n1771));
   NAND2X1 U1695 (.Z(n1605),
	.A(\RAM[6][10] ),
	.B(n1773));
   NAND2X1 U1696 (.Z(n1604),
	.A(\RAM[4][10] ),
	.B(n1775));
   AND2X1 U1697 (.Z(n1606),
	.A(n1605),
	.B(n1604));
   NAND3X1 U1698 (.Z(n1615),
	.A(n1608),
	.B(n1607),
	.C(n1606));
   NAND2X1 U1699 (.Z(n1613),
	.A(\RAM[3][10] ),
	.B(n1777));
   NAND2X1 U1700 (.Z(n1612),
	.A(\RAM[1][10] ),
	.B(n1779));
   NAND2X1 U1701 (.Z(n1610),
	.A(\RAM[7][10] ),
	.B(n1781));
   NAND2X1 U1702 (.Z(n1609),
	.A(\RAM[5][10] ),
	.B(n1783));
   AND2X1 U1703 (.Z(n1611),
	.A(n1610),
	.B(n1609));
   NAND3X1 U1704 (.Z(n1614),
	.A(n1613),
	.B(n1612),
	.C(n1611));
   NOR2X1 U1705 (.Z(n1616),
	.A(n1615),
	.B(n1614));
   NOR2X1 U1706 (.Z(n1617),
	.A(N21),
	.B(n1616));
   OR2X1 U1707 (.Z(N125),
	.A(n1618),
	.B(n1617));
   NAND2X1 U1708 (.Z(n1623),
	.A(\RAM[10][11] ),
	.B(n1768));
   NAND2X1 U1709 (.Z(n1622),
	.A(\RAM[8][11] ),
	.B(n1770));
   NAND2X1 U1710 (.Z(n1620),
	.A(\RAM[14][11] ),
	.B(n1772));
   NAND2X1 U1711 (.Z(n1619),
	.A(\RAM[12][11] ),
	.B(n1774));
   AND2X1 U1712 (.Z(n1621),
	.A(n1620),
	.B(n1619));
   NAND3X1 U1713 (.Z(n1630),
	.A(n1623),
	.B(n1622),
	.C(n1621));
   NAND2X1 U1714 (.Z(n1628),
	.A(\RAM[11][11] ),
	.B(n1776));
   NAND2X1 U1715 (.Z(n1627),
	.A(\RAM[9][11] ),
	.B(n1778));
   NAND2X1 U1716 (.Z(n1625),
	.A(\RAM[15][11] ),
	.B(n1780));
   NAND2X1 U1717 (.Z(n1624),
	.A(\RAM[13][11] ),
	.B(n1782));
   AND2X1 U1718 (.Z(n1626),
	.A(n1625),
	.B(n1624));
   NAND3X1 U1719 (.Z(n1629),
	.A(n1628),
	.B(n1627),
	.C(n1626));
   NOR2X1 U1720 (.Z(n1631),
	.A(n1630),
	.B(n1629));
   NOR2X1 U1721 (.Z(n1646),
	.A(n1767),
	.B(n1631));
   NAND2X1 U1722 (.Z(n1636),
	.A(\RAM[2][11] ),
	.B(n1744));
   NAND2X1 U1723 (.Z(n1635),
	.A(\RAM[0][11] ),
	.B(n1745));
   NAND2X1 U1724 (.Z(n1633),
	.A(\RAM[6][11] ),
	.B(n1746));
   NAND2X1 U1725 (.Z(n1632),
	.A(\RAM[4][11] ),
	.B(n1747));
   AND2X1 U1726 (.Z(n1634),
	.A(n1633),
	.B(n1632));
   NAND3X1 U1727 (.Z(n1643),
	.A(n1636),
	.B(n1635),
	.C(n1634));
   NAND2X1 U1728 (.Z(n1641),
	.A(\RAM[3][11] ),
	.B(n1753));
   NAND2X1 U1729 (.Z(n1640),
	.A(\RAM[1][11] ),
	.B(n1754));
   NAND2X1 U1730 (.Z(n1638),
	.A(\RAM[7][11] ),
	.B(n1755));
   NAND2X1 U1731 (.Z(n1637),
	.A(\RAM[5][11] ),
	.B(n1756));
   AND2X1 U1732 (.Z(n1639),
	.A(n1638),
	.B(n1637));
   NAND3X1 U1733 (.Z(n1642),
	.A(n1641),
	.B(n1640),
	.C(n1639));
   NOR2X1 U1734 (.Z(n1644),
	.A(n1643),
	.B(n1642));
   NOR2X1 U1735 (.Z(n1645),
	.A(N21),
	.B(n1644));
   OR2X1 U1736 (.Z(N124),
	.A(n1646),
	.B(n1645));
   NAND2X1 U1737 (.Z(n1651),
	.A(\RAM[10][12] ),
	.B(n1769));
   NAND2X1 U1738 (.Z(n1650),
	.A(\RAM[8][12] ),
	.B(n1771));
   NAND2X1 U1739 (.Z(n1648),
	.A(\RAM[14][12] ),
	.B(n1773));
   NAND2X1 U1740 (.Z(n1647),
	.A(\RAM[12][12] ),
	.B(n1775));
   AND2X1 U1741 (.Z(n1649),
	.A(n1648),
	.B(n1647));
   NAND3X1 U1742 (.Z(n1658),
	.A(n1651),
	.B(n1650),
	.C(n1649));
   NAND2X1 U1743 (.Z(n1656),
	.A(\RAM[11][12] ),
	.B(n1777));
   NAND2X1 U1744 (.Z(n1655),
	.A(\RAM[9][12] ),
	.B(n1779));
   NAND2X1 U1745 (.Z(n1653),
	.A(\RAM[15][12] ),
	.B(n1781));
   NAND2X1 U1746 (.Z(n1652),
	.A(\RAM[13][12] ),
	.B(n1783));
   AND2X1 U1747 (.Z(n1654),
	.A(n1653),
	.B(n1652));
   NAND3X1 U1748 (.Z(n1657),
	.A(n1656),
	.B(n1655),
	.C(n1654));
   NOR2X1 U1749 (.Z(n1659),
	.A(n1658),
	.B(n1657));
   NOR2X1 U1750 (.Z(n1674),
	.A(n1767),
	.B(n1659));
   NAND2X1 U1751 (.Z(n1664),
	.A(\RAM[2][12] ),
	.B(n1768));
   NAND2X1 U1752 (.Z(n1663),
	.A(\RAM[0][12] ),
	.B(n1770));
   NAND2X1 U1753 (.Z(n1661),
	.A(\RAM[6][12] ),
	.B(n1772));
   NAND2X1 U1754 (.Z(n1660),
	.A(\RAM[4][12] ),
	.B(n1774));
   AND2X1 U1755 (.Z(n1662),
	.A(n1661),
	.B(n1660));
   NAND3X1 U1756 (.Z(n1671),
	.A(n1664),
	.B(n1663),
	.C(n1662));
   NAND2X1 U1757 (.Z(n1669),
	.A(\RAM[3][12] ),
	.B(n1776));
   NAND2X1 U1758 (.Z(n1668),
	.A(\RAM[1][12] ),
	.B(n1778));
   NAND2X1 U1759 (.Z(n1666),
	.A(\RAM[7][12] ),
	.B(n1780));
   NAND2X1 U1760 (.Z(n1665),
	.A(\RAM[5][12] ),
	.B(n1782));
   AND2X1 U1761 (.Z(n1667),
	.A(n1666),
	.B(n1665));
   NAND3X1 U1762 (.Z(n1670),
	.A(n1669),
	.B(n1668),
	.C(n1667));
   NOR2X1 U1763 (.Z(n1672),
	.A(n1671),
	.B(n1670));
   NOR2X1 U1764 (.Z(n1673),
	.A(N21),
	.B(n1672));
   OR2X1 U1765 (.Z(N123),
	.A(n1674),
	.B(n1673));
   NAND2X1 U1766 (.Z(n1679),
	.A(\RAM[10][13] ),
	.B(n1744));
   NAND2X1 U1767 (.Z(n1678),
	.A(\RAM[8][13] ),
	.B(n1745));
   NAND2X1 U1768 (.Z(n1676),
	.A(\RAM[14][13] ),
	.B(n1746));
   NAND2X1 U1769 (.Z(n1675),
	.A(\RAM[12][13] ),
	.B(n1747));
   AND2X1 U1770 (.Z(n1677),
	.A(n1676),
	.B(n1675));
   NAND3X1 U1771 (.Z(n1686),
	.A(n1679),
	.B(n1678),
	.C(n1677));
   NAND2X1 U1772 (.Z(n1684),
	.A(\RAM[11][13] ),
	.B(n1753));
   NAND2X1 U1773 (.Z(n1683),
	.A(\RAM[9][13] ),
	.B(n1754));
   NAND2X1 U1774 (.Z(n1681),
	.A(\RAM[15][13] ),
	.B(n1755));
   NAND2X1 U1775 (.Z(n1680),
	.A(\RAM[13][13] ),
	.B(n1756));
   AND2X1 U1776 (.Z(n1682),
	.A(n1681),
	.B(n1680));
   NAND3X1 U1777 (.Z(n1685),
	.A(n1684),
	.B(n1683),
	.C(n1682));
   NOR2X1 U1778 (.Z(n1687),
	.A(n1686),
	.B(n1685));
   NOR2X1 U1779 (.Z(n1702),
	.A(n1767),
	.B(n1687));
   NAND2X1 U1780 (.Z(n1692),
	.A(\RAM[2][13] ),
	.B(n1769));
   NAND2X1 U1781 (.Z(n1691),
	.A(\RAM[0][13] ),
	.B(n1771));
   NAND2X1 U1782 (.Z(n1689),
	.A(\RAM[6][13] ),
	.B(n1773));
   NAND2X1 U1783 (.Z(n1688),
	.A(\RAM[4][13] ),
	.B(n1775));
   AND2X1 U1784 (.Z(n1690),
	.A(n1689),
	.B(n1688));
   NAND3X1 U1785 (.Z(n1699),
	.A(n1692),
	.B(n1691),
	.C(n1690));
   NAND2X1 U1786 (.Z(n1697),
	.A(\RAM[3][13] ),
	.B(n1777));
   NAND2X1 U1787 (.Z(n1696),
	.A(\RAM[1][13] ),
	.B(n1779));
   NAND2X1 U1788 (.Z(n1694),
	.A(\RAM[7][13] ),
	.B(n1781));
   NAND2X1 U1789 (.Z(n1693),
	.A(\RAM[5][13] ),
	.B(n1783));
   AND2X1 U1790 (.Z(n1695),
	.A(n1694),
	.B(n1693));
   NAND3X1 U1791 (.Z(n1698),
	.A(n1697),
	.B(n1696),
	.C(n1695));
   NOR2X1 U1792 (.Z(n1700),
	.A(n1699),
	.B(n1698));
   NOR2X1 U1793 (.Z(n1701),
	.A(N21),
	.B(n1700));
   OR2X1 U1794 (.Z(N122),
	.A(n1702),
	.B(n1701));
   NAND2X1 U1795 (.Z(n1707),
	.A(\RAM[10][14] ),
	.B(n1768));
   NAND2X1 U1796 (.Z(n1706),
	.A(\RAM[8][14] ),
	.B(n1770));
   NAND2X1 U1797 (.Z(n1704),
	.A(\RAM[14][14] ),
	.B(n1772));
   NAND2X1 U1798 (.Z(n1703),
	.A(\RAM[12][14] ),
	.B(n1774));
   AND2X1 U1799 (.Z(n1705),
	.A(n1704),
	.B(n1703));
   NAND3X1 U1800 (.Z(n1714),
	.A(n1707),
	.B(n1706),
	.C(n1705));
   NAND2X1 U1801 (.Z(n1712),
	.A(\RAM[11][14] ),
	.B(n1776));
   NAND2X1 U1802 (.Z(n1711),
	.A(\RAM[9][14] ),
	.B(n1778));
   NAND2X1 U1803 (.Z(n1709),
	.A(\RAM[15][14] ),
	.B(n1780));
   NAND2X1 U1804 (.Z(n1708),
	.A(\RAM[13][14] ),
	.B(n1782));
   AND2X1 U1805 (.Z(n1710),
	.A(n1709),
	.B(n1708));
   NAND3X1 U1806 (.Z(n1713),
	.A(n1712),
	.B(n1711),
	.C(n1710));
   NOR2X1 U1807 (.Z(n1715),
	.A(n1714),
	.B(n1713));
   NOR2X1 U1808 (.Z(n1730),
	.A(n1767),
	.B(n1715));
   NAND2X1 U1809 (.Z(n1720),
	.A(\RAM[2][14] ),
	.B(n1744));
   NAND2X1 U1810 (.Z(n1719),
	.A(\RAM[0][14] ),
	.B(n1745));
   NAND2X1 U1811 (.Z(n1717),
	.A(\RAM[6][14] ),
	.B(n1746));
   NAND2X1 U1812 (.Z(n1716),
	.A(\RAM[4][14] ),
	.B(n1747));
   AND2X1 U1813 (.Z(n1718),
	.A(n1717),
	.B(n1716));
   NAND3X1 U1814 (.Z(n1727),
	.A(n1720),
	.B(n1719),
	.C(n1718));
   NAND2X1 U1815 (.Z(n1725),
	.A(\RAM[3][14] ),
	.B(n1753));
   NAND2X1 U1816 (.Z(n1724),
	.A(\RAM[1][14] ),
	.B(n1754));
   NAND2X1 U1817 (.Z(n1722),
	.A(\RAM[7][14] ),
	.B(n1755));
   NAND2X1 U1818 (.Z(n1721),
	.A(\RAM[5][14] ),
	.B(n1756));
   AND2X1 U1819 (.Z(n1723),
	.A(n1722),
	.B(n1721));
   NAND3X1 U1820 (.Z(n1726),
	.A(n1725),
	.B(n1724),
	.C(n1723));
   NOR2X1 U1821 (.Z(n1728),
	.A(n1727),
	.B(n1726));
   NOR2X1 U1822 (.Z(n1729),
	.A(N21),
	.B(n1728));
   OR2X1 U1823 (.Z(N121),
	.A(n1730),
	.B(n1729));
   NAND2X1 U1824 (.Z(n1735),
	.A(\RAM[10][15] ),
	.B(n1769));
   NAND2X1 U1825 (.Z(n1734),
	.A(\RAM[8][15] ),
	.B(n1771));
   NAND2X1 U1826 (.Z(n1732),
	.A(\RAM[14][15] ),
	.B(n1773));
   NAND2X1 U1827 (.Z(n1731),
	.A(\RAM[12][15] ),
	.B(n1775));
   AND2X1 U1828 (.Z(n1733),
	.A(n1732),
	.B(n1731));
   NAND3X1 U1829 (.Z(n1742),
	.A(n1735),
	.B(n1734),
	.C(n1733));
   NAND2X1 U1830 (.Z(n1740),
	.A(\RAM[11][15] ),
	.B(n1777));
   NAND2X1 U1831 (.Z(n1739),
	.A(\RAM[9][15] ),
	.B(n1779));
   NAND2X1 U1832 (.Z(n1737),
	.A(\RAM[15][15] ),
	.B(n1781));
   NAND2X1 U1833 (.Z(n1736),
	.A(\RAM[13][15] ),
	.B(n1783));
   AND2X1 U1834 (.Z(n1738),
	.A(n1737),
	.B(n1736));
   NAND3X1 U1835 (.Z(n1741),
	.A(n1740),
	.B(n1739),
	.C(n1738));
   NOR2X1 U1836 (.Z(n1743),
	.A(n1742),
	.B(n1741));
   NOR2X1 U1837 (.Z(n1766),
	.A(n1743),
	.B(n1767));
   NAND2X1 U1838 (.Z(n1752),
	.A(\RAM[2][15] ),
	.B(n1768));
   NAND2X1 U1839 (.Z(n1751),
	.A(\RAM[0][15] ),
	.B(n1770));
   NAND2X1 U1840 (.Z(n1749),
	.A(\RAM[6][15] ),
	.B(n1772));
   NAND2X1 U1841 (.Z(n1748),
	.A(\RAM[4][15] ),
	.B(n1774));
   AND2X1 U1842 (.Z(n1750),
	.A(n1749),
	.B(n1748));
   NAND3X1 U1843 (.Z(n1763),
	.A(n1752),
	.B(n1751),
	.C(n1750));
   NAND2X1 U1844 (.Z(n1761),
	.A(\RAM[3][15] ),
	.B(n1776));
   NAND2X1 U1845 (.Z(n1760),
	.A(\RAM[1][15] ),
	.B(n1778));
   NAND2X1 U1846 (.Z(n1758),
	.A(\RAM[7][15] ),
	.B(n1780));
   NAND2X1 U1847 (.Z(n1757),
	.A(\RAM[5][15] ),
	.B(n1782));
   AND2X1 U1848 (.Z(n1759),
	.A(n1758),
	.B(n1757));
   NAND3X1 U1849 (.Z(n1762),
	.A(n1761),
	.B(n1760),
	.C(n1759));
   NOR2X1 U1850 (.Z(n1764),
	.A(n1763),
	.B(n1762));
   NOR2X1 U1851 (.Z(n1765),
	.A(N21),
	.B(n1764));
   OR2X1 U1852 (.Z(N120),
	.A(n1766),
	.B(n1765));
   AND2X1 U1853 (.Z(n1768),
	.A(n1312),
	.B(n1786));
   AND2X1 U1854 (.Z(n1769),
	.A(n1312),
	.B(n1786));
   AND2X1 U1855 (.Z(n1770),
	.A(n1313),
	.B(n1786));
   AND2X1 U1856 (.Z(n1771),
	.A(n1313),
	.B(n1786));
   AND2X1 U1857 (.Z(n1772),
	.A(n1314),
	.B(n1786));
   AND2X1 U1858 (.Z(n1773),
	.A(n1314),
	.B(n1786));
   AND2X1 U1859 (.Z(n1774),
	.A(n1315),
	.B(n1786));
   AND2X1 U1860 (.Z(n1775),
	.A(n1315),
	.B(n1786));
   AND2X1 U1861 (.Z(n1776),
	.A(n1312),
	.B(N18));
   AND2X1 U1862 (.Z(n1777),
	.A(n1312),
	.B(N18));
   AND2X1 U1863 (.Z(n1778),
	.A(n1313),
	.B(N18));
   AND2X1 U1864 (.Z(n1779),
	.A(n1313),
	.B(N18));
   AND2X1 U1865 (.Z(n1780),
	.A(N18),
	.B(n1314));
   AND2X1 U1866 (.Z(n1781),
	.A(N18),
	.B(n1314));
   AND2X1 U1867 (.Z(n1782),
	.A(n1315),
	.B(N18));
   AND2X1 U1868 (.Z(n1783),
	.A(n1315),
	.B(N18));
   INVX2 U1871 (.Z(n1804),
	.A(n26));
   INVX2 U1872 (.Z(n1805),
	.A(N14));
endmodule

module ALU_WIDTH16_DW_cmp_0 (
	A, 
	B, 
	TC, 
	GE_LT, 
	GE_GT_EQ, 
	GE_LT_GT_LE, 
	EQ_NE);
   input [15:0] A;
   input [15:0] B;
   input TC;
   input GE_LT;
   input GE_GT_EQ;
   output GE_LT_GT_LE;
   output EQ_NE;

   // Internal wires
   wire n676;
   wire n677;
   wire n680;
   wire n683;
   wire n685;
   wire n686;
   wire n687;
   wire n688;
   wire n691;
   wire n692;
   wire n696;
   wire n697;
   wire n698;
   wire n699;
   wire n700;
   wire n701;
   wire n702;
   wire n703;
   wire n704;
   wire n705;
   wire n706;
   wire n707;
   wire n708;
   wire n709;
   wire n710;
   wire n711;
   wire n712;
   wire n713;
   wire n714;
   wire n715;
   wire n716;
   wire n717;
   wire n718;
   wire n719;
   wire n720;
   wire n721;
   wire n722;
   wire n723;
   wire n724;
   wire n725;
   wire n726;
   wire n727;
   wire n728;
   wire n729;
   wire n730;
   wire n731;
   wire n732;
   wire n733;
   wire n734;
   wire n735;
   wire n736;
   wire n737;
   wire n738;
   wire n739;
   wire n740;
   wire n741;
   wire n742;
   wire n743;
   wire n744;
   wire n745;
   wire n746;
   wire n747;
   wire n748;
   wire n749;
   wire n750;
   wire n751;

   INVX2 U363 (.Z(n676),
	.A(A[1]));
   INVX2 U364 (.Z(n677),
	.A(n710));
   INVX2 U367 (.Z(n680),
	.A(n711));
   INVX2 U370 (.Z(n683),
	.A(B[14]));
   INVX2 U372 (.Z(n685),
	.A(n709));
   INVX2 U373 (.Z(n686),
	.A(B[9]));
   INVX2 U374 (.Z(n687),
	.A(B[8]));
   INVX2 U375 (.Z(n688),
	.A(n735));
   INVX2 U378 (.Z(n691),
	.A(B[5]));
   INVX2 U379 (.Z(n692),
	.A(B[4]));
   NOR2X1 U383 (.Z(GE_LT_GT_LE),
	.A(n696),
	.B(n697));
   NAND2X1 U384 (.Z(n697),
	.A(n698),
	.B(n699));
   NAND3X1 U385 (.Z(n699),
	.A(n700),
	.B(n683),
	.C(A[14]));
   NAND2X1 U386 (.Z(n698),
	.A(n680),
	.B(n701));
   NAND3X1 U387 (.Z(n701),
	.A(n702),
	.B(n703),
	.C(n704));
   NAND3X1 U388 (.Z(n704),
	.A(n705),
	.B(B[10]),
	.C(A[10]));
   NAND2X1 U389 (.Z(n703),
	.A(n677),
	.B(n706));
   NAND2X1 U390 (.Z(n706),
	.A(n707),
	.B(n708));
   NAND3X1 U391 (.Z(n708),
	.A(n685),
	.B(n687),
	.C(A[8]));
   NAND2X1 U392 (.Z(n707),
	.A(A[9]),
	.B(n686));
   NAND2X1 U393 (.Z(n702),
	.A(A[11]),
	.B(B[11]));
   NAND3X1 U394 (.Z(n696),
	.A(n712),
	.B(n713),
	.C(n714));
   NAND2X1 U395 (.Z(n714),
	.A(A[15]),
	.B(B[15]));
   NAND2X1 U396 (.Z(n713),
	.A(n715),
	.B(n716));
   NAND2X1 U397 (.Z(n716),
	.A(n717),
	.B(n718));
   NAND3X1 U398 (.Z(n718),
	.A(n719),
	.B(B[12]),
	.C(A[12]));
   NAND2X1 U399 (.Z(n717),
	.A(A[13]),
	.B(B[13]));
   NAND3X1 U400 (.Z(n712),
	.A(n720),
	.B(n721),
	.C(n722));
   NOR2X1 U401 (.Z(n722),
	.A(n711),
	.B(n710));
   NAND2X1 U402 (.Z(n710),
	.A(n723),
	.B(n705));
   OR2X1 U403 (.Z(n705),
	.A(B[11]),
	.B(A[11]));
   OR2X1 U404 (.Z(n723),
	.A(B[10]),
	.B(A[10]));
   NAND3X1 U405 (.Z(n711),
	.A(n724),
	.B(n719),
	.C(n715));
   AND2X1 U406 (.Z(n715),
	.A(n725),
	.B(n700));
   OR2X1 U407 (.Z(n700),
	.A(B[15]),
	.B(A[15]));
   OR2X1 U408 (.Z(n725),
	.A(n683),
	.B(A[14]));
   OR2X1 U409 (.Z(n719),
	.A(B[13]),
	.B(A[13]));
   OR2X1 U410 (.Z(n724),
	.A(B[12]),
	.B(A[12]));
   NAND3X1 U411 (.Z(n721),
	.A(n726),
	.B(n727),
	.C(n728));
   AND2X1 U412 (.Z(n728),
	.A(n729),
	.B(n730));
   NAND2X1 U413 (.Z(n730),
	.A(n688),
	.B(n731));
   NAND2X1 U414 (.Z(n731),
	.A(n732),
	.B(n733));
   NAND3X1 U415 (.Z(n733),
	.A(n734),
	.B(n692),
	.C(A[4]));
   NAND2X1 U416 (.Z(n732),
	.A(A[5]),
	.B(n691));
   NAND2X1 U417 (.Z(n729),
	.A(A[7]),
	.B(B[7]));
   NAND3X1 U418 (.Z(n727),
	.A(n736),
	.B(B[6]),
	.C(A[6]));
   NAND3X1 U419 (.Z(n726),
	.A(n737),
	.B(n734),
	.C(n738));
   NOR2X1 U420 (.Z(n738),
	.A(n739),
	.B(n735));
   NAND2X1 U421 (.Z(n735),
	.A(n740),
	.B(n736));
   OR2X1 U422 (.Z(n736),
	.A(B[7]),
	.B(A[7]));
   OR2X1 U423 (.Z(n740),
	.A(B[6]),
	.B(A[6]));
   NOR2X1 U424 (.Z(n739),
	.A(A[4]),
	.B(n692));
   OR2X1 U425 (.Z(n734),
	.A(n691),
	.B(A[5]));
   NAND3X1 U426 (.Z(n737),
	.A(n741),
	.B(n742),
	.C(n743));
   NAND3X1 U427 (.Z(n743),
	.A(n744),
	.B(B[2]),
	.C(A[2]));
   NAND3X1 U428 (.Z(n742),
	.A(n745),
	.B(n744),
	.C(n746));
   NAND2X1 U429 (.Z(n746),
	.A(n747),
	.B(n748));
   NAND2X1 U430 (.Z(n748),
	.A(n749),
	.B(n750));
   NAND2X1 U431 (.Z(n750),
	.A(B[1]),
	.B(n676));
   NAND2X1 U432 (.Z(n749),
	.A(B[0]),
	.B(A[0]));
   OR2X1 U433 (.Z(n747),
	.A(n676),
	.B(B[1]));
   NAND2X1 U434 (.Z(n744),
	.A(B[3]),
	.B(A[3]));
   OR2X1 U435 (.Z(n745),
	.A(B[2]),
	.B(A[2]));
   OR2X1 U436 (.Z(n741),
	.A(A[3]),
	.B(B[3]));
   NOR2X1 U437 (.Z(n720),
	.A(n709),
	.B(n751));
   NOR2X1 U438 (.Z(n751),
	.A(A[8]),
	.B(n687));
   NOR2X1 U439 (.Z(n709),
	.A(n686),
	.B(A[9]));
endmodule

module ALU_WIDTH16_DW_cmp_1 (
	A, 
	B, 
	TC, 
	GE_LT, 
	GE_GT_EQ, 
	GE_LT_GT_LE, 
	EQ_NE);
   input [15:0] A;
   input [15:0] B;
   input TC;
   input GE_LT;
   input GE_GT_EQ;
   output GE_LT_GT_LE;
   output EQ_NE;

   // Internal wires
   wire n677;
   wire n678;
   wire n681;
   wire n684;
   wire n685;
   wire n686;
   wire n687;
   wire n688;
   wire n691;
   wire n692;
   wire n693;
   wire n696;
   wire n697;
   wire n698;
   wire n699;
   wire n700;
   wire n701;
   wire n702;
   wire n703;
   wire n704;
   wire n705;
   wire n706;
   wire n707;
   wire n708;
   wire n709;
   wire n710;
   wire n711;
   wire n712;
   wire n713;
   wire n714;
   wire n715;
   wire n716;
   wire n717;
   wire n718;
   wire n719;
   wire n720;
   wire n721;
   wire n722;
   wire n723;
   wire n724;
   wire n725;
   wire n726;
   wire n727;
   wire n728;
   wire n729;
   wire n730;
   wire n731;
   wire n732;
   wire n733;
   wire n734;
   wire n735;
   wire n736;
   wire n737;
   wire n738;
   wire n739;
   wire n740;
   wire n741;
   wire n742;
   wire n743;
   wire n744;
   wire n745;
   wire n746;
   wire n747;
   wire n748;
   wire n749;
   wire n750;
   wire n751;

   INVX2 U364 (.Z(n677),
	.A(A[1]));
   INVX2 U365 (.Z(n678),
	.A(n710));
   INVX2 U368 (.Z(n681),
	.A(n711));
   INVX2 U371 (.Z(n684),
	.A(B[14]));
   INVX2 U372 (.Z(n685),
	.A(B[15]));
   INVX2 U373 (.Z(n686),
	.A(B[4]));
   INVX2 U374 (.Z(n687),
	.A(B[5]));
   INVX2 U375 (.Z(n688),
	.A(n735));
   INVX2 U378 (.Z(n691),
	.A(B[8]));
   INVX2 U379 (.Z(n692),
	.A(n709));
   INVX2 U380 (.Z(n693),
	.A(B[9]));
   NOR2X1 U383 (.Z(GE_LT_GT_LE),
	.A(n696),
	.B(n697));
   NAND2X1 U384 (.Z(n697),
	.A(n698),
	.B(n699));
   NAND3X1 U385 (.Z(n699),
	.A(n700),
	.B(n684),
	.C(A[14]));
   NAND2X1 U386 (.Z(n698),
	.A(n681),
	.B(n701));
   NAND3X1 U387 (.Z(n701),
	.A(n702),
	.B(n703),
	.C(n704));
   NAND3X1 U388 (.Z(n704),
	.A(n705),
	.B(B[10]),
	.C(A[10]));
   NAND2X1 U389 (.Z(n703),
	.A(n678),
	.B(n706));
   NAND2X1 U390 (.Z(n706),
	.A(n707),
	.B(n708));
   NAND3X1 U391 (.Z(n708),
	.A(n692),
	.B(n691),
	.C(A[8]));
   NAND2X1 U392 (.Z(n707),
	.A(A[9]),
	.B(n693));
   NAND2X1 U393 (.Z(n702),
	.A(A[11]),
	.B(B[11]));
   NAND3X1 U394 (.Z(n696),
	.A(n712),
	.B(n713),
	.C(n714));
   NAND2X1 U395 (.Z(n714),
	.A(A[15]),
	.B(n685));
   NAND2X1 U396 (.Z(n713),
	.A(n715),
	.B(n716));
   NAND2X1 U397 (.Z(n716),
	.A(n717),
	.B(n718));
   NAND3X1 U398 (.Z(n718),
	.A(n719),
	.B(B[12]),
	.C(A[12]));
   NAND2X1 U399 (.Z(n717),
	.A(A[13]),
	.B(B[13]));
   NAND3X1 U400 (.Z(n712),
	.A(n720),
	.B(n721),
	.C(n722));
   NOR2X1 U401 (.Z(n722),
	.A(n711),
	.B(n710));
   NAND2X1 U402 (.Z(n710),
	.A(n723),
	.B(n705));
   OR2X1 U403 (.Z(n705),
	.A(B[11]),
	.B(A[11]));
   OR2X1 U404 (.Z(n723),
	.A(B[10]),
	.B(A[10]));
   NAND3X1 U405 (.Z(n711),
	.A(n724),
	.B(n719),
	.C(n715));
   AND2X1 U406 (.Z(n715),
	.A(n725),
	.B(n700));
   OR2X1 U407 (.Z(n700),
	.A(n685),
	.B(A[15]));
   OR2X1 U408 (.Z(n725),
	.A(n684),
	.B(A[14]));
   OR2X1 U409 (.Z(n719),
	.A(B[13]),
	.B(A[13]));
   OR2X1 U410 (.Z(n724),
	.A(B[12]),
	.B(A[12]));
   NAND3X1 U411 (.Z(n721),
	.A(n726),
	.B(n727),
	.C(n728));
   AND2X1 U412 (.Z(n728),
	.A(n729),
	.B(n730));
   NAND2X1 U413 (.Z(n730),
	.A(n688),
	.B(n731));
   NAND2X1 U414 (.Z(n731),
	.A(n732),
	.B(n733));
   NAND3X1 U415 (.Z(n733),
	.A(n734),
	.B(n686),
	.C(A[4]));
   NAND2X1 U416 (.Z(n732),
	.A(A[5]),
	.B(n687));
   NAND2X1 U417 (.Z(n729),
	.A(A[7]),
	.B(B[7]));
   NAND3X1 U418 (.Z(n727),
	.A(n736),
	.B(B[6]),
	.C(A[6]));
   NAND3X1 U419 (.Z(n726),
	.A(n737),
	.B(n734),
	.C(n738));
   NOR2X1 U420 (.Z(n738),
	.A(n739),
	.B(n735));
   NAND2X1 U421 (.Z(n735),
	.A(n740),
	.B(n736));
   OR2X1 U422 (.Z(n736),
	.A(B[7]),
	.B(A[7]));
   OR2X1 U423 (.Z(n740),
	.A(B[6]),
	.B(A[6]));
   NOR2X1 U424 (.Z(n739),
	.A(A[4]),
	.B(n686));
   OR2X1 U425 (.Z(n734),
	.A(n687),
	.B(A[5]));
   NAND3X1 U426 (.Z(n737),
	.A(n741),
	.B(n742),
	.C(n743));
   NAND3X1 U427 (.Z(n743),
	.A(n744),
	.B(B[2]),
	.C(A[2]));
   NAND3X1 U428 (.Z(n742),
	.A(n745),
	.B(n744),
	.C(n746));
   NAND2X1 U429 (.Z(n746),
	.A(n747),
	.B(n748));
   NAND2X1 U430 (.Z(n748),
	.A(n749),
	.B(n750));
   NAND2X1 U431 (.Z(n750),
	.A(B[1]),
	.B(n677));
   NAND2X1 U432 (.Z(n749),
	.A(B[0]),
	.B(A[0]));
   OR2X1 U433 (.Z(n747),
	.A(n677),
	.B(B[1]));
   NAND2X1 U434 (.Z(n744),
	.A(B[3]),
	.B(A[3]));
   OR2X1 U435 (.Z(n745),
	.A(B[2]),
	.B(A[2]));
   OR2X1 U436 (.Z(n741),
	.A(A[3]),
	.B(B[3]));
   NOR2X1 U437 (.Z(n720),
	.A(n709),
	.B(n751));
   NOR2X1 U438 (.Z(n751),
	.A(A[8]),
	.B(n691));
   NOR2X1 U439 (.Z(n709),
	.A(n693),
	.B(A[9]));
endmodule

module ALU_WIDTH16_DW01_add_0 (
	A, 
	B, 
	CI, 
	SUM, 
	CO, 
	p1, 
	p2, 
	p3, 
	p4);
   input [15:0] A;
   input [15:0] B;
   input CI;
   output [15:0] SUM;
   output CO;
   input p1;
   input p2;
   input p3;
   input p4;

   // Internal wires
   wire n1;
   wire n2;
   wire n4;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;

   INVX2 U4 (.Z(n1),
	.A(A[1]));
   INVX2 U5 (.Z(n2),
	.A(A[5]));
   INVX2 U6 (.Z(n4),
	.A(A[9]));
   INVX2 U7 (.Z(n7),
	.A(n38));
   INVX2 U8 (.Z(n8),
	.A(n48));
   INVX2 U9 (.Z(n9),
	.A(n58));
   INVX2 U10 (.Z(n10),
	.A(n65));
   INVX2 U11 (.Z(n11),
	.A(n72));
   INVX2 U12 (.Z(n12),
	.A(n79));
   INVX2 U13 (.Z(n13),
	.A(n86));
   XOR2X1 U15 (.Z(SUM[9]),
	.A(n15),
	.B(n9));
   XOR2X1 U16 (.Z(n15),
	.A(n4),
	.B(B[9]));
   XOR2X1 U17 (.Z(SUM[8]),
	.A(n16),
	.B(n17));
   XOR2X1 U18 (.Z(n17),
	.A(B[8]),
	.B(A[8]));
   XOR2X1 U19 (.Z(SUM[7]),
	.A(n18),
	.B(n10));
   XOR2X1 U20 (.Z(n18),
	.A(p2),
	.B(B[7]));
   XOR2X1 U21 (.Z(SUM[6]),
	.A(n19),
	.B(n20));
   XOR2X1 U22 (.Z(n20),
	.A(B[6]),
	.B(A[6]));
   XOR2X1 U23 (.Z(SUM[5]),
	.A(n21),
	.B(n11));
   XOR2X1 U24 (.Z(n21),
	.A(n2),
	.B(B[5]));
   XOR2X1 U25 (.Z(SUM[4]),
	.A(n22),
	.B(n23));
   XOR2X1 U26 (.Z(n23),
	.A(B[4]),
	.B(A[4]));
   XOR2X1 U27 (.Z(SUM[3]),
	.A(n24),
	.B(n12));
   XOR2X1 U28 (.Z(n24),
	.A(p1),
	.B(B[3]));
   XOR2X1 U29 (.Z(SUM[2]),
	.A(n25),
	.B(n26));
   XOR2X1 U30 (.Z(n26),
	.A(B[2]),
	.B(A[2]));
   XOR2X1 U31 (.Z(SUM[1]),
	.A(n27),
	.B(n13));
   XOR2X1 U32 (.Z(n27),
	.A(n1),
	.B(B[1]));
   XOR2X1 U33 (.Z(SUM[15]),
	.A(n28),
	.B(n29));
   XOR2X1 U34 (.Z(n29),
	.A(B[15]),
	.B(A[15]));
   NAND2X1 U35 (.Z(n28),
	.A(n30),
	.B(n31));
   NAND2X1 U36 (.Z(n31),
	.A(B[14]),
	.B(n32));
   OR2X1 U37 (.Z(n32),
	.A(n33),
	.B(A[14]));
   NAND2X1 U38 (.Z(n30),
	.A(A[14]),
	.B(n33));
   XOR2X1 U39 (.Z(SUM[14]),
	.A(n33),
	.B(n34));
   XOR2X1 U40 (.Z(n34),
	.A(B[14]),
	.B(A[14]));
   NAND2X1 U41 (.Z(n33),
	.A(n35),
	.B(n36));
   NAND2X1 U42 (.Z(n36),
	.A(B[13]),
	.B(n37));
   NAND2X1 U43 (.Z(n37),
	.A(n7),
	.B(p4));
   NAND2X1 U44 (.Z(n35),
	.A(A[13]),
	.B(n38));
   XOR2X1 U45 (.Z(SUM[13]),
	.A(n39),
	.B(n7));
   NAND2X1 U46 (.Z(n38),
	.A(n40),
	.B(n41));
   NAND2X1 U47 (.Z(n41),
	.A(B[12]),
	.B(n42));
   OR2X1 U48 (.Z(n42),
	.A(n43),
	.B(A[12]));
   NAND2X1 U49 (.Z(n40),
	.A(A[12]),
	.B(n43));
   XOR2X1 U50 (.Z(n39),
	.A(p4),
	.B(B[13]));
   XOR2X1 U51 (.Z(SUM[12]),
	.A(n43),
	.B(n44));
   XOR2X1 U52 (.Z(n44),
	.A(B[12]),
	.B(A[12]));
   NAND2X1 U53 (.Z(n43),
	.A(n45),
	.B(n46));
   NAND2X1 U54 (.Z(n46),
	.A(B[11]),
	.B(n47));
   NAND2X1 U55 (.Z(n47),
	.A(n8),
	.B(p3));
   NAND2X1 U56 (.Z(n45),
	.A(A[11]),
	.B(n48));
   XOR2X1 U57 (.Z(SUM[11]),
	.A(n49),
	.B(n8));
   NAND2X1 U58 (.Z(n48),
	.A(n50),
	.B(n51));
   NAND2X1 U59 (.Z(n51),
	.A(B[10]),
	.B(n52));
   OR2X1 U60 (.Z(n52),
	.A(n53),
	.B(A[10]));
   NAND2X1 U61 (.Z(n50),
	.A(A[10]),
	.B(n53));
   XOR2X1 U62 (.Z(n49),
	.A(p3),
	.B(B[11]));
   XOR2X1 U63 (.Z(SUM[10]),
	.A(n53),
	.B(n54));
   XOR2X1 U64 (.Z(n54),
	.A(B[10]),
	.B(A[10]));
   NAND2X1 U65 (.Z(n53),
	.A(n55),
	.B(n56));
   NAND2X1 U66 (.Z(n56),
	.A(B[9]),
	.B(n57));
   NAND2X1 U67 (.Z(n57),
	.A(n9),
	.B(n4));
   NAND2X1 U68 (.Z(n55),
	.A(A[9]),
	.B(n58));
   NAND2X1 U69 (.Z(n58),
	.A(n59),
	.B(n60));
   NAND2X1 U70 (.Z(n60),
	.A(B[8]),
	.B(n61));
   OR2X1 U71 (.Z(n61),
	.A(n16),
	.B(A[8]));
   NAND2X1 U72 (.Z(n59),
	.A(A[8]),
	.B(n16));
   NAND2X1 U73 (.Z(n16),
	.A(n62),
	.B(n63));
   NAND2X1 U74 (.Z(n63),
	.A(B[7]),
	.B(n64));
   NAND2X1 U75 (.Z(n64),
	.A(n10),
	.B(p2));
   NAND2X1 U76 (.Z(n62),
	.A(A[7]),
	.B(n65));
   NAND2X1 U77 (.Z(n65),
	.A(n66),
	.B(n67));
   NAND2X1 U78 (.Z(n67),
	.A(B[6]),
	.B(n68));
   OR2X1 U79 (.Z(n68),
	.A(n19),
	.B(A[6]));
   NAND2X1 U80 (.Z(n66),
	.A(A[6]),
	.B(n19));
   NAND2X1 U81 (.Z(n19),
	.A(n69),
	.B(n70));
   NAND2X1 U82 (.Z(n70),
	.A(B[5]),
	.B(n71));
   NAND2X1 U83 (.Z(n71),
	.A(n11),
	.B(n2));
   NAND2X1 U84 (.Z(n69),
	.A(A[5]),
	.B(n72));
   NAND2X1 U85 (.Z(n72),
	.A(n73),
	.B(n74));
   NAND2X1 U86 (.Z(n74),
	.A(B[4]),
	.B(n75));
   OR2X1 U87 (.Z(n75),
	.A(n22),
	.B(A[4]));
   NAND2X1 U88 (.Z(n73),
	.A(A[4]),
	.B(n22));
   NAND2X1 U89 (.Z(n22),
	.A(n76),
	.B(n77));
   NAND2X1 U90 (.Z(n77),
	.A(B[3]),
	.B(n78));
   NAND2X1 U91 (.Z(n78),
	.A(n12),
	.B(p1));
   NAND2X1 U92 (.Z(n76),
	.A(A[3]),
	.B(n79));
   NAND2X1 U93 (.Z(n79),
	.A(n80),
	.B(n81));
   NAND2X1 U94 (.Z(n81),
	.A(B[2]),
	.B(n82));
   OR2X1 U95 (.Z(n82),
	.A(n25),
	.B(A[2]));
   NAND2X1 U96 (.Z(n80),
	.A(A[2]),
	.B(n25));
   NAND2X1 U97 (.Z(n25),
	.A(n83),
	.B(n84));
   NAND2X1 U98 (.Z(n84),
	.A(B[1]),
	.B(n85));
   NAND2X1 U99 (.Z(n85),
	.A(n13),
	.B(n1));
   NAND2X1 U100 (.Z(n83),
	.A(A[1]),
	.B(n86));
   NAND2X1 U101 (.Z(n86),
	.A(n87),
	.B(n88));
   NAND2X1 U102 (.Z(n88),
	.A(CI),
	.B(n89));
   OR2X1 U103 (.Z(n89),
	.A(B[0]),
	.B(A[0]));
   NAND2X1 U104 (.Z(n87),
	.A(B[0]),
	.B(A[0]));
   XOR2X1 U105 (.Z(SUM[0]),
	.A(A[0]),
	.B(n90));
   XOR2X1 U106 (.Z(n90),
	.A(CI),
	.B(B[0]));
endmodule

module ALU_WIDTH16 (
	a, 
	b, 
	alucont, 
	result, 
	PSR);
   input [15:0] a;
   input [15:0] b;
   input [3:0] alucont;
   output [15:0] result;
   output [7:0] PSR;

   // Internal wires
   wire FE_DBTN20_src1_13;
   wire FE_DBTN19_src1_11;
   wire FE_DBTN18_src1_7;
   wire FE_DBTN17_src1_3;
   wire FE_DBTN16_src1_0;
   wire FE_DBTN8_N108;
   wire FE_DBTN7_sum_2;
   wire FE_DBTN6_sum_6;
   wire FE_DBTN5_sum_7;
   wire FE_DBTN4_sum_10;
   wire FE_DBTN3_sum_11;
   wire FE_DBTN2_sum_12;
   wire FE_DBTN1_sum_13;
   wire n87;
   wire N108;
   wire N109;
   wire N110;
   wire N119;
   wire N127;
   wire n88;
   wire n1;
   wire n2;
   wire n4;
   wire n5;
   wire n7;
   wire n9;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n51;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n85;
   wire n86;
   wire n89;
   wire n90;
   wire n91;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n111;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n123;
   wire n124;
   wire n125;
   wire n126;
   wire n127;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n142;
   wire n143;
   wire n146;
   wire n147;
   wire n148;
   wire n151;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire [15:0] b2;
   wire [15:0] sum;

   assign PSR[5] = n87 ;
   assign PSR[6] = n87 ;
   assign PSR[7] = n87 ;
   assign N109 = a[15] ;
   assign N110 = b[15] ;

   INVX2 FE_DBTC20_src1_13 (.Z(FE_DBTN20_src1_13),
	.A(a[13]));
   INVX2 FE_DBTC19_src1_11 (.Z(FE_DBTN19_src1_11),
	.A(a[11]));
   INVX2 FE_DBTC18_src1_7 (.Z(FE_DBTN18_src1_7),
	.A(a[7]));
   INVX1 FE_DBTC17_src1_3 (.Z(FE_DBTN17_src1_3),
	.A(a[3]));
   INVX1 FE_DBTC16_src1_0 (.Z(FE_DBTN16_src1_0),
	.A(a[0]));
   INVX1 FE_DBTC8_N108 (.Z(FE_DBTN8_N108),
	.A(N108));
   INVX1 FE_DBTC7_sum_2 (.Z(FE_DBTN7_sum_2),
	.A(sum[2]));
   INVX1 FE_DBTC6_sum_6 (.Z(FE_DBTN6_sum_6),
	.A(sum[6]));
   INVX1 FE_DBTC5_sum_7 (.Z(FE_DBTN5_sum_7),
	.A(sum[7]));
   INVX1 FE_DBTC4_sum_10 (.Z(FE_DBTN4_sum_10),
	.A(sum[10]));
   INVX1 FE_DBTC3_sum_11 (.Z(FE_DBTN3_sum_11),
	.A(sum[11]));
   INVX1 FE_DBTC2_sum_12 (.Z(FE_DBTN2_sum_12),
	.A(sum[12]));
   INVX1 FE_DBTC1_sum_13 (.Z(FE_DBTN1_sum_13),
	.A(sum[13]));
   ALU_WIDTH16_DW_cmp_0 lt_60 (.A({ N109,
		a[14],
		a[13],
		a[12],
		a[11],
		a[10],
		a[9],
		a[8],
		a[7],
		a[6],
		a[5],
		a[4],
		FE_DBTN17_src1_3,
		a[2],
		a[1],
		FE_DBTN16_src1_0 }),
	.B({ FE_DBTN8_N108,
		sum[14],
		FE_DBTN1_sum_13,
		FE_DBTN2_sum_12,
		FE_DBTN3_sum_11,
		FE_DBTN4_sum_10,
		sum[9],
		sum[8],
		FE_DBTN5_sum_7,
		FE_DBTN6_sum_6,
		sum[5],
		sum[4],
		sum[3],
		FE_DBTN7_sum_2,
		sum[1],
		sum[0] }),
	.TC(n87),
	.GE_LT(n88),
	.GE_GT_EQ(n87),
	.GE_LT_GT_LE(N127));
   ALU_WIDTH16_DW_cmp_1 r447 (.A({ N109,
		a[14],
		a[13],
		a[12],
		a[11],
		a[10],
		a[9],
		a[8],
		a[7],
		a[6],
		a[5],
		a[4],
		FE_DBTN17_src1_3,
		a[2],
		a[1],
		FE_DBTN16_src1_0 }),
	.B({ N110,
		b[14],
		b[13],
		b[12],
		b[11],
		b[10],
		b[9],
		b[8],
		b[7],
		b[6],
		b[5],
		b[4],
		b[3],
		b[2],
		b[1],
		b[0] }),
	.TC(n87),
	.GE_LT(n88),
	.GE_GT_EQ(n87),
	.GE_LT_GT_LE(N119));
   ALU_WIDTH16_DW01_add_0 add_1_root_add_14_2 (.A({ N109,
		a[14],
		a[13],
		a[12],
		a[11],
		a[10],
		a[9],
		a[8],
		a[7],
		a[6],
		a[5],
		a[4],
		a[3],
		a[2],
		a[1],
		a[0] }),
	.B(b2),
	.CI(alucont[3]),
	.SUM({ N108,
		sum[14],
		sum[13],
		sum[12],
		sum[11],
		sum[10],
		sum[9],
		sum[8],
		sum[7],
		sum[6],
		sum[5],
		sum[4],
		sum[3],
		sum[2],
		sum[1],
		sum[0] }),
	.p1(FE_DBTN17_src1_3),
	.p2(FE_DBTN18_src1_7),
	.p3(FE_DBTN19_src1_11),
	.p4(FE_DBTN20_src1_13));
   INVX2 U3 (.Z(n2),
	.A(b[0]));
   INVX2 U4 (.Z(n112),
	.A(alucont[3]));
   INVX2 U6 (.Z(n1),
	.A(b[3]));
   INVX2 U7 (.Z(n18),
	.A(n105));
   INVX2 U8 (.Z(n4),
	.A(a[2]));
   INVX2 U10 (.Z(n5),
	.A(a[6]));
   INVX2 U12 (.Z(n7),
	.A(a[10]));
   INVX2 U14 (.Z(n9),
	.A(a[12]));
   INVX4 U15 (.Z(n16),
	.A(n114));
   TIE0 U16 (.Z(n87));
   TIE1 U17 (.Z(n88));
   INVX4 U18 (.Z(n19),
	.A(n113));
   NAND2X1 U19 (.Z(result[9]),
	.A(n11),
	.B(n12));
   NAND2X1 U20 (.Z(n12),
	.A(sum[9]),
	.B(n13));
   MUX2X1 U21 (.Z(n11),
	.A(n14),
	.B(n15),
	.S(b[9]));
   NOR2X1 U22 (.Z(n15),
	.A(n16),
	.B(n17));
   MUX2X1 U23 (.Z(n17),
	.A(n18),
	.B(n19),
	.S(a[9]));
   NAND2X1 U24 (.Z(n14),
	.A(a[9]),
	.B(n18));
   NAND2X1 U25 (.Z(result[8]),
	.A(n20),
	.B(n21));
   NAND2X1 U26 (.Z(n21),
	.A(sum[8]),
	.B(n13));
   MUX2X1 U27 (.Z(n20),
	.A(n22),
	.B(n23),
	.S(b[8]));
   NOR2X1 U28 (.Z(n23),
	.A(n16),
	.B(n24));
   MUX2X1 U29 (.Z(n24),
	.A(n18),
	.B(n19),
	.S(a[8]));
   NAND2X1 U30 (.Z(n22),
	.A(a[8]),
	.B(n18));
   NAND2X1 U31 (.Z(result[7]),
	.A(n25),
	.B(n26));
   NAND2X1 U32 (.Z(n26),
	.A(sum[7]),
	.B(n13));
   MUX2X1 U33 (.Z(n25),
	.A(n27),
	.B(n28),
	.S(b[7]));
   NAND2X1 U34 (.Z(n28),
	.A(a[7]),
	.B(n18));
   NOR2X1 U35 (.Z(n27),
	.A(n16),
	.B(n30));
   MUX2X1 U36 (.Z(n30),
	.A(n19),
	.B(n18),
	.S(FE_DBTN18_src1_7));
   NAND2X1 U37 (.Z(result[6]),
	.A(n31),
	.B(n32));
   NAND2X1 U38 (.Z(n32),
	.A(sum[6]),
	.B(n13));
   MUX2X1 U39 (.Z(n31),
	.A(n33),
	.B(n34),
	.S(b[6]));
   NAND2X1 U40 (.Z(n34),
	.A(a[6]),
	.B(n18));
   NOR2X1 U41 (.Z(n33),
	.A(n16),
	.B(n36));
   MUX2X1 U42 (.Z(n36),
	.A(n19),
	.B(n18),
	.S(n5));
   NAND2X1 U43 (.Z(result[5]),
	.A(n37),
	.B(n38));
   NAND2X1 U44 (.Z(n38),
	.A(sum[5]),
	.B(n13));
   MUX2X1 U45 (.Z(n37),
	.A(n39),
	.B(n40),
	.S(b[5]));
   NOR2X1 U46 (.Z(n40),
	.A(n16),
	.B(n41));
   MUX2X1 U47 (.Z(n41),
	.A(n18),
	.B(n19),
	.S(a[5]));
   NAND2X1 U48 (.Z(n39),
	.A(a[5]),
	.B(n18));
   NAND2X1 U49 (.Z(result[4]),
	.A(n42),
	.B(n43));
   NAND2X1 U50 (.Z(n43),
	.A(sum[4]),
	.B(n13));
   MUX2X1 U51 (.Z(n42),
	.A(n44),
	.B(n45),
	.S(b[4]));
   NOR2X1 U52 (.Z(n45),
	.A(n16),
	.B(n46));
   MUX2X1 U53 (.Z(n46),
	.A(n18),
	.B(n19),
	.S(a[4]));
   NAND2X1 U54 (.Z(n44),
	.A(a[4]),
	.B(n18));
   NAND2X1 U55 (.Z(result[3]),
	.A(n47),
	.B(n48));
   NAND2X1 U56 (.Z(n48),
	.A(sum[3]),
	.B(n13));
   MUX2X1 U57 (.Z(n47),
	.A(n49),
	.B(n50),
	.S(n1));
   NAND2X1 U58 (.Z(n50),
	.A(a[3]),
	.B(n18));
   NOR2X1 U59 (.Z(n49),
	.A(n16),
	.B(n51));
   MUX2X1 U60 (.Z(n51),
	.A(n19),
	.B(n18),
	.S(FE_DBTN17_src1_3));
   NAND2X1 U61 (.Z(result[2]),
	.A(n53),
	.B(n54));
   NAND2X1 U62 (.Z(n54),
	.A(sum[2]),
	.B(n13));
   MUX2X1 U63 (.Z(n53),
	.A(n55),
	.B(n56),
	.S(b[2]));
   NAND2X1 U64 (.Z(n56),
	.A(a[2]),
	.B(n18));
   NOR2X1 U65 (.Z(n55),
	.A(n16),
	.B(n57));
   MUX2X1 U66 (.Z(n57),
	.A(n19),
	.B(n18),
	.S(n4));
   NAND2X1 U67 (.Z(result[1]),
	.A(n58),
	.B(n59));
   NAND2X1 U68 (.Z(n59),
	.A(sum[1]),
	.B(n13));
   MUX2X1 U69 (.Z(n58),
	.A(n60),
	.B(n61),
	.S(b[1]));
   NOR2X1 U70 (.Z(n61),
	.A(n16),
	.B(n62));
   MUX2X1 U71 (.Z(n62),
	.A(n18),
	.B(n19),
	.S(a[1]));
   NAND2X1 U72 (.Z(n60),
	.A(a[1]),
	.B(n18));
   NAND2X1 U73 (.Z(result[15]),
	.A(n63),
	.B(n64));
   NAND2X1 U74 (.Z(n64),
	.A(N108),
	.B(n13));
   MUX2X1 U75 (.Z(n63),
	.A(n65),
	.B(n66),
	.S(N110));
   NOR2X1 U76 (.Z(n66),
	.A(n16),
	.B(n67));
   MUX2X1 U77 (.Z(n67),
	.A(n19),
	.B(n18),
	.S(n68));
   NAND2X1 U78 (.Z(n65),
	.A(N109),
	.B(n18));
   NAND2X1 U79 (.Z(result[14]),
	.A(n69),
	.B(n70));
   NAND2X1 U80 (.Z(n70),
	.A(sum[14]),
	.B(n13));
   MUX2X1 U81 (.Z(n69),
	.A(n71),
	.B(n72),
	.S(b[14]));
   NOR2X1 U82 (.Z(n72),
	.A(n16),
	.B(n73));
   MUX2X1 U83 (.Z(n73),
	.A(n18),
	.B(n19),
	.S(a[14]));
   NAND2X1 U84 (.Z(n71),
	.A(a[14]),
	.B(n18));
   NAND2X1 U85 (.Z(result[13]),
	.A(n74),
	.B(n75));
   NAND2X1 U86 (.Z(n75),
	.A(sum[13]),
	.B(n13));
   MUX2X1 U87 (.Z(n74),
	.A(n76),
	.B(n77),
	.S(b[13]));
   NAND2X1 U88 (.Z(n77),
	.A(a[13]),
	.B(n18));
   NOR2X1 U89 (.Z(n76),
	.A(n16),
	.B(n79));
   MUX2X1 U90 (.Z(n79),
	.A(n19),
	.B(n18),
	.S(FE_DBTN20_src1_13));
   NAND2X1 U91 (.Z(result[12]),
	.A(n80),
	.B(n81));
   NAND2X1 U92 (.Z(n81),
	.A(sum[12]),
	.B(n13));
   MUX2X1 U93 (.Z(n80),
	.A(n82),
	.B(n83),
	.S(b[12]));
   NAND2X1 U94 (.Z(n83),
	.A(a[12]),
	.B(n18));
   NOR2X1 U95 (.Z(n82),
	.A(n16),
	.B(n85));
   MUX2X1 U96 (.Z(n85),
	.A(n19),
	.B(n18),
	.S(n9));
   NAND2X1 U97 (.Z(result[11]),
	.A(n86),
	.B(n89));
   NAND2X1 U98 (.Z(n89),
	.A(sum[11]),
	.B(n13));
   MUX2X1 U99 (.Z(n86),
	.A(n90),
	.B(n91),
	.S(b[11]));
   NAND2X1 U100 (.Z(n91),
	.A(a[11]),
	.B(n18));
   NOR2X1 U101 (.Z(n90),
	.A(n16),
	.B(n93));
   MUX2X1 U102 (.Z(n93),
	.A(n19),
	.B(n18),
	.S(FE_DBTN19_src1_11));
   NAND2X1 U103 (.Z(result[10]),
	.A(n94),
	.B(n95));
   NAND2X1 U104 (.Z(n95),
	.A(sum[10]),
	.B(n13));
   MUX2X1 U105 (.Z(n94),
	.A(n96),
	.B(n97),
	.S(b[10]));
   NAND2X1 U106 (.Z(n97),
	.A(a[10]),
	.B(n18));
   NOR2X1 U107 (.Z(n96),
	.A(n16),
	.B(n99));
   MUX2X1 U108 (.Z(n99),
	.A(n19),
	.B(n18),
	.S(n7));
   NAND2X1 U109 (.Z(result[0]),
	.A(n100),
	.B(n101));
   NAND2X1 U110 (.Z(n101),
	.A(sum[0]),
	.B(n13));
   NAND2X1 U111 (.Z(n13),
	.A(n102),
	.B(n103));
   NAND2X1 U112 (.Z(n103),
	.A(n104),
	.B(n105));
   INVX1 U113 (.Z(n104),
	.A(n106));
   MUX2X1 U114 (.Z(n100),
	.A(n107),
	.B(n108),
	.S(n2));
   NAND2X1 U115 (.Z(n108),
	.A(a[0]),
	.B(n18));
   NOR2X1 U116 (.Z(n107),
	.A(n16),
	.B(n109));
   MUX2X1 U117 (.Z(n109),
	.A(n19),
	.B(n18),
	.S(FE_DBTN16_src1_0));
   NAND3X1 U118 (.Z(n105),
	.A(n111),
	.B(n112),
	.C(alucont[1]));
   NAND3X1 U119 (.Z(n113),
	.A(n111),
	.B(n112),
	.C(n106));
   MUX2X1 U120 (.Z(n114),
	.A(n115),
	.B(n116),
	.S(n112));
   NAND3X1 U121 (.Z(n116),
	.A(n117),
	.B(n111),
	.C(alucont[1]));
   NAND2X1 U122 (.Z(n115),
	.A(alucont[2]),
	.B(n106));
   XOR2X1 U123 (.Z(b2[9]),
	.A(b[9]),
	.B(alucont[3]));
   XOR2X1 U124 (.Z(b2[8]),
	.A(b[8]),
	.B(alucont[3]));
   XOR2X1 U125 (.Z(b2[7]),
	.A(b[7]),
	.B(n112));
   XOR2X1 U126 (.Z(b2[6]),
	.A(b[6]),
	.B(n112));
   XOR2X1 U127 (.Z(b2[5]),
	.A(b[5]),
	.B(alucont[3]));
   XOR2X1 U128 (.Z(b2[4]),
	.A(b[4]),
	.B(alucont[3]));
   XOR2X1 U129 (.Z(b2[3]),
	.A(n1),
	.B(n112));
   XOR2X1 U130 (.Z(b2[2]),
	.A(b[2]),
	.B(n112));
   XOR2X1 U131 (.Z(b2[1]),
	.A(b[1]),
	.B(alucont[3]));
   XOR2X1 U132 (.Z(b2[15]),
	.A(alucont[3]),
	.B(N110));
   XOR2X1 U133 (.Z(b2[14]),
	.A(b[14]),
	.B(alucont[3]));
   XOR2X1 U134 (.Z(b2[13]),
	.A(b[13]),
	.B(n112));
   XOR2X1 U135 (.Z(b2[12]),
	.A(b[12]),
	.B(n112));
   XOR2X1 U136 (.Z(b2[11]),
	.A(b[11]),
	.B(n112));
   XOR2X1 U137 (.Z(b2[10]),
	.A(b[10]),
	.B(n112));
   XOR2X1 U138 (.Z(b2[0]),
	.A(n2),
	.B(n112));
   NOR2X1 U139 (.Z(PSR[4]),
	.A(n118),
	.B(n119));
   OR2X1 U140 (.Z(n119),
	.A(n102),
	.B(N108));
   NAND2X1 U141 (.Z(PSR[3]),
	.A(n120),
	.B(n121));
   NAND2X1 U142 (.Z(n121),
	.A(n122),
	.B(n123));
   NAND2X1 U143 (.Z(n123),
	.A(n124),
	.B(n125));
   NAND2X1 U144 (.Z(n125),
	.A(N110),
	.B(n126));
   INVX1 U145 (.Z(n126),
	.A(n127));
   NAND2X1 U146 (.Z(n124),
	.A(N109),
	.B(FE_DBTN8_N108));
   NAND2X1 U147 (.Z(n120),
	.A(N127),
	.B(n129));
   NAND2X1 U148 (.Z(PSR[2]),
	.A(n130),
	.B(n131));
   NAND3X1 U149 (.Z(n131),
	.A(n118),
	.B(FE_DBTN8_N108),
	.C(n132));
   NOR2X1 U150 (.Z(n132),
	.A(n68),
	.B(n133));
   MUX2X1 U151 (.Z(n133),
	.A(n134),
	.B(n135),
	.S(N110));
   NAND2X1 U152 (.Z(n134),
	.A(n129),
	.B(n136));
   INVX1 U153 (.Z(n68),
	.A(N109));
   NAND2X1 U154 (.Z(n118),
	.A(n137),
	.B(n138));
   NOR2X1 U155 (.Z(n138),
	.A(n139),
	.B(n140));
   NAND3X1 U156 (.Z(n140),
	.A(FE_DBTN7_sum_2),
	.B(n142),
	.C(n143));
   NOR2X1 U157 (.Z(n143),
	.A(sum[5]),
	.B(sum[4]));
   INVX1 U158 (.Z(n142),
	.A(sum[3]));
   NAND3X1 U160 (.Z(n139),
	.A(FE_DBTN6_sum_6),
	.B(FE_DBTN5_sum_7),
	.C(n146));
   NOR2X1 U161 (.Z(n146),
	.A(sum[9]),
	.B(sum[8]));
   NOR2X1 U164 (.Z(n137),
	.A(n147),
	.B(n148));
   NAND3X1 U165 (.Z(n148),
	.A(FE_DBTN4_sum_10),
	.B(FE_DBTN3_sum_11),
	.C(n151));
   INVX1 U166 (.Z(n151),
	.A(sum[0]));
   NAND3X1 U169 (.Z(n147),
	.A(FE_DBTN2_sum_12),
	.B(FE_DBTN1_sum_13),
	.C(n154));
   NOR2X1 U170 (.Z(n154),
	.A(sum[1]),
	.B(sum[14]));
   NAND3X1 U173 (.Z(n130),
	.A(n127),
	.B(n155),
	.C(n156));
   MUX2X1 U174 (.Z(n156),
	.A(n157),
	.B(n129),
	.S(N110));
   NOR2X1 U175 (.Z(n129),
	.A(n158),
	.B(alucont[1]));
   AND2X1 U176 (.Z(n157),
	.A(n136),
	.B(n122));
   NAND2X1 U177 (.Z(n136),
	.A(n159),
	.B(n160));
   NOR2X1 U178 (.Z(n160),
	.A(n161),
	.B(n162));
   NAND3X1 U179 (.Z(n162),
	.A(b[2]),
	.B(n1),
	.C(n163));
   NOR2X1 U180 (.Z(n163),
	.A(b[5]),
	.B(b[4]));
   NAND3X1 U181 (.Z(n161),
	.A(b[6]),
	.B(b[7]),
	.C(n164));
   NOR2X1 U182 (.Z(n164),
	.A(b[9]),
	.B(b[8]));
   NOR2X1 U185 (.Z(n159),
	.A(n165),
	.B(n166));
   NAND3X1 U186 (.Z(n166),
	.A(b[10]),
	.B(b[11]),
	.C(n2));
   NAND3X1 U189 (.Z(n165),
	.A(b[12]),
	.B(b[13]),
	.C(n167));
   NOR2X1 U190 (.Z(n167),
	.A(b[1]),
	.B(b[14]));
   NAND2X1 U193 (.Z(n155),
	.A(n168),
	.B(n169));
   NOR2X1 U194 (.Z(n169),
	.A(n170),
	.B(n171));
   NAND3X1 U195 (.Z(n171),
	.A(n4),
	.B(FE_DBTN17_src1_3),
	.C(n172));
   NOR2X1 U196 (.Z(n172),
	.A(a[5]),
	.B(a[4]));
   NAND3X1 U198 (.Z(n170),
	.A(n5),
	.B(FE_DBTN18_src1_7),
	.C(n173));
   NOR2X1 U199 (.Z(n173),
	.A(a[9]),
	.B(a[8]));
   NOR2X1 U200 (.Z(n168),
	.A(n174),
	.B(n175));
   NAND3X1 U201 (.Z(n175),
	.A(n7),
	.B(FE_DBTN19_src1_11),
	.C(FE_DBTN16_src1_0));
   NAND3X1 U203 (.Z(n174),
	.A(n9),
	.B(FE_DBTN20_src1_13),
	.C(n176));
   NOR2X1 U204 (.Z(n176),
	.A(a[1]),
	.B(a[14]));
   NOR2X1 U205 (.Z(n127),
	.A(FE_DBTN8_N108),
	.B(N109));
   NOR2X1 U206 (.Z(PSR[1]),
	.A(n102),
	.B(FE_DBTN8_N108));
   NOR2X1 U208 (.Z(n102),
	.A(n177),
	.B(n122));
   INVX1 U209 (.Z(n122),
	.A(n135));
   NAND3X1 U210 (.Z(n135),
	.A(n106),
	.B(n112),
	.C(alucont[2]));
   NOR2X1 U211 (.Z(n106),
	.A(n117),
	.B(alucont[1]));
   INVX1 U212 (.Z(n117),
	.A(alucont[0]));
   AND2X1 U213 (.Z(PSR[0]),
	.A(N119),
	.B(n177));
   INVX1 U214 (.Z(n177),
	.A(n158));
   NAND3X1 U215 (.Z(n158),
	.A(alucont[0]),
	.B(n111),
	.C(alucont[3]));
   INVX1 U216 (.Z(n111),
	.A(alucont[2]));
endmodule

module datapathDraft_16_4_0000_5fff_6ffe_cffd (
	reset, 
	memdata, 
	PCEN, 
	PSREN, 
	nextInstruction, 
	updateAddress, 
	StoreReg, 
	WriteData, 
	regWrite, 
	ZeroExtend, 
	PCinstruction, 
	regDest, 
	SrcB, 
	resultEn, 
	immediateRegEN, 
	shiftAmt, 
	shifterControl, 
	ALUcond, 
	jumpEN, 
	BranchEN, 
	jalEN, 
	chooseResult, 
	memOut, 
	address, 
	PSROut, 
	instrOut, 
	r_pad, 
	clk_clone3, 
	clk_clone2, 
	clk_clone1, 
	clk_clone4, 
	clk);
   input reset;
   input [15:0] memdata;
   input PCEN;
   input PSREN;
   input nextInstruction;
   input updateAddress;
   input StoreReg;
   input WriteData;
   input regWrite;
   input ZeroExtend;
   input PCinstruction;
   input regDest;
   input SrcB;
   input resultEn;
   input immediateRegEN;
   input [3:0] shiftAmt;
   input [3:0] shifterControl;
   input [3:0] ALUcond;
   input jumpEN;
   input BranchEN;
   input jalEN;
   input [1:0] chooseResult;
   output [15:0] memOut;
   output [15:0] address;
   output [7:0] PSROut;
   output [15:0] instrOut;
   input r_pad;
   input clk_clone3;
   input clk_clone2;
   input clk_clone1;
   input clk_clone4;
   input clk;

   // Internal wires
   wire CTS_9;
   wire CTS_6;
   wire CTS_8;
   wire CTS_7;
   wire CTS_3;
   wire CTS_2;
   wire CTS_1;
   wire CTS_5;
   wire CTS_4;
   wire FE_DBTN15_src2_13;
   wire FE_DBTN14_src2_12;
   wire FE_DBTN13_src2_11;
   wire FE_DBTN12_src2_10;
   wire FE_DBTN11_src2_7;
   wire FE_DBTN10_src2_6;
   wire FE_DBTN9_src2_2;
   wire \*Logic1* ;
   wire \PSRresult[5] ;
   wire [15:0] aluResult2;
   wire [15:0] pc;
   wire [7:0] PSRresult;
   wire [15:0] newResult;
   wire [15:0] result;
   wire [15:0] immediate;
   wire [15:0] immediateRegVal;
   wire [15:0] regDataWB;
   wire [3:0] regDestination;
   wire [15:0] regData1;
   wire [15:0] src1;
   wire [15:0] regData2;
   wire [15:0] src2;
   wire [15:0] shiftOut;
   wire [15:0] aluResult1;
   wire [15:0] Rlink;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;
   wire SYNOPSYS_UNCONNECTED__2;

   BUFX1 CTS_ccl_a_buf_00426 (.Z(CTS_9),
	.A(clk));
   BUFX1 CTS_ccl_a_buf_00330 (.Z(CTS_8),
	.A(CTS_6));
   BUFX1 CTS_ccl_a_buf_00300 (.Z(CTS_7),
	.A(CTS_6));
   BUFX1 CTS_ccl_a_buf_00412 (.Z(CTS_6),
	.A(clk));
   BUFX1 CTS_ccl_a_buf_00380 (.Z(CTS_2),
	.A(CTS_3));
   BUFX1 CTS_ccl_a_buf_00368 (.Z(CTS_1),
	.A(CTS_3));
   BUFX1 CTS_ccl_a_buf_00364 (.Z(CTS_5),
	.A(CTS_3));
   BUFX1 CTS_ccl_a_buf_00362 (.Z(CTS_4),
	.A(CTS_3));
   BUFX1 CTS_ccl_a_buf_00410 (.Z(CTS_3),
	.A(clk));
   INVX1 FE_DBTC15_src2_13 (.Z(FE_DBTN15_src2_13),
	.A(src2[13]));
   INVX1 FE_DBTC14_src2_12 (.Z(FE_DBTN14_src2_12),
	.A(src2[12]));
   INVX1 FE_DBTC13_src2_11 (.Z(FE_DBTN13_src2_11),
	.A(src2[11]));
   INVX1 FE_DBTC12_src2_10 (.Z(FE_DBTN12_src2_10),
	.A(src2[10]));
   INVX1 FE_DBTC11_src2_7 (.Z(FE_DBTN11_src2_7),
	.A(src2[7]));
   INVX1 FE_DBTC10_src2_6 (.Z(FE_DBTN10_src2_6),
	.A(src2[6]));
   INVX2 FE_DBTC9_src2_2 (.Z(FE_DBTN9_src2_2),
	.A(src2[2]));
   flopenr_16_0000_0 pcregUnit (.reset(reset),
	.en(PCEN),
	.d(aluResult2),
	.q(pc),
	.clk_clone2(CTS_1),
	.clk_clone3(CTS_4),
	.clk_clone1(CTS_8),
	.clk(CTS_9));
   flopenr_8_00 PSRreg (.reset(reset),
	.en(PSREN),
	.d({ \PSRresult[5] ,
		\PSRresult[5] ,
		\PSRresult[5] ,
		PSRresult[4],
		PSRresult[3],
		PSRresult[2],
		PSRresult[1],
		PSRresult[0] }),
	.q(PSROut),
	.clk(CTS_2),
	.clk_clone1(CTS_3));
   flopenr_16_0000_3 instrReg (.reset(reset),
	.en(nextInstruction),
	.d(memdata),
	.q(instrOut),
	.clk_clone1(clk_clone3),
	.clk(clk_clone2),
	.clk_clone2(clk_clone4));
   flopenr_16_0000_2 resultReg (.reset(reset),
	.en(resultEn),
	.d(newResult),
	.q(result),
	.clk_clone3(CTS_4),
	.clk_clone2(CTS_5),
	.clk_clone1(CTS_1),
	.clk_clone4(CTS_3),
	.clk(CTS_7));
   flopenr_16_0000_1 immediateReg (.reset(reset),
	.en(immediateRegEN),
	.d(immediate),
	.q(immediateRegVal),
	.clk_clone2(CTS_5),
	.clk(CTS_2),
	.clk_clone1(CTS_3));
   mux2_WIDTH16_0 updateReg (.d0(memdata),
	.d1(result),
	.s(WriteData),
	.y(regDataWB));
   mux2_WIDTH16_5 extend (.d0({ instrOut[7],
		instrOut[7],
		instrOut[7],
		instrOut[7],
		instrOut[7],
		instrOut[7],
		instrOut[7],
		instrOut[7],
		instrOut[7],
		instrOut[6],
		instrOut[5],
		instrOut[4],
		instrOut[3],
		instrOut[2],
		instrOut[1],
		instrOut[0] }),
	.d1({ \PSRresult[5] ,
		\PSRresult[5] ,
		\PSRresult[5] ,
		\PSRresult[5] ,
		\PSRresult[5] ,
		\PSRresult[5] ,
		\PSRresult[5] ,
		\PSRresult[5] ,
		instrOut[7],
		instrOut[6],
		instrOut[5],
		instrOut[4],
		instrOut[3],
		instrOut[2],
		instrOut[1],
		instrOut[0] }),
	.s(ZeroExtend),
	.y(immediate));
   mux2_WIDTH4 rDestMux (.d0({ instrOut[11],
		instrOut[10],
		instrOut[9],
		instrOut[8] }),
	.d1({ \*Logic1* ,
		\*Logic1* ,
		\*Logic1* ,
		\*Logic1*  }),
	.s(regDest),
	.y(regDestination));
   mux2_WIDTH16_4 src1Mux (.d0(regData1),
	.d1(pc),
	.s(PCinstruction),
	.y(src1));
   mux2_WIDTH16_3 src2mux (.d0(immediateRegVal),
	.d1(regData2),
	.s(SrcB),
	.y(src2));
   mux4_WIDTH16 outputMUX (.d0(shiftOut),
	.d1(aluResult1),
	.d2(aluResult2),
	.d3(Rlink),
	.s(chooseResult),
	.y(newResult));
   mux2_WIDTH16_2 memAddress (.d0(regData2),
	.d1(pc),
	.s(updateAddress),
	.y(address));
   mux2_WIDTH16_1 dataToStore (.d0(result),
	.d1(regData1),
	.s(StoreReg),
	.y(memOut));
   pcALU_16_5fff pc_ALU (.pc(src1),
	.src2(src2),
	.jumpEN(jumpEN),
	.jalEN(jalEN),
	.branchEN(BranchEN),
	.Rlink(Rlink),
	.pcOut(aluResult2));
   shifter_WIDTH16 shifterUnit (.SrcA(src1),
	.SrcB(src2),
	.shiftAmt(shiftAmt),
	.opCode(shifterControl),
	.shiftOut(shiftOut));
   RegisterFile_16_4_0000_5fff_6ffe_cffd regFile (.reset(reset),
	.regwrite(regWrite),
	.ra1(regDestination),
	.ra2({ instrOut[3],
		instrOut[2],
		instrOut[1],
		instrOut[0] }),
	.wd(regDataWB),
	.rd1(regData1),
	.rd2(regData2),
	.r_pad(r_pad),
	.clk_clone5(clk_clone1),
	.clk_clone6(clk_clone4),
	.clk_clone3(CTS_7),
	.clk_clone1(CTS_8),
	.clk_clone2(CTS_6),
	.clk(CTS_9),
	.clk_clone4(clk));
   ALU_WIDTH16 alu_unit (.a(src1),
	.b({ src2[15],
		src2[14],
		FE_DBTN15_src2_13,
		FE_DBTN14_src2_12,
		FE_DBTN13_src2_11,
		FE_DBTN12_src2_10,
		src2[9],
		src2[8],
		FE_DBTN11_src2_7,
		FE_DBTN10_src2_6,
		src2[5],
		src2[4],
		src2[3],
		FE_DBTN9_src2_2,
		src2[1],
		src2[0] }),
	.alucont(ALUcond),
	.result(aluResult1),
	.PSR({ SYNOPSYS_UNCONNECTED__0,
		SYNOPSYS_UNCONNECTED__1,
		SYNOPSYS_UNCONNECTED__2,
		PSRresult[4],
		PSRresult[3],
		PSRresult[2],
		PSRresult[1],
		PSRresult[0] }));
   TIE1 U13 (.Z(\*Logic1* ));
   TIE0 U14 (.Z(\PSRresult[5] ));
endmodule

module arrozYlecheCPU (
	clk, 
	reset, 
	memdata, 
	memwrite_a, 
	memwrite_b, 
	adr, 
	memOut);
   input clk;
   input reset;
   input [15:0] memdata;
   output memwrite_a;
   output memwrite_b;
   output [15:0] adr;
   output [15:0] memOut;

   // Internal wires
   wire CTS_2;
   wire CTS_1;
   wire CTS_4;
   wire CTS_3;
   wire FE_DBTN0_r_pad;
   wire storeReg;
   wire zeroExtend;
   wire SrcB;
   wire JmpEN;
   wire BranchEN;
   wire JALEN;
   wire PCEN;
   wire resultEN;
   wire immediateRegEN;
   wire updateAddress;
   wire nextInstruction;
   wire writeData;
   wire PSREN;
   wire regWriteEN;
   wire PCinstruction;
   wire regDest;
   wire [15:0] instr;
   wire [7:0] PSR;
   wire [3:0] shifterControl;
   wire [3:0] ALUcontrol;
   wire [3:0] shiftAmtOut;
   wire [1:0] result;

   BUFX1 CTS_ccl_a_buf_00374 (.Z(CTS_1),
	.A(CTS_2));
   BUFX1 CTS_ccl_a_buf_00372 (.Z(CTS_4),
	.A(CTS_2));
   BUFX1 CTS_ccl_a_buf_00360 (.Z(CTS_3),
	.A(CTS_2));
   BUFX1 CTS_ccl_a_buf_00404 (.Z(CTS_2),
	.A(clk));
   INVX2 FE_DBTC0_r_pad (.Z(FE_DBTN0_r_pad),
	.A(reset));
   controlFSM ctrlFSM (.clk(CTS_1),
	.reset(reset),
	.opCode1({ instr[15],
		instr[14],
		instr[13],
		instr[12] }),
	.opCode2({ instr[7],
		instr[6],
		instr[5],
		instr[4] }),
	.conditionCode({ instr[11],
		instr[10],
		instr[9],
		instr[8] }),
	.shiftAmtIn({ instr[3],
		instr[2],
		instr[1],
		instr[0] }),
	.PSR(PSR),
	.storeReg(storeReg),
	.zeroExtend(zeroExtend),
	.SrcB(SrcB),
	.JmpEN(JmpEN),
	.BranchEN(BranchEN),
	.JALEN(JALEN),
	.PCEN(PCEN),
	.resultEN(resultEN),
	.immediateRegEN(immediateRegEN),
	.updateAddress(updateAddress),
	.wren_a(memwrite_a),
	.nextInstruction(nextInstruction),
	.writeData(writeData),
	.PSREN(PSREN),
	.regWriteEN(regWriteEN),
	.PCinstruction(PCinstruction),
	.regDest(regDest),
	.shifterControl(shifterControl),
	.ALUcontrol(ALUcontrol),
	.shiftAmtOut(shiftAmtOut),
	.result(result),
	.p1(FE_DBTN0_r_pad),
	.clk_clone2(CTS_3),
	.clk_clone1(CTS_4));
   datapathDraft_16_4_0000_5fff_6ffe_cffd datapath (.reset(FE_DBTN0_r_pad),
	.memdata(memdata),
	.PCEN(PCEN),
	.PSREN(PSREN),
	.nextInstruction(nextInstruction),
	.updateAddress(updateAddress),
	.StoreReg(storeReg),
	.WriteData(writeData),
	.regWrite(regWriteEN),
	.ZeroExtend(zeroExtend),
	.PCinstruction(PCinstruction),
	.regDest(regDest),
	.SrcB(SrcB),
	.resultEn(resultEN),
	.immediateRegEN(immediateRegEN),
	.shiftAmt(shiftAmtOut),
	.shifterControl(shifterControl),
	.ALUcond(ALUcontrol),
	.jumpEN(JmpEN),
	.BranchEN(BranchEN),
	.jalEN(JALEN),
	.chooseResult(result),
	.memOut(memOut),
	.address(adr),
	.PSROut(PSR),
	.instrOut(instr),
	.r_pad(reset),
	.clk_clone3(CTS_3),
	.clk_clone2(CTS_4),
	.clk_clone1(CTS_1),
	.clk_clone4(CTS_2),
	.clk(clk));
   TIE0 U2 (.Z(memwrite_b));
endmodule

//Instantiate the TOP module
module sixteenbitcpu_top_pads (
	clk, 
	r, 
	w_a, 
	w_b, 
	mem_in, 
	addr, 
	mem_out);
   input clk;
   input r;
   input w_a;
   input w_b;
   input [15:0] mem_in;
   output [15:0] addr;
   output [15:0] mem_out;

   // Internal wires
   wire clk_pad;
   wire r_pad;
   wire w_a_pad;
   wire w_b_pad;
   wire mem_in_pad0;
   wire mem_in_pad1;
   wire mem_in_pad2;
   wire mem_in_pad3;
   wire mem_in_pad4;
   wire mem_in_pad5;
   wire mem_in_pad6;
   wire mem_in_pad7;
   wire mem_in_pad8;
   wire mem_in_pad9;
   wire mem_in_pad10;
   wire mem_in_pad11;
   wire mem_in_pad12;
   wire mem_in_pad13;
   wire mem_in_pad14;
   wire mem_in_pad15;
   wire addr_pad0;
   wire addr_pad1;
   wire addr_pad2;
   wire addr_pad3;
   wire addr_pad4;
   wire addr_pad5;
   wire addr_pad6;
   wire addr_pad7;
   wire addr_pad8;
   wire addr_pad9;
   wire addr_pad10;
   wire addr_pad11;
   wire addr_pad12;
   wire addr_pad13;
   wire addr_pad14;
   wire addr_pad15;
   wire mem_out_pad0;
   wire mem_out_pad1;
   wire mem_out_pad2;
   wire mem_out_pad3;
   wire mem_out_pad4;
   wire mem_out_pad5;
   wire mem_out_pad6;
   wire mem_out_pad7;
   wire mem_out_pad8;
   wire mem_out_pad9;
   wire mem_out_pad10;
   wire mem_out_pad11;
   wire mem_out_pad12;
   wire mem_out_pad13;
   wire mem_out_pad14;
   wire mem_out_pad15;

   pad_in pad_in0 (.DataIn(clk_pad),
	.pad(clk));
   pad_in pad_in1 (.DataIn(r_pad),
	.pad(r));
   pad_in pad_in2 (.DataIn(w_a_pad),
	.pad(w_a));
   pad_in pad_in3 (.DataIn(w_b_pad),
	.pad(w_b));
   pad_in pad_mem0 (.DataIn(mem_in_pad0),
	.pad(mem_in[0]));
   pad_in pad_mem1 (.DataIn(mem_in_pad1),
	.pad(mem_in[1]));
   pad_in pad_mem2 (.DataIn(mem_in_pad2),
	.pad(mem_in[2]));
   pad_in pad_mem3 (.DataIn(mem_in_pad3),
	.pad(mem_in[3]));
   pad_in pad_mem4 (.DataIn(mem_in_pad4),
	.pad(mem_in[4]));
   pad_in pad_mem5 (.DataIn(mem_in_pad5),
	.pad(mem_in[5]));
   pad_in pad_mem6 (.DataIn(mem_in_pad6),
	.pad(mem_in[6]));
   pad_in pad_mem7 (.DataIn(mem_in_pad7),
	.pad(mem_in[7]));
   pad_in pad_mem8 (.DataIn(mem_in_pad8),
	.pad(mem_in[8]));
   pad_in pad_mem9 (.DataIn(mem_in_pad9),
	.pad(mem_in[9]));
   pad_in pad_mem10 (.DataIn(mem_in_pad10),
	.pad(mem_in[10]));
   pad_in pad_mem11 (.DataIn(mem_in_pad11),
	.pad(mem_in[11]));
   pad_in pad_mem12 (.DataIn(mem_in_pad12),
	.pad(mem_in[12]));
   pad_in pad_mem13 (.DataIn(mem_in_pad13),
	.pad(mem_in[13]));
   pad_in pad_mem14 (.DataIn(mem_in_pad14),
	.pad(mem_in[14]));
   pad_in pad_mem15 (.DataIn(mem_in_pad15),
	.pad(mem_in[15]));
   pad_out_buffered pad_addr_out0 (.out(addr_pad0),
	.pad(addr[0]));
   pad_out_buffered_SPC_1 pad_addr_out1 (.out(addr_pad1),
	.pad(addr[1]));
   pad_out_buffered_SPC_2 pad_addr_out2 (.out(addr_pad2),
	.pad(addr[2]));
   pad_out_buffered_SPC_3 pad_addr_out3 (.out(addr_pad3),
	.pad(addr[3]));
   pad_out_buffered_SPC_4 pad_addr_out4 (.out(addr_pad4),
	.pad(addr[4]));
   pad_out_buffered_SPC_5 pad_addr_out5 (.out(addr_pad5),
	.pad(addr[5]));
   pad_out_buffered_SPC_6 pad_addr_out6 (.out(addr_pad6),
	.pad(addr[6]));
   pad_out_buffered_SPC_7 pad_addr_out7 (.out(addr_pad7),
	.pad(addr[7]));
   pad_out_buffered_SPC_8 pad_addr_out8 (.out(addr_pad8),
	.pad(addr[8]));
   pad_out_buffered_SPC_9 pad_addr_out9 (.out(addr_pad9),
	.pad(addr[9]));
   pad_out_buffered_SPC_10 pad_addr_out10 (.out(addr_pad10),
	.pad(addr[10]));
   pad_out_buffered_SPC_11 pad_addr_out11 (.out(addr_pad11),
	.pad(addr[11]));
   pad_out_buffered_SPC_12 pad_addr_out12 (.out(addr_pad12),
	.pad(addr[12]));
   pad_out_buffered_SPC_13 pad_addr_out13 (.out(addr_pad13),
	.pad(addr[13]));
   pad_out_buffered_SPC_14 pad_addr_out14 (.out(addr_pad14),
	.pad(addr[14]));
   pad_out_buffered_SPC_15 pad_addr_out15 (.out(addr_pad15),
	.pad(addr[15]));
   pad_out_buffered_SPC_16 pad_memout0 (.out(mem_out_pad0),
	.pad(mem_out[0]));
   pad_out_buffered_SPC_17 pad_memout1 (.out(mem_out_pad1),
	.pad(mem_out[1]));
   pad_out_buffered_SPC_18 pad_memout2 (.out(mem_out_pad2),
	.pad(mem_out[2]));
   pad_out_buffered_SPC_19 pad_memout3 (.out(mem_out_pad3),
	.pad(mem_out[3]));
   pad_out_buffered_SPC_20 pad_memout4 (.out(mem_out_pad4),
	.pad(mem_out[4]));
   pad_out_buffered_SPC_21 pad_memout5 (.out(mem_out_pad5),
	.pad(mem_out[5]));
   pad_out_buffered_SPC_22 pad_memout6 (.out(mem_out_pad6),
	.pad(mem_out[6]));
   pad_out_buffered_SPC_23 pad_memout7 (.out(mem_out_pad7),
	.pad(mem_out[7]));
   pad_out_buffered_SPC_24 pad_memout8 (.out(mem_out_pad8),
	.pad(mem_out[8]));
   pad_out_buffered_SPC_25 pad_memout9 (.out(mem_out_pad9),
	.pad(mem_out[9]));
   pad_out_buffered_SPC_26 pad_memout10 (.out(mem_out_pad10),
	.pad(mem_out[10]));
   pad_out_buffered_SPC_27 pad_memout11 (.out(mem_out_pad11),
	.pad(mem_out[11]));
   pad_out_buffered_SPC_28 pad_memout12 (.out(mem_out_pad12),
	.pad(mem_out[12]));
   pad_out_buffered_SPC_29 pad_memout13 (.out(mem_out_pad13),
	.pad(mem_out[13]));
   pad_out_buffered_SPC_30 pad_memout14 (.out(mem_out_pad14),
	.pad(mem_out[14]));
   pad_out_buffered_SPC_31 pad_memout15 (.out(mem_out_pad15),
	.pad(mem_out[15]));
   pad_vdd pad_vdd0 ();
   pad_gnd pad_gnd0 ();
   pad_corner corner0 ();
   pad_corner corner1 ();
   pad_corner corner2 ();
   pad_corner corner3 ();
   arrozYlecheCPU cpu (.clk(clk_pad),
	.reset(r_pad),
	.memdata({ mem_in_pad15,
		mem_in_pad14,
		mem_in_pad13,
		mem_in_pad12,
		mem_in_pad11,
		mem_in_pad10,
		mem_in_pad9,
		mem_in_pad8,
		mem_in_pad7,
		mem_in_pad6,
		mem_in_pad5,
		mem_in_pad4,
		mem_in_pad3,
		mem_in_pad2,
		mem_in_pad1,
		mem_in_pad0 }),
	.memwrite_a(w_a_pad),
	.memwrite_b(w_b_pad),
	.adr({ addr_pad15,
		addr_pad14,
		addr_pad13,
		addr_pad12,
		addr_pad11,
		addr_pad10,
		addr_pad9,
		addr_pad8,
		addr_pad7,
		addr_pad6,
		addr_pad5,
		addr_pad4,
		addr_pad3,
		addr_pad2,
		addr_pad1,
		addr_pad0 }),
	.memOut({ mem_out_pad15,
		mem_out_pad14,
		mem_out_pad13,
		mem_out_pad12,
		mem_out_pad11,
		mem_out_pad10,
		mem_out_pad9,
		mem_out_pad8,
		mem_out_pad7,
		mem_out_pad6,
		mem_out_pad5,
		mem_out_pad4,
		mem_out_pad3,
		mem_out_pad2,
		mem_out_pad1,
		mem_out_pad0 }));
endmodule

