// Seed: 1414758970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_4;
  supply0 id_5 = 1'b0;
  assign id_4 = id_4;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
  always @(1 or posedge 1) begin
    #1 id_4 = 1;
    id_5 = id_1;
  end
endmodule
