
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (6 4)  (36 276)  (36 276)  routing T_1_17.span4_vert_5 <X> T_1_17.lc_trk_g0_5
 (7 4)  (37 276)  (37 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (38 276)  (38 276)  routing T_1_17.span4_vert_5 <X> T_1_17.lc_trk_g0_5
 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (13 10)  (53 283)  (53 283)  routing T_1_17.lc_trk_g0_5 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (6 0)  (90 272)  (90 272)  routing T_2_17.span12_vert_17 <X> T_2_17.lc_trk_g0_1
 (7 0)  (91 272)  (91 272)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (8 1)  (92 273)  (92 273)  routing T_2_17.span12_vert_17 <X> T_2_17.lc_trk_g0_1
 (13 1)  (107 273)  (107 273)  routing T_2_17.span4_vert_1 <X> T_2_17.span4_horz_r_0
 (14 1)  (108 273)  (108 273)  routing T_2_17.span4_vert_1 <X> T_2_17.span4_horz_r_0
 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (5 6)  (143 279)  (143 279)  routing T_3_17.span4_vert_39 <X> T_3_17.lc_trk_g0_7
 (6 6)  (144 279)  (144 279)  routing T_3_17.span4_vert_39 <X> T_3_17.lc_trk_g0_7
 (7 6)  (145 279)  (145 279)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (146 279)  (146 279)  routing T_3_17.span4_vert_39 <X> T_3_17.lc_trk_g0_7
 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (13 10)  (161 283)  (161 283)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (12 11)  (160 282)  (160 282)  routing T_3_17.lc_trk_g0_7 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (12 4)  (202 276)  (202 276)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (203 276)  (203 276)  routing T_4_17.lc_trk_g1_5 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (4 8)  (184 280)  (184 280)  routing T_4_17.span4_horz_r_8 <X> T_4_17.lc_trk_g1_0
 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (5 9)  (185 281)  (185 281)  routing T_4_17.span4_horz_r_8 <X> T_4_17.lc_trk_g1_0
 (7 9)  (187 281)  (187 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (202 283)  (202 283)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (186 284)  (186 284)  routing T_4_17.span4_vert_13 <X> T_4_17.lc_trk_g1_5
 (7 12)  (187 284)  (187 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (188 284)  (188 284)  routing T_4_17.span4_vert_13 <X> T_4_17.lc_trk_g1_5
 (8 13)  (188 285)  (188 285)  routing T_4_17.span4_vert_13 <X> T_4_17.lc_trk_g1_5
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (12 4)  (256 276)  (256 276)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (12 5)  (256 277)  (256 277)  routing T_5_17.lc_trk_g1_3 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (5 10)  (239 283)  (239 283)  routing T_5_17.span4_vert_19 <X> T_5_17.lc_trk_g1_3
 (6 10)  (240 283)  (240 283)  routing T_5_17.span4_vert_19 <X> T_5_17.lc_trk_g1_3
 (7 10)  (241 283)  (241 283)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3


IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_16

 (11 2)  (137 258)  (137 258)  routing T_3_16.sp4_v_b_11 <X> T_3_16.sp4_v_t_39
 (12 3)  (138 259)  (138 259)  routing T_3_16.sp4_v_b_11 <X> T_3_16.sp4_v_t_39


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



LogicTile_1_14

 (25 0)  (43 224)  (43 224)  routing T_1_14.sp4_v_b_10 <X> T_1_14.lc_trk_g0_2
 (22 1)  (40 225)  (40 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (41 225)  (41 225)  routing T_1_14.sp4_v_b_10 <X> T_1_14.lc_trk_g0_2
 (25 1)  (43 225)  (43 225)  routing T_1_14.sp4_v_b_10 <X> T_1_14.lc_trk_g0_2
 (2 2)  (20 226)  (20 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (43 226)  (43 226)  routing T_1_14.sp4_v_t_3 <X> T_1_14.lc_trk_g0_6
 (0 3)  (18 227)  (18 227)  routing T_1_14.glb_netwk_1 <X> T_1_14.wire_logic_cluster/lc_7/clk
 (22 3)  (40 227)  (40 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (41 227)  (41 227)  routing T_1_14.sp4_v_t_3 <X> T_1_14.lc_trk_g0_6
 (25 3)  (43 227)  (43 227)  routing T_1_14.sp4_v_t_3 <X> T_1_14.lc_trk_g0_6
 (15 5)  (33 229)  (33 229)  routing T_1_14.sp4_v_t_5 <X> T_1_14.lc_trk_g1_0
 (16 5)  (34 229)  (34 229)  routing T_1_14.sp4_v_t_5 <X> T_1_14.lc_trk_g1_0
 (17 5)  (35 229)  (35 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 7)  (40 231)  (40 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (41 231)  (41 231)  routing T_1_14.sp4_v_b_22 <X> T_1_14.lc_trk_g1_6
 (24 7)  (42 231)  (42 231)  routing T_1_14.sp4_v_b_22 <X> T_1_14.lc_trk_g1_6
 (27 8)  (45 232)  (45 232)  routing T_1_14.lc_trk_g1_0 <X> T_1_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 232)  (47 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 232)  (49 232)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 232)  (50 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 232)  (52 232)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 232)  (53 232)  routing T_1_14.lc_trk_g0_6 <X> T_1_14.input_2_4
 (39 8)  (57 232)  (57 232)  LC_4 Logic Functioning bit
 (45 8)  (63 232)  (63 232)  LC_4 Logic Functioning bit
 (51 8)  (69 232)  (69 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (44 233)  (44 233)  routing T_1_14.lc_trk_g0_2 <X> T_1_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 233)  (47 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 233)  (49 233)  routing T_1_14.lc_trk_g1_6 <X> T_1_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 233)  (50 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (53 233)  (53 233)  routing T_1_14.lc_trk_g0_6 <X> T_1_14.input_2_4
 (36 9)  (54 233)  (54 233)  LC_4 Logic Functioning bit
 (37 9)  (55 233)  (55 233)  LC_4 Logic Functioning bit
 (40 9)  (58 233)  (58 233)  LC_4 Logic Functioning bit


LogicTile_2_14

 (15 0)  (87 224)  (87 224)  routing T_2_14.sp4_v_b_17 <X> T_2_14.lc_trk_g0_1
 (16 0)  (88 224)  (88 224)  routing T_2_14.sp4_v_b_17 <X> T_2_14.lc_trk_g0_1
 (17 0)  (89 224)  (89 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (2 2)  (74 226)  (74 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (22 2)  (94 226)  (94 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (95 226)  (95 226)  routing T_2_14.sp4_v_b_23 <X> T_2_14.lc_trk_g0_7
 (24 2)  (96 226)  (96 226)  routing T_2_14.sp4_v_b_23 <X> T_2_14.lc_trk_g0_7
 (26 2)  (98 226)  (98 226)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 226)  (99 226)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 226)  (101 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 226)  (103 226)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 226)  (104 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 226)  (106 226)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 226)  (108 226)  LC_1 Logic Functioning bit
 (42 2)  (114 226)  (114 226)  LC_1 Logic Functioning bit
 (45 2)  (117 226)  (117 226)  LC_1 Logic Functioning bit
 (0 3)  (72 227)  (72 227)  routing T_2_14.glb_netwk_1 <X> T_2_14.wire_logic_cluster/lc_7/clk
 (26 3)  (98 227)  (98 227)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 227)  (101 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 227)  (102 227)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 227)  (103 227)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 227)  (104 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (108 227)  (108 227)  LC_1 Logic Functioning bit
 (38 3)  (110 227)  (110 227)  LC_1 Logic Functioning bit
 (53 3)  (125 227)  (125 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (93 228)  (93 228)  routing T_2_14.sp4_v_b_11 <X> T_2_14.lc_trk_g1_3
 (22 4)  (94 228)  (94 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (95 228)  (95 228)  routing T_2_14.sp4_v_b_11 <X> T_2_14.lc_trk_g1_3
 (29 4)  (101 228)  (101 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 228)  (103 228)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 228)  (104 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (107 228)  (107 228)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_2
 (36 4)  (108 228)  (108 228)  LC_2 Logic Functioning bit
 (38 4)  (110 228)  (110 228)  LC_2 Logic Functioning bit
 (39 4)  (111 228)  (111 228)  LC_2 Logic Functioning bit
 (45 4)  (117 228)  (117 228)  LC_2 Logic Functioning bit
 (21 5)  (93 229)  (93 229)  routing T_2_14.sp4_v_b_11 <X> T_2_14.lc_trk_g1_3
 (26 5)  (98 229)  (98 229)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 229)  (99 229)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 229)  (101 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 229)  (103 229)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 229)  (104 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (106 229)  (106 229)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_2
 (35 5)  (107 229)  (107 229)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_2
 (40 5)  (112 229)  (112 229)  LC_2 Logic Functioning bit
 (43 5)  (115 229)  (115 229)  LC_2 Logic Functioning bit
 (51 5)  (123 229)  (123 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (93 230)  (93 230)  routing T_2_14.sp4_v_b_15 <X> T_2_14.lc_trk_g1_7
 (22 6)  (94 230)  (94 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (95 230)  (95 230)  routing T_2_14.sp4_v_b_15 <X> T_2_14.lc_trk_g1_7
 (26 6)  (98 230)  (98 230)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 230)  (99 230)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 230)  (101 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 230)  (103 230)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 230)  (104 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 230)  (106 230)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 230)  (108 230)  LC_3 Logic Functioning bit
 (41 6)  (113 230)  (113 230)  LC_3 Logic Functioning bit
 (45 6)  (117 230)  (117 230)  LC_3 Logic Functioning bit
 (52 6)  (124 230)  (124 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (93 231)  (93 231)  routing T_2_14.sp4_v_b_15 <X> T_2_14.lc_trk_g1_7
 (26 7)  (98 231)  (98 231)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 231)  (101 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 231)  (102 231)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 231)  (103 231)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 231)  (104 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (108 231)  (108 231)  LC_3 Logic Functioning bit
 (37 7)  (109 231)  (109 231)  LC_3 Logic Functioning bit
 (38 7)  (110 231)  (110 231)  LC_3 Logic Functioning bit
 (43 7)  (115 231)  (115 231)  LC_3 Logic Functioning bit
 (29 8)  (101 232)  (101 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 232)  (103 232)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 232)  (104 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (107 232)  (107 232)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_4
 (38 8)  (110 232)  (110 232)  LC_4 Logic Functioning bit
 (39 8)  (111 232)  (111 232)  LC_4 Logic Functioning bit
 (40 8)  (112 232)  (112 232)  LC_4 Logic Functioning bit
 (45 8)  (117 232)  (117 232)  LC_4 Logic Functioning bit
 (46 8)  (118 232)  (118 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (98 233)  (98 233)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 233)  (99 233)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 233)  (101 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 233)  (103 233)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 233)  (104 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (106 233)  (106 233)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_4
 (35 9)  (107 233)  (107 233)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_4
 (42 9)  (114 233)  (114 233)  LC_4 Logic Functioning bit
 (29 12)  (101 236)  (101 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 236)  (103 236)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 236)  (104 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (107 236)  (107 236)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_6
 (37 12)  (109 236)  (109 236)  LC_6 Logic Functioning bit
 (38 12)  (110 236)  (110 236)  LC_6 Logic Functioning bit
 (39 12)  (111 236)  (111 236)  LC_6 Logic Functioning bit
 (45 12)  (117 236)  (117 236)  LC_6 Logic Functioning bit
 (26 13)  (98 237)  (98 237)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 237)  (99 237)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 237)  (101 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 237)  (103 237)  routing T_2_14.lc_trk_g0_7 <X> T_2_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 237)  (104 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (106 237)  (106 237)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_6
 (35 13)  (107 237)  (107 237)  routing T_2_14.lc_trk_g1_7 <X> T_2_14.input_2_6
 (38 13)  (110 237)  (110 237)  LC_6 Logic Functioning bit
 (39 13)  (111 237)  (111 237)  LC_6 Logic Functioning bit
 (40 13)  (112 237)  (112 237)  LC_6 Logic Functioning bit
 (46 13)  (118 237)  (118 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_4_14

 (5 3)  (173 227)  (173 227)  routing T_4_14.sp4_h_l_37 <X> T_4_14.sp4_v_t_37


LogicTile_5_14

 (6 10)  (228 234)  (228 234)  routing T_5_14.sp4_h_l_36 <X> T_5_14.sp4_v_t_43


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13

 (2 1)  (20 209)  (20 209)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_2_13

 (2 1)  (74 209)  (74 209)  Column buffer control bit: LH_colbuf_cntl_1



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (12 4)  (5 196)  (5 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g1_5 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (7 12)  (10 204)  (10 204)  Enable bit of Mux _local_links/g1_mux_5 => logic_op_rgt_5 lc_trk_g1_5
 (8 12)  (9 204)  (9 204)  routing T_0_12.logic_op_rgt_5 <X> T_0_12.lc_trk_g1_5
 (8 13)  (9 205)  (9 205)  routing T_0_12.logic_op_rgt_5 <X> T_0_12.lc_trk_g1_5


LogicTile_1_12

 (14 0)  (32 192)  (32 192)  routing T_1_12.wire_logic_cluster/lc_0/out <X> T_1_12.lc_trk_g0_0
 (16 0)  (34 192)  (34 192)  routing T_1_12.sp4_v_b_9 <X> T_1_12.lc_trk_g0_1
 (17 0)  (35 192)  (35 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (36 192)  (36 192)  routing T_1_12.sp4_v_b_9 <X> T_1_12.lc_trk_g0_1
 (29 0)  (47 192)  (47 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 192)  (50 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 192)  (52 192)  routing T_1_12.lc_trk_g1_0 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (41 0)  (59 192)  (59 192)  LC_0 Logic Functioning bit
 (43 0)  (61 192)  (61 192)  LC_0 Logic Functioning bit
 (2 1)  (20 193)  (20 193)  Column buffer control bit: LH_colbuf_cntl_1

 (17 1)  (35 193)  (35 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (36 193)  (36 193)  routing T_1_12.sp4_v_b_9 <X> T_1_12.lc_trk_g0_1
 (41 1)  (59 193)  (59 193)  LC_0 Logic Functioning bit
 (43 1)  (61 193)  (61 193)  LC_0 Logic Functioning bit
 (2 2)  (20 194)  (20 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (14 2)  (32 194)  (32 194)  routing T_1_12.wire_logic_cluster/lc_4/out <X> T_1_12.lc_trk_g0_4
 (26 2)  (44 194)  (44 194)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 194)  (47 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 194)  (48 194)  routing T_1_12.lc_trk_g0_4 <X> T_1_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 194)  (50 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 194)  (51 194)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 194)  (52 194)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 194)  (55 194)  LC_1 Logic Functioning bit
 (38 2)  (56 194)  (56 194)  LC_1 Logic Functioning bit
 (39 2)  (57 194)  (57 194)  LC_1 Logic Functioning bit
 (43 2)  (61 194)  (61 194)  LC_1 Logic Functioning bit
 (45 2)  (63 194)  (63 194)  LC_1 Logic Functioning bit
 (50 2)  (68 194)  (68 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (18 195)  (18 195)  routing T_1_12.glb_netwk_1 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (17 3)  (35 195)  (35 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (44 195)  (44 195)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 195)  (46 195)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 195)  (47 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 195)  (54 195)  LC_1 Logic Functioning bit
 (37 3)  (55 195)  (55 195)  LC_1 Logic Functioning bit
 (38 3)  (56 195)  (56 195)  LC_1 Logic Functioning bit
 (39 3)  (57 195)  (57 195)  LC_1 Logic Functioning bit
 (51 3)  (69 195)  (69 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (71 195)  (71 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (16 4)  (34 196)  (34 196)  routing T_1_12.sp4_v_b_9 <X> T_1_12.lc_trk_g1_1
 (17 4)  (35 196)  (35 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (36 196)  (36 196)  routing T_1_12.sp4_v_b_9 <X> T_1_12.lc_trk_g1_1
 (21 4)  (39 196)  (39 196)  routing T_1_12.wire_logic_cluster/lc_3/out <X> T_1_12.lc_trk_g1_3
 (22 4)  (40 196)  (40 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (45 196)  (45 196)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 196)  (46 196)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 196)  (47 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 196)  (48 196)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 196)  (49 196)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 196)  (50 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 196)  (51 196)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 196)  (54 196)  LC_2 Logic Functioning bit
 (38 4)  (56 196)  (56 196)  LC_2 Logic Functioning bit
 (15 5)  (33 197)  (33 197)  routing T_1_12.bot_op_0 <X> T_1_12.lc_trk_g1_0
 (17 5)  (35 197)  (35 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (36 197)  (36 197)  routing T_1_12.sp4_v_b_9 <X> T_1_12.lc_trk_g1_1
 (27 5)  (45 197)  (45 197)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 197)  (46 197)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 197)  (47 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 197)  (49 197)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (26 6)  (44 198)  (44 198)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (47 198)  (47 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 198)  (50 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 198)  (52 198)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 198)  (55 198)  LC_3 Logic Functioning bit
 (39 6)  (57 198)  (57 198)  LC_3 Logic Functioning bit
 (45 6)  (63 198)  (63 198)  LC_3 Logic Functioning bit
 (50 6)  (68 198)  (68 198)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (44 199)  (44 199)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 199)  (45 199)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 199)  (46 199)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 199)  (47 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 199)  (49 199)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (55 199)  (55 199)  LC_3 Logic Functioning bit
 (38 7)  (56 199)  (56 199)  LC_3 Logic Functioning bit
 (39 7)  (57 199)  (57 199)  LC_3 Logic Functioning bit
 (43 7)  (61 199)  (61 199)  LC_3 Logic Functioning bit
 (51 7)  (69 199)  (69 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (71 199)  (71 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (44 200)  (44 200)  routing T_1_12.lc_trk_g0_4 <X> T_1_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 200)  (46 200)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 200)  (47 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 200)  (48 200)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 200)  (49 200)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 200)  (50 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 200)  (51 200)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 200)  (52 200)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (38 8)  (56 200)  (56 200)  LC_4 Logic Functioning bit
 (41 8)  (59 200)  (59 200)  LC_4 Logic Functioning bit
 (45 8)  (63 200)  (63 200)  LC_4 Logic Functioning bit
 (51 8)  (69 200)  (69 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (29 9)  (47 201)  (47 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 201)  (48 201)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 201)  (49 201)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 201)  (50 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (39 9)  (57 201)  (57 201)  LC_4 Logic Functioning bit
 (40 9)  (58 201)  (58 201)  LC_4 Logic Functioning bit
 (42 9)  (60 201)  (60 201)  LC_4 Logic Functioning bit
 (43 9)  (61 201)  (61 201)  LC_4 Logic Functioning bit
 (53 9)  (71 201)  (71 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (39 202)  (39 202)  routing T_1_12.wire_logic_cluster/lc_7/out <X> T_1_12.lc_trk_g2_7
 (22 10)  (40 202)  (40 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (44 202)  (44 202)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 202)  (45 202)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 202)  (47 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 202)  (50 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 202)  (51 202)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 202)  (52 202)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 202)  (53 202)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_5
 (38 10)  (56 202)  (56 202)  LC_5 Logic Functioning bit
 (42 10)  (60 202)  (60 202)  LC_5 Logic Functioning bit
 (45 10)  (63 202)  (63 202)  LC_5 Logic Functioning bit
 (26 11)  (44 203)  (44 203)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 203)  (46 203)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 203)  (47 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 203)  (48 203)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 203)  (50 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (51 203)  (51 203)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_5
 (34 11)  (52 203)  (52 203)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_5
 (37 11)  (55 203)  (55 203)  LC_5 Logic Functioning bit
 (40 11)  (58 203)  (58 203)  LC_5 Logic Functioning bit
 (42 11)  (60 203)  (60 203)  LC_5 Logic Functioning bit
 (17 12)  (35 204)  (35 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 204)  (36 204)  routing T_1_12.wire_logic_cluster/lc_1/out <X> T_1_12.lc_trk_g3_1
 (27 12)  (45 204)  (45 204)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 204)  (46 204)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 204)  (47 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 204)  (48 204)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 204)  (49 204)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 204)  (50 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 204)  (51 204)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 204)  (55 204)  LC_6 Logic Functioning bit
 (2 13)  (20 205)  (20 205)  Column buffer control bit: LH_colbuf_cntl_6

 (27 13)  (45 205)  (45 205)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 205)  (46 205)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 205)  (47 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 205)  (49 205)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 205)  (50 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (52 205)  (52 205)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.input_2_6
 (35 13)  (53 205)  (53 205)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.input_2_6
 (14 14)  (32 206)  (32 206)  routing T_1_12.wire_logic_cluster/lc_4/out <X> T_1_12.lc_trk_g3_4
 (25 14)  (43 206)  (43 206)  routing T_1_12.wire_logic_cluster/lc_6/out <X> T_1_12.lc_trk_g3_6
 (32 14)  (50 206)  (50 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 206)  (52 206)  routing T_1_12.lc_trk_g1_1 <X> T_1_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 206)  (53 206)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.input_2_7
 (36 14)  (54 206)  (54 206)  LC_7 Logic Functioning bit
 (39 14)  (57 206)  (57 206)  LC_7 Logic Functioning bit
 (42 14)  (60 206)  (60 206)  LC_7 Logic Functioning bit
 (43 14)  (61 206)  (61 206)  LC_7 Logic Functioning bit
 (45 14)  (63 206)  (63 206)  LC_7 Logic Functioning bit
 (51 14)  (69 206)  (69 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (35 207)  (35 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (40 207)  (40 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (45 207)  (45 207)  routing T_1_12.lc_trk_g1_0 <X> T_1_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 207)  (47 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (50 207)  (50 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (51 207)  (51 207)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.input_2_7
 (35 15)  (53 207)  (53 207)  routing T_1_12.lc_trk_g2_7 <X> T_1_12.input_2_7
 (37 15)  (55 207)  (55 207)  LC_7 Logic Functioning bit
 (38 15)  (56 207)  (56 207)  LC_7 Logic Functioning bit
 (42 15)  (60 207)  (60 207)  LC_7 Logic Functioning bit
 (43 15)  (61 207)  (61 207)  LC_7 Logic Functioning bit
 (53 15)  (71 207)  (71 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_12

 (2 1)  (74 193)  (74 193)  Column buffer control bit: LH_colbuf_cntl_1

 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_1_11

 (31 0)  (49 176)  (49 176)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 176)  (50 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 176)  (52 176)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 176)  (54 176)  LC_0 Logic Functioning bit
 (37 0)  (55 176)  (55 176)  LC_0 Logic Functioning bit
 (38 0)  (56 176)  (56 176)  LC_0 Logic Functioning bit
 (39 0)  (57 176)  (57 176)  LC_0 Logic Functioning bit
 (45 0)  (63 176)  (63 176)  LC_0 Logic Functioning bit
 (36 1)  (54 177)  (54 177)  LC_0 Logic Functioning bit
 (37 1)  (55 177)  (55 177)  LC_0 Logic Functioning bit
 (38 1)  (56 177)  (56 177)  LC_0 Logic Functioning bit
 (39 1)  (57 177)  (57 177)  LC_0 Logic Functioning bit
 (2 2)  (20 178)  (20 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (18 179)  (18 179)  routing T_1_11.glb_netwk_1 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (15 7)  (33 183)  (33 183)  routing T_1_11.sp4_v_t_9 <X> T_1_11.lc_trk_g1_4
 (16 7)  (34 183)  (34 183)  routing T_1_11.sp4_v_t_9 <X> T_1_11.lc_trk_g1_4
 (17 7)  (35 183)  (35 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4


LogicTile_2_11

 (27 0)  (99 176)  (99 176)  routing T_2_11.lc_trk_g1_0 <X> T_2_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 176)  (101 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 176)  (104 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (109 176)  (109 176)  LC_0 Logic Functioning bit
 (39 0)  (111 176)  (111 176)  LC_0 Logic Functioning bit
 (41 0)  (113 176)  (113 176)  LC_0 Logic Functioning bit
 (43 0)  (115 176)  (115 176)  LC_0 Logic Functioning bit
 (45 0)  (117 176)  (117 176)  LC_0 Logic Functioning bit
 (37 1)  (109 177)  (109 177)  LC_0 Logic Functioning bit
 (39 1)  (111 177)  (111 177)  LC_0 Logic Functioning bit
 (41 1)  (113 177)  (113 177)  LC_0 Logic Functioning bit
 (43 1)  (115 177)  (115 177)  LC_0 Logic Functioning bit
 (49 1)  (121 177)  (121 177)  Carry_In_Mux bit 

 (2 2)  (74 178)  (74 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (72 179)  (72 179)  routing T_2_11.glb_netwk_1 <X> T_2_11.wire_logic_cluster/lc_7/clk
 (14 4)  (86 180)  (86 180)  routing T_2_11.wire_logic_cluster/lc_0/out <X> T_2_11.lc_trk_g1_0
 (17 5)  (89 181)  (89 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (72 190)  (72 190)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 190)  (73 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 191)  (72 191)  routing T_2_11.glb_netwk_6 <X> T_2_11.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (27 0)  (45 160)  (45 160)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 160)  (46 160)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 160)  (48 160)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 160)  (49 160)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 160)  (50 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 160)  (51 160)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 160)  (53 160)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.input_2_0
 (36 0)  (54 160)  (54 160)  LC_0 Logic Functioning bit
 (28 1)  (46 161)  (46 161)  routing T_1_10.lc_trk_g2_0 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 161)  (47 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 161)  (48 161)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 161)  (49 161)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 161)  (50 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (51 161)  (51 161)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.input_2_0
 (34 1)  (52 161)  (52 161)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.input_2_0
 (2 2)  (20 162)  (20 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (17 2)  (35 162)  (35 162)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 162)  (36 162)  routing T_1_10.bnr_op_5 <X> T_1_10.lc_trk_g0_5
 (21 2)  (39 162)  (39 162)  routing T_1_10.bnr_op_7 <X> T_1_10.lc_trk_g0_7
 (22 2)  (40 162)  (40 162)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (45 162)  (45 162)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 162)  (46 162)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 162)  (47 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 162)  (48 162)  routing T_1_10.lc_trk_g3_5 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 162)  (50 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 162)  (51 162)  routing T_1_10.lc_trk_g2_0 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 162)  (54 162)  LC_1 Logic Functioning bit
 (38 2)  (56 162)  (56 162)  LC_1 Logic Functioning bit
 (0 3)  (18 163)  (18 163)  routing T_1_10.glb_netwk_1 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (18 3)  (36 163)  (36 163)  routing T_1_10.bnr_op_5 <X> T_1_10.lc_trk_g0_5
 (21 3)  (39 163)  (39 163)  routing T_1_10.bnr_op_7 <X> T_1_10.lc_trk_g0_7
 (36 3)  (54 163)  (54 163)  LC_1 Logic Functioning bit
 (38 3)  (56 163)  (56 163)  LC_1 Logic Functioning bit
 (48 3)  (66 163)  (66 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (44 164)  (44 164)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (47 164)  (47 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 164)  (48 164)  routing T_1_10.lc_trk_g0_5 <X> T_1_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 164)  (49 164)  routing T_1_10.lc_trk_g0_7 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 164)  (50 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (53 164)  (53 164)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.input_2_2
 (22 5)  (40 165)  (40 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (42 165)  (42 165)  routing T_1_10.bot_op_2 <X> T_1_10.lc_trk_g1_2
 (26 5)  (44 165)  (44 165)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 165)  (45 165)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 165)  (46 165)  routing T_1_10.lc_trk_g3_7 <X> T_1_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 165)  (47 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 165)  (49 165)  routing T_1_10.lc_trk_g0_7 <X> T_1_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 165)  (50 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (51 165)  (51 165)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.input_2_2
 (35 5)  (53 165)  (53 165)  routing T_1_10.lc_trk_g2_6 <X> T_1_10.input_2_2
 (42 5)  (60 165)  (60 165)  LC_2 Logic Functioning bit
 (17 6)  (35 166)  (35 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 166)  (36 166)  routing T_1_10.wire_logic_cluster/lc_5/out <X> T_1_10.lc_trk_g1_5
 (25 6)  (43 166)  (43 166)  routing T_1_10.wire_logic_cluster/lc_6/out <X> T_1_10.lc_trk_g1_6
 (28 6)  (46 166)  (46 166)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 166)  (47 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 166)  (50 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 166)  (51 166)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 166)  (52 166)  routing T_1_10.lc_trk_g3_1 <X> T_1_10.wire_logic_cluster/lc_3/in_3
 (50 6)  (68 166)  (68 166)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (40 167)  (40 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (44 167)  (44 167)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 167)  (45 167)  routing T_1_10.lc_trk_g1_2 <X> T_1_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 167)  (47 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 167)  (48 167)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_3/in_1
 (42 7)  (60 167)  (60 167)  LC_3 Logic Functioning bit
 (25 8)  (43 168)  (43 168)  routing T_1_10.rgt_op_2 <X> T_1_10.lc_trk_g2_2
 (15 9)  (33 169)  (33 169)  routing T_1_10.tnr_op_0 <X> T_1_10.lc_trk_g2_0
 (17 9)  (35 169)  (35 169)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (40 169)  (40 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 169)  (42 169)  routing T_1_10.rgt_op_2 <X> T_1_10.lc_trk_g2_2
 (21 10)  (39 170)  (39 170)  routing T_1_10.rgt_op_7 <X> T_1_10.lc_trk_g2_7
 (22 10)  (40 170)  (40 170)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (42 170)  (42 170)  routing T_1_10.rgt_op_7 <X> T_1_10.lc_trk_g2_7
 (25 10)  (43 170)  (43 170)  routing T_1_10.rgt_op_6 <X> T_1_10.lc_trk_g2_6
 (26 10)  (44 170)  (44 170)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (31 10)  (49 170)  (49 170)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 170)  (50 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 170)  (52 170)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 170)  (54 170)  LC_5 Logic Functioning bit
 (39 10)  (57 170)  (57 170)  LC_5 Logic Functioning bit
 (41 10)  (59 170)  (59 170)  LC_5 Logic Functioning bit
 (42 10)  (60 170)  (60 170)  LC_5 Logic Functioning bit
 (45 10)  (63 170)  (63 170)  LC_5 Logic Functioning bit
 (22 11)  (40 171)  (40 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 171)  (42 171)  routing T_1_10.rgt_op_6 <X> T_1_10.lc_trk_g2_6
 (26 11)  (44 171)  (44 171)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 171)  (45 171)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 171)  (47 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (55 171)  (55 171)  LC_5 Logic Functioning bit
 (38 11)  (56 171)  (56 171)  LC_5 Logic Functioning bit
 (40 11)  (58 171)  (58 171)  LC_5 Logic Functioning bit
 (43 11)  (61 171)  (61 171)  LC_5 Logic Functioning bit
 (15 12)  (33 172)  (33 172)  routing T_1_10.rgt_op_1 <X> T_1_10.lc_trk_g3_1
 (17 12)  (35 172)  (35 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 172)  (36 172)  routing T_1_10.rgt_op_1 <X> T_1_10.lc_trk_g3_1
 (31 12)  (49 172)  (49 172)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 172)  (50 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 172)  (52 172)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 172)  (58 172)  LC_6 Logic Functioning bit
 (41 12)  (59 172)  (59 172)  LC_6 Logic Functioning bit
 (42 12)  (60 172)  (60 172)  LC_6 Logic Functioning bit
 (43 12)  (61 172)  (61 172)  LC_6 Logic Functioning bit
 (45 12)  (63 172)  (63 172)  LC_6 Logic Functioning bit
 (31 13)  (49 173)  (49 173)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 173)  (58 173)  LC_6 Logic Functioning bit
 (41 13)  (59 173)  (59 173)  LC_6 Logic Functioning bit
 (42 13)  (60 173)  (60 173)  LC_6 Logic Functioning bit
 (43 13)  (61 173)  (61 173)  LC_6 Logic Functioning bit
 (48 13)  (66 173)  (66 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (18 174)  (18 174)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 174)  (19 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (33 174)  (33 174)  routing T_1_10.rgt_op_5 <X> T_1_10.lc_trk_g3_5
 (17 14)  (35 174)  (35 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 174)  (36 174)  routing T_1_10.rgt_op_5 <X> T_1_10.lc_trk_g3_5
 (21 14)  (39 174)  (39 174)  routing T_1_10.rgt_op_7 <X> T_1_10.lc_trk_g3_7
 (22 14)  (40 174)  (40 174)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (42 174)  (42 174)  routing T_1_10.rgt_op_7 <X> T_1_10.lc_trk_g3_7
 (25 14)  (43 174)  (43 174)  routing T_1_10.rgt_op_6 <X> T_1_10.lc_trk_g3_6
 (0 15)  (18 175)  (18 175)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 175)  (40 175)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 175)  (42 175)  routing T_1_10.rgt_op_6 <X> T_1_10.lc_trk_g3_6


LogicTile_2_10

 (27 0)  (99 160)  (99 160)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 160)  (100 160)  routing T_2_10.lc_trk_g3_0 <X> T_2_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 160)  (101 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 160)  (104 160)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (108 160)  (108 160)  LC_0 Logic Functioning bit
 (37 0)  (109 160)  (109 160)  LC_0 Logic Functioning bit
 (38 0)  (110 160)  (110 160)  LC_0 Logic Functioning bit
 (39 0)  (111 160)  (111 160)  LC_0 Logic Functioning bit
 (44 0)  (116 160)  (116 160)  LC_0 Logic Functioning bit
 (45 0)  (117 160)  (117 160)  LC_0 Logic Functioning bit
 (40 1)  (112 161)  (112 161)  LC_0 Logic Functioning bit
 (41 1)  (113 161)  (113 161)  LC_0 Logic Functioning bit
 (42 1)  (114 161)  (114 161)  LC_0 Logic Functioning bit
 (43 1)  (115 161)  (115 161)  LC_0 Logic Functioning bit
 (49 1)  (121 161)  (121 161)  Carry_In_Mux bit 

 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (99 162)  (99 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 162)  (100 162)  routing T_2_10.lc_trk_g3_1 <X> T_2_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 162)  (101 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 162)  (108 162)  LC_1 Logic Functioning bit
 (37 2)  (109 162)  (109 162)  LC_1 Logic Functioning bit
 (38 2)  (110 162)  (110 162)  LC_1 Logic Functioning bit
 (39 2)  (111 162)  (111 162)  LC_1 Logic Functioning bit
 (44 2)  (116 162)  (116 162)  LC_1 Logic Functioning bit
 (45 2)  (117 162)  (117 162)  LC_1 Logic Functioning bit
 (0 3)  (72 163)  (72 163)  routing T_2_10.glb_netwk_1 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (40 3)  (112 163)  (112 163)  LC_1 Logic Functioning bit
 (41 3)  (113 163)  (113 163)  LC_1 Logic Functioning bit
 (42 3)  (114 163)  (114 163)  LC_1 Logic Functioning bit
 (43 3)  (115 163)  (115 163)  LC_1 Logic Functioning bit
 (21 4)  (93 164)  (93 164)  routing T_2_10.wire_logic_cluster/lc_3/out <X> T_2_10.lc_trk_g1_3
 (22 4)  (94 164)  (94 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 164)  (97 164)  routing T_2_10.wire_logic_cluster/lc_2/out <X> T_2_10.lc_trk_g1_2
 (27 4)  (99 164)  (99 164)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 164)  (101 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 164)  (108 164)  LC_2 Logic Functioning bit
 (37 4)  (109 164)  (109 164)  LC_2 Logic Functioning bit
 (38 4)  (110 164)  (110 164)  LC_2 Logic Functioning bit
 (39 4)  (111 164)  (111 164)  LC_2 Logic Functioning bit
 (44 4)  (116 164)  (116 164)  LC_2 Logic Functioning bit
 (45 4)  (117 164)  (117 164)  LC_2 Logic Functioning bit
 (22 5)  (94 165)  (94 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 165)  (102 165)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 165)  (112 165)  LC_2 Logic Functioning bit
 (41 5)  (113 165)  (113 165)  LC_2 Logic Functioning bit
 (42 5)  (114 165)  (114 165)  LC_2 Logic Functioning bit
 (43 5)  (115 165)  (115 165)  LC_2 Logic Functioning bit
 (17 6)  (89 166)  (89 166)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 166)  (90 166)  routing T_2_10.wire_logic_cluster/lc_5/out <X> T_2_10.lc_trk_g1_5
 (25 6)  (97 166)  (97 166)  routing T_2_10.wire_logic_cluster/lc_6/out <X> T_2_10.lc_trk_g1_6
 (27 6)  (99 166)  (99 166)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 166)  (101 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 166)  (108 166)  LC_3 Logic Functioning bit
 (37 6)  (109 166)  (109 166)  LC_3 Logic Functioning bit
 (38 6)  (110 166)  (110 166)  LC_3 Logic Functioning bit
 (39 6)  (111 166)  (111 166)  LC_3 Logic Functioning bit
 (44 6)  (116 166)  (116 166)  LC_3 Logic Functioning bit
 (45 6)  (117 166)  (117 166)  LC_3 Logic Functioning bit
 (22 7)  (94 167)  (94 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 167)  (102 167)  routing T_2_10.lc_trk_g1_3 <X> T_2_10.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 167)  (112 167)  LC_3 Logic Functioning bit
 (41 7)  (113 167)  (113 167)  LC_3 Logic Functioning bit
 (42 7)  (114 167)  (114 167)  LC_3 Logic Functioning bit
 (43 7)  (115 167)  (115 167)  LC_3 Logic Functioning bit
 (27 8)  (99 168)  (99 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 168)  (100 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 168)  (101 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 168)  (102 168)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 168)  (104 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 168)  (108 168)  LC_4 Logic Functioning bit
 (37 8)  (109 168)  (109 168)  LC_4 Logic Functioning bit
 (38 8)  (110 168)  (110 168)  LC_4 Logic Functioning bit
 (39 8)  (111 168)  (111 168)  LC_4 Logic Functioning bit
 (44 8)  (116 168)  (116 168)  LC_4 Logic Functioning bit
 (45 8)  (117 168)  (117 168)  LC_4 Logic Functioning bit
 (40 9)  (112 169)  (112 169)  LC_4 Logic Functioning bit
 (41 9)  (113 169)  (113 169)  LC_4 Logic Functioning bit
 (42 9)  (114 169)  (114 169)  LC_4 Logic Functioning bit
 (43 9)  (115 169)  (115 169)  LC_4 Logic Functioning bit
 (27 10)  (99 170)  (99 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 170)  (101 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 170)  (102 170)  routing T_2_10.lc_trk_g1_5 <X> T_2_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 170)  (104 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 170)  (108 170)  LC_5 Logic Functioning bit
 (37 10)  (109 170)  (109 170)  LC_5 Logic Functioning bit
 (38 10)  (110 170)  (110 170)  LC_5 Logic Functioning bit
 (39 10)  (111 170)  (111 170)  LC_5 Logic Functioning bit
 (44 10)  (116 170)  (116 170)  LC_5 Logic Functioning bit
 (45 10)  (117 170)  (117 170)  LC_5 Logic Functioning bit
 (40 11)  (112 171)  (112 171)  LC_5 Logic Functioning bit
 (41 11)  (113 171)  (113 171)  LC_5 Logic Functioning bit
 (42 11)  (114 171)  (114 171)  LC_5 Logic Functioning bit
 (43 11)  (115 171)  (115 171)  LC_5 Logic Functioning bit
 (14 12)  (86 172)  (86 172)  routing T_2_10.wire_logic_cluster/lc_0/out <X> T_2_10.lc_trk_g3_0
 (17 12)  (89 172)  (89 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 172)  (90 172)  routing T_2_10.wire_logic_cluster/lc_1/out <X> T_2_10.lc_trk_g3_1
 (27 12)  (99 172)  (99 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 172)  (101 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 172)  (102 172)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 172)  (104 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 172)  (108 172)  LC_6 Logic Functioning bit
 (37 12)  (109 172)  (109 172)  LC_6 Logic Functioning bit
 (38 12)  (110 172)  (110 172)  LC_6 Logic Functioning bit
 (39 12)  (111 172)  (111 172)  LC_6 Logic Functioning bit
 (44 12)  (116 172)  (116 172)  LC_6 Logic Functioning bit
 (45 12)  (117 172)  (117 172)  LC_6 Logic Functioning bit
 (17 13)  (89 173)  (89 173)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (102 173)  (102 173)  routing T_2_10.lc_trk_g1_6 <X> T_2_10.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 173)  (112 173)  LC_6 Logic Functioning bit
 (41 13)  (113 173)  (113 173)  LC_6 Logic Functioning bit
 (42 13)  (114 173)  (114 173)  LC_6 Logic Functioning bit
 (43 13)  (115 173)  (115 173)  LC_6 Logic Functioning bit
 (0 14)  (72 174)  (72 174)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 174)  (73 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 174)  (86 174)  routing T_2_10.wire_logic_cluster/lc_4/out <X> T_2_10.lc_trk_g3_4
 (21 14)  (93 174)  (93 174)  routing T_2_10.wire_logic_cluster/lc_7/out <X> T_2_10.lc_trk_g3_7
 (22 14)  (94 174)  (94 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (99 174)  (99 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 174)  (100 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 174)  (101 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 174)  (102 174)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 174)  (108 174)  LC_7 Logic Functioning bit
 (37 14)  (109 174)  (109 174)  LC_7 Logic Functioning bit
 (38 14)  (110 174)  (110 174)  LC_7 Logic Functioning bit
 (39 14)  (111 174)  (111 174)  LC_7 Logic Functioning bit
 (44 14)  (116 174)  (116 174)  LC_7 Logic Functioning bit
 (45 14)  (117 174)  (117 174)  LC_7 Logic Functioning bit
 (0 15)  (72 175)  (72 175)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 175)  (89 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 175)  (102 175)  routing T_2_10.lc_trk_g3_7 <X> T_2_10.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 175)  (112 175)  LC_7 Logic Functioning bit
 (41 15)  (113 175)  (113 175)  LC_7 Logic Functioning bit
 (42 15)  (114 175)  (114 175)  LC_7 Logic Functioning bit
 (43 15)  (115 175)  (115 175)  LC_7 Logic Functioning bit


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



LogicTile_1_9

 (22 0)  (40 144)  (40 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 144)  (42 144)  routing T_1_9.top_op_3 <X> T_1_9.lc_trk_g0_3
 (28 0)  (46 144)  (46 144)  routing T_1_9.lc_trk_g2_1 <X> T_1_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 144)  (47 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 144)  (50 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 144)  (51 144)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 144)  (52 144)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (40 0)  (58 144)  (58 144)  LC_0 Logic Functioning bit
 (14 1)  (32 145)  (32 145)  routing T_1_9.top_op_0 <X> T_1_9.lc_trk_g0_0
 (15 1)  (33 145)  (33 145)  routing T_1_9.top_op_0 <X> T_1_9.lc_trk_g0_0
 (17 1)  (35 145)  (35 145)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (39 145)  (39 145)  routing T_1_9.top_op_3 <X> T_1_9.lc_trk_g0_3
 (26 1)  (44 145)  (44 145)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 145)  (45 145)  routing T_1_9.lc_trk_g1_3 <X> T_1_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 145)  (47 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 145)  (49 145)  routing T_1_9.lc_trk_g3_2 <X> T_1_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 145)  (50 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (51 145)  (51 145)  routing T_1_9.lc_trk_g2_0 <X> T_1_9.input_2_0
 (2 2)  (20 146)  (20 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (15 2)  (33 146)  (33 146)  routing T_1_9.top_op_5 <X> T_1_9.lc_trk_g0_5
 (17 2)  (35 146)  (35 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (43 146)  (43 146)  routing T_1_9.wire_logic_cluster/lc_6/out <X> T_1_9.lc_trk_g0_6
 (28 2)  (46 146)  (46 146)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 146)  (47 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 146)  (48 146)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 146)  (49 146)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 146)  (50 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 146)  (52 146)  routing T_1_9.lc_trk_g1_5 <X> T_1_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 146)  (53 146)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.input_2_1
 (38 2)  (56 146)  (56 146)  LC_1 Logic Functioning bit
 (0 3)  (18 147)  (18 147)  routing T_1_9.glb_netwk_1 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (18 3)  (36 147)  (36 147)  routing T_1_9.top_op_5 <X> T_1_9.lc_trk_g0_5
 (22 3)  (40 147)  (40 147)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (44 147)  (44 147)  routing T_1_9.lc_trk_g2_3 <X> T_1_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 147)  (46 147)  routing T_1_9.lc_trk_g2_3 <X> T_1_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 147)  (47 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 147)  (48 147)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 147)  (50 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (51 147)  (51 147)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.input_2_1
 (34 3)  (52 147)  (52 147)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.input_2_1
 (14 4)  (32 148)  (32 148)  routing T_1_9.wire_logic_cluster/lc_0/out <X> T_1_9.lc_trk_g1_0
 (22 4)  (40 148)  (40 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (41 148)  (41 148)  routing T_1_9.sp4_h_r_3 <X> T_1_9.lc_trk_g1_3
 (24 4)  (42 148)  (42 148)  routing T_1_9.sp4_h_r_3 <X> T_1_9.lc_trk_g1_3
 (29 4)  (47 148)  (47 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 148)  (48 148)  routing T_1_9.lc_trk_g0_5 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 148)  (50 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 148)  (51 148)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 148)  (52 148)  routing T_1_9.lc_trk_g3_0 <X> T_1_9.wire_logic_cluster/lc_2/in_3
 (40 4)  (58 148)  (58 148)  LC_2 Logic Functioning bit
 (17 5)  (35 149)  (35 149)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (39 149)  (39 149)  routing T_1_9.sp4_h_r_3 <X> T_1_9.lc_trk_g1_3
 (27 5)  (45 149)  (45 149)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 149)  (46 149)  routing T_1_9.lc_trk_g3_1 <X> T_1_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 149)  (47 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (50 149)  (50 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (51 149)  (51 149)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.input_2_2
 (35 5)  (53 149)  (53 149)  routing T_1_9.lc_trk_g2_2 <X> T_1_9.input_2_2
 (16 6)  (34 150)  (34 150)  routing T_1_9.sp12_h_r_13 <X> T_1_9.lc_trk_g1_5
 (17 6)  (35 150)  (35 150)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (44 150)  (44 150)  routing T_1_9.lc_trk_g2_5 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 150)  (45 150)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 150)  (46 150)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 150)  (47 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 150)  (48 150)  routing T_1_9.lc_trk_g3_5 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (49 150)  (49 150)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 150)  (50 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 150)  (51 150)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (53 150)  (53 150)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.input_2_3
 (36 6)  (54 150)  (54 150)  LC_3 Logic Functioning bit
 (37 6)  (55 150)  (55 150)  LC_3 Logic Functioning bit
 (38 6)  (56 150)  (56 150)  LC_3 Logic Functioning bit
 (22 7)  (40 151)  (40 151)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 151)  (42 151)  routing T_1_9.bot_op_6 <X> T_1_9.lc_trk_g1_6
 (28 7)  (46 151)  (46 151)  routing T_1_9.lc_trk_g2_5 <X> T_1_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 151)  (47 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 151)  (49 151)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 151)  (50 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (51 151)  (51 151)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.input_2_3
 (35 7)  (53 151)  (53 151)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.input_2_3
 (36 7)  (54 151)  (54 151)  LC_3 Logic Functioning bit
 (37 7)  (55 151)  (55 151)  LC_3 Logic Functioning bit
 (38 7)  (56 151)  (56 151)  LC_3 Logic Functioning bit
 (39 7)  (57 151)  (57 151)  LC_3 Logic Functioning bit
 (15 8)  (33 152)  (33 152)  routing T_1_9.tnr_op_1 <X> T_1_9.lc_trk_g2_1
 (17 8)  (35 152)  (35 152)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (40 152)  (40 152)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (42 152)  (42 152)  routing T_1_9.tnr_op_3 <X> T_1_9.lc_trk_g2_3
 (25 8)  (43 152)  (43 152)  routing T_1_9.rgt_op_2 <X> T_1_9.lc_trk_g2_2
 (27 8)  (45 152)  (45 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 152)  (46 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 152)  (47 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 152)  (48 152)  routing T_1_9.lc_trk_g3_4 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 152)  (50 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 152)  (52 152)  routing T_1_9.lc_trk_g1_0 <X> T_1_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 152)  (55 152)  LC_4 Logic Functioning bit
 (39 8)  (57 152)  (57 152)  LC_4 Logic Functioning bit
 (40 8)  (58 152)  (58 152)  LC_4 Logic Functioning bit
 (42 8)  (60 152)  (60 152)  LC_4 Logic Functioning bit
 (50 8)  (68 152)  (68 152)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (33 153)  (33 153)  routing T_1_9.tnr_op_0 <X> T_1_9.lc_trk_g2_0
 (17 9)  (35 153)  (35 153)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (40 153)  (40 153)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 153)  (42 153)  routing T_1_9.rgt_op_2 <X> T_1_9.lc_trk_g2_2
 (26 9)  (44 153)  (44 153)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 153)  (45 153)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 153)  (46 153)  routing T_1_9.lc_trk_g3_3 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 153)  (47 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (39 9)  (57 153)  (57 153)  LC_4 Logic Functioning bit
 (15 10)  (33 154)  (33 154)  routing T_1_9.sp4_h_l_16 <X> T_1_9.lc_trk_g2_5
 (16 10)  (34 154)  (34 154)  routing T_1_9.sp4_h_l_16 <X> T_1_9.lc_trk_g2_5
 (17 10)  (35 154)  (35 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (39 154)  (39 154)  routing T_1_9.sp4_h_r_39 <X> T_1_9.lc_trk_g2_7
 (22 10)  (40 154)  (40 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (41 154)  (41 154)  routing T_1_9.sp4_h_r_39 <X> T_1_9.lc_trk_g2_7
 (24 10)  (42 154)  (42 154)  routing T_1_9.sp4_h_r_39 <X> T_1_9.lc_trk_g2_7
 (25 10)  (43 154)  (43 154)  routing T_1_9.rgt_op_6 <X> T_1_9.lc_trk_g2_6
 (26 10)  (44 154)  (44 154)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (47 154)  (47 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 154)  (49 154)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 154)  (50 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 154)  (54 154)  LC_5 Logic Functioning bit
 (38 10)  (56 154)  (56 154)  LC_5 Logic Functioning bit
 (40 10)  (58 154)  (58 154)  LC_5 Logic Functioning bit
 (41 10)  (59 154)  (59 154)  LC_5 Logic Functioning bit
 (42 10)  (60 154)  (60 154)  LC_5 Logic Functioning bit
 (50 10)  (68 154)  (68 154)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (36 155)  (36 155)  routing T_1_9.sp4_h_l_16 <X> T_1_9.lc_trk_g2_5
 (22 11)  (40 155)  (40 155)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 155)  (42 155)  routing T_1_9.rgt_op_6 <X> T_1_9.lc_trk_g2_6
 (26 11)  (44 155)  (44 155)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 155)  (45 155)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 155)  (46 155)  routing T_1_9.lc_trk_g3_6 <X> T_1_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 155)  (47 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 155)  (49 155)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_5/in_3
 (37 11)  (55 155)  (55 155)  LC_5 Logic Functioning bit
 (38 11)  (56 155)  (56 155)  LC_5 Logic Functioning bit
 (39 11)  (57 155)  (57 155)  LC_5 Logic Functioning bit
 (41 11)  (59 155)  (59 155)  LC_5 Logic Functioning bit
 (43 11)  (61 155)  (61 155)  LC_5 Logic Functioning bit
 (15 12)  (33 156)  (33 156)  routing T_1_9.rgt_op_1 <X> T_1_9.lc_trk_g3_1
 (17 12)  (35 156)  (35 156)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 156)  (36 156)  routing T_1_9.rgt_op_1 <X> T_1_9.lc_trk_g3_1
 (22 12)  (40 156)  (40 156)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 156)  (42 156)  routing T_1_9.tnr_op_3 <X> T_1_9.lc_trk_g3_3
 (26 12)  (44 156)  (44 156)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_6/in_0
 (29 12)  (47 156)  (47 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 156)  (49 156)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 156)  (50 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 156)  (52 156)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 156)  (53 156)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.input_2_6
 (36 12)  (54 156)  (54 156)  LC_6 Logic Functioning bit
 (41 12)  (59 156)  (59 156)  LC_6 Logic Functioning bit
 (43 12)  (61 156)  (61 156)  LC_6 Logic Functioning bit
 (45 12)  (63 156)  (63 156)  LC_6 Logic Functioning bit
 (51 12)  (69 156)  (69 156)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (33 157)  (33 157)  routing T_1_9.tnr_op_0 <X> T_1_9.lc_trk_g3_0
 (17 13)  (35 157)  (35 157)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (40 157)  (40 157)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (42 157)  (42 157)  routing T_1_9.tnr_op_2 <X> T_1_9.lc_trk_g3_2
 (26 13)  (44 157)  (44 157)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 157)  (47 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 157)  (48 157)  routing T_1_9.lc_trk_g0_3 <X> T_1_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 157)  (49 157)  routing T_1_9.lc_trk_g1_6 <X> T_1_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 157)  (50 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (51 157)  (51 157)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.input_2_6
 (34 13)  (52 157)  (52 157)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.input_2_6
 (35 13)  (53 157)  (53 157)  routing T_1_9.lc_trk_g3_7 <X> T_1_9.input_2_6
 (36 13)  (54 157)  (54 157)  LC_6 Logic Functioning bit
 (37 13)  (55 157)  (55 157)  LC_6 Logic Functioning bit
 (39 13)  (57 157)  (57 157)  LC_6 Logic Functioning bit
 (40 13)  (58 157)  (58 157)  LC_6 Logic Functioning bit
 (42 13)  (60 157)  (60 157)  LC_6 Logic Functioning bit
 (15 14)  (33 158)  (33 158)  routing T_1_9.rgt_op_5 <X> T_1_9.lc_trk_g3_5
 (17 14)  (35 158)  (35 158)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (36 158)  (36 158)  routing T_1_9.rgt_op_5 <X> T_1_9.lc_trk_g3_5
 (22 14)  (40 158)  (40 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (41 158)  (41 158)  routing T_1_9.sp4_v_b_47 <X> T_1_9.lc_trk_g3_7
 (24 14)  (42 158)  (42 158)  routing T_1_9.sp4_v_b_47 <X> T_1_9.lc_trk_g3_7
 (25 14)  (43 158)  (43 158)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6
 (15 15)  (33 159)  (33 159)  routing T_1_9.tnr_op_4 <X> T_1_9.lc_trk_g3_4
 (17 15)  (35 159)  (35 159)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (40 159)  (40 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (41 159)  (41 159)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6
 (25 15)  (43 159)  (43 159)  routing T_1_9.sp4_v_b_38 <X> T_1_9.lc_trk_g3_6


LogicTile_2_9

 (28 0)  (100 144)  (100 144)  routing T_2_9.lc_trk_g2_5 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 144)  (101 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 144)  (102 144)  routing T_2_9.lc_trk_g2_5 <X> T_2_9.wire_logic_cluster/lc_0/in_1
 (35 0)  (107 144)  (107 144)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.input_2_0
 (44 0)  (116 144)  (116 144)  LC_0 Logic Functioning bit
 (32 1)  (104 145)  (104 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 145)  (105 145)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.input_2_0
 (35 1)  (107 145)  (107 145)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.input_2_0
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (97 146)  (97 146)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (27 2)  (99 146)  (99 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 146)  (100 146)  routing T_2_9.lc_trk_g3_1 <X> T_2_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 146)  (101 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 146)  (108 146)  LC_1 Logic Functioning bit
 (37 2)  (109 146)  (109 146)  LC_1 Logic Functioning bit
 (38 2)  (110 146)  (110 146)  LC_1 Logic Functioning bit
 (39 2)  (111 146)  (111 146)  LC_1 Logic Functioning bit
 (44 2)  (116 146)  (116 146)  LC_1 Logic Functioning bit
 (45 2)  (117 146)  (117 146)  LC_1 Logic Functioning bit
 (0 3)  (72 147)  (72 147)  routing T_2_9.glb_netwk_1 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (11 3)  (83 147)  (83 147)  routing T_2_9.sp4_h_r_6 <X> T_2_9.sp4_h_l_39
 (13 3)  (85 147)  (85 147)  routing T_2_9.sp4_h_r_6 <X> T_2_9.sp4_h_l_39
 (22 3)  (94 147)  (94 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 147)  (95 147)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (24 3)  (96 147)  (96 147)  routing T_2_9.sp4_h_r_14 <X> T_2_9.lc_trk_g0_6
 (40 3)  (112 147)  (112 147)  LC_1 Logic Functioning bit
 (41 3)  (113 147)  (113 147)  LC_1 Logic Functioning bit
 (42 3)  (114 147)  (114 147)  LC_1 Logic Functioning bit
 (43 3)  (115 147)  (115 147)  LC_1 Logic Functioning bit
 (21 4)  (93 148)  (93 148)  routing T_2_9.wire_logic_cluster/lc_3/out <X> T_2_9.lc_trk_g1_3
 (22 4)  (94 148)  (94 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 148)  (97 148)  routing T_2_9.wire_logic_cluster/lc_2/out <X> T_2_9.lc_trk_g1_2
 (27 4)  (99 148)  (99 148)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 148)  (101 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 148)  (104 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 148)  (108 148)  LC_2 Logic Functioning bit
 (37 4)  (109 148)  (109 148)  LC_2 Logic Functioning bit
 (38 4)  (110 148)  (110 148)  LC_2 Logic Functioning bit
 (39 4)  (111 148)  (111 148)  LC_2 Logic Functioning bit
 (44 4)  (116 148)  (116 148)  LC_2 Logic Functioning bit
 (45 4)  (117 148)  (117 148)  LC_2 Logic Functioning bit
 (22 5)  (94 149)  (94 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 149)  (102 149)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 149)  (112 149)  LC_2 Logic Functioning bit
 (41 5)  (113 149)  (113 149)  LC_2 Logic Functioning bit
 (42 5)  (114 149)  (114 149)  LC_2 Logic Functioning bit
 (43 5)  (115 149)  (115 149)  LC_2 Logic Functioning bit
 (17 6)  (89 150)  (89 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 150)  (90 150)  routing T_2_9.wire_logic_cluster/lc_5/out <X> T_2_9.lc_trk_g1_5
 (25 6)  (97 150)  (97 150)  routing T_2_9.wire_logic_cluster/lc_6/out <X> T_2_9.lc_trk_g1_6
 (27 6)  (99 150)  (99 150)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 150)  (101 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 150)  (104 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 150)  (108 150)  LC_3 Logic Functioning bit
 (37 6)  (109 150)  (109 150)  LC_3 Logic Functioning bit
 (38 6)  (110 150)  (110 150)  LC_3 Logic Functioning bit
 (39 6)  (111 150)  (111 150)  LC_3 Logic Functioning bit
 (44 6)  (116 150)  (116 150)  LC_3 Logic Functioning bit
 (45 6)  (117 150)  (117 150)  LC_3 Logic Functioning bit
 (47 6)  (119 150)  (119 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (94 151)  (94 151)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 151)  (102 151)  routing T_2_9.lc_trk_g1_3 <X> T_2_9.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 151)  (112 151)  LC_3 Logic Functioning bit
 (41 7)  (113 151)  (113 151)  LC_3 Logic Functioning bit
 (42 7)  (114 151)  (114 151)  LC_3 Logic Functioning bit
 (43 7)  (115 151)  (115 151)  LC_3 Logic Functioning bit
 (46 7)  (118 151)  (118 151)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (27 8)  (99 152)  (99 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 152)  (100 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 152)  (101 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 152)  (102 152)  routing T_2_9.lc_trk_g3_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 152)  (108 152)  LC_4 Logic Functioning bit
 (37 8)  (109 152)  (109 152)  LC_4 Logic Functioning bit
 (38 8)  (110 152)  (110 152)  LC_4 Logic Functioning bit
 (39 8)  (111 152)  (111 152)  LC_4 Logic Functioning bit
 (44 8)  (116 152)  (116 152)  LC_4 Logic Functioning bit
 (45 8)  (117 152)  (117 152)  LC_4 Logic Functioning bit
 (40 9)  (112 153)  (112 153)  LC_4 Logic Functioning bit
 (41 9)  (113 153)  (113 153)  LC_4 Logic Functioning bit
 (42 9)  (114 153)  (114 153)  LC_4 Logic Functioning bit
 (43 9)  (115 153)  (115 153)  LC_4 Logic Functioning bit
 (47 9)  (119 153)  (119 153)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (15 10)  (87 154)  (87 154)  routing T_2_9.tnl_op_5 <X> T_2_9.lc_trk_g2_5
 (17 10)  (89 154)  (89 154)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (27 10)  (99 154)  (99 154)  routing T_2_9.lc_trk_g1_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 154)  (101 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 154)  (102 154)  routing T_2_9.lc_trk_g1_5 <X> T_2_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 154)  (108 154)  LC_5 Logic Functioning bit
 (37 10)  (109 154)  (109 154)  LC_5 Logic Functioning bit
 (38 10)  (110 154)  (110 154)  LC_5 Logic Functioning bit
 (39 10)  (111 154)  (111 154)  LC_5 Logic Functioning bit
 (44 10)  (116 154)  (116 154)  LC_5 Logic Functioning bit
 (45 10)  (117 154)  (117 154)  LC_5 Logic Functioning bit
 (18 11)  (90 155)  (90 155)  routing T_2_9.tnl_op_5 <X> T_2_9.lc_trk_g2_5
 (22 11)  (94 155)  (94 155)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (96 155)  (96 155)  routing T_2_9.tnl_op_6 <X> T_2_9.lc_trk_g2_6
 (25 11)  (97 155)  (97 155)  routing T_2_9.tnl_op_6 <X> T_2_9.lc_trk_g2_6
 (40 11)  (112 155)  (112 155)  LC_5 Logic Functioning bit
 (41 11)  (113 155)  (113 155)  LC_5 Logic Functioning bit
 (42 11)  (114 155)  (114 155)  LC_5 Logic Functioning bit
 (43 11)  (115 155)  (115 155)  LC_5 Logic Functioning bit
 (17 12)  (89 156)  (89 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 156)  (90 156)  routing T_2_9.wire_logic_cluster/lc_1/out <X> T_2_9.lc_trk_g3_1
 (27 12)  (99 156)  (99 156)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 156)  (101 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 156)  (102 156)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 156)  (104 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 156)  (108 156)  LC_6 Logic Functioning bit
 (37 12)  (109 156)  (109 156)  LC_6 Logic Functioning bit
 (38 12)  (110 156)  (110 156)  LC_6 Logic Functioning bit
 (39 12)  (111 156)  (111 156)  LC_6 Logic Functioning bit
 (44 12)  (116 156)  (116 156)  LC_6 Logic Functioning bit
 (45 12)  (117 156)  (117 156)  LC_6 Logic Functioning bit
 (30 13)  (102 157)  (102 157)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 157)  (112 157)  LC_6 Logic Functioning bit
 (41 13)  (113 157)  (113 157)  LC_6 Logic Functioning bit
 (42 13)  (114 157)  (114 157)  LC_6 Logic Functioning bit
 (43 13)  (115 157)  (115 157)  LC_6 Logic Functioning bit
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 158)  (86 158)  routing T_2_9.wire_logic_cluster/lc_4/out <X> T_2_9.lc_trk_g3_4
 (29 14)  (101 158)  (101 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 158)  (102 158)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 158)  (104 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (108 158)  (108 158)  LC_7 Logic Functioning bit
 (37 14)  (109 158)  (109 158)  LC_7 Logic Functioning bit
 (38 14)  (110 158)  (110 158)  LC_7 Logic Functioning bit
 (39 14)  (111 158)  (111 158)  LC_7 Logic Functioning bit
 (44 14)  (116 158)  (116 158)  LC_7 Logic Functioning bit
 (45 14)  (117 158)  (117 158)  LC_7 Logic Functioning bit
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 159)  (89 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 159)  (102 159)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.wire_logic_cluster/lc_7/in_1
 (40 15)  (112 159)  (112 159)  LC_7 Logic Functioning bit
 (41 15)  (113 159)  (113 159)  LC_7 Logic Functioning bit
 (42 15)  (114 159)  (114 159)  LC_7 Logic Functioning bit
 (43 15)  (115 159)  (115 159)  LC_7 Logic Functioning bit
 (46 15)  (118 159)  (118 159)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (7 4)  (10 132)  (10 132)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_tnr_5 lc_trk_g0_5
 (8 4)  (9 132)  (9 132)  routing T_0_8.logic_op_tnr_5 <X> T_0_8.lc_trk_g0_5
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g0_5 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (15 4)  (33 132)  (33 132)  routing T_1_8.top_op_1 <X> T_1_8.lc_trk_g1_1
 (17 4)  (35 132)  (35 132)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (36 133)  (36 133)  routing T_1_8.top_op_1 <X> T_1_8.lc_trk_g1_1
 (4 6)  (22 134)  (22 134)  routing T_1_8.sp4_v_b_7 <X> T_1_8.sp4_v_t_38
 (6 6)  (24 134)  (24 134)  routing T_1_8.sp4_v_b_7 <X> T_1_8.sp4_v_t_38
 (14 10)  (32 138)  (32 138)  routing T_1_8.sp4_v_b_36 <X> T_1_8.lc_trk_g2_4
 (14 11)  (32 139)  (32 139)  routing T_1_8.sp4_v_b_36 <X> T_1_8.lc_trk_g2_4
 (16 11)  (34 139)  (34 139)  routing T_1_8.sp4_v_b_36 <X> T_1_8.lc_trk_g2_4
 (17 11)  (35 139)  (35 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 12)  (45 140)  (45 140)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 140)  (46 140)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 140)  (47 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 140)  (49 140)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 140)  (50 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 140)  (51 140)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 140)  (52 140)  routing T_1_8.lc_trk_g3_4 <X> T_1_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 140)  (53 140)  routing T_1_8.lc_trk_g2_4 <X> T_1_8.input_2_6
 (41 12)  (59 140)  (59 140)  LC_6 Logic Functioning bit
 (22 13)  (40 141)  (40 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (41 141)  (41 141)  routing T_1_8.sp4_v_b_42 <X> T_1_8.lc_trk_g3_2
 (24 13)  (42 141)  (42 141)  routing T_1_8.sp4_v_b_42 <X> T_1_8.lc_trk_g3_2
 (27 13)  (45 141)  (45 141)  routing T_1_8.lc_trk_g1_1 <X> T_1_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 141)  (47 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 141)  (48 141)  routing T_1_8.lc_trk_g3_2 <X> T_1_8.wire_logic_cluster/lc_6/in_1
 (32 13)  (50 141)  (50 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (51 141)  (51 141)  routing T_1_8.lc_trk_g2_4 <X> T_1_8.input_2_6
 (8 15)  (26 143)  (26 143)  routing T_1_8.sp4_v_b_7 <X> T_1_8.sp4_v_t_47
 (10 15)  (28 143)  (28 143)  routing T_1_8.sp4_v_b_7 <X> T_1_8.sp4_v_t_47
 (15 15)  (33 143)  (33 143)  routing T_1_8.tnr_op_4 <X> T_1_8.lc_trk_g3_4
 (17 15)  (35 143)  (35 143)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4

 (8 11)  (26 75)  (26 75)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_42
 (9 11)  (27 75)  (27 75)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_42
 (10 11)  (28 75)  (28 75)  routing T_1_4.sp4_h_r_1 <X> T_1_4.sp4_v_t_42


LogicTile_2_4

 (19 13)  (91 77)  (91 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (16 8)  (662 72)  (662 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (1 1)  (331 142)  (331 142)  routing T_0_0.padin_1 <X> T_0_0.glb_netwk_1


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


