# Settings for the asap7 technology to be overriden by the project.
technology.asap7:
  # Path to the directory which contains all the asap7 tarballs (e.g. ASAP7_PDKandLIB.tar)
  tarball_dir: "libs"

# Set some defaults for this technology.
# For quick performance evaluations, use the typical voltage+temperature corners.
# Nominal voltage for 32nm technology is 1.05V and is the only voltage provided
# for normal SRAMs.
# TODO: add default temperature corners.
vlsi:
  # Technology dimension
  # TODO: add more technology files to make some CAD tools happy with the actual number of 32nm
  core.node: 7
  inputs:
    # Supply voltages.
    supplies:
      VDD: "0.70 V"
      GND: "0 V"
    mmmc_corners: [
      {
        "name": "ss",
        "type": "setup",
        "voltage": "0.63 V",
        "temp": "100 C"
      },
      {
        "name": "ss",
        "type": "hold",
        "voltage": "0.63 V",
        "temp": "100 C"
      },
      {
        "name": "tt",
        "type": "setup",
        "voltage": "0.70 V",
        "temp": "25 C"
      },
      {
        "name": "tt",
        "type": "hold",
        "voltage": "0.70 V",
        "temp": "25 C"
      },
      {
        "name": "ff",
        "type": "setup",
        "voltage": "0.77 V",
        "temp": "0 C"
      },
      {
        "name": "ff",
        "type": "hold",
        "voltage": "0.77 V",
        "temp": "0 C"
      }
    ]

technology.core:
  # This key should exist in the stackups list in the tech json
  stackup: "asap7_3Ma_2Mb_2Mc_2Md"
  # This should specify the TOPMOST metal layer the standard cells use for power rails
  # Note that this is not usually stackup specific; it is based on the std cell libraries themselves
  std_cell_rail_layer: "M1"
  # This is used to provide a reference master for generating standard cells
  tap_cell_rail_reference: "{TAPCELL*}"

# Set standard cell LEF placement site
vlsi.technology.placement_site: "coreSite"

# Set the layer that blocks vias under bumps
vlsi.technology.bump_block_cut_layer: "V9"
