<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element DE1_SoC_QSYS
   {
      datum _originalDeviceFamily
      {
         value = "Cyclone V";
         type = "String";
      }
   }
   element audio
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element audio_sel
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element jtag_uart.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "16781784";
         type = "String";
      }
   }
   element clk_25_in
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element clk_40_in
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element clk_50
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element sysid_qsys.control_slave
   {
      datum baseAddress
      {
         value = "16781776";
         type = "String";
      }
   }
   element cpu
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element cpu_clk_for_sdram
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element audio.data_fregen_s1
   {
      datum baseAddress
      {
         value = "16781760";
         type = "String";
      }
   }
   element dds_increment
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element div_freq
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element audio.empty_s1
   {
      datum baseAddress
      {
         value = "16781744";
         type = "String";
      }
   }
   element audio.fifo_full_s1
   {
      datum baseAddress
      {
         value = "16781728";
         type = "String";
      }
   }
   element audio.fifo_used_s1
   {
      datum baseAddress
      {
         value = "16781712";
         type = "String";
      }
   }
   element cpu.jtag_debug_module
   {
      datum baseAddress
      {
         value = "16779264";
         type = "String";
      }
   }
   element jtag_uart
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element key
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element keyboard_keys
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element lfsr_clk_interrupt_gen
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element lfsr_val
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element modulation_selector
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element mouse_pos
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element audio.out_data_audio_s1
   {
      datum baseAddress
      {
         value = "16781696";
         type = "String";
      }
   }
   element audio.out_pause_s1
   {
      datum baseAddress
      {
         value = "16781680";
         type = "String";
      }
   }
   element audio.out_stop_s1
   {
      datum baseAddress
      {
         value = "16781664";
         type = "String";
      }
   }
   element signal_selector.s1
   {
      datum baseAddress
      {
         value = "16781632";
         type = "String";
      }
   }
   element dds_increment.s1
   {
      datum baseAddress
      {
         value = "16781472";
         type = "String";
      }
   }
   element key.s1
   {
      datum baseAddress
      {
         value = "16781648";
         type = "String";
      }
   }
   element audio_sel.s1
   {
      datum baseAddress
      {
         value = "16781552";
         type = "String";
      }
   }
   element div_freq.s1
   {
      datum baseAddress
      {
         value = "16781568";
         type = "String";
      }
   }
   element keyboard_keys.s1
   {
      datum baseAddress
      {
         value = "16781600";
         type = "String";
      }
   }
   element modulation_selector.s1
   {
      datum baseAddress
      {
         value = "16781616";
         type = "String";
      }
   }
   element lfsr_val.s1
   {
      datum baseAddress
      {
         value = "16781488";
         type = "String";
      }
   }
   element mouse_pos.s1
   {
      datum baseAddress
      {
         value = "16781584";
         type = "String";
      }
   }
   element timer.s1
   {
      datum baseAddress
      {
         value = "16781440";
         type = "String";
      }
   }
   element sdram.s1
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "8388608";
         type = "String";
      }
   }
   element lfsr_clk_interrupt_gen.s1
   {
      datum baseAddress
      {
         value = "16781504";
         type = "String";
      }
   }
   element sdram
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element signal_selector
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element sysid_qsys
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element timer
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element vga.to_nios_2_datamaster
   {
      datum baseAddress
      {
         value = "16781312";
         type = "String";
      }
   }
   element vga
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element vga_clk_bridge_out
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element audio.wrclk_s1
   {
      datum baseAddress
      {
         value = "16781536";
         type = "String";
      }
   }
   element audio.wrreq_s1
   {
      datum baseAddress
      {
         value = "16781520";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="AUTO" />
 <parameter name="device" value="EP2C35F672C6" />
 <parameter name="deviceFamily" value="Cyclone II" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="3" />
 <parameter name="projectName">dds_and_nios_lab.qpf</parameter>
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1512095411724" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="audio2fifo_0_data_divfrec"
   internal="audio.data_divfrec"
   type="conduit"
   dir="end" />
 <interface
   name="audio2fifo_0_empty"
   internal="audio.empty"
   type="conduit"
   dir="end" />
 <interface
   name="audio2fifo_0_fifo_full"
   internal="audio.fifo_full"
   type="conduit"
   dir="end" />
 <interface
   name="audio2fifo_0_fifo_used"
   internal="audio.fifo_used"
   type="conduit"
   dir="end" />
 <interface
   name="audio2fifo_0_out_data_audio"
   internal="audio.out_data_audio"
   type="conduit"
   dir="end" />
 <interface
   name="audio2fifo_0_out_pause"
   internal="audio.out_pause"
   type="conduit"
   dir="end" />
 <interface
   name="audio2fifo_0_out_stop"
   internal="audio.out_stop"
   type="conduit"
   dir="end" />
 <interface
   name="audio2fifo_0_wrclk"
   internal="audio.wrclk"
   type="conduit"
   dir="end" />
 <interface
   name="audio2fifo_0_wrreq"
   internal="audio.wrreq"
   type="conduit"
   dir="end" />
 <interface
   name="audio_sel"
   internal="audio_sel.external_connection"
   type="conduit"
   dir="end" />
 <interface name="clk" internal="clk_50.clk_in" type="clock" dir="end" />
 <interface
   name="div_freq"
   internal="div_freq.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="key_external_connection"
   internal="key.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="keyboard_keys"
   internal="keyboard_keys.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="modulation_selector"
   internal="modulation_selector.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="mouse_pos"
   internal="mouse_pos.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_50.clk_in_reset" type="reset" dir="end" />
 <interface name="reset_0" internal="vga.clk_125m_reset" />
 <interface name="sdram_wire" internal="sdram.wire" type="conduit" dir="end" />
 <interface
   name="signal_selector"
   internal="signal_selector.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="vga_alt_vip_itc_0_clocked_video"
   internal="vga.alt_vip_itc_0_clocked_video"
   type="conduit"
   dir="end" />
 <interface
   name="vga_vga_clk"
   internal="vga_clk_bridge_out.out_clk"
   type="clock"
   dir="start" />
 <interface name="vga_areset" internal="vga.areset" />
 <interface name="vga_locked" internal="vga.locked" />
 <interface name="clk_25_in" internal="clk_25_in.in_clk" type="clock" dir="end" />
 <interface name="clk_40_in" internal="clk_40_in.in_clk" type="clock" dir="end" />
 <interface
   name="cpu_clk_for_sdram"
   internal="cpu_clk_for_sdram.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="lfsr_clk_interrupt_gen"
   internal="lfsr_clk_interrupt_gen.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="lfsr_val"
   internal="lfsr_val.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="dds_increment"
   internal="dds_increment.external_connection"
   type="conduit"
   dir="end" />
 <module kind="audio2fifo" version="1.0" enabled="1" name="audio">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_audio" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="audio_sel">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="13.0"
   enabled="1"
   name="clk_25_in">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="25000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module kind="clock_source" version="13.0" enabled="1" name="clk_50">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="1" name="cpu">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="true" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="true" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="5760032" />
  <parameter name="cpuID" value="291" />
  <parameter name="cpuID_stored" value="291" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="sdram.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="sdram.s1" />
  <parameter name="breakSlave">cpu.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Fast" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="0" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="25" />
  <parameter name="dataAddrWidth" value="25" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='sdram.s1' start='0x800000' end='0x1000000' /><slave name='cpu.jtag_debug_module' start='0x1000800' end='0x1001000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='sdram.s1' start='0x800000' end='0x1000000' /><slave name='cpu.jtag_debug_module' start='0x1000800' end='0x1001000' /><slave name='vga_alt_vip_vfr_0.avalon_slave' start='0x1001000' end='0x1001080' /><slave name='timer.s1' start='0x1001080' end='0x10010A0' /><slave name='dds_increment.s1' start='0x10010A0' end='0x10010B0' /><slave name='lfsr_val.s1' start='0x10010B0' end='0x10010C0' /><slave name='lfsr_clk_interrupt_gen.s1' start='0x10010C0' end='0x10010D0' /><slave name='audio_WRREQ.s1' start='0x10010D0' end='0x10010E0' /><slave name='audio_WRCLK.s1' start='0x10010E0' end='0x10010F0' /><slave name='audio_sel.s1' start='0x10010F0' end='0x1001100' /><slave name='div_freq.s1' start='0x1001100' end='0x1001110' /><slave name='mouse_pos.s1' start='0x1001110' end='0x1001120' /><slave name='keyboard_keys.s1' start='0x1001120' end='0x1001130' /><slave name='modulation_selector.s1' start='0x1001130' end='0x1001140' /><slave name='signal_selector.s1' start='0x1001140' end='0x1001150' /><slave name='key.s1' start='0x1001150' end='0x1001160' /><slave name='audio_OUT_STOP.s1' start='0x1001160' end='0x1001170' /><slave name='audio_OUT_PAUSE.s1' start='0x1001170' end='0x1001180' /><slave name='audio_OUT_DATA_AUDIO.s1' start='0x1001180' end='0x1001190' /><slave name='audio_fifo_used.s1' start='0x1001190' end='0x10011A0' /><slave name='audio_FIFO_FULL.s1' start='0x10011A0' end='0x10011B0' /><slave name='audio_EMPTY.s1' start='0x10011B0' end='0x10011C0' /><slave name='audio_DATA_FREGEN.s1' start='0x10011C0' end='0x10011D0' /><slave name='sysid_qsys.control_slave' start='0x10011D0' end='0x10011D8' /><slave name='jtag_uart.avalon_jtag_slave' start='0x10011D8' end='0x10011E0' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="div_freq">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="1"
   name="jtag_uart">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_avalon_pio" version="13.0.1.99.2" enabled="1" name="key">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="15" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="keyboard_keys">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="25000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="modulation_selector">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="mouse_pos">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="40000000" />
 </module>
 <module
   kind="altera_avalon_new_sdram_controller"
   version="13.0.1.99.2"
   enabled="1"
   name="sdram">
  <parameter name="TAC" value="5.5" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="TRP" value="20.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="casLatency" value="3" />
  <parameter name="columnWidth" value="8" />
  <parameter name="dataWidth" value="16" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="model">single_Micron_MT48LC4M32B2_7_chip</parameter>
  <parameter name="numberOfBanks" value="4" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="rowWidth" value="12" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="registerDataIn" value="true" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="componentName" value="$${FILENAME}_sdram" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="signal_selector">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="13.0"
   enabled="1"
   name="sysid_qsys">
  <parameter name="id" value="1110" />
  <parameter name="timestamp" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
 </module>
 <module
   kind="altera_avalon_timer"
   version="13.0.1.99.2"
   enabled="1"
   name="timer">
  <parameter name="alwaysRun" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="systemFrequency" value="50000000" />
 </module>
 <module kind="vga_interface" version="1.0" enabled="1" name="vga">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_vga" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_DEVICE" value="EP2C35F672C6" />
  <parameter name="AUTO_NIOS_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_NIOS_CLK_CLOCK_DOMAIN" value="4" />
  <parameter name="AUTO_NIOS_CLK_RESET_DOMAIN" value="4" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="13.0"
   enabled="1"
   name="vga_clk_bridge_out">
  <parameter name="DERIVED_CLOCK_RATE" value="40000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="0" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="2" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="13.0"
   enabled="1"
   name="clk_40_in">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="40000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="13.0"
   enabled="1"
   name="cpu_clk_for_sdram">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="125000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="lfsr_clk_interrupt_gen">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="lfsr_val">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="dds_increment">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="jtag_uart.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010011d8" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="sysid_qsys.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010011d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.data_fregen_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010011c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.empty_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010011b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.fifo_full_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010011a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.fifo_used_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001190" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01000800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.out_data_audio_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.out_pause_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001170" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.out_stop_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="13.0" start="cpu.data_master" end="timer.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="avalon" version="13.0" start="cpu.data_master" end="key.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001150" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="signal_selector.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="modulation_selector.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001130" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="keyboard_keys.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="mouse_pos.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001110" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="div_freq.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio_sel.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010010f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="vga.to_nios_2_datamaster">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01001000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.wrclk_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010010e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="audio.wrreq_s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010010d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.instruction_master"
   end="cpu.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x01000800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk_50.clk" end="timer.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="jtag_uart.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="clk_50.clk"
   end="signal_selector.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="clk_50.clk"
   end="modulation_selector.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="div_freq.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="audio_sel.clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="key.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="vga_clk_bridge_out.out_clk_1"
   end="mouse_pos.clk" />
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu.d_irq"
   end="vga.alt_vip_vfr_0_interrupt_sender">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="interrupt" version="13.0" start="cpu.d_irq" end="jtag_uart.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection kind="interrupt" version="13.0" start="cpu.d_irq" end="timer.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection kind="interrupt" version="13.0" start="cpu.d_irq" end="key.irq">
  <parameter name="irqNumber" value="3" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="vga.nios_clk_reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="timer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="sysid_qsys.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="jtag_uart.reset" />
 <connection kind="reset" version="13.0" start="clk_50.clk_reset" end="key.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="sdram.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="audio.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="signal_selector.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="modulation_selector.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="keyboard_keys.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="mouse_pos.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="div_freq.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="audio_sel.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="cpu.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="cpu.jtag_debug_module_reset"
   end="cpu.reset_n" />
 <connection
   kind="clock"
   version="13.0"
   start="clk_25_in.out_clk"
   end="keyboard_keys.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="clk_40_in.out_clk"
   end="vga_clk_bridge_out.in_clk" />
 <connection
   kind="clock"
   version="13.0"
   start="cpu_clk_for_sdram.out_clk"
   end="sdram.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="cpu_clk_for_sdram.out_clk"
   end="vga.nios_clk" />
 <connection kind="clock" version="13.0" start="clk_50.clk" end="sysid_qsys.clk" />
 <connection kind="avalon" version="13.0" start="vga.to_sdram" end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk_50.clk" end="cpu.clk" />
 <connection kind="avalon" version="13.0" start="cpu.data_master" end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.instruction_master"
   end="sdram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00800000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk_50.clk" end="audio.clk" />
 <connection
   kind="clock"
   version="13.0"
   start="clk_50.clk"
   end="lfsr_clk_interrupt_gen.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="lfsr_clk_interrupt_gen.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="lfsr_clk_interrupt_gen.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010010c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="clk_50.clk" end="lfsr_val.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="lfsr_val.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="lfsr_val.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010010b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="cpu.d_irq"
   end="lfsr_clk_interrupt_gen.irq">
  <parameter name="irqNumber" value="4" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="clk_50.clk"
   end="dds_increment.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="clk_50.clk_reset"
   end="dds_increment.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="cpu.data_master"
   end="dds_increment.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x010010a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="AUTO" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="3" />
</system>
