DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
]
instances [
(Instance
name "glbl_reset_gen"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_reset_sync"
elements [
(GiElement
name "INITIALISE"
type "bit_vector(1 downto 0)"
value "\"11\""
)
]
mwi 0
uid 495,0
)
(Instance
name "axi_lite_reset_gen"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_reset_sync"
elements [
(GiElement
name "INITIALISE"
type "bit_vector(1 downto 0)"
value "\"11\""
)
]
mwi 0
uid 547,0
)
(Instance
name "gtx_reset_gen"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_reset_sync"
elements [
(GiElement
name "INITIALISE"
type "bit_vector(1 downto 0)"
value "\"11\""
)
]
mwi 0
uid 651,0
)
(Instance
name "rx_stats_sync"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_sync_block"
elements [
(GiElement
name "INITIALISE"
type "bit_vector(1 downto 0)"
value "\"00\""
)
]
mwi 0
uid 715,0
)
(Instance
name "config_vector_controller"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_config_vector_sm"
elements [
]
mwi 0
uid 778,0
)
(Instance
name "trimac_fifo_block"
duLibraryName "atlys"
duName "cg_eth_1gmac_gmii_axi_fifo_block"
elements [
]
mwi 0
uid 1006,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 2793,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 4391,0
)
(Instance
name "U_7"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 4509,0
)
(Instance
name "U_8"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 4610,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 4629,0
)
(Instance
name "U_11"
duLibraryName "moduleware"
duName "or"
elements [
]
mwi 1
uid 4883,0
)
(Instance
name "Urxpktfifo"
duLibraryName "locallink"
duName "ll_pkt_fifo_axi8_16"
elements [
]
mwi 0
uid 7104,0
)
(Instance
name "Utxpktfifo"
duLibraryName "locallink"
duName "ll_pkt_fifo_16_axi8"
elements [
]
mwi 0
uid 7380,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7560,0
)
(Instance
name "U_13"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7588,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7616,0
)
(Instance
name "U_15"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7644,0
)
(Instance
name "Ullsmake"
duLibraryName "locallink"
duName "lls_make"
elements [
]
mwi 0
uid 7907,0
)
(Instance
name "Ubuffrxclk1"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7936,0
)
(Instance
name "Ullsbreak"
duLibraryName "locallink"
duName "lls_break"
elements [
]
mwi 0
uid 7976,0
)
(Instance
name "U_10"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8011,0
)
(Instance
name "Unetrxpktfmt"
duLibraryName "hsio"
duName "net_rx_pktfmt16"
elements [
(GiElement
name "BYTESWAP"
type "integer"
value "0"
)
]
mwi 0
uid 8251,0
)
(Instance
name "Utx_pkt_fmt"
duLibraryName "hsio"
duName "net_tx_pktfmt16"
elements [
]
mwi 0
uid 8260,0
)
]
embeddedInstances [
(EmbeddedInstance
name "gen_vector_reset"
number "5"
)
(EmbeddedInstance
name "gen_fifo_reset"
number "9"
)
(EmbeddedInstance
name "gen_phy_reset"
number "10"
)
(EmbeddedInstance
name "capture_rx_stats"
number "12"
)
(EmbeddedInstance
name "gen_shift_rx"
number "14"
)
(EmbeddedInstance
name "gen_shift_tx"
number "16"
)
(EmbeddedInstance
name "gen_shift_pause"
number "18"
)
(EmbeddedInstance
name "grab_pause"
number "19"
)
(EmbeddedInstance
name "eb8"
number "20"
)
]
libraryRefs [
"ieee"
"utils"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/net_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/net_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/net_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/net_top"
)
(vvPair
variable "date"
value "08/14/14"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "net_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "08/14/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "21:52:16"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc189.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "atlys"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../atlys/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../atlys/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../atlys/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../atlys/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "net_top"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/net_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/net_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "21:52:41"
)
(vvPair
variable "unit"
value "net_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 2023,0
optionalChildren [
*1 (Net
uid 9,0
lang 2
decl (Decl
n "gtx_clk_bufg"
t "std_logic"
prec "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks"
preAdd 0
o 27
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,75375,48800,87375"
st "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks
signal gtx_clk_bufg            : std_logic"
)
)
*2 (Net
uid 15,0
lang 2
decl (Decl
n "rx_mac_aclk"
t "std_logic"
o 28
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,87375,34900,88575"
st "signal rx_mac_aclk             : std_logic"
)
)
*3 (Net
uid 17,0
lang 2
decl (Decl
n "tx_mac_aclk"
t "std_logic"
o 29
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,88575,34900,89775"
st "signal tx_mac_aclk             : std_logic"
)
)
*4 (Net
uid 21,0
lang 2
decl (Decl
n "vector_reset_int"
t "std_logic"
prec "-- resets (and reset generation)"
preAdd 0
o 30
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,89775,35400,92175"
st "-- resets (and reset generation)
signal vector_reset_int        : std_logic"
)
)
*5 (Net
uid 25,0
lang 2
decl (Decl
n "vector_resetn"
t "std_logic"
o 32
suid 9,0
i "'0'"
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,92175,43200,93375"
st "signal vector_resetn           : std_logic                    := '0'"
)
)
*6 (Net
uid 43,0
lang 2
decl (Decl
n "rx_reset"
t "std_logic"
o 35
suid 18,0
)
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,99375,34000,100575"
st "signal rx_reset                : std_logic"
)
)
*7 (Net
uid 45,0
lang 2
decl (Decl
n "tx_reset"
t "std_logic"
o 36
suid 19,0
)
declText (MLText
uid 46,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,100575,34000,101775"
st "signal tx_reset                : std_logic"
)
)
*8 (Net
uid 47,0
lang 2
decl (Decl
n "dcm_locked"
t "std_logic"
o 37
suid 20,0
)
declText (MLText
uid 48,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,101775,34900,102975"
st "signal dcm_locked              : std_logic"
)
)
*9 (Net
uid 49,0
lang 2
decl (Decl
n "glbl_rst_int"
t "std_logic"
o 38
suid 21,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,102975,34200,104175"
st "signal glbl_rst_int            : std_logic"
)
)
*10 (Net
uid 53,0
lang 2
decl (Decl
n "glbl_rst_intn"
t "std_logic"
o 39
suid 23,0
)
declText (MLText
uid 54,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,104175,34500,105375"
st "signal glbl_rst_intn           : std_logic"
)
)
*11 (Net
uid 59,0
lang 2
decl (Decl
n "rx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
o 40
suid 26,0
)
declText (MLText
uid 60,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,108975,45500,110175"
st "signal rx_axis_fifo_tdata      : std_logic_vector(7 downto 0)"
)
)
*12 (Net
uid 61,0
lang 2
decl (Decl
n "rx_axis_fifo_tvalid"
t "std_logic"
o 41
suid 27,0
)
declText (MLText
uid 62,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,110175,35500,111375"
st "signal rx_axis_fifo_tvalid     : std_logic"
)
)
*13 (Net
uid 63,0
lang 2
decl (Decl
n "rx_axis_fifo_tlast"
t "std_logic"
o 42
suid 28,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,111375,35300,112575"
st "signal rx_axis_fifo_tlast      : std_logic"
)
)
*14 (Net
uid 65,0
lang 2
decl (Decl
n "rx_axis_fifo_tready"
t "std_logic"
o 43
suid 29,0
)
declText (MLText
uid 66,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,112575,35900,113775"
st "signal rx_axis_fifo_tready     : std_logic"
)
)
*15 (Net
uid 71,0
lang 2
decl (Decl
n "tx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
o 44
suid 32,0
)
declText (MLText
uid 72,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,117375,45500,118575"
st "signal tx_axis_fifo_tdata      : std_logic_vector(7 downto 0)"
)
)
*16 (Net
uid 73,0
lang 2
decl (Decl
n "tx_axis_fifo_tvalid"
t "std_logic"
o 45
suid 33,0
)
declText (MLText
uid 74,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,118575,35500,119775"
st "signal tx_axis_fifo_tvalid     : std_logic"
)
)
*17 (Net
uid 75,0
lang 2
decl (Decl
n "tx_axis_fifo_tlast"
t "std_logic"
o 46
suid 34,0
)
declText (MLText
uid 76,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,119775,35300,120975"
st "signal tx_axis_fifo_tlast      : std_logic"
)
)
*18 (Net
uid 77,0
lang 2
decl (Decl
n "tx_axis_fifo_tready"
t "std_logic"
o 47
suid 35,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,120975,35900,122175"
st "signal tx_axis_fifo_tready     : std_logic"
)
)
*19 (Net
uid 79,0
lang 2
decl (Decl
n "rx_statistics_valid"
t "std_logic"
prec "-- RX Statistics serialisation signals"
preAdd 0
o 49
suid 36,0
)
declText (MLText
uid 80,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,122175,35200,124575"
st "-- RX Statistics serialisation signals
signal rx_statistics_valid     : std_logic"
)
)
*20 (Net
uid 83,0
lang 2
decl (Decl
n "rx_statistics_vector"
t "std_logic_vector"
b "(27 downto 0)"
o 51
suid 38,0
)
declText (MLText
uid 84,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,124575,46200,125775"
st "signal rx_statistics_vector    : std_logic_vector(27 downto 0)"
)
)
*21 (Net
uid 87,0
lang 2
decl (Decl
n "rx_stats_toggle"
t "std_logic"
o 52
suid 40,0
i "'0'"
)
declText (MLText
uid 88,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,125775,43500,126975"
st "signal rx_stats_toggle         : std_logic                    := '0'"
)
)
*22 (Net
uid 89,0
lang 2
decl (Decl
n "rx_stats_toggle_sync"
t "std_logic"
o 54
suid 41,0
)
declText (MLText
uid 90,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,126975,36600,128175"
st "signal rx_stats_toggle_sync    : std_logic"
)
)
*23 (Net
uid 95,0
lang 2
decl (Decl
n "tx_statistics_valid"
t "std_logic"
prec "-- TX Statistics serialisation signals"
preAdd 0
o 56
suid 44,0
)
declText (MLText
uid 96,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,128175,35200,130575"
st "-- TX Statistics serialisation signals
signal tx_statistics_valid     : std_logic"
)
)
*24 (Net
uid 99,0
lang 2
decl (Decl
n "tx_statistics_vector"
t "std_logic_vector"
b "(31 downto 0)"
o 57
suid 46,0
)
declText (MLText
uid 100,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,130575,46200,131775"
st "signal tx_statistics_vector    : std_logic_vector(31 downto 0)"
)
)
*25 (Net
uid 105,0
lang 2
decl (Decl
n "pause_req"
t "std_logic"
o 58
suid 49,0
)
declText (MLText
uid 106,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,131775,34500,132975"
st "signal pause_req               : std_logic"
)
)
*26 (Net
uid 107,0
lang 2
decl (Decl
n "pause_val"
t "std_logic_vector"
b "(15 downto 0)"
o 59
suid 50,0
)
declText (MLText
uid 108,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,132975,44700,134175"
st "signal pause_val               : std_logic_vector(15 downto 0)"
)
)
*27 (Net
uid 109,0
lang 2
decl (Decl
n "rx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
o 60
suid 51,0
)
declText (MLText
uid 110,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,134175,47300,135375"
st "signal rx_configuration_vector : std_logic_vector(79 downto 0)"
)
)
*28 (Net
uid 111,0
lang 2
decl (Decl
n "tx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
o 61
suid 52,0
)
declText (MLText
uid 112,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,135375,47300,136575"
st "signal tx_configuration_vector : std_logic_vector(79 downto 0)"
)
)
*29 (Net
uid 113,0
lang 2
decl (Decl
n "tx_ifg_delay"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- signal tie offs"
eolc "-- not used in this example"
preAdd 0
o 62
suid 53,0
i "(others => '0')"
)
declText (MLText
uid 114,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,136575,64800,138975"
st "-- signal tie offs
signal tx_ifg_delay            : std_logic_vector(7 downto 0) := (others => '0') -- not used in this example"
)
)
*30 (PortIoIn
uid 129,0
shape (CompositeShape
uid 130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 131,0
sl 0
ro 270
xt "-79000,-18375,-77500,-17625"
)
(Line
uid 132,0
sl 0
ro 270
xt "-77500,-18000,-77000,-18000"
pts [
"-77500,-18000"
"-77000,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 134,0
va (VaSet
isHidden 1
)
xt "-82900,-18500,-80000,-17500"
st "glbl_rst"
ju 2
blo "-80000,-17700"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 135,0
lang 2
decl (Decl
n "glbl_rst"
t "std_logic"
prec "-- asynchronous reset"
preAdd 0
posAdd 0
o 1
suid 61,0
)
declText (MLText
uid 136,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,75375,30700,77775"
st "-- asynchronous reset
glbl_rst                : std_logic"
)
)
*32 (PortIoIn
uid 143,0
shape (CompositeShape
uid 144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 145,0
sl 0
ro 270
xt "-79000,-27375,-77500,-26625"
)
(Line
uid 146,0
sl 0
ro 270
xt "-77500,-27000,-77000,-27000"
pts [
"-77500,-27000"
"-77000,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
isHidden 1
)
xt "-83200,-27500,-80000,-26500"
st "clk125_i"
ju 2
blo "-80000,-26700"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 149,0
lang 2
decl (Decl
n "clk125_i"
t "std_logic"
prec "-- 200MHz clock input from board
--***clk_in_p                      : in  std_logic;
--***clk_in_n                      : in  std_logic;"
eolc "--***"
preAdd 0
posAdd 0
o 2
suid 62,0
)
declText (MLText
uid 150,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,77775,36500,82575"
st "-- 200MHz clock input from board
--***clk_in_p                      : in  std_logic;
--***clk_in_n                      : in  std_logic;
clk125_i                : std_logic --***"
)
)
*34 (PortIoIn
uid 157,0
shape (CompositeShape
uid 158,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 159,0
sl 0
ro 270
xt "-79000,-24375,-77500,-23625"
)
(Line
uid 160,0
sl 0
ro 270
xt "-77500,-24000,-77000,-24000"
pts [
"-77500,-24000"
"-77000,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 161,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
isHidden 1
)
xt "-85600,-24500,-80000,-23500"
st "dcm_locked_i"
ju 2
blo "-80000,-23700"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 163,0
lang 2
decl (Decl
n "dcm_locked_i"
t "std_logic"
eolc "--***"
preAdd 0
posAdd 0
o 3
suid 63,0
)
declText (MLText
uid 164,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,82575,34500,83775"
st "dcm_locked_i            : std_logic --***"
)
)
*36 (PortIoOut
uid 171,0
shape (CompositeShape
uid 172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 173,0
sl 0
ro 90
xt "-1000,48625,500,49375"
)
(Line
uid 174,0
sl 0
ro 90
xt "500,49000,1000,49000"
pts [
"1000,49000"
"500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 175,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
)
xt "-6700,48500,-2000,49500"
st "phy_resetn"
ju 2
blo "-2000,49300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 177,0
lang 2
decl (Decl
n "phy_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 64,0
)
declText (MLText
uid 178,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,83775,31800,84975"
st "phy_resetn              : std_logic"
)
)
*38 (PortIoOut
uid 185,0
shape (CompositeShape
uid 186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 187,0
sl 0
ro 90
xt "2000,42625,3500,43375"
)
(Line
uid 188,0
sl 0
ro 90
xt "3500,43000,4000,43000"
pts [
"4000,43000"
"3500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 189,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 190,0
va (VaSet
isHidden 1
)
xt "-2300,42500,1000,43500"
st "gmii_txd"
ju 2
blo "1000,43300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 191,0
lang 2
decl (Decl
n "gmii_txd"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface
-----------------"
preAdd 0
o 5
suid 65,0
)
declText (MLText
uid 192,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,84975,41000,88575"
st "-- GMII Interface
-----------------
gmii_txd                : std_logic_vector(7 downto 0)"
)
)
*40 (PortIoOut
uid 199,0
shape (CompositeShape
uid 200,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 201,0
sl 0
ro 90
xt "2000,43625,3500,44375"
)
(Line
uid 202,0
sl 0
ro 90
xt "3500,44000,4000,44000"
pts [
"4000,44000"
"3500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 203,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
isHidden 1
)
xt "-3700,43500,1000,44500"
st "gmii_tx_en"
ju 2
blo "1000,44300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 205,0
lang 2
decl (Decl
n "gmii_tx_en"
t "std_logic"
o 6
suid 66,0
)
declText (MLText
uid 206,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,88575,31700,89775"
st "gmii_tx_en              : std_logic"
)
)
*42 (PortIoOut
uid 213,0
shape (CompositeShape
uid 214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 215,0
sl 0
ro 90
xt "2000,44625,3500,45375"
)
(Line
uid 216,0
sl 0
ro 90
xt "3500,45000,4000,45000"
pts [
"4000,45000"
"3500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 217,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
isHidden 1
)
xt "-3500,44500,1000,45500"
st "gmii_tx_er"
ju 2
blo "1000,45300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 219,0
lang 2
decl (Decl
n "gmii_tx_er"
t "std_logic"
o 7
suid 67,0
)
declText (MLText
uid 220,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,89775,31500,90975"
st "gmii_tx_er              : std_logic"
)
)
*44 (PortIoOut
uid 227,0
shape (CompositeShape
uid 228,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 229,0
sl 0
ro 90
xt "2000,45625,3500,46375"
)
(Line
uid 230,0
sl 0
ro 90
xt "3500,46000,4000,46000"
pts [
"4000,46000"
"3500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 231,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
isHidden 1
)
xt "-3800,45500,1000,46500"
st "gmii_tx_clk"
ju 2
blo "1000,46300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 233,0
lang 2
decl (Decl
n "gmii_tx_clk"
t "std_logic"
o 8
suid 68,0
)
declText (MLText
uid 234,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,90975,31500,92175"
st "gmii_tx_clk             : std_logic"
)
)
*46 (PortIoIn
uid 241,0
shape (CompositeShape
uid 242,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 243,0
sl 0
ro 270
xt "2000,40625,3500,41375"
)
(Line
uid 244,0
sl 0
ro 270
xt "3500,41000,4000,41000"
pts [
"3500,41000"
"4000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 245,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
isHidden 1
)
xt "-2300,40500,1000,41500"
st "gmii_rxd"
ju 2
blo "1000,41300"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 247,0
lang 2
decl (Decl
n "gmii_rxd"
t "std_logic_vector"
b "(7 downto 0)"
o 9
suid 69,0
)
declText (MLText
uid 248,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,92175,41000,93375"
st "gmii_rxd                : std_logic_vector(7 downto 0)"
)
)
*48 (PortIoIn
uid 255,0
shape (CompositeShape
uid 256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 257,0
sl 0
ro 270
xt "2000,39625,3500,40375"
)
(Line
uid 258,0
sl 0
ro 270
xt "3500,40000,4000,40000"
pts [
"3500,40000"
"4000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 259,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
isHidden 1
)
xt "-3800,39500,1000,40500"
st "gmii_rx_dv"
ju 2
blo "1000,40300"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 261,0
lang 2
decl (Decl
n "gmii_rx_dv"
t "std_logic"
o 10
suid 70,0
)
declText (MLText
uid 262,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,93375,31800,94575"
st "gmii_rx_dv              : std_logic"
)
)
*50 (PortIoIn
uid 269,0
shape (CompositeShape
uid 270,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 271,0
sl 0
ro 270
xt "2000,38625,3500,39375"
)
(Line
uid 272,0
sl 0
ro 270
xt "3500,39000,4000,39000"
pts [
"3500,39000"
"4000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 273,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 274,0
va (VaSet
isHidden 1
)
xt "-3500,38500,1000,39500"
st "gmii_rx_er"
ju 2
blo "1000,39300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 275,0
lang 2
decl (Decl
n "gmii_rx_er"
t "std_logic"
o 11
suid 71,0
)
declText (MLText
uid 276,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,94575,31500,95775"
st "gmii_rx_er              : std_logic"
)
)
*52 (PortIoIn
uid 283,0
shape (CompositeShape
uid 284,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 285,0
sl 0
ro 270
xt "2000,37625,3500,38375"
)
(Line
uid 286,0
sl 0
ro 270
xt "3500,38000,4000,38000"
pts [
"3500,38000"
"4000,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 287,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
isHidden 1
)
xt "-3800,37500,1000,38500"
st "gmii_rx_clk"
ju 2
blo "1000,38300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 289,0
lang 2
decl (Decl
n "gmii_rx_clk"
t "std_logic"
o 12
suid 72,0
)
declText (MLText
uid 290,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,95775,31500,96975"
st "gmii_rx_clk             : std_logic"
)
)
*54 (PortIoIn
uid 297,0
shape (CompositeShape
uid 298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 299,0
sl 0
ro 270
xt "2000,36625,3500,37375"
)
(Line
uid 300,0
sl 0
ro 270
xt "3500,37000,4000,37000"
pts [
"3500,37000"
"4000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 301,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 302,0
va (VaSet
isHidden 1
)
xt "-2100,36500,1000,37500"
st "gmii_col"
ju 2
blo "1000,37300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 303,0
lang 2
decl (Decl
n "gmii_col"
t "std_logic"
o 13
suid 73,0
)
declText (MLText
uid 304,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,96975,30900,98175"
st "gmii_col                : std_logic"
)
)
*56 (PortIoIn
uid 311,0
shape (CompositeShape
uid 312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 313,0
sl 0
ro 270
xt "2000,35625,3500,36375"
)
(Line
uid 314,0
sl 0
ro 270
xt "3500,36000,4000,36000"
pts [
"3500,36000"
"4000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 315,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
isHidden 1
)
xt "-2100,35500,1000,36500"
st "gmii_crs"
ju 2
blo "1000,36300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 317,0
lang 2
decl (Decl
n "gmii_crs"
t "std_logic"
posAdd 0
o 14
suid 74,0
)
declText (MLText
uid 318,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,98175,31000,99375"
st "gmii_crs                : std_logic"
)
)
*58 (PortIoOut
uid 325,0
shape (CompositeShape
uid 326,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 327,0
sl 0
ro 270
xt "99500,-30375,101000,-29625"
)
(Line
uid 328,0
sl 0
ro 270
xt "99000,-30000,99500,-30000"
pts [
"99000,-30000"
"99500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 329,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
isHidden 1
)
xt "102000,-30500,108000,-29500"
st "tx_statistics_s"
blo "102000,-29700"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 331,0
lang 2
decl (Decl
n "tx_statistics_s"
t "std_logic"
prec "-- Serialised statistics vectors
--------------------------------"
preAdd 0
o 15
suid 75,0
)
declText (MLText
uid 332,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,99375,31900,102975"
st "-- Serialised statistics vectors
--------------------------------
tx_statistics_s         : std_logic"
)
)
*60 (PortIoOut
uid 339,0
shape (CompositeShape
uid 340,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 341,0
sl 0
ro 270
xt "98500,-56375,100000,-55625"
)
(Line
uid 342,0
sl 0
ro 270
xt "98000,-56000,98500,-56000"
pts [
"98000,-56000"
"98500,-56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 343,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
isHidden 1
)
xt "101000,-56500,107000,-55500"
st "rx_statistics_s"
blo "101000,-55700"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 345,0
lang 2
decl (Decl
n "rx_statistics_s"
t "std_logic"
posAdd 0
o 16
suid 76,0
)
declText (MLText
uid 346,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,102975,31900,104175"
st "rx_statistics_s         : std_logic"
)
)
*62 (PortIoIn
uid 353,0
shape (CompositeShape
uid 354,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 355,0
sl 0
ro 270
xt "-58000,16625,-56500,17375"
)
(Line
uid 356,0
sl 0
ro 270
xt "-56500,17000,-56000,17000"
pts [
"-56500,17000"
"-56000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 357,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
isHidden 1
)
xt "-64200,16500,-59000,17500"
st "pause_req_s"
ju 2
blo "-59000,17300"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 359,0
lang 2
decl (Decl
n "pause_req_s"
t "std_logic"
prec "-- Serialised Pause interface controls
--------------------------------------"
preAdd 0
posAdd 0
o 17
suid 77,0
)
declText (MLText
uid 360,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,104175,34400,107775"
st "-- Serialised Pause interface controls
--------------------------------------
pause_req_s             : std_logic"
)
)
*64 (SaComponent
uid 495,0
optionalChildren [
*65 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60750,-18375,-60000,-17625"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "-59000,-18500,-56000,-17500"
st "reset_in"
blo "-59000,-17700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_in"
t "std_logic"
eolc "-- Active high asynchronous reset"
preAdd 0
posAdd 0
o 1
)
)
)
*66 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60750,-19375,-60000,-18625"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
)
xt "-59000,-19500,-56600,-18500"
st "enable"
blo "-59000,-18700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*67 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-60750,-20375,-60000,-19625"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
)
xt "-59000,-20500,-58000,-19500"
st "clk"
blo "-59000,-19700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 3
)
)
)
*68 (CptPort
uid 516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-51000,-20375,-50250,-19625"
)
tg (CPTG
uid 518,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 519,0
va (VaSet
)
xt "-55500,-20500,-52000,-19500"
st "reset_out"
ju 2
blo "-52000,-19700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_out"
t "std_logic"
eolc "-- \"Synchronised\" reset signal"
preAdd 0
posAdd 0
o 4
)
)
)
*69 (CommentText
uid 544,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 545,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-60000,-21000,-45000,-17000"
)
oxt "54000,60000,69000,64000"
text (MLText
uid 546,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-59800,-20800,-53200,-18400"
st "
---------------
 global reset

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 496,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-60000,-21000,-51000,-17000"
)
oxt "54000,60000,63000,64000"
ttg (MlTextGroup
uid 497,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 498,0
va (VaSet
font "helvetica,8,1"
)
xt "-63100,-17000,-61100,-16000"
st "atlys"
blo "-63100,-16200"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 499,0
va (VaSet
font "helvetica,8,1"
)
xt "-63100,-16000,-47900,-15000"
st "cg_eth_1gmac_gmii_axi_reset_sync"
blo "-63100,-15200"
tm "CptNameMgr"
)
*72 (Text
uid 500,0
va (VaSet
font "helvetica,8,1"
)
xt "-63100,-15000,-56600,-14000"
st "glbl_reset_gen"
blo "-63100,-14200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 501,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 502,0
text (MLText
uid 503,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-70600,-19500,-45600,-18700"
st "INITIALISE = \"11\"    ( bit_vector(1 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "INITIALISE"
type "bit_vector(1 downto 0)"
value "\"11\""
)
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*73 (SaComponent
uid 547,0
optionalChildren [
*74 (CptPort
uid 556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85750,35625,-85000,36375"
)
tg (CPTG
uid 558,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "-84000,35500,-81000,36500"
st "reset_in"
blo "-84000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_in"
t "std_logic"
eolc "-- Active high asynchronous reset"
preAdd 0
posAdd 0
o 1
)
)
)
*75 (CptPort
uid 560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85750,34625,-85000,35375"
)
tg (CPTG
uid 562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 563,0
va (VaSet
)
xt "-84000,34500,-81600,35500"
st "enable"
blo "-84000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*76 (CptPort
uid 564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-85750,33625,-85000,34375"
)
tg (CPTG
uid 566,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "-84000,33500,-83000,34500"
st "clk"
blo "-84000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 3
)
)
)
*77 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-76000,33625,-75250,34375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
)
xt "-80500,33500,-77000,34500"
st "reset_out"
ju 2
blo "-77000,34300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_out"
t "std_logic"
eolc "-- \"Synchronised\" reset signal"
preAdd 0
posAdd 0
o 4
)
)
)
*78 (CommentText
uid 596,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 597,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-85000,33000,-70000,37000"
)
oxt "18000,60000,33000,64000"
text (MLText
uid 598,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-84800,33200,-69800,36800"
st "
----------------------------------------------------------------------------
 Generate resets required for the fifo side signals plus axi_lite logic
----------------------------------------------------------------------------
 in each case the async reset is first captured and then synchronised

---------------
 Control vector reset

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 548,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-85000,33000,-76000,37000"
)
oxt "18000,60000,27000,64000"
ttg (MlTextGroup
uid 549,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 550,0
va (VaSet
font "helvetica,8,1"
)
xt "-88100,37000,-86100,38000"
st "atlys"
blo "-88100,37800"
tm "BdLibraryNameMgr"
)
*80 (Text
uid 551,0
va (VaSet
font "helvetica,8,1"
)
xt "-88100,38000,-72900,39000"
st "cg_eth_1gmac_gmii_axi_reset_sync"
blo "-88100,38800"
tm "CptNameMgr"
)
*81 (Text
uid 552,0
va (VaSet
font "helvetica,8,1"
)
xt "-88100,39000,-80000,40000"
st "axi_lite_reset_gen"
blo "-88100,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 553,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 554,0
text (MLText
uid 555,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-95600,34500,-70600,35300"
st "INITIALISE = \"11\"    ( bit_vector(1 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "INITIALISE"
type "bit_vector(1 downto 0)"
value "\"11\""
)
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*82 (SaComponent
uid 651,0
optionalChildren [
*83 (CptPort
uid 660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,63625,54000,64375"
)
tg (CPTG
uid 662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 663,0
va (VaSet
)
xt "55000,63500,58000,64500"
st "reset_in"
blo "55000,64300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset_in"
t "std_logic"
eolc "-- Active high asynchronous reset"
preAdd 0
posAdd 0
o 1
)
)
)
*84 (CptPort
uid 664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,62625,54000,63375"
)
tg (CPTG
uid 666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 667,0
va (VaSet
)
xt "55000,62500,57400,63500"
st "enable"
blo "55000,63300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*85 (CptPort
uid 668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,61625,54000,62375"
)
tg (CPTG
uid 670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 671,0
va (VaSet
)
xt "55000,61500,56000,62500"
st "clk"
blo "55000,62300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 3
)
)
)
*86 (CptPort
uid 672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63000,61625,63750,62375"
)
tg (CPTG
uid 674,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 675,0
va (VaSet
)
xt "58500,61500,62000,62500"
st "reset_out"
ju 2
blo "62000,62300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_out"
t "std_logic"
eolc "-- \"Synchronised\" reset signal"
preAdd 0
posAdd 0
o 4
)
)
)
*87 (CommentText
uid 700,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 701,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "60000,61000,75000,65000"
)
oxt "54000,50000,69000,54000"
text (MLText
uid 702,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "helvetica,10,0"
)
xt "60200,61200,67100,63600"
st "
---------------
 gtx_clk reset

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 652,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,61000,63000,65000"
)
oxt "54000,50000,63000,54000"
ttg (MlTextGroup
uid 653,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 654,0
va (VaSet
font "helvetica,8,1"
)
xt "50900,65000,52900,66000"
st "atlys"
blo "50900,65800"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 655,0
va (VaSet
font "helvetica,8,1"
)
xt "50900,66000,66100,67000"
st "cg_eth_1gmac_gmii_axi_reset_sync"
blo "50900,66800"
tm "CptNameMgr"
)
*90 (Text
uid 656,0
va (VaSet
font "helvetica,8,1"
)
xt "50900,67000,57400,68000"
st "gtx_reset_gen"
blo "50900,67800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 657,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 658,0
text (MLText
uid 659,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "43400,62500,68400,63300"
st "INITIALISE = \"11\"    ( bit_vector(1 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "INITIALISE"
type "bit_vector(1 downto 0)"
value "\"11\""
)
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 715,0
optionalChildren [
*92 (CptPort
uid 724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 725,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,-56375,51000,-55625"
)
tg (CPTG
uid 726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 727,0
va (VaSet
)
xt "52000,-56500,53000,-55500"
st "clk"
blo "52000,-55700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 1
)
)
)
*93 (CptPort
uid 728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50250,-55375,51000,-54625"
)
tg (CPTG
uid 730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 731,0
va (VaSet
)
xt "52000,-55500,54800,-54500"
st "data_in"
blo "52000,-54700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "data_in"
t "std_logic"
eolc "-- Data to be 'synced'"
preAdd 0
posAdd 0
o 2
)
)
)
*94 (CptPort
uid 732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,-56375,59750,-55625"
)
tg (CPTG
uid 734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 735,0
va (VaSet
)
xt "54700,-56500,58000,-55500"
st "data_out"
ju 2
blo "58000,-55700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "data_out"
t "std_logic"
eolc "-- synced data"
preAdd 0
posAdd 0
o 3
)
)
)
]
shape (Rectangle
uid 716,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "51000,-57000,59000,-54000"
)
oxt "84000,51000,92000,54000"
ttg (MlTextGroup
uid 717,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 718,0
va (VaSet
font "helvetica,8,1"
)
xt "47400,-54000,49400,-53000"
st "atlys"
blo "47400,-53200"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 719,0
va (VaSet
font "helvetica,8,1"
)
xt "47400,-53000,62600,-52000"
st "cg_eth_1gmac_gmii_axi_sync_block"
blo "47400,-52200"
tm "CptNameMgr"
)
*97 (Text
uid 720,0
va (VaSet
font "helvetica,8,1"
)
xt "47400,-52000,53800,-51000"
st "rx_stats_sync"
blo "47400,-51200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 721,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 722,0
text (MLText
uid 723,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "40400,-55500,65400,-54700"
st "INITIALISE = \"00\"    ( bit_vector(1 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "INITIALISE"
type "bit_vector(1 downto 0)"
value "\"00\""
)
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*98 (SaComponent
uid 778,0
optionalChildren [
*99 (CptPort
uid 787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33750,31625,-33000,32375"
)
tg (CPTG
uid 789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 790,0
va (VaSet
)
xt "-32000,31500,-29200,32500"
st "gtx_clk"
blo "-32000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gtx_clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*100 (CptPort
uid 791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33750,32625,-33000,33375"
)
tg (CPTG
uid 793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 794,0
va (VaSet
)
xt "-32000,32500,-27400,33500"
st "gtx_resetn"
blo "-32000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gtx_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*101 (CptPort
uid 795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33750,33625,-33000,34375"
)
tg (CPTG
uid 797,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
)
xt "-32000,33500,-27900,34500"
st "mac_speed"
blo "-32000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "mac_speed"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 3
)
)
)
*102 (CptPort
uid 799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-33750,34625,-33000,35375"
)
tg (CPTG
uid 801,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 802,0
va (VaSet
)
xt "-32000,34500,-26300,35500"
st "update_speed"
blo "-32000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "update_speed"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*103 (CptPort
uid 803,0
ps "OnEdgeStrategy"
shape (Triangle
uid 804,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16000,33625,-15250,34375"
)
tg (CPTG
uid 805,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "-26700,33500,-17000,34500"
st "rx_configuration_vector"
ju 2
blo "-17000,34300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
preAdd 0
posAdd 0
o 5
)
)
)
*104 (CptPort
uid 807,0
ps "OnEdgeStrategy"
shape (Triangle
uid 808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-16000,34625,-15250,35375"
)
tg (CPTG
uid 809,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 810,0
va (VaSet
)
xt "-26700,34500,-17000,35500"
st "tx_configuration_vector"
ju 2
blo "-17000,35300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
preAdd 0
posAdd 0
o 6
)
)
)
*105 (CommentText
uid 847,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 848,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-33000,26000,-18000,30000"
)
oxt "14000,28000,29000,32000"
text (MLText
uid 849,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-32800,26200,-17800,29800"
st "
----------------------------------------------------------------------------
 Instantiate the Config vector controller Controller

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 779,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-33000,26000,-16000,36000"
)
oxt "14000,28000,31000,33000"
ttg (MlTextGroup
uid 780,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 781,0
va (VaSet
font "helvetica,8,1"
)
xt "-33400,36000,-31400,37000"
st "atlys"
blo "-33400,36800"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 782,0
va (VaSet
font "helvetica,8,1"
)
xt "-33400,37000,-15600,38000"
st "cg_eth_1gmac_gmii_axi_config_vector_sm"
blo "-33400,37800"
tm "CptNameMgr"
)
*108 (Text
uid 783,0
va (VaSet
font "helvetica,8,1"
)
xt "-33400,38000,-23300,39000"
st "config_vector_controller"
blo "-33400,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 784,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 785,0
text (MLText
uid 786,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-44900,32500,-44900,32500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*109 (SaComponent
uid 1006,0
optionalChildren [
*110 (CptPort
uid 1015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,10625,23000,11375"
)
tg (CPTG
uid 1017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1018,0
va (VaSet
)
xt "24000,10500,26800,11500"
st "gtx_clk"
blo "24000,11300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gtx_clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*111 (CptPort
uid 1019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,11625,23000,12375"
)
tg (CPTG
uid 1021,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1022,0
va (VaSet
)
xt "24000,11500,27400,12500"
st "glbl_rstn"
blo "24000,12300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "glbl_rstn"
t "std_logic"
prec "-- asynchronous reset"
preAdd 0
posAdd 0
o 2
)
)
)
*112 (CptPort
uid 1023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1024,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,30625,43750,31375"
)
tg (CPTG
uid 1025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1026,0
va (VaSet
)
xt "37100,30500,42000,31500"
st "rx_axi_rstn"
ju 2
blo "42000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_axi_rstn"
t "std_logic"
preAdd 0
posAdd 0
o 3
)
)
)
*113 (CptPort
uid 1027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1028,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,43625,43750,44375"
)
tg (CPTG
uid 1029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "37100,43500,42000,44500"
st "tx_axi_rstn"
ju 2
blo "42000,44300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axi_rstn"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*114 (CptPort
uid 1031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,29625,43750,30375"
)
tg (CPTG
uid 1033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1034,0
va (VaSet
)
xt "36900,29500,42000,30500"
st "rx_mac_aclk"
ju 2
blo "42000,30300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_mac_aclk"
t "std_logic"
prec "-- Receiver Statistics Interface
-----------------------------------------"
preAdd 0
posAdd 0
o 5
)
)
)
*115 (CptPort
uid 1035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,28625,43750,29375"
)
tg (CPTG
uid 1037,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1038,0
va (VaSet
)
xt "38900,28500,42000,29500"
st "rx_reset"
ju 2
blo "42000,29300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_reset"
t "std_logic"
preAdd 0
posAdd 0
o 6
)
)
)
*116 (CptPort
uid 1039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,14625,43750,15375"
)
tg (CPTG
uid 1041,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1042,0
va (VaSet
)
xt "34000,14500,42000,15500"
st "rx_statistics_vector"
ju 2
blo "42000,15300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_statistics_vector"
t "std_logic_vector"
b "(27 downto 0)"
preAdd 0
posAdd 0
o 7
)
)
)
*117 (CptPort
uid 1043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,15625,43750,16375"
)
tg (CPTG
uid 1045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1046,0
va (VaSet
)
xt "34600,15500,42000,16500"
st "rx_statistics_valid"
ju 2
blo "42000,16300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_statistics_valid"
t "std_logic"
preAdd 0
posAdd 0
o 8
)
)
)
*118 (CptPort
uid 1047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1048,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,31625,43750,32375"
)
tg (CPTG
uid 1049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
)
xt "36500,31500,42000,32500"
st "rx_fifo_clock"
ju 2
blo "42000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_fifo_clock"
t "std_logic"
prec "-- Receiver (AXI-S) Interface
------------------------------------------"
preAdd 0
posAdd 0
o 9
)
)
)
*119 (CptPort
uid 1051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1052,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,32625,43750,33375"
)
tg (CPTG
uid 1053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1054,0
va (VaSet
)
xt "36100,32500,42000,33500"
st "rx_fifo_resetn"
ju 2
blo "42000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_fifo_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 10
)
)
)
*120 (CptPort
uid 1055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,33625,43750,34375"
)
tg (CPTG
uid 1057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1058,0
va (VaSet
)
xt "34500,33500,42000,34500"
st "rx_axis_fifo_tdata"
ju 2
blo "42000,34300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
)
)
)
*121 (CptPort
uid 1059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,34625,43750,35375"
)
tg (CPTG
uid 1061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1062,0
va (VaSet
)
xt "34300,34500,42000,35500"
st "rx_axis_fifo_tvalid"
ju 2
blo "42000,35300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_axis_fifo_tvalid"
t "std_logic"
preAdd 0
posAdd 0
o 12
)
)
)
*122 (CptPort
uid 1063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1064,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,36625,43750,37375"
)
tg (CPTG
uid 1065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
)
xt "34100,36500,42000,37500"
st "rx_axis_fifo_tready"
ju 2
blo "42000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_axis_fifo_tready"
t "std_logic"
preAdd 0
posAdd 0
o 13
)
)
)
*123 (CptPort
uid 1067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,35625,43750,36375"
)
tg (CPTG
uid 1069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1070,0
va (VaSet
)
xt "34800,35500,42000,36500"
st "rx_axis_fifo_tlast"
ju 2
blo "42000,36300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx_axis_fifo_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 14
)
)
)
*124 (CptPort
uid 1071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,42625,43750,43375"
)
tg (CPTG
uid 1073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1074,0
va (VaSet
)
xt "36900,42500,42000,43500"
st "tx_mac_aclk"
ju 2
blo "42000,43300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_mac_aclk"
t "std_logic"
prec "-- Transmitter Statistics Interface
--------------------------------------------"
preAdd 0
posAdd 0
o 15
)
)
)
*125 (CptPort
uid 1075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,41625,43750,42375"
)
tg (CPTG
uid 1077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1078,0
va (VaSet
)
xt "38900,41500,42000,42500"
st "tx_reset"
ju 2
blo "42000,42300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_reset"
t "std_logic"
preAdd 0
posAdd 0
o 16
)
)
)
*126 (CptPort
uid 1079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,18625,23000,19375"
)
tg (CPTG
uid 1081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1082,0
va (VaSet
)
xt "24000,18500,29200,19500"
st "tx_ifg_delay"
blo "24000,19300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_ifg_delay"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 17
)
)
)
*127 (CptPort
uid 1083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,51625,43750,52375"
)
tg (CPTG
uid 1085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1086,0
va (VaSet
)
xt "34000,51500,42000,52500"
st "tx_statistics_vector"
ju 2
blo "42000,52300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_statistics_vector"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 18
)
)
)
*128 (CptPort
uid 1087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,52625,43750,53375"
)
tg (CPTG
uid 1089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1090,0
va (VaSet
)
xt "34600,52500,42000,53500"
st "tx_statistics_valid"
ju 2
blo "42000,53300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_statistics_valid"
t "std_logic"
preAdd 0
posAdd 0
o 19
)
)
)
*129 (CptPort
uid 1091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1092,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,44625,43750,45375"
)
tg (CPTG
uid 1093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1094,0
va (VaSet
)
xt "36500,44500,42000,45500"
st "tx_fifo_clock"
ju 2
blo "42000,45300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_fifo_clock"
t "std_logic"
prec "-- Transmitter (AXI-S) Interface
---------------------------------------------"
preAdd 0
posAdd 0
o 20
)
)
)
*130 (CptPort
uid 1095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1096,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,45625,43750,46375"
)
tg (CPTG
uid 1097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1098,0
va (VaSet
)
xt "36100,45500,42000,46500"
st "tx_fifo_resetn"
ju 2
blo "42000,46300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_fifo_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 21
)
)
)
*131 (CptPort
uid 1099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1100,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,46625,43750,47375"
)
tg (CPTG
uid 1101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1102,0
va (VaSet
)
xt "34500,46500,42000,47500"
st "tx_axis_fifo_tdata"
ju 2
blo "42000,47300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 22
)
)
)
*132 (CptPort
uid 1103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1104,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,47625,43750,48375"
)
tg (CPTG
uid 1105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1106,0
va (VaSet
)
xt "34300,47500,42000,48500"
st "tx_axis_fifo_tvalid"
ju 2
blo "42000,48300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axis_fifo_tvalid"
t "std_logic"
preAdd 0
posAdd 0
o 23
)
)
)
*133 (CptPort
uid 1107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,49625,43750,50375"
)
tg (CPTG
uid 1109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1110,0
va (VaSet
)
xt "34100,49500,42000,50500"
st "tx_axis_fifo_tready"
ju 2
blo "42000,50300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx_axis_fifo_tready"
t "std_logic"
preAdd 0
posAdd 0
o 24
)
)
)
*134 (CptPort
uid 1111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1112,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43000,48625,43750,49375"
)
tg (CPTG
uid 1113,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1114,0
va (VaSet
)
xt "34800,48500,42000,49500"
st "tx_axis_fifo_tlast"
ju 2
blo "42000,49300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_axis_fifo_tlast"
t "std_logic"
preAdd 0
posAdd 0
o 25
)
)
)
*135 (CptPort
uid 1115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,15625,23000,16375"
)
tg (CPTG
uid 1117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1118,0
va (VaSet
)
xt "24000,15500,27800,16500"
st "pause_req"
blo "24000,16300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pause_req"
t "std_logic"
prec "-- MAC Control Interface
--------------------------"
preAdd 0
posAdd 0
o 26
)
)
)
*136 (CptPort
uid 1119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,16625,23000,17375"
)
tg (CPTG
uid 1121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1122,0
va (VaSet
)
xt "24000,16500,27700,17500"
st "pause_val"
blo "24000,17300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "pause_val"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 27
)
)
)
*137 (CptPort
uid 1123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1124,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,42625,23000,43375"
)
tg (CPTG
uid 1125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1126,0
va (VaSet
)
xt "24000,42500,27300,43500"
st "gmii_txd"
blo "24000,43300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_txd"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface
-------------------"
preAdd 0
posAdd 0
o 28
)
)
)
*138 (CptPort
uid 1127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1128,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,43625,23000,44375"
)
tg (CPTG
uid 1129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1130,0
va (VaSet
)
xt "24000,43500,28700,44500"
st "gmii_tx_en"
blo "24000,44300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_en"
t "std_logic"
preAdd 0
posAdd 0
o 29
)
)
)
*139 (CptPort
uid 1131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1132,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,44625,23000,45375"
)
tg (CPTG
uid 1133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1134,0
va (VaSet
)
xt "24000,44500,28500,45500"
st "gmii_tx_er"
blo "24000,45300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_er"
t "std_logic"
preAdd 0
posAdd 0
o 30
)
)
)
*140 (CptPort
uid 1135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1136,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,45625,23000,46375"
)
tg (CPTG
uid 1137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1138,0
va (VaSet
)
xt "24000,45500,28800,46500"
st "gmii_tx_clk"
blo "24000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_clk"
t "std_logic"
preAdd 0
posAdd 0
o 31
)
)
)
*141 (CptPort
uid 1139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,40625,23000,41375"
)
tg (CPTG
uid 1141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1142,0
va (VaSet
)
xt "24000,40500,27300,41500"
st "gmii_rxd"
blo "24000,41300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rxd"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 32
)
)
)
*142 (CptPort
uid 1143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,39625,23000,40375"
)
tg (CPTG
uid 1145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1146,0
va (VaSet
)
xt "24000,39500,28800,40500"
st "gmii_rx_dv"
blo "24000,40300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_dv"
t "std_logic"
preAdd 0
posAdd 0
o 33
)
)
)
*143 (CptPort
uid 1147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,38625,23000,39375"
)
tg (CPTG
uid 1149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1150,0
va (VaSet
)
xt "24000,38500,28500,39500"
st "gmii_rx_er"
blo "24000,39300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_er"
t "std_logic"
preAdd 0
posAdd 0
o 34
)
)
)
*144 (CptPort
uid 1151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,37625,23000,38375"
)
tg (CPTG
uid 1153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1154,0
va (VaSet
)
xt "24000,37500,28800,38500"
st "gmii_rx_clk"
blo "24000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_rx_clk"
t "std_logic"
preAdd 0
posAdd 0
o 35
)
)
)
*145 (CptPort
uid 1155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,36625,23000,37375"
)
tg (CPTG
uid 1157,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1158,0
va (VaSet
)
xt "24000,36500,27100,37500"
st "gmii_col"
blo "24000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_col"
t "std_logic"
preAdd 0
posAdd 0
o 36
)
)
)
*146 (CptPort
uid 1159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,35625,23000,36375"
)
tg (CPTG
uid 1161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
va (VaSet
)
xt "24000,35500,27100,36500"
st "gmii_crs"
blo "24000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "gmii_crs"
t "std_logic"
preAdd 0
posAdd 0
o 37
)
)
)
*147 (CptPort
uid 1163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,33625,23000,34375"
)
tg (CPTG
uid 1165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1166,0
va (VaSet
)
xt "24000,33500,33700,34500"
st "rx_configuration_vector"
blo "24000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
prec "-- Configuration Vector
-------------------------"
preAdd 0
posAdd 0
o 38
)
)
)
*148 (CptPort
uid 1167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,34625,23000,35375"
)
tg (CPTG
uid 1169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1170,0
va (VaSet
)
xt "24000,34500,33700,35500"
st "tx_configuration_vector"
blo "24000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "tx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
preAdd 0
posAdd 0
o 39
)
)
)
*149 (CommentText
uid 1398,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 1399,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "26000,14000,41000,18000"
)
oxt "48000,18000,63000,22000"
text (MLText
uid 1400,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "helvetica,10,0"
)
xt "26200,14200,41200,17800"
st "
----------------------------------------------------------------------------
 Instantiate the TRIMAC core FIFO Block wrapper
----------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1007,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,10000,43000,55000"
)
oxt "48000,18000,68000,42000"
ttg (MlTextGroup
uid 1008,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
uid 1009,0
va (VaSet
font "helvetica,8,1"
)
xt "28700,10000,30700,11000"
st "atlys"
blo "28700,10800"
tm "BdLibraryNameMgr"
)
*151 (Text
uid 1010,0
va (VaSet
font "helvetica,8,1"
)
xt "28700,11000,43300,12000"
st "cg_eth_1gmac_gmii_axi_fifo_block"
blo "28700,11800"
tm "CptNameMgr"
)
*152 (Text
uid 1011,0
va (VaSet
font "helvetica,8,1"
)
xt "28700,12000,36000,13000"
st "trimac_fifo_block"
blo "28700,12800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1012,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1013,0
text (MLText
uid 1014,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "12700,19500,12700,19500"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*153 (HdlText
uid 1700,0
optionalChildren [
*154 (EmbeddedText
uid 1705,0
commentText (CommentText
uid 1706,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1707,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-71000,38000,-44000,53000"
)
oxt "53000,2000,71000,7000"
text (MLText
uid 1708,0
va (VaSet
font "clean,8,0"
)
xt "-70800,38200,-45300,50200"
st "
-- Create fully synchronous reset in the vector clock domain.
   gen_vector_reset : process (gtx_clk_bufg)
   begin
     if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
       if vector_reset_int = '1' then
         vector_pre_resetn  <= '0';
         vector_resetn      <= '0';
       else
         vector_pre_resetn  <= '1';
         vector_resetn      <= vector_pre_resetn;
       end if;
     end if;
   end process gen_vector_reset;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 15000
visibleWidth 27000
)
)
)
]
shape (Rectangle
uid 1701,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-61000,32000,-50000,38000"
)
oxt "45000,-8000,48000,-5000"
ttg (MlTextGroup
uid 1702,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
uid 1703,0
va (VaSet
)
xt "-60050,32500,-52950,33500"
st "gen_vector_reset"
blo "-60050,33300"
tm "HdlTextNameMgr"
)
*156 (Text
uid 1704,0
va (VaSet
)
xt "-60050,33500,-59550,34500"
st "5"
blo "-60050,34300"
tm "HdlTextNumberMgr"
)
]
)
)
*157 (HdlText
uid 1736,0
optionalChildren [
*158 (EmbeddedText
uid 1741,0
commentText (CommentText
uid 1742,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1743,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "71000,64000,101000,77000"
)
oxt "97000,2000,115000,7000"
text (MLText
uid 1744,0
va (VaSet
font "clean,8,0"
)
xt "71200,64200,101200,76200"
st "
-- Create fully synchronous reset in the fifo clock domain.
   gen_fifo_reset : process (fifo_clk_i)
   begin
     if fifo_clk_i'event and fifo_clk_i = '1' then
       if fifo_clk_reset_int = '1' then
         fifo_pre_resetn   <= '0';
         fifo_resetn       <= '0';
       else
         fifo_pre_resetn   <= '1';
         fifo_resetn       <= fifo_pre_resetn;
       end if;
     end if;
   end process gen_fifo_reset;

fifo_reset <= not(fifo_resetn);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 13000
visibleWidth 30000
)
)
)
]
shape (Rectangle
uid 1737,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "81000,60000,88000,64000"
)
oxt "89000,-8000,92000,-5000"
ttg (MlTextGroup
uid 1738,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 1739,0
va (VaSet
)
xt "81500,60500,87500,61500"
st "gen_fifo_reset"
blo "81500,61300"
tm "HdlTextNameMgr"
)
*160 (Text
uid 1740,0
va (VaSet
)
xt "81500,61500,82000,62500"
st "9"
blo "81500,62300"
tm "HdlTextNumberMgr"
)
]
)
)
*161 (HdlText
uid 1745,0
optionalChildren [
*162 (EmbeddedText
uid 1750,0
commentText (CommentText
uid 1751,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1752,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-26000,62000,13000,82000"
)
oxt "108000,2000,126000,7000"
text (MLText
uid 1753,0
va (VaSet
font "clean,8,0"
)
xt "-25800,62200,9700,80600"
st "
-----------------
   -- PHY reset
   -- the phy reset output (active low) needs to be held for at least 10x25MHZ cycles
   -- this is derived using the 125MHz available and a 6 bit counter
   gen_phy_reset : process (gtx_clk_bufg)
   begin
     if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
       if glbl_rst_intn = '0' then
         phy_resetn_int       <= '0';
         --phy_reset_count      <= (others => '0');
         phy_reset_count      <= 0;
       else
          --if phy_reset_count /= \"111111\" then
          if phy_reset_count /= 63 then
             --phy_reset_count <= phy_reset_count + \"000001\";
             phy_reset_count <= phy_reset_count + 1;
          else
             phy_resetn_int   <= '1';
          end if;
       end if;
     end if;
   end process gen_phy_reset;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 20000
visibleWidth 39000
)
)
)
]
shape (Rectangle
uid 1746,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-17000,56000,-6000,62000"
)
oxt "100000,-8000,103000,-5000"
ttg (MlTextGroup
uid 1747,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 1748,0
va (VaSet
)
xt "-16550,56500,-10450,57500"
st "gen_phy_reset"
blo "-16550,57300"
tm "HdlTextNameMgr"
)
*164 (Text
uid 1749,0
va (VaSet
)
xt "-16550,57500,-15550,58500"
st "10"
blo "-16550,58300"
tm "HdlTextNumberMgr"
)
]
)
)
*165 (HdlText
uid 1763,0
optionalChildren [
*166 (EmbeddedText
uid 1768,0
commentText (CommentText
uid 1769,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1770,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "2000,-52000,42000,-34000"
)
oxt "20000,-3000,38000,2000"
text (MLText
uid 1771,0
va (VaSet
font "clean,8,0"
)
xt "2200,-51800,42200,-37400"
st "
------------------------------------------------------------------------------
  -- Serialize the stats vectors
  -- This is a single bit approach, retimed onto gtx_clk
  -- this code is only present to prevent code being stripped..
  ------------------------------------------------------------------------------
  -- RX STATS
  -- first capture the stats on the appropriate clock
   capture_rx_stats : process (fifo_clk_i)
   begin
      if fifo_clk_i'event and fifo_clk_i = '1' then
         rx_statistics_valid_reg <= rx_statistics_valid;
         if rx_statistics_valid_reg = '0' and rx_statistics_valid = '1' then
            rx_stats        <= rx_statistics_vector;
            rx_stats_toggle <= not rx_stats_toggle;
         end if;
      end if;
   end process capture_rx_stats;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 18000
visibleWidth 40000
)
)
)
]
shape (Rectangle
uid 1764,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "14000,-56000,26000,-52000"
)
oxt "12000,-13000,15000,-10000"
ttg (MlTextGroup
uid 1765,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*167 (Text
uid 1766,0
va (VaSet
)
xt "15100,-55500,21900,-54500"
st "capture_rx_stats"
blo "15100,-54700"
tm "HdlTextNameMgr"
)
*168 (Text
uid 1767,0
va (VaSet
)
xt "15100,-54500,16100,-53500"
st "12"
blo "15100,-53700"
tm "HdlTextNumberMgr"
)
]
)
)
*169 (HdlText
uid 1781,0
optionalChildren [
*170 (EmbeddedText
uid 1786,0
commentText (CommentText
uid 1787,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1788,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "67000,-54000,105000,-36000"
)
oxt "42000,-3000,60000,2000"
text (MLText
uid 1789,0
va (VaSet
font "clean,8,0"
)
xt "67200,-53800,103700,-37000"
st "
reg_rx_toggle : process (fifo_clk_i)
   begin
      if fifo_clk_i'event and fifo_clk_i = '1' then
         rx_stats_toggle_sync_reg <= rx_stats_toggle_sync;
      end if;
   end process reg_rx_toggle;

-- when an update is rxd load shifter (plus start/stop bit)
 -- shifter always runs (no power concerns as this is an example design)
gen_shift_rx : process (gtx_clk_bufg)
begin
  if fifo_clk_i'event and fifo_clk_i = '1' then
    if (rx_stats_toggle_sync_reg xor rx_stats_toggle_sync) = '1' then
      rx_stats_shift <= '1' & rx_stats &  '1';
    else
      rx_stats_shift <= rx_stats_shift(28 downto 0) & '0';
    end if;
  end if;
end process gen_shift_rx;

rx_statistics_s <= rx_stats_shift(29);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 18000
visibleWidth 38000
)
)
)
]
shape (Rectangle
uid 1782,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "78000,-58000,86000,-54000"
)
oxt "34000,-13000,37000,-10000"
ttg (MlTextGroup
uid 1783,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
uid 1784,0
va (VaSet
)
xt "78800,-57500,84200,-56500"
st "gen_shift_rx"
blo "78800,-56700"
tm "HdlTextNameMgr"
)
*172 (Text
uid 1785,0
va (VaSet
)
xt "78800,-56500,79800,-55500"
st "14"
blo "78800,-55700"
tm "HdlTextNumberMgr"
)
]
)
)
*173 (HdlText
uid 1799,0
optionalChildren [
*174 (EmbeddedText
uid 1804,0
commentText (CommentText
uid 1805,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1806,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,-29000,103000,-14000"
)
oxt "64000,-3000,82000,2000"
text (MLText
uid 1807,0
va (VaSet
font "clean,8,0"
)
xt "64200,-28800,100200,-16000"
st "
-- TX STATS
-- when an update is txd load shifter (plus start/stop bit)
-- shifter always runs (no power concerns as this is an example design)
gen_shift_tx : process (fifo_clk_i)
begin
  if fifo_clk_i'event and fifo_clk_i = '1' then
    tx_statistics_valid_reg <= tx_statistics_valid;
    if tx_statistics_valid_reg = '0' and tx_statistics_valid = '1' then
      tx_stats_shift <= '1' & tx_statistics_vector & '1';
    else
      tx_stats_shift <= tx_stats_shift(32 downto 0) & '0';
    end if;
  end if;
end process gen_shift_tx;

tx_statistics_s <= tx_stats_shift(33);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 15000
visibleWidth 39000
)
)
)
]
shape (Rectangle
uid 1800,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "78000,-33000,86000,-29000"
)
oxt "56000,-13000,59000,-10000"
ttg (MlTextGroup
uid 1801,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 1802,0
va (VaSet
)
xt "78800,-32500,84200,-31500"
st "gen_shift_tx"
blo "78800,-31700"
tm "HdlTextNameMgr"
)
*176 (Text
uid 1803,0
va (VaSet
)
xt "78800,-31500,79800,-30500"
st "16"
blo "78800,-30700"
tm "HdlTextNumberMgr"
)
]
)
)
*177 (HdlText
uid 1817,0
optionalChildren [
*178 (EmbeddedText
uid 1822,0
commentText (CommentText
uid 1823,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1824,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-53000,-3000,-24000,15000"
)
oxt "86000,-3000,104000,2000"
text (MLText
uid 1825,0
va (VaSet
font "clean,8,0"
)
xt "-52800,-2800,-23800,12400"
st "
------------------------------------------------------------------------------
  -- DESerialize the Pause interface
  -- This is a single bit approachtimed on gtx_clk
  -- this code is only present to prevent code being stripped..
  ------------------------------------------------------------------------------
  -- the serialised pause info has a start bit followed by the quanta and a stop bit
  -- capture the quanta when the start bit hits the msb and the stop bit is in the lsb
   gen_shift_pause : process (gtx_clk_bufg)
   begin
      if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
         pause_shift <= pause_shift(16 downto 0) & pause_req_s;
      end if;
   end process gen_shift_pause;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 18000
visibleWidth 29000
)
)
)
]
shape (Rectangle
uid 1818,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-43000,15000,-31000,22000"
)
oxt "78000,-13000,81000,-10000"
ttg (MlTextGroup
uid 1819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 1820,0
va (VaSet
)
xt "-42850,15500,-36150,16500"
st "gen_shift_pause"
blo "-42850,16300"
tm "HdlTextNameMgr"
)
*180 (Text
uid 1821,0
va (VaSet
)
xt "-42850,16500,-41850,17500"
st "18"
blo "-42850,17300"
tm "HdlTextNumberMgr"
)
]
)
)
*181 (HdlText
uid 1826,0
optionalChildren [
*182 (EmbeddedText
uid 1831,0
commentText (CommentText
uid 1832,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1833,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-18000,0,4000,15000"
)
oxt "97000,-3000,115000,2000"
text (MLText
uid 1834,0
va (VaSet
font "clean,8,0"
)
xt "-17800,200,3200,12200"
st "
grab_pause : process (gtx_clk_bufg)
   begin
      if gtx_clk_bufg'event and gtx_clk_bufg = '1' then
         if (pause_shift(17) = '1' and pause_shift(0) = '1') then
            pause_req <= '1';
            pause_val <= pause_shift(16 downto 1);
         else
            pause_req <= '0';
            pause_val <= (others => '0');
         end if;
      end if;
   end process grab_pause;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 15000
visibleWidth 22000
)
)
)
]
shape (Rectangle
uid 1827,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-18000,15000,4000,19000"
)
oxt "89000,-13000,92000,-10000"
ttg (MlTextGroup
uid 1828,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
uid 1829,0
va (VaSet
)
xt "-7900,15500,-3100,16500"
st "grab_pause"
blo "-7900,16300"
tm "HdlTextNameMgr"
)
*184 (Text
uid 1830,0
va (VaSet
)
xt "-7900,16500,-6900,17500"
st "19"
blo "-7900,17300"
tm "HdlTextNumberMgr"
)
]
)
)
*185 (CommentText
uid 1835,0
shape (Rectangle
uid 1836,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-23000,29000,-17000"
)
text (MLText
uid 1837,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "helvetica,10,0"
)
xt "-3800,-22800,26900,-19200"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 10:11:13 07/28/14
from - /home/warren/slhc/trunk/atlys/src/eth_gmii_loop_top1.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*186 (Grouping
uid 1838,0
optionalChildren [
*187 (CommentText
uid 1840,0
shape (Rectangle
uid 1841,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,102000,84000,103000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1842,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "67200,102000,77600,103000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*188 (CommentText
uid 1843,0
shape (Rectangle
uid 1844,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,98000,88000,99000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1845,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "84200,98000,87100,99000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*189 (CommentText
uid 1846,0
shape (Rectangle
uid 1847,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,100000,84000,101000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1848,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "67200,100000,77100,101000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*190 (CommentText
uid 1849,0
shape (Rectangle
uid 1850,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,100000,67000,101000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1851,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,100000,64900,101000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*191 (CommentText
uid 1852,0
shape (Rectangle
uid 1853,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,99000,104000,103000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1854,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "84200,99200,93300,100200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*192 (CommentText
uid 1855,0
shape (Rectangle
uid 1856,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "88000,98000,104000,99000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1857,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "88200,98000,89800,99000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*193 (CommentText
uid 1858,0
shape (Rectangle
uid 1859,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,98000,84000,100000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1860,0
va (VaSet
fg "32768,0,0"
)
xt "70050,98500,76950,99500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*194 (CommentText
uid 1861,0
shape (Rectangle
uid 1862,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,101000,67000,102000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1863,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,101000,65200,102000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*195 (CommentText
uid 1864,0
shape (Rectangle
uid 1865,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,102000,67000,103000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1866,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "63200,102000,65900,103000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*196 (CommentText
uid 1867,0
shape (Rectangle
uid 1868,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "67000,101000,84000,102000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1869,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "67200,101000,74900,102000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1839,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "63000,98000,104000,103000"
)
oxt "14000,66000,55000,71000"
)
*197 (HdlText
uid 2194,0
optionalChildren [
*198 (EmbeddedText
uid 2199,0
commentText (CommentText
uid 2200,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2201,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "113000,74000,131000,85000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2202,0
va (VaSet
font "clean,8,0"
)
xt "113200,74200,128700,82200"
st "
-- eb3 3
HI <= '1';
LO <= '0';
HILO <= \"10\";
ZERO2 <=  \"00\";
ZERO4 <=  \"0000\";
ZERO8 <=  \"00000000\";
ZERO13 <= \"0000000000000\";
ZERO16 <= \"0000000000000000\";
ZERO64 <= x\"0000000000000000\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 11000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 2195,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "112000,72000,132000,83000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2196,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*199 (Text
uid 2197,0
va (VaSet
font "charter,8,0"
)
xt "112300,72000,113700,73000"
st "eb8"
blo "112300,72800"
tm "HdlTextNameMgr"
)
*200 (Text
uid 2198,0
va (VaSet
font "charter,8,0"
)
xt "112300,73000,113300,74000"
st "20"
blo "112300,73800"
tm "HdlTextNumberMgr"
)
]
)
)
*201 (Net
uid 2267,0
decl (Decl
n "HI"
t "std_logic"
o 63
suid 86,0
)
declText (MLText
uid 2268,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*202 (Net
uid 2269,0
decl (Decl
n "ZERO2"
t "std_logic_vector"
b "(1 downto 0)"
o 64
suid 87,0
)
declText (MLText
uid 2270,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO2              : std_logic_vector(1 downto 0)"
)
)
*203 (Net
uid 2271,0
decl (Decl
n "ZERO4"
t "std_logic_vector"
b "(3 downto 0)"
o 66
suid 88,0
)
declText (MLText
uid 2272,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO4              : std_logic_vector(3 downto 0)"
)
)
*204 (Net
uid 2273,0
decl (Decl
n "ZERO8"
t "std_logic_vector"
b "(7 downto 0)"
o 67
suid 89,0
)
declText (MLText
uid 2274,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO8              : std_logic_vector(7 downto 0)"
)
)
*205 (Net
uid 2275,0
decl (Decl
n "ZERO13"
t "std_logic_vector"
b "(12 downto 0)"
o 68
suid 90,0
)
declText (MLText
uid 2276,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,24100,-14800"
st "signal ZERO13             : std_logic_vector(12 downto 0)"
)
)
*206 (Net
uid 2277,0
decl (Decl
n "ZERO16"
t "std_logic_vector"
b "(15 downto 0)"
o 69
suid 91,0
)
declText (MLText
uid 2278,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,24100,-14800"
st "signal ZERO16             : std_logic_vector(15 downto 0)"
)
)
*207 (Net
uid 2279,0
decl (Decl
n "ZERO64"
t "std_logic_vector"
b "(63 downto 0)"
o 70
suid 92,0
)
declText (MLText
uid 2280,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*208 (Net
uid 2281,0
decl (Decl
n "LO"
t "std_logic"
o 71
suid 93,0
)
declText (MLText
uid 2282,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*209 (MWC
uid 2793,0
optionalChildren [
*210 (CptPort
uid 2802,0
optionalChildren [
*211 (Line
uid 2807,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "13000,49000,14000,49000"
pts [
"14000,49000"
"13000,49000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2803,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "14000,48625,14750,49375"
)
tg (CPTG
uid 2804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2805,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "132750,48500,134250,49400"
st "din"
ju 2
blo "134250,49200"
)
s (Text
uid 2806,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "134250,49400,134250,49400"
ju 2
blo "134250,49400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 77
)
)
)
*212 (CptPort
uid 2808,0
optionalChildren [
*213 (Line
uid 2813,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "9000,49000,10000,49000"
pts [
"9000,49000"
"10000,49000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2809,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "8250,48625,9000,49375"
)
tg (CPTG
uid 2810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2811,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "130250,48500,132250,49400"
st "dout"
blo "130250,49200"
)
s (Text
uid 2812,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "130250,49400,130250,49400"
blo "130250,49400"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*214 (Grouping
uid 2814,0
optionalChildren [
*215 (CommentGraphic
uid 2816,0
shape (CustomPolygon
pts [
"13000,47000"
"13000,51000"
"10000,49000"
"13000,47000"
]
uid 2817,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "10000,47000,13000,51000"
)
oxt "7000,6000,10000,10000"
)
*216 (CommentText
uid 2818,0
shape (Rectangle
uid 2819,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "10750,48000,13000,50000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 2820,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "10875,48550,12875,49450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 2815,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "10000,47000,13000,51000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 2794,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "9000,47000,14000,51000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 2795,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*217 (Text
uid 2796,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "11350,49200,16850,50100"
st "moduleware"
blo "11350,49900"
)
*218 (Text
uid 2797,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "11350,50100,13350,51000"
st "buff"
blo "11350,50800"
)
*219 (Text
uid 2798,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "11350,50100,12850,51000"
st "U_2"
blo "11350,50800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2799,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2800,0
text (MLText
uid 2801,0
va (VaSet
font "courier,8,0"
)
xt "6000,28300,6000,28300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*220 (Net
uid 4093,0
decl (Decl
n "HILO"
t "std_logic_vector"
b "(1 downto 0)"
o 65
suid 104,0
)
declText (MLText
uid 4094,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*221 (MWC
uid 4391,0
optionalChildren [
*222 (CptPort
uid 4400,0
optionalChildren [
*223 (Line
uid 4405,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-67000,-27000,-65999,-27000"
pts [
"-67000,-27000"
"-65999,-27000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4401,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-67750,-27375,-67000,-26625"
)
tg (CPTG
uid 4402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4403,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-70000,-27500,-68500,-26600"
st "din"
blo "-70000,-26800"
)
s (Text
uid 4404,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-70000,-26600,-70000,-26600"
blo "-70000,-26600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
prec "-- 200MHz clock input from board
--***clk_in_p                      : in  std_logic;
--***clk_in_n                      : in  std_logic;"
eolc "--***"
preAdd 0
posAdd 0
o 2
)
)
)
*224 (CptPort
uid 4406,0
optionalChildren [
*225 (Line
uid 4411,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-62999,-27000,-62000,-27000"
pts [
"-62000,-27000"
"-62999,-27000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4407,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-62000,-27375,-61250,-26625"
)
tg (CPTG
uid 4408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4409,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-61000,-27500,-59000,-26600"
st "dout"
ju 2
blo "-59000,-26800"
)
s (Text
uid 4410,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-59000,-26600,-59000,-26600"
ju 2
blo "-59000,-26600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
prec "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks"
preAdd 0
o 27
)
)
)
*226 (Grouping
uid 4412,0
optionalChildren [
*227 (CommentGraphic
uid 4414,0
shape (CustomPolygon
pts [
"-66000,-29000"
"-63000,-27000"
"-66000,-25000"
"-66000,-29000"
]
uid 4415,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-66000,-29000,-63000,-25000"
)
oxt "7000,6000,10000,10000"
)
*228 (CommentText
uid 4416,0
shape (Rectangle
uid 4417,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-66000,-28000,-63750,-26000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 4418,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-65875,-27450,-63875,-26550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 4413,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-66000,-29000,-63000,-25000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 4392,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-67000,-29000,-62000,-25000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 4393,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*229 (Text
uid 4394,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-26800,-59150,-25900"
st "moduleware"
blo "-64650,-26100"
)
*230 (Text
uid 4395,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-25900,-62650,-25000"
st "buff"
blo "-64650,-25200"
)
*231 (Text
uid 4396,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-25900,-63150,-25000"
st "U_4"
blo "-64650,-25200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4397,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4398,0
text (MLText
uid 4399,0
va (VaSet
font "courier,8,0"
)
xt "-70000,-47700,-70000,-47700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*232 (MWC
uid 4509,0
optionalChildren [
*233 (CptPort
uid 4518,0
optionalChildren [
*234 (Line
uid 4523,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-67000,-24000,-65999,-24000"
pts [
"-67000,-24000"
"-65999,-24000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4519,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-67750,-24375,-67000,-23625"
)
tg (CPTG
uid 4520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4521,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-70000,-24500,-68500,-23600"
st "din"
blo "-70000,-23800"
)
s (Text
uid 4522,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-70000,-23600,-70000,-23600"
blo "-70000,-23600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
eolc "--***"
preAdd 0
posAdd 0
o 3
)
)
)
*235 (CptPort
uid 4524,0
optionalChildren [
*236 (Line
uid 4529,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-62999,-24000,-62000,-24000"
pts [
"-62000,-24000"
"-62999,-24000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4525,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-62000,-24375,-61250,-23625"
)
tg (CPTG
uid 4526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4527,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-61000,-24500,-59000,-23600"
st "dout"
ju 2
blo "-59000,-23800"
)
s (Text
uid 4528,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-59000,-23600,-59000,-23600"
ju 2
blo "-59000,-23600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 37
)
)
)
*237 (Grouping
uid 4530,0
optionalChildren [
*238 (CommentGraphic
uid 4532,0
shape (CustomPolygon
pts [
"-66000,-26000"
"-63000,-24000"
"-66000,-22000"
"-66000,-26000"
]
uid 4533,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-66000,-26000,-63000,-22000"
)
oxt "7000,6000,10000,10000"
)
*239 (CommentText
uid 4534,0
shape (Rectangle
uid 4535,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-66000,-25000,-63750,-23000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 4536,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-65875,-24450,-63875,-23550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 4531,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-66000,-26000,-63000,-22000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 4510,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-67000,-26000,-62000,-22000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 4511,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*240 (Text
uid 4512,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-23800,-59150,-22900"
st "moduleware"
blo "-64650,-23100"
)
*241 (Text
uid 4513,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-22900,-62650,-22000"
st "buff"
blo "-64650,-22200"
)
*242 (Text
uid 4514,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-22900,-63150,-22000"
st "U_7"
blo "-64650,-22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4515,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4516,0
text (MLText
uid 4517,0
va (VaSet
font "courier,8,0"
)
xt "-70000,-44700,-70000,-44700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*243 (MWC
uid 4610,0
optionalChildren [
*244 (CptPort
uid 4597,0
optionalChildren [
*245 (Line
uid 4601,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-43000,-20000,-41999,-20000"
pts [
"-43000,-20000"
"-41999,-20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4598,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-43750,-20375,-43000,-19625"
)
tg (CPTG
uid 4599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4600,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-46000,-20500,-44500,-19600"
st "din"
blo "-46000,-19800"
)
s (Text
uid 4619,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-46000,-19600,-46000,-19600"
blo "-46000,-19600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 38
suid 1,0
)
)
)
*246 (CptPort
uid 4602,0
optionalChildren [
*247 (Line
uid 4606,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-38249,-20000,-38000,-20000"
pts [
"-38000,-20000"
"-38249,-20000"
]
)
*248 (Circle
uid 4607,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38999,-20375,-38249,-19625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4603,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-38000,-20375,-37250,-19625"
)
tg (CPTG
uid 4604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4605,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-36250,-20500,-34250,-19600"
st "dout"
ju 2
blo "-34250,-19800"
)
s (Text
uid 4620,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-34250,-19600,-34250,-19600"
ju 2
blo "-34250,-19600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 39
suid 2,0
)
)
)
*249 (CommentGraphic
uid 4608,0
shape (CustomPolygon
pts [
"-42000,-22000"
"-39000,-20000"
"-42000,-18000"
"-42000,-22000"
]
uid 4609,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-42000,-22000,-39000,-18000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 4611,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-43000,-22000,-38000,-18000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 4612,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*250 (Text
uid 4613,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-40650,-19800,-35150,-18900"
st "moduleware"
blo "-40650,-19100"
)
*251 (Text
uid 4614,0
va (VaSet
font "courier,8,0"
)
xt "-40650,-18900,-39150,-18000"
st "inv"
blo "-40650,-18200"
)
*252 (Text
uid 4615,0
va (VaSet
font "courier,8,0"
)
xt "-40650,-18000,-39150,-17100"
st "U_8"
blo "-40650,-17300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4616,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4617,0
text (MLText
uid 4618,0
va (VaSet
font "courier,8,0"
)
xt "-46000,-40700,-46000,-40700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*253 (MWC
uid 4629,0
optionalChildren [
*254 (CptPort
uid 4638,0
optionalChildren [
*255 (Line
uid 4643,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-67000,-33000,-65999,-33000"
pts [
"-67000,-33000"
"-65999,-33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4639,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-67750,-33375,-67000,-32625"
)
tg (CPTG
uid 4640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4641,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-70000,-33500,-68500,-32600"
st "din"
blo "-70000,-32800"
)
s (Text
uid 4642,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-70000,-32600,-70000,-32600"
blo "-70000,-32600"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
prec "-- 200MHz clock input from board
--***clk_in_p                      : in  std_logic;
--***clk_in_n                      : in  std_logic;"
eolc "--***"
preAdd 0
posAdd 0
o 2
)
)
)
*256 (CptPort
uid 4644,0
optionalChildren [
*257 (Line
uid 4649,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-62999,-33000,-62000,-33000"
pts [
"-62000,-33000"
"-62999,-33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4645,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-62000,-33375,-61250,-32625"
)
tg (CPTG
uid 4646,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4647,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-61000,-33500,-59000,-32600"
st "dout"
ju 2
blo "-59000,-32800"
)
s (Text
uid 4648,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-59000,-32600,-59000,-32600"
ju 2
blo "-59000,-32600"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
prec "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks"
preAdd 0
o 26
)
)
)
*258 (Grouping
uid 4650,0
optionalChildren [
*259 (CommentGraphic
uid 4652,0
shape (CustomPolygon
pts [
"-66000,-35000"
"-63000,-33000"
"-66000,-31000"
"-66000,-35000"
]
uid 4653,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-66000,-35000,-63000,-31000"
)
oxt "7000,6000,10000,10000"
)
*260 (CommentText
uid 4654,0
shape (Rectangle
uid 4655,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-66000,-34000,-63750,-32000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 4656,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-65875,-33450,-63875,-32550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 4651,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-66000,-35000,-63000,-31000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 4630,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-67000,-35000,-62000,-31000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 4631,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*261 (Text
uid 4632,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-32800,-59150,-31900"
st "moduleware"
blo "-64650,-32100"
)
*262 (Text
uid 4633,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-31900,-62650,-31000"
st "buff"
blo "-64650,-31200"
)
*263 (Text
uid 4634,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-64650,-31900,-63150,-31000"
st "U_9"
blo "-64650,-31200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4635,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4636,0
text (MLText
uid 4637,0
va (VaSet
font "courier,8,0"
)
xt "-70000,-53700,-70000,-53700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*264 (Net
uid 4669,0
lang 2
decl (Decl
n "s_axi_aclk"
t "std_logic"
prec "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks"
preAdd 0
o 26
suid 107,0
)
declText (MLText
uid 4670,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*265 (Net
uid 4725,0
decl (Decl
n "pause_shift"
t "std_logic_vector"
b "(17 downto 0)"
o 75
suid 109,0
)
declText (MLText
uid 4726,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*266 (Net
uid 4747,0
decl (Decl
n "phy_reset_count"
t "integer"
b "RANGE 0 to 63"
o 76
suid 111,0
)
declText (MLText
uid 4748,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*267 (Net
uid 4759,0
decl (Decl
n "phy_resetn_int"
t "std_logic"
o 77
suid 113,0
)
declText (MLText
uid 4760,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*268 (MWC
uid 4883,0
optionalChildren [
*269 (CptPort
uid 4897,0
optionalChildren [
*270 (Property
uid 4901,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*271 (Line
uid 4902,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "41000,65000,42000,65000"
pts [
"42000,65000"
"41000,65000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4898,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "42000,64625,42750,65375"
)
tg (CPTG
uid 4899,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4900,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "43050,64532,45050,65432"
st "dout"
ju 2
blo "45050,65232"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic"
o 33
)
)
)
*272 (CommentGraphic
uid 4908,0
shape (Arc2D
pts [
"37000,63004"
"39263,63521"
"41000,65000"
]
uid 4909,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "37000,63003,41000,65000"
)
oxt "7000,6003,11000,8000"
)
*273 (CommentGraphic
uid 4910,0
shape (Arc2D
pts [
"41000,65005"
"39449,66394"
"36996,66998"
]
uid 4911,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "36996,65005,41000,67000"
)
oxt "6996,8005,11000,10000"
)
*274 (Grouping
uid 4912,0
optionalChildren [
*275 (CommentGraphic
uid 4914,0
optionalChildren [
*276 (Property
uid 4916,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"37000,66998"
"37000,63000"
"38183,63211"
"39952,64156"
"41000,65000"
"39048,66132"
"37000,66998"
]
uid 4915,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "37000,63000,41000,66998"
)
oxt "7000,6000,11000,9998"
)
*277 (CommentGraphic
uid 4917,0
optionalChildren [
*278 (Property
uid 4919,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"37000,63000"
"37763,65001"
"37000,67000"
]
uid 4918,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "37000,63000,37762,67000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 4913,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "37000,63000,41000,67000"
)
oxt "7000,6000,11000,10000"
)
*279 (CommentGraphic
uid 4920,0
shape (PolyLine2D
pts [
"41000,65000"
"41000,65000"
]
uid 4921,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "41000,65000,41000,65000"
)
oxt "11000,8000,11000,8000"
)
*280 (CommentGraphic
uid 4922,0
optionalChildren [
*281 (Property
uid 4924,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"37000,63000"
"37000,63000"
]
uid 4923,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "37000,63000,37000,63000"
)
oxt "7000,6000,7000,6000"
)
*282 (CommentGraphic
uid 4925,0
optionalChildren [
*283 (Property
uid 4927,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"37000,67000"
"37000,67000"
]
uid 4926,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "37000,67000,37000,67000"
)
oxt "7000,10000,7000,10000"
)
*284 (CptPort
uid 4928,0
optionalChildren [
*285 (Line
uid 4932,0
sl 0
va (VaSet
vasetType 3
)
xt "36000,63000,37000,63000"
pts [
"36000,63000"
"37000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4929,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "35250,62625,36000,63375"
)
tg (CPTG
uid 4930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4931,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "37000,62100,39000,63000"
st "din0"
blo "37000,62800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din0"
t "std_logic"
prec "-- asynchronous reset"
preAdd 0
posAdd 0
o 1
suid 3,0
)
)
)
*286 (CptPort
uid 4933,0
optionalChildren [
*287 (Line
uid 4937,0
sl 0
va (VaSet
vasetType 3
)
xt "36000,65000,37760,65000"
pts [
"36000,65000"
"37760,65000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4934,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "35250,64625,36000,65375"
)
tg (CPTG
uid 4935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4936,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "37000,64100,39000,65000"
st "din1"
blo "37000,64800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din1"
t "std_logic"
o 35
suid 1,0
)
)
)
*288 (CptPort
uid 4938,0
optionalChildren [
*289 (Line
uid 4942,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "36000,67000,37000,67000"
pts [
"36000,67000"
"37000,67000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4939,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "35250,66625,36000,67375"
)
tg (CPTG
uid 4940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4941,0
sl 0
va (VaSet
isHidden 1
)
xt "37000,66000,38700,67000"
st "din2"
blo "37000,66800"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din2"
t "std_logic"
o 36
)
)
)
]
shape (Rectangle
uid 4884,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "36000,62000,42000,68000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 4885,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*290 (Text
uid 4886,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "37500,66600,43000,67500"
st "moduleware"
blo "37500,67300"
)
*291 (Text
uid 4887,0
va (VaSet
font "courier,8,0"
)
xt "37500,67500,38500,68400"
st "or"
blo "37500,68200"
)
*292 (Text
uid 4888,0
va (VaSet
font "courier,8,0"
)
xt "37500,68400,39500,69300"
st "U_11"
blo "37500,69100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4889,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4890,0
text (MLText
uid 4891,0
va (VaSet
font "courier,8,0"
)
xt "21000,52900,21000,52900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*293 (Net
uid 4953,0
decl (Decl
n "tx_stats_shift"
t "std_logic_vector"
b "(33 downto 0)"
o 78
suid 122,0
)
declText (MLText
uid 4954,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*294 (Net
uid 4983,0
decl (Decl
n "rx_stats_shift"
t "std_logic_vector"
b "(29 downto 0)"
o 79
suid 124,0
)
declText (MLText
uid 4984,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*295 (Net
uid 4993,0
lang 2
decl (Decl
n "rx_stats_toggle_sync_reg"
t "std_logic"
o 53
suid 125,0
)
declText (MLText
uid 4994,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*296 (Net
uid 5934,0
lang 2
decl (Decl
n "vector_pre_resetn"
t "std_logic"
o 31
suid 127,0
i "'0'"
)
declText (MLText
uid 5935,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*297 (Net
uid 5960,0
lang 2
decl (Decl
n "tx_statistics_valid_reg"
t "std_logic"
prec "-- TX Statistics serialisation signals"
preAdd 0
o 55
suid 129,0
)
declText (MLText
uid 5961,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*298 (Net
uid 5970,0
lang 2
decl (Decl
n "rx_stats"
t "std_logic_vector"
b "(27 downto 0)"
prec "-- RX Statistics serialisation signals"
preAdd 0
o 48
suid 130,0
)
declText (MLText
uid 5971,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*299 (Net
uid 5984,0
lang 2
decl (Decl
n "rx_statistics_valid_reg"
t "std_logic"
prec "-- RX Statistics serialisation signals"
preAdd 0
o 50
suid 131,0
)
declText (MLText
uid 5985,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*300 (Net
uid 6980,0
lang 2
decl (Decl
n "local_fifo_reset"
t "std_logic"
o 33
suid 132,0
)
declText (MLText
uid 6981,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*301 (Net
uid 6990,0
lang 2
decl (Decl
n "fifo_clk_i"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 19
suid 134,0
)
declText (MLText
uid 6991,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*302 (PortIoIn
uid 6992,0
shape (CompositeShape
uid 6993,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6994,0
sl 0
ro 270
xt "43000,61625,44500,62375"
)
(Line
uid 6995,0
sl 0
ro 270
xt "44500,62000,45000,62000"
pts [
"44500,62000"
"45000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6996,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6997,0
va (VaSet
isHidden 1
)
xt "38000,61500,42000,62500"
st "fifo_clk_i"
ju 2
blo "42000,62300"
tm "WireNameMgr"
)
)
)
*303 (Net
uid 6998,0
lang 2
decl (Decl
n "fifo_clk_reset_int"
t "std_logic"
o 34
suid 135,0
)
declText (MLText
uid 6999,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*304 (Net
uid 7006,0
decl (Decl
n "fifo_pre_resetn"
t "std_logic"
o 74
suid 136,0
)
declText (MLText
uid 7007,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*305 (Net
uid 7008,0
decl (Decl
n "fifo_resetn"
t "std_logic"
o 73
suid 137,0
)
declText (MLText
uid 7009,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*306 (PortIoIn
uid 7014,0
shape (CompositeShape
uid 7015,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7016,0
sl 0
ro 270
xt "43000,62625,44500,63375"
)
(Line
uid 7017,0
sl 0
ro 270
xt "44500,63000,45000,63000"
pts [
"44500,63000"
"45000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7018,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7019,0
va (VaSet
isHidden 1
)
xt "35100,62500,42000,63500"
st "fifo_clk_locked_i"
ju 2
blo "42000,63300"
tm "WireNameMgr"
)
)
)
*307 (Net
uid 7022,0
lang 2
decl (Decl
n "fifo_clk_locked_i"
t "std_logic"
o 18
suid 139,0
)
declText (MLText
uid 7023,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*308 (SaComponent
uid 7104,0
optionalChildren [
*309 (CptPort
uid 7056,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7057,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,33625,71000,34375"
)
tg (CPTG
uid 7058,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7059,0
va (VaSet
)
xt "72000,33500,79500,34500"
st "axis_tdata_i : (7:0)"
blo "72000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "axis_tdata_i"
t "std_logic_vector"
b "(7 downto 0)"
o 1
)
)
)
*310 (CptPort
uid 7060,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7061,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,34625,71000,35375"
)
tg (CPTG
uid 7062,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7063,0
va (VaSet
)
xt "72000,34500,77300,35500"
st "axis_tvalid_i"
blo "72000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "axis_tvalid_i"
t "std_logic"
o 2
)
)
)
*311 (CptPort
uid 7064,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7065,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,35625,71000,36375"
)
tg (CPTG
uid 7066,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7067,0
va (VaSet
)
xt "72000,35500,76800,36500"
st "axis_tlast_i"
blo "72000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "axis_tlast_i"
t "std_logic"
o 3
)
)
)
*312 (CptPort
uid 7072,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7073,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,36625,71000,37375"
)
tg (CPTG
uid 7074,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7075,0
va (VaSet
)
xt "72000,36500,77800,37500"
st "axis_tready_o"
blo "72000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "axis_tready_o"
t "std_logic"
o 4
)
)
)
*313 (CptPort
uid 7076,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7077,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,36625,88750,37375"
)
tg (CPTG
uid 7078,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7079,0
va (VaSet
)
xt "81000,36500,87000,37500"
st "data_o : (15:0)"
ju 2
blo "87000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 5
)
)
)
*314 (CptPort
uid 7080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7081,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,34625,88750,35375"
)
tg (CPTG
uid 7082,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7083,0
va (VaSet
)
xt "84800,34500,87000,35500"
st "sof_o"
ju 2
blo "87000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 6
)
)
)
*315 (CptPort
uid 7084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,35625,88750,36375"
)
tg (CPTG
uid 7086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7087,0
va (VaSet
)
xt "84800,35500,87000,36500"
st "eof_o"
ju 2
blo "87000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 7
)
)
)
*316 (CptPort
uid 7088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7089,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,37625,88750,38375"
)
tg (CPTG
uid 7090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7091,0
va (VaSet
)
xt "83400,37500,87000,38500"
st "dst_rdy_i"
ju 2
blo "87000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
o 8
)
)
)
*317 (CptPort
uid 7092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,33625,88750,34375"
)
tg (CPTG
uid 7094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7095,0
va (VaSet
)
xt "83200,33500,87000,34500"
st "src_rdy_o"
ju 2
blo "87000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 9
)
)
)
*318 (CptPort
uid 7096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,29625,71000,30375"
)
tg (CPTG
uid 7098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7099,0
va (VaSet
)
xt "72000,29500,73000,30500"
st "clk"
blo "72000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 10
)
)
)
*319 (CptPort
uid 7100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,30625,71000,31375"
)
tg (CPTG
uid 7102,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7103,0
va (VaSet
)
xt "72000,30500,73000,31500"
st "rst"
blo "72000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 7105,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,29000,88000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7106,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*320 (Text
uid 7107,0
va (VaSet
font "helvetica,8,1"
)
xt "77350,29000,80550,30000"
st "locallink"
blo "77350,29800"
tm "BdLibraryNameMgr"
)
*321 (Text
uid 7108,0
va (VaSet
font "helvetica,8,1"
)
xt "77350,30000,85650,31000"
st "ll_pkt_fifo_axi8_16"
blo "77350,30800"
tm "CptNameMgr"
)
*322 (Text
uid 7109,0
va (VaSet
font "helvetica,8,1"
)
xt "77350,31000,81950,32000"
st "Urxpktfifo"
blo "77350,31800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7110,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7111,0
text (MLText
uid 7112,0
va (VaSet
font "clean,8,0"
)
xt "79500,32000,79500,32000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*323 (Net
uid 7195,0
decl (Decl
n "fifo_reset"
t "std_logic"
o 72
suid 146,0
)
declText (MLText
uid 7196,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*324 (SaComponent
uid 7380,0
optionalChildren [
*325 (CptPort
uid 7336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7337,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,49625,88750,50375"
)
tg (CPTG
uid 7338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7339,0
va (VaSet
)
xt "81300,49500,87000,50500"
st "data_i : (15:0)"
ju 2
blo "87000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*326 (CptPort
uid 7340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7341,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,47625,88750,48375"
)
tg (CPTG
uid 7342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7343,0
va (VaSet
)
xt "85100,47500,87000,48500"
st "sof_i"
ju 2
blo "87000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 2
)
)
)
*327 (CptPort
uid 7344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7345,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,48625,88750,49375"
)
tg (CPTG
uid 7346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7347,0
va (VaSet
)
xt "85100,48500,87000,49500"
st "eof_i"
ju 2
blo "87000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 3
)
)
)
*328 (CptPort
uid 7348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,51625,88750,52375"
)
tg (CPTG
uid 7350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7351,0
va (VaSet
)
xt "83100,51500,87000,52500"
st "dst_rdy_o"
ju 2
blo "87000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy_o"
t "std_logic"
o 4
)
)
)
*329 (CptPort
uid 7352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7353,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,46625,88750,47375"
)
tg (CPTG
uid 7354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7355,0
va (VaSet
)
xt "83500,46500,87000,47500"
st "src_rdy_i"
ju 2
blo "87000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
o 5
)
)
)
*330 (CptPort
uid 7356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7357,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,46625,71000,47375"
)
tg (CPTG
uid 7358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7359,0
va (VaSet
)
xt "72000,46500,79800,47500"
st "axis_tdata_o : (7:0)"
blo "72000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "axis_tdata_o"
t "std_logic_vector"
b "(7 downto 0)"
o 6
)
)
)
*331 (CptPort
uid 7360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7361,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,47625,71000,48375"
)
tg (CPTG
uid 7362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7363,0
va (VaSet
)
xt "72000,47500,77600,48500"
st "axis_tvalid_o"
blo "72000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "axis_tvalid_o"
t "std_logic"
o 7
)
)
)
*332 (CptPort
uid 7364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7365,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,48625,71000,49375"
)
tg (CPTG
uid 7366,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7367,0
va (VaSet
)
xt "72000,48500,77100,49500"
st "axis_tlast_o"
blo "72000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "axis_tlast_o"
t "std_logic"
o 8
)
)
)
*333 (CptPort
uid 7368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,49625,71000,50375"
)
tg (CPTG
uid 7370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7371,0
va (VaSet
)
xt "72000,49500,77500,50500"
st "axis_tready_i"
blo "72000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "axis_tready_i"
t "std_logic"
o 9
)
)
)
*334 (CptPort
uid 7372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,42625,71000,43375"
)
tg (CPTG
uid 7374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7375,0
va (VaSet
)
xt "72000,42500,73000,43500"
st "clk"
blo "72000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 10
)
)
)
*335 (CptPort
uid 7376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70250,43625,71000,44375"
)
tg (CPTG
uid 7378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7379,0
va (VaSet
)
xt "72000,43500,73000,44500"
st "rst"
blo "72000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 7381,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "71000,42000,88000,53000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7382,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*336 (Text
uid 7383,0
va (VaSet
font "helvetica,8,1"
)
xt "78350,42000,81550,43000"
st "locallink"
blo "78350,42800"
tm "BdLibraryNameMgr"
)
*337 (Text
uid 7384,0
va (VaSet
font "helvetica,8,1"
)
xt "78350,43000,86650,44000"
st "ll_pkt_fifo_16_axi8"
blo "78350,43800"
tm "CptNameMgr"
)
*338 (Text
uid 7385,0
va (VaSet
font "helvetica,8,1"
)
xt "78350,44000,82950,45000"
st "Utxpktfifo"
blo "78350,44800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7386,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7387,0
text (MLText
uid 7388,0
va (VaSet
font "clean,8,0"
)
xt "79500,44000,79500,44000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*339 (PortIoOut
uid 7544,0
shape (CompositeShape
uid 7545,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7546,0
sl 0
ro 270
xt "121500,6625,123000,7375"
)
(Line
uid 7547,0
sl 0
ro 270
xt "121000,7000,121500,7000"
pts [
"121000,7000"
"121500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7548,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7549,0
va (VaSet
isHidden 1
)
xt "124000,6500,127900,7500"
st "monitor_o"
blo "124000,7300"
tm "WireNameMgr"
)
)
)
*340 (Net
uid 7558,0
decl (Decl
n "monitor_o"
t "std_logic_vector"
b "(3 downto 0)"
o 20
suid 163,0
)
declText (MLText
uid 7559,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*341 (MWC
uid 7560,0
optionalChildren [
*342 (CptPort
uid 7569,0
optionalChildren [
*343 (Line
uid 7574,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "89000,2000,90000,2000"
pts [
"89000,2000"
"90000,2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7570,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88250,1625,89000,2375"
)
tg (CPTG
uid 7571,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7572,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "86000,1500,87500,2400"
st "din"
blo "86000,2200"
)
s (Text
uid 7573,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "86000,2400,86000,2400"
blo "86000,2400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 41
)
)
)
*344 (CptPort
uid 7575,0
optionalChildren [
*345 (Line
uid 7580,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,2000,94000,2000"
pts [
"94000,2000"
"93000,2000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7576,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94000,1625,94750,2375"
)
tg (CPTG
uid 7577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7578,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "95000,1500,97000,2400"
st "dout"
ju 2
blo "97000,2200"
)
s (Text
uid 7579,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "97000,2400,97000,2400"
ju 2
blo "97000,2400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 20
)
)
)
*346 (Grouping
uid 7581,0
optionalChildren [
*347 (CommentGraphic
uid 7583,0
shape (CustomPolygon
pts [
"90000,0"
"93000,2000"
"90000,4000"
"90000,0"
]
uid 7584,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "90000,0,93000,4000"
)
oxt "7000,6000,10000,10000"
)
*348 (CommentText
uid 7585,0
shape (Rectangle
uid 7586,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "90000,1000,92250,3000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7587,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "90125,1550,92125,2450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7582,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "90000,0,93000,4000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7561,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "89000,0,94000,4000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7562,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*349 (Text
uid 7563,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,2200,96850,3100"
st "moduleware"
blo "91350,2900"
)
*350 (Text
uid 7564,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,3100,93350,4000"
st "buff"
blo "91350,3800"
)
*351 (Text
uid 7565,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,3100,93350,4000"
st "U_12"
blo "91350,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7566,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7567,0
text (MLText
uid 7568,0
va (VaSet
font "courier,8,0"
)
xt "86000,-18700,86000,-18700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*352 (MWC
uid 7588,0
optionalChildren [
*353 (CptPort
uid 7597,0
optionalChildren [
*354 (Line
uid 7602,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "89000,5000,90000,5000"
pts [
"89000,5000"
"90000,5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7598,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88250,4625,89000,5375"
)
tg (CPTG
uid 7599,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7600,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "86000,4500,87500,5400"
st "din"
blo "86000,5200"
)
s (Text
uid 7601,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "86000,5400,86000,5400"
blo "86000,5400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 43
)
)
)
*355 (CptPort
uid 7603,0
optionalChildren [
*356 (Line
uid 7608,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,5000,94000,5000"
pts [
"94000,5000"
"93000,5000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7604,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94000,4625,94750,5375"
)
tg (CPTG
uid 7605,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7606,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "95000,4500,97000,5400"
st "dout"
ju 2
blo "97000,5200"
)
s (Text
uid 7607,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "97000,5400,97000,5400"
ju 2
blo "97000,5400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 20
)
)
)
*357 (Grouping
uid 7609,0
optionalChildren [
*358 (CommentGraphic
uid 7611,0
shape (CustomPolygon
pts [
"90000,3000"
"93000,5000"
"90000,7000"
"90000,3000"
]
uid 7612,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "90000,3000,93000,7000"
)
oxt "7000,6000,10000,10000"
)
*359 (CommentText
uid 7613,0
shape (Rectangle
uid 7614,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "90000,4000,92250,6000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7615,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "90125,4550,92125,5450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7610,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "90000,3000,93000,7000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7589,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "89000,3000,94000,7000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7590,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*360 (Text
uid 7591,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,5200,96850,6100"
st "moduleware"
blo "91350,5900"
)
*361 (Text
uid 7592,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,6100,93350,7000"
st "buff"
blo "91350,6800"
)
*362 (Text
uid 7593,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,6100,93350,7000"
st "U_13"
blo "91350,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7594,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7595,0
text (MLText
uid 7596,0
va (VaSet
font "courier,8,0"
)
xt "86000,-15700,86000,-15700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*363 (MWC
uid 7616,0
optionalChildren [
*364 (CptPort
uid 7625,0
optionalChildren [
*365 (Line
uid 7630,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "89000,8000,90000,8000"
pts [
"89000,8000"
"90000,8000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7626,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88250,7625,89000,8375"
)
tg (CPTG
uid 7627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7628,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "86000,7500,87500,8400"
st "din"
blo "86000,8200"
)
s (Text
uid 7629,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "86000,8400,86000,8400"
blo "86000,8400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 45
)
)
)
*366 (CptPort
uid 7631,0
optionalChildren [
*367 (Line
uid 7636,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,8000,94000,8000"
pts [
"94000,8000"
"93000,8000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7632,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94000,7625,94750,8375"
)
tg (CPTG
uid 7633,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7634,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "95000,7500,97000,8400"
st "dout"
ju 2
blo "97000,8200"
)
s (Text
uid 7635,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "97000,8400,97000,8400"
ju 2
blo "97000,8400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 20
)
)
)
*368 (Grouping
uid 7637,0
optionalChildren [
*369 (CommentGraphic
uid 7639,0
shape (CustomPolygon
pts [
"90000,6000"
"93000,8000"
"90000,10000"
"90000,6000"
]
uid 7640,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "90000,6000,93000,10000"
)
oxt "7000,6000,10000,10000"
)
*370 (CommentText
uid 7641,0
shape (Rectangle
uid 7642,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "90000,7000,92250,9000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7643,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "90125,7550,92125,8450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7638,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "90000,6000,93000,10000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7617,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "89000,6000,94000,10000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7618,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*371 (Text
uid 7619,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,8200,96850,9100"
st "moduleware"
blo "91350,8900"
)
*372 (Text
uid 7620,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,9100,93350,10000"
st "buff"
blo "91350,9800"
)
*373 (Text
uid 7621,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,9100,93350,10000"
st "U_14"
blo "91350,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7622,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7623,0
text (MLText
uid 7624,0
va (VaSet
font "courier,8,0"
)
xt "86000,-12700,86000,-12700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*374 (MWC
uid 7644,0
optionalChildren [
*375 (CptPort
uid 7653,0
optionalChildren [
*376 (Line
uid 7658,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "89000,11000,90000,11000"
pts [
"89000,11000"
"90000,11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7654,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "88250,10625,89000,11375"
)
tg (CPTG
uid 7655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7656,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "86000,10500,87500,11400"
st "din"
blo "86000,11200"
)
s (Text
uid 7657,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "86000,11400,86000,11400"
blo "86000,11400"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "din"
t "std_logic"
o 47
)
)
)
*377 (CptPort
uid 7659,0
optionalChildren [
*378 (Line
uid 7664,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,11000,94000,11000"
pts [
"94000,11000"
"93000,11000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7660,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "94000,10625,94750,11375"
)
tg (CPTG
uid 7661,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7662,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "95000,10500,97000,11400"
st "dout"
ju 2
blo "97000,11200"
)
s (Text
uid 7663,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "97000,11400,97000,11400"
ju 2
blo "97000,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 20
)
)
)
*379 (Grouping
uid 7665,0
optionalChildren [
*380 (CommentGraphic
uid 7667,0
shape (CustomPolygon
pts [
"90000,9000"
"93000,11000"
"90000,13000"
"90000,9000"
]
uid 7668,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "90000,9000,93000,13000"
)
oxt "7000,6000,10000,10000"
)
*381 (CommentText
uid 7669,0
shape (Rectangle
uid 7670,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "90000,10000,92250,12000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7671,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "90125,10550,92125,11450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7666,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "90000,9000,93000,13000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7645,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "89000,9000,94000,13000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7646,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*382 (Text
uid 7647,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,11200,96850,12100"
st "moduleware"
blo "91350,11900"
)
*383 (Text
uid 7648,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,12100,93350,13000"
st "buff"
blo "91350,12800"
)
*384 (Text
uid 7649,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "91350,12100,93350,13000"
st "U_15"
blo "91350,12800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7650,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7651,0
text (MLText
uid 7652,0
va (VaSet
font "courier,8,0"
)
xt "86000,-9700,86000,-9700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*385 (Net
uid 7875,0
decl (Decl
n "net_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 80
suid 164,0
)
declText (MLText
uid 7876,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*386 (Net
uid 7879,0
decl (Decl
n "net_eof"
t "std_logic"
o 81
suid 166,0
)
declText (MLText
uid 7880,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*387 (Net
uid 7881,0
decl (Decl
n "net_sof"
t "std_logic"
o 82
suid 167,0
)
declText (MLText
uid 7882,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*388 (Net
uid 7883,0
decl (Decl
n "net_src_rdy"
t "std_logic"
o 83
suid 168,0
)
declText (MLText
uid 7884,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*389 (Net
uid 7887,0
decl (Decl
n "net_dst_rdy"
t "std_logic"
o 84
suid 170,0
)
declText (MLText
uid 7888,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*390 (Net
uid 7895,0
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
o 85
suid 174,0
)
declText (MLText
uid 7896,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*391 (PortIoOut
uid 7901,0
shape (CompositeShape
uid 7902,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7903,0
sl 0
ro 270
xt "153500,33625,155000,34375"
)
(Line
uid 7904,0
sl 0
ro 270
xt "153000,34000,153500,34000"
pts [
"153000,34000"
"153500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7905,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7906,0
va (VaSet
isHidden 1
)
xt "156000,33500,159100,34500"
st "rx_lls_o"
blo "156000,34300"
tm "WireNameMgr"
)
)
)
*392 (SaComponent
uid 7907,0
optionalChildren [
*393 (CptPort
uid 7916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "144000,33625,144750,34375"
)
tg (CPTG
uid 7918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7919,0
va (VaSet
)
xt "142200,33500,143000,34500"
st "lls"
ju 2
blo "143000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls"
t "t_llsrc"
o 1
)
)
)
*394 (CptPort
uid 7920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,33625,134000,34375"
)
tg (CPTG
uid 7922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7923,0
va (VaSet
)
xt "135000,33500,138500,34500"
st "src_rdy_i"
blo "135000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
o 2
)
)
)
*395 (CptPort
uid 7924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,34625,134000,35375"
)
tg (CPTG
uid 7926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7927,0
va (VaSet
)
xt "135000,34500,136900,35500"
st "sof_i"
blo "135000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 3
)
)
)
*396 (CptPort
uid 7928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,35625,134000,36375"
)
tg (CPTG
uid 7930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7931,0
va (VaSet
)
xt "135000,35500,136900,36500"
st "eof_i"
blo "135000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 4
)
)
)
*397 (CptPort
uid 7932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,36625,134000,37375"
)
tg (CPTG
uid 7934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7935,0
va (VaSet
)
xt "135000,36500,140700,37500"
st "data_i : (15:0)"
blo "135000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 5
)
)
)
]
shape (Rectangle
uid 7908,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "134000,33000,144000,38000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7909,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*398 (Text
uid 7910,0
va (VaSet
font "helvetica,8,1"
)
xt "140200,35000,143400,36000"
st "locallink"
blo "140200,35800"
tm "BdLibraryNameMgr"
)
*399 (Text
uid 7911,0
va (VaSet
font "helvetica,8,1"
)
xt "140200,36000,143800,37000"
st "lls_make"
blo "140200,36800"
tm "CptNameMgr"
)
*400 (Text
uid 7912,0
va (VaSet
font "helvetica,8,1"
)
xt "140200,37000,143900,38000"
st "Ullsmake"
blo "140200,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7913,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7914,0
text (MLText
uid 7915,0
va (VaSet
font "clean,8,0"
)
xt "139000,33000,139000,33000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*401 (MWC
uid 7936,0
optionalChildren [
*402 (Grouping
uid 7945,0
optionalChildren [
*403 (CommentText
uid 7947,0
shape (Rectangle
uid 7948,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "145750,38000,148000,40000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 7949,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "145875,38550,147875,39450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
*404 (CommentGraphic
uid 7950,0
shape (CustomPolygon
pts [
"148000,37000"
"148000,41000"
"145000,39000"
"148000,37000"
]
uid 7951,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "145000,37000,148000,41000"
)
oxt "7000,6000,10000,10000"
)
]
shape (GroupingShape
uid 7946,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "145000,37000,148000,41000"
)
oxt "7000,6000,10000,10000"
)
*405 (CptPort
uid 7952,0
optionalChildren [
*406 (Line
uid 7957,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "144000,39000,145000,39000"
pts [
"144000,39000"
"145000,39000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7953,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "143250,38625,144000,39375"
)
tg (CPTG
uid 7954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7955,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "609250,38500,611250,39400"
st "dout"
blo "609250,39200"
)
s (Text
uid 7956,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "609250,39400,609250,39400"
blo "609250,39400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 91
)
)
)
*407 (CptPort
uid 7958,0
optionalChildren [
*408 (Line
uid 7963,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "148000,39000,149000,39000"
pts [
"149000,39000"
"148000,39000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7959,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "149000,38625,149750,39375"
)
tg (CPTG
uid 7960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7961,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "611750,38500,613250,39400"
st "din"
ju 2
blo "613250,39200"
)
s (Text
uid 7962,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "613250,39400,613250,39400"
ju 2
blo "613250,39400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 21
)
)
)
]
shape (Rectangle
uid 7937,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "144000,37000,149000,41000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7938,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*409 (Text
uid 7939,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "145350,40200,150850,41100"
st "moduleware"
blo "145350,40900"
)
*410 (Text
uid 7940,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "145350,41100,147350,42000"
st "buff"
blo "145350,41800"
)
*411 (Text
uid 7941,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "145350,41100,151350,42000"
st "Ubuffrxclk1"
blo "145350,41800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7942,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7943,0
text (MLText
uid 7944,0
va (VaSet
font "courier,8,0"
)
xt "141000,18300,141000,18300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*412 (PortIoIn
uid 7964,0
shape (CompositeShape
uid 7965,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7966,0
sl 0
ro 90
xt "153500,38625,155000,39375"
)
(Line
uid 7967,0
sl 0
ro 90
xt "153000,39000,153500,39000"
pts [
"153500,39000"
"153000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7968,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7969,0
va (VaSet
isHidden 1
)
xt "156000,38500,158900,39500"
st "rx_lld_i"
blo "156000,39300"
tm "WireNameMgr"
)
)
)
*413 (PortIoIn
uid 7970,0
shape (CompositeShape
uid 7971,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7972,0
sl 0
ro 90
xt "153500,46625,155000,47375"
)
(Line
uid 7973,0
sl 0
ro 90
xt "153000,47000,153500,47000"
pts [
"153500,47000"
"153000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 7974,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7975,0
va (VaSet
isHidden 1
)
xt "156000,46500,158800,47500"
st "tx_lls_i"
blo "156000,47300"
tm "WireNameMgr"
)
)
)
*414 (SaComponent
uid 7976,0
optionalChildren [
*415 (CptPort
uid 7985,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7986,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,49625,134000,50375"
)
tg (CPTG
uid 7987,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7988,0
va (VaSet
)
xt "135000,49500,141000,50500"
st "data_o : (15:0)"
blo "135000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*416 (CptPort
uid 7989,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7990,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,48625,134000,49375"
)
tg (CPTG
uid 7991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7992,0
va (VaSet
)
xt "135000,48500,137200,49500"
st "eof_o"
blo "135000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
)
)
)
*417 (CptPort
uid 7993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7994,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,47625,134000,48375"
)
tg (CPTG
uid 7995,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7996,0
va (VaSet
)
xt "135000,47500,137200,48500"
st "sof_o"
blo "135000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 3
)
)
)
*418 (CptPort
uid 7997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7998,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "133250,46625,134000,47375"
)
tg (CPTG
uid 7999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8000,0
va (VaSet
)
xt "135000,46500,138800,47500"
st "src_rdy_o"
blo "135000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 4
)
)
)
*419 (CptPort
uid 8001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8002,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "145000,46625,145750,47375"
)
tg (CPTG
uid 8003,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8004,0
va (VaSet
)
xt "142500,46500,144000,47500"
st "lls_i"
ju 2
blo "144000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "lls_i"
t "t_llsrc"
o 5
)
)
)
]
shape (Rectangle
uid 7977,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "134000,46000,145000,51000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7978,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*420 (Text
uid 7979,0
va (VaSet
font "helvetica,8,1"
)
xt "140650,48000,143850,49000"
st "locallink"
blo "140650,48800"
tm "BdLibraryNameMgr"
)
*421 (Text
uid 7980,0
va (VaSet
font "helvetica,8,1"
)
xt "140650,49000,144350,50000"
st "lls_break"
blo "140650,49800"
tm "CptNameMgr"
)
*422 (Text
uid 7981,0
va (VaSet
font "helvetica,8,1"
)
xt "140650,50000,144450,51000"
st "Ullsbreak"
blo "140650,50800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7982,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7983,0
text (MLText
uid 7984,0
va (VaSet
font "clean,8,0"
)
xt "139500,46000,139500,46000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*423 (PortIoOut
uid 8005,0
shape (CompositeShape
uid 8006,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8007,0
sl 0
ro 270
xt "153500,51625,155000,52375"
)
(Line
uid 8008,0
sl 0
ro 270
xt "153000,52000,153500,52000"
pts [
"153000,52000"
"153500,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8009,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8010,0
va (VaSet
isHidden 1
)
xt "156000,51500,159200,52500"
st "tx_lld_o"
blo "156000,52300"
tm "WireNameMgr"
)
)
)
*424 (MWC
uid 8011,0
optionalChildren [
*425 (CptPort
uid 8020,0
optionalChildren [
*426 (Line
uid 8025,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "145000,52000,146000,52000"
pts [
"145000,52000"
"146000,52000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8021,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "144250,51625,145000,52375"
)
tg (CPTG
uid 8022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8023,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "142000,51500,143500,52400"
st "din"
blo "142000,52200"
)
s (Text
uid 8024,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "142000,52400,142000,52400"
blo "142000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 92
)
)
)
*427 (CptPort
uid 8026,0
optionalChildren [
*428 (Line
uid 8031,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "149000,52000,150000,52000"
pts [
"150000,52000"
"149000,52000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8027,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "150000,51625,150750,52375"
)
tg (CPTG
uid 8028,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8029,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "151000,51500,153000,52400"
st "dout"
ju 2
blo "153000,52200"
)
s (Text
uid 8030,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "153000,52400,153000,52400"
ju 2
blo "153000,52400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 23
)
)
)
*429 (Grouping
uid 8032,0
optionalChildren [
*430 (CommentGraphic
uid 8034,0
shape (CustomPolygon
pts [
"146000,50000"
"149000,52000"
"146000,54000"
"146000,50000"
]
uid 8035,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "146000,50000,149000,54000"
)
oxt "7000,6000,10000,10000"
)
*431 (CommentText
uid 8036,0
shape (Rectangle
uid 8037,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "146000,51000,148250,53000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8038,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "146125,51550,148125,52450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8033,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "146000,50000,149000,54000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8012,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "145000,50000,150000,54000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8013,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*432 (Text
uid 8014,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "147350,52200,152850,53100"
st "moduleware"
blo "147350,52900"
)
*433 (Text
uid 8015,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "147350,53100,149350,54000"
st "buff"
blo "147350,53800"
)
*434 (Text
uid 8016,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "147350,53100,149350,54000"
st "U_10"
blo "147350,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8017,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8018,0
text (MLText
uid 8019,0
va (VaSet
font "courier,8,0"
)
xt "142000,31300,142000,31300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*435 (Net
uid 8115,0
decl (Decl
n "tx_sof"
t "std_logic"
o 86
suid 177,0
)
declText (MLText
uid 8116,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*436 (Net
uid 8117,0
decl (Decl
n "rx_lld_i"
t "std_logic"
o 21
suid 178,0
)
declText (MLText
uid 8118,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*437 (Net
uid 8119,0
decl (Decl
n "tx_lls_i"
t "t_llsrc"
o 22
suid 179,0
)
declText (MLText
uid 8120,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*438 (Net
uid 8121,0
decl (Decl
n "tx_eof"
t "std_logic"
o 87
suid 180,0
)
declText (MLText
uid 8122,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*439 (Net
uid 8123,0
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 88
suid 181,0
)
declText (MLText
uid 8124,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*440 (Net
uid 8125,0
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 89
suid 182,0
)
declText (MLText
uid 8126,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*441 (Net
uid 8127,0
decl (Decl
n "tx_lld_o"
t "std_logic"
o 23
suid 183,0
)
declText (MLText
uid 8128,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*442 (Net
uid 8129,0
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 90
suid 184,0
)
declText (MLText
uid 8130,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*443 (Net
uid 8131,0
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 91
suid 185,0
)
declText (MLText
uid 8132,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*444 (Net
uid 8133,0
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 92
suid 186,0
)
declText (MLText
uid 8134,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*445 (Net
uid 8135,0
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 93
suid 187,0
)
declText (MLText
uid 8136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*446 (Net
uid 8137,0
decl (Decl
n "rx_eof"
t "std_logic"
o 94
suid 188,0
)
declText (MLText
uid 8138,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*447 (Net
uid 8139,0
decl (Decl
n "rx_lls_o"
t "t_llsrc"
o 24
suid 189,0
)
declText (MLText
uid 8140,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*448 (Net
uid 8141,0
decl (Decl
n "rx_sof"
t "std_logic"
o 95
suid 190,0
)
declText (MLText
uid 8142,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*449 (SaComponent
uid 8251,0
optionalChildren [
*450 (CptPort
uid 8199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,29625,103000,30375"
)
tg (CPTG
uid 8201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8202,0
va (VaSet
)
xt "104000,29500,105000,30500"
st "clk"
blo "104000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 12
suid 1,0
)
)
)
*451 (CptPort
uid 8203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,36625,120750,37375"
)
tg (CPTG
uid 8205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8206,0
va (VaSet
)
xt "113800,36500,119000,37500"
st "hsio_data_o"
ju 2
blo "119000,37300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hsio_data_o"
t "slv16"
prec "-- hsio side side (output) interface"
preAdd 0
o 6
suid 2,0
i "x\"0000\""
)
)
)
*452 (CptPort
uid 8207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8208,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,38625,120750,39375"
)
tg (CPTG
uid 8209,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8210,0
va (VaSet
)
xt "112800,38500,119000,39500"
st "hsio_dst_rdy_i"
ju 2
blo "119000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_dst_rdy_i"
t "std_logic"
o 9
suid 3,0
)
)
)
*453 (CptPort
uid 8211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,35625,120750,36375"
)
tg (CPTG
uid 8213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8214,0
va (VaSet
)
xt "114200,35500,119000,36500"
st "hsio_eof_o"
ju 2
blo "119000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_eof_o"
t "std_logic"
o 8
suid 4,0
)
)
)
*454 (CptPort
uid 8215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,34625,120750,35375"
)
tg (CPTG
uid 8217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8218,0
va (VaSet
)
xt "114200,34500,119000,35500"
st "hsio_sof_o"
ju 2
blo "119000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_sof_o"
t "std_logic"
o 7
suid 5,0
)
)
)
*455 (CptPort
uid 8219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,33625,120750,34375"
)
tg (CPTG
uid 8221,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8222,0
va (VaSet
)
xt "112600,33500,119000,34500"
st "hsio_src_rdy_o"
ju 2
blo "119000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_src_rdy_o"
t "std_logic"
o 10
suid 6,0
)
)
)
*456 (CptPort
uid 8223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,36625,103000,37375"
)
tg (CPTG
uid 8225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8226,0
va (VaSet
)
xt "104000,36500,108500,37500"
st "net_data_i"
blo "104000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "net_data_i"
t "slv16"
prec "-- net side input interface"
eolc "-- Erdem slv8;"
preAdd 0
posAdd 0
o 1
suid 7,0
)
)
)
*457 (CptPort
uid 8227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8228,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,37625,103000,38375"
)
tg (CPTG
uid 8229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8230,0
va (VaSet
)
xt "104000,37500,110100,38500"
st "net_dst_rdy_o"
blo "104000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "net_dst_rdy_o"
t "std_logic"
o 4
suid 8,0
)
)
)
*458 (CptPort
uid 8231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,35625,103000,36375"
)
tg (CPTG
uid 8233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8234,0
va (VaSet
)
xt "104000,35500,107600,36500"
st "net_eof_i"
blo "104000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "net_eof_i"
t "std_logic"
o 3
suid 9,0
)
)
)
*459 (CptPort
uid 8235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,34625,103000,35375"
)
tg (CPTG
uid 8237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8238,0
va (VaSet
)
xt "104000,34500,107600,35500"
st "net_sof_i"
blo "104000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "net_sof_i"
t "std_logic"
preAdd 0
o 2
suid 10,0
)
)
)
*460 (CptPort
uid 8239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,33625,103000,34375"
)
tg (CPTG
uid 8241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8242,0
va (VaSet
)
xt "104000,33500,109700,34500"
st "net_src_rdy_i"
blo "104000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "net_src_rdy_i"
t "std_logic"
posAdd 0
o 5
suid 11,0
)
)
)
*461 (CptPort
uid 8243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,30625,103000,31375"
)
tg (CPTG
uid 8245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8246,0
va (VaSet
)
xt "104000,30500,105000,31500"
st "rst"
blo "104000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
suid 12,0
)
)
)
*462 (CptPort
uid 8247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,30625,120750,31375"
)
tg (CPTG
uid 8249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8250,0
va (VaSet
)
xt "113200,30500,119000,31500"
st "rx_src_mac_o"
ju 2
blo "119000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_mac_o"
t "slv48"
o 11
suid 13,0
)
)
)
*463 (CommentText
uid 7791,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 7792,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "103000,22000,118000,27000"
)
oxt "0,0,15000,5000"
text (MLText
uid 7793,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "103200,22200,115900,23200"
st "
--use ieee.std_logic_unsigned.all;
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
]
shape (Rectangle
uid 8252,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,29000,120000,40000"
)
oxt "15000,15000,32000,26000"
ttg (MlTextGroup
uid 8253,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*464 (Text
uid 8254,0
va (VaSet
font "helvetica,8,1"
)
xt "106350,30000,108050,31000"
st "hsio"
blo "106350,30800"
tm "BdLibraryNameMgr"
)
*465 (Text
uid 8255,0
va (VaSet
font "helvetica,8,1"
)
xt "106350,31000,113650,32000"
st "net_rx_pktfmt16"
blo "106350,31800"
tm "CptNameMgr"
)
*466 (Text
uid 8256,0
va (VaSet
font "helvetica,8,1"
)
xt "106350,32000,112250,33000"
st "Unetrxpktfmt"
blo "106350,32800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8257,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8258,0
text (MLText
uid 8259,0
va (VaSet
)
xt "107000,28000,118300,29000"
st "BYTESWAP = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "BYTESWAP"
type "integer"
value "0"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*467 (SaComponent
uid 8260,0
optionalChildren [
*468 (CptPort
uid 8269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,43625,103000,44375"
)
tg (CPTG
uid 8271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8272,0
va (VaSet
)
xt "104000,43500,105000,44500"
st "clk"
blo "104000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
)
)
)
*469 (CptPort
uid 8273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8274,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,49625,120750,50375"
)
tg (CPTG
uid 8275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8276,0
va (VaSet
)
xt "113300,49500,119000,50500"
st "data_i : (15:0)"
ju 2
blo "119000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "--alt_dest_type_en_i : in std_logic;
--***    alt_dest_mac_en_i : in std_logic;
--***    mac_alt_dest_i   : in  std_logic_vector (47 downto 0);

-- input interface"
preAdd 0
o 1
)
)
)
*470 (CptPort
uid 8277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,51625,120750,52375"
)
tg (CPTG
uid 8279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8280,0
va (VaSet
)
xt "115100,51500,119000,52500"
st "dst_rdy_o"
ju 2
blo "119000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy_o"
t "std_logic"
o 4
)
)
)
*471 (CptPort
uid 8281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8282,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,48625,120750,49375"
)
tg (CPTG
uid 8283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8284,0
va (VaSet
)
xt "117100,48500,119000,49500"
st "eof_i"
ju 2
blo "119000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 3
)
)
)
*472 (CptPort
uid 8285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8286,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,49625,103000,50375"
)
tg (CPTG
uid 8287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8288,0
va (VaSet
)
xt "104000,49500,110900,50500"
st "ll_data_o : (15:0)"
blo "104000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- net client side (output) interface"
eolc "--(7 downto 0);  -- Erdem"
preAdd 0
posAdd 0
o 8
)
)
)
*473 (CptPort
uid 8289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,51625,103000,52375"
)
tg (CPTG
uid 8291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8292,0
va (VaSet
)
xt "104000,51500,109000,52500"
st "ll_dst_rdy_i"
blo "104000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 11
)
)
)
*474 (CptPort
uid 8293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8294,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,48625,103000,49375"
)
tg (CPTG
uid 8295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8296,0
va (VaSet
)
xt "104000,48500,107100,49500"
st "ll_eof_o"
blo "104000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
)
)
)
*475 (CptPort
uid 8297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8298,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,47625,103000,48375"
)
tg (CPTG
uid 8299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8300,0
va (VaSet
)
xt "104000,47500,107100,48500"
st "ll_sof_o"
blo "104000,48300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
preAdd 0
o 9
)
)
)
*476 (CptPort
uid 8301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8302,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,46625,103000,47375"
)
tg (CPTG
uid 8303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8304,0
va (VaSet
)
xt "104000,46500,109200,47500"
st "ll_src_rdy_o"
blo "104000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 12
)
)
)
*477 (CptPort
uid 8305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,53625,103000,54375"
)
tg (CPTG
uid 8307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8308,0
va (VaSet
)
xt "104000,53500,111600,54500"
st "mac_dest_i : (47:0)"
blo "104000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_dest_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "--data_length_i : in  std_logic_vector (15 downto 0);  -- HSIO length field"
preAdd 0
o 6
)
)
)
*478 (CptPort
uid 8309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,55625,103000,56375"
)
tg (CPTG
uid 8311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8312,0
va (VaSet
)
xt "104000,55500,112400,56500"
st "mac_source_i : (47:0)"
blo "104000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_source_i"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 7
)
)
)
*479 (CptPort
uid 8313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102250,44625,103000,45375"
)
tg (CPTG
uid 8315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8316,0
va (VaSet
)
xt "104000,44500,105000,45500"
st "rst"
blo "104000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
)
)
)
*480 (CptPort
uid 8317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8318,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,47625,120750,48375"
)
tg (CPTG
uid 8319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8320,0
va (VaSet
)
xt "117100,47500,119000,48500"
st "sof_i"
ju 2
blo "119000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 2
)
)
)
*481 (CptPort
uid 8321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8322,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "120000,46625,120750,47375"
)
tg (CPTG
uid 8323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8324,0
va (VaSet
)
xt "115500,46500,119000,47500"
st "src_rdy_i"
ju 2
blo "119000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
posAdd 0
o 5
)
)
)
]
shape (Rectangle
uid 8261,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "103000,43000,120000,57000"
)
oxt "15000,8000,35000,27000"
ttg (MlTextGroup
uid 8262,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*482 (Text
uid 8263,0
va (VaSet
font "helvetica,8,1"
)
xt "108450,43000,110150,44000"
st "hsio"
blo "108450,43800"
tm "BdLibraryNameMgr"
)
*483 (Text
uid 8264,0
va (VaSet
font "helvetica,8,1"
)
xt "108450,44000,115750,45000"
st "net_tx_pktfmt16"
blo "108450,44800"
tm "CptNameMgr"
)
*484 (Text
uid 8265,0
va (VaSet
font "helvetica,8,1"
)
xt "108450,45000,114050,46000"
st "Utx_pkt_fmt"
blo "108450,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8266,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8267,0
text (MLText
uid 8268,0
va (VaSet
)
xt "107000,42000,107000,42000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*485 (Net
uid 8425,0
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 25
suid 191,0
)
declText (MLText
uid 8426,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*486 (Net
uid 8427,0
decl (Decl
n "txll_src_rdy_net"
t "std_logic"
o 96
suid 192,0
)
declText (MLText
uid 8428,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*487 (Net
uid 8429,0
decl (Decl
n "txll_eof_net"
t "std_logic"
o 97
suid 193,0
)
declText (MLText
uid 8430,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*488 (Net
uid 8431,0
decl (Decl
n "txll_sof_net"
t "std_logic"
o 98
suid 194,0
)
declText (MLText
uid 8432,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*489 (Net
uid 8433,0
decl (Decl
n "txll_dst_rdy_net"
t "std_logic"
o 99
suid 195,0
)
declText (MLText
uid 8434,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*490 (PortIoIn
uid 8461,0
shape (CompositeShape
uid 8462,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 8463,0
sl 0
ro 270
xt "91000,55625,92500,56375"
)
(Line
uid 8464,0
sl 0
ro 270
xt "92500,56000,93000,56000"
pts [
"92500,56000"
"93000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 8465,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8466,0
va (VaSet
isHidden 1
)
xt "84500,55500,90000,56500"
st "macaddress_i"
ju 2
blo "90000,56300"
tm "WireNameMgr"
)
)
)
*491 (Net
uid 8770,0
decl (Decl
n "txll_data_net"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 100
suid 200,0
)
declText (MLText
uid 8771,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*492 (Wire
uid 151,0
shape (OrthoPolyLine
uid 152,0
va (VaSet
vasetType 3
)
xt "-77000,-27000,-67000,-27000"
pts [
"-77000,-27000"
"-67000,-27000"
]
)
start &32
end &222
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "-77000,-28000,-73800,-27000"
st "clk125_i"
blo "-77000,-27200"
tm "WireNameMgr"
)
)
on &33
)
*493 (Wire
uid 165,0
shape (OrthoPolyLine
uid 166,0
va (VaSet
vasetType 3
)
xt "-77000,-24000,-67000,-24000"
pts [
"-77000,-24000"
"-67000,-24000"
]
)
start &34
end &233
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
)
xt "-77000,-25000,-71400,-24000"
st "dcm_locked_i"
blo "-77000,-24200"
tm "WireNameMgr"
)
)
on &35
)
*494 (Wire
uid 249,0
shape (OrthoPolyLine
uid 250,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,41000,22250,41000"
pts [
"4000,41000"
"22250,41000"
]
)
start &46
end &141
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "18000,40000,21300,41000"
st "gmii_rxd"
blo "18000,40800"
tm "WireNameMgr"
)
)
on &47
)
*495 (Wire
uid 263,0
shape (OrthoPolyLine
uid 264,0
va (VaSet
vasetType 3
)
xt "4000,40000,22250,40000"
pts [
"4000,40000"
"22250,40000"
]
)
start &48
end &142
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
)
xt "16000,39000,20800,40000"
st "gmii_rx_dv"
blo "16000,39800"
tm "WireNameMgr"
)
)
on &49
)
*496 (Wire
uid 277,0
shape (OrthoPolyLine
uid 278,0
va (VaSet
vasetType 3
)
xt "4000,39000,22250,39000"
pts [
"4000,39000"
"22250,39000"
]
)
start &50
end &143
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 282,0
va (VaSet
)
xt "17000,38000,21500,39000"
st "gmii_rx_er"
blo "17000,38800"
tm "WireNameMgr"
)
)
on &51
)
*497 (Wire
uid 291,0
shape (OrthoPolyLine
uid 292,0
va (VaSet
vasetType 3
)
xt "4000,38000,22250,38000"
pts [
"4000,38000"
"22250,38000"
]
)
start &52
end &144
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 296,0
va (VaSet
)
xt "16000,37000,20800,38000"
st "gmii_rx_clk"
blo "16000,37800"
tm "WireNameMgr"
)
)
on &53
)
*498 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
)
xt "4000,37000,22250,37000"
pts [
"4000,37000"
"22250,37000"
]
)
start &54
end &145
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
va (VaSet
)
xt "18000,36000,21100,37000"
st "gmii_col"
blo "18000,36800"
tm "WireNameMgr"
)
)
on &55
)
*499 (Wire
uid 319,0
shape (OrthoPolyLine
uid 320,0
va (VaSet
vasetType 3
)
xt "4000,36000,22250,36000"
pts [
"4000,36000"
"22250,36000"
]
)
start &56
end &146
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
)
xt "18000,35000,21100,36000"
st "gmii_crs"
blo "18000,35800"
tm "WireNameMgr"
)
)
on &57
)
*500 (Wire
uid 361,0
shape (OrthoPolyLine
uid 362,0
va (VaSet
vasetType 3
)
xt "-56000,17000,-43000,17000"
pts [
"-56000,17000"
"-43000,17000"
]
)
start &62
end &177
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
)
xt "-55000,16000,-49800,17000"
st "pause_req_s"
blo "-55000,16800"
tm "WireNameMgr"
)
)
on &63
)
*501 (Wire
uid 538,0
shape (OrthoPolyLine
uid 539,0
va (VaSet
vasetType 3
)
xt "-50250,-20000,-43000,-20000"
pts [
"-50250,-20000"
"-43000,-20000"
]
)
start &68
end &244
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "-48000,-21000,-43100,-20000"
st "glbl_rst_int"
blo "-48000,-20200"
tm "WireNameMgr"
)
)
on &9
)
*502 (Wire
uid 572,0
shape (OrthoPolyLine
uid 573,0
va (VaSet
vasetType 3
)
xt "-95000,34000,-85750,34000"
pts [
"-95000,34000"
"-85750,34000"
]
)
end &76
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 577,0
va (VaSet
)
xt "-94000,33000,-88500,34000"
st "gtx_clk_bufg"
blo "-94000,33800"
tm "WireNameMgr"
)
)
on &1
)
*503 (Wire
uid 578,0
shape (OrthoPolyLine
uid 579,0
va (VaSet
vasetType 3
)
xt "-95000,35000,-85750,35000"
pts [
"-95000,35000"
"-85750,35000"
]
)
end &75
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 583,0
va (VaSet
)
xt "-94000,34000,-89100,35000"
st "dcm_locked"
blo "-94000,34800"
tm "WireNameMgr"
)
)
on &8
)
*504 (Wire
uid 590,0
shape (OrthoPolyLine
uid 591,0
va (VaSet
vasetType 3
)
xt "-75250,34000,-61000,34000"
pts [
"-75250,34000"
"-61000,34000"
]
)
start &77
end &153
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 595,0
va (VaSet
)
xt "-74000,33000,-67300,34000"
st "vector_reset_int"
blo "-74000,33800"
tm "WireNameMgr"
)
)
on &4
)
*505 (Wire
uid 676,0
shape (OrthoPolyLine
uid 677,0
va (VaSet
vasetType 3
)
xt "35000,59000,42000,59000"
pts [
"35000,59000"
"42000,59000"
]
)
es 0
sat 16
eat 16
stc 0
st 0
si 0
tg (WTG
uid 680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "36000,58000,41500,59000"
st "gtx_clk_bufg"
blo "36000,58800"
tm "WireNameMgr"
)
)
on &1
)
*506 (Wire
uid 682,0
shape (OrthoPolyLine
uid 683,0
va (VaSet
vasetType 3
)
xt "45000,63000,53250,63000"
pts [
"45000,63000"
"53250,63000"
]
)
start &306
end &84
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 687,0
va (VaSet
)
xt "46000,62000,52900,63000"
st "fifo_clk_locked_i"
blo "46000,62800"
tm "WireNameMgr"
)
)
on &307
)
*507 (Wire
uid 694,0
shape (OrthoPolyLine
uid 695,0
va (VaSet
vasetType 3
)
xt "63750,62000,81000,62000"
pts [
"63750,62000"
"81000,62000"
]
)
start &86
end &157
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 699,0
va (VaSet
)
xt "68000,61000,75100,62000"
st "fifo_clk_reset_int"
blo "68000,61800"
tm "WireNameMgr"
)
)
on &303
)
*508 (Wire
uid 736,0
shape (OrthoPolyLine
uid 737,0
va (VaSet
vasetType 3
)
xt "42000,-56000,50250,-56000"
pts [
"42000,-56000"
"50250,-56000"
]
)
end &92
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 741,0
va (VaSet
)
xt "43000,-57000,47000,-56000"
st "fifo_clk_i"
blo "43000,-56200"
tm "WireNameMgr"
)
)
on &301
)
*509 (Wire
uid 748,0
shape (OrthoPolyLine
uid 749,0
va (VaSet
vasetType 3
)
xt "59750,-56000,78000,-56000"
pts [
"59750,-56000"
"78000,-56000"
]
)
start &94
end &169
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 753,0
va (VaSet
)
xt "67000,-57000,75700,-56000"
st "rx_stats_toggle_sync"
blo "67000,-56200"
tm "WireNameMgr"
)
)
on &22
)
*510 (Wire
uid 835,0
shape (OrthoPolyLine
uid 836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-15250,34000,22250,34000"
pts [
"-15250,34000"
"22250,34000"
]
)
start &103
end &147
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 840,0
va (VaSet
isHidden 1
)
xt "-15000,33000,-5300,34000"
st "rx_configuration_vector"
blo "-15000,33800"
tm "WireNameMgr"
)
)
on &27
)
*511 (Wire
uid 841,0
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-15250,35000,22250,35000"
pts [
"-15250,35000"
"22250,35000"
]
)
start &104
end &148
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
isHidden 1
)
xt "-15000,34000,-5300,35000"
st "tx_configuration_vector"
blo "-15000,34800"
tm "WireNameMgr"
)
)
on &28
)
*512 (Wire
uid 1176,0
shape (OrthoPolyLine
uid 1177,0
va (VaSet
vasetType 3
)
xt "13000,11000,22250,11000"
pts [
"13000,11000"
"22250,11000"
]
)
end &110
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1181,0
va (VaSet
)
xt "15000,10000,20500,11000"
st "gtx_clk_bufg"
blo "15000,10800"
tm "WireNameMgr"
)
)
on &1
)
*513 (Wire
uid 1188,0
shape (OrthoPolyLine
uid 1189,0
va (VaSet
vasetType 3
)
xt "43750,30000,52000,30000"
pts [
"43750,30000"
"52000,30000"
]
)
start &114
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1193,0
va (VaSet
)
xt "45000,29000,50100,30000"
st "rx_mac_aclk"
blo "45000,29800"
tm "WireNameMgr"
)
)
on &2
)
*514 (Wire
uid 1194,0
shape (OrthoPolyLine
uid 1195,0
va (VaSet
vasetType 3
)
xt "43750,29000,52000,29000"
pts [
"43750,29000"
"52000,29000"
]
)
start &115
es 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1199,0
va (VaSet
)
xt "45000,28000,48100,29000"
st "rx_reset"
blo "45000,28800"
tm "WireNameMgr"
)
)
on &6
)
*515 (Wire
uid 1200,0
shape (OrthoPolyLine
uid 1201,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43750,15000,53000,15000"
pts [
"43750,15000"
"53000,15000"
]
)
start &116
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1204,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1205,0
va (VaSet
)
xt "45000,14000,53000,15000"
st "rx_statistics_vector"
blo "45000,14800"
tm "WireNameMgr"
)
)
on &20
)
*516 (Wire
uid 1206,0
shape (OrthoPolyLine
uid 1207,0
va (VaSet
vasetType 3
)
xt "43750,16000,53000,16000"
pts [
"43750,16000"
"53000,16000"
]
)
start &117
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1211,0
va (VaSet
)
xt "45000,15000,52400,16000"
st "rx_statistics_valid"
blo "45000,15800"
tm "WireNameMgr"
)
)
on &19
)
*517 (Wire
uid 1224,0
shape (OrthoPolyLine
uid 1225,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43750,34000,70250,34000"
pts [
"43750,34000"
"70250,34000"
]
)
start &120
end &309
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1229,0
va (VaSet
)
xt "59000,33000,66500,34000"
st "rx_axis_fifo_tdata"
blo "59000,33800"
tm "WireNameMgr"
)
)
on &11
)
*518 (Wire
uid 1230,0
shape (OrthoPolyLine
uid 1231,0
va (VaSet
vasetType 3
)
xt "43750,35000,70250,35000"
pts [
"43750,35000"
"70250,35000"
]
)
start &121
end &310
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1235,0
va (VaSet
)
xt "59000,34000,66700,35000"
st "rx_axis_fifo_tvalid"
blo "59000,34800"
tm "WireNameMgr"
)
)
on &12
)
*519 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "43750,36000,70250,36000"
pts [
"43750,36000"
"70250,36000"
]
)
start &123
end &311
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1247,0
va (VaSet
)
xt "59000,35000,66200,36000"
st "rx_axis_fifo_tlast"
blo "59000,35800"
tm "WireNameMgr"
)
)
on &13
)
*520 (Wire
uid 1248,0
shape (OrthoPolyLine
uid 1249,0
va (VaSet
vasetType 3
)
xt "43750,43000,52000,43000"
pts [
"43750,43000"
"52000,43000"
]
)
start &124
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1253,0
va (VaSet
)
xt "45000,42000,50100,43000"
st "tx_mac_aclk"
blo "45000,42800"
tm "WireNameMgr"
)
)
on &3
)
*521 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
)
xt "43750,42000,52000,42000"
pts [
"43750,42000"
"52000,42000"
]
)
start &125
es 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
)
xt "45000,41000,48100,42000"
st "tx_reset"
blo "45000,41800"
tm "WireNameMgr"
)
)
on &7
)
*522 (Wire
uid 1260,0
shape (OrthoPolyLine
uid 1261,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,19000,22250,19000"
pts [
"13000,19000"
"22250,19000"
]
)
end &126
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1265,0
va (VaSet
)
xt "15000,18000,20200,19000"
st "tx_ifg_delay"
blo "15000,18800"
tm "WireNameMgr"
)
)
on &29
)
*523 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43750,52000,54000,52000"
pts [
"43750,52000"
"54000,52000"
]
)
start &127
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1271,0
va (VaSet
)
xt "45000,51000,53000,52000"
st "tx_statistics_vector"
blo "45000,51800"
tm "WireNameMgr"
)
)
on &24
)
*524 (Wire
uid 1272,0
shape (OrthoPolyLine
uid 1273,0
va (VaSet
vasetType 3
)
xt "43750,53000,54000,53000"
pts [
"43750,53000"
"54000,53000"
]
)
start &128
es 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1277,0
va (VaSet
)
xt "45000,52000,52400,53000"
st "tx_statistics_valid"
blo "45000,52800"
tm "WireNameMgr"
)
)
on &23
)
*525 (Wire
uid 1302,0
shape (OrthoPolyLine
uid 1303,0
va (VaSet
vasetType 3
)
xt "43750,50000,70250,50000"
pts [
"43750,50000"
"70250,50000"
]
)
start &133
end &333
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1307,0
va (VaSet
)
xt "60000,49000,67900,50000"
st "tx_axis_fifo_tready"
blo "60000,49800"
tm "WireNameMgr"
)
)
on &18
)
*526 (Wire
uid 1326,0
shape (OrthoPolyLine
uid 1327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "4000,43000,22250,43000"
pts [
"22250,43000"
"4000,43000"
]
)
start &137
end &38
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1331,0
va (VaSet
)
xt "16000,42000,19300,43000"
st "gmii_txd"
blo "16000,42800"
tm "WireNameMgr"
)
)
on &39
)
*527 (Wire
uid 1332,0
shape (OrthoPolyLine
uid 1333,0
va (VaSet
vasetType 3
)
xt "4000,44000,22250,44000"
pts [
"22250,44000"
"4000,44000"
]
)
start &138
end &40
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1337,0
va (VaSet
)
xt "16000,43000,20700,44000"
st "gmii_tx_en"
blo "16000,43800"
tm "WireNameMgr"
)
)
on &41
)
*528 (Wire
uid 1338,0
shape (OrthoPolyLine
uid 1339,0
va (VaSet
vasetType 3
)
xt "4000,45000,22250,45000"
pts [
"22250,45000"
"4000,45000"
]
)
start &139
end &42
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1343,0
va (VaSet
)
xt "16000,44000,20500,45000"
st "gmii_tx_er"
blo "16000,44800"
tm "WireNameMgr"
)
)
on &43
)
*529 (Wire
uid 1344,0
shape (OrthoPolyLine
uid 1345,0
va (VaSet
vasetType 3
)
xt "4000,46000,22250,46000"
pts [
"22250,46000"
"4000,46000"
]
)
start &140
end &44
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1349,0
va (VaSet
)
xt "16000,45000,20800,46000"
st "gmii_tx_clk"
blo "16000,45800"
tm "WireNameMgr"
)
)
on &45
)
*530 (Wire
uid 1619,0
shape (OrthoPolyLine
uid 1620,0
va (VaSet
vasetType 3
)
xt "43750,37000,70250,37000"
pts [
"70250,37000"
"43750,37000"
]
)
start &312
end &122
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1624,0
va (VaSet
)
xt "59000,36000,66900,37000"
st "rx_axis_fifo_tready"
blo "59000,36800"
tm "WireNameMgr"
)
)
on &14
)
*531 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43750,47000,70250,47000"
pts [
"70250,47000"
"43750,47000"
]
)
start &330
end &131
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1630,0
va (VaSet
)
xt "60000,46000,67500,47000"
st "tx_axis_fifo_tdata"
blo "60000,46800"
tm "WireNameMgr"
)
)
on &15
)
*532 (Wire
uid 1631,0
shape (OrthoPolyLine
uid 1632,0
va (VaSet
vasetType 3
)
xt "43750,48000,70250,48000"
pts [
"70250,48000"
"43750,48000"
]
)
start &331
end &132
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1636,0
va (VaSet
)
xt "60000,47000,67700,48000"
st "tx_axis_fifo_tvalid"
blo "60000,47800"
tm "WireNameMgr"
)
)
on &16
)
*533 (Wire
uid 1637,0
shape (OrthoPolyLine
uid 1638,0
va (VaSet
vasetType 3
)
xt "43750,49000,70250,49000"
pts [
"70250,49000"
"43750,49000"
]
)
start &332
end &134
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1642,0
va (VaSet
)
xt "60000,48000,67200,49000"
st "tx_axis_fifo_tlast"
blo "60000,48800"
tm "WireNameMgr"
)
)
on &17
)
*534 (Wire
uid 2203,0
shape (OrthoPolyLine
uid 2204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,76000,139000,76000"
pts [
"132000,76000"
"139000,76000"
]
)
start &197
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2210,0
va (VaSet
)
xt "134000,75000,136900,76000"
st "ZERO2"
blo "134000,75800"
tm "WireNameMgr"
)
)
on &202
)
*535 (Wire
uid 2211,0
shape (OrthoPolyLine
uid 2212,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,77000,139000,77000"
pts [
"132000,77000"
"139000,77000"
]
)
start &197
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2218,0
va (VaSet
)
xt "134000,76000,136900,77000"
st "ZERO4"
blo "134000,76800"
tm "WireNameMgr"
)
)
on &203
)
*536 (Wire
uid 2219,0
shape (OrthoPolyLine
uid 2220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,78000,139000,78000"
pts [
"132000,78000"
"139000,78000"
]
)
start &197
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2226,0
va (VaSet
)
xt "134000,77000,136900,78000"
st "ZERO8"
blo "134000,77800"
tm "WireNameMgr"
)
)
on &204
)
*537 (Wire
uid 2227,0
shape (OrthoPolyLine
uid 2228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,79000,139000,79000"
pts [
"132000,79000"
"139000,79000"
]
)
start &197
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2234,0
va (VaSet
)
xt "134000,78000,137400,79000"
st "ZERO13"
blo "134000,78800"
tm "WireNameMgr"
)
)
on &205
)
*538 (Wire
uid 2235,0
shape (OrthoPolyLine
uid 2236,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,80000,139000,80000"
pts [
"132000,80000"
"139000,80000"
]
)
start &197
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2242,0
va (VaSet
)
xt "134000,79000,137400,80000"
st "ZERO16"
blo "134000,79800"
tm "WireNameMgr"
)
)
on &206
)
*539 (Wire
uid 2243,0
shape (OrthoPolyLine
uid 2244,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,81000,139000,81000"
pts [
"132000,81000"
"139000,81000"
]
)
start &197
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2250,0
va (VaSet
)
xt "134000,80000,137400,81000"
st "ZERO64"
blo "134000,80800"
tm "WireNameMgr"
)
)
on &207
)
*540 (Wire
uid 2251,0
shape (OrthoPolyLine
uid 2252,0
va (VaSet
vasetType 3
)
xt "132000,74000,139000,74000"
pts [
"132000,74000"
"139000,74000"
]
)
start &197
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2258,0
va (VaSet
)
xt "134000,73000,135100,74000"
st "LO"
blo "134000,73800"
tm "WireNameMgr"
)
)
on &208
)
*541 (Wire
uid 2259,0
shape (OrthoPolyLine
uid 2260,0
va (VaSet
vasetType 3
)
xt "132000,73000,139000,73000"
pts [
"132000,73000"
"139000,73000"
]
)
start &197
es 0
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2266,0
va (VaSet
)
xt "134000,72000,134800,73000"
st "HI"
blo "134000,72800"
tm "WireNameMgr"
)
)
on &201
)
*542 (Wire
uid 2293,0
shape (OrthoPolyLine
uid 2294,0
va (VaSet
vasetType 3
)
xt "43750,44000,52000,44000"
pts [
"52000,44000"
"43750,44000"
]
)
end &113
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2298,0
va (VaSet
)
xt "45000,43000,45800,44000"
st "HI"
blo "45000,43800"
tm "WireNameMgr"
)
)
on &201
)
*543 (Wire
uid 2323,0
shape (OrthoPolyLine
uid 2324,0
va (VaSet
vasetType 3
)
xt "43750,31000,52000,31000"
pts [
"52000,31000"
"43750,31000"
]
)
end &112
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2328,0
va (VaSet
)
xt "45000,30000,45800,31000"
st "HI"
blo "45000,30800"
tm "WireNameMgr"
)
)
on &201
)
*544 (Wire
uid 2821,0
shape (OrthoPolyLine
uid 2822,0
va (VaSet
vasetType 3
)
xt "1000,49000,9000,49000"
pts [
"9000,49000"
"1000,49000"
]
)
start &212
end &36
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2825,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2826,0
va (VaSet
)
xt "2000,48000,6700,49000"
st "phy_resetn"
blo "2000,48800"
tm "WireNameMgr"
)
)
on &37
)
*545 (Wire
uid 2911,0
shape (OrthoPolyLine
uid 2912,0
va (VaSet
vasetType 3
)
xt "-1000,-55000,14000,-55000"
pts [
"-1000,-55000"
"14000,-55000"
]
)
end &165
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2918,0
va (VaSet
)
xt "1000,-56000,5000,-55000"
st "fifo_clk_i"
blo "1000,-55200"
tm "WireNameMgr"
)
)
on &301
)
*546 (Wire
uid 2919,0
shape (OrthoPolyLine
uid 2920,0
va (VaSet
vasetType 3
)
xt "-1000,-54000,14000,-54000"
pts [
"-1000,-54000"
"14000,-54000"
]
)
end &165
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2926,0
va (VaSet
)
xt "1000,-55000,8400,-54000"
st "rx_statistics_valid"
blo "1000,-54200"
tm "WireNameMgr"
)
)
on &19
)
*547 (Wire
uid 2927,0
shape (OrthoPolyLine
uid 2928,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,-53000,14000,-53000"
pts [
"-1000,-53000"
"14000,-53000"
]
)
end &165
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2934,0
va (VaSet
)
xt "1000,-54000,9000,-53000"
st "rx_statistics_vector"
blo "1000,-53200"
tm "WireNameMgr"
)
)
on &20
)
*548 (Wire
uid 2935,0
shape (OrthoPolyLine
uid 2936,0
va (VaSet
vasetType 3
)
xt "26000,-55000,50250,-55000"
pts [
"26000,-55000"
"50250,-55000"
]
)
start &165
end &93
es 0
sat 4
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2942,0
va (VaSet
)
xt "28000,-56000,34500,-55000"
st "rx_stats_toggle"
blo "28000,-55200"
tm "WireNameMgr"
)
)
on &21
)
*549 (Wire
uid 2943,0
shape (OrthoPolyLine
uid 2944,0
va (VaSet
vasetType 3
)
xt "-28000,16000,-18000,16000"
pts [
"-28000,16000"
"-18000,16000"
]
)
end &181
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2950,0
va (VaSet
)
xt "-26000,15000,-20500,16000"
st "gtx_clk_bufg"
blo "-26000,15800"
tm "WireNameMgr"
)
)
on &1
)
*550 (Wire
uid 2951,0
shape (OrthoPolyLine
uid 2952,0
va (VaSet
vasetType 3
)
xt "4000,16000,22250,16000"
pts [
"4000,16000"
"22250,16000"
]
)
start &181
end &135
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2958,0
va (VaSet
)
xt "6000,15000,9800,16000"
st "pause_req"
blo "6000,15800"
tm "WireNameMgr"
)
)
on &25
)
*551 (Wire
uid 2959,0
shape (OrthoPolyLine
uid 2960,0
va (VaSet
vasetType 3
)
xt "4000,17000,22250,17000"
pts [
"4000,17000"
"22250,17000"
]
)
start &181
end &136
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2966,0
va (VaSet
)
xt "6000,16000,9700,17000"
st "pause_val"
blo "6000,16800"
tm "WireNameMgr"
)
)
on &26
)
*552 (Wire
uid 3007,0
shape (OrthoPolyLine
uid 3008,0
va (VaSet
vasetType 3
)
xt "-56000,16000,-43000,16000"
pts [
"-56000,16000"
"-43000,16000"
]
)
end &177
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3014,0
va (VaSet
)
xt "-55000,15000,-49500,16000"
st "gtx_clk_bufg"
blo "-55000,15800"
tm "WireNameMgr"
)
)
on &1
)
*553 (Wire
uid 3063,0
shape (OrthoPolyLine
uid 3064,0
va (VaSet
vasetType 3
)
xt "-62000,-24000,-54000,-24000"
pts [
"-62000,-24000"
"-54000,-24000"
]
)
start &235
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3070,0
va (VaSet
)
xt "-61000,-25000,-56100,-24000"
st "dcm_locked"
blo "-61000,-24200"
tm "WireNameMgr"
)
)
on &8
)
*554 (Wire
uid 3071,0
shape (OrthoPolyLine
uid 3072,0
va (VaSet
vasetType 3
)
xt "-38000,-20000,-31000,-20000"
pts [
"-38000,-20000"
"-31000,-20000"
]
)
start &246
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3078,0
va (VaSet
)
xt "-36000,-21000,-30600,-20000"
st "glbl_rst_intn"
blo "-36000,-20200"
tm "WireNameMgr"
)
)
on &10
)
*555 (Wire
uid 3159,0
shape (OrthoPolyLine
uid 3160,0
va (VaSet
vasetType 3
)
xt "86000,-30000,99000,-30000"
pts [
"86000,-30000"
"99000,-30000"
]
)
start &173
end &58
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3166,0
va (VaSet
)
xt "88000,-31000,94000,-30000"
st "tx_statistics_s"
blo "88000,-30200"
tm "WireNameMgr"
)
)
on &59
)
*556 (Wire
uid 3167,0
shape (OrthoPolyLine
uid 3168,0
va (VaSet
vasetType 3
)
xt "-73000,33000,-61000,33000"
pts [
"-73000,33000"
"-61000,33000"
]
)
end &153
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3174,0
va (VaSet
)
xt "-72000,32000,-66500,33000"
st "gtx_clk_bufg"
blo "-72000,32800"
tm "WireNameMgr"
)
)
on &1
)
*557 (Wire
uid 3183,0
shape (OrthoPolyLine
uid 3184,0
va (VaSet
vasetType 3
)
xt "-50000,33000,-33750,33000"
pts [
"-50000,33000"
"-42000,33000"
"-33750,33000"
]
)
start &153
end &100
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3190,0
va (VaSet
)
xt "-49000,32000,-43300,33000"
st "vector_resetn"
blo "-49000,32800"
tm "WireNameMgr"
)
)
on &5
)
*558 (Wire
uid 3239,0
shape (OrthoPolyLine
uid 3240,0
va (VaSet
vasetType 3
)
xt "42000,64000,53250,65000"
pts [
"42000,65000"
"48000,65000"
"48000,64000"
"53250,64000"
]
)
start &269
end &83
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3246,0
va (VaSet
)
xt "42000,64000,48300,65000"
st "local_fifo_reset"
blo "42000,64800"
tm "WireNameMgr"
)
)
on &300
)
*559 (Wire
uid 3247,0
shape (OrthoPolyLine
uid 3248,0
va (VaSet
vasetType 3
)
xt "67000,61000,81000,61000"
pts [
"67000,61000"
"81000,61000"
]
)
end &157
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3254,0
va (VaSet
)
xt "68000,60000,72000,61000"
st "fifo_clk_i"
blo "68000,60800"
tm "WireNameMgr"
)
)
on &301
)
*560 (Wire
uid 3271,0
shape (OrthoPolyLine
uid 3272,0
va (VaSet
vasetType 3
)
xt "86000,-56000,98000,-56000"
pts [
"86000,-56000"
"98000,-56000"
]
)
start &169
end &60
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3278,0
va (VaSet
)
xt "88000,-57000,94000,-56000"
st "rx_statistics_s"
blo "88000,-56200"
tm "WireNameMgr"
)
)
on &61
)
*561 (Wire
uid 3279,0
shape (OrthoPolyLine
uid 3280,0
va (VaSet
vasetType 3
)
xt "65000,-32000,78000,-32000"
pts [
"65000,-32000"
"78000,-32000"
]
)
end &173
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3286,0
va (VaSet
)
xt "66000,-33000,70000,-32000"
st "fifo_clk_i"
blo "66000,-32200"
tm "WireNameMgr"
)
)
on &301
)
*562 (Wire
uid 3351,0
shape (OrthoPolyLine
uid 3352,0
va (VaSet
vasetType 3
)
xt "-42000,32000,-33750,32000"
pts [
"-42000,32000"
"-33750,32000"
]
)
end &99
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3356,0
va (VaSet
)
xt "-41000,31000,-35500,32000"
st "gtx_clk_bufg"
blo "-41000,31800"
tm "WireNameMgr"
)
)
on &1
)
*563 (Wire
uid 3371,0
shape (OrthoPolyLine
uid 3372,0
va (VaSet
vasetType 3
)
xt "13000,12000,22250,12000"
pts [
"13000,12000"
"22250,12000"
]
)
end &111
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3376,0
va (VaSet
)
xt "15000,11000,20400,12000"
st "glbl_rst_intn"
blo "15000,11800"
tm "WireNameMgr"
)
)
on &10
)
*564 (Wire
uid 3419,0
shape (OrthoPolyLine
uid 3420,0
va (VaSet
vasetType 3
)
xt "-26000,58000,-17000,58000"
pts [
"-26000,58000"
"-17000,58000"
]
)
end &161
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3426,0
va (VaSet
)
xt "-25000,57000,-19500,58000"
st "gtx_clk_bufg"
blo "-25000,57800"
tm "WireNameMgr"
)
)
on &1
)
*565 (Wire
uid 3649,0
shape (OrthoPolyLine
uid 3650,0
va (VaSet
vasetType 3
)
xt "-77000,-18000,-60750,-18000"
pts [
"-77000,-18000"
"-69000,-18000"
"-60750,-18000"
]
)
start &30
end &65
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3654,0
va (VaSet
)
xt "-77000,-19000,-74100,-18000"
st "glbl_rst"
blo "-77000,-18200"
tm "WireNameMgr"
)
)
on &31
)
*566 (Wire
uid 3691,0
shape (OrthoPolyLine
uid 3692,0
va (VaSet
vasetType 3
)
xt "66000,-57000,78000,-57000"
pts [
"66000,-57000"
"78000,-57000"
]
)
end &169
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3697,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3698,0
va (VaSet
)
xt "67000,-58000,72500,-57000"
st "gtx_clk_bufg"
blo "67000,-57200"
tm "WireNameMgr"
)
)
on &1
)
*567 (Wire
uid 4031,0
shape (OrthoPolyLine
uid 4032,0
va (VaSet
vasetType 3
)
xt "25000,63000,36000,63000"
pts [
"25000,63000"
"36000,63000"
]
)
end &284
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4038,0
va (VaSet
)
xt "30000,62000,32900,63000"
st "glbl_rst"
blo "30000,62800"
tm "WireNameMgr"
)
)
on &31
)
*568 (Wire
uid 4085,0
shape (OrthoPolyLine
uid 4086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "132000,75000,139000,75000"
pts [
"132000,75000"
"139000,75000"
]
)
start &197
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4092,0
va (VaSet
)
xt "134000,74000,135900,75000"
st "HILO"
blo "134000,74800"
tm "WireNameMgr"
)
)
on &220
)
*569 (Wire
uid 4105,0
shape (OrthoPolyLine
uid 4106,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-40000,34000,-33750,34000"
pts [
"-40000,34000"
"-33750,34000"
]
)
end &101
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4110,0
va (VaSet
)
xt "-39000,33000,-37100,34000"
st "HILO"
blo "-39000,33800"
tm "WireNameMgr"
)
)
on &220
)
*570 (Wire
uid 4111,0
shape (OrthoPolyLine
uid 4112,0
va (VaSet
vasetType 3
)
xt "-40000,35000,-33750,35000"
pts [
"-40000,35000"
"-33750,35000"
]
)
end &102
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4116,0
va (VaSet
)
xt "-39000,34000,-37900,35000"
st "LO"
blo "-39000,34800"
tm "WireNameMgr"
)
)
on &208
)
*571 (Wire
uid 4315,0
shape (OrthoPolyLine
uid 4316,0
va (VaSet
vasetType 3
)
xt "-71000,-20000,-60750,-20000"
pts [
"-71000,-20000"
"-60750,-20000"
]
)
end &67
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4320,0
va (VaSet
)
xt "-70000,-21000,-64500,-20000"
st "gtx_clk_bufg"
blo "-70000,-20200"
tm "WireNameMgr"
)
)
on &1
)
*572 (Wire
uid 4419,0
shape (OrthoPolyLine
uid 4420,0
va (VaSet
vasetType 3
)
xt "-62000,-27000,-54000,-27000"
pts [
"-62000,-27000"
"-54000,-27000"
]
)
start &224
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4426,0
va (VaSet
)
xt "-61000,-28000,-55500,-27000"
st "gtx_clk_bufg"
blo "-61000,-27200"
tm "WireNameMgr"
)
)
on &1
)
*573 (Wire
uid 4549,0
shape (OrthoPolyLine
uid 4550,0
va (VaSet
vasetType 3
)
xt "-71000,-19000,-60750,-19000"
pts [
"-71000,-19000"
"-60750,-19000"
]
)
end &66
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4554,0
va (VaSet
)
xt "-70000,-20000,-65100,-19000"
st "dcm_locked"
blo "-70000,-19200"
tm "WireNameMgr"
)
)
on &8
)
*574 (Wire
uid 4555,0
shape (OrthoPolyLine
uid 4556,0
va (VaSet
vasetType 3
)
xt "-95000,36000,-85750,36000"
pts [
"-95000,36000"
"-85750,36000"
]
)
end &74
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4559,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4560,0
va (VaSet
)
xt "-94000,35000,-91100,36000"
st "glbl_rst"
blo "-94000,35800"
tm "WireNameMgr"
)
)
on &31
)
*575 (Wire
uid 4621,0
shape (OrthoPolyLine
uid 4622,0
va (VaSet
vasetType 3
)
xt "-26000,57000,-17000,57000"
pts [
"-26000,57000"
"-17000,57000"
]
)
end &161
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4628,0
va (VaSet
)
xt "-25000,56000,-19600,57000"
st "glbl_rst_intn"
blo "-25000,56800"
tm "WireNameMgr"
)
)
on &10
)
*576 (Wire
uid 4657,0
shape (OrthoPolyLine
uid 4658,0
va (VaSet
vasetType 3
)
xt "-77000,-33000,-67000,-33000"
pts [
"-77000,-33000"
"-67000,-33000"
]
)
end &254
ss 0
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4662,0
va (VaSet
)
xt "-75000,-34000,-71800,-33000"
st "clk125_i"
blo "-75000,-33200"
tm "WireNameMgr"
)
)
on &33
)
*577 (Wire
uid 4663,0
shape (OrthoPolyLine
uid 4664,0
va (VaSet
vasetType 3
)
xt "-62000,-33000,-54000,-33000"
pts [
"-62000,-33000"
"-54000,-33000"
]
)
start &256
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4668,0
va (VaSet
)
xt "-61000,-34000,-56600,-33000"
st "s_axi_aclk"
blo "-61000,-33200"
tm "WireNameMgr"
)
)
on &264
)
*578 (Wire
uid 4717,0
shape (OrthoPolyLine
uid 4718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-31000,18000,-18000,18000"
pts [
"-31000,18000"
"-18000,18000"
]
)
start &177
end &181
sat 4
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4724,0
va (VaSet
)
xt "-29000,17000,-24200,18000"
st "pause_shift"
blo "-29000,17800"
tm "WireNameMgr"
)
)
on &265
)
*579 (Wire
uid 4739,0
shape (OrthoPolyLine
uid 4740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,58000,3000,58000"
pts [
"-6000,58000"
"3000,58000"
]
)
start &161
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4746,0
va (VaSet
)
xt "-4000,57000,2800,58000"
st "phy_reset_count"
blo "-4000,57800"
tm "WireNameMgr"
)
)
on &266
)
*580 (Wire
uid 4751,0
shape (OrthoPolyLine
uid 4752,0
va (VaSet
vasetType 3
)
xt "-6000,49000,20000,59000"
pts [
"-6000,59000"
"20000,59000"
"20000,49000"
"14000,49000"
]
)
start &161
end &210
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4758,0
va (VaSet
)
xt "11000,58000,17200,59000"
st "phy_resetn_int"
blo "11000,58800"
tm "WireNameMgr"
)
)
on &267
)
*581 (Wire
uid 4945,0
shape (OrthoPolyLine
uid 4946,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,-32000,100000,-32000"
pts [
"86000,-32000"
"100000,-32000"
]
)
start &173
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4952,0
va (VaSet
)
xt "88000,-33000,93800,-32000"
st "tx_stats_shift"
blo "88000,-32200"
tm "WireNameMgr"
)
)
on &293
)
*582 (Wire
uid 4955,0
shape (OrthoPolyLine
uid 4956,0
va (VaSet
vasetType 3
)
xt "65000,-30000,78000,-30000"
pts [
"65000,-30000"
"78000,-30000"
]
)
end &173
sat 16
eat 1
stc 0
st 0
si 0
tg (WTG
uid 4961,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4962,0
va (VaSet
)
xt "66000,-31000,73400,-30000"
st "tx_statistics_valid"
blo "66000,-30200"
tm "WireNameMgr"
)
)
on &23
)
*583 (Wire
uid 4963,0
shape (OrthoPolyLine
uid 4964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65000,-31000,78000,-31000"
pts [
"65000,-31000"
"78000,-31000"
]
)
end &173
sat 16
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4970,0
va (VaSet
)
xt "66000,-32000,74000,-31000"
st "tx_statistics_vector"
blo "66000,-31200"
tm "WireNameMgr"
)
)
on &24
)
*584 (Wire
uid 4975,0
shape (OrthoPolyLine
uid 4976,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,-57000,99000,-57000"
pts [
"86000,-57000"
"99000,-57000"
]
)
start &169
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4982,0
va (VaSet
)
xt "88000,-58000,93800,-57000"
st "rx_stats_shift"
blo "88000,-57200"
tm "WireNameMgr"
)
)
on &294
)
*585 (Wire
uid 4985,0
shape (OrthoPolyLine
uid 4986,0
va (VaSet
vasetType 3
)
xt "86000,-55000,99000,-55000"
pts [
"86000,-55000"
"99000,-55000"
]
)
start &169
sat 2
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4992,0
va (VaSet
)
xt "88000,-56000,98400,-55000"
st "rx_stats_toggle_sync_reg"
blo "88000,-55200"
tm "WireNameMgr"
)
)
on &295
)
*586 (Wire
uid 5051,0
shape (OrthoPolyLine
uid 5052,0
va (VaSet
vasetType 3
)
xt "25000,65000,36000,65000"
pts [
"25000,65000"
"36000,65000"
]
)
end &286
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5056,0
va (VaSet
)
xt "30000,64000,33100,65000"
st "rx_reset"
blo "30000,64800"
tm "WireNameMgr"
)
)
on &6
)
*587 (Wire
uid 5057,0
shape (OrthoPolyLine
uid 5058,0
va (VaSet
vasetType 3
)
xt "25000,67000,36000,67000"
pts [
"25000,67000"
"36000,67000"
]
)
end &288
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5062,0
va (VaSet
)
xt "30000,66000,33100,67000"
st "tx_reset"
blo "30000,66800"
tm "WireNameMgr"
)
)
on &7
)
*588 (Wire
uid 5926,0
shape (OrthoPolyLine
uid 5927,0
va (VaSet
vasetType 3
)
xt "-50000,36000,-38000,36000"
pts [
"-50000,36000"
"-38000,36000"
]
)
start &153
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5933,0
va (VaSet
)
xt "-49000,35000,-41600,36000"
st "vector_pre_resetn"
blo "-49000,35800"
tm "WireNameMgr"
)
)
on &296
)
*589 (Wire
uid 5938,0
shape (OrthoPolyLine
uid 5939,0
va (VaSet
vasetType 3
)
xt "88000,63000,99000,63000"
pts [
"88000,63000"
"99000,63000"
]
)
start &157
es 0
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5945,0
va (VaSet
)
xt "90000,62000,96300,63000"
st "fifo_pre_resetn"
blo "90000,62800"
tm "WireNameMgr"
)
)
on &304
)
*590 (Wire
uid 5952,0
shape (OrthoPolyLine
uid 5953,0
va (VaSet
vasetType 3
)
xt "86000,-31000,100000,-31000"
pts [
"86000,-31000"
"100000,-31000"
]
)
start &173
sat 4
eat 16
stc 0
st 0
si 0
tg (WTG
uid 5958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5959,0
va (VaSet
)
xt "88000,-32000,97100,-31000"
st "tx_statistics_valid_reg"
blo "88000,-31200"
tm "WireNameMgr"
)
)
on &297
)
*591 (Wire
uid 5962,0
shape (OrthoPolyLine
uid 5963,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,-53000,38000,-53000"
pts [
"26000,-53000"
"38000,-53000"
]
)
start &165
es 0
sat 4
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5969,0
va (VaSet
)
xt "28000,-54000,31100,-53000"
st "rx_stats"
blo "28000,-53200"
tm "WireNameMgr"
)
)
on &298
)
*592 (Wire
uid 5976,0
shape (OrthoPolyLine
uid 5977,0
va (VaSet
vasetType 3
)
xt "26000,-54000,37000,-54000"
pts [
"26000,-54000"
"37000,-54000"
]
)
start &165
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5983,0
va (VaSet
)
xt "28000,-55000,37100,-54000"
st "rx_statistics_valid_reg"
blo "28000,-54200"
tm "WireNameMgr"
)
)
on &299
)
*593 (Wire
uid 6984,0
shape (OrthoPolyLine
uid 6985,0
va (VaSet
vasetType 3
)
xt "45000,62000,53250,62000"
pts [
"45000,62000"
"53250,62000"
]
)
start &302
end &85
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6989,0
va (VaSet
)
xt "46000,61000,50000,62000"
st "fifo_clk_i"
blo "46000,61800"
tm "WireNameMgr"
)
)
on &301
)
*594 (Wire
uid 7026,0
shape (OrthoPolyLine
uid 7027,0
va (VaSet
vasetType 3
)
xt "35000,60000,42000,60000"
pts [
"35000,60000"
"42000,60000"
]
)
es 0
sat 16
eat 16
stc 0
st 0
si 0
tg (WTG
uid 7032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7033,0
va (VaSet
)
xt "36000,59000,40900,60000"
st "dcm_locked"
blo "36000,59800"
tm "WireNameMgr"
)
)
on &8
)
*595 (Wire
uid 7129,0
shape (OrthoPolyLine
uid 7130,0
va (VaSet
vasetType 3
)
xt "43750,32000,52000,32000"
pts [
"52000,32000"
"43750,32000"
]
)
end &118
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7134,0
va (VaSet
)
xt "45000,31000,49000,32000"
st "fifo_clk_i"
blo "45000,31800"
tm "WireNameMgr"
)
)
on &301
)
*596 (Wire
uid 7135,0
shape (OrthoPolyLine
uid 7136,0
va (VaSet
vasetType 3
)
xt "43750,45000,52000,45000"
pts [
"52000,45000"
"43750,45000"
]
)
end &129
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7140,0
va (VaSet
)
xt "45000,44000,49000,45000"
st "fifo_clk_i"
blo "45000,44800"
tm "WireNameMgr"
)
)
on &301
)
*597 (Wire
uid 7143,0
shape (OrthoPolyLine
uid 7144,0
va (VaSet
vasetType 3
)
xt "43750,46000,52000,46000"
pts [
"52000,46000"
"43750,46000"
]
)
end &130
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7148,0
va (VaSet
)
xt "45000,45000,49600,46000"
st "fifo_resetn"
blo "45000,45800"
tm "WireNameMgr"
)
)
on &305
)
*598 (Wire
uid 7151,0
shape (OrthoPolyLine
uid 7152,0
va (VaSet
vasetType 3
)
xt "43750,33000,52000,33000"
pts [
"52000,33000"
"43750,33000"
]
)
end &119
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7156,0
va (VaSet
)
xt "45000,32000,49600,33000"
st "fifo_resetn"
blo "45000,32800"
tm "WireNameMgr"
)
)
on &305
)
*599 (Wire
uid 7159,0
shape (OrthoPolyLine
uid 7160,0
va (VaSet
vasetType 3
)
xt "61000,30000,70250,30000"
pts [
"61000,30000"
"70250,30000"
]
)
end &318
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7164,0
va (VaSet
)
xt "62000,29000,66000,30000"
st "fifo_clk_i"
blo "62000,29800"
tm "WireNameMgr"
)
)
on &301
)
*600 (Wire
uid 7167,0
shape (OrthoPolyLine
uid 7168,0
va (VaSet
vasetType 3
)
xt "61000,31000,70250,31000"
pts [
"61000,31000"
"70250,31000"
]
)
end &319
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7172,0
va (VaSet
)
xt "62000,30000,66100,31000"
st "fifo_reset"
blo "62000,30800"
tm "WireNameMgr"
)
)
on &323
)
*601 (Wire
uid 7179,0
shape (OrthoPolyLine
uid 7180,0
va (VaSet
vasetType 3
)
xt "88000,61000,99000,61000"
pts [
"88000,61000"
"99000,61000"
]
)
start &157
sat 4
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7186,0
va (VaSet
)
xt "90000,60000,94600,61000"
st "fifo_resetn"
blo "90000,60800"
tm "WireNameMgr"
)
)
on &305
)
*602 (Wire
uid 7187,0
shape (OrthoPolyLine
uid 7188,0
va (VaSet
vasetType 3
)
xt "88000,62000,99000,62000"
pts [
"88000,62000"
"99000,62000"
]
)
start &157
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7194,0
va (VaSet
)
xt "90000,61000,94100,62000"
st "fifo_reset"
blo "90000,61800"
tm "WireNameMgr"
)
)
on &323
)
*603 (Wire
uid 7516,0
shape (OrthoPolyLine
uid 7517,0
va (VaSet
vasetType 3
)
xt "61000,43000,70250,43000"
pts [
"61000,43000"
"70250,43000"
]
)
end &334
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7523,0
va (VaSet
)
xt "62000,42000,66000,43000"
st "fifo_clk_i"
blo "62000,42800"
tm "WireNameMgr"
)
)
on &301
)
*604 (Wire
uid 7524,0
shape (OrthoPolyLine
uid 7525,0
va (VaSet
vasetType 3
)
xt "61000,44000,70250,44000"
pts [
"61000,44000"
"70250,44000"
]
)
end &335
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 7530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7531,0
va (VaSet
)
xt "62000,43000,66100,44000"
st "fifo_reset"
blo "62000,43800"
tm "WireNameMgr"
)
)
on &323
)
*605 (Wire
uid 7552,0
shape (OrthoPolyLine
uid 7553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "107000,7000,121000,7000"
pts [
"107000,7000"
"121000,7000"
]
)
end &339
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7557,0
va (VaSet
)
xt "109000,6000,112900,7000"
st "monitor_o"
blo "109000,6800"
tm "WireNameMgr"
)
)
on &340
)
*606 (Wire
uid 7672,0
shape (OrthoPolyLine
uid 7673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,2000,103000,2000"
pts [
"94000,2000"
"103000,2000"
]
)
start &344
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7679,0
va (VaSet
)
xt "96000,1000,101500,2000"
st "monitor_o(0)"
blo "96000,1800"
tm "WireNameMgr"
)
)
on &340
)
*607 (Wire
uid 7680,0
shape (OrthoPolyLine
uid 7681,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,5000,103000,5000"
pts [
"94000,5000"
"103000,5000"
]
)
start &355
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7687,0
va (VaSet
)
xt "96000,4000,101500,5000"
st "monitor_o(1)"
blo "96000,4800"
tm "WireNameMgr"
)
)
on &340
)
*608 (Wire
uid 7688,0
shape (OrthoPolyLine
uid 7689,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,8000,103000,8000"
pts [
"94000,8000"
"103000,8000"
]
)
start &366
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7695,0
va (VaSet
)
xt "96000,7000,101500,8000"
st "monitor_o(2)"
blo "96000,7800"
tm "WireNameMgr"
)
)
on &340
)
*609 (Wire
uid 7698,0
shape (OrthoPolyLine
uid 7699,0
va (VaSet
vasetType 3
)
xt "80000,2000,89000,2000"
pts [
"80000,2000"
"89000,2000"
]
)
end &342
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7705,0
va (VaSet
)
xt "81000,1000,88700,2000"
st "rx_axis_fifo_tvalid"
blo "81000,1800"
tm "WireNameMgr"
)
)
on &12
)
*610 (Wire
uid 7706,0
shape (OrthoPolyLine
uid 7707,0
va (VaSet
vasetType 3
)
xt "80000,5000,89000,5000"
pts [
"89000,5000"
"80000,5000"
]
)
start &353
es 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 7712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7713,0
va (VaSet
)
xt "81000,4000,88900,5000"
st "rx_axis_fifo_tready"
blo "81000,4800"
tm "WireNameMgr"
)
)
on &14
)
*611 (Wire
uid 7714,0
shape (OrthoPolyLine
uid 7715,0
va (VaSet
vasetType 3
)
xt "80000,8000,89000,8000"
pts [
"89000,8000"
"80000,8000"
]
)
start &364
es 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 7720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7721,0
va (VaSet
)
xt "81000,7000,88700,8000"
st "tx_axis_fifo_tvalid"
blo "81000,7800"
tm "WireNameMgr"
)
)
on &16
)
*612 (Wire
uid 7722,0
shape (OrthoPolyLine
uid 7723,0
va (VaSet
vasetType 3
)
xt "80000,11000,89000,11000"
pts [
"80000,11000"
"89000,11000"
]
)
end &375
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7729,0
va (VaSet
)
xt "81000,10000,88900,11000"
st "tx_axis_fifo_tready"
blo "81000,10800"
tm "WireNameMgr"
)
)
on &18
)
*613 (Wire
uid 7797,0
shape (OrthoPolyLine
uid 7798,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88750,37000,102250,37000"
pts [
"88750,37000"
"102250,37000"
]
)
start &313
end &456
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 7801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7802,0
va (VaSet
)
xt "91000,36000,94300,37000"
st "net_data"
blo "91000,36800"
tm "WireNameMgr"
)
)
on &385
)
*614 (Wire
uid 7809,0
shape (OrthoPolyLine
uid 7810,0
va (VaSet
vasetType 3
)
xt "88750,36000,102250,36000"
pts [
"88750,36000"
"102250,36000"
]
)
start &315
end &458
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7814,0
va (VaSet
)
xt "91000,35000,93900,36000"
st "net_eof"
blo "91000,35800"
tm "WireNameMgr"
)
)
on &386
)
*615 (Wire
uid 7815,0
shape (OrthoPolyLine
uid 7816,0
va (VaSet
vasetType 3
)
xt "88750,35000,102250,35000"
pts [
"88750,35000"
"102250,35000"
]
)
start &314
end &459
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7820,0
va (VaSet
)
xt "91000,34000,93900,35000"
st "net_sof"
blo "91000,34800"
tm "WireNameMgr"
)
)
on &387
)
*616 (Wire
uid 7821,0
shape (OrthoPolyLine
uid 7822,0
va (VaSet
vasetType 3
)
xt "88750,34000,102250,34000"
pts [
"88750,34000"
"102250,34000"
]
)
start &317
end &460
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7826,0
va (VaSet
)
xt "91000,33000,96000,34000"
st "net_src_rdy"
blo "91000,33800"
tm "WireNameMgr"
)
)
on &388
)
*617 (Wire
uid 7833,0
shape (OrthoPolyLine
uid 7834,0
va (VaSet
vasetType 3
)
xt "88750,38000,102250,38000"
pts [
"102250,38000"
"88750,38000"
]
)
start &457
end &316
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7838,0
va (VaSet
)
xt "91000,37000,96100,38000"
st "net_dst_rdy"
blo "91000,37800"
tm "WireNameMgr"
)
)
on &389
)
*618 (Wire
uid 7857,0
shape (OrthoPolyLine
uid 7858,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,31000,129000,31000"
pts [
"120750,31000"
"129000,31000"
]
)
start &462
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 7861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7862,0
va (VaSet
)
xt "121000,30000,128700,31000"
st "rx_src_mac : (47:0)"
blo "121000,30800"
tm "WireNameMgr"
)
)
on &390
)
*619 (Wire
uid 8039,0
shape (OrthoPolyLine
uid 8040,0
va (VaSet
vasetType 3
)
xt "120750,49000,133250,49000"
pts [
"133250,49000"
"120750,49000"
]
)
start &416
end &471
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8044,0
va (VaSet
)
xt "122000,48000,124500,49000"
st "tx_eof"
blo "122000,48800"
tm "WireNameMgr"
)
)
on &438
)
*620 (Wire
uid 8045,0
shape (OrthoPolyLine
uid 8046,0
va (VaSet
vasetType 3
)
xt "120750,48000,133250,48000"
pts [
"133250,48000"
"120750,48000"
]
)
start &417
end &480
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8050,0
va (VaSet
)
xt "122000,47000,124500,48000"
st "tx_sof"
blo "122000,47800"
tm "WireNameMgr"
)
)
on &435
)
*621 (Wire
uid 8051,0
shape (OrthoPolyLine
uid 8052,0
va (VaSet
vasetType 3
)
xt "145750,47000,153000,47000"
pts [
"153000,47000"
"145750,47000"
]
)
start &413
end &419
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8054,0
va (VaSet
)
xt "150000,46000,152800,47000"
st "tx_lls_i"
blo "150000,46800"
tm "WireNameMgr"
)
)
on &437
)
*622 (Wire
uid 8055,0
shape (OrthoPolyLine
uid 8056,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,50000,133250,50000"
pts [
"133250,50000"
"120750,50000"
]
)
start &415
end &469
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 8059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8060,0
va (VaSet
)
xt "122000,49000,128300,50000"
st "tx_data : (15:0)"
blo "122000,49800"
tm "WireNameMgr"
)
)
on &440
)
*623 (Wire
uid 8061,0
shape (OrthoPolyLine
uid 8062,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "120750,37000,133250,37000"
pts [
"120750,37000"
"133250,37000"
]
)
start &451
end &397
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 8065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8066,0
va (VaSet
)
xt "122000,36000,128300,37000"
st "rx_data : (15:0)"
blo "122000,36800"
tm "WireNameMgr"
)
)
on &442
)
*624 (Wire
uid 8067,0
shape (OrthoPolyLine
uid 8068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "144750,34000,153000,34000"
pts [
"144750,34000"
"153000,34000"
]
)
start &393
end &391
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8070,0
va (VaSet
)
xt "149000,33000,152100,34000"
st "rx_lls_o"
blo "149000,33800"
tm "WireNameMgr"
)
)
on &447
)
*625 (Wire
uid 8071,0
shape (OrthoPolyLine
uid 8072,0
va (VaSet
vasetType 3
)
xt "120750,47000,133250,47000"
pts [
"133250,47000"
"120750,47000"
]
)
start &418
end &481
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8076,0
va (VaSet
)
xt "122000,46000,126600,47000"
st "tx_src_rdy"
blo "122000,46800"
tm "WireNameMgr"
)
)
on &439
)
*626 (Wire
uid 8077,0
shape (OrthoPolyLine
uid 8078,0
va (VaSet
vasetType 3
)
xt "150000,52000,153000,52000"
pts [
"150000,52000"
"153000,52000"
]
)
start &427
end &423
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8080,0
va (VaSet
)
xt "150000,51000,153200,52000"
st "tx_lld_o"
blo "150000,51800"
tm "WireNameMgr"
)
)
on &441
)
*627 (Wire
uid 8081,0
shape (OrthoPolyLine
uid 8082,0
va (VaSet
vasetType 3
)
xt "120750,34000,133250,34000"
pts [
"120750,34000"
"133250,34000"
]
)
start &455
end &394
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8086,0
va (VaSet
)
xt "122000,33000,126600,34000"
st "rx_src_rdy"
blo "122000,33800"
tm "WireNameMgr"
)
)
on &445
)
*628 (Wire
uid 8087,0
shape (OrthoPolyLine
uid 8088,0
va (VaSet
vasetType 3
)
xt "120750,36000,133250,36000"
pts [
"120750,36000"
"133250,36000"
]
)
start &453
end &396
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8092,0
va (VaSet
)
xt "122000,35000,124500,36000"
st "rx_eof"
blo "122000,35800"
tm "WireNameMgr"
)
)
on &446
)
*629 (Wire
uid 8093,0
shape (OrthoPolyLine
uid 8094,0
va (VaSet
vasetType 3
)
xt "120750,35000,133250,35000"
pts [
"120750,35000"
"133250,35000"
]
)
start &454
end &395
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8098,0
va (VaSet
)
xt "122000,34000,124500,35000"
st "rx_sof"
blo "122000,34800"
tm "WireNameMgr"
)
)
on &448
)
*630 (Wire
uid 8099,0
shape (OrthoPolyLine
uid 8100,0
va (VaSet
vasetType 3
)
xt "120750,39000,144000,39000"
pts [
"144000,39000"
"120750,39000"
]
)
start &405
end &452
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8104,0
va (VaSet
)
xt "122000,38000,126700,39000"
st "rx_dst_rdy"
blo "122000,38800"
tm "WireNameMgr"
)
)
on &443
)
*631 (Wire
uid 8105,0
shape (OrthoPolyLine
uid 8106,0
va (VaSet
vasetType 3
)
xt "120750,52000,145000,52000"
pts [
"120750,52000"
"145000,52000"
]
)
start &470
end &425
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8110,0
va (VaSet
)
xt "122000,51000,126700,52000"
st "tx_dst_rdy"
blo "122000,51800"
tm "WireNameMgr"
)
)
on &444
)
*632 (Wire
uid 8111,0
shape (OrthoPolyLine
uid 8112,0
va (VaSet
vasetType 3
)
xt "149000,39000,153000,39000"
pts [
"153000,39000"
"149000,39000"
]
)
start &412
end &407
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 8113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8114,0
va (VaSet
)
xt "149000,38000,151900,39000"
st "rx_lld_i"
blo "149000,38800"
tm "WireNameMgr"
)
)
on &436
)
*633 (Wire
uid 8143,0
shape (OrthoPolyLine
uid 8144,0
va (VaSet
vasetType 3
)
xt "92000,30000,102250,30000"
pts [
"92000,30000"
"102250,30000"
]
)
end &450
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8150,0
va (VaSet
)
xt "93000,29000,97000,30000"
st "fifo_clk_i"
blo "93000,29800"
tm "WireNameMgr"
)
)
on &301
)
*634 (Wire
uid 8151,0
shape (OrthoPolyLine
uid 8152,0
va (VaSet
vasetType 3
)
xt "92000,31000,102250,31000"
pts [
"92000,31000"
"102250,31000"
]
)
end &461
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8158,0
va (VaSet
)
xt "93000,30000,97100,31000"
st "fifo_reset"
blo "93000,30800"
tm "WireNameMgr"
)
)
on &323
)
*635 (Wire
uid 8331,0
shape (OrthoPolyLine
uid 8332,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,56000,102250,56000"
pts [
"93000,56000"
"102250,56000"
]
)
start &490
end &478
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8336,0
va (VaSet
)
xt "94000,55000,102400,56000"
st "macaddress_i : (47:0)"
blo "94000,55800"
tm "WireNameMgr"
)
)
on &485
)
*636 (Wire
uid 8355,0
shape (OrthoPolyLine
uid 8356,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93000,54000,102250,54000"
pts [
"93000,54000"
"102250,54000"
]
)
end &477
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8360,0
va (VaSet
)
xt "94000,53000,101700,54000"
st "rx_src_mac : (47:0)"
blo "94000,53800"
tm "WireNameMgr"
)
)
on &390
)
*637 (Wire
uid 8361,0
shape (OrthoPolyLine
uid 8362,0
va (VaSet
vasetType 3
)
xt "88750,47000,102250,47000"
pts [
"102250,47000"
"88750,47000"
]
)
start &476
end &329
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8366,0
va (VaSet
)
xt "90000,46000,96700,47000"
st "txll_src_rdy_net"
blo "90000,46800"
tm "WireNameMgr"
)
)
on &486
)
*638 (Wire
uid 8367,0
shape (OrthoPolyLine
uid 8368,0
va (VaSet
vasetType 3
)
xt "88750,49000,102250,49000"
pts [
"102250,49000"
"88750,49000"
]
)
start &474
end &327
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8372,0
va (VaSet
)
xt "90000,48000,95100,49000"
st "txll_eof_net"
blo "90000,48800"
tm "WireNameMgr"
)
)
on &487
)
*639 (Wire
uid 8373,0
shape (OrthoPolyLine
uid 8374,0
va (VaSet
vasetType 3
)
xt "88750,48000,102250,48000"
pts [
"102250,48000"
"88750,48000"
]
)
start &475
end &326
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8378,0
va (VaSet
)
xt "90000,47000,95100,48000"
st "txll_sof_net"
blo "90000,47800"
tm "WireNameMgr"
)
)
on &488
)
*640 (Wire
uid 8379,0
shape (OrthoPolyLine
uid 8380,0
va (VaSet
vasetType 3
)
xt "88750,52000,102250,52000"
pts [
"88750,52000"
"102250,52000"
]
)
start &328
end &473
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 8383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8384,0
va (VaSet
)
xt "90000,51000,96800,52000"
st "txll_dst_rdy_net"
blo "90000,51800"
tm "WireNameMgr"
)
)
on &489
)
*641 (Wire
uid 8419,0
shape (OrthoPolyLine
uid 8420,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88750,50000,102250,50000"
pts [
"102250,50000"
"88750,50000"
]
)
start &472
end &325
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 8423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8424,0
va (VaSet
)
xt "90000,49000,98400,50000"
st "txll_data_net : (15:0)"
blo "90000,49800"
tm "WireNameMgr"
)
)
on &491
)
*642 (Wire
uid 8467,0
shape (OrthoPolyLine
uid 8468,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "94000,11000,103000,11000"
pts [
"94000,11000"
"103000,11000"
]
)
start &377
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8474,0
va (VaSet
)
xt "96000,10000,101500,11000"
st "monitor_o(3)"
blo "96000,10800"
tm "WireNameMgr"
)
)
on &340
)
*643 (Wire
uid 9069,0
shape (OrthoPolyLine
uid 9070,0
va (VaSet
vasetType 3
)
xt "93000,44000,102250,44000"
pts [
"93000,44000"
"102250,44000"
]
)
end &468
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9076,0
va (VaSet
)
xt "94000,43000,98000,44000"
st "fifo_clk_i"
blo "94000,43800"
tm "WireNameMgr"
)
)
on &301
)
*644 (Wire
uid 9077,0
shape (OrthoPolyLine
uid 9078,0
va (VaSet
vasetType 3
)
xt "93000,45000,102250,45000"
pts [
"93000,45000"
"102250,45000"
]
)
end &479
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 9083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9084,0
va (VaSet
)
xt "94000,44000,98100,45000"
st "fifo_reset"
blo "94000,44800"
tm "WireNameMgr"
)
)
on &323
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *645 (PackageList
uid 2012,0
stg "VerticalLayoutStrategy"
textVec [
*646 (Text
uid 2013,0
va (VaSet
font "courier,8,1"
)
xt "49000,100100,55500,101000"
st "Package List"
blo "49000,100800"
)
*647 (MLText
uid 2014,0
va (VaSet
)
xt "49000,101000,59700,106000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library utils;
use utils.pkg_types.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 2015,0
stg "VerticalLayoutStrategy"
textVec [
*648 (Text
uid 2016,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,73375,29200,74375"
st "Compiler Directives"
blo "21000,74175"
)
*649 (Text
uid 2017,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,74375,30500,75375"
st "Pre-module directives:"
blo "21000,75175"
)
*650 (MLText
uid 2018,0
va (VaSet
isHidden 1
)
xt "21000,75375,28800,77375"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*651 (Text
uid 2019,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,77375,31000,78375"
st "Post-module directives:"
blo "21000,78175"
)
*652 (MLText
uid 2020,0
va (VaSet
isHidden 1
)
xt "21000,73375,21000,73375"
tm "BdCompilerDirectivesTextMgr"
)
*653 (Text
uid 2021,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,78375,30600,79375"
st "End-module directives:"
blo "21000,79175"
)
*654 (MLText
uid 2022,0
va (VaSet
isHidden 1
)
xt "21000,79375,21000,79375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,3,1428,789"
viewArea "-99162,-61732,252619,109939"
cachedDiagramExtent "-95600,-58000,613250,138975"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-5000,-24000"
lastUid 9379,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,200,2200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*655 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,3200,6000,4400"
st "<library>"
blo "2000,4200"
tm "BdLibraryNameMgr"
)
*656 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,4400,5600,5600"
st "<block>"
blo "2000,5400"
tm "BlkNameMgr"
)
*657 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,5600,4000,6800"
st "U_0"
blo "2000,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "2000,13200,2000,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*658 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*659 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*660 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*661 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*662 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*663 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*664 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*665 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*666 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*667 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*668 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*669 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*670 (Text
va (VaSet
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*671 (Text
va (VaSet
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "helvetica,10,0"
)
)
second (MLText
va (VaSet
font "helvetica,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,15700,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*672 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*673 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,9700,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*674 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*675 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,73375,20500,74375"
st "Declarations"
blo "15000,74175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,74375,17400,75375"
st "Ports:"
blo "15000,75175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,74375,18700,75375"
st "Pre User:"
blo "15000,75175"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "17000,75375,49100,120975"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,74375,22200,75375"
st "Diagram Signals:"
blo "15000,75175"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,74375,19700,75375"
st "Post User:"
blo "15000,75175"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "15000,73375,15000,73375"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 200,0
usingSuid 1
emptyRow *676 (LEmptyRow
)
uid 2025,0
optionalChildren [
*677 (RefLabelRowHdr
)
*678 (TitleRowHdr
)
*679 (FilterRowHdr
)
*680 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*681 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*682 (GroupColHdr
tm "GroupColHdrMgr"
)
*683 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*684 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*685 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*686 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*687 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*688 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*689 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "gtx_clk_bufg"
t "std_logic"
prec "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks"
preAdd 0
o 27
suid 1,0
)
)
uid 1876,0
)
*690 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_mac_aclk"
t "std_logic"
o 28
suid 4,0
)
)
uid 1878,0
)
*691 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_mac_aclk"
t "std_logic"
o 29
suid 5,0
)
)
uid 1880,0
)
*692 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "vector_reset_int"
t "std_logic"
prec "-- resets (and reset generation)"
preAdd 0
o 30
suid 7,0
)
)
uid 1882,0
)
*693 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "vector_resetn"
t "std_logic"
o 32
suid 9,0
i "'0'"
)
)
uid 1884,0
)
*694 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_reset"
t "std_logic"
o 35
suid 18,0
)
)
uid 1896,0
)
*695 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_reset"
t "std_logic"
o 36
suid 19,0
)
)
uid 1898,0
)
*696 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dcm_locked"
t "std_logic"
o 37
suid 20,0
)
)
uid 1900,0
)
*697 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "glbl_rst_int"
t "std_logic"
o 38
suid 21,0
)
)
uid 1902,0
)
*698 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "glbl_rst_intn"
t "std_logic"
o 39
suid 23,0
)
)
uid 1904,0
)
*699 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
o 40
suid 26,0
)
)
uid 1910,0
)
*700 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_axis_fifo_tvalid"
t "std_logic"
o 41
suid 27,0
)
)
uid 1912,0
)
*701 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_axis_fifo_tlast"
t "std_logic"
o 42
suid 28,0
)
)
uid 1914,0
)
*702 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_axis_fifo_tready"
t "std_logic"
o 43
suid 29,0
)
)
uid 1916,0
)
*703 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_axis_fifo_tdata"
t "std_logic_vector"
b "(7 downto 0)"
o 44
suid 32,0
)
)
uid 1922,0
)
*704 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_axis_fifo_tvalid"
t "std_logic"
o 45
suid 33,0
)
)
uid 1924,0
)
*705 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_axis_fifo_tlast"
t "std_logic"
o 46
suid 34,0
)
)
uid 1926,0
)
*706 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_axis_fifo_tready"
t "std_logic"
o 47
suid 35,0
)
)
uid 1928,0
)
*707 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_statistics_valid"
t "std_logic"
prec "-- RX Statistics serialisation signals"
preAdd 0
o 49
suid 36,0
)
)
uid 1930,0
)
*708 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_statistics_vector"
t "std_logic_vector"
b "(27 downto 0)"
o 51
suid 38,0
)
)
uid 1932,0
)
*709 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats_toggle"
t "std_logic"
o 52
suid 40,0
i "'0'"
)
)
uid 1934,0
)
*710 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats_toggle_sync"
t "std_logic"
o 54
suid 41,0
)
)
uid 1936,0
)
*711 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_statistics_valid"
t "std_logic"
prec "-- TX Statistics serialisation signals"
preAdd 0
o 56
suid 44,0
)
)
uid 1938,0
)
*712 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_statistics_vector"
t "std_logic_vector"
b "(31 downto 0)"
o 57
suid 46,0
)
)
uid 1940,0
)
*713 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_req"
t "std_logic"
o 58
suid 49,0
)
)
uid 1942,0
)
*714 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_val"
t "std_logic_vector"
b "(15 downto 0)"
o 59
suid 50,0
)
)
uid 1944,0
)
*715 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
o 60
suid 51,0
)
)
uid 1946,0
)
*716 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_configuration_vector"
t "std_logic_vector"
b "(79 downto 0)"
o 61
suid 52,0
)
)
uid 1948,0
)
*717 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_ifg_delay"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- signal tie offs"
eolc "-- not used in this example"
preAdd 0
o 62
suid 53,0
i "(others => '0')"
)
)
uid 1950,0
)
*718 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "glbl_rst"
t "std_logic"
prec "-- asynchronous reset"
preAdd 0
posAdd 0
o 1
suid 61,0
)
)
uid 1962,0
)
*719 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk125_i"
t "std_logic"
prec "-- 200MHz clock input from board
--***clk_in_p                      : in  std_logic;
--***clk_in_n                      : in  std_logic;"
eolc "--***"
preAdd 0
posAdd 0
o 2
suid 62,0
)
)
uid 1964,0
)
*720 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "dcm_locked_i"
t "std_logic"
eolc "--***"
preAdd 0
posAdd 0
o 3
suid 63,0
)
)
uid 1966,0
)
*721 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "phy_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 64,0
)
)
uid 1968,0
)
*722 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_txd"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- GMII Interface
-----------------"
preAdd 0
o 5
suid 65,0
)
)
uid 1970,0
)
*723 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_en"
t "std_logic"
o 6
suid 66,0
)
)
uid 1972,0
)
*724 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_er"
t "std_logic"
o 7
suid 67,0
)
)
uid 1974,0
)
*725 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "gmii_tx_clk"
t "std_logic"
o 8
suid 68,0
)
)
uid 1976,0
)
*726 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_rxd"
t "std_logic_vector"
b "(7 downto 0)"
o 9
suid 69,0
)
)
uid 1978,0
)
*727 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_rx_dv"
t "std_logic"
o 10
suid 70,0
)
)
uid 1980,0
)
*728 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_rx_er"
t "std_logic"
o 11
suid 71,0
)
)
uid 1982,0
)
*729 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_rx_clk"
t "std_logic"
o 12
suid 72,0
)
)
uid 1984,0
)
*730 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_col"
t "std_logic"
o 13
suid 73,0
)
)
uid 1986,0
)
*731 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "gmii_crs"
t "std_logic"
posAdd 0
o 14
suid 74,0
)
)
uid 1988,0
)
*732 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "tx_statistics_s"
t "std_logic"
prec "-- Serialised statistics vectors
--------------------------------"
preAdd 0
o 15
suid 75,0
)
)
uid 1990,0
)
*733 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "rx_statistics_s"
t "std_logic"
posAdd 0
o 16
suid 76,0
)
)
uid 1992,0
)
*734 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "pause_req_s"
t "std_logic"
prec "-- Serialised Pause interface controls
--------------------------------------"
preAdd 0
posAdd 0
o 17
suid 77,0
)
)
uid 1994,0
)
*735 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 63
suid 86,0
)
)
uid 2307,0
)
*736 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO2"
t "std_logic_vector"
b "(1 downto 0)"
o 64
suid 87,0
)
)
uid 2309,0
)
*737 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO4"
t "std_logic_vector"
b "(3 downto 0)"
o 66
suid 88,0
)
)
uid 2311,0
)
*738 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO8"
t "std_logic_vector"
b "(7 downto 0)"
o 67
suid 89,0
)
)
uid 2313,0
)
*739 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO13"
t "std_logic_vector"
b "(12 downto 0)"
o 68
suid 90,0
)
)
uid 2315,0
)
*740 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO16"
t "std_logic_vector"
b "(15 downto 0)"
o 69
suid 91,0
)
)
uid 2317,0
)
*741 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO64"
t "std_logic_vector"
b "(63 downto 0)"
o 70
suid 92,0
)
)
uid 2319,0
)
*742 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 71
suid 93,0
)
)
uid 2321,0
)
*743 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HILO"
t "std_logic_vector"
b "(1 downto 0)"
o 65
suid 104,0
)
)
uid 4095,0
)
*744 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s_axi_aclk"
t "std_logic"
prec "------------------------------------------------------------------------------
-- Constants used in this top level wrapper.
------------------------------------------------------------------------------

------------------------------------------------------------------------------
-- internal signals used in this top level wrapper.
------------------------------------------------------------------------------

-- example design clocks"
preAdd 0
o 26
suid 107,0
)
)
uid 4671,0
)
*745 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pause_shift"
t "std_logic_vector"
b "(17 downto 0)"
o 75
suid 109,0
)
)
uid 4761,0
)
*746 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phy_reset_count"
t "integer"
b "RANGE 0 to 63"
o 76
suid 111,0
)
)
uid 4763,0
)
*747 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "phy_resetn_int"
t "std_logic"
o 77
suid 113,0
)
)
uid 4765,0
)
*748 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_stats_shift"
t "std_logic_vector"
b "(33 downto 0)"
o 78
suid 122,0
)
)
uid 4971,0
)
*749 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_stats_shift"
t "std_logic_vector"
b "(29 downto 0)"
o 79
suid 124,0
)
)
uid 4995,0
)
*750 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats_toggle_sync_reg"
t "std_logic"
o 53
suid 125,0
)
)
uid 4997,0
)
*751 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "vector_pre_resetn"
t "std_logic"
o 31
suid 127,0
i "'0'"
)
)
uid 5936,0
)
*752 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_statistics_valid_reg"
t "std_logic"
prec "-- TX Statistics serialisation signals"
preAdd 0
o 55
suid 129,0
)
)
uid 5972,0
)
*753 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_stats"
t "std_logic_vector"
b "(27 downto 0)"
prec "-- RX Statistics serialisation signals"
preAdd 0
o 48
suid 130,0
)
)
uid 5974,0
)
*754 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_statistics_valid_reg"
t "std_logic"
prec "-- RX Statistics serialisation signals"
preAdd 0
o 50
suid 131,0
)
)
uid 5986,0
)
*755 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "local_fifo_reset"
t "std_logic"
o 33
suid 132,0
)
)
uid 7000,0
)
*756 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fifo_clk_i"
t "std_logic"
eolc "-- clock to be sync'ed to"
preAdd 0
posAdd 0
o 19
suid 134,0
)
)
uid 7002,0
)
*757 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fifo_clk_reset_int"
t "std_logic"
o 34
suid 135,0
)
)
uid 7004,0
)
*758 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_pre_resetn"
t "std_logic"
o 74
suid 136,0
)
)
uid 7010,0
)
*759 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_resetn"
t "std_logic"
o 73
suid 137,0
)
)
uid 7012,0
)
*760 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fifo_clk_locked_i"
t "std_logic"
o 18
suid 139,0
)
)
uid 7024,0
)
*761 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_reset"
t "std_logic"
o 72
suid 146,0
)
)
uid 7197,0
)
*762 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "monitor_o"
t "std_logic_vector"
b "(3 downto 0)"
o 20
suid 163,0
)
)
uid 7696,0
)
*763 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 80
suid 164,0
)
)
uid 8159,0
)
*764 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_eof"
t "std_logic"
o 81
suid 166,0
)
)
uid 8161,0
)
*765 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_sof"
t "std_logic"
o 82
suid 167,0
)
)
uid 8163,0
)
*766 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_src_rdy"
t "std_logic"
o 83
suid 168,0
)
)
uid 8165,0
)
*767 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "net_dst_rdy"
t "std_logic"
o 84
suid 170,0
)
)
uid 8167,0
)
*768 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
o 85
suid 174,0
)
)
uid 8169,0
)
*769 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sof"
t "std_logic"
o 86
suid 177,0
)
)
uid 8171,0
)
*770 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_lld_i"
t "std_logic"
o 21
suid 178,0
)
)
uid 8173,0
)
*771 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_lls_i"
t "t_llsrc"
o 22
suid 179,0
)
)
uid 8175,0
)
*772 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eof"
t "std_logic"
o 87
suid 180,0
)
)
uid 8177,0
)
*773 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 88
suid 181,0
)
)
uid 8179,0
)
*774 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 89
suid 182,0
)
)
uid 8181,0
)
*775 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_lld_o"
t "std_logic"
o 23
suid 183,0
)
)
uid 8183,0
)
*776 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 90
suid 184,0
)
)
uid 8185,0
)
*777 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 91
suid 185,0
)
)
uid 8187,0
)
*778 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 92
suid 186,0
)
)
uid 8189,0
)
*779 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 93
suid 187,0
)
)
uid 8191,0
)
*780 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof"
t "std_logic"
o 94
suid 188,0
)
)
uid 8193,0
)
*781 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_lls_o"
t "t_llsrc"
o 24
suid 189,0
)
)
uid 8195,0
)
*782 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof"
t "std_logic"
o 95
suid 190,0
)
)
uid 8197,0
)
*783 (LeafLogPort
port (LogicalPort
decl (Decl
n "macaddress_i"
t "std_logic_vector"
b "(47 DOWNTO 0)"
o 25
suid 191,0
)
)
uid 8443,0
)
*784 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_src_rdy_net"
t "std_logic"
o 96
suid 192,0
)
)
uid 8445,0
)
*785 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_eof_net"
t "std_logic"
o 97
suid 193,0
)
)
uid 8447,0
)
*786 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_sof_net"
t "std_logic"
o 98
suid 194,0
)
)
uid 8449,0
)
*787 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_dst_rdy_net"
t "std_logic"
o 99
suid 195,0
)
)
uid 8451,0
)
*788 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txll_data_net"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 100
suid 200,0
)
)
uid 8772,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2038,0
optionalChildren [
*789 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *790 (MRCItem
litem &676
pos 100
dimension 20
)
uid 2040,0
optionalChildren [
*791 (MRCItem
litem &677
pos 0
dimension 20
uid 2041,0
)
*792 (MRCItem
litem &678
pos 1
dimension 23
uid 2042,0
)
*793 (MRCItem
litem &679
pos 2
hidden 1
dimension 20
uid 2043,0
)
*794 (MRCItem
litem &689
pos 25
dimension 20
uid 1877,0
)
*795 (MRCItem
litem &690
pos 26
dimension 20
uid 1879,0
)
*796 (MRCItem
litem &691
pos 27
dimension 20
uid 1881,0
)
*797 (MRCItem
litem &692
pos 28
dimension 20
uid 1883,0
)
*798 (MRCItem
litem &693
pos 29
dimension 20
uid 1885,0
)
*799 (MRCItem
litem &694
pos 30
dimension 20
uid 1897,0
)
*800 (MRCItem
litem &695
pos 31
dimension 20
uid 1899,0
)
*801 (MRCItem
litem &696
pos 32
dimension 20
uid 1901,0
)
*802 (MRCItem
litem &697
pos 33
dimension 20
uid 1903,0
)
*803 (MRCItem
litem &698
pos 34
dimension 20
uid 1905,0
)
*804 (MRCItem
litem &699
pos 35
dimension 20
uid 1911,0
)
*805 (MRCItem
litem &700
pos 36
dimension 20
uid 1913,0
)
*806 (MRCItem
litem &701
pos 37
dimension 20
uid 1915,0
)
*807 (MRCItem
litem &702
pos 38
dimension 20
uid 1917,0
)
*808 (MRCItem
litem &703
pos 39
dimension 20
uid 1923,0
)
*809 (MRCItem
litem &704
pos 40
dimension 20
uid 1925,0
)
*810 (MRCItem
litem &705
pos 41
dimension 20
uid 1927,0
)
*811 (MRCItem
litem &706
pos 42
dimension 20
uid 1929,0
)
*812 (MRCItem
litem &707
pos 43
dimension 20
uid 1931,0
)
*813 (MRCItem
litem &708
pos 44
dimension 20
uid 1933,0
)
*814 (MRCItem
litem &709
pos 45
dimension 20
uid 1935,0
)
*815 (MRCItem
litem &710
pos 46
dimension 20
uid 1937,0
)
*816 (MRCItem
litem &711
pos 47
dimension 20
uid 1939,0
)
*817 (MRCItem
litem &712
pos 48
dimension 20
uid 1941,0
)
*818 (MRCItem
litem &713
pos 49
dimension 20
uid 1943,0
)
*819 (MRCItem
litem &714
pos 50
dimension 20
uid 1945,0
)
*820 (MRCItem
litem &715
pos 51
dimension 20
uid 1947,0
)
*821 (MRCItem
litem &716
pos 52
dimension 20
uid 1949,0
)
*822 (MRCItem
litem &717
pos 53
dimension 20
uid 1951,0
)
*823 (MRCItem
litem &718
pos 2
dimension 20
uid 1963,0
)
*824 (MRCItem
litem &719
pos 0
dimension 20
uid 1965,0
)
*825 (MRCItem
litem &720
pos 1
dimension 20
uid 1967,0
)
*826 (MRCItem
litem &721
pos 14
dimension 20
uid 1969,0
)
*827 (MRCItem
litem &722
pos 12
dimension 20
uid 1971,0
)
*828 (MRCItem
litem &723
pos 10
dimension 20
uid 1973,0
)
*829 (MRCItem
litem &724
pos 11
dimension 20
uid 1975,0
)
*830 (MRCItem
litem &725
pos 9
dimension 20
uid 1977,0
)
*831 (MRCItem
litem &726
pos 8
dimension 20
uid 1979,0
)
*832 (MRCItem
litem &727
pos 6
dimension 20
uid 1981,0
)
*833 (MRCItem
litem &728
pos 7
dimension 20
uid 1983,0
)
*834 (MRCItem
litem &729
pos 5
dimension 20
uid 1985,0
)
*835 (MRCItem
litem &730
pos 3
dimension 20
uid 1987,0
)
*836 (MRCItem
litem &731
pos 4
dimension 20
uid 1989,0
)
*837 (MRCItem
litem &732
pos 16
dimension 20
uid 1991,0
)
*838 (MRCItem
litem &733
pos 15
dimension 20
uid 1993,0
)
*839 (MRCItem
litem &734
pos 13
dimension 20
uid 1995,0
)
*840 (MRCItem
litem &735
pos 54
dimension 20
uid 2308,0
)
*841 (MRCItem
litem &736
pos 55
dimension 20
uid 2310,0
)
*842 (MRCItem
litem &737
pos 56
dimension 20
uid 2312,0
)
*843 (MRCItem
litem &738
pos 57
dimension 20
uid 2314,0
)
*844 (MRCItem
litem &739
pos 58
dimension 20
uid 2316,0
)
*845 (MRCItem
litem &740
pos 59
dimension 20
uid 2318,0
)
*846 (MRCItem
litem &741
pos 60
dimension 20
uid 2320,0
)
*847 (MRCItem
litem &742
pos 61
dimension 20
uid 2322,0
)
*848 (MRCItem
litem &743
pos 62
dimension 20
uid 4096,0
)
*849 (MRCItem
litem &744
pos 63
dimension 20
uid 4672,0
)
*850 (MRCItem
litem &745
pos 64
dimension 20
uid 4762,0
)
*851 (MRCItem
litem &746
pos 65
dimension 20
uid 4764,0
)
*852 (MRCItem
litem &747
pos 66
dimension 20
uid 4766,0
)
*853 (MRCItem
litem &748
pos 67
dimension 20
uid 4972,0
)
*854 (MRCItem
litem &749
pos 68
dimension 20
uid 4996,0
)
*855 (MRCItem
litem &750
pos 69
dimension 20
uid 4998,0
)
*856 (MRCItem
litem &751
pos 70
dimension 20
uid 5937,0
)
*857 (MRCItem
litem &752
pos 71
dimension 20
uid 5973,0
)
*858 (MRCItem
litem &753
pos 72
dimension 20
uid 5975,0
)
*859 (MRCItem
litem &754
pos 73
dimension 20
uid 5987,0
)
*860 (MRCItem
litem &755
pos 74
dimension 20
uid 7001,0
)
*861 (MRCItem
litem &756
pos 17
dimension 20
uid 7003,0
)
*862 (MRCItem
litem &757
pos 75
dimension 20
uid 7005,0
)
*863 (MRCItem
litem &758
pos 76
dimension 20
uid 7011,0
)
*864 (MRCItem
litem &759
pos 77
dimension 20
uid 7013,0
)
*865 (MRCItem
litem &760
pos 18
dimension 20
uid 7025,0
)
*866 (MRCItem
litem &761
pos 78
dimension 20
uid 7198,0
)
*867 (MRCItem
litem &762
pos 19
dimension 20
uid 7697,0
)
*868 (MRCItem
litem &763
pos 79
dimension 20
uid 8160,0
)
*869 (MRCItem
litem &764
pos 80
dimension 20
uid 8162,0
)
*870 (MRCItem
litem &765
pos 81
dimension 20
uid 8164,0
)
*871 (MRCItem
litem &766
pos 82
dimension 20
uid 8166,0
)
*872 (MRCItem
litem &767
pos 83
dimension 20
uid 8168,0
)
*873 (MRCItem
litem &768
pos 84
dimension 20
uid 8170,0
)
*874 (MRCItem
litem &769
pos 85
dimension 20
uid 8172,0
)
*875 (MRCItem
litem &770
pos 20
dimension 20
uid 8174,0
)
*876 (MRCItem
litem &771
pos 21
dimension 20
uid 8176,0
)
*877 (MRCItem
litem &772
pos 86
dimension 20
uid 8178,0
)
*878 (MRCItem
litem &773
pos 87
dimension 20
uid 8180,0
)
*879 (MRCItem
litem &774
pos 88
dimension 20
uid 8182,0
)
*880 (MRCItem
litem &775
pos 22
dimension 20
uid 8184,0
)
*881 (MRCItem
litem &776
pos 89
dimension 20
uid 8186,0
)
*882 (MRCItem
litem &777
pos 90
dimension 20
uid 8188,0
)
*883 (MRCItem
litem &778
pos 91
dimension 20
uid 8190,0
)
*884 (MRCItem
litem &779
pos 92
dimension 20
uid 8192,0
)
*885 (MRCItem
litem &780
pos 93
dimension 20
uid 8194,0
)
*886 (MRCItem
litem &781
pos 23
dimension 20
uid 8196,0
)
*887 (MRCItem
litem &782
pos 94
dimension 20
uid 8198,0
)
*888 (MRCItem
litem &783
pos 24
dimension 20
uid 8444,0
)
*889 (MRCItem
litem &784
pos 95
dimension 20
uid 8446,0
)
*890 (MRCItem
litem &785
pos 96
dimension 20
uid 8448,0
)
*891 (MRCItem
litem &786
pos 97
dimension 20
uid 8450,0
)
*892 (MRCItem
litem &787
pos 98
dimension 20
uid 8452,0
)
*893 (MRCItem
litem &788
pos 99
dimension 20
uid 8773,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2044,0
optionalChildren [
*894 (MRCItem
litem &680
pos 0
dimension 20
uid 2045,0
)
*895 (MRCItem
litem &682
pos 1
dimension 50
uid 2046,0
)
*896 (MRCItem
litem &683
pos 2
dimension 100
uid 2047,0
)
*897 (MRCItem
litem &684
pos 3
dimension 50
uid 2048,0
)
*898 (MRCItem
litem &685
pos 4
dimension 100
uid 2049,0
)
*899 (MRCItem
litem &686
pos 5
dimension 100
uid 2050,0
)
*900 (MRCItem
litem &687
pos 6
dimension 50
uid 2051,0
)
*901 (MRCItem
litem &688
pos 7
dimension 80
uid 2052,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2039,0
vaOverrides [
]
)
]
)
uid 2024,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *902 (LEmptyRow
)
uid 2054,0
optionalChildren [
*903 (RefLabelRowHdr
)
*904 (TitleRowHdr
)
*905 (FilterRowHdr
)
*906 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*907 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*908 (GroupColHdr
tm "GroupColHdrMgr"
)
*909 (NameColHdr
tm "GenericNameColHdrMgr"
)
*910 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*911 (InitColHdr
tm "GenericValueColHdrMgr"
)
*912 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*913 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2066,0
optionalChildren [
*914 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *915 (MRCItem
litem &902
pos 0
dimension 20
)
uid 2068,0
optionalChildren [
*916 (MRCItem
litem &903
pos 0
dimension 20
uid 2069,0
)
*917 (MRCItem
litem &904
pos 1
dimension 23
uid 2070,0
)
*918 (MRCItem
litem &905
pos 2
hidden 1
dimension 20
uid 2071,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2072,0
optionalChildren [
*919 (MRCItem
litem &906
pos 0
dimension 20
uid 2073,0
)
*920 (MRCItem
litem &908
pos 1
dimension 50
uid 2074,0
)
*921 (MRCItem
litem &909
pos 2
dimension 100
uid 2075,0
)
*922 (MRCItem
litem &910
pos 3
dimension 100
uid 2076,0
)
*923 (MRCItem
litem &911
pos 4
dimension 50
uid 2077,0
)
*924 (MRCItem
litem &912
pos 5
dimension 50
uid 2078,0
)
*925 (MRCItem
litem &913
pos 6
dimension 80
uid 2079,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2067,0
vaOverrides [
]
)
]
)
uid 2053,0
type 1
)
activeModelName "BlockDiag"
)
