INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 07:02:19 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 tehb3/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb3/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.419ns (31.311%)  route 3.113ns (68.689%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=707, unset)          0.537     0.537    tehb3/clk
                         FDCE                                         r  tehb3/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  tehb3/data_reg_reg[3]/Q
                         net (fo=2, unplaced)         0.427     1.139    tehb3/data_reg[3]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.262 r  tehb3/dataOutArray[0]_carry_i_3__0/O
                         net (fo=1, unplaced)         0.497     1.759    addi2/tehb3_dataOutArray_0[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     2.012 r  addi2/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.019    addi2/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.073 r  addi2/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.073    addi2/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.127 r  addi2/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.127    addi2/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.181 r  addi2/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.181    addi2/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.235 r  addi2/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.235    addi2/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     2.392 f  addi2/dataOutArray[0]_carry__4/O[3]
                         net (fo=3, unplaced)         0.512     2.904    tehb3/data_reg_reg[31]_1[22]
                         LUT2 (Prop_lut2_I1_O)        0.120     3.024 r  tehb3/dataOutArray[0]0_carry__2_i_8__0/O
                         net (fo=1, unplaced)         0.000     3.024    cmpi0/data_reg_reg[2]_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.270 r  cmpi0/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=34, unplaced)        0.701     3.971    fork8/generateBlocks[0].regblock/CO[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.014 f  fork8/generateBlocks[0].regblock/data_reg[31]_i_1__13/O
                         net (fo=38, unplaced)        0.345     4.359    fork8/generateBlocks[0].regblock/reg_out0_reg
                         LUT5 (Prop_lut5_I4_O)        0.043     4.402 r  fork8/generateBlocks[0].regblock/data_reg[31]_i_2__4/O
                         net (fo=2, unplaced)         0.281     4.683    tehb3/data_reg_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.043     4.726 r  tehb3/data_reg[31]_i_1__11/O
                         net (fo=32, unplaced)        0.343     5.069    tehb3/reg_en
                         FDCE                                         r  tehb3/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=707, unset)          0.510     6.510    tehb3/clk
                         FDCE                                         r  tehb3/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    tehb3/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  1.161    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2536.914 ; gain = 348.082 ; free physical = 204920 ; free virtual = 247722
