---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

<br>


Conference and Journal Papers
======
(\* denotes corresponding authors)

* 2026

  ### C209. HeteroSTA: A CPU-GPU Heterogeneous Static Timing Analysis En- gine with Holistic Industrial Design Support 
     * accepted
     * Zizheng Guo, Haichuan Liu, Xizhe Shi, Shenglu Hua, Zuodong Zhang, Chunyuan Zhao, Runsheng Wang and **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Hong Kong, Jan, 2026.
            
  ### C208. HeteroLatch: A CPU-GPU Heterogeneous Latch-Aware Timing Analysis Engine 
     * accepted
     * Xizhe Shi, Zizheng Guo, Zuodong Zhang, Yun Liang, Runsheng Wang\* and **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Hong Kong, Jan, 2026.
            
  ### C207. Standard Cell Layout Synthesis for Dual-Sided 3D-Stacked Transistors 
     * accepted
     * Kairong Guo, Haoran Lu, Rui Guo, Jiarui Wang, Chunyuan Zhao, Heng Wu, Runsheng Wang and **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Hong Kong, Jan, 2026.
            
  ### C206. MOSTAR: Multi-Stage Hierarchical Bayesian Optimization for Substructure-Aware High-Dimensional Analog Circuit Sizing 
     * accepted
     * Weijian Fan, Haoyi Zhang, Weibin Lin, Runsheng Wang and **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Hong Kong, Jan, 2026.
            
  ### C205. AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models 
     * accepted
     * Chenhao Xue, Kezhi Li, Jiaxing Zhang, Yi Ren, Zhengyuan Shi, Chen Zhang, **Yibo Lin**, Lining Zhang, Qiang Xu and Guangyu Sun\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Hong Kong, Jan, 2026.
            
* 2025

  ### J204. [Sign-off Timing Considerations via Concurrent Routing Topology Optimization](https://doi.org/10.1109/TCAD.2024.3506216) 
     * accepted
     * Siting Liu, Ziyi Wang, Fangzhou Liu, **Yibo Lin**, Bei Yu\* and Martin Wong 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
            
  ### J203. [A Unified Deep Reinforcement Learning Approach for Constructing Rectilinear and Octilinear Steiner Minimum Tree](https://doi.org/10.1109/TCAD.2024.3523429) 
     * accepted
     * Zhenkun Lin, Genggeng Liu\*, Xing Huang, **Yibo Lin**, Jixin Zhang, Wenhao Liu and Ting-Chi Wang 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
            
  ### J202. [LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design](https://doi.org/10.1109/TCAD.2025.3529805) 
     * <a href="https://arxiv.org/abs/2406.18873" style="color:#3793ae">preprint</a> \| accepted
     * Bingyang Liu, Haoyi Zhang, Xiaohan Gao, Zichen Kong, Xiyuan Tang, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
            
  ### J201. [Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models](https://doi.org/10.1109/TCAD.2025.3566297) 
     * <a href="https://arxiv.org/abs/2407.02079" style="color:#3793ae">preprint</a> \| accepted
     * Jingchen Zhu, Chenhao Xue, Yiqi Chen, Zhao Wang, Chen Zhang, Yu Shen, Yifan Chen, Zekang Cheng, Yu Jiang, Tianqi Wang, **Yibo Lin**, Wei Hu, Bin Cui, Runsheng Wang, Yun Liang and Guangyu Sun\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
            
  ### J200. [A Post-Routing Layout Optimization Framework for Lithography Process Window Enlargement](https://doi.org/10.1109/TCAD.2025.3594247) 
     * accepted
     * Yajuan Su, Zixi Liu, **Yibo Lin**, Xiaojing Su, Yuqin Wang, Xin Hong, Yujie Jiang, Pengyu Ren and Yayi Wei 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
            
  ### J199. [LEGALM 2.0: A Versatile Augmented Lagrangian Method-Based Methodology for Mixed-Cell-Height Legalization](https://doi.org/10.1109/TCAD.2025.3597526) 
     * accepted
     * Jing Mai, Chunyuan Zhao, Zuodong Zhang, Zhixiong Di, Runsheng Wang and **Yibo Lin**\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
            
  ### C198. GTA: GPU-Accelerated Track Assignment with Lightweight Lookup Table for Conflict Detection 
     * <a href="/publications/papers/ROUTE_ICCAD2025_Zhao.pdf" style="color:#3793ae">preprint</a> \| *Best Paper Nomination*
     * Chunyuan Zhao, Jiarui Wang, Xun Jiang, Jincheng Lou and **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct, 2025.
            
  ### C197. Differentiable Physical Optimization 
     * <a href="/publications/papers/OPT_ICCAD2025_Du.pdf" style="color:#3793ae">preprint</a>
     * Yufan Du, Zizheng Guo, Runsheng Wang and **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct, 2025.
            
  ### C196. DiffCCD: Differentiable Concurrent Clock and Data Optimization 
     * <a href="/publications/papers/OPT_ICCAD2025_Ji.pdf" style="color:#3793ae">preprint</a>
     * Yuhao Ji, Yuntao Lu, Zuodong Zhang, Zizheng Guo, **Yibo Lin** and Bei Yu\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct, 2025.
            
  ### C195. GPU Acceleration for Versatile Buffer Insertion 
     * <a href="/publications/papers/OPT_ICCAD2025_Pu.pdf" style="color:#3793ae">preprint</a>
     * Yuan Pu, Yuhao Ji, Siying Yu, Zuodong Zhang, Zizheng Guo, Zhuolun He, **Yibo Lin**, David Z. Pan and Bei Yu\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct, 2025.
            
  ### C194. Orthrus: Dual-Loop Automated Framework for System-Technology Co-Optimization 
     * <a href="/publications/papers/STCO_ICCAD2025_Ren.pdf" style="color:#3793ae">preprint</a>
     * Yi Ren, Baokang Peng, Chenhao Xue, Kairong Guo, Yukun Wang, Guoyao Cheng, **Yibo Lin**, Lining Zhang and Guangyu Sun\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct, 2025.
            
  ### C193. IncreGPUSTA: GPU-Accelerated Incremental Static Timing Analysis for Iterative Design Flows 
     * <a href="/publications/papers/TIMING_ICCAD2025_Liu.pdf" style="color:#3793ae">preprint</a>
     * Haichuan Liu, Zizheng Guo, Runsheng Wang and **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct, 2025.
            
  ### C192. High-Resolution Full-Chip Thermal Resistance Extraction of BEOL Interconnects in 3-D ICs Considering Detailed Via Connectivity 
     * <a href="/publications/papers/TIMING_ICCAD2025_Liu.pdf" style="color:#3793ae">preprint</a>
     * Tianxiang Zhu, Qipan Wang, **Yibo Lin**\* and Runsheng Wang\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct, 2025.
            
  ### C191. MMCircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs 
     * <a href="/publications/papers/LLM_ICCAD2025_Zhao.pdf" style="color:#3793ae">preprint</a>
     * Chenchen Zhao, Zhengyuan Shi, Xiangyu Wen, Chengjie Liu, Yi Liu, Yunhao Zhou, Yuxiang Zhao, Hefei Feng, Yinan Zhu, Waa Gwok-Wan, Xin Cheng, Weiyu Chen, Yongqi Fu, Chujie Chen, Chenhao Xue, Ying Wang, **Yibo Lin**, Jun Yang, Ning Xu, Xi Wang and Qiang Xu\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct, 2025.
            
  ### C190. [DeepLayout: Learning Neural Representations of Circuit Placement Layout](https://openreview.net/forum?id=XAlUoJFFQR) 
     * <a href="https://openreview.net/forum?id=XAlUoJFFQR" style="color:#3793ae">preprint</a>
     * Yuxiang Zhao, Zhuomin Chai, Xun Jiang, Qiang Xu, Runsheng Wang and **Yibo Lin**\* 
     * International Conference on Machine Learning (ICML), Vancouver, Canada, Jul 13-19, 2025.
            
  ### C189. [G-SpNN: GPU-Accelerated Passivity Enforcement for S-Parameter Modeling with Neural Networks](https://doi.org/10.1109/DAC63849.2025.11133072) 
     * <a href="/publications/papers/SPICE_DAC2025_Zeng.pdf" style="color:#3793ae">preprint</a>
     * Lijie Zeng, Jiatai Sun, Xiao Wu, Dan Niu, Tianshi Wang, **Yibo Lin**, Zuochang Ye and Zhou Jin\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 22-25, 2025.
            
  ### C188. [SDM-PEB: Spatial-Depthwise Mamba for Enhanced Post-Exposure Bake Simulation](https://doi.org/10.1109/DAC63849.2025.11133153) 
     * <a href="/publications/papers/LITHO_DAC2025_Yu.pdf" style="color:#3793ae">preprint</a>
     * Ziyang Yu, Peng Xu, Zixiao Wang, Binwu Zhu, Qipan Wang, **Yibo Lin**, Runsheng Wang, Bei Yu\* and Martin Wong 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 22-25, 2025.
            
  ### C187. [GEM: GPU-Accelerated Emulator-Inspired RTL Simulation](https://doi.org/10.1109/DAC63849.2025.11132713) 
     * <a href="/publications/papers/SIM_DAC2025_Guo.pdf" style="color:#3793ae">preprint</a> \| *Best Paper Nomination*
     * Zizheng Guo, Yanqing Zhang, Runsheng Wang, **Yibo Lin** and Haoxing Ren 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 22-25, 2025.
            
  ### C186. [A Systematic Approach for Multi-Objective Double-Side Clock Tree Synthesis](https://doi.org/10.1109/DAC63849.2025.11133160) 
     * <a href="https://arxiv.org/abs/2503.12512" style="color:#3793ae">preprint</a>
     * Xun Jiang, Haoran Lu, Yuxuan Zhao, Jiarui Wang, Zizheng Guo, Heng Wu, Bei Yu, Sung Kyu Lim, Runsheng Wang, Ru Huang and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 22-25, 2025.
            
  ### C185. [Synergistic Die-Level Router for Multi-FPGA System with Time-Division Multiplexing Optimization](https://doi.org/10.1109/DAC63849.2025.11132952) 
     * <a href="/publications/papers/ROUTE_DAC2025_Wang.pdf" style="color:#3793ae">preprint</a>
     * Jiarui Wang, Yanjing Liu and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 22-25, 2025.
            
  ### C184. [RUPlace: Optimizing Routability via Unified Placement and Routing Formulation](https://doi.org/10.1109/DAC63849.2025.11132838) 
     * <a href="/publications/papers/PLACE_DAC2025_Chen.pdf" style="color:#3793ae">preprint</a>
     * Yifan Chen, Jing Mai, Zuodong Zhang and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 22-25, 2025.
            
  ### J183. [PDNNet: PDN-Aware GNN-CNN Heterogeneous Network for Dynamic IR Drop Prediction](https://doi.org/10.1109/TCAD.2024.3509796) 
     * <a href="https://arxiv.org/abs/2403.18569" style="color:#3793ae">preprint</a>
     * Yuxiang Zhao, Zhuomin Chai, Xun Jiang, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jun, 2025.
            
  ### J182. [Design Optimization of Flip FET Standard Cells With Dual-Sided Pins for Ultimate Scaling](https://doi.org/10.1109/TED.2025.3558759) 
     * <a href="https://arxiv.org/abs/2504.10122" style="color:#3793ae">preprint</a>
     * Rui Guo, Haoran Lu, Jiacheng Sun, Xun Jiang, Lining Zhangm, Ming Li, **Yibo Lin**, Runsheng Wang, Heng Wu\* and Ru Huang 
     * IEEE Transactions on Electron Devices (TED), Jun, 2025.
            
  ### C181. [AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models](https://doi.org/10.1109/ISEDA65950.2025.11100627) 
     * <a href="https://arxiv.org/abs/2412.19824" style="color:#3793ae">preprint</a>
     * Haoyi Zhang, Shizhao Sun, **Yibo Lin**, Runsheng Wang and Jiang Bian 
     * IEEE/ACM International Symposium of EDA (ISEDA), Hong Kong, May 9-12, 2025.
            
  ### C180. [Addressing Continuity and Expressivity Limitations in Differentiable Physical Optimization: A Case Study in Gate Sizing](https://doi.org/10.1109/ISEDA65950.2025.11100319) 
     * <a href="/publications/papers/OPT_ISEDA2025_Du.pdf" style="color:#3793ae">preprint</a> \| *Honorable Mention Paper Award*
     * Yufan Du, Zizheng Guo, Yang Hsu, Zhili Xiong, Seunggeun Kim, David Z. Pan, Runsheng Wang and **Yibo Lin**\* 
     * IEEE/ACM International Symposium of EDA (ISEDA), Hong Kong, May 9-12, 2025.
            
  ### C179. [Multi-Row Standard Cell Layout Synthesis with Enhanced Scalability](https://doi.org/10.1109/ISEDA65950.2025.11101126) 
     * <a href="/publications/papers/CELL_ISEDA2025_Guo.pdf" style="color:#3793ae">preprint</a>
     * Kairong Guo and **Yibo Lin**\* 
     * IEEE/ACM International Symposium of EDA (ISEDA), Hong Kong, May 9-12, 2025.
            
  ### C178. [ATSim3.5D: A Multiscale Thermal Simulator for 3.5D-IC Systems based on Nonlinear Multigrid Method](https://doi.org/10.1109/ISEDA65950.2025.11101154) 
     * <a href="https://www.researchgate.net/publication/390616577_ATSim35D_A_Multiscale_Thermal_Simulator_for_35D-IC_Systems_based_on_Nonlinear_Multigrid_Method" style="color:#3793ae">preprint</a> \| *Honorable Mention Paper Award*
     * Qipan Wang, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Symposium of EDA (ISEDA), Hong Kong, May 9-12, 2025.
            
  ### C177. [DOMAC: Differentiable Optimization for High-Speed Multipliers and Multiply-Accumulators](https://doi.org/10.1109/ISEDA65950.2025.11101018) 
     * <a href="https://arxiv.org/abs/2503.23943" style="color:#3793ae">preprint</a>
     * Chenhao Xue, Yi Ren, Jinwei Zhou, Kezhi Li, Chen Zhang, **Yibo Lin**, Lining Zhang, Qiang Xu and Guangyu Sun\* 
     * IEEE/ACM International Symposium of EDA (ISEDA), Hong Kong, May 9-12, 2025.
            
  ### C176. [DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization](https://doi.org/10.1109/ISEDA65950.2025.11100315) 
     * <a href="https://arxiv.org/abs/2503.23945" style="color:#3793ae">preprint</a>
     * Yi Ren, Chenhao Xue, Jiaxing Zhang, Chen Zhang, Qiang Xu, **Yibo Lin** and Guangyu Sun\* 
     * IEEE/ACM International Symposium of EDA (ISEDA), Hong Kong, May 9-12, 2025.
            
  ### C175. [A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-sided Signals](https://doi.org/10.23919/DATE64628.2025.10993282) 
     * <a href="/publications/papers/FFET_DATE2025_Lu.pdf" style="color:#3793ae">preprint</a>
     * Haoran Lu, Xun Jiang, Yanbang Chu, Ziqiao Xu, Rui Guo, Wanyue Peng, **Yibo Lin**, Runsheng Wang, Heng Wu\* and Ru Huang 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Lyon, France, Mar 31, 2025.
            
  ### C174. [MORE-Stress: Model Order Reduction based Efficient Numerical Algorithm for Thermal Stress Simulation of TSV Arrays in 2.5D/3D IC](https://doi.org/10.23919/DATE64628.2025.10993234) 
     * <a href="https://arxiv.org/abs/2411.12690" style="color:#3793ae">preprint</a>
     * Tianxiang Zhu, Qipan Wang, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Lyon, France, Mar 31, 2025.
            
  ### C173. [Handling Latch Loops in Timing Analysis with Improved Complexity and Divergent Loop Detection](https://doi.org/10.23919/DATE64628.2025.10993104) 
     * <a href="/publications/papers/TIMING_DATE2025_Shi.pdf" style="color:#3793ae">preprint</a>
     * Xizhe Shi, Zizheng Guo, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Lyon, France, Mar 31, 2025.
            
  ### C172. [SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support](https://doi.org/10.23919/DATE64628.2025.10993192) 
     * Haikang Diao, Haoyi Zhang, Jiahao Song, Haoyang Luo, **Yibo Lin**, Runsheng Wang, Yuan Wang and Xiyuan Tang\* 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Lyon, France, Mar 31, 2025.
            
  ### C171. [LEGALM: Efficient Legalization for Mixed-Cell-Height Circuits with Linearized Augmented Lagrangian Method](https://doi.org/10.1145/3698364.3705356) 
     * <a href="/publications/papers/PLACE_ISPD2025_Mai.pdf" style="color:#3793ae">preprint</a>
     * Jing Mai, Chunyuan Zhao, Zuodong Zhang, Zhixiong Di, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * ACM International Symposium on Physical Design (ISPD), Austin, TX, Mar 16-19, 2025.
            
  ### J170. [A Robust FPGA Router With Optimization of High-Fanout Nets and Intra-CLB Connections](https://doi.org/10.1109/TCAD.2024.3447218) 
     * Xun Jiang, Jiarui Wang, Jing Mai, Zhixiong Di and **Yibo Lin**\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Mar, 2025.
            
  ### J169. [Analytical Heterogeneous Die-to-Die 3D Placement With Macros](https://doi.org/10.1109/TCAD.2024.3444716) 
     * Yuxuan Zhao, Peiyu Liao, Siting Liu, Jiaxi Jiang, **Yibo Lin** and Bei Yu\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Feb, 2025.
            
  ### C168. [PathGen: An Efficient Parallel Critical Path Generation Algorithm](https://doi.org/10.1145/3658617.3697741) 
     * *Best Paper Nomination*
     * Che Chang, Boyang Zhang, Cheng-Hsiang Chiu, Dian-Lun Lin, Yi-Hua Chung, Wan-Luan Lee, Zizheng Guo, **Yibo Lin** and Tsung-Wei Huang\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan, 2025.
            
  ### C167. [iTAP: An Incremental Task Graph Partitioner for Task-parallel Static Timing Analysis](https://dl.acm.org/doi/abs/10.1145/3658617.3697738) 
     * Boyang Zhang, Che Chang, Cheng-Hsiang Chiu, Dian-Lun Lin, Yang Sui, Chih-Chun Chang, Yi-Hua Chung, Wan Luan Lee, Zizheng Guo, **Yibo Lin** and Tsung-Wei Huang\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan, 2025.
            
* 2024

  ### C166. [Analyzing Timing in Shorter Time: A Journey through Heterogeneous Parallelism for Static Timing Analysis](https://doi.org/10.1109/ICSICT62049.2024.10831648) 
     * <a href="/publications/papers/TIMING_ICSICT2024_Guo.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * Zizheng Guo, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Zhuhai, China, Oct 22-25, 2024.
            
  ### J165. [A scalable universal Ising machine based on interaction-centric storage and compute-in-memory](https://doi.org/10.1038/s41928-024-01228-7) 
     * Wenshuo Yue, Teng Zhang, Zhaokun Jing, Kai Wu, Yuxiang Yang, Zhen Yang, Yongqin Wu, Weihai Bu, Kai Zheng, Jin Kang, **Yibo Lin**, Yaoyu Tao, Bonan Yan\*, Ru Huang and Yuchao Yang\* 
     * Nature Electronics, Oct, 2024.
            
  ### C164. [ATPlace2.5D: Analytical Thermal-Aware Chiplet Placement Framework for Large-Scale 2.5D-IC](https://doi.org/10.1145/3676536.3676648) 
     * <a href="/publications/papers/PLACE_ICCAD2024_Wang.pdf" style="color:#3793ae">preprint</a>
     * Qipan Wang, Xueqing Li, Tianyu Jia, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct, 2024.
            
  ### C163. [HeLEM-GR: Heterogeneous Global Routing with Linearized Exponential Multiplier Method](https://doi.org/10.1145/3676536.3676650) 
     * <a href="/publications/papers/ROUTE_ICCAD2024_Zhao.pdf" style="color:#3793ae">preprint</a>
     * Chunyuan Zhao, Zizheng Guo, Rui Wang, Zaiwen Wen, Yun Liang and **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct, 2024.
            
  ### C162. [HeteroExcept: A CPU-GPU Heterogeneous Algorithm to Accelerate Exception-aware Static Timing Analysis](https://doi.org/10.1145/3676536.3676651) 
     * <a href="/publications/papers/TIMING_ICCAD2024_Guo.pdf" style="color:#3793ae">preprint</a>
     * Zizheng Guo, Zuodong Zhang, Wuxi Li, Tsung-Wei Huang, Xizhe Shi, Yufan Du, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct, 2024.
            
  ### C161. [Joint Placement Optimization for Hierarchical Analog/Mixed-Signal Circuits](https://doi.org/10.1145/3676536.3676664) 
     * <a href="/publications/papers/ANALOG_ICCAD2024_Gao.pdf" style="color:#3793ae">preprint</a>
     * Xiaohan Gao, Haoyi Zhang, Bingyang Liu, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct, 2024.
            
  ### C160. [Fusion of Global Placement and Gate Sizing with Differentiable Optimization](https://doi.org/10.1145/3676536.3676670) 
     * <a href="/publications/papers/OPT_ICCAD2024_Du.pdf" style="color:#3793ae">preprint</a> \| *Best Paper Nomination*
     * Yufan Du, Zizheng Guo, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct, 2024.
            
  ### C159. [FaStTherm: Fast and Stable Full-Chip Transient Thermal Predictor Considering Nonlinear Effects](https://doi.org/10.1145/3676536.3676738) 
     * <a href="/publications/papers/THERMAL_ICCAD2024_Zhu.pdf" style="color:#3793ae">preprint</a>
     * Tianxiang Zhu, Qipan Wang, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct, 2024.
            
  ### C158. [MORPH: More Robust ASIC Placement for Hybrid Region Constraint Management](https://doi.org/10.1145/3676536.3676745) 
     * <a href="/publications/papers/PLACE_ICCAD2024_Mai.pdf" style="color:#3793ae">preprint</a>
     * Jing Mai, Zuodong Zhang, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, Oct, 2024.
            
  ### J157. [Large Circuit Models: Opportunities and Challenges](https://doi.org/10.1007/s11432-024-4155-7) 
     * <a href="https://dds.sciengine.com/cfs/files/pdfs/view/1674-733X/004D8F9453BB4AE39205F819D9341C66-mark.pdf" style="color:#3793ae">preprint</a>
     * Tsung-Yi Ho, Sadaf Khan, Jinwei Liu, Yi Liu, Zhengyuan Shi, Ziyi Wang, Qiang Xu\*, Evangeline F.Y. Young, Bei Yu, Ziyang Zheng, Binwu Zhu, Keren Zhu, Yiqi Che, Yun Liang, **Yibo Lin**, Guojie Luo, Guangyu Sun, Runsheng Wang, Xinming Wei, Chenhao Xue, Haoyi Zhang, Zuodong Zhang, Yuxiang Zhao, Sunan Zou, Lei Chen, Yu Huang, Min Li, Dimitrios Tsaras, Mingxuan Yuan, Hui-Ling Zhen, Zhufei Chu, Wenji Fang, Xingquan Li and Zhiyao Xie 
     * Science China Information Sciences, Sep, 2024.
            
  ### C156. [Top-Level Routing for Multiply-Instantiated Blocks with Topology Hashing](https://doi.org/10.1145/3649329.3655900) 
     * <a href="/publications/papers/ROUTE_DAC2024_Wang.pdf" style="color:#3793ae">preprint</a>
     * Jiarui Wang, Xun Jiang and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 23-27, 2024.
            
  ### C155. [PowPrediCT: Cross-Stage Power Prediction with Circuit-Transformation-Aware Learning](https://doi.org/10.1145/3649329.3657349) 
     * <a href="/publications/papers/POWER_DAC2024_Du.pdf" style="color:#3793ae">preprint</a>
     * Yufan Du, Zizheng Guo, Xun Jiang, Zhuomin Chai, Yuxiang Zhao, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 23-27, 2024.
            
  ### C154. [EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration](https://doi.org/10.1145/3649329.3656229) 
     * <a href="https://arxiv.org/abs/2404.13062" style="color:#3793ae">preprint</a>
     * Haoyi Zhang, Jiahao Song, Xiaohan Gao, Xiyuan Tang, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 23-27, 2024.
            
  ### C153. [PVTSizing: A TuRBO-RL-Based Batch-Sampling Optimization Framework for PVT-Robust Analog Circuit Synthesis](https://doi.org/10.1145/3649329.3661850) 
     * <a href="/publications/papers/ANALOG_DAC2024_Kong.pdf" style="color:#3793ae">preprint</a>
     * Zichen Kong, Xiyuan Tang\*, Wei Shi, Yiheng Du, **Yibo Lin** and Yuan Wang 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 23-27, 2024.
            
  ### C152. [Lesyn: Placement-aware Logic Resynthesis for Non-Integer Multiple-Cell-Height Designs](https://doi.org/10.1145/3649329.3656243) 
     * <a href="/publications/papers/LOGIC_DAC2024_Pu.pdf" style="color:#3793ae">preprint</a>
     * Yuan Pu, Fangzhou Liu, Yu Zhang, Zhuolun He, Kai-Yuan Chao, **Yibo Lin** and Bei Yu\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 23-27, 2024.
            
  ### C151. [G-kway: Multilevel GPU-Accelerated k-way Graph Partitioner](https://doi.org/10.1145/3649329.3656238) 
     * <a href="/publications/papers/PART_DAC2024_Lee.pdf" style="color:#3793ae">preprint</a>
     * Wan Luan Lee, Dian-Lun Lin, Tsung-Wei Huang\*, Shui Jiang, Tsung-Yi Ho, **Yibo Lin** and Bei Yu 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 23-27, 2024.
            
  ### C150. [Oltron: Algorithm-Hardware Co-design for Outlier-Aware Quantization of LLMs with Inter-/Intra-Layer Adaptation](https://doi.org/10.1145/3649329.3656221) 
     * <a href="https://dl.acm.org/doi/pdf/10.1145/3649329.3656221" style="color:#3793ae">preprint</a>
     * Chenhao Xue, Chen Zhang, Xun Jiang, Gao Zhutianya, **Yibo Lin** and Guangyu Sun\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 23-27, 2024.
            
  ### C149. [First Experimental Demonstration of Self-Aligned Flip FET (FFET): A Breakthrough Stacked Transistor Technology with 2.5T Design, Dual-Side Active and Interconnects](https://doi.org/10.1109/VLSITechnologyandCir46783.2024.10631460) 
     * <a href="https://vlsi24.mapyourshow.com/mys_shared/vlsi24/handouts/T11.4_Thu_Lu.pdf" style="color:#3793ae">preprint</a>
     * Haoran Lu, Yandong Ge, Xun Jiang, Jiacheng Sun, Wanyue Peng, Rui Guo, Ming Li, **Yibo Lin**, Runsheng Wang, Heng Wu\* and Ru Huang 
     * IEEE Symposium on VLSI Technology and Circuits (VLSI), Honolulu, HI, Jun 16-20, 2024.
            
  ### J148. [Analytical Die-to-Die 3D Placement With Bistratal Wirelength Model and GPU Acceleration](https://doi.org/10.1109/TCAD.2023.3347293) 
     * Peiyu Liao, Yuxuan Zhao, Dawei Guo, **Yibo Lin** and Bei Yu\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jun, 2024.
            
  ### C147. [Migrating Standard Cells for Multiple Drive Strengths by Routing Imitation](https://doi.org/10.1109/ISEDA62518.2024.10617650) 
     * <a href="/publications/papers/CELL_ISEDA2024_Gao.pdf" style="color:#3793ae">preprint</a>
     * Xiaohan Gao, Haoyi Zhang, Zhu Pan, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Symposium of EDA (ISEDA), Xi'an, China, May 10-13, 2024.
            
  ### C146. [ATSim3D: Towards Accurate Thermal Simulator for Heterogeneous 3D IC Systems Considering Nonlinear Leakage and Conductivity](https://doi.org/10.1109/ISEDA62518.2024.10617604) 
     * <a href="https://www.researchgate.net/publication/379661538_ATSim3D_Towards_Accurate_Thermal_Simulator_for_Heterogeneous_3D-IC_Systems_Considering_Nonlinear_Leakage_and_Conductivity" style="color:#3793ae">preprint</a> \| *Honorable Mention Paper Award*
     * Qipan Wang, Tianxiang Zhu, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Symposium of EDA (ISEDA), Xi'an, China, May 10-13, 2024.
            
  ### C145. [OpenPARF 3.0: Robust Multi-Electrostatics Based FPGA Macro Placement Considering Cascaded Macros Groups and Fence Regions](https://doi.org/10.1109/ISEDA62518.2024.10617535) 
     * <a href="/publications/papers/FPGA_ISEDA2024_Mai.pdf" style="color:#3793ae">preprint</a> \| *Best Paper Award*
     * Jing Mai, Jiarui Wang, Yifan Chen, Zizheng Guo, Xun Jiang, Yun Liang and **Yibo Lin**\* 
     * IEEE/ACM International Symposium of EDA (ISEDA), Xi'an, China, May 10-13, 2024.
            
  ### C144. [CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design Environment](https://openreview.net/pdf?id=nMFSUjxMIl) 
     * <a href="https://circuitnet.github.io" style="color:#3793ae">release</a> \| <a href="https://openreview.net/pdf?id=nMFSUjxMIl" style="color:#3793ae">preprint</a>
     * Xun Jiang, Zhuomin Chai, Yuxiang Zhao, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * International Conference on Learning Representations (ICLR), Vienna, Austria, May 7-11, 2024.
            
  ### J143. [Dynamic Supply Noise Aware Timing Analysis With JIT Machine Learning Integration](https://doi.org/10.1109/TCAD.2023.3342603) 
     * accepted
     * Yufei Chen, Zizheng Guo, Runsheng Wang, Ru Huang, **Yibo Lin** and Cheng Zhuo 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), May, 2024.
            
  ### C142. [Heterogeneous Static Timing Analysis with Advanced Delay Calculator](https://ieeexplore.ieee.org/document/10546507) 
     * <a href="/publications/papers/TIMER_DATE2024_Guo.pdf" style="color:#3793ae">preprint</a>
     * Zizheng Guo, Tsung-Wei Huang, Zhou Jin, Cheng Zhuo, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Valencia, Spain, Mar 24-28, 2024.
            
  ### C141. [SAGERoute 2.0: Hierarchical Analog and Mixed Signal Routing Considering Versatile Routing Scenarios](https://ieeexplore.ieee.org/document/10546542) 
     * <a href="/publications/papers/ANALOG_DATE2024_Zhang.pdf" style="color:#3793ae">preprint</a>
     * Haoyi Zhang, Xiaohan Gao, Zilong Shen, Jiahao Song, Xiaoxu Cheng, Xiyuan Tang, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Valencia, Spain, Mar 24-28, 2024.
            
  ### C140. [IncreMacro: Incremental Macro Placement Refinement](https://doi.org/10.1145/3626184.3633321) 
     * <a href="/publications/papers/PLACE_ISPD2024_Pu.pdf" style="color:#3793ae">preprint</a> \| *Best Paper Nomination*
     * Yuan Pu, Tinghuan Chen, Zhuolun He, Chen Bai, Haisheng Zheng, **Yibo Lin** and Bei Yu\* 
     * ACM International Symposium on Physical Design (ISPD), Taipei, Mar 12-15, 2024.
            
  ### C139. [Multi-Electrostatics Based Placement for Non-Integer Multiple-Height Cells](https://doi.org/10.1145/3626184.3633320) 
     * <a href="/publications/papers/PLACE_ISPD2024_Zhang.pdf" style="color:#3793ae">preprint</a>
     * Yu Zhang, Yuan Pu, Fangzhou Liu, Peiyu Liao, Kaiyuan Chao, Keren Zhu, **Yibo Lin** and Bei Yu\* 
     * ACM International Symposium on Physical Design (ISPD), Taipei, Mar 12-15, 2024.
            
  ### C138. [Routing-aware Legal Hybrid Bonding Terminal Assignment for 3D Face-to-Face Stacked ICs](https://doi.org/10.1145/3626184.3633322) 
     * <a href="/publications/papers/ROUTE_ISPD2024_Liu.pdf" style="color:#3793ae">preprint</a>
     * Siting Liu, Jiaxi Jiang, Zhuolun He, Ziyi Wang, **Yibo Lin** and Bei Yu\* 
     * ACM International Symposium on Physical Design (ISPD), Taipei, Mar 12-15, 2024.
            
  ### J137. [LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization](https://doi.org/10.1109/TCSI.2023.3340554) 
     * <a href="https://arxiv.org/abs/2308.03233" style="color:#3793ae">preprint</a>
     * Zhixiong Di\*, Runzhe Tao, Jing Mai, Lin Chen and **Yibo Lin** 
     * IEEE Transactions on Circuits and Systems I, Mar, 2024.
            
  ### J136. [Multielectrostatic FPGA Placement Considering SLICEL-SLICEM Heterogeneity, Clock Feasibility, and Timing Optimization](https://doi.org/10.1109/TCAD.2023.3313101) 
     * <a href="https://arxiv.org/abs/2303.09305" style="color:#3793ae">preprint</a> \| <a href="https://github.com/PKU-IDEA/OpenPARF" style="color:#3793ae">release</a>
     * Jing Mai, Jiarui Wang, Zhixiong Di and **Yibo Lin**\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Feb, 2024.
            
  ### C135. [An Efficient Task-parallel Pipeline Programming Framework](https://doi.org/10.1145/3635035.3635037) 
     * Cheng-Hsiang Chiu, Zhicheng Xiong, Zizheng Guo, Tsung-Wei Huang\* and **Yibo Lin** 
     * International Conference on High-Performance Computing in Asia-Pacific Region (HPC Asia), Nagoya, Japan, Jan, 2024.
            
* 2023

  ### J134. [Accelerating Static Timing Analysis using CPU-GPU Heterogeneous Parallelism](https://doi.org/10.1109/TCAD.2023.3286261) 
     * Zizheng Guo, Tsung-Wei Huang and **Yibo Lin**\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Dec, 2023.
            
  ### J133. [CircuitNet: An Open-Source Dataset for Machine Learning in VLSI CAD Applications with Improved Domain-Specific Evaluation Metric and Learning Strategies](https://doi.org/10.1109/TCAD.2023.3287970) 
     * <a href="https://circuitnet.github.io" style="color:#3793ae">release</a>
     * Zhuomin Chai, Yuxiang Zhao, Wei Liu\*, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Dec, 2023.
            
  ### J132. [OpenPARF: 基于深度学习工具包的大规模异构FPGA开源布局布线框架](https://jeit.ac.cn/cn/article/doi/10.11999/JEIT230387) 
     * Jing Mai, Jiarui Wang, Zhixiong Di and **Yibo Lin**\* 
     * 电子与信息学报, 2023.
            
  ### J131. [AVATAR: An Aging- and Variation-Aware Dynamic Timing Analyzer for Error-Efficient Computing](https://doi.org/10.1109/TCAD.2023.3255167) 
     * Zuodong Zhang, Zizheng Guo, **Yibo Lin**\*, Meng Li\*, Runsheng Wang and Ru Huang 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Nov, 2023.
            
  ### J130. [A GPU-accelerated Framework for Path-based Timing Analysis](https://doi.org/10.1109/TCAD.2023.3272274) 
     * Guannan Guo, Tsung-Wei Huang\*, **Yibo Lin**, Zizheng Guo, Sushma Yellapragada and Martin Wong 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Nov, 2023.
            
  ### C129. [Stronger Mixed-Size Placement Backbone Considering Second-Order Information](https://doi.org/10.1109/ICCAD57390.2023.10323700) 
     * <a href="/publications/papers/PLACE_ICCAD2023_Chen.pdf" style="color:#3793ae">preprint</a>
     * Yifan Chen, Zaiwen Wen, Yun Liang and **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, Oct 29-31, 2023.
            
  ### J128. [DREAMPlace 4.0: Timing-driven Placement with Momentum-based Net Weighting and Lagrangian-based Refinement](https://doi.org/10.1109/TCAD.2023.3240132) 
     * <a href="https://github.com/limbo018/DREAMPlace" style="color:#3793ae">release</a>
     * Peiyu Liao, Dawei Guo, Zizheng Guo, Siting Liu, Zhitang Chen, Wenlong Lv, **Yibo Lin**\* and Bei Yu\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Oct, 2023.
            
  ### J127. [Post-Layout Simulation Driven Analog Circuit Sizing](https://doi.org/10.1007/s11432-022-3878-5) 
     * <a href="https://arxiv.org/pdf/2310.14049" style="color:#3793ae">preprint</a>
     * Xiaohan Gao, Haoyi Zhang, Siyuan Ye, Mingjie Liu, David Z. Pan, Linxiao Shen, Runsheng Wang, **Yibo Lin**\* and Ru Huang 
     * SCIENCE CHINA Information Sciences, Oct, 2023.
            
  ### C126. [OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit](https://doi.org/10.1109/ASICON58565.2023.10396248) 
     * <a href="https://arxiv.org/abs/2306.16665" style="color:#3793ae">preprint</a> \| <a href="https://github.com/PKU-IDEA/OpenPARF" style="color:#3793ae">release</a> \| *Invited Paper*
     * Jing Mai, Jiaru Wang, Zhixiong Di, Guojie Luo, Yun Liang and **Yibo Lin**\* 
     * International Conference on ASIC (ASICON), Nanjing, China, Oct, 2023.
            
  ### C125. [Accelerating Routability and Timing Optimization with Open-Source AI4EDA Dataset CircuitNet and Heterogeneous Platforms](https://doi.org/10.1109/ICCAD57390.2023.10323938) 
     * <a href="/publications/papers/PD_ICCAD2023_Jiang.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * Xun Jiang, Zizheng Guo, Zhuomin Chai, Yuxiang Zhao, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, Oct, 2023.
            
  ### C124. [Khronos: Fusing Memory Access for Improved Hardware RTL Simulation](https://doi.org/10.1145/3613424.3614301) 
     * <a href="https://dl.acm.org/doi/pdf/10.1145/3613424.3614301" style="color:#3793ae">preprint</a>
     * Kexing Zhou, Yun Liang\*, **Yibo Lin**, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Symposium on Microarchitecture (MICRO), Toronto, Canada, Oct, 2023.
            
  ### J123. [DRC-SG 2.0: Efficient Design Rule Checking Script Generation via Key Information Extraction](https://doi.org/10.1145/3594666) 
     * Binwu Zhu, Xinyun Zhang, **Yibo Lin**, Bei Yu and Martin Wong 
     * ACM Transactions on Design Automation of Electronic Systems (TODAES), Sep, 2023.
            
  ### C122. [General-Purpose Gate-Level Simulation with Partition-Agnostic Parallelism](https://doi.org/10.1109/DAC56929.2023.10247907) 
     * <a href="/publications/papers/SIM_DAC2023_Guo.pdf" style="color:#3793ae">preprint</a>
     * Zizheng Guo, Zuodong Zhang, Xun Jiang, Wuxi Li, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 9-13, 2023.
            
  ### C121. [MTL-Designer: An Integrated Flow for Analysis and Synthesis of Microstrip Transmission Line](https://doi.org/10.1109/DAC56929.2023.10247759) 
     * <a href="/publications/papers/ANALOG_DAC2023_Wang.pdf" style="color:#3793ae">preprint</a>
     * Qipan Wang, Ping Liu, Ligguo Jiang, Mingjie Liu, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 9-13, 2023.
            
  ### C120. [On a Moreau Envelope Wirelength Model for Analytical Global Placement](https://doi.org/10.1109/DAC56929.2023.10247712) 
     * <a href="/publications/papers/PLACE_DAC2023_Liao.pdf" style="color:#3793ae">preprint</a>
     * Peiyu Liao, Hongduo Liu, **Yibo Lin**\*, Bei Yu\* and Martin Wong 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 9-13, 2023.
            
  ### C119. [Concurrent Sign-off Timing Optimization via Deep Steiner Points Refinement](https://doi.org/10.1109/DAC56929.2023.10247794) 
     * <a href="/publications/papers/ROUTE_DAC2023_Liu.pdf" style="color:#3793ae">preprint</a>
     * Siting Liu, Ziyi Wang, Fangzhou Liu, **Yibo Lin**, Bei Yu and Martin Wong\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 9-13, 2023.
            
  ### C118. [Mitigating Distribution Shift for Congestion Optimization in Global Placement](https://doi.org/10.1109/DAC56929.2023.10247660) 
     * <a href="/publications/papers/PLACE_DAC2023_Zheng.pdf" style="color:#3793ae">preprint</a>
     * Su Zheng, Lancheng Zou, Siting Liu, **Yibo Lin**, Bei Yu and Martin Wong\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 9-13, 2023.
            
  ### C117. [LRSDP: Low-Rank SDP for Triple Patterning Lithography Layout Decomposition](https://doi.org/10.1109/DAC56929.2023.10247846) 
     * <a href="/publications/papers/MPL_DAC2023_Zhang.pdf" style="color:#3793ae">preprint</a>
     * Yu Zhang, Yifan Chen, Zhonglin Xie, Hong Xu, Zaiwen Wen, **Yibo Lin**\* and Bei Yu\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 9-13, 2023.
            
  ### J116. [FastGR: Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler](https://doi.org/10.1109/TCAD.2022.3217668) 
     * Siting Liu, Yuan Pu, Peiyu Liao, Hongzhong Wu, Rui Zhang, Zhitang Chen, Wenlong Lv, **Yibo Lin**\* and Bei Yu\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jul, 2023.
            
  ### C115. [HybridNet: Dual-Branch Fusion of Geometrical and Topological Views for VLSI Congestion Prediction](https://doi.org/10.1109/ISEDA59274.2023.10218656) 
     * <a href="https://arxiv.org/pdf/2305.05374.pdf" style="color:#3793ae">preprint</a>
     * Yuxiang Zhao, Zhuomin Chai, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Symposium of EDA (ISEDA), Nanjing, China, May 8-11, 2023.
            
  ### C114. [Multi-Scenario Analog and Mixed-Signal Circuit Routing with Agile Human Interaction](https://doi.org/10.1109/ISEDA59274.2023.10218434) 
     * Haoyi Zhang, Xiaohan Gao, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Symposium of EDA (ISEDA), Nanjing, China, May 8-11, 2023.
            
  ### C113. [SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility](https://doi.org/10.23919/DATE56975.2023.10137296) 
     * <a href="/publications/papers/ANALOG_DATE2023_Zhang.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/PKU-IDEA/SAGERoute" style="color:#3793ae">release</a> \| *Best Paper Award*
     * Haoyi Zhang, Xiaohan Gao, Haoyang Luo, Jiahao Song, Xiyuan Tang, Junhua Liu, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Antwerp, Belgium, Apr 17-19, 2023.
            
  ### C112. [READ: Reliability-Enhanced Accelerator Dataflow Optimization using Critical Input Pattern Reduction](https://doi.org/10.23919/DATE56975.2023.10137254) 
     * <a href="/publications/papers/TIMING_DATE2023_Zhang.pdf" style="color:#3793ae">preprint</a>
     * Zuodong Zhang, Meng Li\*, **Yibo Lin**, Runsheng Wang and Ru Huang 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Antwerp, Belgium, Apr 17-19, 2023.
            
  ### J111. [Interactive Analog Layout Editing with Instant Placement and Routing Legalization](https://doi.org/10.1109/TCAD.2022.3190234) 
     * Xiaohan Gao, Haoyi Zhang, Mingjie Liu, Linxiao Shen, David Z. Pan, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Mar, 2023.
            
  ### J110. [Introduction to the Special Issue on Machine Learning for CAD/EDA](https://doi.org/10.1145/3586208) 
     * **Yibo Lin**, Avi Ziv and Haoxing Ren 
     * ACM Transactions on Design Automation of Electronic Systems (TODAES), Mar, 2023.
            
  ### J109. [Efficient Aging-Aware Standard Cell Library Characterization Based on Sensitivity Analysis](https://doi.org/10.1109/TCSII.2022.3212123) 
     * Xinfa Zhang, Zuodong Zhang, **Yibo Lin**\*, Zhigang Ji\*, Runsheng Wang and Ru Huang 
     * IEEE Transactions on Circuits and Systems II: Express Briefs, Feb, 2023.
            
  ### C108. [MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy](https://doi.org/10.1145/3566097.3567899) 
     * <a href="/publications/papers/PLACE_ASPDAC2023_Chen.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/PKU-IDEA/MacroRank" style="color:#3793ae">release</a>
     * Yifan Chen, Jing Mai, Xiaohan Gao, Muhan Zhang and **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan 16-19, 2023.
            
  ### C107. [A Robust FPGA Router with Concurrent Intra-CLB Rerouting](https://doi.org/10.1145/3566097.3567898) 
     * <a href="/publications/papers/ROUTE_ASPDAC2023_Wang.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/PKU-IDEA/OpenPARF" style="color:#3793ae">release</a>
     * Jiarui Wang, Jing Mai, Zhixiong Di and **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan 16-19, 2023.
            
* 2022

  ### J106. Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview 
     * <a href="https://arxiv.org/pdf/2202.13564.pdf" style="color:#3793ae">preprint</a>
     * Junchi Yan\*, Xianglong Lyu, Ruoyu Cheng and **Yibo Lin** 
     * arXiv preprint, 2022.
            
  ### J105. [Adaptive Layout Decomposition with Graph Embedding Neural Networks](https://doi.org/10.1109/TCAD.2022.3140729) 
     * Wei Li, Jialu Xia, Yuzhe Ma, Jialu Li, **Yibo Lin** and Bei Yu\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Nov, 2022.
            
  ### C104. [GPU-Accelerated Rectilinear Steiner Tree Generation](https://doi.org/10.1145/3508352.3549434) 
     * <a href="/publications/papers/ROUTING_ICCAD2022_Guo.pdf" style="color:#3793ae">preprint</a>
     * Zizheng Guo, Feng Gu and **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Diego, CA, Nov 01-03, 2022.
            
  ### C103. [DeePEB: A Neural Partial Differential Equation Solver for Post Exposure Baking Simulation in Lithography](https://doi.org/10.1145/3508352.3549398) 
     * <a href="/publications/papers/DFM_ICCAD2022_Wang.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/Brilight/DeePEB" style="color:#3793ae">release</a> \| *Best Paper Nomination*
     * Qipan Wang, Xiaohan Gao, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Diego, CA, Nov 01-03, 2022.
            
  ### C102. [Intelligent and Interactive Analog Layout Design Automation](https://doi.org/10.1109/ICSICT55466.2022.9963217) 
     * <a href="/publications/papers/ANALOG_ICSICT2022_Lin.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * **Yibo Lin**\*, Xiaohan Gao, Haoyi Zhang, Runsheng Wang and Ru Huang 
     * IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Nanjing, China, Oct 25-28, 2022.
            
  ### J101. [A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large Designs](https://doi.org/10.1109/TCAD.2021.3124758) 
     * Zizheng Guo, Mingwei Yang, Tsung-Wei Huang and **Yibo Lin**\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Oct, 2022.
            
  ### J100. [MLCAD: A Survey of Research in Machine Learning for CAD](https://doi.org/10.1109/TCAD.2021.3124762) 
     * *Invited Keynote Paper*
     * Martin Rapp, Hussam Amrouch, **Yibo Lin**, Bei Yu, David Z. Pan, Marilyn Wolf and Jörg Henkel\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Oct, 2022.
            
  ### C99. [Efficient Design Rule Checking Script Generation via Key Information Extraction](https://doi.org/10.1145/3551901.3556494) 
     * Binwu Zhu, Xinyun Zhang, **Yibo Lin**, Bei Yu\* and Martin Wong 
     * ACM/IEEE Workshop on Machine Learning for CAD (MLCAD), Snowbird, Utah, Sep 12-13, 2022.
            
  ### J98. [Asynchronous Reinforcement Learning Framework and Knowledge Transfer for Net Order Exploration in Detailed Routing](https://doi.org/10.1109/TCAD.2021.3117505) 
     * **Yibo Lin**, Tong Qu, Zongqing Lu, Yajuan Su\* and Yayi Wei\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Sep, 2022.
            
  ### J97. [CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)](https://doi.org/10.1007/s11432-022-3571-8) 
     * <a href="https://arxiv.org/pdf/2208.01040" style="color:#3793ae">preprint</a> \| <a href="https://circuitnet.github.io" style="color:#3793ae">release</a>
     * Zhuomin Chai, Yuxiang Zhao, **Yibo Lin**\*, Wei Liu, Runsheng Wang and Ru Huang 
     * SCIENCE CHINA Information Sciences, Sep, 2022.
            
  ### C96. [Multi-Electrostatic FPGA Placement Considering SLICEL-SLICEM Heterogeneity and Clock Feasibility](https://doi.org/10.1145/3489517.3530568) 
     * <a href="/publications/papers/PLACE_DAC2022_Mai.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/PKU-IDEA/OpenPARF" style="color:#3793ae">release</a>
     * Jing Mai, Yibai Meng, Zhixiong Di and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 10-14, 2022.
            
  ### C95. [Differentiable-Timing-Driven Global Placement](https://doi.org/10.1145/3489517.3530486) 
     * <a href="/publications/papers/PLACE_DAC2022_Guo.pdf" style="color:#3793ae">preprint</a>
     * Zizheng Guo and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 10-14, 2022.
            
  ### C94. [A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction](https://doi.org/10.1145/3489517.3530597) 
     * <a href="/publications/papers/Timing_DAC2022_Guo.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/PKU-IDEA/TimingPredict" style="color:#3793ae">release</a>
     * Zizheng Guo, Mingjie Liu, Jiaqi Gu, Shuhan Zhang, David Z. Pan and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 10-14, 2022.
            
  ### C93. [AVATAR: An Aging- and Variation-Aware Dynamic Timing Analyzer for Application-based DVAFS](https://doi.org/10.1145/3489517.3530530) 
     * <a href="/publications/papers/Timing_DAC2022_Zhang.pdf" style="color:#3793ae">preprint</a>
     * Zuodong Zhang, Zizheng Guo, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 10-14, 2022.
            
  ### C92. [LHNN: Lattice Hypergraph Neural Network for VLSI Congestion Prediction](https://doi.org/10.1145/3489517.3530675) 
     * <a href="https://arxiv.org/pdf/2203.12831.pdf" style="color:#3793ae">preprint</a>
     * Bowen Wang, Guibao Shen, Dong Li, Jianye Hao, Wulong Liu, Yu Huang, Hongzhong Wu, **Yibo Lin**, Guangyong Chen and Pheng Ann Heng 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jul 10-14, 2022.
            
  ### J91. [Taskflow: A Lightweight Parallel and Heterogeneous Task Graph Computing System](https://doi.org/10.1109/TPDS.2021.3104255) 
     * <a href="https://tsung-wei-huang.github.io/papers/tpds21-taskflow.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/taskflow/taskflow" style="color:#3793ae">release</a>
     * Tsung-Wei Huang\*, Dian-Lun Lin, Chun-Xun Lin and **Yibo Lin** 
     * IEEE Transactions on Parallel and Distributed Systems (TPDS), Jun, 2022.
            
  ### C90. [EventTimer: Fast and Accurate Event-Based Dynamic Timing Analysis](https://doi.org/10.23919/DATE54114.2022.9774642) 
     * <a href="/publications/papers/TIMER_DATE2022_Zhang.pdf" style="color:#3793ae">preprint</a>
     * Zuodong Zhang, Zizheng Guo, **Yibo Lin**\*, Runsheng Wang and Ru Huang 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Antwerp, Belgium, Mar 14-23, 2022.
            
  ### C89. [FastGR: Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler](https://doi.org/10.23919/DATE54114.2022.9774606) 
     * <a href="/publications/papers/ROUTE_DATE2022_Liu.pdf" style="color:#3793ae">preprint</a> \| **Best Paper Award**
     * Siting Liu, Peiyu Liao, Zhitang Chen, Wenlong Lv, **Yibo Lin**\* and Bei Yu\* 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Antwerp, Belgium, Mar 14-23, 2022.
            
  ### C88. [DREAMPlace 4.0: Timing-driven Global Placement with Momentum-based Net Weighting](https://doi.org/10.23919/DATE54114.2022.9774725) 
     * <a href="/publications/papers/PLACE_DATE2022_Liao.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/limbo018/DREAMPlace" style="color:#3793ae">release</a>
     * Peiyu Liao, Siting Liu, Zhitang Chen, Wenlong Lv, **Yibo Lin**\* and Bei Yu\* 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Antwerp, Belgium, Mar 14-23, 2022.
            
  ### C87. [Mixed-Cell-Height Legalization on CPU-GPU Heterogeneous Systems](https://doi.org/10.23919/DATE54114.2022.9774671) 
     * <a href="/publications/papers/PLACE_DATE2022_Yang.pdf" style="color:#3793ae">preprint</a>
     * Haoyu Yang, Kit Fung, Yuxuan Zhao, **Yibo Lin** and Bei Yu\* 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Antwerp, Belgium, Mar 14-23, 2022.
            
  ### C86. [FPGA-Accelerated Maze Routing Kernel for VLSI Designs](https://doi.org/10.1109/ASP-DAC52403.2022.9712533) 
     * <a href="/publications/papers/ROUTE_ASPDAC2022_Jiang.pdf" style="color:#3793ae">preprint</a>
     * Xun Jiang, **Yibo Lin** and Zhongfeng Wang\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Virtual Conference, Jan 17-20, 2022.
            
  ### C85. [Efficient Critical Paths Search Algorithm using Mergeable Heap](https://doi.org/10.1109/ASP-DAC52403.2022.9712566) 
     * <a href="/publications/papers/Timing_ASPDAC2022_Zhou.pdf" style="color:#3793ae">preprint</a>
     * Kexing Zhou, Zizheng Guo, Tsung-Wei Huang and **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Virtual Conference, Jan 17-20, 2022.
            
  ### J84. [elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs](https://doi.org/10.1109/TCAD.2021.3053191) 
     * <a href="/publications/papers/FPGA_TCAD2021_Meng.pdf" style="color:#3793ae">preprint</a>
     * Yibai Meng, Wuxi Li, **Yibo Lin**\* and David Z. Pan 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jan, 2022.
            
* 2021

  ### C83. [A Provably Good and Practically Efficient Algorithm for Common Path Pessimism Removal in Large Designs](https://doi.org/10.1109/DAC18074.2021.9586085) 
     * <a href="/publications/papers/TIMER_DAC2021_Guo.pdf" style="color:#3793ae">preprint</a>
     * Zizheng Guo, Tsung-Wei Huang and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Dec 05-09, 2021.
            
  ### C82. [GPU-accelerated Path-based Timing Analysis](https://doi.org/10.1109/DAC18074.2021.9586316) 
     * <a href="/publications/papers/TIMER_TopK_DAC2021_Guo.pdf" style="color:#3793ae">preprint</a>
     * Guannan Guo, Tsung-Wei Huang\*, **Yibo Lin** and Martin Wong 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Dec 05-09, 2021.
            
  ### C81. [Ultrafast CPU/GPU Kernels for Density Accumulation in Placement](https://doi.org/10.1109/DAC18074.2021.9586149) 
     * <a href="/publications/papers/PLACE_DAC2021_Guo.pdf" style="color:#3793ae">preprint</a>
     * Zizheng Guo, Jing Mai and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Dec 05-09, 2021.
            
  ### C80. [Interactive Analog Layout Editing with Instant Placement Legalization](https://doi.org/10.1109/DAC18074.2021.9586234) 
     * <a href="/publications/papers/ANALOG_DAC2021_Gao.pdf" style="color:#3793ae">preprint</a>
     * Xiaohan Gao, Mingjie Liu, David Z. Pan and **Yibo Lin**\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Dec 05-09, 2021.
            
  ### J79. [模拟电路版图自动化与智能设计](https://dl.ccf.org.cn/article/articleDetail.html?type=xhtx_thesis&_ack=1&id=5743150191429632) 
     * **Yibo Lin**\* 
     * 中国计算机学会通讯, Dec, 2021.
            
  ### J78. [OpenMPL: An Open Source Layout Decomposer](https://doi.org/10.1109/TCAD.2020.3042175) 
     * <a href="https://github.com/limbo018/OpenMPL" style="color:#3793ae">release</a>
     * Wei Li, Yuzhe Ma, Qi Sun, Zhang Lu, **Yibo Lin**, Iris Hui-Ru Jiang, Bei Yu\* and David Z. Pan 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Nov, 2021.
            
  ### C77. [HeteroCPPR: Accelerating Common Path Pessimism Removal with Heterogeneous CPU-GPU Parallelism](https://doi.org/10.1109/ICCAD51958.2021.9643457) 
     * <a href="/publications/papers/TIMER_ICCAD2021_Guo.pdf" style="color:#3793ae">preprint</a>
     * Zizheng Guo, Tsung-Wei Huang and **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Virtual Conference, Nov 01-04, 2021.
            
  ### C76. [GPU-accelerated Critical Path Generation with Path Constraints](https://doi.org/10.1109/ICCAD51958.2021.9643504) 
     * <a href="/publications/papers/TIMER_TopK_ICCAD2021_Guo.pdf" style="color:#3793ae">preprint</a>
     * Guannan Guo, Tsung-Wei Huang\*, **Yibo Lin** and Martin Wong 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Virtual Conference, Nov 01-04, 2021.
            
  ### C75. [Litho-Aware Redundant Local-Loop Insertion Framework With Convolutional Neural Network](https://doi.org/10.1117/12.2601685) 
     * <a href="/publications/papers/ROUTE_SPIE2021_Qu.pdf" style="color:#3793ae">preprint</a>
     * Tong Qu, **Yibo Lin**, Tianyang Gai, Xiaojing Su, Shuhan Wang, Bojie Ma, Yajuan Su\* and Yayi Wei\* 
     * Proceedings of SPIE, San Jose, CA, Sep 27, 2021.
            
  ### J74. [Cpp-Taskflow: A General-purpose Parallel Task Programming System at Scale](https://doi.org/10.1109/TCAD.2020.3025075) 
     * <a href="https://github.com/taskflow/taskflow" style="color:#3793ae">release</a>
     * Tsung-Wei Huang\*, **Yibo Lin**, Chun-Xun Lin, Guannan Guo and Martin Wong 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Aug, 2021.
            
  ### J73. [MAGICAL: An Open-Source Fully Automated Analog IC Layout System from Netlist to GDSII](https://doi.org/10.1109/MDAT.2020.3024153) 
     * Hao Chen, Mingjie Liu, Biying Xu, Keren Zhu, Xiyuan Tang, Shaolan Li, **Yibo Lin**, Nan Sun and David Z. Pan\* 
     * IEEE Design & Test, Apr, 2021.
            
  ### J72. [DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement](https://doi.org/10.1109/TCAD.2020.3003843) 
     * <a href="/publications/papers/PLACE_TCAD2020_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/limbo018/DREAMPlace" style="color:#3793ae">release</a> \| **Best Paper Award**
     * **Yibo Lin**\*, Zixuan Jiang, Jiaqi Gu, Wuxi Li, Shounak Dhar, Haoxing Ren, Brucek Khailany and David Z. Pan 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Apr, 2021.
            
  ### J71. [A Novel and Unified Full-chip CMP Model Aware Dummy Fill Insertion Framework with SQP-Based Optimization Method](https://doi.org/10.1109/TCAD.2020.3001380) 
     * Junzhe Cai, Changhao Yan\*, Yudong Tao, **Yibo Lin**, Sheng-Guo Wang, David Z. Pan and Xuan Zeng 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Mar, 2021.
            
  ### J70. [GAN-SRAF: Sub-Resolution Assist Feature Generation using Generative Adversarial Networks](https://doi.org/10.1109/TCAD.2020.2995338) 
     * <a href="/publications/papers/SRAF_TCAD2020_Alawieh.pdf" style="color:#3793ae">preprint</a>
     * Mohamed Baker Alawieh, **Yibo Lin**, Zaiwei Zhang, Meng Li, Qixing Huang and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Feb, 2021.
            
  ### J69. [机器学习辅助数字集成电路后端设计方法](https://doi.org/10.19816/j.cnki.10-1594/tn.2021.02.011) 
     * **Yibo Lin**\*, Xiaohan Gao, Tinghuan Chen and Bei Yu\* 
     * 微纳电子与智能制造, Feb, 2021.
            
  ### J68. [先进工艺下的数字签核](https://doi.org/ 10.19816/j.cnki.10-1594/tn.2021.02.001) 
     * Cheng Zhuo\*, Zizheng Guo, Xiao Dong, Qing He and **Yibo Lin** 
     * 微纳电子与智能制造, Feb, 2021.
            
  ### C67. [Asynchronous Reinforcement Learning Framework for Net Order Exploration in Detailed Routing](https://doi.org/10.23919/DATE51398.2021.9474007) 
     * <a href="/publications/papers/ROUTE_DATE2021_Qu.pdf" style="color:#3793ae">preprint</a>
     * Tong Qu, **Yibo Lin**, Zongqing Lu, Yajuan Su\* and Yayi Wei\* 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Virtual Conference, Feb 01-05, 2021.
            
  ### C66. [Global Placement with Deep Learning-Enabled Explicit Routability Optimization](https://doi.org/10.23919/DATE51398.2021.9473959) 
     * <a href="/publications/papers/PLACE_DATE2021_Liu.pdf" style="color:#3793ae">preprint</a>
     * Siting Liu, Qi Sun, Peiyu Liao, **Yibo Lin** and Bei Yu\* 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Virtual Conference, Feb 01-05, 2021.
            
  ### C65. [Towards AQFP-Capable Physical Design Automation](https://doi.org/10.23919/DATE51398.2021.9474259) 
     * <a href="/publications/papers/QUANTUM_DATE2021_Li.pdf" style="color:#3793ae">preprint</a>
     * Hongjia Li, Mengshu Sun, Tianyun Zhang, Olivia Chen, Nobuyuki Yoshikawa, Bei Yu, Yanzhi Wang\* and **Yibo Lin** 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Virtual Conference, Feb 01-05, 2021.
            
  ### C64. [Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks](https://doi.org/10.1145/3394885.3431545) 
     * <a href="/publications/papers/ANALOG_ASPDAC2021_Gao.pdf" style="color:#3793ae">preprint</a>
     * Xiaohan Gao, Chenhui Deng, Mingjie Liu, Zhiru Zhang, David Z. Pan and **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan 18-21, 2021.
            
  ### C63. [Deep Learning for Mask Synthesis and Verification: A Survey](https://doi.org/10.1145/3394885.3431624) 
     * <a href="/publications/papers/DFM_ASPDAC2021_Lin.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * **Yibo Lin**\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan 18-21, 2021.
            
* 2020

  ### J62. [ABCDPlace: Accelerated Batch-based Concurrent Detailed Placement on Multi-threaded CPUs and GPUs](https://doi.org/10.1109/TCAD.2020.2971531) 
     * <a href="/publications/papers/ABCDPLACE_TCAD2020_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/limbo018/DREAMPlace" style="color:#3793ae">release</a>
     * **Yibo Lin**\*, Wuxi Li, Jiaqi Gu, Haoxing Ren, Brucek Khailany and David Z. Pan 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Dec, 2020.
            
  ### C61. [DREAMPlace 3.0: Multi-Electrostatics Based Robust VLSI Placement with Region Constraints](https://doi.org/10.1145/3400302.3415691) 
     * <a href="/publications/papers/PLACE_ICCAD2020_Gu.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/PLACE_ICCAD2020_Gu.slides.pdf" style="color:#3793ae">slides</a> \| <a href="https://github.com/limbo018/DREAMPlace" style="color:#3793ae">release</a>
     * Jiaqi Gu, Zixuan Jiang, **Yibo Lin** and David Z. Pan\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2-5, 2020.
            
  ### C60. [GPU-Accelerated Static Timing Analysis](https://doi.org/10.1145/3400302.3415631) 
     * <a href="/publications/papers/TIMER_ICCAD2020_Guo.pdf" style="color:#3793ae">preprint</a> \| <a href="https://guozz.cn/publication/gputimericcad-20/slides-gputimer.pdf" style="color:#3793ae">slides</a>
     * Zizheng Guo, Tsung-Wei Huang and **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2-5, 2020.
            
  ### C59. [GPU Acceleration in VLSI Back-end Design: Overview and Case Studies](https://doi.org/10.1145/3400302.3415765) 
     * <a href="/publications/papers/GPUCAD_ICCAD2020_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/GPUCAD_ICCAD2020_Lin.slides.pdf" style="color:#3793ae">slides</a> \| *Invited Tutorial*
     * **Yibo Lin**\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov 2-5, 2020.
            
  ### C58. [TEMPO: Fast Mask Topography Effect Modeling with Deep Learning](https://doi.org/10.1145/3372780.3375565) 
     * <a href="/publications/papers/DFM_ISPD2020_Ye.pdf" style="color:#3793ae">preprint</a> \| **Best Paper Award**
     * Wei Ye, Mohamed Baker Alawieh, Yuki Watanabe, Shigeki Nojima, **Yibo Lin** and David Z. Pan\* 
     * ACM International Symposium on Physical Design (ISPD), Taipei, Taiwan, Sep 20-23, 2020.
            
  ### J57. [Automatic Selection of Structure Parameters of Silicon on Insulator Lateral Power Device Using Bayesian Optimization](https://doi.org/10.1109/LED.2020.3013571) 
     * Jing Chen, Mohamed Baker Alawieh, **Yibo Lin**, Maolin Zhang, Jun Zhang, Yufeng Guo\* and David Z. Pan 
     * IEEE Electron Device Letters (EDL), Sep, 2020.
            
  ### C56. [Adaptive Layout Decomposition with Graph Embedding Neural Networks](https://doi.org/10.1109/DAC18072.2020.9218706) 
     * <a href="http://www.cse.cuhk.edu.hk/~byu/papers/C98-DAC2020-MPL-Selector.pdf" style="color:#3793ae">preprint</a> \| <a href="http://www.cse.cuhk.edu.hk/~byu/papers/C98-DAC2020-MPL-Selector-slides.pdf" style="color:#3793ae">slides</a>
     * Wei Li, Jialu Xia, Yuzhe Ma, Jialu Li, **Yibo Lin** and Bei Yu\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, Jul 19-23, 2020.
            
  ### J55. [EUV Multilayer Defect Characterization via Cycle-Consistent Learning](https://doi.org/10.1364/OE.394590) 
     * <a href="https://doi.org/10.1364/OE.394590" style="color:#3793ae">preprint</a>
     * Ying Chen, **Yibo Lin**, Rui Chen, Lisong Dong, Ruixuan Wu, Tianyang Gai, Le Ma, Yajuan Su\* and Yayi Wei\* 
     * Optics Express, Jun, 2020.
            
  ### C54. [DREAMPlace 2.0: Open-Source GPU-Accelerated Global and Detailed Placement for Large-Scale VLSI Designs](https://doi.org/10.1109/CSTIC49141.2020.9282573) 
     * <a href="/publications/papers/PLACE_CSTIC2020_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/limbo018/DREAMPlace" style="color:#3793ae">release</a> \| *Invited Paper*
     * **Yibo Lin**\*, David Z. Pan, Haoxing Ren and Brucek Khailany 
     * China Semiconductor Technology International Conference (CSTIC), Shanghai, China, Jun, 2020.
            
  ### C53. [ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist](https://doi.org/10.1109/HOST45689.2020.9300272) 
     * <a href="/publications/papers/SECURITY_HOST2020_Rajarathnam.pdf" style="color:#3793ae">preprint</a>
     * Rachel Selina Rajarathnam, **Yibo Lin**, Yier Jin and David Z. Pan\* 
     * IEEE International Workshop on Hardware-Oriented Security and Trust (HOST), San Jose, CA, May 4, 2020.
            
  ### J52. [Powernet: SOI Lateral Power Device Breakdown Prediction With Deep Neural Networks](https://doi.org/10.1109/ACCESS.2020.2970966) 
     * <a href="https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8978944" style="color:#3793ae">preprint</a>
     * Jing Chen, Mohamed Baker Alawieh, **Yibo Lin**, Maolin Zhang, Jun Zhang, Yufeng Guo\* and David Z. Pan 
     * IEEE Access, Feb, 2020.
            
  ### C51. [S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity](https://doi.org/10.1109/ASP-DAC47756.2020.9045109) 
     * <a href="/publications/papers/ANALOG_ASPDAC2020_Liu.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/ANALOG_ASPDAC2020_Liu.slides.pdf" style="color:#3793ae">slides</a> \| *Best Paper Nomination*
     * Mingjie Liu, Wuxi Li, Keren Zhu, Biying Xu, **Yibo Lin**, Linxiao Shen, Xiyuan Tang, Nan Sun and David Z. Pan\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Jan 13-16, 2020.
            
  ### C50. [High-Definition Routing Congestion Prediction for Large-Scale FPGAs](https://doi.org/10.1109/ASP-DAC47756.2020.9045178) 
     * <a href="/publications/papers/FPGA_ASPDAC2020_Alawieh.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/FPGA_ASPDAC2020_Alawieh.slides.pdf" style="color:#3793ae">slides</a>
     * Mohamed Baker Alawieh, Wuxi Li, **Yibo Lin**, Love Singhal, Mahesh Iyer and David Z. Pan\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Jan 13-16, 2020.
            
* 2019

  ### C49. [elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs](https://doi.org/10.1109/ICCAD45719.2019.8942075) 
     * <a href="/publications/papers/PLACE_ICCAD2019_Li.pdf" style="color:#3793ae">preprint</a> \| <a href="http://wuxili.net/pdf/ICCAD19_elfPlace_Li_slides.pdf" style="color:#3793ae">slides</a>
     * Wuxi Li, **Yibo Lin** and David Z. Pan\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, Nov 4-7, 2019.
            
  ### C48. [GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance](https://doi.org/10.1109/ICCAD45719.2019.8942164) 
     * <a href="/publications/papers/ANALOG_ICCAD2019_Zhu.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/ANALOG_ICCAD2019_Zhu.slides.pdf" style="color:#3793ae">slides</a>
     * Keren Zhu, Mingjie Liu, **Yibo Lin**, Biying Xu, Shaolan Li, Xiyuan Tang, Nan Sun and David Z. Pan\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, Nov 4-7, 2019.
            
  ### C47. [Mixed Precision Neural Architecture Search for Energy Efficient Deep Learning](https://doi.org/10.1109/ICCAD45719.2019.8942147) 
     * <a href="/publications/papers/NAS_ICCAD2019_Gong.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/NAS_ICCAD2019_Gong.slides.pdf" style="color:#3793ae">slides</a>
     * Chengyue Gong, Zixuan Jiang, Dilin Wang, **Yibo Lin**, Qiang Liu and David Z. Pan\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, Nov 4-7, 2019.
            
  ### C46. [MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence](https://doi.org/10.1109/ICCAD45719.2019.8942060) 
     * <a href="/publications/papers/ANALOG_ICCAD2019_Xu.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * Biying Xu, Keren Zhu, Mingjie Liu, **Yibo Lin**, Shaolan Li, Xiyuan Tang, Nan Sun and David Z. Pan\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, Nov 4-7, 2019.
            
  ### J45. [SoulNet: Ultrafast Optical Source Optimization Utilizing Generative Neural Networks for Advanced Lithography](https://dx.doi.org/10.1117/1.JMM.18.4.043506) 
     * <a href="/publications/papers/SMO_JM32020_Chen.pdf" style="color:#3793ae">preprint</a>
     * Ying Chen, **Yibo Lin**, Lisong Dong, Tianyang Gai, Rui Chen, Yajuan Su\*, Yayi Wei\* and David Z. Pan 
     * Journal of Micro/Nanolithography, MEMS, and MOEMS (JM3), Nov, 2019.
            
  ### J44. [Data Efficient Lithography Modeling with Transfer Learning and Active Data Selection](https://doi.org/10.1109/TCAD.2018.2864251) 
     * <a href="https://arxiv.org/pdf/1807.03257.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_LithoWorkshop2018_Lin.poster.pdf" style="color:#3793ae">poster</a>
     * **Yibo Lin**, Meng Li, Yuki Watanabe, Taiki Kimura, Tetsuaki Matsunawa, Shigeki Nojima and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Oct, 2019.
            
  ### C43. [OpenMPL: An Open Source Layout Decomposer](https://arxiv.org/abs/1809.07554) 
     * <a href="https://arxiv.org/abs/1809.07554" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_ASICON2019_Li.slides.pdf" style="color:#3793ae">slides</a> \| <a href="https://github.com/limbo018/OpenMPL" style="color:#3793ae">release</a> \| *Invited Paper*
     * Wei Li, Yuzhe Ma, Qi Sun, **Yibo Lin**, Iris Hui-Ru Jiang, Bei Yu and David Z Pan 
     * International Conference on ASIC (ASICON), Chongqing, China, Oct, 2019.
            
  ### C42. [DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement](https://doi.org/10.1145/3316781.3317803) 
     * <a href="/publications/papers/PLACE_DAC2019_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/PLACE_DAC2019_Lin.slides.pptx" style="color:#3793ae">slides</a> \| <a href="https://github.com/limbo018/DREAMPlace" style="color:#3793ae">release</a> \| **Best Paper Award**
     * **Yibo Lin**, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany and David Z. Pan\* 
     * ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, Jun 2-6, 2019.
            
  ### C41. [LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks](https://doi.org/10.1145/3316781.3317852) 
     * <a href="/publications/papers/DFM_DAC2019_Ye.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_DAC2019_Ye.slides.pptx" style="color:#3793ae">slides</a> \| *Best Paper Nomination*
     * Wei Ye, Mohamed Baker Alawieh, **Yibo Lin** and David Z. Pan\* 
     * ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, Jun 2-6, 2019.
            
  ### C40. [WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout](https://doi.org/10.1145/3316781.3317930) 
     * <a href="/publications/papers/ANALOG_DAC2019_Xu.pdf" style="color:#3793ae">preprint</a>
     * Biying Xu, **Yibo Lin**, Xiyuan Tang, Shaolan Li, Linxiao Shen, Nan Sun and David Z. Pan\* 
     * ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, Jun 2-6, 2019.
            
  ### C39. [GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks](https://doi.org/10.1145/3316781.3317832) 
     * <a href="/publications/papers/DFM_DAC2019_Alawieh.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_DAC2019_Alawieh.slides.pdf" style="color:#3793ae">slides</a>
     * Mohamed Baker Alawieh, **Yibo Lin**, Zaiwei Zhang, Meng Li, Qixing Huang and David Z. Pan\* 
     * ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, Jun 2-6, 2019.
            
  ### C38. [Towards a Theoretical Understanding of Hashing-Based Neural Nets](https://arxiv.org/abs/1812.10244) 
     * <a href="https://arxiv.org/pdf/1812.10244.pdf" style="color:#3793ae">preprint</a>
     * **Yibo Lin**, Zhao Song and Lin F. Yang\* 
     * International Conference on Artificial Intelligence and Statistics (AISTATS), Okinawa, Japan, Apr 16-18, 2019.
            
  ### C37. [Device Layer-Aware Analytical Placement for Analog Circuits](https://doi.org/10.1145/3299902.3309751) 
     * <a href="/publications/papers/ANALOG_ISPD2019_Xu.pdf" style="color:#3793ae">preprint</a> \| *Best Paper Nomination*
     * Biying Xu, Shaolan Li, Chak-Wa Pui, Derong Liu, Linxiao Shen, **Yibo Lin**, Nan Sun and David Z. Pan\* 
     * ACM International Symposium on Physical Design (ISPD), San Francisco, CA, Apr 14-17, 2019.
            
  ### J36. [Semi-Supervised Hotspot Detection with Self-Paced Multi-Task Learning](https://doi.org/10.1109/TCAD.2019.2912948) 
     * <a href="/publications/papers/HSD_TCAD2019_Chen.pdf" style="color:#3793ae">preprint</a>
     * Ying Chen, **Yibo Lin**, Tianyang Gai, Yajuan Su\*, Yayi Wei\* and David Z. Pan 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Apr, 2019.
            
  ### C35. [Litho-GPA: Gaussian Process Assurance for Lithography Hotspot Detection](https://doi.org/10.23919/DATE.2019.8714960) 
     * <a href="/publications/papers/HSD_DATE2019_Ye.pdf" style="color:#3793ae">preprint</a>
     * Wei Ye, Mohamed Baker Alawieh, Meng Li, **Yibo Lin** and David Z. Pan\* 
     * IEEE/ACM Proceedings Design, Automation and Test in Europe (DATE), Florence, Italy, Mar 25-29, 2019.
            
  ### J34. [Lithography Hotspot Detection Using a Double Inception Module Architecture](https://doi.org/10.1117/1.JMM.18.1.013507) 
     * <a href="/publications/papers/HSD_JM32019_Chen.pdf" style="color:#3793ae">preprint</a>
     * Jing Chen, **Yibo Lin**, Yufeng Guo, Maolin Zhang, Mohamed Baker Alawieh and David Z. Pan\* 
     * Journal of Micro/Nanolithography, MEMS, and MOEMS (JM3), Mar, 2019.
            
  ### C33. [Semi-Supervised Hotspot Detection with Self-Paced Multi-Task Learning](https://doi.org/10.1145/3287624.3287685) 
     * <a href="/publications/papers/HSD_ASPDAC2019_Chen.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/qwepi/SSL" style="color:#3793ae">release</a>
     * Ying Chen, **Yibo Lin**, Tianyang Gai, Yajuan Su\*, Yayi Wei\* and David Z. Pan 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan 21-24, 2019.
            
  ### C32. [Tackling Signal Electromigration with Learning-Based Detection and Multistage Mitigation](https://doi.org/10.1145/3287624.3287688) 
     * <a href="/publications/papers/DFM_ASPDAC2019_Ye.pdf" style="color:#3793ae">preprint</a>
     * Wei Ye, Mohamed Baker Alawieh, **Yibo Lin** and David Z. Pan\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan 21-24, 2019.
            
  ### C31. [LithoROC: Lithography Hotspot Detection with Explicit ROC Optimization](https://doi.org/10.1145/3287624.3288746) 
     * <a href="/publications/papers/HSD_ASPDAC2019_Ye.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * Wei Ye, **Yibo Lin**, Meng Li, Qiang Liu and David Z. Pan\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Tokyo, Japan, Jan 21-24, 2019.
            
* 2018

  ### C30. [Machine Learning for Yield Learning and Optimization](https://doi.org/10.1109/TEST.2018.8624733) 
     * <a href="/publications/papers/DFM_ITC2018_Lin.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * **Yibo Lin**, Mohamed Baker Alawieh, Wei Ye and David Z. Pan\* 
     * IEEE International Test Conference (ITC), Phoenix, Arizona, Oct, 2018.
            
  ### J29. [Layout Synthesis for Topological Quantum Circuits with 1D and 2D Architectures](https://doi.org/10.1109/TCAD.2017.2760511) 
     * <a href="/publications/papers/QUANTUM_TCAD2017_Lin.pdf" style="color:#3793ae">preprint</a>
     * **Yibo Lin**, Bei Yu, Meng Li and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Aug, 2018.
            
  ### J28. [A practical split manufacturing framework for trojan prevention via simultaneous wire lifting and cell insertion](https://doi.org/10.1109/TCAD.2018.2859402) 
     * <a href="/publications/papers/SPM_TCAD2018_Li.pdf" style="color:#3793ae">preprint</a>
     * Meng Li, Bei Yu, **Yibo Lin**, Xiaoqing Xu, Wuxi Li and David Z Pan 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jul, 2018.
            
  ### C27. [Learning Long Term Dependencies via Fourier Recurrent Units](https://arxiv.org/pdf/1803.06585.pdf) 
     * <a href="https://arxiv.org/pdf/1803.06585.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/limbo018/FRU" style="color:#3793ae">release</a>
     * Jiong Zhang, **Yibo Lin**, Zhao Song and Inderjit S Dhillon\* 
     * International Conference on Machine Learning (ICML), Stockholm, Sweden, Jun 10-15, 2018.
            
  ### J26. [Subresolution Assist Feature Generation With Supervised Data Learning](https://doi.org/10.1109/TCAD.2017.2748029) 
     * <a href="/publications/papers/SRAF_TCAD2017_Xu.pdf" style="color:#3793ae">preprint</a>
     * Xiaoqing Xu, **Yibo Lin**, Meng Li, Tetsuaki Matsunawa, Shigeki Nojima, Chikaaki Kodama, Toshiya Kotani and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jun, 2018.
            
  ### J25. [MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes](https://doi.org/10.1109/TCAD.2017.2748025) 
     * <a href="/publications/papers/PLACE_TCAD2017_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="http://www.cerc.utexas.edu/utda/download/MrDP/index.html" style="color:#3793ae">release</a>
     * **Yibo Lin**, Bei Yu, Xiaoqing Xu, Jhih-Rong Gao, Natarajan Viswanathan, Wen-Hao Liu, Zhuo Li, Charles J Alpert and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jun, 2018.
            
  ### J24. [UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine](https://doi.org/10.1145/3174849) 
     * <a href="/publications/papers/FPGA_TODAES2017_Li.pdf" style="color:#3793ae">preprint</a>
     * Wuxi Li, **Yibo Lin**, Meng Li, Shounak Dhar and David Z. Pan\* 
     * ACM Transactions on Design Automation of Electronic Systems (TODAES), Jun, 2018.
            
  ### C23. [Data Efficient Lithography Modeling with Residual Neural Networks and Transfer Learning](https://doi.org/10.1145/3177540.3178242) 
     * <a href="/publications/papers/DFM_ISPD2018_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_ISPD2018_Lin.slides.pptx" style="color:#3793ae">slides</a>
     * **Yibo Lin**, Yuki Watanabe, Taiki Kimura, Tetsuaki Matsunawa, Shigeki Nojima, Meng Li and David Z. Pan\* 
     * ACM International Symposium on Physical Design (ISPD), Monterey, CA, Mar 25-28, 2018.
            
  ### C22. [A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion](https://doi.org/10.1109/ASPDAC.2018.8297316) 
     * <a href="/publications/papers/SPM_ASPDAC2018_Li.pdf" style="color:#3793ae">preprint</a>
     * Meng Li, Bei Yu, **Yibo Lin**, Xiaoqing Xu, Wuxi Li and David Z. Pan\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Jeju, Korea, Jan 22-25, 2018.
            
  ### C21. [Layout-dependent aging mitigation for critical path timing](https://doi.org/10.1109/ASPDAC.2018.8297298) 
     * <a href="/publications/papers/DFR_ASPDAC2018_Hsu.pdf" style="color:#3793ae">preprint</a>
     * Che-Lun Hsu, Shaofeng Guo, **Yibo Lin**, Xiaoqing Xu, Meng Li, Runsheng Wang, Ru Huang and David Z Pan 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Jeju, Korea, Jan 22-25, 2018.
            
* 2017

  ### C20. [Patterning Aware Design Optimization of Selective Etching in N5 and Beyond](https://doi.org/10.1109/ICCD.2017.72) 
     * <a href="/publications/papers/DFM_ICCD2017_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFM_ICCD2017_Lin.slides.pdf" style="color:#3793ae">slides</a>
     * **Yibo Lin**, Peter Debacker, Darko Trivkovic, Ryoung-han Kim, Praveen Raghavan and David Z. Pan\* 
     * IEEE International Conference on Computer Design (ICCD), Boston, MA, Nov 5-8, 2017.
            
  ### C19. [Machine learning for mask/wafer hotspot detection and mask synthesis](http://dx.doi.org/10.1117/12.2282943) 
     * <a href="/publications/papers/MASK_PT2017_Lin.pdf" style="color:#3793ae">preprint</a> \| *Invited paper*
     * **Yibo Lin**, Xiaoqing Xu, Jiaojiao Ou and David Z Pan 
     * Photomask Technology, Oct 16, 2017.
            
  ### J18. [High performance dummy fill insertion with coupling and uniformity constraints](http://dx.doi.org/10.1109/TCAD.2016.2638452) 
     * <a href="/publications/papers/CMP_TCAD2016_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="http://www.cerc.utexas.edu/utda/download/DFI/index.html" style="color:#3793ae">release</a>
     * **Yibo Lin**, Bei Yu and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Sep, 2017.
            
  ### C17. [Placement Mitigation Techniques for Power Grid Electromigration](https://doi.org/10.1109/ISLPED.2017.8009178) 
     * <a href="/publications/papers/DFMP_ISLPED2017_Ye.pdf" style="color:#3793ae">preprint</a>
     * Wei Ye, **Yibo Lin**, Xiaoqing Xu, Wuxi Li, Yiwei Fu, Yongsheng Sun, Canhui Zhan and David Z. Pan\* 
     * IEEE International Symposium on Low Power Electronics and Design (ISLPED), Taipei, Jul 24-26, 2017.
            
  ### J16. [Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict](http://dx.doi.org/10.1109/TCAD.2017.2648843) 
     * <a href="/publications/papers/DFMP_TCAD2017_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="http://www.cerc.utexas.edu/utda/download/TPLPlace/index.html" style="color:#3793ae">release</a>
     * **Yibo Lin**, Bei Yu, Biying Xu and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jul, 2017.
            
  ### J15. [Redundant local-Loop insertion for unidirectional routing](http://dx.doi.org/10.1109/TCAD.2017.2651811) 
     * <a href="/publications/papers/DFM_TCAD2017_Xu.pdf" style="color:#3793ae">preprint</a>
     * Xiaoqing Xu, **Yibo Lin**, Meng Li, Jiaojiao Ou, Brian Cline and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Jul, 2017.
            
  ### C14. [Concurrent Pin Access Optimization for Unidirectional Routing](https://doi.org/10.1145/3061639.3062214) 
     * <a href="/publications/papers/DFMR_DAC2017_Xu.pdf" style="color:#3793ae">preprint</a>
     * Xiaoqing Xu, **Yibo Lin**, Vinicius Livramento and David Z. Pan\* 
     * ACM/IEEE Design Automation Conference (DAC), Austin, TX, Jun 18-22, 2017.
            
  ### J13. [Stitch aware detailed placement for multiple e-beam lithography](http://dx.doi.org/10.1016/j.vlsi.2017.02.004) 
     * <a href="/publications/papers/DFMP_JVLSI2017_Lin.pdf" style="color:#3793ae">preprint</a> \| **Best Paper Award**
     * **Yibo Lin**, Bei Yu, Yi Zou, Zhuo Li, Charles J Alpert and David Z. Pan\* 
     * Integration, the VLSI Journal, Jun, 2017.
            
  ### J12. [Triple/quadruple patterning layout decomposition via linear programming and iterative rounding](http://dx.doi.org/10.1117/1.JMM.16.2.023507) 
     * <a href="/publications/papers/MPL_JM32017_Lin.pdf" style="color:#3793ae">preprint</a>
     * **Yibo Lin**, Xiaoqing Xu, Bei Yu, Ross Baldick and David Z. Pan\* 
     * Journal of Micro/Nanolithography, MEMS, and MOEMS (JM3), Jun, 2017.
            
  ### C11. [DSAR: DSA aware routing with simultaneous DSA guiding pattern and double patterning assignment](https://doi.org/10.1145/3036669.3036677) 
     * <a href="/publications/papers/DFMR_ISPD2017_Ou.pdf" style="color:#3793ae">preprint</a>
     * Jiaojiao Ou, Bei Yu, Xiaoqing Xu, Joydeep Mitra, **Yibo Lin** and David Z. Pan\* 
     * ACM International Symposium on Physical Design (ISPD), Portland, OR, Mar 19-22, 2017.
            
* 2016

  ### C10. [MrDP: Multiple-row detailed placement of heterogeneous-sized cells for advanced nodes](http://dx.doi.org/10.1145/2966986.2967055) 
     * <a href="/publications/papers/PLACE_ICCAD2016_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/PLACE_ICCAD2016_Lin.slides.pdf" style="color:#3793ae">slides</a> \| <a href="http://www.cerc.utexas.edu/utda/download/MrDP/index.html" style="color:#3793ae">release</a>
     * **Yibo Lin**, Bei Yu, Xiaoqing Xu, Jhih-Rong Gao, Natarajan Viswanathan, Wen-Hao Liu, Zhuo Li, Charles J Alpert and David Z. Pan\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov 7-10, 2016.
            
  ### C9. [A novel unified dummy fill insertion framework with SQP-based optimization method](http://dx.doi.org/10.1145/2966986.2966994) 
     * <a href="/publications/papers/CMP_ICCAD2016_Tao.pdf" style="color:#3793ae">preprint</a>
     * Yudong Tao, Changhao Yan\*, **Yibo Lin**, Sheng-Guo Wang, David Z. Pan and Xuan Zeng 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov 7-10, 2016.
            
  ### C8. [Detailed placement in advanced technology nodes: a survey](https://doi.org/10.1109/ICSICT.2016.7999056) 
     * <a href="/publications/papers/DFMP_ICSICT2016_Lin.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * **Yibo Lin**, Bei Yu and David Z. Pan\* 
     * IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Hangzhou, China, Oct 25-28, 2016.
            
  ### J7. [Design for manufacturability and reliability in extreme-scaling VLSI](http://link.springer.com/article/10.1007%2Fs11432-016-5560-6) 
     * <a href="/publications/papers/DFM_SCIS2016_Yu.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * Bei Yu, Xiaoqing Xu, Subhendu Roy, **Yibo Lin**, Jiaojiao Ou and David Z. Pan\* 
     * Science China Information Sciences, May, 2016.
            
  ### C6. [Triple/quadruple patterning layout decomposition via novel linear programming and iterative rounding](http://dx.doi.org/10.1117/12.2218628) 
     * <a href="/publications/papers/MPL_SPIE2016_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/MPL_SPIE2016_Lin.slides.pdf" style="color:#3793ae">slides</a> \| <a href="http://www.cerc.utexas.edu/utda/download/MPLD/index.html" style="color:#3793ae">release</a> \| **Best Student Paper Award**
     * **Yibo Lin**, Xiaoqing Xu, Bei Yu, Ross Baldick and David Z. Pan\* 
     * Proceedings of SPIE, San Jose, CA, Feb 21-25, 2016.
            
  ### C5. [Stitch aware detailed placement for multiple e-beam lithography](http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=7428009) 
     * <a href="/publications/papers/DFMP_ASPDAC2016_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFMP_ASPDAC2016_Lin.slides.pdf" style="color:#3793ae">slides</a>
     * **Yibo Lin**, Bei Yu, Yi Zou, Zhuo Li, Charles J Alpert and David Z. Pan\* 
     * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Macau, China, Jan 25-28, 2016.
            
* 2015

  ### C4. [Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict](http://dl.acm.org/citation.cfm?id=2840875) 
     * <a href="/publications/papers/DFMP_ICCAD2015_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/DFMP_ICCAD2015_Lin.slides.pdf" style="color:#3793ae">slides</a> \| <a href="http://www.cerc.utexas.edu/utda/download/TPLPlace/index.html" style="color:#3793ae">release</a>
     * **Yibo Lin**, Bei Yu, Biying Xu and David Z. Pan\* 
     * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, Nov 2-6, 2015.
            
  ### C3. [High performance dummy fill insertion with coupling and uniformity constraints](http://dl.acm.org/citation.cfm?id=2744769.2744850) 
     * <a href="/publications/papers/CMP_DAC2015_Lin.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/CMP_DAC2015_Lin.slides.pdf" style="color:#3793ae">slides</a> \| <a href="http://www.cerc.utexas.edu/utda/download/DFI/index.html" style="color:#3793ae">release</a>
     * **Yibo Lin**, Bei Yu and David Z. Pan\* 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 7-11, 2015.
            
  ### C2. [Pushing multiple patterning in sub-10nm: are we ready?](http://dl.acm.org/citation.cfm?id=2744769.2747940) 
     * <a href="/publications/papers/MPL_DAC2015_Pan.pdf" style="color:#3793ae">preprint</a> \| *Invited Paper*
     * David Z. Pan\*, Lars Liebmann, Bei Yu, Xiaoqing Xu and **Yibo Lin** 
     * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, Jun 7-11, 2015.
            
  ### J1. [Methodology for standard cell compliance and detailed placement for triple patterning lithography](https://doi.org/10.1109/TCAD.2015.2401571) 
     * <a href="/publications/papers/DFMP_TCAD2015_Yu.pdf" style="color:#3793ae">preprint</a>
     * Bei Yu, Xiaoqing Xu, Jhih-Rong Gao, **Yibo Lin**, Zhuo Li, Charles Alpert and David Z. Pan\* 
     * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), May, 2015.
            
Book Chapters
======

* 2023

  ### B3. [Deep Learning Framework for Placement](https://doi.org/10.1007/978-3-031-13074-8) 
     * *Invited Book Chapter*
     * **Yibo Lin**, Zizheng Guo and Jing Mai 
     * Machine Learning Applications in Electronic Design Automation, Springer, 2023.
     * Edited by Haoxing Ren and Jiang Hu. 
            
  ### B2. [Machine Learning for Mask Synthesis and Verification](https://doi.org/10.1007/978-3-031-13074-8) 
     * *Invited Book Chapter*
     * Haoyu Yang, **Yibo Lin** and Bei Yu 
     * Machine Learning Applications in Electronic Design Automation, Springer, 2023.
     * Edited by Haoxing Ren and Jiang Hu. 
            
* 2018

  ### B1. [Machine Learning in Physical Verification, Mask Synthesis, and Physical Design](http://dx.doi.org/10.1007/978-3-030-04666-8_4) 
     * <a href="/publications/papers/ML4CAD_Springer2018_Pan.pdf" style="color:#3793ae">preprint</a> \| *Invited Book Chapter*
     * **Yibo Lin** and David Z. Pan 
     * Machine Learning in VLSI Computer-Aided Design, Springer, 2018.
     * Edited by Abe Elfedel, Duane Boning and Xin Li. 
            
PhD Thesis
======

* 2018

  ### 1. [Bridging Design and Manufacturing Gap through Machine Learning and Machine-Generated Layout](https://repositories.lib.utexas.edu/bitstream/handle/2152/65900/LIN-DISSERTATION-2018.pdf?sequence=1) 
     * **Yibo Lin** 
     * PhD Thesis, University of Texas at Austin, 2018.
            
