HEADER
VTF File Version,1.1
VTF File Type,1
PID,2396693
Generated on,2022-10-21 09:41:21
Resolution,ms
Min Resolution,ns
Trace Version,1.1
TraceID,2396694
XRT  Version,2.13.466
Tool Version,2022.1
Platform,xilinx_u50_gen3x16_xdma_base_5
Target,System Run

STRUCTURE
Group_Start,xilinx_u50_gen3x16_xdma_base_5
Group_Start,runOnfpga_hw.xclbin
Group_Start,Compute Unit runOnfpga_1,Activity in accelerator runOnfpga:runOnfpga_1
Dynamic_Row_Summary,1,Executions,Execution in accelerator runOnfpga_1
Group_Summary_Start,Stall,Stalls in accelerator runOnfpga_1
Static_Row,3,External Memory Stall, Stalls from accessing external memory
Static_Row,4,Intra-Kernel Dataflow Stall,Stalls from dataflow streams inside compute unit
Static_Row,5,Inter-Kernel Pipe Stall,Stalls from accessing pipes between kernels
Group_End,Stall
Group_Start,m_axi_maxiport0-HBM[0:14] (output_flags|input_words),Data Transfers between runOnfpga_1 and Global Memory over read and write channels of runOnfpga_1/m_axi_maxiport0-HBM[0:14]
Static_Row,6,Read Channel,Read Data Transfers 
Static_Row,7,Write Channel,Write Data Transfers 
Group_End,m_axi_maxiport0-HBM[0:14] (output_flags|input_words)
Group_Start,m_axi_maxiport1-HBM[30] (bloom_filter),Data Transfers between runOnfpga_1 and Global Memory over read and write channels of runOnfpga_1/m_axi_maxiport1-HBM[30]
Static_Row,8,Read Channel,Read Data Transfers 
Static_Row,9,Write Channel,Write Data Transfers 
Group_End,m_axi_maxiport1-HBM[30] (bloom_filter)
Group_End,runOnfpga_1
Group_End,runOnfpga_hw.xclbin
Group_End,xilinx_u50_gen3x16_xdma_base_5

MAPPING
22,0:0:0
21,1:1:1
23,HBM[24]
16,HBM[30]
9,clCreateBuffer
6,clCreateCommandQueue
5,clCreateContext
8,clCreateKernel
7,clCreateProgramWithBinary
12,clEnqueueMigrateMemObjects
15,clEnqueueTask
3,clGetDeviceIDs
24,clGetEventProfilingInfo
1,clGetPlatformIDs
2,clGetPlatformInfo
28,clReleaseCommandQueue
29,clReleaseContext
30,clReleaseDevice
25,clReleaseEvent
26,clReleaseKernel
13,clReleaseMemObject
27,clReleaseProgram
4,clRetainDevice
14,clRetainEvent
11,clRetainMemObject
10,clSetKernelArg
17,clWaitForEvents
20,runOnfpga
31,runOnfpga_1
19,runOnfpga_hw
18,xilinx_u50_gen3x16_xdma_base_5

EVENTS
119,0,6604.566872,1,KERNEL,20,31
120,0,6604.567082,8,KERNEL_READ,16
123,120,6604.608265,8,KERNEL_READ,16
121,0,6604.621955,6,KERNEL_READ,0
122,0,6604.622785,7,KERNEL_WRITE,0
124,121,6710.175862,6,KERNEL_READ,0
125,122,6710.175995,7,KERNEL_WRITE,0
126,119,6710.177322,1,KERNEL,20,31

DEPENDENCIES

