{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636762753661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636762753669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 16:19:13 2021 " "Processing started: Fri Nov 12 16:19:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636762753669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762753669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762753669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636762754493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636762754493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_dc_ide_fdc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_dc_ide_fdc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_DC_IDE_FDC " "Found entity 1: FPGA_DC_IDE_FDC" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762761932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762761932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_DC_IDE_FDC " "Elaborating entity \"FPGA_DC_IDE_FDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636762762229 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst100 " "Primitive \"NOR2\" of instance \"inst100\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14672 -6264 -6200 14720 "inst100" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762232 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst241 " "Primitive \"NOT\" of instance \"inst241\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -688 -4736 -4688 -656 "inst241" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762232 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst341 " "Primitive \"VCC\" of instance \"inst341\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14624 -6024 -5992 14640 "inst341" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762232 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst347 " "Primitive \"DFF\" of instance \"inst347\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1088 -3944 -3880 1168 "inst347" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762232 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst351 " "Primitive \"DFF\" of instance \"inst351\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1088 -3688 -3624 1168 "inst351" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -104 -5344 -5296 -72 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst360 " "Primitive \"VCC\" of instance \"inst360\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1040 -4016 -3984 1056 "inst360" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst367 " "Primitive \"VCC\" of instance \"inst367\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1064 -3672 -3640 1080 "inst367" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst368 " "Primitive \"DFF\" of instance \"inst368\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1096 -3480 -3416 1176 "inst368" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst369 " "Primitive \"VCC\" of instance \"inst369\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1072 -3464 -3432 1088 "inst369" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst370 " "Primitive \"NOT\" of instance \"inst370\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1096 -3184 -3136 1128 "inst370" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst371 " "Primitive \"AND2\" of instance \"inst371\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1176 -4024 -3960 1224 "inst371" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst372 " "Primitive \"DFF\" of instance \"inst372\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1088 -3280 -3216 1168 "inst372" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst373 " "Primitive \"VCC\" of instance \"inst373\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1064 -3264 -3232 1080 "inst373" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DLATCH inst384 " "Primitive \"DLATCH\" of instance \"inst384\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14656 -6048 -5976 14736 "inst384" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst399 " "Primitive \"NOT\" of instance \"inst399\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14672 -5936 -5888 14704 "inst399" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst545 " "Primitive \"NOR2\" of instance \"inst545\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1104 -4072 -4008 1152 "inst545" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DLATCH inst549 " "Primitive \"DLATCH\" of instance \"inst549\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8392 -3760 -3688 8472 "inst549" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst57 " "Primitive \"AND2\" of instance \"inst57\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -240 -5176 -5112 -192 "inst57" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst63 " "Primitive \"AND2\" of instance \"inst63\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -192 -5008 -4944 -144 "inst63" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst66 " "Primitive \"NOT\" of instance \"inst66\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -640 -6408 -6360 -608 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst89 " "Primitive \"NAND2\" of instance \"inst89\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1000 -3320 -3256 1048 "inst89" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636762762233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst16 " "Elaborating entity \"74138\" for hierarchy \"74138:inst16\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst16" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 3936 -6288 -6168 4096 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst16 " "Elaborated megafunction instantiation \"74138:inst16\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 3936 -6288 -6168 4096 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microcomputer.vhd 2 1 " "Using design file microcomputer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762726 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762762726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcomputer Microcomputer:inst " "Elaborating entity \"Microcomputer\" for hierarchy \"Microcomputer:inst\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -400 -6200 -6000 -192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80s.vhd 2 1 " "Using design file t80s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762771 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762762771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t80s Microcomputer:inst\|t80s:cpu1 " "Elaborating entity \"t80s\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\"" {  } { { "microcomputer.vhd" "cpu1" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762775 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80.vhd 2 1 " "Using design file t80.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762809 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762762809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 Microcomputer:inst\|t80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\|T80:u0\"" {  } { { "t80s.vhd" "u0" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_mcode.vhd 2 1 " "Using design file t80_mcode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "t80_mcode.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_mcode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762855 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "t80_mcode.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_mcode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762855 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762762855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "t80.vhd" "mcode" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762860 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_alu.vhd 2 1 " "Using design file t80_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "t80_alu.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_alu.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762900 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "t80_alu.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_alu.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762762900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "t80.vhd" "alu" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762905 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_reg.vhd 2 1 " "Using design file t80_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "t80_reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762941 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "t80_reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762762941 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762762941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "t80.vhd" "Regs" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst160 " "Elaborating entity \"74373\" for hierarchy \"74373:inst160\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst160" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 160 -5744 -5624 352 "inst160" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762762999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst160 " "Elaborated megafunction instantiation \"74373:inst160\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 160 -5744 -5624 352 "inst160" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74684 74684:inst166 " "Elaborating entity \"74684\" for hierarchy \"74684:inst166\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst166" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11232 -7088 -6976 11520 "inst166" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74684:inst166 " "Elaborated megafunction instantiation \"74684:inst166\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11232 -7088 -6976 11520 "inst166" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst294 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst294\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst294" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -544 -6744 -6624 -464 "inst294" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst294 " "Elaborated megafunction instantiation \"21mux:inst294\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -544 -6744 -6624 -464 "inst294" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll01_50.v 1 1 " "Using design file pll01_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50 " "Found entity 1: PLL01_50" {  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762763141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762763141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50 PLL01_50:inst4 " "Elaborating entity \"PLL01_50\" for hierarchy \"PLL01_50:inst4\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL01_50:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL01_50:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL01_50:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL01_50:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL01_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL01_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763224 ""}  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636762763224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll01_50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll01_50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50_altpll " "Found entity 1: PLL01_50_altpll" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762763297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762763297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50_altpll PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated " "Elaborating entity \"PLL01_50_altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst42 " "Elaborating entity \"74154\" for hierarchy \"74154:inst42\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst42" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10424 -5904 -5784 10712 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst42 " "Elaborated megafunction instantiation \"74154:inst42\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10424 -5904 -5784 10712 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74240 74240:inst19 " "Elaborating entity \"74240\" for hierarchy \"74240:inst19\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst19" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10488 -6352 -6248 10680 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74240:inst19 " "Elaborated megafunction instantiation \"74240:inst19\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10488 -6352 -6248 10680 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst94 " "Elaborating entity \"74273\" for hierarchy \"74273:inst94\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst94" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10520 -6592 -6472 10712 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst94 " "Elaborated megafunction instantiation \"74273:inst94\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10520 -6592 -6472 10712 "inst94" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst265 " "Elaborating entity \"74244\" for hierarchy \"74244:inst265\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst265" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6552 -2072 -1968 6744 "inst265" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst265 " "Elaborated megafunction instantiation \"74244:inst265\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6552 -2072 -1968 6744 "inst265" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_rom_32k.v 1 1 " "Using design file fpga_rom_32k.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ROM_32K " "Found entity 1: FPGA_ROM_32K" {  } { { "fpga_rom_32k.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762763577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762763577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_ROM_32K FPGA_ROM_32K:inst21 " "Elaborating entity \"FPGA_ROM_32K\" for hierarchy \"FPGA_ROM_32K:inst21\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst21" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1808 -5816 -5600 1936 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\"" {  } { { "fpga_rom_32k.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\"" {  } { { "fpga_rom_32k.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../../../Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX " "Parameter \"init_file\" = \"../../../../../../Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762763719 ""}  } { { "fpga_rom_32k.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636762763719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etg1 " "Found entity 1: altsyncram_etg1" {  } { { "db/altsyncram_etg1.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762763773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762763773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etg1 FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated " "Elaborating entity \"altsyncram_etg1\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763779 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "SUPER_IO.HEX 789 10 " "Width of data items in \"SUPER_IO.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 789 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 SUPER_IO.HEX " "Data at line (1) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 SUPER_IO.HEX " "Data at line (2) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 SUPER_IO.HEX " "Data at line (3) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 SUPER_IO.HEX " "Data at line (4) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 SUPER_IO.HEX " "Data at line (5) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 SUPER_IO.HEX " "Data at line (6) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 SUPER_IO.HEX " "Data at line (7) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 SUPER_IO.HEX " "Data at line (8) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 SUPER_IO.HEX " "Data at line (9) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 SUPER_IO.HEX " "Data at line (10) of memory initialization file \"SUPER_IO.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1636762763795 ""}  } { { "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" "" { Text "C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1636762763795 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 25769 C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX " "Memory depth (32768) in the design file differs from memory depth (25769) in the Memory Initialization File \"C:/Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX\" -- setting initial value for remaining addresses to 0" {  } { { "fpga_rom_32k.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1636762763799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762763936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762763936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_etg1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762763949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762764022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762764022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_etg1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 1 1 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762764151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762764151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst8 " "Elaborating entity \"uart\" for hierarchy \"uart:inst8\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 2888 -6424 -6216 3064 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(71) " "Verilog HDL or VHDL warning at uart.v(71): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(62) " "Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(105) " "Verilog HDL assignment warning at uart.v(105): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(107) " "Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(110) " "Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(112) " "Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764161 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(129) " "Verilog HDL assignment warning at uart.v(129): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764162 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(158) " "Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764162 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(208) " "Verilog HDL assignment warning at uart.v(208): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764162 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(218) " "Verilog HDL assignment warning at uart.v(218): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636762764162 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst73 " "Elaborating entity \"74139\" for hierarchy \"74139:inst73\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst73" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6048 -3928 -3808 6208 "inst73" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst73 " "Elaborated megafunction instantiation \"74139:inst73\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6048 -3928 -3808 6208 "inst73" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst117 " "Elaborating entity \"7474\" for hierarchy \"7474:inst117\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst117" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11688 -5776 -5656 11848 "inst117" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst117 " "Elaborated megafunction instantiation \"7474:inst117\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11688 -5776 -5656 11848 "inst117" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764346 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_16bit_master.vhd 2 1 " "Using design file spi_16bit_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_16bit_master-logic " "Found design unit 1: spi_16bit_master-logic" {  } { { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762764417 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_16bit_master " "Found entity 1: spi_16bit_master" {  } { { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762764417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762764417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_16bit_master spi_16bit_master:inst74 " "Elaborating entity \"spi_16bit_master\" for hierarchy \"spi_16bit_master:inst74\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst74" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 13896 -6664 -6400 14104 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter01_32.v 1 1 " "Using design file counter01_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter01_32 " "Found entity 1: Counter01_32" {  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762764491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636762764491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter01_32 Counter01_32:inst5 " "Elaborating entity \"Counter01_32\" for hierarchy \"Counter01_32:inst5\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -968 -5712 -5568 -904 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "LPM_COUNTER_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762764615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762764615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762764615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636762764615 ""}  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636762764615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqh " "Found entity 1: cntr_rqh" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/cntr_rqh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636762764690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762764690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rqh Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated " "Elaborating entity \"cntr_rqh\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762764706 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1636762765288 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1636762765288 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst120 " "Converted tri-state buffer \"inst120\" feeding internal logic into a wire" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 2904 -6864 -6816 2936 "inst120" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74244:inst276\|1 " "Converted tri-state buffer \"74244:inst276\|1\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|31 " "Converted tri-state buffer \"74240:inst19\|31\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|36 " "Converted tri-state buffer \"74240:inst19\|36\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|6 " "Converted tri-state buffer \"74240:inst19\|6\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|10 " "Converted tri-state buffer \"74240:inst19\|10\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|11 " "Converted tri-state buffer \"74240:inst19\|11\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|1 " "Converted tri-state buffer \"74240:inst19\|1\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|74 " "Converted tri-state buffer \"74373:inst176\|74\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|73 " "Converted tri-state buffer \"74373:inst176\|73\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|72 " "Converted tri-state buffer \"74373:inst176\|72\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|71 " "Converted tri-state buffer \"74373:inst176\|71\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|70 " "Converted tri-state buffer \"74373:inst176\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|69 " "Converted tri-state buffer \"74373:inst176\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|68 " "Converted tri-state buffer \"74373:inst176\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|67 " "Converted tri-state buffer \"74373:inst176\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|74 " "Converted tri-state buffer \"74373:inst160\|74\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|73 " "Converted tri-state buffer \"74373:inst160\|73\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|72 " "Converted tri-state buffer \"74373:inst160\|72\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|71 " "Converted tri-state buffer \"74373:inst160\|71\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|70 " "Converted tri-state buffer \"74373:inst160\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|69 " "Converted tri-state buffer \"74373:inst160\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|68 " "Converted tri-state buffer \"74373:inst160\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|67 " "Converted tri-state buffer \"74373:inst160\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636762765289 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1636762765289 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst294\|5~0 " "Found clock multiplexer 21mux:inst294\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1636762765594 "|FPGA_DC_IDE_FDC|21mux:inst294|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1636762765594 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|11 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|11\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst79\[0\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\] " "Converted the fan-out from the tri-state buffer \"inst79\[0\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\]\" into an OR gate" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1824 -5528 -5480 1856 "inst79" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst264\|6 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\] " "Converted the fan-out from the tri-state buffer \"74244:inst264\|6\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|27 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|27\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst264\|10 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\] " "Converted the fan-out from the tri-state buffer \"74244:inst264\|10\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|36 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|36\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|31 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|31\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst79\[7\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\] " "Converted the fan-out from the tri-state buffer \"inst79\[7\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\]\" into an OR gate" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1824 -5528 -5480 1856 "inst79" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|1 74273:inst94\|19 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|1\" to the node \"74273:inst94\|19\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|6 74273:inst94\|18 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|6\" to the node \"74273:inst94\|18\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|10 74273:inst94\|17 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|10\" to the node \"74273:inst94\|17\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst275\|11 74273:inst94\|16 " "Converted the fan-out from the tri-state buffer \"74244:inst275\|11\" to the node \"74273:inst94\|16\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst275\|36 74273:inst94\|15 " "Converted the fan-out from the tri-state buffer \"74244:inst275\|36\" to the node \"74273:inst94\|15\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|31 74273:inst94\|14 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|31\" to the node \"74273:inst94\|14\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|27 74273:inst87\|13 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|27\" to the node \"74273:inst87\|13\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|26 74273:inst87\|12 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|26\" to the node \"74273:inst87\|12\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636762767527 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1636762767527 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 90 -1 0 } } { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 88 -1 0 } } { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 89 -1 0 } } { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 87 -1 0 } } { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 963 -1 0 } } { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd" 68 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636762767535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636762767535 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RAM_CS- GND " "Pin \"FPGA_RAM_CS-\" is stuck at GND" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1848 -4856 -4680 1864 "FPGA_RAM_CS-" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636762770610 "|FPGA_DC_IDE_FDC|FPGA_RAM_CS-"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RAM_A16 GND " "Pin \"FPGA_RAM_A16\" is stuck at GND" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1904 -4848 -4672 1920 "FPGA_RAM_A16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636762770610 "|FPGA_DC_IDE_FDC|FPGA_RAM_A16"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RAM_A17 GND " "Pin \"FPGA_RAM_A17\" is stuck at GND" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1960 -4856 -4680 1976 "FPGA_RAM_A17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636762770610 "|FPGA_DC_IDE_FDC|FPGA_RAM_A17"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RAM_A18 GND " "Pin \"FPGA_RAM_A18\" is stuck at GND" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 2024 -4848 -4672 2040 "FPGA_RAM_A18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636762770610 "|FPGA_DC_IDE_FDC|FPGA_RAM_A18"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636762770610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636762770729 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636762773495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636762773886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636762773886 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1636762773941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3252 " "Implemented 3252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636762774108 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636762774108 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636762774108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3060 " "Implemented 3060 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636762774108 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636762774108 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1636762774108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636762774108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636762774131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 16:19:34 2021 " "Processing ended: Fri Nov 12 16:19:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636762774131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636762774131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636762774131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636762774131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1636762775445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636762775453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 16:19:34 2021 " "Processing started: Fri Nov 12 16:19:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636762775453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636762775453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636762775454 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636762775880 ""}
{ "Info" "0" "" "Project  = FPGA_DC_IDE_FDC" {  } {  } 0 0 "Project  = FPGA_DC_IDE_FDC" 0 0 "Fitter" 0 0 1636762775881 ""}
{ "Info" "0" "" "Revision = FPGA_DC_IDE_FDC" {  } {  } 0 0 "Revision = FPGA_DC_IDE_FDC" 0 0 "Fitter" 0 0 1636762775881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1636762775997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1636762775997 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_DC_IDE_FDC EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FPGA_DC_IDE_FDC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636762776018 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636762776055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636762776055 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636762776091 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636762776091 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1636762776091 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636762776091 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636762776158 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1636762776172 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636762776569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636762776569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1636762776569 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636762776569 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 5180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1636762776575 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636762776575 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636762776575 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636762776575 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636762776575 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636762776577 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636762776604 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "89 " "The Timing Analyzer is analyzing 89 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1636762777172 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_DC_IDE_FDC.sdc " "Synopsys Design Constraints File file not found: 'FPGA_DC_IDE_FDC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1636762777174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636762777174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1636762777180 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1636762777195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1636762777197 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1636762777197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node CLK_50~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777320 ""}  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -936 -6456 -6280 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 5120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777320 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777320 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2) " "Automatically promoted node PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777320 ""}  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Microcomputer:inst\|cpuClock  " "Automatically promoted node Microcomputer:inst\|cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|WR_n " "Destination node Microcomputer:inst\|T80s:cpu1\|WR_n" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 90 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|RD_n " "Destination node Microcomputer:inst\|T80s:cpu1\|RD_n" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[0\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[0\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[1\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[1\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[2\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[2\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[3\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[3\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[4\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[4\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[5\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[5\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[6\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[6\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[7\] " "Destination node Microcomputer:inst\|T80s:cpu1\|T80:u0\|A\[7\]" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1636762777320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636762777320 ""}  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "Automatically promoted node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita8 " "Destination node Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_comb_bita8" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/cntr_rqh.tdf" 71 2 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636762777321 ""}  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/cntr_rqh.tdf" 191 17 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|11~2 " "Destination node 74244:inst255\|11~2" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst264\|6~8 " "Destination node 74244:inst264\|6~8" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|11~14 " "Destination node 74244:inst255\|11~14" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|31~4 " "Destination node 74244:inst255\|31~4" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|36~5 " "Destination node 74244:inst255\|36~5" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[0\]~5 " "Destination node inst79\[0\]~5" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1824 -5528 -5480 1856 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst79\[7\]~16 " "Destination node inst79\[7\]~16" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1824 -5528 -5480 1856 "inst79" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst264\|10~6 " "Destination node 74244:inst264\|10~6" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74244:inst255\|27~6 " "Destination node 74244:inst255\|27~6" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 2367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1636762777321 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1636762777321 ""}  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1904 -6136 -6072 1952 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst294\|5  " "Automatically promoted node 21mux:inst294\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777321 ""}  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777321 ""}  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 9592 -6816 -6752 9672 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst257  " "Automatically promoted node inst257 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1636762777321 ""}  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11472 -5864 -5800 11520 "inst257" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 1365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636762777321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636762777629 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636762777631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636762777631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636762777633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636762777636 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636762777639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636762777639 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636762777640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636762777754 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1636762777756 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636762777756 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 clk\[0\] FPGA_FDC_2MHz~output " "PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FPGA_FDC_2MHz~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7944 -5648 -5460 7960 "FPGA_FDC_2MHz" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1636762777830 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636762777865 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1636762777871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636762778288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636762778635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636762778657 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636762781787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636762781788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636762782257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 3.3% " "1e+03 ns of routing delay (approximately 3.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1636762784372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1636762785008 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636762785008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1636762790287 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636762790287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636762790289 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.00 " "Total time spent on timing analysis during the Fitter is 3.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1636762790412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636762790427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636762790722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636762790723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636762791176 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636762792178 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "94 Cyclone IV E " "94 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D0 3.3-V LVTTL C8 " "Pin 5V_OUT_D0 uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6552 -1280 -1104 6568 "5V_OUT_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D1 3.3-V LVTTL C9 " "Pin 5V_OUT_D1 uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6576 -1280 -1104 6592 "5V_OUT_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D2 3.3-V LVTTL A10 " "Pin 5V_OUT_D2 uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6600 -1272 -1096 6616 "5V_OUT_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D3 3.3-V LVTTL A11 " "Pin 5V_OUT_D3 uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6624 -1280 -1104 6640 "5V_OUT_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D4 3.3-V LVTTL B12 " "Pin 5V_OUT_D4 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6664 -1280 -1104 6680 "5V_OUT_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D5 3.3-V LVTTL B13 " "Pin 5V_OUT_D5 uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6688 -1280 -1104 6704 "5V_OUT_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D6 3.3-V LVTTL F10 " "Pin 5V_OUT_D6 uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6712 -1288 -1112 6728 "5V_OUT_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_OUT_D7 3.3-V LVTTL D11 " "Pin 5V_OUT_D7 uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_OUT_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_OUT_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6736 -1288 -1112 6752 "5V_OUT_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI0 3.3-V LVTTL F15 " "Pin S100_DI0 uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7016 -2920 -2744 7032 "S100_DI0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI1 3.3-V LVTTL M10 " "Pin S100_DI1 uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7048 -2920 -2744 7064 "S100_DI1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI2 3.3-V LVTTL N13 " "Pin S100_DI2 uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7080 -2920 -2744 7096 "S100_DI2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI3 3.3-V LVTTL N14 " "Pin S100_DI3 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7112 -2920 -2744 7128 "S100_DI3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI4 3.3-V LVTTL M12 " "Pin S100_DI4 uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7144 -2920 -2744 7160 "S100_DI4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI5 3.3-V LVTTL L14 " "Pin S100_DI5 uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7168 -2920 -2744 7184 "S100_DI5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI6 3.3-V LVTTL L11 " "Pin S100_DI6 uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7192 -2920 -2744 7208 "S100_DI6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DI7 3.3-V LVTTL J12 " "Pin S100_DI7 uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DI7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DI7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7224 -2920 -2744 7240 "S100_DI7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SPI_SI 3.3-V LVTTL E8 " "Pin RTC_SPI_SI uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { RTC_SPI_SI } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SPI_SI" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 13952 -6176 -6000 13968 "RTC_SPI_SI" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D0 3.3-V LVTTL T9 " "Pin FDC_OUT_D0 uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8672 -5416 -5240 8688 "FDC_OUT_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D1 3.3-V LVTTL D6 " "Pin FDC_OUT_D1 uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8696 -5416 -5240 8712 "FDC_OUT_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D2 3.3-V LVTTL A13 " "Pin FDC_OUT_D2 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8720 -5408 -5232 8736 "FDC_OUT_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D3 3.3-V LVTTL A14 " "Pin FDC_OUT_D3 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8744 -5416 -5240 8760 "FDC_OUT_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D4 3.3-V LVTTL D16 " "Pin FDC_OUT_D4 uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8784 -5416 -5240 8800 "FDC_OUT_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D5 3.3-V LVTTL C16 " "Pin FDC_OUT_D5 uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8808 -5416 -5240 8824 "FDC_OUT_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D6 3.3-V LVTTL D14 " "Pin FDC_OUT_D6 uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8832 -5424 -5248 8848 "FDC_OUT_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_OUT_D7 3.3-V LVTTL L13 " "Pin FDC_OUT_D7 uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_OUT_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_OUT_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8856 -5424 -5248 8872 "FDC_OUT_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D0 3.3-V LVTTL N8 " "Pin FPGA_BI_D0 uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 976 -6928 -6752 992 "FPGA_BI_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D1 3.3-V LVTTL P6 " "Pin FPGA_BI_D1 uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 968 -6256 -6080 984 "FPGA_BI_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D5 3.3-V LVTTL R1 " "Pin FPGA_BI_D5 uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1296 -6216 -6040 1312 "FPGA_BI_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D6 3.3-V LVTTL P1 " "Pin FPGA_BI_D6 uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1280 -5560 -5384 1296 "FPGA_BI_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D4 3.3-V LVTTL L3 " "Pin FPGA_BI_D4 uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1304 -6888 -6712 1320 "FPGA_BI_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D7 3.3-V LVTTL N1 " "Pin FPGA_BI_D7 uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1280 -4928 -4752 1296 "FPGA_BI_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D2 3.3-V LVTTL N5 " "Pin FPGA_BI_D2 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 960 -5648 -5472 976 "FPGA_BI_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BI_D3 3.3-V LVTTL N3 " "Pin FPGA_BI_D3 uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BI_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BI_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 976 -5024 -4848 992 "FPGA_BI_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_sOUT 3.3-V LVTTL F11 " "Pin S100_sOUT uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_sOUT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_sOUT" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 304 -5288 -5112 320 "S100_sOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_sINP 3.3-V LVTTL F13 " "Pin S100_sINP uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_sINP } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_sINP" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 216 -5304 -5128 232 "S100_sINP" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Jumper_K1 3.3-V LVTTL A7 " "Pin Jumper_K1 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { Jumper_K1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Jumper_K1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 5616 -6512 -6344 5632 "Jumper_K1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pWR- 3.3-V LVTTL D9 " "Pin S100_pWR- uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_pWR- } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pWR-" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 264 -5296 -5120 280 "S100_pWR-" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pDBIN 3.3-V LVTTL G11 " "Pin S100_pDBIN uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_pDBIN } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pDBIN" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 184 -5296 -5120 200 "S100_pDBIN" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_FDC_CIRCUIT 3.3-V LVTTL P14 " "Pin FPGA_FDC_CIRCUIT uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_FDC_CIRCUIT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_FDC_CIRCUIT" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6192 -3712 -3504 6208 "FPGA_FDC_CIRCUIT" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IDE_CIRCUIT 3.3-V LVTTL M11 " "Pin FPGA_IDE_CIRCUIT uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IDE_CIRCUIT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IDE_CIRCUIT" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6248 -3712 -3512 6264 "FPGA_IDE_CIRCUIT" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LOCAL_RESET- 3.3-V LVTTL J6 " "Pin LOCAL_RESET- uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LOCAL_RESET- } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LOCAL_RESET-" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -712 -5200 -5024 -696 "LOCAL_RESET-" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_BOARD_RESET- 3.3-V LVTTL F7 " "Pin FPGA_BOARD_RESET- uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_BOARD_RESET- } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_BOARD_RESET-" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -640 -5200 -4984 -624 "FPGA_BOARD_RESET-" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50 3.3-V LVTTL E16 " "Pin CLK_50 uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLK_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -936 -6456 -6280 -920 "CLK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO0 3.3-V LVTTL R12 " "Pin S100_DO0 uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7016 -2432 -2256 7032 "S100_DO0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO1 3.3-V LVTTL R13 " "Pin S100_DO1 uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7048 -2432 -2256 7064 "S100_DO1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO2 3.3-V LVTTL R14 " "Pin S100_DO2 uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7080 -2432 -2256 7096 "S100_DO2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO3 3.3-V LVTTL R16 " "Pin S100_DO3 uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7120 -2440 -2264 7136 "S100_DO3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO4 3.3-V LVTTL P16 " "Pin S100_DO4 uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7152 -2432 -2256 7168 "S100_DO4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO5 3.3-V LVTTL N16 " "Pin S100_DO5 uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7192 -2432 -2256 7208 "S100_DO5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO6 3.3-V LVTTL L16 " "Pin S100_DO6 uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7216 -2432 -2256 7232 "S100_DO6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_DO7 3.3-V LVTTL K16 " "Pin S100_DO7 uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_DO7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_DO7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 7256 -2432 -2256 7272 "S100_DO7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A7 3.3-V LVTTL E5 " "Pin S100_A7 uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 288 -5960 -5784 304 "S100_A7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_pSYNC 3.3-V LVTTL E9 " "Pin S100_pSYNC uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_pSYNC } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_pSYNC" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 336 -6312 -6136 352 "S100_pSYNC" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A6 3.3-V LVTTL F5 " "Pin S100_A6 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 272 -5944 -5768 288 "S100_A6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A3 3.3-V LVTTL D4 " "Pin S100_A3 uses I/O standard 3.3-V LVTTL at D4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 224 -5944 -5768 240 "S100_A3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A15 3.3-V LVTTL C14 " "Pin S100_A15 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A15 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A15" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 568 -5968 -5792 584 "S100_A15" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A14 3.3-V LVTTL C15 " "Pin S100_A14 uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A14 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A14" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 552 -5952 -5776 568 "S100_A14" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A13 3.3-V LVTTL D15 " "Pin S100_A13 uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A13 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A13" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 536 -5952 -5776 552 "S100_A13" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A12 3.3-V LVTTL F14 " "Pin S100_A12 uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A12 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A12" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 520 -5952 -5776 536 "S100_A12" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A11 3.3-V LVTTL J14 " "Pin S100_A11 uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A11 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A11" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 504 -5952 -5776 520 "S100_A11" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A10 3.3-V LVTTL K10 " "Pin S100_A10 uses I/O standard 3.3-V LVTTL at K10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A10 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A10" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 488 -5952 -5776 504 "S100_A10" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A9 3.3-V LVTTL K11 " "Pin S100_A9 uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A9 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A9" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 472 -5976 -5800 488 "S100_A9" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A8 3.3-V LVTTL K12 " "Pin S100_A8 uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A8 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A8" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 456 -5976 -5800 472 "S100_A8" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A5 3.3-V LVTTL G5 " "Pin S100_A5 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 256 -5944 -5768 272 "S100_A5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A4 3.3-V LVTTL K5 " "Pin S100_A4 uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 240 -5944 -5768 256 "S100_A4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A2 3.3-V LVTTL D3 " "Pin S100_A2 uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 208 -5944 -5768 224 "S100_A2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A0 3.3-V LVTTL A5 " "Pin S100_A0 uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 176 -5968 -5792 192 "S100_A0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S100_A1 3.3-V LVTTL A6 " "Pin S100_A1 uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S100_A1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S100_A1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 192 -5968 -5792 208 "S100_A1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D0 3.3-V LVTTL T12 " "Pin 5V_IN_D0 uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6592 -4048 -3872 6608 "5V_IN_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D1 3.3-V LVTTL T13 " "Pin 5V_IN_D1 uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6624 -4056 -3880 6640 "5V_IN_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D2 3.3-V LVTTL T14 " "Pin 5V_IN_D2 uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6656 -4056 -3880 6672 "5V_IN_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D3 3.3-V LVTTL T15 " "Pin 5V_IN_D3 uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6696 -4064 -3888 6712 "5V_IN_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D4 3.3-V LVTTL P15 " "Pin 5V_IN_D4 uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6728 -4064 -3888 6744 "5V_IN_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D5 3.3-V LVTTL N15 " "Pin 5V_IN_D5 uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6760 -4064 -3888 6776 "5V_IN_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D6 3.3-V LVTTL L15 " "Pin 5V_IN_D6 uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6792 -4072 -3896 6808 "5V_IN_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "5V_IN_D7 3.3-V LVTTL K15 " "Pin 5V_IN_D7 uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { 5V_IN_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "5V_IN_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6824 -4072 -3896 6840 "5V_IN_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D6 3.3-V LVTTL T11 " "Pin FDC_IN_D6 uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8848 -6960 -6792 8864 "FDC_IN_D6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D2 3.3-V LVTTL P9 " "Pin FDC_IN_D2 uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8712 -6944 -6776 8728 "FDC_IN_D2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D0 3.3-V LVTTL R9 " "Pin FDC_IN_D0 uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8648 -6936 -6768 8664 "FDC_IN_D0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D1 3.3-V LVTTL R10 " "Pin FDC_IN_D1 uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8680 -6944 -6776 8696 "FDC_IN_D1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D3 3.3-V LVTTL P11 " "Pin FDC_IN_D3 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8752 -6952 -6784 8768 "FDC_IN_D3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D4 3.3-V LVTTL R11 " "Pin FDC_IN_D4 uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8784 -6952 -6784 8800 "FDC_IN_D4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D5 3.3-V LVTTL N9 " "Pin FDC_IN_D5 uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8816 -6952 -6784 8832 "FDC_IN_D5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FDC_IN_D7 3.3-V LVTTL T10 " "Pin FDC_IN_D7 uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FDC_IN_D7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FDC_IN_D7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8880 -6960 -6792 8896 "FDC_IN_D7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP1 3.3-V LVTTL A3 " "Pin FPGA_IN_DIP1 uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP1 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP1" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 3880 -5560 -5384 3896 "FPGA_IN_DIP1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP5 3.3-V LVTTL J1 " "Pin FPGA_IN_DIP5 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP5 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP5" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4344 -5568 -5400 4360 "FPGA_IN_DIP5" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP7 3.3-V LVTTL L10 " "Pin FPGA_IN_DIP7 uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP7 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP7" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4552 -5560 -5392 4568 "FPGA_IN_DIP7" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP6 3.3-V LVTTL G1 " "Pin FPGA_IN_DIP6 uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP6 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP6" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4456 -5568 -5400 4472 "FPGA_IN_DIP6" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP4 3.3-V LVTTL K1 " "Pin FPGA_IN_DIP4 uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP4 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP4" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4240 -5608 -5432 4256 "FPGA_IN_DIP4" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP3 3.3-V LVTTL L1 " "Pin FPGA_IN_DIP3 uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP3 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP3" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4120 -5560 -5384 4136 "FPGA_IN_DIP3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP2 3.3-V LVTTL A2 " "Pin FPGA_IN_DIP2 uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP2 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP2" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 4016 -5560 -5384 4032 "FPGA_IN_DIP2" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_IN_DIP0 3.3-V LVTTL A4 " "Pin FPGA_IN_DIP0 uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { FPGA_IN_DIP0 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_IN_DIP0" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 3760 -6064 -5888 3776 "FPGA_IN_DIP0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB_TX 3.3-V LVTTL K8 " "Pin USB_TX uses I/O standard 3.3-V LVTTL at K8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { USB_TX } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_TX" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 2912 -7104 -6928 2928 "USB_TX" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SPI_SO 3.3-V LVTTL D8 " "Pin RTC_SPI_SO uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { RTC_SPI_SO } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SPI_SO" } } } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14144 -6960 -6784 14160 "RTC_SPI_SO" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1636762792431 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1636762792431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/output_files/FPGA_DC_IDE_FDC.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/output_files/FPGA_DC_IDE_FDC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636762792582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5850 " "Peak virtual memory: 5850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636762793363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 16:19:53 2021 " "Processing ended: Fri Nov 12 16:19:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636762793363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636762793363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636762793363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636762793363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636762794455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636762794462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 16:19:54 2021 " "Processing started: Fri Nov 12 16:19:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636762794462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636762794462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636762794462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1636762794937 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1636762795234 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636762795248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636762795445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 16:19:55 2021 " "Processing ended: Fri Nov 12 16:19:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636762795445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636762795445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636762795445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636762795445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636762796054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636762796741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636762796749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 16:19:56 2021 " "Processing started: Fri Nov 12 16:19:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636762796749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1636762796749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC " "Command: quartus_sta FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1636762796749 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1636762797172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1636762797646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1636762797646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762797682 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762797683 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "89 " "The Timing Analyzer is analyzing 89 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1636762797847 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_DC_IDE_FDC.sdc " "Synopsys Design Constraints File file not found: 'FPGA_DC_IDE_FDC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1636762797898 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762797899 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1636762797904 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1636762797904 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1636762797904 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1636762797904 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636762797904 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762797905 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock " "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636762797907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|MREQ_n Microcomputer:inst\|T80s:cpu1\|MREQ_n " "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|MREQ_n Microcomputer:inst\|T80s:cpu1\|MREQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636762797907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Jumper_K1 Jumper_K1 " "create_clock -period 1.000 -name Jumper_K1 Jumper_K1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636762797907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S100_pSYNC S100_pSYNC " "create_clock -period 1.000 -name S100_pSYNC S100_pSYNC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636762797907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|IORQ_n Microcomputer:inst\|T80s:cpu1\|IORQ_n " "create_clock -period 1.000 -name Microcomputer:inst\|T80s:cpu1\|IORQ_n Microcomputer:inst\|T80s:cpu1\|IORQ_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636762797907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 74273:inst94\|14 74273:inst94\|14 " "create_clock -period 1.000 -name 74273:inst94\|14 74273:inst94\|14" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636762797907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636762797907 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1636762797907 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636762797907 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1636762797918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636762797920 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1636762797921 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1636762797937 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636762798040 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636762798040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.913 " "Worst-case setup slack is -14.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.913           -3945.629 Microcomputer:inst\|cpuClock  " "  -14.913           -3945.629 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.946            -119.460 74273:inst94\|14  " "   -6.946            -119.460 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.596             -11.164 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -6.596             -11.164 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.542            -299.133 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -4.542            -299.133 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.178            -131.417 CLK_50  " "   -4.178            -131.417 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099             -80.826 Jumper_K1  " "   -3.099             -80.826 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.650            -100.645 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.650            -100.645 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.888             -13.514 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.888             -13.514 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813             -45.615 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.813             -45.615 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.561               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   20.561               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.108               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   21.108               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762798042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.050 " "Worst-case hold slack is -1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050              -9.104 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.050              -9.104 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -0.413 Jumper_K1  " "   -0.254              -0.413 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 Microcomputer:inst\|cpuClock  " "    0.169               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLK_50  " "    0.453               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.455               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.477               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.567               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.726               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.136               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.864               0.000 74273:inst94\|14  " "    3.864               0.000 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762798053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.118 " "Worst-case recovery slack is -7.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.118             -15.984 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -7.118             -15.984 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.649            -919.562 Microcomputer:inst\|cpuClock  " "   -5.649            -919.562 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.619             -16.844 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.619             -16.844 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.906              -8.969 Jumper_K1  " "   -3.906              -8.969 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.062              -2.124 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.062              -2.124 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762798060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.137 " "Worst-case removal slack is -0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.137 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.137              -0.137 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743               0.000 Jumper_K1  " "    0.743               0.000 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.482               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    1.482               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.563               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    1.563               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.009               0.000 Microcomputer:inst\|cpuClock  " "    2.009               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762798067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.863 Jumper_K1  " "   -3.000             -75.863 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 S100_pSYNC  " "   -3.000              -3.000 S100_pSYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -523.424 Microcomputer:inst\|cpuClock  " "   -1.487            -523.424 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -102.190 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.487            -102.190 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 74273:inst94\|14  " "   -1.487             -35.688 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.740               0.000 CLK_50  " "    9.740               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.193               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   12.193               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.660               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.660               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.718               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.718               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762798070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762798070 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636762798326 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636762798326 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636762798334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1636762798357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1636762798861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636762799048 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636762799077 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636762799077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.992 " "Worst-case setup slack is -13.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.992           -3696.030 Microcomputer:inst\|cpuClock  " "  -13.992           -3696.030 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.436            -110.125 74273:inst94\|14  " "   -6.436            -110.125 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.124             -10.253 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -6.124             -10.253 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221            -274.191 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -4.221            -274.191 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.020            -123.645 CLK_50  " "   -4.020            -123.645 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.730             -72.584 Jumper_K1  " "   -2.730             -72.584 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.593             -93.230 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.593             -93.230 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.603             -41.397 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.603             -41.397 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484             -10.286 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.484             -10.286 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.028               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   21.028               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.530               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   21.530               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.020 " "Worst-case hold slack is -1.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.020             -11.399 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.020             -11.399 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -1.064 Jumper_K1  " "   -0.372              -1.064 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 Microcomputer:inst\|cpuClock  " "    0.088               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.272               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.362               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLK_50  " "    0.401               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.405               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.481               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.671               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.004               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.004               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.619               0.000 74273:inst94\|14  " "    3.619               0.000 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.776 " "Worst-case recovery slack is -6.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.776             -14.940 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -6.776             -14.940 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.151            -851.936 Microcomputer:inst\|cpuClock  " "   -5.151            -851.936 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.265             -15.161 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -4.265             -15.161 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.709              -8.702 Jumper_K1  " "   -3.709              -8.702 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875              -1.750 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -0.875              -1.750 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.321 " "Worst-case removal slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -0.530 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.321              -0.530 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 Jumper_K1  " "    0.694               0.000 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    1.338               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    1.430               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.982               0.000 Microcomputer:inst\|cpuClock  " "    1.982               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -3.201            -105.406 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.863 Jumper_K1  " "   -3.000             -75.863 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 S100_pSYNC  " "   -3.000              -3.000 S100_pSYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -523.424 Microcomputer:inst\|cpuClock  " "   -1.487            -523.424 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.487            -118.960 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -95.329 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.487             -95.329 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 74273:inst94\|14  " "   -1.487             -35.688 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -5.948 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.751               0.000 CLK_50  " "    9.751               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.092               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   12.092               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.562               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.562               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.717               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.717               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799127 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636762799511 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636762799511 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1636762799523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636762799664 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1636762799674 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1636762799674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.002 " "Worst-case setup slack is -6.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.002           -1536.950 Microcomputer:inst\|cpuClock  " "   -6.002           -1536.950 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077              -4.282 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.077              -4.282 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.475             -38.143 74273:inst94\|14  " "   -2.475             -38.143 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662             -43.509 Jumper_K1  " "   -1.662             -43.509 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392             -84.388 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.392             -84.388 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228             -36.164 CLK_50  " "   -1.228             -36.164 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.804             -24.852 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.804             -24.852 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788              -5.581 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.788              -5.581 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -6.280 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -0.377              -6.280 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.006               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   23.006               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.245               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   23.245               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.158 " "Worst-case hold slack is -0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -1.194 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -0.158              -1.194 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.077 Jumper_K1  " "   -0.051              -0.077 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 Microcomputer:inst\|cpuClock  " "    0.120               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.145               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "    0.169               0.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.180               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK_50  " "    0.186               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.261               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.281               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.419               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.642               0.000 74273:inst94\|14  " "    1.642               0.000 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.782 " "Worst-case recovery slack is -2.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.782              -5.564 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.782              -5.564 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.730            -440.792 Microcomputer:inst\|cpuClock  " "   -2.730            -440.792 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.299              -7.791 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -2.299              -7.791 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038              -2.293 Jumper_K1  " "   -1.038              -2.293 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.095               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.148 " "Worst-case removal slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "    0.148               0.000 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 Jumper_K1  " "    0.248               0.000 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.638               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "    0.678               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 Microcomputer:inst\|cpuClock  " "    0.718               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -87.331 Jumper_K1  " "   -3.000             -87.331 Jumper_K1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.787 S100_pSYNC  " "   -3.000              -7.787 S100_pSYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -352.000 Microcomputer:inst\|cpuClock  " "   -1.000            -352.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\]  " "   -1.000             -80.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n  " "   -1.000             -34.000 Microcomputer:inst\|T80s:cpu1\|MREQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.841 Microcomputer:inst\|T80s:cpu1\|IORQ_n  " "   -1.000             -29.841 Microcomputer:inst\|T80s:cpu1\|IORQ_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 74273:inst94\|14  " "   -1.000             -24.000 74273:inst94\|14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.000              -4.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.262               0.000 CLK_50  " "    9.262               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.166               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   12.166               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.689               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.689               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.798               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1636762799744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1636762799744 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636762800262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636762800262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636762800262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636762800262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.267 ns " "Worst Case Available Settling Time: 0.267 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636762800262 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1636762800262 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1636762800262 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636762800661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1636762800664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636762800838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 16:20:00 2021 " "Processing ended: Fri Nov 12 16:20:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636762800838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636762800838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636762800838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636762800838 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1636762801695 ""}
