Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 01:50:33 2021
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: row1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: row0_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row1_reg[0]/CK (SDFF_X1)               0.0000     0.0000 r
  row1_reg[0]/Q (SDFF_X1)                0.0497     0.0497 f
  row0_reg[0]/D (DFF_X1)                 0.0000     0.0497 f
  data arrival time                                 0.0497

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  row0_reg[0]/CK (DFF_X1)                0.0000     0.0500 r
  library hold time                      0.0004     0.0504
  data required time                                0.0504
  -----------------------------------------------------------
  data required time                                0.0504
  data arrival time                                -0.0497
  -----------------------------------------------------------
  slack (VIOLATED)                                 -0.0007


1
