
<html><head><title>SPICE</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668886" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SPICE" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="amsd Block,amsd Block," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668886" />
<meta name="NextFile" content="config.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Spice-to-Verilog_Port_Mapping.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- SPICE" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Spice-to-Verilog_Port_Mapping.html" title="Spice-to-Verilog_Port_Mapping">Spice-to-Verilog_Port_Mapping</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="config.html" title="config">config</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>SPICE</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><code>.subckt pll_top refclk reset p0_clk_0 p0_clk_1</code><br /><code>...</code></p>

<p>There are five ways to specify the port mapping for the SPICE instance<code><span>&#160;</span>p1<span>&#160;</span></code>in Verilog module<code><span>&#160;</span>top<span>&#160;</span></code>:</p>
<ul><li>Using the reference file name with the<code><span>&#160;</span>xrun<span>&#160;</span></code>command:<br /><code>xrun work.scs top.v&#160;</code><br /><span><br /></span><code>//work.scs</code><br /><code>amsd{</code><br /><code>...</code><br /><code>portmap</code><br /><code>subckt=top</code><br /><code>config cell=top use=spice</code><br /><code>}</code><br />With this specification, the port association between Verilog and SPICE will be established using the information from the Verilog reference file&#160;<code>top.v</code><span>&#160;</span>specified in the<span>&#160;</span><code>xrun</code><span>&#160;</span>command. The port<span>&#160;</span><code>pll_clk</code><span>&#160;</span>in the resulting port bind file will be mapped as:<br /><code>{ p0_clk_0, p0_clk_1 }&#160;&#160;:&#160;&#160;&#160;&#160;&#160;&#160;P0_CLK[1:0]</code></li><li>Using simple portmap card:<br /><code>amsd{</code><br /><code>...<br />portmap subckt=pll_top</code><br /><code>...</code><br /><code>}</code><br />With this specification, the port association between Verilog and SPICE will be established using the information in the SPICE subcircuit. The port<span>&#160;</span><code>pll_clk</code><span>&#160;</span>in the resulting port bind file will be mapped as:<br /><code>{ p0_clk_0, p0_clk_1 }&#160;&#160;:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;P0_CLK[0:1]</code></li><li>Using<code><span>&#160;</span>reffile<span>&#160;</span></code>in portmap card with default of&#160;<code>porttype=order<br /></code><code>amsd{<br /></code><code>...<br /></code><code>portmap subckt=pll_top reffile=&quot;top.v&quot;<br /></code><code>...<br /></code><code>}<br /></code>With this specification, the port association between Verilog and SPICE will be established using the information from both the reference Verilog module and the reference SPICE subcircuit. In other words, their port order will be preserved from their original source files. The port<span>&#160;</span><code>pll_clk</code><span>&#160;</span>in the resulting port bind file will be mapped as:<br /><code>{ p0_clk_0, p0_clk_1 }&#160;&#160;:&#160;&#160;&#160;&#160;&#160;&#160;P0_CLK[1:0]</code></li><li>Using<span>&#160;</span><code>reffile</code>&#160;in portmap card with<code><span>&#160;</span>porttype=name<br /></code><code>amsd{<br /></code><code>...<br /></code><code>portmap subckt=pll_top reffile=&quot;top.v&quot; porttype=name<br /></code><code>...<br /></code><code>}<br /></code>With this specification, the port association between Verilog and SPICE will be established using the information in the reference Verilog module, both for the name and its port order. The port<span>&#160;</span><code>pll_clk</code><span>&#160;</span>in the resulting port bind file will be mapped as:<br /><code>{ p0_clk_1, p0_clk_0 }&#160;&#160;:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;P0_CLK[1:0]</code></li><li>Using<code><span>&#160;</span>file<span>&#160;</span></code>in portmap card<br /><code>amsd{<br /></code><code>...<br /></code><code>portmap subckt=pll_top file=&quot;pll_top.pb&quot;<br /></code><code>...<br /></code><code>}<br /></code>With this specification, the port association between Verilog and SPICE will be established using the information in the given port bind file,<code><span>&#160;</span>pll_top.pb.</code><span>&#160;</span>You can specify the port binding information in the<code><span>&#160;</span>pll_top.pb<span>&#160;</span></code>file for port<span>&#160;</span><code>pll_clk&#160;</code><span>&#160;</span>to reflect the exact connection expected at the Verilog/SPICE boundary. For example:<br /><code>{ p0_clk_1, p0_clk_0 }&#160;&#160;:&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;P0_CLK[1:0]</code></li></ul>
<p><strong>Related Topics</strong></p>
<ul><li><strong><a href="portmap.html">portmap</a></strong></li><li><a href="Spice-to-Verilog_Port_Mapping.html">Spice-to-Verilog Port Mapping</a></li><li><a href="Implicit_and_Explicit_Port_Mapping.html">Implicit and Explicit Port Mapping</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Spice-to-Verilog_Port_Mapping.html" id="prev" title="Spice-to-Verilog_Port_Mapping">Spice-to-Verilog_Port_Mapping</a></em></b><b><em><a href="config.html" id="nex" title="config">config</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>