AArch64 R+dsb.st+dmb.sy
"DSB.STdWW Coe DMB.SYdWR Fre"
Cycle=Fre DSB.STdWW Coe DMB.SYdWR
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Co Fr
Orig=DSB.STdWW Coe DMB.SYdWR Fre
{
0:X1=x:green; 0:X3=y:green;
1:X1=y:green; 1:X2=x:green;
}
 P0          | P1          ;
 MOV W0,#1   | MOV W0,#2   ;
 STR W0,[X1] | STR W0,[X1] ;
 DSB ST      | DMB SY      ;
 MOV W2,#1   | LDR W3,[X2] ;
 STR W2,[X3] |             ;
exists ([y]=2 /\ 1:X3=0)
