vhdl xil_defaultlib  \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/60bc/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_Conv_0_0/sim/design_1_Conv_0_0.vhd" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../fpga_mnist_dma.srcs/sources_1/bd/design_1/ipshared/6ae4/hdl/ip/Pool_ap_uitofp_4_no_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_Pool_0_0/sim/design_1_Pool_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_2/sim/design_1_rst_ps7_0_100M_2.vhd" \

nosort
