INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt_gthe3_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_gt_gthe3_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/ip_0/sim/design_1_xdma_0_1_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/source/design_1_xdma_0_1_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_0/sim/design_1_xdma_0_1_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_1/sim/xdma_v4_1_4_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_4_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/ip_2/sim/xdma_v4_1_4_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_4_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_4_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_4_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_4_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_4_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1_core_top
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv:310]
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv:311]
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv:4239]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv:4240]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/xdma_v4_1/hdl/verilog/design_1_xdma_0_1_core_top.sv:4714]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_xdma_0_1/sim/design_1_xdma_0_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xdma_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_6/sim/bd_45eb_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_45eb_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_9/sim/bd_45eb_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_45eb_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/sim/bd_45eb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_45eb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_0/sim/design_1_ddr4_0_0_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr4_0_0_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr4_0_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/ip_top/design_1_ddr4_0_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr4_0_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_wtr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_ref
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_rd_wr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_periodic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_group
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_ecc_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_ecc_fi_xor
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_ecc_buf
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_ecc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_cmd_mux_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_cmd_mux_ap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_arb_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_arb_mux_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_arb_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_arb_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_act_timer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc_act_rank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_mc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_ui_wr_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_ui_rd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_ui_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_ui
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_ar_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_aw_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_b_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_cmd_translator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_incr_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_r_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_w_channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_wrap_cmd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_a_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_a_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axic_register_slice
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_carry_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_and.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_carry_latch_and
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_latch_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_carry_latch_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_carry_or.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_carry_or
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_command_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_command_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_comparator_sel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_r_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_r_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_w_upsizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_w_upsizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_addr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_8_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr4_0_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr4_0_0_ddr4_mem_intfc
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/ddr4_v2_2_8_ddr4_assert.vh:942]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/ddr4_v2_2_8_ddr4_assert.vh:943]
WARNING: [VRFC 10-2155] parameter declared inside generate block shall be treated as localparam [../../../../DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/ddr4_v2_2_8_ddr4_assert.vh:944]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr4_0_0_ddr4_cal_riu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr4_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ddr4_0_0_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'design_1_ddr4_0_0_microblaze_mcs' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_one_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_arsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_arsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_rsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_rsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_awsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_awsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_wsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_wsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_bsw_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_bsw_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s01sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01sic_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_s01a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_s01a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sarn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sarn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_srn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_srn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_sawn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sawn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_swn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_swn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_sbn_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_sbn_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00arn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00arn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00rn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00rn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00awn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00awn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/sim/bd_afc3_m00wn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00wn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/sim/bd_afc3_m00bn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00bn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_33/sim/bd_afc3_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3_m00e_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_afc3
INFO: [VRFC 10-311] analyzing module clk_map_imp_5Y9LOC
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_1TZX5BB
INFO: [VRFC 10-311] analyzing module m00_nodes_imp_1GOYQYZ
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_USCCV8
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_Y7M43I
INFO: [VRFC 10-311] analyzing module s01_entry_pipeline_imp_1W4H5O0
INFO: [VRFC 10-311] analyzing module s01_nodes_imp_1RW0SI0
INFO: [VRFC 10-311] analyzing module switchboards_imp_4N4PBE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/sim/bd_45eb_microblaze_I_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_microblaze_I_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/sim/bd_45eb_rst_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_rst_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/sim/bd_45eb_ilmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_ilmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/sim/bd_45eb_dlmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_dlmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_4/sim/bd_45eb_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_5/sim/bd_45eb_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_7/sim/bd_45eb_second_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_second_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_8/sim/bd_45eb_second_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_second_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_10/sim/bd_45eb_iomodule_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_45eb_iomodule_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_util_ds_buf_0/util_ds_buf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'util_ds_buf'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_util_ds_buf_0/sim/design_1_util_ds_buf_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_util_ds_buf_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_psr_aclk1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_afc3_psr_aclk1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.ip_user_files/bd/design_1/ip/design_1_rst_ddr4_0_300M_0/sim/design_1_rst_ddr4_0_300M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ddr4_0_300M_0'
