
Storm_Buster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002aac  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08002c38  08002c38  00012c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002c80  08002c80  00012c80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002c84  08002c84  00012c84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08002c88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram2         00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          00000068  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  2000006c  2000006c  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001515b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000287a  00000000  00000000  0003518f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001048  00000000  00000000  00037a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f30  00000000  00000000  00038a58  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000066b1  00000000  00000000  00039988  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000487f  00000000  00000000  00040039  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000448b8  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004508  00000000  00000000  00044934  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08002c20 	.word	0x08002c20

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000008 	.word	0x20000008
 80001c8:	08002c20 	.word	0x08002c20

080001cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
  uwTick++;
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <HAL_IncTick+0x18>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	3301      	adds	r3, #1
 80001d6:	4a03      	ldr	r2, [pc, #12]	; (80001e4 <HAL_IncTick+0x18>)
 80001d8:	6013      	str	r3, [r2, #0]
}
 80001da:	bf00      	nop
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr
 80001e4:	20000020 	.word	0x20000020

080001e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	691b      	ldr	r3, [r3, #16]
 80001f6:	f003 0302 	and.w	r3, r3, #2
 80001fa:	2b02      	cmp	r3, #2
 80001fc:	d122      	bne.n	8000244 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	68db      	ldr	r3, [r3, #12]
 8000204:	f003 0302 	and.w	r3, r3, #2
 8000208:	2b02      	cmp	r3, #2
 800020a:	d11b      	bne.n	8000244 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	f06f 0202 	mvn.w	r2, #2
 8000214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	2201      	movs	r2, #1
 800021a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	699b      	ldr	r3, [r3, #24]
 8000222:	f003 0303 	and.w	r3, r3, #3
 8000226:	2b00      	cmp	r3, #0
 8000228:	d003      	beq.n	8000232 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800022a:	6878      	ldr	r0, [r7, #4]
 800022c:	f000 f8ee 	bl	800040c <HAL_TIM_IC_CaptureCallback>
 8000230:	e005      	b.n	800023e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000232:	6878      	ldr	r0, [r7, #4]
 8000234:	f000 f8e0 	bl	80003f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000238:	6878      	ldr	r0, [r7, #4]
 800023a:	f000 f8f1 	bl	8000420 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	2200      	movs	r2, #0
 8000242:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	691b      	ldr	r3, [r3, #16]
 800024a:	f003 0304 	and.w	r3, r3, #4
 800024e:	2b04      	cmp	r3, #4
 8000250:	d122      	bne.n	8000298 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	68db      	ldr	r3, [r3, #12]
 8000258:	f003 0304 	and.w	r3, r3, #4
 800025c:	2b04      	cmp	r3, #4
 800025e:	d11b      	bne.n	8000298 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	f06f 0204 	mvn.w	r2, #4
 8000268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	2202      	movs	r2, #2
 800026e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	699b      	ldr	r3, [r3, #24]
 8000276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800027a:	2b00      	cmp	r3, #0
 800027c:	d003      	beq.n	8000286 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800027e:	6878      	ldr	r0, [r7, #4]
 8000280:	f000 f8c4 	bl	800040c <HAL_TIM_IC_CaptureCallback>
 8000284:	e005      	b.n	8000292 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000286:	6878      	ldr	r0, [r7, #4]
 8000288:	f000 f8b6 	bl	80003f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800028c:	6878      	ldr	r0, [r7, #4]
 800028e:	f000 f8c7 	bl	8000420 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	2200      	movs	r2, #0
 8000296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	691b      	ldr	r3, [r3, #16]
 800029e:	f003 0308 	and.w	r3, r3, #8
 80002a2:	2b08      	cmp	r3, #8
 80002a4:	d122      	bne.n	80002ec <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	68db      	ldr	r3, [r3, #12]
 80002ac:	f003 0308 	and.w	r3, r3, #8
 80002b0:	2b08      	cmp	r3, #8
 80002b2:	d11b      	bne.n	80002ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	f06f 0208 	mvn.w	r2, #8
 80002bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	2204      	movs	r2, #4
 80002c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	69db      	ldr	r3, [r3, #28]
 80002ca:	f003 0303 	and.w	r3, r3, #3
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d003      	beq.n	80002da <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80002d2:	6878      	ldr	r0, [r7, #4]
 80002d4:	f000 f89a 	bl	800040c <HAL_TIM_IC_CaptureCallback>
 80002d8:	e005      	b.n	80002e6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80002da:	6878      	ldr	r0, [r7, #4]
 80002dc:	f000 f88c 	bl	80003f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80002e0:	6878      	ldr	r0, [r7, #4]
 80002e2:	f000 f89d 	bl	8000420 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	2200      	movs	r2, #0
 80002ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	691b      	ldr	r3, [r3, #16]
 80002f2:	f003 0310 	and.w	r3, r3, #16
 80002f6:	2b10      	cmp	r3, #16
 80002f8:	d122      	bne.n	8000340 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	f003 0310 	and.w	r3, r3, #16
 8000304:	2b10      	cmp	r3, #16
 8000306:	d11b      	bne.n	8000340 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	f06f 0210 	mvn.w	r2, #16
 8000310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2208      	movs	r2, #8
 8000316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	69db      	ldr	r3, [r3, #28]
 800031e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000322:	2b00      	cmp	r3, #0
 8000324:	d003      	beq.n	800032e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000326:	6878      	ldr	r0, [r7, #4]
 8000328:	f000 f870 	bl	800040c <HAL_TIM_IC_CaptureCallback>
 800032c:	e005      	b.n	800033a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f000 f862 	bl	80003f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000334:	6878      	ldr	r0, [r7, #4]
 8000336:	f000 f873 	bl	8000420 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2200      	movs	r2, #0
 800033e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	691b      	ldr	r3, [r3, #16]
 8000346:	f003 0301 	and.w	r3, r3, #1
 800034a:	2b01      	cmp	r3, #1
 800034c:	d10e      	bne.n	800036c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	68db      	ldr	r3, [r3, #12]
 8000354:	f003 0301 	and.w	r3, r3, #1
 8000358:	2b01      	cmp	r3, #1
 800035a:	d107      	bne.n	800036c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f06f 0201 	mvn.w	r2, #1
 8000364:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000366:	6878      	ldr	r0, [r7, #4]
 8000368:	f000 f882 	bl	8000470 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	691b      	ldr	r3, [r3, #16]
 8000372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000376:	2b80      	cmp	r3, #128	; 0x80
 8000378:	d10e      	bne.n	8000398 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	68db      	ldr	r3, [r3, #12]
 8000380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000384:	2b80      	cmp	r3, #128	; 0x80
 8000386:	d107      	bne.n	8000398 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000390:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000392:	6878      	ldr	r0, [r7, #4]
 8000394:	f000 f862 	bl	800045c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	691b      	ldr	r3, [r3, #16]
 800039e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003a2:	2b40      	cmp	r3, #64	; 0x40
 80003a4:	d10e      	bne.n	80003c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80003b0:	2b40      	cmp	r3, #64	; 0x40
 80003b2:	d107      	bne.n	80003c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80003bc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80003be:	6878      	ldr	r0, [r7, #4]
 80003c0:	f000 f838 	bl	8000434 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	691b      	ldr	r3, [r3, #16]
 80003ca:	f003 0320 	and.w	r3, r3, #32
 80003ce:	2b20      	cmp	r3, #32
 80003d0:	d10e      	bne.n	80003f0 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	68db      	ldr	r3, [r3, #12]
 80003d8:	f003 0320 	and.w	r3, r3, #32
 80003dc:	2b20      	cmp	r3, #32
 80003de:	d107      	bne.n	80003f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f06f 0220 	mvn.w	r2, #32
 80003e8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80003ea:	6878      	ldr	r0, [r7, #4]
 80003ec:	f000 f82c 	bl	8000448 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80003f0:	bf00      	nop
 80003f2:	3708      	adds	r7, #8
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}

080003f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003f8:	b480      	push	{r7}
 80003fa:	b083      	sub	sp, #12
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000400:	bf00      	nop
 8000402:	370c      	adds	r7, #12
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800040c:	b480      	push	{r7}
 800040e:	b083      	sub	sp, #12
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000414:	bf00      	nop
 8000416:	370c      	adds	r7, #12
 8000418:	46bd      	mov	sp, r7
 800041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041e:	4770      	bx	lr

08000420 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000428:	bf00      	nop
 800042a:	370c      	adds	r7, #12
 800042c:	46bd      	mov	sp, r7
 800042e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000432:	4770      	bx	lr

08000434 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000434:	b480      	push	{r7}
 8000436:	b083      	sub	sp, #12
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000446:	4770      	bx	lr

08000448 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8000448:	b480      	push	{r7}
 800044a:	b083      	sub	sp, #12
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8000450:	bf00      	nop
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000464:	bf00      	nop
 8000466:	370c      	adds	r7, #12
 8000468:	46bd      	mov	sp, r7
 800046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046e:	4770      	bx	lr

08000470 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 8000478:	f7ff fea8 	bl	80001cc <HAL_IncTick>
}
 800047c:	bf00      	nop
 800047e:	3708      	adds	r7, #8
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}

08000484 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <TIM6_DAC_IRQHandler+0x10>)
 800048a:	f7ff fead 	bl	80001e8 <HAL_TIM_IRQHandler>
}
 800048e:	bf00      	nop
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	20000024 	.word	0x20000024

08000498 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80004a0:	4905      	ldr	r1, [pc, #20]	; (80004b8 <LL_EXTI_EnableIT_0_31+0x20>)
 80004a2:	4b05      	ldr	r3, [pc, #20]	; (80004b8 <LL_EXTI_EnableIT_0_31+0x20>)
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4313      	orrs	r3, r2
 80004aa:	600b      	str	r3, [r1, #0]
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr
 80004b8:	40010400 	.word	0x40010400

080004bc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80004c4:	4905      	ldr	r1, [pc, #20]	; (80004dc <LL_EXTI_EnableIT_32_63+0x20>)
 80004c6:	4b05      	ldr	r3, [pc, #20]	; (80004dc <LL_EXTI_EnableIT_32_63+0x20>)
 80004c8:	6a1a      	ldr	r2, [r3, #32]
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4313      	orrs	r3, r2
 80004ce:	620b      	str	r3, [r1, #32]
}
 80004d0:	bf00      	nop
 80004d2:	370c      	adds	r7, #12
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr
 80004dc:	40010400 	.word	0x40010400

080004e0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b083      	sub	sp, #12
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80004e8:	4906      	ldr	r1, [pc, #24]	; (8000504 <LL_EXTI_DisableIT_0_31+0x24>)
 80004ea:	4b06      	ldr	r3, [pc, #24]	; (8000504 <LL_EXTI_DisableIT_0_31+0x24>)
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	43db      	mvns	r3, r3
 80004f2:	4013      	ands	r3, r2
 80004f4:	600b      	str	r3, [r1, #0]
}
 80004f6:	bf00      	nop
 80004f8:	370c      	adds	r7, #12
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop
 8000504:	40010400 	.word	0x40010400

08000508 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000510:	4906      	ldr	r1, [pc, #24]	; (800052c <LL_EXTI_DisableIT_32_63+0x24>)
 8000512:	4b06      	ldr	r3, [pc, #24]	; (800052c <LL_EXTI_DisableIT_32_63+0x24>)
 8000514:	6a1a      	ldr	r2, [r3, #32]
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	43db      	mvns	r3, r3
 800051a:	4013      	ands	r3, r2
 800051c:	620b      	str	r3, [r1, #32]
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	40010400 	.word	0x40010400

08000530 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8000538:	4905      	ldr	r1, [pc, #20]	; (8000550 <LL_EXTI_EnableEvent_0_31+0x20>)
 800053a:	4b05      	ldr	r3, [pc, #20]	; (8000550 <LL_EXTI_EnableEvent_0_31+0x20>)
 800053c:	685a      	ldr	r2, [r3, #4]
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4313      	orrs	r3, r2
 8000542:	604b      	str	r3, [r1, #4]

}
 8000544:	bf00      	nop
 8000546:	370c      	adds	r7, #12
 8000548:	46bd      	mov	sp, r7
 800054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054e:	4770      	bx	lr
 8000550:	40010400 	.word	0x40010400

08000554 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800055c:	4905      	ldr	r1, [pc, #20]	; (8000574 <LL_EXTI_EnableEvent_32_63+0x20>)
 800055e:	4b05      	ldr	r3, [pc, #20]	; (8000574 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000560:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4313      	orrs	r3, r2
 8000566:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000568:	bf00      	nop
 800056a:	370c      	adds	r7, #12
 800056c:	46bd      	mov	sp, r7
 800056e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000572:	4770      	bx	lr
 8000574:	40010400 	.word	0x40010400

08000578 <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8000580:	4906      	ldr	r1, [pc, #24]	; (800059c <LL_EXTI_DisableEvent_0_31+0x24>)
 8000582:	4b06      	ldr	r3, [pc, #24]	; (800059c <LL_EXTI_DisableEvent_0_31+0x24>)
 8000584:	685a      	ldr	r2, [r3, #4]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	43db      	mvns	r3, r3
 800058a:	4013      	ands	r3, r2
 800058c:	604b      	str	r3, [r1, #4]
}
 800058e:	bf00      	nop
 8000590:	370c      	adds	r7, #12
 8000592:	46bd      	mov	sp, r7
 8000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop
 800059c:	40010400 	.word	0x40010400

080005a0 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80005a8:	4906      	ldr	r1, [pc, #24]	; (80005c4 <LL_EXTI_DisableEvent_32_63+0x24>)
 80005aa:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <LL_EXTI_DisableEvent_32_63+0x24>)
 80005ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	43db      	mvns	r3, r3
 80005b2:	4013      	ands	r3, r2
 80005b4:	624b      	str	r3, [r1, #36]	; 0x24
}
 80005b6:	bf00      	nop
 80005b8:	370c      	adds	r7, #12
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	40010400 	.word	0x40010400

080005c8 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80005d0:	4905      	ldr	r1, [pc, #20]	; (80005e8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80005d2:	4b05      	ldr	r3, [pc, #20]	; (80005e8 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80005d4:	689a      	ldr	r2, [r3, #8]
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4313      	orrs	r3, r2
 80005da:	608b      	str	r3, [r1, #8]

}
 80005dc:	bf00      	nop
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	40010400 	.word	0x40010400

080005ec <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80005f4:	4905      	ldr	r1, [pc, #20]	; (800060c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80005f6:	4b05      	ldr	r3, [pc, #20]	; (800060c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80005f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	4313      	orrs	r3, r2
 80005fe:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	40010400 	.word	0x40010400

08000610 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000618:	4906      	ldr	r1, [pc, #24]	; (8000634 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800061a:	4b06      	ldr	r3, [pc, #24]	; (8000634 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800061c:	689a      	ldr	r2, [r3, #8]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	43db      	mvns	r3, r3
 8000622:	4013      	ands	r3, r2
 8000624:	608b      	str	r3, [r1, #8]

}
 8000626:	bf00      	nop
 8000628:	370c      	adds	r7, #12
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	40010400 	.word	0x40010400

08000638 <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000640:	4906      	ldr	r1, [pc, #24]	; (800065c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000642:	4b06      	ldr	r3, [pc, #24]	; (800065c <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000644:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	43db      	mvns	r3, r3
 800064a:	4013      	ands	r3, r2
 800064c:	628b      	str	r3, [r1, #40]	; 0x28
}
 800064e:	bf00      	nop
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	40010400 	.word	0x40010400

08000660 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000668:	4905      	ldr	r1, [pc, #20]	; (8000680 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800066a:	4b05      	ldr	r3, [pc, #20]	; (8000680 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800066c:	68da      	ldr	r2, [r3, #12]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4313      	orrs	r3, r2
 8000672:	60cb      	str	r3, [r1, #12]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	40010400 	.word	0x40010400

08000684 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800068c:	4905      	ldr	r1, [pc, #20]	; (80006a4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4313      	orrs	r3, r2
 8000696:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000698:	bf00      	nop
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	40010400 	.word	0x40010400

080006a8 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80006b0:	4906      	ldr	r1, [pc, #24]	; (80006cc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80006b2:	4b06      	ldr	r3, [pc, #24]	; (80006cc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80006b4:	68da      	ldr	r2, [r3, #12]
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	43db      	mvns	r3, r3
 80006ba:	4013      	ands	r3, r2
 80006bc:	60cb      	str	r3, [r1, #12]
}
 80006be:	bf00      	nop
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	40010400 	.word	0x40010400

080006d0 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80006d8:	4906      	ldr	r1, [pc, #24]	; (80006f4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80006dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	43db      	mvns	r3, r3
 80006e2:	4013      	ands	r3, r2
 80006e4:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80006e6:	bf00      	nop
 80006e8:	370c      	adds	r7, #12
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	40010400 	.word	0x40010400

080006f8 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000700:	2301      	movs	r3, #1
 8000702:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	7a1b      	ldrb	r3, [r3, #8]
 8000708:	2b00      	cmp	r3, #0
 800070a:	f000 80c1 	beq.w	8000890 <LL_EXTI_Init+0x198>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d05b      	beq.n	80007ce <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	7a5b      	ldrb	r3, [r3, #9]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d00e      	beq.n	800073c <LL_EXTI_Init+0x44>
 800071e:	2b02      	cmp	r3, #2
 8000720:	d017      	beq.n	8000752 <LL_EXTI_Init+0x5a>
 8000722:	2b00      	cmp	r3, #0
 8000724:	d120      	bne.n	8000768 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ff24 	bl	8000578 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff feaf 	bl	8000498 <LL_EXTI_EnableIT_0_31>
          break;
 800073a:	e018      	b.n	800076e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff fecd 	bl	80004e0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4618      	mov	r0, r3
 800074c:	f7ff fef0 	bl	8000530 <LL_EXTI_EnableEvent_0_31>
          break;
 8000750:	e00d      	b.n	800076e <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4618      	mov	r0, r3
 8000758:	f7ff fe9e 	bl	8000498 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff fee5 	bl	8000530 <LL_EXTI_EnableEvent_0_31>
          break;
 8000766:	e002      	b.n	800076e <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8000768:	2300      	movs	r3, #0
 800076a:	73fb      	strb	r3, [r7, #15]
          break;
 800076c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	7a9b      	ldrb	r3, [r3, #10]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d02b      	beq.n	80007ce <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	7a9b      	ldrb	r3, [r3, #10]
 800077a:	2b02      	cmp	r3, #2
 800077c:	d00e      	beq.n	800079c <LL_EXTI_Init+0xa4>
 800077e:	2b03      	cmp	r3, #3
 8000780:	d017      	beq.n	80007b2 <LL_EXTI_Init+0xba>
 8000782:	2b01      	cmp	r3, #1
 8000784:	d120      	bne.n	80007c8 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ff8c 	bl	80006a8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ff17 	bl	80005c8 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800079a:	e018      	b.n	80007ce <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ff35 	bl	8000610 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff ff58 	bl	8000660 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80007b0:	e00d      	b.n	80007ce <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff06 	bl	80005c8 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ff4d 	bl	8000660 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80007c6:	e002      	b.n	80007ce <LL_EXTI_Init+0xd6>
          default:
            status = ERROR;
 80007c8:	2300      	movs	r3, #0
 80007ca:	73fb      	strb	r3, [r7, #15]
            break;
 80007cc:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d070      	beq.n	80008b8 <LL_EXTI_Init+0x1c0>
    {
      switch (EXTI_InitStruct->Mode)
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	7a5b      	ldrb	r3, [r3, #9]
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d00e      	beq.n	80007fc <LL_EXTI_Init+0x104>
 80007de:	2b02      	cmp	r3, #2
 80007e0:	d017      	beq.n	8000812 <LL_EXTI_Init+0x11a>
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d120      	bne.n	8000828 <LL_EXTI_Init+0x130>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	685b      	ldr	r3, [r3, #4]
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fed8 	bl	80005a0 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	4618      	mov	r0, r3
 80007f6:	f7ff fe61 	bl	80004bc <LL_EXTI_EnableIT_32_63>
          break;
 80007fa:	e018      	b.n	800082e <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff fe81 	bl	8000508 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	4618      	mov	r0, r3
 800080c:	f7ff fea2 	bl	8000554 <LL_EXTI_EnableEvent_32_63>
          break;
 8000810:	e00d      	b.n	800082e <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff fe50 	bl	80004bc <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	4618      	mov	r0, r3
 8000822:	f7ff fe97 	bl	8000554 <LL_EXTI_EnableEvent_32_63>
          break;
 8000826:	e002      	b.n	800082e <LL_EXTI_Init+0x136>
        default:
          status = ERROR;
 8000828:	2300      	movs	r3, #0
 800082a:	73fb      	strb	r3, [r7, #15]
          break;
 800082c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	7a9b      	ldrb	r3, [r3, #10]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d040      	beq.n	80008b8 <LL_EXTI_Init+0x1c0>
      {
        switch (EXTI_InitStruct->Trigger)
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	7a9b      	ldrb	r3, [r3, #10]
 800083a:	2b02      	cmp	r3, #2
 800083c:	d00e      	beq.n	800085c <LL_EXTI_Init+0x164>
 800083e:	2b03      	cmp	r3, #3
 8000840:	d017      	beq.n	8000872 <LL_EXTI_Init+0x17a>
 8000842:	2b01      	cmp	r3, #1
 8000844:	d120      	bne.n	8000888 <LL_EXTI_Init+0x190>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	685b      	ldr	r3, [r3, #4]
 800084a:	4618      	mov	r0, r3
 800084c:	f7ff ff40 	bl	80006d0 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff fec9 	bl	80005ec <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800085a:	e02d      	b.n	80008b8 <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff fee9 	bl	8000638 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	685b      	ldr	r3, [r3, #4]
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff ff0a 	bl	8000684 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8000870:	e022      	b.n	80008b8 <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	685b      	ldr	r3, [r3, #4]
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff feb8 	bl	80005ec <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff feff 	bl	8000684 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8000886:	e017      	b.n	80008b8 <LL_EXTI_Init+0x1c0>
          default:
            status = ERROR;
 8000888:	2300      	movs	r3, #0
 800088a:	73fb      	strb	r3, [r7, #15]
            break;
 800088c:	bf00      	nop
 800088e:	e013      	b.n	80008b8 <LL_EXTI_Init+0x1c0>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff fe23 	bl	80004e0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff fe6a 	bl	8000578 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff fe2d 	bl	8000508 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	685b      	ldr	r3, [r3, #4]
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff fe74 	bl	80005a0 <LL_EXTI_DisableEvent_32_63>
  }
  return status;
 80008b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3710      	adds	r7, #16
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 80008c2:	b480      	push	{r7}
 80008c4:	b083      	sub	sp, #12
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f043 0201 	orr.w	r2, r3, #1
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	601a      	str	r2, [r3, #0]
}
 80008d6:	bf00      	nop
 80008d8:	370c      	adds	r7, #12
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr

080008e2 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 80008e2:	b480      	push	{r7}
 80008e4:	b083      	sub	sp, #12
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f023 0201 	bic.w	r2, r3, #1
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	601a      	str	r2, [r3, #0]
}
 80008f6:	bf00      	nop
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 8000902:	b480      	push	{r7}
 8000904:	b085      	sub	sp, #20
 8000906:	af00      	add	r7, sp, #0
 8000908:	60f8      	str	r0, [r7, #12]
 800090a:	60b9      	str	r1, [r7, #8]
 800090c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	0219      	lsls	r1, r3, #8
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	430b      	orrs	r3, r1
 800091e:	431a      	orrs	r2, r3
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	601a      	str	r2, [r3, #0]
}
 8000924:	bf00      	nop
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	60f8      	str	r0, [r7, #12]
 8000938:	60b9      	str	r1, [r7, #8]
 800093a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	689b      	ldr	r3, [r3, #8]
 8000940:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000944:	f023 0307 	bic.w	r3, r3, #7
 8000948:	68b9      	ldr	r1, [r7, #8]
 800094a:	687a      	ldr	r2, [r7, #4]
 800094c:	430a      	orrs	r2, r1
 800094e:	431a      	orrs	r2, r3
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	609a      	str	r2, [r3, #8]
}
 8000954:	bf00      	nop
 8000956:	3714      	adds	r7, #20
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	609a      	str	r2, [r3, #8]
}
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr

08000980 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	689b      	ldr	r3, [r3, #8]
 800098c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	609a      	str	r2, [r3, #8]
}
 8000994:	bf00      	nop
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr

080009a0 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	683a      	ldr	r2, [r7, #0]
 80009ae:	611a      	str	r2, [r3, #16]
}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	431a      	orrs	r2, r3
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	601a      	str	r2, [r3, #0]
}
 80009d6:	bf00      	nop
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr

080009e2 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80009e2:	b480      	push	{r7}
 80009e4:	b083      	sub	sp, #12
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
 80009ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	431a      	orrs	r2, r3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	605a      	str	r2, [r3, #4]
}
 80009fc:	bf00      	nop
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	f7ff ff65 	bl	80008e2 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	6899      	ldr	r1, [r3, #8]
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	461a      	mov	r2, r3
 8000a22:	6878      	ldr	r0, [r7, #4]
 8000a24:	f7ff ff6d 	bl	8000902 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	6878      	ldr	r0, [r7, #4]
 8000a30:	f7ff ffb6 	bl	80009a0 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff ff44 	bl	80008c2 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff ffa0 	bl	8000980 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	6919      	ldr	r1, [r3, #16]
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	461a      	mov	r2, r3
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff ff70 	bl	8000930 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	691b      	ldr	r3, [r3, #16]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d002      	beq.n	8000a5e <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff ff81 	bl	8000960 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4619      	mov	r1, r3
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff ffa9 	bl	80009bc <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	4619      	mov	r1, r3
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f7ff ffb6 	bl	80009e2 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8000a76:	2301      	movs	r3, #1
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3708      	adds	r7, #8
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd80      	pop	{r7, pc}

08000a80 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000a84:	4b07      	ldr	r3, [pc, #28]	; (8000aa4 <LL_RCC_HSI_IsReady+0x24>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a90:	bf0c      	ite	eq
 8000a92:	2301      	moveq	r3, #1
 8000a94:	2300      	movne	r3, #0
 8000a96:	b2db      	uxtb	r3, r3
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	40021000 	.word	0x40021000

08000aa8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000aac:	4b07      	ldr	r3, [pc, #28]	; (8000acc <LL_RCC_LSE_IsReady+0x24>)
 8000aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ab2:	f003 0302 	and.w	r3, r3, #2
 8000ab6:	2b02      	cmp	r3, #2
 8000ab8:	bf0c      	ite	eq
 8000aba:	2301      	moveq	r3, #1
 8000abc:	2300      	movne	r3, #0
 8000abe:	b2db      	uxtb	r3, r3
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	40021000 	.word	0x40021000

08000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL));
 8000ad4:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	f003 0308 	and.w	r3, r3, #8
 8000adc:	2b08      	cmp	r3, #8
 8000ade:	bf0c      	ite	eq
 8000ae0:	2301      	moveq	r3, #1
 8000ae2:	2300      	movne	r3, #0
 8000ae4:	b2db      	uxtb	r3, r3
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr
 8000af0:	40021000 	.word	0x40021000

08000af4 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8000af8:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <LL_RCC_MSI_GetRange+0x18>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	40021000 	.word	0x40021000

08000b10 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8000b14:	4b04      	ldr	r3, [pc, #16]	; (8000b28 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8000b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000b1a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	40021000 	.word	0x40021000

08000b2c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000b30:	4b04      	ldr	r3, [pc, #16]	; (8000b44 <LL_RCC_GetSysClkSource+0x18>)
 8000b32:	689b      	ldr	r3, [r3, #8]
 8000b34:	f003 030c 	and.w	r3, r3, #12
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40021000 	.word	0x40021000

08000b48 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000b4c:	4b04      	ldr	r3, [pc, #16]	; (8000b60 <LL_RCC_GetAHBPrescaler+0x18>)
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	40021000 	.word	0x40021000

08000b64 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000b68:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <LL_RCC_GetAPB1Prescaler+0x18>)
 8000b6a:	689b      	ldr	r3, [r3, #8]
 8000b6c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	40021000 	.word	0x40021000

08000b80 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000b84:	4b04      	ldr	r3, [pc, #16]	; (8000b98 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000b86:	689b      	ldr	r3, [r3, #8]
 8000b88:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	40021000 	.word	0x40021000

08000b9c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8000ba4:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <LL_RCC_GetUSARTClockSource+0x24>)
 8000ba6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	401a      	ands	r2, r3
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	041b      	lsls	r3, r3, #16
 8000bb2:	4313      	orrs	r3, r2
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	40021000 	.word	0x40021000

08000bc4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8000bc8:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <LL_RCC_PLL_GetN+0x18>)
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	0a1b      	lsrs	r3, r3, #8
 8000bce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	40021000 	.word	0x40021000

08000be0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8000be4:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <LL_RCC_PLL_GetR+0x18>)
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	40021000 	.word	0x40021000

08000bfc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000c00:	4b04      	ldr	r3, [pc, #16]	; (8000c14 <LL_RCC_PLL_GetMainSource+0x18>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	f003 0303 	and.w	r3, r3, #3
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	40021000 	.word	0x40021000

08000c18 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8000c1c:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <LL_RCC_PLL_GetDivider+0x18>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	40021000 	.word	0x40021000

08000c34 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	2b03      	cmp	r3, #3
 8000c44:	d12e      	bne.n	8000ca4 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ffa8 	bl	8000b9c <LL_RCC_GetUSARTClockSource>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	4a4f      	ldr	r2, [pc, #316]	; (8000d8c <LL_RCC_GetUSARTClockFreq+0x158>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d009      	beq.n	8000c68 <LL_RCC_GetUSARTClockFreq+0x34>
 8000c54:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8000c58:	d00e      	beq.n	8000c78 <LL_RCC_GetUSARTClockFreq+0x44>
 8000c5a:	4a4d      	ldr	r2, [pc, #308]	; (8000d90 <LL_RCC_GetUSARTClockFreq+0x15c>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d114      	bne.n	8000c8a <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000c60:	f000 f8a2 	bl	8000da8 <RCC_GetSystemClockFreq>
 8000c64:	60f8      	str	r0, [r7, #12]
        break;
 8000c66:	e08b      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000c68:	f7ff ff0a 	bl	8000a80 <LL_RCC_HSI_IsReady>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d07b      	beq.n	8000d6a <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 8000c72:	4b48      	ldr	r3, [pc, #288]	; (8000d94 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000c74:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000c76:	e078      	b.n	8000d6a <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000c78:	f7ff ff16 	bl	8000aa8 <LL_RCC_LSE_IsReady>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d075      	beq.n	8000d6e <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 8000c82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c86:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000c88:	e071      	b.n	8000d6e <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000c8a:	f000 f88d 	bl	8000da8 <RCC_GetSystemClockFreq>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	4618      	mov	r0, r3
 8000c92:	f000 f91b 	bl	8000ecc <RCC_GetHCLKClockFreq>
 8000c96:	4603      	mov	r3, r0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f000 f941 	bl	8000f20 <RCC_GetPCLK2ClockFreq>
 8000c9e:	60f8      	str	r0, [r7, #12]
        break;
 8000ca0:	bf00      	nop
 8000ca2:	e06d      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2b0c      	cmp	r3, #12
 8000ca8:	d12e      	bne.n	8000d08 <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f7ff ff76 	bl	8000b9c <LL_RCC_GetUSARTClockSource>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	4a39      	ldr	r2, [pc, #228]	; (8000d98 <LL_RCC_GetUSARTClockFreq+0x164>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d009      	beq.n	8000ccc <LL_RCC_GetUSARTClockFreq+0x98>
 8000cb8:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8000cbc:	d00e      	beq.n	8000cdc <LL_RCC_GetUSARTClockFreq+0xa8>
 8000cbe:	4a37      	ldr	r2, [pc, #220]	; (8000d9c <LL_RCC_GetUSARTClockFreq+0x168>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d114      	bne.n	8000cee <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8000cc4:	f000 f870 	bl	8000da8 <RCC_GetSystemClockFreq>
 8000cc8:	60f8      	str	r0, [r7, #12]
        break;
 8000cca:	e059      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000ccc:	f7ff fed8 	bl	8000a80 <LL_RCC_HSI_IsReady>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d04d      	beq.n	8000d72 <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 8000cd6:	4b2f      	ldr	r3, [pc, #188]	; (8000d94 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000cd8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000cda:	e04a      	b.n	8000d72 <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000cdc:	f7ff fee4 	bl	8000aa8 <LL_RCC_LSE_IsReady>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d047      	beq.n	8000d76 <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 8000ce6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cea:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000cec:	e043      	b.n	8000d76 <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000cee:	f000 f85b 	bl	8000da8 <RCC_GetSystemClockFreq>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f000 f8e9 	bl	8000ecc <RCC_GetHCLKClockFreq>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 f8fb 	bl	8000ef8 <RCC_GetPCLK1ClockFreq>
 8000d02:	60f8      	str	r0, [r7, #12]
        break;
 8000d04:	bf00      	nop
 8000d06:	e03b      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2b30      	cmp	r3, #48	; 0x30
 8000d0c:	d138      	bne.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000d0e:	6878      	ldr	r0, [r7, #4]
 8000d10:	f7ff ff44 	bl	8000b9c <LL_RCC_GetUSARTClockSource>
 8000d14:	4603      	mov	r3, r0
 8000d16:	4a22      	ldr	r2, [pc, #136]	; (8000da0 <LL_RCC_GetUSARTClockFreq+0x16c>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d009      	beq.n	8000d30 <LL_RCC_GetUSARTClockFreq+0xfc>
 8000d1c:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8000d20:	d00e      	beq.n	8000d40 <LL_RCC_GetUSARTClockFreq+0x10c>
 8000d22:	4a20      	ldr	r2, [pc, #128]	; (8000da4 <LL_RCC_GetUSARTClockFreq+0x170>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d114      	bne.n	8000d52 <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8000d28:	f000 f83e 	bl	8000da8 <RCC_GetSystemClockFreq>
 8000d2c:	60f8      	str	r0, [r7, #12]
          break;
 8000d2e:	e027      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8000d30:	f7ff fea6 	bl	8000a80 <LL_RCC_HSI_IsReady>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d01f      	beq.n	8000d7a <LL_RCC_GetUSARTClockFreq+0x146>
          {
            usart_frequency = HSI_VALUE;
 8000d3a:	4b16      	ldr	r3, [pc, #88]	; (8000d94 <LL_RCC_GetUSARTClockFreq+0x160>)
 8000d3c:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000d3e:	e01c      	b.n	8000d7a <LL_RCC_GetUSARTClockFreq+0x146>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8000d40:	f7ff feb2 	bl	8000aa8 <LL_RCC_LSE_IsReady>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d019      	beq.n	8000d7e <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = LSE_VALUE;
 8000d4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d4e:	60fb      	str	r3, [r7, #12]
          }
          break;
 8000d50:	e015      	b.n	8000d7e <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000d52:	f000 f829 	bl	8000da8 <RCC_GetSystemClockFreq>
 8000d56:	4603      	mov	r3, r0
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f000 f8b7 	bl	8000ecc <RCC_GetHCLKClockFreq>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 f8c9 	bl	8000ef8 <RCC_GetPCLK1ClockFreq>
 8000d66:	60f8      	str	r0, [r7, #12]
          break;
 8000d68:	e00a      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000d6a:	bf00      	nop
 8000d6c:	e008      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000d6e:	bf00      	nop
 8000d70:	e006      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000d72:	bf00      	nop
 8000d74:	e004      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 8000d76:	bf00      	nop
 8000d78:	e002      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8000d7a:	bf00      	nop
 8000d7c:	e000      	b.n	8000d80 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 8000d7e:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8000d80:	68fb      	ldr	r3, [r7, #12]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	00030002 	.word	0x00030002
 8000d90:	00030001 	.word	0x00030001
 8000d94:	00f42400 	.word	0x00f42400
 8000d98:	000c0008 	.word	0x000c0008
 8000d9c:	000c0004 	.word	0x000c0004
 8000da0:	00300020 	.word	0x00300020
 8000da4:	00300010 	.word	0x00300010

08000da8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8000dae:	2300      	movs	r3, #0
 8000db0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8000db2:	f7ff febb 	bl	8000b2c <LL_RCC_GetSysClkSource>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b0c      	cmp	r3, #12
 8000dba:	d851      	bhi.n	8000e60 <RCC_GetSystemClockFreq+0xb8>
 8000dbc:	a201      	add	r2, pc, #4	; (adr r2, 8000dc4 <RCC_GetSystemClockFreq+0x1c>)
 8000dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc2:	bf00      	nop
 8000dc4:	08000df9 	.word	0x08000df9
 8000dc8:	08000e61 	.word	0x08000e61
 8000dcc:	08000e61 	.word	0x08000e61
 8000dd0:	08000e61 	.word	0x08000e61
 8000dd4:	08000e4d 	.word	0x08000e4d
 8000dd8:	08000e61 	.word	0x08000e61
 8000ddc:	08000e61 	.word	0x08000e61
 8000de0:	08000e61 	.word	0x08000e61
 8000de4:	08000e53 	.word	0x08000e53
 8000de8:	08000e61 	.word	0x08000e61
 8000dec:	08000e61 	.word	0x08000e61
 8000df0:	08000e61 	.word	0x08000e61
 8000df4:	08000e59 	.word	0x08000e59
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000df8:	f7ff fe6a 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d111      	bne.n	8000e26 <RCC_GetSystemClockFreq+0x7e>
 8000e02:	f7ff fe65 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d004      	beq.n	8000e16 <RCC_GetSystemClockFreq+0x6e>
 8000e0c:	f7ff fe72 	bl	8000af4 <LL_RCC_MSI_GetRange>
 8000e10:	4603      	mov	r3, r0
 8000e12:	0a1b      	lsrs	r3, r3, #8
 8000e14:	e003      	b.n	8000e1e <RCC_GetSystemClockFreq+0x76>
 8000e16:	f7ff fe7b 	bl	8000b10 <LL_RCC_MSI_GetRangeAfterStandby>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	0a1b      	lsrs	r3, r3, #8
 8000e1e:	4a28      	ldr	r2, [pc, #160]	; (8000ec0 <RCC_GetSystemClockFreq+0x118>)
 8000e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e24:	e010      	b.n	8000e48 <RCC_GetSystemClockFreq+0xa0>
 8000e26:	f7ff fe53 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d004      	beq.n	8000e3a <RCC_GetSystemClockFreq+0x92>
 8000e30:	f7ff fe60 	bl	8000af4 <LL_RCC_MSI_GetRange>
 8000e34:	4603      	mov	r3, r0
 8000e36:	091b      	lsrs	r3, r3, #4
 8000e38:	e003      	b.n	8000e42 <RCC_GetSystemClockFreq+0x9a>
 8000e3a:	f7ff fe69 	bl	8000b10 <LL_RCC_MSI_GetRangeAfterStandby>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	091b      	lsrs	r3, r3, #4
 8000e42:	4a1f      	ldr	r2, [pc, #124]	; (8000ec0 <RCC_GetSystemClockFreq+0x118>)
 8000e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e48:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000e4a:	e033      	b.n	8000eb4 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8000e4c:	4b1d      	ldr	r3, [pc, #116]	; (8000ec4 <RCC_GetSystemClockFreq+0x11c>)
 8000e4e:	607b      	str	r3, [r7, #4]
      break;
 8000e50:	e030      	b.n	8000eb4 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000e52:	4b1d      	ldr	r3, [pc, #116]	; (8000ec8 <RCC_GetSystemClockFreq+0x120>)
 8000e54:	607b      	str	r3, [r7, #4]
      break;
 8000e56:	e02d      	b.n	8000eb4 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8000e58:	f000 f876 	bl	8000f48 <RCC_PLL_GetFreqDomain_SYS>
 8000e5c:	6078      	str	r0, [r7, #4]
      break;
 8000e5e:	e029      	b.n	8000eb4 <RCC_GetSystemClockFreq+0x10c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000e60:	f7ff fe36 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d111      	bne.n	8000e8e <RCC_GetSystemClockFreq+0xe6>
 8000e6a:	f7ff fe31 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d004      	beq.n	8000e7e <RCC_GetSystemClockFreq+0xd6>
 8000e74:	f7ff fe3e 	bl	8000af4 <LL_RCC_MSI_GetRange>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	0a1b      	lsrs	r3, r3, #8
 8000e7c:	e003      	b.n	8000e86 <RCC_GetSystemClockFreq+0xde>
 8000e7e:	f7ff fe47 	bl	8000b10 <LL_RCC_MSI_GetRangeAfterStandby>
 8000e82:	4603      	mov	r3, r0
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	4a0e      	ldr	r2, [pc, #56]	; (8000ec0 <RCC_GetSystemClockFreq+0x118>)
 8000e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e8c:	e010      	b.n	8000eb0 <RCC_GetSystemClockFreq+0x108>
 8000e8e:	f7ff fe1f 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d004      	beq.n	8000ea2 <RCC_GetSystemClockFreq+0xfa>
 8000e98:	f7ff fe2c 	bl	8000af4 <LL_RCC_MSI_GetRange>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	091b      	lsrs	r3, r3, #4
 8000ea0:	e003      	b.n	8000eaa <RCC_GetSystemClockFreq+0x102>
 8000ea2:	f7ff fe35 	bl	8000b10 <LL_RCC_MSI_GetRangeAfterStandby>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	091b      	lsrs	r3, r3, #4
 8000eaa:	4a05      	ldr	r2, [pc, #20]	; (8000ec0 <RCC_GetSystemClockFreq+0x118>)
 8000eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb0:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000eb2:	bf00      	nop
  }

  return frequency;
 8000eb4:	687b      	ldr	r3, [r7, #4]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	08002c50 	.word	0x08002c50
 8000ec4:	00f42400 	.word	0x00f42400
 8000ec8:	007a1200 	.word	0x007a1200

08000ecc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8000ed4:	f7ff fe38 	bl	8000b48 <LL_RCC_GetAHBPrescaler>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	091b      	lsrs	r3, r3, #4
 8000edc:	f003 030f 	and.w	r3, r3, #15
 8000ee0:	4a04      	ldr	r2, [pc, #16]	; (8000ef4 <RCC_GetHCLKClockFreq+0x28>)
 8000ee2:	5cd3      	ldrb	r3, [r2, r3]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	40d3      	lsrs	r3, r2
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	08002c38 	.word	0x08002c38

08000ef8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8000f00:	f7ff fe30 	bl	8000b64 <LL_RCC_GetAPB1Prescaler>
 8000f04:	4603      	mov	r3, r0
 8000f06:	0a1b      	lsrs	r3, r3, #8
 8000f08:	4a04      	ldr	r2, [pc, #16]	; (8000f1c <RCC_GetPCLK1ClockFreq+0x24>)
 8000f0a:	5cd3      	ldrb	r3, [r2, r3]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	40d3      	lsrs	r3, r2
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	08002c48 	.word	0x08002c48

08000f20 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000f28:	f7ff fe2a 	bl	8000b80 <LL_RCC_GetAPB2Prescaler>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	0adb      	lsrs	r3, r3, #11
 8000f30:	4a04      	ldr	r2, [pc, #16]	; (8000f44 <RCC_GetPCLK2ClockFreq+0x24>)
 8000f32:	5cd3      	ldrb	r3, [r2, r3]
 8000f34:	461a      	mov	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	40d3      	lsrs	r3, r2
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	08002c48 	.word	0x08002c48

08000f48 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	2300      	movs	r3, #0
 8000f54:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000f56:	f7ff fe51 	bl	8000bfc <LL_RCC_PLL_GetMainSource>
 8000f5a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d02d      	beq.n	8000fbe <RCC_PLL_GetFreqDomain_SYS+0x76>
 8000f62:	2b03      	cmp	r3, #3
 8000f64:	d02e      	beq.n	8000fc4 <RCC_PLL_GetFreqDomain_SYS+0x7c>
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d12f      	bne.n	8000fca <RCC_PLL_GetFreqDomain_SYS+0x82>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000f6a:	f7ff fdb1 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d111      	bne.n	8000f98 <RCC_PLL_GetFreqDomain_SYS+0x50>
 8000f74:	f7ff fdac 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d004      	beq.n	8000f88 <RCC_PLL_GetFreqDomain_SYS+0x40>
 8000f7e:	f7ff fdb9 	bl	8000af4 <LL_RCC_MSI_GetRange>
 8000f82:	4603      	mov	r3, r0
 8000f84:	0a1b      	lsrs	r3, r3, #8
 8000f86:	e003      	b.n	8000f90 <RCC_PLL_GetFreqDomain_SYS+0x48>
 8000f88:	f7ff fdc2 	bl	8000b10 <LL_RCC_MSI_GetRangeAfterStandby>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	0a1b      	lsrs	r3, r3, #8
 8000f90:	4a2f      	ldr	r2, [pc, #188]	; (8001050 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f96:	e010      	b.n	8000fba <RCC_PLL_GetFreqDomain_SYS+0x72>
 8000f98:	f7ff fd9a 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d004      	beq.n	8000fac <RCC_PLL_GetFreqDomain_SYS+0x64>
 8000fa2:	f7ff fda7 	bl	8000af4 <LL_RCC_MSI_GetRange>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	091b      	lsrs	r3, r3, #4
 8000faa:	e003      	b.n	8000fb4 <RCC_PLL_GetFreqDomain_SYS+0x6c>
 8000fac:	f7ff fdb0 	bl	8000b10 <LL_RCC_MSI_GetRangeAfterStandby>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	091b      	lsrs	r3, r3, #4
 8000fb4:	4a26      	ldr	r2, [pc, #152]	; (8001050 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000fb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fba:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8000fbc:	e02f      	b.n	800101e <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8000fbe:	4b25      	ldr	r3, [pc, #148]	; (8001054 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8000fc0:	607b      	str	r3, [r7, #4]
      break;
 8000fc2:	e02c      	b.n	800101e <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8000fc4:	4b24      	ldr	r3, [pc, #144]	; (8001058 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8000fc6:	607b      	str	r3, [r7, #4]
      break;
 8000fc8:	e029      	b.n	800101e <RCC_PLL_GetFreqDomain_SYS+0xd6>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8000fca:	f7ff fd81 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d111      	bne.n	8000ff8 <RCC_PLL_GetFreqDomain_SYS+0xb0>
 8000fd4:	f7ff fd7c 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d004      	beq.n	8000fe8 <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8000fde:	f7ff fd89 	bl	8000af4 <LL_RCC_MSI_GetRange>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	0a1b      	lsrs	r3, r3, #8
 8000fe6:	e003      	b.n	8000ff0 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 8000fe8:	f7ff fd92 	bl	8000b10 <LL_RCC_MSI_GetRangeAfterStandby>
 8000fec:	4603      	mov	r3, r0
 8000fee:	0a1b      	lsrs	r3, r3, #8
 8000ff0:	4a17      	ldr	r2, [pc, #92]	; (8001050 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8000ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff6:	e010      	b.n	800101a <RCC_PLL_GetFreqDomain_SYS+0xd2>
 8000ff8:	f7ff fd6a 	bl	8000ad0 <LL_RCC_MSI_IsEnabledRangeSelect>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d004      	beq.n	800100c <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8001002:	f7ff fd77 	bl	8000af4 <LL_RCC_MSI_GetRange>
 8001006:	4603      	mov	r3, r0
 8001008:	091b      	lsrs	r3, r3, #4
 800100a:	e003      	b.n	8001014 <RCC_PLL_GetFreqDomain_SYS+0xcc>
 800100c:	f7ff fd80 	bl	8000b10 <LL_RCC_MSI_GetRangeAfterStandby>
 8001010:	4603      	mov	r3, r0
 8001012:	091b      	lsrs	r3, r3, #4
 8001014:	4a0e      	ldr	r2, [pc, #56]	; (8001050 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800101a:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800101c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800101e:	f7ff fdfb 	bl	8000c18 <LL_RCC_PLL_GetDivider>
 8001022:	4603      	mov	r3, r0
 8001024:	091b      	lsrs	r3, r3, #4
 8001026:	3301      	adds	r3, #1
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	fbb2 f4f3 	udiv	r4, r2, r3
 800102e:	f7ff fdc9 	bl	8000bc4 <LL_RCC_PLL_GetN>
 8001032:	4603      	mov	r3, r0
 8001034:	fb03 f404 	mul.w	r4, r3, r4
 8001038:	f7ff fdd2 	bl	8000be0 <LL_RCC_PLL_GetR>
 800103c:	4603      	mov	r3, r0
 800103e:	0e5b      	lsrs	r3, r3, #25
 8001040:	3301      	adds	r3, #1
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8001048:	4618      	mov	r0, r3
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	bd90      	pop	{r4, r7, pc}
 8001050:	08002c50 	.word	0x08002c50
 8001054:	00f42400 	.word	0x00f42400
 8001058:	007a1200 	.word	0x007a1200

0800105c <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800106c:	2b40      	cmp	r3, #64	; 0x40
 800106e:	bf0c      	ite	eq
 8001070:	2301      	moveq	r3, #1
 8001072:	2300      	movne	r3, #0
 8001074:	b2db      	uxtb	r3, r3
}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
 800108a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	b29b      	uxth	r3, r3
 8001090:	461a      	mov	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	611a      	str	r2, [r3, #16]
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b084      	sub	sp, #16
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80010ac:	2300      	movs	r3, #0
 80010ae:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ffd3 	bl	800105c <LL_SPI_IsEnabled>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d13b      	bne.n	8001134 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80010c4:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	6811      	ldr	r1, [r2, #0]
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	6852      	ldr	r2, [r2, #4]
 80010d0:	4311      	orrs	r1, r2
 80010d2:	683a      	ldr	r2, [r7, #0]
 80010d4:	68d2      	ldr	r2, [r2, #12]
 80010d6:	4311      	orrs	r1, r2
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	6912      	ldr	r2, [r2, #16]
 80010dc:	4311      	orrs	r1, r2
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	6952      	ldr	r2, [r2, #20]
 80010e2:	4311      	orrs	r1, r2
 80010e4:	683a      	ldr	r2, [r7, #0]
 80010e6:	6992      	ldr	r2, [r2, #24]
 80010e8:	4311      	orrs	r1, r2
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	69d2      	ldr	r2, [r2, #28]
 80010ee:	4311      	orrs	r1, r2
 80010f0:	683a      	ldr	r2, [r7, #0]
 80010f2:	6a12      	ldr	r2, [r2, #32]
 80010f4:	430a      	orrs	r2, r1
 80010f6:	431a      	orrs	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001104:	f023 0304 	bic.w	r3, r3, #4
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	6891      	ldr	r1, [r2, #8]
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	6952      	ldr	r2, [r2, #20]
 8001110:	0c12      	lsrs	r2, r2, #16
 8001112:	430a      	orrs	r2, r1
 8001114:	431a      	orrs	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001122:	d105      	bne.n	8001130 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001128:	4619      	mov	r1, r3
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffa9 	bl	8001082 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8001130:	2301      	movs	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001134:	7bfb      	ldrb	r3, [r7, #15]
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000U;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f04f 32ff 	mov.w	r2, #4294967295
 8001158:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2200      	movs	r2, #0
 800115e:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = (uint8_t)0x00U;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	741a      	strb	r2, [r3, #16]
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001172:	b480      	push	{r7}
 8001174:	b083      	sub	sp, #12
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	2b01      	cmp	r3, #1
 8001184:	bf0c      	ite	eq
 8001186:	2301      	moveq	r3, #1
 8001188:	2300      	movne	r3, #0
 800118a:	b2db      	uxtb	r3, r3
}
 800118c:	4618      	mov	r0, r3
 800118e:	370c      	adds	r7, #12
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	431a      	orrs	r2, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	605a      	str	r2, [r3, #4]
}
 80011b2:	bf00      	nop
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr

080011be <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 80011be:	b480      	push	{r7}
 80011c0:	b083      	sub	sp, #12
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
 80011c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	431a      	orrs	r2, r3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	609a      	str	r2, [r3, #8]
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif
{
 80011e4:	b4b0      	push	{r4, r5, r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 80011f2:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 80011f4:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011fc:	d114      	bne.n	8001228 <LL_USART_SetBaudRate+0x44>
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	005a      	lsls	r2, r3, #1
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	085b      	lsrs	r3, r3, #1
 8001206:	441a      	add	r2, r3
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	fbb2 f3f3 	udiv	r3, r2, r3
 800120e:	b29b      	uxth	r3, r3
 8001210:	461d      	mov	r5, r3
#endif
    brrtemp = usartdiv & 0xFFF0U;
 8001212:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001216:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001218:	086b      	lsrs	r3, r5, #1
 800121a:	b29b      	uxth	r3, r3
 800121c:	f003 0307 	and.w	r3, r3, #7
 8001220:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	60dc      	str	r4, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif
  }
}
 8001226:	e00a      	b.n	800123e <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	085a      	lsrs	r2, r3, #1
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	441a      	add	r2, r3
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	fbb2 f3f3 	udiv	r3, r2, r3
 8001236:	b29b      	uxth	r3, r3
 8001238:	461a      	mov	r2, r3
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	60da      	str	r2, [r3, #12]
}
 800123e:	bf00      	nop
 8001240:	3714      	adds	r7, #20
 8001242:	46bd      	mov	sp, r7
 8001244:	bcb0      	pop	{r4, r5, r7}
 8001246:	4770      	bx	lr

08001248 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001252:	2300      	movs	r3, #0
 8001254:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f7ff ff89 	bl	8001172 <LL_USART_IsEnabled>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d148      	bne.n	80012f8 <LL_USART_Init+0xb0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	4b26      	ldr	r3, [pc, #152]	; (8001304 <LL_USART_Init+0xbc>)
 800126c:	4013      	ands	r3, r2
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	6851      	ldr	r1, [r2, #4]
 8001272:	683a      	ldr	r2, [r7, #0]
 8001274:	68d2      	ldr	r2, [r2, #12]
 8001276:	4311      	orrs	r1, r2
 8001278:	683a      	ldr	r2, [r7, #0]
 800127a:	6912      	ldr	r2, [r2, #16]
 800127c:	4311      	orrs	r1, r2
 800127e:	683a      	ldr	r2, [r7, #0]
 8001280:	6992      	ldr	r2, [r2, #24]
 8001282:	430a      	orrs	r2, r1
 8001284:	431a      	orrs	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	4619      	mov	r1, r3
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f7ff ff81 	bl	8001198 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	4619      	mov	r1, r3
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff8e 	bl	80011be <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a18      	ldr	r2, [pc, #96]	; (8001308 <LL_USART_Init+0xc0>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d104      	bne.n	80012b4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80012aa:	2003      	movs	r0, #3
 80012ac:	f7ff fcc2 	bl	8000c34 <LL_RCC_GetUSARTClockFreq>
 80012b0:	60b8      	str	r0, [r7, #8]
 80012b2:	e010      	b.n	80012d6 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a15      	ldr	r2, [pc, #84]	; (800130c <LL_USART_Init+0xc4>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d104      	bne.n	80012c6 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80012bc:	200c      	movs	r0, #12
 80012be:	f7ff fcb9 	bl	8000c34 <LL_RCC_GetUSARTClockFreq>
 80012c2:	60b8      	str	r0, [r7, #8]
 80012c4:	e007      	b.n	80012d6 <LL_USART_Init+0x8e>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a11      	ldr	r2, [pc, #68]	; (8001310 <LL_USART_Init+0xc8>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d103      	bne.n	80012d6 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80012ce:	2030      	movs	r0, #48	; 0x30
 80012d0:	f7ff fcb0 	bl	8000c34 <LL_RCC_GetUSARTClockFreq>
 80012d4:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d00d      	beq.n	80012f8 <LL_USART_Init+0xb0>
        && (USART_InitStruct->BaudRate != 0U))
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d009      	beq.n	80012f8 <LL_USART_Init+0xb0>
    {
      status = SUCCESS;
 80012e4:	2301      	movs	r3, #1
 80012e6:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	699a      	ldr	r2, [r3, #24]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	68b9      	ldr	r1, [r7, #8]
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff ff76 	bl	80011e4 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	efff69f3 	.word	0xefff69f3
 8001308:	40013800 	.word	0x40013800
 800130c:	40004400 	.word	0x40004400
 8001310:	40004800 	.word	0x40004800

08001314 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800131e:	4909      	ldr	r1, [pc, #36]	; (8001344 <NVIC_EnableIRQ+0x30>)
 8001320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001324:	095b      	lsrs	r3, r3, #5
 8001326:	79fa      	ldrb	r2, [r7, #7]
 8001328:	f002 021f 	and.w	r2, r2, #31
 800132c:	2001      	movs	r0, #1
 800132e:	fa00 f202 	lsl.w	r2, r0, r2
 8001332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	e000e100 	.word	0xe000e100

08001348 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	6039      	str	r1, [r7, #0]
 8001352:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001358:	2b00      	cmp	r3, #0
 800135a:	da0b      	bge.n	8001374 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800135c:	490d      	ldr	r1, [pc, #52]	; (8001394 <NVIC_SetPriority+0x4c>)
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	f003 030f 	and.w	r3, r3, #15
 8001364:	3b04      	subs	r3, #4
 8001366:	683a      	ldr	r2, [r7, #0]
 8001368:	b2d2      	uxtb	r2, r2
 800136a:	0112      	lsls	r2, r2, #4
 800136c:	b2d2      	uxtb	r2, r2
 800136e:	440b      	add	r3, r1
 8001370:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001372:	e009      	b.n	8001388 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001374:	4908      	ldr	r1, [pc, #32]	; (8001398 <NVIC_SetPriority+0x50>)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	0112      	lsls	r2, r2, #4
 8001380:	b2d2      	uxtb	r2, r2
 8001382:	440b      	add	r3, r1
 8001384:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	e000ed00 	.word	0xe000ed00
 8001398:	e000e100 	.word	0xe000e100

0800139c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	3b01      	subs	r3, #1
 80013a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013ac:	d301      	bcc.n	80013b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013ae:	2301      	movs	r3, #1
 80013b0:	e00f      	b.n	80013d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013b2:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <SysTick_Config+0x40>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ba:	210f      	movs	r1, #15
 80013bc:	f04f 30ff 	mov.w	r0, #4294967295
 80013c0:	f7ff ffc2 	bl	8001348 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013c4:	4b05      	ldr	r3, [pc, #20]	; (80013dc <SysTick_Config+0x40>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ca:	4b04      	ldr	r3, [pc, #16]	; (80013dc <SysTick_Config+0x40>)
 80013cc:	2207      	movs	r2, #7
 80013ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	e000e010 	.word	0xe000e010

080013e0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	431a      	orrs	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	609a      	str	r2, [r3, #8]
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <LL_ADC_SetResolution>:
  *         @arg @ref LL_ADC_RESOLUTION_8B
  *         @arg @ref LL_ADC_RESOLUTION_6B
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
 800140e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	f023 0218 	bic.w	r2, r3, #24
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	431a      	orrs	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	60da      	str	r2, [r3, #12]
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <LL_ADC_SetDataAlignment>:
  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	f023 0220 	bic.w	r2, r3, #32
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	431a      	orrs	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	60da      	str	r2, [r3, #12]
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <LL_ADC_REG_SetTriggerSource>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 8001452:	b480      	push	{r7}
 8001454:	b083      	sub	sp, #12
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	f423 627c 	bic.w	r2, r3, #4032	; 0xfc0
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	431a      	orrs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	60da      	str	r2, [r3, #12]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr

08001478 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f023 020f 	bic.w	r2, r3, #15
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800149e:	b490      	push	{r4, r7}
 80014a0:	b086      	sub	sp, #24
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	60f8      	str	r0, [r7, #12]
 80014a6:	60b9      	str	r1, [r7, #8]
 80014a8:	607a      	str	r2, [r7, #4]
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
#if defined(CORE_CM0PLUS)
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	3330      	adds	r3, #48	; 0x30
 80014ae:	4619      	mov	r1, r3
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80014b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014ba:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	fa93 f3a3 	rbit	r3, r3
 80014c2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	fab3 f383 	clz	r3, r3
 80014ca:	fa22 f303 	lsr.w	r3, r2, r3
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	440b      	add	r3, r1
 80014d2:	461c      	mov	r4, r3
#endif
  
  MODIFY_REG(*preg,
 80014d4:	6822      	ldr	r2, [r4, #0]
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	f003 031f 	and.w	r3, r3, #31
 80014dc:	211f      	movs	r1, #31
 80014de:	fa01 f303 	lsl.w	r3, r1, r3
 80014e2:	43db      	mvns	r3, r3
 80014e4:	401a      	ands	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	0e9b      	lsrs	r3, r3, #26
 80014ea:	f003 011f 	and.w	r1, r3, #31
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	f003 031f 	and.w	r3, r3, #31
 80014f4:	fa01 f303 	lsl.w	r3, r1, r3
 80014f8:	4313      	orrs	r3, r2
 80014fa:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80014fc:	bf00      	nop
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bc90      	pop	{r4, r7}
 8001504:	4770      	bx	lr

08001506 <LL_ADC_REG_SetContinuousMode>:
  *         @arg @ref LL_ADC_REG_CONV_SINGLE
  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
{
 8001506:	b480      	push	{r7}
 8001508:	b083      	sub	sp, #12
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	431a      	orrs	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	60da      	str	r2, [r3, #12]
}
 8001520:	bf00      	nop
 8001522:	370c      	adds	r7, #12
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	f023 0203 	bic.w	r2, r3, #3
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	431a      	orrs	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	60da      	str	r2, [r3, #12]
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr

08001552 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001552:	b490      	push	{r4, r7}
 8001554:	b08a      	sub	sp, #40	; 0x28
 8001556:	af00      	add	r7, sp, #0
 8001558:	60f8      	str	r0, [r7, #12]
 800155a:	60b9      	str	r1, [r7, #8]
 800155c:	607a      	str	r2, [r7, #4]
  
  MODIFY_REG(*preg,
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	3314      	adds	r3, #20
 8001562:	4619      	mov	r1, r3
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800156a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800156e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	fa93 f3a3 	rbit	r3, r3
 8001576:	613b      	str	r3, [r7, #16]
  return(result);
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	fab3 f383 	clz	r3, r3
 800157e:	fa22 f303 	lsr.w	r3, r2, r3
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 8001588:	6822      	ldr	r2, [r4, #0]
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8001590:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8001594:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	fa93 f3a3 	rbit	r3, r3
 800159c:	61bb      	str	r3, [r7, #24]
  return(result);
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	fab3 f383 	clz	r3, r3
 80015a4:	fa21 f303 	lsr.w	r3, r1, r3
 80015a8:	2107      	movs	r1, #7
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43db      	mvns	r3, r3
 80015b0:	401a      	ands	r2, r3
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 80015b8:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	fa93 f3a3 	rbit	r3, r3
 80015c4:	623b      	str	r3, [r7, #32]
  return(result);
 80015c6:	6a3b      	ldr	r3, [r7, #32]
 80015c8:	fab3 f383 	clz	r3, r3
 80015cc:	fa21 f303 	lsr.w	r3, r1, r3
 80015d0:	6879      	ldr	r1, [r7, #4]
 80015d2:	fa01 f303 	lsl.w	r3, r1, r3
 80015d6:	4313      	orrs	r3, r2
 80015d8:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
#endif
}
 80015da:	bf00      	nop
 80015dc:	3728      	adds	r7, #40	; 0x28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc90      	pop	{r4, r7}
 80015e2:	4770      	bx	lr

080015e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015fc:	43db      	mvns	r3, r3
 80015fe:	401a      	ands	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f003 0320 	and.w	r3, r3, #32
 8001606:	4908      	ldr	r1, [pc, #32]	; (8001628 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001608:	4099      	lsls	r1, r3
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	400b      	ands	r3, r1
 800160e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001612:	431a      	orrs	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL << (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800161a:	bf00      	nop
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	0007ffff 	.word	0x0007ffff

0800162c <LL_ADC_REG_SetTrigSource>:
  * @{
  */
/* Old functions name kept for legacy purpose, to be replaced by the          */
/* current functions name.                                                    */
__STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);
 8001636:	6839      	ldr	r1, [r7, #0]
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff ff0a 	bl	8001452 <LL_ADC_REG_SetTriggerSource>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001656:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	6093      	str	r3, [r2, #8]
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800166a:	b480      	push	{r7}
 800166c:	b083      	sub	sp, #12
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800167a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800167e:	f043 0201 	orr.w	r2, r3, #1
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80016a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016a8:	683a      	ldr	r2, [r7, #0]
 80016aa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80016ae:	4313      	orrs	r3, r2
 80016b0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0301 	and.w	r3, r3, #1
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	bf0c      	ite	eq
 80016d8:	2301      	moveq	r3, #1
 80016da:	2300      	movne	r3, #0
 80016dc:	b2db      	uxtb	r3, r3
}
 80016de:	4618      	mov	r0, r3
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <LL_ADC_ClearFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2201      	movs	r2, #1
 80016f6:	601a      	str	r2, [r3, #0]
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <LL_SPI_Enable>:
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	601a      	str	r2, [r3, #0]
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <LL_SPI_SetRxFIFOThreshold>:
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	431a      	orrs	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	605a      	str	r2, [r3, #4]
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr

0800174a <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800174a:	b480      	push	{r7}
 800174c:	b089      	sub	sp, #36	; 0x24
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	fa93 f3a3 	rbit	r3, r3
 8001764:	613b      	str	r3, [r7, #16]
  return(result);
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	fab3 f383 	clz	r3, r3
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	2103      	movs	r1, #3
 8001770:	fa01 f303 	lsl.w	r3, r1, r3
 8001774:	43db      	mvns	r3, r3
 8001776:	401a      	ands	r2, r3
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	fa93 f3a3 	rbit	r3, r3
 8001782:	61bb      	str	r3, [r7, #24]
  return(result);
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	fab3 f383 	clz	r3, r3
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	6879      	ldr	r1, [r7, #4]
 800178e:	fa01 f303 	lsl.w	r3, r1, r3
 8001792:	431a      	orrs	r2, r3
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	601a      	str	r2, [r3, #0]
}
 8001798:	bf00      	nop
 800179a:	3724      	adds	r7, #36	; 0x24
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	43db      	mvns	r3, r3
 80017b8:	401a      	ands	r2, r3
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	fb01 f303 	mul.w	r3, r1, r3
 80017c2:	431a      	orrs	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	605a      	str	r2, [r3, #4]
}
 80017c8:	bf00      	nop
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b089      	sub	sp, #36	; 0x24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	fa93 f3a3 	rbit	r3, r3
 80017ee:	613b      	str	r3, [r7, #16]
  return(result);
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	fab3 f383 	clz	r3, r3
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	2103      	movs	r1, #3
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	43db      	mvns	r3, r3
 8001800:	401a      	ands	r2, r3
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	fa93 f3a3 	rbit	r3, r3
 800180c:	61bb      	str	r3, [r7, #24]
  return(result);
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	fab3 f383 	clz	r3, r3
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	fa01 f303 	lsl.w	r3, r1, r3
 800181c:	431a      	orrs	r2, r3
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001822:	bf00      	nop
 8001824:	3724      	adds	r7, #36	; 0x24
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800182e:	b480      	push	{r7}
 8001830:	b089      	sub	sp, #36	; 0x24
 8001832:	af00      	add	r7, sp, #0
 8001834:	60f8      	str	r0, [r7, #12]
 8001836:	60b9      	str	r1, [r7, #8]
 8001838:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	68da      	ldr	r2, [r3, #12]
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	fa93 f3a3 	rbit	r3, r3
 8001848:	613b      	str	r3, [r7, #16]
  return(result);
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	fab3 f383 	clz	r3, r3
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	2103      	movs	r1, #3
 8001854:	fa01 f303 	lsl.w	r3, r1, r3
 8001858:	43db      	mvns	r3, r3
 800185a:	401a      	ands	r2, r3
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	fa93 f3a3 	rbit	r3, r3
 8001866:	61bb      	str	r3, [r7, #24]
  return(result);
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	fab3 f383 	clz	r3, r3
 800186e:	005b      	lsls	r3, r3, #1
 8001870:	6879      	ldr	r1, [r7, #4]
 8001872:	fa01 f303 	lsl.w	r3, r1, r3
 8001876:	431a      	orrs	r2, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	60da      	str	r2, [r3, #12]
}
 800187c:	bf00      	nop
 800187e:	3724      	adds	r7, #36	; 0x24
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001888:	b480      	push	{r7}
 800188a:	b089      	sub	sp, #36	; 0x24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	6a1a      	ldr	r2, [r3, #32]
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	fa93 f3a3 	rbit	r3, r3
 80018a2:	613b      	str	r3, [r7, #16]
  return(result);
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	fab3 f383 	clz	r3, r3
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	210f      	movs	r1, #15
 80018ae:	fa01 f303 	lsl.w	r3, r1, r3
 80018b2:	43db      	mvns	r3, r3
 80018b4:	401a      	ands	r2, r3
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	fa93 f3a3 	rbit	r3, r3
 80018c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	fab3 f383 	clz	r3, r3
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	fa01 f303 	lsl.w	r3, r1, r3
 80018d0:	431a      	orrs	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80018d6:	bf00      	nop
 80018d8:	3724      	adds	r7, #36	; 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80018e2:	b480      	push	{r7}
 80018e4:	b089      	sub	sp, #36	; 0x24
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	60f8      	str	r0, [r7, #12]
 80018ea:	60b9      	str	r1, [r7, #8]
 80018ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	0a1b      	lsrs	r3, r3, #8
 80018f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	fa93 f3a3 	rbit	r3, r3
 80018fe:	613b      	str	r3, [r7, #16]
  return(result);
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	fab3 f383 	clz	r3, r3
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	210f      	movs	r1, #15
 800190a:	fa01 f303 	lsl.w	r3, r1, r3
 800190e:	43db      	mvns	r3, r3
 8001910:	401a      	ands	r2, r3
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	fa93 f3a3 	rbit	r3, r3
 800191e:	61bb      	str	r3, [r7, #24]
  return(result);
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	fab3 f383 	clz	r3, r3
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	6879      	ldr	r1, [r7, #4]
 800192a:	fa01 f303 	lsl.w	r3, r1, r3
 800192e:	431a      	orrs	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001934:	bf00      	nop
 8001936:	3724      	adds	r7, #36	; 0x24
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	619a      	str	r2, [r3, #24]
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <LL_USART_Enable>:
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f043 0201 	orr.w	r2, r3, #1
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	601a      	str	r2, [r3, #0]
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <LL_USART_DisableSCLKOutput>:
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	605a      	str	r2, [r3, #4]
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <LL_USART_DisableOverrunDetect>:
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	609a      	str	r2, [r3, #8]
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f043 0220 	orr.w	r2, r3, #32
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	601a      	str	r2, [r3, #0]
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80019e4:	4908      	ldr	r1, [pc, #32]	; (8001a08 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80019e6:	4b08      	ldr	r3, [pc, #32]	; (8001a08 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80019e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80019f0:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80019f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4013      	ands	r3, r2
 80019f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019fa:	68fb      	ldr	r3, [r7, #12]
}
 80019fc:	bf00      	nop
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	40021000 	.word	0x40021000

08001a0c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001a14:	4908      	ldr	r1, [pc, #32]	; (8001a38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001a18:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a20:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001a22:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4013      	ands	r3, r2
 8001a28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
}
 8001a2c:	bf00      	nop
 8001a2e:	3714      	adds	r7, #20
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	40021000 	.word	0x40021000

08001a3c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001a44:	4908      	ldr	r1, [pc, #32]	; (8001a68 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001a48:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001a52:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4013      	ands	r3, r2
 8001a58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
}
 8001a5c:	bf00      	nop
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	40021000 	.word	0x40021000

08001a6c <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	d106      	bne.n	8001a88 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001a7a:	4a09      	ldr	r2, [pc, #36]	; (8001aa0 <LL_SYSTICK_SetClkSource+0x34>)
 8001a7c:	4b08      	ldr	r3, [pc, #32]	; (8001aa0 <LL_SYSTICK_SetClkSource+0x34>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f043 0304 	orr.w	r3, r3, #4
 8001a84:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001a86:	e005      	b.n	8001a94 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001a88:	4a05      	ldr	r2, [pc, #20]	; (8001aa0 <LL_SYSTICK_SetClkSource+0x34>)
 8001a8a:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <LL_SYSTICK_SetClkSource+0x34>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f023 0304 	bic.w	r3, r3, #4
 8001a92:	6013      	str	r3, [r2, #0]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	e000e010 	.word	0xe000e010

08001aa4 <LL_SYSTICK_DisableIT>:
  * @brief  Disable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001aa8:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <LL_SYSTICK_DisableIT+0x1c>)
 8001aaa:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <LL_SYSTICK_DisableIT+0x1c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f023 0302 	bic.w	r3, r3, #2
 8001ab2:	6013      	str	r3, [r2, #0]
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	e000e010 	.word	0xe000e010

08001ac4 <LL_RCC_HSE_EnableBypass>:
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001ac8:	4a05      	ldr	r2, [pc, #20]	; (8001ae0 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001aca:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <LL_RCC_HSE_EnableBypass+0x1c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ad2:	6013      	str	r3, [r2, #0]
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <LL_RCC_HSE_Enable>:
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001ae8:	4a05      	ldr	r2, [pc, #20]	; (8001b00 <LL_RCC_HSE_Enable+0x1c>)
 8001aea:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <LL_RCC_HSE_Enable+0x1c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001af2:	6013      	str	r3, [r2, #0]
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40021000 	.word	0x40021000

08001b04 <LL_RCC_HSE_IsReady>:
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001b08:	4b07      	ldr	r3, [pc, #28]	; (8001b28 <LL_RCC_HSE_IsReady+0x24>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b14:	bf0c      	ite	eq
 8001b16:	2301      	moveq	r3, #1
 8001b18:	2300      	movne	r3, #0
 8001b1a:	b2db      	uxtb	r3, r3
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	40021000 	.word	0x40021000

08001b2c <LL_RCC_SetSysClkSource>:
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001b34:	4906      	ldr	r1, [pc, #24]	; (8001b50 <LL_RCC_SetSysClkSource+0x24>)
 8001b36:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <LL_RCC_SetSysClkSource+0x24>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f023 0203 	bic.w	r2, r3, #3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	608b      	str	r3, [r1, #8]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	40021000 	.word	0x40021000

08001b54 <LL_RCC_GetSysClkSource>:
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001b58:	4b04      	ldr	r3, [pc, #16]	; (8001b6c <LL_RCC_GetSysClkSource+0x18>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f003 030c 	and.w	r3, r3, #12
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	40021000 	.word	0x40021000

08001b70 <LL_RCC_SetAHBPrescaler>:
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001b78:	4906      	ldr	r1, [pc, #24]	; (8001b94 <LL_RCC_SetAHBPrescaler+0x24>)
 8001b7a:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <LL_RCC_SetAHBPrescaler+0x24>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4313      	orrs	r3, r2
 8001b86:	608b      	str	r3, [r1, #8]
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	40021000 	.word	0x40021000

08001b98 <LL_RCC_SetAPB1Prescaler>:
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001ba0:	4906      	ldr	r1, [pc, #24]	; (8001bbc <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ba2:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <LL_RCC_SetAPB1Prescaler+0x24>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	608b      	str	r3, [r1, #8]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	40021000 	.word	0x40021000

08001bc0 <LL_RCC_SetAPB2Prescaler>:
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001bc8:	4906      	ldr	r1, [pc, #24]	; (8001be4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001bca:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	608b      	str	r3, [r1, #8]
}
 8001bd8:	bf00      	nop
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	40021000 	.word	0x40021000

08001be8 <LL_RCC_ConfigMCO>:
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 8001bf2:	4808      	ldr	r0, [pc, #32]	; (8001c14 <LL_RCC_ConfigMCO+0x2c>)
 8001bf4:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <LL_RCC_ConfigMCO+0x2c>)
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001bfc:	6879      	ldr	r1, [r7, #4]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	430b      	orrs	r3, r1
 8001c02:	4313      	orrs	r3, r2
 8001c04:	6083      	str	r3, [r0, #8]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	40021000 	.word	0x40021000

08001c18 <LL_RCC_SetI2CClockSource>:
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U)); 
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	0e1a      	lsrs	r2, r3, #24
 8001c24:	4b0e      	ldr	r3, [pc, #56]	; (8001c60 <LL_RCC_SetI2CClockSource+0x48>)
 8001c26:	4413      	add	r3, r2
 8001c28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	0c1b      	lsrs	r3, r3, #16
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2103      	movs	r1, #3
 8001c36:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	401a      	ands	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	b2d9      	uxtb	r1, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	0c1b      	lsrs	r3, r3, #16
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	601a      	str	r2, [r3, #0]
}
 8001c52:	bf00      	nop
 8001c54:	3714      	adds	r7, #20
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40021088 	.word	0x40021088

08001c64 <LL_RCC_SetADCClockSource>:
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8001c6c:	4907      	ldr	r1, [pc, #28]	; (8001c8c <LL_RCC_SetADCClockSource+0x28>)
 8001c6e:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <LL_RCC_SetADCClockSource+0x28>)
 8001c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c74:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8001c80:	bf00      	nop
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	40021000 	.word	0x40021000

08001c90 <LL_RCC_PLL_Enable>:
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001c94:	4a05      	ldr	r2, [pc, #20]	; (8001cac <LL_RCC_PLL_Enable+0x1c>)
 8001c96:	4b05      	ldr	r3, [pc, #20]	; (8001cac <LL_RCC_PLL_Enable+0x1c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c9e:	6013      	str	r3, [r2, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40021000 	.word	0x40021000

08001cb0 <LL_RCC_PLL_IsReady>:
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001cb4:	4b07      	ldr	r3, [pc, #28]	; (8001cd4 <LL_RCC_PLL_IsReady+0x24>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cbc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001cc0:	bf0c      	ite	eq
 8001cc2:	2301      	moveq	r3, #1
 8001cc4:	2300      	movne	r3, #0
 8001cc6:	b2db      	uxtb	r3, r3
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
 8001ce4:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8001ce6:	480a      	ldr	r0, [pc, #40]	; (8001d10 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001ce8:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8001cea:	68da      	ldr	r2, [r3, #12]
 8001cec:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8001cee:	4013      	ands	r3, r2
 8001cf0:	68f9      	ldr	r1, [r7, #12]
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	4311      	orrs	r1, r2
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	0212      	lsls	r2, r2, #8
 8001cfa:	4311      	orrs	r1, r2
 8001cfc:	683a      	ldr	r2, [r7, #0]
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	4313      	orrs	r3, r2
 8001d02:	60c3      	str	r3, [r0, #12]
}
 8001d04:	bf00      	nop
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	40021000 	.word	0x40021000
 8001d14:	f9ff808c 	.word	0xf9ff808c

08001d18 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8001d1c:	4a05      	ldr	r2, [pc, #20]	; (8001d34 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001d1e:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d26:	60d3      	str	r3, [r2, #12]
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	40021000 	.word	0x40021000

08001d38 <LL_I2C_Enable>:
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f043 0201 	orr.w	r2, r3, #1
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	601a      	str	r2, [r3, #0]
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <LL_I2C_Disable>:
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f023 0201 	bic.w	r2, r3, #1
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	601a      	str	r2, [r3, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001d78:	b490      	push	{r4, r7}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8001d82:	4c11      	ldr	r4, [pc, #68]	; (8001dc8 <LL_SYSCFG_SetEXTISource+0x50>)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	490f      	ldr	r1, [pc, #60]	; (8001dc8 <LL_SYSCFG_SetEXTISource+0x50>)
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	3202      	adds	r2, #2
 8001d90:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8001d94:	683a      	ldr	r2, [r7, #0]
 8001d96:	0c12      	lsrs	r2, r2, #16
 8001d98:	43d2      	mvns	r2, r2
 8001d9a:	4011      	ands	r1, r2
 8001d9c:	683a      	ldr	r2, [r7, #0]
 8001d9e:	0c12      	lsrs	r2, r2, #16
 8001da0:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	fa92 f2a2 	rbit	r2, r2
 8001da8:	60ba      	str	r2, [r7, #8]
  return(result);
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	fab2 f282 	clz	r2, r2
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	fa00 f202 	lsl.w	r2, r0, r2
 8001db6:	430a      	orrs	r2, r1
 8001db8:	3302      	adds	r3, #2
 8001dba:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 8001dbe:	bf00      	nop
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc90      	pop	{r4, r7}
 8001dc6:	4770      	bx	lr
 8001dc8:	40010000 	.word	0x40010000

08001dcc <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001dd4:	4906      	ldr	r1, [pc, #24]	; (8001df0 <LL_FLASH_SetLatency+0x24>)
 8001dd6:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <LL_FLASH_SetLatency+0x24>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 0207 	bic.w	r2, r3, #7
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	600b      	str	r3, [r1, #0]
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	40022000 	.word	0x40022000

08001df4 <SystemClock_Config>:
#include "stm32l4xx_ll_exti.h"
#include "stm32l4xx_ll_pwr.h"
#include "stm32l4xx_ll_system.h"


void SystemClock_Config(void) {
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001df8:	2001      	movs	r0, #1
 8001dfa:	f7ff fe1f 	bl	8001a3c <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001dfe:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001e02:	f7ff fe03 	bl	8001a0c <LL_APB1_GRP1_EnableClock>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 8001e06:	2001      	movs	r0, #1
 8001e08:	f7ff ffe0 	bl	8001dcc <LL_FLASH_SetLatency>

	LL_RCC_HSE_Enable();
 8001e0c:	f7ff fe6a 	bl	8001ae4 <LL_RCC_HSE_Enable>
	LL_RCC_HSE_EnableBypass();
 8001e10:	f7ff fe58 	bl	8001ac4 <LL_RCC_HSE_EnableBypass>

	while (LL_RCC_HSE_IsReady() != 1) {}
 8001e14:	bf00      	nop
 8001e16:	f7ff fe75 	bl	8001b04 <LL_RCC_HSE_IsReady>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d1fa      	bne.n	8001e16 <SystemClock_Config+0x22>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 16,LL_RCC_PLLR_DIV_4);
 8001e20:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e24:	2210      	movs	r2, #16
 8001e26:	2100      	movs	r1, #0
 8001e28:	2003      	movs	r0, #3
 8001e2a:	f7ff ff55 	bl	8001cd8 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_EnableDomain_SYS();
 8001e2e:	f7ff ff73 	bl	8001d18 <LL_RCC_PLL_EnableDomain_SYS>
	LL_RCC_PLL_Enable();
 8001e32:	f7ff ff2d 	bl	8001c90 <LL_RCC_PLL_Enable>

	while (LL_RCC_PLL_IsReady() != 1) {}
 8001e36:	bf00      	nop
 8001e38:	f7ff ff3a 	bl	8001cb0 <LL_RCC_PLL_IsReady>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d1fa      	bne.n	8001e38 <SystemClock_Config+0x44>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001e42:	2003      	movs	r0, #3
 8001e44:	f7ff fe72 	bl	8001b2c <LL_RCC_SetSysClkSource>

	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 8001e48:	bf00      	nop
 8001e4a:	f7ff fe83 	bl	8001b54 <LL_RCC_GetSysClkSource>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b0c      	cmp	r3, #12
 8001e52:	d1fa      	bne.n	8001e4a <SystemClock_Config+0x56>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff fe8b 	bl	8001b70 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f7ff fe9c 	bl	8001b98 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001e60:	2000      	movs	r0, #0
 8001e62:	f7ff fead 	bl	8001bc0 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 8001e66:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8001e6a:	f7ff fed5 	bl	8001c18 <LL_RCC_SetI2CClockSource>

	LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_1);
 8001e6e:	2100      	movs	r1, #0
 8001e70:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8001e74:	f7ff feb8 	bl	8001be8 <LL_RCC_ConfigMCO>

	SystemCoreClockUpdate();
 8001e78:	f000 fdca 	bl	8002a10 <SystemCoreClockUpdate>

	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8001e7c:	2004      	movs	r0, #4
 8001e7e:	f7ff fdf5 	bl	8001a6c <LL_SYSTICK_SetClkSource>
	SysTick_Config(SystemCoreClock / 100000);
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <SystemClock_Config+0xbc>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	095b      	lsrs	r3, r3, #5
 8001e88:	4a0a      	ldr	r2, [pc, #40]	; (8001eb4 <SystemClock_Config+0xc0>)
 8001e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8e:	09db      	lsrs	r3, r3, #7
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff fa83 	bl	800139c <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn,0);
 8001e96:	2100      	movs	r1, #0
 8001e98:	f04f 30ff 	mov.w	r0, #4294967295
 8001e9c:	f7ff fa54 	bl	8001348 <NVIC_SetPriority>
	LL_SYSTICK_DisableIT();
 8001ea0:	f7ff fe00 	bl	8001aa4 <LL_SYSTICK_DisableIT>
	LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 8001ea4:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8001ea8:	f7ff fedc 	bl	8001c64 <LL_RCC_SetADCClockSource>


}
 8001eac:	bf00      	nop
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000000 	.word	0x20000000
 8001eb4:	0a7c5ac5 	.word	0x0a7c5ac5

08001eb8 <GPIO_Init>:


void GPIO_Init(void)
{ 	/*Povolen hodin do GPIO periferi*/
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
	WRITE_REG(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN | RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN) ;
 8001ebc:	4ba1      	ldr	r3, [pc, #644]	; (8002144 <GPIO_Init+0x28c>)
 8001ebe:	2207      	movs	r2, #7
 8001ec0:	64da      	str	r2, [r3, #76]	; 0x4c


	/*USBPWREN Init*/
	LL_GPIO_SetPinMode(GPIOA,USBPWREN,LL_GPIO_MODE_INPUT);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2101      	movs	r1, #1
 8001ec6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eca:	f7ff fc3e 	bl	800174a <LL_GPIO_SetPinMode>

	/*USART2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART2_TX,LL_GPIO_MODE_ALTERNATE);
 8001ece:	2202      	movs	r2, #2
 8001ed0:	2104      	movs	r1, #4
 8001ed2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ed6:	f7ff fc38 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART2_RX,LL_GPIO_MODE_ALTERNATE);
 8001eda:	2202      	movs	r2, #2
 8001edc:	2108      	movs	r1, #8
 8001ede:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ee2:	f7ff fc32 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	2104      	movs	r1, #4
 8001eea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001eee:	f7ff fc71 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2108      	movs	r1, #8
 8001ef6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001efa:	f7ff fc6b 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_TX,LL_GPIO_AF_7);
 8001efe:	2207      	movs	r2, #7
 8001f00:	2104      	movs	r1, #4
 8001f02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f06:	f7ff fcbf 	bl	8001888 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_RX,LL_GPIO_AF_7);
 8001f0a:	2207      	movs	r2, #7
 8001f0c:	2108      	movs	r1, #8
 8001f0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f12:	f7ff fcb9 	bl	8001888 <LL_GPIO_SetAFPin_0_7>

	/*Analog SENS GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,SENS1,LL_GPIO_MODE_ANALOG);
 8001f16:	2203      	movs	r2, #3
 8001f18:	2110      	movs	r1, #16
 8001f1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f1e:	f7ff fc14 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,SENS2,LL_GPIO_MODE_ANALOG);
 8001f22:	2203      	movs	r2, #3
 8001f24:	2120      	movs	r1, #32
 8001f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f2a:	f7ff fc0e 	bl	800174a <LL_GPIO_SetPinMode>

	/*Power EN GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,_5V_EN,LL_GPIO_MODE_OUTPUT);
 8001f2e:	2201      	movs	r2, #1
 8001f30:	2180      	movs	r1, #128	; 0x80
 8001f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f36:	f7ff fc08 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,_3V3_EN,LL_GPIO_MODE_OUTPUT);
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	2140      	movs	r1, #64	; 0x40
 8001f3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f42:	f7ff fc02 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,_5V_EN,LL_GPIO_SPEED_FREQ_LOW);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2180      	movs	r1, #128	; 0x80
 8001f4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f4e:	f7ff fc41 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,_3V3_EN,LL_GPIO_SPEED_FREQ_LOW);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2140      	movs	r1, #64	; 0x40
 8001f56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f5a:	f7ff fc3b 	bl	80017d4 <LL_GPIO_SetPinSpeed>

	/*MCO Init*/
	LL_GPIO_SetPinMode(GPIOA,MCO,LL_GPIO_MODE_ALTERNATE);
 8001f5e:	2202      	movs	r2, #2
 8001f60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f68:	f7ff fbef 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,MCO,LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8001f6c:	2203      	movs	r2, #3
 8001f6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f76:	f7ff fc2d 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOA,MCO,LL_GPIO_AF_0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f84:	f7ff fcad 	bl	80018e2 <LL_GPIO_SetAFPin_8_15>

	/*USART1 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART1_TX,LL_GPIO_MODE_ALTERNATE);
 8001f88:	2202      	movs	r2, #2
 8001f8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f92:	f7ff fbda 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART1_RX,LL_GPIO_MODE_ALTERNATE);
 8001f96:	2202      	movs	r2, #2
 8001f98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fa0:	f7ff fbd3 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_TX,LL_GPIO_SPEED_FREQ_HIGH);
 8001fa4:	2202      	movs	r2, #2
 8001fa6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001faa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fae:	f7ff fc11 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_RX,LL_GPIO_SPEED_FREQ_HIGH);
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fbc:	f7ff fc0a 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinPull(GPIOA,USART1_RX,LL_GPIO_PULL_UP);
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fca:	f7ff fc30 	bl	800182e <LL_GPIO_SetPinPull>
	LL_GPIO_SetAFPin_8_15(GPIOA,USART1_TX,LL_GPIO_AF_7);
 8001fce:	2207      	movs	r2, #7
 8001fd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fd8:	f7ff fc83 	bl	80018e2 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOA,USART1_RX,LL_GPIO_AF_7);
 8001fdc:	2207      	movs	r2, #7
 8001fde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fe2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001fe6:	f7ff fc7c 	bl	80018e2 <LL_GPIO_SetAFPin_8_15>

	/*ALERT Init*/
	LL_GPIO_SetPinMode(GPIOB,ALERT,LL_GPIO_MODE_INPUT);
 8001fea:	2200      	movs	r2, #0
 8001fec:	2102      	movs	r1, #2
 8001fee:	4856      	ldr	r0, [pc, #344]	; (8002148 <GPIO_Init+0x290>)
 8001ff0:	f7ff fbab 	bl	800174a <LL_GPIO_SetPinMode>

	/*WP Init*/
	LL_GPIO_SetPinMode(GPIOB,WP,LL_GPIO_MODE_OUTPUT);
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	2104      	movs	r1, #4
 8001ff8:	4853      	ldr	r0, [pc, #332]	; (8002148 <GPIO_Init+0x290>)
 8001ffa:	f7ff fba6 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinOutputType(GPIOB,WP,LL_GPIO_OUTPUT_PUSHPULL);
 8001ffe:	2200      	movs	r2, #0
 8002000:	2104      	movs	r1, #4
 8002002:	4851      	ldr	r0, [pc, #324]	; (8002148 <GPIO_Init+0x290>)
 8002004:	f7ff fbce 	bl	80017a4 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinSpeed(GPIOB,WP,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002008:	2201      	movs	r2, #1
 800200a:	2104      	movs	r1, #4
 800200c:	484e      	ldr	r0, [pc, #312]	; (8002148 <GPIO_Init+0x290>)
 800200e:	f7ff fbe1 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,WP);
 8002012:	2104      	movs	r1, #4
 8002014:	484c      	ldr	r0, [pc, #304]	; (8002148 <GPIO_Init+0x290>)
 8002016:	f7ff fc93 	bl	8001940 <LL_GPIO_SetOutputPin>

	/*I2C2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,I2C2_SCL,LL_GPIO_MODE_ALTERNATE);
 800201a:	2202      	movs	r2, #2
 800201c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002020:	4849      	ldr	r0, [pc, #292]	; (8002148 <GPIO_Init+0x290>)
 8002022:	f7ff fb92 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,I2C2_SDA,LL_GPIO_MODE_ALTERNATE);
 8002026:	2202      	movs	r2, #2
 8002028:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800202c:	4846      	ldr	r0, [pc, #280]	; (8002148 <GPIO_Init+0x290>)
 800202e:	f7ff fb8c 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SCL,LL_GPIO_SPEED_FREQ_HIGH);
 8002032:	2202      	movs	r2, #2
 8002034:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002038:	4843      	ldr	r0, [pc, #268]	; (8002148 <GPIO_Init+0x290>)
 800203a:	f7ff fbcb 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SDA,LL_GPIO_SPEED_FREQ_HIGH);
 800203e:	2202      	movs	r2, #2
 8002040:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002044:	4840      	ldr	r0, [pc, #256]	; (8002148 <GPIO_Init+0x290>)
 8002046:	f7ff fbc5 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SCL,LL_GPIO_OUTPUT_OPENDRAIN);
 800204a:	2201      	movs	r2, #1
 800204c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002050:	483d      	ldr	r0, [pc, #244]	; (8002148 <GPIO_Init+0x290>)
 8002052:	f7ff fba7 	bl	80017a4 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SDA,LL_GPIO_OUTPUT_OPENDRAIN);
 8002056:	2201      	movs	r2, #1
 8002058:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800205c:	483a      	ldr	r0, [pc, #232]	; (8002148 <GPIO_Init+0x290>)
 800205e:	f7ff fba1 	bl	80017a4 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SCL,LL_GPIO_AF_4);
 8002062:	2204      	movs	r2, #4
 8002064:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002068:	4837      	ldr	r0, [pc, #220]	; (8002148 <GPIO_Init+0x290>)
 800206a:	f7ff fc3a 	bl	80018e2 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SDA,LL_GPIO_AF_4);
 800206e:	2204      	movs	r2, #4
 8002070:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002074:	4834      	ldr	r0, [pc, #208]	; (8002148 <GPIO_Init+0x290>)
 8002076:	f7ff fc34 	bl	80018e2 <LL_GPIO_SetAFPin_8_15>

	/*LGHTNG_CS Init*/
	LL_GPIO_SetPinMode(GPIOB,LGHTNG_CS,LL_GPIO_MODE_OUTPUT);
 800207a:	2201      	movs	r2, #1
 800207c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002080:	4831      	ldr	r0, [pc, #196]	; (8002148 <GPIO_Init+0x290>)
 8002082:	f7ff fb62 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,LGHTNG_CS,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002086:	2201      	movs	r2, #1
 8002088:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800208c:	482e      	ldr	r0, [pc, #184]	; (8002148 <GPIO_Init+0x290>)
 800208e:	f7ff fba1 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,LGHTNG_CS);
 8002092:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002096:	482c      	ldr	r0, [pc, #176]	; (8002148 <GPIO_Init+0x290>)
 8002098:	f7ff fc52 	bl	8001940 <LL_GPIO_SetOutputPin>

	/*SPI2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,SPI2_SCK,LL_GPIO_MODE_ALTERNATE);
 800209c:	2202      	movs	r2, #2
 800209e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020a2:	4829      	ldr	r0, [pc, #164]	; (8002148 <GPIO_Init+0x290>)
 80020a4:	f7ff fb51 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MISO,LL_GPIO_MODE_ALTERNATE);
 80020a8:	2202      	movs	r2, #2
 80020aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020ae:	4826      	ldr	r0, [pc, #152]	; (8002148 <GPIO_Init+0x290>)
 80020b0:	f7ff fb4b 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MOSI,LL_GPIO_MODE_ALTERNATE);
 80020b4:	2202      	movs	r2, #2
 80020b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020ba:	4823      	ldr	r0, [pc, #140]	; (8002148 <GPIO_Init+0x290>)
 80020bc:	f7ff fb45 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_SCK,LL_GPIO_SPEED_FREQ_HIGH);
 80020c0:	2202      	movs	r2, #2
 80020c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020c6:	4820      	ldr	r0, [pc, #128]	; (8002148 <GPIO_Init+0x290>)
 80020c8:	f7ff fb84 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MISO,LL_GPIO_SPEED_FREQ_HIGH);
 80020cc:	2202      	movs	r2, #2
 80020ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020d2:	481d      	ldr	r0, [pc, #116]	; (8002148 <GPIO_Init+0x290>)
 80020d4:	f7ff fb7e 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MOSI,LL_GPIO_SPEED_FREQ_HIGH);
 80020d8:	2202      	movs	r2, #2
 80020da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020de:	481a      	ldr	r0, [pc, #104]	; (8002148 <GPIO_Init+0x290>)
 80020e0:	f7ff fb78 	bl	80017d4 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_SCK,LL_GPIO_AF_5);
 80020e4:	2205      	movs	r2, #5
 80020e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020ea:	4817      	ldr	r0, [pc, #92]	; (8002148 <GPIO_Init+0x290>)
 80020ec:	f7ff fbf9 	bl	80018e2 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MISO,LL_GPIO_AF_5);
 80020f0:	2205      	movs	r2, #5
 80020f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020f6:	4814      	ldr	r0, [pc, #80]	; (8002148 <GPIO_Init+0x290>)
 80020f8:	f7ff fbf3 	bl	80018e2 <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MOSI,LL_GPIO_AF_5);
 80020fc:	2205      	movs	r2, #5
 80020fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002102:	4811      	ldr	r0, [pc, #68]	; (8002148 <GPIO_Init+0x290>)
 8002104:	f7ff fbed 	bl	80018e2 <LL_GPIO_SetAFPin_8_15>

	/*ULED1 */
	LL_GPIO_SetPinMode(GPIOC,ULED1,LL_GPIO_MODE_OUTPUT);
 8002108:	2201      	movs	r2, #1
 800210a:	2110      	movs	r1, #16
 800210c:	480f      	ldr	r0, [pc, #60]	; (800214c <GPIO_Init+0x294>)
 800210e:	f7ff fb1c 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED1,LL_GPIO_SPEED_FREQ_LOW);
 8002112:	2200      	movs	r2, #0
 8002114:	2110      	movs	r1, #16
 8002116:	480d      	ldr	r0, [pc, #52]	; (800214c <GPIO_Init+0x294>)
 8002118:	f7ff fb5c 	bl	80017d4 <LL_GPIO_SetPinSpeed>

	/*ULED2 */
	LL_GPIO_SetPinMode(GPIOC,ULED2,LL_GPIO_MODE_OUTPUT);
 800211c:	2201      	movs	r2, #1
 800211e:	2120      	movs	r1, #32
 8002120:	480a      	ldr	r0, [pc, #40]	; (800214c <GPIO_Init+0x294>)
 8002122:	f7ff fb12 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED2,LL_GPIO_SPEED_FREQ_LOW);
 8002126:	2200      	movs	r2, #0
 8002128:	2120      	movs	r1, #32
 800212a:	4808      	ldr	r0, [pc, #32]	; (800214c <GPIO_Init+0x294>)
 800212c:	f7ff fb52 	bl	80017d4 <LL_GPIO_SetPinSpeed>

	/*LGHTNG_IRQ*/
	LL_GPIO_SetPinMode(GPIOC,LGHTNG_IRQ,LL_GPIO_MODE_INPUT);
 8002130:	2200      	movs	r2, #0
 8002132:	2140      	movs	r1, #64	; 0x40
 8002134:	4805      	ldr	r0, [pc, #20]	; (800214c <GPIO_Init+0x294>)
 8002136:	f7ff fb08 	bl	800174a <LL_GPIO_SetPinMode>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800213a:	2001      	movs	r0, #1
 800213c:	f7ff fc7e 	bl	8001a3c <LL_APB2_GRP1_EnableClock>



}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40021000 	.word	0x40021000
 8002148:	48000400 	.word	0x48000400
 800214c:	48000800 	.word	0x48000800

08002150 <SPI2_Init>:

void SPI2_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	; 0x28
 8002154:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct;
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002156:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800215a:	f7ff fc57 	bl	8001a0c <LL_APB1_GRP1_EnableClock>
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800215e:	2300      	movs	r3, #0
 8002160:	603b      	str	r3, [r7, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002162:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002166:	607b      	str	r3, [r7, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002168:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800216c:	60bb      	str	r3, [r7, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002172:	2301      	movs	r3, #1
 8002174:	613b      	str	r3, [r7, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002176:	f44f 7300 	mov.w	r3, #512	; 0x200
 800217a:	617b      	str	r3, [r7, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 800217c:	2328      	movs	r3, #40	; 0x28
 800217e:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002180:	2300      	movs	r3, #0
 8002182:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.CRCPoly = 7;
 8002188:	2307      	movs	r3, #7
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
  LL_SPI_SetRxFIFOThreshold(SPI2,LL_SPI_RX_FIFO_TH_QUARTER);
 800218c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002190:	480a      	ldr	r0, [pc, #40]	; (80021bc <SPI2_Init+0x6c>)
 8002192:	f7ff fac7 	bl	8001724 <LL_SPI_SetRxFIFOThreshold>
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002196:	463b      	mov	r3, r7
 8002198:	4619      	mov	r1, r3
 800219a:	4808      	ldr	r0, [pc, #32]	; (80021bc <SPI2_Init+0x6c>)
 800219c:	f7fe ff81 	bl	80010a2 <LL_SPI_Init>
  LL_SPI_Enable(SPI2);
 80021a0:	4806      	ldr	r0, [pc, #24]	; (80021bc <SPI2_Init+0x6c>)
 80021a2:	f7ff faaf 	bl	8001704 <LL_SPI_Enable>
  NVIC_SetPriority(EXTI9_5_IRQn,2);
 80021a6:	2102      	movs	r1, #2
 80021a8:	2017      	movs	r0, #23
 80021aa:	f7ff f8cd 	bl	8001348 <NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 80021ae:	2017      	movs	r0, #23
 80021b0:	f7ff f8b0 	bl	8001314 <NVIC_EnableIRQ>

}
 80021b4:	bf00      	nop
 80021b6:	3728      	adds	r7, #40	; 0x28
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40003800 	.word	0x40003800

080021c0 <USART1_Init>:

void USART1_Init(void){
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART1_InitStruct;
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80021c6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80021ca:	f7ff fc37 	bl	8001a3c <LL_APB2_GRP1_EnableClock>

	USART1_InitStruct.BaudRate=9600;
 80021ce:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80021d2:	607b      	str	r3, [r7, #4]
	USART1_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60bb      	str	r3, [r7, #8]
	USART1_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 80021d8:	2300      	movs	r3, #0
 80021da:	61bb      	str	r3, [r7, #24]
	USART1_InitStruct.OverSampling=LL_USART_OVERSAMPLING_16;
 80021dc:	2300      	movs	r3, #0
 80021de:	61fb      	str	r3, [r7, #28]
	USART1_InitStruct.Parity=LL_USART_PARITY_NONE;
 80021e0:	2300      	movs	r3, #0
 80021e2:	613b      	str	r3, [r7, #16]
	USART1_InitStruct.StopBits=LL_USART_STOPBITS_1;
 80021e4:	2300      	movs	r3, #0
 80021e6:	60fb      	str	r3, [r7, #12]
	USART1_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 80021e8:	230c      	movs	r3, #12
 80021ea:	617b      	str	r3, [r7, #20]
	LL_USART_DisableOverrunDetect(USART1);
 80021ec:	4808      	ldr	r0, [pc, #32]	; (8002210 <USART1_Init+0x50>)
 80021ee:	f7ff fbd5 	bl	800199c <LL_USART_DisableOverrunDetect>
	LL_USART_DisableSCLKOutput(USART1);
 80021f2:	4807      	ldr	r0, [pc, #28]	; (8002210 <USART1_Init+0x50>)
 80021f4:	f7ff fbc2 	bl	800197c <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART1,&USART1_InitStruct);
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	4619      	mov	r1, r3
 80021fc:	4804      	ldr	r0, [pc, #16]	; (8002210 <USART1_Init+0x50>)
 80021fe:	f7ff f823 	bl	8001248 <LL_USART_Init>
	LL_USART_Enable(USART1);
 8002202:	4803      	ldr	r0, [pc, #12]	; (8002210 <USART1_Init+0x50>)
 8002204:	f7ff fbaa 	bl	800195c <LL_USART_Enable>

}
 8002208:	bf00      	nop
 800220a:	3720      	adds	r7, #32
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40013800 	.word	0x40013800

08002214 <USART2_Init>:

void USART2_Init(void){
 8002214:	b580      	push	{r7, lr}
 8002216:	b088      	sub	sp, #32
 8002218:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART2_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800221a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800221e:	f7ff fbf5 	bl	8001a0c <LL_APB1_GRP1_EnableClock>

	USART2_InitStruct.BaudRate=115200;
 8002222:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002226:	607b      	str	r3, [r7, #4]
	USART2_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 8002228:	2300      	movs	r3, #0
 800222a:	60bb      	str	r3, [r7, #8]
	USART2_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 800222c:	2300      	movs	r3, #0
 800222e:	61bb      	str	r3, [r7, #24]
	USART2_InitStruct.OverSampling=LL_USART_OVERSAMPLING_8;
 8002230:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002234:	61fb      	str	r3, [r7, #28]
	USART2_InitStruct.Parity=LL_USART_PARITY_NONE;
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
	USART2_InitStruct.StopBits=LL_USART_STOPBITS_1;
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
	USART2_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 800223e:	230c      	movs	r3, #12
 8002240:	617b      	str	r3, [r7, #20]
	LL_USART_DisableSCLKOutput(USART2);
 8002242:	4807      	ldr	r0, [pc, #28]	; (8002260 <USART2_Init+0x4c>)
 8002244:	f7ff fb9a 	bl	800197c <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART2,&USART2_InitStruct);
 8002248:	1d3b      	adds	r3, r7, #4
 800224a:	4619      	mov	r1, r3
 800224c:	4804      	ldr	r0, [pc, #16]	; (8002260 <USART2_Init+0x4c>)
 800224e:	f7fe fffb 	bl	8001248 <LL_USART_Init>
	LL_USART_Enable(USART2);
 8002252:	4803      	ldr	r0, [pc, #12]	; (8002260 <USART2_Init+0x4c>)
 8002254:	f7ff fb82 	bl	800195c <LL_USART_Enable>

}
 8002258:	bf00      	nop
 800225a:	3720      	adds	r7, #32
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40004400 	.word	0x40004400

08002264 <I2C2_Init>:

void I2C2_Init(void){
 8002264:	b580      	push	{r7, lr}
 8002266:	b088      	sub	sp, #32
 8002268:	af00      	add	r7, sp, #0
	LL_I2C_InitTypeDef I2C_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 800226a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800226e:	f7ff fbcd 	bl	8001a0c <LL_APB1_GRP1_EnableClock>
	LL_I2C_Disable(I2C2);
 8002272:	480f      	ldr	r0, [pc, #60]	; (80022b0 <I2C2_Init+0x4c>)
 8002274:	f7ff fd70 	bl	8001d58 <LL_I2C_Disable>
	I2C_InitStruct.AnalogFilter=LL_I2C_ANALOGFILTER_ENABLE;
 8002278:	2300      	movs	r3, #0
 800227a:	60fb      	str	r3, [r7, #12]
	I2C_InitStruct.DigitalFilter=0x00;
 800227c:	2300      	movs	r3, #0
 800227e:	613b      	str	r3, [r7, #16]
	I2C_InitStruct.OwnAddrSize=LL_I2C_OWNADDRESS1_7BIT;
 8002280:	2300      	movs	r3, #0
 8002282:	61fb      	str	r3, [r7, #28]
	I2C_InitStruct.OwnAddress1=0x02;
 8002284:	2302      	movs	r3, #2
 8002286:	617b      	str	r3, [r7, #20]
	I2C_InitStruct.PeripheralMode=LL_I2C_MODE_I2C;
 8002288:	2300      	movs	r3, #0
 800228a:	607b      	str	r3, [r7, #4]
	I2C_InitStruct.Timing=0x00B07CB4;
 800228c:	4b09      	ldr	r3, [pc, #36]	; (80022b4 <I2C2_Init+0x50>)
 800228e:	60bb      	str	r3, [r7, #8]
	I2C_InitStruct.TypeAcknowledge=LL_I2C_NACK;
 8002290:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002294:	61bb      	str	r3, [r7, #24]
	LL_I2C_Init(I2C2,&I2C_InitStruct);
 8002296:	1d3b      	adds	r3, r7, #4
 8002298:	4619      	mov	r1, r3
 800229a:	4805      	ldr	r0, [pc, #20]	; (80022b0 <I2C2_Init+0x4c>)
 800229c:	f7fe fbb4 	bl	8000a08 <LL_I2C_Init>
	LL_I2C_Enable(I2C2);
 80022a0:	4803      	ldr	r0, [pc, #12]	; (80022b0 <I2C2_Init+0x4c>)
 80022a2:	f7ff fd49 	bl	8001d38 <LL_I2C_Enable>

}
 80022a6:	bf00      	nop
 80022a8:	3720      	adds	r7, #32
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40005800 	.word	0x40005800
 80022b4:	00b07cb4 	.word	0x00b07cb4

080022b8 <ADC_Init>:

void ADC_Init(void){
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80022bc:	2004      	movs	r0, #4
 80022be:	f7ff fb8d 	bl	80019dc <LL_AHB2_GRP1_EnableClock>
	LL_GPIO_SetPinMode(GPIOC,LL_GPIO_PIN_0,LL_GPIO_MODE_ANALOG);
 80022c2:	2203      	movs	r2, #3
 80022c4:	2101      	movs	r1, #1
 80022c6:	483c      	ldr	r0, [pc, #240]	; (80023b8 <ADC_Init+0x100>)
 80022c8:	f7ff fa3f 	bl	800174a <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinPull(GPIOC,LL_GPIO_PIN_0,LL_GPIO_PULL_NO);
 80022cc:	2200      	movs	r2, #0
 80022ce:	2101      	movs	r1, #1
 80022d0:	4839      	ldr	r0, [pc, #228]	; (80023b8 <ADC_Init+0x100>)
 80022d2:	f7ff faac 	bl	800182e <LL_GPIO_SetPinPull>

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 80022d6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80022da:	f7ff fb7f 	bl	80019dc <LL_AHB2_GRP1_EnableClock>
	//ADC_COMMON je base adresa registr kter je spolen pro vechny prvky ADC pevodnku
	//zde se definuje prescaler a clock

	LL_ADC_DisableDeepPowerDown(ADC1);
 80022de:	4837      	ldr	r0, [pc, #220]	; (80023bc <ADC_Init+0x104>)
 80022e0:	f7ff f9b1 	bl	8001646 <LL_ADC_DisableDeepPowerDown>
	ADC1->CR|=ADC_CR_ADVREGEN ;
 80022e4:	4a35      	ldr	r2, [pc, #212]	; (80023bc <ADC_Init+0x104>)
 80022e6:	4b35      	ldr	r3, [pc, #212]	; (80023bc <ADC_Init+0x104>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ee:	6093      	str	r3, [r2, #8]
	TL_TIM6_Delay(10);
 80022f0:	200a      	movs	r0, #10
 80022f2:	f000 fa6f 	bl	80027d4 <TL_TIM6_Delay>
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 80022f6:	217f      	movs	r1, #127	; 0x7f
 80022f8:	4830      	ldr	r0, [pc, #192]	; (80023bc <ADC_Init+0x104>)
 80022fa:	f7ff f9ca 	bl	8001692 <LL_ADC_StartCalibration>
	while(READ_BIT(ADC1->CR,ADC_CR_ADCAL));
 80022fe:	bf00      	nop
 8002300:	4b2e      	ldr	r3, [pc, #184]	; (80023bc <ADC_Init+0x104>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	2b00      	cmp	r3, #0
 8002306:	dbfb      	blt.n	8002300 <ADC_Init+0x48>


	ADC1_COMMON->CCR=ADC_CCR_PRESC_0;
 8002308:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <ADC_Init+0x108>)
 800230a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800230e:	609a      	str	r2, [r3, #8]
	LL_ADC_SetDataAlignment(ADC1,LL_ADC_DATA_ALIGN_RIGHT);
 8002310:	2100      	movs	r1, #0
 8002312:	482a      	ldr	r0, [pc, #168]	; (80023bc <ADC_Init+0x104>)
 8002314:	f7ff f88a 	bl	800142c <LL_ADC_SetDataAlignment>
	LL_ADC_SetResolution(ADC1,LL_ADC_RESOLUTION_12B);
 8002318:	2100      	movs	r1, #0
 800231a:	4828      	ldr	r0, [pc, #160]	; (80023bc <ADC_Init+0x104>)
 800231c:	f7ff f873 	bl	8001406 <LL_ADC_SetResolution>
	LL_ADC_REG_SetContinuousMode(ADC1,LL_ADC_REG_CONV_SINGLE);
 8002320:	2100      	movs	r1, #0
 8002322:	4826      	ldr	r0, [pc, #152]	; (80023bc <ADC_Init+0x104>)
 8002324:	f7ff f8ef 	bl	8001506 <LL_ADC_REG_SetContinuousMode>
	LL_ADC_REG_SetTrigSource(ADC1,LL_ADC_REG_TRIG_SW_START);
 8002328:	2100      	movs	r1, #0
 800232a:	4824      	ldr	r0, [pc, #144]	; (80023bc <ADC_Init+0x104>)
 800232c:	f7ff f97e 	bl	800162c <LL_ADC_REG_SetTrigSource>
	LL_ADC_REG_SetSequencerLength(ADC1,LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS);
 8002330:	2102      	movs	r1, #2
 8002332:	4822      	ldr	r0, [pc, #136]	; (80023bc <ADC_Init+0x104>)
 8002334:	f7ff f8a0 	bl	8001478 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_NONE);
 8002338:	2100      	movs	r1, #0
 800233a:	4820      	ldr	r0, [pc, #128]	; (80023bc <ADC_Init+0x104>)
 800233c:	f7ff f8f6 	bl	800152c <LL_ADC_REG_SetDMATransfer>

	//vrefin
	LL_ADC_SetCommonPathInternalCh(ADC1_COMMON,LL_ADC_PATH_INTERNAL_VREFINT);
 8002340:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002344:	481e      	ldr	r0, [pc, #120]	; (80023c0 <ADC_Init+0x108>)
 8002346:	f7ff f84b 	bl	80013e0 <LL_ADC_SetCommonPathInternalCh>
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 800234a:	2201      	movs	r2, #1
 800234c:	2106      	movs	r1, #6
 800234e:	481b      	ldr	r0, [pc, #108]	; (80023bc <ADC_Init+0x104>)
 8002350:	f7ff f8a5 	bl	800149e <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_247CYCLES_5);
 8002354:	2206      	movs	r2, #6
 8002356:	2101      	movs	r1, #1
 8002358:	4818      	ldr	r0, [pc, #96]	; (80023bc <ADC_Init+0x104>)
 800235a:	f7ff f8fa 	bl	8001552 <LL_ADC_SetChannelSamplingTime>

	//set channel pin
	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SINGLE_ENDED);
 800235e:	227f      	movs	r2, #127	; 0x7f
 8002360:	4918      	ldr	r1, [pc, #96]	; (80023c4 <ADC_Init+0x10c>)
 8002362:	4816      	ldr	r0, [pc, #88]	; (80023bc <ADC_Init+0x104>)
 8002364:	f7ff f93e 	bl	80015e4 <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_2,LL_ADC_CHANNEL_9);
 8002368:	4a16      	ldr	r2, [pc, #88]	; (80023c4 <ADC_Init+0x10c>)
 800236a:	210c      	movs	r1, #12
 800236c:	4813      	ldr	r0, [pc, #76]	; (80023bc <ADC_Init+0x104>)
 800236e:	f7ff f896 	bl	800149e <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8002372:	2207      	movs	r2, #7
 8002374:	4913      	ldr	r1, [pc, #76]	; (80023c4 <ADC_Init+0x10c>)
 8002376:	4811      	ldr	r0, [pc, #68]	; (80023bc <ADC_Init+0x104>)
 8002378:	f7ff f8eb 	bl	8001552 <LL_ADC_SetChannelSamplingTime>

	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SINGLE_ENDED);
 800237c:	227f      	movs	r2, #127	; 0x7f
 800237e:	4912      	ldr	r1, [pc, #72]	; (80023c8 <ADC_Init+0x110>)
 8002380:	480e      	ldr	r0, [pc, #56]	; (80023bc <ADC_Init+0x104>)
 8002382:	f7ff f92f 	bl	80015e4 <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_3,LL_ADC_CHANNEL_10);
 8002386:	4a10      	ldr	r2, [pc, #64]	; (80023c8 <ADC_Init+0x110>)
 8002388:	2112      	movs	r1, #18
 800238a:	480c      	ldr	r0, [pc, #48]	; (80023bc <ADC_Init+0x104>)
 800238c:	f7ff f887 	bl	800149e <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8002390:	2207      	movs	r2, #7
 8002392:	490d      	ldr	r1, [pc, #52]	; (80023c8 <ADC_Init+0x110>)
 8002394:	4809      	ldr	r0, [pc, #36]	; (80023bc <ADC_Init+0x104>)
 8002396:	f7ff f8dc 	bl	8001552 <LL_ADC_SetChannelSamplingTime>


	LL_ADC_ClearFlag_ADRDY(ADC1);
 800239a:	4808      	ldr	r0, [pc, #32]	; (80023bc <ADC_Init+0x104>)
 800239c:	f7ff f9a5 	bl	80016ea <LL_ADC_ClearFlag_ADRDY>
	LL_ADC_Enable(ADC1);
 80023a0:	4806      	ldr	r0, [pc, #24]	; (80023bc <ADC_Init+0x104>)
 80023a2:	f7ff f962 	bl	800166a <LL_ADC_Enable>
	while(LL_ADC_IsActiveFlag_ADRDY(ADC1)==RESET);
 80023a6:	bf00      	nop
 80023a8:	4804      	ldr	r0, [pc, #16]	; (80023bc <ADC_Init+0x104>)
 80023aa:	f7ff f98b 	bl	80016c4 <LL_ADC_IsActiveFlag_ADRDY>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d0f9      	beq.n	80023a8 <ADC_Init+0xf0>


}
 80023b4:	bf00      	nop
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	48000800 	.word	0x48000800
 80023bc:	50040000 	.word	0x50040000
 80023c0:	50040300 	.word	0x50040300
 80023c4:	25b00200 	.word	0x25b00200
 80023c8:	2a000400 	.word	0x2a000400

080023cc <IRQ_Init>:

void IRQ_Init(void){
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
	/*GPIO IRQ (AS3935)*/
	LL_EXTI_InitTypeDef EXTI_IRQ;
	EXTI_IRQ.Line_0_31=LL_EXTI_LINE_6;
 80023d2:	2340      	movs	r3, #64	; 0x40
 80023d4:	607b      	str	r3, [r7, #4]
	EXTI_IRQ.Mode=LL_EXTI_MODE_IT;
 80023d6:	2300      	movs	r3, #0
 80023d8:	737b      	strb	r3, [r7, #13]
	EXTI_IRQ.Trigger=LL_EXTI_TRIGGER_RISING;
 80023da:	2301      	movs	r3, #1
 80023dc:	73bb      	strb	r3, [r7, #14]
	EXTI_IRQ.LineCommand=ENABLE;
 80023de:	2301      	movs	r3, #1
 80023e0:	733b      	strb	r3, [r7, #12]
	LL_EXTI_Init(&EXTI_IRQ);
 80023e2:	1d3b      	adds	r3, r7, #4
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe f987 	bl	80006f8 <LL_EXTI_Init>

	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC,LL_SYSCFG_EXTI_LINE6);
 80023ea:	4911      	ldr	r1, [pc, #68]	; (8002430 <IRQ_Init+0x64>)
 80023ec:	2002      	movs	r0, #2
 80023ee:	f7ff fcc3 	bl	8001d78 <LL_SYSCFG_SetEXTISource>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 80023f2:	2017      	movs	r0, #23
 80023f4:	f7fe ff8e 	bl	8001314 <NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn,1);
 80023f8:	2101      	movs	r1, #1
 80023fa:	2017      	movs	r0, #23
 80023fc:	f7fe ffa4 	bl	8001348 <NVIC_SetPriority>

	/*USART1 IRQ*/
	NVIC_SetPriority(USART1_IRQn,2);
 8002400:	2102      	movs	r1, #2
 8002402:	2025      	movs	r0, #37	; 0x25
 8002404:	f7fe ffa0 	bl	8001348 <NVIC_SetPriority>
	LL_USART_EnableIT_RXNE(USART1);
 8002408:	480a      	ldr	r0, [pc, #40]	; (8002434 <IRQ_Init+0x68>)
 800240a:	f7ff fad7 	bl	80019bc <LL_USART_EnableIT_RXNE>
	NVIC_EnableIRQ(USART1_IRQn);
 800240e:	2025      	movs	r0, #37	; 0x25
 8002410:	f7fe ff80 	bl	8001314 <NVIC_EnableIRQ>


	/*USART2 IRQ*/
	NVIC_SetPriority(USART2_IRQn,3);
 8002414:	2103      	movs	r1, #3
 8002416:	2026      	movs	r0, #38	; 0x26
 8002418:	f7fe ff96 	bl	8001348 <NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 800241c:	2026      	movs	r0, #38	; 0x26
 800241e:	f7fe ff79 	bl	8001314 <NVIC_EnableIRQ>
	LL_USART_EnableIT_RXNE(USART2);
 8002422:	4805      	ldr	r0, [pc, #20]	; (8002438 <IRQ_Init+0x6c>)
 8002424:	f7ff faca 	bl	80019bc <LL_USART_EnableIT_RXNE>


}
 8002428:	bf00      	nop
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	0f000001 	.word	0x0f000001
 8002434:	40013800 	.word	0x40013800
 8002438:	40004400 	.word	0x40004400

0800243c <AS3935_REG_Read>:
		//while(LL_I2C_IsActiveFlag_TC(I2C2)==1){}
}


/*LIGHTNING*/
uint8_t AS3935_REG_Read(uint8_t reg){
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	71fb      	strb	r3, [r7, #7]
	uint8_t dummy = 0x00;
 8002446:	2300      	movs	r3, #0
 8002448:	73fb      	strb	r3, [r7, #15]
	uint8_t r_data;
	TL_SPI_Reset_CSN(LGHTNG_CS);
 800244a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800244e:	f000 f89b 	bl	8002588 <TL_SPI_Reset_CSN>
	TL_SPI_Transmit_Byte(SPI2,R_REG(reg));
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002458:	b2db      	uxtb	r3, r3
 800245a:	4619      	mov	r1, r3
 800245c:	4809      	ldr	r0, [pc, #36]	; (8002484 <AS3935_REG_Read+0x48>)
 800245e:	f000 f8a1 	bl	80025a4 <TL_SPI_Transmit_Byte>
	r_data=TL_SPI_ReceiveTransmit_Byte(SPI2,dummy);
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	4619      	mov	r1, r3
 8002466:	4807      	ldr	r0, [pc, #28]	; (8002484 <AS3935_REG_Read+0x48>)
 8002468:	f000 f8bc 	bl	80025e4 <TL_SPI_ReceiveTransmit_Byte>
 800246c:	4603      	mov	r3, r0
 800246e:	73bb      	strb	r3, [r7, #14]
	TL_SPI_Set_CSN(LGHTNG_CS);
 8002470:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002474:	f000 f87a 	bl	800256c <TL_SPI_Set_CSN>
	return r_data;
 8002478:	7bbb      	ldrb	r3, [r7, #14]
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40003800 	.word	0x40003800

08002488 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f003 0301 	and.w	r3, r3, #1
 8002498:	2b01      	cmp	r3, #1
 800249a:	bf0c      	ite	eq
 800249c:	2301      	moveq	r3, #1
 800249e:	2300      	movne	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE));
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b02      	cmp	r3, #2
 80024c0:	bf0c      	ite	eq
 80024c2:	2301      	moveq	r3, #1
 80024c4:	2300      	movne	r3, #0
 80024c6:	b2db      	uxtb	r3, r3
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY));
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024e4:	2b80      	cmp	r3, #128	; 0x80
 80024e6:	bf0c      	ite	eq
 80024e8:	2301      	moveq	r3, #1
 80024ea:	2300      	movne	r3, #0
 80024ec:	b2db      	uxtb	r3, r3
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	b2db      	uxtb	r3, r3
}
 8002508:	4618      	mov	r0, r3
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	460b      	mov	r3, r1
 800251e:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	330c      	adds	r3, #12
 8002524:	78fa      	ldrb	r2, [r7, #3]
 8002526:	701a      	strb	r2, [r3, #0]
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <LL_GPIO_SetOutputPin>:
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	619a      	str	r2, [r3, #24]
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <TL_SPI_Set_CSN>:

#include"TomLib_SPI.h"
#include"stm32l4xx_ll_gpio.h"
#include "stm32l4xx.h"

void TL_SPI_Set_CSN(uint32_t Pin){
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_SetOutputPin(GPIOB,Pin);
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	4803      	ldr	r0, [pc, #12]	; (8002584 <TL_SPI_Set_CSN+0x18>)
 8002578:	f7ff ffdc 	bl	8002534 <LL_GPIO_SetOutputPin>
}
 800257c:	bf00      	nop
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	48000400 	.word	0x48000400

08002588 <TL_SPI_Reset_CSN>:

void TL_SPI_Reset_CSN(uint32_t Pin){
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_ResetOutputPin(GPIOB,Pin);
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	4803      	ldr	r0, [pc, #12]	; (80025a0 <TL_SPI_Reset_CSN+0x18>)
 8002594:	f7ff ffdc 	bl	8002550 <LL_GPIO_ResetOutputPin>
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	48000400 	.word	0x48000400

080025a4 <TL_SPI_Transmit_Byte>:


void TL_SPI_Transmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	460b      	mov	r3, r1
 80025ae:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 80025b0:	bf00      	nop
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff ff7b 	bl	80024ae <LL_SPI_IsActiveFlag_TXE>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d0f9      	beq.n	80025b2 <TL_SPI_Transmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 80025be:	78fb      	ldrb	r3, [r7, #3]
 80025c0:	4619      	mov	r1, r3
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff ffa6 	bl	8002514 <LL_SPI_TransmitData8>

	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 80025c8:	bf00      	nop
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7ff ff82 	bl	80024d4 <LL_SPI_IsActiveFlag_BSY>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d0f9      	beq.n	80025ca <TL_SPI_Transmit_Byte+0x26>
	LL_SPI_ReceiveData8(SPI);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7ff ff8f 	bl	80024fa <LL_SPI_ReceiveData8>
}
 80025dc:	bf00      	nop
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <TL_SPI_ReceiveTransmit_Byte>:
	}


}

uint8_t TL_SPI_ReceiveTransmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	460b      	mov	r3, r1
 80025ee:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 80025f0:	bf00      	nop
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f7ff ff5b 	bl	80024ae <LL_SPI_IsActiveFlag_TXE>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0f9      	beq.n	80025f2 <TL_SPI_ReceiveTransmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 80025fe:	78fb      	ldrb	r3, [r7, #3]
 8002600:	4619      	mov	r1, r3
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff ff86 	bl	8002514 <LL_SPI_TransmitData8>
	while(LL_SPI_IsActiveFlag_RXNE(SPI)==0){}
 8002608:	bf00      	nop
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ff3c 	bl	8002488 <LL_SPI_IsActiveFlag_RXNE>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0f9      	beq.n	800260a <TL_SPI_ReceiveTransmit_Byte+0x26>
	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 8002616:	bf00      	nop
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f7ff ff5b 	bl	80024d4 <LL_SPI_IsActiveFlag_BSY>
 800261e:	4603      	mov	r3, r0
 8002620:	2b01      	cmp	r3, #1
 8002622:	d0f9      	beq.n	8002618 <TL_SPI_ReceiveTransmit_Byte+0x34>
	return LL_SPI_ReceiveData8(SPI);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff ff68 	bl	80024fa <LL_SPI_ReceiveData8>
 800262a:	4603      	mov	r3, r0
}
 800262c:	4618      	mov	r0, r3
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f043 0201 	orr.w	r2, r3, #1
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	601a      	str	r2, [r3, #0]
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 0201 	bic.w	r2, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	601a      	str	r2, [r3, #0]
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <LL_TIM_SetCounter>:
  * @param  TIMx Timer instance
  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	683a      	ldr	r2, [r7, #0]
 8002682:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	683a      	ldr	r2, [r7, #0]
 80026ba:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f06f 0201 	mvn.w	r2, #1
 80026d6:	611a      	str	r2, [r3, #16]
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	bf0c      	ite	eq
 80026f8:	2301      	moveq	r3, #1
 80026fa:	2300      	movne	r3, #0
 80026fc:	b2db      	uxtb	r3, r3
}
 80026fe:	4618      	mov	r0, r3
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
	...

0800270c <LL_APB1_GRP1_EnableClock>:
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002714:	4908      	ldr	r1, [pc, #32]	; (8002738 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002716:	4b08      	ldr	r3, [pc, #32]	; (8002738 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002718:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4313      	orrs	r3, r2
 800271e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002720:	4b05      	ldr	r3, [pc, #20]	; (8002738 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002722:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4013      	ands	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800272a:	68fb      	ldr	r3, [r7, #12]
}
 800272c:	bf00      	nop
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr
 8002738:	40021000 	.word	0x40021000

0800273c <LL_SYSTICK_EnableIT>:
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002740:	4a05      	ldr	r2, [pc, #20]	; (8002758 <LL_SYSTICK_EnableIT+0x1c>)
 8002742:	4b05      	ldr	r3, [pc, #20]	; (8002758 <LL_SYSTICK_EnableIT+0x1c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f043 0302 	orr.w	r3, r3, #2
 800274a:	6013      	str	r3, [r2, #0]
}
 800274c:	bf00      	nop
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	e000e010 	.word	0xe000e010

0800275c <LL_SYSTICK_DisableIT>:
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002760:	4a05      	ldr	r2, [pc, #20]	; (8002778 <LL_SYSTICK_DisableIT+0x1c>)
 8002762:	4b05      	ldr	r3, [pc, #20]	; (8002778 <LL_SYSTICK_DisableIT+0x1c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f023 0302 	bic.w	r3, r3, #2
 800276a:	6013      	str	r3, [r2, #0]
}
 800276c:	bf00      	nop
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	e000e010 	.word	0xe000e010

0800277c <TL_mDelay>:
}

/* Systick Delay v milisekundch
 * range min 1 ms
 */
void TL_mDelay(__IO uint32_t time) {
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
	LL_SYSTICK_EnableIT();
 8002784:	f7ff ffda 	bl	800273c <LL_SYSTICK_EnableIT>
	time = time * 100;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2264      	movs	r2, #100	; 0x64
 800278c:	fb02 f303 	mul.w	r3, r2, r3
 8002790:	607b      	str	r3, [r7, #4]
	TimmingDelay = time;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	4a06      	ldr	r2, [pc, #24]	; (80027b0 <TL_mDelay+0x34>)
 8002796:	6013      	str	r3, [r2, #0]
	while (TimmingDelay != 0);
 8002798:	bf00      	nop
 800279a:	4b05      	ldr	r3, [pc, #20]	; (80027b0 <TL_mDelay+0x34>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1fb      	bne.n	800279a <TL_mDelay+0x1e>
	LL_SYSTICK_DisableIT();
 80027a2:	f7ff ffdb 	bl	800275c <LL_SYSTICK_DisableIT>
}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000064 	.word	0x20000064

080027b4 <TIM6_Init>:

void TIM6_Init(void) {
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 80027b8:	2010      	movs	r0, #16
 80027ba:	f7ff ffa7 	bl	800270c <LL_APB1_GRP1_EnableClock>
	LL_TIM_StructInit(TIM6);
 80027be:	4804      	ldr	r0, [pc, #16]	; (80027d0 <TIM6_Init+0x1c>)
 80027c0:	f7fe fcbd 	bl	800113e <LL_TIM_StructInit>
//LL_TIM_SetClockSource(TIM6,)
	LL_TIM_SetPrescaler(TIM6, 31);
 80027c4:	211f      	movs	r1, #31
 80027c6:	4802      	ldr	r0, [pc, #8]	; (80027d0 <TIM6_Init+0x1c>)
 80027c8:	f7ff ff62 	bl	8002690 <LL_TIM_SetPrescaler>

}
 80027cc:	bf00      	nop
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40001000 	.word	0x40001000

080027d4 <TL_TIM6_Delay>:
void TL_TIM6_Delay(uint32_t time) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	LL_TIM_SetAutoReload(TIM6, time);
 80027dc:	6879      	ldr	r1, [r7, #4]
 80027de:	480d      	ldr	r0, [pc, #52]	; (8002814 <TL_TIM6_Delay+0x40>)
 80027e0:	f7ff ff64 	bl	80026ac <LL_TIM_SetAutoReload>
	LL_TIM_SetCounter(TIM6, 0);
 80027e4:	2100      	movs	r1, #0
 80027e6:	480b      	ldr	r0, [pc, #44]	; (8002814 <TL_TIM6_Delay+0x40>)
 80027e8:	f7ff ff44 	bl	8002674 <LL_TIM_SetCounter>

	LL_TIM_ClearFlag_UPDATE(TIM6);
 80027ec:	4809      	ldr	r0, [pc, #36]	; (8002814 <TL_TIM6_Delay+0x40>)
 80027ee:	f7ff ff6b 	bl	80026c8 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM6);
 80027f2:	4808      	ldr	r0, [pc, #32]	; (8002814 <TL_TIM6_Delay+0x40>)
 80027f4:	f7ff ff1e 	bl	8002634 <LL_TIM_EnableCounter>

	while (!LL_TIM_IsActiveFlag_UPDATE(TIM6)) {
 80027f8:	bf00      	nop
 80027fa:	4806      	ldr	r0, [pc, #24]	; (8002814 <TL_TIM6_Delay+0x40>)
 80027fc:	f7ff ff72 	bl	80026e4 <LL_TIM_IsActiveFlag_UPDATE>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f9      	beq.n	80027fa <TL_TIM6_Delay+0x26>
	}
	LL_TIM_DisableCounter(TIM6);
 8002806:	4803      	ldr	r0, [pc, #12]	; (8002814 <TL_TIM6_Delay+0x40>)
 8002808:	f7ff ff24 	bl	8002654 <LL_TIM_DisableCounter>

}
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40001000 	.word	0x40001000

08002818 <LL_GPIO_SetOutputPin>:
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	619a      	str	r2, [r3, #24]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <main>:
uint8_t as3935_reg;
uint8_t i;



int main(void) {
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	SystemClock_Config();
 8002838:	f7ff fadc 	bl	8001df4 <SystemClock_Config>
	TIM6_Init();
 800283c:	f7ff ffba 	bl	80027b4 <TIM6_Init>
	GPIO_Init();
 8002840:	f7ff fb3a 	bl	8001eb8 <GPIO_Init>
	LL_GPIO_SetOutputPin(GPIOA, _3V3_EN	);
 8002844:	2140      	movs	r1, #64	; 0x40
 8002846:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800284a:	f7ff ffe5 	bl	8002818 <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, _5V_EN	);
 800284e:	2180      	movs	r1, #128	; 0x80
 8002850:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002854:	f7ff ffe0 	bl	8002818 <LL_GPIO_SetOutputPin>
	TL_mDelay(250);
 8002858:	20fa      	movs	r0, #250	; 0xfa
 800285a:	f7ff ff8f 	bl	800277c <TL_mDelay>

	SPI2_Init();
 800285e:	f7ff fc77 	bl	8002150 <SPI2_Init>
	USART1_Init();
 8002862:	f7ff fcad 	bl	80021c0 <USART1_Init>
	USART2_Init();
 8002866:	f7ff fcd5 	bl	8002214 <USART2_Init>
	I2C2_Init();
 800286a:	f7ff fcfb 	bl	8002264 <I2C2_Init>
	ADC_Init();
 800286e:	f7ff fd23 	bl	80022b8 <ADC_Init>

	IRQ_Init(); //nutno inicializovat po vech periferich
 8002872:	f7ff fdab 	bl	80023cc <IRQ_Init>
	//EEPROM_Write(eeprom_data);
	//EEPROM_Read(eeprom_data_r,5);
	//EEPROM_Read(eeprom_data_r);
	//AS3935_REG_Write(0x01,0b00110010);

	while (1) {
 8002876:	e7fe      	b.n	8002876 <main+0x42>

08002878 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002878:	b480      	push	{r7}
 800287a:	b083      	sub	sp, #12
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 8002880:	4b07      	ldr	r3, [pc, #28]	; (80028a0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002882:	695a      	ldr	r2, [r3, #20]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	401a      	ands	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	429a      	cmp	r2, r3
 800288c:	bf0c      	ite	eq
 800288e:	2301      	moveq	r3, #1
 8002890:	2300      	movne	r3, #0
 8002892:	b2db      	uxtb	r3, r3
}
 8002894:	4618      	mov	r0, r3
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	40010400 	.word	0x40010400

080028a4 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80028ac:	4a04      	ldr	r2, [pc, #16]	; (80028c0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6153      	str	r3, [r2, #20]
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	40010400 	.word	0x40010400

080028c4 <LL_USART_IsActiveFlag_RXNE>:
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	69db      	ldr	r3, [r3, #28]
 80028d0:	f003 0320 	and.w	r3, r3, #32
 80028d4:	2b20      	cmp	r3, #32
 80028d6:	bf0c      	ite	eq
 80028d8:	2301      	moveq	r3, #1
 80028da:	2300      	movne	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
}
 80028de:	4618      	mov	r0, r3
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	b2db      	uxtb	r3, r3
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
	...

08002908 <SysTick_Handler>:

__IO uint32_t TimmingDelay;
uint8_t bufferUSART1[];

void SysTick_Handler(void)
{	 if(TimmingDelay !=0)
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
 800290c:	4b06      	ldr	r3, [pc, #24]	; (8002928 <SysTick_Handler+0x20>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d004      	beq.n	800291e <SysTick_Handler+0x16>
	{
		TimmingDelay --;
 8002914:	4b04      	ldr	r3, [pc, #16]	; (8002928 <SysTick_Handler+0x20>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	3b01      	subs	r3, #1
 800291a:	4a03      	ldr	r2, [pc, #12]	; (8002928 <SysTick_Handler+0x20>)
 800291c:	6013      	str	r3, [r2, #0]

	}
}
 800291e:	bf00      	nop
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr
 8002928:	20000064 	.word	0x20000064

0800292c <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
	if(LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_6)){
 8002930:	2040      	movs	r0, #64	; 0x40
 8002932:	f7ff ffa1 	bl	8002878 <LL_EXTI_IsActiveFlag_0_31>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d005      	beq.n	8002948 <EXTI9_5_IRQHandler+0x1c>
		AS3935_REG_Read(0x03);
 800293c:	2003      	movs	r0, #3
 800293e:	f7ff fd7d 	bl	800243c <AS3935_REG_Read>

		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_6);
 8002942:	2040      	movs	r0, #64	; 0x40
 8002944:	f7ff ffae 	bl	80028a4 <LL_EXTI_ClearFlag_0_31>
	}
}
 8002948:	bf00      	nop
 800294a:	bd80      	pop	{r7, pc}

0800294c <USART2_IRQHandler>:

void USART2_IRQHandler(){
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART2)){
 8002950:	4805      	ldr	r0, [pc, #20]	; (8002968 <USART2_IRQHandler+0x1c>)
 8002952:	f7ff ffb7 	bl	80028c4 <LL_USART_IsActiveFlag_RXNE>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d002      	beq.n	8002962 <USART2_IRQHandler+0x16>


		LL_USART_ReceiveData8(USART2);
 800295c:	4802      	ldr	r0, [pc, #8]	; (8002968 <USART2_IRQHandler+0x1c>)
 800295e:	f7ff ffc4 	bl	80028ea <LL_USART_ReceiveData8>
	}
}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40004400 	.word	0x40004400

0800296c <USART1_IRQHandler>:

void USART1_IRQHandler(){
 800296c:	b590      	push	{r4, r7, lr}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART1)){
 8002972:	480a      	ldr	r0, [pc, #40]	; (800299c <USART1_IRQHandler+0x30>)
 8002974:	f7ff ffa6 	bl	80028c4 <LL_USART_IsActiveFlag_RXNE>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00a      	beq.n	8002994 <USART1_IRQHandler+0x28>
		uint8_t count;
		bufferUSART1[count]=LL_USART_ReceiveData8(USART1);
 800297e:	79fc      	ldrb	r4, [r7, #7]
 8002980:	4806      	ldr	r0, [pc, #24]	; (800299c <USART1_IRQHandler+0x30>)
 8002982:	f7ff ffb2 	bl	80028ea <LL_USART_ReceiveData8>
 8002986:	4603      	mov	r3, r0
 8002988:	461a      	mov	r2, r3
 800298a:	4b05      	ldr	r3, [pc, #20]	; (80029a0 <USART1_IRQHandler+0x34>)
 800298c:	551a      	strb	r2, [r3, r4]
		count++;
 800298e:	79fb      	ldrb	r3, [r7, #7]
 8002990:	3301      	adds	r3, #1
 8002992:	71fb      	strb	r3, [r7, #7]

	}

}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	bd90      	pop	{r4, r7, pc}
 800299c:	40013800 	.word	0x40013800
 80029a0:	20000068 	.word	0x20000068

080029a4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029a8:	4a17      	ldr	r2, [pc, #92]	; (8002a08 <SystemInit+0x64>)
 80029aa:	4b17      	ldr	r3, [pc, #92]	; (8002a08 <SystemInit+0x64>)
 80029ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80029b8:	4a14      	ldr	r2, [pc, #80]	; (8002a0c <SystemInit+0x68>)
 80029ba:	4b14      	ldr	r3, [pc, #80]	; (8002a0c <SystemInit+0x68>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f043 0301 	orr.w	r3, r3, #1
 80029c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80029c4:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <SystemInit+0x68>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80029ca:	4a10      	ldr	r2, [pc, #64]	; (8002a0c <SystemInit+0x68>)
 80029cc:	4b0f      	ldr	r3, [pc, #60]	; (8002a0c <SystemInit+0x68>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80029d4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80029d8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80029da:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <SystemInit+0x68>)
 80029dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029e0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80029e2:	4a0a      	ldr	r2, [pc, #40]	; (8002a0c <SystemInit+0x68>)
 80029e4:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <SystemInit+0x68>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029ec:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80029ee:	4b07      	ldr	r3, [pc, #28]	; (8002a0c <SystemInit+0x68>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029f4:	4b04      	ldr	r3, [pc, #16]	; (8002a08 <SystemInit+0x64>)
 80029f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029fa:	609a      	str	r2, [r3, #8]
#endif
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	e000ed00 	.word	0xe000ed00
 8002a0c:	40021000 	.word	0x40021000

08002a10 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b087      	sub	sp, #28
 8002a14:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;
 8002a16:	2300      	movs	r3, #0
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	2300      	movs	r3, #0
 8002a20:	613b      	str	r3, [r7, #16]
 8002a22:	2302      	movs	r3, #2
 8002a24:	60bb      	str	r3, [r7, #8]
 8002a26:	2300      	movs	r3, #0
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	603b      	str	r3, [r7, #0]

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
 8002a2e:	4b4f      	ldr	r3, [pc, #316]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0308 	and.w	r3, r3, #8
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d107      	bne.n	8002a4a <SystemCoreClockUpdate+0x3a>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8002a3a:	4b4c      	ldr	r3, [pc, #304]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002a3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a40:	0a1b      	lsrs	r3, r3, #8
 8002a42:	f003 030f 	and.w	r3, r3, #15
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	e005      	b.n	8002a56 <SystemCoreClockUpdate+0x46>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8002a4a:	4b48      	ldr	r3, [pc, #288]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	091b      	lsrs	r3, r3, #4
 8002a50:	f003 030f 	and.w	r3, r3, #15
 8002a54:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8002a56:	4a46      	ldr	r2, [pc, #280]	; (8002b70 <SystemCoreClockUpdate+0x160>)
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a5e:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a60:	4b42      	ldr	r3, [pc, #264]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 030c 	and.w	r3, r3, #12
 8002a68:	2b0c      	cmp	r3, #12
 8002a6a:	d865      	bhi.n	8002b38 <SystemCoreClockUpdate+0x128>
 8002a6c:	a201      	add	r2, pc, #4	; (adr r2, 8002a74 <SystemCoreClockUpdate+0x64>)
 8002a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a72:	bf00      	nop
 8002a74:	08002aa9 	.word	0x08002aa9
 8002a78:	08002b39 	.word	0x08002b39
 8002a7c:	08002b39 	.word	0x08002b39
 8002a80:	08002b39 	.word	0x08002b39
 8002a84:	08002ab1 	.word	0x08002ab1
 8002a88:	08002b39 	.word	0x08002b39
 8002a8c:	08002b39 	.word	0x08002b39
 8002a90:	08002b39 	.word	0x08002b39
 8002a94:	08002ab9 	.word	0x08002ab9
 8002a98:	08002b39 	.word	0x08002b39
 8002a9c:	08002b39 	.word	0x08002b39
 8002aa0:	08002b39 	.word	0x08002b39
 8002aa4:	08002ac1 	.word	0x08002ac1
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8002aa8:	4a32      	ldr	r2, [pc, #200]	; (8002b74 <SystemCoreClockUpdate+0x164>)
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	6013      	str	r3, [r2, #0]
      break;
 8002aae:	e047      	b.n	8002b40 <SystemCoreClockUpdate+0x130>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002ab0:	4b30      	ldr	r3, [pc, #192]	; (8002b74 <SystemCoreClockUpdate+0x164>)
 8002ab2:	4a31      	ldr	r2, [pc, #196]	; (8002b78 <SystemCoreClockUpdate+0x168>)
 8002ab4:	601a      	str	r2, [r3, #0]
      break;
 8002ab6:	e043      	b.n	8002b40 <SystemCoreClockUpdate+0x130>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002ab8:	4b2e      	ldr	r3, [pc, #184]	; (8002b74 <SystemCoreClockUpdate+0x164>)
 8002aba:	4a30      	ldr	r2, [pc, #192]	; (8002b7c <SystemCoreClockUpdate+0x16c>)
 8002abc:	601a      	str	r2, [r3, #0]
      break;
 8002abe:	e03f      	b.n	8002b40 <SystemCoreClockUpdate+0x130>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002ac0:	4b2a      	ldr	r3, [pc, #168]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	f003 0303 	and.w	r3, r3, #3
 8002ac8:	607b      	str	r3, [r7, #4]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8002aca:	4b28      	ldr	r3, [pc, #160]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	091b      	lsrs	r3, r3, #4
 8002ad0:	f003 0307 	and.w	r3, r3, #7
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	603b      	str	r3, [r7, #0]

      switch (pllsource)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d002      	beq.n	8002ae4 <SystemCoreClockUpdate+0xd4>
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d006      	beq.n	8002af0 <SystemCoreClockUpdate+0xe0>
 8002ae2:	e00b      	b.n	8002afc <SystemCoreClockUpdate+0xec>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8002ae4:	4a24      	ldr	r2, [pc, #144]	; (8002b78 <SystemCoreClockUpdate+0x168>)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aec:	613b      	str	r3, [r7, #16]
          break;
 8002aee:	e00b      	b.n	8002b08 <SystemCoreClockUpdate+0xf8>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8002af0:	4a22      	ldr	r2, [pc, #136]	; (8002b7c <SystemCoreClockUpdate+0x16c>)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af8:	613b      	str	r3, [r7, #16]
          break;
 8002afa:	e005      	b.n	8002b08 <SystemCoreClockUpdate+0xf8>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8002afc:	697a      	ldr	r2, [r7, #20]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b04:	613b      	str	r3, [r7, #16]
          break;
 8002b06:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8002b08:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	0a1b      	lsrs	r3, r3, #8
 8002b0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	fb02 f303 	mul.w	r3, r2, r3
 8002b18:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8002b1a:	4b14      	ldr	r3, [pc, #80]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	0e5b      	lsrs	r3, r3, #25
 8002b20:	f003 0303 	and.w	r3, r3, #3
 8002b24:	3301      	adds	r3, #1
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = pllvco/pllr;
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b32:	4a10      	ldr	r2, [pc, #64]	; (8002b74 <SystemCoreClockUpdate+0x164>)
 8002b34:	6013      	str	r3, [r2, #0]
      break;
 8002b36:	e003      	b.n	8002b40 <SystemCoreClockUpdate+0x130>

    default:
      SystemCoreClock = msirange;
 8002b38:	4a0e      	ldr	r2, [pc, #56]	; (8002b74 <SystemCoreClockUpdate+0x164>)
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	6013      	str	r3, [r2, #0]
      break;
 8002b3e:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8002b40:	4b0a      	ldr	r3, [pc, #40]	; (8002b6c <SystemCoreClockUpdate+0x15c>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	091b      	lsrs	r3, r3, #4
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	4a0d      	ldr	r2, [pc, #52]	; (8002b80 <SystemCoreClockUpdate+0x170>)
 8002b4c:	5cd3      	ldrb	r3, [r2, r3]
 8002b4e:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8002b50:	4b08      	ldr	r3, [pc, #32]	; (8002b74 <SystemCoreClockUpdate+0x164>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5a:	4a06      	ldr	r2, [pc, #24]	; (8002b74 <SystemCoreClockUpdate+0x164>)
 8002b5c:	6013      	str	r3, [r2, #0]
}
 8002b5e:	bf00      	nop
 8002b60:	371c      	adds	r7, #28
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	08002c50 	.word	0x08002c50
 8002b74:	20000000 	.word	0x20000000
 8002b78:	00f42400 	.word	0x00f42400
 8002b7c:	007a1200 	.word	0x007a1200
 8002b80:	08002c38 	.word	0x08002c38

08002b84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002bbc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002b88:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002b8a:	e003      	b.n	8002b94 <LoopCopyDataInit>

08002b8c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002b8c:	4b0c      	ldr	r3, [pc, #48]	; (8002bc0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002b8e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002b90:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002b92:	3104      	adds	r1, #4

08002b94 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002b94:	480b      	ldr	r0, [pc, #44]	; (8002bc4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002b96:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002b98:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002b9a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002b9c:	d3f6      	bcc.n	8002b8c <CopyDataInit>
	ldr	r2, =_sbss
 8002b9e:	4a0b      	ldr	r2, [pc, #44]	; (8002bcc <LoopForever+0x12>)
	b	LoopFillZerobss
 8002ba0:	e002      	b.n	8002ba8 <LoopFillZerobss>

08002ba2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002ba2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002ba4:	f842 3b04 	str.w	r3, [r2], #4

08002ba8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002ba8:	4b09      	ldr	r3, [pc, #36]	; (8002bd0 <LoopForever+0x16>)
	cmp	r2, r3
 8002baa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002bac:	d3f9      	bcc.n	8002ba2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002bae:	f7ff fef9 	bl	80029a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bb2:	f000 f811 	bl	8002bd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bb6:	f7ff fe3d 	bl	8002834 <main>

08002bba <LoopForever>:

LoopForever:
    b LoopForever
 8002bba:	e7fe      	b.n	8002bba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bbc:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 8002bc0:	08002c88 	.word	0x08002c88
	ldr	r0, =_sdata
 8002bc4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002bc8:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8002bcc:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8002bd0:	2000006c 	.word	0x2000006c

08002bd4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bd4:	e7fe      	b.n	8002bd4 <ADC1_IRQHandler>
	...

08002bd8 <__libc_init_array>:
 8002bd8:	b570      	push	{r4, r5, r6, lr}
 8002bda:	4e0d      	ldr	r6, [pc, #52]	; (8002c10 <__libc_init_array+0x38>)
 8002bdc:	4c0d      	ldr	r4, [pc, #52]	; (8002c14 <__libc_init_array+0x3c>)
 8002bde:	1ba4      	subs	r4, r4, r6
 8002be0:	10a4      	asrs	r4, r4, #2
 8002be2:	2500      	movs	r5, #0
 8002be4:	42a5      	cmp	r5, r4
 8002be6:	d109      	bne.n	8002bfc <__libc_init_array+0x24>
 8002be8:	4e0b      	ldr	r6, [pc, #44]	; (8002c18 <__libc_init_array+0x40>)
 8002bea:	4c0c      	ldr	r4, [pc, #48]	; (8002c1c <__libc_init_array+0x44>)
 8002bec:	f000 f818 	bl	8002c20 <_init>
 8002bf0:	1ba4      	subs	r4, r4, r6
 8002bf2:	10a4      	asrs	r4, r4, #2
 8002bf4:	2500      	movs	r5, #0
 8002bf6:	42a5      	cmp	r5, r4
 8002bf8:	d105      	bne.n	8002c06 <__libc_init_array+0x2e>
 8002bfa:	bd70      	pop	{r4, r5, r6, pc}
 8002bfc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c00:	4798      	blx	r3
 8002c02:	3501      	adds	r5, #1
 8002c04:	e7ee      	b.n	8002be4 <__libc_init_array+0xc>
 8002c06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002c0a:	4798      	blx	r3
 8002c0c:	3501      	adds	r5, #1
 8002c0e:	e7f2      	b.n	8002bf6 <__libc_init_array+0x1e>
 8002c10:	08002c80 	.word	0x08002c80
 8002c14:	08002c80 	.word	0x08002c80
 8002c18:	08002c80 	.word	0x08002c80
 8002c1c:	08002c84 	.word	0x08002c84

08002c20 <_init>:
 8002c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c22:	bf00      	nop
 8002c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c26:	bc08      	pop	{r3}
 8002c28:	469e      	mov	lr, r3
 8002c2a:	4770      	bx	lr

08002c2c <_fini>:
 8002c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c2e:	bf00      	nop
 8002c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c32:	bc08      	pop	{r3}
 8002c34:	469e      	mov	lr, r3
 8002c36:	4770      	bx	lr
