;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @127, 106
	CMP @127, @106
	CMP <0, @2
	JMN 0, <-21
	MOV -61, <-20
	SPL 700
	SUB @127, @106
	SLT @130, 9
	CMP -207, <-120
	CMP @-127, 100
	SUB 0, 0
	MOV -17, <-20
	SPL 0, <-21
	JMP <100, 2
	JMP <100, 2
	ADD #270, <0
	ADD 0, 80
	MOV -17, <-20
	MOV -17, <-20
	SUB 700, 0
	SLT 30, 9
	CMP @-127, 100
	SLT 30, 9
	SUB 0, 2
	SUB @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	JMP -7, @-20
	SUB @130, 9
	SUB @130, 9
	SUB @121, 103
	SPL 0, <402
	MOV -1, <-20
	SUB @127, 106
	DAT #30, #9
	ADD 30, 9
	MOV -7, <-20
	SUB -207, <-120
	SPL 0, <402
	SLT 30, 9
	SUB @127, 106
	SLT -1, <-20
	MOV -17, <-20
	MOV -7, <-20
	ADD 30, 9
	SPL 0, <-21
	CMP @127, @106
	DJN -1, @-20
