|au_filter
au_data => au_data.IN1
sys_clk => sys_clk.IN3
sys_rst => sys_rst.IN2
coe_ctrl[0] => coe_ctrl[0].IN1
coe_ctrl[1] => coe_ctrl[1].IN1
coe_ctrl[2] => coe_ctrl[2].IN1
coe_ctrl[3] => coe_ctrl[3].IN1
coe_ctrl[4] => coe_ctrl[4].IN1
key[0] => led.OUTPUTSELECT
key[0] => led.OUTPUTSELECT
key[0] => led.OUTPUTSELECT
key[0] => led.OUTPUTSELECT
key[1] => led.OUTPUTSELECT
key[1] => led.OUTPUTSELECT
key[1] => led.OUTPUTSELECT
key[1] => led.OUTPUTSELECT
key[2] => led.OUTPUTSELECT
key[2] => led.OUTPUTSELECT
key[2] => led.OUTPUTSELECT
key[2] => led.OUTPUTSELECT
key[3] => led.OUTPUTSELECT
key[3] => led.OUTPUTSELECT
key[3] => led.OUTPUTSELECT
key[3] => led.OUTPUTSELECT
bclk => bclk.IN1
ws => ws.IN1
adc_dat_a[0] => ~NO_FANOUT~
adc_dat_a[1] => ~NO_FANOUT~
adc_dat_a[2] => ~NO_FANOUT~
adc_dat_a[3] => ~NO_FANOUT~
adc_dat_a[4] => ~NO_FANOUT~
adc_dat_a[5] => ~NO_FANOUT~
adc_dat_a[6] => ~NO_FANOUT~
adc_dat_a[7] => ~NO_FANOUT~
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adc_clka <= sys_clk.DB_MAX_OUTPUT_PORT_TYPE
dac_clkb <= sys_clk.DB_MAX_OUTPUT_PORT_TYPE
dac_dat_b[0] <= dac_dat_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_dat_b[1] <= dac_dat_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_dat_b[2] <= dac_dat_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_dat_b[3] <= dac_dat_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_dat_b[4] <= dac_dat_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_dat_b[5] <= dac_dat_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_dat_b[6] <= dac_dat_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_dat_b[7] <= dac_dat_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|au_filter|pll:pll_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|au_filter|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll2:auto_generated.inclk[0]
inclk[1] => pll_altpll2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|au_filter|pll:pll_inst|altpll:altpll_component|pll_altpll2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|au_filter|i2s:i2s_inst
sys_clk => ~NO_FANOUT~
bclk => receive_right_data[0]~reg0.CLK
bclk => receive_right_data[1]~reg0.CLK
bclk => receive_right_data[2]~reg0.CLK
bclk => receive_right_data[3]~reg0.CLK
bclk => receive_right_data[4]~reg0.CLK
bclk => receive_right_data[5]~reg0.CLK
bclk => receive_right_data[6]~reg0.CLK
bclk => receive_right_data[7]~reg0.CLK
bclk => receive_right_data[8]~reg0.CLK
bclk => receive_right_data[9]~reg0.CLK
bclk => receive_right_data[10]~reg0.CLK
bclk => receive_right_data[11]~reg0.CLK
bclk => receive_right_data[12]~reg0.CLK
bclk => receive_right_data[13]~reg0.CLK
bclk => receive_right_data[14]~reg0.CLK
bclk => receive_right_data[15]~reg0.CLK
bclk => receive_right_data[16]~reg0.CLK
bclk => receive_right_data[17]~reg0.CLK
bclk => receive_right_data[18]~reg0.CLK
bclk => receive_right_data[19]~reg0.CLK
bclk => receive_right_data[20]~reg0.CLK
bclk => receive_right_data[21]~reg0.CLK
bclk => receive_right_data[22]~reg0.CLK
bclk => receive_right_data[23]~reg0.CLK
bclk => receive_left_data[0]~reg0.CLK
bclk => receive_left_data[1]~reg0.CLK
bclk => receive_left_data[2]~reg0.CLK
bclk => receive_left_data[3]~reg0.CLK
bclk => receive_left_data[4]~reg0.CLK
bclk => receive_left_data[5]~reg0.CLK
bclk => receive_left_data[6]~reg0.CLK
bclk => receive_left_data[7]~reg0.CLK
bclk => receive_left_data[8]~reg0.CLK
bclk => receive_left_data[9]~reg0.CLK
bclk => receive_left_data[10]~reg0.CLK
bclk => receive_left_data[11]~reg0.CLK
bclk => receive_left_data[12]~reg0.CLK
bclk => receive_left_data[13]~reg0.CLK
bclk => receive_left_data[14]~reg0.CLK
bclk => receive_left_data[15]~reg0.CLK
bclk => receive_left_data[16]~reg0.CLK
bclk => receive_left_data[17]~reg0.CLK
bclk => receive_left_data[18]~reg0.CLK
bclk => receive_left_data[19]~reg0.CLK
bclk => receive_left_data[20]~reg0.CLK
bclk => receive_left_data[21]~reg0.CLK
bclk => receive_left_data[22]~reg0.CLK
bclk => receive_left_data[23]~reg0.CLK
bclk => receive_valid~reg0.CLK
bclk => right_cnt[0].CLK
bclk => right_cnt[1].CLK
bclk => right_cnt[2].CLK
bclk => right_cnt[3].CLK
bclk => right_cnt[4].CLK
bclk => left_cnt[0].CLK
bclk => left_cnt[1].CLK
bclk => left_cnt[2].CLK
bclk => left_cnt[3].CLK
bclk => left_cnt[4].CLK
bclk => right_data[0].CLK
bclk => right_data[1].CLK
bclk => right_data[2].CLK
bclk => right_data[3].CLK
bclk => right_data[4].CLK
bclk => right_data[5].CLK
bclk => right_data[6].CLK
bclk => right_data[7].CLK
bclk => right_data[8].CLK
bclk => right_data[9].CLK
bclk => right_data[10].CLK
bclk => right_data[11].CLK
bclk => right_data[12].CLK
bclk => right_data[13].CLK
bclk => right_data[14].CLK
bclk => right_data[15].CLK
bclk => right_data[16].CLK
bclk => right_data[17].CLK
bclk => right_data[18].CLK
bclk => right_data[19].CLK
bclk => right_data[20].CLK
bclk => right_data[21].CLK
bclk => right_data[22].CLK
bclk => right_data[23].CLK
bclk => left_data[0].CLK
bclk => left_data[1].CLK
bclk => left_data[2].CLK
bclk => left_data[3].CLK
bclk => left_data[4].CLK
bclk => left_data[5].CLK
bclk => left_data[6].CLK
bclk => left_data[7].CLK
bclk => left_data[8].CLK
bclk => left_data[9].CLK
bclk => left_data[10].CLK
bclk => left_data[11].CLK
bclk => left_data[12].CLK
bclk => left_data[13].CLK
bclk => left_data[14].CLK
bclk => left_data[15].CLK
bclk => left_data[16].CLK
bclk => left_data[17].CLK
bclk => left_data[18].CLK
bclk => left_data[19].CLK
bclk => left_data[20].CLK
bclk => left_data[21].CLK
bclk => left_data[22].CLK
bclk => left_data[23].CLK
bclk => ws_d1.CLK
ws => ws_d1.DATAIN
sdata => left_data.DATAB
sdata => right_data.DATAB
receive_valid <= receive_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[0] <= receive_left_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[1] <= receive_left_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[2] <= receive_left_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[3] <= receive_left_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[4] <= receive_left_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[5] <= receive_left_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[6] <= receive_left_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[7] <= receive_left_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[8] <= receive_left_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[9] <= receive_left_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[10] <= receive_left_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[11] <= receive_left_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[12] <= receive_left_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[13] <= receive_left_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[14] <= receive_left_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[15] <= receive_left_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[16] <= receive_left_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[17] <= receive_left_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[18] <= receive_left_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[19] <= receive_left_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[20] <= receive_left_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[21] <= receive_left_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[22] <= receive_left_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_left_data[23] <= receive_left_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[0] <= receive_right_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[1] <= receive_right_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[2] <= receive_right_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[3] <= receive_right_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[4] <= receive_right_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[5] <= receive_right_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[6] <= receive_right_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[7] <= receive_right_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[8] <= receive_right_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[9] <= receive_right_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[10] <= receive_right_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[11] <= receive_right_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[12] <= receive_right_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[13] <= receive_right_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[14] <= receive_right_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[15] <= receive_right_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[16] <= receive_right_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[17] <= receive_right_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[18] <= receive_right_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[19] <= receive_right_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[20] <= receive_right_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[21] <= receive_right_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[22] <= receive_right_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
receive_right_data[23] <= receive_right_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst
clk_40k => clk_40k.IN16
clk_240k => clk_240k.IN8
sys_rst => sys_rst.IN8
coe_ctrl[0] => Equal1.IN0
coe_ctrl[0] => Equal2.IN4
coe_ctrl[0] => Equal3.IN4
coe_ctrl[0] => Equal4.IN1
coe_ctrl[0] => Equal5.IN4
coe_ctrl[0] => Equal6.IN2
coe_ctrl[0] => Equal7.IN4
coe_ctrl[0] => Equal8.IN1
coe_ctrl[0] => Equal9.IN4
coe_ctrl[0] => Equal10.IN2
coe_ctrl[0] => Equal11.IN4
coe_ctrl[0] => Equal12.IN2
coe_ctrl[0] => Equal13.IN4
coe_ctrl[0] => Equal14.IN3
coe_ctrl[0] => Equal15.IN4
coe_ctrl[0] => Equal16.IN1
coe_ctrl[0] => Equal17.IN4
coe_ctrl[1] => Equal1.IN4
coe_ctrl[1] => Equal2.IN0
coe_ctrl[1] => Equal3.IN3
coe_ctrl[1] => Equal4.IN0
coe_ctrl[1] => Equal5.IN3
coe_ctrl[1] => Equal6.IN1
coe_ctrl[1] => Equal7.IN3
coe_ctrl[1] => Equal8.IN4
coe_ctrl[1] => Equal9.IN1
coe_ctrl[1] => Equal10.IN1
coe_ctrl[1] => Equal11.IN3
coe_ctrl[1] => Equal12.IN4
coe_ctrl[1] => Equal13.IN2
coe_ctrl[1] => Equal14.IN2
coe_ctrl[1] => Equal15.IN3
coe_ctrl[1] => Equal16.IN4
coe_ctrl[1] => Equal17.IN1
coe_ctrl[2] => Equal1.IN3
coe_ctrl[2] => Equal2.IN3
coe_ctrl[2] => Equal3.IN2
coe_ctrl[2] => Equal4.IN4
coe_ctrl[2] => Equal5.IN0
coe_ctrl[2] => Equal6.IN0
coe_ctrl[2] => Equal7.IN2
coe_ctrl[2] => Equal8.IN3
coe_ctrl[2] => Equal9.IN3
coe_ctrl[2] => Equal10.IN4
coe_ctrl[2] => Equal11.IN1
coe_ctrl[2] => Equal12.IN1
coe_ctrl[2] => Equal13.IN1
coe_ctrl[2] => Equal14.IN1
coe_ctrl[2] => Equal15.IN2
coe_ctrl[2] => Equal16.IN3
coe_ctrl[2] => Equal17.IN3
coe_ctrl[3] => Equal1.IN2
coe_ctrl[3] => Equal2.IN2
coe_ctrl[3] => Equal3.IN1
coe_ctrl[3] => Equal4.IN3
coe_ctrl[3] => Equal5.IN2
coe_ctrl[3] => Equal6.IN4
coe_ctrl[3] => Equal7.IN0
coe_ctrl[3] => Equal8.IN0
coe_ctrl[3] => Equal9.IN0
coe_ctrl[3] => Equal10.IN0
coe_ctrl[3] => Equal11.IN0
coe_ctrl[3] => Equal12.IN0
coe_ctrl[3] => Equal13.IN0
coe_ctrl[3] => Equal14.IN0
coe_ctrl[3] => Equal15.IN1
coe_ctrl[3] => Equal16.IN2
coe_ctrl[3] => Equal17.IN2
coe_ctrl[4] => Equal1.IN1
coe_ctrl[4] => Equal2.IN1
coe_ctrl[4] => Equal3.IN0
coe_ctrl[4] => Equal4.IN2
coe_ctrl[4] => Equal5.IN1
coe_ctrl[4] => Equal6.IN3
coe_ctrl[4] => Equal7.IN1
coe_ctrl[4] => Equal8.IN2
coe_ctrl[4] => Equal9.IN2
coe_ctrl[4] => Equal10.IN3
coe_ctrl[4] => Equal11.IN2
coe_ctrl[4] => Equal12.IN3
coe_ctrl[4] => Equal13.IN3
coe_ctrl[4] => Equal14.IN4
coe_ctrl[4] => Equal15.IN0
coe_ctrl[4] => Equal16.IN0
coe_ctrl[4] => Equal17.IN0
fir_vld_data[0] => fir_vld_data[0].IN1
fir_vld_data[1] => fir_vld_data[1].IN1
fir_vld_data[2] => fir_vld_data[2].IN1
fir_vld_data[3] => fir_vld_data[3].IN1
fir_vld_data[4] => fir_vld_data[4].IN1
fir_vld_data[5] => fir_vld_data[5].IN1
fir_vld_data[6] => fir_vld_data[6].IN1
fir_vld_data[7] => fir_vld_data[7].IN1
fir_vld_data[8] => fir_vld_data[8].IN1
fir_vld_data[9] => fir_vld_data[9].IN1
fir_vld_data[10] => fir_vld_data[10].IN1
fir_vld_data[11] => fir_vld_data[11].IN1
fir_vld_data[12] => fir_vld_data[12].IN1
fir_vld_data[13] => fir_vld_data[13].IN1
fir_vld_data[14] => fir_vld_data[14].IN1
fir_vld_data[15] => fir_vld_data[15].IN1
fir_vld_data[16] => fir_vld_data[16].IN1
fir_vld_data[17] => fir_vld_data[17].IN1
fir_vld_data[18] => fir_vld_data[18].IN1
fir_vld_data[19] => fir_vld_data[19].IN1
fir_vld_data[20] => fir_vld_data[20].IN1
fir_vld_data[21] => fir_vld_data[21].IN1
fir_vld_data[22] => fir_vld_data[22].IN1
fir_vld_data[23] => fir_vld_data[23].IN1
eq_data[0] <= iir:iir_8000.Dout
eq_data[1] <= iir:iir_8000.Dout
eq_data[2] <= iir:iir_8000.Dout
eq_data[3] <= iir:iir_8000.Dout
eq_data[4] <= iir:iir_8000.Dout
eq_data[5] <= iir:iir_8000.Dout
eq_data[6] <= iir:iir_8000.Dout
eq_data[7] <= iir:iir_8000.Dout
eq_data[8] <= iir:iir_8000.Dout
eq_data[9] <= iir:iir_8000.Dout
eq_data[10] <= iir:iir_8000.Dout
eq_data[11] <= iir:iir_8000.Dout
eq_data[12] <= iir:iir_8000.Dout
eq_data[13] <= iir:iir_8000.Dout
eq_data[14] <= iir:iir_8000.Dout
eq_data[15] <= iir:iir_8000.Dout
eq_data[16] <= iir:iir_8000.Dout
eq_data[17] <= iir:iir_8000.Dout
eq_data[18] <= iir:iir_8000.Dout
eq_data[19] <= iir:iir_8000.Dout
eq_data[20] <= iir:iir_8000.Dout
eq_data[21] <= iir:iir_8000.Dout
eq_data[22] <= iir:iir_8000.Dout
eq_data[23] <= iir:iir_8000.Dout
eq_data[24] <= iir:iir_8000.Dout
eq_data[25] <= iir:iir_8000.Dout
eq_data[26] <= iir:iir_8000.Dout
eq_data[27] <= iir:iir_8000.Dout
eq_data[28] <= iir:iir_8000.Dout


|au_filter|equalizer:equalizer_inst|iir:iir_100
rst => coe_reg[5][0].ACLR
rst => coe_reg[5][1].PRESET
rst => coe_reg[5][2].ACLR
rst => coe_reg[5][3].ACLR
rst => coe_reg[5][4].ACLR
rst => coe_reg[5][5].PRESET
rst => coe_reg[5][6].PRESET
rst => coe_reg[5][7].ACLR
rst => coe_reg[5][8].PRESET
rst => coe_reg[5][9].ACLR
rst => coe_reg[5][10].PRESET
rst => coe_reg[5][11].ACLR
rst => coe_reg[5][12].PRESET
rst => coe_reg[5][13].PRESET
rst => coe_reg[5][14].PRESET
rst => coe_reg[5][15].ACLR
rst => coe_reg[5][16].ACLR
rst => coe_reg[4][0].PRESET
rst => coe_reg[4][1].ACLR
rst => coe_reg[4][2].ACLR
rst => coe_reg[4][3].PRESET
rst => coe_reg[4][4].ACLR
rst => coe_reg[4][5].ACLR
rst => coe_reg[4][6].PRESET
rst => coe_reg[4][7].PRESET
rst => coe_reg[4][8].PRESET
rst => coe_reg[4][9].ACLR
rst => coe_reg[4][10].ACLR
rst => coe_reg[4][11].PRESET
rst => coe_reg[4][12].PRESET
rst => coe_reg[4][13].ACLR
rst => coe_reg[4][14].ACLR
rst => coe_reg[4][15].ACLR
rst => coe_reg[4][16].PRESET
rst => coe_reg[3][0].ACLR
rst => coe_reg[3][1].ACLR
rst => coe_reg[3][2].ACLR
rst => coe_reg[3][3].ACLR
rst => coe_reg[3][4].ACLR
rst => coe_reg[3][5].ACLR
rst => coe_reg[3][6].ACLR
rst => coe_reg[3][7].ACLR
rst => coe_reg[3][8].ACLR
rst => coe_reg[3][9].ACLR
rst => coe_reg[3][10].ACLR
rst => coe_reg[3][11].ACLR
rst => coe_reg[3][12].ACLR
rst => coe_reg[3][13].ACLR
rst => coe_reg[3][14].ACLR
rst => coe_reg[3][15].PRESET
rst => coe_reg[3][16].ACLR
rst => coe_reg[2][0].ACLR
rst => coe_reg[2][1].PRESET
rst => coe_reg[2][2].ACLR
rst => coe_reg[2][3].ACLR
rst => coe_reg[2][4].ACLR
rst => coe_reg[2][5].PRESET
rst => coe_reg[2][6].PRESET
rst => coe_reg[2][7].ACLR
rst => coe_reg[2][8].PRESET
rst => coe_reg[2][9].ACLR
rst => coe_reg[2][10].PRESET
rst => coe_reg[2][11].ACLR
rst => coe_reg[2][12].PRESET
rst => coe_reg[2][13].PRESET
rst => coe_reg[2][14].PRESET
rst => coe_reg[2][15].ACLR
rst => coe_reg[2][16].ACLR
rst => coe_reg[1][0].PRESET
rst => coe_reg[1][1].ACLR
rst => coe_reg[1][2].ACLR
rst => coe_reg[1][3].PRESET
rst => coe_reg[1][4].ACLR
rst => coe_reg[1][5].ACLR
rst => coe_reg[1][6].PRESET
rst => coe_reg[1][7].PRESET
rst => coe_reg[1][8].PRESET
rst => coe_reg[1][9].ACLR
rst => coe_reg[1][10].ACLR
rst => coe_reg[1][11].PRESET
rst => coe_reg[1][12].PRESET
rst => coe_reg[1][13].ACLR
rst => coe_reg[1][14].ACLR
rst => coe_reg[1][15].ACLR
rst => coe_reg[1][16].PRESET
rst => coe_reg[0][0].ACLR
rst => coe_reg[0][1].ACLR
rst => coe_reg[0][2].ACLR
rst => coe_reg[0][3].ACLR
rst => coe_reg[0][4].ACLR
rst => coe_reg[0][5].ACLR
rst => coe_reg[0][6].ACLR
rst => coe_reg[0][7].ACLR
rst => coe_reg[0][8].ACLR
rst => coe_reg[0][9].ACLR
rst => coe_reg[0][10].ACLR
rst => coe_reg[0][11].ACLR
rst => coe_reg[0][12].ACLR
rst => coe_reg[0][13].ACLR
rst => coe_reg[0][14].ACLR
rst => coe_reg[0][15].PRESET
rst => coe_reg[0][16].ACLR
rst => Yin[28].OUTPUTSELECT
rst => Yin[27].OUTPUTSELECT
rst => Yin[26].OUTPUTSELECT
rst => Yin[25].OUTPUTSELECT
rst => Yin[24].OUTPUTSELECT
rst => Yin[23].OUTPUTSELECT
rst => Yin[22].OUTPUTSELECT
rst => Yin[21].OUTPUTSELECT
rst => Yin[20].OUTPUTSELECT
rst => Yin[19].OUTPUTSELECT
rst => Yin[18].OUTPUTSELECT
rst => Yin[17].OUTPUTSELECT
rst => Yin[16].OUTPUTSELECT
rst => Yin[15].OUTPUTSELECT
rst => Yin[14].OUTPUTSELECT
rst => Yin[13].OUTPUTSELECT
rst => Yin[12].OUTPUTSELECT
rst => Yin[11].OUTPUTSELECT
rst => Yin[10].OUTPUTSELECT
rst => Yin[9].OUTPUTSELECT
rst => Yin[8].OUTPUTSELECT
rst => Yin[7].OUTPUTSELECT
rst => Yin[6].OUTPUTSELECT
rst => Yin[5].OUTPUTSELECT
rst => Yin[4].OUTPUTSELECT
rst => Yin[3].OUTPUTSELECT
rst => Yin[2].OUTPUTSELECT
rst => Yin[1].OUTPUTSELECT
rst => Yin[0].OUTPUTSELECT
rst => Dout_buf[0].ACLR
rst => Dout_buf[1].ACLR
rst => Dout_buf[2].ACLR
rst => Dout_buf[3].ACLR
rst => Dout_buf[4].ACLR
rst => Dout_buf[5].ACLR
rst => Dout_buf[6].ACLR
rst => Dout_buf[7].ACLR
rst => Dout_buf[8].ACLR
rst => Dout_buf[9].ACLR
rst => Dout_buf[10].ACLR
rst => Dout_buf[11].ACLR
rst => Dout_buf[12].ACLR
rst => Dout_buf[13].ACLR
rst => Dout_buf[14].ACLR
rst => Dout_buf[15].ACLR
rst => Dout_buf[16].ACLR
rst => Dout_buf[17].ACLR
rst => Dout_buf[18].ACLR
rst => Dout_buf[19].ACLR
rst => Dout_buf[20].ACLR
rst => Dout_buf[21].ACLR
rst => Dout_buf[22].ACLR
rst => Dout_buf[23].ACLR
rst => Dout_buf[24].ACLR
rst => Dout_buf[25].ACLR
rst => Dout_buf[26].ACLR
rst => Dout_buf[27].ACLR
rst => Dout_buf[28].ACLR
rst => coe_en_delay1.ACLR
rst => coe_buf[5][0].ACLR
rst => coe_buf[5][1].PRESET
rst => coe_buf[5][2].ACLR
rst => coe_buf[5][3].ACLR
rst => coe_buf[5][4].ACLR
rst => coe_buf[5][5].PRESET
rst => coe_buf[5][6].PRESET
rst => coe_buf[5][7].ACLR
rst => coe_buf[5][8].PRESET
rst => coe_buf[5][9].ACLR
rst => coe_buf[5][10].PRESET
rst => coe_buf[5][11].ACLR
rst => coe_buf[5][12].PRESET
rst => coe_buf[5][13].PRESET
rst => coe_buf[5][14].PRESET
rst => coe_buf[5][15].ACLR
rst => coe_buf[5][16].ACLR
rst => coe_buf[4][0].PRESET
rst => coe_buf[4][1].ACLR
rst => coe_buf[4][2].ACLR
rst => coe_buf[4][3].PRESET
rst => coe_buf[4][4].ACLR
rst => coe_buf[4][5].ACLR
rst => coe_buf[4][6].PRESET
rst => coe_buf[4][7].PRESET
rst => coe_buf[4][8].PRESET
rst => coe_buf[4][9].ACLR
rst => coe_buf[4][10].ACLR
rst => coe_buf[4][11].PRESET
rst => coe_buf[4][12].PRESET
rst => coe_buf[4][13].ACLR
rst => coe_buf[4][14].ACLR
rst => coe_buf[4][15].ACLR
rst => coe_buf[4][16].PRESET
rst => coe_buf[3][0].ACLR
rst => coe_buf[3][1].ACLR
rst => coe_buf[3][2].ACLR
rst => coe_buf[3][3].ACLR
rst => coe_buf[3][4].ACLR
rst => coe_buf[3][5].ACLR
rst => coe_buf[3][6].ACLR
rst => coe_buf[3][7].ACLR
rst => coe_buf[3][8].ACLR
rst => coe_buf[3][9].ACLR
rst => coe_buf[3][10].ACLR
rst => coe_buf[3][11].ACLR
rst => coe_buf[3][12].ACLR
rst => coe_buf[3][13].ACLR
rst => coe_buf[3][14].ACLR
rst => coe_buf[3][15].PRESET
rst => coe_buf[3][16].ACLR
rst => coe_buf[2][0].ACLR
rst => coe_buf[2][1].PRESET
rst => coe_buf[2][2].ACLR
rst => coe_buf[2][3].ACLR
rst => coe_buf[2][4].ACLR
rst => coe_buf[2][5].PRESET
rst => coe_buf[2][6].PRESET
rst => coe_buf[2][7].ACLR
rst => coe_buf[2][8].PRESET
rst => coe_buf[2][9].ACLR
rst => coe_buf[2][10].PRESET
rst => coe_buf[2][11].ACLR
rst => coe_buf[2][12].PRESET
rst => coe_buf[2][13].PRESET
rst => coe_buf[2][14].PRESET
rst => coe_buf[2][15].ACLR
rst => coe_buf[2][16].ACLR
rst => coe_buf[1][0].PRESET
rst => coe_buf[1][1].ACLR
rst => coe_buf[1][2].ACLR
rst => coe_buf[1][3].PRESET
rst => coe_buf[1][4].ACLR
rst => coe_buf[1][5].ACLR
rst => coe_buf[1][6].PRESET
rst => coe_buf[1][7].PRESET
rst => coe_buf[1][8].PRESET
rst => coe_buf[1][9].ACLR
rst => coe_buf[1][10].ACLR
rst => coe_buf[1][11].PRESET
rst => coe_buf[1][12].PRESET
rst => coe_buf[1][13].ACLR
rst => coe_buf[1][14].ACLR
rst => coe_buf[1][15].ACLR
rst => coe_buf[1][16].PRESET
rst => coe_buf[0][0].ACLR
rst => coe_buf[0][1].ACLR
rst => coe_buf[0][2].ACLR
rst => coe_buf[0][3].ACLR
rst => coe_buf[0][4].ACLR
rst => coe_buf[0][5].ACLR
rst => coe_buf[0][6].ACLR
rst => coe_buf[0][7].ACLR
rst => coe_buf[0][8].ACLR
rst => coe_buf[0][9].ACLR
rst => coe_buf[0][10].ACLR
rst => coe_buf[0][11].ACLR
rst => coe_buf[0][12].ACLR
rst => coe_buf[0][13].ACLR
rst => coe_buf[0][14].ACLR
rst => coe_buf[0][15].PRESET
rst => coe_buf[0][16].ACLR
rst => coe_ful_cnt[0].ACLR
rst => coe_ful_cnt[1].ACLR
rst => coe_ful_cnt[2].ACLR
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[0][12].ACLR
rst => Xin_reg[0][13].ACLR
rst => Xin_reg[0][14].ACLR
rst => Xin_reg[0][15].ACLR
rst => Xin_reg[0][16].ACLR
rst => Xin_reg[0][17].ACLR
rst => Xin_reg[0][18].ACLR
rst => Xin_reg[0][19].ACLR
rst => Xin_reg[0][20].ACLR
rst => Xin_reg[0][21].ACLR
rst => Xin_reg[0][22].ACLR
rst => Xin_reg[0][23].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[1][12].ACLR
rst => Xin_reg[1][13].ACLR
rst => Xin_reg[1][14].ACLR
rst => Xin_reg[1][15].ACLR
rst => Xin_reg[1][16].ACLR
rst => Xin_reg[1][17].ACLR
rst => Xin_reg[1][18].ACLR
rst => Xin_reg[1][19].ACLR
rst => Xin_reg[1][20].ACLR
rst => Xin_reg[1][21].ACLR
rst => Xin_reg[1][22].ACLR
rst => Xin_reg[1][23].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[2][12].ACLR
rst => Xin_reg[2][13].ACLR
rst => Xin_reg[2][14].ACLR
rst => Xin_reg[2][15].ACLR
rst => Xin_reg[2][16].ACLR
rst => Xin_reg[2][17].ACLR
rst => Xin_reg[2][18].ACLR
rst => Xin_reg[2][19].ACLR
rst => Xin_reg[2][20].ACLR
rst => Xin_reg[2][21].ACLR
rst => Xin_reg[2][22].ACLR
rst => Xin_reg[2][23].ACLR
rst => coe_mul_cnt[0].ACLR
rst => coe_mul_cnt[1].ACLR
rst => coe_mul_cnt[2].ACLR
rst => clk240k_cnt[0].ACLR
rst => clk240k_cnt[1].ACLR
rst => clk240k_cnt[2].ACLR
rst => zero_mult_reg[0][0].ACLR
rst => zero_mult_reg[0][1].ACLR
rst => zero_mult_reg[0][2].ACLR
rst => zero_mult_reg[0][3].ACLR
rst => zero_mult_reg[0][4].ACLR
rst => zero_mult_reg[0][5].ACLR
rst => zero_mult_reg[0][6].ACLR
rst => zero_mult_reg[0][7].ACLR
rst => zero_mult_reg[0][8].ACLR
rst => zero_mult_reg[0][9].ACLR
rst => zero_mult_reg[0][10].ACLR
rst => zero_mult_reg[0][11].ACLR
rst => zero_mult_reg[0][12].ACLR
rst => zero_mult_reg[0][13].ACLR
rst => zero_mult_reg[0][14].ACLR
rst => zero_mult_reg[0][15].ACLR
rst => zero_mult_reg[0][16].ACLR
rst => zero_mult_reg[0][17].ACLR
rst => zero_mult_reg[0][18].ACLR
rst => zero_mult_reg[0][19].ACLR
rst => zero_mult_reg[0][20].ACLR
rst => zero_mult_reg[0][21].ACLR
rst => zero_mult_reg[0][22].ACLR
rst => zero_mult_reg[0][23].ACLR
rst => zero_mult_reg[0][24].ACLR
rst => zero_mult_reg[0][25].ACLR
rst => zero_mult_reg[0][26].ACLR
rst => zero_mult_reg[0][27].ACLR
rst => zero_mult_reg[0][28].ACLR
rst => zero_mult_reg[0][29].ACLR
rst => zero_mult_reg[0][30].ACLR
rst => zero_mult_reg[0][31].ACLR
rst => zero_mult_reg[0][32].ACLR
rst => zero_mult_reg[0][33].ACLR
rst => zero_mult_reg[0][34].ACLR
rst => zero_mult_reg[0][35].ACLR
rst => zero_mult_reg[0][36].ACLR
rst => zero_mult_reg[0][37].ACLR
rst => zero_mult_reg[0][38].ACLR
rst => zero_mult_reg[0][39].ACLR
rst => zero_mult_reg[0][40].ACLR
rst => zero_mult_reg[1][0].ACLR
rst => zero_mult_reg[1][1].ACLR
rst => zero_mult_reg[1][2].ACLR
rst => zero_mult_reg[1][3].ACLR
rst => zero_mult_reg[1][4].ACLR
rst => zero_mult_reg[1][5].ACLR
rst => zero_mult_reg[1][6].ACLR
rst => zero_mult_reg[1][7].ACLR
rst => zero_mult_reg[1][8].ACLR
rst => zero_mult_reg[1][9].ACLR
rst => zero_mult_reg[1][10].ACLR
rst => zero_mult_reg[1][11].ACLR
rst => zero_mult_reg[1][12].ACLR
rst => zero_mult_reg[1][13].ACLR
rst => zero_mult_reg[1][14].ACLR
rst => zero_mult_reg[1][15].ACLR
rst => zero_mult_reg[1][16].ACLR
rst => zero_mult_reg[1][17].ACLR
rst => zero_mult_reg[1][18].ACLR
rst => zero_mult_reg[1][19].ACLR
rst => zero_mult_reg[1][20].ACLR
rst => zero_mult_reg[1][21].ACLR
rst => zero_mult_reg[1][22].ACLR
rst => zero_mult_reg[1][23].ACLR
rst => zero_mult_reg[1][24].ACLR
rst => zero_mult_reg[1][25].ACLR
rst => zero_mult_reg[1][26].ACLR
rst => zero_mult_reg[1][27].ACLR
rst => zero_mult_reg[1][28].ACLR
rst => zero_mult_reg[1][29].ACLR
rst => zero_mult_reg[1][30].ACLR
rst => zero_mult_reg[1][31].ACLR
rst => zero_mult_reg[1][32].ACLR
rst => zero_mult_reg[1][33].ACLR
rst => zero_mult_reg[1][34].ACLR
rst => zero_mult_reg[1][35].ACLR
rst => zero_mult_reg[1][36].ACLR
rst => zero_mult_reg[1][37].ACLR
rst => zero_mult_reg[1][38].ACLR
rst => zero_mult_reg[1][39].ACLR
rst => zero_mult_reg[1][40].ACLR
rst => zero_mult_reg[2][0].ACLR
rst => zero_mult_reg[2][1].ACLR
rst => zero_mult_reg[2][2].ACLR
rst => zero_mult_reg[2][3].ACLR
rst => zero_mult_reg[2][4].ACLR
rst => zero_mult_reg[2][5].ACLR
rst => zero_mult_reg[2][6].ACLR
rst => zero_mult_reg[2][7].ACLR
rst => zero_mult_reg[2][8].ACLR
rst => zero_mult_reg[2][9].ACLR
rst => zero_mult_reg[2][10].ACLR
rst => zero_mult_reg[2][11].ACLR
rst => zero_mult_reg[2][12].ACLR
rst => zero_mult_reg[2][13].ACLR
rst => zero_mult_reg[2][14].ACLR
rst => zero_mult_reg[2][15].ACLR
rst => zero_mult_reg[2][16].ACLR
rst => zero_mult_reg[2][17].ACLR
rst => zero_mult_reg[2][18].ACLR
rst => zero_mult_reg[2][19].ACLR
rst => zero_mult_reg[2][20].ACLR
rst => zero_mult_reg[2][21].ACLR
rst => zero_mult_reg[2][22].ACLR
rst => zero_mult_reg[2][23].ACLR
rst => zero_mult_reg[2][24].ACLR
rst => zero_mult_reg[2][25].ACLR
rst => zero_mult_reg[2][26].ACLR
rst => zero_mult_reg[2][27].ACLR
rst => zero_mult_reg[2][28].ACLR
rst => zero_mult_reg[2][29].ACLR
rst => zero_mult_reg[2][30].ACLR
rst => zero_mult_reg[2][31].ACLR
rst => zero_mult_reg[2][32].ACLR
rst => zero_mult_reg[2][33].ACLR
rst => zero_mult_reg[2][34].ACLR
rst => zero_mult_reg[2][35].ACLR
rst => zero_mult_reg[2][36].ACLR
rst => zero_mult_reg[2][37].ACLR
rst => zero_mult_reg[2][38].ACLR
rst => zero_mult_reg[2][39].ACLR
rst => zero_mult_reg[2][40].ACLR
rst => Xout[0].ACLR
rst => Xout[1].ACLR
rst => Xout[2].ACLR
rst => Xout[3].ACLR
rst => Xout[4].ACLR
rst => Xout[5].ACLR
rst => Xout[6].ACLR
rst => Xout[7].ACLR
rst => Xout[8].ACLR
rst => Xout[9].ACLR
rst => Xout[10].ACLR
rst => Xout[11].ACLR
rst => Xout[12].ACLR
rst => Xout[13].ACLR
rst => Xout[14].ACLR
rst => Xout[15].ACLR
rst => Xout[16].ACLR
rst => Xout[17].ACLR
rst => Xout[18].ACLR
rst => Xout[19].ACLR
rst => Xout[20].ACLR
rst => Xout[21].ACLR
rst => Xout[22].ACLR
rst => Xout[23].ACLR
rst => Xout[24].ACLR
rst => Xout[25].ACLR
rst => Xout[26].ACLR
rst => Xout[27].ACLR
rst => Xout[28].ACLR
rst => Xout[29].ACLR
rst => Xout[30].ACLR
rst => Xout[31].ACLR
rst => Xout[32].ACLR
rst => Xout[33].ACLR
rst => Xout[34].ACLR
rst => Xout[35].ACLR
rst => Xout[36].ACLR
rst => Xout[37].ACLR
rst => Xout[38].ACLR
rst => Xout[39].ACLR
rst => Xout[40].ACLR
rst => Xout[41].ACLR
rst => Xout[42].ACLR
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[0][12].ACLR
rst => Yin_reg[0][13].ACLR
rst => Yin_reg[0][14].ACLR
rst => Yin_reg[0][15].ACLR
rst => Yin_reg[0][16].ACLR
rst => Yin_reg[0][17].ACLR
rst => Yin_reg[0][18].ACLR
rst => Yin_reg[0][19].ACLR
rst => Yin_reg[0][20].ACLR
rst => Yin_reg[0][21].ACLR
rst => Yin_reg[0][22].ACLR
rst => Yin_reg[0][23].ACLR
rst => Yin_reg[0][24].ACLR
rst => Yin_reg[0][25].ACLR
rst => Yin_reg[0][26].ACLR
rst => Yin_reg[0][27].ACLR
rst => Yin_reg[0][28].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[1][12].ACLR
rst => Yin_reg[1][13].ACLR
rst => Yin_reg[1][14].ACLR
rst => Yin_reg[1][15].ACLR
rst => Yin_reg[1][16].ACLR
rst => Yin_reg[1][17].ACLR
rst => Yin_reg[1][18].ACLR
rst => Yin_reg[1][19].ACLR
rst => Yin_reg[1][20].ACLR
rst => Yin_reg[1][21].ACLR
rst => Yin_reg[1][22].ACLR
rst => Yin_reg[1][23].ACLR
rst => Yin_reg[1][24].ACLR
rst => Yin_reg[1][25].ACLR
rst => Yin_reg[1][26].ACLR
rst => Yin_reg[1][27].ACLR
rst => Yin_reg[1][28].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[2][12].ACLR
rst => Yin_reg[2][13].ACLR
rst => Yin_reg[2][14].ACLR
rst => Yin_reg[2][15].ACLR
rst => Yin_reg[2][16].ACLR
rst => Yin_reg[2][17].ACLR
rst => Yin_reg[2][18].ACLR
rst => Yin_reg[2][19].ACLR
rst => Yin_reg[2][20].ACLR
rst => Yin_reg[2][21].ACLR
rst => Yin_reg[2][22].ACLR
rst => Yin_reg[2][23].ACLR
rst => Yin_reg[2][24].ACLR
rst => Yin_reg[2][25].ACLR
rst => Yin_reg[2][26].ACLR
rst => Yin_reg[2][27].ACLR
rst => Yin_reg[2][28].ACLR
rst => pole_mult_reg[0][0].ACLR
rst => pole_mult_reg[0][1].ACLR
rst => pole_mult_reg[0][2].ACLR
rst => pole_mult_reg[0][3].ACLR
rst => pole_mult_reg[0][4].ACLR
rst => pole_mult_reg[0][5].ACLR
rst => pole_mult_reg[0][6].ACLR
rst => pole_mult_reg[0][7].ACLR
rst => pole_mult_reg[0][8].ACLR
rst => pole_mult_reg[0][9].ACLR
rst => pole_mult_reg[0][10].ACLR
rst => pole_mult_reg[0][11].ACLR
rst => pole_mult_reg[0][12].ACLR
rst => pole_mult_reg[0][13].ACLR
rst => pole_mult_reg[0][14].ACLR
rst => pole_mult_reg[0][15].ACLR
rst => pole_mult_reg[0][16].ACLR
rst => pole_mult_reg[0][17].ACLR
rst => pole_mult_reg[0][18].ACLR
rst => pole_mult_reg[0][19].ACLR
rst => pole_mult_reg[0][20].ACLR
rst => pole_mult_reg[0][21].ACLR
rst => pole_mult_reg[0][22].ACLR
rst => pole_mult_reg[0][23].ACLR
rst => pole_mult_reg[0][24].ACLR
rst => pole_mult_reg[0][25].ACLR
rst => pole_mult_reg[0][26].ACLR
rst => pole_mult_reg[0][27].ACLR
rst => pole_mult_reg[0][28].ACLR
rst => pole_mult_reg[0][29].ACLR
rst => pole_mult_reg[0][30].ACLR
rst => pole_mult_reg[0][31].ACLR
rst => pole_mult_reg[0][32].ACLR
rst => pole_mult_reg[0][33].ACLR
rst => pole_mult_reg[0][34].ACLR
rst => pole_mult_reg[0][35].ACLR
rst => pole_mult_reg[0][36].ACLR
rst => pole_mult_reg[0][37].ACLR
rst => pole_mult_reg[0][38].ACLR
rst => pole_mult_reg[0][39].ACLR
rst => pole_mult_reg[0][40].ACLR
rst => pole_mult_reg[0][41].ACLR
rst => pole_mult_reg[0][42].ACLR
rst => pole_mult_reg[0][43].ACLR
rst => pole_mult_reg[0][44].ACLR
rst => pole_mult_reg[0][45].ACLR
rst => pole_mult_reg[1][0].ACLR
rst => pole_mult_reg[1][1].ACLR
rst => pole_mult_reg[1][2].ACLR
rst => pole_mult_reg[1][3].ACLR
rst => pole_mult_reg[1][4].ACLR
rst => pole_mult_reg[1][5].ACLR
rst => pole_mult_reg[1][6].ACLR
rst => pole_mult_reg[1][7].ACLR
rst => pole_mult_reg[1][8].ACLR
rst => pole_mult_reg[1][9].ACLR
rst => pole_mult_reg[1][10].ACLR
rst => pole_mult_reg[1][11].ACLR
rst => pole_mult_reg[1][12].ACLR
rst => pole_mult_reg[1][13].ACLR
rst => pole_mult_reg[1][14].ACLR
rst => pole_mult_reg[1][15].ACLR
rst => pole_mult_reg[1][16].ACLR
rst => pole_mult_reg[1][17].ACLR
rst => pole_mult_reg[1][18].ACLR
rst => pole_mult_reg[1][19].ACLR
rst => pole_mult_reg[1][20].ACLR
rst => pole_mult_reg[1][21].ACLR
rst => pole_mult_reg[1][22].ACLR
rst => pole_mult_reg[1][23].ACLR
rst => pole_mult_reg[1][24].ACLR
rst => pole_mult_reg[1][25].ACLR
rst => pole_mult_reg[1][26].ACLR
rst => pole_mult_reg[1][27].ACLR
rst => pole_mult_reg[1][28].ACLR
rst => pole_mult_reg[1][29].ACLR
rst => pole_mult_reg[1][30].ACLR
rst => pole_mult_reg[1][31].ACLR
rst => pole_mult_reg[1][32].ACLR
rst => pole_mult_reg[1][33].ACLR
rst => pole_mult_reg[1][34].ACLR
rst => pole_mult_reg[1][35].ACLR
rst => pole_mult_reg[1][36].ACLR
rst => pole_mult_reg[1][37].ACLR
rst => pole_mult_reg[1][38].ACLR
rst => pole_mult_reg[1][39].ACLR
rst => pole_mult_reg[1][40].ACLR
rst => pole_mult_reg[1][41].ACLR
rst => pole_mult_reg[1][42].ACLR
rst => pole_mult_reg[1][43].ACLR
rst => pole_mult_reg[1][44].ACLR
rst => pole_mult_reg[1][45].ACLR
rst => Yout[0].ACLR
rst => Yout[1].ACLR
rst => Yout[2].ACLR
rst => Yout[3].ACLR
rst => Yout[4].ACLR
rst => Yout[5].ACLR
rst => Yout[6].ACLR
rst => Yout[7].ACLR
rst => Yout[8].ACLR
rst => Yout[9].ACLR
rst => Yout[10].ACLR
rst => Yout[11].ACLR
rst => Yout[12].ACLR
rst => Yout[13].ACLR
rst => Yout[14].ACLR
rst => Yout[15].ACLR
rst => Yout[16].ACLR
rst => Yout[17].ACLR
rst => Yout[18].ACLR
rst => Yout[19].ACLR
rst => Yout[20].ACLR
rst => Yout[21].ACLR
rst => Yout[22].ACLR
rst => Yout[23].ACLR
rst => Yout[24].ACLR
rst => Yout[25].ACLR
rst => Yout[26].ACLR
rst => Yout[27].ACLR
rst => Yout[28].ACLR
rst => Yout[29].ACLR
rst => Yout[30].ACLR
rst => Yout[31].ACLR
rst => Yout[32].ACLR
rst => Yout[33].ACLR
rst => Yout[34].ACLR
rst => Yout[35].ACLR
rst => Yout[36].ACLR
rst => Yout[37].ACLR
rst => Yout[38].ACLR
rst => Yout[39].ACLR
rst => Yout[40].ACLR
rst => Yout[41].ACLR
rst => Yout[42].ACLR
rst => Yout[43].ACLR
rst => Yout[44].ACLR
rst => Yout[45].ACLR
rst => Yout[46].ACLR
rst => Yout[47].ACLR
clk_40k => Yin_reg[0][0].CLK
clk_40k => Yin_reg[0][1].CLK
clk_40k => Yin_reg[0][2].CLK
clk_40k => Yin_reg[0][3].CLK
clk_40k => Yin_reg[0][4].CLK
clk_40k => Yin_reg[0][5].CLK
clk_40k => Yin_reg[0][6].CLK
clk_40k => Yin_reg[0][7].CLK
clk_40k => Yin_reg[0][8].CLK
clk_40k => Yin_reg[0][9].CLK
clk_40k => Yin_reg[0][10].CLK
clk_40k => Yin_reg[0][11].CLK
clk_40k => Yin_reg[0][12].CLK
clk_40k => Yin_reg[0][13].CLK
clk_40k => Yin_reg[0][14].CLK
clk_40k => Yin_reg[0][15].CLK
clk_40k => Yin_reg[0][16].CLK
clk_40k => Yin_reg[0][17].CLK
clk_40k => Yin_reg[0][18].CLK
clk_40k => Yin_reg[0][19].CLK
clk_40k => Yin_reg[0][20].CLK
clk_40k => Yin_reg[0][21].CLK
clk_40k => Yin_reg[0][22].CLK
clk_40k => Yin_reg[0][23].CLK
clk_40k => Yin_reg[0][24].CLK
clk_40k => Yin_reg[0][25].CLK
clk_40k => Yin_reg[0][26].CLK
clk_40k => Yin_reg[0][27].CLK
clk_40k => Yin_reg[0][28].CLK
clk_40k => Yin_reg[1][0].CLK
clk_40k => Yin_reg[1][1].CLK
clk_40k => Yin_reg[1][2].CLK
clk_40k => Yin_reg[1][3].CLK
clk_40k => Yin_reg[1][4].CLK
clk_40k => Yin_reg[1][5].CLK
clk_40k => Yin_reg[1][6].CLK
clk_40k => Yin_reg[1][7].CLK
clk_40k => Yin_reg[1][8].CLK
clk_40k => Yin_reg[1][9].CLK
clk_40k => Yin_reg[1][10].CLK
clk_40k => Yin_reg[1][11].CLK
clk_40k => Yin_reg[1][12].CLK
clk_40k => Yin_reg[1][13].CLK
clk_40k => Yin_reg[1][14].CLK
clk_40k => Yin_reg[1][15].CLK
clk_40k => Yin_reg[1][16].CLK
clk_40k => Yin_reg[1][17].CLK
clk_40k => Yin_reg[1][18].CLK
clk_40k => Yin_reg[1][19].CLK
clk_40k => Yin_reg[1][20].CLK
clk_40k => Yin_reg[1][21].CLK
clk_40k => Yin_reg[1][22].CLK
clk_40k => Yin_reg[1][23].CLK
clk_40k => Yin_reg[1][24].CLK
clk_40k => Yin_reg[1][25].CLK
clk_40k => Yin_reg[1][26].CLK
clk_40k => Yin_reg[1][27].CLK
clk_40k => Yin_reg[1][28].CLK
clk_40k => Yin_reg[2][0].CLK
clk_40k => Yin_reg[2][1].CLK
clk_40k => Yin_reg[2][2].CLK
clk_40k => Yin_reg[2][3].CLK
clk_40k => Yin_reg[2][4].CLK
clk_40k => Yin_reg[2][5].CLK
clk_40k => Yin_reg[2][6].CLK
clk_40k => Yin_reg[2][7].CLK
clk_40k => Yin_reg[2][8].CLK
clk_40k => Yin_reg[2][9].CLK
clk_40k => Yin_reg[2][10].CLK
clk_40k => Yin_reg[2][11].CLK
clk_40k => Yin_reg[2][12].CLK
clk_40k => Yin_reg[2][13].CLK
clk_40k => Yin_reg[2][14].CLK
clk_40k => Yin_reg[2][15].CLK
clk_40k => Yin_reg[2][16].CLK
clk_40k => Yin_reg[2][17].CLK
clk_40k => Yin_reg[2][18].CLK
clk_40k => Yin_reg[2][19].CLK
clk_40k => Yin_reg[2][20].CLK
clk_40k => Yin_reg[2][21].CLK
clk_40k => Yin_reg[2][22].CLK
clk_40k => Yin_reg[2][23].CLK
clk_40k => Yin_reg[2][24].CLK
clk_40k => Yin_reg[2][25].CLK
clk_40k => Yin_reg[2][26].CLK
clk_40k => Yin_reg[2][27].CLK
clk_40k => Yin_reg[2][28].CLK
clk_40k => Xin_reg[0][0].CLK
clk_40k => Xin_reg[0][1].CLK
clk_40k => Xin_reg[0][2].CLK
clk_40k => Xin_reg[0][3].CLK
clk_40k => Xin_reg[0][4].CLK
clk_40k => Xin_reg[0][5].CLK
clk_40k => Xin_reg[0][6].CLK
clk_40k => Xin_reg[0][7].CLK
clk_40k => Xin_reg[0][8].CLK
clk_40k => Xin_reg[0][9].CLK
clk_40k => Xin_reg[0][10].CLK
clk_40k => Xin_reg[0][11].CLK
clk_40k => Xin_reg[0][12].CLK
clk_40k => Xin_reg[0][13].CLK
clk_40k => Xin_reg[0][14].CLK
clk_40k => Xin_reg[0][15].CLK
clk_40k => Xin_reg[0][16].CLK
clk_40k => Xin_reg[0][17].CLK
clk_40k => Xin_reg[0][18].CLK
clk_40k => Xin_reg[0][19].CLK
clk_40k => Xin_reg[0][20].CLK
clk_40k => Xin_reg[0][21].CLK
clk_40k => Xin_reg[0][22].CLK
clk_40k => Xin_reg[0][23].CLK
clk_40k => Xin_reg[1][0].CLK
clk_40k => Xin_reg[1][1].CLK
clk_40k => Xin_reg[1][2].CLK
clk_40k => Xin_reg[1][3].CLK
clk_40k => Xin_reg[1][4].CLK
clk_40k => Xin_reg[1][5].CLK
clk_40k => Xin_reg[1][6].CLK
clk_40k => Xin_reg[1][7].CLK
clk_40k => Xin_reg[1][8].CLK
clk_40k => Xin_reg[1][9].CLK
clk_40k => Xin_reg[1][10].CLK
clk_40k => Xin_reg[1][11].CLK
clk_40k => Xin_reg[1][12].CLK
clk_40k => Xin_reg[1][13].CLK
clk_40k => Xin_reg[1][14].CLK
clk_40k => Xin_reg[1][15].CLK
clk_40k => Xin_reg[1][16].CLK
clk_40k => Xin_reg[1][17].CLK
clk_40k => Xin_reg[1][18].CLK
clk_40k => Xin_reg[1][19].CLK
clk_40k => Xin_reg[1][20].CLK
clk_40k => Xin_reg[1][21].CLK
clk_40k => Xin_reg[1][22].CLK
clk_40k => Xin_reg[1][23].CLK
clk_40k => Xin_reg[2][0].CLK
clk_40k => Xin_reg[2][1].CLK
clk_40k => Xin_reg[2][2].CLK
clk_40k => Xin_reg[2][3].CLK
clk_40k => Xin_reg[2][4].CLK
clk_40k => Xin_reg[2][5].CLK
clk_40k => Xin_reg[2][6].CLK
clk_40k => Xin_reg[2][7].CLK
clk_40k => Xin_reg[2][8].CLK
clk_40k => Xin_reg[2][9].CLK
clk_40k => Xin_reg[2][10].CLK
clk_40k => Xin_reg[2][11].CLK
clk_40k => Xin_reg[2][12].CLK
clk_40k => Xin_reg[2][13].CLK
clk_40k => Xin_reg[2][14].CLK
clk_40k => Xin_reg[2][15].CLK
clk_40k => Xin_reg[2][16].CLK
clk_40k => Xin_reg[2][17].CLK
clk_40k => Xin_reg[2][18].CLK
clk_40k => Xin_reg[2][19].CLK
clk_40k => Xin_reg[2][20].CLK
clk_40k => Xin_reg[2][21].CLK
clk_40k => Xin_reg[2][22].CLK
clk_40k => Xin_reg[2][23].CLK
clk_40k => coe_ful_cnt[0].CLK
clk_40k => coe_ful_cnt[1].CLK
clk_40k => coe_ful_cnt[2].CLK
clk_40k => coe_buf[5][0].CLK
clk_40k => coe_buf[5][1].CLK
clk_40k => coe_buf[5][2].CLK
clk_40k => coe_buf[5][3].CLK
clk_40k => coe_buf[5][4].CLK
clk_40k => coe_buf[5][5].CLK
clk_40k => coe_buf[5][6].CLK
clk_40k => coe_buf[5][7].CLK
clk_40k => coe_buf[5][8].CLK
clk_40k => coe_buf[5][9].CLK
clk_40k => coe_buf[5][10].CLK
clk_40k => coe_buf[5][11].CLK
clk_40k => coe_buf[5][12].CLK
clk_40k => coe_buf[5][13].CLK
clk_40k => coe_buf[5][14].CLK
clk_40k => coe_buf[5][15].CLK
clk_40k => coe_buf[5][16].CLK
clk_40k => coe_buf[4][0].CLK
clk_40k => coe_buf[4][1].CLK
clk_40k => coe_buf[4][2].CLK
clk_40k => coe_buf[4][3].CLK
clk_40k => coe_buf[4][4].CLK
clk_40k => coe_buf[4][5].CLK
clk_40k => coe_buf[4][6].CLK
clk_40k => coe_buf[4][7].CLK
clk_40k => coe_buf[4][8].CLK
clk_40k => coe_buf[4][9].CLK
clk_40k => coe_buf[4][10].CLK
clk_40k => coe_buf[4][11].CLK
clk_40k => coe_buf[4][12].CLK
clk_40k => coe_buf[4][13].CLK
clk_40k => coe_buf[4][14].CLK
clk_40k => coe_buf[4][15].CLK
clk_40k => coe_buf[4][16].CLK
clk_40k => coe_buf[3][0].CLK
clk_40k => coe_buf[3][1].CLK
clk_40k => coe_buf[3][2].CLK
clk_40k => coe_buf[3][3].CLK
clk_40k => coe_buf[3][4].CLK
clk_40k => coe_buf[3][5].CLK
clk_40k => coe_buf[3][6].CLK
clk_40k => coe_buf[3][7].CLK
clk_40k => coe_buf[3][8].CLK
clk_40k => coe_buf[3][9].CLK
clk_40k => coe_buf[3][10].CLK
clk_40k => coe_buf[3][11].CLK
clk_40k => coe_buf[3][12].CLK
clk_40k => coe_buf[3][13].CLK
clk_40k => coe_buf[3][14].CLK
clk_40k => coe_buf[3][15].CLK
clk_40k => coe_buf[3][16].CLK
clk_40k => coe_buf[2][0].CLK
clk_40k => coe_buf[2][1].CLK
clk_40k => coe_buf[2][2].CLK
clk_40k => coe_buf[2][3].CLK
clk_40k => coe_buf[2][4].CLK
clk_40k => coe_buf[2][5].CLK
clk_40k => coe_buf[2][6].CLK
clk_40k => coe_buf[2][7].CLK
clk_40k => coe_buf[2][8].CLK
clk_40k => coe_buf[2][9].CLK
clk_40k => coe_buf[2][10].CLK
clk_40k => coe_buf[2][11].CLK
clk_40k => coe_buf[2][12].CLK
clk_40k => coe_buf[2][13].CLK
clk_40k => coe_buf[2][14].CLK
clk_40k => coe_buf[2][15].CLK
clk_40k => coe_buf[2][16].CLK
clk_40k => coe_buf[1][0].CLK
clk_40k => coe_buf[1][1].CLK
clk_40k => coe_buf[1][2].CLK
clk_40k => coe_buf[1][3].CLK
clk_40k => coe_buf[1][4].CLK
clk_40k => coe_buf[1][5].CLK
clk_40k => coe_buf[1][6].CLK
clk_40k => coe_buf[1][7].CLK
clk_40k => coe_buf[1][8].CLK
clk_40k => coe_buf[1][9].CLK
clk_40k => coe_buf[1][10].CLK
clk_40k => coe_buf[1][11].CLK
clk_40k => coe_buf[1][12].CLK
clk_40k => coe_buf[1][13].CLK
clk_40k => coe_buf[1][14].CLK
clk_40k => coe_buf[1][15].CLK
clk_40k => coe_buf[1][16].CLK
clk_40k => coe_buf[0][0].CLK
clk_40k => coe_buf[0][1].CLK
clk_40k => coe_buf[0][2].CLK
clk_40k => coe_buf[0][3].CLK
clk_40k => coe_buf[0][4].CLK
clk_40k => coe_buf[0][5].CLK
clk_40k => coe_buf[0][6].CLK
clk_40k => coe_buf[0][7].CLK
clk_40k => coe_buf[0][8].CLK
clk_40k => coe_buf[0][9].CLK
clk_40k => coe_buf[0][10].CLK
clk_40k => coe_buf[0][11].CLK
clk_40k => coe_buf[0][12].CLK
clk_40k => coe_buf[0][13].CLK
clk_40k => coe_buf[0][14].CLK
clk_40k => coe_buf[0][15].CLK
clk_40k => coe_buf[0][16].CLK
clk_40k => coe_reg[5][0].CLK
clk_40k => coe_reg[5][1].CLK
clk_40k => coe_reg[5][2].CLK
clk_40k => coe_reg[5][3].CLK
clk_40k => coe_reg[5][4].CLK
clk_40k => coe_reg[5][5].CLK
clk_40k => coe_reg[5][6].CLK
clk_40k => coe_reg[5][7].CLK
clk_40k => coe_reg[5][8].CLK
clk_40k => coe_reg[5][9].CLK
clk_40k => coe_reg[5][10].CLK
clk_40k => coe_reg[5][11].CLK
clk_40k => coe_reg[5][12].CLK
clk_40k => coe_reg[5][13].CLK
clk_40k => coe_reg[5][14].CLK
clk_40k => coe_reg[5][15].CLK
clk_40k => coe_reg[5][16].CLK
clk_40k => coe_reg[4][0].CLK
clk_40k => coe_reg[4][1].CLK
clk_40k => coe_reg[4][2].CLK
clk_40k => coe_reg[4][3].CLK
clk_40k => coe_reg[4][4].CLK
clk_40k => coe_reg[4][5].CLK
clk_40k => coe_reg[4][6].CLK
clk_40k => coe_reg[4][7].CLK
clk_40k => coe_reg[4][8].CLK
clk_40k => coe_reg[4][9].CLK
clk_40k => coe_reg[4][10].CLK
clk_40k => coe_reg[4][11].CLK
clk_40k => coe_reg[4][12].CLK
clk_40k => coe_reg[4][13].CLK
clk_40k => coe_reg[4][14].CLK
clk_40k => coe_reg[4][15].CLK
clk_40k => coe_reg[4][16].CLK
clk_40k => coe_reg[3][0].CLK
clk_40k => coe_reg[3][1].CLK
clk_40k => coe_reg[3][2].CLK
clk_40k => coe_reg[3][3].CLK
clk_40k => coe_reg[3][4].CLK
clk_40k => coe_reg[3][5].CLK
clk_40k => coe_reg[3][6].CLK
clk_40k => coe_reg[3][7].CLK
clk_40k => coe_reg[3][8].CLK
clk_40k => coe_reg[3][9].CLK
clk_40k => coe_reg[3][10].CLK
clk_40k => coe_reg[3][11].CLK
clk_40k => coe_reg[3][12].CLK
clk_40k => coe_reg[3][13].CLK
clk_40k => coe_reg[3][14].CLK
clk_40k => coe_reg[3][15].CLK
clk_40k => coe_reg[3][16].CLK
clk_40k => coe_reg[2][0].CLK
clk_40k => coe_reg[2][1].CLK
clk_40k => coe_reg[2][2].CLK
clk_40k => coe_reg[2][3].CLK
clk_40k => coe_reg[2][4].CLK
clk_40k => coe_reg[2][5].CLK
clk_40k => coe_reg[2][6].CLK
clk_40k => coe_reg[2][7].CLK
clk_40k => coe_reg[2][8].CLK
clk_40k => coe_reg[2][9].CLK
clk_40k => coe_reg[2][10].CLK
clk_40k => coe_reg[2][11].CLK
clk_40k => coe_reg[2][12].CLK
clk_40k => coe_reg[2][13].CLK
clk_40k => coe_reg[2][14].CLK
clk_40k => coe_reg[2][15].CLK
clk_40k => coe_reg[2][16].CLK
clk_40k => coe_reg[1][0].CLK
clk_40k => coe_reg[1][1].CLK
clk_40k => coe_reg[1][2].CLK
clk_40k => coe_reg[1][3].CLK
clk_40k => coe_reg[1][4].CLK
clk_40k => coe_reg[1][5].CLK
clk_40k => coe_reg[1][6].CLK
clk_40k => coe_reg[1][7].CLK
clk_40k => coe_reg[1][8].CLK
clk_40k => coe_reg[1][9].CLK
clk_40k => coe_reg[1][10].CLK
clk_40k => coe_reg[1][11].CLK
clk_40k => coe_reg[1][12].CLK
clk_40k => coe_reg[1][13].CLK
clk_40k => coe_reg[1][14].CLK
clk_40k => coe_reg[1][15].CLK
clk_40k => coe_reg[1][16].CLK
clk_40k => coe_reg[0][0].CLK
clk_40k => coe_reg[0][1].CLK
clk_40k => coe_reg[0][2].CLK
clk_40k => coe_reg[0][3].CLK
clk_40k => coe_reg[0][4].CLK
clk_40k => coe_reg[0][5].CLK
clk_40k => coe_reg[0][6].CLK
clk_40k => coe_reg[0][7].CLK
clk_40k => coe_reg[0][8].CLK
clk_40k => coe_reg[0][9].CLK
clk_40k => coe_reg[0][10].CLK
clk_40k => coe_reg[0][11].CLK
clk_40k => coe_reg[0][12].CLK
clk_40k => coe_reg[0][13].CLK
clk_40k => coe_reg[0][14].CLK
clk_40k => coe_reg[0][15].CLK
clk_40k => coe_reg[0][16].CLK
clk_40k => coe_en_delay1.CLK
clk_240k => Dout_buf[0].CLK
clk_240k => Dout_buf[1].CLK
clk_240k => Dout_buf[2].CLK
clk_240k => Dout_buf[3].CLK
clk_240k => Dout_buf[4].CLK
clk_240k => Dout_buf[5].CLK
clk_240k => Dout_buf[6].CLK
clk_240k => Dout_buf[7].CLK
clk_240k => Dout_buf[8].CLK
clk_240k => Dout_buf[9].CLK
clk_240k => Dout_buf[10].CLK
clk_240k => Dout_buf[11].CLK
clk_240k => Dout_buf[12].CLK
clk_240k => Dout_buf[13].CLK
clk_240k => Dout_buf[14].CLK
clk_240k => Dout_buf[15].CLK
clk_240k => Dout_buf[16].CLK
clk_240k => Dout_buf[17].CLK
clk_240k => Dout_buf[18].CLK
clk_240k => Dout_buf[19].CLK
clk_240k => Dout_buf[20].CLK
clk_240k => Dout_buf[21].CLK
clk_240k => Dout_buf[22].CLK
clk_240k => Dout_buf[23].CLK
clk_240k => Dout_buf[24].CLK
clk_240k => Dout_buf[25].CLK
clk_240k => Dout_buf[26].CLK
clk_240k => Dout_buf[27].CLK
clk_240k => Dout_buf[28].CLK
clk_240k => Yout[0].CLK
clk_240k => Yout[1].CLK
clk_240k => Yout[2].CLK
clk_240k => Yout[3].CLK
clk_240k => Yout[4].CLK
clk_240k => Yout[5].CLK
clk_240k => Yout[6].CLK
clk_240k => Yout[7].CLK
clk_240k => Yout[8].CLK
clk_240k => Yout[9].CLK
clk_240k => Yout[10].CLK
clk_240k => Yout[11].CLK
clk_240k => Yout[12].CLK
clk_240k => Yout[13].CLK
clk_240k => Yout[14].CLK
clk_240k => Yout[15].CLK
clk_240k => Yout[16].CLK
clk_240k => Yout[17].CLK
clk_240k => Yout[18].CLK
clk_240k => Yout[19].CLK
clk_240k => Yout[20].CLK
clk_240k => Yout[21].CLK
clk_240k => Yout[22].CLK
clk_240k => Yout[23].CLK
clk_240k => Yout[24].CLK
clk_240k => Yout[25].CLK
clk_240k => Yout[26].CLK
clk_240k => Yout[27].CLK
clk_240k => Yout[28].CLK
clk_240k => Yout[29].CLK
clk_240k => Yout[30].CLK
clk_240k => Yout[31].CLK
clk_240k => Yout[32].CLK
clk_240k => Yout[33].CLK
clk_240k => Yout[34].CLK
clk_240k => Yout[35].CLK
clk_240k => Yout[36].CLK
clk_240k => Yout[37].CLK
clk_240k => Yout[38].CLK
clk_240k => Yout[39].CLK
clk_240k => Yout[40].CLK
clk_240k => Yout[41].CLK
clk_240k => Yout[42].CLK
clk_240k => Yout[43].CLK
clk_240k => Yout[44].CLK
clk_240k => Yout[45].CLK
clk_240k => Yout[46].CLK
clk_240k => Yout[47].CLK
clk_240k => pole_mult_reg[0][0].CLK
clk_240k => pole_mult_reg[0][1].CLK
clk_240k => pole_mult_reg[0][2].CLK
clk_240k => pole_mult_reg[0][3].CLK
clk_240k => pole_mult_reg[0][4].CLK
clk_240k => pole_mult_reg[0][5].CLK
clk_240k => pole_mult_reg[0][6].CLK
clk_240k => pole_mult_reg[0][7].CLK
clk_240k => pole_mult_reg[0][8].CLK
clk_240k => pole_mult_reg[0][9].CLK
clk_240k => pole_mult_reg[0][10].CLK
clk_240k => pole_mult_reg[0][11].CLK
clk_240k => pole_mult_reg[0][12].CLK
clk_240k => pole_mult_reg[0][13].CLK
clk_240k => pole_mult_reg[0][14].CLK
clk_240k => pole_mult_reg[0][15].CLK
clk_240k => pole_mult_reg[0][16].CLK
clk_240k => pole_mult_reg[0][17].CLK
clk_240k => pole_mult_reg[0][18].CLK
clk_240k => pole_mult_reg[0][19].CLK
clk_240k => pole_mult_reg[0][20].CLK
clk_240k => pole_mult_reg[0][21].CLK
clk_240k => pole_mult_reg[0][22].CLK
clk_240k => pole_mult_reg[0][23].CLK
clk_240k => pole_mult_reg[0][24].CLK
clk_240k => pole_mult_reg[0][25].CLK
clk_240k => pole_mult_reg[0][26].CLK
clk_240k => pole_mult_reg[0][27].CLK
clk_240k => pole_mult_reg[0][28].CLK
clk_240k => pole_mult_reg[0][29].CLK
clk_240k => pole_mult_reg[0][30].CLK
clk_240k => pole_mult_reg[0][31].CLK
clk_240k => pole_mult_reg[0][32].CLK
clk_240k => pole_mult_reg[0][33].CLK
clk_240k => pole_mult_reg[0][34].CLK
clk_240k => pole_mult_reg[0][35].CLK
clk_240k => pole_mult_reg[0][36].CLK
clk_240k => pole_mult_reg[0][37].CLK
clk_240k => pole_mult_reg[0][38].CLK
clk_240k => pole_mult_reg[0][39].CLK
clk_240k => pole_mult_reg[0][40].CLK
clk_240k => pole_mult_reg[0][41].CLK
clk_240k => pole_mult_reg[0][42].CLK
clk_240k => pole_mult_reg[0][43].CLK
clk_240k => pole_mult_reg[0][44].CLK
clk_240k => pole_mult_reg[0][45].CLK
clk_240k => pole_mult_reg[1][0].CLK
clk_240k => pole_mult_reg[1][1].CLK
clk_240k => pole_mult_reg[1][2].CLK
clk_240k => pole_mult_reg[1][3].CLK
clk_240k => pole_mult_reg[1][4].CLK
clk_240k => pole_mult_reg[1][5].CLK
clk_240k => pole_mult_reg[1][6].CLK
clk_240k => pole_mult_reg[1][7].CLK
clk_240k => pole_mult_reg[1][8].CLK
clk_240k => pole_mult_reg[1][9].CLK
clk_240k => pole_mult_reg[1][10].CLK
clk_240k => pole_mult_reg[1][11].CLK
clk_240k => pole_mult_reg[1][12].CLK
clk_240k => pole_mult_reg[1][13].CLK
clk_240k => pole_mult_reg[1][14].CLK
clk_240k => pole_mult_reg[1][15].CLK
clk_240k => pole_mult_reg[1][16].CLK
clk_240k => pole_mult_reg[1][17].CLK
clk_240k => pole_mult_reg[1][18].CLK
clk_240k => pole_mult_reg[1][19].CLK
clk_240k => pole_mult_reg[1][20].CLK
clk_240k => pole_mult_reg[1][21].CLK
clk_240k => pole_mult_reg[1][22].CLK
clk_240k => pole_mult_reg[1][23].CLK
clk_240k => pole_mult_reg[1][24].CLK
clk_240k => pole_mult_reg[1][25].CLK
clk_240k => pole_mult_reg[1][26].CLK
clk_240k => pole_mult_reg[1][27].CLK
clk_240k => pole_mult_reg[1][28].CLK
clk_240k => pole_mult_reg[1][29].CLK
clk_240k => pole_mult_reg[1][30].CLK
clk_240k => pole_mult_reg[1][31].CLK
clk_240k => pole_mult_reg[1][32].CLK
clk_240k => pole_mult_reg[1][33].CLK
clk_240k => pole_mult_reg[1][34].CLK
clk_240k => pole_mult_reg[1][35].CLK
clk_240k => pole_mult_reg[1][36].CLK
clk_240k => pole_mult_reg[1][37].CLK
clk_240k => pole_mult_reg[1][38].CLK
clk_240k => pole_mult_reg[1][39].CLK
clk_240k => pole_mult_reg[1][40].CLK
clk_240k => pole_mult_reg[1][41].CLK
clk_240k => pole_mult_reg[1][42].CLK
clk_240k => pole_mult_reg[1][43].CLK
clk_240k => pole_mult_reg[1][44].CLK
clk_240k => pole_mult_reg[1][45].CLK
clk_240k => Xout[0].CLK
clk_240k => Xout[1].CLK
clk_240k => Xout[2].CLK
clk_240k => Xout[3].CLK
clk_240k => Xout[4].CLK
clk_240k => Xout[5].CLK
clk_240k => Xout[6].CLK
clk_240k => Xout[7].CLK
clk_240k => Xout[8].CLK
clk_240k => Xout[9].CLK
clk_240k => Xout[10].CLK
clk_240k => Xout[11].CLK
clk_240k => Xout[12].CLK
clk_240k => Xout[13].CLK
clk_240k => Xout[14].CLK
clk_240k => Xout[15].CLK
clk_240k => Xout[16].CLK
clk_240k => Xout[17].CLK
clk_240k => Xout[18].CLK
clk_240k => Xout[19].CLK
clk_240k => Xout[20].CLK
clk_240k => Xout[21].CLK
clk_240k => Xout[22].CLK
clk_240k => Xout[23].CLK
clk_240k => Xout[24].CLK
clk_240k => Xout[25].CLK
clk_240k => Xout[26].CLK
clk_240k => Xout[27].CLK
clk_240k => Xout[28].CLK
clk_240k => Xout[29].CLK
clk_240k => Xout[30].CLK
clk_240k => Xout[31].CLK
clk_240k => Xout[32].CLK
clk_240k => Xout[33].CLK
clk_240k => Xout[34].CLK
clk_240k => Xout[35].CLK
clk_240k => Xout[36].CLK
clk_240k => Xout[37].CLK
clk_240k => Xout[38].CLK
clk_240k => Xout[39].CLK
clk_240k => Xout[40].CLK
clk_240k => Xout[41].CLK
clk_240k => Xout[42].CLK
clk_240k => zero_mult_reg[0][0].CLK
clk_240k => zero_mult_reg[0][1].CLK
clk_240k => zero_mult_reg[0][2].CLK
clk_240k => zero_mult_reg[0][3].CLK
clk_240k => zero_mult_reg[0][4].CLK
clk_240k => zero_mult_reg[0][5].CLK
clk_240k => zero_mult_reg[0][6].CLK
clk_240k => zero_mult_reg[0][7].CLK
clk_240k => zero_mult_reg[0][8].CLK
clk_240k => zero_mult_reg[0][9].CLK
clk_240k => zero_mult_reg[0][10].CLK
clk_240k => zero_mult_reg[0][11].CLK
clk_240k => zero_mult_reg[0][12].CLK
clk_240k => zero_mult_reg[0][13].CLK
clk_240k => zero_mult_reg[0][14].CLK
clk_240k => zero_mult_reg[0][15].CLK
clk_240k => zero_mult_reg[0][16].CLK
clk_240k => zero_mult_reg[0][17].CLK
clk_240k => zero_mult_reg[0][18].CLK
clk_240k => zero_mult_reg[0][19].CLK
clk_240k => zero_mult_reg[0][20].CLK
clk_240k => zero_mult_reg[0][21].CLK
clk_240k => zero_mult_reg[0][22].CLK
clk_240k => zero_mult_reg[0][23].CLK
clk_240k => zero_mult_reg[0][24].CLK
clk_240k => zero_mult_reg[0][25].CLK
clk_240k => zero_mult_reg[0][26].CLK
clk_240k => zero_mult_reg[0][27].CLK
clk_240k => zero_mult_reg[0][28].CLK
clk_240k => zero_mult_reg[0][29].CLK
clk_240k => zero_mult_reg[0][30].CLK
clk_240k => zero_mult_reg[0][31].CLK
clk_240k => zero_mult_reg[0][32].CLK
clk_240k => zero_mult_reg[0][33].CLK
clk_240k => zero_mult_reg[0][34].CLK
clk_240k => zero_mult_reg[0][35].CLK
clk_240k => zero_mult_reg[0][36].CLK
clk_240k => zero_mult_reg[0][37].CLK
clk_240k => zero_mult_reg[0][38].CLK
clk_240k => zero_mult_reg[0][39].CLK
clk_240k => zero_mult_reg[0][40].CLK
clk_240k => zero_mult_reg[1][0].CLK
clk_240k => zero_mult_reg[1][1].CLK
clk_240k => zero_mult_reg[1][2].CLK
clk_240k => zero_mult_reg[1][3].CLK
clk_240k => zero_mult_reg[1][4].CLK
clk_240k => zero_mult_reg[1][5].CLK
clk_240k => zero_mult_reg[1][6].CLK
clk_240k => zero_mult_reg[1][7].CLK
clk_240k => zero_mult_reg[1][8].CLK
clk_240k => zero_mult_reg[1][9].CLK
clk_240k => zero_mult_reg[1][10].CLK
clk_240k => zero_mult_reg[1][11].CLK
clk_240k => zero_mult_reg[1][12].CLK
clk_240k => zero_mult_reg[1][13].CLK
clk_240k => zero_mult_reg[1][14].CLK
clk_240k => zero_mult_reg[1][15].CLK
clk_240k => zero_mult_reg[1][16].CLK
clk_240k => zero_mult_reg[1][17].CLK
clk_240k => zero_mult_reg[1][18].CLK
clk_240k => zero_mult_reg[1][19].CLK
clk_240k => zero_mult_reg[1][20].CLK
clk_240k => zero_mult_reg[1][21].CLK
clk_240k => zero_mult_reg[1][22].CLK
clk_240k => zero_mult_reg[1][23].CLK
clk_240k => zero_mult_reg[1][24].CLK
clk_240k => zero_mult_reg[1][25].CLK
clk_240k => zero_mult_reg[1][26].CLK
clk_240k => zero_mult_reg[1][27].CLK
clk_240k => zero_mult_reg[1][28].CLK
clk_240k => zero_mult_reg[1][29].CLK
clk_240k => zero_mult_reg[1][30].CLK
clk_240k => zero_mult_reg[1][31].CLK
clk_240k => zero_mult_reg[1][32].CLK
clk_240k => zero_mult_reg[1][33].CLK
clk_240k => zero_mult_reg[1][34].CLK
clk_240k => zero_mult_reg[1][35].CLK
clk_240k => zero_mult_reg[1][36].CLK
clk_240k => zero_mult_reg[1][37].CLK
clk_240k => zero_mult_reg[1][38].CLK
clk_240k => zero_mult_reg[1][39].CLK
clk_240k => zero_mult_reg[1][40].CLK
clk_240k => zero_mult_reg[2][0].CLK
clk_240k => zero_mult_reg[2][1].CLK
clk_240k => zero_mult_reg[2][2].CLK
clk_240k => zero_mult_reg[2][3].CLK
clk_240k => zero_mult_reg[2][4].CLK
clk_240k => zero_mult_reg[2][5].CLK
clk_240k => zero_mult_reg[2][6].CLK
clk_240k => zero_mult_reg[2][7].CLK
clk_240k => zero_mult_reg[2][8].CLK
clk_240k => zero_mult_reg[2][9].CLK
clk_240k => zero_mult_reg[2][10].CLK
clk_240k => zero_mult_reg[2][11].CLK
clk_240k => zero_mult_reg[2][12].CLK
clk_240k => zero_mult_reg[2][13].CLK
clk_240k => zero_mult_reg[2][14].CLK
clk_240k => zero_mult_reg[2][15].CLK
clk_240k => zero_mult_reg[2][16].CLK
clk_240k => zero_mult_reg[2][17].CLK
clk_240k => zero_mult_reg[2][18].CLK
clk_240k => zero_mult_reg[2][19].CLK
clk_240k => zero_mult_reg[2][20].CLK
clk_240k => zero_mult_reg[2][21].CLK
clk_240k => zero_mult_reg[2][22].CLK
clk_240k => zero_mult_reg[2][23].CLK
clk_240k => zero_mult_reg[2][24].CLK
clk_240k => zero_mult_reg[2][25].CLK
clk_240k => zero_mult_reg[2][26].CLK
clk_240k => zero_mult_reg[2][27].CLK
clk_240k => zero_mult_reg[2][28].CLK
clk_240k => zero_mult_reg[2][29].CLK
clk_240k => zero_mult_reg[2][30].CLK
clk_240k => zero_mult_reg[2][31].CLK
clk_240k => zero_mult_reg[2][32].CLK
clk_240k => zero_mult_reg[2][33].CLK
clk_240k => zero_mult_reg[2][34].CLK
clk_240k => zero_mult_reg[2][35].CLK
clk_240k => zero_mult_reg[2][36].CLK
clk_240k => zero_mult_reg[2][37].CLK
clk_240k => zero_mult_reg[2][38].CLK
clk_240k => zero_mult_reg[2][39].CLK
clk_240k => zero_mult_reg[2][40].CLK
clk_240k => clk240k_cnt[0].CLK
clk_240k => clk240k_cnt[1].CLK
clk_240k => clk240k_cnt[2].CLK
clk_240k => coe_mul_cnt[0].CLK
clk_240k => coe_mul_cnt[1].CLK
clk_240k => coe_mul_cnt[2].CLK
Din[0] => Xin_reg[0][0].DATAIN
Din[1] => Xin_reg[0][1].DATAIN
Din[2] => Xin_reg[0][2].DATAIN
Din[3] => Xin_reg[0][3].DATAIN
Din[4] => Xin_reg[0][4].DATAIN
Din[5] => Xin_reg[0][5].DATAIN
Din[6] => Xin_reg[0][6].DATAIN
Din[7] => Xin_reg[0][7].DATAIN
Din[8] => Xin_reg[0][8].DATAIN
Din[9] => Xin_reg[0][9].DATAIN
Din[10] => Xin_reg[0][10].DATAIN
Din[11] => Xin_reg[0][11].DATAIN
Din[12] => Xin_reg[0][12].DATAIN
Din[13] => Xin_reg[0][13].DATAIN
Din[14] => Xin_reg[0][14].DATAIN
Din[15] => Xin_reg[0][15].DATAIN
Din[16] => Xin_reg[0][16].DATAIN
Din[17] => Xin_reg[0][17].DATAIN
Din[18] => Xin_reg[0][18].DATAIN
Din[19] => Xin_reg[0][19].DATAIN
Din[20] => Xin_reg[0][20].DATAIN
Din[21] => Xin_reg[0][21].DATAIN
Din[22] => Xin_reg[0][22].DATAIN
Din[23] => Xin_reg[0][23].DATAIN
coe[0] => coe_reg[5][0].DATAIN
coe[1] => coe_reg[5][1].DATAIN
coe[2] => coe_reg[5][2].DATAIN
coe[3] => coe_reg[5][3].DATAIN
coe[4] => coe_reg[5][4].DATAIN
coe[5] => coe_reg[5][5].DATAIN
coe[6] => coe_reg[5][6].DATAIN
coe[7] => coe_reg[5][7].DATAIN
coe[8] => coe_reg[5][8].DATAIN
coe[9] => coe_reg[5][9].DATAIN
coe[10] => coe_reg[5][10].DATAIN
coe[11] => coe_reg[5][11].DATAIN
coe[12] => coe_reg[5][12].DATAIN
coe[13] => coe_reg[5][13].DATAIN
coe[14] => coe_reg[5][14].DATAIN
coe[15] => coe_reg[5][15].DATAIN
coe[16] => coe_reg[5][16].DATAIN
coe_en => coe_en_delay1.DATAIN
Dout[0] <= Dout_buf[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_buf[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_buf[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_buf[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_buf[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_buf[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_buf[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_buf[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_buf[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_buf[9].DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_buf[10].DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_buf[11].DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_buf[12].DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_buf[13].DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_buf[14].DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_buf[15].DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout_buf[16].DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout_buf[17].DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout_buf[18].DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout_buf[19].DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout_buf[20].DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout_buf[21].DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout_buf[22].DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout_buf[23].DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout_buf[24].DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout_buf[25].DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout_buf[26].DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout_buf[27].DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout_buf[28].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
dataa[16] => mult_l8n:auto_generated.dataa[16]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
datab[16] => mult_l8n:auto_generated.datab[16]
datab[17] => mult_l8n:auto_generated.datab[17]
datab[18] => mult_l8n:auto_generated.datab[18]
datab[19] => mult_l8n:auto_generated.datab[19]
datab[20] => mult_l8n:auto_generated.datab[20]
datab[21] => mult_l8n:auto_generated.datab[21]
datab[22] => mult_l8n:auto_generated.datab[22]
datab[23] => mult_l8n:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]
result[32] <= mult_l8n:auto_generated.result[32]
result[33] <= mult_l8n:auto_generated.result[33]
result[34] <= mult_l8n:auto_generated.result[34]
result[35] <= mult_l8n:auto_generated.result[35]
result[36] <= mult_l8n:auto_generated.result[36]
result[37] <= mult_l8n:auto_generated.result[37]
result[38] <= mult_l8n:auto_generated.result[38]
result[39] <= mult_l8n:auto_generated.result[39]
result[40] <= mult_l8n:auto_generated.result[40]


|au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_v8n:auto_generated.dataa[0]
dataa[1] => mult_v8n:auto_generated.dataa[1]
dataa[2] => mult_v8n:auto_generated.dataa[2]
dataa[3] => mult_v8n:auto_generated.dataa[3]
dataa[4] => mult_v8n:auto_generated.dataa[4]
dataa[5] => mult_v8n:auto_generated.dataa[5]
dataa[6] => mult_v8n:auto_generated.dataa[6]
dataa[7] => mult_v8n:auto_generated.dataa[7]
dataa[8] => mult_v8n:auto_generated.dataa[8]
dataa[9] => mult_v8n:auto_generated.dataa[9]
dataa[10] => mult_v8n:auto_generated.dataa[10]
dataa[11] => mult_v8n:auto_generated.dataa[11]
dataa[12] => mult_v8n:auto_generated.dataa[12]
dataa[13] => mult_v8n:auto_generated.dataa[13]
dataa[14] => mult_v8n:auto_generated.dataa[14]
dataa[15] => mult_v8n:auto_generated.dataa[15]
dataa[16] => mult_v8n:auto_generated.dataa[16]
datab[0] => mult_v8n:auto_generated.datab[0]
datab[1] => mult_v8n:auto_generated.datab[1]
datab[2] => mult_v8n:auto_generated.datab[2]
datab[3] => mult_v8n:auto_generated.datab[3]
datab[4] => mult_v8n:auto_generated.datab[4]
datab[5] => mult_v8n:auto_generated.datab[5]
datab[6] => mult_v8n:auto_generated.datab[6]
datab[7] => mult_v8n:auto_generated.datab[7]
datab[8] => mult_v8n:auto_generated.datab[8]
datab[9] => mult_v8n:auto_generated.datab[9]
datab[10] => mult_v8n:auto_generated.datab[10]
datab[11] => mult_v8n:auto_generated.datab[11]
datab[12] => mult_v8n:auto_generated.datab[12]
datab[13] => mult_v8n:auto_generated.datab[13]
datab[14] => mult_v8n:auto_generated.datab[14]
datab[15] => mult_v8n:auto_generated.datab[15]
datab[16] => mult_v8n:auto_generated.datab[16]
datab[17] => mult_v8n:auto_generated.datab[17]
datab[18] => mult_v8n:auto_generated.datab[18]
datab[19] => mult_v8n:auto_generated.datab[19]
datab[20] => mult_v8n:auto_generated.datab[20]
datab[21] => mult_v8n:auto_generated.datab[21]
datab[22] => mult_v8n:auto_generated.datab[22]
datab[23] => mult_v8n:auto_generated.datab[23]
datab[24] => mult_v8n:auto_generated.datab[24]
datab[25] => mult_v8n:auto_generated.datab[25]
datab[26] => mult_v8n:auto_generated.datab[26]
datab[27] => mult_v8n:auto_generated.datab[27]
datab[28] => mult_v8n:auto_generated.datab[28]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_v8n:auto_generated.result[0]
result[1] <= mult_v8n:auto_generated.result[1]
result[2] <= mult_v8n:auto_generated.result[2]
result[3] <= mult_v8n:auto_generated.result[3]
result[4] <= mult_v8n:auto_generated.result[4]
result[5] <= mult_v8n:auto_generated.result[5]
result[6] <= mult_v8n:auto_generated.result[6]
result[7] <= mult_v8n:auto_generated.result[7]
result[8] <= mult_v8n:auto_generated.result[8]
result[9] <= mult_v8n:auto_generated.result[9]
result[10] <= mult_v8n:auto_generated.result[10]
result[11] <= mult_v8n:auto_generated.result[11]
result[12] <= mult_v8n:auto_generated.result[12]
result[13] <= mult_v8n:auto_generated.result[13]
result[14] <= mult_v8n:auto_generated.result[14]
result[15] <= mult_v8n:auto_generated.result[15]
result[16] <= mult_v8n:auto_generated.result[16]
result[17] <= mult_v8n:auto_generated.result[17]
result[18] <= mult_v8n:auto_generated.result[18]
result[19] <= mult_v8n:auto_generated.result[19]
result[20] <= mult_v8n:auto_generated.result[20]
result[21] <= mult_v8n:auto_generated.result[21]
result[22] <= mult_v8n:auto_generated.result[22]
result[23] <= mult_v8n:auto_generated.result[23]
result[24] <= mult_v8n:auto_generated.result[24]
result[25] <= mult_v8n:auto_generated.result[25]
result[26] <= mult_v8n:auto_generated.result[26]
result[27] <= mult_v8n:auto_generated.result[27]
result[28] <= mult_v8n:auto_generated.result[28]
result[29] <= mult_v8n:auto_generated.result[29]
result[30] <= mult_v8n:auto_generated.result[30]
result[31] <= mult_v8n:auto_generated.result[31]
result[32] <= mult_v8n:auto_generated.result[32]
result[33] <= mult_v8n:auto_generated.result[33]
result[34] <= mult_v8n:auto_generated.result[34]
result[35] <= mult_v8n:auto_generated.result[35]
result[36] <= mult_v8n:auto_generated.result[36]
result[37] <= mult_v8n:auto_generated.result[37]
result[38] <= mult_v8n:auto_generated.result[38]
result[39] <= mult_v8n:auto_generated.result[39]
result[40] <= mult_v8n:auto_generated.result[40]
result[41] <= mult_v8n:auto_generated.result[41]
result[42] <= mult_v8n:auto_generated.result[42]
result[43] <= mult_v8n:auto_generated.result[43]
result[44] <= mult_v8n:auto_generated.result[44]
result[45] <= mult_v8n:auto_generated.result[45]


|au_filter|equalizer:equalizer_inst|iir:iir_100|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
datab[24] => mac_mult3.DATAB6
datab[25] => mac_mult3.DATAB7
datab[26] => mac_mult3.DATAB8
datab[27] => mac_mult3.DATAB9
datab[28] => mac_mult3.DATAB10
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a


|au_filter|equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_phb1:auto_generated.address_a[0]
address_a[1] => altsyncram_phb1:auto_generated.address_a[1]
address_a[2] => altsyncram_phb1:auto_generated.address_a[2]
address_a[3] => altsyncram_phb1:auto_generated.address_a[3]
address_a[4] => altsyncram_phb1:auto_generated.address_a[4]
address_a[5] => altsyncram_phb1:auto_generated.address_a[5]
address_a[6] => altsyncram_phb1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_phb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_phb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_phb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_phb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_phb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_phb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_phb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_phb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_phb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_phb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_phb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_phb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_phb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_phb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_phb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_phb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_phb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_phb1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|equalizer:equalizer_inst|rom_iir_100:rom_iir_100_inst|altsyncram:altsyncram_component|altsyncram_phb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|au_filter|equalizer:equalizer_inst|iir:iir_200
rst => coe_reg[5][0].ACLR
rst => coe_reg[5][1].PRESET
rst => coe_reg[5][2].ACLR
rst => coe_reg[5][3].ACLR
rst => coe_reg[5][4].ACLR
rst => coe_reg[5][5].PRESET
rst => coe_reg[5][6].PRESET
rst => coe_reg[5][7].ACLR
rst => coe_reg[5][8].PRESET
rst => coe_reg[5][9].ACLR
rst => coe_reg[5][10].PRESET
rst => coe_reg[5][11].ACLR
rst => coe_reg[5][12].PRESET
rst => coe_reg[5][13].PRESET
rst => coe_reg[5][14].PRESET
rst => coe_reg[5][15].ACLR
rst => coe_reg[5][16].ACLR
rst => coe_reg[4][0].PRESET
rst => coe_reg[4][1].ACLR
rst => coe_reg[4][2].ACLR
rst => coe_reg[4][3].PRESET
rst => coe_reg[4][4].ACLR
rst => coe_reg[4][5].ACLR
rst => coe_reg[4][6].PRESET
rst => coe_reg[4][7].PRESET
rst => coe_reg[4][8].PRESET
rst => coe_reg[4][9].ACLR
rst => coe_reg[4][10].ACLR
rst => coe_reg[4][11].PRESET
rst => coe_reg[4][12].PRESET
rst => coe_reg[4][13].ACLR
rst => coe_reg[4][14].ACLR
rst => coe_reg[4][15].ACLR
rst => coe_reg[4][16].PRESET
rst => coe_reg[3][0].ACLR
rst => coe_reg[3][1].ACLR
rst => coe_reg[3][2].ACLR
rst => coe_reg[3][3].ACLR
rst => coe_reg[3][4].ACLR
rst => coe_reg[3][5].ACLR
rst => coe_reg[3][6].ACLR
rst => coe_reg[3][7].ACLR
rst => coe_reg[3][8].ACLR
rst => coe_reg[3][9].ACLR
rst => coe_reg[3][10].ACLR
rst => coe_reg[3][11].ACLR
rst => coe_reg[3][12].ACLR
rst => coe_reg[3][13].ACLR
rst => coe_reg[3][14].ACLR
rst => coe_reg[3][15].PRESET
rst => coe_reg[3][16].ACLR
rst => coe_reg[2][0].ACLR
rst => coe_reg[2][1].PRESET
rst => coe_reg[2][2].ACLR
rst => coe_reg[2][3].ACLR
rst => coe_reg[2][4].ACLR
rst => coe_reg[2][5].PRESET
rst => coe_reg[2][6].PRESET
rst => coe_reg[2][7].ACLR
rst => coe_reg[2][8].PRESET
rst => coe_reg[2][9].ACLR
rst => coe_reg[2][10].PRESET
rst => coe_reg[2][11].ACLR
rst => coe_reg[2][12].PRESET
rst => coe_reg[2][13].PRESET
rst => coe_reg[2][14].PRESET
rst => coe_reg[2][15].ACLR
rst => coe_reg[2][16].ACLR
rst => coe_reg[1][0].PRESET
rst => coe_reg[1][1].ACLR
rst => coe_reg[1][2].ACLR
rst => coe_reg[1][3].PRESET
rst => coe_reg[1][4].ACLR
rst => coe_reg[1][5].ACLR
rst => coe_reg[1][6].PRESET
rst => coe_reg[1][7].PRESET
rst => coe_reg[1][8].PRESET
rst => coe_reg[1][9].ACLR
rst => coe_reg[1][10].ACLR
rst => coe_reg[1][11].PRESET
rst => coe_reg[1][12].PRESET
rst => coe_reg[1][13].ACLR
rst => coe_reg[1][14].ACLR
rst => coe_reg[1][15].ACLR
rst => coe_reg[1][16].PRESET
rst => coe_reg[0][0].ACLR
rst => coe_reg[0][1].ACLR
rst => coe_reg[0][2].ACLR
rst => coe_reg[0][3].ACLR
rst => coe_reg[0][4].ACLR
rst => coe_reg[0][5].ACLR
rst => coe_reg[0][6].ACLR
rst => coe_reg[0][7].ACLR
rst => coe_reg[0][8].ACLR
rst => coe_reg[0][9].ACLR
rst => coe_reg[0][10].ACLR
rst => coe_reg[0][11].ACLR
rst => coe_reg[0][12].ACLR
rst => coe_reg[0][13].ACLR
rst => coe_reg[0][14].ACLR
rst => coe_reg[0][15].PRESET
rst => coe_reg[0][16].ACLR
rst => Yin[28].OUTPUTSELECT
rst => Yin[27].OUTPUTSELECT
rst => Yin[26].OUTPUTSELECT
rst => Yin[25].OUTPUTSELECT
rst => Yin[24].OUTPUTSELECT
rst => Yin[23].OUTPUTSELECT
rst => Yin[22].OUTPUTSELECT
rst => Yin[21].OUTPUTSELECT
rst => Yin[20].OUTPUTSELECT
rst => Yin[19].OUTPUTSELECT
rst => Yin[18].OUTPUTSELECT
rst => Yin[17].OUTPUTSELECT
rst => Yin[16].OUTPUTSELECT
rst => Yin[15].OUTPUTSELECT
rst => Yin[14].OUTPUTSELECT
rst => Yin[13].OUTPUTSELECT
rst => Yin[12].OUTPUTSELECT
rst => Yin[11].OUTPUTSELECT
rst => Yin[10].OUTPUTSELECT
rst => Yin[9].OUTPUTSELECT
rst => Yin[8].OUTPUTSELECT
rst => Yin[7].OUTPUTSELECT
rst => Yin[6].OUTPUTSELECT
rst => Yin[5].OUTPUTSELECT
rst => Yin[4].OUTPUTSELECT
rst => Yin[3].OUTPUTSELECT
rst => Yin[2].OUTPUTSELECT
rst => Yin[1].OUTPUTSELECT
rst => Yin[0].OUTPUTSELECT
rst => Dout_buf[0].ACLR
rst => Dout_buf[1].ACLR
rst => Dout_buf[2].ACLR
rst => Dout_buf[3].ACLR
rst => Dout_buf[4].ACLR
rst => Dout_buf[5].ACLR
rst => Dout_buf[6].ACLR
rst => Dout_buf[7].ACLR
rst => Dout_buf[8].ACLR
rst => Dout_buf[9].ACLR
rst => Dout_buf[10].ACLR
rst => Dout_buf[11].ACLR
rst => Dout_buf[12].ACLR
rst => Dout_buf[13].ACLR
rst => Dout_buf[14].ACLR
rst => Dout_buf[15].ACLR
rst => Dout_buf[16].ACLR
rst => Dout_buf[17].ACLR
rst => Dout_buf[18].ACLR
rst => Dout_buf[19].ACLR
rst => Dout_buf[20].ACLR
rst => Dout_buf[21].ACLR
rst => Dout_buf[22].ACLR
rst => Dout_buf[23].ACLR
rst => Dout_buf[24].ACLR
rst => Dout_buf[25].ACLR
rst => Dout_buf[26].ACLR
rst => Dout_buf[27].ACLR
rst => Dout_buf[28].ACLR
rst => coe_en_delay1.ACLR
rst => coe_buf[5][0].ACLR
rst => coe_buf[5][1].PRESET
rst => coe_buf[5][2].ACLR
rst => coe_buf[5][3].ACLR
rst => coe_buf[5][4].ACLR
rst => coe_buf[5][5].PRESET
rst => coe_buf[5][6].PRESET
rst => coe_buf[5][7].ACLR
rst => coe_buf[5][8].PRESET
rst => coe_buf[5][9].ACLR
rst => coe_buf[5][10].PRESET
rst => coe_buf[5][11].ACLR
rst => coe_buf[5][12].PRESET
rst => coe_buf[5][13].PRESET
rst => coe_buf[5][14].PRESET
rst => coe_buf[5][15].ACLR
rst => coe_buf[5][16].ACLR
rst => coe_buf[4][0].PRESET
rst => coe_buf[4][1].ACLR
rst => coe_buf[4][2].ACLR
rst => coe_buf[4][3].PRESET
rst => coe_buf[4][4].ACLR
rst => coe_buf[4][5].ACLR
rst => coe_buf[4][6].PRESET
rst => coe_buf[4][7].PRESET
rst => coe_buf[4][8].PRESET
rst => coe_buf[4][9].ACLR
rst => coe_buf[4][10].ACLR
rst => coe_buf[4][11].PRESET
rst => coe_buf[4][12].PRESET
rst => coe_buf[4][13].ACLR
rst => coe_buf[4][14].ACLR
rst => coe_buf[4][15].ACLR
rst => coe_buf[4][16].PRESET
rst => coe_buf[3][0].ACLR
rst => coe_buf[3][1].ACLR
rst => coe_buf[3][2].ACLR
rst => coe_buf[3][3].ACLR
rst => coe_buf[3][4].ACLR
rst => coe_buf[3][5].ACLR
rst => coe_buf[3][6].ACLR
rst => coe_buf[3][7].ACLR
rst => coe_buf[3][8].ACLR
rst => coe_buf[3][9].ACLR
rst => coe_buf[3][10].ACLR
rst => coe_buf[3][11].ACLR
rst => coe_buf[3][12].ACLR
rst => coe_buf[3][13].ACLR
rst => coe_buf[3][14].ACLR
rst => coe_buf[3][15].PRESET
rst => coe_buf[3][16].ACLR
rst => coe_buf[2][0].ACLR
rst => coe_buf[2][1].PRESET
rst => coe_buf[2][2].ACLR
rst => coe_buf[2][3].ACLR
rst => coe_buf[2][4].ACLR
rst => coe_buf[2][5].PRESET
rst => coe_buf[2][6].PRESET
rst => coe_buf[2][7].ACLR
rst => coe_buf[2][8].PRESET
rst => coe_buf[2][9].ACLR
rst => coe_buf[2][10].PRESET
rst => coe_buf[2][11].ACLR
rst => coe_buf[2][12].PRESET
rst => coe_buf[2][13].PRESET
rst => coe_buf[2][14].PRESET
rst => coe_buf[2][15].ACLR
rst => coe_buf[2][16].ACLR
rst => coe_buf[1][0].PRESET
rst => coe_buf[1][1].ACLR
rst => coe_buf[1][2].ACLR
rst => coe_buf[1][3].PRESET
rst => coe_buf[1][4].ACLR
rst => coe_buf[1][5].ACLR
rst => coe_buf[1][6].PRESET
rst => coe_buf[1][7].PRESET
rst => coe_buf[1][8].PRESET
rst => coe_buf[1][9].ACLR
rst => coe_buf[1][10].ACLR
rst => coe_buf[1][11].PRESET
rst => coe_buf[1][12].PRESET
rst => coe_buf[1][13].ACLR
rst => coe_buf[1][14].ACLR
rst => coe_buf[1][15].ACLR
rst => coe_buf[1][16].PRESET
rst => coe_buf[0][0].ACLR
rst => coe_buf[0][1].ACLR
rst => coe_buf[0][2].ACLR
rst => coe_buf[0][3].ACLR
rst => coe_buf[0][4].ACLR
rst => coe_buf[0][5].ACLR
rst => coe_buf[0][6].ACLR
rst => coe_buf[0][7].ACLR
rst => coe_buf[0][8].ACLR
rst => coe_buf[0][9].ACLR
rst => coe_buf[0][10].ACLR
rst => coe_buf[0][11].ACLR
rst => coe_buf[0][12].ACLR
rst => coe_buf[0][13].ACLR
rst => coe_buf[0][14].ACLR
rst => coe_buf[0][15].PRESET
rst => coe_buf[0][16].ACLR
rst => coe_ful_cnt[0].ACLR
rst => coe_ful_cnt[1].ACLR
rst => coe_ful_cnt[2].ACLR
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[0][12].ACLR
rst => Xin_reg[0][13].ACLR
rst => Xin_reg[0][14].ACLR
rst => Xin_reg[0][15].ACLR
rst => Xin_reg[0][16].ACLR
rst => Xin_reg[0][17].ACLR
rst => Xin_reg[0][18].ACLR
rst => Xin_reg[0][19].ACLR
rst => Xin_reg[0][20].ACLR
rst => Xin_reg[0][21].ACLR
rst => Xin_reg[0][22].ACLR
rst => Xin_reg[0][23].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[1][12].ACLR
rst => Xin_reg[1][13].ACLR
rst => Xin_reg[1][14].ACLR
rst => Xin_reg[1][15].ACLR
rst => Xin_reg[1][16].ACLR
rst => Xin_reg[1][17].ACLR
rst => Xin_reg[1][18].ACLR
rst => Xin_reg[1][19].ACLR
rst => Xin_reg[1][20].ACLR
rst => Xin_reg[1][21].ACLR
rst => Xin_reg[1][22].ACLR
rst => Xin_reg[1][23].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[2][12].ACLR
rst => Xin_reg[2][13].ACLR
rst => Xin_reg[2][14].ACLR
rst => Xin_reg[2][15].ACLR
rst => Xin_reg[2][16].ACLR
rst => Xin_reg[2][17].ACLR
rst => Xin_reg[2][18].ACLR
rst => Xin_reg[2][19].ACLR
rst => Xin_reg[2][20].ACLR
rst => Xin_reg[2][21].ACLR
rst => Xin_reg[2][22].ACLR
rst => Xin_reg[2][23].ACLR
rst => coe_mul_cnt[0].ACLR
rst => coe_mul_cnt[1].ACLR
rst => coe_mul_cnt[2].ACLR
rst => clk240k_cnt[0].ACLR
rst => clk240k_cnt[1].ACLR
rst => clk240k_cnt[2].ACLR
rst => zero_mult_reg[0][0].ACLR
rst => zero_mult_reg[0][1].ACLR
rst => zero_mult_reg[0][2].ACLR
rst => zero_mult_reg[0][3].ACLR
rst => zero_mult_reg[0][4].ACLR
rst => zero_mult_reg[0][5].ACLR
rst => zero_mult_reg[0][6].ACLR
rst => zero_mult_reg[0][7].ACLR
rst => zero_mult_reg[0][8].ACLR
rst => zero_mult_reg[0][9].ACLR
rst => zero_mult_reg[0][10].ACLR
rst => zero_mult_reg[0][11].ACLR
rst => zero_mult_reg[0][12].ACLR
rst => zero_mult_reg[0][13].ACLR
rst => zero_mult_reg[0][14].ACLR
rst => zero_mult_reg[0][15].ACLR
rst => zero_mult_reg[0][16].ACLR
rst => zero_mult_reg[0][17].ACLR
rst => zero_mult_reg[0][18].ACLR
rst => zero_mult_reg[0][19].ACLR
rst => zero_mult_reg[0][20].ACLR
rst => zero_mult_reg[0][21].ACLR
rst => zero_mult_reg[0][22].ACLR
rst => zero_mult_reg[0][23].ACLR
rst => zero_mult_reg[0][24].ACLR
rst => zero_mult_reg[0][25].ACLR
rst => zero_mult_reg[0][26].ACLR
rst => zero_mult_reg[0][27].ACLR
rst => zero_mult_reg[0][28].ACLR
rst => zero_mult_reg[0][29].ACLR
rst => zero_mult_reg[0][30].ACLR
rst => zero_mult_reg[0][31].ACLR
rst => zero_mult_reg[0][32].ACLR
rst => zero_mult_reg[0][33].ACLR
rst => zero_mult_reg[0][34].ACLR
rst => zero_mult_reg[0][35].ACLR
rst => zero_mult_reg[0][36].ACLR
rst => zero_mult_reg[0][37].ACLR
rst => zero_mult_reg[0][38].ACLR
rst => zero_mult_reg[0][39].ACLR
rst => zero_mult_reg[0][40].ACLR
rst => zero_mult_reg[1][0].ACLR
rst => zero_mult_reg[1][1].ACLR
rst => zero_mult_reg[1][2].ACLR
rst => zero_mult_reg[1][3].ACLR
rst => zero_mult_reg[1][4].ACLR
rst => zero_mult_reg[1][5].ACLR
rst => zero_mult_reg[1][6].ACLR
rst => zero_mult_reg[1][7].ACLR
rst => zero_mult_reg[1][8].ACLR
rst => zero_mult_reg[1][9].ACLR
rst => zero_mult_reg[1][10].ACLR
rst => zero_mult_reg[1][11].ACLR
rst => zero_mult_reg[1][12].ACLR
rst => zero_mult_reg[1][13].ACLR
rst => zero_mult_reg[1][14].ACLR
rst => zero_mult_reg[1][15].ACLR
rst => zero_mult_reg[1][16].ACLR
rst => zero_mult_reg[1][17].ACLR
rst => zero_mult_reg[1][18].ACLR
rst => zero_mult_reg[1][19].ACLR
rst => zero_mult_reg[1][20].ACLR
rst => zero_mult_reg[1][21].ACLR
rst => zero_mult_reg[1][22].ACLR
rst => zero_mult_reg[1][23].ACLR
rst => zero_mult_reg[1][24].ACLR
rst => zero_mult_reg[1][25].ACLR
rst => zero_mult_reg[1][26].ACLR
rst => zero_mult_reg[1][27].ACLR
rst => zero_mult_reg[1][28].ACLR
rst => zero_mult_reg[1][29].ACLR
rst => zero_mult_reg[1][30].ACLR
rst => zero_mult_reg[1][31].ACLR
rst => zero_mult_reg[1][32].ACLR
rst => zero_mult_reg[1][33].ACLR
rst => zero_mult_reg[1][34].ACLR
rst => zero_mult_reg[1][35].ACLR
rst => zero_mult_reg[1][36].ACLR
rst => zero_mult_reg[1][37].ACLR
rst => zero_mult_reg[1][38].ACLR
rst => zero_mult_reg[1][39].ACLR
rst => zero_mult_reg[1][40].ACLR
rst => zero_mult_reg[2][0].ACLR
rst => zero_mult_reg[2][1].ACLR
rst => zero_mult_reg[2][2].ACLR
rst => zero_mult_reg[2][3].ACLR
rst => zero_mult_reg[2][4].ACLR
rst => zero_mult_reg[2][5].ACLR
rst => zero_mult_reg[2][6].ACLR
rst => zero_mult_reg[2][7].ACLR
rst => zero_mult_reg[2][8].ACLR
rst => zero_mult_reg[2][9].ACLR
rst => zero_mult_reg[2][10].ACLR
rst => zero_mult_reg[2][11].ACLR
rst => zero_mult_reg[2][12].ACLR
rst => zero_mult_reg[2][13].ACLR
rst => zero_mult_reg[2][14].ACLR
rst => zero_mult_reg[2][15].ACLR
rst => zero_mult_reg[2][16].ACLR
rst => zero_mult_reg[2][17].ACLR
rst => zero_mult_reg[2][18].ACLR
rst => zero_mult_reg[2][19].ACLR
rst => zero_mult_reg[2][20].ACLR
rst => zero_mult_reg[2][21].ACLR
rst => zero_mult_reg[2][22].ACLR
rst => zero_mult_reg[2][23].ACLR
rst => zero_mult_reg[2][24].ACLR
rst => zero_mult_reg[2][25].ACLR
rst => zero_mult_reg[2][26].ACLR
rst => zero_mult_reg[2][27].ACLR
rst => zero_mult_reg[2][28].ACLR
rst => zero_mult_reg[2][29].ACLR
rst => zero_mult_reg[2][30].ACLR
rst => zero_mult_reg[2][31].ACLR
rst => zero_mult_reg[2][32].ACLR
rst => zero_mult_reg[2][33].ACLR
rst => zero_mult_reg[2][34].ACLR
rst => zero_mult_reg[2][35].ACLR
rst => zero_mult_reg[2][36].ACLR
rst => zero_mult_reg[2][37].ACLR
rst => zero_mult_reg[2][38].ACLR
rst => zero_mult_reg[2][39].ACLR
rst => zero_mult_reg[2][40].ACLR
rst => Xout[0].ACLR
rst => Xout[1].ACLR
rst => Xout[2].ACLR
rst => Xout[3].ACLR
rst => Xout[4].ACLR
rst => Xout[5].ACLR
rst => Xout[6].ACLR
rst => Xout[7].ACLR
rst => Xout[8].ACLR
rst => Xout[9].ACLR
rst => Xout[10].ACLR
rst => Xout[11].ACLR
rst => Xout[12].ACLR
rst => Xout[13].ACLR
rst => Xout[14].ACLR
rst => Xout[15].ACLR
rst => Xout[16].ACLR
rst => Xout[17].ACLR
rst => Xout[18].ACLR
rst => Xout[19].ACLR
rst => Xout[20].ACLR
rst => Xout[21].ACLR
rst => Xout[22].ACLR
rst => Xout[23].ACLR
rst => Xout[24].ACLR
rst => Xout[25].ACLR
rst => Xout[26].ACLR
rst => Xout[27].ACLR
rst => Xout[28].ACLR
rst => Xout[29].ACLR
rst => Xout[30].ACLR
rst => Xout[31].ACLR
rst => Xout[32].ACLR
rst => Xout[33].ACLR
rst => Xout[34].ACLR
rst => Xout[35].ACLR
rst => Xout[36].ACLR
rst => Xout[37].ACLR
rst => Xout[38].ACLR
rst => Xout[39].ACLR
rst => Xout[40].ACLR
rst => Xout[41].ACLR
rst => Xout[42].ACLR
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[0][12].ACLR
rst => Yin_reg[0][13].ACLR
rst => Yin_reg[0][14].ACLR
rst => Yin_reg[0][15].ACLR
rst => Yin_reg[0][16].ACLR
rst => Yin_reg[0][17].ACLR
rst => Yin_reg[0][18].ACLR
rst => Yin_reg[0][19].ACLR
rst => Yin_reg[0][20].ACLR
rst => Yin_reg[0][21].ACLR
rst => Yin_reg[0][22].ACLR
rst => Yin_reg[0][23].ACLR
rst => Yin_reg[0][24].ACLR
rst => Yin_reg[0][25].ACLR
rst => Yin_reg[0][26].ACLR
rst => Yin_reg[0][27].ACLR
rst => Yin_reg[0][28].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[1][12].ACLR
rst => Yin_reg[1][13].ACLR
rst => Yin_reg[1][14].ACLR
rst => Yin_reg[1][15].ACLR
rst => Yin_reg[1][16].ACLR
rst => Yin_reg[1][17].ACLR
rst => Yin_reg[1][18].ACLR
rst => Yin_reg[1][19].ACLR
rst => Yin_reg[1][20].ACLR
rst => Yin_reg[1][21].ACLR
rst => Yin_reg[1][22].ACLR
rst => Yin_reg[1][23].ACLR
rst => Yin_reg[1][24].ACLR
rst => Yin_reg[1][25].ACLR
rst => Yin_reg[1][26].ACLR
rst => Yin_reg[1][27].ACLR
rst => Yin_reg[1][28].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[2][12].ACLR
rst => Yin_reg[2][13].ACLR
rst => Yin_reg[2][14].ACLR
rst => Yin_reg[2][15].ACLR
rst => Yin_reg[2][16].ACLR
rst => Yin_reg[2][17].ACLR
rst => Yin_reg[2][18].ACLR
rst => Yin_reg[2][19].ACLR
rst => Yin_reg[2][20].ACLR
rst => Yin_reg[2][21].ACLR
rst => Yin_reg[2][22].ACLR
rst => Yin_reg[2][23].ACLR
rst => Yin_reg[2][24].ACLR
rst => Yin_reg[2][25].ACLR
rst => Yin_reg[2][26].ACLR
rst => Yin_reg[2][27].ACLR
rst => Yin_reg[2][28].ACLR
rst => pole_mult_reg[0][0].ACLR
rst => pole_mult_reg[0][1].ACLR
rst => pole_mult_reg[0][2].ACLR
rst => pole_mult_reg[0][3].ACLR
rst => pole_mult_reg[0][4].ACLR
rst => pole_mult_reg[0][5].ACLR
rst => pole_mult_reg[0][6].ACLR
rst => pole_mult_reg[0][7].ACLR
rst => pole_mult_reg[0][8].ACLR
rst => pole_mult_reg[0][9].ACLR
rst => pole_mult_reg[0][10].ACLR
rst => pole_mult_reg[0][11].ACLR
rst => pole_mult_reg[0][12].ACLR
rst => pole_mult_reg[0][13].ACLR
rst => pole_mult_reg[0][14].ACLR
rst => pole_mult_reg[0][15].ACLR
rst => pole_mult_reg[0][16].ACLR
rst => pole_mult_reg[0][17].ACLR
rst => pole_mult_reg[0][18].ACLR
rst => pole_mult_reg[0][19].ACLR
rst => pole_mult_reg[0][20].ACLR
rst => pole_mult_reg[0][21].ACLR
rst => pole_mult_reg[0][22].ACLR
rst => pole_mult_reg[0][23].ACLR
rst => pole_mult_reg[0][24].ACLR
rst => pole_mult_reg[0][25].ACLR
rst => pole_mult_reg[0][26].ACLR
rst => pole_mult_reg[0][27].ACLR
rst => pole_mult_reg[0][28].ACLR
rst => pole_mult_reg[0][29].ACLR
rst => pole_mult_reg[0][30].ACLR
rst => pole_mult_reg[0][31].ACLR
rst => pole_mult_reg[0][32].ACLR
rst => pole_mult_reg[0][33].ACLR
rst => pole_mult_reg[0][34].ACLR
rst => pole_mult_reg[0][35].ACLR
rst => pole_mult_reg[0][36].ACLR
rst => pole_mult_reg[0][37].ACLR
rst => pole_mult_reg[0][38].ACLR
rst => pole_mult_reg[0][39].ACLR
rst => pole_mult_reg[0][40].ACLR
rst => pole_mult_reg[0][41].ACLR
rst => pole_mult_reg[0][42].ACLR
rst => pole_mult_reg[0][43].ACLR
rst => pole_mult_reg[0][44].ACLR
rst => pole_mult_reg[0][45].ACLR
rst => pole_mult_reg[1][0].ACLR
rst => pole_mult_reg[1][1].ACLR
rst => pole_mult_reg[1][2].ACLR
rst => pole_mult_reg[1][3].ACLR
rst => pole_mult_reg[1][4].ACLR
rst => pole_mult_reg[1][5].ACLR
rst => pole_mult_reg[1][6].ACLR
rst => pole_mult_reg[1][7].ACLR
rst => pole_mult_reg[1][8].ACLR
rst => pole_mult_reg[1][9].ACLR
rst => pole_mult_reg[1][10].ACLR
rst => pole_mult_reg[1][11].ACLR
rst => pole_mult_reg[1][12].ACLR
rst => pole_mult_reg[1][13].ACLR
rst => pole_mult_reg[1][14].ACLR
rst => pole_mult_reg[1][15].ACLR
rst => pole_mult_reg[1][16].ACLR
rst => pole_mult_reg[1][17].ACLR
rst => pole_mult_reg[1][18].ACLR
rst => pole_mult_reg[1][19].ACLR
rst => pole_mult_reg[1][20].ACLR
rst => pole_mult_reg[1][21].ACLR
rst => pole_mult_reg[1][22].ACLR
rst => pole_mult_reg[1][23].ACLR
rst => pole_mult_reg[1][24].ACLR
rst => pole_mult_reg[1][25].ACLR
rst => pole_mult_reg[1][26].ACLR
rst => pole_mult_reg[1][27].ACLR
rst => pole_mult_reg[1][28].ACLR
rst => pole_mult_reg[1][29].ACLR
rst => pole_mult_reg[1][30].ACLR
rst => pole_mult_reg[1][31].ACLR
rst => pole_mult_reg[1][32].ACLR
rst => pole_mult_reg[1][33].ACLR
rst => pole_mult_reg[1][34].ACLR
rst => pole_mult_reg[1][35].ACLR
rst => pole_mult_reg[1][36].ACLR
rst => pole_mult_reg[1][37].ACLR
rst => pole_mult_reg[1][38].ACLR
rst => pole_mult_reg[1][39].ACLR
rst => pole_mult_reg[1][40].ACLR
rst => pole_mult_reg[1][41].ACLR
rst => pole_mult_reg[1][42].ACLR
rst => pole_mult_reg[1][43].ACLR
rst => pole_mult_reg[1][44].ACLR
rst => pole_mult_reg[1][45].ACLR
rst => Yout[0].ACLR
rst => Yout[1].ACLR
rst => Yout[2].ACLR
rst => Yout[3].ACLR
rst => Yout[4].ACLR
rst => Yout[5].ACLR
rst => Yout[6].ACLR
rst => Yout[7].ACLR
rst => Yout[8].ACLR
rst => Yout[9].ACLR
rst => Yout[10].ACLR
rst => Yout[11].ACLR
rst => Yout[12].ACLR
rst => Yout[13].ACLR
rst => Yout[14].ACLR
rst => Yout[15].ACLR
rst => Yout[16].ACLR
rst => Yout[17].ACLR
rst => Yout[18].ACLR
rst => Yout[19].ACLR
rst => Yout[20].ACLR
rst => Yout[21].ACLR
rst => Yout[22].ACLR
rst => Yout[23].ACLR
rst => Yout[24].ACLR
rst => Yout[25].ACLR
rst => Yout[26].ACLR
rst => Yout[27].ACLR
rst => Yout[28].ACLR
rst => Yout[29].ACLR
rst => Yout[30].ACLR
rst => Yout[31].ACLR
rst => Yout[32].ACLR
rst => Yout[33].ACLR
rst => Yout[34].ACLR
rst => Yout[35].ACLR
rst => Yout[36].ACLR
rst => Yout[37].ACLR
rst => Yout[38].ACLR
rst => Yout[39].ACLR
rst => Yout[40].ACLR
rst => Yout[41].ACLR
rst => Yout[42].ACLR
rst => Yout[43].ACLR
rst => Yout[44].ACLR
rst => Yout[45].ACLR
rst => Yout[46].ACLR
rst => Yout[47].ACLR
clk_40k => Yin_reg[0][0].CLK
clk_40k => Yin_reg[0][1].CLK
clk_40k => Yin_reg[0][2].CLK
clk_40k => Yin_reg[0][3].CLK
clk_40k => Yin_reg[0][4].CLK
clk_40k => Yin_reg[0][5].CLK
clk_40k => Yin_reg[0][6].CLK
clk_40k => Yin_reg[0][7].CLK
clk_40k => Yin_reg[0][8].CLK
clk_40k => Yin_reg[0][9].CLK
clk_40k => Yin_reg[0][10].CLK
clk_40k => Yin_reg[0][11].CLK
clk_40k => Yin_reg[0][12].CLK
clk_40k => Yin_reg[0][13].CLK
clk_40k => Yin_reg[0][14].CLK
clk_40k => Yin_reg[0][15].CLK
clk_40k => Yin_reg[0][16].CLK
clk_40k => Yin_reg[0][17].CLK
clk_40k => Yin_reg[0][18].CLK
clk_40k => Yin_reg[0][19].CLK
clk_40k => Yin_reg[0][20].CLK
clk_40k => Yin_reg[0][21].CLK
clk_40k => Yin_reg[0][22].CLK
clk_40k => Yin_reg[0][23].CLK
clk_40k => Yin_reg[0][24].CLK
clk_40k => Yin_reg[0][25].CLK
clk_40k => Yin_reg[0][26].CLK
clk_40k => Yin_reg[0][27].CLK
clk_40k => Yin_reg[0][28].CLK
clk_40k => Yin_reg[1][0].CLK
clk_40k => Yin_reg[1][1].CLK
clk_40k => Yin_reg[1][2].CLK
clk_40k => Yin_reg[1][3].CLK
clk_40k => Yin_reg[1][4].CLK
clk_40k => Yin_reg[1][5].CLK
clk_40k => Yin_reg[1][6].CLK
clk_40k => Yin_reg[1][7].CLK
clk_40k => Yin_reg[1][8].CLK
clk_40k => Yin_reg[1][9].CLK
clk_40k => Yin_reg[1][10].CLK
clk_40k => Yin_reg[1][11].CLK
clk_40k => Yin_reg[1][12].CLK
clk_40k => Yin_reg[1][13].CLK
clk_40k => Yin_reg[1][14].CLK
clk_40k => Yin_reg[1][15].CLK
clk_40k => Yin_reg[1][16].CLK
clk_40k => Yin_reg[1][17].CLK
clk_40k => Yin_reg[1][18].CLK
clk_40k => Yin_reg[1][19].CLK
clk_40k => Yin_reg[1][20].CLK
clk_40k => Yin_reg[1][21].CLK
clk_40k => Yin_reg[1][22].CLK
clk_40k => Yin_reg[1][23].CLK
clk_40k => Yin_reg[1][24].CLK
clk_40k => Yin_reg[1][25].CLK
clk_40k => Yin_reg[1][26].CLK
clk_40k => Yin_reg[1][27].CLK
clk_40k => Yin_reg[1][28].CLK
clk_40k => Yin_reg[2][0].CLK
clk_40k => Yin_reg[2][1].CLK
clk_40k => Yin_reg[2][2].CLK
clk_40k => Yin_reg[2][3].CLK
clk_40k => Yin_reg[2][4].CLK
clk_40k => Yin_reg[2][5].CLK
clk_40k => Yin_reg[2][6].CLK
clk_40k => Yin_reg[2][7].CLK
clk_40k => Yin_reg[2][8].CLK
clk_40k => Yin_reg[2][9].CLK
clk_40k => Yin_reg[2][10].CLK
clk_40k => Yin_reg[2][11].CLK
clk_40k => Yin_reg[2][12].CLK
clk_40k => Yin_reg[2][13].CLK
clk_40k => Yin_reg[2][14].CLK
clk_40k => Yin_reg[2][15].CLK
clk_40k => Yin_reg[2][16].CLK
clk_40k => Yin_reg[2][17].CLK
clk_40k => Yin_reg[2][18].CLK
clk_40k => Yin_reg[2][19].CLK
clk_40k => Yin_reg[2][20].CLK
clk_40k => Yin_reg[2][21].CLK
clk_40k => Yin_reg[2][22].CLK
clk_40k => Yin_reg[2][23].CLK
clk_40k => Yin_reg[2][24].CLK
clk_40k => Yin_reg[2][25].CLK
clk_40k => Yin_reg[2][26].CLK
clk_40k => Yin_reg[2][27].CLK
clk_40k => Yin_reg[2][28].CLK
clk_40k => Xin_reg[0][0].CLK
clk_40k => Xin_reg[0][1].CLK
clk_40k => Xin_reg[0][2].CLK
clk_40k => Xin_reg[0][3].CLK
clk_40k => Xin_reg[0][4].CLK
clk_40k => Xin_reg[0][5].CLK
clk_40k => Xin_reg[0][6].CLK
clk_40k => Xin_reg[0][7].CLK
clk_40k => Xin_reg[0][8].CLK
clk_40k => Xin_reg[0][9].CLK
clk_40k => Xin_reg[0][10].CLK
clk_40k => Xin_reg[0][11].CLK
clk_40k => Xin_reg[0][12].CLK
clk_40k => Xin_reg[0][13].CLK
clk_40k => Xin_reg[0][14].CLK
clk_40k => Xin_reg[0][15].CLK
clk_40k => Xin_reg[0][16].CLK
clk_40k => Xin_reg[0][17].CLK
clk_40k => Xin_reg[0][18].CLK
clk_40k => Xin_reg[0][19].CLK
clk_40k => Xin_reg[0][20].CLK
clk_40k => Xin_reg[0][21].CLK
clk_40k => Xin_reg[0][22].CLK
clk_40k => Xin_reg[0][23].CLK
clk_40k => Xin_reg[1][0].CLK
clk_40k => Xin_reg[1][1].CLK
clk_40k => Xin_reg[1][2].CLK
clk_40k => Xin_reg[1][3].CLK
clk_40k => Xin_reg[1][4].CLK
clk_40k => Xin_reg[1][5].CLK
clk_40k => Xin_reg[1][6].CLK
clk_40k => Xin_reg[1][7].CLK
clk_40k => Xin_reg[1][8].CLK
clk_40k => Xin_reg[1][9].CLK
clk_40k => Xin_reg[1][10].CLK
clk_40k => Xin_reg[1][11].CLK
clk_40k => Xin_reg[1][12].CLK
clk_40k => Xin_reg[1][13].CLK
clk_40k => Xin_reg[1][14].CLK
clk_40k => Xin_reg[1][15].CLK
clk_40k => Xin_reg[1][16].CLK
clk_40k => Xin_reg[1][17].CLK
clk_40k => Xin_reg[1][18].CLK
clk_40k => Xin_reg[1][19].CLK
clk_40k => Xin_reg[1][20].CLK
clk_40k => Xin_reg[1][21].CLK
clk_40k => Xin_reg[1][22].CLK
clk_40k => Xin_reg[1][23].CLK
clk_40k => Xin_reg[2][0].CLK
clk_40k => Xin_reg[2][1].CLK
clk_40k => Xin_reg[2][2].CLK
clk_40k => Xin_reg[2][3].CLK
clk_40k => Xin_reg[2][4].CLK
clk_40k => Xin_reg[2][5].CLK
clk_40k => Xin_reg[2][6].CLK
clk_40k => Xin_reg[2][7].CLK
clk_40k => Xin_reg[2][8].CLK
clk_40k => Xin_reg[2][9].CLK
clk_40k => Xin_reg[2][10].CLK
clk_40k => Xin_reg[2][11].CLK
clk_40k => Xin_reg[2][12].CLK
clk_40k => Xin_reg[2][13].CLK
clk_40k => Xin_reg[2][14].CLK
clk_40k => Xin_reg[2][15].CLK
clk_40k => Xin_reg[2][16].CLK
clk_40k => Xin_reg[2][17].CLK
clk_40k => Xin_reg[2][18].CLK
clk_40k => Xin_reg[2][19].CLK
clk_40k => Xin_reg[2][20].CLK
clk_40k => Xin_reg[2][21].CLK
clk_40k => Xin_reg[2][22].CLK
clk_40k => Xin_reg[2][23].CLK
clk_40k => coe_ful_cnt[0].CLK
clk_40k => coe_ful_cnt[1].CLK
clk_40k => coe_ful_cnt[2].CLK
clk_40k => coe_buf[5][0].CLK
clk_40k => coe_buf[5][1].CLK
clk_40k => coe_buf[5][2].CLK
clk_40k => coe_buf[5][3].CLK
clk_40k => coe_buf[5][4].CLK
clk_40k => coe_buf[5][5].CLK
clk_40k => coe_buf[5][6].CLK
clk_40k => coe_buf[5][7].CLK
clk_40k => coe_buf[5][8].CLK
clk_40k => coe_buf[5][9].CLK
clk_40k => coe_buf[5][10].CLK
clk_40k => coe_buf[5][11].CLK
clk_40k => coe_buf[5][12].CLK
clk_40k => coe_buf[5][13].CLK
clk_40k => coe_buf[5][14].CLK
clk_40k => coe_buf[5][15].CLK
clk_40k => coe_buf[5][16].CLK
clk_40k => coe_buf[4][0].CLK
clk_40k => coe_buf[4][1].CLK
clk_40k => coe_buf[4][2].CLK
clk_40k => coe_buf[4][3].CLK
clk_40k => coe_buf[4][4].CLK
clk_40k => coe_buf[4][5].CLK
clk_40k => coe_buf[4][6].CLK
clk_40k => coe_buf[4][7].CLK
clk_40k => coe_buf[4][8].CLK
clk_40k => coe_buf[4][9].CLK
clk_40k => coe_buf[4][10].CLK
clk_40k => coe_buf[4][11].CLK
clk_40k => coe_buf[4][12].CLK
clk_40k => coe_buf[4][13].CLK
clk_40k => coe_buf[4][14].CLK
clk_40k => coe_buf[4][15].CLK
clk_40k => coe_buf[4][16].CLK
clk_40k => coe_buf[3][0].CLK
clk_40k => coe_buf[3][1].CLK
clk_40k => coe_buf[3][2].CLK
clk_40k => coe_buf[3][3].CLK
clk_40k => coe_buf[3][4].CLK
clk_40k => coe_buf[3][5].CLK
clk_40k => coe_buf[3][6].CLK
clk_40k => coe_buf[3][7].CLK
clk_40k => coe_buf[3][8].CLK
clk_40k => coe_buf[3][9].CLK
clk_40k => coe_buf[3][10].CLK
clk_40k => coe_buf[3][11].CLK
clk_40k => coe_buf[3][12].CLK
clk_40k => coe_buf[3][13].CLK
clk_40k => coe_buf[3][14].CLK
clk_40k => coe_buf[3][15].CLK
clk_40k => coe_buf[3][16].CLK
clk_40k => coe_buf[2][0].CLK
clk_40k => coe_buf[2][1].CLK
clk_40k => coe_buf[2][2].CLK
clk_40k => coe_buf[2][3].CLK
clk_40k => coe_buf[2][4].CLK
clk_40k => coe_buf[2][5].CLK
clk_40k => coe_buf[2][6].CLK
clk_40k => coe_buf[2][7].CLK
clk_40k => coe_buf[2][8].CLK
clk_40k => coe_buf[2][9].CLK
clk_40k => coe_buf[2][10].CLK
clk_40k => coe_buf[2][11].CLK
clk_40k => coe_buf[2][12].CLK
clk_40k => coe_buf[2][13].CLK
clk_40k => coe_buf[2][14].CLK
clk_40k => coe_buf[2][15].CLK
clk_40k => coe_buf[2][16].CLK
clk_40k => coe_buf[1][0].CLK
clk_40k => coe_buf[1][1].CLK
clk_40k => coe_buf[1][2].CLK
clk_40k => coe_buf[1][3].CLK
clk_40k => coe_buf[1][4].CLK
clk_40k => coe_buf[1][5].CLK
clk_40k => coe_buf[1][6].CLK
clk_40k => coe_buf[1][7].CLK
clk_40k => coe_buf[1][8].CLK
clk_40k => coe_buf[1][9].CLK
clk_40k => coe_buf[1][10].CLK
clk_40k => coe_buf[1][11].CLK
clk_40k => coe_buf[1][12].CLK
clk_40k => coe_buf[1][13].CLK
clk_40k => coe_buf[1][14].CLK
clk_40k => coe_buf[1][15].CLK
clk_40k => coe_buf[1][16].CLK
clk_40k => coe_buf[0][0].CLK
clk_40k => coe_buf[0][1].CLK
clk_40k => coe_buf[0][2].CLK
clk_40k => coe_buf[0][3].CLK
clk_40k => coe_buf[0][4].CLK
clk_40k => coe_buf[0][5].CLK
clk_40k => coe_buf[0][6].CLK
clk_40k => coe_buf[0][7].CLK
clk_40k => coe_buf[0][8].CLK
clk_40k => coe_buf[0][9].CLK
clk_40k => coe_buf[0][10].CLK
clk_40k => coe_buf[0][11].CLK
clk_40k => coe_buf[0][12].CLK
clk_40k => coe_buf[0][13].CLK
clk_40k => coe_buf[0][14].CLK
clk_40k => coe_buf[0][15].CLK
clk_40k => coe_buf[0][16].CLK
clk_40k => coe_reg[5][0].CLK
clk_40k => coe_reg[5][1].CLK
clk_40k => coe_reg[5][2].CLK
clk_40k => coe_reg[5][3].CLK
clk_40k => coe_reg[5][4].CLK
clk_40k => coe_reg[5][5].CLK
clk_40k => coe_reg[5][6].CLK
clk_40k => coe_reg[5][7].CLK
clk_40k => coe_reg[5][8].CLK
clk_40k => coe_reg[5][9].CLK
clk_40k => coe_reg[5][10].CLK
clk_40k => coe_reg[5][11].CLK
clk_40k => coe_reg[5][12].CLK
clk_40k => coe_reg[5][13].CLK
clk_40k => coe_reg[5][14].CLK
clk_40k => coe_reg[5][15].CLK
clk_40k => coe_reg[5][16].CLK
clk_40k => coe_reg[4][0].CLK
clk_40k => coe_reg[4][1].CLK
clk_40k => coe_reg[4][2].CLK
clk_40k => coe_reg[4][3].CLK
clk_40k => coe_reg[4][4].CLK
clk_40k => coe_reg[4][5].CLK
clk_40k => coe_reg[4][6].CLK
clk_40k => coe_reg[4][7].CLK
clk_40k => coe_reg[4][8].CLK
clk_40k => coe_reg[4][9].CLK
clk_40k => coe_reg[4][10].CLK
clk_40k => coe_reg[4][11].CLK
clk_40k => coe_reg[4][12].CLK
clk_40k => coe_reg[4][13].CLK
clk_40k => coe_reg[4][14].CLK
clk_40k => coe_reg[4][15].CLK
clk_40k => coe_reg[4][16].CLK
clk_40k => coe_reg[3][0].CLK
clk_40k => coe_reg[3][1].CLK
clk_40k => coe_reg[3][2].CLK
clk_40k => coe_reg[3][3].CLK
clk_40k => coe_reg[3][4].CLK
clk_40k => coe_reg[3][5].CLK
clk_40k => coe_reg[3][6].CLK
clk_40k => coe_reg[3][7].CLK
clk_40k => coe_reg[3][8].CLK
clk_40k => coe_reg[3][9].CLK
clk_40k => coe_reg[3][10].CLK
clk_40k => coe_reg[3][11].CLK
clk_40k => coe_reg[3][12].CLK
clk_40k => coe_reg[3][13].CLK
clk_40k => coe_reg[3][14].CLK
clk_40k => coe_reg[3][15].CLK
clk_40k => coe_reg[3][16].CLK
clk_40k => coe_reg[2][0].CLK
clk_40k => coe_reg[2][1].CLK
clk_40k => coe_reg[2][2].CLK
clk_40k => coe_reg[2][3].CLK
clk_40k => coe_reg[2][4].CLK
clk_40k => coe_reg[2][5].CLK
clk_40k => coe_reg[2][6].CLK
clk_40k => coe_reg[2][7].CLK
clk_40k => coe_reg[2][8].CLK
clk_40k => coe_reg[2][9].CLK
clk_40k => coe_reg[2][10].CLK
clk_40k => coe_reg[2][11].CLK
clk_40k => coe_reg[2][12].CLK
clk_40k => coe_reg[2][13].CLK
clk_40k => coe_reg[2][14].CLK
clk_40k => coe_reg[2][15].CLK
clk_40k => coe_reg[2][16].CLK
clk_40k => coe_reg[1][0].CLK
clk_40k => coe_reg[1][1].CLK
clk_40k => coe_reg[1][2].CLK
clk_40k => coe_reg[1][3].CLK
clk_40k => coe_reg[1][4].CLK
clk_40k => coe_reg[1][5].CLK
clk_40k => coe_reg[1][6].CLK
clk_40k => coe_reg[1][7].CLK
clk_40k => coe_reg[1][8].CLK
clk_40k => coe_reg[1][9].CLK
clk_40k => coe_reg[1][10].CLK
clk_40k => coe_reg[1][11].CLK
clk_40k => coe_reg[1][12].CLK
clk_40k => coe_reg[1][13].CLK
clk_40k => coe_reg[1][14].CLK
clk_40k => coe_reg[1][15].CLK
clk_40k => coe_reg[1][16].CLK
clk_40k => coe_reg[0][0].CLK
clk_40k => coe_reg[0][1].CLK
clk_40k => coe_reg[0][2].CLK
clk_40k => coe_reg[0][3].CLK
clk_40k => coe_reg[0][4].CLK
clk_40k => coe_reg[0][5].CLK
clk_40k => coe_reg[0][6].CLK
clk_40k => coe_reg[0][7].CLK
clk_40k => coe_reg[0][8].CLK
clk_40k => coe_reg[0][9].CLK
clk_40k => coe_reg[0][10].CLK
clk_40k => coe_reg[0][11].CLK
clk_40k => coe_reg[0][12].CLK
clk_40k => coe_reg[0][13].CLK
clk_40k => coe_reg[0][14].CLK
clk_40k => coe_reg[0][15].CLK
clk_40k => coe_reg[0][16].CLK
clk_40k => coe_en_delay1.CLK
clk_240k => Dout_buf[0].CLK
clk_240k => Dout_buf[1].CLK
clk_240k => Dout_buf[2].CLK
clk_240k => Dout_buf[3].CLK
clk_240k => Dout_buf[4].CLK
clk_240k => Dout_buf[5].CLK
clk_240k => Dout_buf[6].CLK
clk_240k => Dout_buf[7].CLK
clk_240k => Dout_buf[8].CLK
clk_240k => Dout_buf[9].CLK
clk_240k => Dout_buf[10].CLK
clk_240k => Dout_buf[11].CLK
clk_240k => Dout_buf[12].CLK
clk_240k => Dout_buf[13].CLK
clk_240k => Dout_buf[14].CLK
clk_240k => Dout_buf[15].CLK
clk_240k => Dout_buf[16].CLK
clk_240k => Dout_buf[17].CLK
clk_240k => Dout_buf[18].CLK
clk_240k => Dout_buf[19].CLK
clk_240k => Dout_buf[20].CLK
clk_240k => Dout_buf[21].CLK
clk_240k => Dout_buf[22].CLK
clk_240k => Dout_buf[23].CLK
clk_240k => Dout_buf[24].CLK
clk_240k => Dout_buf[25].CLK
clk_240k => Dout_buf[26].CLK
clk_240k => Dout_buf[27].CLK
clk_240k => Dout_buf[28].CLK
clk_240k => Yout[0].CLK
clk_240k => Yout[1].CLK
clk_240k => Yout[2].CLK
clk_240k => Yout[3].CLK
clk_240k => Yout[4].CLK
clk_240k => Yout[5].CLK
clk_240k => Yout[6].CLK
clk_240k => Yout[7].CLK
clk_240k => Yout[8].CLK
clk_240k => Yout[9].CLK
clk_240k => Yout[10].CLK
clk_240k => Yout[11].CLK
clk_240k => Yout[12].CLK
clk_240k => Yout[13].CLK
clk_240k => Yout[14].CLK
clk_240k => Yout[15].CLK
clk_240k => Yout[16].CLK
clk_240k => Yout[17].CLK
clk_240k => Yout[18].CLK
clk_240k => Yout[19].CLK
clk_240k => Yout[20].CLK
clk_240k => Yout[21].CLK
clk_240k => Yout[22].CLK
clk_240k => Yout[23].CLK
clk_240k => Yout[24].CLK
clk_240k => Yout[25].CLK
clk_240k => Yout[26].CLK
clk_240k => Yout[27].CLK
clk_240k => Yout[28].CLK
clk_240k => Yout[29].CLK
clk_240k => Yout[30].CLK
clk_240k => Yout[31].CLK
clk_240k => Yout[32].CLK
clk_240k => Yout[33].CLK
clk_240k => Yout[34].CLK
clk_240k => Yout[35].CLK
clk_240k => Yout[36].CLK
clk_240k => Yout[37].CLK
clk_240k => Yout[38].CLK
clk_240k => Yout[39].CLK
clk_240k => Yout[40].CLK
clk_240k => Yout[41].CLK
clk_240k => Yout[42].CLK
clk_240k => Yout[43].CLK
clk_240k => Yout[44].CLK
clk_240k => Yout[45].CLK
clk_240k => Yout[46].CLK
clk_240k => Yout[47].CLK
clk_240k => pole_mult_reg[0][0].CLK
clk_240k => pole_mult_reg[0][1].CLK
clk_240k => pole_mult_reg[0][2].CLK
clk_240k => pole_mult_reg[0][3].CLK
clk_240k => pole_mult_reg[0][4].CLK
clk_240k => pole_mult_reg[0][5].CLK
clk_240k => pole_mult_reg[0][6].CLK
clk_240k => pole_mult_reg[0][7].CLK
clk_240k => pole_mult_reg[0][8].CLK
clk_240k => pole_mult_reg[0][9].CLK
clk_240k => pole_mult_reg[0][10].CLK
clk_240k => pole_mult_reg[0][11].CLK
clk_240k => pole_mult_reg[0][12].CLK
clk_240k => pole_mult_reg[0][13].CLK
clk_240k => pole_mult_reg[0][14].CLK
clk_240k => pole_mult_reg[0][15].CLK
clk_240k => pole_mult_reg[0][16].CLK
clk_240k => pole_mult_reg[0][17].CLK
clk_240k => pole_mult_reg[0][18].CLK
clk_240k => pole_mult_reg[0][19].CLK
clk_240k => pole_mult_reg[0][20].CLK
clk_240k => pole_mult_reg[0][21].CLK
clk_240k => pole_mult_reg[0][22].CLK
clk_240k => pole_mult_reg[0][23].CLK
clk_240k => pole_mult_reg[0][24].CLK
clk_240k => pole_mult_reg[0][25].CLK
clk_240k => pole_mult_reg[0][26].CLK
clk_240k => pole_mult_reg[0][27].CLK
clk_240k => pole_mult_reg[0][28].CLK
clk_240k => pole_mult_reg[0][29].CLK
clk_240k => pole_mult_reg[0][30].CLK
clk_240k => pole_mult_reg[0][31].CLK
clk_240k => pole_mult_reg[0][32].CLK
clk_240k => pole_mult_reg[0][33].CLK
clk_240k => pole_mult_reg[0][34].CLK
clk_240k => pole_mult_reg[0][35].CLK
clk_240k => pole_mult_reg[0][36].CLK
clk_240k => pole_mult_reg[0][37].CLK
clk_240k => pole_mult_reg[0][38].CLK
clk_240k => pole_mult_reg[0][39].CLK
clk_240k => pole_mult_reg[0][40].CLK
clk_240k => pole_mult_reg[0][41].CLK
clk_240k => pole_mult_reg[0][42].CLK
clk_240k => pole_mult_reg[0][43].CLK
clk_240k => pole_mult_reg[0][44].CLK
clk_240k => pole_mult_reg[0][45].CLK
clk_240k => pole_mult_reg[1][0].CLK
clk_240k => pole_mult_reg[1][1].CLK
clk_240k => pole_mult_reg[1][2].CLK
clk_240k => pole_mult_reg[1][3].CLK
clk_240k => pole_mult_reg[1][4].CLK
clk_240k => pole_mult_reg[1][5].CLK
clk_240k => pole_mult_reg[1][6].CLK
clk_240k => pole_mult_reg[1][7].CLK
clk_240k => pole_mult_reg[1][8].CLK
clk_240k => pole_mult_reg[1][9].CLK
clk_240k => pole_mult_reg[1][10].CLK
clk_240k => pole_mult_reg[1][11].CLK
clk_240k => pole_mult_reg[1][12].CLK
clk_240k => pole_mult_reg[1][13].CLK
clk_240k => pole_mult_reg[1][14].CLK
clk_240k => pole_mult_reg[1][15].CLK
clk_240k => pole_mult_reg[1][16].CLK
clk_240k => pole_mult_reg[1][17].CLK
clk_240k => pole_mult_reg[1][18].CLK
clk_240k => pole_mult_reg[1][19].CLK
clk_240k => pole_mult_reg[1][20].CLK
clk_240k => pole_mult_reg[1][21].CLK
clk_240k => pole_mult_reg[1][22].CLK
clk_240k => pole_mult_reg[1][23].CLK
clk_240k => pole_mult_reg[1][24].CLK
clk_240k => pole_mult_reg[1][25].CLK
clk_240k => pole_mult_reg[1][26].CLK
clk_240k => pole_mult_reg[1][27].CLK
clk_240k => pole_mult_reg[1][28].CLK
clk_240k => pole_mult_reg[1][29].CLK
clk_240k => pole_mult_reg[1][30].CLK
clk_240k => pole_mult_reg[1][31].CLK
clk_240k => pole_mult_reg[1][32].CLK
clk_240k => pole_mult_reg[1][33].CLK
clk_240k => pole_mult_reg[1][34].CLK
clk_240k => pole_mult_reg[1][35].CLK
clk_240k => pole_mult_reg[1][36].CLK
clk_240k => pole_mult_reg[1][37].CLK
clk_240k => pole_mult_reg[1][38].CLK
clk_240k => pole_mult_reg[1][39].CLK
clk_240k => pole_mult_reg[1][40].CLK
clk_240k => pole_mult_reg[1][41].CLK
clk_240k => pole_mult_reg[1][42].CLK
clk_240k => pole_mult_reg[1][43].CLK
clk_240k => pole_mult_reg[1][44].CLK
clk_240k => pole_mult_reg[1][45].CLK
clk_240k => Xout[0].CLK
clk_240k => Xout[1].CLK
clk_240k => Xout[2].CLK
clk_240k => Xout[3].CLK
clk_240k => Xout[4].CLK
clk_240k => Xout[5].CLK
clk_240k => Xout[6].CLK
clk_240k => Xout[7].CLK
clk_240k => Xout[8].CLK
clk_240k => Xout[9].CLK
clk_240k => Xout[10].CLK
clk_240k => Xout[11].CLK
clk_240k => Xout[12].CLK
clk_240k => Xout[13].CLK
clk_240k => Xout[14].CLK
clk_240k => Xout[15].CLK
clk_240k => Xout[16].CLK
clk_240k => Xout[17].CLK
clk_240k => Xout[18].CLK
clk_240k => Xout[19].CLK
clk_240k => Xout[20].CLK
clk_240k => Xout[21].CLK
clk_240k => Xout[22].CLK
clk_240k => Xout[23].CLK
clk_240k => Xout[24].CLK
clk_240k => Xout[25].CLK
clk_240k => Xout[26].CLK
clk_240k => Xout[27].CLK
clk_240k => Xout[28].CLK
clk_240k => Xout[29].CLK
clk_240k => Xout[30].CLK
clk_240k => Xout[31].CLK
clk_240k => Xout[32].CLK
clk_240k => Xout[33].CLK
clk_240k => Xout[34].CLK
clk_240k => Xout[35].CLK
clk_240k => Xout[36].CLK
clk_240k => Xout[37].CLK
clk_240k => Xout[38].CLK
clk_240k => Xout[39].CLK
clk_240k => Xout[40].CLK
clk_240k => Xout[41].CLK
clk_240k => Xout[42].CLK
clk_240k => zero_mult_reg[0][0].CLK
clk_240k => zero_mult_reg[0][1].CLK
clk_240k => zero_mult_reg[0][2].CLK
clk_240k => zero_mult_reg[0][3].CLK
clk_240k => zero_mult_reg[0][4].CLK
clk_240k => zero_mult_reg[0][5].CLK
clk_240k => zero_mult_reg[0][6].CLK
clk_240k => zero_mult_reg[0][7].CLK
clk_240k => zero_mult_reg[0][8].CLK
clk_240k => zero_mult_reg[0][9].CLK
clk_240k => zero_mult_reg[0][10].CLK
clk_240k => zero_mult_reg[0][11].CLK
clk_240k => zero_mult_reg[0][12].CLK
clk_240k => zero_mult_reg[0][13].CLK
clk_240k => zero_mult_reg[0][14].CLK
clk_240k => zero_mult_reg[0][15].CLK
clk_240k => zero_mult_reg[0][16].CLK
clk_240k => zero_mult_reg[0][17].CLK
clk_240k => zero_mult_reg[0][18].CLK
clk_240k => zero_mult_reg[0][19].CLK
clk_240k => zero_mult_reg[0][20].CLK
clk_240k => zero_mult_reg[0][21].CLK
clk_240k => zero_mult_reg[0][22].CLK
clk_240k => zero_mult_reg[0][23].CLK
clk_240k => zero_mult_reg[0][24].CLK
clk_240k => zero_mult_reg[0][25].CLK
clk_240k => zero_mult_reg[0][26].CLK
clk_240k => zero_mult_reg[0][27].CLK
clk_240k => zero_mult_reg[0][28].CLK
clk_240k => zero_mult_reg[0][29].CLK
clk_240k => zero_mult_reg[0][30].CLK
clk_240k => zero_mult_reg[0][31].CLK
clk_240k => zero_mult_reg[0][32].CLK
clk_240k => zero_mult_reg[0][33].CLK
clk_240k => zero_mult_reg[0][34].CLK
clk_240k => zero_mult_reg[0][35].CLK
clk_240k => zero_mult_reg[0][36].CLK
clk_240k => zero_mult_reg[0][37].CLK
clk_240k => zero_mult_reg[0][38].CLK
clk_240k => zero_mult_reg[0][39].CLK
clk_240k => zero_mult_reg[0][40].CLK
clk_240k => zero_mult_reg[1][0].CLK
clk_240k => zero_mult_reg[1][1].CLK
clk_240k => zero_mult_reg[1][2].CLK
clk_240k => zero_mult_reg[1][3].CLK
clk_240k => zero_mult_reg[1][4].CLK
clk_240k => zero_mult_reg[1][5].CLK
clk_240k => zero_mult_reg[1][6].CLK
clk_240k => zero_mult_reg[1][7].CLK
clk_240k => zero_mult_reg[1][8].CLK
clk_240k => zero_mult_reg[1][9].CLK
clk_240k => zero_mult_reg[1][10].CLK
clk_240k => zero_mult_reg[1][11].CLK
clk_240k => zero_mult_reg[1][12].CLK
clk_240k => zero_mult_reg[1][13].CLK
clk_240k => zero_mult_reg[1][14].CLK
clk_240k => zero_mult_reg[1][15].CLK
clk_240k => zero_mult_reg[1][16].CLK
clk_240k => zero_mult_reg[1][17].CLK
clk_240k => zero_mult_reg[1][18].CLK
clk_240k => zero_mult_reg[1][19].CLK
clk_240k => zero_mult_reg[1][20].CLK
clk_240k => zero_mult_reg[1][21].CLK
clk_240k => zero_mult_reg[1][22].CLK
clk_240k => zero_mult_reg[1][23].CLK
clk_240k => zero_mult_reg[1][24].CLK
clk_240k => zero_mult_reg[1][25].CLK
clk_240k => zero_mult_reg[1][26].CLK
clk_240k => zero_mult_reg[1][27].CLK
clk_240k => zero_mult_reg[1][28].CLK
clk_240k => zero_mult_reg[1][29].CLK
clk_240k => zero_mult_reg[1][30].CLK
clk_240k => zero_mult_reg[1][31].CLK
clk_240k => zero_mult_reg[1][32].CLK
clk_240k => zero_mult_reg[1][33].CLK
clk_240k => zero_mult_reg[1][34].CLK
clk_240k => zero_mult_reg[1][35].CLK
clk_240k => zero_mult_reg[1][36].CLK
clk_240k => zero_mult_reg[1][37].CLK
clk_240k => zero_mult_reg[1][38].CLK
clk_240k => zero_mult_reg[1][39].CLK
clk_240k => zero_mult_reg[1][40].CLK
clk_240k => zero_mult_reg[2][0].CLK
clk_240k => zero_mult_reg[2][1].CLK
clk_240k => zero_mult_reg[2][2].CLK
clk_240k => zero_mult_reg[2][3].CLK
clk_240k => zero_mult_reg[2][4].CLK
clk_240k => zero_mult_reg[2][5].CLK
clk_240k => zero_mult_reg[2][6].CLK
clk_240k => zero_mult_reg[2][7].CLK
clk_240k => zero_mult_reg[2][8].CLK
clk_240k => zero_mult_reg[2][9].CLK
clk_240k => zero_mult_reg[2][10].CLK
clk_240k => zero_mult_reg[2][11].CLK
clk_240k => zero_mult_reg[2][12].CLK
clk_240k => zero_mult_reg[2][13].CLK
clk_240k => zero_mult_reg[2][14].CLK
clk_240k => zero_mult_reg[2][15].CLK
clk_240k => zero_mult_reg[2][16].CLK
clk_240k => zero_mult_reg[2][17].CLK
clk_240k => zero_mult_reg[2][18].CLK
clk_240k => zero_mult_reg[2][19].CLK
clk_240k => zero_mult_reg[2][20].CLK
clk_240k => zero_mult_reg[2][21].CLK
clk_240k => zero_mult_reg[2][22].CLK
clk_240k => zero_mult_reg[2][23].CLK
clk_240k => zero_mult_reg[2][24].CLK
clk_240k => zero_mult_reg[2][25].CLK
clk_240k => zero_mult_reg[2][26].CLK
clk_240k => zero_mult_reg[2][27].CLK
clk_240k => zero_mult_reg[2][28].CLK
clk_240k => zero_mult_reg[2][29].CLK
clk_240k => zero_mult_reg[2][30].CLK
clk_240k => zero_mult_reg[2][31].CLK
clk_240k => zero_mult_reg[2][32].CLK
clk_240k => zero_mult_reg[2][33].CLK
clk_240k => zero_mult_reg[2][34].CLK
clk_240k => zero_mult_reg[2][35].CLK
clk_240k => zero_mult_reg[2][36].CLK
clk_240k => zero_mult_reg[2][37].CLK
clk_240k => zero_mult_reg[2][38].CLK
clk_240k => zero_mult_reg[2][39].CLK
clk_240k => zero_mult_reg[2][40].CLK
clk_240k => clk240k_cnt[0].CLK
clk_240k => clk240k_cnt[1].CLK
clk_240k => clk240k_cnt[2].CLK
clk_240k => coe_mul_cnt[0].CLK
clk_240k => coe_mul_cnt[1].CLK
clk_240k => coe_mul_cnt[2].CLK
Din[0] => Xin_reg[0][0].DATAIN
Din[1] => Xin_reg[0][1].DATAIN
Din[2] => Xin_reg[0][2].DATAIN
Din[3] => Xin_reg[0][3].DATAIN
Din[4] => Xin_reg[0][4].DATAIN
Din[5] => Xin_reg[0][5].DATAIN
Din[6] => Xin_reg[0][6].DATAIN
Din[7] => Xin_reg[0][7].DATAIN
Din[8] => Xin_reg[0][8].DATAIN
Din[9] => Xin_reg[0][9].DATAIN
Din[10] => Xin_reg[0][10].DATAIN
Din[11] => Xin_reg[0][11].DATAIN
Din[12] => Xin_reg[0][12].DATAIN
Din[13] => Xin_reg[0][13].DATAIN
Din[14] => Xin_reg[0][14].DATAIN
Din[15] => Xin_reg[0][15].DATAIN
Din[16] => Xin_reg[0][16].DATAIN
Din[17] => Xin_reg[0][17].DATAIN
Din[18] => Xin_reg[0][18].DATAIN
Din[19] => Xin_reg[0][19].DATAIN
Din[20] => Xin_reg[0][20].DATAIN
Din[21] => Xin_reg[0][21].DATAIN
Din[22] => Xin_reg[0][22].DATAIN
Din[23] => Xin_reg[0][23].DATAIN
coe[0] => coe_reg[5][0].DATAIN
coe[1] => coe_reg[5][1].DATAIN
coe[2] => coe_reg[5][2].DATAIN
coe[3] => coe_reg[5][3].DATAIN
coe[4] => coe_reg[5][4].DATAIN
coe[5] => coe_reg[5][5].DATAIN
coe[6] => coe_reg[5][6].DATAIN
coe[7] => coe_reg[5][7].DATAIN
coe[8] => coe_reg[5][8].DATAIN
coe[9] => coe_reg[5][9].DATAIN
coe[10] => coe_reg[5][10].DATAIN
coe[11] => coe_reg[5][11].DATAIN
coe[12] => coe_reg[5][12].DATAIN
coe[13] => coe_reg[5][13].DATAIN
coe[14] => coe_reg[5][14].DATAIN
coe[15] => coe_reg[5][15].DATAIN
coe[16] => coe_reg[5][16].DATAIN
coe_en => coe_en_delay1.DATAIN
Dout[0] <= Dout_buf[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_buf[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_buf[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_buf[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_buf[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_buf[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_buf[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_buf[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_buf[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_buf[9].DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_buf[10].DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_buf[11].DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_buf[12].DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_buf[13].DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_buf[14].DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_buf[15].DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout_buf[16].DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout_buf[17].DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout_buf[18].DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout_buf[19].DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout_buf[20].DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout_buf[21].DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout_buf[22].DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout_buf[23].DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout_buf[24].DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout_buf[25].DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout_buf[26].DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout_buf[27].DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout_buf[28].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
dataa[16] => mult_l8n:auto_generated.dataa[16]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
datab[16] => mult_l8n:auto_generated.datab[16]
datab[17] => mult_l8n:auto_generated.datab[17]
datab[18] => mult_l8n:auto_generated.datab[18]
datab[19] => mult_l8n:auto_generated.datab[19]
datab[20] => mult_l8n:auto_generated.datab[20]
datab[21] => mult_l8n:auto_generated.datab[21]
datab[22] => mult_l8n:auto_generated.datab[22]
datab[23] => mult_l8n:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]
result[32] <= mult_l8n:auto_generated.result[32]
result[33] <= mult_l8n:auto_generated.result[33]
result[34] <= mult_l8n:auto_generated.result[34]
result[35] <= mult_l8n:auto_generated.result[35]
result[36] <= mult_l8n:auto_generated.result[36]
result[37] <= mult_l8n:auto_generated.result[37]
result[38] <= mult_l8n:auto_generated.result[38]
result[39] <= mult_l8n:auto_generated.result[39]
result[40] <= mult_l8n:auto_generated.result[40]


|au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_v8n:auto_generated.dataa[0]
dataa[1] => mult_v8n:auto_generated.dataa[1]
dataa[2] => mult_v8n:auto_generated.dataa[2]
dataa[3] => mult_v8n:auto_generated.dataa[3]
dataa[4] => mult_v8n:auto_generated.dataa[4]
dataa[5] => mult_v8n:auto_generated.dataa[5]
dataa[6] => mult_v8n:auto_generated.dataa[6]
dataa[7] => mult_v8n:auto_generated.dataa[7]
dataa[8] => mult_v8n:auto_generated.dataa[8]
dataa[9] => mult_v8n:auto_generated.dataa[9]
dataa[10] => mult_v8n:auto_generated.dataa[10]
dataa[11] => mult_v8n:auto_generated.dataa[11]
dataa[12] => mult_v8n:auto_generated.dataa[12]
dataa[13] => mult_v8n:auto_generated.dataa[13]
dataa[14] => mult_v8n:auto_generated.dataa[14]
dataa[15] => mult_v8n:auto_generated.dataa[15]
dataa[16] => mult_v8n:auto_generated.dataa[16]
datab[0] => mult_v8n:auto_generated.datab[0]
datab[1] => mult_v8n:auto_generated.datab[1]
datab[2] => mult_v8n:auto_generated.datab[2]
datab[3] => mult_v8n:auto_generated.datab[3]
datab[4] => mult_v8n:auto_generated.datab[4]
datab[5] => mult_v8n:auto_generated.datab[5]
datab[6] => mult_v8n:auto_generated.datab[6]
datab[7] => mult_v8n:auto_generated.datab[7]
datab[8] => mult_v8n:auto_generated.datab[8]
datab[9] => mult_v8n:auto_generated.datab[9]
datab[10] => mult_v8n:auto_generated.datab[10]
datab[11] => mult_v8n:auto_generated.datab[11]
datab[12] => mult_v8n:auto_generated.datab[12]
datab[13] => mult_v8n:auto_generated.datab[13]
datab[14] => mult_v8n:auto_generated.datab[14]
datab[15] => mult_v8n:auto_generated.datab[15]
datab[16] => mult_v8n:auto_generated.datab[16]
datab[17] => mult_v8n:auto_generated.datab[17]
datab[18] => mult_v8n:auto_generated.datab[18]
datab[19] => mult_v8n:auto_generated.datab[19]
datab[20] => mult_v8n:auto_generated.datab[20]
datab[21] => mult_v8n:auto_generated.datab[21]
datab[22] => mult_v8n:auto_generated.datab[22]
datab[23] => mult_v8n:auto_generated.datab[23]
datab[24] => mult_v8n:auto_generated.datab[24]
datab[25] => mult_v8n:auto_generated.datab[25]
datab[26] => mult_v8n:auto_generated.datab[26]
datab[27] => mult_v8n:auto_generated.datab[27]
datab[28] => mult_v8n:auto_generated.datab[28]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_v8n:auto_generated.result[0]
result[1] <= mult_v8n:auto_generated.result[1]
result[2] <= mult_v8n:auto_generated.result[2]
result[3] <= mult_v8n:auto_generated.result[3]
result[4] <= mult_v8n:auto_generated.result[4]
result[5] <= mult_v8n:auto_generated.result[5]
result[6] <= mult_v8n:auto_generated.result[6]
result[7] <= mult_v8n:auto_generated.result[7]
result[8] <= mult_v8n:auto_generated.result[8]
result[9] <= mult_v8n:auto_generated.result[9]
result[10] <= mult_v8n:auto_generated.result[10]
result[11] <= mult_v8n:auto_generated.result[11]
result[12] <= mult_v8n:auto_generated.result[12]
result[13] <= mult_v8n:auto_generated.result[13]
result[14] <= mult_v8n:auto_generated.result[14]
result[15] <= mult_v8n:auto_generated.result[15]
result[16] <= mult_v8n:auto_generated.result[16]
result[17] <= mult_v8n:auto_generated.result[17]
result[18] <= mult_v8n:auto_generated.result[18]
result[19] <= mult_v8n:auto_generated.result[19]
result[20] <= mult_v8n:auto_generated.result[20]
result[21] <= mult_v8n:auto_generated.result[21]
result[22] <= mult_v8n:auto_generated.result[22]
result[23] <= mult_v8n:auto_generated.result[23]
result[24] <= mult_v8n:auto_generated.result[24]
result[25] <= mult_v8n:auto_generated.result[25]
result[26] <= mult_v8n:auto_generated.result[26]
result[27] <= mult_v8n:auto_generated.result[27]
result[28] <= mult_v8n:auto_generated.result[28]
result[29] <= mult_v8n:auto_generated.result[29]
result[30] <= mult_v8n:auto_generated.result[30]
result[31] <= mult_v8n:auto_generated.result[31]
result[32] <= mult_v8n:auto_generated.result[32]
result[33] <= mult_v8n:auto_generated.result[33]
result[34] <= mult_v8n:auto_generated.result[34]
result[35] <= mult_v8n:auto_generated.result[35]
result[36] <= mult_v8n:auto_generated.result[36]
result[37] <= mult_v8n:auto_generated.result[37]
result[38] <= mult_v8n:auto_generated.result[38]
result[39] <= mult_v8n:auto_generated.result[39]
result[40] <= mult_v8n:auto_generated.result[40]
result[41] <= mult_v8n:auto_generated.result[41]
result[42] <= mult_v8n:auto_generated.result[42]
result[43] <= mult_v8n:auto_generated.result[43]
result[44] <= mult_v8n:auto_generated.result[44]
result[45] <= mult_v8n:auto_generated.result[45]


|au_filter|equalizer:equalizer_inst|iir:iir_200|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
datab[24] => mac_mult3.DATAB6
datab[25] => mac_mult3.DATAB7
datab[26] => mac_mult3.DATAB8
datab[27] => mac_mult3.DATAB9
datab[28] => mac_mult3.DATAB10
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a


|au_filter|equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rhb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rhb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rhb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rhb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rhb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rhb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rhb1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rhb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rhb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rhb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rhb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rhb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rhb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rhb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rhb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rhb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rhb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rhb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rhb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rhb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rhb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rhb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rhb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rhb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rhb1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|equalizer:equalizer_inst|rom_iir_200:rom_iir_200_inst|altsyncram:altsyncram_component|altsyncram_rhb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|au_filter|equalizer:equalizer_inst|iir:iir_600
rst => coe_reg[5][0].ACLR
rst => coe_reg[5][1].PRESET
rst => coe_reg[5][2].ACLR
rst => coe_reg[5][3].ACLR
rst => coe_reg[5][4].ACLR
rst => coe_reg[5][5].PRESET
rst => coe_reg[5][6].PRESET
rst => coe_reg[5][7].ACLR
rst => coe_reg[5][8].PRESET
rst => coe_reg[5][9].ACLR
rst => coe_reg[5][10].PRESET
rst => coe_reg[5][11].ACLR
rst => coe_reg[5][12].PRESET
rst => coe_reg[5][13].PRESET
rst => coe_reg[5][14].PRESET
rst => coe_reg[5][15].ACLR
rst => coe_reg[5][16].ACLR
rst => coe_reg[4][0].PRESET
rst => coe_reg[4][1].ACLR
rst => coe_reg[4][2].ACLR
rst => coe_reg[4][3].PRESET
rst => coe_reg[4][4].ACLR
rst => coe_reg[4][5].ACLR
rst => coe_reg[4][6].PRESET
rst => coe_reg[4][7].PRESET
rst => coe_reg[4][8].PRESET
rst => coe_reg[4][9].ACLR
rst => coe_reg[4][10].ACLR
rst => coe_reg[4][11].PRESET
rst => coe_reg[4][12].PRESET
rst => coe_reg[4][13].ACLR
rst => coe_reg[4][14].ACLR
rst => coe_reg[4][15].ACLR
rst => coe_reg[4][16].PRESET
rst => coe_reg[3][0].ACLR
rst => coe_reg[3][1].ACLR
rst => coe_reg[3][2].ACLR
rst => coe_reg[3][3].ACLR
rst => coe_reg[3][4].ACLR
rst => coe_reg[3][5].ACLR
rst => coe_reg[3][6].ACLR
rst => coe_reg[3][7].ACLR
rst => coe_reg[3][8].ACLR
rst => coe_reg[3][9].ACLR
rst => coe_reg[3][10].ACLR
rst => coe_reg[3][11].ACLR
rst => coe_reg[3][12].ACLR
rst => coe_reg[3][13].ACLR
rst => coe_reg[3][14].ACLR
rst => coe_reg[3][15].PRESET
rst => coe_reg[3][16].ACLR
rst => coe_reg[2][0].ACLR
rst => coe_reg[2][1].PRESET
rst => coe_reg[2][2].ACLR
rst => coe_reg[2][3].ACLR
rst => coe_reg[2][4].ACLR
rst => coe_reg[2][5].PRESET
rst => coe_reg[2][6].PRESET
rst => coe_reg[2][7].ACLR
rst => coe_reg[2][8].PRESET
rst => coe_reg[2][9].ACLR
rst => coe_reg[2][10].PRESET
rst => coe_reg[2][11].ACLR
rst => coe_reg[2][12].PRESET
rst => coe_reg[2][13].PRESET
rst => coe_reg[2][14].PRESET
rst => coe_reg[2][15].ACLR
rst => coe_reg[2][16].ACLR
rst => coe_reg[1][0].PRESET
rst => coe_reg[1][1].ACLR
rst => coe_reg[1][2].ACLR
rst => coe_reg[1][3].PRESET
rst => coe_reg[1][4].ACLR
rst => coe_reg[1][5].ACLR
rst => coe_reg[1][6].PRESET
rst => coe_reg[1][7].PRESET
rst => coe_reg[1][8].PRESET
rst => coe_reg[1][9].ACLR
rst => coe_reg[1][10].ACLR
rst => coe_reg[1][11].PRESET
rst => coe_reg[1][12].PRESET
rst => coe_reg[1][13].ACLR
rst => coe_reg[1][14].ACLR
rst => coe_reg[1][15].ACLR
rst => coe_reg[1][16].PRESET
rst => coe_reg[0][0].ACLR
rst => coe_reg[0][1].ACLR
rst => coe_reg[0][2].ACLR
rst => coe_reg[0][3].ACLR
rst => coe_reg[0][4].ACLR
rst => coe_reg[0][5].ACLR
rst => coe_reg[0][6].ACLR
rst => coe_reg[0][7].ACLR
rst => coe_reg[0][8].ACLR
rst => coe_reg[0][9].ACLR
rst => coe_reg[0][10].ACLR
rst => coe_reg[0][11].ACLR
rst => coe_reg[0][12].ACLR
rst => coe_reg[0][13].ACLR
rst => coe_reg[0][14].ACLR
rst => coe_reg[0][15].PRESET
rst => coe_reg[0][16].ACLR
rst => Yin[28].OUTPUTSELECT
rst => Yin[27].OUTPUTSELECT
rst => Yin[26].OUTPUTSELECT
rst => Yin[25].OUTPUTSELECT
rst => Yin[24].OUTPUTSELECT
rst => Yin[23].OUTPUTSELECT
rst => Yin[22].OUTPUTSELECT
rst => Yin[21].OUTPUTSELECT
rst => Yin[20].OUTPUTSELECT
rst => Yin[19].OUTPUTSELECT
rst => Yin[18].OUTPUTSELECT
rst => Yin[17].OUTPUTSELECT
rst => Yin[16].OUTPUTSELECT
rst => Yin[15].OUTPUTSELECT
rst => Yin[14].OUTPUTSELECT
rst => Yin[13].OUTPUTSELECT
rst => Yin[12].OUTPUTSELECT
rst => Yin[11].OUTPUTSELECT
rst => Yin[10].OUTPUTSELECT
rst => Yin[9].OUTPUTSELECT
rst => Yin[8].OUTPUTSELECT
rst => Yin[7].OUTPUTSELECT
rst => Yin[6].OUTPUTSELECT
rst => Yin[5].OUTPUTSELECT
rst => Yin[4].OUTPUTSELECT
rst => Yin[3].OUTPUTSELECT
rst => Yin[2].OUTPUTSELECT
rst => Yin[1].OUTPUTSELECT
rst => Yin[0].OUTPUTSELECT
rst => Dout_buf[0].ACLR
rst => Dout_buf[1].ACLR
rst => Dout_buf[2].ACLR
rst => Dout_buf[3].ACLR
rst => Dout_buf[4].ACLR
rst => Dout_buf[5].ACLR
rst => Dout_buf[6].ACLR
rst => Dout_buf[7].ACLR
rst => Dout_buf[8].ACLR
rst => Dout_buf[9].ACLR
rst => Dout_buf[10].ACLR
rst => Dout_buf[11].ACLR
rst => Dout_buf[12].ACLR
rst => Dout_buf[13].ACLR
rst => Dout_buf[14].ACLR
rst => Dout_buf[15].ACLR
rst => Dout_buf[16].ACLR
rst => Dout_buf[17].ACLR
rst => Dout_buf[18].ACLR
rst => Dout_buf[19].ACLR
rst => Dout_buf[20].ACLR
rst => Dout_buf[21].ACLR
rst => Dout_buf[22].ACLR
rst => Dout_buf[23].ACLR
rst => Dout_buf[24].ACLR
rst => Dout_buf[25].ACLR
rst => Dout_buf[26].ACLR
rst => Dout_buf[27].ACLR
rst => Dout_buf[28].ACLR
rst => coe_en_delay1.ACLR
rst => coe_buf[5][0].ACLR
rst => coe_buf[5][1].PRESET
rst => coe_buf[5][2].ACLR
rst => coe_buf[5][3].ACLR
rst => coe_buf[5][4].ACLR
rst => coe_buf[5][5].PRESET
rst => coe_buf[5][6].PRESET
rst => coe_buf[5][7].ACLR
rst => coe_buf[5][8].PRESET
rst => coe_buf[5][9].ACLR
rst => coe_buf[5][10].PRESET
rst => coe_buf[5][11].ACLR
rst => coe_buf[5][12].PRESET
rst => coe_buf[5][13].PRESET
rst => coe_buf[5][14].PRESET
rst => coe_buf[5][15].ACLR
rst => coe_buf[5][16].ACLR
rst => coe_buf[4][0].PRESET
rst => coe_buf[4][1].ACLR
rst => coe_buf[4][2].ACLR
rst => coe_buf[4][3].PRESET
rst => coe_buf[4][4].ACLR
rst => coe_buf[4][5].ACLR
rst => coe_buf[4][6].PRESET
rst => coe_buf[4][7].PRESET
rst => coe_buf[4][8].PRESET
rst => coe_buf[4][9].ACLR
rst => coe_buf[4][10].ACLR
rst => coe_buf[4][11].PRESET
rst => coe_buf[4][12].PRESET
rst => coe_buf[4][13].ACLR
rst => coe_buf[4][14].ACLR
rst => coe_buf[4][15].ACLR
rst => coe_buf[4][16].PRESET
rst => coe_buf[3][0].ACLR
rst => coe_buf[3][1].ACLR
rst => coe_buf[3][2].ACLR
rst => coe_buf[3][3].ACLR
rst => coe_buf[3][4].ACLR
rst => coe_buf[3][5].ACLR
rst => coe_buf[3][6].ACLR
rst => coe_buf[3][7].ACLR
rst => coe_buf[3][8].ACLR
rst => coe_buf[3][9].ACLR
rst => coe_buf[3][10].ACLR
rst => coe_buf[3][11].ACLR
rst => coe_buf[3][12].ACLR
rst => coe_buf[3][13].ACLR
rst => coe_buf[3][14].ACLR
rst => coe_buf[3][15].PRESET
rst => coe_buf[3][16].ACLR
rst => coe_buf[2][0].ACLR
rst => coe_buf[2][1].PRESET
rst => coe_buf[2][2].ACLR
rst => coe_buf[2][3].ACLR
rst => coe_buf[2][4].ACLR
rst => coe_buf[2][5].PRESET
rst => coe_buf[2][6].PRESET
rst => coe_buf[2][7].ACLR
rst => coe_buf[2][8].PRESET
rst => coe_buf[2][9].ACLR
rst => coe_buf[2][10].PRESET
rst => coe_buf[2][11].ACLR
rst => coe_buf[2][12].PRESET
rst => coe_buf[2][13].PRESET
rst => coe_buf[2][14].PRESET
rst => coe_buf[2][15].ACLR
rst => coe_buf[2][16].ACLR
rst => coe_buf[1][0].PRESET
rst => coe_buf[1][1].ACLR
rst => coe_buf[1][2].ACLR
rst => coe_buf[1][3].PRESET
rst => coe_buf[1][4].ACLR
rst => coe_buf[1][5].ACLR
rst => coe_buf[1][6].PRESET
rst => coe_buf[1][7].PRESET
rst => coe_buf[1][8].PRESET
rst => coe_buf[1][9].ACLR
rst => coe_buf[1][10].ACLR
rst => coe_buf[1][11].PRESET
rst => coe_buf[1][12].PRESET
rst => coe_buf[1][13].ACLR
rst => coe_buf[1][14].ACLR
rst => coe_buf[1][15].ACLR
rst => coe_buf[1][16].PRESET
rst => coe_buf[0][0].ACLR
rst => coe_buf[0][1].ACLR
rst => coe_buf[0][2].ACLR
rst => coe_buf[0][3].ACLR
rst => coe_buf[0][4].ACLR
rst => coe_buf[0][5].ACLR
rst => coe_buf[0][6].ACLR
rst => coe_buf[0][7].ACLR
rst => coe_buf[0][8].ACLR
rst => coe_buf[0][9].ACLR
rst => coe_buf[0][10].ACLR
rst => coe_buf[0][11].ACLR
rst => coe_buf[0][12].ACLR
rst => coe_buf[0][13].ACLR
rst => coe_buf[0][14].ACLR
rst => coe_buf[0][15].PRESET
rst => coe_buf[0][16].ACLR
rst => coe_ful_cnt[0].ACLR
rst => coe_ful_cnt[1].ACLR
rst => coe_ful_cnt[2].ACLR
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[0][12].ACLR
rst => Xin_reg[0][13].ACLR
rst => Xin_reg[0][14].ACLR
rst => Xin_reg[0][15].ACLR
rst => Xin_reg[0][16].ACLR
rst => Xin_reg[0][17].ACLR
rst => Xin_reg[0][18].ACLR
rst => Xin_reg[0][19].ACLR
rst => Xin_reg[0][20].ACLR
rst => Xin_reg[0][21].ACLR
rst => Xin_reg[0][22].ACLR
rst => Xin_reg[0][23].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[1][12].ACLR
rst => Xin_reg[1][13].ACLR
rst => Xin_reg[1][14].ACLR
rst => Xin_reg[1][15].ACLR
rst => Xin_reg[1][16].ACLR
rst => Xin_reg[1][17].ACLR
rst => Xin_reg[1][18].ACLR
rst => Xin_reg[1][19].ACLR
rst => Xin_reg[1][20].ACLR
rst => Xin_reg[1][21].ACLR
rst => Xin_reg[1][22].ACLR
rst => Xin_reg[1][23].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[2][12].ACLR
rst => Xin_reg[2][13].ACLR
rst => Xin_reg[2][14].ACLR
rst => Xin_reg[2][15].ACLR
rst => Xin_reg[2][16].ACLR
rst => Xin_reg[2][17].ACLR
rst => Xin_reg[2][18].ACLR
rst => Xin_reg[2][19].ACLR
rst => Xin_reg[2][20].ACLR
rst => Xin_reg[2][21].ACLR
rst => Xin_reg[2][22].ACLR
rst => Xin_reg[2][23].ACLR
rst => coe_mul_cnt[0].ACLR
rst => coe_mul_cnt[1].ACLR
rst => coe_mul_cnt[2].ACLR
rst => clk240k_cnt[0].ACLR
rst => clk240k_cnt[1].ACLR
rst => clk240k_cnt[2].ACLR
rst => zero_mult_reg[0][0].ACLR
rst => zero_mult_reg[0][1].ACLR
rst => zero_mult_reg[0][2].ACLR
rst => zero_mult_reg[0][3].ACLR
rst => zero_mult_reg[0][4].ACLR
rst => zero_mult_reg[0][5].ACLR
rst => zero_mult_reg[0][6].ACLR
rst => zero_mult_reg[0][7].ACLR
rst => zero_mult_reg[0][8].ACLR
rst => zero_mult_reg[0][9].ACLR
rst => zero_mult_reg[0][10].ACLR
rst => zero_mult_reg[0][11].ACLR
rst => zero_mult_reg[0][12].ACLR
rst => zero_mult_reg[0][13].ACLR
rst => zero_mult_reg[0][14].ACLR
rst => zero_mult_reg[0][15].ACLR
rst => zero_mult_reg[0][16].ACLR
rst => zero_mult_reg[0][17].ACLR
rst => zero_mult_reg[0][18].ACLR
rst => zero_mult_reg[0][19].ACLR
rst => zero_mult_reg[0][20].ACLR
rst => zero_mult_reg[0][21].ACLR
rst => zero_mult_reg[0][22].ACLR
rst => zero_mult_reg[0][23].ACLR
rst => zero_mult_reg[0][24].ACLR
rst => zero_mult_reg[0][25].ACLR
rst => zero_mult_reg[0][26].ACLR
rst => zero_mult_reg[0][27].ACLR
rst => zero_mult_reg[0][28].ACLR
rst => zero_mult_reg[0][29].ACLR
rst => zero_mult_reg[0][30].ACLR
rst => zero_mult_reg[0][31].ACLR
rst => zero_mult_reg[0][32].ACLR
rst => zero_mult_reg[0][33].ACLR
rst => zero_mult_reg[0][34].ACLR
rst => zero_mult_reg[0][35].ACLR
rst => zero_mult_reg[0][36].ACLR
rst => zero_mult_reg[0][37].ACLR
rst => zero_mult_reg[0][38].ACLR
rst => zero_mult_reg[0][39].ACLR
rst => zero_mult_reg[0][40].ACLR
rst => zero_mult_reg[1][0].ACLR
rst => zero_mult_reg[1][1].ACLR
rst => zero_mult_reg[1][2].ACLR
rst => zero_mult_reg[1][3].ACLR
rst => zero_mult_reg[1][4].ACLR
rst => zero_mult_reg[1][5].ACLR
rst => zero_mult_reg[1][6].ACLR
rst => zero_mult_reg[1][7].ACLR
rst => zero_mult_reg[1][8].ACLR
rst => zero_mult_reg[1][9].ACLR
rst => zero_mult_reg[1][10].ACLR
rst => zero_mult_reg[1][11].ACLR
rst => zero_mult_reg[1][12].ACLR
rst => zero_mult_reg[1][13].ACLR
rst => zero_mult_reg[1][14].ACLR
rst => zero_mult_reg[1][15].ACLR
rst => zero_mult_reg[1][16].ACLR
rst => zero_mult_reg[1][17].ACLR
rst => zero_mult_reg[1][18].ACLR
rst => zero_mult_reg[1][19].ACLR
rst => zero_mult_reg[1][20].ACLR
rst => zero_mult_reg[1][21].ACLR
rst => zero_mult_reg[1][22].ACLR
rst => zero_mult_reg[1][23].ACLR
rst => zero_mult_reg[1][24].ACLR
rst => zero_mult_reg[1][25].ACLR
rst => zero_mult_reg[1][26].ACLR
rst => zero_mult_reg[1][27].ACLR
rst => zero_mult_reg[1][28].ACLR
rst => zero_mult_reg[1][29].ACLR
rst => zero_mult_reg[1][30].ACLR
rst => zero_mult_reg[1][31].ACLR
rst => zero_mult_reg[1][32].ACLR
rst => zero_mult_reg[1][33].ACLR
rst => zero_mult_reg[1][34].ACLR
rst => zero_mult_reg[1][35].ACLR
rst => zero_mult_reg[1][36].ACLR
rst => zero_mult_reg[1][37].ACLR
rst => zero_mult_reg[1][38].ACLR
rst => zero_mult_reg[1][39].ACLR
rst => zero_mult_reg[1][40].ACLR
rst => zero_mult_reg[2][0].ACLR
rst => zero_mult_reg[2][1].ACLR
rst => zero_mult_reg[2][2].ACLR
rst => zero_mult_reg[2][3].ACLR
rst => zero_mult_reg[2][4].ACLR
rst => zero_mult_reg[2][5].ACLR
rst => zero_mult_reg[2][6].ACLR
rst => zero_mult_reg[2][7].ACLR
rst => zero_mult_reg[2][8].ACLR
rst => zero_mult_reg[2][9].ACLR
rst => zero_mult_reg[2][10].ACLR
rst => zero_mult_reg[2][11].ACLR
rst => zero_mult_reg[2][12].ACLR
rst => zero_mult_reg[2][13].ACLR
rst => zero_mult_reg[2][14].ACLR
rst => zero_mult_reg[2][15].ACLR
rst => zero_mult_reg[2][16].ACLR
rst => zero_mult_reg[2][17].ACLR
rst => zero_mult_reg[2][18].ACLR
rst => zero_mult_reg[2][19].ACLR
rst => zero_mult_reg[2][20].ACLR
rst => zero_mult_reg[2][21].ACLR
rst => zero_mult_reg[2][22].ACLR
rst => zero_mult_reg[2][23].ACLR
rst => zero_mult_reg[2][24].ACLR
rst => zero_mult_reg[2][25].ACLR
rst => zero_mult_reg[2][26].ACLR
rst => zero_mult_reg[2][27].ACLR
rst => zero_mult_reg[2][28].ACLR
rst => zero_mult_reg[2][29].ACLR
rst => zero_mult_reg[2][30].ACLR
rst => zero_mult_reg[2][31].ACLR
rst => zero_mult_reg[2][32].ACLR
rst => zero_mult_reg[2][33].ACLR
rst => zero_mult_reg[2][34].ACLR
rst => zero_mult_reg[2][35].ACLR
rst => zero_mult_reg[2][36].ACLR
rst => zero_mult_reg[2][37].ACLR
rst => zero_mult_reg[2][38].ACLR
rst => zero_mult_reg[2][39].ACLR
rst => zero_mult_reg[2][40].ACLR
rst => Xout[0].ACLR
rst => Xout[1].ACLR
rst => Xout[2].ACLR
rst => Xout[3].ACLR
rst => Xout[4].ACLR
rst => Xout[5].ACLR
rst => Xout[6].ACLR
rst => Xout[7].ACLR
rst => Xout[8].ACLR
rst => Xout[9].ACLR
rst => Xout[10].ACLR
rst => Xout[11].ACLR
rst => Xout[12].ACLR
rst => Xout[13].ACLR
rst => Xout[14].ACLR
rst => Xout[15].ACLR
rst => Xout[16].ACLR
rst => Xout[17].ACLR
rst => Xout[18].ACLR
rst => Xout[19].ACLR
rst => Xout[20].ACLR
rst => Xout[21].ACLR
rst => Xout[22].ACLR
rst => Xout[23].ACLR
rst => Xout[24].ACLR
rst => Xout[25].ACLR
rst => Xout[26].ACLR
rst => Xout[27].ACLR
rst => Xout[28].ACLR
rst => Xout[29].ACLR
rst => Xout[30].ACLR
rst => Xout[31].ACLR
rst => Xout[32].ACLR
rst => Xout[33].ACLR
rst => Xout[34].ACLR
rst => Xout[35].ACLR
rst => Xout[36].ACLR
rst => Xout[37].ACLR
rst => Xout[38].ACLR
rst => Xout[39].ACLR
rst => Xout[40].ACLR
rst => Xout[41].ACLR
rst => Xout[42].ACLR
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[0][12].ACLR
rst => Yin_reg[0][13].ACLR
rst => Yin_reg[0][14].ACLR
rst => Yin_reg[0][15].ACLR
rst => Yin_reg[0][16].ACLR
rst => Yin_reg[0][17].ACLR
rst => Yin_reg[0][18].ACLR
rst => Yin_reg[0][19].ACLR
rst => Yin_reg[0][20].ACLR
rst => Yin_reg[0][21].ACLR
rst => Yin_reg[0][22].ACLR
rst => Yin_reg[0][23].ACLR
rst => Yin_reg[0][24].ACLR
rst => Yin_reg[0][25].ACLR
rst => Yin_reg[0][26].ACLR
rst => Yin_reg[0][27].ACLR
rst => Yin_reg[0][28].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[1][12].ACLR
rst => Yin_reg[1][13].ACLR
rst => Yin_reg[1][14].ACLR
rst => Yin_reg[1][15].ACLR
rst => Yin_reg[1][16].ACLR
rst => Yin_reg[1][17].ACLR
rst => Yin_reg[1][18].ACLR
rst => Yin_reg[1][19].ACLR
rst => Yin_reg[1][20].ACLR
rst => Yin_reg[1][21].ACLR
rst => Yin_reg[1][22].ACLR
rst => Yin_reg[1][23].ACLR
rst => Yin_reg[1][24].ACLR
rst => Yin_reg[1][25].ACLR
rst => Yin_reg[1][26].ACLR
rst => Yin_reg[1][27].ACLR
rst => Yin_reg[1][28].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[2][12].ACLR
rst => Yin_reg[2][13].ACLR
rst => Yin_reg[2][14].ACLR
rst => Yin_reg[2][15].ACLR
rst => Yin_reg[2][16].ACLR
rst => Yin_reg[2][17].ACLR
rst => Yin_reg[2][18].ACLR
rst => Yin_reg[2][19].ACLR
rst => Yin_reg[2][20].ACLR
rst => Yin_reg[2][21].ACLR
rst => Yin_reg[2][22].ACLR
rst => Yin_reg[2][23].ACLR
rst => Yin_reg[2][24].ACLR
rst => Yin_reg[2][25].ACLR
rst => Yin_reg[2][26].ACLR
rst => Yin_reg[2][27].ACLR
rst => Yin_reg[2][28].ACLR
rst => pole_mult_reg[0][0].ACLR
rst => pole_mult_reg[0][1].ACLR
rst => pole_mult_reg[0][2].ACLR
rst => pole_mult_reg[0][3].ACLR
rst => pole_mult_reg[0][4].ACLR
rst => pole_mult_reg[0][5].ACLR
rst => pole_mult_reg[0][6].ACLR
rst => pole_mult_reg[0][7].ACLR
rst => pole_mult_reg[0][8].ACLR
rst => pole_mult_reg[0][9].ACLR
rst => pole_mult_reg[0][10].ACLR
rst => pole_mult_reg[0][11].ACLR
rst => pole_mult_reg[0][12].ACLR
rst => pole_mult_reg[0][13].ACLR
rst => pole_mult_reg[0][14].ACLR
rst => pole_mult_reg[0][15].ACLR
rst => pole_mult_reg[0][16].ACLR
rst => pole_mult_reg[0][17].ACLR
rst => pole_mult_reg[0][18].ACLR
rst => pole_mult_reg[0][19].ACLR
rst => pole_mult_reg[0][20].ACLR
rst => pole_mult_reg[0][21].ACLR
rst => pole_mult_reg[0][22].ACLR
rst => pole_mult_reg[0][23].ACLR
rst => pole_mult_reg[0][24].ACLR
rst => pole_mult_reg[0][25].ACLR
rst => pole_mult_reg[0][26].ACLR
rst => pole_mult_reg[0][27].ACLR
rst => pole_mult_reg[0][28].ACLR
rst => pole_mult_reg[0][29].ACLR
rst => pole_mult_reg[0][30].ACLR
rst => pole_mult_reg[0][31].ACLR
rst => pole_mult_reg[0][32].ACLR
rst => pole_mult_reg[0][33].ACLR
rst => pole_mult_reg[0][34].ACLR
rst => pole_mult_reg[0][35].ACLR
rst => pole_mult_reg[0][36].ACLR
rst => pole_mult_reg[0][37].ACLR
rst => pole_mult_reg[0][38].ACLR
rst => pole_mult_reg[0][39].ACLR
rst => pole_mult_reg[0][40].ACLR
rst => pole_mult_reg[0][41].ACLR
rst => pole_mult_reg[0][42].ACLR
rst => pole_mult_reg[0][43].ACLR
rst => pole_mult_reg[0][44].ACLR
rst => pole_mult_reg[0][45].ACLR
rst => pole_mult_reg[1][0].ACLR
rst => pole_mult_reg[1][1].ACLR
rst => pole_mult_reg[1][2].ACLR
rst => pole_mult_reg[1][3].ACLR
rst => pole_mult_reg[1][4].ACLR
rst => pole_mult_reg[1][5].ACLR
rst => pole_mult_reg[1][6].ACLR
rst => pole_mult_reg[1][7].ACLR
rst => pole_mult_reg[1][8].ACLR
rst => pole_mult_reg[1][9].ACLR
rst => pole_mult_reg[1][10].ACLR
rst => pole_mult_reg[1][11].ACLR
rst => pole_mult_reg[1][12].ACLR
rst => pole_mult_reg[1][13].ACLR
rst => pole_mult_reg[1][14].ACLR
rst => pole_mult_reg[1][15].ACLR
rst => pole_mult_reg[1][16].ACLR
rst => pole_mult_reg[1][17].ACLR
rst => pole_mult_reg[1][18].ACLR
rst => pole_mult_reg[1][19].ACLR
rst => pole_mult_reg[1][20].ACLR
rst => pole_mult_reg[1][21].ACLR
rst => pole_mult_reg[1][22].ACLR
rst => pole_mult_reg[1][23].ACLR
rst => pole_mult_reg[1][24].ACLR
rst => pole_mult_reg[1][25].ACLR
rst => pole_mult_reg[1][26].ACLR
rst => pole_mult_reg[1][27].ACLR
rst => pole_mult_reg[1][28].ACLR
rst => pole_mult_reg[1][29].ACLR
rst => pole_mult_reg[1][30].ACLR
rst => pole_mult_reg[1][31].ACLR
rst => pole_mult_reg[1][32].ACLR
rst => pole_mult_reg[1][33].ACLR
rst => pole_mult_reg[1][34].ACLR
rst => pole_mult_reg[1][35].ACLR
rst => pole_mult_reg[1][36].ACLR
rst => pole_mult_reg[1][37].ACLR
rst => pole_mult_reg[1][38].ACLR
rst => pole_mult_reg[1][39].ACLR
rst => pole_mult_reg[1][40].ACLR
rst => pole_mult_reg[1][41].ACLR
rst => pole_mult_reg[1][42].ACLR
rst => pole_mult_reg[1][43].ACLR
rst => pole_mult_reg[1][44].ACLR
rst => pole_mult_reg[1][45].ACLR
rst => Yout[0].ACLR
rst => Yout[1].ACLR
rst => Yout[2].ACLR
rst => Yout[3].ACLR
rst => Yout[4].ACLR
rst => Yout[5].ACLR
rst => Yout[6].ACLR
rst => Yout[7].ACLR
rst => Yout[8].ACLR
rst => Yout[9].ACLR
rst => Yout[10].ACLR
rst => Yout[11].ACLR
rst => Yout[12].ACLR
rst => Yout[13].ACLR
rst => Yout[14].ACLR
rst => Yout[15].ACLR
rst => Yout[16].ACLR
rst => Yout[17].ACLR
rst => Yout[18].ACLR
rst => Yout[19].ACLR
rst => Yout[20].ACLR
rst => Yout[21].ACLR
rst => Yout[22].ACLR
rst => Yout[23].ACLR
rst => Yout[24].ACLR
rst => Yout[25].ACLR
rst => Yout[26].ACLR
rst => Yout[27].ACLR
rst => Yout[28].ACLR
rst => Yout[29].ACLR
rst => Yout[30].ACLR
rst => Yout[31].ACLR
rst => Yout[32].ACLR
rst => Yout[33].ACLR
rst => Yout[34].ACLR
rst => Yout[35].ACLR
rst => Yout[36].ACLR
rst => Yout[37].ACLR
rst => Yout[38].ACLR
rst => Yout[39].ACLR
rst => Yout[40].ACLR
rst => Yout[41].ACLR
rst => Yout[42].ACLR
rst => Yout[43].ACLR
rst => Yout[44].ACLR
rst => Yout[45].ACLR
rst => Yout[46].ACLR
rst => Yout[47].ACLR
clk_40k => Yin_reg[0][0].CLK
clk_40k => Yin_reg[0][1].CLK
clk_40k => Yin_reg[0][2].CLK
clk_40k => Yin_reg[0][3].CLK
clk_40k => Yin_reg[0][4].CLK
clk_40k => Yin_reg[0][5].CLK
clk_40k => Yin_reg[0][6].CLK
clk_40k => Yin_reg[0][7].CLK
clk_40k => Yin_reg[0][8].CLK
clk_40k => Yin_reg[0][9].CLK
clk_40k => Yin_reg[0][10].CLK
clk_40k => Yin_reg[0][11].CLK
clk_40k => Yin_reg[0][12].CLK
clk_40k => Yin_reg[0][13].CLK
clk_40k => Yin_reg[0][14].CLK
clk_40k => Yin_reg[0][15].CLK
clk_40k => Yin_reg[0][16].CLK
clk_40k => Yin_reg[0][17].CLK
clk_40k => Yin_reg[0][18].CLK
clk_40k => Yin_reg[0][19].CLK
clk_40k => Yin_reg[0][20].CLK
clk_40k => Yin_reg[0][21].CLK
clk_40k => Yin_reg[0][22].CLK
clk_40k => Yin_reg[0][23].CLK
clk_40k => Yin_reg[0][24].CLK
clk_40k => Yin_reg[0][25].CLK
clk_40k => Yin_reg[0][26].CLK
clk_40k => Yin_reg[0][27].CLK
clk_40k => Yin_reg[0][28].CLK
clk_40k => Yin_reg[1][0].CLK
clk_40k => Yin_reg[1][1].CLK
clk_40k => Yin_reg[1][2].CLK
clk_40k => Yin_reg[1][3].CLK
clk_40k => Yin_reg[1][4].CLK
clk_40k => Yin_reg[1][5].CLK
clk_40k => Yin_reg[1][6].CLK
clk_40k => Yin_reg[1][7].CLK
clk_40k => Yin_reg[1][8].CLK
clk_40k => Yin_reg[1][9].CLK
clk_40k => Yin_reg[1][10].CLK
clk_40k => Yin_reg[1][11].CLK
clk_40k => Yin_reg[1][12].CLK
clk_40k => Yin_reg[1][13].CLK
clk_40k => Yin_reg[1][14].CLK
clk_40k => Yin_reg[1][15].CLK
clk_40k => Yin_reg[1][16].CLK
clk_40k => Yin_reg[1][17].CLK
clk_40k => Yin_reg[1][18].CLK
clk_40k => Yin_reg[1][19].CLK
clk_40k => Yin_reg[1][20].CLK
clk_40k => Yin_reg[1][21].CLK
clk_40k => Yin_reg[1][22].CLK
clk_40k => Yin_reg[1][23].CLK
clk_40k => Yin_reg[1][24].CLK
clk_40k => Yin_reg[1][25].CLK
clk_40k => Yin_reg[1][26].CLK
clk_40k => Yin_reg[1][27].CLK
clk_40k => Yin_reg[1][28].CLK
clk_40k => Yin_reg[2][0].CLK
clk_40k => Yin_reg[2][1].CLK
clk_40k => Yin_reg[2][2].CLK
clk_40k => Yin_reg[2][3].CLK
clk_40k => Yin_reg[2][4].CLK
clk_40k => Yin_reg[2][5].CLK
clk_40k => Yin_reg[2][6].CLK
clk_40k => Yin_reg[2][7].CLK
clk_40k => Yin_reg[2][8].CLK
clk_40k => Yin_reg[2][9].CLK
clk_40k => Yin_reg[2][10].CLK
clk_40k => Yin_reg[2][11].CLK
clk_40k => Yin_reg[2][12].CLK
clk_40k => Yin_reg[2][13].CLK
clk_40k => Yin_reg[2][14].CLK
clk_40k => Yin_reg[2][15].CLK
clk_40k => Yin_reg[2][16].CLK
clk_40k => Yin_reg[2][17].CLK
clk_40k => Yin_reg[2][18].CLK
clk_40k => Yin_reg[2][19].CLK
clk_40k => Yin_reg[2][20].CLK
clk_40k => Yin_reg[2][21].CLK
clk_40k => Yin_reg[2][22].CLK
clk_40k => Yin_reg[2][23].CLK
clk_40k => Yin_reg[2][24].CLK
clk_40k => Yin_reg[2][25].CLK
clk_40k => Yin_reg[2][26].CLK
clk_40k => Yin_reg[2][27].CLK
clk_40k => Yin_reg[2][28].CLK
clk_40k => Xin_reg[0][0].CLK
clk_40k => Xin_reg[0][1].CLK
clk_40k => Xin_reg[0][2].CLK
clk_40k => Xin_reg[0][3].CLK
clk_40k => Xin_reg[0][4].CLK
clk_40k => Xin_reg[0][5].CLK
clk_40k => Xin_reg[0][6].CLK
clk_40k => Xin_reg[0][7].CLK
clk_40k => Xin_reg[0][8].CLK
clk_40k => Xin_reg[0][9].CLK
clk_40k => Xin_reg[0][10].CLK
clk_40k => Xin_reg[0][11].CLK
clk_40k => Xin_reg[0][12].CLK
clk_40k => Xin_reg[0][13].CLK
clk_40k => Xin_reg[0][14].CLK
clk_40k => Xin_reg[0][15].CLK
clk_40k => Xin_reg[0][16].CLK
clk_40k => Xin_reg[0][17].CLK
clk_40k => Xin_reg[0][18].CLK
clk_40k => Xin_reg[0][19].CLK
clk_40k => Xin_reg[0][20].CLK
clk_40k => Xin_reg[0][21].CLK
clk_40k => Xin_reg[0][22].CLK
clk_40k => Xin_reg[0][23].CLK
clk_40k => Xin_reg[1][0].CLK
clk_40k => Xin_reg[1][1].CLK
clk_40k => Xin_reg[1][2].CLK
clk_40k => Xin_reg[1][3].CLK
clk_40k => Xin_reg[1][4].CLK
clk_40k => Xin_reg[1][5].CLK
clk_40k => Xin_reg[1][6].CLK
clk_40k => Xin_reg[1][7].CLK
clk_40k => Xin_reg[1][8].CLK
clk_40k => Xin_reg[1][9].CLK
clk_40k => Xin_reg[1][10].CLK
clk_40k => Xin_reg[1][11].CLK
clk_40k => Xin_reg[1][12].CLK
clk_40k => Xin_reg[1][13].CLK
clk_40k => Xin_reg[1][14].CLK
clk_40k => Xin_reg[1][15].CLK
clk_40k => Xin_reg[1][16].CLK
clk_40k => Xin_reg[1][17].CLK
clk_40k => Xin_reg[1][18].CLK
clk_40k => Xin_reg[1][19].CLK
clk_40k => Xin_reg[1][20].CLK
clk_40k => Xin_reg[1][21].CLK
clk_40k => Xin_reg[1][22].CLK
clk_40k => Xin_reg[1][23].CLK
clk_40k => Xin_reg[2][0].CLK
clk_40k => Xin_reg[2][1].CLK
clk_40k => Xin_reg[2][2].CLK
clk_40k => Xin_reg[2][3].CLK
clk_40k => Xin_reg[2][4].CLK
clk_40k => Xin_reg[2][5].CLK
clk_40k => Xin_reg[2][6].CLK
clk_40k => Xin_reg[2][7].CLK
clk_40k => Xin_reg[2][8].CLK
clk_40k => Xin_reg[2][9].CLK
clk_40k => Xin_reg[2][10].CLK
clk_40k => Xin_reg[2][11].CLK
clk_40k => Xin_reg[2][12].CLK
clk_40k => Xin_reg[2][13].CLK
clk_40k => Xin_reg[2][14].CLK
clk_40k => Xin_reg[2][15].CLK
clk_40k => Xin_reg[2][16].CLK
clk_40k => Xin_reg[2][17].CLK
clk_40k => Xin_reg[2][18].CLK
clk_40k => Xin_reg[2][19].CLK
clk_40k => Xin_reg[2][20].CLK
clk_40k => Xin_reg[2][21].CLK
clk_40k => Xin_reg[2][22].CLK
clk_40k => Xin_reg[2][23].CLK
clk_40k => coe_ful_cnt[0].CLK
clk_40k => coe_ful_cnt[1].CLK
clk_40k => coe_ful_cnt[2].CLK
clk_40k => coe_buf[5][0].CLK
clk_40k => coe_buf[5][1].CLK
clk_40k => coe_buf[5][2].CLK
clk_40k => coe_buf[5][3].CLK
clk_40k => coe_buf[5][4].CLK
clk_40k => coe_buf[5][5].CLK
clk_40k => coe_buf[5][6].CLK
clk_40k => coe_buf[5][7].CLK
clk_40k => coe_buf[5][8].CLK
clk_40k => coe_buf[5][9].CLK
clk_40k => coe_buf[5][10].CLK
clk_40k => coe_buf[5][11].CLK
clk_40k => coe_buf[5][12].CLK
clk_40k => coe_buf[5][13].CLK
clk_40k => coe_buf[5][14].CLK
clk_40k => coe_buf[5][15].CLK
clk_40k => coe_buf[5][16].CLK
clk_40k => coe_buf[4][0].CLK
clk_40k => coe_buf[4][1].CLK
clk_40k => coe_buf[4][2].CLK
clk_40k => coe_buf[4][3].CLK
clk_40k => coe_buf[4][4].CLK
clk_40k => coe_buf[4][5].CLK
clk_40k => coe_buf[4][6].CLK
clk_40k => coe_buf[4][7].CLK
clk_40k => coe_buf[4][8].CLK
clk_40k => coe_buf[4][9].CLK
clk_40k => coe_buf[4][10].CLK
clk_40k => coe_buf[4][11].CLK
clk_40k => coe_buf[4][12].CLK
clk_40k => coe_buf[4][13].CLK
clk_40k => coe_buf[4][14].CLK
clk_40k => coe_buf[4][15].CLK
clk_40k => coe_buf[4][16].CLK
clk_40k => coe_buf[3][0].CLK
clk_40k => coe_buf[3][1].CLK
clk_40k => coe_buf[3][2].CLK
clk_40k => coe_buf[3][3].CLK
clk_40k => coe_buf[3][4].CLK
clk_40k => coe_buf[3][5].CLK
clk_40k => coe_buf[3][6].CLK
clk_40k => coe_buf[3][7].CLK
clk_40k => coe_buf[3][8].CLK
clk_40k => coe_buf[3][9].CLK
clk_40k => coe_buf[3][10].CLK
clk_40k => coe_buf[3][11].CLK
clk_40k => coe_buf[3][12].CLK
clk_40k => coe_buf[3][13].CLK
clk_40k => coe_buf[3][14].CLK
clk_40k => coe_buf[3][15].CLK
clk_40k => coe_buf[3][16].CLK
clk_40k => coe_buf[2][0].CLK
clk_40k => coe_buf[2][1].CLK
clk_40k => coe_buf[2][2].CLK
clk_40k => coe_buf[2][3].CLK
clk_40k => coe_buf[2][4].CLK
clk_40k => coe_buf[2][5].CLK
clk_40k => coe_buf[2][6].CLK
clk_40k => coe_buf[2][7].CLK
clk_40k => coe_buf[2][8].CLK
clk_40k => coe_buf[2][9].CLK
clk_40k => coe_buf[2][10].CLK
clk_40k => coe_buf[2][11].CLK
clk_40k => coe_buf[2][12].CLK
clk_40k => coe_buf[2][13].CLK
clk_40k => coe_buf[2][14].CLK
clk_40k => coe_buf[2][15].CLK
clk_40k => coe_buf[2][16].CLK
clk_40k => coe_buf[1][0].CLK
clk_40k => coe_buf[1][1].CLK
clk_40k => coe_buf[1][2].CLK
clk_40k => coe_buf[1][3].CLK
clk_40k => coe_buf[1][4].CLK
clk_40k => coe_buf[1][5].CLK
clk_40k => coe_buf[1][6].CLK
clk_40k => coe_buf[1][7].CLK
clk_40k => coe_buf[1][8].CLK
clk_40k => coe_buf[1][9].CLK
clk_40k => coe_buf[1][10].CLK
clk_40k => coe_buf[1][11].CLK
clk_40k => coe_buf[1][12].CLK
clk_40k => coe_buf[1][13].CLK
clk_40k => coe_buf[1][14].CLK
clk_40k => coe_buf[1][15].CLK
clk_40k => coe_buf[1][16].CLK
clk_40k => coe_buf[0][0].CLK
clk_40k => coe_buf[0][1].CLK
clk_40k => coe_buf[0][2].CLK
clk_40k => coe_buf[0][3].CLK
clk_40k => coe_buf[0][4].CLK
clk_40k => coe_buf[0][5].CLK
clk_40k => coe_buf[0][6].CLK
clk_40k => coe_buf[0][7].CLK
clk_40k => coe_buf[0][8].CLK
clk_40k => coe_buf[0][9].CLK
clk_40k => coe_buf[0][10].CLK
clk_40k => coe_buf[0][11].CLK
clk_40k => coe_buf[0][12].CLK
clk_40k => coe_buf[0][13].CLK
clk_40k => coe_buf[0][14].CLK
clk_40k => coe_buf[0][15].CLK
clk_40k => coe_buf[0][16].CLK
clk_40k => coe_reg[5][0].CLK
clk_40k => coe_reg[5][1].CLK
clk_40k => coe_reg[5][2].CLK
clk_40k => coe_reg[5][3].CLK
clk_40k => coe_reg[5][4].CLK
clk_40k => coe_reg[5][5].CLK
clk_40k => coe_reg[5][6].CLK
clk_40k => coe_reg[5][7].CLK
clk_40k => coe_reg[5][8].CLK
clk_40k => coe_reg[5][9].CLK
clk_40k => coe_reg[5][10].CLK
clk_40k => coe_reg[5][11].CLK
clk_40k => coe_reg[5][12].CLK
clk_40k => coe_reg[5][13].CLK
clk_40k => coe_reg[5][14].CLK
clk_40k => coe_reg[5][15].CLK
clk_40k => coe_reg[5][16].CLK
clk_40k => coe_reg[4][0].CLK
clk_40k => coe_reg[4][1].CLK
clk_40k => coe_reg[4][2].CLK
clk_40k => coe_reg[4][3].CLK
clk_40k => coe_reg[4][4].CLK
clk_40k => coe_reg[4][5].CLK
clk_40k => coe_reg[4][6].CLK
clk_40k => coe_reg[4][7].CLK
clk_40k => coe_reg[4][8].CLK
clk_40k => coe_reg[4][9].CLK
clk_40k => coe_reg[4][10].CLK
clk_40k => coe_reg[4][11].CLK
clk_40k => coe_reg[4][12].CLK
clk_40k => coe_reg[4][13].CLK
clk_40k => coe_reg[4][14].CLK
clk_40k => coe_reg[4][15].CLK
clk_40k => coe_reg[4][16].CLK
clk_40k => coe_reg[3][0].CLK
clk_40k => coe_reg[3][1].CLK
clk_40k => coe_reg[3][2].CLK
clk_40k => coe_reg[3][3].CLK
clk_40k => coe_reg[3][4].CLK
clk_40k => coe_reg[3][5].CLK
clk_40k => coe_reg[3][6].CLK
clk_40k => coe_reg[3][7].CLK
clk_40k => coe_reg[3][8].CLK
clk_40k => coe_reg[3][9].CLK
clk_40k => coe_reg[3][10].CLK
clk_40k => coe_reg[3][11].CLK
clk_40k => coe_reg[3][12].CLK
clk_40k => coe_reg[3][13].CLK
clk_40k => coe_reg[3][14].CLK
clk_40k => coe_reg[3][15].CLK
clk_40k => coe_reg[3][16].CLK
clk_40k => coe_reg[2][0].CLK
clk_40k => coe_reg[2][1].CLK
clk_40k => coe_reg[2][2].CLK
clk_40k => coe_reg[2][3].CLK
clk_40k => coe_reg[2][4].CLK
clk_40k => coe_reg[2][5].CLK
clk_40k => coe_reg[2][6].CLK
clk_40k => coe_reg[2][7].CLK
clk_40k => coe_reg[2][8].CLK
clk_40k => coe_reg[2][9].CLK
clk_40k => coe_reg[2][10].CLK
clk_40k => coe_reg[2][11].CLK
clk_40k => coe_reg[2][12].CLK
clk_40k => coe_reg[2][13].CLK
clk_40k => coe_reg[2][14].CLK
clk_40k => coe_reg[2][15].CLK
clk_40k => coe_reg[2][16].CLK
clk_40k => coe_reg[1][0].CLK
clk_40k => coe_reg[1][1].CLK
clk_40k => coe_reg[1][2].CLK
clk_40k => coe_reg[1][3].CLK
clk_40k => coe_reg[1][4].CLK
clk_40k => coe_reg[1][5].CLK
clk_40k => coe_reg[1][6].CLK
clk_40k => coe_reg[1][7].CLK
clk_40k => coe_reg[1][8].CLK
clk_40k => coe_reg[1][9].CLK
clk_40k => coe_reg[1][10].CLK
clk_40k => coe_reg[1][11].CLK
clk_40k => coe_reg[1][12].CLK
clk_40k => coe_reg[1][13].CLK
clk_40k => coe_reg[1][14].CLK
clk_40k => coe_reg[1][15].CLK
clk_40k => coe_reg[1][16].CLK
clk_40k => coe_reg[0][0].CLK
clk_40k => coe_reg[0][1].CLK
clk_40k => coe_reg[0][2].CLK
clk_40k => coe_reg[0][3].CLK
clk_40k => coe_reg[0][4].CLK
clk_40k => coe_reg[0][5].CLK
clk_40k => coe_reg[0][6].CLK
clk_40k => coe_reg[0][7].CLK
clk_40k => coe_reg[0][8].CLK
clk_40k => coe_reg[0][9].CLK
clk_40k => coe_reg[0][10].CLK
clk_40k => coe_reg[0][11].CLK
clk_40k => coe_reg[0][12].CLK
clk_40k => coe_reg[0][13].CLK
clk_40k => coe_reg[0][14].CLK
clk_40k => coe_reg[0][15].CLK
clk_40k => coe_reg[0][16].CLK
clk_40k => coe_en_delay1.CLK
clk_240k => Dout_buf[0].CLK
clk_240k => Dout_buf[1].CLK
clk_240k => Dout_buf[2].CLK
clk_240k => Dout_buf[3].CLK
clk_240k => Dout_buf[4].CLK
clk_240k => Dout_buf[5].CLK
clk_240k => Dout_buf[6].CLK
clk_240k => Dout_buf[7].CLK
clk_240k => Dout_buf[8].CLK
clk_240k => Dout_buf[9].CLK
clk_240k => Dout_buf[10].CLK
clk_240k => Dout_buf[11].CLK
clk_240k => Dout_buf[12].CLK
clk_240k => Dout_buf[13].CLK
clk_240k => Dout_buf[14].CLK
clk_240k => Dout_buf[15].CLK
clk_240k => Dout_buf[16].CLK
clk_240k => Dout_buf[17].CLK
clk_240k => Dout_buf[18].CLK
clk_240k => Dout_buf[19].CLK
clk_240k => Dout_buf[20].CLK
clk_240k => Dout_buf[21].CLK
clk_240k => Dout_buf[22].CLK
clk_240k => Dout_buf[23].CLK
clk_240k => Dout_buf[24].CLK
clk_240k => Dout_buf[25].CLK
clk_240k => Dout_buf[26].CLK
clk_240k => Dout_buf[27].CLK
clk_240k => Dout_buf[28].CLK
clk_240k => Yout[0].CLK
clk_240k => Yout[1].CLK
clk_240k => Yout[2].CLK
clk_240k => Yout[3].CLK
clk_240k => Yout[4].CLK
clk_240k => Yout[5].CLK
clk_240k => Yout[6].CLK
clk_240k => Yout[7].CLK
clk_240k => Yout[8].CLK
clk_240k => Yout[9].CLK
clk_240k => Yout[10].CLK
clk_240k => Yout[11].CLK
clk_240k => Yout[12].CLK
clk_240k => Yout[13].CLK
clk_240k => Yout[14].CLK
clk_240k => Yout[15].CLK
clk_240k => Yout[16].CLK
clk_240k => Yout[17].CLK
clk_240k => Yout[18].CLK
clk_240k => Yout[19].CLK
clk_240k => Yout[20].CLK
clk_240k => Yout[21].CLK
clk_240k => Yout[22].CLK
clk_240k => Yout[23].CLK
clk_240k => Yout[24].CLK
clk_240k => Yout[25].CLK
clk_240k => Yout[26].CLK
clk_240k => Yout[27].CLK
clk_240k => Yout[28].CLK
clk_240k => Yout[29].CLK
clk_240k => Yout[30].CLK
clk_240k => Yout[31].CLK
clk_240k => Yout[32].CLK
clk_240k => Yout[33].CLK
clk_240k => Yout[34].CLK
clk_240k => Yout[35].CLK
clk_240k => Yout[36].CLK
clk_240k => Yout[37].CLK
clk_240k => Yout[38].CLK
clk_240k => Yout[39].CLK
clk_240k => Yout[40].CLK
clk_240k => Yout[41].CLK
clk_240k => Yout[42].CLK
clk_240k => Yout[43].CLK
clk_240k => Yout[44].CLK
clk_240k => Yout[45].CLK
clk_240k => Yout[46].CLK
clk_240k => Yout[47].CLK
clk_240k => pole_mult_reg[0][0].CLK
clk_240k => pole_mult_reg[0][1].CLK
clk_240k => pole_mult_reg[0][2].CLK
clk_240k => pole_mult_reg[0][3].CLK
clk_240k => pole_mult_reg[0][4].CLK
clk_240k => pole_mult_reg[0][5].CLK
clk_240k => pole_mult_reg[0][6].CLK
clk_240k => pole_mult_reg[0][7].CLK
clk_240k => pole_mult_reg[0][8].CLK
clk_240k => pole_mult_reg[0][9].CLK
clk_240k => pole_mult_reg[0][10].CLK
clk_240k => pole_mult_reg[0][11].CLK
clk_240k => pole_mult_reg[0][12].CLK
clk_240k => pole_mult_reg[0][13].CLK
clk_240k => pole_mult_reg[0][14].CLK
clk_240k => pole_mult_reg[0][15].CLK
clk_240k => pole_mult_reg[0][16].CLK
clk_240k => pole_mult_reg[0][17].CLK
clk_240k => pole_mult_reg[0][18].CLK
clk_240k => pole_mult_reg[0][19].CLK
clk_240k => pole_mult_reg[0][20].CLK
clk_240k => pole_mult_reg[0][21].CLK
clk_240k => pole_mult_reg[0][22].CLK
clk_240k => pole_mult_reg[0][23].CLK
clk_240k => pole_mult_reg[0][24].CLK
clk_240k => pole_mult_reg[0][25].CLK
clk_240k => pole_mult_reg[0][26].CLK
clk_240k => pole_mult_reg[0][27].CLK
clk_240k => pole_mult_reg[0][28].CLK
clk_240k => pole_mult_reg[0][29].CLK
clk_240k => pole_mult_reg[0][30].CLK
clk_240k => pole_mult_reg[0][31].CLK
clk_240k => pole_mult_reg[0][32].CLK
clk_240k => pole_mult_reg[0][33].CLK
clk_240k => pole_mult_reg[0][34].CLK
clk_240k => pole_mult_reg[0][35].CLK
clk_240k => pole_mult_reg[0][36].CLK
clk_240k => pole_mult_reg[0][37].CLK
clk_240k => pole_mult_reg[0][38].CLK
clk_240k => pole_mult_reg[0][39].CLK
clk_240k => pole_mult_reg[0][40].CLK
clk_240k => pole_mult_reg[0][41].CLK
clk_240k => pole_mult_reg[0][42].CLK
clk_240k => pole_mult_reg[0][43].CLK
clk_240k => pole_mult_reg[0][44].CLK
clk_240k => pole_mult_reg[0][45].CLK
clk_240k => pole_mult_reg[1][0].CLK
clk_240k => pole_mult_reg[1][1].CLK
clk_240k => pole_mult_reg[1][2].CLK
clk_240k => pole_mult_reg[1][3].CLK
clk_240k => pole_mult_reg[1][4].CLK
clk_240k => pole_mult_reg[1][5].CLK
clk_240k => pole_mult_reg[1][6].CLK
clk_240k => pole_mult_reg[1][7].CLK
clk_240k => pole_mult_reg[1][8].CLK
clk_240k => pole_mult_reg[1][9].CLK
clk_240k => pole_mult_reg[1][10].CLK
clk_240k => pole_mult_reg[1][11].CLK
clk_240k => pole_mult_reg[1][12].CLK
clk_240k => pole_mult_reg[1][13].CLK
clk_240k => pole_mult_reg[1][14].CLK
clk_240k => pole_mult_reg[1][15].CLK
clk_240k => pole_mult_reg[1][16].CLK
clk_240k => pole_mult_reg[1][17].CLK
clk_240k => pole_mult_reg[1][18].CLK
clk_240k => pole_mult_reg[1][19].CLK
clk_240k => pole_mult_reg[1][20].CLK
clk_240k => pole_mult_reg[1][21].CLK
clk_240k => pole_mult_reg[1][22].CLK
clk_240k => pole_mult_reg[1][23].CLK
clk_240k => pole_mult_reg[1][24].CLK
clk_240k => pole_mult_reg[1][25].CLK
clk_240k => pole_mult_reg[1][26].CLK
clk_240k => pole_mult_reg[1][27].CLK
clk_240k => pole_mult_reg[1][28].CLK
clk_240k => pole_mult_reg[1][29].CLK
clk_240k => pole_mult_reg[1][30].CLK
clk_240k => pole_mult_reg[1][31].CLK
clk_240k => pole_mult_reg[1][32].CLK
clk_240k => pole_mult_reg[1][33].CLK
clk_240k => pole_mult_reg[1][34].CLK
clk_240k => pole_mult_reg[1][35].CLK
clk_240k => pole_mult_reg[1][36].CLK
clk_240k => pole_mult_reg[1][37].CLK
clk_240k => pole_mult_reg[1][38].CLK
clk_240k => pole_mult_reg[1][39].CLK
clk_240k => pole_mult_reg[1][40].CLK
clk_240k => pole_mult_reg[1][41].CLK
clk_240k => pole_mult_reg[1][42].CLK
clk_240k => pole_mult_reg[1][43].CLK
clk_240k => pole_mult_reg[1][44].CLK
clk_240k => pole_mult_reg[1][45].CLK
clk_240k => Xout[0].CLK
clk_240k => Xout[1].CLK
clk_240k => Xout[2].CLK
clk_240k => Xout[3].CLK
clk_240k => Xout[4].CLK
clk_240k => Xout[5].CLK
clk_240k => Xout[6].CLK
clk_240k => Xout[7].CLK
clk_240k => Xout[8].CLK
clk_240k => Xout[9].CLK
clk_240k => Xout[10].CLK
clk_240k => Xout[11].CLK
clk_240k => Xout[12].CLK
clk_240k => Xout[13].CLK
clk_240k => Xout[14].CLK
clk_240k => Xout[15].CLK
clk_240k => Xout[16].CLK
clk_240k => Xout[17].CLK
clk_240k => Xout[18].CLK
clk_240k => Xout[19].CLK
clk_240k => Xout[20].CLK
clk_240k => Xout[21].CLK
clk_240k => Xout[22].CLK
clk_240k => Xout[23].CLK
clk_240k => Xout[24].CLK
clk_240k => Xout[25].CLK
clk_240k => Xout[26].CLK
clk_240k => Xout[27].CLK
clk_240k => Xout[28].CLK
clk_240k => Xout[29].CLK
clk_240k => Xout[30].CLK
clk_240k => Xout[31].CLK
clk_240k => Xout[32].CLK
clk_240k => Xout[33].CLK
clk_240k => Xout[34].CLK
clk_240k => Xout[35].CLK
clk_240k => Xout[36].CLK
clk_240k => Xout[37].CLK
clk_240k => Xout[38].CLK
clk_240k => Xout[39].CLK
clk_240k => Xout[40].CLK
clk_240k => Xout[41].CLK
clk_240k => Xout[42].CLK
clk_240k => zero_mult_reg[0][0].CLK
clk_240k => zero_mult_reg[0][1].CLK
clk_240k => zero_mult_reg[0][2].CLK
clk_240k => zero_mult_reg[0][3].CLK
clk_240k => zero_mult_reg[0][4].CLK
clk_240k => zero_mult_reg[0][5].CLK
clk_240k => zero_mult_reg[0][6].CLK
clk_240k => zero_mult_reg[0][7].CLK
clk_240k => zero_mult_reg[0][8].CLK
clk_240k => zero_mult_reg[0][9].CLK
clk_240k => zero_mult_reg[0][10].CLK
clk_240k => zero_mult_reg[0][11].CLK
clk_240k => zero_mult_reg[0][12].CLK
clk_240k => zero_mult_reg[0][13].CLK
clk_240k => zero_mult_reg[0][14].CLK
clk_240k => zero_mult_reg[0][15].CLK
clk_240k => zero_mult_reg[0][16].CLK
clk_240k => zero_mult_reg[0][17].CLK
clk_240k => zero_mult_reg[0][18].CLK
clk_240k => zero_mult_reg[0][19].CLK
clk_240k => zero_mult_reg[0][20].CLK
clk_240k => zero_mult_reg[0][21].CLK
clk_240k => zero_mult_reg[0][22].CLK
clk_240k => zero_mult_reg[0][23].CLK
clk_240k => zero_mult_reg[0][24].CLK
clk_240k => zero_mult_reg[0][25].CLK
clk_240k => zero_mult_reg[0][26].CLK
clk_240k => zero_mult_reg[0][27].CLK
clk_240k => zero_mult_reg[0][28].CLK
clk_240k => zero_mult_reg[0][29].CLK
clk_240k => zero_mult_reg[0][30].CLK
clk_240k => zero_mult_reg[0][31].CLK
clk_240k => zero_mult_reg[0][32].CLK
clk_240k => zero_mult_reg[0][33].CLK
clk_240k => zero_mult_reg[0][34].CLK
clk_240k => zero_mult_reg[0][35].CLK
clk_240k => zero_mult_reg[0][36].CLK
clk_240k => zero_mult_reg[0][37].CLK
clk_240k => zero_mult_reg[0][38].CLK
clk_240k => zero_mult_reg[0][39].CLK
clk_240k => zero_mult_reg[0][40].CLK
clk_240k => zero_mult_reg[1][0].CLK
clk_240k => zero_mult_reg[1][1].CLK
clk_240k => zero_mult_reg[1][2].CLK
clk_240k => zero_mult_reg[1][3].CLK
clk_240k => zero_mult_reg[1][4].CLK
clk_240k => zero_mult_reg[1][5].CLK
clk_240k => zero_mult_reg[1][6].CLK
clk_240k => zero_mult_reg[1][7].CLK
clk_240k => zero_mult_reg[1][8].CLK
clk_240k => zero_mult_reg[1][9].CLK
clk_240k => zero_mult_reg[1][10].CLK
clk_240k => zero_mult_reg[1][11].CLK
clk_240k => zero_mult_reg[1][12].CLK
clk_240k => zero_mult_reg[1][13].CLK
clk_240k => zero_mult_reg[1][14].CLK
clk_240k => zero_mult_reg[1][15].CLK
clk_240k => zero_mult_reg[1][16].CLK
clk_240k => zero_mult_reg[1][17].CLK
clk_240k => zero_mult_reg[1][18].CLK
clk_240k => zero_mult_reg[1][19].CLK
clk_240k => zero_mult_reg[1][20].CLK
clk_240k => zero_mult_reg[1][21].CLK
clk_240k => zero_mult_reg[1][22].CLK
clk_240k => zero_mult_reg[1][23].CLK
clk_240k => zero_mult_reg[1][24].CLK
clk_240k => zero_mult_reg[1][25].CLK
clk_240k => zero_mult_reg[1][26].CLK
clk_240k => zero_mult_reg[1][27].CLK
clk_240k => zero_mult_reg[1][28].CLK
clk_240k => zero_mult_reg[1][29].CLK
clk_240k => zero_mult_reg[1][30].CLK
clk_240k => zero_mult_reg[1][31].CLK
clk_240k => zero_mult_reg[1][32].CLK
clk_240k => zero_mult_reg[1][33].CLK
clk_240k => zero_mult_reg[1][34].CLK
clk_240k => zero_mult_reg[1][35].CLK
clk_240k => zero_mult_reg[1][36].CLK
clk_240k => zero_mult_reg[1][37].CLK
clk_240k => zero_mult_reg[1][38].CLK
clk_240k => zero_mult_reg[1][39].CLK
clk_240k => zero_mult_reg[1][40].CLK
clk_240k => zero_mult_reg[2][0].CLK
clk_240k => zero_mult_reg[2][1].CLK
clk_240k => zero_mult_reg[2][2].CLK
clk_240k => zero_mult_reg[2][3].CLK
clk_240k => zero_mult_reg[2][4].CLK
clk_240k => zero_mult_reg[2][5].CLK
clk_240k => zero_mult_reg[2][6].CLK
clk_240k => zero_mult_reg[2][7].CLK
clk_240k => zero_mult_reg[2][8].CLK
clk_240k => zero_mult_reg[2][9].CLK
clk_240k => zero_mult_reg[2][10].CLK
clk_240k => zero_mult_reg[2][11].CLK
clk_240k => zero_mult_reg[2][12].CLK
clk_240k => zero_mult_reg[2][13].CLK
clk_240k => zero_mult_reg[2][14].CLK
clk_240k => zero_mult_reg[2][15].CLK
clk_240k => zero_mult_reg[2][16].CLK
clk_240k => zero_mult_reg[2][17].CLK
clk_240k => zero_mult_reg[2][18].CLK
clk_240k => zero_mult_reg[2][19].CLK
clk_240k => zero_mult_reg[2][20].CLK
clk_240k => zero_mult_reg[2][21].CLK
clk_240k => zero_mult_reg[2][22].CLK
clk_240k => zero_mult_reg[2][23].CLK
clk_240k => zero_mult_reg[2][24].CLK
clk_240k => zero_mult_reg[2][25].CLK
clk_240k => zero_mult_reg[2][26].CLK
clk_240k => zero_mult_reg[2][27].CLK
clk_240k => zero_mult_reg[2][28].CLK
clk_240k => zero_mult_reg[2][29].CLK
clk_240k => zero_mult_reg[2][30].CLK
clk_240k => zero_mult_reg[2][31].CLK
clk_240k => zero_mult_reg[2][32].CLK
clk_240k => zero_mult_reg[2][33].CLK
clk_240k => zero_mult_reg[2][34].CLK
clk_240k => zero_mult_reg[2][35].CLK
clk_240k => zero_mult_reg[2][36].CLK
clk_240k => zero_mult_reg[2][37].CLK
clk_240k => zero_mult_reg[2][38].CLK
clk_240k => zero_mult_reg[2][39].CLK
clk_240k => zero_mult_reg[2][40].CLK
clk_240k => clk240k_cnt[0].CLK
clk_240k => clk240k_cnt[1].CLK
clk_240k => clk240k_cnt[2].CLK
clk_240k => coe_mul_cnt[0].CLK
clk_240k => coe_mul_cnt[1].CLK
clk_240k => coe_mul_cnt[2].CLK
Din[0] => Xin_reg[0][0].DATAIN
Din[1] => Xin_reg[0][1].DATAIN
Din[2] => Xin_reg[0][2].DATAIN
Din[3] => Xin_reg[0][3].DATAIN
Din[4] => Xin_reg[0][4].DATAIN
Din[5] => Xin_reg[0][5].DATAIN
Din[6] => Xin_reg[0][6].DATAIN
Din[7] => Xin_reg[0][7].DATAIN
Din[8] => Xin_reg[0][8].DATAIN
Din[9] => Xin_reg[0][9].DATAIN
Din[10] => Xin_reg[0][10].DATAIN
Din[11] => Xin_reg[0][11].DATAIN
Din[12] => Xin_reg[0][12].DATAIN
Din[13] => Xin_reg[0][13].DATAIN
Din[14] => Xin_reg[0][14].DATAIN
Din[15] => Xin_reg[0][15].DATAIN
Din[16] => Xin_reg[0][16].DATAIN
Din[17] => Xin_reg[0][17].DATAIN
Din[18] => Xin_reg[0][18].DATAIN
Din[19] => Xin_reg[0][19].DATAIN
Din[20] => Xin_reg[0][20].DATAIN
Din[21] => Xin_reg[0][21].DATAIN
Din[22] => Xin_reg[0][22].DATAIN
Din[23] => Xin_reg[0][23].DATAIN
coe[0] => coe_reg[5][0].DATAIN
coe[1] => coe_reg[5][1].DATAIN
coe[2] => coe_reg[5][2].DATAIN
coe[3] => coe_reg[5][3].DATAIN
coe[4] => coe_reg[5][4].DATAIN
coe[5] => coe_reg[5][5].DATAIN
coe[6] => coe_reg[5][6].DATAIN
coe[7] => coe_reg[5][7].DATAIN
coe[8] => coe_reg[5][8].DATAIN
coe[9] => coe_reg[5][9].DATAIN
coe[10] => coe_reg[5][10].DATAIN
coe[11] => coe_reg[5][11].DATAIN
coe[12] => coe_reg[5][12].DATAIN
coe[13] => coe_reg[5][13].DATAIN
coe[14] => coe_reg[5][14].DATAIN
coe[15] => coe_reg[5][15].DATAIN
coe[16] => coe_reg[5][16].DATAIN
coe_en => coe_en_delay1.DATAIN
Dout[0] <= Dout_buf[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_buf[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_buf[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_buf[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_buf[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_buf[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_buf[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_buf[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_buf[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_buf[9].DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_buf[10].DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_buf[11].DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_buf[12].DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_buf[13].DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_buf[14].DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_buf[15].DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout_buf[16].DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout_buf[17].DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout_buf[18].DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout_buf[19].DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout_buf[20].DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout_buf[21].DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout_buf[22].DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout_buf[23].DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout_buf[24].DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout_buf[25].DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout_buf[26].DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout_buf[27].DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout_buf[28].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
dataa[16] => mult_l8n:auto_generated.dataa[16]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
datab[16] => mult_l8n:auto_generated.datab[16]
datab[17] => mult_l8n:auto_generated.datab[17]
datab[18] => mult_l8n:auto_generated.datab[18]
datab[19] => mult_l8n:auto_generated.datab[19]
datab[20] => mult_l8n:auto_generated.datab[20]
datab[21] => mult_l8n:auto_generated.datab[21]
datab[22] => mult_l8n:auto_generated.datab[22]
datab[23] => mult_l8n:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]
result[32] <= mult_l8n:auto_generated.result[32]
result[33] <= mult_l8n:auto_generated.result[33]
result[34] <= mult_l8n:auto_generated.result[34]
result[35] <= mult_l8n:auto_generated.result[35]
result[36] <= mult_l8n:auto_generated.result[36]
result[37] <= mult_l8n:auto_generated.result[37]
result[38] <= mult_l8n:auto_generated.result[38]
result[39] <= mult_l8n:auto_generated.result[39]
result[40] <= mult_l8n:auto_generated.result[40]


|au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_v8n:auto_generated.dataa[0]
dataa[1] => mult_v8n:auto_generated.dataa[1]
dataa[2] => mult_v8n:auto_generated.dataa[2]
dataa[3] => mult_v8n:auto_generated.dataa[3]
dataa[4] => mult_v8n:auto_generated.dataa[4]
dataa[5] => mult_v8n:auto_generated.dataa[5]
dataa[6] => mult_v8n:auto_generated.dataa[6]
dataa[7] => mult_v8n:auto_generated.dataa[7]
dataa[8] => mult_v8n:auto_generated.dataa[8]
dataa[9] => mult_v8n:auto_generated.dataa[9]
dataa[10] => mult_v8n:auto_generated.dataa[10]
dataa[11] => mult_v8n:auto_generated.dataa[11]
dataa[12] => mult_v8n:auto_generated.dataa[12]
dataa[13] => mult_v8n:auto_generated.dataa[13]
dataa[14] => mult_v8n:auto_generated.dataa[14]
dataa[15] => mult_v8n:auto_generated.dataa[15]
dataa[16] => mult_v8n:auto_generated.dataa[16]
datab[0] => mult_v8n:auto_generated.datab[0]
datab[1] => mult_v8n:auto_generated.datab[1]
datab[2] => mult_v8n:auto_generated.datab[2]
datab[3] => mult_v8n:auto_generated.datab[3]
datab[4] => mult_v8n:auto_generated.datab[4]
datab[5] => mult_v8n:auto_generated.datab[5]
datab[6] => mult_v8n:auto_generated.datab[6]
datab[7] => mult_v8n:auto_generated.datab[7]
datab[8] => mult_v8n:auto_generated.datab[8]
datab[9] => mult_v8n:auto_generated.datab[9]
datab[10] => mult_v8n:auto_generated.datab[10]
datab[11] => mult_v8n:auto_generated.datab[11]
datab[12] => mult_v8n:auto_generated.datab[12]
datab[13] => mult_v8n:auto_generated.datab[13]
datab[14] => mult_v8n:auto_generated.datab[14]
datab[15] => mult_v8n:auto_generated.datab[15]
datab[16] => mult_v8n:auto_generated.datab[16]
datab[17] => mult_v8n:auto_generated.datab[17]
datab[18] => mult_v8n:auto_generated.datab[18]
datab[19] => mult_v8n:auto_generated.datab[19]
datab[20] => mult_v8n:auto_generated.datab[20]
datab[21] => mult_v8n:auto_generated.datab[21]
datab[22] => mult_v8n:auto_generated.datab[22]
datab[23] => mult_v8n:auto_generated.datab[23]
datab[24] => mult_v8n:auto_generated.datab[24]
datab[25] => mult_v8n:auto_generated.datab[25]
datab[26] => mult_v8n:auto_generated.datab[26]
datab[27] => mult_v8n:auto_generated.datab[27]
datab[28] => mult_v8n:auto_generated.datab[28]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_v8n:auto_generated.result[0]
result[1] <= mult_v8n:auto_generated.result[1]
result[2] <= mult_v8n:auto_generated.result[2]
result[3] <= mult_v8n:auto_generated.result[3]
result[4] <= mult_v8n:auto_generated.result[4]
result[5] <= mult_v8n:auto_generated.result[5]
result[6] <= mult_v8n:auto_generated.result[6]
result[7] <= mult_v8n:auto_generated.result[7]
result[8] <= mult_v8n:auto_generated.result[8]
result[9] <= mult_v8n:auto_generated.result[9]
result[10] <= mult_v8n:auto_generated.result[10]
result[11] <= mult_v8n:auto_generated.result[11]
result[12] <= mult_v8n:auto_generated.result[12]
result[13] <= mult_v8n:auto_generated.result[13]
result[14] <= mult_v8n:auto_generated.result[14]
result[15] <= mult_v8n:auto_generated.result[15]
result[16] <= mult_v8n:auto_generated.result[16]
result[17] <= mult_v8n:auto_generated.result[17]
result[18] <= mult_v8n:auto_generated.result[18]
result[19] <= mult_v8n:auto_generated.result[19]
result[20] <= mult_v8n:auto_generated.result[20]
result[21] <= mult_v8n:auto_generated.result[21]
result[22] <= mult_v8n:auto_generated.result[22]
result[23] <= mult_v8n:auto_generated.result[23]
result[24] <= mult_v8n:auto_generated.result[24]
result[25] <= mult_v8n:auto_generated.result[25]
result[26] <= mult_v8n:auto_generated.result[26]
result[27] <= mult_v8n:auto_generated.result[27]
result[28] <= mult_v8n:auto_generated.result[28]
result[29] <= mult_v8n:auto_generated.result[29]
result[30] <= mult_v8n:auto_generated.result[30]
result[31] <= mult_v8n:auto_generated.result[31]
result[32] <= mult_v8n:auto_generated.result[32]
result[33] <= mult_v8n:auto_generated.result[33]
result[34] <= mult_v8n:auto_generated.result[34]
result[35] <= mult_v8n:auto_generated.result[35]
result[36] <= mult_v8n:auto_generated.result[36]
result[37] <= mult_v8n:auto_generated.result[37]
result[38] <= mult_v8n:auto_generated.result[38]
result[39] <= mult_v8n:auto_generated.result[39]
result[40] <= mult_v8n:auto_generated.result[40]
result[41] <= mult_v8n:auto_generated.result[41]
result[42] <= mult_v8n:auto_generated.result[42]
result[43] <= mult_v8n:auto_generated.result[43]
result[44] <= mult_v8n:auto_generated.result[44]
result[45] <= mult_v8n:auto_generated.result[45]


|au_filter|equalizer:equalizer_inst|iir:iir_600|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
datab[24] => mac_mult3.DATAB6
datab[25] => mac_mult3.DATAB7
datab[26] => mac_mult3.DATAB8
datab[27] => mac_mult3.DATAB9
datab[28] => mac_mult3.DATAB10
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a


|au_filter|equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ib1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ib1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ib1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ib1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ib1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ib1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ib1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ib1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ib1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ib1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ib1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ib1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ib1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ib1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ib1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ib1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ib1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ib1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ib1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ib1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ib1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2ib1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2ib1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2ib1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2ib1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|equalizer:equalizer_inst|rom_iir_600:rom_iir_600_inst|altsyncram:altsyncram_component|altsyncram_2ib1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|au_filter|equalizer:equalizer_inst|iir:iir_1000
rst => coe_reg[5][0].ACLR
rst => coe_reg[5][1].PRESET
rst => coe_reg[5][2].ACLR
rst => coe_reg[5][3].ACLR
rst => coe_reg[5][4].ACLR
rst => coe_reg[5][5].PRESET
rst => coe_reg[5][6].PRESET
rst => coe_reg[5][7].ACLR
rst => coe_reg[5][8].PRESET
rst => coe_reg[5][9].ACLR
rst => coe_reg[5][10].PRESET
rst => coe_reg[5][11].ACLR
rst => coe_reg[5][12].PRESET
rst => coe_reg[5][13].PRESET
rst => coe_reg[5][14].PRESET
rst => coe_reg[5][15].ACLR
rst => coe_reg[5][16].ACLR
rst => coe_reg[4][0].PRESET
rst => coe_reg[4][1].ACLR
rst => coe_reg[4][2].ACLR
rst => coe_reg[4][3].PRESET
rst => coe_reg[4][4].ACLR
rst => coe_reg[4][5].ACLR
rst => coe_reg[4][6].PRESET
rst => coe_reg[4][7].PRESET
rst => coe_reg[4][8].PRESET
rst => coe_reg[4][9].ACLR
rst => coe_reg[4][10].ACLR
rst => coe_reg[4][11].PRESET
rst => coe_reg[4][12].PRESET
rst => coe_reg[4][13].ACLR
rst => coe_reg[4][14].ACLR
rst => coe_reg[4][15].ACLR
rst => coe_reg[4][16].PRESET
rst => coe_reg[3][0].ACLR
rst => coe_reg[3][1].ACLR
rst => coe_reg[3][2].ACLR
rst => coe_reg[3][3].ACLR
rst => coe_reg[3][4].ACLR
rst => coe_reg[3][5].ACLR
rst => coe_reg[3][6].ACLR
rst => coe_reg[3][7].ACLR
rst => coe_reg[3][8].ACLR
rst => coe_reg[3][9].ACLR
rst => coe_reg[3][10].ACLR
rst => coe_reg[3][11].ACLR
rst => coe_reg[3][12].ACLR
rst => coe_reg[3][13].ACLR
rst => coe_reg[3][14].ACLR
rst => coe_reg[3][15].PRESET
rst => coe_reg[3][16].ACLR
rst => coe_reg[2][0].ACLR
rst => coe_reg[2][1].PRESET
rst => coe_reg[2][2].ACLR
rst => coe_reg[2][3].ACLR
rst => coe_reg[2][4].ACLR
rst => coe_reg[2][5].PRESET
rst => coe_reg[2][6].PRESET
rst => coe_reg[2][7].ACLR
rst => coe_reg[2][8].PRESET
rst => coe_reg[2][9].ACLR
rst => coe_reg[2][10].PRESET
rst => coe_reg[2][11].ACLR
rst => coe_reg[2][12].PRESET
rst => coe_reg[2][13].PRESET
rst => coe_reg[2][14].PRESET
rst => coe_reg[2][15].ACLR
rst => coe_reg[2][16].ACLR
rst => coe_reg[1][0].PRESET
rst => coe_reg[1][1].ACLR
rst => coe_reg[1][2].ACLR
rst => coe_reg[1][3].PRESET
rst => coe_reg[1][4].ACLR
rst => coe_reg[1][5].ACLR
rst => coe_reg[1][6].PRESET
rst => coe_reg[1][7].PRESET
rst => coe_reg[1][8].PRESET
rst => coe_reg[1][9].ACLR
rst => coe_reg[1][10].ACLR
rst => coe_reg[1][11].PRESET
rst => coe_reg[1][12].PRESET
rst => coe_reg[1][13].ACLR
rst => coe_reg[1][14].ACLR
rst => coe_reg[1][15].ACLR
rst => coe_reg[1][16].PRESET
rst => coe_reg[0][0].ACLR
rst => coe_reg[0][1].ACLR
rst => coe_reg[0][2].ACLR
rst => coe_reg[0][3].ACLR
rst => coe_reg[0][4].ACLR
rst => coe_reg[0][5].ACLR
rst => coe_reg[0][6].ACLR
rst => coe_reg[0][7].ACLR
rst => coe_reg[0][8].ACLR
rst => coe_reg[0][9].ACLR
rst => coe_reg[0][10].ACLR
rst => coe_reg[0][11].ACLR
rst => coe_reg[0][12].ACLR
rst => coe_reg[0][13].ACLR
rst => coe_reg[0][14].ACLR
rst => coe_reg[0][15].PRESET
rst => coe_reg[0][16].ACLR
rst => Yin[28].OUTPUTSELECT
rst => Yin[27].OUTPUTSELECT
rst => Yin[26].OUTPUTSELECT
rst => Yin[25].OUTPUTSELECT
rst => Yin[24].OUTPUTSELECT
rst => Yin[23].OUTPUTSELECT
rst => Yin[22].OUTPUTSELECT
rst => Yin[21].OUTPUTSELECT
rst => Yin[20].OUTPUTSELECT
rst => Yin[19].OUTPUTSELECT
rst => Yin[18].OUTPUTSELECT
rst => Yin[17].OUTPUTSELECT
rst => Yin[16].OUTPUTSELECT
rst => Yin[15].OUTPUTSELECT
rst => Yin[14].OUTPUTSELECT
rst => Yin[13].OUTPUTSELECT
rst => Yin[12].OUTPUTSELECT
rst => Yin[11].OUTPUTSELECT
rst => Yin[10].OUTPUTSELECT
rst => Yin[9].OUTPUTSELECT
rst => Yin[8].OUTPUTSELECT
rst => Yin[7].OUTPUTSELECT
rst => Yin[6].OUTPUTSELECT
rst => Yin[5].OUTPUTSELECT
rst => Yin[4].OUTPUTSELECT
rst => Yin[3].OUTPUTSELECT
rst => Yin[2].OUTPUTSELECT
rst => Yin[1].OUTPUTSELECT
rst => Yin[0].OUTPUTSELECT
rst => Dout_buf[0].ACLR
rst => Dout_buf[1].ACLR
rst => Dout_buf[2].ACLR
rst => Dout_buf[3].ACLR
rst => Dout_buf[4].ACLR
rst => Dout_buf[5].ACLR
rst => Dout_buf[6].ACLR
rst => Dout_buf[7].ACLR
rst => Dout_buf[8].ACLR
rst => Dout_buf[9].ACLR
rst => Dout_buf[10].ACLR
rst => Dout_buf[11].ACLR
rst => Dout_buf[12].ACLR
rst => Dout_buf[13].ACLR
rst => Dout_buf[14].ACLR
rst => Dout_buf[15].ACLR
rst => Dout_buf[16].ACLR
rst => Dout_buf[17].ACLR
rst => Dout_buf[18].ACLR
rst => Dout_buf[19].ACLR
rst => Dout_buf[20].ACLR
rst => Dout_buf[21].ACLR
rst => Dout_buf[22].ACLR
rst => Dout_buf[23].ACLR
rst => Dout_buf[24].ACLR
rst => Dout_buf[25].ACLR
rst => Dout_buf[26].ACLR
rst => Dout_buf[27].ACLR
rst => Dout_buf[28].ACLR
rst => coe_en_delay1.ACLR
rst => coe_buf[5][0].ACLR
rst => coe_buf[5][1].PRESET
rst => coe_buf[5][2].ACLR
rst => coe_buf[5][3].ACLR
rst => coe_buf[5][4].ACLR
rst => coe_buf[5][5].PRESET
rst => coe_buf[5][6].PRESET
rst => coe_buf[5][7].ACLR
rst => coe_buf[5][8].PRESET
rst => coe_buf[5][9].ACLR
rst => coe_buf[5][10].PRESET
rst => coe_buf[5][11].ACLR
rst => coe_buf[5][12].PRESET
rst => coe_buf[5][13].PRESET
rst => coe_buf[5][14].PRESET
rst => coe_buf[5][15].ACLR
rst => coe_buf[5][16].ACLR
rst => coe_buf[4][0].PRESET
rst => coe_buf[4][1].ACLR
rst => coe_buf[4][2].ACLR
rst => coe_buf[4][3].PRESET
rst => coe_buf[4][4].ACLR
rst => coe_buf[4][5].ACLR
rst => coe_buf[4][6].PRESET
rst => coe_buf[4][7].PRESET
rst => coe_buf[4][8].PRESET
rst => coe_buf[4][9].ACLR
rst => coe_buf[4][10].ACLR
rst => coe_buf[4][11].PRESET
rst => coe_buf[4][12].PRESET
rst => coe_buf[4][13].ACLR
rst => coe_buf[4][14].ACLR
rst => coe_buf[4][15].ACLR
rst => coe_buf[4][16].PRESET
rst => coe_buf[3][0].ACLR
rst => coe_buf[3][1].ACLR
rst => coe_buf[3][2].ACLR
rst => coe_buf[3][3].ACLR
rst => coe_buf[3][4].ACLR
rst => coe_buf[3][5].ACLR
rst => coe_buf[3][6].ACLR
rst => coe_buf[3][7].ACLR
rst => coe_buf[3][8].ACLR
rst => coe_buf[3][9].ACLR
rst => coe_buf[3][10].ACLR
rst => coe_buf[3][11].ACLR
rst => coe_buf[3][12].ACLR
rst => coe_buf[3][13].ACLR
rst => coe_buf[3][14].ACLR
rst => coe_buf[3][15].PRESET
rst => coe_buf[3][16].ACLR
rst => coe_buf[2][0].ACLR
rst => coe_buf[2][1].PRESET
rst => coe_buf[2][2].ACLR
rst => coe_buf[2][3].ACLR
rst => coe_buf[2][4].ACLR
rst => coe_buf[2][5].PRESET
rst => coe_buf[2][6].PRESET
rst => coe_buf[2][7].ACLR
rst => coe_buf[2][8].PRESET
rst => coe_buf[2][9].ACLR
rst => coe_buf[2][10].PRESET
rst => coe_buf[2][11].ACLR
rst => coe_buf[2][12].PRESET
rst => coe_buf[2][13].PRESET
rst => coe_buf[2][14].PRESET
rst => coe_buf[2][15].ACLR
rst => coe_buf[2][16].ACLR
rst => coe_buf[1][0].PRESET
rst => coe_buf[1][1].ACLR
rst => coe_buf[1][2].ACLR
rst => coe_buf[1][3].PRESET
rst => coe_buf[1][4].ACLR
rst => coe_buf[1][5].ACLR
rst => coe_buf[1][6].PRESET
rst => coe_buf[1][7].PRESET
rst => coe_buf[1][8].PRESET
rst => coe_buf[1][9].ACLR
rst => coe_buf[1][10].ACLR
rst => coe_buf[1][11].PRESET
rst => coe_buf[1][12].PRESET
rst => coe_buf[1][13].ACLR
rst => coe_buf[1][14].ACLR
rst => coe_buf[1][15].ACLR
rst => coe_buf[1][16].PRESET
rst => coe_buf[0][0].ACLR
rst => coe_buf[0][1].ACLR
rst => coe_buf[0][2].ACLR
rst => coe_buf[0][3].ACLR
rst => coe_buf[0][4].ACLR
rst => coe_buf[0][5].ACLR
rst => coe_buf[0][6].ACLR
rst => coe_buf[0][7].ACLR
rst => coe_buf[0][8].ACLR
rst => coe_buf[0][9].ACLR
rst => coe_buf[0][10].ACLR
rst => coe_buf[0][11].ACLR
rst => coe_buf[0][12].ACLR
rst => coe_buf[0][13].ACLR
rst => coe_buf[0][14].ACLR
rst => coe_buf[0][15].PRESET
rst => coe_buf[0][16].ACLR
rst => coe_ful_cnt[0].ACLR
rst => coe_ful_cnt[1].ACLR
rst => coe_ful_cnt[2].ACLR
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[0][12].ACLR
rst => Xin_reg[0][13].ACLR
rst => Xin_reg[0][14].ACLR
rst => Xin_reg[0][15].ACLR
rst => Xin_reg[0][16].ACLR
rst => Xin_reg[0][17].ACLR
rst => Xin_reg[0][18].ACLR
rst => Xin_reg[0][19].ACLR
rst => Xin_reg[0][20].ACLR
rst => Xin_reg[0][21].ACLR
rst => Xin_reg[0][22].ACLR
rst => Xin_reg[0][23].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[1][12].ACLR
rst => Xin_reg[1][13].ACLR
rst => Xin_reg[1][14].ACLR
rst => Xin_reg[1][15].ACLR
rst => Xin_reg[1][16].ACLR
rst => Xin_reg[1][17].ACLR
rst => Xin_reg[1][18].ACLR
rst => Xin_reg[1][19].ACLR
rst => Xin_reg[1][20].ACLR
rst => Xin_reg[1][21].ACLR
rst => Xin_reg[1][22].ACLR
rst => Xin_reg[1][23].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[2][12].ACLR
rst => Xin_reg[2][13].ACLR
rst => Xin_reg[2][14].ACLR
rst => Xin_reg[2][15].ACLR
rst => Xin_reg[2][16].ACLR
rst => Xin_reg[2][17].ACLR
rst => Xin_reg[2][18].ACLR
rst => Xin_reg[2][19].ACLR
rst => Xin_reg[2][20].ACLR
rst => Xin_reg[2][21].ACLR
rst => Xin_reg[2][22].ACLR
rst => Xin_reg[2][23].ACLR
rst => coe_mul_cnt[0].ACLR
rst => coe_mul_cnt[1].ACLR
rst => coe_mul_cnt[2].ACLR
rst => clk240k_cnt[0].ACLR
rst => clk240k_cnt[1].ACLR
rst => clk240k_cnt[2].ACLR
rst => zero_mult_reg[0][0].ACLR
rst => zero_mult_reg[0][1].ACLR
rst => zero_mult_reg[0][2].ACLR
rst => zero_mult_reg[0][3].ACLR
rst => zero_mult_reg[0][4].ACLR
rst => zero_mult_reg[0][5].ACLR
rst => zero_mult_reg[0][6].ACLR
rst => zero_mult_reg[0][7].ACLR
rst => zero_mult_reg[0][8].ACLR
rst => zero_mult_reg[0][9].ACLR
rst => zero_mult_reg[0][10].ACLR
rst => zero_mult_reg[0][11].ACLR
rst => zero_mult_reg[0][12].ACLR
rst => zero_mult_reg[0][13].ACLR
rst => zero_mult_reg[0][14].ACLR
rst => zero_mult_reg[0][15].ACLR
rst => zero_mult_reg[0][16].ACLR
rst => zero_mult_reg[0][17].ACLR
rst => zero_mult_reg[0][18].ACLR
rst => zero_mult_reg[0][19].ACLR
rst => zero_mult_reg[0][20].ACLR
rst => zero_mult_reg[0][21].ACLR
rst => zero_mult_reg[0][22].ACLR
rst => zero_mult_reg[0][23].ACLR
rst => zero_mult_reg[0][24].ACLR
rst => zero_mult_reg[0][25].ACLR
rst => zero_mult_reg[0][26].ACLR
rst => zero_mult_reg[0][27].ACLR
rst => zero_mult_reg[0][28].ACLR
rst => zero_mult_reg[0][29].ACLR
rst => zero_mult_reg[0][30].ACLR
rst => zero_mult_reg[0][31].ACLR
rst => zero_mult_reg[0][32].ACLR
rst => zero_mult_reg[0][33].ACLR
rst => zero_mult_reg[0][34].ACLR
rst => zero_mult_reg[0][35].ACLR
rst => zero_mult_reg[0][36].ACLR
rst => zero_mult_reg[0][37].ACLR
rst => zero_mult_reg[0][38].ACLR
rst => zero_mult_reg[0][39].ACLR
rst => zero_mult_reg[0][40].ACLR
rst => zero_mult_reg[1][0].ACLR
rst => zero_mult_reg[1][1].ACLR
rst => zero_mult_reg[1][2].ACLR
rst => zero_mult_reg[1][3].ACLR
rst => zero_mult_reg[1][4].ACLR
rst => zero_mult_reg[1][5].ACLR
rst => zero_mult_reg[1][6].ACLR
rst => zero_mult_reg[1][7].ACLR
rst => zero_mult_reg[1][8].ACLR
rst => zero_mult_reg[1][9].ACLR
rst => zero_mult_reg[1][10].ACLR
rst => zero_mult_reg[1][11].ACLR
rst => zero_mult_reg[1][12].ACLR
rst => zero_mult_reg[1][13].ACLR
rst => zero_mult_reg[1][14].ACLR
rst => zero_mult_reg[1][15].ACLR
rst => zero_mult_reg[1][16].ACLR
rst => zero_mult_reg[1][17].ACLR
rst => zero_mult_reg[1][18].ACLR
rst => zero_mult_reg[1][19].ACLR
rst => zero_mult_reg[1][20].ACLR
rst => zero_mult_reg[1][21].ACLR
rst => zero_mult_reg[1][22].ACLR
rst => zero_mult_reg[1][23].ACLR
rst => zero_mult_reg[1][24].ACLR
rst => zero_mult_reg[1][25].ACLR
rst => zero_mult_reg[1][26].ACLR
rst => zero_mult_reg[1][27].ACLR
rst => zero_mult_reg[1][28].ACLR
rst => zero_mult_reg[1][29].ACLR
rst => zero_mult_reg[1][30].ACLR
rst => zero_mult_reg[1][31].ACLR
rst => zero_mult_reg[1][32].ACLR
rst => zero_mult_reg[1][33].ACLR
rst => zero_mult_reg[1][34].ACLR
rst => zero_mult_reg[1][35].ACLR
rst => zero_mult_reg[1][36].ACLR
rst => zero_mult_reg[1][37].ACLR
rst => zero_mult_reg[1][38].ACLR
rst => zero_mult_reg[1][39].ACLR
rst => zero_mult_reg[1][40].ACLR
rst => zero_mult_reg[2][0].ACLR
rst => zero_mult_reg[2][1].ACLR
rst => zero_mult_reg[2][2].ACLR
rst => zero_mult_reg[2][3].ACLR
rst => zero_mult_reg[2][4].ACLR
rst => zero_mult_reg[2][5].ACLR
rst => zero_mult_reg[2][6].ACLR
rst => zero_mult_reg[2][7].ACLR
rst => zero_mult_reg[2][8].ACLR
rst => zero_mult_reg[2][9].ACLR
rst => zero_mult_reg[2][10].ACLR
rst => zero_mult_reg[2][11].ACLR
rst => zero_mult_reg[2][12].ACLR
rst => zero_mult_reg[2][13].ACLR
rst => zero_mult_reg[2][14].ACLR
rst => zero_mult_reg[2][15].ACLR
rst => zero_mult_reg[2][16].ACLR
rst => zero_mult_reg[2][17].ACLR
rst => zero_mult_reg[2][18].ACLR
rst => zero_mult_reg[2][19].ACLR
rst => zero_mult_reg[2][20].ACLR
rst => zero_mult_reg[2][21].ACLR
rst => zero_mult_reg[2][22].ACLR
rst => zero_mult_reg[2][23].ACLR
rst => zero_mult_reg[2][24].ACLR
rst => zero_mult_reg[2][25].ACLR
rst => zero_mult_reg[2][26].ACLR
rst => zero_mult_reg[2][27].ACLR
rst => zero_mult_reg[2][28].ACLR
rst => zero_mult_reg[2][29].ACLR
rst => zero_mult_reg[2][30].ACLR
rst => zero_mult_reg[2][31].ACLR
rst => zero_mult_reg[2][32].ACLR
rst => zero_mult_reg[2][33].ACLR
rst => zero_mult_reg[2][34].ACLR
rst => zero_mult_reg[2][35].ACLR
rst => zero_mult_reg[2][36].ACLR
rst => zero_mult_reg[2][37].ACLR
rst => zero_mult_reg[2][38].ACLR
rst => zero_mult_reg[2][39].ACLR
rst => zero_mult_reg[2][40].ACLR
rst => Xout[0].ACLR
rst => Xout[1].ACLR
rst => Xout[2].ACLR
rst => Xout[3].ACLR
rst => Xout[4].ACLR
rst => Xout[5].ACLR
rst => Xout[6].ACLR
rst => Xout[7].ACLR
rst => Xout[8].ACLR
rst => Xout[9].ACLR
rst => Xout[10].ACLR
rst => Xout[11].ACLR
rst => Xout[12].ACLR
rst => Xout[13].ACLR
rst => Xout[14].ACLR
rst => Xout[15].ACLR
rst => Xout[16].ACLR
rst => Xout[17].ACLR
rst => Xout[18].ACLR
rst => Xout[19].ACLR
rst => Xout[20].ACLR
rst => Xout[21].ACLR
rst => Xout[22].ACLR
rst => Xout[23].ACLR
rst => Xout[24].ACLR
rst => Xout[25].ACLR
rst => Xout[26].ACLR
rst => Xout[27].ACLR
rst => Xout[28].ACLR
rst => Xout[29].ACLR
rst => Xout[30].ACLR
rst => Xout[31].ACLR
rst => Xout[32].ACLR
rst => Xout[33].ACLR
rst => Xout[34].ACLR
rst => Xout[35].ACLR
rst => Xout[36].ACLR
rst => Xout[37].ACLR
rst => Xout[38].ACLR
rst => Xout[39].ACLR
rst => Xout[40].ACLR
rst => Xout[41].ACLR
rst => Xout[42].ACLR
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[0][12].ACLR
rst => Yin_reg[0][13].ACLR
rst => Yin_reg[0][14].ACLR
rst => Yin_reg[0][15].ACLR
rst => Yin_reg[0][16].ACLR
rst => Yin_reg[0][17].ACLR
rst => Yin_reg[0][18].ACLR
rst => Yin_reg[0][19].ACLR
rst => Yin_reg[0][20].ACLR
rst => Yin_reg[0][21].ACLR
rst => Yin_reg[0][22].ACLR
rst => Yin_reg[0][23].ACLR
rst => Yin_reg[0][24].ACLR
rst => Yin_reg[0][25].ACLR
rst => Yin_reg[0][26].ACLR
rst => Yin_reg[0][27].ACLR
rst => Yin_reg[0][28].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[1][12].ACLR
rst => Yin_reg[1][13].ACLR
rst => Yin_reg[1][14].ACLR
rst => Yin_reg[1][15].ACLR
rst => Yin_reg[1][16].ACLR
rst => Yin_reg[1][17].ACLR
rst => Yin_reg[1][18].ACLR
rst => Yin_reg[1][19].ACLR
rst => Yin_reg[1][20].ACLR
rst => Yin_reg[1][21].ACLR
rst => Yin_reg[1][22].ACLR
rst => Yin_reg[1][23].ACLR
rst => Yin_reg[1][24].ACLR
rst => Yin_reg[1][25].ACLR
rst => Yin_reg[1][26].ACLR
rst => Yin_reg[1][27].ACLR
rst => Yin_reg[1][28].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[2][12].ACLR
rst => Yin_reg[2][13].ACLR
rst => Yin_reg[2][14].ACLR
rst => Yin_reg[2][15].ACLR
rst => Yin_reg[2][16].ACLR
rst => Yin_reg[2][17].ACLR
rst => Yin_reg[2][18].ACLR
rst => Yin_reg[2][19].ACLR
rst => Yin_reg[2][20].ACLR
rst => Yin_reg[2][21].ACLR
rst => Yin_reg[2][22].ACLR
rst => Yin_reg[2][23].ACLR
rst => Yin_reg[2][24].ACLR
rst => Yin_reg[2][25].ACLR
rst => Yin_reg[2][26].ACLR
rst => Yin_reg[2][27].ACLR
rst => Yin_reg[2][28].ACLR
rst => pole_mult_reg[0][0].ACLR
rst => pole_mult_reg[0][1].ACLR
rst => pole_mult_reg[0][2].ACLR
rst => pole_mult_reg[0][3].ACLR
rst => pole_mult_reg[0][4].ACLR
rst => pole_mult_reg[0][5].ACLR
rst => pole_mult_reg[0][6].ACLR
rst => pole_mult_reg[0][7].ACLR
rst => pole_mult_reg[0][8].ACLR
rst => pole_mult_reg[0][9].ACLR
rst => pole_mult_reg[0][10].ACLR
rst => pole_mult_reg[0][11].ACLR
rst => pole_mult_reg[0][12].ACLR
rst => pole_mult_reg[0][13].ACLR
rst => pole_mult_reg[0][14].ACLR
rst => pole_mult_reg[0][15].ACLR
rst => pole_mult_reg[0][16].ACLR
rst => pole_mult_reg[0][17].ACLR
rst => pole_mult_reg[0][18].ACLR
rst => pole_mult_reg[0][19].ACLR
rst => pole_mult_reg[0][20].ACLR
rst => pole_mult_reg[0][21].ACLR
rst => pole_mult_reg[0][22].ACLR
rst => pole_mult_reg[0][23].ACLR
rst => pole_mult_reg[0][24].ACLR
rst => pole_mult_reg[0][25].ACLR
rst => pole_mult_reg[0][26].ACLR
rst => pole_mult_reg[0][27].ACLR
rst => pole_mult_reg[0][28].ACLR
rst => pole_mult_reg[0][29].ACLR
rst => pole_mult_reg[0][30].ACLR
rst => pole_mult_reg[0][31].ACLR
rst => pole_mult_reg[0][32].ACLR
rst => pole_mult_reg[0][33].ACLR
rst => pole_mult_reg[0][34].ACLR
rst => pole_mult_reg[0][35].ACLR
rst => pole_mult_reg[0][36].ACLR
rst => pole_mult_reg[0][37].ACLR
rst => pole_mult_reg[0][38].ACLR
rst => pole_mult_reg[0][39].ACLR
rst => pole_mult_reg[0][40].ACLR
rst => pole_mult_reg[0][41].ACLR
rst => pole_mult_reg[0][42].ACLR
rst => pole_mult_reg[0][43].ACLR
rst => pole_mult_reg[0][44].ACLR
rst => pole_mult_reg[0][45].ACLR
rst => pole_mult_reg[1][0].ACLR
rst => pole_mult_reg[1][1].ACLR
rst => pole_mult_reg[1][2].ACLR
rst => pole_mult_reg[1][3].ACLR
rst => pole_mult_reg[1][4].ACLR
rst => pole_mult_reg[1][5].ACLR
rst => pole_mult_reg[1][6].ACLR
rst => pole_mult_reg[1][7].ACLR
rst => pole_mult_reg[1][8].ACLR
rst => pole_mult_reg[1][9].ACLR
rst => pole_mult_reg[1][10].ACLR
rst => pole_mult_reg[1][11].ACLR
rst => pole_mult_reg[1][12].ACLR
rst => pole_mult_reg[1][13].ACLR
rst => pole_mult_reg[1][14].ACLR
rst => pole_mult_reg[1][15].ACLR
rst => pole_mult_reg[1][16].ACLR
rst => pole_mult_reg[1][17].ACLR
rst => pole_mult_reg[1][18].ACLR
rst => pole_mult_reg[1][19].ACLR
rst => pole_mult_reg[1][20].ACLR
rst => pole_mult_reg[1][21].ACLR
rst => pole_mult_reg[1][22].ACLR
rst => pole_mult_reg[1][23].ACLR
rst => pole_mult_reg[1][24].ACLR
rst => pole_mult_reg[1][25].ACLR
rst => pole_mult_reg[1][26].ACLR
rst => pole_mult_reg[1][27].ACLR
rst => pole_mult_reg[1][28].ACLR
rst => pole_mult_reg[1][29].ACLR
rst => pole_mult_reg[1][30].ACLR
rst => pole_mult_reg[1][31].ACLR
rst => pole_mult_reg[1][32].ACLR
rst => pole_mult_reg[1][33].ACLR
rst => pole_mult_reg[1][34].ACLR
rst => pole_mult_reg[1][35].ACLR
rst => pole_mult_reg[1][36].ACLR
rst => pole_mult_reg[1][37].ACLR
rst => pole_mult_reg[1][38].ACLR
rst => pole_mult_reg[1][39].ACLR
rst => pole_mult_reg[1][40].ACLR
rst => pole_mult_reg[1][41].ACLR
rst => pole_mult_reg[1][42].ACLR
rst => pole_mult_reg[1][43].ACLR
rst => pole_mult_reg[1][44].ACLR
rst => pole_mult_reg[1][45].ACLR
rst => Yout[0].ACLR
rst => Yout[1].ACLR
rst => Yout[2].ACLR
rst => Yout[3].ACLR
rst => Yout[4].ACLR
rst => Yout[5].ACLR
rst => Yout[6].ACLR
rst => Yout[7].ACLR
rst => Yout[8].ACLR
rst => Yout[9].ACLR
rst => Yout[10].ACLR
rst => Yout[11].ACLR
rst => Yout[12].ACLR
rst => Yout[13].ACLR
rst => Yout[14].ACLR
rst => Yout[15].ACLR
rst => Yout[16].ACLR
rst => Yout[17].ACLR
rst => Yout[18].ACLR
rst => Yout[19].ACLR
rst => Yout[20].ACLR
rst => Yout[21].ACLR
rst => Yout[22].ACLR
rst => Yout[23].ACLR
rst => Yout[24].ACLR
rst => Yout[25].ACLR
rst => Yout[26].ACLR
rst => Yout[27].ACLR
rst => Yout[28].ACLR
rst => Yout[29].ACLR
rst => Yout[30].ACLR
rst => Yout[31].ACLR
rst => Yout[32].ACLR
rst => Yout[33].ACLR
rst => Yout[34].ACLR
rst => Yout[35].ACLR
rst => Yout[36].ACLR
rst => Yout[37].ACLR
rst => Yout[38].ACLR
rst => Yout[39].ACLR
rst => Yout[40].ACLR
rst => Yout[41].ACLR
rst => Yout[42].ACLR
rst => Yout[43].ACLR
rst => Yout[44].ACLR
rst => Yout[45].ACLR
rst => Yout[46].ACLR
rst => Yout[47].ACLR
clk_40k => Yin_reg[0][0].CLK
clk_40k => Yin_reg[0][1].CLK
clk_40k => Yin_reg[0][2].CLK
clk_40k => Yin_reg[0][3].CLK
clk_40k => Yin_reg[0][4].CLK
clk_40k => Yin_reg[0][5].CLK
clk_40k => Yin_reg[0][6].CLK
clk_40k => Yin_reg[0][7].CLK
clk_40k => Yin_reg[0][8].CLK
clk_40k => Yin_reg[0][9].CLK
clk_40k => Yin_reg[0][10].CLK
clk_40k => Yin_reg[0][11].CLK
clk_40k => Yin_reg[0][12].CLK
clk_40k => Yin_reg[0][13].CLK
clk_40k => Yin_reg[0][14].CLK
clk_40k => Yin_reg[0][15].CLK
clk_40k => Yin_reg[0][16].CLK
clk_40k => Yin_reg[0][17].CLK
clk_40k => Yin_reg[0][18].CLK
clk_40k => Yin_reg[0][19].CLK
clk_40k => Yin_reg[0][20].CLK
clk_40k => Yin_reg[0][21].CLK
clk_40k => Yin_reg[0][22].CLK
clk_40k => Yin_reg[0][23].CLK
clk_40k => Yin_reg[0][24].CLK
clk_40k => Yin_reg[0][25].CLK
clk_40k => Yin_reg[0][26].CLK
clk_40k => Yin_reg[0][27].CLK
clk_40k => Yin_reg[0][28].CLK
clk_40k => Yin_reg[1][0].CLK
clk_40k => Yin_reg[1][1].CLK
clk_40k => Yin_reg[1][2].CLK
clk_40k => Yin_reg[1][3].CLK
clk_40k => Yin_reg[1][4].CLK
clk_40k => Yin_reg[1][5].CLK
clk_40k => Yin_reg[1][6].CLK
clk_40k => Yin_reg[1][7].CLK
clk_40k => Yin_reg[1][8].CLK
clk_40k => Yin_reg[1][9].CLK
clk_40k => Yin_reg[1][10].CLK
clk_40k => Yin_reg[1][11].CLK
clk_40k => Yin_reg[1][12].CLK
clk_40k => Yin_reg[1][13].CLK
clk_40k => Yin_reg[1][14].CLK
clk_40k => Yin_reg[1][15].CLK
clk_40k => Yin_reg[1][16].CLK
clk_40k => Yin_reg[1][17].CLK
clk_40k => Yin_reg[1][18].CLK
clk_40k => Yin_reg[1][19].CLK
clk_40k => Yin_reg[1][20].CLK
clk_40k => Yin_reg[1][21].CLK
clk_40k => Yin_reg[1][22].CLK
clk_40k => Yin_reg[1][23].CLK
clk_40k => Yin_reg[1][24].CLK
clk_40k => Yin_reg[1][25].CLK
clk_40k => Yin_reg[1][26].CLK
clk_40k => Yin_reg[1][27].CLK
clk_40k => Yin_reg[1][28].CLK
clk_40k => Yin_reg[2][0].CLK
clk_40k => Yin_reg[2][1].CLK
clk_40k => Yin_reg[2][2].CLK
clk_40k => Yin_reg[2][3].CLK
clk_40k => Yin_reg[2][4].CLK
clk_40k => Yin_reg[2][5].CLK
clk_40k => Yin_reg[2][6].CLK
clk_40k => Yin_reg[2][7].CLK
clk_40k => Yin_reg[2][8].CLK
clk_40k => Yin_reg[2][9].CLK
clk_40k => Yin_reg[2][10].CLK
clk_40k => Yin_reg[2][11].CLK
clk_40k => Yin_reg[2][12].CLK
clk_40k => Yin_reg[2][13].CLK
clk_40k => Yin_reg[2][14].CLK
clk_40k => Yin_reg[2][15].CLK
clk_40k => Yin_reg[2][16].CLK
clk_40k => Yin_reg[2][17].CLK
clk_40k => Yin_reg[2][18].CLK
clk_40k => Yin_reg[2][19].CLK
clk_40k => Yin_reg[2][20].CLK
clk_40k => Yin_reg[2][21].CLK
clk_40k => Yin_reg[2][22].CLK
clk_40k => Yin_reg[2][23].CLK
clk_40k => Yin_reg[2][24].CLK
clk_40k => Yin_reg[2][25].CLK
clk_40k => Yin_reg[2][26].CLK
clk_40k => Yin_reg[2][27].CLK
clk_40k => Yin_reg[2][28].CLK
clk_40k => Xin_reg[0][0].CLK
clk_40k => Xin_reg[0][1].CLK
clk_40k => Xin_reg[0][2].CLK
clk_40k => Xin_reg[0][3].CLK
clk_40k => Xin_reg[0][4].CLK
clk_40k => Xin_reg[0][5].CLK
clk_40k => Xin_reg[0][6].CLK
clk_40k => Xin_reg[0][7].CLK
clk_40k => Xin_reg[0][8].CLK
clk_40k => Xin_reg[0][9].CLK
clk_40k => Xin_reg[0][10].CLK
clk_40k => Xin_reg[0][11].CLK
clk_40k => Xin_reg[0][12].CLK
clk_40k => Xin_reg[0][13].CLK
clk_40k => Xin_reg[0][14].CLK
clk_40k => Xin_reg[0][15].CLK
clk_40k => Xin_reg[0][16].CLK
clk_40k => Xin_reg[0][17].CLK
clk_40k => Xin_reg[0][18].CLK
clk_40k => Xin_reg[0][19].CLK
clk_40k => Xin_reg[0][20].CLK
clk_40k => Xin_reg[0][21].CLK
clk_40k => Xin_reg[0][22].CLK
clk_40k => Xin_reg[0][23].CLK
clk_40k => Xin_reg[1][0].CLK
clk_40k => Xin_reg[1][1].CLK
clk_40k => Xin_reg[1][2].CLK
clk_40k => Xin_reg[1][3].CLK
clk_40k => Xin_reg[1][4].CLK
clk_40k => Xin_reg[1][5].CLK
clk_40k => Xin_reg[1][6].CLK
clk_40k => Xin_reg[1][7].CLK
clk_40k => Xin_reg[1][8].CLK
clk_40k => Xin_reg[1][9].CLK
clk_40k => Xin_reg[1][10].CLK
clk_40k => Xin_reg[1][11].CLK
clk_40k => Xin_reg[1][12].CLK
clk_40k => Xin_reg[1][13].CLK
clk_40k => Xin_reg[1][14].CLK
clk_40k => Xin_reg[1][15].CLK
clk_40k => Xin_reg[1][16].CLK
clk_40k => Xin_reg[1][17].CLK
clk_40k => Xin_reg[1][18].CLK
clk_40k => Xin_reg[1][19].CLK
clk_40k => Xin_reg[1][20].CLK
clk_40k => Xin_reg[1][21].CLK
clk_40k => Xin_reg[1][22].CLK
clk_40k => Xin_reg[1][23].CLK
clk_40k => Xin_reg[2][0].CLK
clk_40k => Xin_reg[2][1].CLK
clk_40k => Xin_reg[2][2].CLK
clk_40k => Xin_reg[2][3].CLK
clk_40k => Xin_reg[2][4].CLK
clk_40k => Xin_reg[2][5].CLK
clk_40k => Xin_reg[2][6].CLK
clk_40k => Xin_reg[2][7].CLK
clk_40k => Xin_reg[2][8].CLK
clk_40k => Xin_reg[2][9].CLK
clk_40k => Xin_reg[2][10].CLK
clk_40k => Xin_reg[2][11].CLK
clk_40k => Xin_reg[2][12].CLK
clk_40k => Xin_reg[2][13].CLK
clk_40k => Xin_reg[2][14].CLK
clk_40k => Xin_reg[2][15].CLK
clk_40k => Xin_reg[2][16].CLK
clk_40k => Xin_reg[2][17].CLK
clk_40k => Xin_reg[2][18].CLK
clk_40k => Xin_reg[2][19].CLK
clk_40k => Xin_reg[2][20].CLK
clk_40k => Xin_reg[2][21].CLK
clk_40k => Xin_reg[2][22].CLK
clk_40k => Xin_reg[2][23].CLK
clk_40k => coe_ful_cnt[0].CLK
clk_40k => coe_ful_cnt[1].CLK
clk_40k => coe_ful_cnt[2].CLK
clk_40k => coe_buf[5][0].CLK
clk_40k => coe_buf[5][1].CLK
clk_40k => coe_buf[5][2].CLK
clk_40k => coe_buf[5][3].CLK
clk_40k => coe_buf[5][4].CLK
clk_40k => coe_buf[5][5].CLK
clk_40k => coe_buf[5][6].CLK
clk_40k => coe_buf[5][7].CLK
clk_40k => coe_buf[5][8].CLK
clk_40k => coe_buf[5][9].CLK
clk_40k => coe_buf[5][10].CLK
clk_40k => coe_buf[5][11].CLK
clk_40k => coe_buf[5][12].CLK
clk_40k => coe_buf[5][13].CLK
clk_40k => coe_buf[5][14].CLK
clk_40k => coe_buf[5][15].CLK
clk_40k => coe_buf[5][16].CLK
clk_40k => coe_buf[4][0].CLK
clk_40k => coe_buf[4][1].CLK
clk_40k => coe_buf[4][2].CLK
clk_40k => coe_buf[4][3].CLK
clk_40k => coe_buf[4][4].CLK
clk_40k => coe_buf[4][5].CLK
clk_40k => coe_buf[4][6].CLK
clk_40k => coe_buf[4][7].CLK
clk_40k => coe_buf[4][8].CLK
clk_40k => coe_buf[4][9].CLK
clk_40k => coe_buf[4][10].CLK
clk_40k => coe_buf[4][11].CLK
clk_40k => coe_buf[4][12].CLK
clk_40k => coe_buf[4][13].CLK
clk_40k => coe_buf[4][14].CLK
clk_40k => coe_buf[4][15].CLK
clk_40k => coe_buf[4][16].CLK
clk_40k => coe_buf[3][0].CLK
clk_40k => coe_buf[3][1].CLK
clk_40k => coe_buf[3][2].CLK
clk_40k => coe_buf[3][3].CLK
clk_40k => coe_buf[3][4].CLK
clk_40k => coe_buf[3][5].CLK
clk_40k => coe_buf[3][6].CLK
clk_40k => coe_buf[3][7].CLK
clk_40k => coe_buf[3][8].CLK
clk_40k => coe_buf[3][9].CLK
clk_40k => coe_buf[3][10].CLK
clk_40k => coe_buf[3][11].CLK
clk_40k => coe_buf[3][12].CLK
clk_40k => coe_buf[3][13].CLK
clk_40k => coe_buf[3][14].CLK
clk_40k => coe_buf[3][15].CLK
clk_40k => coe_buf[3][16].CLK
clk_40k => coe_buf[2][0].CLK
clk_40k => coe_buf[2][1].CLK
clk_40k => coe_buf[2][2].CLK
clk_40k => coe_buf[2][3].CLK
clk_40k => coe_buf[2][4].CLK
clk_40k => coe_buf[2][5].CLK
clk_40k => coe_buf[2][6].CLK
clk_40k => coe_buf[2][7].CLK
clk_40k => coe_buf[2][8].CLK
clk_40k => coe_buf[2][9].CLK
clk_40k => coe_buf[2][10].CLK
clk_40k => coe_buf[2][11].CLK
clk_40k => coe_buf[2][12].CLK
clk_40k => coe_buf[2][13].CLK
clk_40k => coe_buf[2][14].CLK
clk_40k => coe_buf[2][15].CLK
clk_40k => coe_buf[2][16].CLK
clk_40k => coe_buf[1][0].CLK
clk_40k => coe_buf[1][1].CLK
clk_40k => coe_buf[1][2].CLK
clk_40k => coe_buf[1][3].CLK
clk_40k => coe_buf[1][4].CLK
clk_40k => coe_buf[1][5].CLK
clk_40k => coe_buf[1][6].CLK
clk_40k => coe_buf[1][7].CLK
clk_40k => coe_buf[1][8].CLK
clk_40k => coe_buf[1][9].CLK
clk_40k => coe_buf[1][10].CLK
clk_40k => coe_buf[1][11].CLK
clk_40k => coe_buf[1][12].CLK
clk_40k => coe_buf[1][13].CLK
clk_40k => coe_buf[1][14].CLK
clk_40k => coe_buf[1][15].CLK
clk_40k => coe_buf[1][16].CLK
clk_40k => coe_buf[0][0].CLK
clk_40k => coe_buf[0][1].CLK
clk_40k => coe_buf[0][2].CLK
clk_40k => coe_buf[0][3].CLK
clk_40k => coe_buf[0][4].CLK
clk_40k => coe_buf[0][5].CLK
clk_40k => coe_buf[0][6].CLK
clk_40k => coe_buf[0][7].CLK
clk_40k => coe_buf[0][8].CLK
clk_40k => coe_buf[0][9].CLK
clk_40k => coe_buf[0][10].CLK
clk_40k => coe_buf[0][11].CLK
clk_40k => coe_buf[0][12].CLK
clk_40k => coe_buf[0][13].CLK
clk_40k => coe_buf[0][14].CLK
clk_40k => coe_buf[0][15].CLK
clk_40k => coe_buf[0][16].CLK
clk_40k => coe_reg[5][0].CLK
clk_40k => coe_reg[5][1].CLK
clk_40k => coe_reg[5][2].CLK
clk_40k => coe_reg[5][3].CLK
clk_40k => coe_reg[5][4].CLK
clk_40k => coe_reg[5][5].CLK
clk_40k => coe_reg[5][6].CLK
clk_40k => coe_reg[5][7].CLK
clk_40k => coe_reg[5][8].CLK
clk_40k => coe_reg[5][9].CLK
clk_40k => coe_reg[5][10].CLK
clk_40k => coe_reg[5][11].CLK
clk_40k => coe_reg[5][12].CLK
clk_40k => coe_reg[5][13].CLK
clk_40k => coe_reg[5][14].CLK
clk_40k => coe_reg[5][15].CLK
clk_40k => coe_reg[5][16].CLK
clk_40k => coe_reg[4][0].CLK
clk_40k => coe_reg[4][1].CLK
clk_40k => coe_reg[4][2].CLK
clk_40k => coe_reg[4][3].CLK
clk_40k => coe_reg[4][4].CLK
clk_40k => coe_reg[4][5].CLK
clk_40k => coe_reg[4][6].CLK
clk_40k => coe_reg[4][7].CLK
clk_40k => coe_reg[4][8].CLK
clk_40k => coe_reg[4][9].CLK
clk_40k => coe_reg[4][10].CLK
clk_40k => coe_reg[4][11].CLK
clk_40k => coe_reg[4][12].CLK
clk_40k => coe_reg[4][13].CLK
clk_40k => coe_reg[4][14].CLK
clk_40k => coe_reg[4][15].CLK
clk_40k => coe_reg[4][16].CLK
clk_40k => coe_reg[3][0].CLK
clk_40k => coe_reg[3][1].CLK
clk_40k => coe_reg[3][2].CLK
clk_40k => coe_reg[3][3].CLK
clk_40k => coe_reg[3][4].CLK
clk_40k => coe_reg[3][5].CLK
clk_40k => coe_reg[3][6].CLK
clk_40k => coe_reg[3][7].CLK
clk_40k => coe_reg[3][8].CLK
clk_40k => coe_reg[3][9].CLK
clk_40k => coe_reg[3][10].CLK
clk_40k => coe_reg[3][11].CLK
clk_40k => coe_reg[3][12].CLK
clk_40k => coe_reg[3][13].CLK
clk_40k => coe_reg[3][14].CLK
clk_40k => coe_reg[3][15].CLK
clk_40k => coe_reg[3][16].CLK
clk_40k => coe_reg[2][0].CLK
clk_40k => coe_reg[2][1].CLK
clk_40k => coe_reg[2][2].CLK
clk_40k => coe_reg[2][3].CLK
clk_40k => coe_reg[2][4].CLK
clk_40k => coe_reg[2][5].CLK
clk_40k => coe_reg[2][6].CLK
clk_40k => coe_reg[2][7].CLK
clk_40k => coe_reg[2][8].CLK
clk_40k => coe_reg[2][9].CLK
clk_40k => coe_reg[2][10].CLK
clk_40k => coe_reg[2][11].CLK
clk_40k => coe_reg[2][12].CLK
clk_40k => coe_reg[2][13].CLK
clk_40k => coe_reg[2][14].CLK
clk_40k => coe_reg[2][15].CLK
clk_40k => coe_reg[2][16].CLK
clk_40k => coe_reg[1][0].CLK
clk_40k => coe_reg[1][1].CLK
clk_40k => coe_reg[1][2].CLK
clk_40k => coe_reg[1][3].CLK
clk_40k => coe_reg[1][4].CLK
clk_40k => coe_reg[1][5].CLK
clk_40k => coe_reg[1][6].CLK
clk_40k => coe_reg[1][7].CLK
clk_40k => coe_reg[1][8].CLK
clk_40k => coe_reg[1][9].CLK
clk_40k => coe_reg[1][10].CLK
clk_40k => coe_reg[1][11].CLK
clk_40k => coe_reg[1][12].CLK
clk_40k => coe_reg[1][13].CLK
clk_40k => coe_reg[1][14].CLK
clk_40k => coe_reg[1][15].CLK
clk_40k => coe_reg[1][16].CLK
clk_40k => coe_reg[0][0].CLK
clk_40k => coe_reg[0][1].CLK
clk_40k => coe_reg[0][2].CLK
clk_40k => coe_reg[0][3].CLK
clk_40k => coe_reg[0][4].CLK
clk_40k => coe_reg[0][5].CLK
clk_40k => coe_reg[0][6].CLK
clk_40k => coe_reg[0][7].CLK
clk_40k => coe_reg[0][8].CLK
clk_40k => coe_reg[0][9].CLK
clk_40k => coe_reg[0][10].CLK
clk_40k => coe_reg[0][11].CLK
clk_40k => coe_reg[0][12].CLK
clk_40k => coe_reg[0][13].CLK
clk_40k => coe_reg[0][14].CLK
clk_40k => coe_reg[0][15].CLK
clk_40k => coe_reg[0][16].CLK
clk_40k => coe_en_delay1.CLK
clk_240k => Dout_buf[0].CLK
clk_240k => Dout_buf[1].CLK
clk_240k => Dout_buf[2].CLK
clk_240k => Dout_buf[3].CLK
clk_240k => Dout_buf[4].CLK
clk_240k => Dout_buf[5].CLK
clk_240k => Dout_buf[6].CLK
clk_240k => Dout_buf[7].CLK
clk_240k => Dout_buf[8].CLK
clk_240k => Dout_buf[9].CLK
clk_240k => Dout_buf[10].CLK
clk_240k => Dout_buf[11].CLK
clk_240k => Dout_buf[12].CLK
clk_240k => Dout_buf[13].CLK
clk_240k => Dout_buf[14].CLK
clk_240k => Dout_buf[15].CLK
clk_240k => Dout_buf[16].CLK
clk_240k => Dout_buf[17].CLK
clk_240k => Dout_buf[18].CLK
clk_240k => Dout_buf[19].CLK
clk_240k => Dout_buf[20].CLK
clk_240k => Dout_buf[21].CLK
clk_240k => Dout_buf[22].CLK
clk_240k => Dout_buf[23].CLK
clk_240k => Dout_buf[24].CLK
clk_240k => Dout_buf[25].CLK
clk_240k => Dout_buf[26].CLK
clk_240k => Dout_buf[27].CLK
clk_240k => Dout_buf[28].CLK
clk_240k => Yout[0].CLK
clk_240k => Yout[1].CLK
clk_240k => Yout[2].CLK
clk_240k => Yout[3].CLK
clk_240k => Yout[4].CLK
clk_240k => Yout[5].CLK
clk_240k => Yout[6].CLK
clk_240k => Yout[7].CLK
clk_240k => Yout[8].CLK
clk_240k => Yout[9].CLK
clk_240k => Yout[10].CLK
clk_240k => Yout[11].CLK
clk_240k => Yout[12].CLK
clk_240k => Yout[13].CLK
clk_240k => Yout[14].CLK
clk_240k => Yout[15].CLK
clk_240k => Yout[16].CLK
clk_240k => Yout[17].CLK
clk_240k => Yout[18].CLK
clk_240k => Yout[19].CLK
clk_240k => Yout[20].CLK
clk_240k => Yout[21].CLK
clk_240k => Yout[22].CLK
clk_240k => Yout[23].CLK
clk_240k => Yout[24].CLK
clk_240k => Yout[25].CLK
clk_240k => Yout[26].CLK
clk_240k => Yout[27].CLK
clk_240k => Yout[28].CLK
clk_240k => Yout[29].CLK
clk_240k => Yout[30].CLK
clk_240k => Yout[31].CLK
clk_240k => Yout[32].CLK
clk_240k => Yout[33].CLK
clk_240k => Yout[34].CLK
clk_240k => Yout[35].CLK
clk_240k => Yout[36].CLK
clk_240k => Yout[37].CLK
clk_240k => Yout[38].CLK
clk_240k => Yout[39].CLK
clk_240k => Yout[40].CLK
clk_240k => Yout[41].CLK
clk_240k => Yout[42].CLK
clk_240k => Yout[43].CLK
clk_240k => Yout[44].CLK
clk_240k => Yout[45].CLK
clk_240k => Yout[46].CLK
clk_240k => Yout[47].CLK
clk_240k => pole_mult_reg[0][0].CLK
clk_240k => pole_mult_reg[0][1].CLK
clk_240k => pole_mult_reg[0][2].CLK
clk_240k => pole_mult_reg[0][3].CLK
clk_240k => pole_mult_reg[0][4].CLK
clk_240k => pole_mult_reg[0][5].CLK
clk_240k => pole_mult_reg[0][6].CLK
clk_240k => pole_mult_reg[0][7].CLK
clk_240k => pole_mult_reg[0][8].CLK
clk_240k => pole_mult_reg[0][9].CLK
clk_240k => pole_mult_reg[0][10].CLK
clk_240k => pole_mult_reg[0][11].CLK
clk_240k => pole_mult_reg[0][12].CLK
clk_240k => pole_mult_reg[0][13].CLK
clk_240k => pole_mult_reg[0][14].CLK
clk_240k => pole_mult_reg[0][15].CLK
clk_240k => pole_mult_reg[0][16].CLK
clk_240k => pole_mult_reg[0][17].CLK
clk_240k => pole_mult_reg[0][18].CLK
clk_240k => pole_mult_reg[0][19].CLK
clk_240k => pole_mult_reg[0][20].CLK
clk_240k => pole_mult_reg[0][21].CLK
clk_240k => pole_mult_reg[0][22].CLK
clk_240k => pole_mult_reg[0][23].CLK
clk_240k => pole_mult_reg[0][24].CLK
clk_240k => pole_mult_reg[0][25].CLK
clk_240k => pole_mult_reg[0][26].CLK
clk_240k => pole_mult_reg[0][27].CLK
clk_240k => pole_mult_reg[0][28].CLK
clk_240k => pole_mult_reg[0][29].CLK
clk_240k => pole_mult_reg[0][30].CLK
clk_240k => pole_mult_reg[0][31].CLK
clk_240k => pole_mult_reg[0][32].CLK
clk_240k => pole_mult_reg[0][33].CLK
clk_240k => pole_mult_reg[0][34].CLK
clk_240k => pole_mult_reg[0][35].CLK
clk_240k => pole_mult_reg[0][36].CLK
clk_240k => pole_mult_reg[0][37].CLK
clk_240k => pole_mult_reg[0][38].CLK
clk_240k => pole_mult_reg[0][39].CLK
clk_240k => pole_mult_reg[0][40].CLK
clk_240k => pole_mult_reg[0][41].CLK
clk_240k => pole_mult_reg[0][42].CLK
clk_240k => pole_mult_reg[0][43].CLK
clk_240k => pole_mult_reg[0][44].CLK
clk_240k => pole_mult_reg[0][45].CLK
clk_240k => pole_mult_reg[1][0].CLK
clk_240k => pole_mult_reg[1][1].CLK
clk_240k => pole_mult_reg[1][2].CLK
clk_240k => pole_mult_reg[1][3].CLK
clk_240k => pole_mult_reg[1][4].CLK
clk_240k => pole_mult_reg[1][5].CLK
clk_240k => pole_mult_reg[1][6].CLK
clk_240k => pole_mult_reg[1][7].CLK
clk_240k => pole_mult_reg[1][8].CLK
clk_240k => pole_mult_reg[1][9].CLK
clk_240k => pole_mult_reg[1][10].CLK
clk_240k => pole_mult_reg[1][11].CLK
clk_240k => pole_mult_reg[1][12].CLK
clk_240k => pole_mult_reg[1][13].CLK
clk_240k => pole_mult_reg[1][14].CLK
clk_240k => pole_mult_reg[1][15].CLK
clk_240k => pole_mult_reg[1][16].CLK
clk_240k => pole_mult_reg[1][17].CLK
clk_240k => pole_mult_reg[1][18].CLK
clk_240k => pole_mult_reg[1][19].CLK
clk_240k => pole_mult_reg[1][20].CLK
clk_240k => pole_mult_reg[1][21].CLK
clk_240k => pole_mult_reg[1][22].CLK
clk_240k => pole_mult_reg[1][23].CLK
clk_240k => pole_mult_reg[1][24].CLK
clk_240k => pole_mult_reg[1][25].CLK
clk_240k => pole_mult_reg[1][26].CLK
clk_240k => pole_mult_reg[1][27].CLK
clk_240k => pole_mult_reg[1][28].CLK
clk_240k => pole_mult_reg[1][29].CLK
clk_240k => pole_mult_reg[1][30].CLK
clk_240k => pole_mult_reg[1][31].CLK
clk_240k => pole_mult_reg[1][32].CLK
clk_240k => pole_mult_reg[1][33].CLK
clk_240k => pole_mult_reg[1][34].CLK
clk_240k => pole_mult_reg[1][35].CLK
clk_240k => pole_mult_reg[1][36].CLK
clk_240k => pole_mult_reg[1][37].CLK
clk_240k => pole_mult_reg[1][38].CLK
clk_240k => pole_mult_reg[1][39].CLK
clk_240k => pole_mult_reg[1][40].CLK
clk_240k => pole_mult_reg[1][41].CLK
clk_240k => pole_mult_reg[1][42].CLK
clk_240k => pole_mult_reg[1][43].CLK
clk_240k => pole_mult_reg[1][44].CLK
clk_240k => pole_mult_reg[1][45].CLK
clk_240k => Xout[0].CLK
clk_240k => Xout[1].CLK
clk_240k => Xout[2].CLK
clk_240k => Xout[3].CLK
clk_240k => Xout[4].CLK
clk_240k => Xout[5].CLK
clk_240k => Xout[6].CLK
clk_240k => Xout[7].CLK
clk_240k => Xout[8].CLK
clk_240k => Xout[9].CLK
clk_240k => Xout[10].CLK
clk_240k => Xout[11].CLK
clk_240k => Xout[12].CLK
clk_240k => Xout[13].CLK
clk_240k => Xout[14].CLK
clk_240k => Xout[15].CLK
clk_240k => Xout[16].CLK
clk_240k => Xout[17].CLK
clk_240k => Xout[18].CLK
clk_240k => Xout[19].CLK
clk_240k => Xout[20].CLK
clk_240k => Xout[21].CLK
clk_240k => Xout[22].CLK
clk_240k => Xout[23].CLK
clk_240k => Xout[24].CLK
clk_240k => Xout[25].CLK
clk_240k => Xout[26].CLK
clk_240k => Xout[27].CLK
clk_240k => Xout[28].CLK
clk_240k => Xout[29].CLK
clk_240k => Xout[30].CLK
clk_240k => Xout[31].CLK
clk_240k => Xout[32].CLK
clk_240k => Xout[33].CLK
clk_240k => Xout[34].CLK
clk_240k => Xout[35].CLK
clk_240k => Xout[36].CLK
clk_240k => Xout[37].CLK
clk_240k => Xout[38].CLK
clk_240k => Xout[39].CLK
clk_240k => Xout[40].CLK
clk_240k => Xout[41].CLK
clk_240k => Xout[42].CLK
clk_240k => zero_mult_reg[0][0].CLK
clk_240k => zero_mult_reg[0][1].CLK
clk_240k => zero_mult_reg[0][2].CLK
clk_240k => zero_mult_reg[0][3].CLK
clk_240k => zero_mult_reg[0][4].CLK
clk_240k => zero_mult_reg[0][5].CLK
clk_240k => zero_mult_reg[0][6].CLK
clk_240k => zero_mult_reg[0][7].CLK
clk_240k => zero_mult_reg[0][8].CLK
clk_240k => zero_mult_reg[0][9].CLK
clk_240k => zero_mult_reg[0][10].CLK
clk_240k => zero_mult_reg[0][11].CLK
clk_240k => zero_mult_reg[0][12].CLK
clk_240k => zero_mult_reg[0][13].CLK
clk_240k => zero_mult_reg[0][14].CLK
clk_240k => zero_mult_reg[0][15].CLK
clk_240k => zero_mult_reg[0][16].CLK
clk_240k => zero_mult_reg[0][17].CLK
clk_240k => zero_mult_reg[0][18].CLK
clk_240k => zero_mult_reg[0][19].CLK
clk_240k => zero_mult_reg[0][20].CLK
clk_240k => zero_mult_reg[0][21].CLK
clk_240k => zero_mult_reg[0][22].CLK
clk_240k => zero_mult_reg[0][23].CLK
clk_240k => zero_mult_reg[0][24].CLK
clk_240k => zero_mult_reg[0][25].CLK
clk_240k => zero_mult_reg[0][26].CLK
clk_240k => zero_mult_reg[0][27].CLK
clk_240k => zero_mult_reg[0][28].CLK
clk_240k => zero_mult_reg[0][29].CLK
clk_240k => zero_mult_reg[0][30].CLK
clk_240k => zero_mult_reg[0][31].CLK
clk_240k => zero_mult_reg[0][32].CLK
clk_240k => zero_mult_reg[0][33].CLK
clk_240k => zero_mult_reg[0][34].CLK
clk_240k => zero_mult_reg[0][35].CLK
clk_240k => zero_mult_reg[0][36].CLK
clk_240k => zero_mult_reg[0][37].CLK
clk_240k => zero_mult_reg[0][38].CLK
clk_240k => zero_mult_reg[0][39].CLK
clk_240k => zero_mult_reg[0][40].CLK
clk_240k => zero_mult_reg[1][0].CLK
clk_240k => zero_mult_reg[1][1].CLK
clk_240k => zero_mult_reg[1][2].CLK
clk_240k => zero_mult_reg[1][3].CLK
clk_240k => zero_mult_reg[1][4].CLK
clk_240k => zero_mult_reg[1][5].CLK
clk_240k => zero_mult_reg[1][6].CLK
clk_240k => zero_mult_reg[1][7].CLK
clk_240k => zero_mult_reg[1][8].CLK
clk_240k => zero_mult_reg[1][9].CLK
clk_240k => zero_mult_reg[1][10].CLK
clk_240k => zero_mult_reg[1][11].CLK
clk_240k => zero_mult_reg[1][12].CLK
clk_240k => zero_mult_reg[1][13].CLK
clk_240k => zero_mult_reg[1][14].CLK
clk_240k => zero_mult_reg[1][15].CLK
clk_240k => zero_mult_reg[1][16].CLK
clk_240k => zero_mult_reg[1][17].CLK
clk_240k => zero_mult_reg[1][18].CLK
clk_240k => zero_mult_reg[1][19].CLK
clk_240k => zero_mult_reg[1][20].CLK
clk_240k => zero_mult_reg[1][21].CLK
clk_240k => zero_mult_reg[1][22].CLK
clk_240k => zero_mult_reg[1][23].CLK
clk_240k => zero_mult_reg[1][24].CLK
clk_240k => zero_mult_reg[1][25].CLK
clk_240k => zero_mult_reg[1][26].CLK
clk_240k => zero_mult_reg[1][27].CLK
clk_240k => zero_mult_reg[1][28].CLK
clk_240k => zero_mult_reg[1][29].CLK
clk_240k => zero_mult_reg[1][30].CLK
clk_240k => zero_mult_reg[1][31].CLK
clk_240k => zero_mult_reg[1][32].CLK
clk_240k => zero_mult_reg[1][33].CLK
clk_240k => zero_mult_reg[1][34].CLK
clk_240k => zero_mult_reg[1][35].CLK
clk_240k => zero_mult_reg[1][36].CLK
clk_240k => zero_mult_reg[1][37].CLK
clk_240k => zero_mult_reg[1][38].CLK
clk_240k => zero_mult_reg[1][39].CLK
clk_240k => zero_mult_reg[1][40].CLK
clk_240k => zero_mult_reg[2][0].CLK
clk_240k => zero_mult_reg[2][1].CLK
clk_240k => zero_mult_reg[2][2].CLK
clk_240k => zero_mult_reg[2][3].CLK
clk_240k => zero_mult_reg[2][4].CLK
clk_240k => zero_mult_reg[2][5].CLK
clk_240k => zero_mult_reg[2][6].CLK
clk_240k => zero_mult_reg[2][7].CLK
clk_240k => zero_mult_reg[2][8].CLK
clk_240k => zero_mult_reg[2][9].CLK
clk_240k => zero_mult_reg[2][10].CLK
clk_240k => zero_mult_reg[2][11].CLK
clk_240k => zero_mult_reg[2][12].CLK
clk_240k => zero_mult_reg[2][13].CLK
clk_240k => zero_mult_reg[2][14].CLK
clk_240k => zero_mult_reg[2][15].CLK
clk_240k => zero_mult_reg[2][16].CLK
clk_240k => zero_mult_reg[2][17].CLK
clk_240k => zero_mult_reg[2][18].CLK
clk_240k => zero_mult_reg[2][19].CLK
clk_240k => zero_mult_reg[2][20].CLK
clk_240k => zero_mult_reg[2][21].CLK
clk_240k => zero_mult_reg[2][22].CLK
clk_240k => zero_mult_reg[2][23].CLK
clk_240k => zero_mult_reg[2][24].CLK
clk_240k => zero_mult_reg[2][25].CLK
clk_240k => zero_mult_reg[2][26].CLK
clk_240k => zero_mult_reg[2][27].CLK
clk_240k => zero_mult_reg[2][28].CLK
clk_240k => zero_mult_reg[2][29].CLK
clk_240k => zero_mult_reg[2][30].CLK
clk_240k => zero_mult_reg[2][31].CLK
clk_240k => zero_mult_reg[2][32].CLK
clk_240k => zero_mult_reg[2][33].CLK
clk_240k => zero_mult_reg[2][34].CLK
clk_240k => zero_mult_reg[2][35].CLK
clk_240k => zero_mult_reg[2][36].CLK
clk_240k => zero_mult_reg[2][37].CLK
clk_240k => zero_mult_reg[2][38].CLK
clk_240k => zero_mult_reg[2][39].CLK
clk_240k => zero_mult_reg[2][40].CLK
clk_240k => clk240k_cnt[0].CLK
clk_240k => clk240k_cnt[1].CLK
clk_240k => clk240k_cnt[2].CLK
clk_240k => coe_mul_cnt[0].CLK
clk_240k => coe_mul_cnt[1].CLK
clk_240k => coe_mul_cnt[2].CLK
Din[0] => Xin_reg[0][0].DATAIN
Din[1] => Xin_reg[0][1].DATAIN
Din[2] => Xin_reg[0][2].DATAIN
Din[3] => Xin_reg[0][3].DATAIN
Din[4] => Xin_reg[0][4].DATAIN
Din[5] => Xin_reg[0][5].DATAIN
Din[6] => Xin_reg[0][6].DATAIN
Din[7] => Xin_reg[0][7].DATAIN
Din[8] => Xin_reg[0][8].DATAIN
Din[9] => Xin_reg[0][9].DATAIN
Din[10] => Xin_reg[0][10].DATAIN
Din[11] => Xin_reg[0][11].DATAIN
Din[12] => Xin_reg[0][12].DATAIN
Din[13] => Xin_reg[0][13].DATAIN
Din[14] => Xin_reg[0][14].DATAIN
Din[15] => Xin_reg[0][15].DATAIN
Din[16] => Xin_reg[0][16].DATAIN
Din[17] => Xin_reg[0][17].DATAIN
Din[18] => Xin_reg[0][18].DATAIN
Din[19] => Xin_reg[0][19].DATAIN
Din[20] => Xin_reg[0][20].DATAIN
Din[21] => Xin_reg[0][21].DATAIN
Din[22] => Xin_reg[0][22].DATAIN
Din[23] => Xin_reg[0][23].DATAIN
coe[0] => coe_reg[5][0].DATAIN
coe[1] => coe_reg[5][1].DATAIN
coe[2] => coe_reg[5][2].DATAIN
coe[3] => coe_reg[5][3].DATAIN
coe[4] => coe_reg[5][4].DATAIN
coe[5] => coe_reg[5][5].DATAIN
coe[6] => coe_reg[5][6].DATAIN
coe[7] => coe_reg[5][7].DATAIN
coe[8] => coe_reg[5][8].DATAIN
coe[9] => coe_reg[5][9].DATAIN
coe[10] => coe_reg[5][10].DATAIN
coe[11] => coe_reg[5][11].DATAIN
coe[12] => coe_reg[5][12].DATAIN
coe[13] => coe_reg[5][13].DATAIN
coe[14] => coe_reg[5][14].DATAIN
coe[15] => coe_reg[5][15].DATAIN
coe[16] => coe_reg[5][16].DATAIN
coe_en => coe_en_delay1.DATAIN
Dout[0] <= Dout_buf[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_buf[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_buf[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_buf[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_buf[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_buf[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_buf[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_buf[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_buf[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_buf[9].DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_buf[10].DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_buf[11].DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_buf[12].DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_buf[13].DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_buf[14].DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_buf[15].DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout_buf[16].DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout_buf[17].DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout_buf[18].DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout_buf[19].DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout_buf[20].DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout_buf[21].DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout_buf[22].DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout_buf[23].DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout_buf[24].DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout_buf[25].DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout_buf[26].DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout_buf[27].DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout_buf[28].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
dataa[16] => mult_l8n:auto_generated.dataa[16]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
datab[16] => mult_l8n:auto_generated.datab[16]
datab[17] => mult_l8n:auto_generated.datab[17]
datab[18] => mult_l8n:auto_generated.datab[18]
datab[19] => mult_l8n:auto_generated.datab[19]
datab[20] => mult_l8n:auto_generated.datab[20]
datab[21] => mult_l8n:auto_generated.datab[21]
datab[22] => mult_l8n:auto_generated.datab[22]
datab[23] => mult_l8n:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]
result[32] <= mult_l8n:auto_generated.result[32]
result[33] <= mult_l8n:auto_generated.result[33]
result[34] <= mult_l8n:auto_generated.result[34]
result[35] <= mult_l8n:auto_generated.result[35]
result[36] <= mult_l8n:auto_generated.result[36]
result[37] <= mult_l8n:auto_generated.result[37]
result[38] <= mult_l8n:auto_generated.result[38]
result[39] <= mult_l8n:auto_generated.result[39]
result[40] <= mult_l8n:auto_generated.result[40]


|au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_v8n:auto_generated.dataa[0]
dataa[1] => mult_v8n:auto_generated.dataa[1]
dataa[2] => mult_v8n:auto_generated.dataa[2]
dataa[3] => mult_v8n:auto_generated.dataa[3]
dataa[4] => mult_v8n:auto_generated.dataa[4]
dataa[5] => mult_v8n:auto_generated.dataa[5]
dataa[6] => mult_v8n:auto_generated.dataa[6]
dataa[7] => mult_v8n:auto_generated.dataa[7]
dataa[8] => mult_v8n:auto_generated.dataa[8]
dataa[9] => mult_v8n:auto_generated.dataa[9]
dataa[10] => mult_v8n:auto_generated.dataa[10]
dataa[11] => mult_v8n:auto_generated.dataa[11]
dataa[12] => mult_v8n:auto_generated.dataa[12]
dataa[13] => mult_v8n:auto_generated.dataa[13]
dataa[14] => mult_v8n:auto_generated.dataa[14]
dataa[15] => mult_v8n:auto_generated.dataa[15]
dataa[16] => mult_v8n:auto_generated.dataa[16]
datab[0] => mult_v8n:auto_generated.datab[0]
datab[1] => mult_v8n:auto_generated.datab[1]
datab[2] => mult_v8n:auto_generated.datab[2]
datab[3] => mult_v8n:auto_generated.datab[3]
datab[4] => mult_v8n:auto_generated.datab[4]
datab[5] => mult_v8n:auto_generated.datab[5]
datab[6] => mult_v8n:auto_generated.datab[6]
datab[7] => mult_v8n:auto_generated.datab[7]
datab[8] => mult_v8n:auto_generated.datab[8]
datab[9] => mult_v8n:auto_generated.datab[9]
datab[10] => mult_v8n:auto_generated.datab[10]
datab[11] => mult_v8n:auto_generated.datab[11]
datab[12] => mult_v8n:auto_generated.datab[12]
datab[13] => mult_v8n:auto_generated.datab[13]
datab[14] => mult_v8n:auto_generated.datab[14]
datab[15] => mult_v8n:auto_generated.datab[15]
datab[16] => mult_v8n:auto_generated.datab[16]
datab[17] => mult_v8n:auto_generated.datab[17]
datab[18] => mult_v8n:auto_generated.datab[18]
datab[19] => mult_v8n:auto_generated.datab[19]
datab[20] => mult_v8n:auto_generated.datab[20]
datab[21] => mult_v8n:auto_generated.datab[21]
datab[22] => mult_v8n:auto_generated.datab[22]
datab[23] => mult_v8n:auto_generated.datab[23]
datab[24] => mult_v8n:auto_generated.datab[24]
datab[25] => mult_v8n:auto_generated.datab[25]
datab[26] => mult_v8n:auto_generated.datab[26]
datab[27] => mult_v8n:auto_generated.datab[27]
datab[28] => mult_v8n:auto_generated.datab[28]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_v8n:auto_generated.result[0]
result[1] <= mult_v8n:auto_generated.result[1]
result[2] <= mult_v8n:auto_generated.result[2]
result[3] <= mult_v8n:auto_generated.result[3]
result[4] <= mult_v8n:auto_generated.result[4]
result[5] <= mult_v8n:auto_generated.result[5]
result[6] <= mult_v8n:auto_generated.result[6]
result[7] <= mult_v8n:auto_generated.result[7]
result[8] <= mult_v8n:auto_generated.result[8]
result[9] <= mult_v8n:auto_generated.result[9]
result[10] <= mult_v8n:auto_generated.result[10]
result[11] <= mult_v8n:auto_generated.result[11]
result[12] <= mult_v8n:auto_generated.result[12]
result[13] <= mult_v8n:auto_generated.result[13]
result[14] <= mult_v8n:auto_generated.result[14]
result[15] <= mult_v8n:auto_generated.result[15]
result[16] <= mult_v8n:auto_generated.result[16]
result[17] <= mult_v8n:auto_generated.result[17]
result[18] <= mult_v8n:auto_generated.result[18]
result[19] <= mult_v8n:auto_generated.result[19]
result[20] <= mult_v8n:auto_generated.result[20]
result[21] <= mult_v8n:auto_generated.result[21]
result[22] <= mult_v8n:auto_generated.result[22]
result[23] <= mult_v8n:auto_generated.result[23]
result[24] <= mult_v8n:auto_generated.result[24]
result[25] <= mult_v8n:auto_generated.result[25]
result[26] <= mult_v8n:auto_generated.result[26]
result[27] <= mult_v8n:auto_generated.result[27]
result[28] <= mult_v8n:auto_generated.result[28]
result[29] <= mult_v8n:auto_generated.result[29]
result[30] <= mult_v8n:auto_generated.result[30]
result[31] <= mult_v8n:auto_generated.result[31]
result[32] <= mult_v8n:auto_generated.result[32]
result[33] <= mult_v8n:auto_generated.result[33]
result[34] <= mult_v8n:auto_generated.result[34]
result[35] <= mult_v8n:auto_generated.result[35]
result[36] <= mult_v8n:auto_generated.result[36]
result[37] <= mult_v8n:auto_generated.result[37]
result[38] <= mult_v8n:auto_generated.result[38]
result[39] <= mult_v8n:auto_generated.result[39]
result[40] <= mult_v8n:auto_generated.result[40]
result[41] <= mult_v8n:auto_generated.result[41]
result[42] <= mult_v8n:auto_generated.result[42]
result[43] <= mult_v8n:auto_generated.result[43]
result[44] <= mult_v8n:auto_generated.result[44]
result[45] <= mult_v8n:auto_generated.result[45]


|au_filter|equalizer:equalizer_inst|iir:iir_1000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
datab[24] => mac_mult3.DATAB6
datab[25] => mac_mult3.DATAB7
datab[26] => mac_mult3.DATAB8
datab[27] => mac_mult3.DATAB9
datab[28] => mac_mult3.DATAB10
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a


|au_filter|equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8mb1:auto_generated.address_a[0]
address_a[1] => altsyncram_8mb1:auto_generated.address_a[1]
address_a[2] => altsyncram_8mb1:auto_generated.address_a[2]
address_a[3] => altsyncram_8mb1:auto_generated.address_a[3]
address_a[4] => altsyncram_8mb1:auto_generated.address_a[4]
address_a[5] => altsyncram_8mb1:auto_generated.address_a[5]
address_a[6] => altsyncram_8mb1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8mb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8mb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8mb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8mb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8mb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8mb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8mb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8mb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8mb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8mb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8mb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8mb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8mb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8mb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8mb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8mb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8mb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8mb1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|equalizer:equalizer_inst|rom_iir_1000:rom_iir_1000_inst|altsyncram:altsyncram_component|altsyncram_8mb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|au_filter|equalizer:equalizer_inst|iir:iir_2000
rst => coe_reg[5][0].ACLR
rst => coe_reg[5][1].PRESET
rst => coe_reg[5][2].ACLR
rst => coe_reg[5][3].ACLR
rst => coe_reg[5][4].ACLR
rst => coe_reg[5][5].PRESET
rst => coe_reg[5][6].PRESET
rst => coe_reg[5][7].ACLR
rst => coe_reg[5][8].PRESET
rst => coe_reg[5][9].ACLR
rst => coe_reg[5][10].PRESET
rst => coe_reg[5][11].ACLR
rst => coe_reg[5][12].PRESET
rst => coe_reg[5][13].PRESET
rst => coe_reg[5][14].PRESET
rst => coe_reg[5][15].ACLR
rst => coe_reg[5][16].ACLR
rst => coe_reg[4][0].PRESET
rst => coe_reg[4][1].ACLR
rst => coe_reg[4][2].ACLR
rst => coe_reg[4][3].PRESET
rst => coe_reg[4][4].ACLR
rst => coe_reg[4][5].ACLR
rst => coe_reg[4][6].PRESET
rst => coe_reg[4][7].PRESET
rst => coe_reg[4][8].PRESET
rst => coe_reg[4][9].ACLR
rst => coe_reg[4][10].ACLR
rst => coe_reg[4][11].PRESET
rst => coe_reg[4][12].PRESET
rst => coe_reg[4][13].ACLR
rst => coe_reg[4][14].ACLR
rst => coe_reg[4][15].ACLR
rst => coe_reg[4][16].PRESET
rst => coe_reg[3][0].ACLR
rst => coe_reg[3][1].ACLR
rst => coe_reg[3][2].ACLR
rst => coe_reg[3][3].ACLR
rst => coe_reg[3][4].ACLR
rst => coe_reg[3][5].ACLR
rst => coe_reg[3][6].ACLR
rst => coe_reg[3][7].ACLR
rst => coe_reg[3][8].ACLR
rst => coe_reg[3][9].ACLR
rst => coe_reg[3][10].ACLR
rst => coe_reg[3][11].ACLR
rst => coe_reg[3][12].ACLR
rst => coe_reg[3][13].ACLR
rst => coe_reg[3][14].ACLR
rst => coe_reg[3][15].PRESET
rst => coe_reg[3][16].ACLR
rst => coe_reg[2][0].ACLR
rst => coe_reg[2][1].PRESET
rst => coe_reg[2][2].ACLR
rst => coe_reg[2][3].ACLR
rst => coe_reg[2][4].ACLR
rst => coe_reg[2][5].PRESET
rst => coe_reg[2][6].PRESET
rst => coe_reg[2][7].ACLR
rst => coe_reg[2][8].PRESET
rst => coe_reg[2][9].ACLR
rst => coe_reg[2][10].PRESET
rst => coe_reg[2][11].ACLR
rst => coe_reg[2][12].PRESET
rst => coe_reg[2][13].PRESET
rst => coe_reg[2][14].PRESET
rst => coe_reg[2][15].ACLR
rst => coe_reg[2][16].ACLR
rst => coe_reg[1][0].PRESET
rst => coe_reg[1][1].ACLR
rst => coe_reg[1][2].ACLR
rst => coe_reg[1][3].PRESET
rst => coe_reg[1][4].ACLR
rst => coe_reg[1][5].ACLR
rst => coe_reg[1][6].PRESET
rst => coe_reg[1][7].PRESET
rst => coe_reg[1][8].PRESET
rst => coe_reg[1][9].ACLR
rst => coe_reg[1][10].ACLR
rst => coe_reg[1][11].PRESET
rst => coe_reg[1][12].PRESET
rst => coe_reg[1][13].ACLR
rst => coe_reg[1][14].ACLR
rst => coe_reg[1][15].ACLR
rst => coe_reg[1][16].PRESET
rst => coe_reg[0][0].ACLR
rst => coe_reg[0][1].ACLR
rst => coe_reg[0][2].ACLR
rst => coe_reg[0][3].ACLR
rst => coe_reg[0][4].ACLR
rst => coe_reg[0][5].ACLR
rst => coe_reg[0][6].ACLR
rst => coe_reg[0][7].ACLR
rst => coe_reg[0][8].ACLR
rst => coe_reg[0][9].ACLR
rst => coe_reg[0][10].ACLR
rst => coe_reg[0][11].ACLR
rst => coe_reg[0][12].ACLR
rst => coe_reg[0][13].ACLR
rst => coe_reg[0][14].ACLR
rst => coe_reg[0][15].PRESET
rst => coe_reg[0][16].ACLR
rst => Yin[28].OUTPUTSELECT
rst => Yin[27].OUTPUTSELECT
rst => Yin[26].OUTPUTSELECT
rst => Yin[25].OUTPUTSELECT
rst => Yin[24].OUTPUTSELECT
rst => Yin[23].OUTPUTSELECT
rst => Yin[22].OUTPUTSELECT
rst => Yin[21].OUTPUTSELECT
rst => Yin[20].OUTPUTSELECT
rst => Yin[19].OUTPUTSELECT
rst => Yin[18].OUTPUTSELECT
rst => Yin[17].OUTPUTSELECT
rst => Yin[16].OUTPUTSELECT
rst => Yin[15].OUTPUTSELECT
rst => Yin[14].OUTPUTSELECT
rst => Yin[13].OUTPUTSELECT
rst => Yin[12].OUTPUTSELECT
rst => Yin[11].OUTPUTSELECT
rst => Yin[10].OUTPUTSELECT
rst => Yin[9].OUTPUTSELECT
rst => Yin[8].OUTPUTSELECT
rst => Yin[7].OUTPUTSELECT
rst => Yin[6].OUTPUTSELECT
rst => Yin[5].OUTPUTSELECT
rst => Yin[4].OUTPUTSELECT
rst => Yin[3].OUTPUTSELECT
rst => Yin[2].OUTPUTSELECT
rst => Yin[1].OUTPUTSELECT
rst => Yin[0].OUTPUTSELECT
rst => Dout_buf[0].ACLR
rst => Dout_buf[1].ACLR
rst => Dout_buf[2].ACLR
rst => Dout_buf[3].ACLR
rst => Dout_buf[4].ACLR
rst => Dout_buf[5].ACLR
rst => Dout_buf[6].ACLR
rst => Dout_buf[7].ACLR
rst => Dout_buf[8].ACLR
rst => Dout_buf[9].ACLR
rst => Dout_buf[10].ACLR
rst => Dout_buf[11].ACLR
rst => Dout_buf[12].ACLR
rst => Dout_buf[13].ACLR
rst => Dout_buf[14].ACLR
rst => Dout_buf[15].ACLR
rst => Dout_buf[16].ACLR
rst => Dout_buf[17].ACLR
rst => Dout_buf[18].ACLR
rst => Dout_buf[19].ACLR
rst => Dout_buf[20].ACLR
rst => Dout_buf[21].ACLR
rst => Dout_buf[22].ACLR
rst => Dout_buf[23].ACLR
rst => Dout_buf[24].ACLR
rst => Dout_buf[25].ACLR
rst => Dout_buf[26].ACLR
rst => Dout_buf[27].ACLR
rst => Dout_buf[28].ACLR
rst => coe_en_delay1.ACLR
rst => coe_buf[5][0].ACLR
rst => coe_buf[5][1].PRESET
rst => coe_buf[5][2].ACLR
rst => coe_buf[5][3].ACLR
rst => coe_buf[5][4].ACLR
rst => coe_buf[5][5].PRESET
rst => coe_buf[5][6].PRESET
rst => coe_buf[5][7].ACLR
rst => coe_buf[5][8].PRESET
rst => coe_buf[5][9].ACLR
rst => coe_buf[5][10].PRESET
rst => coe_buf[5][11].ACLR
rst => coe_buf[5][12].PRESET
rst => coe_buf[5][13].PRESET
rst => coe_buf[5][14].PRESET
rst => coe_buf[5][15].ACLR
rst => coe_buf[5][16].ACLR
rst => coe_buf[4][0].PRESET
rst => coe_buf[4][1].ACLR
rst => coe_buf[4][2].ACLR
rst => coe_buf[4][3].PRESET
rst => coe_buf[4][4].ACLR
rst => coe_buf[4][5].ACLR
rst => coe_buf[4][6].PRESET
rst => coe_buf[4][7].PRESET
rst => coe_buf[4][8].PRESET
rst => coe_buf[4][9].ACLR
rst => coe_buf[4][10].ACLR
rst => coe_buf[4][11].PRESET
rst => coe_buf[4][12].PRESET
rst => coe_buf[4][13].ACLR
rst => coe_buf[4][14].ACLR
rst => coe_buf[4][15].ACLR
rst => coe_buf[4][16].PRESET
rst => coe_buf[3][0].ACLR
rst => coe_buf[3][1].ACLR
rst => coe_buf[3][2].ACLR
rst => coe_buf[3][3].ACLR
rst => coe_buf[3][4].ACLR
rst => coe_buf[3][5].ACLR
rst => coe_buf[3][6].ACLR
rst => coe_buf[3][7].ACLR
rst => coe_buf[3][8].ACLR
rst => coe_buf[3][9].ACLR
rst => coe_buf[3][10].ACLR
rst => coe_buf[3][11].ACLR
rst => coe_buf[3][12].ACLR
rst => coe_buf[3][13].ACLR
rst => coe_buf[3][14].ACLR
rst => coe_buf[3][15].PRESET
rst => coe_buf[3][16].ACLR
rst => coe_buf[2][0].ACLR
rst => coe_buf[2][1].PRESET
rst => coe_buf[2][2].ACLR
rst => coe_buf[2][3].ACLR
rst => coe_buf[2][4].ACLR
rst => coe_buf[2][5].PRESET
rst => coe_buf[2][6].PRESET
rst => coe_buf[2][7].ACLR
rst => coe_buf[2][8].PRESET
rst => coe_buf[2][9].ACLR
rst => coe_buf[2][10].PRESET
rst => coe_buf[2][11].ACLR
rst => coe_buf[2][12].PRESET
rst => coe_buf[2][13].PRESET
rst => coe_buf[2][14].PRESET
rst => coe_buf[2][15].ACLR
rst => coe_buf[2][16].ACLR
rst => coe_buf[1][0].PRESET
rst => coe_buf[1][1].ACLR
rst => coe_buf[1][2].ACLR
rst => coe_buf[1][3].PRESET
rst => coe_buf[1][4].ACLR
rst => coe_buf[1][5].ACLR
rst => coe_buf[1][6].PRESET
rst => coe_buf[1][7].PRESET
rst => coe_buf[1][8].PRESET
rst => coe_buf[1][9].ACLR
rst => coe_buf[1][10].ACLR
rst => coe_buf[1][11].PRESET
rst => coe_buf[1][12].PRESET
rst => coe_buf[1][13].ACLR
rst => coe_buf[1][14].ACLR
rst => coe_buf[1][15].ACLR
rst => coe_buf[1][16].PRESET
rst => coe_buf[0][0].ACLR
rst => coe_buf[0][1].ACLR
rst => coe_buf[0][2].ACLR
rst => coe_buf[0][3].ACLR
rst => coe_buf[0][4].ACLR
rst => coe_buf[0][5].ACLR
rst => coe_buf[0][6].ACLR
rst => coe_buf[0][7].ACLR
rst => coe_buf[0][8].ACLR
rst => coe_buf[0][9].ACLR
rst => coe_buf[0][10].ACLR
rst => coe_buf[0][11].ACLR
rst => coe_buf[0][12].ACLR
rst => coe_buf[0][13].ACLR
rst => coe_buf[0][14].ACLR
rst => coe_buf[0][15].PRESET
rst => coe_buf[0][16].ACLR
rst => coe_ful_cnt[0].ACLR
rst => coe_ful_cnt[1].ACLR
rst => coe_ful_cnt[2].ACLR
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[0][12].ACLR
rst => Xin_reg[0][13].ACLR
rst => Xin_reg[0][14].ACLR
rst => Xin_reg[0][15].ACLR
rst => Xin_reg[0][16].ACLR
rst => Xin_reg[0][17].ACLR
rst => Xin_reg[0][18].ACLR
rst => Xin_reg[0][19].ACLR
rst => Xin_reg[0][20].ACLR
rst => Xin_reg[0][21].ACLR
rst => Xin_reg[0][22].ACLR
rst => Xin_reg[0][23].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[1][12].ACLR
rst => Xin_reg[1][13].ACLR
rst => Xin_reg[1][14].ACLR
rst => Xin_reg[1][15].ACLR
rst => Xin_reg[1][16].ACLR
rst => Xin_reg[1][17].ACLR
rst => Xin_reg[1][18].ACLR
rst => Xin_reg[1][19].ACLR
rst => Xin_reg[1][20].ACLR
rst => Xin_reg[1][21].ACLR
rst => Xin_reg[1][22].ACLR
rst => Xin_reg[1][23].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[2][12].ACLR
rst => Xin_reg[2][13].ACLR
rst => Xin_reg[2][14].ACLR
rst => Xin_reg[2][15].ACLR
rst => Xin_reg[2][16].ACLR
rst => Xin_reg[2][17].ACLR
rst => Xin_reg[2][18].ACLR
rst => Xin_reg[2][19].ACLR
rst => Xin_reg[2][20].ACLR
rst => Xin_reg[2][21].ACLR
rst => Xin_reg[2][22].ACLR
rst => Xin_reg[2][23].ACLR
rst => coe_mul_cnt[0].ACLR
rst => coe_mul_cnt[1].ACLR
rst => coe_mul_cnt[2].ACLR
rst => clk240k_cnt[0].ACLR
rst => clk240k_cnt[1].ACLR
rst => clk240k_cnt[2].ACLR
rst => zero_mult_reg[0][0].ACLR
rst => zero_mult_reg[0][1].ACLR
rst => zero_mult_reg[0][2].ACLR
rst => zero_mult_reg[0][3].ACLR
rst => zero_mult_reg[0][4].ACLR
rst => zero_mult_reg[0][5].ACLR
rst => zero_mult_reg[0][6].ACLR
rst => zero_mult_reg[0][7].ACLR
rst => zero_mult_reg[0][8].ACLR
rst => zero_mult_reg[0][9].ACLR
rst => zero_mult_reg[0][10].ACLR
rst => zero_mult_reg[0][11].ACLR
rst => zero_mult_reg[0][12].ACLR
rst => zero_mult_reg[0][13].ACLR
rst => zero_mult_reg[0][14].ACLR
rst => zero_mult_reg[0][15].ACLR
rst => zero_mult_reg[0][16].ACLR
rst => zero_mult_reg[0][17].ACLR
rst => zero_mult_reg[0][18].ACLR
rst => zero_mult_reg[0][19].ACLR
rst => zero_mult_reg[0][20].ACLR
rst => zero_mult_reg[0][21].ACLR
rst => zero_mult_reg[0][22].ACLR
rst => zero_mult_reg[0][23].ACLR
rst => zero_mult_reg[0][24].ACLR
rst => zero_mult_reg[0][25].ACLR
rst => zero_mult_reg[0][26].ACLR
rst => zero_mult_reg[0][27].ACLR
rst => zero_mult_reg[0][28].ACLR
rst => zero_mult_reg[0][29].ACLR
rst => zero_mult_reg[0][30].ACLR
rst => zero_mult_reg[0][31].ACLR
rst => zero_mult_reg[0][32].ACLR
rst => zero_mult_reg[0][33].ACLR
rst => zero_mult_reg[0][34].ACLR
rst => zero_mult_reg[0][35].ACLR
rst => zero_mult_reg[0][36].ACLR
rst => zero_mult_reg[0][37].ACLR
rst => zero_mult_reg[0][38].ACLR
rst => zero_mult_reg[0][39].ACLR
rst => zero_mult_reg[0][40].ACLR
rst => zero_mult_reg[1][0].ACLR
rst => zero_mult_reg[1][1].ACLR
rst => zero_mult_reg[1][2].ACLR
rst => zero_mult_reg[1][3].ACLR
rst => zero_mult_reg[1][4].ACLR
rst => zero_mult_reg[1][5].ACLR
rst => zero_mult_reg[1][6].ACLR
rst => zero_mult_reg[1][7].ACLR
rst => zero_mult_reg[1][8].ACLR
rst => zero_mult_reg[1][9].ACLR
rst => zero_mult_reg[1][10].ACLR
rst => zero_mult_reg[1][11].ACLR
rst => zero_mult_reg[1][12].ACLR
rst => zero_mult_reg[1][13].ACLR
rst => zero_mult_reg[1][14].ACLR
rst => zero_mult_reg[1][15].ACLR
rst => zero_mult_reg[1][16].ACLR
rst => zero_mult_reg[1][17].ACLR
rst => zero_mult_reg[1][18].ACLR
rst => zero_mult_reg[1][19].ACLR
rst => zero_mult_reg[1][20].ACLR
rst => zero_mult_reg[1][21].ACLR
rst => zero_mult_reg[1][22].ACLR
rst => zero_mult_reg[1][23].ACLR
rst => zero_mult_reg[1][24].ACLR
rst => zero_mult_reg[1][25].ACLR
rst => zero_mult_reg[1][26].ACLR
rst => zero_mult_reg[1][27].ACLR
rst => zero_mult_reg[1][28].ACLR
rst => zero_mult_reg[1][29].ACLR
rst => zero_mult_reg[1][30].ACLR
rst => zero_mult_reg[1][31].ACLR
rst => zero_mult_reg[1][32].ACLR
rst => zero_mult_reg[1][33].ACLR
rst => zero_mult_reg[1][34].ACLR
rst => zero_mult_reg[1][35].ACLR
rst => zero_mult_reg[1][36].ACLR
rst => zero_mult_reg[1][37].ACLR
rst => zero_mult_reg[1][38].ACLR
rst => zero_mult_reg[1][39].ACLR
rst => zero_mult_reg[1][40].ACLR
rst => zero_mult_reg[2][0].ACLR
rst => zero_mult_reg[2][1].ACLR
rst => zero_mult_reg[2][2].ACLR
rst => zero_mult_reg[2][3].ACLR
rst => zero_mult_reg[2][4].ACLR
rst => zero_mult_reg[2][5].ACLR
rst => zero_mult_reg[2][6].ACLR
rst => zero_mult_reg[2][7].ACLR
rst => zero_mult_reg[2][8].ACLR
rst => zero_mult_reg[2][9].ACLR
rst => zero_mult_reg[2][10].ACLR
rst => zero_mult_reg[2][11].ACLR
rst => zero_mult_reg[2][12].ACLR
rst => zero_mult_reg[2][13].ACLR
rst => zero_mult_reg[2][14].ACLR
rst => zero_mult_reg[2][15].ACLR
rst => zero_mult_reg[2][16].ACLR
rst => zero_mult_reg[2][17].ACLR
rst => zero_mult_reg[2][18].ACLR
rst => zero_mult_reg[2][19].ACLR
rst => zero_mult_reg[2][20].ACLR
rst => zero_mult_reg[2][21].ACLR
rst => zero_mult_reg[2][22].ACLR
rst => zero_mult_reg[2][23].ACLR
rst => zero_mult_reg[2][24].ACLR
rst => zero_mult_reg[2][25].ACLR
rst => zero_mult_reg[2][26].ACLR
rst => zero_mult_reg[2][27].ACLR
rst => zero_mult_reg[2][28].ACLR
rst => zero_mult_reg[2][29].ACLR
rst => zero_mult_reg[2][30].ACLR
rst => zero_mult_reg[2][31].ACLR
rst => zero_mult_reg[2][32].ACLR
rst => zero_mult_reg[2][33].ACLR
rst => zero_mult_reg[2][34].ACLR
rst => zero_mult_reg[2][35].ACLR
rst => zero_mult_reg[2][36].ACLR
rst => zero_mult_reg[2][37].ACLR
rst => zero_mult_reg[2][38].ACLR
rst => zero_mult_reg[2][39].ACLR
rst => zero_mult_reg[2][40].ACLR
rst => Xout[0].ACLR
rst => Xout[1].ACLR
rst => Xout[2].ACLR
rst => Xout[3].ACLR
rst => Xout[4].ACLR
rst => Xout[5].ACLR
rst => Xout[6].ACLR
rst => Xout[7].ACLR
rst => Xout[8].ACLR
rst => Xout[9].ACLR
rst => Xout[10].ACLR
rst => Xout[11].ACLR
rst => Xout[12].ACLR
rst => Xout[13].ACLR
rst => Xout[14].ACLR
rst => Xout[15].ACLR
rst => Xout[16].ACLR
rst => Xout[17].ACLR
rst => Xout[18].ACLR
rst => Xout[19].ACLR
rst => Xout[20].ACLR
rst => Xout[21].ACLR
rst => Xout[22].ACLR
rst => Xout[23].ACLR
rst => Xout[24].ACLR
rst => Xout[25].ACLR
rst => Xout[26].ACLR
rst => Xout[27].ACLR
rst => Xout[28].ACLR
rst => Xout[29].ACLR
rst => Xout[30].ACLR
rst => Xout[31].ACLR
rst => Xout[32].ACLR
rst => Xout[33].ACLR
rst => Xout[34].ACLR
rst => Xout[35].ACLR
rst => Xout[36].ACLR
rst => Xout[37].ACLR
rst => Xout[38].ACLR
rst => Xout[39].ACLR
rst => Xout[40].ACLR
rst => Xout[41].ACLR
rst => Xout[42].ACLR
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[0][12].ACLR
rst => Yin_reg[0][13].ACLR
rst => Yin_reg[0][14].ACLR
rst => Yin_reg[0][15].ACLR
rst => Yin_reg[0][16].ACLR
rst => Yin_reg[0][17].ACLR
rst => Yin_reg[0][18].ACLR
rst => Yin_reg[0][19].ACLR
rst => Yin_reg[0][20].ACLR
rst => Yin_reg[0][21].ACLR
rst => Yin_reg[0][22].ACLR
rst => Yin_reg[0][23].ACLR
rst => Yin_reg[0][24].ACLR
rst => Yin_reg[0][25].ACLR
rst => Yin_reg[0][26].ACLR
rst => Yin_reg[0][27].ACLR
rst => Yin_reg[0][28].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[1][12].ACLR
rst => Yin_reg[1][13].ACLR
rst => Yin_reg[1][14].ACLR
rst => Yin_reg[1][15].ACLR
rst => Yin_reg[1][16].ACLR
rst => Yin_reg[1][17].ACLR
rst => Yin_reg[1][18].ACLR
rst => Yin_reg[1][19].ACLR
rst => Yin_reg[1][20].ACLR
rst => Yin_reg[1][21].ACLR
rst => Yin_reg[1][22].ACLR
rst => Yin_reg[1][23].ACLR
rst => Yin_reg[1][24].ACLR
rst => Yin_reg[1][25].ACLR
rst => Yin_reg[1][26].ACLR
rst => Yin_reg[1][27].ACLR
rst => Yin_reg[1][28].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[2][12].ACLR
rst => Yin_reg[2][13].ACLR
rst => Yin_reg[2][14].ACLR
rst => Yin_reg[2][15].ACLR
rst => Yin_reg[2][16].ACLR
rst => Yin_reg[2][17].ACLR
rst => Yin_reg[2][18].ACLR
rst => Yin_reg[2][19].ACLR
rst => Yin_reg[2][20].ACLR
rst => Yin_reg[2][21].ACLR
rst => Yin_reg[2][22].ACLR
rst => Yin_reg[2][23].ACLR
rst => Yin_reg[2][24].ACLR
rst => Yin_reg[2][25].ACLR
rst => Yin_reg[2][26].ACLR
rst => Yin_reg[2][27].ACLR
rst => Yin_reg[2][28].ACLR
rst => pole_mult_reg[0][0].ACLR
rst => pole_mult_reg[0][1].ACLR
rst => pole_mult_reg[0][2].ACLR
rst => pole_mult_reg[0][3].ACLR
rst => pole_mult_reg[0][4].ACLR
rst => pole_mult_reg[0][5].ACLR
rst => pole_mult_reg[0][6].ACLR
rst => pole_mult_reg[0][7].ACLR
rst => pole_mult_reg[0][8].ACLR
rst => pole_mult_reg[0][9].ACLR
rst => pole_mult_reg[0][10].ACLR
rst => pole_mult_reg[0][11].ACLR
rst => pole_mult_reg[0][12].ACLR
rst => pole_mult_reg[0][13].ACLR
rst => pole_mult_reg[0][14].ACLR
rst => pole_mult_reg[0][15].ACLR
rst => pole_mult_reg[0][16].ACLR
rst => pole_mult_reg[0][17].ACLR
rst => pole_mult_reg[0][18].ACLR
rst => pole_mult_reg[0][19].ACLR
rst => pole_mult_reg[0][20].ACLR
rst => pole_mult_reg[0][21].ACLR
rst => pole_mult_reg[0][22].ACLR
rst => pole_mult_reg[0][23].ACLR
rst => pole_mult_reg[0][24].ACLR
rst => pole_mult_reg[0][25].ACLR
rst => pole_mult_reg[0][26].ACLR
rst => pole_mult_reg[0][27].ACLR
rst => pole_mult_reg[0][28].ACLR
rst => pole_mult_reg[0][29].ACLR
rst => pole_mult_reg[0][30].ACLR
rst => pole_mult_reg[0][31].ACLR
rst => pole_mult_reg[0][32].ACLR
rst => pole_mult_reg[0][33].ACLR
rst => pole_mult_reg[0][34].ACLR
rst => pole_mult_reg[0][35].ACLR
rst => pole_mult_reg[0][36].ACLR
rst => pole_mult_reg[0][37].ACLR
rst => pole_mult_reg[0][38].ACLR
rst => pole_mult_reg[0][39].ACLR
rst => pole_mult_reg[0][40].ACLR
rst => pole_mult_reg[0][41].ACLR
rst => pole_mult_reg[0][42].ACLR
rst => pole_mult_reg[0][43].ACLR
rst => pole_mult_reg[0][44].ACLR
rst => pole_mult_reg[0][45].ACLR
rst => pole_mult_reg[1][0].ACLR
rst => pole_mult_reg[1][1].ACLR
rst => pole_mult_reg[1][2].ACLR
rst => pole_mult_reg[1][3].ACLR
rst => pole_mult_reg[1][4].ACLR
rst => pole_mult_reg[1][5].ACLR
rst => pole_mult_reg[1][6].ACLR
rst => pole_mult_reg[1][7].ACLR
rst => pole_mult_reg[1][8].ACLR
rst => pole_mult_reg[1][9].ACLR
rst => pole_mult_reg[1][10].ACLR
rst => pole_mult_reg[1][11].ACLR
rst => pole_mult_reg[1][12].ACLR
rst => pole_mult_reg[1][13].ACLR
rst => pole_mult_reg[1][14].ACLR
rst => pole_mult_reg[1][15].ACLR
rst => pole_mult_reg[1][16].ACLR
rst => pole_mult_reg[1][17].ACLR
rst => pole_mult_reg[1][18].ACLR
rst => pole_mult_reg[1][19].ACLR
rst => pole_mult_reg[1][20].ACLR
rst => pole_mult_reg[1][21].ACLR
rst => pole_mult_reg[1][22].ACLR
rst => pole_mult_reg[1][23].ACLR
rst => pole_mult_reg[1][24].ACLR
rst => pole_mult_reg[1][25].ACLR
rst => pole_mult_reg[1][26].ACLR
rst => pole_mult_reg[1][27].ACLR
rst => pole_mult_reg[1][28].ACLR
rst => pole_mult_reg[1][29].ACLR
rst => pole_mult_reg[1][30].ACLR
rst => pole_mult_reg[1][31].ACLR
rst => pole_mult_reg[1][32].ACLR
rst => pole_mult_reg[1][33].ACLR
rst => pole_mult_reg[1][34].ACLR
rst => pole_mult_reg[1][35].ACLR
rst => pole_mult_reg[1][36].ACLR
rst => pole_mult_reg[1][37].ACLR
rst => pole_mult_reg[1][38].ACLR
rst => pole_mult_reg[1][39].ACLR
rst => pole_mult_reg[1][40].ACLR
rst => pole_mult_reg[1][41].ACLR
rst => pole_mult_reg[1][42].ACLR
rst => pole_mult_reg[1][43].ACLR
rst => pole_mult_reg[1][44].ACLR
rst => pole_mult_reg[1][45].ACLR
rst => Yout[0].ACLR
rst => Yout[1].ACLR
rst => Yout[2].ACLR
rst => Yout[3].ACLR
rst => Yout[4].ACLR
rst => Yout[5].ACLR
rst => Yout[6].ACLR
rst => Yout[7].ACLR
rst => Yout[8].ACLR
rst => Yout[9].ACLR
rst => Yout[10].ACLR
rst => Yout[11].ACLR
rst => Yout[12].ACLR
rst => Yout[13].ACLR
rst => Yout[14].ACLR
rst => Yout[15].ACLR
rst => Yout[16].ACLR
rst => Yout[17].ACLR
rst => Yout[18].ACLR
rst => Yout[19].ACLR
rst => Yout[20].ACLR
rst => Yout[21].ACLR
rst => Yout[22].ACLR
rst => Yout[23].ACLR
rst => Yout[24].ACLR
rst => Yout[25].ACLR
rst => Yout[26].ACLR
rst => Yout[27].ACLR
rst => Yout[28].ACLR
rst => Yout[29].ACLR
rst => Yout[30].ACLR
rst => Yout[31].ACLR
rst => Yout[32].ACLR
rst => Yout[33].ACLR
rst => Yout[34].ACLR
rst => Yout[35].ACLR
rst => Yout[36].ACLR
rst => Yout[37].ACLR
rst => Yout[38].ACLR
rst => Yout[39].ACLR
rst => Yout[40].ACLR
rst => Yout[41].ACLR
rst => Yout[42].ACLR
rst => Yout[43].ACLR
rst => Yout[44].ACLR
rst => Yout[45].ACLR
rst => Yout[46].ACLR
rst => Yout[47].ACLR
clk_40k => Yin_reg[0][0].CLK
clk_40k => Yin_reg[0][1].CLK
clk_40k => Yin_reg[0][2].CLK
clk_40k => Yin_reg[0][3].CLK
clk_40k => Yin_reg[0][4].CLK
clk_40k => Yin_reg[0][5].CLK
clk_40k => Yin_reg[0][6].CLK
clk_40k => Yin_reg[0][7].CLK
clk_40k => Yin_reg[0][8].CLK
clk_40k => Yin_reg[0][9].CLK
clk_40k => Yin_reg[0][10].CLK
clk_40k => Yin_reg[0][11].CLK
clk_40k => Yin_reg[0][12].CLK
clk_40k => Yin_reg[0][13].CLK
clk_40k => Yin_reg[0][14].CLK
clk_40k => Yin_reg[0][15].CLK
clk_40k => Yin_reg[0][16].CLK
clk_40k => Yin_reg[0][17].CLK
clk_40k => Yin_reg[0][18].CLK
clk_40k => Yin_reg[0][19].CLK
clk_40k => Yin_reg[0][20].CLK
clk_40k => Yin_reg[0][21].CLK
clk_40k => Yin_reg[0][22].CLK
clk_40k => Yin_reg[0][23].CLK
clk_40k => Yin_reg[0][24].CLK
clk_40k => Yin_reg[0][25].CLK
clk_40k => Yin_reg[0][26].CLK
clk_40k => Yin_reg[0][27].CLK
clk_40k => Yin_reg[0][28].CLK
clk_40k => Yin_reg[1][0].CLK
clk_40k => Yin_reg[1][1].CLK
clk_40k => Yin_reg[1][2].CLK
clk_40k => Yin_reg[1][3].CLK
clk_40k => Yin_reg[1][4].CLK
clk_40k => Yin_reg[1][5].CLK
clk_40k => Yin_reg[1][6].CLK
clk_40k => Yin_reg[1][7].CLK
clk_40k => Yin_reg[1][8].CLK
clk_40k => Yin_reg[1][9].CLK
clk_40k => Yin_reg[1][10].CLK
clk_40k => Yin_reg[1][11].CLK
clk_40k => Yin_reg[1][12].CLK
clk_40k => Yin_reg[1][13].CLK
clk_40k => Yin_reg[1][14].CLK
clk_40k => Yin_reg[1][15].CLK
clk_40k => Yin_reg[1][16].CLK
clk_40k => Yin_reg[1][17].CLK
clk_40k => Yin_reg[1][18].CLK
clk_40k => Yin_reg[1][19].CLK
clk_40k => Yin_reg[1][20].CLK
clk_40k => Yin_reg[1][21].CLK
clk_40k => Yin_reg[1][22].CLK
clk_40k => Yin_reg[1][23].CLK
clk_40k => Yin_reg[1][24].CLK
clk_40k => Yin_reg[1][25].CLK
clk_40k => Yin_reg[1][26].CLK
clk_40k => Yin_reg[1][27].CLK
clk_40k => Yin_reg[1][28].CLK
clk_40k => Yin_reg[2][0].CLK
clk_40k => Yin_reg[2][1].CLK
clk_40k => Yin_reg[2][2].CLK
clk_40k => Yin_reg[2][3].CLK
clk_40k => Yin_reg[2][4].CLK
clk_40k => Yin_reg[2][5].CLK
clk_40k => Yin_reg[2][6].CLK
clk_40k => Yin_reg[2][7].CLK
clk_40k => Yin_reg[2][8].CLK
clk_40k => Yin_reg[2][9].CLK
clk_40k => Yin_reg[2][10].CLK
clk_40k => Yin_reg[2][11].CLK
clk_40k => Yin_reg[2][12].CLK
clk_40k => Yin_reg[2][13].CLK
clk_40k => Yin_reg[2][14].CLK
clk_40k => Yin_reg[2][15].CLK
clk_40k => Yin_reg[2][16].CLK
clk_40k => Yin_reg[2][17].CLK
clk_40k => Yin_reg[2][18].CLK
clk_40k => Yin_reg[2][19].CLK
clk_40k => Yin_reg[2][20].CLK
clk_40k => Yin_reg[2][21].CLK
clk_40k => Yin_reg[2][22].CLK
clk_40k => Yin_reg[2][23].CLK
clk_40k => Yin_reg[2][24].CLK
clk_40k => Yin_reg[2][25].CLK
clk_40k => Yin_reg[2][26].CLK
clk_40k => Yin_reg[2][27].CLK
clk_40k => Yin_reg[2][28].CLK
clk_40k => Xin_reg[0][0].CLK
clk_40k => Xin_reg[0][1].CLK
clk_40k => Xin_reg[0][2].CLK
clk_40k => Xin_reg[0][3].CLK
clk_40k => Xin_reg[0][4].CLK
clk_40k => Xin_reg[0][5].CLK
clk_40k => Xin_reg[0][6].CLK
clk_40k => Xin_reg[0][7].CLK
clk_40k => Xin_reg[0][8].CLK
clk_40k => Xin_reg[0][9].CLK
clk_40k => Xin_reg[0][10].CLK
clk_40k => Xin_reg[0][11].CLK
clk_40k => Xin_reg[0][12].CLK
clk_40k => Xin_reg[0][13].CLK
clk_40k => Xin_reg[0][14].CLK
clk_40k => Xin_reg[0][15].CLK
clk_40k => Xin_reg[0][16].CLK
clk_40k => Xin_reg[0][17].CLK
clk_40k => Xin_reg[0][18].CLK
clk_40k => Xin_reg[0][19].CLK
clk_40k => Xin_reg[0][20].CLK
clk_40k => Xin_reg[0][21].CLK
clk_40k => Xin_reg[0][22].CLK
clk_40k => Xin_reg[0][23].CLK
clk_40k => Xin_reg[1][0].CLK
clk_40k => Xin_reg[1][1].CLK
clk_40k => Xin_reg[1][2].CLK
clk_40k => Xin_reg[1][3].CLK
clk_40k => Xin_reg[1][4].CLK
clk_40k => Xin_reg[1][5].CLK
clk_40k => Xin_reg[1][6].CLK
clk_40k => Xin_reg[1][7].CLK
clk_40k => Xin_reg[1][8].CLK
clk_40k => Xin_reg[1][9].CLK
clk_40k => Xin_reg[1][10].CLK
clk_40k => Xin_reg[1][11].CLK
clk_40k => Xin_reg[1][12].CLK
clk_40k => Xin_reg[1][13].CLK
clk_40k => Xin_reg[1][14].CLK
clk_40k => Xin_reg[1][15].CLK
clk_40k => Xin_reg[1][16].CLK
clk_40k => Xin_reg[1][17].CLK
clk_40k => Xin_reg[1][18].CLK
clk_40k => Xin_reg[1][19].CLK
clk_40k => Xin_reg[1][20].CLK
clk_40k => Xin_reg[1][21].CLK
clk_40k => Xin_reg[1][22].CLK
clk_40k => Xin_reg[1][23].CLK
clk_40k => Xin_reg[2][0].CLK
clk_40k => Xin_reg[2][1].CLK
clk_40k => Xin_reg[2][2].CLK
clk_40k => Xin_reg[2][3].CLK
clk_40k => Xin_reg[2][4].CLK
clk_40k => Xin_reg[2][5].CLK
clk_40k => Xin_reg[2][6].CLK
clk_40k => Xin_reg[2][7].CLK
clk_40k => Xin_reg[2][8].CLK
clk_40k => Xin_reg[2][9].CLK
clk_40k => Xin_reg[2][10].CLK
clk_40k => Xin_reg[2][11].CLK
clk_40k => Xin_reg[2][12].CLK
clk_40k => Xin_reg[2][13].CLK
clk_40k => Xin_reg[2][14].CLK
clk_40k => Xin_reg[2][15].CLK
clk_40k => Xin_reg[2][16].CLK
clk_40k => Xin_reg[2][17].CLK
clk_40k => Xin_reg[2][18].CLK
clk_40k => Xin_reg[2][19].CLK
clk_40k => Xin_reg[2][20].CLK
clk_40k => Xin_reg[2][21].CLK
clk_40k => Xin_reg[2][22].CLK
clk_40k => Xin_reg[2][23].CLK
clk_40k => coe_ful_cnt[0].CLK
clk_40k => coe_ful_cnt[1].CLK
clk_40k => coe_ful_cnt[2].CLK
clk_40k => coe_buf[5][0].CLK
clk_40k => coe_buf[5][1].CLK
clk_40k => coe_buf[5][2].CLK
clk_40k => coe_buf[5][3].CLK
clk_40k => coe_buf[5][4].CLK
clk_40k => coe_buf[5][5].CLK
clk_40k => coe_buf[5][6].CLK
clk_40k => coe_buf[5][7].CLK
clk_40k => coe_buf[5][8].CLK
clk_40k => coe_buf[5][9].CLK
clk_40k => coe_buf[5][10].CLK
clk_40k => coe_buf[5][11].CLK
clk_40k => coe_buf[5][12].CLK
clk_40k => coe_buf[5][13].CLK
clk_40k => coe_buf[5][14].CLK
clk_40k => coe_buf[5][15].CLK
clk_40k => coe_buf[5][16].CLK
clk_40k => coe_buf[4][0].CLK
clk_40k => coe_buf[4][1].CLK
clk_40k => coe_buf[4][2].CLK
clk_40k => coe_buf[4][3].CLK
clk_40k => coe_buf[4][4].CLK
clk_40k => coe_buf[4][5].CLK
clk_40k => coe_buf[4][6].CLK
clk_40k => coe_buf[4][7].CLK
clk_40k => coe_buf[4][8].CLK
clk_40k => coe_buf[4][9].CLK
clk_40k => coe_buf[4][10].CLK
clk_40k => coe_buf[4][11].CLK
clk_40k => coe_buf[4][12].CLK
clk_40k => coe_buf[4][13].CLK
clk_40k => coe_buf[4][14].CLK
clk_40k => coe_buf[4][15].CLK
clk_40k => coe_buf[4][16].CLK
clk_40k => coe_buf[3][0].CLK
clk_40k => coe_buf[3][1].CLK
clk_40k => coe_buf[3][2].CLK
clk_40k => coe_buf[3][3].CLK
clk_40k => coe_buf[3][4].CLK
clk_40k => coe_buf[3][5].CLK
clk_40k => coe_buf[3][6].CLK
clk_40k => coe_buf[3][7].CLK
clk_40k => coe_buf[3][8].CLK
clk_40k => coe_buf[3][9].CLK
clk_40k => coe_buf[3][10].CLK
clk_40k => coe_buf[3][11].CLK
clk_40k => coe_buf[3][12].CLK
clk_40k => coe_buf[3][13].CLK
clk_40k => coe_buf[3][14].CLK
clk_40k => coe_buf[3][15].CLK
clk_40k => coe_buf[3][16].CLK
clk_40k => coe_buf[2][0].CLK
clk_40k => coe_buf[2][1].CLK
clk_40k => coe_buf[2][2].CLK
clk_40k => coe_buf[2][3].CLK
clk_40k => coe_buf[2][4].CLK
clk_40k => coe_buf[2][5].CLK
clk_40k => coe_buf[2][6].CLK
clk_40k => coe_buf[2][7].CLK
clk_40k => coe_buf[2][8].CLK
clk_40k => coe_buf[2][9].CLK
clk_40k => coe_buf[2][10].CLK
clk_40k => coe_buf[2][11].CLK
clk_40k => coe_buf[2][12].CLK
clk_40k => coe_buf[2][13].CLK
clk_40k => coe_buf[2][14].CLK
clk_40k => coe_buf[2][15].CLK
clk_40k => coe_buf[2][16].CLK
clk_40k => coe_buf[1][0].CLK
clk_40k => coe_buf[1][1].CLK
clk_40k => coe_buf[1][2].CLK
clk_40k => coe_buf[1][3].CLK
clk_40k => coe_buf[1][4].CLK
clk_40k => coe_buf[1][5].CLK
clk_40k => coe_buf[1][6].CLK
clk_40k => coe_buf[1][7].CLK
clk_40k => coe_buf[1][8].CLK
clk_40k => coe_buf[1][9].CLK
clk_40k => coe_buf[1][10].CLK
clk_40k => coe_buf[1][11].CLK
clk_40k => coe_buf[1][12].CLK
clk_40k => coe_buf[1][13].CLK
clk_40k => coe_buf[1][14].CLK
clk_40k => coe_buf[1][15].CLK
clk_40k => coe_buf[1][16].CLK
clk_40k => coe_buf[0][0].CLK
clk_40k => coe_buf[0][1].CLK
clk_40k => coe_buf[0][2].CLK
clk_40k => coe_buf[0][3].CLK
clk_40k => coe_buf[0][4].CLK
clk_40k => coe_buf[0][5].CLK
clk_40k => coe_buf[0][6].CLK
clk_40k => coe_buf[0][7].CLK
clk_40k => coe_buf[0][8].CLK
clk_40k => coe_buf[0][9].CLK
clk_40k => coe_buf[0][10].CLK
clk_40k => coe_buf[0][11].CLK
clk_40k => coe_buf[0][12].CLK
clk_40k => coe_buf[0][13].CLK
clk_40k => coe_buf[0][14].CLK
clk_40k => coe_buf[0][15].CLK
clk_40k => coe_buf[0][16].CLK
clk_40k => coe_reg[5][0].CLK
clk_40k => coe_reg[5][1].CLK
clk_40k => coe_reg[5][2].CLK
clk_40k => coe_reg[5][3].CLK
clk_40k => coe_reg[5][4].CLK
clk_40k => coe_reg[5][5].CLK
clk_40k => coe_reg[5][6].CLK
clk_40k => coe_reg[5][7].CLK
clk_40k => coe_reg[5][8].CLK
clk_40k => coe_reg[5][9].CLK
clk_40k => coe_reg[5][10].CLK
clk_40k => coe_reg[5][11].CLK
clk_40k => coe_reg[5][12].CLK
clk_40k => coe_reg[5][13].CLK
clk_40k => coe_reg[5][14].CLK
clk_40k => coe_reg[5][15].CLK
clk_40k => coe_reg[5][16].CLK
clk_40k => coe_reg[4][0].CLK
clk_40k => coe_reg[4][1].CLK
clk_40k => coe_reg[4][2].CLK
clk_40k => coe_reg[4][3].CLK
clk_40k => coe_reg[4][4].CLK
clk_40k => coe_reg[4][5].CLK
clk_40k => coe_reg[4][6].CLK
clk_40k => coe_reg[4][7].CLK
clk_40k => coe_reg[4][8].CLK
clk_40k => coe_reg[4][9].CLK
clk_40k => coe_reg[4][10].CLK
clk_40k => coe_reg[4][11].CLK
clk_40k => coe_reg[4][12].CLK
clk_40k => coe_reg[4][13].CLK
clk_40k => coe_reg[4][14].CLK
clk_40k => coe_reg[4][15].CLK
clk_40k => coe_reg[4][16].CLK
clk_40k => coe_reg[3][0].CLK
clk_40k => coe_reg[3][1].CLK
clk_40k => coe_reg[3][2].CLK
clk_40k => coe_reg[3][3].CLK
clk_40k => coe_reg[3][4].CLK
clk_40k => coe_reg[3][5].CLK
clk_40k => coe_reg[3][6].CLK
clk_40k => coe_reg[3][7].CLK
clk_40k => coe_reg[3][8].CLK
clk_40k => coe_reg[3][9].CLK
clk_40k => coe_reg[3][10].CLK
clk_40k => coe_reg[3][11].CLK
clk_40k => coe_reg[3][12].CLK
clk_40k => coe_reg[3][13].CLK
clk_40k => coe_reg[3][14].CLK
clk_40k => coe_reg[3][15].CLK
clk_40k => coe_reg[3][16].CLK
clk_40k => coe_reg[2][0].CLK
clk_40k => coe_reg[2][1].CLK
clk_40k => coe_reg[2][2].CLK
clk_40k => coe_reg[2][3].CLK
clk_40k => coe_reg[2][4].CLK
clk_40k => coe_reg[2][5].CLK
clk_40k => coe_reg[2][6].CLK
clk_40k => coe_reg[2][7].CLK
clk_40k => coe_reg[2][8].CLK
clk_40k => coe_reg[2][9].CLK
clk_40k => coe_reg[2][10].CLK
clk_40k => coe_reg[2][11].CLK
clk_40k => coe_reg[2][12].CLK
clk_40k => coe_reg[2][13].CLK
clk_40k => coe_reg[2][14].CLK
clk_40k => coe_reg[2][15].CLK
clk_40k => coe_reg[2][16].CLK
clk_40k => coe_reg[1][0].CLK
clk_40k => coe_reg[1][1].CLK
clk_40k => coe_reg[1][2].CLK
clk_40k => coe_reg[1][3].CLK
clk_40k => coe_reg[1][4].CLK
clk_40k => coe_reg[1][5].CLK
clk_40k => coe_reg[1][6].CLK
clk_40k => coe_reg[1][7].CLK
clk_40k => coe_reg[1][8].CLK
clk_40k => coe_reg[1][9].CLK
clk_40k => coe_reg[1][10].CLK
clk_40k => coe_reg[1][11].CLK
clk_40k => coe_reg[1][12].CLK
clk_40k => coe_reg[1][13].CLK
clk_40k => coe_reg[1][14].CLK
clk_40k => coe_reg[1][15].CLK
clk_40k => coe_reg[1][16].CLK
clk_40k => coe_reg[0][0].CLK
clk_40k => coe_reg[0][1].CLK
clk_40k => coe_reg[0][2].CLK
clk_40k => coe_reg[0][3].CLK
clk_40k => coe_reg[0][4].CLK
clk_40k => coe_reg[0][5].CLK
clk_40k => coe_reg[0][6].CLK
clk_40k => coe_reg[0][7].CLK
clk_40k => coe_reg[0][8].CLK
clk_40k => coe_reg[0][9].CLK
clk_40k => coe_reg[0][10].CLK
clk_40k => coe_reg[0][11].CLK
clk_40k => coe_reg[0][12].CLK
clk_40k => coe_reg[0][13].CLK
clk_40k => coe_reg[0][14].CLK
clk_40k => coe_reg[0][15].CLK
clk_40k => coe_reg[0][16].CLK
clk_40k => coe_en_delay1.CLK
clk_240k => Dout_buf[0].CLK
clk_240k => Dout_buf[1].CLK
clk_240k => Dout_buf[2].CLK
clk_240k => Dout_buf[3].CLK
clk_240k => Dout_buf[4].CLK
clk_240k => Dout_buf[5].CLK
clk_240k => Dout_buf[6].CLK
clk_240k => Dout_buf[7].CLK
clk_240k => Dout_buf[8].CLK
clk_240k => Dout_buf[9].CLK
clk_240k => Dout_buf[10].CLK
clk_240k => Dout_buf[11].CLK
clk_240k => Dout_buf[12].CLK
clk_240k => Dout_buf[13].CLK
clk_240k => Dout_buf[14].CLK
clk_240k => Dout_buf[15].CLK
clk_240k => Dout_buf[16].CLK
clk_240k => Dout_buf[17].CLK
clk_240k => Dout_buf[18].CLK
clk_240k => Dout_buf[19].CLK
clk_240k => Dout_buf[20].CLK
clk_240k => Dout_buf[21].CLK
clk_240k => Dout_buf[22].CLK
clk_240k => Dout_buf[23].CLK
clk_240k => Dout_buf[24].CLK
clk_240k => Dout_buf[25].CLK
clk_240k => Dout_buf[26].CLK
clk_240k => Dout_buf[27].CLK
clk_240k => Dout_buf[28].CLK
clk_240k => Yout[0].CLK
clk_240k => Yout[1].CLK
clk_240k => Yout[2].CLK
clk_240k => Yout[3].CLK
clk_240k => Yout[4].CLK
clk_240k => Yout[5].CLK
clk_240k => Yout[6].CLK
clk_240k => Yout[7].CLK
clk_240k => Yout[8].CLK
clk_240k => Yout[9].CLK
clk_240k => Yout[10].CLK
clk_240k => Yout[11].CLK
clk_240k => Yout[12].CLK
clk_240k => Yout[13].CLK
clk_240k => Yout[14].CLK
clk_240k => Yout[15].CLK
clk_240k => Yout[16].CLK
clk_240k => Yout[17].CLK
clk_240k => Yout[18].CLK
clk_240k => Yout[19].CLK
clk_240k => Yout[20].CLK
clk_240k => Yout[21].CLK
clk_240k => Yout[22].CLK
clk_240k => Yout[23].CLK
clk_240k => Yout[24].CLK
clk_240k => Yout[25].CLK
clk_240k => Yout[26].CLK
clk_240k => Yout[27].CLK
clk_240k => Yout[28].CLK
clk_240k => Yout[29].CLK
clk_240k => Yout[30].CLK
clk_240k => Yout[31].CLK
clk_240k => Yout[32].CLK
clk_240k => Yout[33].CLK
clk_240k => Yout[34].CLK
clk_240k => Yout[35].CLK
clk_240k => Yout[36].CLK
clk_240k => Yout[37].CLK
clk_240k => Yout[38].CLK
clk_240k => Yout[39].CLK
clk_240k => Yout[40].CLK
clk_240k => Yout[41].CLK
clk_240k => Yout[42].CLK
clk_240k => Yout[43].CLK
clk_240k => Yout[44].CLK
clk_240k => Yout[45].CLK
clk_240k => Yout[46].CLK
clk_240k => Yout[47].CLK
clk_240k => pole_mult_reg[0][0].CLK
clk_240k => pole_mult_reg[0][1].CLK
clk_240k => pole_mult_reg[0][2].CLK
clk_240k => pole_mult_reg[0][3].CLK
clk_240k => pole_mult_reg[0][4].CLK
clk_240k => pole_mult_reg[0][5].CLK
clk_240k => pole_mult_reg[0][6].CLK
clk_240k => pole_mult_reg[0][7].CLK
clk_240k => pole_mult_reg[0][8].CLK
clk_240k => pole_mult_reg[0][9].CLK
clk_240k => pole_mult_reg[0][10].CLK
clk_240k => pole_mult_reg[0][11].CLK
clk_240k => pole_mult_reg[0][12].CLK
clk_240k => pole_mult_reg[0][13].CLK
clk_240k => pole_mult_reg[0][14].CLK
clk_240k => pole_mult_reg[0][15].CLK
clk_240k => pole_mult_reg[0][16].CLK
clk_240k => pole_mult_reg[0][17].CLK
clk_240k => pole_mult_reg[0][18].CLK
clk_240k => pole_mult_reg[0][19].CLK
clk_240k => pole_mult_reg[0][20].CLK
clk_240k => pole_mult_reg[0][21].CLK
clk_240k => pole_mult_reg[0][22].CLK
clk_240k => pole_mult_reg[0][23].CLK
clk_240k => pole_mult_reg[0][24].CLK
clk_240k => pole_mult_reg[0][25].CLK
clk_240k => pole_mult_reg[0][26].CLK
clk_240k => pole_mult_reg[0][27].CLK
clk_240k => pole_mult_reg[0][28].CLK
clk_240k => pole_mult_reg[0][29].CLK
clk_240k => pole_mult_reg[0][30].CLK
clk_240k => pole_mult_reg[0][31].CLK
clk_240k => pole_mult_reg[0][32].CLK
clk_240k => pole_mult_reg[0][33].CLK
clk_240k => pole_mult_reg[0][34].CLK
clk_240k => pole_mult_reg[0][35].CLK
clk_240k => pole_mult_reg[0][36].CLK
clk_240k => pole_mult_reg[0][37].CLK
clk_240k => pole_mult_reg[0][38].CLK
clk_240k => pole_mult_reg[0][39].CLK
clk_240k => pole_mult_reg[0][40].CLK
clk_240k => pole_mult_reg[0][41].CLK
clk_240k => pole_mult_reg[0][42].CLK
clk_240k => pole_mult_reg[0][43].CLK
clk_240k => pole_mult_reg[0][44].CLK
clk_240k => pole_mult_reg[0][45].CLK
clk_240k => pole_mult_reg[1][0].CLK
clk_240k => pole_mult_reg[1][1].CLK
clk_240k => pole_mult_reg[1][2].CLK
clk_240k => pole_mult_reg[1][3].CLK
clk_240k => pole_mult_reg[1][4].CLK
clk_240k => pole_mult_reg[1][5].CLK
clk_240k => pole_mult_reg[1][6].CLK
clk_240k => pole_mult_reg[1][7].CLK
clk_240k => pole_mult_reg[1][8].CLK
clk_240k => pole_mult_reg[1][9].CLK
clk_240k => pole_mult_reg[1][10].CLK
clk_240k => pole_mult_reg[1][11].CLK
clk_240k => pole_mult_reg[1][12].CLK
clk_240k => pole_mult_reg[1][13].CLK
clk_240k => pole_mult_reg[1][14].CLK
clk_240k => pole_mult_reg[1][15].CLK
clk_240k => pole_mult_reg[1][16].CLK
clk_240k => pole_mult_reg[1][17].CLK
clk_240k => pole_mult_reg[1][18].CLK
clk_240k => pole_mult_reg[1][19].CLK
clk_240k => pole_mult_reg[1][20].CLK
clk_240k => pole_mult_reg[1][21].CLK
clk_240k => pole_mult_reg[1][22].CLK
clk_240k => pole_mult_reg[1][23].CLK
clk_240k => pole_mult_reg[1][24].CLK
clk_240k => pole_mult_reg[1][25].CLK
clk_240k => pole_mult_reg[1][26].CLK
clk_240k => pole_mult_reg[1][27].CLK
clk_240k => pole_mult_reg[1][28].CLK
clk_240k => pole_mult_reg[1][29].CLK
clk_240k => pole_mult_reg[1][30].CLK
clk_240k => pole_mult_reg[1][31].CLK
clk_240k => pole_mult_reg[1][32].CLK
clk_240k => pole_mult_reg[1][33].CLK
clk_240k => pole_mult_reg[1][34].CLK
clk_240k => pole_mult_reg[1][35].CLK
clk_240k => pole_mult_reg[1][36].CLK
clk_240k => pole_mult_reg[1][37].CLK
clk_240k => pole_mult_reg[1][38].CLK
clk_240k => pole_mult_reg[1][39].CLK
clk_240k => pole_mult_reg[1][40].CLK
clk_240k => pole_mult_reg[1][41].CLK
clk_240k => pole_mult_reg[1][42].CLK
clk_240k => pole_mult_reg[1][43].CLK
clk_240k => pole_mult_reg[1][44].CLK
clk_240k => pole_mult_reg[1][45].CLK
clk_240k => Xout[0].CLK
clk_240k => Xout[1].CLK
clk_240k => Xout[2].CLK
clk_240k => Xout[3].CLK
clk_240k => Xout[4].CLK
clk_240k => Xout[5].CLK
clk_240k => Xout[6].CLK
clk_240k => Xout[7].CLK
clk_240k => Xout[8].CLK
clk_240k => Xout[9].CLK
clk_240k => Xout[10].CLK
clk_240k => Xout[11].CLK
clk_240k => Xout[12].CLK
clk_240k => Xout[13].CLK
clk_240k => Xout[14].CLK
clk_240k => Xout[15].CLK
clk_240k => Xout[16].CLK
clk_240k => Xout[17].CLK
clk_240k => Xout[18].CLK
clk_240k => Xout[19].CLK
clk_240k => Xout[20].CLK
clk_240k => Xout[21].CLK
clk_240k => Xout[22].CLK
clk_240k => Xout[23].CLK
clk_240k => Xout[24].CLK
clk_240k => Xout[25].CLK
clk_240k => Xout[26].CLK
clk_240k => Xout[27].CLK
clk_240k => Xout[28].CLK
clk_240k => Xout[29].CLK
clk_240k => Xout[30].CLK
clk_240k => Xout[31].CLK
clk_240k => Xout[32].CLK
clk_240k => Xout[33].CLK
clk_240k => Xout[34].CLK
clk_240k => Xout[35].CLK
clk_240k => Xout[36].CLK
clk_240k => Xout[37].CLK
clk_240k => Xout[38].CLK
clk_240k => Xout[39].CLK
clk_240k => Xout[40].CLK
clk_240k => Xout[41].CLK
clk_240k => Xout[42].CLK
clk_240k => zero_mult_reg[0][0].CLK
clk_240k => zero_mult_reg[0][1].CLK
clk_240k => zero_mult_reg[0][2].CLK
clk_240k => zero_mult_reg[0][3].CLK
clk_240k => zero_mult_reg[0][4].CLK
clk_240k => zero_mult_reg[0][5].CLK
clk_240k => zero_mult_reg[0][6].CLK
clk_240k => zero_mult_reg[0][7].CLK
clk_240k => zero_mult_reg[0][8].CLK
clk_240k => zero_mult_reg[0][9].CLK
clk_240k => zero_mult_reg[0][10].CLK
clk_240k => zero_mult_reg[0][11].CLK
clk_240k => zero_mult_reg[0][12].CLK
clk_240k => zero_mult_reg[0][13].CLK
clk_240k => zero_mult_reg[0][14].CLK
clk_240k => zero_mult_reg[0][15].CLK
clk_240k => zero_mult_reg[0][16].CLK
clk_240k => zero_mult_reg[0][17].CLK
clk_240k => zero_mult_reg[0][18].CLK
clk_240k => zero_mult_reg[0][19].CLK
clk_240k => zero_mult_reg[0][20].CLK
clk_240k => zero_mult_reg[0][21].CLK
clk_240k => zero_mult_reg[0][22].CLK
clk_240k => zero_mult_reg[0][23].CLK
clk_240k => zero_mult_reg[0][24].CLK
clk_240k => zero_mult_reg[0][25].CLK
clk_240k => zero_mult_reg[0][26].CLK
clk_240k => zero_mult_reg[0][27].CLK
clk_240k => zero_mult_reg[0][28].CLK
clk_240k => zero_mult_reg[0][29].CLK
clk_240k => zero_mult_reg[0][30].CLK
clk_240k => zero_mult_reg[0][31].CLK
clk_240k => zero_mult_reg[0][32].CLK
clk_240k => zero_mult_reg[0][33].CLK
clk_240k => zero_mult_reg[0][34].CLK
clk_240k => zero_mult_reg[0][35].CLK
clk_240k => zero_mult_reg[0][36].CLK
clk_240k => zero_mult_reg[0][37].CLK
clk_240k => zero_mult_reg[0][38].CLK
clk_240k => zero_mult_reg[0][39].CLK
clk_240k => zero_mult_reg[0][40].CLK
clk_240k => zero_mult_reg[1][0].CLK
clk_240k => zero_mult_reg[1][1].CLK
clk_240k => zero_mult_reg[1][2].CLK
clk_240k => zero_mult_reg[1][3].CLK
clk_240k => zero_mult_reg[1][4].CLK
clk_240k => zero_mult_reg[1][5].CLK
clk_240k => zero_mult_reg[1][6].CLK
clk_240k => zero_mult_reg[1][7].CLK
clk_240k => zero_mult_reg[1][8].CLK
clk_240k => zero_mult_reg[1][9].CLK
clk_240k => zero_mult_reg[1][10].CLK
clk_240k => zero_mult_reg[1][11].CLK
clk_240k => zero_mult_reg[1][12].CLK
clk_240k => zero_mult_reg[1][13].CLK
clk_240k => zero_mult_reg[1][14].CLK
clk_240k => zero_mult_reg[1][15].CLK
clk_240k => zero_mult_reg[1][16].CLK
clk_240k => zero_mult_reg[1][17].CLK
clk_240k => zero_mult_reg[1][18].CLK
clk_240k => zero_mult_reg[1][19].CLK
clk_240k => zero_mult_reg[1][20].CLK
clk_240k => zero_mult_reg[1][21].CLK
clk_240k => zero_mult_reg[1][22].CLK
clk_240k => zero_mult_reg[1][23].CLK
clk_240k => zero_mult_reg[1][24].CLK
clk_240k => zero_mult_reg[1][25].CLK
clk_240k => zero_mult_reg[1][26].CLK
clk_240k => zero_mult_reg[1][27].CLK
clk_240k => zero_mult_reg[1][28].CLK
clk_240k => zero_mult_reg[1][29].CLK
clk_240k => zero_mult_reg[1][30].CLK
clk_240k => zero_mult_reg[1][31].CLK
clk_240k => zero_mult_reg[1][32].CLK
clk_240k => zero_mult_reg[1][33].CLK
clk_240k => zero_mult_reg[1][34].CLK
clk_240k => zero_mult_reg[1][35].CLK
clk_240k => zero_mult_reg[1][36].CLK
clk_240k => zero_mult_reg[1][37].CLK
clk_240k => zero_mult_reg[1][38].CLK
clk_240k => zero_mult_reg[1][39].CLK
clk_240k => zero_mult_reg[1][40].CLK
clk_240k => zero_mult_reg[2][0].CLK
clk_240k => zero_mult_reg[2][1].CLK
clk_240k => zero_mult_reg[2][2].CLK
clk_240k => zero_mult_reg[2][3].CLK
clk_240k => zero_mult_reg[2][4].CLK
clk_240k => zero_mult_reg[2][5].CLK
clk_240k => zero_mult_reg[2][6].CLK
clk_240k => zero_mult_reg[2][7].CLK
clk_240k => zero_mult_reg[2][8].CLK
clk_240k => zero_mult_reg[2][9].CLK
clk_240k => zero_mult_reg[2][10].CLK
clk_240k => zero_mult_reg[2][11].CLK
clk_240k => zero_mult_reg[2][12].CLK
clk_240k => zero_mult_reg[2][13].CLK
clk_240k => zero_mult_reg[2][14].CLK
clk_240k => zero_mult_reg[2][15].CLK
clk_240k => zero_mult_reg[2][16].CLK
clk_240k => zero_mult_reg[2][17].CLK
clk_240k => zero_mult_reg[2][18].CLK
clk_240k => zero_mult_reg[2][19].CLK
clk_240k => zero_mult_reg[2][20].CLK
clk_240k => zero_mult_reg[2][21].CLK
clk_240k => zero_mult_reg[2][22].CLK
clk_240k => zero_mult_reg[2][23].CLK
clk_240k => zero_mult_reg[2][24].CLK
clk_240k => zero_mult_reg[2][25].CLK
clk_240k => zero_mult_reg[2][26].CLK
clk_240k => zero_mult_reg[2][27].CLK
clk_240k => zero_mult_reg[2][28].CLK
clk_240k => zero_mult_reg[2][29].CLK
clk_240k => zero_mult_reg[2][30].CLK
clk_240k => zero_mult_reg[2][31].CLK
clk_240k => zero_mult_reg[2][32].CLK
clk_240k => zero_mult_reg[2][33].CLK
clk_240k => zero_mult_reg[2][34].CLK
clk_240k => zero_mult_reg[2][35].CLK
clk_240k => zero_mult_reg[2][36].CLK
clk_240k => zero_mult_reg[2][37].CLK
clk_240k => zero_mult_reg[2][38].CLK
clk_240k => zero_mult_reg[2][39].CLK
clk_240k => zero_mult_reg[2][40].CLK
clk_240k => clk240k_cnt[0].CLK
clk_240k => clk240k_cnt[1].CLK
clk_240k => clk240k_cnt[2].CLK
clk_240k => coe_mul_cnt[0].CLK
clk_240k => coe_mul_cnt[1].CLK
clk_240k => coe_mul_cnt[2].CLK
Din[0] => Xin_reg[0][0].DATAIN
Din[1] => Xin_reg[0][1].DATAIN
Din[2] => Xin_reg[0][2].DATAIN
Din[3] => Xin_reg[0][3].DATAIN
Din[4] => Xin_reg[0][4].DATAIN
Din[5] => Xin_reg[0][5].DATAIN
Din[6] => Xin_reg[0][6].DATAIN
Din[7] => Xin_reg[0][7].DATAIN
Din[8] => Xin_reg[0][8].DATAIN
Din[9] => Xin_reg[0][9].DATAIN
Din[10] => Xin_reg[0][10].DATAIN
Din[11] => Xin_reg[0][11].DATAIN
Din[12] => Xin_reg[0][12].DATAIN
Din[13] => Xin_reg[0][13].DATAIN
Din[14] => Xin_reg[0][14].DATAIN
Din[15] => Xin_reg[0][15].DATAIN
Din[16] => Xin_reg[0][16].DATAIN
Din[17] => Xin_reg[0][17].DATAIN
Din[18] => Xin_reg[0][18].DATAIN
Din[19] => Xin_reg[0][19].DATAIN
Din[20] => Xin_reg[0][20].DATAIN
Din[21] => Xin_reg[0][21].DATAIN
Din[22] => Xin_reg[0][22].DATAIN
Din[23] => Xin_reg[0][23].DATAIN
coe[0] => coe_reg[5][0].DATAIN
coe[1] => coe_reg[5][1].DATAIN
coe[2] => coe_reg[5][2].DATAIN
coe[3] => coe_reg[5][3].DATAIN
coe[4] => coe_reg[5][4].DATAIN
coe[5] => coe_reg[5][5].DATAIN
coe[6] => coe_reg[5][6].DATAIN
coe[7] => coe_reg[5][7].DATAIN
coe[8] => coe_reg[5][8].DATAIN
coe[9] => coe_reg[5][9].DATAIN
coe[10] => coe_reg[5][10].DATAIN
coe[11] => coe_reg[5][11].DATAIN
coe[12] => coe_reg[5][12].DATAIN
coe[13] => coe_reg[5][13].DATAIN
coe[14] => coe_reg[5][14].DATAIN
coe[15] => coe_reg[5][15].DATAIN
coe[16] => coe_reg[5][16].DATAIN
coe_en => coe_en_delay1.DATAIN
Dout[0] <= Dout_buf[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_buf[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_buf[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_buf[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_buf[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_buf[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_buf[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_buf[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_buf[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_buf[9].DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_buf[10].DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_buf[11].DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_buf[12].DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_buf[13].DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_buf[14].DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_buf[15].DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout_buf[16].DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout_buf[17].DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout_buf[18].DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout_buf[19].DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout_buf[20].DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout_buf[21].DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout_buf[22].DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout_buf[23].DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout_buf[24].DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout_buf[25].DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout_buf[26].DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout_buf[27].DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout_buf[28].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
dataa[16] => mult_l8n:auto_generated.dataa[16]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
datab[16] => mult_l8n:auto_generated.datab[16]
datab[17] => mult_l8n:auto_generated.datab[17]
datab[18] => mult_l8n:auto_generated.datab[18]
datab[19] => mult_l8n:auto_generated.datab[19]
datab[20] => mult_l8n:auto_generated.datab[20]
datab[21] => mult_l8n:auto_generated.datab[21]
datab[22] => mult_l8n:auto_generated.datab[22]
datab[23] => mult_l8n:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]
result[32] <= mult_l8n:auto_generated.result[32]
result[33] <= mult_l8n:auto_generated.result[33]
result[34] <= mult_l8n:auto_generated.result[34]
result[35] <= mult_l8n:auto_generated.result[35]
result[36] <= mult_l8n:auto_generated.result[36]
result[37] <= mult_l8n:auto_generated.result[37]
result[38] <= mult_l8n:auto_generated.result[38]
result[39] <= mult_l8n:auto_generated.result[39]
result[40] <= mult_l8n:auto_generated.result[40]


|au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_v8n:auto_generated.dataa[0]
dataa[1] => mult_v8n:auto_generated.dataa[1]
dataa[2] => mult_v8n:auto_generated.dataa[2]
dataa[3] => mult_v8n:auto_generated.dataa[3]
dataa[4] => mult_v8n:auto_generated.dataa[4]
dataa[5] => mult_v8n:auto_generated.dataa[5]
dataa[6] => mult_v8n:auto_generated.dataa[6]
dataa[7] => mult_v8n:auto_generated.dataa[7]
dataa[8] => mult_v8n:auto_generated.dataa[8]
dataa[9] => mult_v8n:auto_generated.dataa[9]
dataa[10] => mult_v8n:auto_generated.dataa[10]
dataa[11] => mult_v8n:auto_generated.dataa[11]
dataa[12] => mult_v8n:auto_generated.dataa[12]
dataa[13] => mult_v8n:auto_generated.dataa[13]
dataa[14] => mult_v8n:auto_generated.dataa[14]
dataa[15] => mult_v8n:auto_generated.dataa[15]
dataa[16] => mult_v8n:auto_generated.dataa[16]
datab[0] => mult_v8n:auto_generated.datab[0]
datab[1] => mult_v8n:auto_generated.datab[1]
datab[2] => mult_v8n:auto_generated.datab[2]
datab[3] => mult_v8n:auto_generated.datab[3]
datab[4] => mult_v8n:auto_generated.datab[4]
datab[5] => mult_v8n:auto_generated.datab[5]
datab[6] => mult_v8n:auto_generated.datab[6]
datab[7] => mult_v8n:auto_generated.datab[7]
datab[8] => mult_v8n:auto_generated.datab[8]
datab[9] => mult_v8n:auto_generated.datab[9]
datab[10] => mult_v8n:auto_generated.datab[10]
datab[11] => mult_v8n:auto_generated.datab[11]
datab[12] => mult_v8n:auto_generated.datab[12]
datab[13] => mult_v8n:auto_generated.datab[13]
datab[14] => mult_v8n:auto_generated.datab[14]
datab[15] => mult_v8n:auto_generated.datab[15]
datab[16] => mult_v8n:auto_generated.datab[16]
datab[17] => mult_v8n:auto_generated.datab[17]
datab[18] => mult_v8n:auto_generated.datab[18]
datab[19] => mult_v8n:auto_generated.datab[19]
datab[20] => mult_v8n:auto_generated.datab[20]
datab[21] => mult_v8n:auto_generated.datab[21]
datab[22] => mult_v8n:auto_generated.datab[22]
datab[23] => mult_v8n:auto_generated.datab[23]
datab[24] => mult_v8n:auto_generated.datab[24]
datab[25] => mult_v8n:auto_generated.datab[25]
datab[26] => mult_v8n:auto_generated.datab[26]
datab[27] => mult_v8n:auto_generated.datab[27]
datab[28] => mult_v8n:auto_generated.datab[28]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_v8n:auto_generated.result[0]
result[1] <= mult_v8n:auto_generated.result[1]
result[2] <= mult_v8n:auto_generated.result[2]
result[3] <= mult_v8n:auto_generated.result[3]
result[4] <= mult_v8n:auto_generated.result[4]
result[5] <= mult_v8n:auto_generated.result[5]
result[6] <= mult_v8n:auto_generated.result[6]
result[7] <= mult_v8n:auto_generated.result[7]
result[8] <= mult_v8n:auto_generated.result[8]
result[9] <= mult_v8n:auto_generated.result[9]
result[10] <= mult_v8n:auto_generated.result[10]
result[11] <= mult_v8n:auto_generated.result[11]
result[12] <= mult_v8n:auto_generated.result[12]
result[13] <= mult_v8n:auto_generated.result[13]
result[14] <= mult_v8n:auto_generated.result[14]
result[15] <= mult_v8n:auto_generated.result[15]
result[16] <= mult_v8n:auto_generated.result[16]
result[17] <= mult_v8n:auto_generated.result[17]
result[18] <= mult_v8n:auto_generated.result[18]
result[19] <= mult_v8n:auto_generated.result[19]
result[20] <= mult_v8n:auto_generated.result[20]
result[21] <= mult_v8n:auto_generated.result[21]
result[22] <= mult_v8n:auto_generated.result[22]
result[23] <= mult_v8n:auto_generated.result[23]
result[24] <= mult_v8n:auto_generated.result[24]
result[25] <= mult_v8n:auto_generated.result[25]
result[26] <= mult_v8n:auto_generated.result[26]
result[27] <= mult_v8n:auto_generated.result[27]
result[28] <= mult_v8n:auto_generated.result[28]
result[29] <= mult_v8n:auto_generated.result[29]
result[30] <= mult_v8n:auto_generated.result[30]
result[31] <= mult_v8n:auto_generated.result[31]
result[32] <= mult_v8n:auto_generated.result[32]
result[33] <= mult_v8n:auto_generated.result[33]
result[34] <= mult_v8n:auto_generated.result[34]
result[35] <= mult_v8n:auto_generated.result[35]
result[36] <= mult_v8n:auto_generated.result[36]
result[37] <= mult_v8n:auto_generated.result[37]
result[38] <= mult_v8n:auto_generated.result[38]
result[39] <= mult_v8n:auto_generated.result[39]
result[40] <= mult_v8n:auto_generated.result[40]
result[41] <= mult_v8n:auto_generated.result[41]
result[42] <= mult_v8n:auto_generated.result[42]
result[43] <= mult_v8n:auto_generated.result[43]
result[44] <= mult_v8n:auto_generated.result[44]
result[45] <= mult_v8n:auto_generated.result[45]


|au_filter|equalizer:equalizer_inst|iir:iir_2000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
datab[24] => mac_mult3.DATAB6
datab[25] => mac_mult3.DATAB7
datab[26] => mac_mult3.DATAB8
datab[27] => mac_mult3.DATAB9
datab[28] => mac_mult3.DATAB10
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a


|au_filter|equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rkb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rkb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rkb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rkb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rkb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rkb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rkb1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rkb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rkb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rkb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rkb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rkb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rkb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rkb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rkb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rkb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rkb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rkb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rkb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_rkb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_rkb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_rkb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_rkb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_rkb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_rkb1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|equalizer:equalizer_inst|rom_iir_2000:rom_iir_2000_inst|altsyncram:altsyncram_component|altsyncram_rkb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|au_filter|equalizer:equalizer_inst|iir:iir_3000
rst => coe_reg[5][0].ACLR
rst => coe_reg[5][1].PRESET
rst => coe_reg[5][2].ACLR
rst => coe_reg[5][3].ACLR
rst => coe_reg[5][4].ACLR
rst => coe_reg[5][5].PRESET
rst => coe_reg[5][6].PRESET
rst => coe_reg[5][7].ACLR
rst => coe_reg[5][8].PRESET
rst => coe_reg[5][9].ACLR
rst => coe_reg[5][10].PRESET
rst => coe_reg[5][11].ACLR
rst => coe_reg[5][12].PRESET
rst => coe_reg[5][13].PRESET
rst => coe_reg[5][14].PRESET
rst => coe_reg[5][15].ACLR
rst => coe_reg[5][16].ACLR
rst => coe_reg[4][0].PRESET
rst => coe_reg[4][1].ACLR
rst => coe_reg[4][2].ACLR
rst => coe_reg[4][3].PRESET
rst => coe_reg[4][4].ACLR
rst => coe_reg[4][5].ACLR
rst => coe_reg[4][6].PRESET
rst => coe_reg[4][7].PRESET
rst => coe_reg[4][8].PRESET
rst => coe_reg[4][9].ACLR
rst => coe_reg[4][10].ACLR
rst => coe_reg[4][11].PRESET
rst => coe_reg[4][12].PRESET
rst => coe_reg[4][13].ACLR
rst => coe_reg[4][14].ACLR
rst => coe_reg[4][15].ACLR
rst => coe_reg[4][16].PRESET
rst => coe_reg[3][0].ACLR
rst => coe_reg[3][1].ACLR
rst => coe_reg[3][2].ACLR
rst => coe_reg[3][3].ACLR
rst => coe_reg[3][4].ACLR
rst => coe_reg[3][5].ACLR
rst => coe_reg[3][6].ACLR
rst => coe_reg[3][7].ACLR
rst => coe_reg[3][8].ACLR
rst => coe_reg[3][9].ACLR
rst => coe_reg[3][10].ACLR
rst => coe_reg[3][11].ACLR
rst => coe_reg[3][12].ACLR
rst => coe_reg[3][13].ACLR
rst => coe_reg[3][14].ACLR
rst => coe_reg[3][15].PRESET
rst => coe_reg[3][16].ACLR
rst => coe_reg[2][0].ACLR
rst => coe_reg[2][1].PRESET
rst => coe_reg[2][2].ACLR
rst => coe_reg[2][3].ACLR
rst => coe_reg[2][4].ACLR
rst => coe_reg[2][5].PRESET
rst => coe_reg[2][6].PRESET
rst => coe_reg[2][7].ACLR
rst => coe_reg[2][8].PRESET
rst => coe_reg[2][9].ACLR
rst => coe_reg[2][10].PRESET
rst => coe_reg[2][11].ACLR
rst => coe_reg[2][12].PRESET
rst => coe_reg[2][13].PRESET
rst => coe_reg[2][14].PRESET
rst => coe_reg[2][15].ACLR
rst => coe_reg[2][16].ACLR
rst => coe_reg[1][0].PRESET
rst => coe_reg[1][1].ACLR
rst => coe_reg[1][2].ACLR
rst => coe_reg[1][3].PRESET
rst => coe_reg[1][4].ACLR
rst => coe_reg[1][5].ACLR
rst => coe_reg[1][6].PRESET
rst => coe_reg[1][7].PRESET
rst => coe_reg[1][8].PRESET
rst => coe_reg[1][9].ACLR
rst => coe_reg[1][10].ACLR
rst => coe_reg[1][11].PRESET
rst => coe_reg[1][12].PRESET
rst => coe_reg[1][13].ACLR
rst => coe_reg[1][14].ACLR
rst => coe_reg[1][15].ACLR
rst => coe_reg[1][16].PRESET
rst => coe_reg[0][0].ACLR
rst => coe_reg[0][1].ACLR
rst => coe_reg[0][2].ACLR
rst => coe_reg[0][3].ACLR
rst => coe_reg[0][4].ACLR
rst => coe_reg[0][5].ACLR
rst => coe_reg[0][6].ACLR
rst => coe_reg[0][7].ACLR
rst => coe_reg[0][8].ACLR
rst => coe_reg[0][9].ACLR
rst => coe_reg[0][10].ACLR
rst => coe_reg[0][11].ACLR
rst => coe_reg[0][12].ACLR
rst => coe_reg[0][13].ACLR
rst => coe_reg[0][14].ACLR
rst => coe_reg[0][15].PRESET
rst => coe_reg[0][16].ACLR
rst => Yin[28].OUTPUTSELECT
rst => Yin[27].OUTPUTSELECT
rst => Yin[26].OUTPUTSELECT
rst => Yin[25].OUTPUTSELECT
rst => Yin[24].OUTPUTSELECT
rst => Yin[23].OUTPUTSELECT
rst => Yin[22].OUTPUTSELECT
rst => Yin[21].OUTPUTSELECT
rst => Yin[20].OUTPUTSELECT
rst => Yin[19].OUTPUTSELECT
rst => Yin[18].OUTPUTSELECT
rst => Yin[17].OUTPUTSELECT
rst => Yin[16].OUTPUTSELECT
rst => Yin[15].OUTPUTSELECT
rst => Yin[14].OUTPUTSELECT
rst => Yin[13].OUTPUTSELECT
rst => Yin[12].OUTPUTSELECT
rst => Yin[11].OUTPUTSELECT
rst => Yin[10].OUTPUTSELECT
rst => Yin[9].OUTPUTSELECT
rst => Yin[8].OUTPUTSELECT
rst => Yin[7].OUTPUTSELECT
rst => Yin[6].OUTPUTSELECT
rst => Yin[5].OUTPUTSELECT
rst => Yin[4].OUTPUTSELECT
rst => Yin[3].OUTPUTSELECT
rst => Yin[2].OUTPUTSELECT
rst => Yin[1].OUTPUTSELECT
rst => Yin[0].OUTPUTSELECT
rst => Dout_buf[0].ACLR
rst => Dout_buf[1].ACLR
rst => Dout_buf[2].ACLR
rst => Dout_buf[3].ACLR
rst => Dout_buf[4].ACLR
rst => Dout_buf[5].ACLR
rst => Dout_buf[6].ACLR
rst => Dout_buf[7].ACLR
rst => Dout_buf[8].ACLR
rst => Dout_buf[9].ACLR
rst => Dout_buf[10].ACLR
rst => Dout_buf[11].ACLR
rst => Dout_buf[12].ACLR
rst => Dout_buf[13].ACLR
rst => Dout_buf[14].ACLR
rst => Dout_buf[15].ACLR
rst => Dout_buf[16].ACLR
rst => Dout_buf[17].ACLR
rst => Dout_buf[18].ACLR
rst => Dout_buf[19].ACLR
rst => Dout_buf[20].ACLR
rst => Dout_buf[21].ACLR
rst => Dout_buf[22].ACLR
rst => Dout_buf[23].ACLR
rst => Dout_buf[24].ACLR
rst => Dout_buf[25].ACLR
rst => Dout_buf[26].ACLR
rst => Dout_buf[27].ACLR
rst => Dout_buf[28].ACLR
rst => coe_en_delay1.ACLR
rst => coe_buf[5][0].ACLR
rst => coe_buf[5][1].PRESET
rst => coe_buf[5][2].ACLR
rst => coe_buf[5][3].ACLR
rst => coe_buf[5][4].ACLR
rst => coe_buf[5][5].PRESET
rst => coe_buf[5][6].PRESET
rst => coe_buf[5][7].ACLR
rst => coe_buf[5][8].PRESET
rst => coe_buf[5][9].ACLR
rst => coe_buf[5][10].PRESET
rst => coe_buf[5][11].ACLR
rst => coe_buf[5][12].PRESET
rst => coe_buf[5][13].PRESET
rst => coe_buf[5][14].PRESET
rst => coe_buf[5][15].ACLR
rst => coe_buf[5][16].ACLR
rst => coe_buf[4][0].PRESET
rst => coe_buf[4][1].ACLR
rst => coe_buf[4][2].ACLR
rst => coe_buf[4][3].PRESET
rst => coe_buf[4][4].ACLR
rst => coe_buf[4][5].ACLR
rst => coe_buf[4][6].PRESET
rst => coe_buf[4][7].PRESET
rst => coe_buf[4][8].PRESET
rst => coe_buf[4][9].ACLR
rst => coe_buf[4][10].ACLR
rst => coe_buf[4][11].PRESET
rst => coe_buf[4][12].PRESET
rst => coe_buf[4][13].ACLR
rst => coe_buf[4][14].ACLR
rst => coe_buf[4][15].ACLR
rst => coe_buf[4][16].PRESET
rst => coe_buf[3][0].ACLR
rst => coe_buf[3][1].ACLR
rst => coe_buf[3][2].ACLR
rst => coe_buf[3][3].ACLR
rst => coe_buf[3][4].ACLR
rst => coe_buf[3][5].ACLR
rst => coe_buf[3][6].ACLR
rst => coe_buf[3][7].ACLR
rst => coe_buf[3][8].ACLR
rst => coe_buf[3][9].ACLR
rst => coe_buf[3][10].ACLR
rst => coe_buf[3][11].ACLR
rst => coe_buf[3][12].ACLR
rst => coe_buf[3][13].ACLR
rst => coe_buf[3][14].ACLR
rst => coe_buf[3][15].PRESET
rst => coe_buf[3][16].ACLR
rst => coe_buf[2][0].ACLR
rst => coe_buf[2][1].PRESET
rst => coe_buf[2][2].ACLR
rst => coe_buf[2][3].ACLR
rst => coe_buf[2][4].ACLR
rst => coe_buf[2][5].PRESET
rst => coe_buf[2][6].PRESET
rst => coe_buf[2][7].ACLR
rst => coe_buf[2][8].PRESET
rst => coe_buf[2][9].ACLR
rst => coe_buf[2][10].PRESET
rst => coe_buf[2][11].ACLR
rst => coe_buf[2][12].PRESET
rst => coe_buf[2][13].PRESET
rst => coe_buf[2][14].PRESET
rst => coe_buf[2][15].ACLR
rst => coe_buf[2][16].ACLR
rst => coe_buf[1][0].PRESET
rst => coe_buf[1][1].ACLR
rst => coe_buf[1][2].ACLR
rst => coe_buf[1][3].PRESET
rst => coe_buf[1][4].ACLR
rst => coe_buf[1][5].ACLR
rst => coe_buf[1][6].PRESET
rst => coe_buf[1][7].PRESET
rst => coe_buf[1][8].PRESET
rst => coe_buf[1][9].ACLR
rst => coe_buf[1][10].ACLR
rst => coe_buf[1][11].PRESET
rst => coe_buf[1][12].PRESET
rst => coe_buf[1][13].ACLR
rst => coe_buf[1][14].ACLR
rst => coe_buf[1][15].ACLR
rst => coe_buf[1][16].PRESET
rst => coe_buf[0][0].ACLR
rst => coe_buf[0][1].ACLR
rst => coe_buf[0][2].ACLR
rst => coe_buf[0][3].ACLR
rst => coe_buf[0][4].ACLR
rst => coe_buf[0][5].ACLR
rst => coe_buf[0][6].ACLR
rst => coe_buf[0][7].ACLR
rst => coe_buf[0][8].ACLR
rst => coe_buf[0][9].ACLR
rst => coe_buf[0][10].ACLR
rst => coe_buf[0][11].ACLR
rst => coe_buf[0][12].ACLR
rst => coe_buf[0][13].ACLR
rst => coe_buf[0][14].ACLR
rst => coe_buf[0][15].PRESET
rst => coe_buf[0][16].ACLR
rst => coe_ful_cnt[0].ACLR
rst => coe_ful_cnt[1].ACLR
rst => coe_ful_cnt[2].ACLR
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[0][12].ACLR
rst => Xin_reg[0][13].ACLR
rst => Xin_reg[0][14].ACLR
rst => Xin_reg[0][15].ACLR
rst => Xin_reg[0][16].ACLR
rst => Xin_reg[0][17].ACLR
rst => Xin_reg[0][18].ACLR
rst => Xin_reg[0][19].ACLR
rst => Xin_reg[0][20].ACLR
rst => Xin_reg[0][21].ACLR
rst => Xin_reg[0][22].ACLR
rst => Xin_reg[0][23].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[1][12].ACLR
rst => Xin_reg[1][13].ACLR
rst => Xin_reg[1][14].ACLR
rst => Xin_reg[1][15].ACLR
rst => Xin_reg[1][16].ACLR
rst => Xin_reg[1][17].ACLR
rst => Xin_reg[1][18].ACLR
rst => Xin_reg[1][19].ACLR
rst => Xin_reg[1][20].ACLR
rst => Xin_reg[1][21].ACLR
rst => Xin_reg[1][22].ACLR
rst => Xin_reg[1][23].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[2][12].ACLR
rst => Xin_reg[2][13].ACLR
rst => Xin_reg[2][14].ACLR
rst => Xin_reg[2][15].ACLR
rst => Xin_reg[2][16].ACLR
rst => Xin_reg[2][17].ACLR
rst => Xin_reg[2][18].ACLR
rst => Xin_reg[2][19].ACLR
rst => Xin_reg[2][20].ACLR
rst => Xin_reg[2][21].ACLR
rst => Xin_reg[2][22].ACLR
rst => Xin_reg[2][23].ACLR
rst => coe_mul_cnt[0].ACLR
rst => coe_mul_cnt[1].ACLR
rst => coe_mul_cnt[2].ACLR
rst => clk240k_cnt[0].ACLR
rst => clk240k_cnt[1].ACLR
rst => clk240k_cnt[2].ACLR
rst => zero_mult_reg[0][0].ACLR
rst => zero_mult_reg[0][1].ACLR
rst => zero_mult_reg[0][2].ACLR
rst => zero_mult_reg[0][3].ACLR
rst => zero_mult_reg[0][4].ACLR
rst => zero_mult_reg[0][5].ACLR
rst => zero_mult_reg[0][6].ACLR
rst => zero_mult_reg[0][7].ACLR
rst => zero_mult_reg[0][8].ACLR
rst => zero_mult_reg[0][9].ACLR
rst => zero_mult_reg[0][10].ACLR
rst => zero_mult_reg[0][11].ACLR
rst => zero_mult_reg[0][12].ACLR
rst => zero_mult_reg[0][13].ACLR
rst => zero_mult_reg[0][14].ACLR
rst => zero_mult_reg[0][15].ACLR
rst => zero_mult_reg[0][16].ACLR
rst => zero_mult_reg[0][17].ACLR
rst => zero_mult_reg[0][18].ACLR
rst => zero_mult_reg[0][19].ACLR
rst => zero_mult_reg[0][20].ACLR
rst => zero_mult_reg[0][21].ACLR
rst => zero_mult_reg[0][22].ACLR
rst => zero_mult_reg[0][23].ACLR
rst => zero_mult_reg[0][24].ACLR
rst => zero_mult_reg[0][25].ACLR
rst => zero_mult_reg[0][26].ACLR
rst => zero_mult_reg[0][27].ACLR
rst => zero_mult_reg[0][28].ACLR
rst => zero_mult_reg[0][29].ACLR
rst => zero_mult_reg[0][30].ACLR
rst => zero_mult_reg[0][31].ACLR
rst => zero_mult_reg[0][32].ACLR
rst => zero_mult_reg[0][33].ACLR
rst => zero_mult_reg[0][34].ACLR
rst => zero_mult_reg[0][35].ACLR
rst => zero_mult_reg[0][36].ACLR
rst => zero_mult_reg[0][37].ACLR
rst => zero_mult_reg[0][38].ACLR
rst => zero_mult_reg[0][39].ACLR
rst => zero_mult_reg[0][40].ACLR
rst => zero_mult_reg[1][0].ACLR
rst => zero_mult_reg[1][1].ACLR
rst => zero_mult_reg[1][2].ACLR
rst => zero_mult_reg[1][3].ACLR
rst => zero_mult_reg[1][4].ACLR
rst => zero_mult_reg[1][5].ACLR
rst => zero_mult_reg[1][6].ACLR
rst => zero_mult_reg[1][7].ACLR
rst => zero_mult_reg[1][8].ACLR
rst => zero_mult_reg[1][9].ACLR
rst => zero_mult_reg[1][10].ACLR
rst => zero_mult_reg[1][11].ACLR
rst => zero_mult_reg[1][12].ACLR
rst => zero_mult_reg[1][13].ACLR
rst => zero_mult_reg[1][14].ACLR
rst => zero_mult_reg[1][15].ACLR
rst => zero_mult_reg[1][16].ACLR
rst => zero_mult_reg[1][17].ACLR
rst => zero_mult_reg[1][18].ACLR
rst => zero_mult_reg[1][19].ACLR
rst => zero_mult_reg[1][20].ACLR
rst => zero_mult_reg[1][21].ACLR
rst => zero_mult_reg[1][22].ACLR
rst => zero_mult_reg[1][23].ACLR
rst => zero_mult_reg[1][24].ACLR
rst => zero_mult_reg[1][25].ACLR
rst => zero_mult_reg[1][26].ACLR
rst => zero_mult_reg[1][27].ACLR
rst => zero_mult_reg[1][28].ACLR
rst => zero_mult_reg[1][29].ACLR
rst => zero_mult_reg[1][30].ACLR
rst => zero_mult_reg[1][31].ACLR
rst => zero_mult_reg[1][32].ACLR
rst => zero_mult_reg[1][33].ACLR
rst => zero_mult_reg[1][34].ACLR
rst => zero_mult_reg[1][35].ACLR
rst => zero_mult_reg[1][36].ACLR
rst => zero_mult_reg[1][37].ACLR
rst => zero_mult_reg[1][38].ACLR
rst => zero_mult_reg[1][39].ACLR
rst => zero_mult_reg[1][40].ACLR
rst => zero_mult_reg[2][0].ACLR
rst => zero_mult_reg[2][1].ACLR
rst => zero_mult_reg[2][2].ACLR
rst => zero_mult_reg[2][3].ACLR
rst => zero_mult_reg[2][4].ACLR
rst => zero_mult_reg[2][5].ACLR
rst => zero_mult_reg[2][6].ACLR
rst => zero_mult_reg[2][7].ACLR
rst => zero_mult_reg[2][8].ACLR
rst => zero_mult_reg[2][9].ACLR
rst => zero_mult_reg[2][10].ACLR
rst => zero_mult_reg[2][11].ACLR
rst => zero_mult_reg[2][12].ACLR
rst => zero_mult_reg[2][13].ACLR
rst => zero_mult_reg[2][14].ACLR
rst => zero_mult_reg[2][15].ACLR
rst => zero_mult_reg[2][16].ACLR
rst => zero_mult_reg[2][17].ACLR
rst => zero_mult_reg[2][18].ACLR
rst => zero_mult_reg[2][19].ACLR
rst => zero_mult_reg[2][20].ACLR
rst => zero_mult_reg[2][21].ACLR
rst => zero_mult_reg[2][22].ACLR
rst => zero_mult_reg[2][23].ACLR
rst => zero_mult_reg[2][24].ACLR
rst => zero_mult_reg[2][25].ACLR
rst => zero_mult_reg[2][26].ACLR
rst => zero_mult_reg[2][27].ACLR
rst => zero_mult_reg[2][28].ACLR
rst => zero_mult_reg[2][29].ACLR
rst => zero_mult_reg[2][30].ACLR
rst => zero_mult_reg[2][31].ACLR
rst => zero_mult_reg[2][32].ACLR
rst => zero_mult_reg[2][33].ACLR
rst => zero_mult_reg[2][34].ACLR
rst => zero_mult_reg[2][35].ACLR
rst => zero_mult_reg[2][36].ACLR
rst => zero_mult_reg[2][37].ACLR
rst => zero_mult_reg[2][38].ACLR
rst => zero_mult_reg[2][39].ACLR
rst => zero_mult_reg[2][40].ACLR
rst => Xout[0].ACLR
rst => Xout[1].ACLR
rst => Xout[2].ACLR
rst => Xout[3].ACLR
rst => Xout[4].ACLR
rst => Xout[5].ACLR
rst => Xout[6].ACLR
rst => Xout[7].ACLR
rst => Xout[8].ACLR
rst => Xout[9].ACLR
rst => Xout[10].ACLR
rst => Xout[11].ACLR
rst => Xout[12].ACLR
rst => Xout[13].ACLR
rst => Xout[14].ACLR
rst => Xout[15].ACLR
rst => Xout[16].ACLR
rst => Xout[17].ACLR
rst => Xout[18].ACLR
rst => Xout[19].ACLR
rst => Xout[20].ACLR
rst => Xout[21].ACLR
rst => Xout[22].ACLR
rst => Xout[23].ACLR
rst => Xout[24].ACLR
rst => Xout[25].ACLR
rst => Xout[26].ACLR
rst => Xout[27].ACLR
rst => Xout[28].ACLR
rst => Xout[29].ACLR
rst => Xout[30].ACLR
rst => Xout[31].ACLR
rst => Xout[32].ACLR
rst => Xout[33].ACLR
rst => Xout[34].ACLR
rst => Xout[35].ACLR
rst => Xout[36].ACLR
rst => Xout[37].ACLR
rst => Xout[38].ACLR
rst => Xout[39].ACLR
rst => Xout[40].ACLR
rst => Xout[41].ACLR
rst => Xout[42].ACLR
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[0][12].ACLR
rst => Yin_reg[0][13].ACLR
rst => Yin_reg[0][14].ACLR
rst => Yin_reg[0][15].ACLR
rst => Yin_reg[0][16].ACLR
rst => Yin_reg[0][17].ACLR
rst => Yin_reg[0][18].ACLR
rst => Yin_reg[0][19].ACLR
rst => Yin_reg[0][20].ACLR
rst => Yin_reg[0][21].ACLR
rst => Yin_reg[0][22].ACLR
rst => Yin_reg[0][23].ACLR
rst => Yin_reg[0][24].ACLR
rst => Yin_reg[0][25].ACLR
rst => Yin_reg[0][26].ACLR
rst => Yin_reg[0][27].ACLR
rst => Yin_reg[0][28].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[1][12].ACLR
rst => Yin_reg[1][13].ACLR
rst => Yin_reg[1][14].ACLR
rst => Yin_reg[1][15].ACLR
rst => Yin_reg[1][16].ACLR
rst => Yin_reg[1][17].ACLR
rst => Yin_reg[1][18].ACLR
rst => Yin_reg[1][19].ACLR
rst => Yin_reg[1][20].ACLR
rst => Yin_reg[1][21].ACLR
rst => Yin_reg[1][22].ACLR
rst => Yin_reg[1][23].ACLR
rst => Yin_reg[1][24].ACLR
rst => Yin_reg[1][25].ACLR
rst => Yin_reg[1][26].ACLR
rst => Yin_reg[1][27].ACLR
rst => Yin_reg[1][28].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[2][12].ACLR
rst => Yin_reg[2][13].ACLR
rst => Yin_reg[2][14].ACLR
rst => Yin_reg[2][15].ACLR
rst => Yin_reg[2][16].ACLR
rst => Yin_reg[2][17].ACLR
rst => Yin_reg[2][18].ACLR
rst => Yin_reg[2][19].ACLR
rst => Yin_reg[2][20].ACLR
rst => Yin_reg[2][21].ACLR
rst => Yin_reg[2][22].ACLR
rst => Yin_reg[2][23].ACLR
rst => Yin_reg[2][24].ACLR
rst => Yin_reg[2][25].ACLR
rst => Yin_reg[2][26].ACLR
rst => Yin_reg[2][27].ACLR
rst => Yin_reg[2][28].ACLR
rst => pole_mult_reg[0][0].ACLR
rst => pole_mult_reg[0][1].ACLR
rst => pole_mult_reg[0][2].ACLR
rst => pole_mult_reg[0][3].ACLR
rst => pole_mult_reg[0][4].ACLR
rst => pole_mult_reg[0][5].ACLR
rst => pole_mult_reg[0][6].ACLR
rst => pole_mult_reg[0][7].ACLR
rst => pole_mult_reg[0][8].ACLR
rst => pole_mult_reg[0][9].ACLR
rst => pole_mult_reg[0][10].ACLR
rst => pole_mult_reg[0][11].ACLR
rst => pole_mult_reg[0][12].ACLR
rst => pole_mult_reg[0][13].ACLR
rst => pole_mult_reg[0][14].ACLR
rst => pole_mult_reg[0][15].ACLR
rst => pole_mult_reg[0][16].ACLR
rst => pole_mult_reg[0][17].ACLR
rst => pole_mult_reg[0][18].ACLR
rst => pole_mult_reg[0][19].ACLR
rst => pole_mult_reg[0][20].ACLR
rst => pole_mult_reg[0][21].ACLR
rst => pole_mult_reg[0][22].ACLR
rst => pole_mult_reg[0][23].ACLR
rst => pole_mult_reg[0][24].ACLR
rst => pole_mult_reg[0][25].ACLR
rst => pole_mult_reg[0][26].ACLR
rst => pole_mult_reg[0][27].ACLR
rst => pole_mult_reg[0][28].ACLR
rst => pole_mult_reg[0][29].ACLR
rst => pole_mult_reg[0][30].ACLR
rst => pole_mult_reg[0][31].ACLR
rst => pole_mult_reg[0][32].ACLR
rst => pole_mult_reg[0][33].ACLR
rst => pole_mult_reg[0][34].ACLR
rst => pole_mult_reg[0][35].ACLR
rst => pole_mult_reg[0][36].ACLR
rst => pole_mult_reg[0][37].ACLR
rst => pole_mult_reg[0][38].ACLR
rst => pole_mult_reg[0][39].ACLR
rst => pole_mult_reg[0][40].ACLR
rst => pole_mult_reg[0][41].ACLR
rst => pole_mult_reg[0][42].ACLR
rst => pole_mult_reg[0][43].ACLR
rst => pole_mult_reg[0][44].ACLR
rst => pole_mult_reg[0][45].ACLR
rst => pole_mult_reg[1][0].ACLR
rst => pole_mult_reg[1][1].ACLR
rst => pole_mult_reg[1][2].ACLR
rst => pole_mult_reg[1][3].ACLR
rst => pole_mult_reg[1][4].ACLR
rst => pole_mult_reg[1][5].ACLR
rst => pole_mult_reg[1][6].ACLR
rst => pole_mult_reg[1][7].ACLR
rst => pole_mult_reg[1][8].ACLR
rst => pole_mult_reg[1][9].ACLR
rst => pole_mult_reg[1][10].ACLR
rst => pole_mult_reg[1][11].ACLR
rst => pole_mult_reg[1][12].ACLR
rst => pole_mult_reg[1][13].ACLR
rst => pole_mult_reg[1][14].ACLR
rst => pole_mult_reg[1][15].ACLR
rst => pole_mult_reg[1][16].ACLR
rst => pole_mult_reg[1][17].ACLR
rst => pole_mult_reg[1][18].ACLR
rst => pole_mult_reg[1][19].ACLR
rst => pole_mult_reg[1][20].ACLR
rst => pole_mult_reg[1][21].ACLR
rst => pole_mult_reg[1][22].ACLR
rst => pole_mult_reg[1][23].ACLR
rst => pole_mult_reg[1][24].ACLR
rst => pole_mult_reg[1][25].ACLR
rst => pole_mult_reg[1][26].ACLR
rst => pole_mult_reg[1][27].ACLR
rst => pole_mult_reg[1][28].ACLR
rst => pole_mult_reg[1][29].ACLR
rst => pole_mult_reg[1][30].ACLR
rst => pole_mult_reg[1][31].ACLR
rst => pole_mult_reg[1][32].ACLR
rst => pole_mult_reg[1][33].ACLR
rst => pole_mult_reg[1][34].ACLR
rst => pole_mult_reg[1][35].ACLR
rst => pole_mult_reg[1][36].ACLR
rst => pole_mult_reg[1][37].ACLR
rst => pole_mult_reg[1][38].ACLR
rst => pole_mult_reg[1][39].ACLR
rst => pole_mult_reg[1][40].ACLR
rst => pole_mult_reg[1][41].ACLR
rst => pole_mult_reg[1][42].ACLR
rst => pole_mult_reg[1][43].ACLR
rst => pole_mult_reg[1][44].ACLR
rst => pole_mult_reg[1][45].ACLR
rst => Yout[0].ACLR
rst => Yout[1].ACLR
rst => Yout[2].ACLR
rst => Yout[3].ACLR
rst => Yout[4].ACLR
rst => Yout[5].ACLR
rst => Yout[6].ACLR
rst => Yout[7].ACLR
rst => Yout[8].ACLR
rst => Yout[9].ACLR
rst => Yout[10].ACLR
rst => Yout[11].ACLR
rst => Yout[12].ACLR
rst => Yout[13].ACLR
rst => Yout[14].ACLR
rst => Yout[15].ACLR
rst => Yout[16].ACLR
rst => Yout[17].ACLR
rst => Yout[18].ACLR
rst => Yout[19].ACLR
rst => Yout[20].ACLR
rst => Yout[21].ACLR
rst => Yout[22].ACLR
rst => Yout[23].ACLR
rst => Yout[24].ACLR
rst => Yout[25].ACLR
rst => Yout[26].ACLR
rst => Yout[27].ACLR
rst => Yout[28].ACLR
rst => Yout[29].ACLR
rst => Yout[30].ACLR
rst => Yout[31].ACLR
rst => Yout[32].ACLR
rst => Yout[33].ACLR
rst => Yout[34].ACLR
rst => Yout[35].ACLR
rst => Yout[36].ACLR
rst => Yout[37].ACLR
rst => Yout[38].ACLR
rst => Yout[39].ACLR
rst => Yout[40].ACLR
rst => Yout[41].ACLR
rst => Yout[42].ACLR
rst => Yout[43].ACLR
rst => Yout[44].ACLR
rst => Yout[45].ACLR
rst => Yout[46].ACLR
rst => Yout[47].ACLR
clk_40k => Yin_reg[0][0].CLK
clk_40k => Yin_reg[0][1].CLK
clk_40k => Yin_reg[0][2].CLK
clk_40k => Yin_reg[0][3].CLK
clk_40k => Yin_reg[0][4].CLK
clk_40k => Yin_reg[0][5].CLK
clk_40k => Yin_reg[0][6].CLK
clk_40k => Yin_reg[0][7].CLK
clk_40k => Yin_reg[0][8].CLK
clk_40k => Yin_reg[0][9].CLK
clk_40k => Yin_reg[0][10].CLK
clk_40k => Yin_reg[0][11].CLK
clk_40k => Yin_reg[0][12].CLK
clk_40k => Yin_reg[0][13].CLK
clk_40k => Yin_reg[0][14].CLK
clk_40k => Yin_reg[0][15].CLK
clk_40k => Yin_reg[0][16].CLK
clk_40k => Yin_reg[0][17].CLK
clk_40k => Yin_reg[0][18].CLK
clk_40k => Yin_reg[0][19].CLK
clk_40k => Yin_reg[0][20].CLK
clk_40k => Yin_reg[0][21].CLK
clk_40k => Yin_reg[0][22].CLK
clk_40k => Yin_reg[0][23].CLK
clk_40k => Yin_reg[0][24].CLK
clk_40k => Yin_reg[0][25].CLK
clk_40k => Yin_reg[0][26].CLK
clk_40k => Yin_reg[0][27].CLK
clk_40k => Yin_reg[0][28].CLK
clk_40k => Yin_reg[1][0].CLK
clk_40k => Yin_reg[1][1].CLK
clk_40k => Yin_reg[1][2].CLK
clk_40k => Yin_reg[1][3].CLK
clk_40k => Yin_reg[1][4].CLK
clk_40k => Yin_reg[1][5].CLK
clk_40k => Yin_reg[1][6].CLK
clk_40k => Yin_reg[1][7].CLK
clk_40k => Yin_reg[1][8].CLK
clk_40k => Yin_reg[1][9].CLK
clk_40k => Yin_reg[1][10].CLK
clk_40k => Yin_reg[1][11].CLK
clk_40k => Yin_reg[1][12].CLK
clk_40k => Yin_reg[1][13].CLK
clk_40k => Yin_reg[1][14].CLK
clk_40k => Yin_reg[1][15].CLK
clk_40k => Yin_reg[1][16].CLK
clk_40k => Yin_reg[1][17].CLK
clk_40k => Yin_reg[1][18].CLK
clk_40k => Yin_reg[1][19].CLK
clk_40k => Yin_reg[1][20].CLK
clk_40k => Yin_reg[1][21].CLK
clk_40k => Yin_reg[1][22].CLK
clk_40k => Yin_reg[1][23].CLK
clk_40k => Yin_reg[1][24].CLK
clk_40k => Yin_reg[1][25].CLK
clk_40k => Yin_reg[1][26].CLK
clk_40k => Yin_reg[1][27].CLK
clk_40k => Yin_reg[1][28].CLK
clk_40k => Yin_reg[2][0].CLK
clk_40k => Yin_reg[2][1].CLK
clk_40k => Yin_reg[2][2].CLK
clk_40k => Yin_reg[2][3].CLK
clk_40k => Yin_reg[2][4].CLK
clk_40k => Yin_reg[2][5].CLK
clk_40k => Yin_reg[2][6].CLK
clk_40k => Yin_reg[2][7].CLK
clk_40k => Yin_reg[2][8].CLK
clk_40k => Yin_reg[2][9].CLK
clk_40k => Yin_reg[2][10].CLK
clk_40k => Yin_reg[2][11].CLK
clk_40k => Yin_reg[2][12].CLK
clk_40k => Yin_reg[2][13].CLK
clk_40k => Yin_reg[2][14].CLK
clk_40k => Yin_reg[2][15].CLK
clk_40k => Yin_reg[2][16].CLK
clk_40k => Yin_reg[2][17].CLK
clk_40k => Yin_reg[2][18].CLK
clk_40k => Yin_reg[2][19].CLK
clk_40k => Yin_reg[2][20].CLK
clk_40k => Yin_reg[2][21].CLK
clk_40k => Yin_reg[2][22].CLK
clk_40k => Yin_reg[2][23].CLK
clk_40k => Yin_reg[2][24].CLK
clk_40k => Yin_reg[2][25].CLK
clk_40k => Yin_reg[2][26].CLK
clk_40k => Yin_reg[2][27].CLK
clk_40k => Yin_reg[2][28].CLK
clk_40k => Xin_reg[0][0].CLK
clk_40k => Xin_reg[0][1].CLK
clk_40k => Xin_reg[0][2].CLK
clk_40k => Xin_reg[0][3].CLK
clk_40k => Xin_reg[0][4].CLK
clk_40k => Xin_reg[0][5].CLK
clk_40k => Xin_reg[0][6].CLK
clk_40k => Xin_reg[0][7].CLK
clk_40k => Xin_reg[0][8].CLK
clk_40k => Xin_reg[0][9].CLK
clk_40k => Xin_reg[0][10].CLK
clk_40k => Xin_reg[0][11].CLK
clk_40k => Xin_reg[0][12].CLK
clk_40k => Xin_reg[0][13].CLK
clk_40k => Xin_reg[0][14].CLK
clk_40k => Xin_reg[0][15].CLK
clk_40k => Xin_reg[0][16].CLK
clk_40k => Xin_reg[0][17].CLK
clk_40k => Xin_reg[0][18].CLK
clk_40k => Xin_reg[0][19].CLK
clk_40k => Xin_reg[0][20].CLK
clk_40k => Xin_reg[0][21].CLK
clk_40k => Xin_reg[0][22].CLK
clk_40k => Xin_reg[0][23].CLK
clk_40k => Xin_reg[1][0].CLK
clk_40k => Xin_reg[1][1].CLK
clk_40k => Xin_reg[1][2].CLK
clk_40k => Xin_reg[1][3].CLK
clk_40k => Xin_reg[1][4].CLK
clk_40k => Xin_reg[1][5].CLK
clk_40k => Xin_reg[1][6].CLK
clk_40k => Xin_reg[1][7].CLK
clk_40k => Xin_reg[1][8].CLK
clk_40k => Xin_reg[1][9].CLK
clk_40k => Xin_reg[1][10].CLK
clk_40k => Xin_reg[1][11].CLK
clk_40k => Xin_reg[1][12].CLK
clk_40k => Xin_reg[1][13].CLK
clk_40k => Xin_reg[1][14].CLK
clk_40k => Xin_reg[1][15].CLK
clk_40k => Xin_reg[1][16].CLK
clk_40k => Xin_reg[1][17].CLK
clk_40k => Xin_reg[1][18].CLK
clk_40k => Xin_reg[1][19].CLK
clk_40k => Xin_reg[1][20].CLK
clk_40k => Xin_reg[1][21].CLK
clk_40k => Xin_reg[1][22].CLK
clk_40k => Xin_reg[1][23].CLK
clk_40k => Xin_reg[2][0].CLK
clk_40k => Xin_reg[2][1].CLK
clk_40k => Xin_reg[2][2].CLK
clk_40k => Xin_reg[2][3].CLK
clk_40k => Xin_reg[2][4].CLK
clk_40k => Xin_reg[2][5].CLK
clk_40k => Xin_reg[2][6].CLK
clk_40k => Xin_reg[2][7].CLK
clk_40k => Xin_reg[2][8].CLK
clk_40k => Xin_reg[2][9].CLK
clk_40k => Xin_reg[2][10].CLK
clk_40k => Xin_reg[2][11].CLK
clk_40k => Xin_reg[2][12].CLK
clk_40k => Xin_reg[2][13].CLK
clk_40k => Xin_reg[2][14].CLK
clk_40k => Xin_reg[2][15].CLK
clk_40k => Xin_reg[2][16].CLK
clk_40k => Xin_reg[2][17].CLK
clk_40k => Xin_reg[2][18].CLK
clk_40k => Xin_reg[2][19].CLK
clk_40k => Xin_reg[2][20].CLK
clk_40k => Xin_reg[2][21].CLK
clk_40k => Xin_reg[2][22].CLK
clk_40k => Xin_reg[2][23].CLK
clk_40k => coe_ful_cnt[0].CLK
clk_40k => coe_ful_cnt[1].CLK
clk_40k => coe_ful_cnt[2].CLK
clk_40k => coe_buf[5][0].CLK
clk_40k => coe_buf[5][1].CLK
clk_40k => coe_buf[5][2].CLK
clk_40k => coe_buf[5][3].CLK
clk_40k => coe_buf[5][4].CLK
clk_40k => coe_buf[5][5].CLK
clk_40k => coe_buf[5][6].CLK
clk_40k => coe_buf[5][7].CLK
clk_40k => coe_buf[5][8].CLK
clk_40k => coe_buf[5][9].CLK
clk_40k => coe_buf[5][10].CLK
clk_40k => coe_buf[5][11].CLK
clk_40k => coe_buf[5][12].CLK
clk_40k => coe_buf[5][13].CLK
clk_40k => coe_buf[5][14].CLK
clk_40k => coe_buf[5][15].CLK
clk_40k => coe_buf[5][16].CLK
clk_40k => coe_buf[4][0].CLK
clk_40k => coe_buf[4][1].CLK
clk_40k => coe_buf[4][2].CLK
clk_40k => coe_buf[4][3].CLK
clk_40k => coe_buf[4][4].CLK
clk_40k => coe_buf[4][5].CLK
clk_40k => coe_buf[4][6].CLK
clk_40k => coe_buf[4][7].CLK
clk_40k => coe_buf[4][8].CLK
clk_40k => coe_buf[4][9].CLK
clk_40k => coe_buf[4][10].CLK
clk_40k => coe_buf[4][11].CLK
clk_40k => coe_buf[4][12].CLK
clk_40k => coe_buf[4][13].CLK
clk_40k => coe_buf[4][14].CLK
clk_40k => coe_buf[4][15].CLK
clk_40k => coe_buf[4][16].CLK
clk_40k => coe_buf[3][0].CLK
clk_40k => coe_buf[3][1].CLK
clk_40k => coe_buf[3][2].CLK
clk_40k => coe_buf[3][3].CLK
clk_40k => coe_buf[3][4].CLK
clk_40k => coe_buf[3][5].CLK
clk_40k => coe_buf[3][6].CLK
clk_40k => coe_buf[3][7].CLK
clk_40k => coe_buf[3][8].CLK
clk_40k => coe_buf[3][9].CLK
clk_40k => coe_buf[3][10].CLK
clk_40k => coe_buf[3][11].CLK
clk_40k => coe_buf[3][12].CLK
clk_40k => coe_buf[3][13].CLK
clk_40k => coe_buf[3][14].CLK
clk_40k => coe_buf[3][15].CLK
clk_40k => coe_buf[3][16].CLK
clk_40k => coe_buf[2][0].CLK
clk_40k => coe_buf[2][1].CLK
clk_40k => coe_buf[2][2].CLK
clk_40k => coe_buf[2][3].CLK
clk_40k => coe_buf[2][4].CLK
clk_40k => coe_buf[2][5].CLK
clk_40k => coe_buf[2][6].CLK
clk_40k => coe_buf[2][7].CLK
clk_40k => coe_buf[2][8].CLK
clk_40k => coe_buf[2][9].CLK
clk_40k => coe_buf[2][10].CLK
clk_40k => coe_buf[2][11].CLK
clk_40k => coe_buf[2][12].CLK
clk_40k => coe_buf[2][13].CLK
clk_40k => coe_buf[2][14].CLK
clk_40k => coe_buf[2][15].CLK
clk_40k => coe_buf[2][16].CLK
clk_40k => coe_buf[1][0].CLK
clk_40k => coe_buf[1][1].CLK
clk_40k => coe_buf[1][2].CLK
clk_40k => coe_buf[1][3].CLK
clk_40k => coe_buf[1][4].CLK
clk_40k => coe_buf[1][5].CLK
clk_40k => coe_buf[1][6].CLK
clk_40k => coe_buf[1][7].CLK
clk_40k => coe_buf[1][8].CLK
clk_40k => coe_buf[1][9].CLK
clk_40k => coe_buf[1][10].CLK
clk_40k => coe_buf[1][11].CLK
clk_40k => coe_buf[1][12].CLK
clk_40k => coe_buf[1][13].CLK
clk_40k => coe_buf[1][14].CLK
clk_40k => coe_buf[1][15].CLK
clk_40k => coe_buf[1][16].CLK
clk_40k => coe_buf[0][0].CLK
clk_40k => coe_buf[0][1].CLK
clk_40k => coe_buf[0][2].CLK
clk_40k => coe_buf[0][3].CLK
clk_40k => coe_buf[0][4].CLK
clk_40k => coe_buf[0][5].CLK
clk_40k => coe_buf[0][6].CLK
clk_40k => coe_buf[0][7].CLK
clk_40k => coe_buf[0][8].CLK
clk_40k => coe_buf[0][9].CLK
clk_40k => coe_buf[0][10].CLK
clk_40k => coe_buf[0][11].CLK
clk_40k => coe_buf[0][12].CLK
clk_40k => coe_buf[0][13].CLK
clk_40k => coe_buf[0][14].CLK
clk_40k => coe_buf[0][15].CLK
clk_40k => coe_buf[0][16].CLK
clk_40k => coe_reg[5][0].CLK
clk_40k => coe_reg[5][1].CLK
clk_40k => coe_reg[5][2].CLK
clk_40k => coe_reg[5][3].CLK
clk_40k => coe_reg[5][4].CLK
clk_40k => coe_reg[5][5].CLK
clk_40k => coe_reg[5][6].CLK
clk_40k => coe_reg[5][7].CLK
clk_40k => coe_reg[5][8].CLK
clk_40k => coe_reg[5][9].CLK
clk_40k => coe_reg[5][10].CLK
clk_40k => coe_reg[5][11].CLK
clk_40k => coe_reg[5][12].CLK
clk_40k => coe_reg[5][13].CLK
clk_40k => coe_reg[5][14].CLK
clk_40k => coe_reg[5][15].CLK
clk_40k => coe_reg[5][16].CLK
clk_40k => coe_reg[4][0].CLK
clk_40k => coe_reg[4][1].CLK
clk_40k => coe_reg[4][2].CLK
clk_40k => coe_reg[4][3].CLK
clk_40k => coe_reg[4][4].CLK
clk_40k => coe_reg[4][5].CLK
clk_40k => coe_reg[4][6].CLK
clk_40k => coe_reg[4][7].CLK
clk_40k => coe_reg[4][8].CLK
clk_40k => coe_reg[4][9].CLK
clk_40k => coe_reg[4][10].CLK
clk_40k => coe_reg[4][11].CLK
clk_40k => coe_reg[4][12].CLK
clk_40k => coe_reg[4][13].CLK
clk_40k => coe_reg[4][14].CLK
clk_40k => coe_reg[4][15].CLK
clk_40k => coe_reg[4][16].CLK
clk_40k => coe_reg[3][0].CLK
clk_40k => coe_reg[3][1].CLK
clk_40k => coe_reg[3][2].CLK
clk_40k => coe_reg[3][3].CLK
clk_40k => coe_reg[3][4].CLK
clk_40k => coe_reg[3][5].CLK
clk_40k => coe_reg[3][6].CLK
clk_40k => coe_reg[3][7].CLK
clk_40k => coe_reg[3][8].CLK
clk_40k => coe_reg[3][9].CLK
clk_40k => coe_reg[3][10].CLK
clk_40k => coe_reg[3][11].CLK
clk_40k => coe_reg[3][12].CLK
clk_40k => coe_reg[3][13].CLK
clk_40k => coe_reg[3][14].CLK
clk_40k => coe_reg[3][15].CLK
clk_40k => coe_reg[3][16].CLK
clk_40k => coe_reg[2][0].CLK
clk_40k => coe_reg[2][1].CLK
clk_40k => coe_reg[2][2].CLK
clk_40k => coe_reg[2][3].CLK
clk_40k => coe_reg[2][4].CLK
clk_40k => coe_reg[2][5].CLK
clk_40k => coe_reg[2][6].CLK
clk_40k => coe_reg[2][7].CLK
clk_40k => coe_reg[2][8].CLK
clk_40k => coe_reg[2][9].CLK
clk_40k => coe_reg[2][10].CLK
clk_40k => coe_reg[2][11].CLK
clk_40k => coe_reg[2][12].CLK
clk_40k => coe_reg[2][13].CLK
clk_40k => coe_reg[2][14].CLK
clk_40k => coe_reg[2][15].CLK
clk_40k => coe_reg[2][16].CLK
clk_40k => coe_reg[1][0].CLK
clk_40k => coe_reg[1][1].CLK
clk_40k => coe_reg[1][2].CLK
clk_40k => coe_reg[1][3].CLK
clk_40k => coe_reg[1][4].CLK
clk_40k => coe_reg[1][5].CLK
clk_40k => coe_reg[1][6].CLK
clk_40k => coe_reg[1][7].CLK
clk_40k => coe_reg[1][8].CLK
clk_40k => coe_reg[1][9].CLK
clk_40k => coe_reg[1][10].CLK
clk_40k => coe_reg[1][11].CLK
clk_40k => coe_reg[1][12].CLK
clk_40k => coe_reg[1][13].CLK
clk_40k => coe_reg[1][14].CLK
clk_40k => coe_reg[1][15].CLK
clk_40k => coe_reg[1][16].CLK
clk_40k => coe_reg[0][0].CLK
clk_40k => coe_reg[0][1].CLK
clk_40k => coe_reg[0][2].CLK
clk_40k => coe_reg[0][3].CLK
clk_40k => coe_reg[0][4].CLK
clk_40k => coe_reg[0][5].CLK
clk_40k => coe_reg[0][6].CLK
clk_40k => coe_reg[0][7].CLK
clk_40k => coe_reg[0][8].CLK
clk_40k => coe_reg[0][9].CLK
clk_40k => coe_reg[0][10].CLK
clk_40k => coe_reg[0][11].CLK
clk_40k => coe_reg[0][12].CLK
clk_40k => coe_reg[0][13].CLK
clk_40k => coe_reg[0][14].CLK
clk_40k => coe_reg[0][15].CLK
clk_40k => coe_reg[0][16].CLK
clk_40k => coe_en_delay1.CLK
clk_240k => Dout_buf[0].CLK
clk_240k => Dout_buf[1].CLK
clk_240k => Dout_buf[2].CLK
clk_240k => Dout_buf[3].CLK
clk_240k => Dout_buf[4].CLK
clk_240k => Dout_buf[5].CLK
clk_240k => Dout_buf[6].CLK
clk_240k => Dout_buf[7].CLK
clk_240k => Dout_buf[8].CLK
clk_240k => Dout_buf[9].CLK
clk_240k => Dout_buf[10].CLK
clk_240k => Dout_buf[11].CLK
clk_240k => Dout_buf[12].CLK
clk_240k => Dout_buf[13].CLK
clk_240k => Dout_buf[14].CLK
clk_240k => Dout_buf[15].CLK
clk_240k => Dout_buf[16].CLK
clk_240k => Dout_buf[17].CLK
clk_240k => Dout_buf[18].CLK
clk_240k => Dout_buf[19].CLK
clk_240k => Dout_buf[20].CLK
clk_240k => Dout_buf[21].CLK
clk_240k => Dout_buf[22].CLK
clk_240k => Dout_buf[23].CLK
clk_240k => Dout_buf[24].CLK
clk_240k => Dout_buf[25].CLK
clk_240k => Dout_buf[26].CLK
clk_240k => Dout_buf[27].CLK
clk_240k => Dout_buf[28].CLK
clk_240k => Yout[0].CLK
clk_240k => Yout[1].CLK
clk_240k => Yout[2].CLK
clk_240k => Yout[3].CLK
clk_240k => Yout[4].CLK
clk_240k => Yout[5].CLK
clk_240k => Yout[6].CLK
clk_240k => Yout[7].CLK
clk_240k => Yout[8].CLK
clk_240k => Yout[9].CLK
clk_240k => Yout[10].CLK
clk_240k => Yout[11].CLK
clk_240k => Yout[12].CLK
clk_240k => Yout[13].CLK
clk_240k => Yout[14].CLK
clk_240k => Yout[15].CLK
clk_240k => Yout[16].CLK
clk_240k => Yout[17].CLK
clk_240k => Yout[18].CLK
clk_240k => Yout[19].CLK
clk_240k => Yout[20].CLK
clk_240k => Yout[21].CLK
clk_240k => Yout[22].CLK
clk_240k => Yout[23].CLK
clk_240k => Yout[24].CLK
clk_240k => Yout[25].CLK
clk_240k => Yout[26].CLK
clk_240k => Yout[27].CLK
clk_240k => Yout[28].CLK
clk_240k => Yout[29].CLK
clk_240k => Yout[30].CLK
clk_240k => Yout[31].CLK
clk_240k => Yout[32].CLK
clk_240k => Yout[33].CLK
clk_240k => Yout[34].CLK
clk_240k => Yout[35].CLK
clk_240k => Yout[36].CLK
clk_240k => Yout[37].CLK
clk_240k => Yout[38].CLK
clk_240k => Yout[39].CLK
clk_240k => Yout[40].CLK
clk_240k => Yout[41].CLK
clk_240k => Yout[42].CLK
clk_240k => Yout[43].CLK
clk_240k => Yout[44].CLK
clk_240k => Yout[45].CLK
clk_240k => Yout[46].CLK
clk_240k => Yout[47].CLK
clk_240k => pole_mult_reg[0][0].CLK
clk_240k => pole_mult_reg[0][1].CLK
clk_240k => pole_mult_reg[0][2].CLK
clk_240k => pole_mult_reg[0][3].CLK
clk_240k => pole_mult_reg[0][4].CLK
clk_240k => pole_mult_reg[0][5].CLK
clk_240k => pole_mult_reg[0][6].CLK
clk_240k => pole_mult_reg[0][7].CLK
clk_240k => pole_mult_reg[0][8].CLK
clk_240k => pole_mult_reg[0][9].CLK
clk_240k => pole_mult_reg[0][10].CLK
clk_240k => pole_mult_reg[0][11].CLK
clk_240k => pole_mult_reg[0][12].CLK
clk_240k => pole_mult_reg[0][13].CLK
clk_240k => pole_mult_reg[0][14].CLK
clk_240k => pole_mult_reg[0][15].CLK
clk_240k => pole_mult_reg[0][16].CLK
clk_240k => pole_mult_reg[0][17].CLK
clk_240k => pole_mult_reg[0][18].CLK
clk_240k => pole_mult_reg[0][19].CLK
clk_240k => pole_mult_reg[0][20].CLK
clk_240k => pole_mult_reg[0][21].CLK
clk_240k => pole_mult_reg[0][22].CLK
clk_240k => pole_mult_reg[0][23].CLK
clk_240k => pole_mult_reg[0][24].CLK
clk_240k => pole_mult_reg[0][25].CLK
clk_240k => pole_mult_reg[0][26].CLK
clk_240k => pole_mult_reg[0][27].CLK
clk_240k => pole_mult_reg[0][28].CLK
clk_240k => pole_mult_reg[0][29].CLK
clk_240k => pole_mult_reg[0][30].CLK
clk_240k => pole_mult_reg[0][31].CLK
clk_240k => pole_mult_reg[0][32].CLK
clk_240k => pole_mult_reg[0][33].CLK
clk_240k => pole_mult_reg[0][34].CLK
clk_240k => pole_mult_reg[0][35].CLK
clk_240k => pole_mult_reg[0][36].CLK
clk_240k => pole_mult_reg[0][37].CLK
clk_240k => pole_mult_reg[0][38].CLK
clk_240k => pole_mult_reg[0][39].CLK
clk_240k => pole_mult_reg[0][40].CLK
clk_240k => pole_mult_reg[0][41].CLK
clk_240k => pole_mult_reg[0][42].CLK
clk_240k => pole_mult_reg[0][43].CLK
clk_240k => pole_mult_reg[0][44].CLK
clk_240k => pole_mult_reg[0][45].CLK
clk_240k => pole_mult_reg[1][0].CLK
clk_240k => pole_mult_reg[1][1].CLK
clk_240k => pole_mult_reg[1][2].CLK
clk_240k => pole_mult_reg[1][3].CLK
clk_240k => pole_mult_reg[1][4].CLK
clk_240k => pole_mult_reg[1][5].CLK
clk_240k => pole_mult_reg[1][6].CLK
clk_240k => pole_mult_reg[1][7].CLK
clk_240k => pole_mult_reg[1][8].CLK
clk_240k => pole_mult_reg[1][9].CLK
clk_240k => pole_mult_reg[1][10].CLK
clk_240k => pole_mult_reg[1][11].CLK
clk_240k => pole_mult_reg[1][12].CLK
clk_240k => pole_mult_reg[1][13].CLK
clk_240k => pole_mult_reg[1][14].CLK
clk_240k => pole_mult_reg[1][15].CLK
clk_240k => pole_mult_reg[1][16].CLK
clk_240k => pole_mult_reg[1][17].CLK
clk_240k => pole_mult_reg[1][18].CLK
clk_240k => pole_mult_reg[1][19].CLK
clk_240k => pole_mult_reg[1][20].CLK
clk_240k => pole_mult_reg[1][21].CLK
clk_240k => pole_mult_reg[1][22].CLK
clk_240k => pole_mult_reg[1][23].CLK
clk_240k => pole_mult_reg[1][24].CLK
clk_240k => pole_mult_reg[1][25].CLK
clk_240k => pole_mult_reg[1][26].CLK
clk_240k => pole_mult_reg[1][27].CLK
clk_240k => pole_mult_reg[1][28].CLK
clk_240k => pole_mult_reg[1][29].CLK
clk_240k => pole_mult_reg[1][30].CLK
clk_240k => pole_mult_reg[1][31].CLK
clk_240k => pole_mult_reg[1][32].CLK
clk_240k => pole_mult_reg[1][33].CLK
clk_240k => pole_mult_reg[1][34].CLK
clk_240k => pole_mult_reg[1][35].CLK
clk_240k => pole_mult_reg[1][36].CLK
clk_240k => pole_mult_reg[1][37].CLK
clk_240k => pole_mult_reg[1][38].CLK
clk_240k => pole_mult_reg[1][39].CLK
clk_240k => pole_mult_reg[1][40].CLK
clk_240k => pole_mult_reg[1][41].CLK
clk_240k => pole_mult_reg[1][42].CLK
clk_240k => pole_mult_reg[1][43].CLK
clk_240k => pole_mult_reg[1][44].CLK
clk_240k => pole_mult_reg[1][45].CLK
clk_240k => Xout[0].CLK
clk_240k => Xout[1].CLK
clk_240k => Xout[2].CLK
clk_240k => Xout[3].CLK
clk_240k => Xout[4].CLK
clk_240k => Xout[5].CLK
clk_240k => Xout[6].CLK
clk_240k => Xout[7].CLK
clk_240k => Xout[8].CLK
clk_240k => Xout[9].CLK
clk_240k => Xout[10].CLK
clk_240k => Xout[11].CLK
clk_240k => Xout[12].CLK
clk_240k => Xout[13].CLK
clk_240k => Xout[14].CLK
clk_240k => Xout[15].CLK
clk_240k => Xout[16].CLK
clk_240k => Xout[17].CLK
clk_240k => Xout[18].CLK
clk_240k => Xout[19].CLK
clk_240k => Xout[20].CLK
clk_240k => Xout[21].CLK
clk_240k => Xout[22].CLK
clk_240k => Xout[23].CLK
clk_240k => Xout[24].CLK
clk_240k => Xout[25].CLK
clk_240k => Xout[26].CLK
clk_240k => Xout[27].CLK
clk_240k => Xout[28].CLK
clk_240k => Xout[29].CLK
clk_240k => Xout[30].CLK
clk_240k => Xout[31].CLK
clk_240k => Xout[32].CLK
clk_240k => Xout[33].CLK
clk_240k => Xout[34].CLK
clk_240k => Xout[35].CLK
clk_240k => Xout[36].CLK
clk_240k => Xout[37].CLK
clk_240k => Xout[38].CLK
clk_240k => Xout[39].CLK
clk_240k => Xout[40].CLK
clk_240k => Xout[41].CLK
clk_240k => Xout[42].CLK
clk_240k => zero_mult_reg[0][0].CLK
clk_240k => zero_mult_reg[0][1].CLK
clk_240k => zero_mult_reg[0][2].CLK
clk_240k => zero_mult_reg[0][3].CLK
clk_240k => zero_mult_reg[0][4].CLK
clk_240k => zero_mult_reg[0][5].CLK
clk_240k => zero_mult_reg[0][6].CLK
clk_240k => zero_mult_reg[0][7].CLK
clk_240k => zero_mult_reg[0][8].CLK
clk_240k => zero_mult_reg[0][9].CLK
clk_240k => zero_mult_reg[0][10].CLK
clk_240k => zero_mult_reg[0][11].CLK
clk_240k => zero_mult_reg[0][12].CLK
clk_240k => zero_mult_reg[0][13].CLK
clk_240k => zero_mult_reg[0][14].CLK
clk_240k => zero_mult_reg[0][15].CLK
clk_240k => zero_mult_reg[0][16].CLK
clk_240k => zero_mult_reg[0][17].CLK
clk_240k => zero_mult_reg[0][18].CLK
clk_240k => zero_mult_reg[0][19].CLK
clk_240k => zero_mult_reg[0][20].CLK
clk_240k => zero_mult_reg[0][21].CLK
clk_240k => zero_mult_reg[0][22].CLK
clk_240k => zero_mult_reg[0][23].CLK
clk_240k => zero_mult_reg[0][24].CLK
clk_240k => zero_mult_reg[0][25].CLK
clk_240k => zero_mult_reg[0][26].CLK
clk_240k => zero_mult_reg[0][27].CLK
clk_240k => zero_mult_reg[0][28].CLK
clk_240k => zero_mult_reg[0][29].CLK
clk_240k => zero_mult_reg[0][30].CLK
clk_240k => zero_mult_reg[0][31].CLK
clk_240k => zero_mult_reg[0][32].CLK
clk_240k => zero_mult_reg[0][33].CLK
clk_240k => zero_mult_reg[0][34].CLK
clk_240k => zero_mult_reg[0][35].CLK
clk_240k => zero_mult_reg[0][36].CLK
clk_240k => zero_mult_reg[0][37].CLK
clk_240k => zero_mult_reg[0][38].CLK
clk_240k => zero_mult_reg[0][39].CLK
clk_240k => zero_mult_reg[0][40].CLK
clk_240k => zero_mult_reg[1][0].CLK
clk_240k => zero_mult_reg[1][1].CLK
clk_240k => zero_mult_reg[1][2].CLK
clk_240k => zero_mult_reg[1][3].CLK
clk_240k => zero_mult_reg[1][4].CLK
clk_240k => zero_mult_reg[1][5].CLK
clk_240k => zero_mult_reg[1][6].CLK
clk_240k => zero_mult_reg[1][7].CLK
clk_240k => zero_mult_reg[1][8].CLK
clk_240k => zero_mult_reg[1][9].CLK
clk_240k => zero_mult_reg[1][10].CLK
clk_240k => zero_mult_reg[1][11].CLK
clk_240k => zero_mult_reg[1][12].CLK
clk_240k => zero_mult_reg[1][13].CLK
clk_240k => zero_mult_reg[1][14].CLK
clk_240k => zero_mult_reg[1][15].CLK
clk_240k => zero_mult_reg[1][16].CLK
clk_240k => zero_mult_reg[1][17].CLK
clk_240k => zero_mult_reg[1][18].CLK
clk_240k => zero_mult_reg[1][19].CLK
clk_240k => zero_mult_reg[1][20].CLK
clk_240k => zero_mult_reg[1][21].CLK
clk_240k => zero_mult_reg[1][22].CLK
clk_240k => zero_mult_reg[1][23].CLK
clk_240k => zero_mult_reg[1][24].CLK
clk_240k => zero_mult_reg[1][25].CLK
clk_240k => zero_mult_reg[1][26].CLK
clk_240k => zero_mult_reg[1][27].CLK
clk_240k => zero_mult_reg[1][28].CLK
clk_240k => zero_mult_reg[1][29].CLK
clk_240k => zero_mult_reg[1][30].CLK
clk_240k => zero_mult_reg[1][31].CLK
clk_240k => zero_mult_reg[1][32].CLK
clk_240k => zero_mult_reg[1][33].CLK
clk_240k => zero_mult_reg[1][34].CLK
clk_240k => zero_mult_reg[1][35].CLK
clk_240k => zero_mult_reg[1][36].CLK
clk_240k => zero_mult_reg[1][37].CLK
clk_240k => zero_mult_reg[1][38].CLK
clk_240k => zero_mult_reg[1][39].CLK
clk_240k => zero_mult_reg[1][40].CLK
clk_240k => zero_mult_reg[2][0].CLK
clk_240k => zero_mult_reg[2][1].CLK
clk_240k => zero_mult_reg[2][2].CLK
clk_240k => zero_mult_reg[2][3].CLK
clk_240k => zero_mult_reg[2][4].CLK
clk_240k => zero_mult_reg[2][5].CLK
clk_240k => zero_mult_reg[2][6].CLK
clk_240k => zero_mult_reg[2][7].CLK
clk_240k => zero_mult_reg[2][8].CLK
clk_240k => zero_mult_reg[2][9].CLK
clk_240k => zero_mult_reg[2][10].CLK
clk_240k => zero_mult_reg[2][11].CLK
clk_240k => zero_mult_reg[2][12].CLK
clk_240k => zero_mult_reg[2][13].CLK
clk_240k => zero_mult_reg[2][14].CLK
clk_240k => zero_mult_reg[2][15].CLK
clk_240k => zero_mult_reg[2][16].CLK
clk_240k => zero_mult_reg[2][17].CLK
clk_240k => zero_mult_reg[2][18].CLK
clk_240k => zero_mult_reg[2][19].CLK
clk_240k => zero_mult_reg[2][20].CLK
clk_240k => zero_mult_reg[2][21].CLK
clk_240k => zero_mult_reg[2][22].CLK
clk_240k => zero_mult_reg[2][23].CLK
clk_240k => zero_mult_reg[2][24].CLK
clk_240k => zero_mult_reg[2][25].CLK
clk_240k => zero_mult_reg[2][26].CLK
clk_240k => zero_mult_reg[2][27].CLK
clk_240k => zero_mult_reg[2][28].CLK
clk_240k => zero_mult_reg[2][29].CLK
clk_240k => zero_mult_reg[2][30].CLK
clk_240k => zero_mult_reg[2][31].CLK
clk_240k => zero_mult_reg[2][32].CLK
clk_240k => zero_mult_reg[2][33].CLK
clk_240k => zero_mult_reg[2][34].CLK
clk_240k => zero_mult_reg[2][35].CLK
clk_240k => zero_mult_reg[2][36].CLK
clk_240k => zero_mult_reg[2][37].CLK
clk_240k => zero_mult_reg[2][38].CLK
clk_240k => zero_mult_reg[2][39].CLK
clk_240k => zero_mult_reg[2][40].CLK
clk_240k => clk240k_cnt[0].CLK
clk_240k => clk240k_cnt[1].CLK
clk_240k => clk240k_cnt[2].CLK
clk_240k => coe_mul_cnt[0].CLK
clk_240k => coe_mul_cnt[1].CLK
clk_240k => coe_mul_cnt[2].CLK
Din[0] => Xin_reg[0][0].DATAIN
Din[1] => Xin_reg[0][1].DATAIN
Din[2] => Xin_reg[0][2].DATAIN
Din[3] => Xin_reg[0][3].DATAIN
Din[4] => Xin_reg[0][4].DATAIN
Din[5] => Xin_reg[0][5].DATAIN
Din[6] => Xin_reg[0][6].DATAIN
Din[7] => Xin_reg[0][7].DATAIN
Din[8] => Xin_reg[0][8].DATAIN
Din[9] => Xin_reg[0][9].DATAIN
Din[10] => Xin_reg[0][10].DATAIN
Din[11] => Xin_reg[0][11].DATAIN
Din[12] => Xin_reg[0][12].DATAIN
Din[13] => Xin_reg[0][13].DATAIN
Din[14] => Xin_reg[0][14].DATAIN
Din[15] => Xin_reg[0][15].DATAIN
Din[16] => Xin_reg[0][16].DATAIN
Din[17] => Xin_reg[0][17].DATAIN
Din[18] => Xin_reg[0][18].DATAIN
Din[19] => Xin_reg[0][19].DATAIN
Din[20] => Xin_reg[0][20].DATAIN
Din[21] => Xin_reg[0][21].DATAIN
Din[22] => Xin_reg[0][22].DATAIN
Din[23] => Xin_reg[0][23].DATAIN
coe[0] => coe_reg[5][0].DATAIN
coe[1] => coe_reg[5][1].DATAIN
coe[2] => coe_reg[5][2].DATAIN
coe[3] => coe_reg[5][3].DATAIN
coe[4] => coe_reg[5][4].DATAIN
coe[5] => coe_reg[5][5].DATAIN
coe[6] => coe_reg[5][6].DATAIN
coe[7] => coe_reg[5][7].DATAIN
coe[8] => coe_reg[5][8].DATAIN
coe[9] => coe_reg[5][9].DATAIN
coe[10] => coe_reg[5][10].DATAIN
coe[11] => coe_reg[5][11].DATAIN
coe[12] => coe_reg[5][12].DATAIN
coe[13] => coe_reg[5][13].DATAIN
coe[14] => coe_reg[5][14].DATAIN
coe[15] => coe_reg[5][15].DATAIN
coe[16] => coe_reg[5][16].DATAIN
coe_en => coe_en_delay1.DATAIN
Dout[0] <= Dout_buf[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_buf[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_buf[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_buf[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_buf[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_buf[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_buf[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_buf[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_buf[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_buf[9].DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_buf[10].DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_buf[11].DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_buf[12].DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_buf[13].DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_buf[14].DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_buf[15].DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout_buf[16].DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout_buf[17].DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout_buf[18].DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout_buf[19].DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout_buf[20].DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout_buf[21].DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout_buf[22].DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout_buf[23].DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout_buf[24].DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout_buf[25].DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout_buf[26].DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout_buf[27].DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout_buf[28].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
dataa[16] => mult_l8n:auto_generated.dataa[16]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
datab[16] => mult_l8n:auto_generated.datab[16]
datab[17] => mult_l8n:auto_generated.datab[17]
datab[18] => mult_l8n:auto_generated.datab[18]
datab[19] => mult_l8n:auto_generated.datab[19]
datab[20] => mult_l8n:auto_generated.datab[20]
datab[21] => mult_l8n:auto_generated.datab[21]
datab[22] => mult_l8n:auto_generated.datab[22]
datab[23] => mult_l8n:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]
result[32] <= mult_l8n:auto_generated.result[32]
result[33] <= mult_l8n:auto_generated.result[33]
result[34] <= mult_l8n:auto_generated.result[34]
result[35] <= mult_l8n:auto_generated.result[35]
result[36] <= mult_l8n:auto_generated.result[36]
result[37] <= mult_l8n:auto_generated.result[37]
result[38] <= mult_l8n:auto_generated.result[38]
result[39] <= mult_l8n:auto_generated.result[39]
result[40] <= mult_l8n:auto_generated.result[40]


|au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_v8n:auto_generated.dataa[0]
dataa[1] => mult_v8n:auto_generated.dataa[1]
dataa[2] => mult_v8n:auto_generated.dataa[2]
dataa[3] => mult_v8n:auto_generated.dataa[3]
dataa[4] => mult_v8n:auto_generated.dataa[4]
dataa[5] => mult_v8n:auto_generated.dataa[5]
dataa[6] => mult_v8n:auto_generated.dataa[6]
dataa[7] => mult_v8n:auto_generated.dataa[7]
dataa[8] => mult_v8n:auto_generated.dataa[8]
dataa[9] => mult_v8n:auto_generated.dataa[9]
dataa[10] => mult_v8n:auto_generated.dataa[10]
dataa[11] => mult_v8n:auto_generated.dataa[11]
dataa[12] => mult_v8n:auto_generated.dataa[12]
dataa[13] => mult_v8n:auto_generated.dataa[13]
dataa[14] => mult_v8n:auto_generated.dataa[14]
dataa[15] => mult_v8n:auto_generated.dataa[15]
dataa[16] => mult_v8n:auto_generated.dataa[16]
datab[0] => mult_v8n:auto_generated.datab[0]
datab[1] => mult_v8n:auto_generated.datab[1]
datab[2] => mult_v8n:auto_generated.datab[2]
datab[3] => mult_v8n:auto_generated.datab[3]
datab[4] => mult_v8n:auto_generated.datab[4]
datab[5] => mult_v8n:auto_generated.datab[5]
datab[6] => mult_v8n:auto_generated.datab[6]
datab[7] => mult_v8n:auto_generated.datab[7]
datab[8] => mult_v8n:auto_generated.datab[8]
datab[9] => mult_v8n:auto_generated.datab[9]
datab[10] => mult_v8n:auto_generated.datab[10]
datab[11] => mult_v8n:auto_generated.datab[11]
datab[12] => mult_v8n:auto_generated.datab[12]
datab[13] => mult_v8n:auto_generated.datab[13]
datab[14] => mult_v8n:auto_generated.datab[14]
datab[15] => mult_v8n:auto_generated.datab[15]
datab[16] => mult_v8n:auto_generated.datab[16]
datab[17] => mult_v8n:auto_generated.datab[17]
datab[18] => mult_v8n:auto_generated.datab[18]
datab[19] => mult_v8n:auto_generated.datab[19]
datab[20] => mult_v8n:auto_generated.datab[20]
datab[21] => mult_v8n:auto_generated.datab[21]
datab[22] => mult_v8n:auto_generated.datab[22]
datab[23] => mult_v8n:auto_generated.datab[23]
datab[24] => mult_v8n:auto_generated.datab[24]
datab[25] => mult_v8n:auto_generated.datab[25]
datab[26] => mult_v8n:auto_generated.datab[26]
datab[27] => mult_v8n:auto_generated.datab[27]
datab[28] => mult_v8n:auto_generated.datab[28]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_v8n:auto_generated.result[0]
result[1] <= mult_v8n:auto_generated.result[1]
result[2] <= mult_v8n:auto_generated.result[2]
result[3] <= mult_v8n:auto_generated.result[3]
result[4] <= mult_v8n:auto_generated.result[4]
result[5] <= mult_v8n:auto_generated.result[5]
result[6] <= mult_v8n:auto_generated.result[6]
result[7] <= mult_v8n:auto_generated.result[7]
result[8] <= mult_v8n:auto_generated.result[8]
result[9] <= mult_v8n:auto_generated.result[9]
result[10] <= mult_v8n:auto_generated.result[10]
result[11] <= mult_v8n:auto_generated.result[11]
result[12] <= mult_v8n:auto_generated.result[12]
result[13] <= mult_v8n:auto_generated.result[13]
result[14] <= mult_v8n:auto_generated.result[14]
result[15] <= mult_v8n:auto_generated.result[15]
result[16] <= mult_v8n:auto_generated.result[16]
result[17] <= mult_v8n:auto_generated.result[17]
result[18] <= mult_v8n:auto_generated.result[18]
result[19] <= mult_v8n:auto_generated.result[19]
result[20] <= mult_v8n:auto_generated.result[20]
result[21] <= mult_v8n:auto_generated.result[21]
result[22] <= mult_v8n:auto_generated.result[22]
result[23] <= mult_v8n:auto_generated.result[23]
result[24] <= mult_v8n:auto_generated.result[24]
result[25] <= mult_v8n:auto_generated.result[25]
result[26] <= mult_v8n:auto_generated.result[26]
result[27] <= mult_v8n:auto_generated.result[27]
result[28] <= mult_v8n:auto_generated.result[28]
result[29] <= mult_v8n:auto_generated.result[29]
result[30] <= mult_v8n:auto_generated.result[30]
result[31] <= mult_v8n:auto_generated.result[31]
result[32] <= mult_v8n:auto_generated.result[32]
result[33] <= mult_v8n:auto_generated.result[33]
result[34] <= mult_v8n:auto_generated.result[34]
result[35] <= mult_v8n:auto_generated.result[35]
result[36] <= mult_v8n:auto_generated.result[36]
result[37] <= mult_v8n:auto_generated.result[37]
result[38] <= mult_v8n:auto_generated.result[38]
result[39] <= mult_v8n:auto_generated.result[39]
result[40] <= mult_v8n:auto_generated.result[40]
result[41] <= mult_v8n:auto_generated.result[41]
result[42] <= mult_v8n:auto_generated.result[42]
result[43] <= mult_v8n:auto_generated.result[43]
result[44] <= mult_v8n:auto_generated.result[44]
result[45] <= mult_v8n:auto_generated.result[45]


|au_filter|equalizer:equalizer_inst|iir:iir_3000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
datab[24] => mac_mult3.DATAB6
datab[25] => mac_mult3.DATAB7
datab[26] => mac_mult3.DATAB8
datab[27] => mac_mult3.DATAB9
datab[28] => mac_mult3.DATAB10
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a


|au_filter|equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tkb1:auto_generated.address_a[0]
address_a[1] => altsyncram_tkb1:auto_generated.address_a[1]
address_a[2] => altsyncram_tkb1:auto_generated.address_a[2]
address_a[3] => altsyncram_tkb1:auto_generated.address_a[3]
address_a[4] => altsyncram_tkb1:auto_generated.address_a[4]
address_a[5] => altsyncram_tkb1:auto_generated.address_a[5]
address_a[6] => altsyncram_tkb1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tkb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tkb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tkb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tkb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tkb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tkb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tkb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tkb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tkb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tkb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tkb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tkb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tkb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tkb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tkb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tkb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tkb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_tkb1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|equalizer:equalizer_inst|rom_iir_3000:rom_iir_3000_inst|altsyncram:altsyncram_component|altsyncram_tkb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|au_filter|equalizer:equalizer_inst|iir:iir_5000
rst => coe_reg[5][0].ACLR
rst => coe_reg[5][1].PRESET
rst => coe_reg[5][2].ACLR
rst => coe_reg[5][3].ACLR
rst => coe_reg[5][4].ACLR
rst => coe_reg[5][5].PRESET
rst => coe_reg[5][6].PRESET
rst => coe_reg[5][7].ACLR
rst => coe_reg[5][8].PRESET
rst => coe_reg[5][9].ACLR
rst => coe_reg[5][10].PRESET
rst => coe_reg[5][11].ACLR
rst => coe_reg[5][12].PRESET
rst => coe_reg[5][13].PRESET
rst => coe_reg[5][14].PRESET
rst => coe_reg[5][15].ACLR
rst => coe_reg[5][16].ACLR
rst => coe_reg[4][0].PRESET
rst => coe_reg[4][1].ACLR
rst => coe_reg[4][2].ACLR
rst => coe_reg[4][3].PRESET
rst => coe_reg[4][4].ACLR
rst => coe_reg[4][5].ACLR
rst => coe_reg[4][6].PRESET
rst => coe_reg[4][7].PRESET
rst => coe_reg[4][8].PRESET
rst => coe_reg[4][9].ACLR
rst => coe_reg[4][10].ACLR
rst => coe_reg[4][11].PRESET
rst => coe_reg[4][12].PRESET
rst => coe_reg[4][13].ACLR
rst => coe_reg[4][14].ACLR
rst => coe_reg[4][15].ACLR
rst => coe_reg[4][16].PRESET
rst => coe_reg[3][0].ACLR
rst => coe_reg[3][1].ACLR
rst => coe_reg[3][2].ACLR
rst => coe_reg[3][3].ACLR
rst => coe_reg[3][4].ACLR
rst => coe_reg[3][5].ACLR
rst => coe_reg[3][6].ACLR
rst => coe_reg[3][7].ACLR
rst => coe_reg[3][8].ACLR
rst => coe_reg[3][9].ACLR
rst => coe_reg[3][10].ACLR
rst => coe_reg[3][11].ACLR
rst => coe_reg[3][12].ACLR
rst => coe_reg[3][13].ACLR
rst => coe_reg[3][14].ACLR
rst => coe_reg[3][15].PRESET
rst => coe_reg[3][16].ACLR
rst => coe_reg[2][0].ACLR
rst => coe_reg[2][1].PRESET
rst => coe_reg[2][2].ACLR
rst => coe_reg[2][3].ACLR
rst => coe_reg[2][4].ACLR
rst => coe_reg[2][5].PRESET
rst => coe_reg[2][6].PRESET
rst => coe_reg[2][7].ACLR
rst => coe_reg[2][8].PRESET
rst => coe_reg[2][9].ACLR
rst => coe_reg[2][10].PRESET
rst => coe_reg[2][11].ACLR
rst => coe_reg[2][12].PRESET
rst => coe_reg[2][13].PRESET
rst => coe_reg[2][14].PRESET
rst => coe_reg[2][15].ACLR
rst => coe_reg[2][16].ACLR
rst => coe_reg[1][0].PRESET
rst => coe_reg[1][1].ACLR
rst => coe_reg[1][2].ACLR
rst => coe_reg[1][3].PRESET
rst => coe_reg[1][4].ACLR
rst => coe_reg[1][5].ACLR
rst => coe_reg[1][6].PRESET
rst => coe_reg[1][7].PRESET
rst => coe_reg[1][8].PRESET
rst => coe_reg[1][9].ACLR
rst => coe_reg[1][10].ACLR
rst => coe_reg[1][11].PRESET
rst => coe_reg[1][12].PRESET
rst => coe_reg[1][13].ACLR
rst => coe_reg[1][14].ACLR
rst => coe_reg[1][15].ACLR
rst => coe_reg[1][16].PRESET
rst => coe_reg[0][0].ACLR
rst => coe_reg[0][1].ACLR
rst => coe_reg[0][2].ACLR
rst => coe_reg[0][3].ACLR
rst => coe_reg[0][4].ACLR
rst => coe_reg[0][5].ACLR
rst => coe_reg[0][6].ACLR
rst => coe_reg[0][7].ACLR
rst => coe_reg[0][8].ACLR
rst => coe_reg[0][9].ACLR
rst => coe_reg[0][10].ACLR
rst => coe_reg[0][11].ACLR
rst => coe_reg[0][12].ACLR
rst => coe_reg[0][13].ACLR
rst => coe_reg[0][14].ACLR
rst => coe_reg[0][15].PRESET
rst => coe_reg[0][16].ACLR
rst => Yin[28].OUTPUTSELECT
rst => Yin[27].OUTPUTSELECT
rst => Yin[26].OUTPUTSELECT
rst => Yin[25].OUTPUTSELECT
rst => Yin[24].OUTPUTSELECT
rst => Yin[23].OUTPUTSELECT
rst => Yin[22].OUTPUTSELECT
rst => Yin[21].OUTPUTSELECT
rst => Yin[20].OUTPUTSELECT
rst => Yin[19].OUTPUTSELECT
rst => Yin[18].OUTPUTSELECT
rst => Yin[17].OUTPUTSELECT
rst => Yin[16].OUTPUTSELECT
rst => Yin[15].OUTPUTSELECT
rst => Yin[14].OUTPUTSELECT
rst => Yin[13].OUTPUTSELECT
rst => Yin[12].OUTPUTSELECT
rst => Yin[11].OUTPUTSELECT
rst => Yin[10].OUTPUTSELECT
rst => Yin[9].OUTPUTSELECT
rst => Yin[8].OUTPUTSELECT
rst => Yin[7].OUTPUTSELECT
rst => Yin[6].OUTPUTSELECT
rst => Yin[5].OUTPUTSELECT
rst => Yin[4].OUTPUTSELECT
rst => Yin[3].OUTPUTSELECT
rst => Yin[2].OUTPUTSELECT
rst => Yin[1].OUTPUTSELECT
rst => Yin[0].OUTPUTSELECT
rst => Dout_buf[0].ACLR
rst => Dout_buf[1].ACLR
rst => Dout_buf[2].ACLR
rst => Dout_buf[3].ACLR
rst => Dout_buf[4].ACLR
rst => Dout_buf[5].ACLR
rst => Dout_buf[6].ACLR
rst => Dout_buf[7].ACLR
rst => Dout_buf[8].ACLR
rst => Dout_buf[9].ACLR
rst => Dout_buf[10].ACLR
rst => Dout_buf[11].ACLR
rst => Dout_buf[12].ACLR
rst => Dout_buf[13].ACLR
rst => Dout_buf[14].ACLR
rst => Dout_buf[15].ACLR
rst => Dout_buf[16].ACLR
rst => Dout_buf[17].ACLR
rst => Dout_buf[18].ACLR
rst => Dout_buf[19].ACLR
rst => Dout_buf[20].ACLR
rst => Dout_buf[21].ACLR
rst => Dout_buf[22].ACLR
rst => Dout_buf[23].ACLR
rst => Dout_buf[24].ACLR
rst => Dout_buf[25].ACLR
rst => Dout_buf[26].ACLR
rst => Dout_buf[27].ACLR
rst => Dout_buf[28].ACLR
rst => coe_en_delay1.ACLR
rst => coe_buf[5][0].ACLR
rst => coe_buf[5][1].PRESET
rst => coe_buf[5][2].ACLR
rst => coe_buf[5][3].ACLR
rst => coe_buf[5][4].ACLR
rst => coe_buf[5][5].PRESET
rst => coe_buf[5][6].PRESET
rst => coe_buf[5][7].ACLR
rst => coe_buf[5][8].PRESET
rst => coe_buf[5][9].ACLR
rst => coe_buf[5][10].PRESET
rst => coe_buf[5][11].ACLR
rst => coe_buf[5][12].PRESET
rst => coe_buf[5][13].PRESET
rst => coe_buf[5][14].PRESET
rst => coe_buf[5][15].ACLR
rst => coe_buf[5][16].ACLR
rst => coe_buf[4][0].PRESET
rst => coe_buf[4][1].ACLR
rst => coe_buf[4][2].ACLR
rst => coe_buf[4][3].PRESET
rst => coe_buf[4][4].ACLR
rst => coe_buf[4][5].ACLR
rst => coe_buf[4][6].PRESET
rst => coe_buf[4][7].PRESET
rst => coe_buf[4][8].PRESET
rst => coe_buf[4][9].ACLR
rst => coe_buf[4][10].ACLR
rst => coe_buf[4][11].PRESET
rst => coe_buf[4][12].PRESET
rst => coe_buf[4][13].ACLR
rst => coe_buf[4][14].ACLR
rst => coe_buf[4][15].ACLR
rst => coe_buf[4][16].PRESET
rst => coe_buf[3][0].ACLR
rst => coe_buf[3][1].ACLR
rst => coe_buf[3][2].ACLR
rst => coe_buf[3][3].ACLR
rst => coe_buf[3][4].ACLR
rst => coe_buf[3][5].ACLR
rst => coe_buf[3][6].ACLR
rst => coe_buf[3][7].ACLR
rst => coe_buf[3][8].ACLR
rst => coe_buf[3][9].ACLR
rst => coe_buf[3][10].ACLR
rst => coe_buf[3][11].ACLR
rst => coe_buf[3][12].ACLR
rst => coe_buf[3][13].ACLR
rst => coe_buf[3][14].ACLR
rst => coe_buf[3][15].PRESET
rst => coe_buf[3][16].ACLR
rst => coe_buf[2][0].ACLR
rst => coe_buf[2][1].PRESET
rst => coe_buf[2][2].ACLR
rst => coe_buf[2][3].ACLR
rst => coe_buf[2][4].ACLR
rst => coe_buf[2][5].PRESET
rst => coe_buf[2][6].PRESET
rst => coe_buf[2][7].ACLR
rst => coe_buf[2][8].PRESET
rst => coe_buf[2][9].ACLR
rst => coe_buf[2][10].PRESET
rst => coe_buf[2][11].ACLR
rst => coe_buf[2][12].PRESET
rst => coe_buf[2][13].PRESET
rst => coe_buf[2][14].PRESET
rst => coe_buf[2][15].ACLR
rst => coe_buf[2][16].ACLR
rst => coe_buf[1][0].PRESET
rst => coe_buf[1][1].ACLR
rst => coe_buf[1][2].ACLR
rst => coe_buf[1][3].PRESET
rst => coe_buf[1][4].ACLR
rst => coe_buf[1][5].ACLR
rst => coe_buf[1][6].PRESET
rst => coe_buf[1][7].PRESET
rst => coe_buf[1][8].PRESET
rst => coe_buf[1][9].ACLR
rst => coe_buf[1][10].ACLR
rst => coe_buf[1][11].PRESET
rst => coe_buf[1][12].PRESET
rst => coe_buf[1][13].ACLR
rst => coe_buf[1][14].ACLR
rst => coe_buf[1][15].ACLR
rst => coe_buf[1][16].PRESET
rst => coe_buf[0][0].ACLR
rst => coe_buf[0][1].ACLR
rst => coe_buf[0][2].ACLR
rst => coe_buf[0][3].ACLR
rst => coe_buf[0][4].ACLR
rst => coe_buf[0][5].ACLR
rst => coe_buf[0][6].ACLR
rst => coe_buf[0][7].ACLR
rst => coe_buf[0][8].ACLR
rst => coe_buf[0][9].ACLR
rst => coe_buf[0][10].ACLR
rst => coe_buf[0][11].ACLR
rst => coe_buf[0][12].ACLR
rst => coe_buf[0][13].ACLR
rst => coe_buf[0][14].ACLR
rst => coe_buf[0][15].PRESET
rst => coe_buf[0][16].ACLR
rst => coe_ful_cnt[0].ACLR
rst => coe_ful_cnt[1].ACLR
rst => coe_ful_cnt[2].ACLR
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[0][12].ACLR
rst => Xin_reg[0][13].ACLR
rst => Xin_reg[0][14].ACLR
rst => Xin_reg[0][15].ACLR
rst => Xin_reg[0][16].ACLR
rst => Xin_reg[0][17].ACLR
rst => Xin_reg[0][18].ACLR
rst => Xin_reg[0][19].ACLR
rst => Xin_reg[0][20].ACLR
rst => Xin_reg[0][21].ACLR
rst => Xin_reg[0][22].ACLR
rst => Xin_reg[0][23].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[1][12].ACLR
rst => Xin_reg[1][13].ACLR
rst => Xin_reg[1][14].ACLR
rst => Xin_reg[1][15].ACLR
rst => Xin_reg[1][16].ACLR
rst => Xin_reg[1][17].ACLR
rst => Xin_reg[1][18].ACLR
rst => Xin_reg[1][19].ACLR
rst => Xin_reg[1][20].ACLR
rst => Xin_reg[1][21].ACLR
rst => Xin_reg[1][22].ACLR
rst => Xin_reg[1][23].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[2][12].ACLR
rst => Xin_reg[2][13].ACLR
rst => Xin_reg[2][14].ACLR
rst => Xin_reg[2][15].ACLR
rst => Xin_reg[2][16].ACLR
rst => Xin_reg[2][17].ACLR
rst => Xin_reg[2][18].ACLR
rst => Xin_reg[2][19].ACLR
rst => Xin_reg[2][20].ACLR
rst => Xin_reg[2][21].ACLR
rst => Xin_reg[2][22].ACLR
rst => Xin_reg[2][23].ACLR
rst => coe_mul_cnt[0].ACLR
rst => coe_mul_cnt[1].ACLR
rst => coe_mul_cnt[2].ACLR
rst => clk240k_cnt[0].ACLR
rst => clk240k_cnt[1].ACLR
rst => clk240k_cnt[2].ACLR
rst => zero_mult_reg[0][0].ACLR
rst => zero_mult_reg[0][1].ACLR
rst => zero_mult_reg[0][2].ACLR
rst => zero_mult_reg[0][3].ACLR
rst => zero_mult_reg[0][4].ACLR
rst => zero_mult_reg[0][5].ACLR
rst => zero_mult_reg[0][6].ACLR
rst => zero_mult_reg[0][7].ACLR
rst => zero_mult_reg[0][8].ACLR
rst => zero_mult_reg[0][9].ACLR
rst => zero_mult_reg[0][10].ACLR
rst => zero_mult_reg[0][11].ACLR
rst => zero_mult_reg[0][12].ACLR
rst => zero_mult_reg[0][13].ACLR
rst => zero_mult_reg[0][14].ACLR
rst => zero_mult_reg[0][15].ACLR
rst => zero_mult_reg[0][16].ACLR
rst => zero_mult_reg[0][17].ACLR
rst => zero_mult_reg[0][18].ACLR
rst => zero_mult_reg[0][19].ACLR
rst => zero_mult_reg[0][20].ACLR
rst => zero_mult_reg[0][21].ACLR
rst => zero_mult_reg[0][22].ACLR
rst => zero_mult_reg[0][23].ACLR
rst => zero_mult_reg[0][24].ACLR
rst => zero_mult_reg[0][25].ACLR
rst => zero_mult_reg[0][26].ACLR
rst => zero_mult_reg[0][27].ACLR
rst => zero_mult_reg[0][28].ACLR
rst => zero_mult_reg[0][29].ACLR
rst => zero_mult_reg[0][30].ACLR
rst => zero_mult_reg[0][31].ACLR
rst => zero_mult_reg[0][32].ACLR
rst => zero_mult_reg[0][33].ACLR
rst => zero_mult_reg[0][34].ACLR
rst => zero_mult_reg[0][35].ACLR
rst => zero_mult_reg[0][36].ACLR
rst => zero_mult_reg[0][37].ACLR
rst => zero_mult_reg[0][38].ACLR
rst => zero_mult_reg[0][39].ACLR
rst => zero_mult_reg[0][40].ACLR
rst => zero_mult_reg[1][0].ACLR
rst => zero_mult_reg[1][1].ACLR
rst => zero_mult_reg[1][2].ACLR
rst => zero_mult_reg[1][3].ACLR
rst => zero_mult_reg[1][4].ACLR
rst => zero_mult_reg[1][5].ACLR
rst => zero_mult_reg[1][6].ACLR
rst => zero_mult_reg[1][7].ACLR
rst => zero_mult_reg[1][8].ACLR
rst => zero_mult_reg[1][9].ACLR
rst => zero_mult_reg[1][10].ACLR
rst => zero_mult_reg[1][11].ACLR
rst => zero_mult_reg[1][12].ACLR
rst => zero_mult_reg[1][13].ACLR
rst => zero_mult_reg[1][14].ACLR
rst => zero_mult_reg[1][15].ACLR
rst => zero_mult_reg[1][16].ACLR
rst => zero_mult_reg[1][17].ACLR
rst => zero_mult_reg[1][18].ACLR
rst => zero_mult_reg[1][19].ACLR
rst => zero_mult_reg[1][20].ACLR
rst => zero_mult_reg[1][21].ACLR
rst => zero_mult_reg[1][22].ACLR
rst => zero_mult_reg[1][23].ACLR
rst => zero_mult_reg[1][24].ACLR
rst => zero_mult_reg[1][25].ACLR
rst => zero_mult_reg[1][26].ACLR
rst => zero_mult_reg[1][27].ACLR
rst => zero_mult_reg[1][28].ACLR
rst => zero_mult_reg[1][29].ACLR
rst => zero_mult_reg[1][30].ACLR
rst => zero_mult_reg[1][31].ACLR
rst => zero_mult_reg[1][32].ACLR
rst => zero_mult_reg[1][33].ACLR
rst => zero_mult_reg[1][34].ACLR
rst => zero_mult_reg[1][35].ACLR
rst => zero_mult_reg[1][36].ACLR
rst => zero_mult_reg[1][37].ACLR
rst => zero_mult_reg[1][38].ACLR
rst => zero_mult_reg[1][39].ACLR
rst => zero_mult_reg[1][40].ACLR
rst => zero_mult_reg[2][0].ACLR
rst => zero_mult_reg[2][1].ACLR
rst => zero_mult_reg[2][2].ACLR
rst => zero_mult_reg[2][3].ACLR
rst => zero_mult_reg[2][4].ACLR
rst => zero_mult_reg[2][5].ACLR
rst => zero_mult_reg[2][6].ACLR
rst => zero_mult_reg[2][7].ACLR
rst => zero_mult_reg[2][8].ACLR
rst => zero_mult_reg[2][9].ACLR
rst => zero_mult_reg[2][10].ACLR
rst => zero_mult_reg[2][11].ACLR
rst => zero_mult_reg[2][12].ACLR
rst => zero_mult_reg[2][13].ACLR
rst => zero_mult_reg[2][14].ACLR
rst => zero_mult_reg[2][15].ACLR
rst => zero_mult_reg[2][16].ACLR
rst => zero_mult_reg[2][17].ACLR
rst => zero_mult_reg[2][18].ACLR
rst => zero_mult_reg[2][19].ACLR
rst => zero_mult_reg[2][20].ACLR
rst => zero_mult_reg[2][21].ACLR
rst => zero_mult_reg[2][22].ACLR
rst => zero_mult_reg[2][23].ACLR
rst => zero_mult_reg[2][24].ACLR
rst => zero_mult_reg[2][25].ACLR
rst => zero_mult_reg[2][26].ACLR
rst => zero_mult_reg[2][27].ACLR
rst => zero_mult_reg[2][28].ACLR
rst => zero_mult_reg[2][29].ACLR
rst => zero_mult_reg[2][30].ACLR
rst => zero_mult_reg[2][31].ACLR
rst => zero_mult_reg[2][32].ACLR
rst => zero_mult_reg[2][33].ACLR
rst => zero_mult_reg[2][34].ACLR
rst => zero_mult_reg[2][35].ACLR
rst => zero_mult_reg[2][36].ACLR
rst => zero_mult_reg[2][37].ACLR
rst => zero_mult_reg[2][38].ACLR
rst => zero_mult_reg[2][39].ACLR
rst => zero_mult_reg[2][40].ACLR
rst => Xout[0].ACLR
rst => Xout[1].ACLR
rst => Xout[2].ACLR
rst => Xout[3].ACLR
rst => Xout[4].ACLR
rst => Xout[5].ACLR
rst => Xout[6].ACLR
rst => Xout[7].ACLR
rst => Xout[8].ACLR
rst => Xout[9].ACLR
rst => Xout[10].ACLR
rst => Xout[11].ACLR
rst => Xout[12].ACLR
rst => Xout[13].ACLR
rst => Xout[14].ACLR
rst => Xout[15].ACLR
rst => Xout[16].ACLR
rst => Xout[17].ACLR
rst => Xout[18].ACLR
rst => Xout[19].ACLR
rst => Xout[20].ACLR
rst => Xout[21].ACLR
rst => Xout[22].ACLR
rst => Xout[23].ACLR
rst => Xout[24].ACLR
rst => Xout[25].ACLR
rst => Xout[26].ACLR
rst => Xout[27].ACLR
rst => Xout[28].ACLR
rst => Xout[29].ACLR
rst => Xout[30].ACLR
rst => Xout[31].ACLR
rst => Xout[32].ACLR
rst => Xout[33].ACLR
rst => Xout[34].ACLR
rst => Xout[35].ACLR
rst => Xout[36].ACLR
rst => Xout[37].ACLR
rst => Xout[38].ACLR
rst => Xout[39].ACLR
rst => Xout[40].ACLR
rst => Xout[41].ACLR
rst => Xout[42].ACLR
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[0][12].ACLR
rst => Yin_reg[0][13].ACLR
rst => Yin_reg[0][14].ACLR
rst => Yin_reg[0][15].ACLR
rst => Yin_reg[0][16].ACLR
rst => Yin_reg[0][17].ACLR
rst => Yin_reg[0][18].ACLR
rst => Yin_reg[0][19].ACLR
rst => Yin_reg[0][20].ACLR
rst => Yin_reg[0][21].ACLR
rst => Yin_reg[0][22].ACLR
rst => Yin_reg[0][23].ACLR
rst => Yin_reg[0][24].ACLR
rst => Yin_reg[0][25].ACLR
rst => Yin_reg[0][26].ACLR
rst => Yin_reg[0][27].ACLR
rst => Yin_reg[0][28].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[1][12].ACLR
rst => Yin_reg[1][13].ACLR
rst => Yin_reg[1][14].ACLR
rst => Yin_reg[1][15].ACLR
rst => Yin_reg[1][16].ACLR
rst => Yin_reg[1][17].ACLR
rst => Yin_reg[1][18].ACLR
rst => Yin_reg[1][19].ACLR
rst => Yin_reg[1][20].ACLR
rst => Yin_reg[1][21].ACLR
rst => Yin_reg[1][22].ACLR
rst => Yin_reg[1][23].ACLR
rst => Yin_reg[1][24].ACLR
rst => Yin_reg[1][25].ACLR
rst => Yin_reg[1][26].ACLR
rst => Yin_reg[1][27].ACLR
rst => Yin_reg[1][28].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[2][12].ACLR
rst => Yin_reg[2][13].ACLR
rst => Yin_reg[2][14].ACLR
rst => Yin_reg[2][15].ACLR
rst => Yin_reg[2][16].ACLR
rst => Yin_reg[2][17].ACLR
rst => Yin_reg[2][18].ACLR
rst => Yin_reg[2][19].ACLR
rst => Yin_reg[2][20].ACLR
rst => Yin_reg[2][21].ACLR
rst => Yin_reg[2][22].ACLR
rst => Yin_reg[2][23].ACLR
rst => Yin_reg[2][24].ACLR
rst => Yin_reg[2][25].ACLR
rst => Yin_reg[2][26].ACLR
rst => Yin_reg[2][27].ACLR
rst => Yin_reg[2][28].ACLR
rst => pole_mult_reg[0][0].ACLR
rst => pole_mult_reg[0][1].ACLR
rst => pole_mult_reg[0][2].ACLR
rst => pole_mult_reg[0][3].ACLR
rst => pole_mult_reg[0][4].ACLR
rst => pole_mult_reg[0][5].ACLR
rst => pole_mult_reg[0][6].ACLR
rst => pole_mult_reg[0][7].ACLR
rst => pole_mult_reg[0][8].ACLR
rst => pole_mult_reg[0][9].ACLR
rst => pole_mult_reg[0][10].ACLR
rst => pole_mult_reg[0][11].ACLR
rst => pole_mult_reg[0][12].ACLR
rst => pole_mult_reg[0][13].ACLR
rst => pole_mult_reg[0][14].ACLR
rst => pole_mult_reg[0][15].ACLR
rst => pole_mult_reg[0][16].ACLR
rst => pole_mult_reg[0][17].ACLR
rst => pole_mult_reg[0][18].ACLR
rst => pole_mult_reg[0][19].ACLR
rst => pole_mult_reg[0][20].ACLR
rst => pole_mult_reg[0][21].ACLR
rst => pole_mult_reg[0][22].ACLR
rst => pole_mult_reg[0][23].ACLR
rst => pole_mult_reg[0][24].ACLR
rst => pole_mult_reg[0][25].ACLR
rst => pole_mult_reg[0][26].ACLR
rst => pole_mult_reg[0][27].ACLR
rst => pole_mult_reg[0][28].ACLR
rst => pole_mult_reg[0][29].ACLR
rst => pole_mult_reg[0][30].ACLR
rst => pole_mult_reg[0][31].ACLR
rst => pole_mult_reg[0][32].ACLR
rst => pole_mult_reg[0][33].ACLR
rst => pole_mult_reg[0][34].ACLR
rst => pole_mult_reg[0][35].ACLR
rst => pole_mult_reg[0][36].ACLR
rst => pole_mult_reg[0][37].ACLR
rst => pole_mult_reg[0][38].ACLR
rst => pole_mult_reg[0][39].ACLR
rst => pole_mult_reg[0][40].ACLR
rst => pole_mult_reg[0][41].ACLR
rst => pole_mult_reg[0][42].ACLR
rst => pole_mult_reg[0][43].ACLR
rst => pole_mult_reg[0][44].ACLR
rst => pole_mult_reg[0][45].ACLR
rst => pole_mult_reg[1][0].ACLR
rst => pole_mult_reg[1][1].ACLR
rst => pole_mult_reg[1][2].ACLR
rst => pole_mult_reg[1][3].ACLR
rst => pole_mult_reg[1][4].ACLR
rst => pole_mult_reg[1][5].ACLR
rst => pole_mult_reg[1][6].ACLR
rst => pole_mult_reg[1][7].ACLR
rst => pole_mult_reg[1][8].ACLR
rst => pole_mult_reg[1][9].ACLR
rst => pole_mult_reg[1][10].ACLR
rst => pole_mult_reg[1][11].ACLR
rst => pole_mult_reg[1][12].ACLR
rst => pole_mult_reg[1][13].ACLR
rst => pole_mult_reg[1][14].ACLR
rst => pole_mult_reg[1][15].ACLR
rst => pole_mult_reg[1][16].ACLR
rst => pole_mult_reg[1][17].ACLR
rst => pole_mult_reg[1][18].ACLR
rst => pole_mult_reg[1][19].ACLR
rst => pole_mult_reg[1][20].ACLR
rst => pole_mult_reg[1][21].ACLR
rst => pole_mult_reg[1][22].ACLR
rst => pole_mult_reg[1][23].ACLR
rst => pole_mult_reg[1][24].ACLR
rst => pole_mult_reg[1][25].ACLR
rst => pole_mult_reg[1][26].ACLR
rst => pole_mult_reg[1][27].ACLR
rst => pole_mult_reg[1][28].ACLR
rst => pole_mult_reg[1][29].ACLR
rst => pole_mult_reg[1][30].ACLR
rst => pole_mult_reg[1][31].ACLR
rst => pole_mult_reg[1][32].ACLR
rst => pole_mult_reg[1][33].ACLR
rst => pole_mult_reg[1][34].ACLR
rst => pole_mult_reg[1][35].ACLR
rst => pole_mult_reg[1][36].ACLR
rst => pole_mult_reg[1][37].ACLR
rst => pole_mult_reg[1][38].ACLR
rst => pole_mult_reg[1][39].ACLR
rst => pole_mult_reg[1][40].ACLR
rst => pole_mult_reg[1][41].ACLR
rst => pole_mult_reg[1][42].ACLR
rst => pole_mult_reg[1][43].ACLR
rst => pole_mult_reg[1][44].ACLR
rst => pole_mult_reg[1][45].ACLR
rst => Yout[0].ACLR
rst => Yout[1].ACLR
rst => Yout[2].ACLR
rst => Yout[3].ACLR
rst => Yout[4].ACLR
rst => Yout[5].ACLR
rst => Yout[6].ACLR
rst => Yout[7].ACLR
rst => Yout[8].ACLR
rst => Yout[9].ACLR
rst => Yout[10].ACLR
rst => Yout[11].ACLR
rst => Yout[12].ACLR
rst => Yout[13].ACLR
rst => Yout[14].ACLR
rst => Yout[15].ACLR
rst => Yout[16].ACLR
rst => Yout[17].ACLR
rst => Yout[18].ACLR
rst => Yout[19].ACLR
rst => Yout[20].ACLR
rst => Yout[21].ACLR
rst => Yout[22].ACLR
rst => Yout[23].ACLR
rst => Yout[24].ACLR
rst => Yout[25].ACLR
rst => Yout[26].ACLR
rst => Yout[27].ACLR
rst => Yout[28].ACLR
rst => Yout[29].ACLR
rst => Yout[30].ACLR
rst => Yout[31].ACLR
rst => Yout[32].ACLR
rst => Yout[33].ACLR
rst => Yout[34].ACLR
rst => Yout[35].ACLR
rst => Yout[36].ACLR
rst => Yout[37].ACLR
rst => Yout[38].ACLR
rst => Yout[39].ACLR
rst => Yout[40].ACLR
rst => Yout[41].ACLR
rst => Yout[42].ACLR
rst => Yout[43].ACLR
rst => Yout[44].ACLR
rst => Yout[45].ACLR
rst => Yout[46].ACLR
rst => Yout[47].ACLR
clk_40k => Yin_reg[0][0].CLK
clk_40k => Yin_reg[0][1].CLK
clk_40k => Yin_reg[0][2].CLK
clk_40k => Yin_reg[0][3].CLK
clk_40k => Yin_reg[0][4].CLK
clk_40k => Yin_reg[0][5].CLK
clk_40k => Yin_reg[0][6].CLK
clk_40k => Yin_reg[0][7].CLK
clk_40k => Yin_reg[0][8].CLK
clk_40k => Yin_reg[0][9].CLK
clk_40k => Yin_reg[0][10].CLK
clk_40k => Yin_reg[0][11].CLK
clk_40k => Yin_reg[0][12].CLK
clk_40k => Yin_reg[0][13].CLK
clk_40k => Yin_reg[0][14].CLK
clk_40k => Yin_reg[0][15].CLK
clk_40k => Yin_reg[0][16].CLK
clk_40k => Yin_reg[0][17].CLK
clk_40k => Yin_reg[0][18].CLK
clk_40k => Yin_reg[0][19].CLK
clk_40k => Yin_reg[0][20].CLK
clk_40k => Yin_reg[0][21].CLK
clk_40k => Yin_reg[0][22].CLK
clk_40k => Yin_reg[0][23].CLK
clk_40k => Yin_reg[0][24].CLK
clk_40k => Yin_reg[0][25].CLK
clk_40k => Yin_reg[0][26].CLK
clk_40k => Yin_reg[0][27].CLK
clk_40k => Yin_reg[0][28].CLK
clk_40k => Yin_reg[1][0].CLK
clk_40k => Yin_reg[1][1].CLK
clk_40k => Yin_reg[1][2].CLK
clk_40k => Yin_reg[1][3].CLK
clk_40k => Yin_reg[1][4].CLK
clk_40k => Yin_reg[1][5].CLK
clk_40k => Yin_reg[1][6].CLK
clk_40k => Yin_reg[1][7].CLK
clk_40k => Yin_reg[1][8].CLK
clk_40k => Yin_reg[1][9].CLK
clk_40k => Yin_reg[1][10].CLK
clk_40k => Yin_reg[1][11].CLK
clk_40k => Yin_reg[1][12].CLK
clk_40k => Yin_reg[1][13].CLK
clk_40k => Yin_reg[1][14].CLK
clk_40k => Yin_reg[1][15].CLK
clk_40k => Yin_reg[1][16].CLK
clk_40k => Yin_reg[1][17].CLK
clk_40k => Yin_reg[1][18].CLK
clk_40k => Yin_reg[1][19].CLK
clk_40k => Yin_reg[1][20].CLK
clk_40k => Yin_reg[1][21].CLK
clk_40k => Yin_reg[1][22].CLK
clk_40k => Yin_reg[1][23].CLK
clk_40k => Yin_reg[1][24].CLK
clk_40k => Yin_reg[1][25].CLK
clk_40k => Yin_reg[1][26].CLK
clk_40k => Yin_reg[1][27].CLK
clk_40k => Yin_reg[1][28].CLK
clk_40k => Yin_reg[2][0].CLK
clk_40k => Yin_reg[2][1].CLK
clk_40k => Yin_reg[2][2].CLK
clk_40k => Yin_reg[2][3].CLK
clk_40k => Yin_reg[2][4].CLK
clk_40k => Yin_reg[2][5].CLK
clk_40k => Yin_reg[2][6].CLK
clk_40k => Yin_reg[2][7].CLK
clk_40k => Yin_reg[2][8].CLK
clk_40k => Yin_reg[2][9].CLK
clk_40k => Yin_reg[2][10].CLK
clk_40k => Yin_reg[2][11].CLK
clk_40k => Yin_reg[2][12].CLK
clk_40k => Yin_reg[2][13].CLK
clk_40k => Yin_reg[2][14].CLK
clk_40k => Yin_reg[2][15].CLK
clk_40k => Yin_reg[2][16].CLK
clk_40k => Yin_reg[2][17].CLK
clk_40k => Yin_reg[2][18].CLK
clk_40k => Yin_reg[2][19].CLK
clk_40k => Yin_reg[2][20].CLK
clk_40k => Yin_reg[2][21].CLK
clk_40k => Yin_reg[2][22].CLK
clk_40k => Yin_reg[2][23].CLK
clk_40k => Yin_reg[2][24].CLK
clk_40k => Yin_reg[2][25].CLK
clk_40k => Yin_reg[2][26].CLK
clk_40k => Yin_reg[2][27].CLK
clk_40k => Yin_reg[2][28].CLK
clk_40k => Xin_reg[0][0].CLK
clk_40k => Xin_reg[0][1].CLK
clk_40k => Xin_reg[0][2].CLK
clk_40k => Xin_reg[0][3].CLK
clk_40k => Xin_reg[0][4].CLK
clk_40k => Xin_reg[0][5].CLK
clk_40k => Xin_reg[0][6].CLK
clk_40k => Xin_reg[0][7].CLK
clk_40k => Xin_reg[0][8].CLK
clk_40k => Xin_reg[0][9].CLK
clk_40k => Xin_reg[0][10].CLK
clk_40k => Xin_reg[0][11].CLK
clk_40k => Xin_reg[0][12].CLK
clk_40k => Xin_reg[0][13].CLK
clk_40k => Xin_reg[0][14].CLK
clk_40k => Xin_reg[0][15].CLK
clk_40k => Xin_reg[0][16].CLK
clk_40k => Xin_reg[0][17].CLK
clk_40k => Xin_reg[0][18].CLK
clk_40k => Xin_reg[0][19].CLK
clk_40k => Xin_reg[0][20].CLK
clk_40k => Xin_reg[0][21].CLK
clk_40k => Xin_reg[0][22].CLK
clk_40k => Xin_reg[0][23].CLK
clk_40k => Xin_reg[1][0].CLK
clk_40k => Xin_reg[1][1].CLK
clk_40k => Xin_reg[1][2].CLK
clk_40k => Xin_reg[1][3].CLK
clk_40k => Xin_reg[1][4].CLK
clk_40k => Xin_reg[1][5].CLK
clk_40k => Xin_reg[1][6].CLK
clk_40k => Xin_reg[1][7].CLK
clk_40k => Xin_reg[1][8].CLK
clk_40k => Xin_reg[1][9].CLK
clk_40k => Xin_reg[1][10].CLK
clk_40k => Xin_reg[1][11].CLK
clk_40k => Xin_reg[1][12].CLK
clk_40k => Xin_reg[1][13].CLK
clk_40k => Xin_reg[1][14].CLK
clk_40k => Xin_reg[1][15].CLK
clk_40k => Xin_reg[1][16].CLK
clk_40k => Xin_reg[1][17].CLK
clk_40k => Xin_reg[1][18].CLK
clk_40k => Xin_reg[1][19].CLK
clk_40k => Xin_reg[1][20].CLK
clk_40k => Xin_reg[1][21].CLK
clk_40k => Xin_reg[1][22].CLK
clk_40k => Xin_reg[1][23].CLK
clk_40k => Xin_reg[2][0].CLK
clk_40k => Xin_reg[2][1].CLK
clk_40k => Xin_reg[2][2].CLK
clk_40k => Xin_reg[2][3].CLK
clk_40k => Xin_reg[2][4].CLK
clk_40k => Xin_reg[2][5].CLK
clk_40k => Xin_reg[2][6].CLK
clk_40k => Xin_reg[2][7].CLK
clk_40k => Xin_reg[2][8].CLK
clk_40k => Xin_reg[2][9].CLK
clk_40k => Xin_reg[2][10].CLK
clk_40k => Xin_reg[2][11].CLK
clk_40k => Xin_reg[2][12].CLK
clk_40k => Xin_reg[2][13].CLK
clk_40k => Xin_reg[2][14].CLK
clk_40k => Xin_reg[2][15].CLK
clk_40k => Xin_reg[2][16].CLK
clk_40k => Xin_reg[2][17].CLK
clk_40k => Xin_reg[2][18].CLK
clk_40k => Xin_reg[2][19].CLK
clk_40k => Xin_reg[2][20].CLK
clk_40k => Xin_reg[2][21].CLK
clk_40k => Xin_reg[2][22].CLK
clk_40k => Xin_reg[2][23].CLK
clk_40k => coe_ful_cnt[0].CLK
clk_40k => coe_ful_cnt[1].CLK
clk_40k => coe_ful_cnt[2].CLK
clk_40k => coe_buf[5][0].CLK
clk_40k => coe_buf[5][1].CLK
clk_40k => coe_buf[5][2].CLK
clk_40k => coe_buf[5][3].CLK
clk_40k => coe_buf[5][4].CLK
clk_40k => coe_buf[5][5].CLK
clk_40k => coe_buf[5][6].CLK
clk_40k => coe_buf[5][7].CLK
clk_40k => coe_buf[5][8].CLK
clk_40k => coe_buf[5][9].CLK
clk_40k => coe_buf[5][10].CLK
clk_40k => coe_buf[5][11].CLK
clk_40k => coe_buf[5][12].CLK
clk_40k => coe_buf[5][13].CLK
clk_40k => coe_buf[5][14].CLK
clk_40k => coe_buf[5][15].CLK
clk_40k => coe_buf[5][16].CLK
clk_40k => coe_buf[4][0].CLK
clk_40k => coe_buf[4][1].CLK
clk_40k => coe_buf[4][2].CLK
clk_40k => coe_buf[4][3].CLK
clk_40k => coe_buf[4][4].CLK
clk_40k => coe_buf[4][5].CLK
clk_40k => coe_buf[4][6].CLK
clk_40k => coe_buf[4][7].CLK
clk_40k => coe_buf[4][8].CLK
clk_40k => coe_buf[4][9].CLK
clk_40k => coe_buf[4][10].CLK
clk_40k => coe_buf[4][11].CLK
clk_40k => coe_buf[4][12].CLK
clk_40k => coe_buf[4][13].CLK
clk_40k => coe_buf[4][14].CLK
clk_40k => coe_buf[4][15].CLK
clk_40k => coe_buf[4][16].CLK
clk_40k => coe_buf[3][0].CLK
clk_40k => coe_buf[3][1].CLK
clk_40k => coe_buf[3][2].CLK
clk_40k => coe_buf[3][3].CLK
clk_40k => coe_buf[3][4].CLK
clk_40k => coe_buf[3][5].CLK
clk_40k => coe_buf[3][6].CLK
clk_40k => coe_buf[3][7].CLK
clk_40k => coe_buf[3][8].CLK
clk_40k => coe_buf[3][9].CLK
clk_40k => coe_buf[3][10].CLK
clk_40k => coe_buf[3][11].CLK
clk_40k => coe_buf[3][12].CLK
clk_40k => coe_buf[3][13].CLK
clk_40k => coe_buf[3][14].CLK
clk_40k => coe_buf[3][15].CLK
clk_40k => coe_buf[3][16].CLK
clk_40k => coe_buf[2][0].CLK
clk_40k => coe_buf[2][1].CLK
clk_40k => coe_buf[2][2].CLK
clk_40k => coe_buf[2][3].CLK
clk_40k => coe_buf[2][4].CLK
clk_40k => coe_buf[2][5].CLK
clk_40k => coe_buf[2][6].CLK
clk_40k => coe_buf[2][7].CLK
clk_40k => coe_buf[2][8].CLK
clk_40k => coe_buf[2][9].CLK
clk_40k => coe_buf[2][10].CLK
clk_40k => coe_buf[2][11].CLK
clk_40k => coe_buf[2][12].CLK
clk_40k => coe_buf[2][13].CLK
clk_40k => coe_buf[2][14].CLK
clk_40k => coe_buf[2][15].CLK
clk_40k => coe_buf[2][16].CLK
clk_40k => coe_buf[1][0].CLK
clk_40k => coe_buf[1][1].CLK
clk_40k => coe_buf[1][2].CLK
clk_40k => coe_buf[1][3].CLK
clk_40k => coe_buf[1][4].CLK
clk_40k => coe_buf[1][5].CLK
clk_40k => coe_buf[1][6].CLK
clk_40k => coe_buf[1][7].CLK
clk_40k => coe_buf[1][8].CLK
clk_40k => coe_buf[1][9].CLK
clk_40k => coe_buf[1][10].CLK
clk_40k => coe_buf[1][11].CLK
clk_40k => coe_buf[1][12].CLK
clk_40k => coe_buf[1][13].CLK
clk_40k => coe_buf[1][14].CLK
clk_40k => coe_buf[1][15].CLK
clk_40k => coe_buf[1][16].CLK
clk_40k => coe_buf[0][0].CLK
clk_40k => coe_buf[0][1].CLK
clk_40k => coe_buf[0][2].CLK
clk_40k => coe_buf[0][3].CLK
clk_40k => coe_buf[0][4].CLK
clk_40k => coe_buf[0][5].CLK
clk_40k => coe_buf[0][6].CLK
clk_40k => coe_buf[0][7].CLK
clk_40k => coe_buf[0][8].CLK
clk_40k => coe_buf[0][9].CLK
clk_40k => coe_buf[0][10].CLK
clk_40k => coe_buf[0][11].CLK
clk_40k => coe_buf[0][12].CLK
clk_40k => coe_buf[0][13].CLK
clk_40k => coe_buf[0][14].CLK
clk_40k => coe_buf[0][15].CLK
clk_40k => coe_buf[0][16].CLK
clk_40k => coe_reg[5][0].CLK
clk_40k => coe_reg[5][1].CLK
clk_40k => coe_reg[5][2].CLK
clk_40k => coe_reg[5][3].CLK
clk_40k => coe_reg[5][4].CLK
clk_40k => coe_reg[5][5].CLK
clk_40k => coe_reg[5][6].CLK
clk_40k => coe_reg[5][7].CLK
clk_40k => coe_reg[5][8].CLK
clk_40k => coe_reg[5][9].CLK
clk_40k => coe_reg[5][10].CLK
clk_40k => coe_reg[5][11].CLK
clk_40k => coe_reg[5][12].CLK
clk_40k => coe_reg[5][13].CLK
clk_40k => coe_reg[5][14].CLK
clk_40k => coe_reg[5][15].CLK
clk_40k => coe_reg[5][16].CLK
clk_40k => coe_reg[4][0].CLK
clk_40k => coe_reg[4][1].CLK
clk_40k => coe_reg[4][2].CLK
clk_40k => coe_reg[4][3].CLK
clk_40k => coe_reg[4][4].CLK
clk_40k => coe_reg[4][5].CLK
clk_40k => coe_reg[4][6].CLK
clk_40k => coe_reg[4][7].CLK
clk_40k => coe_reg[4][8].CLK
clk_40k => coe_reg[4][9].CLK
clk_40k => coe_reg[4][10].CLK
clk_40k => coe_reg[4][11].CLK
clk_40k => coe_reg[4][12].CLK
clk_40k => coe_reg[4][13].CLK
clk_40k => coe_reg[4][14].CLK
clk_40k => coe_reg[4][15].CLK
clk_40k => coe_reg[4][16].CLK
clk_40k => coe_reg[3][0].CLK
clk_40k => coe_reg[3][1].CLK
clk_40k => coe_reg[3][2].CLK
clk_40k => coe_reg[3][3].CLK
clk_40k => coe_reg[3][4].CLK
clk_40k => coe_reg[3][5].CLK
clk_40k => coe_reg[3][6].CLK
clk_40k => coe_reg[3][7].CLK
clk_40k => coe_reg[3][8].CLK
clk_40k => coe_reg[3][9].CLK
clk_40k => coe_reg[3][10].CLK
clk_40k => coe_reg[3][11].CLK
clk_40k => coe_reg[3][12].CLK
clk_40k => coe_reg[3][13].CLK
clk_40k => coe_reg[3][14].CLK
clk_40k => coe_reg[3][15].CLK
clk_40k => coe_reg[3][16].CLK
clk_40k => coe_reg[2][0].CLK
clk_40k => coe_reg[2][1].CLK
clk_40k => coe_reg[2][2].CLK
clk_40k => coe_reg[2][3].CLK
clk_40k => coe_reg[2][4].CLK
clk_40k => coe_reg[2][5].CLK
clk_40k => coe_reg[2][6].CLK
clk_40k => coe_reg[2][7].CLK
clk_40k => coe_reg[2][8].CLK
clk_40k => coe_reg[2][9].CLK
clk_40k => coe_reg[2][10].CLK
clk_40k => coe_reg[2][11].CLK
clk_40k => coe_reg[2][12].CLK
clk_40k => coe_reg[2][13].CLK
clk_40k => coe_reg[2][14].CLK
clk_40k => coe_reg[2][15].CLK
clk_40k => coe_reg[2][16].CLK
clk_40k => coe_reg[1][0].CLK
clk_40k => coe_reg[1][1].CLK
clk_40k => coe_reg[1][2].CLK
clk_40k => coe_reg[1][3].CLK
clk_40k => coe_reg[1][4].CLK
clk_40k => coe_reg[1][5].CLK
clk_40k => coe_reg[1][6].CLK
clk_40k => coe_reg[1][7].CLK
clk_40k => coe_reg[1][8].CLK
clk_40k => coe_reg[1][9].CLK
clk_40k => coe_reg[1][10].CLK
clk_40k => coe_reg[1][11].CLK
clk_40k => coe_reg[1][12].CLK
clk_40k => coe_reg[1][13].CLK
clk_40k => coe_reg[1][14].CLK
clk_40k => coe_reg[1][15].CLK
clk_40k => coe_reg[1][16].CLK
clk_40k => coe_reg[0][0].CLK
clk_40k => coe_reg[0][1].CLK
clk_40k => coe_reg[0][2].CLK
clk_40k => coe_reg[0][3].CLK
clk_40k => coe_reg[0][4].CLK
clk_40k => coe_reg[0][5].CLK
clk_40k => coe_reg[0][6].CLK
clk_40k => coe_reg[0][7].CLK
clk_40k => coe_reg[0][8].CLK
clk_40k => coe_reg[0][9].CLK
clk_40k => coe_reg[0][10].CLK
clk_40k => coe_reg[0][11].CLK
clk_40k => coe_reg[0][12].CLK
clk_40k => coe_reg[0][13].CLK
clk_40k => coe_reg[0][14].CLK
clk_40k => coe_reg[0][15].CLK
clk_40k => coe_reg[0][16].CLK
clk_40k => coe_en_delay1.CLK
clk_240k => Dout_buf[0].CLK
clk_240k => Dout_buf[1].CLK
clk_240k => Dout_buf[2].CLK
clk_240k => Dout_buf[3].CLK
clk_240k => Dout_buf[4].CLK
clk_240k => Dout_buf[5].CLK
clk_240k => Dout_buf[6].CLK
clk_240k => Dout_buf[7].CLK
clk_240k => Dout_buf[8].CLK
clk_240k => Dout_buf[9].CLK
clk_240k => Dout_buf[10].CLK
clk_240k => Dout_buf[11].CLK
clk_240k => Dout_buf[12].CLK
clk_240k => Dout_buf[13].CLK
clk_240k => Dout_buf[14].CLK
clk_240k => Dout_buf[15].CLK
clk_240k => Dout_buf[16].CLK
clk_240k => Dout_buf[17].CLK
clk_240k => Dout_buf[18].CLK
clk_240k => Dout_buf[19].CLK
clk_240k => Dout_buf[20].CLK
clk_240k => Dout_buf[21].CLK
clk_240k => Dout_buf[22].CLK
clk_240k => Dout_buf[23].CLK
clk_240k => Dout_buf[24].CLK
clk_240k => Dout_buf[25].CLK
clk_240k => Dout_buf[26].CLK
clk_240k => Dout_buf[27].CLK
clk_240k => Dout_buf[28].CLK
clk_240k => Yout[0].CLK
clk_240k => Yout[1].CLK
clk_240k => Yout[2].CLK
clk_240k => Yout[3].CLK
clk_240k => Yout[4].CLK
clk_240k => Yout[5].CLK
clk_240k => Yout[6].CLK
clk_240k => Yout[7].CLK
clk_240k => Yout[8].CLK
clk_240k => Yout[9].CLK
clk_240k => Yout[10].CLK
clk_240k => Yout[11].CLK
clk_240k => Yout[12].CLK
clk_240k => Yout[13].CLK
clk_240k => Yout[14].CLK
clk_240k => Yout[15].CLK
clk_240k => Yout[16].CLK
clk_240k => Yout[17].CLK
clk_240k => Yout[18].CLK
clk_240k => Yout[19].CLK
clk_240k => Yout[20].CLK
clk_240k => Yout[21].CLK
clk_240k => Yout[22].CLK
clk_240k => Yout[23].CLK
clk_240k => Yout[24].CLK
clk_240k => Yout[25].CLK
clk_240k => Yout[26].CLK
clk_240k => Yout[27].CLK
clk_240k => Yout[28].CLK
clk_240k => Yout[29].CLK
clk_240k => Yout[30].CLK
clk_240k => Yout[31].CLK
clk_240k => Yout[32].CLK
clk_240k => Yout[33].CLK
clk_240k => Yout[34].CLK
clk_240k => Yout[35].CLK
clk_240k => Yout[36].CLK
clk_240k => Yout[37].CLK
clk_240k => Yout[38].CLK
clk_240k => Yout[39].CLK
clk_240k => Yout[40].CLK
clk_240k => Yout[41].CLK
clk_240k => Yout[42].CLK
clk_240k => Yout[43].CLK
clk_240k => Yout[44].CLK
clk_240k => Yout[45].CLK
clk_240k => Yout[46].CLK
clk_240k => Yout[47].CLK
clk_240k => pole_mult_reg[0][0].CLK
clk_240k => pole_mult_reg[0][1].CLK
clk_240k => pole_mult_reg[0][2].CLK
clk_240k => pole_mult_reg[0][3].CLK
clk_240k => pole_mult_reg[0][4].CLK
clk_240k => pole_mult_reg[0][5].CLK
clk_240k => pole_mult_reg[0][6].CLK
clk_240k => pole_mult_reg[0][7].CLK
clk_240k => pole_mult_reg[0][8].CLK
clk_240k => pole_mult_reg[0][9].CLK
clk_240k => pole_mult_reg[0][10].CLK
clk_240k => pole_mult_reg[0][11].CLK
clk_240k => pole_mult_reg[0][12].CLK
clk_240k => pole_mult_reg[0][13].CLK
clk_240k => pole_mult_reg[0][14].CLK
clk_240k => pole_mult_reg[0][15].CLK
clk_240k => pole_mult_reg[0][16].CLK
clk_240k => pole_mult_reg[0][17].CLK
clk_240k => pole_mult_reg[0][18].CLK
clk_240k => pole_mult_reg[0][19].CLK
clk_240k => pole_mult_reg[0][20].CLK
clk_240k => pole_mult_reg[0][21].CLK
clk_240k => pole_mult_reg[0][22].CLK
clk_240k => pole_mult_reg[0][23].CLK
clk_240k => pole_mult_reg[0][24].CLK
clk_240k => pole_mult_reg[0][25].CLK
clk_240k => pole_mult_reg[0][26].CLK
clk_240k => pole_mult_reg[0][27].CLK
clk_240k => pole_mult_reg[0][28].CLK
clk_240k => pole_mult_reg[0][29].CLK
clk_240k => pole_mult_reg[0][30].CLK
clk_240k => pole_mult_reg[0][31].CLK
clk_240k => pole_mult_reg[0][32].CLK
clk_240k => pole_mult_reg[0][33].CLK
clk_240k => pole_mult_reg[0][34].CLK
clk_240k => pole_mult_reg[0][35].CLK
clk_240k => pole_mult_reg[0][36].CLK
clk_240k => pole_mult_reg[0][37].CLK
clk_240k => pole_mult_reg[0][38].CLK
clk_240k => pole_mult_reg[0][39].CLK
clk_240k => pole_mult_reg[0][40].CLK
clk_240k => pole_mult_reg[0][41].CLK
clk_240k => pole_mult_reg[0][42].CLK
clk_240k => pole_mult_reg[0][43].CLK
clk_240k => pole_mult_reg[0][44].CLK
clk_240k => pole_mult_reg[0][45].CLK
clk_240k => pole_mult_reg[1][0].CLK
clk_240k => pole_mult_reg[1][1].CLK
clk_240k => pole_mult_reg[1][2].CLK
clk_240k => pole_mult_reg[1][3].CLK
clk_240k => pole_mult_reg[1][4].CLK
clk_240k => pole_mult_reg[1][5].CLK
clk_240k => pole_mult_reg[1][6].CLK
clk_240k => pole_mult_reg[1][7].CLK
clk_240k => pole_mult_reg[1][8].CLK
clk_240k => pole_mult_reg[1][9].CLK
clk_240k => pole_mult_reg[1][10].CLK
clk_240k => pole_mult_reg[1][11].CLK
clk_240k => pole_mult_reg[1][12].CLK
clk_240k => pole_mult_reg[1][13].CLK
clk_240k => pole_mult_reg[1][14].CLK
clk_240k => pole_mult_reg[1][15].CLK
clk_240k => pole_mult_reg[1][16].CLK
clk_240k => pole_mult_reg[1][17].CLK
clk_240k => pole_mult_reg[1][18].CLK
clk_240k => pole_mult_reg[1][19].CLK
clk_240k => pole_mult_reg[1][20].CLK
clk_240k => pole_mult_reg[1][21].CLK
clk_240k => pole_mult_reg[1][22].CLK
clk_240k => pole_mult_reg[1][23].CLK
clk_240k => pole_mult_reg[1][24].CLK
clk_240k => pole_mult_reg[1][25].CLK
clk_240k => pole_mult_reg[1][26].CLK
clk_240k => pole_mult_reg[1][27].CLK
clk_240k => pole_mult_reg[1][28].CLK
clk_240k => pole_mult_reg[1][29].CLK
clk_240k => pole_mult_reg[1][30].CLK
clk_240k => pole_mult_reg[1][31].CLK
clk_240k => pole_mult_reg[1][32].CLK
clk_240k => pole_mult_reg[1][33].CLK
clk_240k => pole_mult_reg[1][34].CLK
clk_240k => pole_mult_reg[1][35].CLK
clk_240k => pole_mult_reg[1][36].CLK
clk_240k => pole_mult_reg[1][37].CLK
clk_240k => pole_mult_reg[1][38].CLK
clk_240k => pole_mult_reg[1][39].CLK
clk_240k => pole_mult_reg[1][40].CLK
clk_240k => pole_mult_reg[1][41].CLK
clk_240k => pole_mult_reg[1][42].CLK
clk_240k => pole_mult_reg[1][43].CLK
clk_240k => pole_mult_reg[1][44].CLK
clk_240k => pole_mult_reg[1][45].CLK
clk_240k => Xout[0].CLK
clk_240k => Xout[1].CLK
clk_240k => Xout[2].CLK
clk_240k => Xout[3].CLK
clk_240k => Xout[4].CLK
clk_240k => Xout[5].CLK
clk_240k => Xout[6].CLK
clk_240k => Xout[7].CLK
clk_240k => Xout[8].CLK
clk_240k => Xout[9].CLK
clk_240k => Xout[10].CLK
clk_240k => Xout[11].CLK
clk_240k => Xout[12].CLK
clk_240k => Xout[13].CLK
clk_240k => Xout[14].CLK
clk_240k => Xout[15].CLK
clk_240k => Xout[16].CLK
clk_240k => Xout[17].CLK
clk_240k => Xout[18].CLK
clk_240k => Xout[19].CLK
clk_240k => Xout[20].CLK
clk_240k => Xout[21].CLK
clk_240k => Xout[22].CLK
clk_240k => Xout[23].CLK
clk_240k => Xout[24].CLK
clk_240k => Xout[25].CLK
clk_240k => Xout[26].CLK
clk_240k => Xout[27].CLK
clk_240k => Xout[28].CLK
clk_240k => Xout[29].CLK
clk_240k => Xout[30].CLK
clk_240k => Xout[31].CLK
clk_240k => Xout[32].CLK
clk_240k => Xout[33].CLK
clk_240k => Xout[34].CLK
clk_240k => Xout[35].CLK
clk_240k => Xout[36].CLK
clk_240k => Xout[37].CLK
clk_240k => Xout[38].CLK
clk_240k => Xout[39].CLK
clk_240k => Xout[40].CLK
clk_240k => Xout[41].CLK
clk_240k => Xout[42].CLK
clk_240k => zero_mult_reg[0][0].CLK
clk_240k => zero_mult_reg[0][1].CLK
clk_240k => zero_mult_reg[0][2].CLK
clk_240k => zero_mult_reg[0][3].CLK
clk_240k => zero_mult_reg[0][4].CLK
clk_240k => zero_mult_reg[0][5].CLK
clk_240k => zero_mult_reg[0][6].CLK
clk_240k => zero_mult_reg[0][7].CLK
clk_240k => zero_mult_reg[0][8].CLK
clk_240k => zero_mult_reg[0][9].CLK
clk_240k => zero_mult_reg[0][10].CLK
clk_240k => zero_mult_reg[0][11].CLK
clk_240k => zero_mult_reg[0][12].CLK
clk_240k => zero_mult_reg[0][13].CLK
clk_240k => zero_mult_reg[0][14].CLK
clk_240k => zero_mult_reg[0][15].CLK
clk_240k => zero_mult_reg[0][16].CLK
clk_240k => zero_mult_reg[0][17].CLK
clk_240k => zero_mult_reg[0][18].CLK
clk_240k => zero_mult_reg[0][19].CLK
clk_240k => zero_mult_reg[0][20].CLK
clk_240k => zero_mult_reg[0][21].CLK
clk_240k => zero_mult_reg[0][22].CLK
clk_240k => zero_mult_reg[0][23].CLK
clk_240k => zero_mult_reg[0][24].CLK
clk_240k => zero_mult_reg[0][25].CLK
clk_240k => zero_mult_reg[0][26].CLK
clk_240k => zero_mult_reg[0][27].CLK
clk_240k => zero_mult_reg[0][28].CLK
clk_240k => zero_mult_reg[0][29].CLK
clk_240k => zero_mult_reg[0][30].CLK
clk_240k => zero_mult_reg[0][31].CLK
clk_240k => zero_mult_reg[0][32].CLK
clk_240k => zero_mult_reg[0][33].CLK
clk_240k => zero_mult_reg[0][34].CLK
clk_240k => zero_mult_reg[0][35].CLK
clk_240k => zero_mult_reg[0][36].CLK
clk_240k => zero_mult_reg[0][37].CLK
clk_240k => zero_mult_reg[0][38].CLK
clk_240k => zero_mult_reg[0][39].CLK
clk_240k => zero_mult_reg[0][40].CLK
clk_240k => zero_mult_reg[1][0].CLK
clk_240k => zero_mult_reg[1][1].CLK
clk_240k => zero_mult_reg[1][2].CLK
clk_240k => zero_mult_reg[1][3].CLK
clk_240k => zero_mult_reg[1][4].CLK
clk_240k => zero_mult_reg[1][5].CLK
clk_240k => zero_mult_reg[1][6].CLK
clk_240k => zero_mult_reg[1][7].CLK
clk_240k => zero_mult_reg[1][8].CLK
clk_240k => zero_mult_reg[1][9].CLK
clk_240k => zero_mult_reg[1][10].CLK
clk_240k => zero_mult_reg[1][11].CLK
clk_240k => zero_mult_reg[1][12].CLK
clk_240k => zero_mult_reg[1][13].CLK
clk_240k => zero_mult_reg[1][14].CLK
clk_240k => zero_mult_reg[1][15].CLK
clk_240k => zero_mult_reg[1][16].CLK
clk_240k => zero_mult_reg[1][17].CLK
clk_240k => zero_mult_reg[1][18].CLK
clk_240k => zero_mult_reg[1][19].CLK
clk_240k => zero_mult_reg[1][20].CLK
clk_240k => zero_mult_reg[1][21].CLK
clk_240k => zero_mult_reg[1][22].CLK
clk_240k => zero_mult_reg[1][23].CLK
clk_240k => zero_mult_reg[1][24].CLK
clk_240k => zero_mult_reg[1][25].CLK
clk_240k => zero_mult_reg[1][26].CLK
clk_240k => zero_mult_reg[1][27].CLK
clk_240k => zero_mult_reg[1][28].CLK
clk_240k => zero_mult_reg[1][29].CLK
clk_240k => zero_mult_reg[1][30].CLK
clk_240k => zero_mult_reg[1][31].CLK
clk_240k => zero_mult_reg[1][32].CLK
clk_240k => zero_mult_reg[1][33].CLK
clk_240k => zero_mult_reg[1][34].CLK
clk_240k => zero_mult_reg[1][35].CLK
clk_240k => zero_mult_reg[1][36].CLK
clk_240k => zero_mult_reg[1][37].CLK
clk_240k => zero_mult_reg[1][38].CLK
clk_240k => zero_mult_reg[1][39].CLK
clk_240k => zero_mult_reg[1][40].CLK
clk_240k => zero_mult_reg[2][0].CLK
clk_240k => zero_mult_reg[2][1].CLK
clk_240k => zero_mult_reg[2][2].CLK
clk_240k => zero_mult_reg[2][3].CLK
clk_240k => zero_mult_reg[2][4].CLK
clk_240k => zero_mult_reg[2][5].CLK
clk_240k => zero_mult_reg[2][6].CLK
clk_240k => zero_mult_reg[2][7].CLK
clk_240k => zero_mult_reg[2][8].CLK
clk_240k => zero_mult_reg[2][9].CLK
clk_240k => zero_mult_reg[2][10].CLK
clk_240k => zero_mult_reg[2][11].CLK
clk_240k => zero_mult_reg[2][12].CLK
clk_240k => zero_mult_reg[2][13].CLK
clk_240k => zero_mult_reg[2][14].CLK
clk_240k => zero_mult_reg[2][15].CLK
clk_240k => zero_mult_reg[2][16].CLK
clk_240k => zero_mult_reg[2][17].CLK
clk_240k => zero_mult_reg[2][18].CLK
clk_240k => zero_mult_reg[2][19].CLK
clk_240k => zero_mult_reg[2][20].CLK
clk_240k => zero_mult_reg[2][21].CLK
clk_240k => zero_mult_reg[2][22].CLK
clk_240k => zero_mult_reg[2][23].CLK
clk_240k => zero_mult_reg[2][24].CLK
clk_240k => zero_mult_reg[2][25].CLK
clk_240k => zero_mult_reg[2][26].CLK
clk_240k => zero_mult_reg[2][27].CLK
clk_240k => zero_mult_reg[2][28].CLK
clk_240k => zero_mult_reg[2][29].CLK
clk_240k => zero_mult_reg[2][30].CLK
clk_240k => zero_mult_reg[2][31].CLK
clk_240k => zero_mult_reg[2][32].CLK
clk_240k => zero_mult_reg[2][33].CLK
clk_240k => zero_mult_reg[2][34].CLK
clk_240k => zero_mult_reg[2][35].CLK
clk_240k => zero_mult_reg[2][36].CLK
clk_240k => zero_mult_reg[2][37].CLK
clk_240k => zero_mult_reg[2][38].CLK
clk_240k => zero_mult_reg[2][39].CLK
clk_240k => zero_mult_reg[2][40].CLK
clk_240k => clk240k_cnt[0].CLK
clk_240k => clk240k_cnt[1].CLK
clk_240k => clk240k_cnt[2].CLK
clk_240k => coe_mul_cnt[0].CLK
clk_240k => coe_mul_cnt[1].CLK
clk_240k => coe_mul_cnt[2].CLK
Din[0] => Xin_reg[0][0].DATAIN
Din[1] => Xin_reg[0][1].DATAIN
Din[2] => Xin_reg[0][2].DATAIN
Din[3] => Xin_reg[0][3].DATAIN
Din[4] => Xin_reg[0][4].DATAIN
Din[5] => Xin_reg[0][5].DATAIN
Din[6] => Xin_reg[0][6].DATAIN
Din[7] => Xin_reg[0][7].DATAIN
Din[8] => Xin_reg[0][8].DATAIN
Din[9] => Xin_reg[0][9].DATAIN
Din[10] => Xin_reg[0][10].DATAIN
Din[11] => Xin_reg[0][11].DATAIN
Din[12] => Xin_reg[0][12].DATAIN
Din[13] => Xin_reg[0][13].DATAIN
Din[14] => Xin_reg[0][14].DATAIN
Din[15] => Xin_reg[0][15].DATAIN
Din[16] => Xin_reg[0][16].DATAIN
Din[17] => Xin_reg[0][17].DATAIN
Din[18] => Xin_reg[0][18].DATAIN
Din[19] => Xin_reg[0][19].DATAIN
Din[20] => Xin_reg[0][20].DATAIN
Din[21] => Xin_reg[0][21].DATAIN
Din[22] => Xin_reg[0][22].DATAIN
Din[23] => Xin_reg[0][23].DATAIN
coe[0] => coe_reg[5][0].DATAIN
coe[1] => coe_reg[5][1].DATAIN
coe[2] => coe_reg[5][2].DATAIN
coe[3] => coe_reg[5][3].DATAIN
coe[4] => coe_reg[5][4].DATAIN
coe[5] => coe_reg[5][5].DATAIN
coe[6] => coe_reg[5][6].DATAIN
coe[7] => coe_reg[5][7].DATAIN
coe[8] => coe_reg[5][8].DATAIN
coe[9] => coe_reg[5][9].DATAIN
coe[10] => coe_reg[5][10].DATAIN
coe[11] => coe_reg[5][11].DATAIN
coe[12] => coe_reg[5][12].DATAIN
coe[13] => coe_reg[5][13].DATAIN
coe[14] => coe_reg[5][14].DATAIN
coe[15] => coe_reg[5][15].DATAIN
coe[16] => coe_reg[5][16].DATAIN
coe_en => coe_en_delay1.DATAIN
Dout[0] <= Dout_buf[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_buf[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_buf[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_buf[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_buf[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_buf[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_buf[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_buf[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_buf[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_buf[9].DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_buf[10].DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_buf[11].DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_buf[12].DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_buf[13].DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_buf[14].DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_buf[15].DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout_buf[16].DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout_buf[17].DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout_buf[18].DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout_buf[19].DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout_buf[20].DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout_buf[21].DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout_buf[22].DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout_buf[23].DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout_buf[24].DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout_buf[25].DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout_buf[26].DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout_buf[27].DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout_buf[28].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
dataa[16] => mult_l8n:auto_generated.dataa[16]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
datab[16] => mult_l8n:auto_generated.datab[16]
datab[17] => mult_l8n:auto_generated.datab[17]
datab[18] => mult_l8n:auto_generated.datab[18]
datab[19] => mult_l8n:auto_generated.datab[19]
datab[20] => mult_l8n:auto_generated.datab[20]
datab[21] => mult_l8n:auto_generated.datab[21]
datab[22] => mult_l8n:auto_generated.datab[22]
datab[23] => mult_l8n:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]
result[32] <= mult_l8n:auto_generated.result[32]
result[33] <= mult_l8n:auto_generated.result[33]
result[34] <= mult_l8n:auto_generated.result[34]
result[35] <= mult_l8n:auto_generated.result[35]
result[36] <= mult_l8n:auto_generated.result[36]
result[37] <= mult_l8n:auto_generated.result[37]
result[38] <= mult_l8n:auto_generated.result[38]
result[39] <= mult_l8n:auto_generated.result[39]
result[40] <= mult_l8n:auto_generated.result[40]


|au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_v8n:auto_generated.dataa[0]
dataa[1] => mult_v8n:auto_generated.dataa[1]
dataa[2] => mult_v8n:auto_generated.dataa[2]
dataa[3] => mult_v8n:auto_generated.dataa[3]
dataa[4] => mult_v8n:auto_generated.dataa[4]
dataa[5] => mult_v8n:auto_generated.dataa[5]
dataa[6] => mult_v8n:auto_generated.dataa[6]
dataa[7] => mult_v8n:auto_generated.dataa[7]
dataa[8] => mult_v8n:auto_generated.dataa[8]
dataa[9] => mult_v8n:auto_generated.dataa[9]
dataa[10] => mult_v8n:auto_generated.dataa[10]
dataa[11] => mult_v8n:auto_generated.dataa[11]
dataa[12] => mult_v8n:auto_generated.dataa[12]
dataa[13] => mult_v8n:auto_generated.dataa[13]
dataa[14] => mult_v8n:auto_generated.dataa[14]
dataa[15] => mult_v8n:auto_generated.dataa[15]
dataa[16] => mult_v8n:auto_generated.dataa[16]
datab[0] => mult_v8n:auto_generated.datab[0]
datab[1] => mult_v8n:auto_generated.datab[1]
datab[2] => mult_v8n:auto_generated.datab[2]
datab[3] => mult_v8n:auto_generated.datab[3]
datab[4] => mult_v8n:auto_generated.datab[4]
datab[5] => mult_v8n:auto_generated.datab[5]
datab[6] => mult_v8n:auto_generated.datab[6]
datab[7] => mult_v8n:auto_generated.datab[7]
datab[8] => mult_v8n:auto_generated.datab[8]
datab[9] => mult_v8n:auto_generated.datab[9]
datab[10] => mult_v8n:auto_generated.datab[10]
datab[11] => mult_v8n:auto_generated.datab[11]
datab[12] => mult_v8n:auto_generated.datab[12]
datab[13] => mult_v8n:auto_generated.datab[13]
datab[14] => mult_v8n:auto_generated.datab[14]
datab[15] => mult_v8n:auto_generated.datab[15]
datab[16] => mult_v8n:auto_generated.datab[16]
datab[17] => mult_v8n:auto_generated.datab[17]
datab[18] => mult_v8n:auto_generated.datab[18]
datab[19] => mult_v8n:auto_generated.datab[19]
datab[20] => mult_v8n:auto_generated.datab[20]
datab[21] => mult_v8n:auto_generated.datab[21]
datab[22] => mult_v8n:auto_generated.datab[22]
datab[23] => mult_v8n:auto_generated.datab[23]
datab[24] => mult_v8n:auto_generated.datab[24]
datab[25] => mult_v8n:auto_generated.datab[25]
datab[26] => mult_v8n:auto_generated.datab[26]
datab[27] => mult_v8n:auto_generated.datab[27]
datab[28] => mult_v8n:auto_generated.datab[28]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_v8n:auto_generated.result[0]
result[1] <= mult_v8n:auto_generated.result[1]
result[2] <= mult_v8n:auto_generated.result[2]
result[3] <= mult_v8n:auto_generated.result[3]
result[4] <= mult_v8n:auto_generated.result[4]
result[5] <= mult_v8n:auto_generated.result[5]
result[6] <= mult_v8n:auto_generated.result[6]
result[7] <= mult_v8n:auto_generated.result[7]
result[8] <= mult_v8n:auto_generated.result[8]
result[9] <= mult_v8n:auto_generated.result[9]
result[10] <= mult_v8n:auto_generated.result[10]
result[11] <= mult_v8n:auto_generated.result[11]
result[12] <= mult_v8n:auto_generated.result[12]
result[13] <= mult_v8n:auto_generated.result[13]
result[14] <= mult_v8n:auto_generated.result[14]
result[15] <= mult_v8n:auto_generated.result[15]
result[16] <= mult_v8n:auto_generated.result[16]
result[17] <= mult_v8n:auto_generated.result[17]
result[18] <= mult_v8n:auto_generated.result[18]
result[19] <= mult_v8n:auto_generated.result[19]
result[20] <= mult_v8n:auto_generated.result[20]
result[21] <= mult_v8n:auto_generated.result[21]
result[22] <= mult_v8n:auto_generated.result[22]
result[23] <= mult_v8n:auto_generated.result[23]
result[24] <= mult_v8n:auto_generated.result[24]
result[25] <= mult_v8n:auto_generated.result[25]
result[26] <= mult_v8n:auto_generated.result[26]
result[27] <= mult_v8n:auto_generated.result[27]
result[28] <= mult_v8n:auto_generated.result[28]
result[29] <= mult_v8n:auto_generated.result[29]
result[30] <= mult_v8n:auto_generated.result[30]
result[31] <= mult_v8n:auto_generated.result[31]
result[32] <= mult_v8n:auto_generated.result[32]
result[33] <= mult_v8n:auto_generated.result[33]
result[34] <= mult_v8n:auto_generated.result[34]
result[35] <= mult_v8n:auto_generated.result[35]
result[36] <= mult_v8n:auto_generated.result[36]
result[37] <= mult_v8n:auto_generated.result[37]
result[38] <= mult_v8n:auto_generated.result[38]
result[39] <= mult_v8n:auto_generated.result[39]
result[40] <= mult_v8n:auto_generated.result[40]
result[41] <= mult_v8n:auto_generated.result[41]
result[42] <= mult_v8n:auto_generated.result[42]
result[43] <= mult_v8n:auto_generated.result[43]
result[44] <= mult_v8n:auto_generated.result[44]
result[45] <= mult_v8n:auto_generated.result[45]


|au_filter|equalizer:equalizer_inst|iir:iir_5000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
datab[24] => mac_mult3.DATAB6
datab[25] => mac_mult3.DATAB7
datab[26] => mac_mult3.DATAB8
datab[27] => mac_mult3.DATAB9
datab[28] => mac_mult3.DATAB10
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a


|au_filter|equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1lb1:auto_generated.address_a[0]
address_a[1] => altsyncram_1lb1:auto_generated.address_a[1]
address_a[2] => altsyncram_1lb1:auto_generated.address_a[2]
address_a[3] => altsyncram_1lb1:auto_generated.address_a[3]
address_a[4] => altsyncram_1lb1:auto_generated.address_a[4]
address_a[5] => altsyncram_1lb1:auto_generated.address_a[5]
address_a[6] => altsyncram_1lb1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1lb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1lb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1lb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1lb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1lb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1lb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1lb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1lb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1lb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1lb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1lb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1lb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1lb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1lb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1lb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1lb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1lb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_1lb1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|equalizer:equalizer_inst|rom_iir_5000:rom_iir_5000_inst|altsyncram:altsyncram_component|altsyncram_1lb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|au_filter|equalizer:equalizer_inst|iir:iir_8000
rst => coe_reg[5][0].ACLR
rst => coe_reg[5][1].PRESET
rst => coe_reg[5][2].ACLR
rst => coe_reg[5][3].ACLR
rst => coe_reg[5][4].ACLR
rst => coe_reg[5][5].PRESET
rst => coe_reg[5][6].PRESET
rst => coe_reg[5][7].ACLR
rst => coe_reg[5][8].PRESET
rst => coe_reg[5][9].ACLR
rst => coe_reg[5][10].PRESET
rst => coe_reg[5][11].ACLR
rst => coe_reg[5][12].PRESET
rst => coe_reg[5][13].PRESET
rst => coe_reg[5][14].PRESET
rst => coe_reg[5][15].ACLR
rst => coe_reg[5][16].ACLR
rst => coe_reg[4][0].PRESET
rst => coe_reg[4][1].ACLR
rst => coe_reg[4][2].ACLR
rst => coe_reg[4][3].PRESET
rst => coe_reg[4][4].ACLR
rst => coe_reg[4][5].ACLR
rst => coe_reg[4][6].PRESET
rst => coe_reg[4][7].PRESET
rst => coe_reg[4][8].PRESET
rst => coe_reg[4][9].ACLR
rst => coe_reg[4][10].ACLR
rst => coe_reg[4][11].PRESET
rst => coe_reg[4][12].PRESET
rst => coe_reg[4][13].ACLR
rst => coe_reg[4][14].ACLR
rst => coe_reg[4][15].ACLR
rst => coe_reg[4][16].PRESET
rst => coe_reg[3][0].ACLR
rst => coe_reg[3][1].ACLR
rst => coe_reg[3][2].ACLR
rst => coe_reg[3][3].ACLR
rst => coe_reg[3][4].ACLR
rst => coe_reg[3][5].ACLR
rst => coe_reg[3][6].ACLR
rst => coe_reg[3][7].ACLR
rst => coe_reg[3][8].ACLR
rst => coe_reg[3][9].ACLR
rst => coe_reg[3][10].ACLR
rst => coe_reg[3][11].ACLR
rst => coe_reg[3][12].ACLR
rst => coe_reg[3][13].ACLR
rst => coe_reg[3][14].ACLR
rst => coe_reg[3][15].PRESET
rst => coe_reg[3][16].ACLR
rst => coe_reg[2][0].ACLR
rst => coe_reg[2][1].PRESET
rst => coe_reg[2][2].ACLR
rst => coe_reg[2][3].ACLR
rst => coe_reg[2][4].ACLR
rst => coe_reg[2][5].PRESET
rst => coe_reg[2][6].PRESET
rst => coe_reg[2][7].ACLR
rst => coe_reg[2][8].PRESET
rst => coe_reg[2][9].ACLR
rst => coe_reg[2][10].PRESET
rst => coe_reg[2][11].ACLR
rst => coe_reg[2][12].PRESET
rst => coe_reg[2][13].PRESET
rst => coe_reg[2][14].PRESET
rst => coe_reg[2][15].ACLR
rst => coe_reg[2][16].ACLR
rst => coe_reg[1][0].PRESET
rst => coe_reg[1][1].ACLR
rst => coe_reg[1][2].ACLR
rst => coe_reg[1][3].PRESET
rst => coe_reg[1][4].ACLR
rst => coe_reg[1][5].ACLR
rst => coe_reg[1][6].PRESET
rst => coe_reg[1][7].PRESET
rst => coe_reg[1][8].PRESET
rst => coe_reg[1][9].ACLR
rst => coe_reg[1][10].ACLR
rst => coe_reg[1][11].PRESET
rst => coe_reg[1][12].PRESET
rst => coe_reg[1][13].ACLR
rst => coe_reg[1][14].ACLR
rst => coe_reg[1][15].ACLR
rst => coe_reg[1][16].PRESET
rst => coe_reg[0][0].ACLR
rst => coe_reg[0][1].ACLR
rst => coe_reg[0][2].ACLR
rst => coe_reg[0][3].ACLR
rst => coe_reg[0][4].ACLR
rst => coe_reg[0][5].ACLR
rst => coe_reg[0][6].ACLR
rst => coe_reg[0][7].ACLR
rst => coe_reg[0][8].ACLR
rst => coe_reg[0][9].ACLR
rst => coe_reg[0][10].ACLR
rst => coe_reg[0][11].ACLR
rst => coe_reg[0][12].ACLR
rst => coe_reg[0][13].ACLR
rst => coe_reg[0][14].ACLR
rst => coe_reg[0][15].PRESET
rst => coe_reg[0][16].ACLR
rst => Yin[28].OUTPUTSELECT
rst => Yin[27].OUTPUTSELECT
rst => Yin[26].OUTPUTSELECT
rst => Yin[25].OUTPUTSELECT
rst => Yin[24].OUTPUTSELECT
rst => Yin[23].OUTPUTSELECT
rst => Yin[22].OUTPUTSELECT
rst => Yin[21].OUTPUTSELECT
rst => Yin[20].OUTPUTSELECT
rst => Yin[19].OUTPUTSELECT
rst => Yin[18].OUTPUTSELECT
rst => Yin[17].OUTPUTSELECT
rst => Yin[16].OUTPUTSELECT
rst => Yin[15].OUTPUTSELECT
rst => Yin[14].OUTPUTSELECT
rst => Yin[13].OUTPUTSELECT
rst => Yin[12].OUTPUTSELECT
rst => Yin[11].OUTPUTSELECT
rst => Yin[10].OUTPUTSELECT
rst => Yin[9].OUTPUTSELECT
rst => Yin[8].OUTPUTSELECT
rst => Yin[7].OUTPUTSELECT
rst => Yin[6].OUTPUTSELECT
rst => Yin[5].OUTPUTSELECT
rst => Yin[4].OUTPUTSELECT
rst => Yin[3].OUTPUTSELECT
rst => Yin[2].OUTPUTSELECT
rst => Yin[1].OUTPUTSELECT
rst => Yin[0].OUTPUTSELECT
rst => Dout_buf[0].ACLR
rst => Dout_buf[1].ACLR
rst => Dout_buf[2].ACLR
rst => Dout_buf[3].ACLR
rst => Dout_buf[4].ACLR
rst => Dout_buf[5].ACLR
rst => Dout_buf[6].ACLR
rst => Dout_buf[7].ACLR
rst => Dout_buf[8].ACLR
rst => Dout_buf[9].ACLR
rst => Dout_buf[10].ACLR
rst => Dout_buf[11].ACLR
rst => Dout_buf[12].ACLR
rst => Dout_buf[13].ACLR
rst => Dout_buf[14].ACLR
rst => Dout_buf[15].ACLR
rst => Dout_buf[16].ACLR
rst => Dout_buf[17].ACLR
rst => Dout_buf[18].ACLR
rst => Dout_buf[19].ACLR
rst => Dout_buf[20].ACLR
rst => Dout_buf[21].ACLR
rst => Dout_buf[22].ACLR
rst => Dout_buf[23].ACLR
rst => Dout_buf[24].ACLR
rst => Dout_buf[25].ACLR
rst => Dout_buf[26].ACLR
rst => Dout_buf[27].ACLR
rst => Dout_buf[28].ACLR
rst => coe_en_delay1.ACLR
rst => coe_buf[5][0].ACLR
rst => coe_buf[5][1].PRESET
rst => coe_buf[5][2].ACLR
rst => coe_buf[5][3].ACLR
rst => coe_buf[5][4].ACLR
rst => coe_buf[5][5].PRESET
rst => coe_buf[5][6].PRESET
rst => coe_buf[5][7].ACLR
rst => coe_buf[5][8].PRESET
rst => coe_buf[5][9].ACLR
rst => coe_buf[5][10].PRESET
rst => coe_buf[5][11].ACLR
rst => coe_buf[5][12].PRESET
rst => coe_buf[5][13].PRESET
rst => coe_buf[5][14].PRESET
rst => coe_buf[5][15].ACLR
rst => coe_buf[5][16].ACLR
rst => coe_buf[4][0].PRESET
rst => coe_buf[4][1].ACLR
rst => coe_buf[4][2].ACLR
rst => coe_buf[4][3].PRESET
rst => coe_buf[4][4].ACLR
rst => coe_buf[4][5].ACLR
rst => coe_buf[4][6].PRESET
rst => coe_buf[4][7].PRESET
rst => coe_buf[4][8].PRESET
rst => coe_buf[4][9].ACLR
rst => coe_buf[4][10].ACLR
rst => coe_buf[4][11].PRESET
rst => coe_buf[4][12].PRESET
rst => coe_buf[4][13].ACLR
rst => coe_buf[4][14].ACLR
rst => coe_buf[4][15].ACLR
rst => coe_buf[4][16].PRESET
rst => coe_buf[3][0].ACLR
rst => coe_buf[3][1].ACLR
rst => coe_buf[3][2].ACLR
rst => coe_buf[3][3].ACLR
rst => coe_buf[3][4].ACLR
rst => coe_buf[3][5].ACLR
rst => coe_buf[3][6].ACLR
rst => coe_buf[3][7].ACLR
rst => coe_buf[3][8].ACLR
rst => coe_buf[3][9].ACLR
rst => coe_buf[3][10].ACLR
rst => coe_buf[3][11].ACLR
rst => coe_buf[3][12].ACLR
rst => coe_buf[3][13].ACLR
rst => coe_buf[3][14].ACLR
rst => coe_buf[3][15].PRESET
rst => coe_buf[3][16].ACLR
rst => coe_buf[2][0].ACLR
rst => coe_buf[2][1].PRESET
rst => coe_buf[2][2].ACLR
rst => coe_buf[2][3].ACLR
rst => coe_buf[2][4].ACLR
rst => coe_buf[2][5].PRESET
rst => coe_buf[2][6].PRESET
rst => coe_buf[2][7].ACLR
rst => coe_buf[2][8].PRESET
rst => coe_buf[2][9].ACLR
rst => coe_buf[2][10].PRESET
rst => coe_buf[2][11].ACLR
rst => coe_buf[2][12].PRESET
rst => coe_buf[2][13].PRESET
rst => coe_buf[2][14].PRESET
rst => coe_buf[2][15].ACLR
rst => coe_buf[2][16].ACLR
rst => coe_buf[1][0].PRESET
rst => coe_buf[1][1].ACLR
rst => coe_buf[1][2].ACLR
rst => coe_buf[1][3].PRESET
rst => coe_buf[1][4].ACLR
rst => coe_buf[1][5].ACLR
rst => coe_buf[1][6].PRESET
rst => coe_buf[1][7].PRESET
rst => coe_buf[1][8].PRESET
rst => coe_buf[1][9].ACLR
rst => coe_buf[1][10].ACLR
rst => coe_buf[1][11].PRESET
rst => coe_buf[1][12].PRESET
rst => coe_buf[1][13].ACLR
rst => coe_buf[1][14].ACLR
rst => coe_buf[1][15].ACLR
rst => coe_buf[1][16].PRESET
rst => coe_buf[0][0].ACLR
rst => coe_buf[0][1].ACLR
rst => coe_buf[0][2].ACLR
rst => coe_buf[0][3].ACLR
rst => coe_buf[0][4].ACLR
rst => coe_buf[0][5].ACLR
rst => coe_buf[0][6].ACLR
rst => coe_buf[0][7].ACLR
rst => coe_buf[0][8].ACLR
rst => coe_buf[0][9].ACLR
rst => coe_buf[0][10].ACLR
rst => coe_buf[0][11].ACLR
rst => coe_buf[0][12].ACLR
rst => coe_buf[0][13].ACLR
rst => coe_buf[0][14].ACLR
rst => coe_buf[0][15].PRESET
rst => coe_buf[0][16].ACLR
rst => coe_ful_cnt[0].ACLR
rst => coe_ful_cnt[1].ACLR
rst => coe_ful_cnt[2].ACLR
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[0][12].ACLR
rst => Xin_reg[0][13].ACLR
rst => Xin_reg[0][14].ACLR
rst => Xin_reg[0][15].ACLR
rst => Xin_reg[0][16].ACLR
rst => Xin_reg[0][17].ACLR
rst => Xin_reg[0][18].ACLR
rst => Xin_reg[0][19].ACLR
rst => Xin_reg[0][20].ACLR
rst => Xin_reg[0][21].ACLR
rst => Xin_reg[0][22].ACLR
rst => Xin_reg[0][23].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[1][12].ACLR
rst => Xin_reg[1][13].ACLR
rst => Xin_reg[1][14].ACLR
rst => Xin_reg[1][15].ACLR
rst => Xin_reg[1][16].ACLR
rst => Xin_reg[1][17].ACLR
rst => Xin_reg[1][18].ACLR
rst => Xin_reg[1][19].ACLR
rst => Xin_reg[1][20].ACLR
rst => Xin_reg[1][21].ACLR
rst => Xin_reg[1][22].ACLR
rst => Xin_reg[1][23].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[2][12].ACLR
rst => Xin_reg[2][13].ACLR
rst => Xin_reg[2][14].ACLR
rst => Xin_reg[2][15].ACLR
rst => Xin_reg[2][16].ACLR
rst => Xin_reg[2][17].ACLR
rst => Xin_reg[2][18].ACLR
rst => Xin_reg[2][19].ACLR
rst => Xin_reg[2][20].ACLR
rst => Xin_reg[2][21].ACLR
rst => Xin_reg[2][22].ACLR
rst => Xin_reg[2][23].ACLR
rst => coe_mul_cnt[0].ACLR
rst => coe_mul_cnt[1].ACLR
rst => coe_mul_cnt[2].ACLR
rst => clk240k_cnt[0].ACLR
rst => clk240k_cnt[1].ACLR
rst => clk240k_cnt[2].ACLR
rst => zero_mult_reg[0][0].ACLR
rst => zero_mult_reg[0][1].ACLR
rst => zero_mult_reg[0][2].ACLR
rst => zero_mult_reg[0][3].ACLR
rst => zero_mult_reg[0][4].ACLR
rst => zero_mult_reg[0][5].ACLR
rst => zero_mult_reg[0][6].ACLR
rst => zero_mult_reg[0][7].ACLR
rst => zero_mult_reg[0][8].ACLR
rst => zero_mult_reg[0][9].ACLR
rst => zero_mult_reg[0][10].ACLR
rst => zero_mult_reg[0][11].ACLR
rst => zero_mult_reg[0][12].ACLR
rst => zero_mult_reg[0][13].ACLR
rst => zero_mult_reg[0][14].ACLR
rst => zero_mult_reg[0][15].ACLR
rst => zero_mult_reg[0][16].ACLR
rst => zero_mult_reg[0][17].ACLR
rst => zero_mult_reg[0][18].ACLR
rst => zero_mult_reg[0][19].ACLR
rst => zero_mult_reg[0][20].ACLR
rst => zero_mult_reg[0][21].ACLR
rst => zero_mult_reg[0][22].ACLR
rst => zero_mult_reg[0][23].ACLR
rst => zero_mult_reg[0][24].ACLR
rst => zero_mult_reg[0][25].ACLR
rst => zero_mult_reg[0][26].ACLR
rst => zero_mult_reg[0][27].ACLR
rst => zero_mult_reg[0][28].ACLR
rst => zero_mult_reg[0][29].ACLR
rst => zero_mult_reg[0][30].ACLR
rst => zero_mult_reg[0][31].ACLR
rst => zero_mult_reg[0][32].ACLR
rst => zero_mult_reg[0][33].ACLR
rst => zero_mult_reg[0][34].ACLR
rst => zero_mult_reg[0][35].ACLR
rst => zero_mult_reg[0][36].ACLR
rst => zero_mult_reg[0][37].ACLR
rst => zero_mult_reg[0][38].ACLR
rst => zero_mult_reg[0][39].ACLR
rst => zero_mult_reg[0][40].ACLR
rst => zero_mult_reg[1][0].ACLR
rst => zero_mult_reg[1][1].ACLR
rst => zero_mult_reg[1][2].ACLR
rst => zero_mult_reg[1][3].ACLR
rst => zero_mult_reg[1][4].ACLR
rst => zero_mult_reg[1][5].ACLR
rst => zero_mult_reg[1][6].ACLR
rst => zero_mult_reg[1][7].ACLR
rst => zero_mult_reg[1][8].ACLR
rst => zero_mult_reg[1][9].ACLR
rst => zero_mult_reg[1][10].ACLR
rst => zero_mult_reg[1][11].ACLR
rst => zero_mult_reg[1][12].ACLR
rst => zero_mult_reg[1][13].ACLR
rst => zero_mult_reg[1][14].ACLR
rst => zero_mult_reg[1][15].ACLR
rst => zero_mult_reg[1][16].ACLR
rst => zero_mult_reg[1][17].ACLR
rst => zero_mult_reg[1][18].ACLR
rst => zero_mult_reg[1][19].ACLR
rst => zero_mult_reg[1][20].ACLR
rst => zero_mult_reg[1][21].ACLR
rst => zero_mult_reg[1][22].ACLR
rst => zero_mult_reg[1][23].ACLR
rst => zero_mult_reg[1][24].ACLR
rst => zero_mult_reg[1][25].ACLR
rst => zero_mult_reg[1][26].ACLR
rst => zero_mult_reg[1][27].ACLR
rst => zero_mult_reg[1][28].ACLR
rst => zero_mult_reg[1][29].ACLR
rst => zero_mult_reg[1][30].ACLR
rst => zero_mult_reg[1][31].ACLR
rst => zero_mult_reg[1][32].ACLR
rst => zero_mult_reg[1][33].ACLR
rst => zero_mult_reg[1][34].ACLR
rst => zero_mult_reg[1][35].ACLR
rst => zero_mult_reg[1][36].ACLR
rst => zero_mult_reg[1][37].ACLR
rst => zero_mult_reg[1][38].ACLR
rst => zero_mult_reg[1][39].ACLR
rst => zero_mult_reg[1][40].ACLR
rst => zero_mult_reg[2][0].ACLR
rst => zero_mult_reg[2][1].ACLR
rst => zero_mult_reg[2][2].ACLR
rst => zero_mult_reg[2][3].ACLR
rst => zero_mult_reg[2][4].ACLR
rst => zero_mult_reg[2][5].ACLR
rst => zero_mult_reg[2][6].ACLR
rst => zero_mult_reg[2][7].ACLR
rst => zero_mult_reg[2][8].ACLR
rst => zero_mult_reg[2][9].ACLR
rst => zero_mult_reg[2][10].ACLR
rst => zero_mult_reg[2][11].ACLR
rst => zero_mult_reg[2][12].ACLR
rst => zero_mult_reg[2][13].ACLR
rst => zero_mult_reg[2][14].ACLR
rst => zero_mult_reg[2][15].ACLR
rst => zero_mult_reg[2][16].ACLR
rst => zero_mult_reg[2][17].ACLR
rst => zero_mult_reg[2][18].ACLR
rst => zero_mult_reg[2][19].ACLR
rst => zero_mult_reg[2][20].ACLR
rst => zero_mult_reg[2][21].ACLR
rst => zero_mult_reg[2][22].ACLR
rst => zero_mult_reg[2][23].ACLR
rst => zero_mult_reg[2][24].ACLR
rst => zero_mult_reg[2][25].ACLR
rst => zero_mult_reg[2][26].ACLR
rst => zero_mult_reg[2][27].ACLR
rst => zero_mult_reg[2][28].ACLR
rst => zero_mult_reg[2][29].ACLR
rst => zero_mult_reg[2][30].ACLR
rst => zero_mult_reg[2][31].ACLR
rst => zero_mult_reg[2][32].ACLR
rst => zero_mult_reg[2][33].ACLR
rst => zero_mult_reg[2][34].ACLR
rst => zero_mult_reg[2][35].ACLR
rst => zero_mult_reg[2][36].ACLR
rst => zero_mult_reg[2][37].ACLR
rst => zero_mult_reg[2][38].ACLR
rst => zero_mult_reg[2][39].ACLR
rst => zero_mult_reg[2][40].ACLR
rst => Xout[0].ACLR
rst => Xout[1].ACLR
rst => Xout[2].ACLR
rst => Xout[3].ACLR
rst => Xout[4].ACLR
rst => Xout[5].ACLR
rst => Xout[6].ACLR
rst => Xout[7].ACLR
rst => Xout[8].ACLR
rst => Xout[9].ACLR
rst => Xout[10].ACLR
rst => Xout[11].ACLR
rst => Xout[12].ACLR
rst => Xout[13].ACLR
rst => Xout[14].ACLR
rst => Xout[15].ACLR
rst => Xout[16].ACLR
rst => Xout[17].ACLR
rst => Xout[18].ACLR
rst => Xout[19].ACLR
rst => Xout[20].ACLR
rst => Xout[21].ACLR
rst => Xout[22].ACLR
rst => Xout[23].ACLR
rst => Xout[24].ACLR
rst => Xout[25].ACLR
rst => Xout[26].ACLR
rst => Xout[27].ACLR
rst => Xout[28].ACLR
rst => Xout[29].ACLR
rst => Xout[30].ACLR
rst => Xout[31].ACLR
rst => Xout[32].ACLR
rst => Xout[33].ACLR
rst => Xout[34].ACLR
rst => Xout[35].ACLR
rst => Xout[36].ACLR
rst => Xout[37].ACLR
rst => Xout[38].ACLR
rst => Xout[39].ACLR
rst => Xout[40].ACLR
rst => Xout[41].ACLR
rst => Xout[42].ACLR
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[0][12].ACLR
rst => Yin_reg[0][13].ACLR
rst => Yin_reg[0][14].ACLR
rst => Yin_reg[0][15].ACLR
rst => Yin_reg[0][16].ACLR
rst => Yin_reg[0][17].ACLR
rst => Yin_reg[0][18].ACLR
rst => Yin_reg[0][19].ACLR
rst => Yin_reg[0][20].ACLR
rst => Yin_reg[0][21].ACLR
rst => Yin_reg[0][22].ACLR
rst => Yin_reg[0][23].ACLR
rst => Yin_reg[0][24].ACLR
rst => Yin_reg[0][25].ACLR
rst => Yin_reg[0][26].ACLR
rst => Yin_reg[0][27].ACLR
rst => Yin_reg[0][28].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[1][12].ACLR
rst => Yin_reg[1][13].ACLR
rst => Yin_reg[1][14].ACLR
rst => Yin_reg[1][15].ACLR
rst => Yin_reg[1][16].ACLR
rst => Yin_reg[1][17].ACLR
rst => Yin_reg[1][18].ACLR
rst => Yin_reg[1][19].ACLR
rst => Yin_reg[1][20].ACLR
rst => Yin_reg[1][21].ACLR
rst => Yin_reg[1][22].ACLR
rst => Yin_reg[1][23].ACLR
rst => Yin_reg[1][24].ACLR
rst => Yin_reg[1][25].ACLR
rst => Yin_reg[1][26].ACLR
rst => Yin_reg[1][27].ACLR
rst => Yin_reg[1][28].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[2][12].ACLR
rst => Yin_reg[2][13].ACLR
rst => Yin_reg[2][14].ACLR
rst => Yin_reg[2][15].ACLR
rst => Yin_reg[2][16].ACLR
rst => Yin_reg[2][17].ACLR
rst => Yin_reg[2][18].ACLR
rst => Yin_reg[2][19].ACLR
rst => Yin_reg[2][20].ACLR
rst => Yin_reg[2][21].ACLR
rst => Yin_reg[2][22].ACLR
rst => Yin_reg[2][23].ACLR
rst => Yin_reg[2][24].ACLR
rst => Yin_reg[2][25].ACLR
rst => Yin_reg[2][26].ACLR
rst => Yin_reg[2][27].ACLR
rst => Yin_reg[2][28].ACLR
rst => pole_mult_reg[0][0].ACLR
rst => pole_mult_reg[0][1].ACLR
rst => pole_mult_reg[0][2].ACLR
rst => pole_mult_reg[0][3].ACLR
rst => pole_mult_reg[0][4].ACLR
rst => pole_mult_reg[0][5].ACLR
rst => pole_mult_reg[0][6].ACLR
rst => pole_mult_reg[0][7].ACLR
rst => pole_mult_reg[0][8].ACLR
rst => pole_mult_reg[0][9].ACLR
rst => pole_mult_reg[0][10].ACLR
rst => pole_mult_reg[0][11].ACLR
rst => pole_mult_reg[0][12].ACLR
rst => pole_mult_reg[0][13].ACLR
rst => pole_mult_reg[0][14].ACLR
rst => pole_mult_reg[0][15].ACLR
rst => pole_mult_reg[0][16].ACLR
rst => pole_mult_reg[0][17].ACLR
rst => pole_mult_reg[0][18].ACLR
rst => pole_mult_reg[0][19].ACLR
rst => pole_mult_reg[0][20].ACLR
rst => pole_mult_reg[0][21].ACLR
rst => pole_mult_reg[0][22].ACLR
rst => pole_mult_reg[0][23].ACLR
rst => pole_mult_reg[0][24].ACLR
rst => pole_mult_reg[0][25].ACLR
rst => pole_mult_reg[0][26].ACLR
rst => pole_mult_reg[0][27].ACLR
rst => pole_mult_reg[0][28].ACLR
rst => pole_mult_reg[0][29].ACLR
rst => pole_mult_reg[0][30].ACLR
rst => pole_mult_reg[0][31].ACLR
rst => pole_mult_reg[0][32].ACLR
rst => pole_mult_reg[0][33].ACLR
rst => pole_mult_reg[0][34].ACLR
rst => pole_mult_reg[0][35].ACLR
rst => pole_mult_reg[0][36].ACLR
rst => pole_mult_reg[0][37].ACLR
rst => pole_mult_reg[0][38].ACLR
rst => pole_mult_reg[0][39].ACLR
rst => pole_mult_reg[0][40].ACLR
rst => pole_mult_reg[0][41].ACLR
rst => pole_mult_reg[0][42].ACLR
rst => pole_mult_reg[0][43].ACLR
rst => pole_mult_reg[0][44].ACLR
rst => pole_mult_reg[0][45].ACLR
rst => pole_mult_reg[1][0].ACLR
rst => pole_mult_reg[1][1].ACLR
rst => pole_mult_reg[1][2].ACLR
rst => pole_mult_reg[1][3].ACLR
rst => pole_mult_reg[1][4].ACLR
rst => pole_mult_reg[1][5].ACLR
rst => pole_mult_reg[1][6].ACLR
rst => pole_mult_reg[1][7].ACLR
rst => pole_mult_reg[1][8].ACLR
rst => pole_mult_reg[1][9].ACLR
rst => pole_mult_reg[1][10].ACLR
rst => pole_mult_reg[1][11].ACLR
rst => pole_mult_reg[1][12].ACLR
rst => pole_mult_reg[1][13].ACLR
rst => pole_mult_reg[1][14].ACLR
rst => pole_mult_reg[1][15].ACLR
rst => pole_mult_reg[1][16].ACLR
rst => pole_mult_reg[1][17].ACLR
rst => pole_mult_reg[1][18].ACLR
rst => pole_mult_reg[1][19].ACLR
rst => pole_mult_reg[1][20].ACLR
rst => pole_mult_reg[1][21].ACLR
rst => pole_mult_reg[1][22].ACLR
rst => pole_mult_reg[1][23].ACLR
rst => pole_mult_reg[1][24].ACLR
rst => pole_mult_reg[1][25].ACLR
rst => pole_mult_reg[1][26].ACLR
rst => pole_mult_reg[1][27].ACLR
rst => pole_mult_reg[1][28].ACLR
rst => pole_mult_reg[1][29].ACLR
rst => pole_mult_reg[1][30].ACLR
rst => pole_mult_reg[1][31].ACLR
rst => pole_mult_reg[1][32].ACLR
rst => pole_mult_reg[1][33].ACLR
rst => pole_mult_reg[1][34].ACLR
rst => pole_mult_reg[1][35].ACLR
rst => pole_mult_reg[1][36].ACLR
rst => pole_mult_reg[1][37].ACLR
rst => pole_mult_reg[1][38].ACLR
rst => pole_mult_reg[1][39].ACLR
rst => pole_mult_reg[1][40].ACLR
rst => pole_mult_reg[1][41].ACLR
rst => pole_mult_reg[1][42].ACLR
rst => pole_mult_reg[1][43].ACLR
rst => pole_mult_reg[1][44].ACLR
rst => pole_mult_reg[1][45].ACLR
rst => Yout[0].ACLR
rst => Yout[1].ACLR
rst => Yout[2].ACLR
rst => Yout[3].ACLR
rst => Yout[4].ACLR
rst => Yout[5].ACLR
rst => Yout[6].ACLR
rst => Yout[7].ACLR
rst => Yout[8].ACLR
rst => Yout[9].ACLR
rst => Yout[10].ACLR
rst => Yout[11].ACLR
rst => Yout[12].ACLR
rst => Yout[13].ACLR
rst => Yout[14].ACLR
rst => Yout[15].ACLR
rst => Yout[16].ACLR
rst => Yout[17].ACLR
rst => Yout[18].ACLR
rst => Yout[19].ACLR
rst => Yout[20].ACLR
rst => Yout[21].ACLR
rst => Yout[22].ACLR
rst => Yout[23].ACLR
rst => Yout[24].ACLR
rst => Yout[25].ACLR
rst => Yout[26].ACLR
rst => Yout[27].ACLR
rst => Yout[28].ACLR
rst => Yout[29].ACLR
rst => Yout[30].ACLR
rst => Yout[31].ACLR
rst => Yout[32].ACLR
rst => Yout[33].ACLR
rst => Yout[34].ACLR
rst => Yout[35].ACLR
rst => Yout[36].ACLR
rst => Yout[37].ACLR
rst => Yout[38].ACLR
rst => Yout[39].ACLR
rst => Yout[40].ACLR
rst => Yout[41].ACLR
rst => Yout[42].ACLR
rst => Yout[43].ACLR
rst => Yout[44].ACLR
rst => Yout[45].ACLR
rst => Yout[46].ACLR
rst => Yout[47].ACLR
clk_40k => Yin_reg[0][0].CLK
clk_40k => Yin_reg[0][1].CLK
clk_40k => Yin_reg[0][2].CLK
clk_40k => Yin_reg[0][3].CLK
clk_40k => Yin_reg[0][4].CLK
clk_40k => Yin_reg[0][5].CLK
clk_40k => Yin_reg[0][6].CLK
clk_40k => Yin_reg[0][7].CLK
clk_40k => Yin_reg[0][8].CLK
clk_40k => Yin_reg[0][9].CLK
clk_40k => Yin_reg[0][10].CLK
clk_40k => Yin_reg[0][11].CLK
clk_40k => Yin_reg[0][12].CLK
clk_40k => Yin_reg[0][13].CLK
clk_40k => Yin_reg[0][14].CLK
clk_40k => Yin_reg[0][15].CLK
clk_40k => Yin_reg[0][16].CLK
clk_40k => Yin_reg[0][17].CLK
clk_40k => Yin_reg[0][18].CLK
clk_40k => Yin_reg[0][19].CLK
clk_40k => Yin_reg[0][20].CLK
clk_40k => Yin_reg[0][21].CLK
clk_40k => Yin_reg[0][22].CLK
clk_40k => Yin_reg[0][23].CLK
clk_40k => Yin_reg[0][24].CLK
clk_40k => Yin_reg[0][25].CLK
clk_40k => Yin_reg[0][26].CLK
clk_40k => Yin_reg[0][27].CLK
clk_40k => Yin_reg[0][28].CLK
clk_40k => Yin_reg[1][0].CLK
clk_40k => Yin_reg[1][1].CLK
clk_40k => Yin_reg[1][2].CLK
clk_40k => Yin_reg[1][3].CLK
clk_40k => Yin_reg[1][4].CLK
clk_40k => Yin_reg[1][5].CLK
clk_40k => Yin_reg[1][6].CLK
clk_40k => Yin_reg[1][7].CLK
clk_40k => Yin_reg[1][8].CLK
clk_40k => Yin_reg[1][9].CLK
clk_40k => Yin_reg[1][10].CLK
clk_40k => Yin_reg[1][11].CLK
clk_40k => Yin_reg[1][12].CLK
clk_40k => Yin_reg[1][13].CLK
clk_40k => Yin_reg[1][14].CLK
clk_40k => Yin_reg[1][15].CLK
clk_40k => Yin_reg[1][16].CLK
clk_40k => Yin_reg[1][17].CLK
clk_40k => Yin_reg[1][18].CLK
clk_40k => Yin_reg[1][19].CLK
clk_40k => Yin_reg[1][20].CLK
clk_40k => Yin_reg[1][21].CLK
clk_40k => Yin_reg[1][22].CLK
clk_40k => Yin_reg[1][23].CLK
clk_40k => Yin_reg[1][24].CLK
clk_40k => Yin_reg[1][25].CLK
clk_40k => Yin_reg[1][26].CLK
clk_40k => Yin_reg[1][27].CLK
clk_40k => Yin_reg[1][28].CLK
clk_40k => Yin_reg[2][0].CLK
clk_40k => Yin_reg[2][1].CLK
clk_40k => Yin_reg[2][2].CLK
clk_40k => Yin_reg[2][3].CLK
clk_40k => Yin_reg[2][4].CLK
clk_40k => Yin_reg[2][5].CLK
clk_40k => Yin_reg[2][6].CLK
clk_40k => Yin_reg[2][7].CLK
clk_40k => Yin_reg[2][8].CLK
clk_40k => Yin_reg[2][9].CLK
clk_40k => Yin_reg[2][10].CLK
clk_40k => Yin_reg[2][11].CLK
clk_40k => Yin_reg[2][12].CLK
clk_40k => Yin_reg[2][13].CLK
clk_40k => Yin_reg[2][14].CLK
clk_40k => Yin_reg[2][15].CLK
clk_40k => Yin_reg[2][16].CLK
clk_40k => Yin_reg[2][17].CLK
clk_40k => Yin_reg[2][18].CLK
clk_40k => Yin_reg[2][19].CLK
clk_40k => Yin_reg[2][20].CLK
clk_40k => Yin_reg[2][21].CLK
clk_40k => Yin_reg[2][22].CLK
clk_40k => Yin_reg[2][23].CLK
clk_40k => Yin_reg[2][24].CLK
clk_40k => Yin_reg[2][25].CLK
clk_40k => Yin_reg[2][26].CLK
clk_40k => Yin_reg[2][27].CLK
clk_40k => Yin_reg[2][28].CLK
clk_40k => Xin_reg[0][0].CLK
clk_40k => Xin_reg[0][1].CLK
clk_40k => Xin_reg[0][2].CLK
clk_40k => Xin_reg[0][3].CLK
clk_40k => Xin_reg[0][4].CLK
clk_40k => Xin_reg[0][5].CLK
clk_40k => Xin_reg[0][6].CLK
clk_40k => Xin_reg[0][7].CLK
clk_40k => Xin_reg[0][8].CLK
clk_40k => Xin_reg[0][9].CLK
clk_40k => Xin_reg[0][10].CLK
clk_40k => Xin_reg[0][11].CLK
clk_40k => Xin_reg[0][12].CLK
clk_40k => Xin_reg[0][13].CLK
clk_40k => Xin_reg[0][14].CLK
clk_40k => Xin_reg[0][15].CLK
clk_40k => Xin_reg[0][16].CLK
clk_40k => Xin_reg[0][17].CLK
clk_40k => Xin_reg[0][18].CLK
clk_40k => Xin_reg[0][19].CLK
clk_40k => Xin_reg[0][20].CLK
clk_40k => Xin_reg[0][21].CLK
clk_40k => Xin_reg[0][22].CLK
clk_40k => Xin_reg[0][23].CLK
clk_40k => Xin_reg[1][0].CLK
clk_40k => Xin_reg[1][1].CLK
clk_40k => Xin_reg[1][2].CLK
clk_40k => Xin_reg[1][3].CLK
clk_40k => Xin_reg[1][4].CLK
clk_40k => Xin_reg[1][5].CLK
clk_40k => Xin_reg[1][6].CLK
clk_40k => Xin_reg[1][7].CLK
clk_40k => Xin_reg[1][8].CLK
clk_40k => Xin_reg[1][9].CLK
clk_40k => Xin_reg[1][10].CLK
clk_40k => Xin_reg[1][11].CLK
clk_40k => Xin_reg[1][12].CLK
clk_40k => Xin_reg[1][13].CLK
clk_40k => Xin_reg[1][14].CLK
clk_40k => Xin_reg[1][15].CLK
clk_40k => Xin_reg[1][16].CLK
clk_40k => Xin_reg[1][17].CLK
clk_40k => Xin_reg[1][18].CLK
clk_40k => Xin_reg[1][19].CLK
clk_40k => Xin_reg[1][20].CLK
clk_40k => Xin_reg[1][21].CLK
clk_40k => Xin_reg[1][22].CLK
clk_40k => Xin_reg[1][23].CLK
clk_40k => Xin_reg[2][0].CLK
clk_40k => Xin_reg[2][1].CLK
clk_40k => Xin_reg[2][2].CLK
clk_40k => Xin_reg[2][3].CLK
clk_40k => Xin_reg[2][4].CLK
clk_40k => Xin_reg[2][5].CLK
clk_40k => Xin_reg[2][6].CLK
clk_40k => Xin_reg[2][7].CLK
clk_40k => Xin_reg[2][8].CLK
clk_40k => Xin_reg[2][9].CLK
clk_40k => Xin_reg[2][10].CLK
clk_40k => Xin_reg[2][11].CLK
clk_40k => Xin_reg[2][12].CLK
clk_40k => Xin_reg[2][13].CLK
clk_40k => Xin_reg[2][14].CLK
clk_40k => Xin_reg[2][15].CLK
clk_40k => Xin_reg[2][16].CLK
clk_40k => Xin_reg[2][17].CLK
clk_40k => Xin_reg[2][18].CLK
clk_40k => Xin_reg[2][19].CLK
clk_40k => Xin_reg[2][20].CLK
clk_40k => Xin_reg[2][21].CLK
clk_40k => Xin_reg[2][22].CLK
clk_40k => Xin_reg[2][23].CLK
clk_40k => coe_ful_cnt[0].CLK
clk_40k => coe_ful_cnt[1].CLK
clk_40k => coe_ful_cnt[2].CLK
clk_40k => coe_buf[5][0].CLK
clk_40k => coe_buf[5][1].CLK
clk_40k => coe_buf[5][2].CLK
clk_40k => coe_buf[5][3].CLK
clk_40k => coe_buf[5][4].CLK
clk_40k => coe_buf[5][5].CLK
clk_40k => coe_buf[5][6].CLK
clk_40k => coe_buf[5][7].CLK
clk_40k => coe_buf[5][8].CLK
clk_40k => coe_buf[5][9].CLK
clk_40k => coe_buf[5][10].CLK
clk_40k => coe_buf[5][11].CLK
clk_40k => coe_buf[5][12].CLK
clk_40k => coe_buf[5][13].CLK
clk_40k => coe_buf[5][14].CLK
clk_40k => coe_buf[5][15].CLK
clk_40k => coe_buf[5][16].CLK
clk_40k => coe_buf[4][0].CLK
clk_40k => coe_buf[4][1].CLK
clk_40k => coe_buf[4][2].CLK
clk_40k => coe_buf[4][3].CLK
clk_40k => coe_buf[4][4].CLK
clk_40k => coe_buf[4][5].CLK
clk_40k => coe_buf[4][6].CLK
clk_40k => coe_buf[4][7].CLK
clk_40k => coe_buf[4][8].CLK
clk_40k => coe_buf[4][9].CLK
clk_40k => coe_buf[4][10].CLK
clk_40k => coe_buf[4][11].CLK
clk_40k => coe_buf[4][12].CLK
clk_40k => coe_buf[4][13].CLK
clk_40k => coe_buf[4][14].CLK
clk_40k => coe_buf[4][15].CLK
clk_40k => coe_buf[4][16].CLK
clk_40k => coe_buf[3][0].CLK
clk_40k => coe_buf[3][1].CLK
clk_40k => coe_buf[3][2].CLK
clk_40k => coe_buf[3][3].CLK
clk_40k => coe_buf[3][4].CLK
clk_40k => coe_buf[3][5].CLK
clk_40k => coe_buf[3][6].CLK
clk_40k => coe_buf[3][7].CLK
clk_40k => coe_buf[3][8].CLK
clk_40k => coe_buf[3][9].CLK
clk_40k => coe_buf[3][10].CLK
clk_40k => coe_buf[3][11].CLK
clk_40k => coe_buf[3][12].CLK
clk_40k => coe_buf[3][13].CLK
clk_40k => coe_buf[3][14].CLK
clk_40k => coe_buf[3][15].CLK
clk_40k => coe_buf[3][16].CLK
clk_40k => coe_buf[2][0].CLK
clk_40k => coe_buf[2][1].CLK
clk_40k => coe_buf[2][2].CLK
clk_40k => coe_buf[2][3].CLK
clk_40k => coe_buf[2][4].CLK
clk_40k => coe_buf[2][5].CLK
clk_40k => coe_buf[2][6].CLK
clk_40k => coe_buf[2][7].CLK
clk_40k => coe_buf[2][8].CLK
clk_40k => coe_buf[2][9].CLK
clk_40k => coe_buf[2][10].CLK
clk_40k => coe_buf[2][11].CLK
clk_40k => coe_buf[2][12].CLK
clk_40k => coe_buf[2][13].CLK
clk_40k => coe_buf[2][14].CLK
clk_40k => coe_buf[2][15].CLK
clk_40k => coe_buf[2][16].CLK
clk_40k => coe_buf[1][0].CLK
clk_40k => coe_buf[1][1].CLK
clk_40k => coe_buf[1][2].CLK
clk_40k => coe_buf[1][3].CLK
clk_40k => coe_buf[1][4].CLK
clk_40k => coe_buf[1][5].CLK
clk_40k => coe_buf[1][6].CLK
clk_40k => coe_buf[1][7].CLK
clk_40k => coe_buf[1][8].CLK
clk_40k => coe_buf[1][9].CLK
clk_40k => coe_buf[1][10].CLK
clk_40k => coe_buf[1][11].CLK
clk_40k => coe_buf[1][12].CLK
clk_40k => coe_buf[1][13].CLK
clk_40k => coe_buf[1][14].CLK
clk_40k => coe_buf[1][15].CLK
clk_40k => coe_buf[1][16].CLK
clk_40k => coe_buf[0][0].CLK
clk_40k => coe_buf[0][1].CLK
clk_40k => coe_buf[0][2].CLK
clk_40k => coe_buf[0][3].CLK
clk_40k => coe_buf[0][4].CLK
clk_40k => coe_buf[0][5].CLK
clk_40k => coe_buf[0][6].CLK
clk_40k => coe_buf[0][7].CLK
clk_40k => coe_buf[0][8].CLK
clk_40k => coe_buf[0][9].CLK
clk_40k => coe_buf[0][10].CLK
clk_40k => coe_buf[0][11].CLK
clk_40k => coe_buf[0][12].CLK
clk_40k => coe_buf[0][13].CLK
clk_40k => coe_buf[0][14].CLK
clk_40k => coe_buf[0][15].CLK
clk_40k => coe_buf[0][16].CLK
clk_40k => coe_reg[5][0].CLK
clk_40k => coe_reg[5][1].CLK
clk_40k => coe_reg[5][2].CLK
clk_40k => coe_reg[5][3].CLK
clk_40k => coe_reg[5][4].CLK
clk_40k => coe_reg[5][5].CLK
clk_40k => coe_reg[5][6].CLK
clk_40k => coe_reg[5][7].CLK
clk_40k => coe_reg[5][8].CLK
clk_40k => coe_reg[5][9].CLK
clk_40k => coe_reg[5][10].CLK
clk_40k => coe_reg[5][11].CLK
clk_40k => coe_reg[5][12].CLK
clk_40k => coe_reg[5][13].CLK
clk_40k => coe_reg[5][14].CLK
clk_40k => coe_reg[5][15].CLK
clk_40k => coe_reg[5][16].CLK
clk_40k => coe_reg[4][0].CLK
clk_40k => coe_reg[4][1].CLK
clk_40k => coe_reg[4][2].CLK
clk_40k => coe_reg[4][3].CLK
clk_40k => coe_reg[4][4].CLK
clk_40k => coe_reg[4][5].CLK
clk_40k => coe_reg[4][6].CLK
clk_40k => coe_reg[4][7].CLK
clk_40k => coe_reg[4][8].CLK
clk_40k => coe_reg[4][9].CLK
clk_40k => coe_reg[4][10].CLK
clk_40k => coe_reg[4][11].CLK
clk_40k => coe_reg[4][12].CLK
clk_40k => coe_reg[4][13].CLK
clk_40k => coe_reg[4][14].CLK
clk_40k => coe_reg[4][15].CLK
clk_40k => coe_reg[4][16].CLK
clk_40k => coe_reg[3][0].CLK
clk_40k => coe_reg[3][1].CLK
clk_40k => coe_reg[3][2].CLK
clk_40k => coe_reg[3][3].CLK
clk_40k => coe_reg[3][4].CLK
clk_40k => coe_reg[3][5].CLK
clk_40k => coe_reg[3][6].CLK
clk_40k => coe_reg[3][7].CLK
clk_40k => coe_reg[3][8].CLK
clk_40k => coe_reg[3][9].CLK
clk_40k => coe_reg[3][10].CLK
clk_40k => coe_reg[3][11].CLK
clk_40k => coe_reg[3][12].CLK
clk_40k => coe_reg[3][13].CLK
clk_40k => coe_reg[3][14].CLK
clk_40k => coe_reg[3][15].CLK
clk_40k => coe_reg[3][16].CLK
clk_40k => coe_reg[2][0].CLK
clk_40k => coe_reg[2][1].CLK
clk_40k => coe_reg[2][2].CLK
clk_40k => coe_reg[2][3].CLK
clk_40k => coe_reg[2][4].CLK
clk_40k => coe_reg[2][5].CLK
clk_40k => coe_reg[2][6].CLK
clk_40k => coe_reg[2][7].CLK
clk_40k => coe_reg[2][8].CLK
clk_40k => coe_reg[2][9].CLK
clk_40k => coe_reg[2][10].CLK
clk_40k => coe_reg[2][11].CLK
clk_40k => coe_reg[2][12].CLK
clk_40k => coe_reg[2][13].CLK
clk_40k => coe_reg[2][14].CLK
clk_40k => coe_reg[2][15].CLK
clk_40k => coe_reg[2][16].CLK
clk_40k => coe_reg[1][0].CLK
clk_40k => coe_reg[1][1].CLK
clk_40k => coe_reg[1][2].CLK
clk_40k => coe_reg[1][3].CLK
clk_40k => coe_reg[1][4].CLK
clk_40k => coe_reg[1][5].CLK
clk_40k => coe_reg[1][6].CLK
clk_40k => coe_reg[1][7].CLK
clk_40k => coe_reg[1][8].CLK
clk_40k => coe_reg[1][9].CLK
clk_40k => coe_reg[1][10].CLK
clk_40k => coe_reg[1][11].CLK
clk_40k => coe_reg[1][12].CLK
clk_40k => coe_reg[1][13].CLK
clk_40k => coe_reg[1][14].CLK
clk_40k => coe_reg[1][15].CLK
clk_40k => coe_reg[1][16].CLK
clk_40k => coe_reg[0][0].CLK
clk_40k => coe_reg[0][1].CLK
clk_40k => coe_reg[0][2].CLK
clk_40k => coe_reg[0][3].CLK
clk_40k => coe_reg[0][4].CLK
clk_40k => coe_reg[0][5].CLK
clk_40k => coe_reg[0][6].CLK
clk_40k => coe_reg[0][7].CLK
clk_40k => coe_reg[0][8].CLK
clk_40k => coe_reg[0][9].CLK
clk_40k => coe_reg[0][10].CLK
clk_40k => coe_reg[0][11].CLK
clk_40k => coe_reg[0][12].CLK
clk_40k => coe_reg[0][13].CLK
clk_40k => coe_reg[0][14].CLK
clk_40k => coe_reg[0][15].CLK
clk_40k => coe_reg[0][16].CLK
clk_40k => coe_en_delay1.CLK
clk_240k => Dout_buf[0].CLK
clk_240k => Dout_buf[1].CLK
clk_240k => Dout_buf[2].CLK
clk_240k => Dout_buf[3].CLK
clk_240k => Dout_buf[4].CLK
clk_240k => Dout_buf[5].CLK
clk_240k => Dout_buf[6].CLK
clk_240k => Dout_buf[7].CLK
clk_240k => Dout_buf[8].CLK
clk_240k => Dout_buf[9].CLK
clk_240k => Dout_buf[10].CLK
clk_240k => Dout_buf[11].CLK
clk_240k => Dout_buf[12].CLK
clk_240k => Dout_buf[13].CLK
clk_240k => Dout_buf[14].CLK
clk_240k => Dout_buf[15].CLK
clk_240k => Dout_buf[16].CLK
clk_240k => Dout_buf[17].CLK
clk_240k => Dout_buf[18].CLK
clk_240k => Dout_buf[19].CLK
clk_240k => Dout_buf[20].CLK
clk_240k => Dout_buf[21].CLK
clk_240k => Dout_buf[22].CLK
clk_240k => Dout_buf[23].CLK
clk_240k => Dout_buf[24].CLK
clk_240k => Dout_buf[25].CLK
clk_240k => Dout_buf[26].CLK
clk_240k => Dout_buf[27].CLK
clk_240k => Dout_buf[28].CLK
clk_240k => Yout[0].CLK
clk_240k => Yout[1].CLK
clk_240k => Yout[2].CLK
clk_240k => Yout[3].CLK
clk_240k => Yout[4].CLK
clk_240k => Yout[5].CLK
clk_240k => Yout[6].CLK
clk_240k => Yout[7].CLK
clk_240k => Yout[8].CLK
clk_240k => Yout[9].CLK
clk_240k => Yout[10].CLK
clk_240k => Yout[11].CLK
clk_240k => Yout[12].CLK
clk_240k => Yout[13].CLK
clk_240k => Yout[14].CLK
clk_240k => Yout[15].CLK
clk_240k => Yout[16].CLK
clk_240k => Yout[17].CLK
clk_240k => Yout[18].CLK
clk_240k => Yout[19].CLK
clk_240k => Yout[20].CLK
clk_240k => Yout[21].CLK
clk_240k => Yout[22].CLK
clk_240k => Yout[23].CLK
clk_240k => Yout[24].CLK
clk_240k => Yout[25].CLK
clk_240k => Yout[26].CLK
clk_240k => Yout[27].CLK
clk_240k => Yout[28].CLK
clk_240k => Yout[29].CLK
clk_240k => Yout[30].CLK
clk_240k => Yout[31].CLK
clk_240k => Yout[32].CLK
clk_240k => Yout[33].CLK
clk_240k => Yout[34].CLK
clk_240k => Yout[35].CLK
clk_240k => Yout[36].CLK
clk_240k => Yout[37].CLK
clk_240k => Yout[38].CLK
clk_240k => Yout[39].CLK
clk_240k => Yout[40].CLK
clk_240k => Yout[41].CLK
clk_240k => Yout[42].CLK
clk_240k => Yout[43].CLK
clk_240k => Yout[44].CLK
clk_240k => Yout[45].CLK
clk_240k => Yout[46].CLK
clk_240k => Yout[47].CLK
clk_240k => pole_mult_reg[0][0].CLK
clk_240k => pole_mult_reg[0][1].CLK
clk_240k => pole_mult_reg[0][2].CLK
clk_240k => pole_mult_reg[0][3].CLK
clk_240k => pole_mult_reg[0][4].CLK
clk_240k => pole_mult_reg[0][5].CLK
clk_240k => pole_mult_reg[0][6].CLK
clk_240k => pole_mult_reg[0][7].CLK
clk_240k => pole_mult_reg[0][8].CLK
clk_240k => pole_mult_reg[0][9].CLK
clk_240k => pole_mult_reg[0][10].CLK
clk_240k => pole_mult_reg[0][11].CLK
clk_240k => pole_mult_reg[0][12].CLK
clk_240k => pole_mult_reg[0][13].CLK
clk_240k => pole_mult_reg[0][14].CLK
clk_240k => pole_mult_reg[0][15].CLK
clk_240k => pole_mult_reg[0][16].CLK
clk_240k => pole_mult_reg[0][17].CLK
clk_240k => pole_mult_reg[0][18].CLK
clk_240k => pole_mult_reg[0][19].CLK
clk_240k => pole_mult_reg[0][20].CLK
clk_240k => pole_mult_reg[0][21].CLK
clk_240k => pole_mult_reg[0][22].CLK
clk_240k => pole_mult_reg[0][23].CLK
clk_240k => pole_mult_reg[0][24].CLK
clk_240k => pole_mult_reg[0][25].CLK
clk_240k => pole_mult_reg[0][26].CLK
clk_240k => pole_mult_reg[0][27].CLK
clk_240k => pole_mult_reg[0][28].CLK
clk_240k => pole_mult_reg[0][29].CLK
clk_240k => pole_mult_reg[0][30].CLK
clk_240k => pole_mult_reg[0][31].CLK
clk_240k => pole_mult_reg[0][32].CLK
clk_240k => pole_mult_reg[0][33].CLK
clk_240k => pole_mult_reg[0][34].CLK
clk_240k => pole_mult_reg[0][35].CLK
clk_240k => pole_mult_reg[0][36].CLK
clk_240k => pole_mult_reg[0][37].CLK
clk_240k => pole_mult_reg[0][38].CLK
clk_240k => pole_mult_reg[0][39].CLK
clk_240k => pole_mult_reg[0][40].CLK
clk_240k => pole_mult_reg[0][41].CLK
clk_240k => pole_mult_reg[0][42].CLK
clk_240k => pole_mult_reg[0][43].CLK
clk_240k => pole_mult_reg[0][44].CLK
clk_240k => pole_mult_reg[0][45].CLK
clk_240k => pole_mult_reg[1][0].CLK
clk_240k => pole_mult_reg[1][1].CLK
clk_240k => pole_mult_reg[1][2].CLK
clk_240k => pole_mult_reg[1][3].CLK
clk_240k => pole_mult_reg[1][4].CLK
clk_240k => pole_mult_reg[1][5].CLK
clk_240k => pole_mult_reg[1][6].CLK
clk_240k => pole_mult_reg[1][7].CLK
clk_240k => pole_mult_reg[1][8].CLK
clk_240k => pole_mult_reg[1][9].CLK
clk_240k => pole_mult_reg[1][10].CLK
clk_240k => pole_mult_reg[1][11].CLK
clk_240k => pole_mult_reg[1][12].CLK
clk_240k => pole_mult_reg[1][13].CLK
clk_240k => pole_mult_reg[1][14].CLK
clk_240k => pole_mult_reg[1][15].CLK
clk_240k => pole_mult_reg[1][16].CLK
clk_240k => pole_mult_reg[1][17].CLK
clk_240k => pole_mult_reg[1][18].CLK
clk_240k => pole_mult_reg[1][19].CLK
clk_240k => pole_mult_reg[1][20].CLK
clk_240k => pole_mult_reg[1][21].CLK
clk_240k => pole_mult_reg[1][22].CLK
clk_240k => pole_mult_reg[1][23].CLK
clk_240k => pole_mult_reg[1][24].CLK
clk_240k => pole_mult_reg[1][25].CLK
clk_240k => pole_mult_reg[1][26].CLK
clk_240k => pole_mult_reg[1][27].CLK
clk_240k => pole_mult_reg[1][28].CLK
clk_240k => pole_mult_reg[1][29].CLK
clk_240k => pole_mult_reg[1][30].CLK
clk_240k => pole_mult_reg[1][31].CLK
clk_240k => pole_mult_reg[1][32].CLK
clk_240k => pole_mult_reg[1][33].CLK
clk_240k => pole_mult_reg[1][34].CLK
clk_240k => pole_mult_reg[1][35].CLK
clk_240k => pole_mult_reg[1][36].CLK
clk_240k => pole_mult_reg[1][37].CLK
clk_240k => pole_mult_reg[1][38].CLK
clk_240k => pole_mult_reg[1][39].CLK
clk_240k => pole_mult_reg[1][40].CLK
clk_240k => pole_mult_reg[1][41].CLK
clk_240k => pole_mult_reg[1][42].CLK
clk_240k => pole_mult_reg[1][43].CLK
clk_240k => pole_mult_reg[1][44].CLK
clk_240k => pole_mult_reg[1][45].CLK
clk_240k => Xout[0].CLK
clk_240k => Xout[1].CLK
clk_240k => Xout[2].CLK
clk_240k => Xout[3].CLK
clk_240k => Xout[4].CLK
clk_240k => Xout[5].CLK
clk_240k => Xout[6].CLK
clk_240k => Xout[7].CLK
clk_240k => Xout[8].CLK
clk_240k => Xout[9].CLK
clk_240k => Xout[10].CLK
clk_240k => Xout[11].CLK
clk_240k => Xout[12].CLK
clk_240k => Xout[13].CLK
clk_240k => Xout[14].CLK
clk_240k => Xout[15].CLK
clk_240k => Xout[16].CLK
clk_240k => Xout[17].CLK
clk_240k => Xout[18].CLK
clk_240k => Xout[19].CLK
clk_240k => Xout[20].CLK
clk_240k => Xout[21].CLK
clk_240k => Xout[22].CLK
clk_240k => Xout[23].CLK
clk_240k => Xout[24].CLK
clk_240k => Xout[25].CLK
clk_240k => Xout[26].CLK
clk_240k => Xout[27].CLK
clk_240k => Xout[28].CLK
clk_240k => Xout[29].CLK
clk_240k => Xout[30].CLK
clk_240k => Xout[31].CLK
clk_240k => Xout[32].CLK
clk_240k => Xout[33].CLK
clk_240k => Xout[34].CLK
clk_240k => Xout[35].CLK
clk_240k => Xout[36].CLK
clk_240k => Xout[37].CLK
clk_240k => Xout[38].CLK
clk_240k => Xout[39].CLK
clk_240k => Xout[40].CLK
clk_240k => Xout[41].CLK
clk_240k => Xout[42].CLK
clk_240k => zero_mult_reg[0][0].CLK
clk_240k => zero_mult_reg[0][1].CLK
clk_240k => zero_mult_reg[0][2].CLK
clk_240k => zero_mult_reg[0][3].CLK
clk_240k => zero_mult_reg[0][4].CLK
clk_240k => zero_mult_reg[0][5].CLK
clk_240k => zero_mult_reg[0][6].CLK
clk_240k => zero_mult_reg[0][7].CLK
clk_240k => zero_mult_reg[0][8].CLK
clk_240k => zero_mult_reg[0][9].CLK
clk_240k => zero_mult_reg[0][10].CLK
clk_240k => zero_mult_reg[0][11].CLK
clk_240k => zero_mult_reg[0][12].CLK
clk_240k => zero_mult_reg[0][13].CLK
clk_240k => zero_mult_reg[0][14].CLK
clk_240k => zero_mult_reg[0][15].CLK
clk_240k => zero_mult_reg[0][16].CLK
clk_240k => zero_mult_reg[0][17].CLK
clk_240k => zero_mult_reg[0][18].CLK
clk_240k => zero_mult_reg[0][19].CLK
clk_240k => zero_mult_reg[0][20].CLK
clk_240k => zero_mult_reg[0][21].CLK
clk_240k => zero_mult_reg[0][22].CLK
clk_240k => zero_mult_reg[0][23].CLK
clk_240k => zero_mult_reg[0][24].CLK
clk_240k => zero_mult_reg[0][25].CLK
clk_240k => zero_mult_reg[0][26].CLK
clk_240k => zero_mult_reg[0][27].CLK
clk_240k => zero_mult_reg[0][28].CLK
clk_240k => zero_mult_reg[0][29].CLK
clk_240k => zero_mult_reg[0][30].CLK
clk_240k => zero_mult_reg[0][31].CLK
clk_240k => zero_mult_reg[0][32].CLK
clk_240k => zero_mult_reg[0][33].CLK
clk_240k => zero_mult_reg[0][34].CLK
clk_240k => zero_mult_reg[0][35].CLK
clk_240k => zero_mult_reg[0][36].CLK
clk_240k => zero_mult_reg[0][37].CLK
clk_240k => zero_mult_reg[0][38].CLK
clk_240k => zero_mult_reg[0][39].CLK
clk_240k => zero_mult_reg[0][40].CLK
clk_240k => zero_mult_reg[1][0].CLK
clk_240k => zero_mult_reg[1][1].CLK
clk_240k => zero_mult_reg[1][2].CLK
clk_240k => zero_mult_reg[1][3].CLK
clk_240k => zero_mult_reg[1][4].CLK
clk_240k => zero_mult_reg[1][5].CLK
clk_240k => zero_mult_reg[1][6].CLK
clk_240k => zero_mult_reg[1][7].CLK
clk_240k => zero_mult_reg[1][8].CLK
clk_240k => zero_mult_reg[1][9].CLK
clk_240k => zero_mult_reg[1][10].CLK
clk_240k => zero_mult_reg[1][11].CLK
clk_240k => zero_mult_reg[1][12].CLK
clk_240k => zero_mult_reg[1][13].CLK
clk_240k => zero_mult_reg[1][14].CLK
clk_240k => zero_mult_reg[1][15].CLK
clk_240k => zero_mult_reg[1][16].CLK
clk_240k => zero_mult_reg[1][17].CLK
clk_240k => zero_mult_reg[1][18].CLK
clk_240k => zero_mult_reg[1][19].CLK
clk_240k => zero_mult_reg[1][20].CLK
clk_240k => zero_mult_reg[1][21].CLK
clk_240k => zero_mult_reg[1][22].CLK
clk_240k => zero_mult_reg[1][23].CLK
clk_240k => zero_mult_reg[1][24].CLK
clk_240k => zero_mult_reg[1][25].CLK
clk_240k => zero_mult_reg[1][26].CLK
clk_240k => zero_mult_reg[1][27].CLK
clk_240k => zero_mult_reg[1][28].CLK
clk_240k => zero_mult_reg[1][29].CLK
clk_240k => zero_mult_reg[1][30].CLK
clk_240k => zero_mult_reg[1][31].CLK
clk_240k => zero_mult_reg[1][32].CLK
clk_240k => zero_mult_reg[1][33].CLK
clk_240k => zero_mult_reg[1][34].CLK
clk_240k => zero_mult_reg[1][35].CLK
clk_240k => zero_mult_reg[1][36].CLK
clk_240k => zero_mult_reg[1][37].CLK
clk_240k => zero_mult_reg[1][38].CLK
clk_240k => zero_mult_reg[1][39].CLK
clk_240k => zero_mult_reg[1][40].CLK
clk_240k => zero_mult_reg[2][0].CLK
clk_240k => zero_mult_reg[2][1].CLK
clk_240k => zero_mult_reg[2][2].CLK
clk_240k => zero_mult_reg[2][3].CLK
clk_240k => zero_mult_reg[2][4].CLK
clk_240k => zero_mult_reg[2][5].CLK
clk_240k => zero_mult_reg[2][6].CLK
clk_240k => zero_mult_reg[2][7].CLK
clk_240k => zero_mult_reg[2][8].CLK
clk_240k => zero_mult_reg[2][9].CLK
clk_240k => zero_mult_reg[2][10].CLK
clk_240k => zero_mult_reg[2][11].CLK
clk_240k => zero_mult_reg[2][12].CLK
clk_240k => zero_mult_reg[2][13].CLK
clk_240k => zero_mult_reg[2][14].CLK
clk_240k => zero_mult_reg[2][15].CLK
clk_240k => zero_mult_reg[2][16].CLK
clk_240k => zero_mult_reg[2][17].CLK
clk_240k => zero_mult_reg[2][18].CLK
clk_240k => zero_mult_reg[2][19].CLK
clk_240k => zero_mult_reg[2][20].CLK
clk_240k => zero_mult_reg[2][21].CLK
clk_240k => zero_mult_reg[2][22].CLK
clk_240k => zero_mult_reg[2][23].CLK
clk_240k => zero_mult_reg[2][24].CLK
clk_240k => zero_mult_reg[2][25].CLK
clk_240k => zero_mult_reg[2][26].CLK
clk_240k => zero_mult_reg[2][27].CLK
clk_240k => zero_mult_reg[2][28].CLK
clk_240k => zero_mult_reg[2][29].CLK
clk_240k => zero_mult_reg[2][30].CLK
clk_240k => zero_mult_reg[2][31].CLK
clk_240k => zero_mult_reg[2][32].CLK
clk_240k => zero_mult_reg[2][33].CLK
clk_240k => zero_mult_reg[2][34].CLK
clk_240k => zero_mult_reg[2][35].CLK
clk_240k => zero_mult_reg[2][36].CLK
clk_240k => zero_mult_reg[2][37].CLK
clk_240k => zero_mult_reg[2][38].CLK
clk_240k => zero_mult_reg[2][39].CLK
clk_240k => zero_mult_reg[2][40].CLK
clk_240k => clk240k_cnt[0].CLK
clk_240k => clk240k_cnt[1].CLK
clk_240k => clk240k_cnt[2].CLK
clk_240k => coe_mul_cnt[0].CLK
clk_240k => coe_mul_cnt[1].CLK
clk_240k => coe_mul_cnt[2].CLK
Din[0] => Xin_reg[0][0].DATAIN
Din[1] => Xin_reg[0][1].DATAIN
Din[2] => Xin_reg[0][2].DATAIN
Din[3] => Xin_reg[0][3].DATAIN
Din[4] => Xin_reg[0][4].DATAIN
Din[5] => Xin_reg[0][5].DATAIN
Din[6] => Xin_reg[0][6].DATAIN
Din[7] => Xin_reg[0][7].DATAIN
Din[8] => Xin_reg[0][8].DATAIN
Din[9] => Xin_reg[0][9].DATAIN
Din[10] => Xin_reg[0][10].DATAIN
Din[11] => Xin_reg[0][11].DATAIN
Din[12] => Xin_reg[0][12].DATAIN
Din[13] => Xin_reg[0][13].DATAIN
Din[14] => Xin_reg[0][14].DATAIN
Din[15] => Xin_reg[0][15].DATAIN
Din[16] => Xin_reg[0][16].DATAIN
Din[17] => Xin_reg[0][17].DATAIN
Din[18] => Xin_reg[0][18].DATAIN
Din[19] => Xin_reg[0][19].DATAIN
Din[20] => Xin_reg[0][20].DATAIN
Din[21] => Xin_reg[0][21].DATAIN
Din[22] => Xin_reg[0][22].DATAIN
Din[23] => Xin_reg[0][23].DATAIN
coe[0] => coe_reg[5][0].DATAIN
coe[1] => coe_reg[5][1].DATAIN
coe[2] => coe_reg[5][2].DATAIN
coe[3] => coe_reg[5][3].DATAIN
coe[4] => coe_reg[5][4].DATAIN
coe[5] => coe_reg[5][5].DATAIN
coe[6] => coe_reg[5][6].DATAIN
coe[7] => coe_reg[5][7].DATAIN
coe[8] => coe_reg[5][8].DATAIN
coe[9] => coe_reg[5][9].DATAIN
coe[10] => coe_reg[5][10].DATAIN
coe[11] => coe_reg[5][11].DATAIN
coe[12] => coe_reg[5][12].DATAIN
coe[13] => coe_reg[5][13].DATAIN
coe[14] => coe_reg[5][14].DATAIN
coe[15] => coe_reg[5][15].DATAIN
coe[16] => coe_reg[5][16].DATAIN
coe_en => coe_en_delay1.DATAIN
Dout[0] <= Dout_buf[0].DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout_buf[1].DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout_buf[2].DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout_buf[3].DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout_buf[4].DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout_buf[5].DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout_buf[6].DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout_buf[7].DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout_buf[8].DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout_buf[9].DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout_buf[10].DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout_buf[11].DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout_buf[12].DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout_buf[13].DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout_buf[14].DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout_buf[15].DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout_buf[16].DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout_buf[17].DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout_buf[18].DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout_buf[19].DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout_buf[20].DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout_buf[21].DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout_buf[22].DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout_buf[23].DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout_buf[24].DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout_buf[25].DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout_buf[26].DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout_buf[27].DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout_buf[28].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_l8n:auto_generated.dataa[0]
dataa[1] => mult_l8n:auto_generated.dataa[1]
dataa[2] => mult_l8n:auto_generated.dataa[2]
dataa[3] => mult_l8n:auto_generated.dataa[3]
dataa[4] => mult_l8n:auto_generated.dataa[4]
dataa[5] => mult_l8n:auto_generated.dataa[5]
dataa[6] => mult_l8n:auto_generated.dataa[6]
dataa[7] => mult_l8n:auto_generated.dataa[7]
dataa[8] => mult_l8n:auto_generated.dataa[8]
dataa[9] => mult_l8n:auto_generated.dataa[9]
dataa[10] => mult_l8n:auto_generated.dataa[10]
dataa[11] => mult_l8n:auto_generated.dataa[11]
dataa[12] => mult_l8n:auto_generated.dataa[12]
dataa[13] => mult_l8n:auto_generated.dataa[13]
dataa[14] => mult_l8n:auto_generated.dataa[14]
dataa[15] => mult_l8n:auto_generated.dataa[15]
dataa[16] => mult_l8n:auto_generated.dataa[16]
datab[0] => mult_l8n:auto_generated.datab[0]
datab[1] => mult_l8n:auto_generated.datab[1]
datab[2] => mult_l8n:auto_generated.datab[2]
datab[3] => mult_l8n:auto_generated.datab[3]
datab[4] => mult_l8n:auto_generated.datab[4]
datab[5] => mult_l8n:auto_generated.datab[5]
datab[6] => mult_l8n:auto_generated.datab[6]
datab[7] => mult_l8n:auto_generated.datab[7]
datab[8] => mult_l8n:auto_generated.datab[8]
datab[9] => mult_l8n:auto_generated.datab[9]
datab[10] => mult_l8n:auto_generated.datab[10]
datab[11] => mult_l8n:auto_generated.datab[11]
datab[12] => mult_l8n:auto_generated.datab[12]
datab[13] => mult_l8n:auto_generated.datab[13]
datab[14] => mult_l8n:auto_generated.datab[14]
datab[15] => mult_l8n:auto_generated.datab[15]
datab[16] => mult_l8n:auto_generated.datab[16]
datab[17] => mult_l8n:auto_generated.datab[17]
datab[18] => mult_l8n:auto_generated.datab[18]
datab[19] => mult_l8n:auto_generated.datab[19]
datab[20] => mult_l8n:auto_generated.datab[20]
datab[21] => mult_l8n:auto_generated.datab[21]
datab[22] => mult_l8n:auto_generated.datab[22]
datab[23] => mult_l8n:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_l8n:auto_generated.result[0]
result[1] <= mult_l8n:auto_generated.result[1]
result[2] <= mult_l8n:auto_generated.result[2]
result[3] <= mult_l8n:auto_generated.result[3]
result[4] <= mult_l8n:auto_generated.result[4]
result[5] <= mult_l8n:auto_generated.result[5]
result[6] <= mult_l8n:auto_generated.result[6]
result[7] <= mult_l8n:auto_generated.result[7]
result[8] <= mult_l8n:auto_generated.result[8]
result[9] <= mult_l8n:auto_generated.result[9]
result[10] <= mult_l8n:auto_generated.result[10]
result[11] <= mult_l8n:auto_generated.result[11]
result[12] <= mult_l8n:auto_generated.result[12]
result[13] <= mult_l8n:auto_generated.result[13]
result[14] <= mult_l8n:auto_generated.result[14]
result[15] <= mult_l8n:auto_generated.result[15]
result[16] <= mult_l8n:auto_generated.result[16]
result[17] <= mult_l8n:auto_generated.result[17]
result[18] <= mult_l8n:auto_generated.result[18]
result[19] <= mult_l8n:auto_generated.result[19]
result[20] <= mult_l8n:auto_generated.result[20]
result[21] <= mult_l8n:auto_generated.result[21]
result[22] <= mult_l8n:auto_generated.result[22]
result[23] <= mult_l8n:auto_generated.result[23]
result[24] <= mult_l8n:auto_generated.result[24]
result[25] <= mult_l8n:auto_generated.result[25]
result[26] <= mult_l8n:auto_generated.result[26]
result[27] <= mult_l8n:auto_generated.result[27]
result[28] <= mult_l8n:auto_generated.result[28]
result[29] <= mult_l8n:auto_generated.result[29]
result[30] <= mult_l8n:auto_generated.result[30]
result[31] <= mult_l8n:auto_generated.result[31]
result[32] <= mult_l8n:auto_generated.result[32]
result[33] <= mult_l8n:auto_generated.result[33]
result[34] <= mult_l8n:auto_generated.result[34]
result[35] <= mult_l8n:auto_generated.result[35]
result[36] <= mult_l8n:auto_generated.result[36]
result[37] <= mult_l8n:auto_generated.result[37]
result[38] <= mult_l8n:auto_generated.result[38]
result[39] <= mult_l8n:auto_generated.result[39]
result[40] <= mult_l8n:auto_generated.result[40]


|au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult:my_lpm_mult_inst|lpm_mult:lpm_mult_component|mult_l8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result


|au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_v8n:auto_generated.dataa[0]
dataa[1] => mult_v8n:auto_generated.dataa[1]
dataa[2] => mult_v8n:auto_generated.dataa[2]
dataa[3] => mult_v8n:auto_generated.dataa[3]
dataa[4] => mult_v8n:auto_generated.dataa[4]
dataa[5] => mult_v8n:auto_generated.dataa[5]
dataa[6] => mult_v8n:auto_generated.dataa[6]
dataa[7] => mult_v8n:auto_generated.dataa[7]
dataa[8] => mult_v8n:auto_generated.dataa[8]
dataa[9] => mult_v8n:auto_generated.dataa[9]
dataa[10] => mult_v8n:auto_generated.dataa[10]
dataa[11] => mult_v8n:auto_generated.dataa[11]
dataa[12] => mult_v8n:auto_generated.dataa[12]
dataa[13] => mult_v8n:auto_generated.dataa[13]
dataa[14] => mult_v8n:auto_generated.dataa[14]
dataa[15] => mult_v8n:auto_generated.dataa[15]
dataa[16] => mult_v8n:auto_generated.dataa[16]
datab[0] => mult_v8n:auto_generated.datab[0]
datab[1] => mult_v8n:auto_generated.datab[1]
datab[2] => mult_v8n:auto_generated.datab[2]
datab[3] => mult_v8n:auto_generated.datab[3]
datab[4] => mult_v8n:auto_generated.datab[4]
datab[5] => mult_v8n:auto_generated.datab[5]
datab[6] => mult_v8n:auto_generated.datab[6]
datab[7] => mult_v8n:auto_generated.datab[7]
datab[8] => mult_v8n:auto_generated.datab[8]
datab[9] => mult_v8n:auto_generated.datab[9]
datab[10] => mult_v8n:auto_generated.datab[10]
datab[11] => mult_v8n:auto_generated.datab[11]
datab[12] => mult_v8n:auto_generated.datab[12]
datab[13] => mult_v8n:auto_generated.datab[13]
datab[14] => mult_v8n:auto_generated.datab[14]
datab[15] => mult_v8n:auto_generated.datab[15]
datab[16] => mult_v8n:auto_generated.datab[16]
datab[17] => mult_v8n:auto_generated.datab[17]
datab[18] => mult_v8n:auto_generated.datab[18]
datab[19] => mult_v8n:auto_generated.datab[19]
datab[20] => mult_v8n:auto_generated.datab[20]
datab[21] => mult_v8n:auto_generated.datab[21]
datab[22] => mult_v8n:auto_generated.datab[22]
datab[23] => mult_v8n:auto_generated.datab[23]
datab[24] => mult_v8n:auto_generated.datab[24]
datab[25] => mult_v8n:auto_generated.datab[25]
datab[26] => mult_v8n:auto_generated.datab[26]
datab[27] => mult_v8n:auto_generated.datab[27]
datab[28] => mult_v8n:auto_generated.datab[28]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_v8n:auto_generated.result[0]
result[1] <= mult_v8n:auto_generated.result[1]
result[2] <= mult_v8n:auto_generated.result[2]
result[3] <= mult_v8n:auto_generated.result[3]
result[4] <= mult_v8n:auto_generated.result[4]
result[5] <= mult_v8n:auto_generated.result[5]
result[6] <= mult_v8n:auto_generated.result[6]
result[7] <= mult_v8n:auto_generated.result[7]
result[8] <= mult_v8n:auto_generated.result[8]
result[9] <= mult_v8n:auto_generated.result[9]
result[10] <= mult_v8n:auto_generated.result[10]
result[11] <= mult_v8n:auto_generated.result[11]
result[12] <= mult_v8n:auto_generated.result[12]
result[13] <= mult_v8n:auto_generated.result[13]
result[14] <= mult_v8n:auto_generated.result[14]
result[15] <= mult_v8n:auto_generated.result[15]
result[16] <= mult_v8n:auto_generated.result[16]
result[17] <= mult_v8n:auto_generated.result[17]
result[18] <= mult_v8n:auto_generated.result[18]
result[19] <= mult_v8n:auto_generated.result[19]
result[20] <= mult_v8n:auto_generated.result[20]
result[21] <= mult_v8n:auto_generated.result[21]
result[22] <= mult_v8n:auto_generated.result[22]
result[23] <= mult_v8n:auto_generated.result[23]
result[24] <= mult_v8n:auto_generated.result[24]
result[25] <= mult_v8n:auto_generated.result[25]
result[26] <= mult_v8n:auto_generated.result[26]
result[27] <= mult_v8n:auto_generated.result[27]
result[28] <= mult_v8n:auto_generated.result[28]
result[29] <= mult_v8n:auto_generated.result[29]
result[30] <= mult_v8n:auto_generated.result[30]
result[31] <= mult_v8n:auto_generated.result[31]
result[32] <= mult_v8n:auto_generated.result[32]
result[33] <= mult_v8n:auto_generated.result[33]
result[34] <= mult_v8n:auto_generated.result[34]
result[35] <= mult_v8n:auto_generated.result[35]
result[36] <= mult_v8n:auto_generated.result[36]
result[37] <= mult_v8n:auto_generated.result[37]
result[38] <= mult_v8n:auto_generated.result[38]
result[39] <= mult_v8n:auto_generated.result[39]
result[40] <= mult_v8n:auto_generated.result[40]
result[41] <= mult_v8n:auto_generated.result[41]
result[42] <= mult_v8n:auto_generated.result[42]
result[43] <= mult_v8n:auto_generated.result[43]
result[44] <= mult_v8n:auto_generated.result[44]
result[45] <= mult_v8n:auto_generated.result[45]


|au_filter|equalizer:equalizer_inst|iir:iir_8000|my_lpm_mult28in:my_lpm_mult28in_inst|lpm_mult:lpm_mult_component|mult_v8n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
datab[24] => mac_mult3.DATAB6
datab[25] => mac_mult3.DATAB7
datab[26] => mac_mult3.DATAB8
datab[27] => mac_mult3.DATAB9
datab[28] => mac_mult3.DATAB10
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft8a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft8a[27].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a


|au_filter|equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7lb1:auto_generated.address_a[0]
address_a[1] => altsyncram_7lb1:auto_generated.address_a[1]
address_a[2] => altsyncram_7lb1:auto_generated.address_a[2]
address_a[3] => altsyncram_7lb1:auto_generated.address_a[3]
address_a[4] => altsyncram_7lb1:auto_generated.address_a[4]
address_a[5] => altsyncram_7lb1:auto_generated.address_a[5]
address_a[6] => altsyncram_7lb1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7lb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7lb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7lb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7lb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7lb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7lb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7lb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7lb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7lb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7lb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7lb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7lb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7lb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7lb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7lb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7lb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7lb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_7lb1:auto_generated.q_a[16]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|equalizer:equalizer_inst|rom_iir_8000:rom_iir_8000_inst|altsyncram:altsyncram_component|altsyncram_7lb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT


|au_filter|FirIP:FirIP_inst
datain_valid => datain_valid.IN1
reset_n => reset_n.IN1
clk => clk.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
dout[0] <= fir:fir_inst.ast_source_data
dout[1] <= fir:fir_inst.ast_source_data
dout[2] <= fir:fir_inst.ast_source_data
dout[3] <= fir:fir_inst.ast_source_data
dout[4] <= fir:fir_inst.ast_source_data
dout[5] <= fir:fir_inst.ast_source_data
dout[6] <= fir:fir_inst.ast_source_data
dout[7] <= fir:fir_inst.ast_source_data
dout[8] <= fir:fir_inst.ast_source_data
dout[9] <= fir:fir_inst.ast_source_data
dout[10] <= fir:fir_inst.ast_source_data
dout[11] <= fir:fir_inst.ast_source_data
dout[12] <= fir:fir_inst.ast_source_data
dout[13] <= fir:fir_inst.ast_source_data
dout[14] <= fir:fir_inst.ast_source_data
dout[15] <= fir:fir_inst.ast_source_data
dout[16] <= fir:fir_inst.ast_source_data
dout[17] <= fir:fir_inst.ast_source_data
dout[18] <= fir:fir_inst.ast_source_data
dout[19] <= fir:fir_inst.ast_source_data
dout[20] <= fir:fir_inst.ast_source_data
dout[21] <= fir:fir_inst.ast_source_data
dout[22] <= fir:fir_inst.ast_source_data
dout[23] <= fir:fir_inst.ast_source_data
source_valid <= fir:fir_inst.ast_source_valid


|au_filter|FirIP:FirIP_inst|fir:fir_inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_data[15] => ast_sink_data[15].IN1
ast_sink_data[16] => ast_sink_data[16].IN1
ast_sink_data[17] => ast_sink_data[17].IN1
ast_sink_data[18] => ast_sink_data[18].IN1
ast_sink_data[19] => ast_sink_data[19].IN1
ast_sink_data[20] => ast_sink_data[20].IN1
ast_sink_data[21] => ast_sink_data[21].IN1
ast_sink_data[22] => ast_sink_data[22].IN1
ast_sink_data[23] => ast_sink_data[23].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= fir_0002:fir_inst.ast_source_data
ast_source_data[1] <= fir_0002:fir_inst.ast_source_data
ast_source_data[2] <= fir_0002:fir_inst.ast_source_data
ast_source_data[3] <= fir_0002:fir_inst.ast_source_data
ast_source_data[4] <= fir_0002:fir_inst.ast_source_data
ast_source_data[5] <= fir_0002:fir_inst.ast_source_data
ast_source_data[6] <= fir_0002:fir_inst.ast_source_data
ast_source_data[7] <= fir_0002:fir_inst.ast_source_data
ast_source_data[8] <= fir_0002:fir_inst.ast_source_data
ast_source_data[9] <= fir_0002:fir_inst.ast_source_data
ast_source_data[10] <= fir_0002:fir_inst.ast_source_data
ast_source_data[11] <= fir_0002:fir_inst.ast_source_data
ast_source_data[12] <= fir_0002:fir_inst.ast_source_data
ast_source_data[13] <= fir_0002:fir_inst.ast_source_data
ast_source_data[14] <= fir_0002:fir_inst.ast_source_data
ast_source_data[15] <= fir_0002:fir_inst.ast_source_data
ast_source_data[16] <= fir_0002:fir_inst.ast_source_data
ast_source_data[17] <= fir_0002:fir_inst.ast_source_data
ast_source_data[18] <= fir_0002:fir_inst.ast_source_data
ast_source_data[19] <= fir_0002:fir_inst.ast_source_data
ast_source_data[20] <= fir_0002:fir_inst.ast_source_data
ast_source_data[21] <= fir_0002:fir_inst.ast_source_data
ast_source_valid <= fir_0002:fir_inst.ast_source_valid
ast_source_error[0] <= fir_0002:fir_inst.ast_source_error
ast_source_error[1] <= fir_0002:fir_inst.ast_source_error


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst
clk => fir_0002_ast:fir_0002_ast_inst.clk
reset_n => fir_0002_ast:fir_0002_ast_inst.reset_n
ast_sink_data[0] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[0]
ast_sink_data[1] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[1]
ast_sink_data[2] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[2]
ast_sink_data[3] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[3]
ast_sink_data[4] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[4]
ast_sink_data[5] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[5]
ast_sink_data[6] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[6]
ast_sink_data[7] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[7]
ast_sink_data[8] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[8]
ast_sink_data[9] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[9]
ast_sink_data[10] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[10]
ast_sink_data[11] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[11]
ast_sink_data[12] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[12]
ast_sink_data[13] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[13]
ast_sink_data[14] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[14]
ast_sink_data[15] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[15]
ast_sink_data[16] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[16]
ast_sink_data[17] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[17]
ast_sink_data[18] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[18]
ast_sink_data[19] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[19]
ast_sink_data[20] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[20]
ast_sink_data[21] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[21]
ast_sink_data[22] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[22]
ast_sink_data[23] => fir_0002_ast:fir_0002_ast_inst.ast_sink_data[23]
ast_sink_valid => fir_0002_ast:fir_0002_ast_inst.ast_sink_valid
ast_sink_error[0] => fir_0002_ast:fir_0002_ast_inst.ast_sink_error[0]
ast_sink_error[1] => fir_0002_ast:fir_0002_ast_inst.ast_sink_error[1]
ast_source_data[0] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[0]
ast_source_data[1] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[1]
ast_source_data[2] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[2]
ast_source_data[3] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[3]
ast_source_data[4] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[4]
ast_source_data[5] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[5]
ast_source_data[6] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[6]
ast_source_data[7] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[7]
ast_source_data[8] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[8]
ast_source_data[9] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[9]
ast_source_data[10] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[10]
ast_source_data[11] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[11]
ast_source_data[12] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[12]
ast_source_data[13] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[13]
ast_source_data[14] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[14]
ast_source_data[15] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[15]
ast_source_data[16] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[16]
ast_source_data[17] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[17]
ast_source_data[18] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[18]
ast_source_data[19] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[19]
ast_source_data[20] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[20]
ast_source_data[21] <= fir_0002_ast:fir_0002_ast_inst.ast_source_data[21]
ast_source_valid <= fir_0002_ast:fir_0002_ast_inst.ast_source_valid
ast_source_error[0] <= fir_0002_ast:fir_0002_ast_inst.ast_source_error[0]
ast_source_error[1] <= fir_0002_ast:fir_0002_ast_inst.ast_source_error[1]


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
clk => auk_dspip_avalon_streaming_sink_hpfir:sink.clk
clk => auk_dspip_avalon_streaming_source_hpfir:source.clk
clk => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.clk
clk => fir_0002_rtl_core:real_passthrough:hpfircore_core.clk
clk => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.clk
reset_n => auk_dspip_avalon_streaming_sink_hpfir:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_hpfir:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl.reset_n
reset_n => auk_dspip_roundsat_hpfir:real_passthrough:gen_outp_blk:0:outp_blk.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_data[21]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[14]
ast_sink_data[15] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[15]
ast_sink_data[16] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[16]
ast_sink_data[17] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[17]
ast_sink_data[18] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[18]
ast_sink_data[19] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[19]
ast_sink_data[20] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[20]
ast_sink_data[21] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[21]
ast_sink_data[22] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[22]
ast_sink_data[23] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_data[23]
ast_sink_valid => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_hpfir:source.at_source_ready
ast_source_eop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_eop
ast_source_sop <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_sop
ast_source_channel[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_channel[0]
ast_sink_eop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_eop
ast_sink_sop => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_sop
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_hpfir:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_hpfir:source.at_source_error[1]


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_state~1.DATAIN
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_state~3.DATAIN
data[0] <= at_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= at_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= at_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= at_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= at_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= at_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= at_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= at_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= at_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= at_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= at_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= at_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= at_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= at_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= at_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= at_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= at_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= at_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= at_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= at_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= at_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= at_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= at_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= at_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
data_valid[0] <= at_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => at_sink_ready.DATAIN
sink_ready_ctrl => sink_comb_update_1.IN0
sink_ready_ctrl => sink_comb_update_1.IN0
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => data_valid[0].DATAIN
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => data[0].DATAIN
at_sink_data[1] => data[1].DATAIN
at_sink_data[2] => data[2].DATAIN
at_sink_data[3] => data[3].DATAIN
at_sink_data[4] => data[4].DATAIN
at_sink_data[5] => data[5].DATAIN
at_sink_data[6] => data[6].DATAIN
at_sink_data[7] => data[7].DATAIN
at_sink_data[8] => data[8].DATAIN
at_sink_data[9] => data[9].DATAIN
at_sink_data[10] => data[10].DATAIN
at_sink_data[11] => data[11].DATAIN
at_sink_data[12] => data[12].DATAIN
at_sink_data[13] => data[13].DATAIN
at_sink_data[14] => data[14].DATAIN
at_sink_data[15] => data[15].DATAIN
at_sink_data[16] => data[16].DATAIN
at_sink_data[17] => data[17].DATAIN
at_sink_data[18] => data[18].DATAIN
at_sink_data[19] => data[19].DATAIN
at_sink_data[20] => data[20].DATAIN
at_sink_data[21] => data[21].DATAIN
at_sink_data[22] => data[22].DATAIN
at_sink_data[23] => data[23].DATAIN
at_sink_sop => ~NO_FANOUT~
at_sink_eop => ~NO_FANOUT~
at_sink_error[0] => at_sink_error_int.DATAB
at_sink_error[1] => ~NO_FANOUT~


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => at_source_error_s[0].CLK
clk => at_source_error_s[1].CLK
clk => data_valid.CLK
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error_s[0].ACLR
reset_n => at_source_error_s[1].ACLR
reset_n => data_valid.ACLR
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => data_valid.DATAIN
source_stall <= <GND>
packet_error[0] => at_source_error_s[0].DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => ~NO_FANOUT~
at_source_valid <= data_valid.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl
clk => ~NO_FANOUT~
reset_n => reset_design.DATAIN
sink_packet_error[0] => source_packet_error[0].DATAIN
sink_packet_error[1] => source_packet_error[1].DATAIN
source_stall => stall.DATAIN
source_stall => sink_ready_ctrl.DATAIN
valid => source_valid_ctrl.DATAIN
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= source_stall.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= sink_packet_error[0].DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= sink_packet_error[1].DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= valid.DB_MAX_OUTPUT_PORT_TYPE
stall <= source_stall.DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core
xIn_v[0] => Mux0.IN9
xIn_v[0] => Mux1.IN9
xIn_v[0] => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14.xin[0]
xIn_c[0] => ~NO_FANOUT~
xIn_c[1] => ~NO_FANOUT~
xIn_c[2] => ~NO_FANOUT~
xIn_c[3] => ~NO_FANOUT~
xIn_c[4] => ~NO_FANOUT~
xIn_c[5] => ~NO_FANOUT~
xIn_c[6] => ~NO_FANOUT~
xIn_c[7] => ~NO_FANOUT~
xIn_0[0] => dspba_delay:d_xIn_0_14.xin[0]
xIn_0[1] => dspba_delay:d_xIn_0_14.xin[1]
xIn_0[2] => dspba_delay:d_xIn_0_14.xin[2]
xIn_0[3] => dspba_delay:d_xIn_0_14.xin[3]
xIn_0[4] => dspba_delay:d_xIn_0_14.xin[4]
xIn_0[5] => dspba_delay:d_xIn_0_14.xin[5]
xIn_0[6] => dspba_delay:d_xIn_0_14.xin[6]
xIn_0[7] => dspba_delay:d_xIn_0_14.xin[7]
xIn_0[8] => dspba_delay:d_xIn_0_14.xin[8]
xIn_0[9] => dspba_delay:d_xIn_0_14.xin[9]
xIn_0[10] => dspba_delay:d_xIn_0_14.xin[10]
xIn_0[11] => dspba_delay:d_xIn_0_14.xin[11]
xIn_0[12] => dspba_delay:d_xIn_0_14.xin[12]
xIn_0[13] => dspba_delay:d_xIn_0_14.xin[13]
xIn_0[14] => dspba_delay:d_xIn_0_14.xin[14]
xIn_0[15] => dspba_delay:d_xIn_0_14.xin[15]
xIn_0[16] => dspba_delay:d_xIn_0_14.xin[16]
xIn_0[17] => dspba_delay:d_xIn_0_14.xin[17]
xIn_0[18] => dspba_delay:d_xIn_0_14.xin[18]
xIn_0[19] => dspba_delay:d_xIn_0_14.xin[19]
xIn_0[20] => dspba_delay:d_xIn_0_14.xin[20]
xIn_0[21] => dspba_delay:d_xIn_0_14.xin[21]
xIn_0[22] => dspba_delay:d_xIn_0_14.xin[22]
xIn_0[23] => dspba_delay:d_xIn_0_14.xin[23]
xOut_v[0] <= u0_m0_wo0_oseq_gated_reg_q[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_c[0] <= <GND>
xOut_c[1] <= <GND>
xOut_c[2] <= <GND>
xOut_c[3] <= <GND>
xOut_c[4] <= <GND>
xOut_c[5] <= <GND>
xOut_c[6] <= <GND>
xOut_c[7] <= <GND>
xOut_0[0] <= u0_m0_wo0_accum_o[0].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[1] <= u0_m0_wo0_accum_o[1].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[2] <= u0_m0_wo0_accum_o[2].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[3] <= u0_m0_wo0_accum_o[3].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[4] <= u0_m0_wo0_accum_o[4].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[5] <= u0_m0_wo0_accum_o[5].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[6] <= u0_m0_wo0_accum_o[6].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[7] <= u0_m0_wo0_accum_o[7].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[8] <= u0_m0_wo0_accum_o[8].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[9] <= u0_m0_wo0_accum_o[9].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[10] <= u0_m0_wo0_accum_o[10].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[11] <= u0_m0_wo0_accum_o[11].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[12] <= u0_m0_wo0_accum_o[12].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[13] <= u0_m0_wo0_accum_o[13].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[14] <= u0_m0_wo0_accum_o[14].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[15] <= u0_m0_wo0_accum_o[15].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[16] <= u0_m0_wo0_accum_o[16].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[17] <= u0_m0_wo0_accum_o[17].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[18] <= u0_m0_wo0_accum_o[18].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[19] <= u0_m0_wo0_accum_o[19].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[20] <= u0_m0_wo0_accum_o[20].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[21] <= u0_m0_wo0_accum_o[21].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[22] <= u0_m0_wo0_accum_o[22].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[23] <= u0_m0_wo0_accum_o[23].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[24] <= u0_m0_wo0_accum_o[24].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[25] <= u0_m0_wo0_accum_o[25].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[26] <= u0_m0_wo0_accum_o[26].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[27] <= u0_m0_wo0_accum_o[27].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[28] <= u0_m0_wo0_accum_o[28].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[29] <= u0_m0_wo0_accum_o[29].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[30] <= u0_m0_wo0_accum_o[30].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[31] <= u0_m0_wo0_accum_o[31].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[32] <= u0_m0_wo0_accum_o[32].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[33] <= u0_m0_wo0_accum_o[33].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[34] <= u0_m0_wo0_accum_o[34].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[35] <= u0_m0_wo0_accum_o[35].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[36] <= u0_m0_wo0_accum_o[36].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[37] <= u0_m0_wo0_accum_o[37].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[38] <= u0_m0_wo0_accum_o[38].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[39] <= u0_m0_wo0_accum_o[39].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[40] <= u0_m0_wo0_accum_o[40].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[41] <= u0_m0_wo0_accum_o[41].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[42] <= u0_m0_wo0_accum_o[42].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[43] <= u0_m0_wo0_accum_o[43].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[44] <= u0_m0_wo0_accum_o[44].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[45] <= u0_m0_wo0_accum_o[45].DB_MAX_OUTPUT_PORT_TYPE
xOut_0[46] <= u0_m0_wo0_accum_o[46].DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:u0_m0_wo0_memread.clk
clk => u0_m0_wo0_oseq_gated_reg_q[0].CLK
clk => u0_m0_wo0_oseq_eq.CLK
clk => u0_m0_wo0_oseq_q[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8].CLK
clk => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[9].CLK
clk => u0_m0_wo0_accum_o[0].CLK
clk => u0_m0_wo0_accum_o[1].CLK
clk => u0_m0_wo0_accum_o[2].CLK
clk => u0_m0_wo0_accum_o[3].CLK
clk => u0_m0_wo0_accum_o[4].CLK
clk => u0_m0_wo0_accum_o[5].CLK
clk => u0_m0_wo0_accum_o[6].CLK
clk => u0_m0_wo0_accum_o[7].CLK
clk => u0_m0_wo0_accum_o[8].CLK
clk => u0_m0_wo0_accum_o[9].CLK
clk => u0_m0_wo0_accum_o[10].CLK
clk => u0_m0_wo0_accum_o[11].CLK
clk => u0_m0_wo0_accum_o[12].CLK
clk => u0_m0_wo0_accum_o[13].CLK
clk => u0_m0_wo0_accum_o[14].CLK
clk => u0_m0_wo0_accum_o[15].CLK
clk => u0_m0_wo0_accum_o[16].CLK
clk => u0_m0_wo0_accum_o[17].CLK
clk => u0_m0_wo0_accum_o[18].CLK
clk => u0_m0_wo0_accum_o[19].CLK
clk => u0_m0_wo0_accum_o[20].CLK
clk => u0_m0_wo0_accum_o[21].CLK
clk => u0_m0_wo0_accum_o[22].CLK
clk => u0_m0_wo0_accum_o[23].CLK
clk => u0_m0_wo0_accum_o[24].CLK
clk => u0_m0_wo0_accum_o[25].CLK
clk => u0_m0_wo0_accum_o[26].CLK
clk => u0_m0_wo0_accum_o[27].CLK
clk => u0_m0_wo0_accum_o[28].CLK
clk => u0_m0_wo0_accum_o[29].CLK
clk => u0_m0_wo0_accum_o[30].CLK
clk => u0_m0_wo0_accum_o[31].CLK
clk => u0_m0_wo0_accum_o[32].CLK
clk => u0_m0_wo0_accum_o[33].CLK
clk => u0_m0_wo0_accum_o[34].CLK
clk => u0_m0_wo0_accum_o[35].CLK
clk => u0_m0_wo0_accum_o[36].CLK
clk => u0_m0_wo0_accum_o[37].CLK
clk => u0_m0_wo0_accum_o[38].CLK
clk => u0_m0_wo0_accum_o[39].CLK
clk => u0_m0_wo0_accum_o[40].CLK
clk => u0_m0_wo0_accum_o[41].CLK
clk => u0_m0_wo0_accum_o[42].CLK
clk => u0_m0_wo0_accum_o[43].CLK
clk => u0_m0_wo0_accum_o[44].CLK
clk => u0_m0_wo0_accum_o[45].CLK
clk => u0_m0_wo0_accum_o[46].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[5].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[6].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[8].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[9].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[10].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[11].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[12].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[13].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[14].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[15].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[16].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[17].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[18].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[19].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[21].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[22].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[23].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[24].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[25].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[27].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[28].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[29].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[30].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[31].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[32].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[33].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[34].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[35].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39].CLK
clk => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[40].CLK
clk => u0_m0_wo0_ca0_i[0].CLK
clk => u0_m0_wo0_ca0_i[1].CLK
clk => u0_m0_wo0_ca0_i[2].CLK
clk => u0_m0_wo0_ca0_i[3].CLK
clk => u0_m0_wo0_ca0_i[4].CLK
clk => u0_m0_wo0_ca0_i[5].CLK
clk => u0_m0_wo0_ca0_i[6].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_wa0_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[0].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[1].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[2].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[3].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[4].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[5].CLK
clk => u0_m0_wo0_wi0_r0_ra0_count1_i[6].CLK
clk => u0_m0_wo0_aseq_eq.CLK
clk => u0_m0_wo0_aseq_q[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8].CLK
clk => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9].CLK
clk => u0_m0_wo0_run_count[0].CLK
clk => u0_m0_wo0_run_count[1].CLK
clk => u0_m0_wo0_run_enableQ[0].CLK
clk => u0_m0_wo0_run_q[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].CLK
clk => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7].CLK
clk => dspba_delay:u0_m0_wo0_compute.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_16.clk
clk => dspba_delay:d_u0_m0_wo0_compute_q_17.clk
clk => dspba_delay:d_u0_m0_wo0_memread_q_13.clk
clk => dspba_delay:d_xIn_0_14.clk
clk => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14.clk
clk => altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem.clock0
clk => altsyncram:u0_m0_wo0_cm0_lutmem_dmem.clock0
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_im4_component.CLOCK
clk => LPM_MULT:u0_m0_wo0_mtree_mult1_0_im0_component.CLOCK
areset => dspba_delay:u0_m0_wo0_memread.aclr
areset => u0_m0_wo0_oseq_gated_reg_q[0].ACLR
areset => u0_m0_wo0_oseq_eq.ACLR
areset => u0_m0_wo0_oseq_q[0].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[0].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[3].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[5].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6].PRESET
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[7].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8].ACLR
areset => \u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[9].ACLR
areset => u0_m0_wo0_accum_o[0].ACLR
areset => u0_m0_wo0_accum_o[1].ACLR
areset => u0_m0_wo0_accum_o[2].ACLR
areset => u0_m0_wo0_accum_o[3].ACLR
areset => u0_m0_wo0_accum_o[4].ACLR
areset => u0_m0_wo0_accum_o[5].ACLR
areset => u0_m0_wo0_accum_o[6].ACLR
areset => u0_m0_wo0_accum_o[7].ACLR
areset => u0_m0_wo0_accum_o[8].ACLR
areset => u0_m0_wo0_accum_o[9].ACLR
areset => u0_m0_wo0_accum_o[10].ACLR
areset => u0_m0_wo0_accum_o[11].ACLR
areset => u0_m0_wo0_accum_o[12].ACLR
areset => u0_m0_wo0_accum_o[13].ACLR
areset => u0_m0_wo0_accum_o[14].ACLR
areset => u0_m0_wo0_accum_o[15].ACLR
areset => u0_m0_wo0_accum_o[16].ACLR
areset => u0_m0_wo0_accum_o[17].ACLR
areset => u0_m0_wo0_accum_o[18].ACLR
areset => u0_m0_wo0_accum_o[19].ACLR
areset => u0_m0_wo0_accum_o[20].ACLR
areset => u0_m0_wo0_accum_o[21].ACLR
areset => u0_m0_wo0_accum_o[22].ACLR
areset => u0_m0_wo0_accum_o[23].ACLR
areset => u0_m0_wo0_accum_o[24].ACLR
areset => u0_m0_wo0_accum_o[25].ACLR
areset => u0_m0_wo0_accum_o[26].ACLR
areset => u0_m0_wo0_accum_o[27].ACLR
areset => u0_m0_wo0_accum_o[28].ACLR
areset => u0_m0_wo0_accum_o[29].ACLR
areset => u0_m0_wo0_accum_o[30].ACLR
areset => u0_m0_wo0_accum_o[31].ACLR
areset => u0_m0_wo0_accum_o[32].ACLR
areset => u0_m0_wo0_accum_o[33].ACLR
areset => u0_m0_wo0_accum_o[34].ACLR
areset => u0_m0_wo0_accum_o[35].ACLR
areset => u0_m0_wo0_accum_o[36].ACLR
areset => u0_m0_wo0_accum_o[37].ACLR
areset => u0_m0_wo0_accum_o[38].ACLR
areset => u0_m0_wo0_accum_o[39].ACLR
areset => u0_m0_wo0_accum_o[40].ACLR
areset => u0_m0_wo0_accum_o[41].ACLR
areset => u0_m0_wo0_accum_o[42].ACLR
areset => u0_m0_wo0_accum_o[43].ACLR
areset => u0_m0_wo0_accum_o[44].ACLR
areset => u0_m0_wo0_accum_o[45].ACLR
areset => u0_m0_wo0_accum_o[46].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[0].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[1].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[2].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[3].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[4].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[5].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[6].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[7].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[8].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[9].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[10].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[11].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[12].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[13].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[14].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[15].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[16].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[17].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[18].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[19].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[20].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[21].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[22].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[23].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[24].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[25].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[26].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[27].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[28].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[29].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[30].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[31].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[32].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[33].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[34].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[35].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[36].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[37].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[38].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[39].ACLR
areset => u0_m0_wo0_mtree_mult1_0_result_add_0_0_o[40].ACLR
areset => u0_m0_wo0_ca0_i[0].ACLR
areset => u0_m0_wo0_ca0_i[1].ACLR
areset => u0_m0_wo0_ca0_i[2].ACLR
areset => u0_m0_wo0_ca0_i[3].ACLR
areset => u0_m0_wo0_ca0_i[4].ACLR
areset => u0_m0_wo0_ca0_i[5].ACLR
areset => u0_m0_wo0_ca0_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_wa0_i[0].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[4].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_wa0_i[6].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_add_0_0_o[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_i[6].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6].PRESET
areset => u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[0].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[1].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[2].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[3].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[4].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[5].ACLR
areset => u0_m0_wo0_wi0_r0_ra0_count1_i[6].ACLR
areset => u0_m0_wo0_aseq_eq.ACLR
areset => u0_m0_wo0_aseq_q[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[0].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[1].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[2].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[3].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[4].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[5].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[7].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8].ACLR
areset => \u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[9].ACLR
areset => u0_m0_wo0_run_count[0].ACLR
areset => u0_m0_wo0_run_count[1].ACLR
areset => u0_m0_wo0_run_enableQ[0].ACLR
areset => u0_m0_wo0_run_q[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0].ACLR
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6].PRESET
areset => \u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[7].ACLR
areset => dspba_delay:u0_m0_wo0_compute.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_16.aclr
areset => dspba_delay:d_u0_m0_wo0_compute_q_17.aclr
areset => dspba_delay:d_u0_m0_wo0_memread_q_13.aclr
areset => dspba_delay:d_xIn_0_14.aclr
areset => dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14.aclr
areset => altsyncram:u0_m0_wo0_cm0_lutmem_dmem.aclr0
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_im4_component.ACLR
areset => LPM_MULT:u0_m0_wo0_mtree_mult1_0_im0_component.ACLR


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_13
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_14
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[1][1].CLK
clk => delay_signals[1][2].CLK
clk => delay_signals[1][3].CLK
clk => delay_signals[1][4].CLK
clk => delay_signals[1][5].CLK
clk => delay_signals[1][6].CLK
clk => delay_signals[1][7].CLK
clk => delay_signals[1][8].CLK
clk => delay_signals[1][9].CLK
clk => delay_signals[1][10].CLK
clk => delay_signals[1][11].CLK
clk => delay_signals[1][12].CLK
clk => delay_signals[1][13].CLK
clk => delay_signals[1][14].CLK
clk => delay_signals[1][15].CLK
clk => delay_signals[1][16].CLK
clk => delay_signals[1][17].CLK
clk => delay_signals[1][18].CLK
clk => delay_signals[1][19].CLK
clk => delay_signals[1][20].CLK
clk => delay_signals[1][21].CLK
clk => delay_signals[1][22].CLK
clk => delay_signals[1][23].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[2][1].CLK
clk => delay_signals[2][2].CLK
clk => delay_signals[2][3].CLK
clk => delay_signals[2][4].CLK
clk => delay_signals[2][5].CLK
clk => delay_signals[2][6].CLK
clk => delay_signals[2][7].CLK
clk => delay_signals[2][8].CLK
clk => delay_signals[2][9].CLK
clk => delay_signals[2][10].CLK
clk => delay_signals[2][11].CLK
clk => delay_signals[2][12].CLK
clk => delay_signals[2][13].CLK
clk => delay_signals[2][14].CLK
clk => delay_signals[2][15].CLK
clk => delay_signals[2][16].CLK
clk => delay_signals[2][17].CLK
clk => delay_signals[2][18].CLK
clk => delay_signals[2][19].CLK
clk => delay_signals[2][20].CLK
clk => delay_signals[2][21].CLK
clk => delay_signals[2][22].CLK
clk => delay_signals[2][23].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[3][1].CLK
clk => delay_signals[3][2].CLK
clk => delay_signals[3][3].CLK
clk => delay_signals[3][4].CLK
clk => delay_signals[3][5].CLK
clk => delay_signals[3][6].CLK
clk => delay_signals[3][7].CLK
clk => delay_signals[3][8].CLK
clk => delay_signals[3][9].CLK
clk => delay_signals[3][10].CLK
clk => delay_signals[3][11].CLK
clk => delay_signals[3][12].CLK
clk => delay_signals[3][13].CLK
clk => delay_signals[3][14].CLK
clk => delay_signals[3][15].CLK
clk => delay_signals[3][16].CLK
clk => delay_signals[3][17].CLK
clk => delay_signals[3][18].CLK
clk => delay_signals[3][19].CLK
clk => delay_signals[3][20].CLK
clk => delay_signals[3][21].CLK
clk => delay_signals[3][22].CLK
clk => delay_signals[3][23].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[1][1].ACLR
aclr => delay_signals[1][2].ACLR
aclr => delay_signals[1][3].ACLR
aclr => delay_signals[1][4].ACLR
aclr => delay_signals[1][5].ACLR
aclr => delay_signals[1][6].ACLR
aclr => delay_signals[1][7].ACLR
aclr => delay_signals[1][8].ACLR
aclr => delay_signals[1][9].ACLR
aclr => delay_signals[1][10].ACLR
aclr => delay_signals[1][11].ACLR
aclr => delay_signals[1][12].ACLR
aclr => delay_signals[1][13].ACLR
aclr => delay_signals[1][14].ACLR
aclr => delay_signals[1][15].ACLR
aclr => delay_signals[1][16].ACLR
aclr => delay_signals[1][17].ACLR
aclr => delay_signals[1][18].ACLR
aclr => delay_signals[1][19].ACLR
aclr => delay_signals[1][20].ACLR
aclr => delay_signals[1][21].ACLR
aclr => delay_signals[1][22].ACLR
aclr => delay_signals[1][23].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[2][1].ACLR
aclr => delay_signals[2][2].ACLR
aclr => delay_signals[2][3].ACLR
aclr => delay_signals[2][4].ACLR
aclr => delay_signals[2][5].ACLR
aclr => delay_signals[2][6].ACLR
aclr => delay_signals[2][7].ACLR
aclr => delay_signals[2][8].ACLR
aclr => delay_signals[2][9].ACLR
aclr => delay_signals[2][10].ACLR
aclr => delay_signals[2][11].ACLR
aclr => delay_signals[2][12].ACLR
aclr => delay_signals[2][13].ACLR
aclr => delay_signals[2][14].ACLR
aclr => delay_signals[2][15].ACLR
aclr => delay_signals[2][16].ACLR
aclr => delay_signals[2][17].ACLR
aclr => delay_signals[2][18].ACLR
aclr => delay_signals[2][19].ACLR
aclr => delay_signals[2][20].ACLR
aclr => delay_signals[2][21].ACLR
aclr => delay_signals[2][22].ACLR
aclr => delay_signals[2][23].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[3][1].ACLR
aclr => delay_signals[3][2].ACLR
aclr => delay_signals[3][3].ACLR
aclr => delay_signals[3][4].ACLR
aclr => delay_signals[3][5].ACLR
aclr => delay_signals[3][6].ACLR
aclr => delay_signals[3][7].ACLR
aclr => delay_signals[3][8].ACLR
aclr => delay_signals[3][9].ACLR
aclr => delay_signals[3][10].ACLR
aclr => delay_signals[3][11].ACLR
aclr => delay_signals[3][12].ACLR
aclr => delay_signals[3][13].ACLR
aclr => delay_signals[3][14].ACLR
aclr => delay_signals[3][15].ACLR
aclr => delay_signals[3][16].ACLR
aclr => delay_signals[3][17].ACLR
aclr => delay_signals[3][18].ACLR
aclr => delay_signals[3][19].ACLR
aclr => delay_signals[3][20].ACLR
aclr => delay_signals[3][21].ACLR
aclr => delay_signals[3][22].ACLR
aclr => delay_signals[3][23].ACLR
ena => delay_signals[3][23].ENA
ena => delay_signals[3][22].ENA
ena => delay_signals[3][21].ENA
ena => delay_signals[3][20].ENA
ena => delay_signals[3][19].ENA
ena => delay_signals[3][18].ENA
ena => delay_signals[3][17].ENA
ena => delay_signals[3][16].ENA
ena => delay_signals[3][15].ENA
ena => delay_signals[3][14].ENA
ena => delay_signals[3][13].ENA
ena => delay_signals[3][12].ENA
ena => delay_signals[3][11].ENA
ena => delay_signals[3][10].ENA
ena => delay_signals[3][9].ENA
ena => delay_signals[3][8].ENA
ena => delay_signals[3][7].ENA
ena => delay_signals[3][6].ENA
ena => delay_signals[3][5].ENA
ena => delay_signals[3][4].ENA
ena => delay_signals[3][3].ENA
ena => delay_signals[3][2].ENA
ena => delay_signals[3][1].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][23].ENA
ena => delay_signals[2][22].ENA
ena => delay_signals[2][21].ENA
ena => delay_signals[2][20].ENA
ena => delay_signals[2][19].ENA
ena => delay_signals[2][18].ENA
ena => delay_signals[2][17].ENA
ena => delay_signals[2][16].ENA
ena => delay_signals[2][15].ENA
ena => delay_signals[2][14].ENA
ena => delay_signals[2][13].ENA
ena => delay_signals[2][12].ENA
ena => delay_signals[2][11].ENA
ena => delay_signals[2][10].ENA
ena => delay_signals[2][9].ENA
ena => delay_signals[2][8].ENA
ena => delay_signals[2][7].ENA
ena => delay_signals[2][6].ENA
ena => delay_signals[2][5].ENA
ena => delay_signals[2][4].ENA
ena => delay_signals[2][3].ENA
ena => delay_signals[2][2].ENA
ena => delay_signals[2][1].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][23].ENA
ena => delay_signals[1][22].ENA
ena => delay_signals[1][21].ENA
ena => delay_signals[1][20].ENA
ena => delay_signals[1][19].ENA
ena => delay_signals[1][18].ENA
ena => delay_signals[1][17].ENA
ena => delay_signals[1][16].ENA
ena => delay_signals[1][15].ENA
ena => delay_signals[1][14].ENA
ena => delay_signals[1][13].ENA
ena => delay_signals[1][12].ENA
ena => delay_signals[1][11].ENA
ena => delay_signals[1][10].ENA
ena => delay_signals[1][9].ENA
ena => delay_signals[1][8].ENA
ena => delay_signals[1][7].ENA
ena => delay_signals[1][6].ENA
ena => delay_signals[1][5].ENA
ena => delay_signals[1][4].ENA
ena => delay_signals[1][3].ENA
ena => delay_signals[1][2].ENA
ena => delay_signals[1][1].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xin[1] => delay_signals[3][1].DATAIN
xin[2] => delay_signals[3][2].DATAIN
xin[3] => delay_signals[3][3].DATAIN
xin[4] => delay_signals[3][4].DATAIN
xin[5] => delay_signals[3][5].DATAIN
xin[6] => delay_signals[3][6].DATAIN
xin[7] => delay_signals[3][7].DATAIN
xin[8] => delay_signals[3][8].DATAIN
xin[9] => delay_signals[3][9].DATAIN
xin[10] => delay_signals[3][10].DATAIN
xin[11] => delay_signals[3][11].DATAIN
xin[12] => delay_signals[3][12].DATAIN
xin[13] => delay_signals[3][13].DATAIN
xin[14] => delay_signals[3][14].DATAIN
xin[15] => delay_signals[3][15].DATAIN
xin[16] => delay_signals[3][16].DATAIN
xin[17] => delay_signals[3][17].DATAIN
xin[18] => delay_signals[3][18].DATAIN
xin[19] => delay_signals[3][19].DATAIN
xin[20] => delay_signals[3][20].DATAIN
xin[21] => delay_signals[3][21].DATAIN
xin[22] => delay_signals[3][22].DATAIN
xin[23] => delay_signals[3][23].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
wren_a => altsyncram_2pn3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2pn3:auto_generated.data_a[0]
data_a[1] => altsyncram_2pn3:auto_generated.data_a[1]
data_a[2] => altsyncram_2pn3:auto_generated.data_a[2]
data_a[3] => altsyncram_2pn3:auto_generated.data_a[3]
data_a[4] => altsyncram_2pn3:auto_generated.data_a[4]
data_a[5] => altsyncram_2pn3:auto_generated.data_a[5]
data_a[6] => altsyncram_2pn3:auto_generated.data_a[6]
data_a[7] => altsyncram_2pn3:auto_generated.data_a[7]
data_a[8] => altsyncram_2pn3:auto_generated.data_a[8]
data_a[9] => altsyncram_2pn3:auto_generated.data_a[9]
data_a[10] => altsyncram_2pn3:auto_generated.data_a[10]
data_a[11] => altsyncram_2pn3:auto_generated.data_a[11]
data_a[12] => altsyncram_2pn3:auto_generated.data_a[12]
data_a[13] => altsyncram_2pn3:auto_generated.data_a[13]
data_a[14] => altsyncram_2pn3:auto_generated.data_a[14]
data_a[15] => altsyncram_2pn3:auto_generated.data_a[15]
data_a[16] => altsyncram_2pn3:auto_generated.data_a[16]
data_a[17] => altsyncram_2pn3:auto_generated.data_a[17]
data_a[18] => altsyncram_2pn3:auto_generated.data_a[18]
data_a[19] => altsyncram_2pn3:auto_generated.data_a[19]
data_a[20] => altsyncram_2pn3:auto_generated.data_a[20]
data_a[21] => altsyncram_2pn3:auto_generated.data_a[21]
data_a[22] => altsyncram_2pn3:auto_generated.data_a[22]
data_a[23] => altsyncram_2pn3:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_2pn3:auto_generated.address_a[0]
address_a[1] => altsyncram_2pn3:auto_generated.address_a[1]
address_a[2] => altsyncram_2pn3:auto_generated.address_a[2]
address_a[3] => altsyncram_2pn3:auto_generated.address_a[3]
address_a[4] => altsyncram_2pn3:auto_generated.address_a[4]
address_a[5] => altsyncram_2pn3:auto_generated.address_a[5]
address_a[6] => altsyncram_2pn3:auto_generated.address_a[6]
address_b[0] => altsyncram_2pn3:auto_generated.address_b[0]
address_b[1] => altsyncram_2pn3:auto_generated.address_b[1]
address_b[2] => altsyncram_2pn3:auto_generated.address_b[2]
address_b[3] => altsyncram_2pn3:auto_generated.address_b[3]
address_b[4] => altsyncram_2pn3:auto_generated.address_b[4]
address_b[5] => altsyncram_2pn3:auto_generated.address_b[5]
address_b[6] => altsyncram_2pn3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2pn3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_2pn3:auto_generated.q_b[0]
q_b[1] <= altsyncram_2pn3:auto_generated.q_b[1]
q_b[2] <= altsyncram_2pn3:auto_generated.q_b[2]
q_b[3] <= altsyncram_2pn3:auto_generated.q_b[3]
q_b[4] <= altsyncram_2pn3:auto_generated.q_b[4]
q_b[5] <= altsyncram_2pn3:auto_generated.q_b[5]
q_b[6] <= altsyncram_2pn3:auto_generated.q_b[6]
q_b[7] <= altsyncram_2pn3:auto_generated.q_b[7]
q_b[8] <= altsyncram_2pn3:auto_generated.q_b[8]
q_b[9] <= altsyncram_2pn3:auto_generated.q_b[9]
q_b[10] <= altsyncram_2pn3:auto_generated.q_b[10]
q_b[11] <= altsyncram_2pn3:auto_generated.q_b[11]
q_b[12] <= altsyncram_2pn3:auto_generated.q_b[12]
q_b[13] <= altsyncram_2pn3:auto_generated.q_b[13]
q_b[14] <= altsyncram_2pn3:auto_generated.q_b[14]
q_b[15] <= altsyncram_2pn3:auto_generated.q_b[15]
q_b[16] <= altsyncram_2pn3:auto_generated.q_b[16]
q_b[17] <= altsyncram_2pn3:auto_generated.q_b[17]
q_b[18] <= altsyncram_2pn3:auto_generated.q_b[18]
q_b[19] <= altsyncram_2pn3:auto_generated.q_b[19]
q_b[20] <= altsyncram_2pn3:auto_generated.q_b[20]
q_b[21] <= altsyncram_2pn3:auto_generated.q_b[21]
q_b[22] <= altsyncram_2pn3:auto_generated.q_b[22]
q_b[23] <= altsyncram_2pn3:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_2pn3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aaq3:auto_generated.address_a[0]
address_a[1] => altsyncram_aaq3:auto_generated.address_a[1]
address_a[2] => altsyncram_aaq3:auto_generated.address_a[2]
address_a[3] => altsyncram_aaq3:auto_generated.address_a[3]
address_a[4] => altsyncram_aaq3:auto_generated.address_a[4]
address_a[5] => altsyncram_aaq3:auto_generated.address_a[5]
address_a[6] => altsyncram_aaq3:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aaq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_aaq3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aaq3:auto_generated.q_a[0]
q_a[1] <= altsyncram_aaq3:auto_generated.q_a[1]
q_a[2] <= altsyncram_aaq3:auto_generated.q_a[2]
q_a[3] <= altsyncram_aaq3:auto_generated.q_a[3]
q_a[4] <= altsyncram_aaq3:auto_generated.q_a[4]
q_a[5] <= altsyncram_aaq3:auto_generated.q_a[5]
q_a[6] <= altsyncram_aaq3:auto_generated.q_a[6]
q_a[7] <= altsyncram_aaq3:auto_generated.q_a[7]
q_a[8] <= altsyncram_aaq3:auto_generated.q_a[8]
q_a[9] <= altsyncram_aaq3:auto_generated.q_a[9]
q_a[10] <= altsyncram_aaq3:auto_generated.q_a[10]
q_a[11] <= altsyncram_aaq3:auto_generated.q_a[11]
q_a[12] <= altsyncram_aaq3:auto_generated.q_a[12]
q_a[13] <= altsyncram_aaq3:auto_generated.q_a[13]
q_a[14] <= altsyncram_aaq3:auto_generated.q_a[14]
q_a[15] <= altsyncram_aaq3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_aaq3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component
dataa[0] => mult_lcu:auto_generated.dataa[0]
dataa[1] => mult_lcu:auto_generated.dataa[1]
dataa[2] => mult_lcu:auto_generated.dataa[2]
dataa[3] => mult_lcu:auto_generated.dataa[3]
dataa[4] => mult_lcu:auto_generated.dataa[4]
dataa[5] => mult_lcu:auto_generated.dataa[5]
dataa[6] => mult_lcu:auto_generated.dataa[6]
dataa[7] => mult_lcu:auto_generated.dataa[7]
dataa[8] => mult_lcu:auto_generated.dataa[8]
dataa[9] => mult_lcu:auto_generated.dataa[9]
dataa[10] => mult_lcu:auto_generated.dataa[10]
dataa[11] => mult_lcu:auto_generated.dataa[11]
dataa[12] => mult_lcu:auto_generated.dataa[12]
dataa[13] => mult_lcu:auto_generated.dataa[13]
dataa[14] => mult_lcu:auto_generated.dataa[14]
dataa[15] => mult_lcu:auto_generated.dataa[15]
datab[0] => mult_lcu:auto_generated.datab[0]
datab[1] => mult_lcu:auto_generated.datab[1]
datab[2] => mult_lcu:auto_generated.datab[2]
datab[3] => mult_lcu:auto_generated.datab[3]
datab[4] => mult_lcu:auto_generated.datab[4]
datab[5] => mult_lcu:auto_generated.datab[5]
datab[6] => mult_lcu:auto_generated.datab[6]
sum[0] => ~NO_FANOUT~
aclr => mult_lcu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_lcu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_lcu:auto_generated.result[0]
result[1] <= mult_lcu:auto_generated.result[1]
result[2] <= mult_lcu:auto_generated.result[2]
result[3] <= mult_lcu:auto_generated.result[3]
result[4] <= mult_lcu:auto_generated.result[4]
result[5] <= mult_lcu:auto_generated.result[5]
result[6] <= mult_lcu:auto_generated.result[6]
result[7] <= mult_lcu:auto_generated.result[7]
result[8] <= mult_lcu:auto_generated.result[8]
result[9] <= mult_lcu:auto_generated.result[9]
result[10] <= mult_lcu:auto_generated.result[10]
result[11] <= mult_lcu:auto_generated.result[11]
result[12] <= mult_lcu:auto_generated.result[12]
result[13] <= mult_lcu:auto_generated.result[13]
result[14] <= mult_lcu:auto_generated.result[14]
result[15] <= mult_lcu:auto_generated.result[15]
result[16] <= mult_lcu:auto_generated.result[16]
result[17] <= mult_lcu:auto_generated.result[17]
result[18] <= mult_lcu:auto_generated.result[18]
result[19] <= mult_lcu:auto_generated.result[19]
result[20] <= mult_lcu:auto_generated.result[20]
result[21] <= mult_lcu:auto_generated.result[21]
result[22] <= mult_lcu:auto_generated.result[22]


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im4_component|mult_lcu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component
dataa[0] => mult_9eu:auto_generated.dataa[0]
dataa[1] => mult_9eu:auto_generated.dataa[1]
dataa[2] => mult_9eu:auto_generated.dataa[2]
dataa[3] => mult_9eu:auto_generated.dataa[3]
dataa[4] => mult_9eu:auto_generated.dataa[4]
dataa[5] => mult_9eu:auto_generated.dataa[5]
dataa[6] => mult_9eu:auto_generated.dataa[6]
dataa[7] => mult_9eu:auto_generated.dataa[7]
dataa[8] => mult_9eu:auto_generated.dataa[8]
dataa[9] => mult_9eu:auto_generated.dataa[9]
dataa[10] => mult_9eu:auto_generated.dataa[10]
dataa[11] => mult_9eu:auto_generated.dataa[11]
dataa[12] => mult_9eu:auto_generated.dataa[12]
dataa[13] => mult_9eu:auto_generated.dataa[13]
dataa[14] => mult_9eu:auto_generated.dataa[14]
dataa[15] => mult_9eu:auto_generated.dataa[15]
dataa[16] => mult_9eu:auto_generated.dataa[16]
dataa[17] => mult_9eu:auto_generated.dataa[17]
datab[0] => mult_9eu:auto_generated.datab[0]
datab[1] => mult_9eu:auto_generated.datab[1]
datab[2] => mult_9eu:auto_generated.datab[2]
datab[3] => mult_9eu:auto_generated.datab[3]
datab[4] => mult_9eu:auto_generated.datab[4]
datab[5] => mult_9eu:auto_generated.datab[5]
datab[6] => mult_9eu:auto_generated.datab[6]
datab[7] => mult_9eu:auto_generated.datab[7]
datab[8] => mult_9eu:auto_generated.datab[8]
datab[9] => mult_9eu:auto_generated.datab[9]
datab[10] => mult_9eu:auto_generated.datab[10]
datab[11] => mult_9eu:auto_generated.datab[11]
datab[12] => mult_9eu:auto_generated.datab[12]
datab[13] => mult_9eu:auto_generated.datab[13]
datab[14] => mult_9eu:auto_generated.datab[14]
datab[15] => mult_9eu:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => mult_9eu:auto_generated.aclr
sclr => ~NO_FANOUT~
clock => mult_9eu:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_9eu:auto_generated.result[0]
result[1] <= mult_9eu:auto_generated.result[1]
result[2] <= mult_9eu:auto_generated.result[2]
result[3] <= mult_9eu:auto_generated.result[3]
result[4] <= mult_9eu:auto_generated.result[4]
result[5] <= mult_9eu:auto_generated.result[5]
result[6] <= mult_9eu:auto_generated.result[6]
result[7] <= mult_9eu:auto_generated.result[7]
result[8] <= mult_9eu:auto_generated.result[8]
result[9] <= mult_9eu:auto_generated.result[9]
result[10] <= mult_9eu:auto_generated.result[10]
result[11] <= mult_9eu:auto_generated.result[11]
result[12] <= mult_9eu:auto_generated.result[12]
result[13] <= mult_9eu:auto_generated.result[13]
result[14] <= mult_9eu:auto_generated.result[14]
result[15] <= mult_9eu:auto_generated.result[15]
result[16] <= mult_9eu:auto_generated.result[16]
result[17] <= mult_9eu:auto_generated.result[17]
result[18] <= mult_9eu:auto_generated.result[18]
result[19] <= mult_9eu:auto_generated.result[19]
result[20] <= mult_9eu:auto_generated.result[20]
result[21] <= mult_9eu:auto_generated.result[21]
result[22] <= mult_9eu:auto_generated.result[22]
result[23] <= mult_9eu:auto_generated.result[23]
result[24] <= mult_9eu:auto_generated.result[24]
result[25] <= mult_9eu:auto_generated.result[25]
result[26] <= mult_9eu:auto_generated.result[26]
result[27] <= mult_9eu:auto_generated.result[27]
result[28] <= mult_9eu:auto_generated.result[28]
result[29] <= mult_9eu:auto_generated.result[29]
result[30] <= mult_9eu:auto_generated.result[30]
result[31] <= mult_9eu:auto_generated.result[31]
result[32] <= mult_9eu:auto_generated.result[32]
result[33] <= mult_9eu:auto_generated.result[33]


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_im0_component|mult_9eu:auto_generated
aclr => mac_mult1.ACLR
aclr => mac_out2.ACLR
clock => mac_mult1.CLK
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31
result[32] <= mac_out2.DATAOUT32
result[33] <= mac_out2.DATAOUT33


|au_filter|FirIP:FirIP_inst|fir:fir_inst|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
enable => valid.DATAIN
datain[0] => ~NO_FANOUT~
datain[1] => ~NO_FANOUT~
datain[2] => ~NO_FANOUT~
datain[3] => ~NO_FANOUT~
datain[4] => ~NO_FANOUT~
datain[5] => ~NO_FANOUT~
datain[6] => ~NO_FANOUT~
datain[7] => ~NO_FANOUT~
datain[8] => ~NO_FANOUT~
datain[9] => ~NO_FANOUT~
datain[10] => ~NO_FANOUT~
datain[11] => ~NO_FANOUT~
datain[12] => ~NO_FANOUT~
datain[13] => ~NO_FANOUT~
datain[14] => ~NO_FANOUT~
datain[15] => ~NO_FANOUT~
datain[16] => ~NO_FANOUT~
datain[17] => ~NO_FANOUT~
datain[18] => ~NO_FANOUT~
datain[19] => ~NO_FANOUT~
datain[20] => ~NO_FANOUT~
datain[21] => ~NO_FANOUT~
datain[22] => ~NO_FANOUT~
datain[23] => ~NO_FANOUT~
datain[24] => ~NO_FANOUT~
datain[25] => dataout[0].DATAIN
datain[26] => dataout[1].DATAIN
datain[27] => dataout[2].DATAIN
datain[28] => dataout[3].DATAIN
datain[29] => dataout[4].DATAIN
datain[30] => dataout[5].DATAIN
datain[31] => dataout[6].DATAIN
datain[32] => dataout[7].DATAIN
datain[33] => dataout[8].DATAIN
datain[34] => dataout[9].DATAIN
datain[35] => dataout[10].DATAIN
datain[36] => dataout[11].DATAIN
datain[37] => dataout[12].DATAIN
datain[38] => dataout[13].DATAIN
datain[39] => dataout[14].DATAIN
datain[40] => dataout[15].DATAIN
datain[41] => dataout[16].DATAIN
datain[42] => dataout[17].DATAIN
datain[43] => dataout[18].DATAIN
datain[44] => dataout[19].DATAIN
datain[45] => dataout[20].DATAIN
datain[46] => dataout[21].DATAIN
valid <= enable.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[37].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[38].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[39].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[40].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[41].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[42].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[43].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[44].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[45].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[46].DB_MAX_OUTPUT_PORT_TYPE


