initSidebarItems({"constant":[["TRNG","Raw pointer to TRNG"]],"mod":[["ENT0","Entropy Read Register"],["ENT1","Entropy Read Register"],["ENT10","Entropy Read Register"],["ENT11","Entropy Read Register"],["ENT12","Entropy Read Register"],["ENT13","Entropy Read Register"],["ENT14","Entropy Read Register"],["ENT15","Entropy Read Register"],["ENT2","Entropy Read Register"],["ENT3","Entropy Read Register"],["ENT4","Entropy Read Register"],["ENT5","Entropy Read Register"],["ENT6","Entropy Read Register"],["ENT7","Entropy Read Register"],["ENT8","Entropy Read Register"],["ENT9","Entropy Read Register"],["FRQ","FRQCNT and FRQMAX FRQCNT: Frequency Count Register FRQMAX: Frequency Count Maximum Limit Register"],["FRQMIN","Frequency Count Minimum Limit Register"],["INT_CTRL","Interrupt Control Register"],["INT_MASK","Mask Register"],["INT_STATUS","Interrupt Status Register"],["MCTL","Miscellaneous Control Register"],["PKR","PKRMAX and PKRSQ PKRMAX: Poker Maximum Limit Register PKRSQ: Poker Square Calculation Result Register"],["PKRCNT10","Statistical Check Poker Count 1 and 0 Register"],["PKRCNT32","Statistical Check Poker Count 3 and 2 Register"],["PKRCNT54","Statistical Check Poker Count 5 and 4 Register"],["PKRCNT76","Statistical Check Poker Count 7 and 6 Register"],["PKRCNT98","Statistical Check Poker Count 9 and 8 Register"],["PKRCNTBA","Statistical Check Poker Count B and A Register"],["PKRCNTDC","Statistical Check Poker Count D and C Register"],["PKRCNTFE","Statistical Check Poker Count F and E Register"],["PKRRNG","Poker Range Register"],["SBLIM","SBLIM and TOTSAM SBLIM: Sparse Bit Limit Register TOTSAM: Total Samples Register"],["SCM","SCMC and SCML SCMC: Statistical Check Monobit Count Register SCML: Statistical Check Monobit Limit Register"],["SCMISC","Statistical Check Miscellaneous Register"],["SCR1","SCR1C and SCR1L SCR1C: Statistical Check Run Length 1 Count Register SCR1L: Statistical Check Run Length 1 Limit Register"],["SCR2","SCR2C and SCR2L SCR2C: Statistical Check Run Length 2 Count Register SCR2L: Statistical Check Run Length 2 Limit Register"],["SCR3","SCR3C and SCR3L SCR3C: Statistical Check Run Length 3 Count Register SCR3L: Statistical Check Run Length 3 Limit Register"],["SCR4","SCR4C and SCR4L SCR4C: Statistical Check Run Length 4 Count Register SCR4L: Statistical Check Run Length 4 Limit Register"],["SCR5","SCR5C and SCR5L SCR5C: Statistical Check Run Length 5 Count Register SCR5L: Statistical Check Run Length 5 Limit Register"],["SCR6P","SCR6PC and SCR6PL SCR6PC: Statistical Check Run Length 6+ Count Register SCR6PL: Statistical Check Run Length 6+ Limit Register"],["SDCTL","Seed Control Register"],["SEC_CFG","Security Configuration Register"],["STATUS","Status Register"],["VID1","Version ID Register (MS)"],["VID2","Version ID Register (LS)"]],"struct":[["Instance",""],["RegisterBlock",""],["ResetValues",""],["TRNG","The TRNG peripheral instance."]]});