<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p20" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_20{left:110px;bottom:1129px;}
#t2_20{left:475px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t3_20{left:152px;bottom:1083px;letter-spacing:-0.02px;word-spacing:2.02px;}
#t4_20{left:152px;bottom:1065px;letter-spacing:0.1px;}
#t5_20{left:110px;bottom:1028px;letter-spacing:-0.19px;word-spacing:2.43px;}
#t6_20{left:110px;bottom:1007px;letter-spacing:-0.17px;word-spacing:0.69px;}
#t7_20{left:110px;bottom:987px;letter-spacing:-0.19px;word-spacing:2.03px;}
#t8_20{left:110px;bottom:966px;letter-spacing:-0.13px;}
#t9_20{left:181px;bottom:966px;letter-spacing:-0.22px;word-spacing:3.52px;}
#ta_20{left:577px;bottom:966px;letter-spacing:-0.22px;word-spacing:3.53px;}
#tb_20{left:110px;bottom:945px;letter-spacing:-0.15px;word-spacing:2.93px;}
#tc_20{left:179px;bottom:945px;letter-spacing:-0.3px;}
#td_20{left:272px;bottom:945px;letter-spacing:-0.15px;word-spacing:3.02px;}
#te_20{left:732px;bottom:945px;letter-spacing:-0.15px;}
#tf_20{left:110px;bottom:925px;letter-spacing:-0.14px;word-spacing:0.58px;}
#tg_20{left:110px;bottom:904px;letter-spacing:-0.17px;word-spacing:2.36px;}
#th_20{left:110px;bottom:883px;letter-spacing:-0.18px;word-spacing:2.83px;}
#ti_20{left:110px;bottom:862px;letter-spacing:-0.2px;word-spacing:1.5px;}
#tj_20{left:152px;bottom:818px;letter-spacing:-0.02px;word-spacing:3.14px;}
#tk_20{left:152px;bottom:800px;letter-spacing:-0.03px;word-spacing:4.12px;}
#tl_20{left:152px;bottom:781px;letter-spacing:0.06px;word-spacing:1.19px;}
#tm_20{left:152px;bottom:763px;letter-spacing:-0.04px;word-spacing:1.89px;}
#tn_20{left:110px;bottom:692px;letter-spacing:-0.04px;}
#to_20{left:166px;bottom:692px;letter-spacing:-0.14px;word-spacing:2.93px;}
#tp_20{left:110px;bottom:642px;letter-spacing:-0.17px;word-spacing:3.06px;}
#tq_20{left:110px;bottom:622px;letter-spacing:-0.17px;word-spacing:0.57px;}
#tr_20{left:110px;bottom:601px;letter-spacing:-0.17px;word-spacing:0.03px;}
#ts_20{left:110px;bottom:565px;letter-spacing:-0.17px;word-spacing:2.97px;}
#tt_20{left:308px;bottom:565px;letter-spacing:-0.71px;}
#tu_20{left:345px;bottom:565px;letter-spacing:-0.17px;word-spacing:3.02px;}
#tv_20{left:742px;bottom:565px;letter-spacing:-0.18px;word-spacing:2.97px;}
#tw_20{left:110px;bottom:544px;letter-spacing:-0.17px;word-spacing:2.42px;}
#tx_20{left:720px;bottom:544px;letter-spacing:-0.15px;}
#ty_20{left:756px;bottom:544px;letter-spacing:-0.15px;word-spacing:2.6px;}
#tz_20{left:110px;bottom:524px;letter-spacing:-0.18px;}
#t10_20{left:110px;bottom:488px;letter-spacing:-0.16px;word-spacing:-0.13px;}
#t11_20{left:739px;bottom:488px;letter-spacing:-0.49px;}
#t12_20{left:820px;bottom:488px;}
#t13_20{left:110px;bottom:467px;letter-spacing:-0.34px;word-spacing:2.9px;}
#t14_20{left:241px;bottom:467px;letter-spacing:-0.49px;}
#t15_20{left:329px;bottom:467px;letter-spacing:-0.16px;word-spacing:2.58px;}
#t16_20{left:110px;bottom:446px;letter-spacing:-0.18px;word-spacing:1.85px;}
#t17_20{left:110px;bottom:426px;letter-spacing:-0.16px;word-spacing:3.01px;}
#t18_20{left:110px;bottom:405px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t19_20{left:110px;bottom:369px;letter-spacing:-0.33px;word-spacing:0.6px;}
#t1a_20{left:232px;bottom:369px;letter-spacing:-0.4px;}
#t1b_20{left:313px;bottom:369px;letter-spacing:-0.14px;word-spacing:0.26px;}
#t1c_20{left:110px;bottom:348px;letter-spacing:-0.14px;word-spacing:0.78px;}
#t1d_20{left:110px;bottom:327px;letter-spacing:-0.14px;word-spacing:1.61px;}
#t1e_20{left:110px;bottom:307px;letter-spacing:-0.14px;word-spacing:1.77px;}
#t1f_20{left:110px;bottom:286px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1g_20{left:110px;bottom:250px;letter-spacing:-0.16px;word-spacing:1.26px;}
#t1h_20{left:110px;bottom:229px;letter-spacing:-0.17px;word-spacing:1.72px;}
#t1i_20{left:110px;bottom:209px;letter-spacing:-0.17px;word-spacing:1.05px;}
#t1j_20{left:110px;bottom:188px;letter-spacing:-0.17px;word-spacing:1.44px;}

.s1_20{font-size:17px;font-family:CMR10_270;color:#000;}
.s2_20{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s3_20{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_20{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s5_20{font-size:22px;font-family:CMBX12_26j;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts20" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg20Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg20" style="-webkit-user-select: none;"><object width="935" height="1210" data="20/20.svg" type="image/svg+xml" id="pdf20" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_20" class="t s1_20">2 </span><span id="t2_20" class="t s2_20">Volume I: RISC-V Unprivileged ISA V20191213 </span>
<span id="t3_20" class="t s3_20">architecture research, including various data-parallel accelerators, is an explicit goal of the ISA </span>
<span id="t4_20" class="t s3_20">design. </span>
<span id="t5_20" class="t s1_20" data-mappings='[[20,"fi"]]'>The RISC-V ISA is deﬁned avoiding implementation details as much as possible (although com- </span>
<span id="t6_20" class="t s1_20">mentary is included on implementation-driven decisions) and should be read as the software-visible </span>
<span id="t7_20" class="t s1_20">interface to a wide variety of implementations rather than as the design of a particular hardware </span>
<span id="t8_20" class="t s1_20">artifact. </span><span id="t9_20" class="t s1_20">The RISC-V manual is structured in two volumes. </span><span id="ta_20" class="t s1_20">This volume covers the design of </span>
<span id="tb_20" class="t s1_20">the base </span><span id="tc_20" class="t s4_20">unprivileged </span><span id="td_20" class="t s1_20">instructions, including optional unprivileged ISA extensions. </span><span id="te_20" class="t s1_20">Unprivileged </span>
<span id="tf_20" class="t s1_20">instructions are those that are generally usable in all privilege modes in all privileged architectures, </span>
<span id="tg_20" class="t s1_20">though behavior might vary depending on privilege mode and privilege architecture. The second </span>
<span id="th_20" class="t s1_20" data-mappings='[[34,"fi"]]'>volume provides the design of the ﬁrst (“classic”) privileged architecture. The manuals use IEC </span>
<span id="ti_20" class="t s1_20">80000-13:2008 conventions, with a byte of 8 bits. </span>
<span id="tj_20" class="t s3_20">In the unprivileged ISA design, we tried to remove any dependence on particular microarchi- </span>
<span id="tk_20" class="t s3_20">tectural features, such as cache line size, or on privileged architecture details, such as page </span>
<span id="tl_20" class="t s3_20" data-mappings='[[62,"fl"]]'>translation. This is both for simplicity and to allow maximum ﬂexibility for alternative microar- </span>
<span id="tm_20" class="t s3_20">chitectures or alternative privileged architectures. </span>
<span id="tn_20" class="t s5_20">1.1 </span><span id="to_20" class="t s5_20">RISC-V Hardware Platform Terminology </span>
<span id="tp_20" class="t s1_20">A RISC-V hardware platform can contain one or more RISC-V-compatible processing cores to- </span>
<span id="tq_20" class="t s1_20" data-mappings='[[47,"fi"]]'>gether with other non-RISC-V-compatible cores, ﬁxed-function accelerators, various physical mem- </span>
<span id="tr_20" class="t s1_20">ory structures, I/O devices, and an interconnect structure to allow the components to communicate. </span>
<span id="ts_20" class="t s1_20">A component is termed a </span><span id="tt_20" class="t s4_20">core </span><span id="tu_20" class="t s1_20">if it contains an independent instruction fetch unit. </span><span id="tv_20" class="t s1_20">A RISC-V- </span>
<span id="tw_20" class="t s1_20">compatible core might support multiple RISC-V-compatible hardware threads, or </span><span id="tx_20" class="t s4_20">harts</span><span id="ty_20" class="t s1_20">, through </span>
<span id="tz_20" class="t s1_20">multithreading. </span>
<span id="t10_20" class="t s1_20">A RISC-V core might have additional specialized instruction-set extensions or an added </span><span id="t11_20" class="t s4_20">coprocessor</span><span id="t12_20" class="t s1_20">. </span>
<span id="t13_20" class="t s1_20">We use the term </span><span id="t14_20" class="t s4_20">coprocessor </span><span id="t15_20" class="t s1_20">to refer to a unit that is attached to a RISC-V core and is mostly </span>
<span id="t16_20" class="t s1_20">sequenced by a RISC-V instruction stream, but which contains additional architectural state and </span>
<span id="t17_20" class="t s1_20">instruction-set extensions, and possibly some limited autonomy relative to the primary RISC-V </span>
<span id="t18_20" class="t s1_20">instruction stream. </span>
<span id="t19_20" class="t s1_20">We use the term </span><span id="t1a_20" class="t s4_20">accelerator </span><span id="t1b_20" class="t s1_20" data-mappings='[[38,"fi"]]'>to refer to either a non-programmable ﬁxed-function unit or a core that </span>
<span id="t1c_20" class="t s1_20">can operate autonomously but is specialized for certain tasks. In RISC-V systems, we expect many </span>
<span id="t1d_20" class="t s1_20">programmable accelerators will be RISC-V-based cores with specialized instruction-set extensions </span>
<span id="t1e_20" class="t s1_20">and/or customized coprocessors. An important class of RISC-V accelerators are I/O accelerators, </span>
<span id="t1f_20" class="t s1_20" data-mappings='[[7,"ffl"]]'>which oﬄoad I/O processing tasks from the main application cores. </span>
<span id="t1g_20" class="t s1_20">The system-level organization of a RISC-V hardware platform can range from a single-core micro- </span>
<span id="t1h_20" class="t s1_20">controller to a many-thousand-node cluster of shared-memory manycore server nodes. Even small </span>
<span id="t1i_20" class="t s1_20">systems-on-a-chip might be structured as a hierarchy of multicomputers and/or multiprocessors to </span>
<span id="t1j_20" class="t s1_20" data-mappings='[[24,"ff"]]'>modularize development eﬀort or to provide secure isolation between subsystems. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
