Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: Processor_Unicycle_6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processor_Unicycle_6.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processor_Unicycle_6"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : Processor_Unicycle_6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/Add.vhd" in Library work.
Architecture arq_add of Entity add is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/nPC.vhd" in Library work.
Architecture arq_npc of Entity npc is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/PC.vhd" in Library work.
Architecture arq_pc of Entity pc is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/IM.vhd" in Library work.
Entity <im> compiled.
Entity <im> (Architecture <arq_im>) compiled.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/RF.vhd" in Library work.
Architecture arq_rf of Entity rf is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/CU.vhd" in Library work.
Architecture arq_uc of Entity uc is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/Alu.vhd" in Library work.
Architecture arq_alu of Entity alu is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/SEU.vhd" in Library work.
Architecture arq_seu of Entity seu is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/MUX.vhd" in Library work.
Architecture arq_mux of Entity mux is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/PSRModifier.vhd" in Library work.
Architecture arq_psrmodifier of Entity psrmodifier is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/PSR.vhd" in Library work.
Architecture arq_psr of Entity psr is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/WindowsManager.vhd" in Library work.
Architecture arq_windowsmanager of Entity windowsmanager is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/DM.vhd" in Library work.
Architecture arq_dm of Entity dm is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/MuxDM.vhd" in Library work.
Architecture arq_muxdm of Entity muxdm is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/MuxRF.vhd" in Library work.
Architecture arq_muxrf of Entity muxrf is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/MuxPC.vhd" in Library work.
Architecture arq_muxpc of Entity muxpc is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/SEU22.vhd" in Library work.
Architecture arq_seu22 of Entity seu22 is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/SEU30.vhd" in Library work.
Architecture arq_seu30 of Entity seu30 is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/AddPC22.vhd" in Library work.
Architecture arq_addpc22 of Entity addpc22 is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/AddPC30.vhd" in Library work.
Architecture arq_addpc30 of Entity addpc30 is up to date.
Compiling vhdl file "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/Processor_Unicycle_3.vhd" in Library work.
Architecture arq_processor_unicycle_6 of Entity processor_unicycle_6 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Processor_Unicycle_6> in library <work> (architecture <arq_processor_unicycle_6>).

Analyzing hierarchy for entity <Add> in library <work> (architecture <arq_add>).

Analyzing hierarchy for entity <nPC> in library <work> (architecture <arq_npc>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <arq_pc>).

Analyzing hierarchy for entity <IM> in library <work> (architecture <arq_im>).

Analyzing hierarchy for entity <RF> in library <work> (architecture <arq_rf>).

Analyzing hierarchy for entity <UC> in library <work> (architecture <arq_uc>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <arq_alu>).

Analyzing hierarchy for entity <SEU> in library <work> (architecture <arq_seu>).

Analyzing hierarchy for entity <MUX> in library <work> (architecture <arq_mux>).

Analyzing hierarchy for entity <PSRModifier> in library <work> (architecture <arq_psrmodifier>).

Analyzing hierarchy for entity <PSR> in library <work> (architecture <arq_psr>).

Analyzing hierarchy for entity <WindowsManager> in library <work> (architecture <arq_windowsmanager>).

Analyzing hierarchy for entity <DM> in library <work> (architecture <arq_dm>).

Analyzing hierarchy for entity <MuxDM> in library <work> (architecture <arq_muxdm>).

Analyzing hierarchy for entity <MuxRF> in library <work> (architecture <arq_muxrf>).

Analyzing hierarchy for entity <MuxPC> in library <work> (architecture <arq_muxpc>).

Analyzing hierarchy for entity <SEU22> in library <work> (architecture <arq_seu22>).

Analyzing hierarchy for entity <SEU30> in library <work> (architecture <arq_seu30>).

Analyzing hierarchy for entity <AddPC22> in library <work> (architecture <arq_addpc22>).

Analyzing hierarchy for entity <AddPC30> in library <work> (architecture <arq_addpc30>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Processor_Unicycle_6> in library <work> (Architecture <arq_processor_unicycle_6>).
Entity <Processor_Unicycle_6> analyzed. Unit <Processor_Unicycle_6> generated.

Analyzing Entity <Add> in library <work> (Architecture <arq_add>).
Entity <Add> analyzed. Unit <Add> generated.

Analyzing Entity <nPC> in library <work> (Architecture <arq_npc>).
Entity <nPC> analyzed. Unit <nPC> generated.

Analyzing Entity <PC> in library <work> (Architecture <arq_pc>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <IM> in library <work> (Architecture <arq_im>).
Entity <IM> analyzed. Unit <IM> generated.

Analyzing Entity <RF> in library <work> (Architecture <arq_rf>).
WARNING:Xst:790 - "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/RF.vhd" line 54: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/RF.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/RF.vhd" line 59: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/RF.vhd" line 60: Index value(s) does not match array range, simulation mismatch.
Entity <RF> analyzed. Unit <RF> generated.

Analyzing Entity <UC> in library <work> (Architecture <arq_uc>).
Entity <UC> analyzed. Unit <UC> generated.

Analyzing Entity <ALU> in library <work> (Architecture <arq_alu>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <SEU> in library <work> (Architecture <arq_seu>).
Entity <SEU> analyzed. Unit <SEU> generated.

Analyzing Entity <MUX> in library <work> (Architecture <arq_mux>).
Entity <MUX> analyzed. Unit <MUX> generated.

Analyzing Entity <PSRModifier> in library <work> (Architecture <arq_psrmodifier>).
WARNING:Xst:819 - "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/PSRModifier.vhd" line 39: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <OP>
Entity <PSRModifier> analyzed. Unit <PSRModifier> generated.

Analyzing Entity <PSR> in library <work> (Architecture <arq_psr>).
WARNING:Xst:819 - "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/PSR.vhd" line 42: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <NZVC>
Entity <PSR> analyzed. Unit <PSR> generated.

Analyzing Entity <WindowsManager> in library <work> (Architecture <arq_windowsmanager>).
Entity <WindowsManager> analyzed. Unit <WindowsManager> generated.

Analyzing Entity <DM> in library <work> (Architecture <arq_dm>).
Entity <DM> analyzed. Unit <DM> generated.

Analyzing Entity <MuxDM> in library <work> (Architecture <arq_muxdm>).
WARNING:Xst:819 - "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/MuxDM.vhd" line 36: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PC>
Entity <MuxDM> analyzed. Unit <MuxDM> generated.

Analyzing Entity <MuxRF> in library <work> (Architecture <arq_muxrf>).
Entity <MuxRF> analyzed. Unit <MuxRF> generated.

Analyzing Entity <MuxPC> in library <work> (Architecture <arq_muxpc>).
INFO:Xst:1561 - "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/MuxPC.vhd" line 46: Mux is complete : default of case is discarded
Entity <MuxPC> analyzed. Unit <MuxPC> generated.

Analyzing Entity <SEU22> in library <work> (Architecture <arq_seu22>).
Entity <SEU22> analyzed. Unit <SEU22> generated.

Analyzing Entity <SEU30> in library <work> (Architecture <arq_seu30>).
Entity <SEU30> analyzed. Unit <SEU30> generated.

Analyzing Entity <AddPC22> in library <work> (Architecture <arq_addpc22>).
Entity <AddPC22> analyzed. Unit <AddPC22> generated.

Analyzing Entity <AddPC30> in library <work> (Architecture <arq_addpc30>).
Entity <AddPC30> analyzed. Unit <AddPC30> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Add>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/Add.vhd".
    Found 32-bit adder for signal <resul>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Add> synthesized.


Synthesizing Unit <nPC>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/nPC.vhd".
    Found 32-bit register for signal <out_Instruction>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <nPC> synthesized.


Synthesizing Unit <PC>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/PC.vhd".
    Found 32-bit register for signal <out_Instruction>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <IM>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/IM.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <instructions> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <$varindex0000> created at line 63.
    Summary:
	inferred   1 ROM(s).
Unit <IM> synthesized.


Synthesizing Unit <RF>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/RF.vhd".
    Found 40x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 40x32-bit dual-port RAM <Mram_registers_ren> for signal <registers>.
    Summary:
	inferred   2 RAM(s).
Unit <RF> synthesized.


Synthesizing Unit <UC>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/CU.vhd".
WARNING:Xst:647 - Input <icc<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 6-bit latch for signal <Aluop_UC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <selectorMux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <PCSource>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <wrenDM>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <RFdest>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <write_enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 6-bit 4-to-1 multiplexer for signal <Aluop_UC$mux0006>.
    Found 2-bit 4-to-1 multiplexer for signal <PCSource$mux0007>.
    Found 2-bit 8-to-1 multiplexer for signal <PCSource$mux0008> created at line 55.
    Found 1-bit xor2 for signal <PCSource$xor0000> created at line 128.
    Found 1-bit 4-to-1 multiplexer for signal <RFdest$mux0006>.
    Found 2-bit 4-to-1 multiplexer for signal <selectorMux$mux0007>.
    Found 1-bit 4-to-1 multiplexer for signal <wrenDM$mux0006>.
    Found 1-bit 4-to-1 multiplexer for signal <write_enable$mux0007>.
    Summary:
	inferred  15 Multiplexer(s).
Unit <UC> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/Alu.vhd".
    Found 32-bit adder for signal <AluResult$addsub0000> created at line 27.
    Found 32-bit subtractor for signal <AluResult$addsub0001> created at line 29.
    Found 32-bit adder carry in for signal <AluResult$addsub0002> created at line 43.
    Found 32-bit subtractor for signal <AluResult$addsub0003> created at line 45.
    Found 32-bit xor2 for signal <AluResult$xor0000> created at line 39.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <SEU>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/SEU.vhd".
Unit <SEU> synthesized.


Synthesizing Unit <MUX>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/MUX.vhd".
Unit <MUX> synthesized.


Synthesizing Unit <PSRModifier>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/PSRModifier.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <PSRModifier> synthesized.


Synthesizing Unit <PSR>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/PSR.vhd".
WARNING:Xst:1780 - Signal <PSRegister<31:24>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PSRegister<19:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PSRegister<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <PSRegister_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PSRegister_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PSRegister_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PSRegister_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <Carry>.
    Found 1-bit register for signal <CWP>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PSR> synthesized.


Synthesizing Unit <WindowsManager>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/WindowsManager.vhd".
WARNING:Xst:737 - Found 6-bit latch for signal <Rs2Integer>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <Rs1Integer>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <RdInteger>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ncwp_signal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 6-bit adder for signal <RO7>.
    Found 6-bit subtractor for signal <mux0000$addsub0000> created at line 77.
    Found 5-bit adder carry out for signal <mux0000$addsub0002> created at line 79.
    Found 5-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 76.
    Found 6-bit subtractor for signal <mux0001$addsub0000> created at line 67.
    Found 5-bit adder carry out for signal <mux0001$addsub0002> created at line 69.
    Found 5-bit comparator greatequal for signal <mux0001$cmp_ge0000> created at line 66.
    Found 6-bit subtractor for signal <mux0002$addsub0000> created at line 87.
    Found 5-bit adder carry out for signal <mux0002$addsub0002> created at line 89.
    Found 5-bit comparator greatequal for signal <mux0002$cmp_ge0000> created at line 86.
    Found 5-bit comparator greatequal for signal <RdInteger$cmp_ge0000> created at line 87.
    Found 5-bit comparator greatequal for signal <RdInteger$cmp_ge0001> created at line 89.
    Found 5-bit comparator lessequal for signal <RdInteger$cmp_le0000> created at line 91.
    Found 5-bit comparator lessequal for signal <RdInteger$cmp_le0001> created at line 87.
    Found 5-bit comparator lessequal for signal <RdInteger$cmp_le0002> created at line 89.
    Found 5-bit comparator greatequal for signal <Rs1Integer$cmp_ge0000> created at line 67.
    Found 5-bit comparator greatequal for signal <Rs1Integer$cmp_ge0001> created at line 69.
    Found 5-bit comparator lessequal for signal <Rs1Integer$cmp_le0000> created at line 71.
    Found 5-bit comparator lessequal for signal <Rs1Integer$cmp_le0001> created at line 67.
    Found 5-bit comparator lessequal for signal <Rs1Integer$cmp_le0002> created at line 69.
    Found 5-bit comparator greatequal for signal <Rs2Integer$cmp_ge0000> created at line 77.
    Found 5-bit comparator greatequal for signal <Rs2Integer$cmp_ge0001> created at line 79.
    Found 5-bit comparator lessequal for signal <Rs2Integer$cmp_le0000> created at line 81.
    Found 5-bit comparator lessequal for signal <Rs2Integer$cmp_le0001> created at line 77.
    Found 5-bit comparator lessequal for signal <Rs2Integer$cmp_le0002> created at line 79.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <WindowsManager> synthesized.


Synthesizing Unit <DM>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/DM.vhd".
WARNING:Xst:647 - Input <addressDM<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <data>.
    Found 32-bit 64-to-1 multiplexer for signal <$varindex0000> created at line 49.
    Found 2048-bit register for signal <ramMemory>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <ramMemory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2080 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <DM> synthesized.


Synthesizing Unit <MuxDM>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/MuxDM.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <data_to_write>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <MuxDM> synthesized.


Synthesizing Unit <MuxRF>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/MuxRF.vhd".
Unit <MuxRF> synthesized.


Synthesizing Unit <MuxPC>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/MuxPC.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <PCAddressOut>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <MuxPC> synthesized.


Synthesizing Unit <SEU22>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/SEU22.vhd".
Unit <SEU22> synthesized.


Synthesizing Unit <SEU30>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/SEU30.vhd".
Unit <SEU30> synthesized.


Synthesizing Unit <AddPC22>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/AddPC22.vhd".
    Found 32-bit adder for signal <suma>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AddPC22> synthesized.


Synthesizing Unit <AddPC30>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Processor_Unicycle_6_Branch/AddPC30.vhd".
    Found 32-bit adder for signal <suma>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AddPC30> synthesized.


Synthesizing Unit <Processor_Unicycle_6>.
    Related source file is "C:/Users/Cristian/Google Drive/CS se/Practice/Computer Architecture/PU 6.0/Modules 6.0/Processor_Unicycle_3.vhd".
WARNING:Xst:653 - Signal <add1> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000001.
Unit <Processor_Unicycle_6> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 40x32-bit dual-port RAM                               : 2
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 14
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 5-bit adder carry out                                 : 3
 6-bit adder                                           : 1
 6-bit subtractor                                      : 3
# Registers                                            : 69
 1-bit register                                        : 2
 32-bit register                                       : 67
# Latches                                              : 18
 1-bit latch                                           : 12
 2-bit latch                                           : 2
 6-bit latch                                           : 4
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 2-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 64-to-1 multiplexer                            : 1
 6-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RF>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <rd>            |          |
    |     diA            | connected to signal <DWR>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 40-word x 32-bit                    |          |
    |     addrB          | connected to signal <rs1>           |          |
    |     doB            | connected to signal <CRs1>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <rd>            |          |
    |     diA            | connected to signal <DWR>           |          |
    |     doA            | connected to signal <CRd>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 40-word x 32-bit                    |          |
    |     addrB          | connected to signal <rs2>           |          |
    |     doB            | connected to signal <CRs2>          |          |
    -----------------------------------------------------------------------
Unit <RF> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 40x32-bit dual-port distributed RAM                   : 2
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 14
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 5-bit adder carry out                                 : 3
 6-bit adder                                           : 1
 6-bit subtractor                                      : 3
# Registers                                            : 2146
 Flip-Flops                                            : 2146
# Latches                                              : 18
 1-bit latch                                           : 12
 2-bit latch                                           : 2
 6-bit latch                                           : 4
# Comparators                                          : 18
 5-bit comparator greatequal                           : 9
 5-bit comparator lessequal                            : 9
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 3
 2-bit 4-to-1 multiplexer                              : 2
 2-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 2
 32-bit 64-to-1 multiplexer                            : 1
 6-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Processor_Unicycle_6> ...

Optimizing unit <nPC> ...

Optimizing unit <PC> ...

Optimizing unit <IM> ...

Optimizing unit <ALU> ...

Optimizing unit <PSRModifier> ...

Optimizing unit <PSR> ...

Optimizing unit <DM> ...

Optimizing unit <UC> ...
INFO:Xst:2261 - The FF/Latch <Aluop_UC_3> in Unit <UC> is equivalent to the following FF/Latch, which will be removed : <Aluop_UC_4> 

Optimizing unit <WindowsManager> ...
WARNING:Xst:1293 - FF/Latch <Inst_WindowsManager/RdInteger_2> has a constant value of 0 in block <Processor_Unicycle_6>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_WindowsManager/Rs1Integer_3> in Unit <Processor_Unicycle_6> is equivalent to the following 2 FFs/Latches, which will be removed : <Inst_WindowsManager/Rs1Integer_2> <Inst_WindowsManager/Rs1Integer_1> 
Found area constraint ratio of 100 (+ 5) on block Processor_Unicycle_6, actual ratio is 94.
FlipFlop Inst_PC/out_Instruction_0 has been replicated 1 time(s)
FlipFlop Inst_PC/out_Instruction_1 has been replicated 1 time(s)
FlipFlop Inst_PC/out_Instruction_2 has been replicated 1 time(s)
FlipFlop Inst_PC/out_Instruction_3 has been replicated 1 time(s)
FlipFlop Inst_PC/out_Instruction_4 has been replicated 1 time(s)
FlipFlop Inst_PC/out_Instruction_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2152
 Flip-Flops                                            : 2152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Processor_Unicycle_6.ngr
Top Level Output File Name         : Processor_Unicycle_6
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 3714
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 32
#      LUT2                        : 76
#      LUT3                        : 1328
#      LUT3_D                      : 7
#      LUT3_L                      : 3
#      LUT4                        : 627
#      LUT4_D                      : 22
#      LUT4_L                      : 10
#      MUXCY                       : 217
#      MUXF5                       : 683
#      MUXF6                       : 257
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 224
# FlipFlops/Latches                : 2188
#      FDC                         : 2
#      FDR                         : 70
#      FDRE_1                      : 2080
#      LD                          : 17
#      LD_1                        : 4
#      LDCP                        : 15
# RAMS                             : 192
#      RAM16X1D                    : 192
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                     2277  out of   2448    93%  
 Number of Slice Flip Flops:           2188  out of   4896    44%  
 Number of 4 input LUTs:               2523  out of   4896    51%  
    Number used as logic:              2139
    Number used as RAMs:                384
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of     92    36%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+------------------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)                    | Load  |
---------------------------------------------------------------------------------------+------------------------------------------+-------+
clk                                                                                    | BUFGP                                    | 2344  |
Inst_PSRModifier/NZVC_0_cmp_eq0000(Inst_PSRModifier/NZVC_0_cmp_eq00001:O)              | NONE(*)(Inst_PSRModifier/NZVC_0)         | 4     |
reset                                                                                  | IBUF+BUFG                                | 4     |
Inst_UC/Aluop_UC_not0001(Inst_UC/Aluop_UC_not00011:O)                                  | NONE(*)(Inst_UC/Aluop_UC_5)              | 11    |
Inst_UC/RFdest_not0001(Inst_UC/RFdest_not0001:O)                                       | NONE(*)(Inst_UC/RFdest)                  | 1     |
Inst_WindowsManager/Rs2Integer_cmp_le0000(Inst_WindowsManager/Rs2Integer_cmp_le00001:O)| NONE(*)(Inst_WindowsManager/Rs2Integer_5)| 6     |
Inst_WindowsManager/Rs1Integer_cmp_le0000(Inst_WindowsManager/Rs1Integer_cmp_le00001:O)| NONE(*)(Inst_WindowsManager/Rs1Integer_5)| 4     |
Inst_WindowsManager/RdInteger_cmp_le0000(Inst_WindowsManager/RdInteger_cmp_le00001:O)  | NONE(*)(Inst_WindowsManager/RdInteger_5) | 5     |
Inst_WindowsManager/ncwp_signal_not0001(Inst_WindowsManager/ncwp_signal_not000135:O)   | NONE(*)(Inst_WindowsManager/ncwp_signal) | 1     |
---------------------------------------------------------------------------------------+------------------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------+---------------------------------------+-------+
Control Signal                                                                          | Buffer(FF name)                       | Load  |
----------------------------------------------------------------------------------------+---------------------------------------+-------+
reset                                                                                   | IBUF                                  | 2     |
Inst_WindowsManager/RdInteger_0__and0000(Inst_WindowsManager/RdInteger_0__and00001:O)   | NONE(Inst_WindowsManager/RdInteger_0) | 1     |
Inst_WindowsManager/RdInteger_0__and0001(Inst_WindowsManager/RdInteger_0__and00011:O)   | NONE(Inst_WindowsManager/RdInteger_0) | 1     |
Inst_WindowsManager/RdInteger_1__and0000(Inst_WindowsManager/RdInteger_1__and00001:O)   | NONE(Inst_WindowsManager/RdInteger_1) | 1     |
Inst_WindowsManager/RdInteger_1__and0001(Inst_WindowsManager/RdInteger_1__and00011:O)   | NONE(Inst_WindowsManager/RdInteger_1) | 1     |
Inst_WindowsManager/RdInteger_3__and0000(Inst_WindowsManager/RdInteger_3__and00001:O)   | NONE(Inst_WindowsManager/RdInteger_3) | 1     |
Inst_WindowsManager/RdInteger_4__and0000(Inst_WindowsManager/RdInteger_4__and000021:O)  | NONE(Inst_WindowsManager/RdInteger_4) | 1     |
Inst_WindowsManager/RdInteger_4__and0001(Inst_WindowsManager/RdInteger_4__and000111:O)  | NONE(Inst_WindowsManager/RdInteger_4) | 1     |
Inst_WindowsManager/RdInteger_5__and0000(Inst_WindowsManager/RdInteger_5__and000011:O)  | NONE(Inst_WindowsManager/RdInteger_5) | 1     |
Inst_WindowsManager/RdInteger_5__and0001(Inst_WindowsManager/RdInteger_5__and00011:O)   | NONE(Inst_WindowsManager/RdInteger_5) | 1     |
Inst_WindowsManager/Rs1Integer_0__and0000(Inst_WindowsManager/Rs1Integer_0__and00001:O) | NONE(Inst_WindowsManager/Rs1Integer_0)| 1     |
Inst_WindowsManager/Rs1Integer_0__and0001(Inst_IM/out_Instruction<3>21:O)               | NONE(Inst_WindowsManager/Rs1Integer_0)| 1     |
Inst_WindowsManager/Rs1Integer_1__and0000(Inst_WindowsManager/Rs1Integer_3__and00001:O) | NONE(Inst_WindowsManager/Rs1Integer_3)| 1     |
Inst_WindowsManager/Rs1Integer_1__and0001(Inst_IM/out_Instruction<17>1:O)               | NONE(Inst_WindowsManager/Rs1Integer_3)| 1     |
Inst_WindowsManager/Rs1Integer_4__and0000(Inst_WindowsManager/Rs1Integer_4__and000021:O)| NONE(Inst_WindowsManager/Rs1Integer_4)| 1     |
Inst_WindowsManager/Rs1Integer_4__and0001(Inst_WindowsManager/Rs1Integer_4__and000111:O)| NONE(Inst_WindowsManager/Rs1Integer_4)| 1     |
Inst_WindowsManager/Rs1Integer_5__and0000(Inst_WindowsManager/Rs1Integer_5__and000011:O)| NONE(Inst_WindowsManager/Rs1Integer_5)| 1     |
Inst_WindowsManager/Rs1Integer_5__and0001(Inst_WindowsManager/Rs1Integer_5__and00011:O) | NONE(Inst_WindowsManager/Rs1Integer_5)| 1     |
Inst_WindowsManager/Rs2Integer_0__and0000(Inst_WindowsManager/Rs2Integer_0__and00001:O) | NONE(Inst_WindowsManager/Rs2Integer_0)| 1     |
Inst_WindowsManager/Rs2Integer_0__and0001(Inst_WindowsManager/Rs2Integer_0__and00011:O) | NONE(Inst_WindowsManager/Rs2Integer_0)| 1     |
Inst_WindowsManager/Rs2Integer_1__and0000(Inst_WindowsManager/Rs2Integer_1__and00001:O) | NONE(Inst_WindowsManager/Rs2Integer_1)| 1     |
Inst_WindowsManager/Rs2Integer_1__and0001(Inst_WindowsManager/Rs2Integer_1__and00011:O) | NONE(Inst_WindowsManager/Rs2Integer_1)| 1     |
Inst_WindowsManager/Rs2Integer_2__and0000(Inst_WindowsManager/Rs2Integer_2__and00001:O) | NONE(Inst_WindowsManager/Rs2Integer_2)| 1     |
Inst_WindowsManager/Rs2Integer_2__and0001(Inst_WindowsManager/Rs2Integer_2__and00011:O) | NONE(Inst_WindowsManager/Rs2Integer_2)| 1     |
Inst_WindowsManager/Rs2Integer_3__and0000(Inst_WindowsManager/Rs2Integer_3__and00001:O) | NONE(Inst_WindowsManager/Rs2Integer_3)| 1     |
Inst_WindowsManager/Rs2Integer_4__and0000(Inst_WindowsManager/Rs2Integer_4__and000021:O)| NONE(Inst_WindowsManager/Rs2Integer_4)| 1     |
Inst_WindowsManager/Rs2Integer_4__and0001(Inst_WindowsManager/Rs2Integer_4__and000111:O)| NONE(Inst_WindowsManager/Rs2Integer_4)| 1     |
Inst_WindowsManager/Rs2Integer_5__and0000(Inst_WindowsManager/Rs2Integer_5__and000011:O)| NONE(Inst_WindowsManager/Rs2Integer_5)| 1     |
Inst_WindowsManager/Rs2Integer_5__and0001(Inst_WindowsManager/Rs2Integer_5__and00011:O) | NONE(Inst_WindowsManager/Rs2Integer_5)| 1     |
aux_outIM<28>(Inst_IM/out_Instruction<28>:O)                                            | NONE(Inst_WindowsManager/RdInteger_3) | 1     |
aux_outIM<3>(Inst_IM/out_Instruction<3>1:O)                                             | NONE(Inst_WindowsManager/Rs2Integer_3)| 1     |
----------------------------------------------------------------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 33.795ns (Maximum Frequency: 29.590MHz)
   Minimum input arrival time before clock: 23.643ns
   Maximum output required time after clock: 21.974ns
   Maximum combinational path delay: 22.922ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 33.795ns (frequency: 29.590MHz)
  Total number of paths / destination ports: 11148957 / 4518
-------------------------------------------------------------------------
Delay:               16.898ns (Levels of Logic = 13)
  Source:            Inst_PC/out_Instruction_2_1 (FF)
  Destination:       Inst_DM/ramMemory_12_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: Inst_PC/out_Instruction_2_1 to Inst_DM/ramMemory_12_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  Inst_PC/out_Instruction_2_1 (Inst_PC/out_Instruction_2_1)
     LUT4:I0->O            1   0.704   0.424  Inst_IM/out_Instruction<0>_SW2 (N2731)
     LUT4:I3->O            6   0.704   0.673  Inst_IM/out_Instruction<0> (aux_outIM<0>)
     LUT4:I3->O            7   0.704   0.787  Inst_MUX/Operando_Alu<0>40 (aux_OperandoAluout<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<1> (Inst_ALU/AluResult_addsub0001<1>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0003_lut<1>_INV_0 (Inst_ALU/Msub_AluResult_addsub0003_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0003_cy<1> (Inst_ALU/Msub_AluResult_addsub0003_cy<1>)
     XORCY:CI->O           1   0.804   0.424  Inst_ALU/Msub_AluResult_addsub0003_xor<2> (Inst_ALU/AluResult_addsub0003<2>)
     LUT4_L:I3->LO         1   0.704   0.104  Inst_ALU/AluResult<2>132 (Inst_ALU/AluResult<2>132)
     LUT4:I3->O          267   0.704   1.340  Inst_ALU/AluResult<2>186 (aux_outAluResult<2>)
     LUT4_D:I3->O          7   0.704   0.712  Inst_DM/ramMemory_24_not000151 (Inst_DM/ramMemory_24_not0001_bdd4)
     LUT4:I3->O           32   0.704   1.262  Inst_DM/ramMemory_8_not000111 (Inst_DM/ramMemory_8_not0001)
     FDRE_1:CE                 0.555          Inst_DM/ramMemory_8_0
    ----------------------------------------
    Total                     16.898ns (10.018ns logic, 6.880ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_PSRModifier/NZVC_0_cmp_eq0000'
  Clock period: 3.342ns (frequency: 299.222MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               3.342ns (Levels of Logic = 2)
  Source:            Inst_PSRModifier/NZVC_2 (LATCH)
  Destination:       Inst_PSRModifier/NZVC_2 (LATCH)
  Source Clock:      Inst_PSRModifier/NZVC_0_cmp_eq0000 falling
  Destination Clock: Inst_PSRModifier/NZVC_0_cmp_eq0000 falling

  Data Path: Inst_PSRModifier/NZVC_2 to Inst_PSRModifier/NZVC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.526  Inst_PSRModifier/NZVC_2 (Inst_PSRModifier/NZVC_2)
     LUT2:I1->O            1   0.704   0.424  Inst_PSRModifier/NZVC_2_mux00040 (Inst_PSRModifier/NZVC_2_mux00040)
     LUT4:I3->O            1   0.704   0.000  Inst_PSRModifier/NZVC_2_mux0004292 (Inst_PSRModifier/NZVC_2_mux0004)
     LD:D                      0.308          Inst_PSRModifier/NZVC_2
    ----------------------------------------
    Total                      3.342ns (2.392ns logic, 0.950ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1095644 / 4454
-------------------------------------------------------------------------
Offset:              19.323ns (Levels of Logic = 40)
  Source:            reset (PAD)
  Destination:       Inst_RF/Mram_registers_ren64 (RAM)
  Destination Clock: clk rising

  Data Path: reset to Inst_RF/Mram_registers_ren64
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.585  reset_IBUF (reset_IBUF1)
     LUT3_D:I0->LO         1   0.704   0.104  Inst_IM/out_Instruction<25>21_1 (N711)
     LUT4:I3->O           78   0.704   1.356  Inst_IM/out_Instruction<18>11 (aux_outIM<21>)
     LUT2:I1->O            1   0.704   0.000  Inst_MUX/Operando_Alu<6>391 (Inst_MUX/Operando_Alu<6>39)
     MUXF5:I1->O           6   0.321   0.704  Inst_MUX/Operando_Alu<6>39_f5 (aux_OperandoAluout<6>)
     LUT4:I2->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<6> (Inst_ALU/Msub_AluResult_addsub0001_lut<6>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0003_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0003_cy<30> (Inst_ALU/Msub_AluResult_addsub0003_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Inst_ALU/Msub_AluResult_addsub0003_xor<31> (Inst_ALU/AluResult_addsub0003<31>)
     LUT3:I1->O            1   0.704   0.000  Inst_ALU/AluResult<31>132_F (N6211)
     MUXF5:I0->O           1   0.321   0.595  Inst_ALU/AluResult<31>132 (Inst_ALU/AluResult<31>132)
     LUT4:I0->O            1   0.704   0.455  Inst_ALU/AluResult<31>170_SW0 (N3371)
     LUT4:I2->O            7   0.704   0.787  Inst_ALU/AluResult<31>170 (Inst_ALU/AluResult<31>170)
     LUT4:I1->O            1   0.704   0.000  Inst_MuxDM/Mmux_data_to_write75_F (N627)
     MUXF5:I0->O           7   0.321   0.000  Inst_MuxDM/Mmux_data_to_write75 (AluResultPU_31_OBUF)
     RAM16X1D:D                0.381          Inst_RF/Mram_registers_ren64
    ----------------------------------------
    Total                     19.323ns (12.791ns logic, 6.532ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_PSRModifier/NZVC_0_cmp_eq0000'
  Total number of paths / destination ports: 22508 / 4
-------------------------------------------------------------------------
Offset:              23.643ns (Levels of Logic = 43)
  Source:            reset (PAD)
  Destination:       Inst_PSRModifier/NZVC_2 (LATCH)
  Destination Clock: Inst_PSRModifier/NZVC_0_cmp_eq0000 falling

  Data Path: reset to Inst_PSRModifier/NZVC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.585  reset_IBUF (reset_IBUF1)
     LUT3_D:I0->LO         1   0.704   0.104  Inst_IM/out_Instruction<25>21_1 (N711)
     LUT4:I3->O           78   0.704   1.356  Inst_IM/out_Instruction<18>11 (aux_outIM<21>)
     LUT2:I1->O            1   0.704   0.000  Inst_MUX/Operando_Alu<6>391 (Inst_MUX/Operando_Alu<6>39)
     MUXF5:I1->O           6   0.321   0.704  Inst_MUX/Operando_Alu<6>39_f5 (aux_OperandoAluout<6>)
     LUT4:I2->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<6> (Inst_ALU/Msub_AluResult_addsub0001_lut<6>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0003_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0003_cy<30> (Inst_ALU/Msub_AluResult_addsub0003_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Inst_ALU/Msub_AluResult_addsub0003_xor<31> (Inst_ALU/AluResult_addsub0003<31>)
     LUT3:I1->O            1   0.704   0.000  Inst_ALU/AluResult<31>132_F (N6211)
     MUXF5:I0->O           1   0.321   0.595  Inst_ALU/AluResult<31>132 (Inst_ALU/AluResult<31>132)
     LUT4:I0->O            1   0.704   0.455  Inst_ALU/AluResult<31>170_SW0 (N3371)
     LUT4:I2->O            7   0.704   0.883  Inst_ALU/AluResult<31>170 (Inst_ALU/AluResult<31>170)
     LUT3:I0->O            1   0.704   0.424  Inst_PSRModifier/NZVC_2_mux0004261_SW1_SW0_SW0 (N551)
     LUT4:I3->O            1   0.704   0.424  Inst_PSRModifier/NZVC_2_mux0004261_SW1_SW0 (N547)
     LUT4:I3->O            1   0.704   0.499  Inst_PSRModifier/NZVC_2_mux0004261_SW1 (N543)
     LUT4:I1->O            1   0.704   0.455  Inst_PSRModifier/NZVC_2_mux0004261 (Inst_PSRModifier/NZVC_2_mux0004261)
     LUT4:I2->O            1   0.704   0.000  Inst_PSRModifier/NZVC_2_mux0004292 (Inst_PSRModifier/NZVC_2_mux0004)
     LD:D                      0.308          Inst_PSRModifier/NZVC_2
    ----------------------------------------
    Total                     23.643ns (15.213ns logic, 8.430ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_UC/Aluop_UC_not0001'
  Total number of paths / destination ports: 130 / 11
-------------------------------------------------------------------------
Offset:              10.812ns (Levels of Logic = 8)
  Source:            reset (PAD)
  Destination:       Inst_UC/write_enable (LATCH)
  Destination Clock: Inst_UC/Aluop_UC_not0001 falling

  Data Path: reset to Inst_UC/write_enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.585  reset_IBUF (reset_IBUF1)
     LUT3:I0->O           26   0.704   1.435  Inst_IM/out_Instruction<25>21 (Inst_IM/N15)
     LUT2:I0->O            1   0.704   0.000  Inst_IM/out_Instruction<20>12 (Inst_IM/out_Instruction<20>11)
     MUXF5:I0->O          13   0.321   0.987  Inst_IM/out_Instruction<20>1_f5 (aux_outIM<20>)
     LUT4:I3->O            4   0.704   0.591  Inst_UC/Aluop_UC_mux0007<4>11 (Inst_UC/N01)
     LUT4:I3->O            2   0.704   0.526  Inst_UC/Aluop_UC_mux0007<1>1 (Inst_UC/Aluop_UC_mux0007<1>)
     LUT2:I1->O            1   0.704   0.000  Inst_UC/Mmux_write_enable_mux000722 (Inst_UC/Mmux_write_enable_mux000721)
     MUXF5:I0->O           1   0.321   0.000  Inst_UC/Mmux_write_enable_mux00072_f5 (Inst_UC/write_enable_mux0007)
     LD:D                      0.308          Inst_UC/write_enable
    ----------------------------------------
    Total                     10.812ns (5.688ns logic, 5.124ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_UC/RFdest_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.451ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Inst_UC/RFdest (LATCH)
  Destination Clock: Inst_UC/RFdest_not0001 falling

  Data Path: reset to Inst_UC/RFdest
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.585  reset_IBUF (reset_IBUF1)
     LUT4_D:I0->O          8   0.704   0.932  Inst_IM/out_Instruction<25>11 (Inst_IM/N12)
     LUT4:I0->O           18   0.704   0.000  Inst_IM/out_Instruction<30>1 (Inst_UC/RFdest_mux0006)
     LD:D                      0.308          Inst_UC/RFdest
    ----------------------------------------
    Total                      5.451ns (2.934ns logic, 2.517ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WindowsManager/Rs2Integer_cmp_le0000'
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Offset:              7.184ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       Inst_WindowsManager/Rs2Integer_5 (LATCH)
  Destination Clock: Inst_WindowsManager/Rs2Integer_cmp_le0000 falling

  Data Path: reset to Inst_WindowsManager/Rs2Integer_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.585  reset_IBUF (reset_IBUF1)
     LUT3_D:I0->O          2   0.704   0.622  Inst_IM/out_Instruction<25>21_1 (Inst_IM/out_Instruction<25>21)
     LUT4:I0->O            1   0.704   0.000  Inst_IM/out_Instruction<3>1_F (N685)
     MUXF5:I0->O          13   0.321   1.018  Inst_IM/out_Instruction<3>1 (aux_outIM<3>)
     LUT3:I2->O            2   0.704   0.000  Inst_WindowsManager/Rs2Integer_5__and00011 (Inst_WindowsManager/Rs2Integer_5__and0001)
     LDCP:D                    0.308          Inst_WindowsManager/Rs2Integer_5
    ----------------------------------------
    Total                      7.184ns (3.959ns logic, 3.225ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WindowsManager/Rs1Integer_cmp_le0000'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              8.307ns (Levels of Logic = 5)
  Source:            reset (PAD)
  Destination:       Inst_WindowsManager/Rs1Integer_5 (LATCH)
  Destination Clock: Inst_WindowsManager/Rs1Integer_cmp_le0000 falling

  Data Path: reset to Inst_WindowsManager/Rs1Integer_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.585  reset_IBUF (reset_IBUF1)
     LUT3_D:I0->LO         1   0.704   0.104  Inst_IM/out_Instruction<25>21_1 (N711)
     LUT4:I3->O           78   0.704   1.281  Inst_IM/out_Instruction<18>11 (aux_outIM<21>)
     LUT4:I3->O            9   0.704   0.995  Inst_IM/out_Instruction<18>3 (aux_outIM<18>)
     LUT3:I0->O            2   0.704   0.000  Inst_WindowsManager/Rs1Integer_5__and00011 (Inst_WindowsManager/Rs1Integer_5__and0001)
     LDCP:D                    0.308          Inst_WindowsManager/Rs1Integer_5
    ----------------------------------------
    Total                      8.307ns (4.342ns logic, 3.965ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WindowsManager/RdInteger_cmp_le0000'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              5.954ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Inst_WindowsManager/RdInteger_0 (LATCH)
  Destination Clock: Inst_WindowsManager/RdInteger_cmp_le0000 falling

  Data Path: reset to Inst_WindowsManager/RdInteger_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.585  reset_IBUF (reset_IBUF1)
     LUT3:I0->O           26   0.704   1.435  Inst_IM/out_Instruction<25>21 (Inst_IM/N15)
     LUT3:I0->O            5   0.704   0.000  Inst_IM/out_Instruction<25> (aux_outIM<25>)
     LDCP:D                    0.308          Inst_WindowsManager/RdInteger_0
    ----------------------------------------
    Total                      5.954ns (2.934ns logic, 3.020ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_WindowsManager/ncwp_signal_not0001'
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Offset:              10.035ns (Levels of Logic = 7)
  Source:            reset (PAD)
  Destination:       Inst_WindowsManager/ncwp_signal (LATCH)
  Destination Clock: Inst_WindowsManager/ncwp_signal_not0001 falling

  Data Path: reset to Inst_WindowsManager/ncwp_signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.414  reset_IBUF (reset_IBUF1)
     LUT4:I3->O            1   0.704   0.424  Inst_IM/out_Instruction<22>_SW1 (N3851)
     LUT4:I3->O           14   0.704   1.175  Inst_IM/out_Instruction<22> (aux_outIM<22>)
     LUT3:I0->O            1   0.704   0.424  Inst_WindowsManager/ncwp_signal_mux000417_SW0 (N4011)
     LUT4:I3->O            1   0.704   0.424  Inst_WindowsManager/ncwp_signal_mux000417 (Inst_WindowsManager/ncwp_signal_mux000417)
     LUT4:I3->O            1   0.704   0.424  Inst_WindowsManager/ncwp_signal_mux000444_SW0 (N3271)
     LUT4:I3->O            1   0.704   0.000  Inst_WindowsManager/ncwp_signal_mux000444 (Inst_WindowsManager/ncwp_signal_mux0004)
     LD:D                      0.308          Inst_WindowsManager/ncwp_signal
    ----------------------------------------
    Total                     10.035ns (5.750ns logic, 4.285ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_UC/Aluop_UC_not0001'
  Total number of paths / destination ports: 1553 / 32
-------------------------------------------------------------------------
Offset:              14.315ns (Levels of Logic = 8)
  Source:            Inst_UC/Aluop_UC_1 (LATCH)
  Destination:       AluResultPU<2> (PAD)
  Source Clock:      Inst_UC/Aluop_UC_not0001 falling

  Data Path: Inst_UC/Aluop_UC_1 to AluResultPU<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             100   0.676   1.459  Inst_UC/Aluop_UC_1 (Inst_UC/Aluop_UC_1)
     LUT3:I0->O            5   0.704   0.808  Inst_ALU/AluResult_cmp_eq000211 (Inst_ALU/N98)
     LUT4:I0->O            1   0.704   0.000  Inst_ALU/AluResult<2>40_G (N680)
     MUXF5:I1->O           3   0.321   0.566  Inst_ALU/AluResult<2>40 (Inst_ALU/AluResult<2>40)
     LUT4:I2->O            1   0.704   0.455  Inst_ALU/AluResult<2>63_SW0 (N3031)
     LUT4:I2->O            1   0.704   0.455  Inst_ALU/AluResult<2>142_SW0 (N288)
     LUT4:I2->O          267   0.704   1.336  Inst_ALU/AluResult<2>186 (aux_outAluResult<2>)
     MUXF5:S->O            7   0.739   0.708  Inst_MuxDM/Mmux_data_to_write69 (AluResultPU_2_OBUF)
     OBUF:I->O                 3.272          AluResultPU_2_OBUF (AluResultPU<2>)
    ----------------------------------------
    Total                     14.315ns (8.528ns logic, 5.787ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_WindowsManager/Rs1Integer_cmp_le0000'
  Total number of paths / destination ports: 403008 / 32
-------------------------------------------------------------------------
Offset:              21.209ns (Levels of Logic = 44)
  Source:            Inst_WindowsManager/Rs1Integer_3 (LATCH)
  Destination:       AluResultPU<31> (PAD)
  Source Clock:      Inst_WindowsManager/Rs1Integer_cmp_le0000 falling

  Data Path: Inst_WindowsManager/Rs1Integer_3 to AluResultPU<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q           256   0.676   1.333  Inst_WindowsManager/Rs1Integer_3 (Inst_WindowsManager/Rs1Integer_3)
     RAM16X1D:DPRA1->DPO    1   0.704   0.499  Inst_RF/Mram_registers3 (N205)
     LUT3_D:I1->LO         1   0.704   0.135  inst_LPM_MUX652_SW0 (N691)
     LUT3:I2->O            5   0.704   0.637  inst_LPM_MUX652 (aux_outCRs1<1>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<1> (Inst_ALU/Msub_AluResult_addsub0001_lut<1>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0003_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0003_cy<30> (Inst_ALU/Msub_AluResult_addsub0003_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Inst_ALU/Msub_AluResult_addsub0003_xor<31> (Inst_ALU/AluResult_addsub0003<31>)
     LUT3:I1->O            1   0.704   0.000  Inst_ALU/AluResult<31>132_F (N6211)
     MUXF5:I0->O           1   0.321   0.595  Inst_ALU/AluResult<31>132 (Inst_ALU/AluResult<31>132)
     LUT4:I0->O            1   0.704   0.455  Inst_ALU/AluResult<31>170_SW0 (N3371)
     LUT4:I2->O            7   0.704   0.787  Inst_ALU/AluResult<31>170 (Inst_ALU/AluResult<31>170)
     LUT4:I1->O            1   0.704   0.000  Inst_MuxDM/Mmux_data_to_write75_F (N627)
     MUXF5:I0->O           7   0.321   0.708  Inst_MuxDM/Mmux_data_to_write75 (AluResultPU_31_OBUF)
     OBUF:I->O                 3.272          AluResultPU_31_OBUF (AluResultPU<31>)
    ----------------------------------------
    Total                     21.209ns (15.114ns logic, 6.095ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 328932 / 32
-------------------------------------------------------------------------
Offset:              21.974ns (Levels of Logic = 41)
  Source:            Inst_PC/out_Instruction_2 (FF)
  Destination:       AluResultPU<31> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_PC/out_Instruction_2 to AluResultPU<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             28   0.591   1.436  Inst_PC/out_Instruction_2 (Inst_PC/out_Instruction_2)
     LUT4:I0->O            3   0.704   0.535  Inst_IM/out_Instruction<4>_SW0 (N256)
     LUT4:I3->O           13   0.704   0.987  Inst_IM/out_Instruction<4> (aux_outIM<4>)
     LUT4:I3->O            6   0.704   0.673  Inst_MUX/Operando_Alu<4>39 (aux_OperandoAluout<4>)
     LUT4:I3->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<4> (Inst_ALU/Msub_AluResult_addsub0001_lut<4>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0003_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0003_cy<30> (Inst_ALU/Msub_AluResult_addsub0003_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Inst_ALU/Msub_AluResult_addsub0003_xor<31> (Inst_ALU/AluResult_addsub0003<31>)
     LUT3:I1->O            1   0.704   0.000  Inst_ALU/AluResult<31>132_F (N6211)
     MUXF5:I0->O           1   0.321   0.595  Inst_ALU/AluResult<31>132 (Inst_ALU/AluResult<31>132)
     LUT4:I0->O            1   0.704   0.455  Inst_ALU/AluResult<31>170_SW0 (N3371)
     LUT4:I2->O            7   0.704   0.787  Inst_ALU/AluResult<31>170 (Inst_ALU/AluResult<31>170)
     LUT4:I1->O            1   0.704   0.000  Inst_MuxDM/Mmux_data_to_write75_F (N627)
     MUXF5:I0->O           7   0.321   0.708  Inst_MuxDM/Mmux_data_to_write75 (AluResultPU_31_OBUF)
     OBUF:I->O                 3.272          AluResultPU_31_OBUF (AluResultPU<31>)
    ----------------------------------------
    Total                     21.974ns (14.852ns logic, 7.122ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_WindowsManager/Rs2Integer_cmp_le0000'
  Total number of paths / destination ports: 221790 / 32
-------------------------------------------------------------------------
Offset:              21.783ns (Levels of Logic = 45)
  Source:            Inst_WindowsManager/Rs2Integer_2 (LATCH)
  Destination:       AluResultPU<31> (PAD)
  Source Clock:      Inst_WindowsManager/Rs2Integer_cmp_le0000 falling

  Data Path: Inst_WindowsManager/Rs2Integer_2 to AluResultPU<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q            96   0.676   1.282  Inst_WindowsManager/Rs2Integer_2 (Inst_WindowsManager/Rs2Integer_2)
     RAM16X1D:DPRA2->DPO    1   0.704   0.455  Inst_RF/Mram_registers_ren2 (N8)
     LUT4:I2->O            1   0.704   0.595  Inst_MUX/Operando_Alu<0>16 (Inst_MUX/Operando_Alu<0>16)
     LUT4:I0->O            7   0.704   0.787  Inst_MUX/Operando_Alu<0>40 (aux_OperandoAluout<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<0> (Inst_ALU/Msub_AluResult_addsub0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<0> (Inst_ALU/Msub_AluResult_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<1> (Inst_ALU/Msub_AluResult_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<2> (Inst_ALU/Msub_AluResult_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<3> (Inst_ALU/Msub_AluResult_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<4> (Inst_ALU/Msub_AluResult_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<5> (Inst_ALU/Msub_AluResult_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0003_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0003_cy<30> (Inst_ALU/Msub_AluResult_addsub0003_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Inst_ALU/Msub_AluResult_addsub0003_xor<31> (Inst_ALU/AluResult_addsub0003<31>)
     LUT3:I1->O            1   0.704   0.000  Inst_ALU/AluResult<31>132_F (N6211)
     MUXF5:I0->O           1   0.321   0.595  Inst_ALU/AluResult<31>132 (Inst_ALU/AluResult<31>132)
     LUT4:I0->O            1   0.704   0.455  Inst_ALU/AluResult<31>170_SW0 (N3371)
     LUT4:I2->O            7   0.704   0.787  Inst_ALU/AluResult<31>170 (Inst_ALU/AluResult<31>170)
     LUT4:I1->O            1   0.704   0.000  Inst_MuxDM/Mmux_data_to_write75_F (N627)
     MUXF5:I0->O           7   0.321   0.708  Inst_MuxDM/Mmux_data_to_write75 (AluResultPU_31_OBUF)
     OBUF:I->O                 3.272          AluResultPU_31_OBUF (AluResultPU<31>)
    ----------------------------------------
    Total                     21.783ns (15.173ns logic, 6.610ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 31622 / 32
-------------------------------------------------------------------------
Delay:               22.922ns (Levels of Logic = 41)
  Source:            reset (PAD)
  Destination:       AluResultPU<31> (PAD)

  Data Path: reset to AluResultPU<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2175   1.218   1.585  reset_IBUF (reset_IBUF1)
     LUT3_D:I0->LO         1   0.704   0.104  Inst_IM/out_Instruction<25>21_1 (N711)
     LUT4:I3->O           78   0.704   1.356  Inst_IM/out_Instruction<18>11 (aux_outIM<21>)
     LUT2:I1->O            1   0.704   0.000  Inst_MUX/Operando_Alu<6>391 (Inst_MUX/Operando_Alu<6>39)
     MUXF5:I1->O           6   0.321   0.704  Inst_MUX/Operando_Alu<6>39_f5 (aux_OperandoAluout<6>)
     LUT4:I2->O            1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0001_lut<6> (Inst_ALU/Msub_AluResult_addsub0001_lut<6>)
     MUXCY:S->O            1   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<6> (Inst_ALU/Msub_AluResult_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<7> (Inst_ALU/Msub_AluResult_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<8> (Inst_ALU/Msub_AluResult_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<9> (Inst_ALU/Msub_AluResult_addsub0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<10> (Inst_ALU/Msub_AluResult_addsub0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<11> (Inst_ALU/Msub_AluResult_addsub0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<12> (Inst_ALU/Msub_AluResult_addsub0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<13> (Inst_ALU/Msub_AluResult_addsub0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<14> (Inst_ALU/Msub_AluResult_addsub0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<15> (Inst_ALU/Msub_AluResult_addsub0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<16> (Inst_ALU/Msub_AluResult_addsub0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<17> (Inst_ALU/Msub_AluResult_addsub0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<18> (Inst_ALU/Msub_AluResult_addsub0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<19> (Inst_ALU/Msub_AluResult_addsub0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<20> (Inst_ALU/Msub_AluResult_addsub0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<21> (Inst_ALU/Msub_AluResult_addsub0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<22> (Inst_ALU/Msub_AluResult_addsub0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<23> (Inst_ALU/Msub_AluResult_addsub0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<24> (Inst_ALU/Msub_AluResult_addsub0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<25> (Inst_ALU/Msub_AluResult_addsub0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<26> (Inst_ALU/Msub_AluResult_addsub0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<27> (Inst_ALU/Msub_AluResult_addsub0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<28> (Inst_ALU/Msub_AluResult_addsub0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Inst_ALU/Msub_AluResult_addsub0001_cy<29> (Inst_ALU/Msub_AluResult_addsub0001_cy<29>)
     XORCY:CI->O           2   0.804   0.447  Inst_ALU/Msub_AluResult_addsub0001_xor<30> (Inst_ALU/AluResult_addsub0001<30>)
     INV:I->O              1   0.704   0.000  Inst_ALU/Msub_AluResult_addsub0003_lut<30>_INV_0 (Inst_ALU/Msub_AluResult_addsub0003_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Inst_ALU/Msub_AluResult_addsub0003_cy<30> (Inst_ALU/Msub_AluResult_addsub0003_cy<30>)
     XORCY:CI->O           1   0.804   0.499  Inst_ALU/Msub_AluResult_addsub0003_xor<31> (Inst_ALU/AluResult_addsub0003<31>)
     LUT3:I1->O            1   0.704   0.000  Inst_ALU/AluResult<31>132_F (N6211)
     MUXF5:I0->O           1   0.321   0.595  Inst_ALU/AluResult<31>132 (Inst_ALU/AluResult<31>132)
     LUT4:I0->O            1   0.704   0.455  Inst_ALU/AluResult<31>170_SW0 (N3371)
     LUT4:I2->O            7   0.704   0.787  Inst_ALU/AluResult<31>170 (Inst_ALU/AluResult<31>170)
     LUT4:I1->O            1   0.704   0.000  Inst_MuxDM/Mmux_data_to_write75_F (N627)
     MUXF5:I0->O           7   0.321   0.708  Inst_MuxDM/Mmux_data_to_write75 (AluResultPU_31_OBUF)
     OBUF:I->O                 3.272          AluResultPU_31_OBUF (AluResultPU<31>)
    ----------------------------------------
    Total                     22.922ns (15.682ns logic, 7.240ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================


Total REAL time to Xst completion: 78.00 secs
Total CPU time to Xst completion: 78.32 secs
 
--> 

Total memory usage is 366244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   14 (   0 filtered)

