# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -Wno-BLKANDNBLK -sc -exe /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/sim/co_sim_tb/co_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2.v tb_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2.cpp --timing --timescale 1ps/1ps --trace -v ./../../DSP19X2.v -v /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/rtl/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2.v -v /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/results_dir/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/run_1/synth_1_1/synthesis/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2_post_synth.v -y /nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/rtl +libext+.v+.sv"
S  17339896  1708487  1667810679   953937598  1667810679   900060335 "/nfs_eda_sw/softwares/opensource/verilator_instl_5.002/bin/verilator_bin"
S      6435 100754586  1701774057    14938141  1701774057      180118 "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/results_dir/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/run_1/synth_1_1/synthesis/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2_post_synth.v"
S     13696 72128500  1701077692   142029790  1701077692   142029790 "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/rtl/./../../DSP19X2.v"
S      2045 67242781  1701773959   518492213  1701773959   518492213 "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/rtl/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2.v"
S      7787 67242744  1701862808   635079460  1701862808   635079460 "/nfs_scratch/scratch/AE/saad/New_primitives_test_cases/Cloned_latest/Compiler_Validation/RTL_testcases/DSP_Instantiation_19x2/unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2/sim/co_sim_tb/co_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2.v"
T      8440 101344521  1701862820   540755944  1701862820   540755944 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2.cpp"
T      2965 101343729  1701862820   518618242  1701862820   518618242 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2.h"
T      2605 101344184  1701862820   788741336  1701862820   788741336 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2.mk"
T      2393 101342320  1701862820   468038694  1701862820   468038694 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2__Syms.cpp"
T      2286 101344518  1701862820   490703277  1701862820   490703277 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2__Syms.h"
T     24852 101344182  1701862820   741225860  1701862820   741225860 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2__Trace__0.cpp"
T     36764 101344525  1701862820   713712063  1701862820   713712063 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2__Trace__0__Slow.cpp"
T     18758 101343731  1701862820   561749926  1701862820   561749926 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2___024root.h"
T    174940 101344524  1701862820   685081645  1701862820   685081645 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2___024root__DepSet_h3c592114__0.cpp"
T    204333 101344522  1701862820   634207926  1701862820   634207926 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2___024root__DepSet_h3c592114__0__Slow.cpp"
T      6280 101344523  1701862820   662727156  1701862820   662727156 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2___024root__DepSet_hc7251696__0.cpp"
T      3820 101343733  1701862820   603637599  1701862820   603637599 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2___024root__DepSet_hc7251696__0__Slow.cpp"
T      1530 101344424  1701862820   580921053  1701862820   580921053 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2___024root__Slow.cpp"
T      2869 101343741  1701862820   806986090  1701862820   806986090 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2__ver.d"
T         0        0  1701862821   428831091  1701862821   428831091 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2__verFiles.dat"
T      2502 101343739  1701862820   763838482  1701862820   763838482 "obj_dir/Vco_sim_unsigned_accum_output_shifted_rounded_saturated_overflow_inst_dsp19x2_classes.mk"
