

================================================================
== Vitis HLS Report for 'test_scalaire_Pipeline_loop_1'
================================================================
* Date:           Wed Feb  2 17:59:11 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ip_scalaire
* Solution:       ip_scalaire (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.371 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4124|     4124|  20.620 us|  20.620 us|  4124|  4124|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     4121|     4121|        27|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    207|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   5|    562|    725|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     88|    -|
|Register         |        -|   -|    593|    128|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   5|   1155|   1148|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   6|      3|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U1  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_7_max_dsp_1_U2    |fmul_32ns_32ns_32_7_max_dsp_1    |        0|   3|  197|  304|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        0|   5|  562|  725|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_204_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln19_2_fu_220_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln19_3_fu_225_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln19_fu_199_p2                 |         +|   0|  0|  32|          32|          32|
    |cpt_2_fu_155_p2                    |         +|   0|  0|  14|          13|           1|
    |icmp_ln13_fu_149_p2                |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln20_fu_251_p2                |      icmp|   0|  0|  11|           9|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter8  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                 |        or|   0|  0|   2|           1|           1|
    |tmp1_d0                            |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 207|         170|         182|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26  |   9|          2|    1|          2|
    |bus_A_blk_n_AR            |   9|          2|    1|          2|
    |bus_A_blk_n_R             |   9|          2|    1|          2|
    |bus_B_blk_n_AR            |   9|          2|    1|          2|
    |bus_B_blk_n_R             |   9|          2|    1|          2|
    |cpt_fu_76                 |   9|          2|   13|         26|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  88|         19|   20|         43|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |A_0_data_reg              |  32|   0|   32|          0|
    |A_0_vld_reg               |   0|   0|    1|          1|
    |B_0_data_reg              |  32|   0|   32|          0|
    |B_0_vld_reg               |   0|   0|    1|          1|
    |add_reg_389               |  32|   0|   32|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |bus_A_addr_read_reg_352   |  32|   0|   32|          0|
    |bus_B_addr_read_reg_357   |  32|   0|   32|          0|
    |cpt_fu_76                 |  13|   0|   13|          0|
    |empty_22_reg_384          |  32|   0|   32|          0|
    |icmp_ln20_reg_335         |   1|   0|    1|          0|
    |j_reg_320                 |   4|   0|    4|          0|
    |p_reg_378                 |  32|   0|   32|          0|
    |tmp1_addr_reg_372         |   4|   0|    4|          0|
    |trunc_ln19_1_reg_330      |  30|   0|   30|          0|
    |trunc_ln1_reg_325         |  30|   0|   30|          0|
    |icmp_ln20_reg_335         |  64|  32|    1|          0|
    |j_reg_320                 |  64|  32|    4|          0|
    |p_reg_378                 |  64|  32|   32|          0|
    |tmp1_addr_reg_372         |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 593| 128|  380|          2|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_scalaire_Pipeline_loop_1|  return value|
|A                     |   in|   32|     ap_none|                              A|        scalar|
|m_axi_bus_A_AWVALID   |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWREADY   |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWADDR    |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWID      |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWLEN     |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWSIZE    |  out|    3|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWBURST   |  out|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWLOCK    |  out|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWCACHE   |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWPROT    |  out|    3|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWQOS     |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWREGION  |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_AWUSER    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WVALID    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WREADY    |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WDATA     |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WSTRB     |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WLAST     |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WID       |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_WUSER     |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARVALID   |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARREADY   |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARADDR    |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARID      |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARLEN     |  out|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARSIZE    |  out|    3|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARBURST   |  out|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARLOCK    |  out|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARCACHE   |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARPROT    |  out|    3|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARQOS     |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARREGION  |  out|    4|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_ARUSER    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RVALID    |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RREADY    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RDATA     |   in|   32|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RLAST     |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RID       |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RUSER     |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_RRESP     |   in|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BVALID    |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BREADY    |  out|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BRESP     |   in|    2|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BID       |   in|    1|       m_axi|                          bus_A|       pointer|
|m_axi_bus_A_BUSER     |   in|    1|       m_axi|                          bus_A|       pointer|
|B                     |   in|   32|     ap_none|                              B|        scalar|
|m_axi_bus_B_AWVALID   |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWREADY   |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWADDR    |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWID      |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWLEN     |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWSIZE    |  out|    3|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWBURST   |  out|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWLOCK    |  out|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWCACHE   |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWPROT    |  out|    3|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWQOS     |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWREGION  |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_AWUSER    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WVALID    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WREADY    |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WDATA     |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WSTRB     |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WLAST     |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WID       |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_WUSER     |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARVALID   |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARREADY   |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARADDR    |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARID      |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARLEN     |  out|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARSIZE    |  out|    3|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARBURST   |  out|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARLOCK    |  out|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARCACHE   |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARPROT    |  out|    3|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARQOS     |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARREGION  |  out|    4|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_ARUSER    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RVALID    |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RREADY    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RDATA     |   in|   32|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RLAST     |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RID       |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RUSER     |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_RRESP     |   in|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BVALID    |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BREADY    |  out|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BRESP     |   in|    2|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BID       |   in|    1|       m_axi|                          bus_B|       pointer|
|m_axi_bus_B_BUSER     |   in|    1|       m_axi|                          bus_B|       pointer|
|tmp1_address0         |  out|    4|   ap_memory|                           tmp1|         array|
|tmp1_ce0              |  out|    1|   ap_memory|                           tmp1|         array|
|tmp1_we0              |  out|    1|   ap_memory|                           tmp1|         array|
|tmp1_d0               |  out|   32|   ap_memory|                           tmp1|         array|
|tmp1_address1         |  out|    4|   ap_memory|                           tmp1|         array|
|tmp1_ce1              |  out|    1|   ap_memory|                           tmp1|         array|
|tmp1_q1               |   in|   32|   ap_memory|                           tmp1|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 30 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 3 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cpt = alloca i32 1"   --->   Operation 31 'alloca' 'cpt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B"   --->   Operation 32 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A"   --->   Operation 33 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %cpt"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_B, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bus_A, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%B_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B"   --->   Operation 37 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%A_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A"   --->   Operation 38 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%cpt_1 = load i13 %cpt" [ip_scalaire/ip_scal.cpp:20]   --->   Operation 40 'load' 'cpt_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.09ns)   --->   "%icmp_ln13 = icmp_eq  i13 %cpt_1, i13 4096" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 41 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.67ns)   --->   "%cpt_2 = add i13 %cpt_1, i13 1" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 43 'add' 'cpt_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split2_ifconv, void %.exitStub" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 44 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%j = trunc i13 %cpt_1" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 45 'trunc' 'j' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %cpt_1, i32 4, i32 11" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp, i6 0" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 47 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i14 %and_ln" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 48 'zext' 'zext_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln19_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %j, i2 0" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 49 'bitconcatenate' 'shl_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i6 %shl_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 50 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19 = add i32 %zext_ln19_1, i32 %A_read" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 51 'add' 'add_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_1 = add i32 %add_ln19, i32 %zext_ln19" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 52 'add' 'add_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_1, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 53 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_2 = add i32 %zext_ln19_1, i32 %B_read" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 54 'add' 'add_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_3 = add i32 %add_ln19_2, i32 %zext_ln19" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 55 'add' 'add_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln19_3, i32 2, i32 31" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 56 'partselect' 'trunc_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %cpt_1, i32 4, i32 12" [ip_scalaire/ip_scal.cpp:20]   --->   Operation 57 'partselect' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.66ns)   --->   "%icmp_ln20 = icmp_eq  i9 %tmp_1, i9 0" [ip_scalaire/ip_scal.cpp:20]   --->   Operation 58 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln13)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln13 = store i13 %cpt_2, i13 %cpt" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 59 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i30 %trunc_ln1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 60 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%bus_A_addr = getelementptr i32 %bus_A, i32 %sext_ln19" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 61 'getelementptr' 'bus_A_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [7/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 62 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i30 %trunc_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 63 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bus_B_addr = getelementptr i32 %bus_B, i32 %sext_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 64 'getelementptr' 'bus_B_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [7/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 65 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.00>
ST_5 : Operation 66 [6/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 66 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 67 [6/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 67 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.00>
ST_6 : Operation 68 [5/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 68 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 69 [5/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 69 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.00>
ST_7 : Operation 70 [4/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 70 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 71 [4/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 71 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.00>
ST_8 : Operation 72 [3/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 72 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 73 [3/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 73 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.00>
ST_9 : Operation 74 [2/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 74 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 75 [2/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 75 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.00>
ST_10 : Operation 76 [1/7] (4.00ns)   --->   "%bus_A_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_A_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 76 'readreq' 'bus_A_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 77 [1/7] (4.00ns)   --->   "%bus_B_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %bus_B_addr, i32 1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 77 'readreq' 'bus_B_load_req' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.00>
ST_11 : Operation 78 [1/1] (4.00ns)   --->   "%bus_A_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %bus_A_addr" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 78 'read' 'bus_A_addr_read' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [1/1] (4.00ns)   --->   "%bus_B_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %bus_B_addr" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 79 'read' 'bus_B_addr_read' <Predicate = true> <Delay = 4.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.77>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %bus_A_addr_read" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 80 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %bus_B_addr_read" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 81 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [7/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 82 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.77>
ST_13 : Operation 83 [6/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 83 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.77>
ST_14 : Operation 84 [5/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 84 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.77>
ST_15 : Operation 85 [4/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 85 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.77>
ST_16 : Operation 86 [3/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 86 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.77>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %j" [ip_scalaire/ip_scal.cpp:15]   --->   Operation 87 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [2/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 88 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i32 0, i32 %zext_ln15" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 89 'getelementptr' 'tmp1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [2/2] (2.32ns)   --->   "%empty_22 = load i4 %tmp1_addr" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 90 'load' 'empty_22' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 3.77>
ST_18 : Operation 91 [1/7] (3.77ns)   --->   "%p = fmul i32 %bitcast_ln19, i32 %bitcast_ln19_1" [ip_scalaire/ip_scal.cpp:19]   --->   Operation 91 'fmul' 'p' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [1/2] (2.32ns)   --->   "%empty_22 = load i4 %tmp1_addr" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 92 'load' 'empty_22' <Predicate = (!icmp_ln20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 93 [10/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 93 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 94 [9/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 94 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 95 [8/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 95 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 96 [7/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 96 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 97 [6/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 97 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 98 [5/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 98 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 99 [4/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 99 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 100 [3/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 100 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 101 [2/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 101 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 102 [1/10] (3.35ns)   --->   "%add = fadd i32 %empty_22, i32 %p" [ip_scalaire/ip_scal.cpp:26]   --->   Operation 102 'fadd' 'add' <Predicate = (!icmp_ln20)> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.02>
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 103 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [ip_scalaire/ip_scal.cpp:13]   --->   Operation 104 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 105 [1/1] (0.69ns)   --->   "%select_ln20 = select i1 %icmp_ln20, i32 %p, i32 %add" [ip_scalaire/ip_scal.cpp:20]   --->   Operation 105 'select' 'select_ln20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln22 = store i32 %select_ln20, i4 %tmp1_addr" [ip_scalaire/ip_scal.cpp:22]   --->   Operation 106 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 3> <Delay = 0.00>
ST_30 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bus_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bus_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cpt               (alloca           ) [ 0111111111111111111111111111110]
store_ln0         (store            ) [ 0000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000]
B_read            (read             ) [ 0001111111111111111111111111110]
A_read            (read             ) [ 0001111111111111111111111111110]
br_ln0            (br               ) [ 0000000000000000000000000000000]
cpt_1             (load             ) [ 0000000000000000000000000000000]
icmp_ln13         (icmp             ) [ 0001111111111111111111111111110]
empty             (speclooptripcount) [ 0000000000000000000000000000000]
cpt_2             (add              ) [ 0000000000000000000000000000000]
br_ln13           (br               ) [ 0000000000000000000000000000000]
j                 (trunc            ) [ 0001111111111111110000000000000]
tmp               (partselect       ) [ 0000000000000000000000000000000]
and_ln            (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln19         (zext             ) [ 0000000000000000000000000000000]
shl_ln19_1        (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln19_1       (zext             ) [ 0000000000000000000000000000000]
add_ln19          (add              ) [ 0000000000000000000000000000000]
add_ln19_1        (add              ) [ 0000000000000000000000000000000]
trunc_ln1         (partselect       ) [ 0001100000000000000000000000000]
add_ln19_2        (add              ) [ 0000000000000000000000000000000]
add_ln19_3        (add              ) [ 0000000000000000000000000000000]
trunc_ln19_1      (partselect       ) [ 0001100000000000000000000000000]
tmp_1             (partselect       ) [ 0000000000000000000000000000000]
icmp_ln20         (icmp             ) [ 0001111111111111111111111111110]
store_ln13        (store            ) [ 0000000000000000000000000000000]
sext_ln19         (sext             ) [ 0000000000000000000000000000000]
bus_A_addr        (getelementptr    ) [ 0001011111110000000000000000000]
sext_ln19_1       (sext             ) [ 0000000000000000000000000000000]
bus_B_addr        (getelementptr    ) [ 0001011111110000000000000000000]
bus_A_load_req    (readreq          ) [ 0000000000000000000000000000000]
bus_B_load_req    (readreq          ) [ 0000000000000000000000000000000]
bus_A_addr_read   (read             ) [ 0001000000001000000000000000000]
bus_B_addr_read   (read             ) [ 0001000000001000000000000000000]
bitcast_ln19      (bitcast          ) [ 0001000000000111111000000000000]
bitcast_ln19_1    (bitcast          ) [ 0001000000000111111000000000000]
zext_ln15         (zext             ) [ 0000000000000000000000000000000]
tmp1_addr         (getelementptr    ) [ 0001000000000000001111111111110]
p                 (fmul             ) [ 0001000000000000000111111111110]
empty_22          (load             ) [ 0001000000000000000111111111100]
add               (fadd             ) [ 0001000000000000000000000000010]
specpipeline_ln13 (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln13 (specloopname     ) [ 0000000000000000000000000000000]
select_ln20       (select           ) [ 0000000000000000000000000000000]
store_ln22        (store            ) [ 0000000000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000000000]
ret_ln0           (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bus_A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bus_B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bus_B"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="cpt_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cpt/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_readreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bus_A_load_req/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_readreq_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="bus_B_load_req/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bus_A_addr_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="7"/>
<pin id="109" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bus_A_addr_read/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="bus_B_addr_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="7"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bus_B_addr_read/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/17 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="12"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="129" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="131" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="empty_22/17 store_ln22/29 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/19 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="p/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="13" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="cpt_1_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="2"/>
<pin id="148" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cpt_1/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln13_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="0" index="1" bw="13" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="cpt_2_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cpt_2/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="13" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="13" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="5" slack="0"/>
<pin id="170" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="and_ln_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln19_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln19_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln19_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln19_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln19_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln19_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="14" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="30" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln19_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln19_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="14" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_3/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln19_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="30" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="13" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="5" slack="0"/>
<pin id="246" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln20_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="9" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln13_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="0"/>
<pin id="259" dir="0" index="1" bw="13" slack="2"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln19_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="30" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bus_A_addr_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_A_addr/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln19_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="30" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bus_B_addr_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bus_B_addr/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="bitcast_ln19_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="bitcast_ln19_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln15_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="14"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/17 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln20_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="26"/>
<pin id="296" dir="0" index="1" bw="32" slack="11"/>
<pin id="297" dir="0" index="2" bw="32" slack="1"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/29 "/>
</bind>
</comp>

<comp id="300" class="1005" name="cpt_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="13" slack="0"/>
<pin id="302" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="cpt "/>
</bind>
</comp>

<comp id="307" class="1005" name="B_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="A_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="j_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="14"/>
<pin id="322" dir="1" index="1" bw="4" slack="14"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="325" class="1005" name="trunc_ln1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="30" slack="1"/>
<pin id="327" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="trunc_ln19_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="30" slack="1"/>
<pin id="332" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln20_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="14"/>
<pin id="337" dir="1" index="1" bw="1" slack="26"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="340" class="1005" name="bus_A_addr_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_A_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="bus_B_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_B_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="bus_A_addr_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_A_addr_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="bus_B_addr_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bus_B_addr_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="bitcast_ln19_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19 "/>
</bind>
</comp>

<comp id="367" class="1005" name="bitcast_ln19_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp1_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="p_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="384" class="1005" name="empty_22_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="389" class="1005" name="add_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="66" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="66" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="116" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="146" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="146" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="146" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="165" pin="4"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="161" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="183" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="195" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="183" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="56" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="146" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="62" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="255"><net_src comp="241" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="155" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="265" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="299"><net_src comp="294" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="303"><net_src comp="76" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="310"><net_src comp="80" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="315"><net_src comp="86" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="323"><net_src comp="161" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="328"><net_src comp="210" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="333"><net_src comp="231" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="338"><net_src comp="251" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="343"><net_src comp="265" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="349"><net_src comp="275" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="355"><net_src comp="106" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="360"><net_src comp="111" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="365"><net_src comp="282" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="370"><net_src comp="286" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="375"><net_src comp="116" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="381"><net_src comp="137" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="387"><net_src comp="123" pin="7"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="392"><net_src comp="133" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="294" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bus_A | {}
	Port: bus_B | {}
	Port: tmp1 | {29 }
 - Input state : 
	Port: test_scalaire_Pipeline_loop_1 : A | {1 }
	Port: test_scalaire_Pipeline_loop_1 : bus_A | {4 5 6 7 8 9 10 11 }
	Port: test_scalaire_Pipeline_loop_1 : B | {1 }
	Port: test_scalaire_Pipeline_loop_1 : bus_B | {4 5 6 7 8 9 10 11 }
	Port: test_scalaire_Pipeline_loop_1 : tmp1 | {17 18 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
	State 3
		icmp_ln13 : 1
		cpt_2 : 1
		br_ln13 : 2
		j : 1
		tmp : 1
		and_ln : 2
		zext_ln19 : 3
		shl_ln19_1 : 2
		zext_ln19_1 : 3
		add_ln19 : 4
		add_ln19_1 : 5
		trunc_ln1 : 6
		add_ln19_2 : 4
		add_ln19_3 : 5
		trunc_ln19_1 : 6
		tmp_1 : 1
		icmp_ln20 : 2
		store_ln13 : 2
	State 4
		bus_A_addr : 1
		bus_A_load_req : 2
		bus_B_addr : 1
		bus_B_load_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		p : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp1_addr : 1
		empty_22 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		store_ln22 : 1
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_133         |    2    |   365   |   421   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_137         |    3    |   197   |   304   |
|----------|-----------------------------|---------|---------|---------|
|          |         cpt_2_fu_155        |    0    |    0    |    14   |
|          |       add_ln19_fu_199       |    0    |    0    |    32   |
|    add   |      add_ln19_1_fu_204      |    0    |    0    |    32   |
|          |      add_ln19_2_fu_220      |    0    |    0    |    32   |
|          |      add_ln19_3_fu_225      |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln20_fu_294     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln13_fu_149      |    0    |    0    |    12   |
|          |       icmp_ln20_fu_251      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        grp_read_fu_80       |    0    |    0    |    0    |
|   read   |        grp_read_fu_86       |    0    |    0    |    0    |
|          | bus_A_addr_read_read_fu_106 |    0    |    0    |    0    |
|          | bus_B_addr_read_read_fu_111 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_92      |    0    |    0    |    0    |
|          |      grp_readreq_fu_99      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |           j_fu_161          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_165         |    0    |    0    |    0    |
|partselect|       trunc_ln1_fu_210      |    0    |    0    |    0    |
|          |     trunc_ln19_1_fu_231     |    0    |    0    |    0    |
|          |         tmp_1_fu_241        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        and_ln_fu_175        |    0    |    0    |    0    |
|          |      shl_ln19_1_fu_187      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln19_fu_183      |    0    |    0    |    0    |
|   zext   |      zext_ln19_1_fu_195     |    0    |    0    |    0    |
|          |       zext_ln15_fu_290      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln19_fu_262      |    0    |    0    |    0    |
|          |      sext_ln19_1_fu_272     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   562   |   922   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     A_read_reg_312    |   32   |
|     B_read_reg_307    |   32   |
|      add_reg_389      |   32   |
| bitcast_ln19_1_reg_367|   32   |
|  bitcast_ln19_reg_362 |   32   |
|bus_A_addr_read_reg_352|   32   |
|   bus_A_addr_reg_340  |   32   |
|bus_B_addr_read_reg_357|   32   |
|   bus_B_addr_reg_346  |   32   |
|      cpt_reg_300      |   13   |
|    empty_22_reg_384   |   32   |
|   icmp_ln20_reg_335   |    1   |
|       j_reg_320       |    4   |
|       p_reg_378       |   32   |
|   tmp1_addr_reg_372   |    4   |
|  trunc_ln19_1_reg_330 |   30   |
|   trunc_ln1_reg_325   |   30   |
+-----------------------+--------+
|         Total         |   434  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_92 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_99 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_123 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_137    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_137    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   562  |   922  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   434  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   996  |   967  |
+-----------+--------+--------+--------+--------+
