Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Jun 16 15:23:18 2023
| Host         : tristar running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   700 |
|    Minimum number of control sets                        |   571 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   129 |
| Unused register locations in slices containing registers |  1967 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   700 |
| >= 0 to < 4        |    64 |
| >= 4 to < 6        |   101 |
| >= 6 to < 8        |    46 |
| >= 8 to < 10       |    71 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    17 |
| >= 16              |   357 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8127 |         2419 |
| No           | No                    | Yes                    |             534 |          176 |
| No           | Yes                   | No                     |            6922 |         2137 |
| Yes          | No                    | No                     |            5536 |         1520 |
| Yes          | No                    | Yes                    |             409 |          120 |
| Yes          | Yes                   | No                     |            4497 |         1351 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                             Clock Signal                                             |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[7]                                                                                                                                     | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg5_reg_0                                                                                                                                    |                1 |              1 |         1.00 |
|  pci/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                 |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                                    |                1 |              1 |         1.00 |
|  pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet             |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                                                                                                |                1 |              1 |         1.00 |
|  pci/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/wDirSet                 |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/wDirClr                                                                                                                                                    |                1 |              1 |         1.00 |
|  pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet             |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr                                                                                                                                                |                1 |              1 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dcm1_i_2_n_0                                                                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg[7]                                                                                                        | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg5_reg_0                                                                                                       |                1 |              1 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[0].compat/TX_TOGO                                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                     | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                     | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                      | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/sys_rst_n_0                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                                                                                                 |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  cm/dcm1/inst/clk_out2                                                                               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                        |                1 |              2 |         2.00 |
|  cm/dcm1/inst/clk_out2                                                                               |                                                                                                                                                                                                                                                          | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/sys_or_hot_rst                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | led_gen[2].led/ACT_TIMER                                                                                                                                                                                                                                 | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_10                                                                                                                                |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                     |                1 |              3 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                     |                1 |              3 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                2 |              3 |         1.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              3 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                     |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                     |                2 |              3 |         1.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                           |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                                |                1 |              3 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/sys_rst_n_0                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                                                                                                 |                3 |              3 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  cm/dcm1/inst/clk_out2                                                                               |                                                                                                                                                                                                                                                          | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                                                                                                 |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/BUP_RA__0                                                                                                                                                                                                                          | ro/rxbuf_gen[6].rxbuf/BUP_RA[3]_i_1__5_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/do_rd_en                                                                                                                                     |                2 |              4 |         2.00 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/wr_monitor_flag                                                                                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg31_reg_0[0]                                                                                       |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | icap/STAT_REPLY[3]_i_2_n_0                                                                                                                                                                                                                               | icap/STAT_REPLY0                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/BUP_WA0                                                                                                                                                                                                                            | ro/rxbuf_gen[6].rxbuf/BUP_WA[3]_i_1__5_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/rMainState[3]_i_1__3_n_0                                                                                                                                                                                         | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/rCapState[3]_i_1_n_0                                                                                                                                                                                             | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/selWr/rReq_reg_inv_0                                                                                                                                                                                             | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/selWr/_rReqChnlNextUpdated                                                                                                                                                                                       | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[1].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                                                                                                 |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/selRd/E[0]                                                                                                                                                                                                       | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                                                                                                |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/selRd/_rReqChnlNextUpdated                                                                                                                                                                                       | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                                                                                                |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | icap/REPLY_CNT[3]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/support_reset_logic_i/u_rst_sync_gt/SS[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[5].rm/BUP_WA02_out                                                                                                                                                                                                                      | ro/rxbuf_gen[0].rxbuf/BUP_WA_R[3]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[5].rm/BUP_WA02_out_0                                                                                                                                                                                                                    | ro/rxbuf_gen[1].rxbuf/BUP_WA_R[3]_i_1__0_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/SR[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[5].rm/BUP_WA02_out_1                                                                                                                                                                                                                    | ro/rxbuf_gen[2].rxbuf/BUP_WA_R[3]_i_1__1_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[5].rm/BUP_WA02_out_2                                                                                                                                                                                                                    | ro/rxbuf_gen[3].rxbuf/BUP_WA_R[3]_i_1__2_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[5].rm/BUP_WA02_out_3                                                                                                                                                                                                                    | ro/rxbuf_gen[4].rxbuf/BUP_WA_R[3]_i_1__3_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  cm/dcm1/inst/clk_out2                                                                               | icap/CSI_WAIT[3]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/aurora_lane_0_i/lane_init_sm_i/reset_count_r                                                                                                                                                                    |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[5].rm/BUP_WA02_out_5                                                                                                                                                                                                                    | ro/rxbuf_gen[6].rxbuf/BUP_WA_R[3]_i_1__5_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[5].rm/BUP_WA02_out_4                                                                                                                                                                                                                    | ro/rxbuf_gen[5].rxbuf/BUP_WA_R[3]_i_1__4_n_0                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/do_rd_en                                                                                                                                                                  |                2 |              4 |         2.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                        |                2 |              4 |         2.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/lane_init_sm_i/reset_count_r                                                                                                                                          |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | led_gen[1].led/ACT_TIMER                                                                                                                                                                                                                                 | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_13                                                                                                                                |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/BUP_WA0                                                                                                                                                                                                                            | ro/rxbuf_gen[5].rxbuf/BUP_WA[3]_i_1__4_n_0                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/BUP_RA__0                                                                                                                                                                                                                          | ro/rxbuf_gen[5].rxbuf/BUP_RA[3]_i_1__4_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[4].rxbuf/BUP_WA0                                                                                                                                                                                                                            | ro/rxbuf_gen[4].rxbuf/BUP_WA[3]_i_1__3_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[4].rxbuf/BUP_RA__0                                                                                                                                                                                                                          | ro/rxbuf_gen[4].rxbuf/BUP_RA[3]_i_1__3_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                   | ila/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[3].rxbuf/BUP_WA0                                                                                                                                                                                                                            | ro/rxbuf_gen[3].rxbuf/BUP_WA[3]_i_1__2_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[3].rxbuf/BUP_RA__0                                                                                                                                                                                                                          | ro/rxbuf_gen[3].rxbuf/BUP_RA[3]_i_1__2_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/BUP_WA0                                                                                                                                                                                                                            | ro/rxbuf_gen[2].rxbuf/BUP_WA[3]_i_1__1_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/BUP_RA__0                                                                                                                                                                                                                          | ro/rxbuf_gen[2].rxbuf/BUP_RA[3]_i_1__1_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/core_reset_logic_i/sys_reset_out                                                                                                                                                      |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[1].rxbuf/BUP_WA0                                                                                                                                                                                                                            | ro/rxbuf_gen[1].rxbuf/BUP_WA[3]_i_1__0_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/selWr/rChnlNextNext[3]_i_1__0_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/selRd/rChnlNextNext[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[1].rxbuf/BUP_RA__0                                                                                                                                                                                                                          | ro/rxbuf_gen[1].rxbuf/BUP_RA[3]_i_1__0_n_0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[0].rxbuf/BUP_WA0                                                                                                                                                                                                                            | ro/rxbuf_gen[0].rxbuf/BUP_WA[3]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMaxPayloadShift[2]                                                                                                                                                      |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reset_extender_inst/rst_counter/E[0]                                                                                                                                                                                                | pci/riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/wr_monitor_flag                                                                                                                                                                            | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg31_reg_0[0]                                                                                                                    |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[0].rxbuf/BUP_RA__0                                                                                                                                                                                                                          | ro/rxbuf_gen[0].rxbuf/BUP_RA[3]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/sym_dec_i/got_na_idles_i                                                                                                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/sym_dec_i/rx_na_idles_cntr[4]_i_1_n_0                                                                                                                                 |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/tx_ll_i/tx_ll_control_sm_i/datavalid_in_r_reg_0                                                                                                                                                        | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/core_reset_logic_i/SR[0]                                                                                                                                                              |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                                                                                                                        | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/data_output/rTagCurr                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].perfifo_ctr_inst/rCtrValue                                                                                          | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].perfifo_ctr_inst/rCtrValue                                                                                          | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/sop_shiftreg_inst/wRxSrSop[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              5 |         1.25 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                                             | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/E[0]                                                                             | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/Q[1]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/wEnable                                                                                                                                                                           | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rc_inst/rst_counter/rCtrValue[3]_i_1__3_n_0                                                                                                                                          |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                            | ila/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                 |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/_rRdState                                                                                                                                                                           | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/RST00_out                                                                                                                                                                |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rRdState                                                                                                                                                                           | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/RST0_0                                                                                                                                                                   |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgListReader/_rRdState                                                                                                                                                                           | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/RST00_out                                                                                                                                                                |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/sgListReader/_rRdState                                                                                                                                                                           | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/RST0                                                                                                                                                               |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                                                                             | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                                                                                                |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/data_output/rTag                                                                                                                                                                                                       | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                                                                                                |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                                                                                                                             | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rLen[4]_i_1__4_n_0                                                                                                                                                       |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rLen[4]_i_1__3_n_0                                                                                                                                                       |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rLen[4]_i_1__1_n_0                                                                                                                                                       |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[0].compat/TX_STAT[4]_i_1__0_n_0                                                                                                                                                                                                       | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_13                                                                                                                                |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rLen[4]_i_1__0_n_0                                                                                                                                                       |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[1].compat/TX_STAT[4]_i_1_n_0                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                                                                                                 |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                                                                                                                        | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                                                                                                                           | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                                                                                                                        | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                                                                                                                        | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                                                                                                                        | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                                                                                                                        | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                1 |              5 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                                                                                                                        | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                2 |              5 |         2.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/err_detect_i/ready_r_reg0                                                                                                                                             |                3 |              5 |         1.67 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/aurora_lane_0_i/err_detect_i/ready_r_reg0                                                                                                                                                                       |                2 |              5 |         2.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/tx_ll_i/tx_ll_control_sm_i/datavalid_in_r_reg_0                                                                                                                                                                                  | au/aurora_core_sfp/inst/core_reset_logic_i/SR[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/aurora_lane_0_i/sym_dec_i/got_na_idles_i                                                                                                                                                                                         | au/aurora_core_sfp/inst/aurora_lane_0_i/sym_dec_i/rx_na_idles_cntr[4]_i_1_n_0                                                                                                                                                           |                2 |              5 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | au/ap_sma/ap/TX_STAT                                                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_1                                                                                                                                 |                2 |              6 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0                                                                                                         | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                2 |              6 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0                                                                                                            | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |                2 |              6 |         3.00 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/block_sync_sm_gtx0_i/system_reset_r2                                                                                                                     |                2 |              6 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/global_logic_i/channel_init_sm_i/idle_xmit_cntr                                                                                                                                                                                  | au/aurora_core_sfp/inst/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/data_output/rShift                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                                                                                                |                2 |              6 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reg_inst/chnl_output_register/pipeline_inst/gen_stages[1].rData[1][59]_i_1_n_0                                                                                                                                     |                2 |              6 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                        |                3 |              6 |         2.00 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/block_sync_sm_gtx0_i/system_reset_r2                                                                                                                                                  |                3 |              6 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr                                                                                                                                                        | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | au/ap_sfp/ap/TX_STAT                                                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_1                                                                                                                                 |                2 |              6 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rMainState                                                                                                                                                                               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_3                                                                                                                                                                    |                2 |              6 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rMainState                                                                                                                                                                               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_2                                                                                                                                                                    |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_10                                                                                                                                |                3 |              6 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[1].rm/SRC_PORT                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |                2 |              7 |         3.50 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                             |                5 |              7 |         1.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[2].rm/SRC_PORT                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |                2 |              7 |         3.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[3].rm/SRC_PORT                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |                2 |              7 |         3.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[4].rm/SRC_PORT                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |                2 |              7 |         3.50 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                |                5 |              7 |         1.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1][0]_0[0]                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/gen_sr_registers[1].rDataShift_reg[1][0]_0[0]                                                                                                                       | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/SR[0]                                                                                                                                              |                3 |              7 |         2.33 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/u_rst_sync_gtx_reset_comb/SR[0]                                                                                                                                                       |                3 |              7 |         2.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[5].rm/SRC_PORT[6]_i_1__5_n_0                                                                                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |                2 |              7 |         3.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[6].rm/SRC_PORT                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |                4 |              7 |         1.75 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/tx_ll_i/tx_ll_control_sm_i/p_89_in                                                                                                                                                                                               | au/aurora_core_sfp/inst/global_logic_i/channel_init_sm_i/CHANNEL_UP_TX_IF_reg_2[0]                                                                                                                                                      |                2 |              7 |         3.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/cb/mux_gen[0].rm/SRC_PORT                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |                2 |              7 |         3.50 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/gt_reset_sync/pma_init_sync                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ro/rc/cb/mux_gen[0].rm/p_0_in_0                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ro/rc/cb/mux_gen[1].rm/D_BPi[6]_i_1__0_n_0                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ro/rc/cb/mux_gen[2].rm/D_BPi[6]_i_1__1_n_0                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ro/rc/cb/mux_gen[3].rm/D_BPi[6]_i_1__2_n_0                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ro/rc/cb/mux_gen[4].rm/D_BPi[6]_i_1__3_n_0                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ro/rc/cb/mux_gen[5].rm/D_BPi[6]_i_1__4_n_0                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ro/rc/cb/mux_gen[6].rm/D_BPi[6]_i_1__5_n_0                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                   |                3 |              7 |         2.33 |
|  dcm1_i_2_n_0                                                                                        | cm/DCM_RST                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/u_rst_sync_gtx_reset_comb/SR[0]                                                                                                                          |                1 |              7 |         7.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/sel_3                                                                                                                                                                                                                  | ila/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_0                                                                                                                                                       |                2 |              7 |         3.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                       | ila/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/tx_ll_i/tx_ll_control_sm_i/p_89_in                                                                                                                                                                     | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_TX_IF_reg_2[0]                                                                                                                            |                2 |              7 |         3.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[1].compat/RX_STAT                                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                                                                                                 |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                   |                4 |              8 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                             |                3 |              8 |         2.67 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_2_n_0                                                                                                                                           | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                        |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/mapRam/WEA                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rTxState[7]_i_2__0_n_0                                                                                                                                                                    | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rRst_reg[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/u_cdc_hard_err_init/E[0]                                                                                                                                                  | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/u_rst_sync_reset_initclk/SR[0]                                                                                                                           |                2 |              8 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/tx_ll_i/tx_ll_control_sm_i/E[0]                                                                                                                                                                        | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg_1                                                                                                                               |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/rState[7]_i_1__2_n_0                                                                                                                                                                     | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_1                                                                                                                                                                    |                4 |              8 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/rState[7]_i_1__1_n_0                                                                                                                                                                     | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_3                                                                                                                                                                    |                3 |              8 |         2.67 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/txresetfsm_i/tx_state[7]_i_1_n_0                                                                                                                                          | au/aurora_core_sma/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                              |                6 |              8 |         1.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rRxState[7]_i_1__0_n_0                                                                                                                                                                    | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_3                                                                                                                                                                    |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                   |                4 |              8 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/sink1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                              | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                                                                                                 |                3 |              8 |         2.67 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/txresetfsm_i/tx_state[7]_i_1_n_0                                                                                                                                                                       | au/aurora_core_sfp/inst/gt_reset_sync/pma_init_sync                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[0].compat/RX_STAT                                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                                                                                                 |                3 |              8 |         2.67 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/txresetfsm_i/init_wait_count                                                                                                                                                                           | au/aurora_core_sfp/inst/gt_reset_sync/pma_init_sync                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/rx_state[7]_i_1_n_0                                                                                                                                                                       | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                             |                6 |              8 |         1.33 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/init_wait_count                                                                                                                                                                           | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                                             |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][48]_0                                                                                                                                         |                4 |              8 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reg_inst/rxr_input_register/pipeline_inst/gen_stages[1].rData_reg[1][46]_1                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                   |                4 |              8 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                   |                4 |              8 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[0].uut_rs/DEST[7]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/init_wait_count                                                                                                                                              | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                |                3 |              8 |         2.67 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/rx_state[7]_i_1_n_0                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i                                                                                                                                |                5 |              8 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_2_n_0                                                                                                                                                                        | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/SR[0]                                                                                                                                                                     |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[1].uut_rs/DEST[7]_i_1__0_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/u_cdc_hard_err_init/E[0]                                                                                                                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/u_rst_sync_reset_initclk/SR[0]                                                                                                                                                        |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/E[0]                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[6].uut_rs/DEST[7]_i_1__5_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cm/dcm1/inst/clk_out2                                                                               | icap/STAT                                                                                                                                                                                                                                                | icap/STAT0                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[4].uut_rs/DEST[7]_i_1__3_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[5].uut_rs/DEST[7]_i_1__4_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA[56]_i_1_n_0                                                                                                                                      |                2 |              8 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA[48]_i_1_n_0                                                                                                                                      |                1 |              8 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[0].packet_valid_register/pipeline_inst/E[0]                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/tx_ll_i/tx_ll_control_sm_i/E[0]                                                                                                                                                                                                  | au/aurora_core_sfp/inst/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg_1                                                                                                                                                         |                4 |              8 |         2.00 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | cm/SR[0]                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxState[7]_i_2_n_0                                                                                                                                                                       | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/rRst_reg[0]                                                                                                                                                             |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[2].uut_rs/DEST[7]_i_1__1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/txresetfsm_i/init_wait_count                                                                                                                                              | au/aurora_core_sma/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                              |                2 |              8 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                                                                                                                                                        | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_1                                                                                                                                                                    |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                                                                                                                                                     | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_1                                                                                                                                                                    |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRxState[7]_i_1_n_0                                                                                                                                                                       | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_3                                                                                                                                                                    |                3 |              8 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[3].uut_rs/DEST[7]_i_1__2_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA[56]_i_1_n_0                                                                                                                                                                |                2 |              8 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA[48]_i_1_n_0                                                                                                                                                                |                2 |              8 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                                                                                                 |                2 |              9 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_1                                                                                                                                                                    |                3 |              9 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |                2 |              9 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/data_output/rWords[7]_i_1__3_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg_1                                                                                                                               |                6 |              9 |         1.50 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/new_gtx_rx_pcsreset_comb                                                                                                                                                              |                3 |              9 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                3 |              9 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                3 |              9 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                3 |              9 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                              |                2 |              9 |         4.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                3 |              9 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg_1                                                                                                                                                         |                7 |              9 |         1.29 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/new_gtx_rx_pcsreset_comb                                                                                                                                 |                2 |              9 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | ila/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                               |                2 |              9 |         4.50 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                3 |              9 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                   |                2 |              9 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                         | ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]                                                                                          | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                2 |             10 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                                                               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/rFull_reg_0                                                                                                                      |                3 |             10 |         3.33 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/block_sync_sm_gtx0_i/p_1_in[2]                                                                                                                                            | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                             |                3 |             10 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                          |                3 |             10 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rAckCount[9]_i_1_n_0                                                                                                                                                     |                3 |             10 |         3.33 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/global_logic_i/channel_init_sm_i/CHANNEL_UP_TX_IF_reg_2[0]                                                                                                                                                      |                3 |             10 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rRst_reg_0[0]                                                                                                                                                            |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[0].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_14                                                                                                                                |                3 |             10 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/sink1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                              | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                2 |             10 |         5.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_TX_IF_reg_2[0]                                                                                                                            |                3 |             10 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                         | ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                      |                2 |             10 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                                          | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                2 |             10 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                                                      | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                3 |             10 |         3.33 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/block_sync_sm_gtx0_i/p_1_in[2]                                                                                                                                                                         | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                                          |                2 |             10 |         5.00 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                              |                7 |             10 |         1.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/fifo_inst/mem/E[0]                                                                                                                                          | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                3 |             10 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg_6[0]                                                                                                                                                                   |                3 |             11 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/data_output/rDataAddr                                                                                                                                                                                                  | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                                                                                                |                4 |             11 |         2.75 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_1                                                                                                                                 |                7 |             11 |         1.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/rCount[9]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/SR[0]                                                                                                                                                                           |                3 |             11 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg_2[0]                                                                                                                                                                   |                3 |             11 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/rRst_reg_1[0]                                                                                                                                                                   |                3 |             11 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                                                                                                 |                4 |             12 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | icap/BUSY                                                                                                                                                                                                                                                | icap/STAT_REPLY0                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/_rState                                                                                                                                                                                  | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |                5 |             12 |         2.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rMainState                                                                                                                                                                               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_3                                                                                                                                                                    |                4 |             12 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/data_input/p_1_in                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_15                                                                                                                                |                5 |             12 |         2.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/_rState                                                                                                                                                                                  | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |                6 |             12 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | led_gen[7].led/ACT_TIMER                                                                                                                                                                                                                                 | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |                4 |             12 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/rCountOdd32_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/rValid_reg[0]                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                4 |             12 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/req_ack_fifo/mem/E[0]                                                                                                                                                                                                   | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                3 |             12 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |                5 |             13 |         2.60 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg_4_sn_1                                                                                                                                 | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg5_reg_0                                                                                                                                    |                4 |             13 |         3.25 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/wait_bypass_count_reg_4_sn_1                                                                                                    | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg5_reg_0                                                                                                       |                4 |             13 |         3.25 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                               |                2 |             14 |         7.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                            |                3 |             14 |         4.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/wSatCtrEnable                                                                                                             | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/clear                                                                                                     |                5 |             15 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/compute_reg/pipeline_inst/wSatCtrEnable                                                                                                             | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/clear                                                                                                     |                7 |             15 |         2.14 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             15 |         2.14 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | led_gen[7].led/ACT_TIMER                                                                                                                                                                                                                                 | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_1                                                                                                                                 |                6 |             15 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_1                                                                                                                                                                    |                5 |             15 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/standard_cc_module_i/count_16d_srl_r0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             15 |         3.75 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/standard_cc_module_i/count_16d_srl_r0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/txresetfsm_i/sel                                                                                                                                                                                       | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reorderQueue/data_input/p_0_in[4]                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reorderQueue/data_input/rFinish[31]_i_1_n_0                                                                                                                                                                        |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/aurora_lane_0_i/sym_gen_i/u_pma_init_data_sync/stg5_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                                                                                                 |                4 |             16 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/block_sync_sm_gtx0_i/slip_count_i[15]_i_1_n_0                                                                                                                                         |                5 |             16 |         3.20 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/block_sync_sm_gtx0_i/slip_count_i[15]_i_1_n_0                                                                                                            |                3 |             16 |         5.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/WEA0__0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/PCIe_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                                                                                                                           | pci/PCIe_i/inst/inst/pcie_top_i/tx_inst/tx_pipeline_inst/reg_disable_trn2                                                                                                                                                               |                3 |             16 |         5.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rMainState__4                                                                                                                                                                            | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |                7 |             16 |         2.29 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i0                                                                                                                                                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                                          |                4 |             16 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/sym_gen_i/u_pma_init_data_sync/stg5_reg_0                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rMainState__4                                                                                                                                                                            | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/data_input/p_2_in                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/txresetfsm_i/sel                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/txresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                    |                4 |             16 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                          |                8 |             16 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i0                                                                                                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                             |                4 |             16 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/rExtTagReq_reg[0]                                                                                                                                       | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |                5 |             17 |         3.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |                3 |             17 |         5.67 |
|  au/aurora_core_sma/inst/clock_module_i/sync_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg_1                                                                                                                        | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/clear                                                                                                            |                5 |             17 |         3.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                                                                                                 |                6 |             17 |         2.83 |
|  au/aurora_core_sma/inst/clock_module_i/sync_clk_i_0                                                 | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg_1                                                                                                                                                     | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/clear                                                                                                                                         |                5 |             17 |         3.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                        | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                     |                4 |             18 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |                7 |             18 |         2.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[1].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_15                                                                                                                                |                3 |             18 |         6.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                        | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                     |                4 |             18 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[1].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_15                                                                                                                                |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[0].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_14                                                                                                                                |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/sink1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                              | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                                                                                                 |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/src2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                               | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_10                                                                                                                                |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[0].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_14                                                                                                                                |                4 |             18 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                              | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_14                                                                                                                                |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/src1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                               | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                                                                                                 |                6 |             18 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/sink2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                              | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_13                                                                                                                                |                3 |             18 |         6.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_13                                                                                                                                |                7 |             18 |         2.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                                                                                                 |                6 |             18 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                                                                                                 |                6 |             18 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/src1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                               | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                                                                                                 |                4 |             18 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/src2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                               | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_10                                                                                                                                |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[3].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                                                                                                 |                4 |             18 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                              | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |                5 |             18 |         3.60 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                        | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                     |                5 |             18 |         3.60 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                        | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                     |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/sink2_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                              | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_13                                                                                                                                |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[3].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                                                                                                 |                3 |             18 |         6.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[4].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                                                                                                 |                4 |             18 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[4].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                                                                                                 |                5 |             18 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_14                                                                                                                                |                4 |             18 |         4.50 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/time_out_counter                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                   |                5 |             19 |         3.80 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                 | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |                8 |             19 |         2.38 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                 | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |                9 |             19 |         2.11 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                 | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |                9 |             19 |         2.11 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/_rDoneLen                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_1                                                                                                                                                                    |                4 |             19 |         4.75 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                 | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |                9 |             19 |         2.11 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/txresetfsm_i/time_out_counter                                                                                                                                             | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/txresetfsm_i/reset_time_out                                                                                                                              |                5 |             19 |         3.80 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/time_out_counter                                                                                                                                             | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                      |                5 |             19 |         3.80 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                 | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |               10 |             19 |         1.90 |
|  cm/dcm1/inst/clk_out1                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/txresetfsm_i/time_out_counter                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/txresetfsm_i/reset_time_out                                                                                                                                                           |                5 |             19 |         3.80 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                 | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |               10 |             19 |         1.90 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                 | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |                8 |             19 |         2.38 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                                                                                                                                 | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |               10 |             19 |         1.90 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/monitor/WEBWE[0]                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                    |                6 |             20 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                                                                              | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                    |                4 |             20 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_3                                                                                                                                                                    |               13 |             20 |         1.54 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_14                                                                                                                                |                5 |             20 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/rRdPtr0                                                                                                                                                                              | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxErrd_reg_0[0]                                                                                                                                                         |                7 |             20 |         2.86 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/monitor/WEBWE[0]                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxErrd_reg_0[0]                                                                                                                                                         |                5 |             20 |         4.00 |
|  cm/dcm1/inst/clk_out2                                                                               | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                   | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                                |                6 |             20 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rRdState_reg[0]_0[0]                                                                                                                                                                | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                   |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                                                                | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                   |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/sgListReader/rRdState_reg[0]_0[0]                                                                                                                                                                | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                   |                8 |             22 |         2.75 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                                                                               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                   |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                                                                               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                   |                4 |             22 |         5.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/E[0]                                                                                                                                                                                | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                   |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0                                                                                                                                        |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0                                                                                                                                        |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                                                                                                                        |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                                                                                                                       |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_3[0]                                                 | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                                                                                                                       |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                                                                                                                       |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rValid_reg[0]                                                                                        | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                5 |             22 |         4.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                                                                                                                        |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                                                                                                                                | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0                                                                                                                                        |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rValid_reg[0]                                                                                        | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rValid_reg[0]                                                                                        | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                7 |             22 |         3.14 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]                                                 | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                5 |             22 |         4.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]                                                 | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/WEA                                                                                                                                                                               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxReq/SR[0]                                                                                                                                                                   |                6 |             22 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/E[0]                                                                                                 | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |                5 |             22 |         4.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_2                                                                                                                                 |               10 |             22 |         2.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/WEA                                                                                                                                                                               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxReq/SR[0]                                                                                                                                                                   |                7 |             22 |         3.14 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | led_gen[1].led/ACT_TIMER                                                                                                                                                                                                                                 | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_15                                                                                                                                |                7 |             23 |         3.29 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/standard_cc_module_i/count_24d_srl_r[0]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/sop_shiftreg_inst/rDataShift_reg[0][0]_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/standard_cc_module_i/count_24d_srl_r[0]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |                9 |             23 |         2.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/SR[0]                                                                                                                                                                    |               10 |             24 |         2.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rTxErrd_reg_0[0]                                                                                                                                                         |               11 |             24 |         2.18 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0                                                                                                                                              |                6 |             24 |         4.00 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0                                                                                                                 |                6 |             24 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | led_gen[2].led/ACT_TIMER                                                                                                                                                                                                                                 | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |                8 |             25 |         3.12 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | led_gen[0].led/BLINK_TIMER0                                                                                                                                                                                                             |                7 |             26 |         3.71 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | led_gen[7].led/BLINK_TIMER[0]_i_1__1_n_0                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | led_gen[1].led/BLINK_TIMER[0]_i_1__4_n_0                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | led_gen[6].led/BLINK_TIMER[0]_i_1__2_n_0                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | led_gen[2].led/BLINK_TIMER[0]_i_1__3_n_0                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/core_reset_logic_i/sys_reset_out                                                                                                                                                                                |               10 |             26 |         2.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | led_gen[3].led/BLINK_TIMER[0]_i_1__0_n_0                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                   | icap/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                             |                8 |             27 |         3.38 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | led_gen[6].led/ACT_TIMER                                                                                                                                                                                                                                 | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                                                                                                 |               10 |             27 |         2.70 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | led_gen[3].led/ACT_TIMER                                                                                                                                                                                                                                 | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                                                                                                 |                7 |             27 |         3.86 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | ila/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                            |               11 |             28 |         2.55 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |                7 |             28 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_1                                                                                                                                 |                6 |             30 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |               13 |             30 |         2.31 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[0].compat/TX_TOGO                                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_13                                                                                                                                |                8 |             31 |         3.88 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_12                                                                                                                                |               13 |             31 |         2.38 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                                 |                8 |             31 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/Q_reg_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             31 |         3.10 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/gate/countSync/sigBtoA/metaFF/Q_reg_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                                                                                                 |               10 |             31 |         3.10 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]                                                                                                                                                 |                8 |             31 |         3.88 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgListReader/rLen[31]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifoPacker/wMask[63]                                                                                                                                                        |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/D_VALIDi[0]                                                                                                                                                                                                                        | ro/rc/cb/mux_gen[5].rm/gen_sr_registers[3].rDataShift_reg[3][0]_2[0]                                                                                                                                                                    |               16 |             32 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_5                                                                                                                                 |               11 |             32 |         2.91 |
|  au/aurora_core_sma/inst/clock_module_i/sync_clk_i_0                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[3].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                                                                                                 |               13 |             32 |         2.46 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[5].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |               12 |             32 |         2.67 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/pre_r4_rxdatavalid_i                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifoPacker/wMask[63]                                                                                                                                                        |               10 |             32 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rReadWords0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifoPacker/wMask[63]                                                                                                                                                        |                7 |             32 |         4.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/E[0]                                                                             |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[0].rxbuf/D_VALIDi[0]                                                                                                                                                                                                                        | ro/rc/cb/mux_gen[5].rm/gen_sr_registers[3].rDataShift_reg[3][0]_4[0]                                                                                                                                                                    |               11 |             32 |         2.91 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[1]                                                                      |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/wTxDataWordReady[0]                                                                      |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[6].rxbuf/D_VALIDi[0]                                                                                                                                                                                                                        | ro/rc/cb/mux_gen[5].rm/gen_sr_registers[3].rDataShift_reg[3][0]_3[0]                                                                                                                                                                    |               15 |             32 |         2.13 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[1].rxbuf/D_VALIDi[0]                                                                                                                                                                                                                        | ro/rc/cb/mux_gen[5].rm/SR[0]                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[3].uut_rs/D_TOGO                                                                                                                                                                                                                   | ro/rc/cb/mux_gen[5].rm/RST013_out                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/_wTxcDataReady                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/wRdTxDataReady                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[2].uut_rs/D_TOGO                                                                                                                                                                                                                   | ro/rc/cb/mux_gen[5].rm/RST011_out                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[1]                                                                                              |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/D_VALIDi[0]                                                                                                                                                                                                                        | ro/rc/cb/mux_gen[5].rm/gen_sr_registers[3].rDataShift_reg[3][0][0]                                                                                                                                                                      |               13 |             32 |         2.46 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[1].uut_rs/D_TOGO                                                                                                                                                                                                                   | ro/rc/cb/mux_gen[5].rm/RST09_out                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[3].rxbuf/D_VALIDi[0]                                                                                                                                                                                                                        | ro/rc/cb/mux_gen[5].rm/gen_sr_registers[3].rDataShift_reg[3][0]_0[0]                                                                                                                                                                    |               15 |             32 |         2.13 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[6].uut_rs/D_TOGO                                                                                                                                                                                                                   | ro/rc/cb/mux_gen[5].rm/RST019_out                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[5].uut_rs/D_TOGO                                                                                                                                                                                                                   | ro/rc/cb/mux_gen[5].rm/RST017_out                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[4].rxbuf/D_VALIDi[0]                                                                                                                                                                                                                        | ro/rc/cb/mux_gen[5].rm/gen_sr_registers[3].rDataShift_reg[3][0]_1[0]                                                                                                                                                                    |               12 |             32 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[4].uut_rs/D_TOGO                                                                                                                                                                                                                   | ro/rc/cb/mux_gen[5].rm/RST015_out                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[0].uut_rs/D_TOGO_0                                                                                                                                                                                                                 | ro/rc/cb/mux_gen[5].rm/gen_sr_registers[3].rDataShift_reg[3][0]_4[0]                                                                                                                                                                    |                7 |             32 |         4.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/wTxDataWordReady[0]                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/i___62_n_0                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/i___63_n_0                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/i___62_n_0                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/i___61_n_0                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/SR[0]                                                                                                                                                                             |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reorderQueue/data_output/rClear                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_6                                                                                                                                 |                4 |             32 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rReadWords0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMainState_reg[6]__0_0[0]                                                                                                                                                |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rTxnLenValid                                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgTxFifoPacker/wMask[63]                                                                                                                                                        |               16 |             32 |         2.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgRxFifoPacker/wMask[63]                                                                                                                                                        |               13 |             32 |         2.46 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifoPacker/wMask[63]                                                                                                                                                        |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/i___63_n_0                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/pre_r4_rxdatavalid_i                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/FIFO_RE                                                                                                                                                                                                                                               | pe/D_TOGO[0]_i_1_n_0                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[1].compat/TX_TOGO                                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_9                                                                                                                                 |                9 |             32 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[3].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                                                                                                 |               11 |             32 |         2.91 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[1].compat/RX_TOGO                                                                                                                                                                                                                     | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                                                                                                 |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/rLen[31]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/rLen[31]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/p_0_in                                                                                                                                                                   |                8 |             32 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/sgListReader/rLen[31]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[0].compat/RX_TOGO_1                                                                                                                                                                                                                   | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                                                                                                 |                7 |             32 |         4.57 |
|  cm/dcm1/inst/clk_out2                                                                               | icap/CFG_DATA_TOGO[31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/_rDoneLen                                                                                                                                                                                 | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |               12 |             32 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/i___61_n_0                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]                                                         |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/D[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/gen_data_input_regs[1].packet_valid_register/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0]                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/output_pipeline/pipeline_inst/gen_stages[1].rData_reg[1][3]_0                                                                                                        |               11 |             33 |         3.00 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxresetfsm_i/SR[0]                                                                                                                                                                    |                8 |             33 |         4.12 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/D[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].input_pipeline_inst_/pipeline_inst/gen_stages[1].rData[1][33]_i_1__7_n_0                                            |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_3[0]                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/output_register_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0]                                                                                 |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxresetfsm_i/SR[0]                                                                                                                                       |                7 |             33 |         4.71 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/fifo2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_14                                                                                                                                |                8 |             34 |         4.25 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/rFull_reg_1[0]                                                                                           |                                                                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_3                                                                                                                                 |               14 |             35 |         2.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        | au/ap_sma/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                  |               12 |             36 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        | au/ap_sfp/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                9 |             36 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        | au/ap_sfp/ap/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                7 |             36 |         5.14 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                        | au/ap_sma/ap/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                  |                8 |             36 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxr_engine_inst/sop_shiftreg_inst/E[0]                                                                                                                                                                | pci/riffa/engine_layer_inst/rx_engine_classic_inst/rxc_engine_inst/SR[0]                                                                                                                                                                |               11 |             37 |         3.36 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_stages[1].rValid_reg[1]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             37 |         7.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_4                                                                                                                                 |               12 |             39 |         3.25 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_1                                                                                                                                                                    |               23 |             39 |         1.70 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/mod_do_wr_en                                                                                                                                                  | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                               |               10 |             40 |         4.00 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/mod_do_wr_en                                                                                                                                                                               | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                                                            |               11 |             40 |         3.64 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               16 |             41 |         2.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |               22 |             42 |         1.91 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/core_reset_logic_i/sys_reset_out                                                                                                                                                      |               18 |             44 |         2.44 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                            | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_1                                                                                                                                 |                8 |             44 |         5.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN                                                                                                                                   |               25 |             45 |         1.80 |
|  cm/dcm1/inst/clk_out2                                                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             45 |         3.21 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA[0]_i_1_n_0                                                                                                                                                                 |                9 |             48 |         5.33 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/aurora_lane_0_i/sym_gen_i/u_pma_init_data_sync/stg5_reg_0                                                                                                                                                                        | au/aurora_core_sfp/inst/tx_ll_i/tx_ll_control_sm_i/TX_PE_DATA_V_reg                                                                                                                                                                     |               12 |             48 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/sym_gen_i/u_pma_init_data_sync/stg5_reg_0                                                                                                                                              | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/tx_ll_i/tx_ll_control_sm_i/TX_PE_DATA_V_reg                                                                                                                                           |               12 |             48 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/sym_dec_i/RX_PE_DATA[0]_i_1_n_0                                                                                                                                       |               12 |             48 |         4.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_14                                                                                                                                |               18 |             49 |         2.72 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/gen_stages[1].rValid_reg[1]_1[0]                                                                                          |                                                                                                                                                                                                                                         |               11 |             53 |         4.82 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                                                               |                                                                                                                                                                                                                                         |               10 |             53 |         5.30 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[0].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_1                                                                                                                                 |               15 |             54 |         3.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/engine_layer_inst/tx_engine_classic_inst/rst_shiftreg/wShiftRst[0]                                                                                                                                                            |               29 |             55 |         1.90 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[1].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_15                                                                                                                                |               18 |             60 |         3.33 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/rMainState_reg[6]__0_0[0]                                                                                                                                                |               16 |             62 |         3.88 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/rMainState_reg[6]__0_0[1]                                                                                                                                                |               16 |             62 |         3.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             63 |         2.52 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/sgListReader/_rAddr                                                                                                                                                                              |                                                                                                                                                                                                                                         |               30 |             63 |         2.10 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/sgListReader/_rAddr                                                                                                                                                                              |                                                                                                                                                                                                                                         |               21 |             63 |         3.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/sgListReader/_rAddr                                                                                                                                                                              |                                                                                                                                                                                                                                         |               19 |             63 |         3.32 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/sgListReader/_rAddr                                                                                                                                                                              |                                                                                                                                                                                                                                         |               23 |             63 |         2.74 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/rCache[63]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[3].uut_rs/FRAME[63]_i_1__2_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | au/ap_sma/ap/TX_TOGO[63]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[0].compat/FIFO_QR_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | au/ap_sfp/ap/TX_TOGO[63]_i_1__0_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               24 |             64 |         2.67 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/rData[63]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/cbcc_gtx0_i/hold_reg_reg_0                                                                                                                                                            |               10 |             64 |         6.40 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[4].rxbuf/fwft/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_8                                                                                                                                 |               28 |             64 |         2.29 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/i___163_n_0                                                                                                                                                                                                     | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/wrPtrFull/rFull_reg_1                                                                                                                                                 |               18 |             64 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/fifo/mem/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/i___163_n_0                                                                                                                                                                                                     | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/wrPtrFull/rFull_reg_1                                                                                                                                                 |               18 |             64 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/mainFifo/rData[63]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/rCache[63]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/cbcc_gtx0_i/hold_reg_reg_0                                                                                                                               |               11 |             64 |         5.82 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[1].uut_rs/FRAME[63]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[6].uut_rs/FRAME[63]_i_1__5_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[5].uut_rs/FRAME[63]_i_1__4_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[4].uut_rs/FRAME[63]_i_1__3_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[0].uut_rs/FRAME[63]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               21 |             64 |         3.05 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | icap/D_TOGO[63]_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[1].compat/FIFO_QR                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pe/Q_R[63]_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/rx_ll_i/rx_ll_datapath_i/RX_D[0]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rc/router_sink_gen[2].uut_rs/FRAME[63]_i_1__1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/rx_ll_i/rx_ll_datapath_i/RX_D[0]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_11                                                                                                                                |               17 |             65 |         3.82 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             67 |         6.09 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/gen_stages[1].rValid_reg[1]_0[0]                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             67 |         3.72 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/output_reg_inst/pipeline_inst/wTxTlpReady                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             67 |         5.15 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/rFull_reg_0[0]                                                                                           |                                                                                                                                                                                                                                         |               17 |             67 |         3.94 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/tx_mux_inst/tx_arbiter_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               22 |             67 |         3.05 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].input_pipeline_inst_/pipeline_inst/gen_stages[1].rValid_reg[1]_2[0]                                                 |                                                                                                                                                                                                                                         |               23 |             69 |         3.00 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/aurora_lane_0_i/sym_dec_i/pipe1_rx_pdu_in_progress_c                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             69 |         6.90 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/aurora_lane_0_i/sym_dec_i/pipe1_rx_pdu_in_progress_c                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             69 |         6.90 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/gen_sr_registers[3].rDataShift_reg[3][0]_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             70 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_7                                                                                                                                 |               22 |             71 |         3.23 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             72 |         4.50 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/writer/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               29 |             72 |         2.48 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |             72 |         2.77 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               25 |             72 |         2.88 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/writer/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               26 |             72 |         2.77 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rMainState_reg[3]__0_0[0]                                                                                                                                                |               19 |             75 |         3.95 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rMainState_reg[3]__0_0[0]                                                                                                                                                |               19 |             75 |         3.95 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/tx_mux_inst/tx_mux/rCapIsWr_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               21 |             82 |         3.90 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRst_reg[0]                                                                                                                                                              |               24 |             85 |         3.54 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[1].channel/channel/rxPort/reader/rRst_reg[0]                                                                                                                                                              |               21 |             85 |         4.05 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN                                                                                                                                                                      |               32 |             88 |         2.75 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/gate/WEA0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/riffa_inst/channels[1].channel/channel/txPort/gate/WEA0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxdatavalid_i_0                                                                                                                                                           | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0                                                                                                        |               14 |             90 |         6.43 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxdatavalid_i_1                                                                                                                                                                                        | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/descrambler_64b66b_gtx0_i/descrambler[57]_i_1_n_0                                                                                                                                     |               17 |             90 |         5.29 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              |                                                                                                                                                                                                                                                          | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                                                            |               21 |             94 |         4.48 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                          | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk                                                                                                               |               23 |             94 |         4.09 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[0].compat/TX_LEN_R[31]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               19 |             95 |         5.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa_channels[1].compat/TX_LEN_R[31]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |             95 |         3.96 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/E[0]                                                                                                                      |                                                                                                                                                                                                                                         |               24 |             95 |         3.96 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/txhf_inst/input_pipeline_inst/pipeline_inst/wTxHdrReady                                                                                                               |                                                                                                                                                                                                                                         |               28 |            111 |         3.96 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/scrambler_64b66b_gtx0_i/data_valid_i                                                                                                                                                                   |                                                                                                                                                                                                                                         |               33 |            122 |         3.70 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 | au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/scrambler_64b66b_gtx0_i/data_valid_i                                                                                                                                      |                                                                                                                                                                                                                                         |               34 |            122 |         3.59 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                                         |               18 |            130 |         7.22 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                                         |               22 |            130 |         5.91 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2                                                                                                                                                  |               38 |            144 |         3.79 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rValid_reg[1]_5[0]                                                                                           |                                                                                                                                                                                                                                         |               26 |            152 |         5.85 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | pci/riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_alignment_inst/select_reg/pipeline_inst/gen_stages[1].rValid_reg[1]_5[0]                                                                                           |                                                                                                                                                                                                                                         |               20 |            152 |         7.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_2                                                                                                                                                                    |               54 |            156 |         2.89 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[0].rxbuf/gen_sr_registers[3].rDataShift_reg[3][0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               20 |            160 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/p_0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               20 |            160 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/reset_extender_inst/rst_shiftreg/gen_sr_registers[3].rDataShift_reg[3][0]_0_repN_6                                                                                                                                 |               45 |            171 |         3.80 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                                                                                                                                                              |               42 |            174 |         4.14 |
|  cm/dcm1/inst/clk_out1                                                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               56 |            185 |         3.30 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/user_reset_out                                                                                                                                                                                                     |               52 |            189 |         3.63 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]_repN_4                                                                                                                                                                    |               63 |            208 |         3.30 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          | pci/riffa/riffa_inst/channels[0].channel/channel/txPort/AR[0]                                                                                                                                                                           |               74 |            237 |         3.20 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[4].rxbuf/p_0_in                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               30 |            240 |         8.00 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ro/rxbuf_gen[2].rxbuf/gen_sr_registers[3].rDataShift_reg[3][0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               35 |            266 |         7.60 |
|  au/aurora_core_sma/inst/kc705_sma_6g_frame_core_i/kc705_sma_6g_frame_wrapper_i/rxrecclk_to_fabric_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               61 |            276 |         4.52 |
|  au/aurora_core_sfp/inst/kc705_sfp_slave_wrapper_i/rxrecclk_to_fabric_i                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               60 |            276 |         4.60 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               | ila/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               48 |            321 |         6.69 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/phy_rdy_n                                                                                                                                                                                                 |              149 |            590 |         3.96 |
|  au/aurora_core_sma/inst/clock_module_i/user_clk_i_0                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              169 |            691 |         4.09 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK                   |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                                                                                                                                                      |              220 |            728 |         3.31 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK               |                                                                                                                                                                                                                                                          | pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                                                                                                                                                          |              444 |           1417 |         3.19 |
|  pci/PCIe_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_USERCLK2               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             2030 |           7212 |         3.55 |
+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


