<profile>

<section name = "Vivado HLS Report for 'mul1'" level="0">
<item name = "Date">Thu Feb  4 11:40:50 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Mul</item>
<item name = "Solution">solution3</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.470</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">217, 217, 217, 217, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">216, 216, 36, -, -, 6, no</column>
<column name=" + Loop 1.1">32, 32, 4, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 3, 0, 180</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 77</column>
<column name="Register">-, -, 177, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_5_fu_242_p2">*, 3, 0, 21, 32, 32</column>
<column name="C_d0">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_130_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_1_fu_212_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp_3_fu_163_p2">+, 0, 0, 15, 1, 6</column>
<column name="tmp_7_fu_173_p2">+, 0, 0, 15, 2, 6</column>
<column name="tmp_8_fu_232_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_s_fu_222_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_2_fu_152_p2">-, 0, 0, 15, 6, 6</column>
<column name="exitcond1_fu_124_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_fu_206_p2">icmp, 0, 0, 11, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="i_reg_102">9, 2, 3, 6</column>
<column name="j_reg_113">9, 2, 4, 8</column>
<column name="sparse_new_address0">15, 3, 5, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_load_reg_318">32, 0, 32, 0</column>
<column name="C_addr_reg_313">6, 0, 6, 0</column>
<column name="C_load_reg_328">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="i_1_reg_254">3, 0, 3, 0</column>
<column name="i_reg_102">3, 0, 3, 0</column>
<column name="j_1_reg_303">4, 0, 4, 0</column>
<column name="j_reg_113">4, 0, 4, 0</column>
<column name="tmp_11_cast_reg_295">5, 0, 8, 3</column>
<column name="tmp_2_reg_259">6, 0, 6, 0</column>
<column name="tmp_4_reg_280">5, 0, 5, 0</column>
<column name="tmp_5_reg_323">32, 0, 32, 0</column>
<column name="tmp_9_cast_reg_290">5, 0, 8, 3</column>
<column name="val_reg_285">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mul1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mul1, return value</column>
<column name="A_address0">out, 6, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="A_address1">out, 6, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_we1">out, 1, ap_memory, A, array</column>
<column name="A_d1">out, 32, ap_memory, A, array</column>
<column name="A_q1">in, 32, ap_memory, A, array</column>
<column name="B_address0">out, 6, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_q0">in, 32, ap_memory, B, array</column>
<column name="C_address0">out, 6, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_we0">out, 1, ap_memory, C, array</column>
<column name="C_d0">out, 32, ap_memory, C, array</column>
<column name="C_q0">in, 32, ap_memory, C, array</column>
<column name="sparse_new_address0">out, 5, ap_memory, sparse_new, array</column>
<column name="sparse_new_ce0">out, 1, ap_memory, sparse_new, array</column>
<column name="sparse_new_q0">in, 32, ap_memory, sparse_new, array</column>
<column name="sparse_new_address1">out, 5, ap_memory, sparse_new, array</column>
<column name="sparse_new_ce1">out, 1, ap_memory, sparse_new, array</column>
<column name="sparse_new_q1">in, 32, ap_memory, sparse_new, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.47</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_5', Mul/new_sparse(s3).c:13">mul, 8.47, 8.47, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
