# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test-phase1.ip_user_files/bd/greyscale_algorithm/sim/greyscale_algorithm.v" \
"../../../../test-phase1.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" \
"../../../../test-phase1.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" \
"../../../../../camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" \
"../../../../../camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" \
"../../../../../camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" \
"../../../../../greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_input.v" \
"../../../../../greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_top.v" \
"../../../../test-phase1.srcs/sources_1/new/test_top.v" \
"../../../../test-phase1.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
