=== Testing VPMADDUBSW (128-bit) ===
Testing register-register operation
a: 00 01 7f 80 ff fe 81 7e 40 c0 20 e0 10 f0 08 f8 
b: 00 7f 01 ff 80 7f ff 01 40 c0 20 e0 10 f0 08 f8 
result: 7f 00 ff ff 82 fe fd ff 00 e0 00 e8 00 f2 80 f8 
expected: 7f 00 ff ff 82 fe fd ff 00 e0 00 e8 00 f2 80 f8 

Testing register-memory operation
a: 00 7f 01 ff 80 7f ff 01 40 c0 20 e0 10 f0 08 f8 
Memory operand: 00 01 7f 80 ff fe 81 7e 40 c0 20 e0 10 f0 08 f8 
result: 7f 00 ff 80 82 fe fd 81 00 e0 00 e8 00 f2 80 f8 
expected: 7f 00 ff 80 82 fe fd 81 00 e0 00 e8 00 f2 80 f8 

=== Testing VPMADDUBSW (256-bit) ===
Testing register-register operation
a: 00 01 7f 80 ff fe 81 7e 40 c0 20 e0 10 f0 08 f8 00 01 7f 80 ff fe 81 7e 40 c0 20 e0 10 f0 08 f8 
b: 00 7f 01 ff 80 7f ff 01 40 c0 20 e0 10 f0 08 f8 00 7f 01 ff 80 7f ff 01 40 c0 20 e0 10 f0 08 f8 
result: 7f 00 ff ff 82 fe fd ff 00 e0 00 e8 00 f2 80 f8 7f 00 ff ff 82 fe fd ff 00 e0 00 e8 00 f2 80 f8 
expected: 7f 00 ff ff 82 fe fd ff 00 e0 00 e8 00 f2 80 f8 7f 00 ff ff 82 fe fd ff 00 e0 00 e8 00 f2 80 f8 

Testing register-memory operation
a: 00 7f 01 ff 80 7f ff 01 40 c0 20 e0 10 f0 08 f8 00 7f 01 ff 80 7f ff 01 40 c0 20 e0 10 f0 08 f8 
Memory operand: 00 01 7f 80 ff fe 81 7e 40 c0 20 e0 10 f0 08 f8 00 01 7f 80 ff fe 81 7e 40 c0 20 e0 10 f0 08 f8 
result: 7f 00 ff 80 82 fe fd 81 00 e0 00 e8 00 f2 80 f8 7f 00 ff 80 82 fe fd 81 00 e0 00 e8 00 f2 80 f8 
expected: 7f 00 ff 80 82 fe fd 81 00 e0 00 e8 00 f2 80 f8 7f 00 ff 80 82 fe fd 81 00 e0 00 e8 00 f2 80 f8 
