# Verilog
Collection of beginner friendly Verilog programs.

# :octocat: How to contribute?

All contributions are welcome! Code, documentation, graphics or even design suggestions are welcome; use GitHub to its fullest. Submit pull requests, contribute tutorials or other wiki content -- whatever you have to offer, it would be appreciated!

Please read [CONTRIBUTING.md](CONTRIBUTING.md) for details on contributing.

# :scroll: License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

# :octocat: Team

* **Aravind V. Nair** - *Coder and tester* - [AravindVNair99](https://github.com/aravindvnair99)

See the full list of [contributors](https://github.com/aravindvnair99/Verilog/graphs/contributors) who participated in this project and statistics.

# :heavy_exclamation_mark: Prerequisites aka requirements

Please read [Prerequisite](Prerequisite.md) file for details.

# :scroll: Changelog

Check the [changelog here](https://github.com/aravindvnair99/Verilog/commits/master).

# :scroll: I found some bugs or issues. Where do I report?

Report [here](https://github.com/aravindvnair99/Verilog/issues/new/choose) in detail answering these questions:

* What steps did you take to make the bug appear?
* How can the bug be fixed? (In case you know)
* Which OS and which all packages / softwares / dependencies are you using?
* Have you tried any troubleshooting steps such as a reboot for example?
* Have you followed the prescribed prerequisites?

# :scroll: How do I contact the team?

Check [here](https://github.com/aravindvnair99/Verilog/graphs/contributors) for the list of contributors. Contact one of them through their profiles.
