<<<<<<< HEAD
module top_module (
    input clk,
    input in, 
    output reg out);
	
    wire d;
    
    always @(posedge clk) begin
		out<=d;
    end
    
    assign d = in ^ out;
endmodule
=======
module top_module (
    input clk,
    input in, 
    output reg out);
	
    wire d;
    
    always @(posedge clk) begin
		out<=d;
    end
    
    assign d = in ^ out;
endmodule
>>>>>>> d96ee98fb7d32fd804ae8ec4881a76e286ef3d75
