// Seed: 1844303792
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    output wire id_6,
    output wand id_7,
    input wand id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11,
    output tri id_12,
    input wand id_13,
    input supply1 id_14,
    input wand id_15,
    output wire id_16
);
  assign id_12 = id_14;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input supply0 id_7,
    output wand id_8,
    output uwire id_9,
    input tri1 id_10
);
  module_0(
      id_2,
      id_3,
      id_7,
      id_7,
      id_9,
      id_1,
      id_8,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_9,
      id_4,
      id_4,
      id_4,
      id_3
  );
  assign id_8 = 1;
  id_12(
      1, id_6 - id_1, id_5, 1
  );
endmodule
