(assume nst418.0 (not (not (and (not (= (f6 c_1) (f5 c_1))) (= c_1 (f6 c_1))))))
(assume nst418.1 (not (not (and (not (= (f6 c_1) (f5 c_1))) (= c_1 (f6 c_1))))))
(assume nst418.2 (not (not (= c_1 (f5 c_1)))))
(assume t417 (or (not (= c_1 (f5 c_1))) (not (and (not (= (f6 c_1) (f5 c_1))) (= c_1 (f6 c_1)))) (not (and (not (= (f6 c_1) (f5 c_1))) (= c_1 (f6 c_1))))))
(step t417' (cl (not (= c_1 (f5 c_1))) (not (and (not (= (f6 c_1) (f5 c_1))) (= c_1 (f6 c_1)))) (not (and (not (= (f6 c_1) (f5 c_1))) (= c_1 (f6 c_1))))) :rule or :premises (t417))
(step st418 (cl (not (and (not (= (f6 c_1) (f5 c_1))) (= c_1 (f6 c_1)))) (not (and (not (= (f6 c_1) (f5 c_1))) (= c_1 (f6 c_1)))) (not (= c_1 (f5 c_1)))) :rule reordering :premises (t417'))
(step t.end (cl) :rule resolution :premises (nst418.0 nst418.1 nst418.2 st418))
