
mod_FreeRTOS_example_teste2_barrica.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000034f0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000001c  20000000  000034f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000654  2000001c  0000350c  0002001c  2**2
                  ALLOC
  3 .stack        00002000  20000670  00003b60  0002001c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
  6 .debug_info   000479f1  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005d83  00000000  00000000  00067a8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000b88e  00000000  00000000  0006d811  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008f0  00000000  00000000  0007909f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ec0  00000000  00000000  0007998f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001dfc1  00000000  00000000  0007a84f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001546f  00000000  00000000  00098810  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d1a6  00000000  00000000  000adc7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000017a8  00000000  00000000  0013ae28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	70 26 00 20 f1 26 00 00 ed 26 00 00 ed 26 00 00     p&. .&...&...&..
	...
      2c:	13 28 00 00 00 00 00 00 00 00 00 00 25 28 00 00     .(..........%(..
      3c:	69 28 00 00 ed 26 00 00 79 2b 00 00 ed 26 00 00     i(...&..y+...&..
      4c:	ed 26 00 00 ed 26 00 00 ed 26 00 00 ed 26 00 00     .&...&...&...&..
      5c:	ed 26 00 00 ed 26 00 00 9d 14 00 00 ad 14 00 00     .&...&..........
      6c:	bd 14 00 00 cd 14 00 00 dd 14 00 00 ed 14 00 00     ................
      7c:	ed 26 00 00 ed 26 00 00 ed 26 00 00 ed 26 00 00     .&...&...&...&..
      8c:	ed 26 00 00 ed 26 00 00 00 00 00 00 00 00 00 00     .&...&..........
      9c:	ed 26 00 00 ed 26 00 00 00 00 00 00 ed 26 00 00     .&...&.......&..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000001c 	.word	0x2000001c
      d4:	00000000 	.word	0x00000000
      d8:	000034f0 	.word	0x000034f0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000020 	.word	0x20000020
     108:	000034f0 	.word	0x000034f0
     10c:	000034f0 	.word	0x000034f0
     110:	00000000 	.word	0x00000000

00000114 <bod_set_config>:
 * \retval STATUS_ERR_INVALID_OPTION  The requested BOD level was outside the acceptable range
 */
enum status_code bod_set_config(
		const enum bod bod_id,
		struct bod_config *const conf)
{
     114:	b510      	push	{r4, lr}
	Assert(conf);

	uint32_t temp = 0;

	/* Check if module is enabled. */
	if (SYSCTRL->BOD33.reg & SYSCTRL_BOD33_ENABLE) {
     116:	4b1b      	ldr	r3, [pc, #108]	; (184 <bod_set_config+0x70>)
     118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     11a:	079b      	lsls	r3, r3, #30
     11c:	d504      	bpl.n	128 <bod_set_config+0x14>
		SYSCTRL->BOD33.reg &= ~SYSCTRL_BOD33_ENABLE;
     11e:	4a19      	ldr	r2, [pc, #100]	; (184 <bod_set_config+0x70>)
     120:	6b53      	ldr	r3, [r2, #52]	; 0x34
     122:	2402      	movs	r4, #2
     124:	43a3      	bics	r3, r4
     126:	6353      	str	r3, [r2, #52]	; 0x34
	}

	/* Convert BOD prescaler, trigger action and mode to a bitmask */
	temp |= (uint32_t)conf->prescaler | (uint32_t)conf->action |
			(uint32_t)conf->mode;
     128:	884a      	ldrh	r2, [r1, #2]
	temp |= (uint32_t)conf->prescaler | (uint32_t)conf->action |
     12a:	880b      	ldrh	r3, [r1, #0]
     12c:	790c      	ldrb	r4, [r1, #4]
     12e:	4323      	orrs	r3, r4
     130:	4313      	orrs	r3, r2

	if (conf->mode == BOD_MODE_SAMPLED) {
     132:	2480      	movs	r4, #128	; 0x80
     134:	0064      	lsls	r4, r4, #1
     136:	42a2      	cmp	r2, r4
     138:	d00d      	beq.n	156 <bod_set_config+0x42>
		/* Enable sampling clock if sampled mode */
		temp |= SYSCTRL_BOD33_CEN;
	}

	if (conf->hysteresis == true) {
     13a:	798a      	ldrb	r2, [r1, #6]
     13c:	2a00      	cmp	r2, #0
     13e:	d001      	beq.n	144 <bod_set_config+0x30>
		temp |= SYSCTRL_BOD33_HYST;
     140:	2204      	movs	r2, #4
     142:	4313      	orrs	r3, r2
	}

	if (conf->run_in_standby == true) {
     144:	79ca      	ldrb	r2, [r1, #7]
     146:	2a00      	cmp	r2, #0
     148:	d001      	beq.n	14e <bod_set_config+0x3a>
		temp |= SYSCTRL_BOD33_RUNSTDBY;
     14a:	2240      	movs	r2, #64	; 0x40
     14c:	4313      	orrs	r3, r2
	}

	switch (bod_id) {
     14e:	2800      	cmp	r0, #0
     150:	d005      	beq.n	15e <bod_set_config+0x4a>
			while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_B33SRDY)) {
				/* Wait for BOD33 register sync ready */
			}
			break;
		default:
			return STATUS_ERR_INVALID_ARG;
     152:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
     154:	bd10      	pop	{r4, pc}
		temp |= SYSCTRL_BOD33_CEN;
     156:	2280      	movs	r2, #128	; 0x80
     158:	0092      	lsls	r2, r2, #2
     15a:	4313      	orrs	r3, r2
     15c:	e7ed      	b.n	13a <bod_set_config+0x26>
			if (conf->level > 0x3F) {
     15e:	794a      	ldrb	r2, [r1, #5]
				return STATUS_ERR_INVALID_ARG;
     160:	3017      	adds	r0, #23
			if (conf->level > 0x3F) {
     162:	2a3f      	cmp	r2, #63	; 0x3f
     164:	d8f6      	bhi.n	154 <bod_set_config+0x40>
			SYSCTRL->BOD33.reg = SYSCTRL_BOD33_LEVEL(conf->level) | temp;
     166:	0412      	lsls	r2, r2, #16
     168:	21fc      	movs	r1, #252	; 0xfc
     16a:	0389      	lsls	r1, r1, #14
     16c:	400a      	ands	r2, r1
     16e:	4313      	orrs	r3, r2
     170:	4a04      	ldr	r2, [pc, #16]	; (184 <bod_set_config+0x70>)
     172:	6353      	str	r3, [r2, #52]	; 0x34
			while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_B33SRDY)) {
     174:	0011      	movs	r1, r2
     176:	2280      	movs	r2, #128	; 0x80
     178:	0112      	lsls	r2, r2, #4
     17a:	68cb      	ldr	r3, [r1, #12]
     17c:	4213      	tst	r3, r2
     17e:	d0fc      	beq.n	17a <bod_set_config+0x66>
	return STATUS_OK;
     180:	2000      	movs	r0, #0
     182:	e7e7      	b.n	154 <bod_set_config+0x40>
     184:	40000800 	.word	0x40000800

00000188 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     188:	b510      	push	{r4, lr}
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     18a:	4a1e      	ldr	r2, [pc, #120]	; (204 <nvm_set_config+0x7c>)
     18c:	69d3      	ldr	r3, [r2, #28]
     18e:	2104      	movs	r1, #4
     190:	430b      	orrs	r3, r1
     192:	61d3      	str	r3, [r2, #28]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     194:	4b1c      	ldr	r3, [pc, #112]	; (208 <nvm_set_config+0x80>)
     196:	2220      	movs	r2, #32
     198:	32ff      	adds	r2, #255	; 0xff
     19a:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     19c:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     19e:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     1a0:	07d2      	lsls	r2, r2, #31
     1a2:	d401      	bmi.n	1a8 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     1a4:	0018      	movs	r0, r3
     1a6:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     1a8:	7803      	ldrb	r3, [r0, #0]
     1aa:	021b      	lsls	r3, r3, #8
     1ac:	22c0      	movs	r2, #192	; 0xc0
     1ae:	0092      	lsls	r2, r2, #2
     1b0:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     1b2:	7841      	ldrb	r1, [r0, #1]
     1b4:	01c9      	lsls	r1, r1, #7
     1b6:	22ff      	movs	r2, #255	; 0xff
     1b8:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     1ba:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     1bc:	7881      	ldrb	r1, [r0, #2]
     1be:	0049      	lsls	r1, r1, #1
     1c0:	221e      	movs	r2, #30
     1c2:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     1c4:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     1c6:	78c2      	ldrb	r2, [r0, #3]
     1c8:	0492      	lsls	r2, r2, #18
     1ca:	2180      	movs	r1, #128	; 0x80
     1cc:	02c9      	lsls	r1, r1, #11
     1ce:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     1d0:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     1d2:	7902      	ldrb	r2, [r0, #4]
     1d4:	0412      	lsls	r2, r2, #16
     1d6:	21c0      	movs	r1, #192	; 0xc0
     1d8:	0289      	lsls	r1, r1, #10
     1da:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     1dc:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     1de:	4a0a      	ldr	r2, [pc, #40]	; (208 <nvm_set_config+0x80>)
     1e0:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     1e2:	6893      	ldr	r3, [r2, #8]
     1e4:	035b      	lsls	r3, r3, #13
     1e6:	0f5b      	lsrs	r3, r3, #29
     1e8:	4908      	ldr	r1, [pc, #32]	; (20c <nvm_set_config+0x84>)
     1ea:	2408      	movs	r4, #8
     1ec:	409c      	lsls	r4, r3
     1ee:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     1f0:	6893      	ldr	r3, [r2, #8]
     1f2:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     1f4:	7843      	ldrb	r3, [r0, #1]
     1f6:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     1f8:	8b13      	ldrh	r3, [r2, #24]
     1fa:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     1fc:	0fdb      	lsrs	r3, r3, #31
     1fe:	011b      	lsls	r3, r3, #4
     200:	e7d0      	b.n	1a4 <nvm_set_config+0x1c>
     202:	46c0      	nop			; (mov r8, r8)
     204:	40000400 	.word	0x40000400
     208:	41004000 	.word	0x41004000
     20c:	20000038 	.word	0x20000038

00000210 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     210:	b530      	push	{r4, r5, lr}
     212:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     214:	4a22      	ldr	r2, [pc, #136]	; (2a0 <nvm_execute_command+0x90>)
     216:	8810      	ldrh	r0, [r2, #0]
     218:	8853      	ldrh	r3, [r2, #2]
     21a:	4343      	muls	r3, r0
     21c:	428b      	cmp	r3, r1
     21e:	d206      	bcs.n	22e <nvm_execute_command+0x1e>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     220:	2280      	movs	r2, #128	; 0x80
     222:	0192      	lsls	r2, r2, #6
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
     224:	2018      	movs	r0, #24
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     226:	4b1f      	ldr	r3, [pc, #124]	; (2a4 <nvm_execute_command+0x94>)
     228:	18cb      	adds	r3, r1, r3
     22a:	4293      	cmp	r3, r2
     22c:	d80e      	bhi.n	24c <nvm_execute_command+0x3c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     22e:	4b1e      	ldr	r3, [pc, #120]	; (2a8 <nvm_execute_command+0x98>)
     230:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     232:	2280      	movs	r2, #128	; 0x80
     234:	02d2      	lsls	r2, r2, #11
     236:	432a      	orrs	r2, r5
     238:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     23a:	2220      	movs	r2, #32
     23c:	32ff      	adds	r2, #255	; 0xff
     23e:	831a      	strh	r2, [r3, #24]
     240:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     242:	07db      	lsls	r3, r3, #31
     244:	d403      	bmi.n	24e <nvm_execute_command+0x3e>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     246:	4b18      	ldr	r3, [pc, #96]	; (2a8 <nvm_execute_command+0x98>)
     248:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
     24a:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     24c:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     24e:	2c45      	cmp	r4, #69	; 0x45
     250:	d822      	bhi.n	298 <nvm_execute_command+0x88>
     252:	00a3      	lsls	r3, r4, #2
     254:	4a15      	ldr	r2, [pc, #84]	; (2ac <nvm_execute_command+0x9c>)
     256:	58d3      	ldr	r3, [r2, r3]
     258:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     25a:	4b13      	ldr	r3, [pc, #76]	; (2a8 <nvm_execute_command+0x98>)
     25c:	8b1b      	ldrh	r3, [r3, #24]
     25e:	05db      	lsls	r3, r3, #23
     260:	d503      	bpl.n	26a <nvm_execute_command+0x5a>
				nvm_module->CTRLB.reg = ctrlb_bak;
     262:	4b11      	ldr	r3, [pc, #68]	; (2a8 <nvm_execute_command+0x98>)
     264:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
     266:	2010      	movs	r0, #16
     268:	e7f0      	b.n	24c <nvm_execute_command+0x3c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     26a:	0889      	lsrs	r1, r1, #2
     26c:	0049      	lsls	r1, r1, #1
     26e:	4b0e      	ldr	r3, [pc, #56]	; (2a8 <nvm_execute_command+0x98>)
     270:	61d9      	str	r1, [r3, #28]
			break;
     272:	e003      	b.n	27c <nvm_execute_command+0x6c>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     274:	0889      	lsrs	r1, r1, #2
     276:	0049      	lsls	r1, r1, #1
     278:	4b0b      	ldr	r3, [pc, #44]	; (2a8 <nvm_execute_command+0x98>)
     27a:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     27c:	20a5      	movs	r0, #165	; 0xa5
     27e:	0200      	lsls	r0, r0, #8
     280:	4304      	orrs	r4, r0
     282:	4b09      	ldr	r3, [pc, #36]	; (2a8 <nvm_execute_command+0x98>)
     284:	801c      	strh	r4, [r3, #0]
     286:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     288:	2201      	movs	r2, #1
     28a:	7d0b      	ldrb	r3, [r1, #20]
     28c:	4213      	tst	r3, r2
     28e:	d0fc      	beq.n	28a <nvm_execute_command+0x7a>
	nvm_module->CTRLB.reg = ctrlb_bak;
     290:	4b05      	ldr	r3, [pc, #20]	; (2a8 <nvm_execute_command+0x98>)
     292:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
     294:	2000      	movs	r0, #0
     296:	e7d9      	b.n	24c <nvm_execute_command+0x3c>
			nvm_module->CTRLB.reg = ctrlb_bak;
     298:	4b03      	ldr	r3, [pc, #12]	; (2a8 <nvm_execute_command+0x98>)
     29a:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     29c:	2017      	movs	r0, #23
     29e:	e7d5      	b.n	24c <nvm_execute_command+0x3c>
     2a0:	20000038 	.word	0x20000038
     2a4:	ff7fc000 	.word	0xff7fc000
     2a8:	41004000 	.word	0x41004000
     2ac:	0000305c 	.word	0x0000305c

000002b0 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     2b2:	4b25      	ldr	r3, [pc, #148]	; (348 <nvm_write_buffer+0x98>)
     2b4:	881d      	ldrh	r5, [r3, #0]
     2b6:	885b      	ldrh	r3, [r3, #2]
     2b8:	436b      	muls	r3, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
     2ba:	2418      	movs	r4, #24
	if (destination_address >
     2bc:	4283      	cmp	r3, r0
     2be:	d201      	bcs.n	2c4 <nvm_write_buffer+0x14>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     2c0:	0020      	movs	r0, r4
     2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (destination_address & (_nvm_dev.page_size - 1)) {
     2c4:	1e6b      	subs	r3, r5, #1
     2c6:	4218      	tst	r0, r3
     2c8:	d1fa      	bne.n	2c0 <nvm_write_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
     2ca:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
     2cc:	4295      	cmp	r5, r2
     2ce:	d3f7      	bcc.n	2c0 <nvm_write_buffer+0x10>
     2d0:	4b1e      	ldr	r3, [pc, #120]	; (34c <nvm_write_buffer+0x9c>)
     2d2:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     2d4:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
     2d6:	07db      	lsls	r3, r3, #31
     2d8:	d5f2      	bpl.n	2c0 <nvm_write_buffer+0x10>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     2da:	4c1d      	ldr	r4, [pc, #116]	; (350 <nvm_write_buffer+0xa0>)
     2dc:	4b1b      	ldr	r3, [pc, #108]	; (34c <nvm_write_buffer+0x9c>)
     2de:	801c      	strh	r4, [r3, #0]
     2e0:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     2e2:	2401      	movs	r4, #1
     2e4:	7d2b      	ldrb	r3, [r5, #20]
     2e6:	4223      	tst	r3, r4
     2e8:	d0fc      	beq.n	2e4 <nvm_write_buffer+0x34>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     2ea:	2420      	movs	r4, #32
     2ec:	34ff      	adds	r4, #255	; 0xff
     2ee:	4b17      	ldr	r3, [pc, #92]	; (34c <nvm_write_buffer+0x9c>)
     2f0:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     2f2:	2a00      	cmp	r2, #0
     2f4:	d022      	beq.n	33c <nvm_write_buffer+0x8c>
     2f6:	2301      	movs	r3, #1
     2f8:	0005      	movs	r5, r0
     2fa:	439d      	bics	r5, r3
     2fc:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     2fe:	1e57      	subs	r7, r2, #1
     300:	e009      	b.n	316 <nvm_write_buffer+0x66>
			data |= (buffer[i + 1] << 8);
     302:	18ce      	adds	r6, r1, r3
     304:	7876      	ldrb	r6, [r6, #1]
     306:	0236      	lsls	r6, r6, #8
     308:	4334      	orrs	r4, r6
		NVM_MEMORY[nvm_address++] = data;
     30a:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     30c:	3302      	adds	r3, #2
     30e:	b29b      	uxth	r3, r3
     310:	3502      	adds	r5, #2
     312:	429a      	cmp	r2, r3
     314:	d904      	bls.n	320 <nvm_write_buffer+0x70>
		data = buffer[i];
     316:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     318:	42bb      	cmp	r3, r7
     31a:	dbf2      	blt.n	302 <nvm_write_buffer+0x52>
		data = buffer[i];
     31c:	b2a4      	uxth	r4, r4
     31e:	e7f4      	b.n	30a <nvm_write_buffer+0x5a>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     320:	4b09      	ldr	r3, [pc, #36]	; (348 <nvm_write_buffer+0x98>)
     322:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     324:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     326:	2b00      	cmp	r3, #0
     328:	d1ca      	bne.n	2c0 <nvm_write_buffer+0x10>
     32a:	2a3f      	cmp	r2, #63	; 0x3f
     32c:	d8c8      	bhi.n	2c0 <nvm_write_buffer+0x10>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
     32e:	2200      	movs	r2, #0
     330:	0001      	movs	r1, r0
     332:	2004      	movs	r0, #4
     334:	4b07      	ldr	r3, [pc, #28]	; (354 <nvm_write_buffer+0xa4>)
     336:	4798      	blx	r3
     338:	0004      	movs	r4, r0
     33a:	e7c1      	b.n	2c0 <nvm_write_buffer+0x10>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     33c:	4b02      	ldr	r3, [pc, #8]	; (348 <nvm_write_buffer+0x98>)
     33e:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     340:	2400      	movs	r4, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     342:	2b00      	cmp	r3, #0
     344:	d0f3      	beq.n	32e <nvm_write_buffer+0x7e>
     346:	e7bb      	b.n	2c0 <nvm_write_buffer+0x10>
     348:	20000038 	.word	0x20000038
     34c:	41004000 	.word	0x41004000
     350:	ffffa544 	.word	0xffffa544
     354:	00000211 	.word	0x00000211

00000358 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     358:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     35a:	4b18      	ldr	r3, [pc, #96]	; (3bc <nvm_read_buffer+0x64>)
     35c:	881d      	ldrh	r5, [r3, #0]
     35e:	885b      	ldrh	r3, [r3, #2]
     360:	436b      	muls	r3, r5
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
     362:	2418      	movs	r4, #24
	if (source_address >
     364:	4283      	cmp	r3, r0
     366:	d201      	bcs.n	36c <nvm_read_buffer+0x14>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     368:	0020      	movs	r0, r4
     36a:	bd70      	pop	{r4, r5, r6, pc}
	if (source_address & (_nvm_dev.page_size - 1)) {
     36c:	1e6b      	subs	r3, r5, #1
     36e:	4218      	tst	r0, r3
     370:	d1fa      	bne.n	368 <nvm_read_buffer+0x10>
		return STATUS_ERR_INVALID_ARG;
     372:	3c01      	subs	r4, #1
	if (length > _nvm_dev.page_size) {
     374:	4295      	cmp	r5, r2
     376:	d3f7      	bcc.n	368 <nvm_read_buffer+0x10>
     378:	4b11      	ldr	r3, [pc, #68]	; (3c0 <nvm_read_buffer+0x68>)
     37a:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     37c:	3c12      	subs	r4, #18
	if (!nvm_is_ready()) {
     37e:	07db      	lsls	r3, r3, #31
     380:	d5f2      	bpl.n	368 <nvm_read_buffer+0x10>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     382:	2420      	movs	r4, #32
     384:	34ff      	adds	r4, #255	; 0xff
     386:	4b0e      	ldr	r3, [pc, #56]	; (3c0 <nvm_read_buffer+0x68>)
     388:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     38a:	2a00      	cmp	r2, #0
     38c:	d014      	beq.n	3b8 <nvm_read_buffer+0x60>
     38e:	2301      	movs	r3, #1
     390:	4398      	bics	r0, r3
     392:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     394:	1e56      	subs	r6, r2, #1
     396:	e004      	b.n	3a2 <nvm_read_buffer+0x4a>
	for (uint16_t i = 0; i < length; i += 2) {
     398:	3302      	adds	r3, #2
     39a:	b29b      	uxth	r3, r3
     39c:	3002      	adds	r0, #2
     39e:	429a      	cmp	r2, r3
     3a0:	d908      	bls.n	3b4 <nvm_read_buffer+0x5c>
		uint16_t data = NVM_MEMORY[page_address++];
     3a2:	8804      	ldrh	r4, [r0, #0]
     3a4:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     3a6:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     3a8:	42b3      	cmp	r3, r6
     3aa:	daf5      	bge.n	398 <nvm_read_buffer+0x40>
			buffer[i + 1] = (data >> 8);
     3ac:	18cd      	adds	r5, r1, r3
     3ae:	0a24      	lsrs	r4, r4, #8
     3b0:	706c      	strb	r4, [r5, #1]
     3b2:	e7f1      	b.n	398 <nvm_read_buffer+0x40>
	return STATUS_OK;
     3b4:	2400      	movs	r4, #0
     3b6:	e7d7      	b.n	368 <nvm_read_buffer+0x10>
     3b8:	2400      	movs	r4, #0
     3ba:	e7d5      	b.n	368 <nvm_read_buffer+0x10>
     3bc:	20000038 	.word	0x20000038
     3c0:	41004000 	.word	0x41004000

000003c4 <nvm_erase_row>:
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     3c4:	4b13      	ldr	r3, [pc, #76]	; (414 <nvm_erase_row+0x50>)
     3c6:	881a      	ldrh	r2, [r3, #0]
     3c8:	885b      	ldrh	r3, [r3, #2]
     3ca:	4353      	muls	r3, r2
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
     3cc:	2118      	movs	r1, #24
	if (row_address >
     3ce:	4283      	cmp	r3, r0
     3d0:	d201      	bcs.n	3d6 <nvm_erase_row+0x12>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     3d2:	0008      	movs	r0, r1
     3d4:	4770      	bx	lr
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     3d6:	0092      	lsls	r2, r2, #2
     3d8:	3a01      	subs	r2, #1
     3da:	4210      	tst	r0, r2
     3dc:	d1f9      	bne.n	3d2 <nvm_erase_row+0xe>
     3de:	4b0e      	ldr	r3, [pc, #56]	; (418 <nvm_erase_row+0x54>)
     3e0:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     3e2:	3913      	subs	r1, #19
	if (!nvm_is_ready()) {
     3e4:	07db      	lsls	r3, r3, #31
     3e6:	d5f4      	bpl.n	3d2 <nvm_erase_row+0xe>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     3e8:	4b0b      	ldr	r3, [pc, #44]	; (418 <nvm_erase_row+0x54>)
     3ea:	2220      	movs	r2, #32
     3ec:	32ff      	adds	r2, #255	; 0xff
     3ee:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     3f0:	0880      	lsrs	r0, r0, #2
     3f2:	0040      	lsls	r0, r0, #1
     3f4:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
     3f6:	4a09      	ldr	r2, [pc, #36]	; (41c <nvm_erase_row+0x58>)
     3f8:	801a      	strh	r2, [r3, #0]
     3fa:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     3fc:	2201      	movs	r2, #1
     3fe:	7d0b      	ldrb	r3, [r1, #20]
     400:	4213      	tst	r3, r2
     402:	d0fc      	beq.n	3fe <nvm_erase_row+0x3a>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     404:	4b04      	ldr	r3, [pc, #16]	; (418 <nvm_erase_row+0x54>)
     406:	8b19      	ldrh	r1, [r3, #24]
     408:	201c      	movs	r0, #28
     40a:	4001      	ands	r1, r0
	return STATUS_OK;
     40c:	1e48      	subs	r0, r1, #1
     40e:	4181      	sbcs	r1, r0
     410:	0089      	lsls	r1, r1, #2
     412:	e7de      	b.n	3d2 <nvm_erase_row+0xe>
     414:	20000038 	.word	0x20000038
     418:	41004000 	.word	0x41004000
     41c:	ffffa502 	.word	0xffffa502

00000420 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     420:	4b13      	ldr	r3, [pc, #76]	; (470 <nvm_get_parameters+0x50>)
     422:	2220      	movs	r2, #32
     424:	32ff      	adds	r2, #255	; 0xff
     426:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
     428:	6899      	ldr	r1, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
     42a:	034a      	lsls	r2, r1, #13
     42c:	0f52      	lsrs	r2, r2, #29
     42e:	2308      	movs	r3, #8
     430:	4093      	lsls	r3, r2
	parameters->page_size =
     432:	7003      	strb	r3, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
     434:	8041      	strh	r1, [r0, #2]
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
     436:	4b0f      	ldr	r3, [pc, #60]	; (474 <nvm_get_parameters+0x54>)
     438:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
     43a:	065b      	lsls	r3, r3, #25
     43c:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
     43e:	2b07      	cmp	r3, #7
     440:	d010      	beq.n	464 <nvm_get_parameters+0x44>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
     442:	2206      	movs	r2, #6
     444:	1ad2      	subs	r2, r2, r3
     446:	2304      	movs	r3, #4
     448:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
     44a:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
     44c:	4b09      	ldr	r3, [pc, #36]	; (474 <nvm_get_parameters+0x54>)
     44e:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
     450:	2207      	movs	r2, #7
     452:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
     454:	2b07      	cmp	r3, #7
     456:	d008      	beq.n	46a <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
     458:	2207      	movs	r2, #7
     45a:	1ad2      	subs	r2, r2, r3
     45c:	2304      	movs	r3, #4
     45e:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
     460:	6083      	str	r3, [r0, #8]
	}
}
     462:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
     464:	2300      	movs	r3, #0
     466:	6043      	str	r3, [r0, #4]
     468:	e7f0      	b.n	44c <nvm_get_parameters+0x2c>
		parameters->bootloader_number_of_pages = 0;
     46a:	2300      	movs	r3, #0
     46c:	6083      	str	r3, [r0, #8]
     46e:	e7f8      	b.n	462 <nvm_get_parameters+0x42>
     470:	41004000 	.word	0x41004000
     474:	00804000 	.word	0x00804000

00000478 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
     478:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
     47a:	0204      	lsls	r4, r0, #8
     47c:	4e03      	ldr	r6, [pc, #12]	; (48c <_eeprom_emulator_nvm_erase_row+0x14>)
		error_code = nvm_erase_row(
     47e:	4d04      	ldr	r5, [pc, #16]	; (490 <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
     480:	6873      	ldr	r3, [r6, #4]
     482:	1918      	adds	r0, r3, r4
		error_code = nvm_erase_row(
     484:	47a8      	blx	r5
	} while (error_code == STATUS_BUSY);
     486:	2805      	cmp	r0, #5
     488:	d0fa      	beq.n	480 <_eeprom_emulator_nvm_erase_row+0x8>
}
     48a:	bd70      	pop	{r4, r5, r6, pc}
     48c:	20000040 	.word	0x20000040
     490:	000003c5 	.word	0x000003c5

00000494 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages.
 */
static void _eeprom_emulator_update_page_mapping(void)
{
     494:	b5f0      	push	{r4, r5, r6, r7, lr}
     496:	46de      	mov	lr, fp
     498:	4657      	mov	r7, sl
     49a:	464e      	mov	r6, r9
     49c:	4645      	mov	r5, r8
     49e:	b5e0      	push	{r5, r6, r7, lr}
     4a0:	b083      	sub	sp, #12
	for (i = 0; i < _eeprom_instance.physical_pages; i=i+4) {
     4a2:	4b4d      	ldr	r3, [pc, #308]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     4a4:	891b      	ldrh	r3, [r3, #8]
     4a6:	2b00      	cmp	r3, #0
     4a8:	d100      	bne.n	4ac <_eeprom_emulator_update_page_mapping+0x18>
     4aa:	e08f      	b.n	5cc <_eeprom_emulator_update_page_mapping+0x138>
     4ac:	2500      	movs	r5, #0
		uint16_t pre_logical_page = _eeprom_instance.flash[i].header.logical_page;
     4ae:	4b4a      	ldr	r3, [pc, #296]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     4b0:	469a      	mov	sl, r3
			uint16_t next_logical_page = _eeprom_instance.flash[j].header.logical_page;
     4b2:	001f      	movs	r7, r3
     4b4:	e027      	b.n	506 <_eeprom_emulator_update_page_mapping+0x72>
		 _eeprom_emulator_nvm_erase_row(pre_phy_page/4);
     4b6:	9801      	ldr	r0, [sp, #4]
     4b8:	4b48      	ldr	r3, [pc, #288]	; (5dc <_eeprom_emulator_update_page_mapping+0x148>)
     4ba:	4798      	blx	r3
		for (j = NVMCTRL_ROW_PAGES+i; j < _eeprom_instance.physical_pages; j=j+4) {
     4bc:	3404      	adds	r4, #4
     4be:	b2a4      	uxth	r4, r4
     4c0:	4b45      	ldr	r3, [pc, #276]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     4c2:	891b      	ldrh	r3, [r3, #8]
     4c4:	42a3      	cmp	r3, r4
     4c6:	d918      	bls.n	4fa <_eeprom_emulator_update_page_mapping+0x66>
			if (j == EEPROM_MASTER_PAGE_NUMBER) {
     4c8:	3b01      	subs	r3, #1
     4ca:	429c      	cmp	r4, r3
     4cc:	d0f6      	beq.n	4bc <_eeprom_emulator_update_page_mapping+0x28>
			uint16_t next_logical_page = _eeprom_instance.flash[j].header.logical_page;
     4ce:	687a      	ldr	r2, [r7, #4]
     4d0:	01a3      	lsls	r3, r4, #6
     4d2:	5cd3      	ldrb	r3, [r2, r3]
			if( next_logical_page == EEPROM_INVALID_PAGE_NUMBER) {
     4d4:	2bff      	cmp	r3, #255	; 0xff
     4d6:	d0f1      	beq.n	4bc <_eeprom_emulator_update_page_mapping+0x28>
			if(pre_logical_page == next_logical_page) {
     4d8:	429e      	cmp	r6, r3
     4da:	d1ef      	bne.n	4bc <_eeprom_emulator_update_page_mapping+0x28>
		== _eeprom_instance.flash[phy_page+2].header.logical_page)
     4dc:	464b      	mov	r3, r9
     4de:	5cd3      	ldrb	r3, [r2, r3]
	if((_eeprom_instance.flash[phy_page].header.logical_page
     4e0:	4641      	mov	r1, r8
     4e2:	5c51      	ldrb	r1, [r2, r1]
     4e4:	4299      	cmp	r1, r3
     4e6:	d0e6      	beq.n	4b6 <_eeprom_emulator_update_page_mapping+0x22>
	if(_eeprom_emulator_is_full_row(pre_phy_page)) {
     4e8:	4659      	mov	r1, fp
     4ea:	5c52      	ldrb	r2, [r2, r1]
     4ec:	429a      	cmp	r2, r3
     4ee:	d0e2      	beq.n	4b6 <_eeprom_emulator_update_page_mapping+0x22>
		_eeprom_emulator_nvm_erase_row(next_phy_page/4);
     4f0:	08a0      	lsrs	r0, r4, #2
     4f2:	b2c0      	uxtb	r0, r0
     4f4:	4b39      	ldr	r3, [pc, #228]	; (5dc <_eeprom_emulator_update_page_mapping+0x148>)
     4f6:	4798      	blx	r3
     4f8:	e7e0      	b.n	4bc <_eeprom_emulator_update_page_mapping+0x28>
	for (i = 0; i < _eeprom_instance.physical_pages; i=i+4) {
     4fa:	3504      	adds	r5, #4
     4fc:	b2ad      	uxth	r5, r5
     4fe:	4b36      	ldr	r3, [pc, #216]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     500:	891b      	ldrh	r3, [r3, #8]
     502:	429d      	cmp	r5, r3
     504:	d217      	bcs.n	536 <_eeprom_emulator_update_page_mapping+0xa2>
		uint16_t pre_logical_page = _eeprom_instance.flash[i].header.logical_page;
     506:	01ab      	lsls	r3, r5, #6
     508:	4698      	mov	r8, r3
     50a:	4653      	mov	r3, sl
     50c:	685b      	ldr	r3, [r3, #4]
     50e:	4642      	mov	r2, r8
     510:	5c9e      	ldrb	r6, [r3, r2]
		if( pre_logical_page == EEPROM_INVALID_PAGE_NUMBER) {
     512:	2eff      	cmp	r6, #255	; 0xff
     514:	d0f1      	beq.n	4fa <_eeprom_emulator_update_page_mapping+0x66>
		for (j = NVMCTRL_ROW_PAGES+i; j < _eeprom_instance.physical_pages; j=j+4) {
     516:	1d2c      	adds	r4, r5, #4
     518:	b2a4      	uxth	r4, r4
     51a:	4b2f      	ldr	r3, [pc, #188]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     51c:	891b      	ldrh	r3, [r3, #8]
     51e:	429c      	cmp	r4, r3
     520:	d209      	bcs.n	536 <_eeprom_emulator_update_page_mapping+0xa2>
		== _eeprom_instance.flash[phy_page+2].header.logical_page)
     522:	2280      	movs	r2, #128	; 0x80
     524:	4442      	add	r2, r8
     526:	4691      	mov	r9, r2
		|| (_eeprom_instance.flash[phy_page+1].header.logical_page
     528:	2240      	movs	r2, #64	; 0x40
     52a:	4442      	add	r2, r8
     52c:	4693      	mov	fp, r2
		 _eeprom_emulator_nvm_erase_row(pre_phy_page/4);
     52e:	08aa      	lsrs	r2, r5, #2
     530:	b2d2      	uxtb	r2, r2
     532:	9201      	str	r2, [sp, #4]
     534:	e7c8      	b.n	4c8 <_eeprom_emulator_update_page_mapping+0x34>
	/* Check if exists invalid logical page */
	_eeprom_emulator_check_logical_page();

	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
     536:	2b00      	cmp	r3, #0
     538:	d043      	beq.n	5c2 <_eeprom_emulator_update_page_mapping+0x12e>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
     53a:	4a27      	ldr	r2, [pc, #156]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     53c:	7a97      	ldrb	r7, [r2, #10]
     53e:	6851      	ldr	r1, [r2, #4]
     540:	2200      	movs	r2, #0
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
     542:	1e5e      	subs	r6, r3, #1
			_eeprom_instance.page_map[logical_page] = c;
     544:	4d24      	ldr	r5, [pc, #144]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     546:	e004      	b.n	552 <_eeprom_emulator_update_page_mapping+0xbe>
     548:	3201      	adds	r2, #1
     54a:	3140      	adds	r1, #64	; 0x40
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
     54c:	b290      	uxth	r0, r2
     54e:	4298      	cmp	r0, r3
     550:	d20a      	bcs.n	568 <_eeprom_emulator_update_page_mapping+0xd4>
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
     552:	4296      	cmp	r6, r2
     554:	d0f8      	beq.n	548 <_eeprom_emulator_update_page_mapping+0xb4>
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
     556:	7808      	ldrb	r0, [r1, #0]
     558:	b284      	uxth	r4, r0
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
     55a:	2cff      	cmp	r4, #255	; 0xff
     55c:	d0f4      	beq.n	548 <_eeprom_emulator_update_page_mapping+0xb4>
     55e:	42bc      	cmp	r4, r7
     560:	d2f2      	bcs.n	548 <_eeprom_emulator_update_page_mapping+0xb4>
			_eeprom_instance.page_map[logical_page] = c;
     562:	1828      	adds	r0, r5, r0
     564:	72c2      	strb	r2, [r0, #11]
     566:	e7ef      	b.n	548 <_eeprom_emulator_update_page_mapping+0xb4>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
     568:	203f      	movs	r0, #63	; 0x3f
     56a:	2287      	movs	r2, #135	; 0x87
     56c:	491a      	ldr	r1, [pc, #104]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     56e:	5488      	strb	r0, [r1, r2]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
     570:	089d      	lsrs	r5, r3, #2
     572:	d01f      	beq.n	5b4 <_eeprom_emulator_update_page_mapping+0x120>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
     574:	684c      	ldr	r4, [r1, #4]
     576:	2104      	movs	r1, #4
     578:	2700      	movs	r7, #0
			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
     57a:	3b01      	subs	r3, #1
     57c:	e013      	b.n	5a6 <_eeprom_emulator_update_page_mapping+0x112>
     57e:	3201      	adds	r2, #1
     580:	b292      	uxth	r2, r2
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
     582:	4291      	cmp	r1, r2
     584:	d007      	beq.n	596 <_eeprom_emulator_update_page_mapping+0x102>
			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
     586:	429a      	cmp	r2, r3
     588:	d0f9      	beq.n	57e <_eeprom_emulator_update_page_mapping+0xea>
			if (_eeprom_instance.flash[physical_page].header.logical_page !=
     58a:	0190      	lsls	r0, r2, #6
     58c:	5d00      	ldrb	r0, [r0, r4]
     58e:	28ff      	cmp	r0, #255	; 0xff
     590:	d0f5      	beq.n	57e <_eeprom_emulator_update_page_mapping+0xea>
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
     592:	2600      	movs	r6, #0
     594:	e7f3      	b.n	57e <_eeprom_emulator_update_page_mapping+0xea>
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
     596:	2e00      	cmp	r6, #0
     598:	d109      	bne.n	5ae <_eeprom_emulator_update_page_mapping+0x11a>
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
     59a:	3701      	adds	r7, #1
     59c:	b2bf      	uxth	r7, r7
     59e:	3104      	adds	r1, #4
     5a0:	b289      	uxth	r1, r1
     5a2:	42bd      	cmp	r5, r7
     5a4:	d006      	beq.n	5b4 <_eeprom_emulator_update_page_mapping+0x120>
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
     5a6:	1f0a      	subs	r2, r1, #4
     5a8:	b292      	uxth	r2, r2
     5aa:	2601      	movs	r6, #1
     5ac:	e7eb      	b.n	586 <_eeprom_emulator_update_page_mapping+0xf2>
			_eeprom_instance.spare_row = c;
     5ae:	2387      	movs	r3, #135	; 0x87
     5b0:	4a09      	ldr	r2, [pc, #36]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     5b2:	54d7      	strb	r7, [r2, r3]
			break;
		}
	}
}
     5b4:	b003      	add	sp, #12
     5b6:	bc3c      	pop	{r2, r3, r4, r5}
     5b8:	4690      	mov	r8, r2
     5ba:	4699      	mov	r9, r3
     5bc:	46a2      	mov	sl, r4
     5be:	46ab      	mov	fp, r5
     5c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
     5c2:	213f      	movs	r1, #63	; 0x3f
     5c4:	2387      	movs	r3, #135	; 0x87
     5c6:	4a04      	ldr	r2, [pc, #16]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     5c8:	54d1      	strb	r1, [r2, r3]
     5ca:	e7f3      	b.n	5b4 <_eeprom_emulator_update_page_mapping+0x120>
     5cc:	213f      	movs	r1, #63	; 0x3f
     5ce:	2387      	movs	r3, #135	; 0x87
     5d0:	4a01      	ldr	r2, [pc, #4]	; (5d8 <_eeprom_emulator_update_page_mapping+0x144>)
     5d2:	54d1      	strb	r1, [r2, r3]
     5d4:	e7ee      	b.n	5b4 <_eeprom_emulator_update_page_mapping+0x120>
     5d6:	46c0      	nop			; (mov r8, r8)
     5d8:	20000040 	.word	0x20000040
     5dc:	00000479 	.word	0x00000479

000005e0 <_eeprom_emulator_nvm_read_page>:
{
     5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5e2:	000d      	movs	r5, r1
				(uint32_t)&_eeprom_instance.flash[physical_page],
     5e4:	0184      	lsls	r4, r0, #6
     5e6:	4f05      	ldr	r7, [pc, #20]	; (5fc <_eeprom_emulator_nvm_read_page+0x1c>)
		error_code = nvm_read_buffer(
     5e8:	4e05      	ldr	r6, [pc, #20]	; (600 <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
     5ea:	687b      	ldr	r3, [r7, #4]
     5ec:	1918      	adds	r0, r3, r4
		error_code = nvm_read_buffer(
     5ee:	2240      	movs	r2, #64	; 0x40
     5f0:	0029      	movs	r1, r5
     5f2:	47b0      	blx	r6
	} while (error_code == STATUS_BUSY);
     5f4:	2805      	cmp	r0, #5
     5f6:	d0f8      	beq.n	5ea <_eeprom_emulator_nvm_read_page+0xa>
}
     5f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     5fa:	46c0      	nop			; (mov r8, r8)
     5fc:	20000040 	.word	0x20000040
     600:	00000359 	.word	0x00000359

00000604 <_eeprom_emulator_nvm_fill_cache>:
{
     604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     606:	000d      	movs	r5, r1
				(uint32_t)&_eeprom_instance.flash[physical_page],
     608:	0184      	lsls	r4, r0, #6
     60a:	4f05      	ldr	r7, [pc, #20]	; (620 <_eeprom_emulator_nvm_fill_cache+0x1c>)
		error_code = nvm_write_buffer(
     60c:	4e05      	ldr	r6, [pc, #20]	; (624 <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
     60e:	687b      	ldr	r3, [r7, #4]
     610:	1918      	adds	r0, r3, r4
		error_code = nvm_write_buffer(
     612:	2240      	movs	r2, #64	; 0x40
     614:	0029      	movs	r1, r5
     616:	47b0      	blx	r6
	} while (error_code == STATUS_BUSY);
     618:	2805      	cmp	r0, #5
     61a:	d0f8      	beq.n	60e <_eeprom_emulator_nvm_fill_cache+0xa>
}
     61c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     61e:	46c0      	nop			; (mov r8, r8)
     620:	20000040 	.word	0x20000040
     624:	000002b1 	.word	0x000002b1

00000628 <_eeprom_emulator_nvm_commit_cache>:
{
     628:	b570      	push	{r4, r5, r6, lr}
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
     62a:	0184      	lsls	r4, r0, #6
     62c:	4e04      	ldr	r6, [pc, #16]	; (640 <_eeprom_emulator_nvm_commit_cache+0x18>)
		error_code = nvm_execute_command(
     62e:	4d05      	ldr	r5, [pc, #20]	; (644 <_eeprom_emulator_nvm_commit_cache+0x1c>)
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
     630:	6873      	ldr	r3, [r6, #4]
     632:	1919      	adds	r1, r3, r4
		error_code = nvm_execute_command(
     634:	2200      	movs	r2, #0
     636:	2004      	movs	r0, #4
     638:	47a8      	blx	r5
	} while (error_code == STATUS_BUSY);
     63a:	2805      	cmp	r0, #5
     63c:	d0f8      	beq.n	630 <_eeprom_emulator_nvm_commit_cache+0x8>
}
     63e:	bd70      	pop	{r4, r5, r6, pc}
     640:	20000040 	.word	0x20000040
     644:	00000211 	.word	0x00000211

00000648 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
     648:	b510      	push	{r4, lr}
     64a:	b098      	sub	sp, #96	; 0x60
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
     64c:	ab16      	add	r3, sp, #88	; 0x58
     64e:	2100      	movs	r1, #0
     650:	7019      	strb	r1, [r3, #0]
	config->manual_page_write = true;
     652:	2201      	movs	r2, #1
     654:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
     656:	4a2e      	ldr	r2, [pc, #184]	; (710 <eeprom_emulator_init+0xc8>)
     658:	6852      	ldr	r2, [r2, #4]
     65a:	06d2      	lsls	r2, r2, #27
     65c:	0f12      	lsrs	r2, r2, #28
     65e:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
     660:	70d9      	strb	r1, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
     662:	7119      	strb	r1, [r3, #4]
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
     664:	4c2b      	ldr	r4, [pc, #172]	; (714 <eeprom_emulator_init+0xcc>)
     666:	a816      	add	r0, sp, #88	; 0x58
     668:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
     66a:	2805      	cmp	r0, #5
     66c:	d0fb      	beq.n	666 <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
     66e:	a813      	add	r0, sp, #76	; 0x4c
     670:	4b29      	ldr	r3, [pc, #164]	; (718 <eeprom_emulator_init+0xd0>)
     672:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
     674:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
     676:	2016      	movs	r0, #22
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
     678:	2b0b      	cmp	r3, #11
     67a:	d801      	bhi.n	680 <eeprom_emulator_init+0x38>

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
     67c:	b018      	add	sp, #96	; 0x60
     67e:	bd10      	pop	{r4, pc}
	_eeprom_instance.physical_pages =
     680:	4c26      	ldr	r4, [pc, #152]	; (71c <eeprom_emulator_init+0xd4>)
     682:	8123      	strh	r3, [r4, #8]
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
     684:	001a      	movs	r2, r3
     686:	3a08      	subs	r2, #8
     688:	0852      	lsrs	r2, r2, #1
	_eeprom_instance.logical_pages  =
     68a:	72a2      	strb	r2, [r4, #10]
			(void*)(FLASH_SIZE -
     68c:	041b      	lsls	r3, r3, #16
     68e:	0a9b      	lsrs	r3, r3, #10
     690:	425b      	negs	r3, r3
     692:	2280      	movs	r2, #128	; 0x80
     694:	02d2      	lsls	r2, r2, #11
     696:	4694      	mov	ip, r2
     698:	4463      	add	r3, ip
	_eeprom_instance.flash =
     69a:	6063      	str	r3, [r4, #4]
	_eeprom_instance.cache_active = false;
     69c:	2200      	movs	r2, #0
     69e:	23c8      	movs	r3, #200	; 0xc8
     6a0:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_update_page_mapping();
     6a2:	4b1f      	ldr	r3, [pc, #124]	; (720 <eeprom_emulator_init+0xd8>)
     6a4:	4798      	blx	r3
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
     6a6:	2387      	movs	r3, #135	; 0x87
     6a8:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
     6aa:	201a      	movs	r0, #26
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
     6ac:	2b3f      	cmp	r3, #63	; 0x3f
     6ae:	d0e5      	beq.n	67c <eeprom_emulator_init+0x34>
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
     6b0:	466a      	mov	r2, sp
     6b2:	4b1c      	ldr	r3, [pc, #112]	; (724 <eeprom_emulator_init+0xdc>)
     6b4:	cb13      	ldmia	r3!, {r0, r1, r4}
     6b6:	c213      	stmia	r2!, {r0, r1, r4}
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
     6b8:	4b18      	ldr	r3, [pc, #96]	; (71c <eeprom_emulator_init+0xd4>)
     6ba:	8918      	ldrh	r0, [r3, #8]
     6bc:	3801      	subs	r0, #1
     6be:	b280      	uxth	r0, r0
     6c0:	0011      	movs	r1, r2
     6c2:	4b19      	ldr	r3, [pc, #100]	; (728 <eeprom_emulator_init+0xe0>)
     6c4:	4798      	blx	r3
		if (master_page.magic_key[c] != magic_key[c]) {
     6c6:	9b03      	ldr	r3, [sp, #12]
     6c8:	9a00      	ldr	r2, [sp, #0]
     6ca:	4293      	cmp	r3, r2
     6cc:	d119      	bne.n	702 <eeprom_emulator_init+0xba>
     6ce:	9b04      	ldr	r3, [sp, #16]
     6d0:	9a01      	ldr	r2, [sp, #4]
     6d2:	4293      	cmp	r3, r2
     6d4:	d117      	bne.n	706 <eeprom_emulator_init+0xbe>
     6d6:	9b05      	ldr	r3, [sp, #20]
     6d8:	9a02      	ldr	r2, [sp, #8]
     6da:	4293      	cmp	r3, r2
     6dc:	d115      	bne.n	70a <eeprom_emulator_init+0xc2>
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
     6de:	ab03      	add	r3, sp, #12
     6e0:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
     6e2:	2010      	movs	r0, #16
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
     6e4:	2b01      	cmp	r3, #1
     6e6:	d1c9      	bne.n	67c <eeprom_emulator_init+0x34>
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
     6e8:	ab03      	add	r3, sp, #12
     6ea:	7b1b      	ldrb	r3, [r3, #12]
     6ec:	2b01      	cmp	r3, #1
     6ee:	d1c5      	bne.n	67c <eeprom_emulator_init+0x34>
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
     6f0:	ab03      	add	r3, sp, #12
     6f2:	7b5b      	ldrb	r3, [r3, #13]
     6f4:	2b00      	cmp	r3, #0
     6f6:	d1c1      	bne.n	67c <eeprom_emulator_init+0x34>
	_eeprom_instance.initialized = true;
     6f8:	2201      	movs	r2, #1
     6fa:	4b08      	ldr	r3, [pc, #32]	; (71c <eeprom_emulator_init+0xd4>)
     6fc:	701a      	strb	r2, [r3, #0]
	return error_code;
     6fe:	2000      	movs	r0, #0
     700:	e7bc      	b.n	67c <eeprom_emulator_init+0x34>
			return STATUS_ERR_BAD_FORMAT;
     702:	201a      	movs	r0, #26
     704:	e7ba      	b.n	67c <eeprom_emulator_init+0x34>
     706:	201a      	movs	r0, #26
     708:	e7b8      	b.n	67c <eeprom_emulator_init+0x34>
     70a:	201a      	movs	r0, #26
     70c:	e7b6      	b.n	67c <eeprom_emulator_init+0x34>
     70e:	46c0      	nop			; (mov r8, r8)
     710:	41004000 	.word	0x41004000
     714:	00000189 	.word	0x00000189
     718:	00000421 	.word	0x00000421
     71c:	20000040 	.word	0x20000040
     720:	00000495 	.word	0x00000495
     724:	00003174 	.word	0x00003174
     728:	000005e1 	.word	0x000005e1

0000072c <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
     72c:	b570      	push	{r4, r5, r6, lr}
     72e:	b094      	sub	sp, #80	; 0x50
	_eeprom_instance.spare_row = 0;
     730:	4c2f      	ldr	r4, [pc, #188]	; (7f0 <eeprom_emulator_erase_memory+0xc4>)
     732:	2200      	movs	r2, #0
     734:	2387      	movs	r3, #135	; 0x87
     736:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
     738:	2000      	movs	r0, #0
     73a:	4b2e      	ldr	r3, [pc, #184]	; (7f4 <eeprom_emulator_erase_memory+0xc8>)
     73c:	4798      	blx	r3
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
     73e:	8925      	ldrh	r5, [r4, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
     740:	2d04      	cmp	r5, #4
     742:	d925      	bls.n	790 <eeprom_emulator_erase_memory+0x64>
     744:	2600      	movs	r6, #0
     746:	2404      	movs	r4, #4
     748:	e019      	b.n	77e <eeprom_emulator_erase_memory+0x52>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
     74a:	08a0      	lsrs	r0, r4, #2
     74c:	b2c0      	uxtb	r0, r0
     74e:	4b29      	ldr	r3, [pc, #164]	; (7f4 <eeprom_emulator_erase_memory+0xc8>)
     750:	4798      	blx	r3
			memset(&data, 0xFF, sizeof(data));
     752:	ad04      	add	r5, sp, #16
     754:	2240      	movs	r2, #64	; 0x40
     756:	21ff      	movs	r1, #255	; 0xff
     758:	0028      	movs	r0, r5
     75a:	4b27      	ldr	r3, [pc, #156]	; (7f8 <eeprom_emulator_erase_memory+0xcc>)
     75c:	4798      	blx	r3
			data.header.logical_page = logical_page;
     75e:	702e      	strb	r6, [r5, #0]
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
     760:	0029      	movs	r1, r5
     762:	0020      	movs	r0, r4
     764:	4b25      	ldr	r3, [pc, #148]	; (7fc <eeprom_emulator_erase_memory+0xd0>)
     766:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
     768:	0020      	movs	r0, r4
     76a:	4b25      	ldr	r3, [pc, #148]	; (800 <eeprom_emulator_erase_memory+0xd4>)
     76c:	4798      	blx	r3
			logical_page++;
     76e:	3601      	adds	r6, #1
     770:	b2b6      	uxth	r6, r6
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
     772:	3401      	adds	r4, #1
     774:	b2a4      	uxth	r4, r4
     776:	4b1e      	ldr	r3, [pc, #120]	; (7f0 <eeprom_emulator_erase_memory+0xc4>)
     778:	891d      	ldrh	r5, [r3, #8]
	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
     77a:	42a5      	cmp	r5, r4
     77c:	d908      	bls.n	790 <eeprom_emulator_erase_memory+0x64>
		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
     77e:	3d01      	subs	r5, #1
     780:	42ac      	cmp	r4, r5
     782:	d0f6      	beq.n	772 <eeprom_emulator_erase_memory+0x46>
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
     784:	2303      	movs	r3, #3
     786:	4023      	ands	r3, r4
     788:	d0df      	beq.n	74a <eeprom_emulator_erase_memory+0x1e>
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
     78a:	2b01      	cmp	r3, #1
     78c:	d8f1      	bhi.n	772 <eeprom_emulator_erase_memory+0x46>
     78e:	e7e0      	b.n	752 <eeprom_emulator_erase_memory+0x26>
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
     790:	ae01      	add	r6, sp, #4
     792:	4b1c      	ldr	r3, [pc, #112]	; (804 <eeprom_emulator_erase_memory+0xd8>)
     794:	0032      	movs	r2, r6
     796:	cb13      	ldmia	r3!, {r0, r1, r4}
     798:	c213      	stmia	r2!, {r0, r1, r4}
	memset(&master_page, 0xFF, sizeof(master_page));
     79a:	ac04      	add	r4, sp, #16
     79c:	2240      	movs	r2, #64	; 0x40
     79e:	21ff      	movs	r1, #255	; 0xff
     7a0:	0020      	movs	r0, r4
     7a2:	4b15      	ldr	r3, [pc, #84]	; (7f8 <eeprom_emulator_erase_memory+0xcc>)
     7a4:	4798      	blx	r3
		master_page.magic_key[c] = magic_key[c];
     7a6:	9b01      	ldr	r3, [sp, #4]
     7a8:	9304      	str	r3, [sp, #16]
     7aa:	6873      	ldr	r3, [r6, #4]
     7ac:	6063      	str	r3, [r4, #4]
     7ae:	68b3      	ldr	r3, [r6, #8]
     7b0:	60a3      	str	r3, [r4, #8]
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
     7b2:	2301      	movs	r3, #1
     7b4:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
     7b6:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
     7b8:	2300      	movs	r3, #0
     7ba:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
     7bc:	73a3      	strb	r3, [r4, #14]
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
     7be:	3d01      	subs	r5, #1
     7c0:	17eb      	asrs	r3, r5, #31
     7c2:	2003      	movs	r0, #3
     7c4:	4018      	ands	r0, r3
     7c6:	1945      	adds	r5, r0, r5
     7c8:	10ad      	asrs	r5, r5, #2
	_eeprom_emulator_nvm_erase_row(
     7ca:	b2e8      	uxtb	r0, r5
     7cc:	4b09      	ldr	r3, [pc, #36]	; (7f4 <eeprom_emulator_erase_memory+0xc8>)
     7ce:	4798      	blx	r3
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
     7d0:	4d07      	ldr	r5, [pc, #28]	; (7f0 <eeprom_emulator_erase_memory+0xc4>)
     7d2:	8928      	ldrh	r0, [r5, #8]
     7d4:	3801      	subs	r0, #1
     7d6:	b280      	uxth	r0, r0
     7d8:	0021      	movs	r1, r4
     7da:	4b08      	ldr	r3, [pc, #32]	; (7fc <eeprom_emulator_erase_memory+0xd0>)
     7dc:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
     7de:	8928      	ldrh	r0, [r5, #8]
     7e0:	3801      	subs	r0, #1
     7e2:	b280      	uxth	r0, r0
     7e4:	4b06      	ldr	r3, [pc, #24]	; (800 <eeprom_emulator_erase_memory+0xd4>)
     7e6:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
     7e8:	4b07      	ldr	r3, [pc, #28]	; (808 <eeprom_emulator_erase_memory+0xdc>)
     7ea:	4798      	blx	r3
}
     7ec:	b014      	add	sp, #80	; 0x50
     7ee:	bd70      	pop	{r4, r5, r6, pc}
     7f0:	20000040 	.word	0x20000040
     7f4:	00000479 	.word	0x00000479
     7f8:	0000304b 	.word	0x0000304b
     7fc:	00000605 	.word	0x00000605
     800:	00000629 	.word	0x00000629
     804:	00003174 	.word	0x00003174
     808:	00000495 	.word	0x00000495

0000080c <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
     80c:	b510      	push	{r4, lr}
     80e:	b090      	sub	sp, #64	; 0x40
     810:	000c      	movs	r4, r1
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
     812:	4b15      	ldr	r3, [pc, #84]	; (868 <eeprom_emulator_read_page+0x5c>)
     814:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
     816:	231f      	movs	r3, #31
	if (_eeprom_instance.initialized == false) {
     818:	2a00      	cmp	r2, #0
     81a:	d102      	bne.n	822 <eeprom_emulator_read_page+0x16>
		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
}
     81c:	0018      	movs	r0, r3
     81e:	b010      	add	sp, #64	; 0x40
     820:	bd10      	pop	{r4, pc}
	if (logical_page >= _eeprom_instance.logical_pages) {
     822:	4b11      	ldr	r3, [pc, #68]	; (868 <eeprom_emulator_read_page+0x5c>)
     824:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
     826:	2318      	movs	r3, #24
	if (logical_page >= _eeprom_instance.logical_pages) {
     828:	4282      	cmp	r2, r0
     82a:	d9f7      	bls.n	81c <eeprom_emulator_read_page+0x10>
	if ((_eeprom_instance.cache_active == true) &&
     82c:	33b0      	adds	r3, #176	; 0xb0
     82e:	4a0e      	ldr	r2, [pc, #56]	; (868 <eeprom_emulator_read_page+0x5c>)
     830:	5cd3      	ldrb	r3, [r2, r3]
     832:	2b00      	cmp	r3, #0
     834:	d003      	beq.n	83e <eeprom_emulator_read_page+0x32>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
     836:	2388      	movs	r3, #136	; 0x88
	if ((_eeprom_instance.cache_active == true) &&
     838:	5cd3      	ldrb	r3, [r2, r3]
     83a:	4283      	cmp	r3, r0
     83c:	d00c      	beq.n	858 <eeprom_emulator_read_page+0x4c>
				_eeprom_instance.page_map[logical_page], &temp);
     83e:	4b0a      	ldr	r3, [pc, #40]	; (868 <eeprom_emulator_read_page+0x5c>)
     840:	1818      	adds	r0, r3, r0
		_eeprom_emulator_nvm_read_page(
     842:	7ac0      	ldrb	r0, [r0, #11]
     844:	4669      	mov	r1, sp
     846:	4b09      	ldr	r3, [pc, #36]	; (86c <eeprom_emulator_read_page+0x60>)
     848:	4798      	blx	r3
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
     84a:	223c      	movs	r2, #60	; 0x3c
     84c:	a901      	add	r1, sp, #4
     84e:	0020      	movs	r0, r4
     850:	4b07      	ldr	r3, [pc, #28]	; (870 <eeprom_emulator_read_page+0x64>)
     852:	4798      	blx	r3
	return STATUS_OK;
     854:	2300      	movs	r3, #0
     856:	e7e1      	b.n	81c <eeprom_emulator_read_page+0x10>
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
     858:	223c      	movs	r2, #60	; 0x3c
     85a:	4903      	ldr	r1, [pc, #12]	; (868 <eeprom_emulator_read_page+0x5c>)
     85c:	318c      	adds	r1, #140	; 0x8c
     85e:	0020      	movs	r0, r4
     860:	4b03      	ldr	r3, [pc, #12]	; (870 <eeprom_emulator_read_page+0x64>)
     862:	4798      	blx	r3
	return STATUS_OK;
     864:	2300      	movs	r3, #0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
     866:	e7d9      	b.n	81c <eeprom_emulator_read_page+0x10>
     868:	20000040 	.word	0x20000040
     86c:	000005e1 	.word	0x000005e1
     870:	00003039 	.word	0x00003039

00000874 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
     874:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
     876:	23c8      	movs	r3, #200	; 0xc8
     878:	4a08      	ldr	r2, [pc, #32]	; (89c <eeprom_emulator_commit_page_buffer+0x28>)
     87a:	5cd3      	ldrb	r3, [r2, r3]
     87c:	2b00      	cmp	r3, #0
     87e:	d101      	bne.n	884 <eeprom_emulator_commit_page_buffer+0x10>

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;

	return error_code;
}
     880:	2000      	movs	r0, #0
     882:	bd10      	pop	{r4, pc}
			_eeprom_instance.page_map[cached_logical_page]);
     884:	0014      	movs	r4, r2
	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
     886:	2388      	movs	r3, #136	; 0x88
			_eeprom_instance.page_map[cached_logical_page]);
     888:	5cd3      	ldrb	r3, [r2, r3]
     88a:	18d3      	adds	r3, r2, r3
	_eeprom_emulator_nvm_commit_cache(
     88c:	7ad8      	ldrb	r0, [r3, #11]
     88e:	4b04      	ldr	r3, [pc, #16]	; (8a0 <eeprom_emulator_commit_page_buffer+0x2c>)
     890:	4798      	blx	r3
	_eeprom_instance.cache_active = false;
     892:	2200      	movs	r2, #0
     894:	23c8      	movs	r3, #200	; 0xc8
     896:	54e2      	strb	r2, [r4, r3]
	return error_code;
     898:	e7f2      	b.n	880 <eeprom_emulator_commit_page_buffer+0xc>
     89a:	46c0      	nop			; (mov r8, r8)
     89c:	20000040 	.word	0x20000040
     8a0:	00000629 	.word	0x00000629

000008a4 <eeprom_emulator_write_page>:
{
     8a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8a6:	46de      	mov	lr, fp
     8a8:	4657      	mov	r7, sl
     8aa:	464e      	mov	r6, r9
     8ac:	4645      	mov	r5, r8
     8ae:	b5e0      	push	{r5, r6, r7, lr}
     8b0:	b087      	sub	sp, #28
     8b2:	0004      	movs	r4, r0
     8b4:	9100      	str	r1, [sp, #0]
	if (_eeprom_instance.initialized == false) {
     8b6:	4b5a      	ldr	r3, [pc, #360]	; (a20 <eeprom_emulator_write_page+0x17c>)
     8b8:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
     8ba:	201f      	movs	r0, #31
	if (_eeprom_instance.initialized == false) {
     8bc:	2b00      	cmp	r3, #0
     8be:	d106      	bne.n	8ce <eeprom_emulator_write_page+0x2a>
}
     8c0:	b007      	add	sp, #28
     8c2:	bc3c      	pop	{r2, r3, r4, r5}
     8c4:	4690      	mov	r8, r2
     8c6:	4699      	mov	r9, r3
     8c8:	46a2      	mov	sl, r4
     8ca:	46ab      	mov	fp, r5
     8cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (logical_page >= _eeprom_instance.logical_pages) {
     8ce:	4b54      	ldr	r3, [pc, #336]	; (a20 <eeprom_emulator_write_page+0x17c>)
     8d0:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
     8d2:	3807      	subs	r0, #7
	if (logical_page >= _eeprom_instance.logical_pages) {
     8d4:	42a3      	cmp	r3, r4
     8d6:	d9f3      	bls.n	8c0 <eeprom_emulator_write_page+0x1c>
	if ((_eeprom_instance.cache_active == true) &&
     8d8:	23c8      	movs	r3, #200	; 0xc8
     8da:	4a51      	ldr	r2, [pc, #324]	; (a20 <eeprom_emulator_write_page+0x17c>)
     8dc:	5cd3      	ldrb	r3, [r2, r3]
     8de:	2b00      	cmp	r3, #0
     8e0:	d005      	beq.n	8ee <eeprom_emulator_write_page+0x4a>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
     8e2:	2388      	movs	r3, #136	; 0x88
	if ((_eeprom_instance.cache_active == true) &&
     8e4:	5cd3      	ldrb	r3, [r2, r3]
     8e6:	42a3      	cmp	r3, r4
     8e8:	d001      	beq.n	8ee <eeprom_emulator_write_page+0x4a>
		eeprom_emulator_commit_page_buffer();
     8ea:	4b4e      	ldr	r3, [pc, #312]	; (a24 <eeprom_emulator_write_page+0x180>)
     8ec:	4798      	blx	r3
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
     8ee:	4b4c      	ldr	r3, [pc, #304]	; (a20 <eeprom_emulator_write_page+0x17c>)
     8f0:	191b      	adds	r3, r3, r4
     8f2:	7ade      	ldrb	r6, [r3, #11]
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
     8f4:	2303      	movs	r3, #3
     8f6:	0031      	movs	r1, r6
     8f8:	4399      	bics	r1, r3
		if (_eeprom_instance.flash[page].header.logical_page ==
     8fa:	4b49      	ldr	r3, [pc, #292]	; (a20 <eeprom_emulator_write_page+0x17c>)
     8fc:	6858      	ldr	r0, [r3, #4]
     8fe:	01b3      	lsls	r3, r6, #6
     900:	5c1b      	ldrb	r3, [r3, r0]
     902:	2bff      	cmp	r3, #255	; 0xff
     904:	d047      	beq.n	996 <eeprom_emulator_write_page+0xf2>
     906:	1c75      	adds	r5, r6, #1
     908:	b2ed      	uxtb	r5, r5
     90a:	3104      	adds	r1, #4
     90c:	b2c9      	uxtb	r1, r1
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
     90e:	42a9      	cmp	r1, r5
     910:	d057      	beq.n	9c2 <eeprom_emulator_write_page+0x11e>
     912:	1c6b      	adds	r3, r5, #1
     914:	b2db      	uxtb	r3, r3
		if (_eeprom_instance.flash[page].header.logical_page ==
     916:	01aa      	lsls	r2, r5, #6
     918:	5c12      	ldrb	r2, [r2, r0]
     91a:	2aff      	cmp	r2, #255	; 0xff
     91c:	d03c      	beq.n	998 <eeprom_emulator_write_page+0xf4>
     91e:	001d      	movs	r5, r3
     920:	e7f5      	b.n	90e <eeprom_emulator_write_page+0x6a>
				page_trans[c].physical_page =
     922:	aa05      	add	r2, sp, #20
     924:	18d2      	adds	r2, r2, r3
     926:	7056      	strb	r6, [r2, #1]
     928:	e069      	b.n	9fe <eeprom_emulator_write_page+0x15a>
     92a:	af05      	add	r7, sp, #20
     92c:	18ff      	adds	r7, r7, r3
     92e:	707d      	strb	r5, [r7, #1]
     930:	e063      	b.n	9fa <eeprom_emulator_write_page+0x156>
			_eeprom_emulator_nvm_read_page(
     932:	7870      	ldrb	r0, [r6, #1]
     934:	9902      	ldr	r1, [sp, #8]
     936:	4b3c      	ldr	r3, [pc, #240]	; (a28 <eeprom_emulator_write_page+0x184>)
     938:	4798      	blx	r3
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
     93a:	4c39      	ldr	r4, [pc, #228]	; (a20 <eeprom_emulator_write_page+0x17c>)
     93c:	0021      	movs	r1, r4
     93e:	3188      	adds	r1, #136	; 0x88
     940:	b2a8      	uxth	r0, r5
     942:	4b3a      	ldr	r3, [pc, #232]	; (a2c <eeprom_emulator_write_page+0x188>)
     944:	4798      	blx	r3
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
     946:	464b      	mov	r3, r9
     948:	781b      	ldrb	r3, [r3, #0]
     94a:	18e3      	adds	r3, r4, r3
     94c:	72dd      	strb	r5, [r3, #11]
		_eeprom_instance.cache_active = true;
     94e:	2201      	movs	r2, #1
     950:	23c8      	movs	r3, #200	; 0xc8
     952:	54e2      	strb	r2, [r4, r3]
     954:	3701      	adds	r7, #1
     956:	3602      	adds	r6, #2
	for (uint8_t c = 0; c < 2; c++) {
     958:	2f02      	cmp	r7, #2
     95a:	d013      	beq.n	984 <eeprom_emulator_write_page+0xe0>
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
     95c:	2387      	movs	r3, #135	; 0x87
     95e:	465a      	mov	r2, fp
     960:	5cd5      	ldrb	r5, [r2, r3]
     962:	00ad      	lsls	r5, r5, #2
     964:	19ed      	adds	r5, r5, r7
		eeprom_emulator_commit_page_buffer();
     966:	47d0      	blx	sl
     968:	46b1      	mov	r9, r6
		if (logical_page == page_trans[c].logical_page) {
     96a:	7833      	ldrb	r3, [r6, #0]
     96c:	9901      	ldr	r1, [sp, #4]
     96e:	428b      	cmp	r3, r1
     970:	d1df      	bne.n	932 <eeprom_emulator_write_page+0x8e>
			_eeprom_instance.cache.header.logical_page = logical_page;
     972:	2388      	movs	r3, #136	; 0x88
     974:	4a2a      	ldr	r2, [pc, #168]	; (a20 <eeprom_emulator_write_page+0x17c>)
     976:	54d1      	strb	r1, [r2, r3]
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
     978:	223c      	movs	r2, #60	; 0x3c
     97a:	9900      	ldr	r1, [sp, #0]
     97c:	9803      	ldr	r0, [sp, #12]
     97e:	4b2c      	ldr	r3, [pc, #176]	; (a30 <eeprom_emulator_write_page+0x18c>)
     980:	4798      	blx	r3
     982:	e7da      	b.n	93a <eeprom_emulator_write_page+0x96>
	_eeprom_emulator_nvm_erase_row(row_number);
     984:	4644      	mov	r4, r8
     986:	4640      	mov	r0, r8
     988:	4b2a      	ldr	r3, [pc, #168]	; (a34 <eeprom_emulator_write_page+0x190>)
     98a:	4798      	blx	r3
	_eeprom_instance.spare_row = row_number;
     98c:	2387      	movs	r3, #135	; 0x87
     98e:	4a24      	ldr	r2, [pc, #144]	; (a20 <eeprom_emulator_write_page+0x17c>)
     990:	54d4      	strb	r4, [r2, r3]
		return STATUS_OK;
     992:	2000      	movs	r0, #0
     994:	e794      	b.n	8c0 <eeprom_emulator_write_page+0x1c>
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
     996:	0035      	movs	r5, r6
	_eeprom_instance.cache.header.logical_page = logical_page;
     998:	4e21      	ldr	r6, [pc, #132]	; (a20 <eeprom_emulator_write_page+0x17c>)
     99a:	2388      	movs	r3, #136	; 0x88
     99c:	54f4      	strb	r4, [r6, r3]
	memcpy(&_eeprom_instance.cache.data,
     99e:	0030      	movs	r0, r6
     9a0:	308c      	adds	r0, #140	; 0x8c
     9a2:	223c      	movs	r2, #60	; 0x3c
     9a4:	9900      	ldr	r1, [sp, #0]
     9a6:	4b22      	ldr	r3, [pc, #136]	; (a30 <eeprom_emulator_write_page+0x18c>)
     9a8:	4798      	blx	r3
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
     9aa:	0031      	movs	r1, r6
     9ac:	3188      	adds	r1, #136	; 0x88
     9ae:	b2a8      	uxth	r0, r5
     9b0:	4b1e      	ldr	r3, [pc, #120]	; (a2c <eeprom_emulator_write_page+0x188>)
     9b2:	4798      	blx	r3
	_eeprom_instance.page_map[logical_page] = new_page;
     9b4:	1934      	adds	r4, r6, r4
     9b6:	72e5      	strb	r5, [r4, #11]
	_eeprom_instance.cache_active           = true;
     9b8:	2201      	movs	r2, #1
     9ba:	23c8      	movs	r3, #200	; 0xc8
     9bc:	54f2      	strb	r2, [r6, r3]
	return STATUS_OK;
     9be:	2000      	movs	r0, #0
     9c0:	e77e      	b.n	8c0 <eeprom_emulator_write_page+0x1c>
		_eeprom_emulator_move_data_to_spare(
     9c2:	08b3      	lsrs	r3, r6, #2
     9c4:	4698      	mov	r8, r3
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
     9c6:	021b      	lsls	r3, r3, #8
	const struct _eeprom_page *row_data =
     9c8:	4a15      	ldr	r2, [pc, #84]	; (a20 <eeprom_emulator_write_page+0x17c>)
     9ca:	6852      	ldr	r2, [r2, #4]
     9cc:	18d3      	adds	r3, r2, r3
	page_trans[0].logical_page  = row_data[0].header.logical_page;
     9ce:	aa05      	add	r2, sp, #20
     9d0:	7819      	ldrb	r1, [r3, #0]
     9d2:	7011      	strb	r1, [r2, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
     9d4:	2103      	movs	r1, #3
     9d6:	438e      	bics	r6, r1
     9d8:	7056      	strb	r6, [r2, #1]
	page_trans[1].logical_page  = row_data[1].header.logical_page;
     9da:	313d      	adds	r1, #61	; 0x3d
     9dc:	5c59      	ldrb	r1, [r3, r1]
     9de:	7091      	strb	r1, [r2, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
     9e0:	1c71      	adds	r1, r6, #1
     9e2:	70d1      	strb	r1, [r2, #3]
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
     9e4:	2280      	movs	r2, #128	; 0x80
     9e6:	5c98      	ldrb	r0, [r3, r2]
     9e8:	3240      	adds	r2, #64	; 0x40
     9ea:	5c99      	ldrb	r1, [r3, r2]
     9ec:	2300      	movs	r3, #0
						(row_number * NVMCTRL_ROW_PAGES) + c2;
     9ee:	1cb5      	adds	r5, r6, #2
     9f0:	3603      	adds	r6, #3
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
     9f2:	aa05      	add	r2, sp, #20
     9f4:	5cd2      	ldrb	r2, [r2, r3]
     9f6:	4290      	cmp	r0, r2
     9f8:	d097      	beq.n	92a <eeprom_emulator_write_page+0x86>
     9fa:	428a      	cmp	r2, r1
     9fc:	d091      	beq.n	922 <eeprom_emulator_write_page+0x7e>
     9fe:	3302      	adds	r3, #2
	for (uint8_t c = 0; c < 2; c++) {
     a00:	2b04      	cmp	r3, #4
     a02:	d1f6      	bne.n	9f2 <eeprom_emulator_write_page+0x14e>
     a04:	ae05      	add	r6, sp, #20
     a06:	2700      	movs	r7, #0
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
     a08:	4b05      	ldr	r3, [pc, #20]	; (a20 <eeprom_emulator_write_page+0x17c>)
     a0a:	469b      	mov	fp, r3
		eeprom_emulator_commit_page_buffer();
     a0c:	4b05      	ldr	r3, [pc, #20]	; (a24 <eeprom_emulator_write_page+0x180>)
     a0e:	469a      	mov	sl, r3
			_eeprom_emulator_nvm_read_page(
     a10:	465b      	mov	r3, fp
     a12:	3388      	adds	r3, #136	; 0x88
     a14:	9302      	str	r3, [sp, #8]
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
     a16:	3304      	adds	r3, #4
     a18:	9303      	str	r3, [sp, #12]
     a1a:	9401      	str	r4, [sp, #4]
     a1c:	e79e      	b.n	95c <eeprom_emulator_write_page+0xb8>
     a1e:	46c0      	nop			; (mov r8, r8)
     a20:	20000040 	.word	0x20000040
     a24:	00000875 	.word	0x00000875
     a28:	000005e1 	.word	0x000005e1
     a2c:	00000605 	.word	0x00000605
     a30:	00003039 	.word	0x00003039
     a34:	00000479 	.word	0x00000479

00000a38 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     a38:	b5f0      	push	{r4, r5, r6, r7, lr}
     a3a:	b083      	sub	sp, #12
     a3c:	466b      	mov	r3, sp
     a3e:	1ddf      	adds	r7, r3, #7
     a40:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     a42:	4e0b      	ldr	r6, [pc, #44]	; (a70 <ssd1306_write_command+0x38>)
     a44:	4c0b      	ldr	r4, [pc, #44]	; (a74 <ssd1306_write_command+0x3c>)
     a46:	2201      	movs	r2, #1
     a48:	0031      	movs	r1, r6
     a4a:	0020      	movs	r0, r4
     a4c:	4d0a      	ldr	r5, [pc, #40]	; (a78 <ssd1306_write_command+0x40>)
     a4e:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     a50:	2280      	movs	r2, #128	; 0x80
     a52:	0192      	lsls	r2, r2, #6
     a54:	4b09      	ldr	r3, [pc, #36]	; (a7c <ssd1306_write_command+0x44>)
     a56:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     a58:	2201      	movs	r2, #1
     a5a:	0039      	movs	r1, r7
     a5c:	0020      	movs	r0, r4
     a5e:	4b08      	ldr	r3, [pc, #32]	; (a80 <ssd1306_write_command+0x48>)
     a60:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     a62:	2200      	movs	r2, #0
     a64:	0031      	movs	r1, r6
     a66:	0020      	movs	r0, r4
     a68:	47a8      	blx	r5
}
     a6a:	b003      	add	sp, #12
     a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a6e:	46c0      	nop			; (mov r8, r8)
     a70:	20000610 	.word	0x20000610
     a74:	200005d4 	.word	0x200005d4
     a78:	000016d5 	.word	0x000016d5
     a7c:	41004400 	.word	0x41004400
     a80:	000017c9 	.word	0x000017c9

00000a84 <ssd1306_init>:
{
     a84:	b5f0      	push	{r4, r5, r6, r7, lr}
     a86:	b091      	sub	sp, #68	; 0x44
	delay_init();
     a88:	4b60      	ldr	r3, [pc, #384]	; (c0c <ssd1306_init+0x188>)
     a8a:	4798      	blx	r3
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     a8c:	4c60      	ldr	r4, [pc, #384]	; (c10 <ssd1306_init+0x18c>)
     a8e:	2323      	movs	r3, #35	; 0x23
     a90:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     a92:	2300      	movs	r3, #0
     a94:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     a96:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     a98:	a902      	add	r1, sp, #8
     a9a:	2201      	movs	r2, #1
     a9c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     a9e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     aa0:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     aa2:	2023      	movs	r0, #35	; 0x23
     aa4:	4b5b      	ldr	r3, [pc, #364]	; (c14 <ssd1306_init+0x190>)
     aa6:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     aa8:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     aaa:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     aac:	2200      	movs	r2, #0
	if (port_index < PORT_INST_NUM) {
     aae:	2900      	cmp	r1, #0
     ab0:	d104      	bne.n	abc <ssd1306_init+0x38>
		return &(ports[port_index]->Group[group_index]);
     ab2:	095a      	lsrs	r2, r3, #5
     ab4:	01d2      	lsls	r2, r2, #7
     ab6:	4958      	ldr	r1, [pc, #352]	; (c18 <ssd1306_init+0x194>)
     ab8:	468c      	mov	ip, r1
     aba:	4462      	add	r2, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     abc:	261f      	movs	r6, #31
     abe:	4033      	ands	r3, r6
     ac0:	2501      	movs	r5, #1
     ac2:	0029      	movs	r1, r5
     ac4:	4099      	lsls	r1, r3
		port_base->OUTSET.reg = pin_mask;
     ac6:	6191      	str	r1, [r2, #24]
	config->mode             = SPI_MODE_MASTER;
     ac8:	ac02      	add	r4, sp, #8
     aca:	7025      	strb	r5, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     acc:	2300      	movs	r3, #0
     ace:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     ad0:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     ad2:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     ad4:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     ad6:	74a5      	strb	r5, [r4, #18]
	config->select_slave_low_detect_enable= true;
     ad8:	74e5      	strb	r5, [r4, #19]
	config->master_slave_select_enable= false;
     ada:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     adc:	2224      	movs	r2, #36	; 0x24
     ade:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     ae0:	3a18      	subs	r2, #24
     ae2:	2100      	movs	r1, #0
     ae4:	a808      	add	r0, sp, #32
     ae6:	4b4d      	ldr	r3, [pc, #308]	; (c1c <ssd1306_init+0x198>)
     ae8:	4798      	blx	r3
	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     aea:	2380      	movs	r3, #128	; 0x80
     aec:	025b      	lsls	r3, r3, #9
     aee:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     af0:	4b4b      	ldr	r3, [pc, #300]	; (c20 <ssd1306_init+0x19c>)
     af2:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     af4:	2301      	movs	r3, #1
     af6:	425b      	negs	r3, r3
     af8:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     afa:	4b4a      	ldr	r3, [pc, #296]	; (c24 <ssd1306_init+0x1a0>)
     afc:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     afe:	4b4a      	ldr	r3, [pc, #296]	; (c28 <ssd1306_init+0x1a4>)
     b00:	6363      	str	r3, [r4, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     b02:	4b4a      	ldr	r3, [pc, #296]	; (c2c <ssd1306_init+0x1a8>)
     b04:	61a3      	str	r3, [r4, #24]
	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     b06:	4f4a      	ldr	r7, [pc, #296]	; (c30 <ssd1306_init+0x1ac>)
     b08:	0022      	movs	r2, r4
     b0a:	494a      	ldr	r1, [pc, #296]	; (c34 <ssd1306_init+0x1b0>)
     b0c:	0038      	movs	r0, r7
     b0e:	4b4a      	ldr	r3, [pc, #296]	; (c38 <ssd1306_init+0x1b4>)
     b10:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b12:	683c      	ldr	r4, [r7, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     b14:	0020      	movs	r0, r4
     b16:	4b49      	ldr	r3, [pc, #292]	; (c3c <ssd1306_init+0x1b8>)
     b18:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     b1a:	4006      	ands	r6, r0
     b1c:	40b5      	lsls	r5, r6
     b1e:	4b48      	ldr	r3, [pc, #288]	; (c40 <ssd1306_init+0x1bc>)
     b20:	601d      	str	r5, [r3, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     b22:	683a      	ldr	r2, [r7, #0]
	return (spi_module->SYNCBUSY.reg);
     b24:	69d3      	ldr	r3, [r2, #28]
#  endif

	while (spi_is_syncing(module)) {
     b26:	2b00      	cmp	r3, #0
     b28:	d1fc      	bne.n	b24 <ssd1306_init+0xa0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     b2a:	6823      	ldr	r3, [r4, #0]
     b2c:	2202      	movs	r2, #2
     b2e:	4313      	orrs	r3, r2
     b30:	6023      	str	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     b32:	ac01      	add	r4, sp, #4
     b34:	2301      	movs	r3, #1
     b36:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     b38:	2200      	movs	r2, #0
     b3a:	70a2      	strb	r2, [r4, #2]
	pin.direction = PORT_PIN_DIR_OUTPUT;
     b3c:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(SSD1306_DC_PIN, &pin);
     b3e:	0021      	movs	r1, r4
     b40:	200d      	movs	r0, #13
     b42:	4d34      	ldr	r5, [pc, #208]	; (c14 <ssd1306_init+0x190>)
     b44:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     b46:	0021      	movs	r1, r4
     b48:	2017      	movs	r0, #23
     b4a:	47a8      	blx	r5
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     b4c:	2000      	movs	r0, #0
     b4e:	4b3d      	ldr	r3, [pc, #244]	; (c44 <ssd1306_init+0x1c0>)
     b50:	4798      	blx	r3
     b52:	4936      	ldr	r1, [pc, #216]	; (c2c <ssd1306_init+0x1a8>)
     b54:	4b3c      	ldr	r3, [pc, #240]	; (c48 <ssd1306_init+0x1c4>)
     b56:	4798      	blx	r3
     b58:	0083      	lsls	r3, r0, #2
     b5a:	1818      	adds	r0, r3, r0
     b5c:	0040      	lsls	r0, r0, #1
		port_base->OUTCLR.reg = pin_mask;
     b5e:	2280      	movs	r2, #128	; 0x80
     b60:	0412      	lsls	r2, r2, #16
     b62:	4b2d      	ldr	r3, [pc, #180]	; (c18 <ssd1306_init+0x194>)
     b64:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     b66:	2800      	cmp	r0, #0
     b68:	d04a      	beq.n	c00 <ssd1306_init+0x17c>
		SysTick->LOAD = n;
     b6a:	4b38      	ldr	r3, [pc, #224]	; (c4c <ssd1306_init+0x1c8>)
     b6c:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     b6e:	2200      	movs	r2, #0
     b70:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     b72:	0019      	movs	r1, r3
     b74:	2280      	movs	r2, #128	; 0x80
     b76:	0252      	lsls	r2, r2, #9
     b78:	680b      	ldr	r3, [r1, #0]
     b7a:	4213      	tst	r3, r2
     b7c:	d0fc      	beq.n	b78 <ssd1306_init+0xf4>
		port_base->OUTSET.reg = pin_mask;
     b7e:	2280      	movs	r2, #128	; 0x80
     b80:	0412      	lsls	r2, r2, #16
     b82:	4b25      	ldr	r3, [pc, #148]	; (c18 <ssd1306_init+0x194>)
     b84:	619a      	str	r2, [r3, #24]
		SysTick->LOAD = n;
     b86:	4b31      	ldr	r3, [pc, #196]	; (c4c <ssd1306_init+0x1c8>)
     b88:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     b8a:	2200      	movs	r2, #0
     b8c:	609a      	str	r2, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     b8e:	0019      	movs	r1, r3
     b90:	2280      	movs	r2, #128	; 0x80
     b92:	0252      	lsls	r2, r2, #9
     b94:	680b      	ldr	r3, [r1, #0]
     b96:	4213      	tst	r3, r2
     b98:	d0fc      	beq.n	b94 <ssd1306_init+0x110>
     b9a:	2280      	movs	r2, #128	; 0x80
     b9c:	0412      	lsls	r2, r2, #16
     b9e:	4b1e      	ldr	r3, [pc, #120]	; (c18 <ssd1306_init+0x194>)
     ba0:	619a      	str	r2, [r3, #24]
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     ba2:	20a8      	movs	r0, #168	; 0xa8
     ba4:	4c2a      	ldr	r4, [pc, #168]	; (c50 <ssd1306_init+0x1cc>)
     ba6:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
     ba8:	201f      	movs	r0, #31
     baa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     bac:	20d3      	movs	r0, #211	; 0xd3
     bae:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     bb0:	2000      	movs	r0, #0
     bb2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     bb4:	2040      	movs	r0, #64	; 0x40
     bb6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
     bb8:	20a1      	movs	r0, #161	; 0xa1
     bba:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     bbc:	20c8      	movs	r0, #200	; 0xc8
     bbe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     bc0:	20da      	movs	r0, #218	; 0xda
     bc2:	47a0      	blx	r4
	ssd1306_write_command(0x02);
     bc4:	2002      	movs	r0, #2
     bc6:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     bc8:	2081      	movs	r0, #129	; 0x81
     bca:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     bcc:	208f      	movs	r0, #143	; 0x8f
     bce:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     bd0:	20a4      	movs	r0, #164	; 0xa4
     bd2:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     bd4:	20a6      	movs	r0, #166	; 0xa6
     bd6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     bd8:	20d5      	movs	r0, #213	; 0xd5
     bda:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     bdc:	2080      	movs	r0, #128	; 0x80
     bde:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     be0:	208d      	movs	r0, #141	; 0x8d
     be2:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     be4:	2014      	movs	r0, #20
     be6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     be8:	20db      	movs	r0, #219	; 0xdb
     bea:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     bec:	2040      	movs	r0, #64	; 0x40
     bee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     bf0:	20d9      	movs	r0, #217	; 0xd9
     bf2:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     bf4:	20f1      	movs	r0, #241	; 0xf1
     bf6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     bf8:	20af      	movs	r0, #175	; 0xaf
     bfa:	47a0      	blx	r4
}
     bfc:	b011      	add	sp, #68	; 0x44
     bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c00:	2280      	movs	r2, #128	; 0x80
     c02:	0412      	lsls	r2, r2, #16
     c04:	4b04      	ldr	r3, [pc, #16]	; (c18 <ssd1306_init+0x194>)
     c06:	619a      	str	r2, [r3, #24]
     c08:	e7c7      	b.n	b9a <ssd1306_init+0x116>
     c0a:	46c0      	nop			; (mov r8, r8)
     c0c:	00000ca1 	.word	0x00000ca1
     c10:	20000610 	.word	0x20000610
     c14:	00001095 	.word	0x00001095
     c18:	41004400 	.word	0x41004400
     c1c:	0000304b 	.word	0x0000304b
     c20:	00220003 	.word	0x00220003
     c24:	00360003 	.word	0x00360003
     c28:	00370003 	.word	0x00370003
     c2c:	000f4240 	.word	0x000f4240
     c30:	200005d4 	.word	0x200005d4
     c34:	42001c00 	.word	0x42001c00
     c38:	000014fd 	.word	0x000014fd
     c3c:	0000146d 	.word	0x0000146d
     c40:	e000e100 	.word	0xe000e100
     c44:	0000247d 	.word	0x0000247d
     c48:	00002e85 	.word	0x00002e85
     c4c:	e000e010 	.word	0xe000e010
     c50:	00000a39 	.word	0x00000a39

00000c54 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     c54:	b5f0      	push	{r4, r5, r6, r7, lr}
     c56:	b083      	sub	sp, #12
     c58:	466b      	mov	r3, sp
     c5a:	1ddf      	adds	r7, r3, #7
     c5c:	71d8      	strb	r0, [r3, #7]
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     c5e:	4e0b      	ldr	r6, [pc, #44]	; (c8c <ssd1306_write_data+0x38>)
     c60:	4c0b      	ldr	r4, [pc, #44]	; (c90 <ssd1306_write_data+0x3c>)
     c62:	2201      	movs	r2, #1
     c64:	0031      	movs	r1, r6
     c66:	0020      	movs	r0, r4
     c68:	4d0a      	ldr	r5, [pc, #40]	; (c94 <ssd1306_write_data+0x40>)
     c6a:	47a8      	blx	r5
     c6c:	2280      	movs	r2, #128	; 0x80
     c6e:	0192      	lsls	r2, r2, #6
     c70:	4b09      	ldr	r3, [pc, #36]	; (c98 <ssd1306_write_data+0x44>)
     c72:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     c74:	2201      	movs	r2, #1
     c76:	0039      	movs	r1, r7
     c78:	0020      	movs	r0, r4
     c7a:	4b08      	ldr	r3, [pc, #32]	; (c9c <ssd1306_write_data+0x48>)
     c7c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     c7e:	2200      	movs	r2, #0
     c80:	0031      	movs	r1, r6
     c82:	0020      	movs	r0, r4
     c84:	47a8      	blx	r5
}
     c86:	b003      	add	sp, #12
     c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c8a:	46c0      	nop			; (mov r8, r8)
     c8c:	20000610 	.word	0x20000610
     c90:	200005d4 	.word	0x200005d4
     c94:	000016d5 	.word	0x000016d5
     c98:	41004400 	.word	0x41004400
     c9c:	000017c9 	.word	0x000017c9

00000ca0 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     ca0:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     ca2:	2000      	movs	r0, #0
     ca4:	4b08      	ldr	r3, [pc, #32]	; (cc8 <delay_init+0x28>)
     ca6:	4798      	blx	r3
     ca8:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     caa:	4c08      	ldr	r4, [pc, #32]	; (ccc <delay_init+0x2c>)
     cac:	21fa      	movs	r1, #250	; 0xfa
     cae:	0089      	lsls	r1, r1, #2
     cb0:	47a0      	blx	r4
     cb2:	4b07      	ldr	r3, [pc, #28]	; (cd0 <delay_init+0x30>)
     cb4:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     cb6:	4907      	ldr	r1, [pc, #28]	; (cd4 <delay_init+0x34>)
     cb8:	0028      	movs	r0, r5
     cba:	47a0      	blx	r4
     cbc:	4b06      	ldr	r3, [pc, #24]	; (cd8 <delay_init+0x38>)
     cbe:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     cc0:	2205      	movs	r2, #5
     cc2:	4b06      	ldr	r3, [pc, #24]	; (cdc <delay_init+0x3c>)
     cc4:	601a      	str	r2, [r3, #0]
}
     cc6:	bd70      	pop	{r4, r5, r6, pc}
     cc8:	0000247d 	.word	0x0000247d
     ccc:	00002e85 	.word	0x00002e85
     cd0:	20000000 	.word	0x20000000
     cd4:	000f4240 	.word	0x000f4240
     cd8:	20000004 	.word	0x20000004
     cdc:	e000e010 	.word	0xe000e010

00000ce0 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     ce0:	4b01      	ldr	r3, [pc, #4]	; (ce8 <gfx_mono_set_framebuffer+0x8>)
     ce2:	6018      	str	r0, [r3, #0]
}
     ce4:	4770      	bx	lr
     ce6:	46c0      	nop			; (mov r8, r8)
     ce8:	2000010c 	.word	0x2000010c

00000cec <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     cec:	4b02      	ldr	r3, [pc, #8]	; (cf8 <gfx_mono_framebuffer_put_byte+0xc>)
     cee:	681b      	ldr	r3, [r3, #0]
     cf0:	01c0      	lsls	r0, r0, #7
     cf2:	1818      	adds	r0, r3, r0
     cf4:	5442      	strb	r2, [r0, r1]
}
     cf6:	4770      	bx	lr
     cf8:	2000010c 	.word	0x2000010c

00000cfc <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     cfc:	4b02      	ldr	r3, [pc, #8]	; (d08 <gfx_mono_framebuffer_get_byte+0xc>)
     cfe:	681b      	ldr	r3, [r3, #0]
     d00:	01c0      	lsls	r0, r0, #7
     d02:	1818      	adds	r0, r3, r0
     d04:	5c40      	ldrb	r0, [r0, r1]
}
     d06:	4770      	bx	lr
     d08:	2000010c 	.word	0x2000010c

00000d0c <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d0e:	46ce      	mov	lr, r9
     d10:	4647      	mov	r7, r8
     d12:	b580      	push	{r7, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     d14:	1884      	adds	r4, r0, r2
     d16:	2c80      	cmp	r4, #128	; 0x80
     d18:	dd03      	ble.n	d22 <gfx_mono_generic_draw_horizontal_line+0x16>
		length = GFX_MONO_LCD_WIDTH - x;
     d1a:	2280      	movs	r2, #128	; 0x80
     d1c:	4252      	negs	r2, r2
     d1e:	1a12      	subs	r2, r2, r0
     d20:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     d22:	2a00      	cmp	r2, #0
     d24:	d037      	beq.n	d96 <gfx_mono_generic_draw_horizontal_line+0x8a>
	page = y / 8;
     d26:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     d28:	00ec      	lsls	r4, r5, #3
     d2a:	1b09      	subs	r1, r1, r4
     d2c:	2701      	movs	r7, #1
     d2e:	408f      	lsls	r7, r1
     d30:	0039      	movs	r1, r7
     d32:	b2ff      	uxtb	r7, r7
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     d34:	2b01      	cmp	r3, #1
     d36:	d019      	beq.n	d6c <gfx_mono_generic_draw_horizontal_line+0x60>
     d38:	2b00      	cmp	r3, #0
     d3a:	d030      	beq.n	d9e <gfx_mono_generic_draw_horizontal_line+0x92>
     d3c:	2b02      	cmp	r3, #2
     d3e:	d12a      	bne.n	d96 <gfx_mono_generic_draw_horizontal_line+0x8a>
     d40:	3801      	subs	r0, #1
     d42:	b2c6      	uxtb	r6, r0
     d44:	1992      	adds	r2, r2, r6
     d46:	b2d4      	uxtb	r4, r2
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     d48:	4b20      	ldr	r3, [pc, #128]	; (dcc <gfx_mono_generic_draw_horizontal_line+0xc0>)
     d4a:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     d4c:	4b20      	ldr	r3, [pc, #128]	; (dd0 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     d4e:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     d50:	0021      	movs	r1, r4
     d52:	0028      	movs	r0, r5
     d54:	47c8      	blx	r9
			temp ^= pixelmask;
     d56:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     d58:	b2c2      	uxtb	r2, r0
     d5a:	2300      	movs	r3, #0
     d5c:	0021      	movs	r1, r4
     d5e:	0028      	movs	r0, r5
     d60:	47c0      	blx	r8
     d62:	3c01      	subs	r4, #1
     d64:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     d66:	42b4      	cmp	r4, r6
     d68:	d1f2      	bne.n	d50 <gfx_mono_generic_draw_horizontal_line+0x44>
     d6a:	e014      	b.n	d96 <gfx_mono_generic_draw_horizontal_line+0x8a>
     d6c:	3801      	subs	r0, #1
     d6e:	b2c6      	uxtb	r6, r0
     d70:	1992      	adds	r2, r2, r6
     d72:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
     d74:	4b15      	ldr	r3, [pc, #84]	; (dcc <gfx_mono_generic_draw_horizontal_line+0xc0>)
     d76:	4699      	mov	r9, r3
			gfx_mono_put_byte(page, x + length, temp);
     d78:	4b15      	ldr	r3, [pc, #84]	; (dd0 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     d7a:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     d7c:	0021      	movs	r1, r4
     d7e:	0028      	movs	r0, r5
     d80:	47c8      	blx	r9
			temp |= pixelmask;
     d82:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     d84:	b2c2      	uxtb	r2, r0
     d86:	2300      	movs	r3, #0
     d88:	0021      	movs	r1, r4
     d8a:	0028      	movs	r0, r5
     d8c:	47c0      	blx	r8
     d8e:	3c01      	subs	r4, #1
     d90:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     d92:	42b4      	cmp	r4, r6
     d94:	d1f2      	bne.n	d7c <gfx_mono_generic_draw_horizontal_line+0x70>
		break;

	default:
		break;
	}
}
     d96:	bc0c      	pop	{r2, r3}
     d98:	4690      	mov	r8, r2
     d9a:	4699      	mov	r9, r3
     d9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     d9e:	3801      	subs	r0, #1
     da0:	b2c6      	uxtb	r6, r0
     da2:	1992      	adds	r2, r2, r6
     da4:	b2d4      	uxtb	r4, r2
			temp = gfx_mono_get_byte(page, x + length);
     da6:	4b09      	ldr	r3, [pc, #36]	; (dcc <gfx_mono_generic_draw_horizontal_line+0xc0>)
     da8:	4699      	mov	r9, r3
			temp &= ~pixelmask;
     daa:	43cf      	mvns	r7, r1
			gfx_mono_put_byte(page, x + length, temp);
     dac:	4b08      	ldr	r3, [pc, #32]	; (dd0 <gfx_mono_generic_draw_horizontal_line+0xc4>)
     dae:	4698      	mov	r8, r3
			temp = gfx_mono_get_byte(page, x + length);
     db0:	0021      	movs	r1, r4
     db2:	0028      	movs	r0, r5
     db4:	47c8      	blx	r9
			temp &= ~pixelmask;
     db6:	4038      	ands	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     db8:	b2c2      	uxtb	r2, r0
     dba:	2300      	movs	r3, #0
     dbc:	0021      	movs	r1, r4
     dbe:	0028      	movs	r0, r5
     dc0:	47c0      	blx	r8
     dc2:	3c01      	subs	r4, #1
     dc4:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
     dc6:	42b4      	cmp	r4, r6
     dc8:	d1f2      	bne.n	db0 <gfx_mono_generic_draw_horizontal_line+0xa4>
     dca:	e7e4      	b.n	d96 <gfx_mono_generic_draw_horizontal_line+0x8a>
     dcc:	00000fe1 	.word	0x00000fe1
     dd0:	00000ed9 	.word	0x00000ed9

00000dd4 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
     dd6:	b083      	sub	sp, #12
     dd8:	9000      	str	r0, [sp, #0]
     dda:	9201      	str	r2, [sp, #4]
     ddc:	aa08      	add	r2, sp, #32
     dde:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     de0:	2b00      	cmp	r3, #0
     de2:	d00d      	beq.n	e00 <gfx_mono_generic_draw_filled_rect+0x2c>
     de4:	3901      	subs	r1, #1
     de6:	b2ce      	uxtb	r6, r1
     de8:	199b      	adds	r3, r3, r6
     dea:	b2dc      	uxtb	r4, r3
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     dec:	4d05      	ldr	r5, [pc, #20]	; (e04 <gfx_mono_generic_draw_filled_rect+0x30>)
     dee:	003b      	movs	r3, r7
     df0:	9a01      	ldr	r2, [sp, #4]
     df2:	0021      	movs	r1, r4
     df4:	9800      	ldr	r0, [sp, #0]
     df6:	47a8      	blx	r5
     df8:	3c01      	subs	r4, #1
     dfa:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
     dfc:	42b4      	cmp	r4, r6
     dfe:	d1f6      	bne.n	dee <gfx_mono_generic_draw_filled_rect+0x1a>
	}
}
     e00:	b003      	add	sp, #12
     e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e04:	00000d0d 	.word	0x00000d0d

00000e08 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     e08:	b5f0      	push	{r4, r5, r6, r7, lr}
     e0a:	46de      	mov	lr, fp
     e0c:	4657      	mov	r7, sl
     e0e:	464e      	mov	r6, r9
     e10:	4645      	mov	r5, r8
     e12:	b5e0      	push	{r5, r6, r7, lr}
     e14:	b085      	sub	sp, #20
     e16:	0004      	movs	r4, r0
     e18:	4688      	mov	r8, r1
     e1a:	0015      	movs	r5, r2
     e1c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     e1e:	7a5b      	ldrb	r3, [r3, #9]
     e20:	465a      	mov	r2, fp
     e22:	7a12      	ldrb	r2, [r2, #8]
     e24:	2100      	movs	r1, #0
     e26:	9100      	str	r1, [sp, #0]
     e28:	0029      	movs	r1, r5
     e2a:	4640      	mov	r0, r8
     e2c:	4e28      	ldr	r6, [pc, #160]	; (ed0 <gfx_mono_draw_char+0xc8>)
     e2e:	47b0      	blx	r6
			GFX_PIXEL_CLR);

	switch (font->type) {
     e30:	465b      	mov	r3, fp
     e32:	781b      	ldrb	r3, [r3, #0]
     e34:	2b00      	cmp	r3, #0
     e36:	d006      	beq.n	e46 <gfx_mono_draw_char+0x3e>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     e38:	b005      	add	sp, #20
     e3a:	bc3c      	pop	{r2, r3, r4, r5}
     e3c:	4690      	mov	r8, r2
     e3e:	4699      	mov	r9, r3
     e40:	46a2      	mov	sl, r4
     e42:	46ab      	mov	fp, r5
     e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     e46:	465b      	mov	r3, fp
     e48:	7a1a      	ldrb	r2, [r3, #8]
     e4a:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     e4c:	0752      	lsls	r2, r2, #29
     e4e:	d000      	beq.n	e52 <gfx_mono_draw_char+0x4a>
		char_row_size++;
     e50:	3301      	adds	r3, #1
	glyph_data_offset = char_row_size * font->height *
     e52:	465a      	mov	r2, fp
     e54:	7a52      	ldrb	r2, [r2, #9]
     e56:	4692      	mov	sl, r2
			((uint8_t)ch - font->first_char);
     e58:	465a      	mov	r2, fp
     e5a:	7a97      	ldrb	r7, [r2, #10]
     e5c:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
     e5e:	4652      	mov	r2, sl
     e60:	4357      	muls	r7, r2
     e62:	435f      	muls	r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
     e64:	b2bf      	uxth	r7, r7
     e66:	465b      	mov	r3, fp
     e68:	685b      	ldr	r3, [r3, #4]
     e6a:	469c      	mov	ip, r3
     e6c:	4467      	add	r7, ip
	gfx_coord_t inc_y = y;
     e6e:	9502      	str	r5, [sp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
     e70:	4643      	mov	r3, r8
     e72:	9303      	str	r3, [sp, #12]
     e74:	e020      	b.n	eb8 <gfx_mono_draw_char+0xb0>
			if ((glyph_byte & 0x80)) {
     e76:	b26b      	sxtb	r3, r5
     e78:	2b00      	cmp	r3, #0
     e7a:	db0d      	blt.n	e98 <gfx_mono_draw_char+0x90>
			inc_x += 1;
     e7c:	3401      	adds	r4, #1
     e7e:	b2e4      	uxtb	r4, r4
			glyph_byte <<= 1;
     e80:	006d      	lsls	r5, r5, #1
     e82:	b2ed      	uxtb	r5, r5
		for (i = 0; i < pixelsToDraw; i++) {
     e84:	42a6      	cmp	r6, r4
     e86:	d00d      	beq.n	ea4 <gfx_mono_draw_char+0x9c>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     e88:	4643      	mov	r3, r8
     e8a:	1ae3      	subs	r3, r4, r3
     e8c:	464a      	mov	r2, r9
     e8e:	421a      	tst	r2, r3
     e90:	d1f1      	bne.n	e76 <gfx_mono_draw_char+0x6e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     e92:	783d      	ldrb	r5, [r7, #0]
				glyph_data++;
     e94:	3701      	adds	r7, #1
     e96:	e7ee      	b.n	e76 <gfx_mono_draw_char+0x6e>
				gfx_mono_draw_pixel(inc_x, inc_y,
     e98:	2201      	movs	r2, #1
     e9a:	9902      	ldr	r1, [sp, #8]
     e9c:	0020      	movs	r0, r4
     e9e:	4b0d      	ldr	r3, [pc, #52]	; (ed4 <gfx_mono_draw_char+0xcc>)
     ea0:	4798      	blx	r3
     ea2:	e7eb      	b.n	e7c <gfx_mono_draw_char+0x74>
		inc_y += 1;
     ea4:	9b02      	ldr	r3, [sp, #8]
     ea6:	3301      	adds	r3, #1
     ea8:	b2db      	uxtb	r3, r3
     eaa:	9302      	str	r3, [sp, #8]
		rows_left--;
     eac:	4653      	mov	r3, sl
     eae:	3b01      	subs	r3, #1
     eb0:	b2db      	uxtb	r3, r3
     eb2:	469a      	mov	sl, r3
	} while (rows_left > 0);
     eb4:	2b00      	cmp	r3, #0
     eb6:	d0bf      	beq.n	e38 <gfx_mono_draw_char+0x30>
		uint8_t pixelsToDraw = font->width;
     eb8:	465b      	mov	r3, fp
     eba:	7a1e      	ldrb	r6, [r3, #8]
		for (i = 0; i < pixelsToDraw; i++) {
     ebc:	2e00      	cmp	r6, #0
     ebe:	d0f1      	beq.n	ea4 <gfx_mono_draw_char+0x9c>
     ec0:	4446      	add	r6, r8
     ec2:	b2f6      	uxtb	r6, r6
     ec4:	9c03      	ldr	r4, [sp, #12]
     ec6:	2500      	movs	r5, #0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     ec8:	2307      	movs	r3, #7
     eca:	4699      	mov	r9, r3
     ecc:	e7dc      	b.n	e88 <gfx_mono_draw_char+0x80>
     ece:	46c0      	nop			; (mov r8, r8)
     ed0:	00000dd5 	.word	0x00000dd5
     ed4:	00000f79 	.word	0x00000f79

00000ed8 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
     ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     eda:	0004      	movs	r4, r0
     edc:	000f      	movs	r7, r1
     ede:	0015      	movs	r5, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
     ee0:	2b00      	cmp	r3, #0
     ee2:	d103      	bne.n	eec <gfx_mono_ssd1306_put_byte+0x14>
     ee4:	4b0d      	ldr	r3, [pc, #52]	; (f1c <gfx_mono_ssd1306_put_byte+0x44>)
     ee6:	4798      	blx	r3
     ee8:	42a8      	cmp	r0, r5
     eea:	d015      	beq.n	f18 <gfx_mono_ssd1306_put_byte+0x40>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
     eec:	002a      	movs	r2, r5
     eee:	0039      	movs	r1, r7
     ef0:	0020      	movs	r0, r4
     ef2:	4b0b      	ldr	r3, [pc, #44]	; (f20 <gfx_mono_ssd1306_put_byte+0x48>)
     ef4:	4798      	blx	r3
	address &= 0x0F;
     ef6:	260f      	movs	r6, #15
     ef8:	4034      	ands	r4, r6
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
     efa:	20b0      	movs	r0, #176	; 0xb0
     efc:	4320      	orrs	r0, r4
     efe:	4c09      	ldr	r4, [pc, #36]	; (f24 <gfx_mono_ssd1306_put_byte+0x4c>)
     f00:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
     f02:	0678      	lsls	r0, r7, #25
     f04:	0f40      	lsrs	r0, r0, #29
     f06:	2310      	movs	r3, #16
     f08:	4318      	orrs	r0, r3
     f0a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
     f0c:	0030      	movs	r0, r6
     f0e:	4038      	ands	r0, r7
     f10:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
     f12:	0028      	movs	r0, r5
     f14:	4b04      	ldr	r3, [pc, #16]	; (f28 <gfx_mono_ssd1306_put_byte+0x50>)
     f16:	4798      	blx	r3
}
     f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     f1a:	46c0      	nop			; (mov r8, r8)
     f1c:	00000cfd 	.word	0x00000cfd
     f20:	00000ced 	.word	0x00000ced
     f24:	00000a39 	.word	0x00000a39
     f28:	00000c55 	.word	0x00000c55

00000f2c <gfx_mono_ssd1306_init>:
{
     f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	gfx_mono_set_framebuffer(framebuffer);
     f2e:	480d      	ldr	r0, [pc, #52]	; (f64 <gfx_mono_ssd1306_init+0x38>)
     f30:	4b0d      	ldr	r3, [pc, #52]	; (f68 <gfx_mono_ssd1306_init+0x3c>)
     f32:	4798      	blx	r3
	ssd1306_init();
     f34:	4b0d      	ldr	r3, [pc, #52]	; (f6c <gfx_mono_ssd1306_init+0x40>)
     f36:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
     f38:	2040      	movs	r0, #64	; 0x40
     f3a:	4b0d      	ldr	r3, [pc, #52]	; (f70 <gfx_mono_ssd1306_init+0x44>)
     f3c:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     f3e:	2500      	movs	r5, #0
{
     f40:	2600      	movs	r6, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     f42:	4f0c      	ldr	r7, [pc, #48]	; (f74 <gfx_mono_ssd1306_init+0x48>)
{
     f44:	0034      	movs	r4, r6
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
     f46:	2301      	movs	r3, #1
     f48:	0032      	movs	r2, r6
     f4a:	0021      	movs	r1, r4
     f4c:	0028      	movs	r0, r5
     f4e:	47b8      	blx	r7
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
     f50:	3401      	adds	r4, #1
     f52:	b2e4      	uxtb	r4, r4
     f54:	2c80      	cmp	r4, #128	; 0x80
     f56:	d1f6      	bne.n	f46 <gfx_mono_ssd1306_init+0x1a>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
     f58:	3501      	adds	r5, #1
     f5a:	b2ed      	uxtb	r5, r5
     f5c:	2d08      	cmp	r5, #8
     f5e:	d1f1      	bne.n	f44 <gfx_mono_ssd1306_init+0x18>
}
     f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     f62:	46c0      	nop			; (mov r8, r8)
     f64:	20000110 	.word	0x20000110
     f68:	00000ce1 	.word	0x00000ce1
     f6c:	00000a85 	.word	0x00000a85
     f70:	00000a39 	.word	0x00000a39
     f74:	00000ed9 	.word	0x00000ed9

00000f78 <gfx_mono_ssd1306_draw_pixel>:
{
     f78:	b5f0      	push	{r4, r5, r6, r7, lr}
     f7a:	46c6      	mov	lr, r8
     f7c:	b500      	push	{lr}
     f7e:	0004      	movs	r4, r0
     f80:	0015      	movs	r5, r2
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     f82:	b243      	sxtb	r3, r0
     f84:	2b00      	cmp	r3, #0
     f86:	db01      	blt.n	f8c <gfx_mono_ssd1306_draw_pixel+0x14>
     f88:	293f      	cmp	r1, #63	; 0x3f
     f8a:	d902      	bls.n	f92 <gfx_mono_ssd1306_draw_pixel+0x1a>
}
     f8c:	bc04      	pop	{r2}
     f8e:	4690      	mov	r8, r2
     f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     f92:	08cf      	lsrs	r7, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     f94:	00fb      	lsls	r3, r7, #3
     f96:	1ac9      	subs	r1, r1, r3
     f98:	2601      	movs	r6, #1
     f9a:	408e      	lsls	r6, r1
     f9c:	b2f3      	uxtb	r3, r6
     f9e:	4698      	mov	r8, r3
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
     fa0:	0001      	movs	r1, r0
     fa2:	0038      	movs	r0, r7
     fa4:	4b0c      	ldr	r3, [pc, #48]	; (fd8 <gfx_mono_ssd1306_draw_pixel+0x60>)
     fa6:	4798      	blx	r3
     fa8:	0002      	movs	r2, r0
	switch (color) {
     faa:	2d01      	cmp	r5, #1
     fac:	d009      	beq.n	fc2 <gfx_mono_ssd1306_draw_pixel+0x4a>
     fae:	2d00      	cmp	r5, #0
     fb0:	d00b      	beq.n	fca <gfx_mono_ssd1306_draw_pixel+0x52>
     fb2:	2d02      	cmp	r5, #2
     fb4:	d00c      	beq.n	fd0 <gfx_mono_ssd1306_draw_pixel+0x58>
	gfx_mono_put_byte(page, x, pixel_value);
     fb6:	2300      	movs	r3, #0
     fb8:	0021      	movs	r1, r4
     fba:	0038      	movs	r0, r7
     fbc:	4c07      	ldr	r4, [pc, #28]	; (fdc <gfx_mono_ssd1306_draw_pixel+0x64>)
     fbe:	47a0      	blx	r4
     fc0:	e7e4      	b.n	f8c <gfx_mono_ssd1306_draw_pixel+0x14>
		pixel_value |= pixel_mask;
     fc2:	4643      	mov	r3, r8
     fc4:	4303      	orrs	r3, r0
     fc6:	b2da      	uxtb	r2, r3
		break;
     fc8:	e7f5      	b.n	fb6 <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value &= ~pixel_mask;
     fca:	43b0      	bics	r0, r6
     fcc:	b2c2      	uxtb	r2, r0
		break;
     fce:	e7f2      	b.n	fb6 <gfx_mono_ssd1306_draw_pixel+0x3e>
		pixel_value ^= pixel_mask;
     fd0:	4643      	mov	r3, r8
     fd2:	4043      	eors	r3, r0
     fd4:	b2da      	uxtb	r2, r3
		break;
     fd6:	e7ee      	b.n	fb6 <gfx_mono_ssd1306_draw_pixel+0x3e>
     fd8:	00000cfd 	.word	0x00000cfd
     fdc:	00000ed9 	.word	0x00000ed9

00000fe0 <gfx_mono_ssd1306_get_byte>:
{
     fe0:	b510      	push	{r4, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
     fe2:	4b01      	ldr	r3, [pc, #4]	; (fe8 <gfx_mono_ssd1306_get_byte+0x8>)
     fe4:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
     fe6:	bd10      	pop	{r4, pc}
     fe8:	00000cfd 	.word	0x00000cfd

00000fec <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     fec:	4b0c      	ldr	r3, [pc, #48]	; (1020 <cpu_irq_enter_critical+0x34>)
     fee:	681b      	ldr	r3, [r3, #0]
     ff0:	2b00      	cmp	r3, #0
     ff2:	d106      	bne.n	1002 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     ff4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     ff8:	2b00      	cmp	r3, #0
     ffa:	d007      	beq.n	100c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     ffc:	2200      	movs	r2, #0
     ffe:	4b09      	ldr	r3, [pc, #36]	; (1024 <cpu_irq_enter_critical+0x38>)
    1000:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1002:	4a07      	ldr	r2, [pc, #28]	; (1020 <cpu_irq_enter_critical+0x34>)
    1004:	6813      	ldr	r3, [r2, #0]
    1006:	3301      	adds	r3, #1
    1008:	6013      	str	r3, [r2, #0]
}
    100a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    100c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    100e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1012:	2200      	movs	r2, #0
    1014:	4b04      	ldr	r3, [pc, #16]	; (1028 <cpu_irq_enter_critical+0x3c>)
    1016:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1018:	3201      	adds	r2, #1
    101a:	4b02      	ldr	r3, [pc, #8]	; (1024 <cpu_irq_enter_critical+0x38>)
    101c:	701a      	strb	r2, [r3, #0]
    101e:	e7f0      	b.n	1002 <cpu_irq_enter_critical+0x16>
    1020:	20000510 	.word	0x20000510
    1024:	20000514 	.word	0x20000514
    1028:	20000014 	.word	0x20000014

0000102c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    102c:	4b08      	ldr	r3, [pc, #32]	; (1050 <cpu_irq_leave_critical+0x24>)
    102e:	681a      	ldr	r2, [r3, #0]
    1030:	3a01      	subs	r2, #1
    1032:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1034:	681b      	ldr	r3, [r3, #0]
    1036:	2b00      	cmp	r3, #0
    1038:	d109      	bne.n	104e <cpu_irq_leave_critical+0x22>
    103a:	4b06      	ldr	r3, [pc, #24]	; (1054 <cpu_irq_leave_critical+0x28>)
    103c:	781b      	ldrb	r3, [r3, #0]
    103e:	2b00      	cmp	r3, #0
    1040:	d005      	beq.n	104e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1042:	2201      	movs	r2, #1
    1044:	4b04      	ldr	r3, [pc, #16]	; (1058 <cpu_irq_leave_critical+0x2c>)
    1046:	701a      	strb	r2, [r3, #0]
    1048:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    104c:	b662      	cpsie	i
	}
}
    104e:	4770      	bx	lr
    1050:	20000510 	.word	0x20000510
    1054:	20000514 	.word	0x20000514
    1058:	20000014 	.word	0x20000014

0000105c <system_board_init>:




void system_board_init(void)
{
    105c:	b5f0      	push	{r4, r5, r6, r7, lr}
    105e:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    1060:	ac01      	add	r4, sp, #4
    1062:	2501      	movs	r5, #1
    1064:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    1066:	2700      	movs	r7, #0
    1068:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    106a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    106c:	0021      	movs	r1, r4
    106e:	2013      	movs	r0, #19
    1070:	4e06      	ldr	r6, [pc, #24]	; (108c <system_board_init+0x30>)
    1072:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    1074:	2280      	movs	r2, #128	; 0x80
    1076:	0312      	lsls	r2, r2, #12
    1078:	4b05      	ldr	r3, [pc, #20]	; (1090 <system_board_init+0x34>)
    107a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    107c:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    107e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1080:	0021      	movs	r1, r4
    1082:	201c      	movs	r0, #28
    1084:	47b0      	blx	r6
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
    1086:	b003      	add	sp, #12
    1088:	bdf0      	pop	{r4, r5, r6, r7, pc}
    108a:	46c0      	nop			; (mov r8, r8)
    108c:	00001095 	.word	0x00001095
    1090:	41004400 	.word	0x41004400

00001094 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1094:	b500      	push	{lr}
    1096:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1098:	ab01      	add	r3, sp, #4
    109a:	2280      	movs	r2, #128	; 0x80
    109c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    109e:	780a      	ldrb	r2, [r1, #0]
    10a0:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    10a2:	784a      	ldrb	r2, [r1, #1]
    10a4:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    10a6:	788a      	ldrb	r2, [r1, #2]
    10a8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    10aa:	0019      	movs	r1, r3
    10ac:	4b01      	ldr	r3, [pc, #4]	; (10b4 <port_pin_set_config+0x20>)
    10ae:	4798      	blx	r3
}
    10b0:	b003      	add	sp, #12
    10b2:	bd00      	pop	{pc}
    10b4:	0000268d 	.word	0x0000268d

000010b8 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    10b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    10ba:	46de      	mov	lr, fp
    10bc:	4657      	mov	r7, sl
    10be:	464e      	mov	r6, r9
    10c0:	4645      	mov	r5, r8
    10c2:	b5e0      	push	{r5, r6, r7, lr}
    10c4:	b087      	sub	sp, #28
    10c6:	4680      	mov	r8, r0
    10c8:	9104      	str	r1, [sp, #16]
    10ca:	0016      	movs	r6, r2
    10cc:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    10ce:	2200      	movs	r2, #0
    10d0:	2300      	movs	r3, #0
    10d2:	2100      	movs	r1, #0
    10d4:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    10d6:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    10d8:	2001      	movs	r0, #1
    10da:	0021      	movs	r1, r4
    10dc:	9600      	str	r6, [sp, #0]
    10de:	9701      	str	r7, [sp, #4]
    10e0:	465c      	mov	r4, fp
    10e2:	9403      	str	r4, [sp, #12]
    10e4:	4644      	mov	r4, r8
    10e6:	9405      	str	r4, [sp, #20]
    10e8:	e013      	b.n	1112 <long_division+0x5a>
    10ea:	2420      	movs	r4, #32
    10ec:	1a64      	subs	r4, r4, r1
    10ee:	0005      	movs	r5, r0
    10f0:	40e5      	lsrs	r5, r4
    10f2:	46a8      	mov	r8, r5
    10f4:	e014      	b.n	1120 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    10f6:	9c00      	ldr	r4, [sp, #0]
    10f8:	9d01      	ldr	r5, [sp, #4]
    10fa:	1b12      	subs	r2, r2, r4
    10fc:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    10fe:	465c      	mov	r4, fp
    1100:	464d      	mov	r5, r9
    1102:	432c      	orrs	r4, r5
    1104:	46a3      	mov	fp, r4
    1106:	9c03      	ldr	r4, [sp, #12]
    1108:	4645      	mov	r5, r8
    110a:	432c      	orrs	r4, r5
    110c:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    110e:	3901      	subs	r1, #1
    1110:	d325      	bcc.n	115e <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    1112:	2420      	movs	r4, #32
    1114:	4264      	negs	r4, r4
    1116:	190c      	adds	r4, r1, r4
    1118:	d4e7      	bmi.n	10ea <long_division+0x32>
    111a:	0005      	movs	r5, r0
    111c:	40a5      	lsls	r5, r4
    111e:	46a8      	mov	r8, r5
    1120:	0004      	movs	r4, r0
    1122:	408c      	lsls	r4, r1
    1124:	46a1      	mov	r9, r4
		r = r << 1;
    1126:	1892      	adds	r2, r2, r2
    1128:	415b      	adcs	r3, r3
    112a:	0014      	movs	r4, r2
    112c:	001d      	movs	r5, r3
		if (n & bit_shift) {
    112e:	9e05      	ldr	r6, [sp, #20]
    1130:	464f      	mov	r7, r9
    1132:	403e      	ands	r6, r7
    1134:	46b4      	mov	ip, r6
    1136:	9e04      	ldr	r6, [sp, #16]
    1138:	4647      	mov	r7, r8
    113a:	403e      	ands	r6, r7
    113c:	46b2      	mov	sl, r6
    113e:	4666      	mov	r6, ip
    1140:	4657      	mov	r7, sl
    1142:	433e      	orrs	r6, r7
    1144:	d003      	beq.n	114e <long_division+0x96>
			r |= 0x01;
    1146:	0006      	movs	r6, r0
    1148:	4326      	orrs	r6, r4
    114a:	0032      	movs	r2, r6
    114c:	002b      	movs	r3, r5
		if (r >= d) {
    114e:	9c00      	ldr	r4, [sp, #0]
    1150:	9d01      	ldr	r5, [sp, #4]
    1152:	429d      	cmp	r5, r3
    1154:	d8db      	bhi.n	110e <long_division+0x56>
    1156:	d1ce      	bne.n	10f6 <long_division+0x3e>
    1158:	4294      	cmp	r4, r2
    115a:	d8d8      	bhi.n	110e <long_division+0x56>
    115c:	e7cb      	b.n	10f6 <long_division+0x3e>
    115e:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1160:	4658      	mov	r0, fp
    1162:	0019      	movs	r1, r3
    1164:	b007      	add	sp, #28
    1166:	bc3c      	pop	{r2, r3, r4, r5}
    1168:	4690      	mov	r8, r2
    116a:	4699      	mov	r9, r3
    116c:	46a2      	mov	sl, r4
    116e:	46ab      	mov	fp, r5
    1170:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001172 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1172:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1174:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1176:	2340      	movs	r3, #64	; 0x40
    1178:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    117a:	4281      	cmp	r1, r0
    117c:	d202      	bcs.n	1184 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    117e:	0018      	movs	r0, r3
    1180:	bd10      	pop	{r4, pc}
		baud_calculated++;
    1182:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    1184:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1186:	1c63      	adds	r3, r4, #1
    1188:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    118a:	4288      	cmp	r0, r1
    118c:	d9f9      	bls.n	1182 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    118e:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1190:	2cff      	cmp	r4, #255	; 0xff
    1192:	d8f4      	bhi.n	117e <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    1194:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1196:	2300      	movs	r3, #0
    1198:	e7f1      	b.n	117e <_sercom_get_sync_baud_val+0xc>
	...

0000119c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    119c:	b5f0      	push	{r4, r5, r6, r7, lr}
    119e:	b083      	sub	sp, #12
    11a0:	000f      	movs	r7, r1
    11a2:	0016      	movs	r6, r2
    11a4:	aa08      	add	r2, sp, #32
    11a6:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    11a8:	0004      	movs	r4, r0
    11aa:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    11ac:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    11ae:	42bc      	cmp	r4, r7
    11b0:	d902      	bls.n	11b8 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    11b2:	0010      	movs	r0, r2
    11b4:	b003      	add	sp, #12
    11b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    11b8:	2b00      	cmp	r3, #0
    11ba:	d114      	bne.n	11e6 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    11bc:	0002      	movs	r2, r0
    11be:	0008      	movs	r0, r1
    11c0:	2100      	movs	r1, #0
    11c2:	4c19      	ldr	r4, [pc, #100]	; (1228 <_sercom_get_async_baud_val+0x8c>)
    11c4:	47a0      	blx	r4
    11c6:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    11c8:	003a      	movs	r2, r7
    11ca:	2300      	movs	r3, #0
    11cc:	2000      	movs	r0, #0
    11ce:	4c17      	ldr	r4, [pc, #92]	; (122c <_sercom_get_async_baud_val+0x90>)
    11d0:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    11d2:	2200      	movs	r2, #0
    11d4:	2301      	movs	r3, #1
    11d6:	1a12      	subs	r2, r2, r0
    11d8:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    11da:	0c12      	lsrs	r2, r2, #16
    11dc:	041b      	lsls	r3, r3, #16
    11de:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    11e0:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    11e2:	2200      	movs	r2, #0
    11e4:	e7e5      	b.n	11b2 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    11e6:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    11e8:	2b01      	cmp	r3, #1
    11ea:	d1f9      	bne.n	11e0 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    11ec:	000a      	movs	r2, r1
    11ee:	2300      	movs	r3, #0
    11f0:	2100      	movs	r1, #0
    11f2:	4c0d      	ldr	r4, [pc, #52]	; (1228 <_sercom_get_async_baud_val+0x8c>)
    11f4:	47a0      	blx	r4
    11f6:	0002      	movs	r2, r0
    11f8:	000b      	movs	r3, r1
    11fa:	9200      	str	r2, [sp, #0]
    11fc:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    11fe:	0038      	movs	r0, r7
    1200:	2100      	movs	r1, #0
    1202:	4c0a      	ldr	r4, [pc, #40]	; (122c <_sercom_get_async_baud_val+0x90>)
    1204:	47a0      	blx	r4
    1206:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1208:	2380      	movs	r3, #128	; 0x80
    120a:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    120c:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    120e:	4298      	cmp	r0, r3
    1210:	d8cf      	bhi.n	11b2 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1212:	0f79      	lsrs	r1, r7, #29
    1214:	00f8      	lsls	r0, r7, #3
    1216:	9a00      	ldr	r2, [sp, #0]
    1218:	9b01      	ldr	r3, [sp, #4]
    121a:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    121c:	00ea      	lsls	r2, r5, #3
    121e:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1220:	b2d2      	uxtb	r2, r2
    1222:	0352      	lsls	r2, r2, #13
    1224:	432a      	orrs	r2, r5
    1226:	e7db      	b.n	11e0 <_sercom_get_async_baud_val+0x44>
    1228:	00002f9d 	.word	0x00002f9d
    122c:	000010b9 	.word	0x000010b9

00001230 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1230:	b510      	push	{r4, lr}
    1232:	b082      	sub	sp, #8
    1234:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1236:	4b0e      	ldr	r3, [pc, #56]	; (1270 <sercom_set_gclk_generator+0x40>)
    1238:	781b      	ldrb	r3, [r3, #0]
    123a:	2b00      	cmp	r3, #0
    123c:	d007      	beq.n	124e <sercom_set_gclk_generator+0x1e>
    123e:	2900      	cmp	r1, #0
    1240:	d105      	bne.n	124e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1242:	4b0b      	ldr	r3, [pc, #44]	; (1270 <sercom_set_gclk_generator+0x40>)
    1244:	785b      	ldrb	r3, [r3, #1]
    1246:	4283      	cmp	r3, r0
    1248:	d010      	beq.n	126c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    124a:	201d      	movs	r0, #29
    124c:	e00c      	b.n	1268 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    124e:	a901      	add	r1, sp, #4
    1250:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1252:	2013      	movs	r0, #19
    1254:	4b07      	ldr	r3, [pc, #28]	; (1274 <sercom_set_gclk_generator+0x44>)
    1256:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1258:	2013      	movs	r0, #19
    125a:	4b07      	ldr	r3, [pc, #28]	; (1278 <sercom_set_gclk_generator+0x48>)
    125c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    125e:	4b04      	ldr	r3, [pc, #16]	; (1270 <sercom_set_gclk_generator+0x40>)
    1260:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1262:	2201      	movs	r2, #1
    1264:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1266:	2000      	movs	r0, #0
}
    1268:	b002      	add	sp, #8
    126a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    126c:	2000      	movs	r0, #0
    126e:	e7fb      	b.n	1268 <sercom_set_gclk_generator+0x38>
    1270:	20000518 	.word	0x20000518
    1274:	00002595 	.word	0x00002595
    1278:	00002509 	.word	0x00002509

0000127c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    127c:	4b40      	ldr	r3, [pc, #256]	; (1380 <_sercom_get_default_pad+0x104>)
    127e:	4298      	cmp	r0, r3
    1280:	d031      	beq.n	12e6 <_sercom_get_default_pad+0x6a>
    1282:	d90a      	bls.n	129a <_sercom_get_default_pad+0x1e>
    1284:	4b3f      	ldr	r3, [pc, #252]	; (1384 <_sercom_get_default_pad+0x108>)
    1286:	4298      	cmp	r0, r3
    1288:	d04d      	beq.n	1326 <_sercom_get_default_pad+0xaa>
    128a:	4b3f      	ldr	r3, [pc, #252]	; (1388 <_sercom_get_default_pad+0x10c>)
    128c:	4298      	cmp	r0, r3
    128e:	d05a      	beq.n	1346 <_sercom_get_default_pad+0xca>
    1290:	4b3e      	ldr	r3, [pc, #248]	; (138c <_sercom_get_default_pad+0x110>)
    1292:	4298      	cmp	r0, r3
    1294:	d037      	beq.n	1306 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1296:	2000      	movs	r0, #0
}
    1298:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    129a:	4b3d      	ldr	r3, [pc, #244]	; (1390 <_sercom_get_default_pad+0x114>)
    129c:	4298      	cmp	r0, r3
    129e:	d00c      	beq.n	12ba <_sercom_get_default_pad+0x3e>
    12a0:	4b3c      	ldr	r3, [pc, #240]	; (1394 <_sercom_get_default_pad+0x118>)
    12a2:	4298      	cmp	r0, r3
    12a4:	d1f7      	bne.n	1296 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12a6:	2901      	cmp	r1, #1
    12a8:	d017      	beq.n	12da <_sercom_get_default_pad+0x5e>
    12aa:	2900      	cmp	r1, #0
    12ac:	d05d      	beq.n	136a <_sercom_get_default_pad+0xee>
    12ae:	2902      	cmp	r1, #2
    12b0:	d015      	beq.n	12de <_sercom_get_default_pad+0x62>
    12b2:	2903      	cmp	r1, #3
    12b4:	d015      	beq.n	12e2 <_sercom_get_default_pad+0x66>
	return 0;
    12b6:	2000      	movs	r0, #0
    12b8:	e7ee      	b.n	1298 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12ba:	2901      	cmp	r1, #1
    12bc:	d007      	beq.n	12ce <_sercom_get_default_pad+0x52>
    12be:	2900      	cmp	r1, #0
    12c0:	d051      	beq.n	1366 <_sercom_get_default_pad+0xea>
    12c2:	2902      	cmp	r1, #2
    12c4:	d005      	beq.n	12d2 <_sercom_get_default_pad+0x56>
    12c6:	2903      	cmp	r1, #3
    12c8:	d005      	beq.n	12d6 <_sercom_get_default_pad+0x5a>
	return 0;
    12ca:	2000      	movs	r0, #0
    12cc:	e7e4      	b.n	1298 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12ce:	4832      	ldr	r0, [pc, #200]	; (1398 <_sercom_get_default_pad+0x11c>)
    12d0:	e7e2      	b.n	1298 <_sercom_get_default_pad+0x1c>
    12d2:	4832      	ldr	r0, [pc, #200]	; (139c <_sercom_get_default_pad+0x120>)
    12d4:	e7e0      	b.n	1298 <_sercom_get_default_pad+0x1c>
    12d6:	4832      	ldr	r0, [pc, #200]	; (13a0 <_sercom_get_default_pad+0x124>)
    12d8:	e7de      	b.n	1298 <_sercom_get_default_pad+0x1c>
    12da:	4832      	ldr	r0, [pc, #200]	; (13a4 <_sercom_get_default_pad+0x128>)
    12dc:	e7dc      	b.n	1298 <_sercom_get_default_pad+0x1c>
    12de:	4832      	ldr	r0, [pc, #200]	; (13a8 <_sercom_get_default_pad+0x12c>)
    12e0:	e7da      	b.n	1298 <_sercom_get_default_pad+0x1c>
    12e2:	4832      	ldr	r0, [pc, #200]	; (13ac <_sercom_get_default_pad+0x130>)
    12e4:	e7d8      	b.n	1298 <_sercom_get_default_pad+0x1c>
    12e6:	2901      	cmp	r1, #1
    12e8:	d007      	beq.n	12fa <_sercom_get_default_pad+0x7e>
    12ea:	2900      	cmp	r1, #0
    12ec:	d03f      	beq.n	136e <_sercom_get_default_pad+0xf2>
    12ee:	2902      	cmp	r1, #2
    12f0:	d005      	beq.n	12fe <_sercom_get_default_pad+0x82>
    12f2:	2903      	cmp	r1, #3
    12f4:	d005      	beq.n	1302 <_sercom_get_default_pad+0x86>
	return 0;
    12f6:	2000      	movs	r0, #0
    12f8:	e7ce      	b.n	1298 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12fa:	482d      	ldr	r0, [pc, #180]	; (13b0 <_sercom_get_default_pad+0x134>)
    12fc:	e7cc      	b.n	1298 <_sercom_get_default_pad+0x1c>
    12fe:	482d      	ldr	r0, [pc, #180]	; (13b4 <_sercom_get_default_pad+0x138>)
    1300:	e7ca      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1302:	482d      	ldr	r0, [pc, #180]	; (13b8 <_sercom_get_default_pad+0x13c>)
    1304:	e7c8      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1306:	2901      	cmp	r1, #1
    1308:	d007      	beq.n	131a <_sercom_get_default_pad+0x9e>
    130a:	2900      	cmp	r1, #0
    130c:	d031      	beq.n	1372 <_sercom_get_default_pad+0xf6>
    130e:	2902      	cmp	r1, #2
    1310:	d005      	beq.n	131e <_sercom_get_default_pad+0xa2>
    1312:	2903      	cmp	r1, #3
    1314:	d005      	beq.n	1322 <_sercom_get_default_pad+0xa6>
	return 0;
    1316:	2000      	movs	r0, #0
    1318:	e7be      	b.n	1298 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    131a:	4828      	ldr	r0, [pc, #160]	; (13bc <_sercom_get_default_pad+0x140>)
    131c:	e7bc      	b.n	1298 <_sercom_get_default_pad+0x1c>
    131e:	4828      	ldr	r0, [pc, #160]	; (13c0 <_sercom_get_default_pad+0x144>)
    1320:	e7ba      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1322:	4828      	ldr	r0, [pc, #160]	; (13c4 <_sercom_get_default_pad+0x148>)
    1324:	e7b8      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1326:	2901      	cmp	r1, #1
    1328:	d007      	beq.n	133a <_sercom_get_default_pad+0xbe>
    132a:	2900      	cmp	r1, #0
    132c:	d023      	beq.n	1376 <_sercom_get_default_pad+0xfa>
    132e:	2902      	cmp	r1, #2
    1330:	d005      	beq.n	133e <_sercom_get_default_pad+0xc2>
    1332:	2903      	cmp	r1, #3
    1334:	d005      	beq.n	1342 <_sercom_get_default_pad+0xc6>
	return 0;
    1336:	2000      	movs	r0, #0
    1338:	e7ae      	b.n	1298 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    133a:	4823      	ldr	r0, [pc, #140]	; (13c8 <_sercom_get_default_pad+0x14c>)
    133c:	e7ac      	b.n	1298 <_sercom_get_default_pad+0x1c>
    133e:	4823      	ldr	r0, [pc, #140]	; (13cc <_sercom_get_default_pad+0x150>)
    1340:	e7aa      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1342:	4823      	ldr	r0, [pc, #140]	; (13d0 <_sercom_get_default_pad+0x154>)
    1344:	e7a8      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1346:	2901      	cmp	r1, #1
    1348:	d007      	beq.n	135a <_sercom_get_default_pad+0xde>
    134a:	2900      	cmp	r1, #0
    134c:	d015      	beq.n	137a <_sercom_get_default_pad+0xfe>
    134e:	2902      	cmp	r1, #2
    1350:	d005      	beq.n	135e <_sercom_get_default_pad+0xe2>
    1352:	2903      	cmp	r1, #3
    1354:	d005      	beq.n	1362 <_sercom_get_default_pad+0xe6>
	return 0;
    1356:	2000      	movs	r0, #0
    1358:	e79e      	b.n	1298 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    135a:	481e      	ldr	r0, [pc, #120]	; (13d4 <_sercom_get_default_pad+0x158>)
    135c:	e79c      	b.n	1298 <_sercom_get_default_pad+0x1c>
    135e:	481e      	ldr	r0, [pc, #120]	; (13d8 <_sercom_get_default_pad+0x15c>)
    1360:	e79a      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1362:	481e      	ldr	r0, [pc, #120]	; (13dc <_sercom_get_default_pad+0x160>)
    1364:	e798      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1366:	481e      	ldr	r0, [pc, #120]	; (13e0 <_sercom_get_default_pad+0x164>)
    1368:	e796      	b.n	1298 <_sercom_get_default_pad+0x1c>
    136a:	2003      	movs	r0, #3
    136c:	e794      	b.n	1298 <_sercom_get_default_pad+0x1c>
    136e:	481d      	ldr	r0, [pc, #116]	; (13e4 <_sercom_get_default_pad+0x168>)
    1370:	e792      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1372:	481d      	ldr	r0, [pc, #116]	; (13e8 <_sercom_get_default_pad+0x16c>)
    1374:	e790      	b.n	1298 <_sercom_get_default_pad+0x1c>
    1376:	481d      	ldr	r0, [pc, #116]	; (13ec <_sercom_get_default_pad+0x170>)
    1378:	e78e      	b.n	1298 <_sercom_get_default_pad+0x1c>
    137a:	481d      	ldr	r0, [pc, #116]	; (13f0 <_sercom_get_default_pad+0x174>)
    137c:	e78c      	b.n	1298 <_sercom_get_default_pad+0x1c>
    137e:	46c0      	nop			; (mov r8, r8)
    1380:	42001000 	.word	0x42001000
    1384:	42001800 	.word	0x42001800
    1388:	42001c00 	.word	0x42001c00
    138c:	42001400 	.word	0x42001400
    1390:	42000800 	.word	0x42000800
    1394:	42000c00 	.word	0x42000c00
    1398:	00050003 	.word	0x00050003
    139c:	00060003 	.word	0x00060003
    13a0:	00070003 	.word	0x00070003
    13a4:	00010003 	.word	0x00010003
    13a8:	001e0003 	.word	0x001e0003
    13ac:	001f0003 	.word	0x001f0003
    13b0:	000d0002 	.word	0x000d0002
    13b4:	000e0002 	.word	0x000e0002
    13b8:	000f0002 	.word	0x000f0002
    13bc:	00110003 	.word	0x00110003
    13c0:	00120003 	.word	0x00120003
    13c4:	00130003 	.word	0x00130003
    13c8:	003f0005 	.word	0x003f0005
    13cc:	003e0005 	.word	0x003e0005
    13d0:	00520005 	.word	0x00520005
    13d4:	00170003 	.word	0x00170003
    13d8:	00180003 	.word	0x00180003
    13dc:	00190003 	.word	0x00190003
    13e0:	00040003 	.word	0x00040003
    13e4:	000c0002 	.word	0x000c0002
    13e8:	00100003 	.word	0x00100003
    13ec:	00530005 	.word	0x00530005
    13f0:	00160003 	.word	0x00160003

000013f4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    13f4:	b530      	push	{r4, r5, lr}
    13f6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    13f8:	4b0b      	ldr	r3, [pc, #44]	; (1428 <_sercom_get_sercom_inst_index+0x34>)
    13fa:	466a      	mov	r2, sp
    13fc:	cb32      	ldmia	r3!, {r1, r4, r5}
    13fe:	c232      	stmia	r2!, {r1, r4, r5}
    1400:	cb32      	ldmia	r3!, {r1, r4, r5}
    1402:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1404:	9b00      	ldr	r3, [sp, #0]
    1406:	4283      	cmp	r3, r0
    1408:	d00b      	beq.n	1422 <_sercom_get_sercom_inst_index+0x2e>
    140a:	2301      	movs	r3, #1
    140c:	009a      	lsls	r2, r3, #2
    140e:	4669      	mov	r1, sp
    1410:	5852      	ldr	r2, [r2, r1]
    1412:	4282      	cmp	r2, r0
    1414:	d006      	beq.n	1424 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1416:	3301      	adds	r3, #1
    1418:	2b06      	cmp	r3, #6
    141a:	d1f7      	bne.n	140c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    141c:	2000      	movs	r0, #0
}
    141e:	b007      	add	sp, #28
    1420:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1422:	2300      	movs	r3, #0
			return i;
    1424:	b2d8      	uxtb	r0, r3
    1426:	e7fa      	b.n	141e <_sercom_get_sercom_inst_index+0x2a>
    1428:	00003414 	.word	0x00003414

0000142c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    142c:	4770      	bx	lr
	...

00001430 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1430:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1432:	4b0a      	ldr	r3, [pc, #40]	; (145c <_sercom_set_handler+0x2c>)
    1434:	781b      	ldrb	r3, [r3, #0]
    1436:	2b00      	cmp	r3, #0
    1438:	d10c      	bne.n	1454 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    143a:	4f09      	ldr	r7, [pc, #36]	; (1460 <_sercom_set_handler+0x30>)
    143c:	4e09      	ldr	r6, [pc, #36]	; (1464 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    143e:	4d0a      	ldr	r5, [pc, #40]	; (1468 <_sercom_set_handler+0x38>)
    1440:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1442:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1444:	195a      	adds	r2, r3, r5
    1446:	6014      	str	r4, [r2, #0]
    1448:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    144a:	2b18      	cmp	r3, #24
    144c:	d1f9      	bne.n	1442 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    144e:	2201      	movs	r2, #1
    1450:	4b02      	ldr	r3, [pc, #8]	; (145c <_sercom_set_handler+0x2c>)
    1452:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1454:	0080      	lsls	r0, r0, #2
    1456:	4b02      	ldr	r3, [pc, #8]	; (1460 <_sercom_set_handler+0x30>)
    1458:	50c1      	str	r1, [r0, r3]
}
    145a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    145c:	2000051a 	.word	0x2000051a
    1460:	2000051c 	.word	0x2000051c
    1464:	0000142d 	.word	0x0000142d
    1468:	20000614 	.word	0x20000614

0000146c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    146c:	b500      	push	{lr}
    146e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1470:	2309      	movs	r3, #9
    1472:	466a      	mov	r2, sp
    1474:	7013      	strb	r3, [r2, #0]
    1476:	3301      	adds	r3, #1
    1478:	7053      	strb	r3, [r2, #1]
    147a:	3301      	adds	r3, #1
    147c:	7093      	strb	r3, [r2, #2]
    147e:	3301      	adds	r3, #1
    1480:	70d3      	strb	r3, [r2, #3]
    1482:	3301      	adds	r3, #1
    1484:	7113      	strb	r3, [r2, #4]
    1486:	3301      	adds	r3, #1
    1488:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    148a:	4b03      	ldr	r3, [pc, #12]	; (1498 <_sercom_get_interrupt_vector+0x2c>)
    148c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    148e:	466b      	mov	r3, sp
    1490:	5618      	ldrsb	r0, [r3, r0]
}
    1492:	b003      	add	sp, #12
    1494:	bd00      	pop	{pc}
    1496:	46c0      	nop			; (mov r8, r8)
    1498:	000013f5 	.word	0x000013f5

0000149c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    149c:	b510      	push	{r4, lr}
    149e:	4b02      	ldr	r3, [pc, #8]	; (14a8 <SERCOM0_Handler+0xc>)
    14a0:	681b      	ldr	r3, [r3, #0]
    14a2:	2000      	movs	r0, #0
    14a4:	4798      	blx	r3
    14a6:	bd10      	pop	{r4, pc}
    14a8:	2000051c 	.word	0x2000051c

000014ac <SERCOM1_Handler>:
    14ac:	b510      	push	{r4, lr}
    14ae:	4b02      	ldr	r3, [pc, #8]	; (14b8 <SERCOM1_Handler+0xc>)
    14b0:	685b      	ldr	r3, [r3, #4]
    14b2:	2001      	movs	r0, #1
    14b4:	4798      	blx	r3
    14b6:	bd10      	pop	{r4, pc}
    14b8:	2000051c 	.word	0x2000051c

000014bc <SERCOM2_Handler>:
    14bc:	b510      	push	{r4, lr}
    14be:	4b02      	ldr	r3, [pc, #8]	; (14c8 <SERCOM2_Handler+0xc>)
    14c0:	689b      	ldr	r3, [r3, #8]
    14c2:	2002      	movs	r0, #2
    14c4:	4798      	blx	r3
    14c6:	bd10      	pop	{r4, pc}
    14c8:	2000051c 	.word	0x2000051c

000014cc <SERCOM3_Handler>:
    14cc:	b510      	push	{r4, lr}
    14ce:	4b02      	ldr	r3, [pc, #8]	; (14d8 <SERCOM3_Handler+0xc>)
    14d0:	68db      	ldr	r3, [r3, #12]
    14d2:	2003      	movs	r0, #3
    14d4:	4798      	blx	r3
    14d6:	bd10      	pop	{r4, pc}
    14d8:	2000051c 	.word	0x2000051c

000014dc <SERCOM4_Handler>:
    14dc:	b510      	push	{r4, lr}
    14de:	4b02      	ldr	r3, [pc, #8]	; (14e8 <SERCOM4_Handler+0xc>)
    14e0:	691b      	ldr	r3, [r3, #16]
    14e2:	2004      	movs	r0, #4
    14e4:	4798      	blx	r3
    14e6:	bd10      	pop	{r4, pc}
    14e8:	2000051c 	.word	0x2000051c

000014ec <SERCOM5_Handler>:
    14ec:	b510      	push	{r4, lr}
    14ee:	4b02      	ldr	r3, [pc, #8]	; (14f8 <SERCOM5_Handler+0xc>)
    14f0:	695b      	ldr	r3, [r3, #20]
    14f2:	2005      	movs	r0, #5
    14f4:	4798      	blx	r3
    14f6:	bd10      	pop	{r4, pc}
    14f8:	2000051c 	.word	0x2000051c

000014fc <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    14fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    14fe:	b08b      	sub	sp, #44	; 0x2c
    1500:	0005      	movs	r5, r0
    1502:	000c      	movs	r4, r1
    1504:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1506:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1508:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    150a:	201c      	movs	r0, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    150c:	079b      	lsls	r3, r3, #30
    150e:	d501      	bpl.n	1514 <spi_init+0x18>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1510:	b00b      	add	sp, #44	; 0x2c
    1512:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1514:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1516:	3817      	subs	r0, #23
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1518:	07db      	lsls	r3, r3, #31
    151a:	d4f9      	bmi.n	1510 <spi_init+0x14>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    151c:	0008      	movs	r0, r1
    151e:	4b60      	ldr	r3, [pc, #384]	; (16a0 <spi_init+0x1a4>)
    1520:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1522:	4a60      	ldr	r2, [pc, #384]	; (16a4 <spi_init+0x1a8>)
    1524:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1526:	1c87      	adds	r7, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1528:	2301      	movs	r3, #1
    152a:	40bb      	lsls	r3, r7
    152c:	430b      	orrs	r3, r1
    152e:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1530:	a909      	add	r1, sp, #36	; 0x24
    1532:	2724      	movs	r7, #36	; 0x24
    1534:	5df3      	ldrb	r3, [r6, r7]
    1536:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1538:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    153a:	b2c3      	uxtb	r3, r0
    153c:	9301      	str	r3, [sp, #4]
    153e:	0018      	movs	r0, r3
    1540:	4b59      	ldr	r3, [pc, #356]	; (16a8 <spi_init+0x1ac>)
    1542:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1544:	9801      	ldr	r0, [sp, #4]
    1546:	4b59      	ldr	r3, [pc, #356]	; (16ac <spi_init+0x1b0>)
    1548:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    154a:	5df0      	ldrb	r0, [r6, r7]
    154c:	2100      	movs	r1, #0
    154e:	4b58      	ldr	r3, [pc, #352]	; (16b0 <spi_init+0x1b4>)
    1550:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1552:	7833      	ldrb	r3, [r6, #0]
    1554:	2b01      	cmp	r3, #1
    1556:	d038      	beq.n	15ca <spi_init+0xce>
    1558:	002b      	movs	r3, r5
    155a:	330c      	adds	r3, #12
    155c:	0029      	movs	r1, r5
    155e:	3128      	adds	r1, #40	; 0x28
		module->callback[i]        = NULL;
    1560:	2200      	movs	r2, #0
    1562:	c304      	stmia	r3!, {r2}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1564:	428b      	cmp	r3, r1
    1566:	d1fc      	bne.n	1562 <spi_init+0x66>
	module->tx_buffer_ptr              = NULL;
    1568:	2300      	movs	r3, #0
    156a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    156c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    156e:	2400      	movs	r4, #0
    1570:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1572:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    1574:	3336      	adds	r3, #54	; 0x36
    1576:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1578:	3301      	adds	r3, #1
    157a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    157c:	3301      	adds	r3, #1
    157e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1580:	3b35      	subs	r3, #53	; 0x35
    1582:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    1584:	712c      	strb	r4, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    1586:	6828      	ldr	r0, [r5, #0]
    1588:	4b45      	ldr	r3, [pc, #276]	; (16a0 <spi_init+0x1a4>)
    158a:	4798      	blx	r3
    158c:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    158e:	4949      	ldr	r1, [pc, #292]	; (16b4 <spi_init+0x1b8>)
    1590:	4b49      	ldr	r3, [pc, #292]	; (16b8 <spi_init+0x1bc>)
    1592:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1594:	00bf      	lsls	r7, r7, #2
    1596:	4b49      	ldr	r3, [pc, #292]	; (16bc <spi_init+0x1c0>)
    1598:	50fd      	str	r5, [r7, r3]
	SercomSpi *const spi_module = &(module->hw->SPI);
    159a:	682f      	ldr	r7, [r5, #0]
    159c:	ab04      	add	r3, sp, #16
    159e:	2280      	movs	r2, #128	; 0x80
    15a0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    15a2:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    15a4:	3a7f      	subs	r2, #127	; 0x7f
    15a6:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    15a8:	70dc      	strb	r4, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    15aa:	7833      	ldrb	r3, [r6, #0]
    15ac:	2b00      	cmp	r3, #0
    15ae:	d102      	bne.n	15b6 <spi_init+0xba>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    15b0:	2200      	movs	r2, #0
    15b2:	ab04      	add	r3, sp, #16
    15b4:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    15b6:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    15b8:	9305      	str	r3, [sp, #20]
    15ba:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    15bc:	9306      	str	r3, [sp, #24]
    15be:	6b33      	ldr	r3, [r6, #48]	; 0x30
    15c0:	9307      	str	r3, [sp, #28]
    15c2:	6b73      	ldr	r3, [r6, #52]	; 0x34
    15c4:	9308      	str	r3, [sp, #32]
    15c6:	2400      	movs	r4, #0
    15c8:	e00b      	b.n	15e2 <spi_init+0xe6>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    15ca:	6823      	ldr	r3, [r4, #0]
    15cc:	220c      	movs	r2, #12
    15ce:	4313      	orrs	r3, r2
    15d0:	6023      	str	r3, [r4, #0]
    15d2:	e7c1      	b.n	1558 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    15d4:	0038      	movs	r0, r7
    15d6:	4b3a      	ldr	r3, [pc, #232]	; (16c0 <spi_init+0x1c4>)
    15d8:	4798      	blx	r3
    15da:	e00a      	b.n	15f2 <spi_init+0xf6>
    15dc:	3401      	adds	r4, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    15de:	2c04      	cmp	r4, #4
    15e0:	d010      	beq.n	1604 <spi_init+0x108>
    15e2:	b2e1      	uxtb	r1, r4
		uint32_t current_pinmux = pad_pinmuxes[pad];
    15e4:	00a3      	lsls	r3, r4, #2
    15e6:	aa02      	add	r2, sp, #8
    15e8:	200c      	movs	r0, #12
    15ea:	1812      	adds	r2, r2, r0
    15ec:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    15ee:	2800      	cmp	r0, #0
    15f0:	d0f0      	beq.n	15d4 <spi_init+0xd8>
		if (current_pinmux != PINMUX_UNUSED) {
    15f2:	1c43      	adds	r3, r0, #1
    15f4:	d0f2      	beq.n	15dc <spi_init+0xe0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    15f6:	a904      	add	r1, sp, #16
    15f8:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    15fa:	0c00      	lsrs	r0, r0, #16
    15fc:	b2c0      	uxtb	r0, r0
    15fe:	4b31      	ldr	r3, [pc, #196]	; (16c4 <spi_init+0x1c8>)
    1600:	4798      	blx	r3
    1602:	e7eb      	b.n	15dc <spi_init+0xe0>
	module->mode             = config->mode;
    1604:	7833      	ldrb	r3, [r6, #0]
    1606:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    1608:	7c33      	ldrb	r3, [r6, #16]
    160a:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    160c:	7cb3      	ldrb	r3, [r6, #18]
    160e:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    1610:	7d33      	ldrb	r3, [r6, #20]
    1612:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
    1614:	2200      	movs	r2, #0
    1616:	ab02      	add	r3, sp, #8
    1618:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    161a:	7833      	ldrb	r3, [r6, #0]
    161c:	2b01      	cmp	r3, #1
    161e:	d028      	beq.n	1672 <spi_init+0x176>
	ctrla |= config->transfer_mode;
    1620:	6873      	ldr	r3, [r6, #4]
    1622:	68b2      	ldr	r2, [r6, #8]
    1624:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    1626:	68f2      	ldr	r2, [r6, #12]
    1628:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    162a:	7c31      	ldrb	r1, [r6, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    162c:	7c72      	ldrb	r2, [r6, #17]
    162e:	2a00      	cmp	r2, #0
    1630:	d103      	bne.n	163a <spi_init+0x13e>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1632:	4a25      	ldr	r2, [pc, #148]	; (16c8 <spi_init+0x1cc>)
    1634:	7892      	ldrb	r2, [r2, #2]
    1636:	0792      	lsls	r2, r2, #30
    1638:	d501      	bpl.n	163e <spi_init+0x142>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    163a:	2280      	movs	r2, #128	; 0x80
    163c:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    163e:	7cb2      	ldrb	r2, [r6, #18]
    1640:	2a00      	cmp	r2, #0
    1642:	d002      	beq.n	164a <spi_init+0x14e>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1644:	2280      	movs	r2, #128	; 0x80
    1646:	0292      	lsls	r2, r2, #10
    1648:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    164a:	7cf2      	ldrb	r2, [r6, #19]
    164c:	2a00      	cmp	r2, #0
    164e:	d002      	beq.n	1656 <spi_init+0x15a>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1650:	2280      	movs	r2, #128	; 0x80
    1652:	0092      	lsls	r2, r2, #2
    1654:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    1656:	7d32      	ldrb	r2, [r6, #20]
    1658:	2a00      	cmp	r2, #0
    165a:	d002      	beq.n	1662 <spi_init+0x166>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    165c:	2280      	movs	r2, #128	; 0x80
    165e:	0192      	lsls	r2, r2, #6
    1660:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    1662:	683a      	ldr	r2, [r7, #0]
    1664:	4313      	orrs	r3, r2
    1666:	603b      	str	r3, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
    1668:	687b      	ldr	r3, [r7, #4]
    166a:	430b      	orrs	r3, r1
    166c:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
    166e:	2000      	movs	r0, #0
    1670:	e74e      	b.n	1510 <spi_init+0x14>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1672:	6828      	ldr	r0, [r5, #0]
    1674:	4b0a      	ldr	r3, [pc, #40]	; (16a0 <spi_init+0x1a4>)
    1676:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1678:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    167a:	b2c0      	uxtb	r0, r0
    167c:	4b13      	ldr	r3, [pc, #76]	; (16cc <spi_init+0x1d0>)
    167e:	4798      	blx	r3
    1680:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    1682:	ab02      	add	r3, sp, #8
    1684:	1d9a      	adds	r2, r3, #6
    1686:	69b0      	ldr	r0, [r6, #24]
    1688:	4b11      	ldr	r3, [pc, #68]	; (16d0 <spi_init+0x1d4>)
    168a:	4798      	blx	r3
    168c:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    168e:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    1690:	2b00      	cmp	r3, #0
    1692:	d000      	beq.n	1696 <spi_init+0x19a>
    1694:	e73c      	b.n	1510 <spi_init+0x14>
		spi_module->BAUD.reg = (uint8_t)baud;
    1696:	ab02      	add	r3, sp, #8
    1698:	3306      	adds	r3, #6
    169a:	781b      	ldrb	r3, [r3, #0]
    169c:	733b      	strb	r3, [r7, #12]
    169e:	e7bf      	b.n	1620 <spi_init+0x124>
    16a0:	000013f5 	.word	0x000013f5
    16a4:	40000400 	.word	0x40000400
    16a8:	00002595 	.word	0x00002595
    16ac:	00002509 	.word	0x00002509
    16b0:	00001231 	.word	0x00001231
    16b4:	00001895 	.word	0x00001895
    16b8:	00001431 	.word	0x00001431
    16bc:	20000614 	.word	0x20000614
    16c0:	0000127d 	.word	0x0000127d
    16c4:	0000268d 	.word	0x0000268d
    16c8:	41002000 	.word	0x41002000
    16cc:	000025b1 	.word	0x000025b1
    16d0:	00001173 	.word	0x00001173

000016d4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    16d4:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    16d6:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    16d8:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    16da:	2c01      	cmp	r4, #1
    16dc:	d001      	beq.n	16e2 <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    16de:	0018      	movs	r0, r3
    16e0:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    16e2:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    16e4:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    16e6:	2c00      	cmp	r4, #0
    16e8:	d1f9      	bne.n	16de <spi_select_slave+0xa>
		if (select) {
    16ea:	2a00      	cmp	r2, #0
    16ec:	d058      	beq.n	17a0 <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    16ee:	784b      	ldrb	r3, [r1, #1]
    16f0:	2b00      	cmp	r3, #0
    16f2:	d044      	beq.n	177e <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    16f4:	6803      	ldr	r3, [r0, #0]
    16f6:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    16f8:	07db      	lsls	r3, r3, #31
    16fa:	d410      	bmi.n	171e <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    16fc:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    16fe:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1700:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1702:	2900      	cmp	r1, #0
    1704:	d104      	bne.n	1710 <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    1706:	0953      	lsrs	r3, r2, #5
    1708:	01db      	lsls	r3, r3, #7
    170a:	492e      	ldr	r1, [pc, #184]	; (17c4 <spi_select_slave+0xf0>)
    170c:	468c      	mov	ip, r1
    170e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1710:	211f      	movs	r1, #31
    1712:	4011      	ands	r1, r2
    1714:	2201      	movs	r2, #1
    1716:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1718:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    171a:	2305      	movs	r3, #5
    171c:	e7df      	b.n	16de <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    171e:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1720:	09d4      	lsrs	r4, r2, #7
		return NULL;
    1722:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1724:	2c00      	cmp	r4, #0
    1726:	d104      	bne.n	1732 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    1728:	0953      	lsrs	r3, r2, #5
    172a:	01db      	lsls	r3, r3, #7
    172c:	4c25      	ldr	r4, [pc, #148]	; (17c4 <spi_select_slave+0xf0>)
    172e:	46a4      	mov	ip, r4
    1730:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1732:	241f      	movs	r4, #31
    1734:	4014      	ands	r4, r2
    1736:	2201      	movs	r2, #1
    1738:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    173a:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    173c:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    173e:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1740:	07d2      	lsls	r2, r2, #31
    1742:	d501      	bpl.n	1748 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1744:	788a      	ldrb	r2, [r1, #2]
    1746:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    1748:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    174a:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    174c:	2a00      	cmp	r2, #0
    174e:	d1c6      	bne.n	16de <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1750:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    1752:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1754:	7e13      	ldrb	r3, [r2, #24]
    1756:	420b      	tst	r3, r1
    1758:	d0fc      	beq.n	1754 <spi_select_slave+0x80>
    175a:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    175c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    175e:	0749      	lsls	r1, r1, #29
    1760:	d5bd      	bpl.n	16de <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1762:	8b53      	ldrh	r3, [r2, #26]
    1764:	075b      	lsls	r3, r3, #29
    1766:	d501      	bpl.n	176c <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1768:	2304      	movs	r3, #4
    176a:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    176c:	7983      	ldrb	r3, [r0, #6]
    176e:	2b01      	cmp	r3, #1
    1770:	d002      	beq.n	1778 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1772:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1774:	2300      	movs	r3, #0
    1776:	e7b2      	b.n	16de <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1778:	6a93      	ldr	r3, [r2, #40]	; 0x28
    177a:	2300      	movs	r3, #0
    177c:	e7af      	b.n	16de <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    177e:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    1780:	09d1      	lsrs	r1, r2, #7
		return NULL;
    1782:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1784:	2900      	cmp	r1, #0
    1786:	d104      	bne.n	1792 <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    1788:	0953      	lsrs	r3, r2, #5
    178a:	01db      	lsls	r3, r3, #7
    178c:	490d      	ldr	r1, [pc, #52]	; (17c4 <spi_select_slave+0xf0>)
    178e:	468c      	mov	ip, r1
    1790:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1792:	211f      	movs	r1, #31
    1794:	4011      	ands	r1, r2
    1796:	2201      	movs	r2, #1
    1798:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    179a:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    179c:	2300      	movs	r3, #0
    179e:	e79e      	b.n	16de <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    17a0:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    17a2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    17a4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    17a6:	2900      	cmp	r1, #0
    17a8:	d104      	bne.n	17b4 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    17aa:	0953      	lsrs	r3, r2, #5
    17ac:	01db      	lsls	r3, r3, #7
    17ae:	4905      	ldr	r1, [pc, #20]	; (17c4 <spi_select_slave+0xf0>)
    17b0:	468c      	mov	ip, r1
    17b2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    17b4:	211f      	movs	r1, #31
    17b6:	4011      	ands	r1, r2
    17b8:	2201      	movs	r2, #1
    17ba:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    17bc:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    17be:	2300      	movs	r3, #0
    17c0:	e78d      	b.n	16de <spi_select_slave+0xa>
    17c2:	46c0      	nop			; (mov r8, r8)
    17c4:	41004400 	.word	0x41004400

000017c8 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    17c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    17ca:	46de      	mov	lr, fp
    17cc:	4657      	mov	r7, sl
    17ce:	464e      	mov	r6, r9
    17d0:	4645      	mov	r5, r8
    17d2:	b5e0      	push	{r5, r6, r7, lr}
    17d4:	b083      	sub	sp, #12
    17d6:	468a      	mov	sl, r1
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    17d8:	2338      	movs	r3, #56	; 0x38
    17da:	5cc4      	ldrb	r4, [r0, r3]
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    17dc:	3b33      	subs	r3, #51	; 0x33
	if (module->status == STATUS_BUSY) {
    17de:	2c05      	cmp	r4, #5
    17e0:	d002      	beq.n	17e8 <spi_write_buffer_wait+0x20>
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    17e2:	3312      	adds	r3, #18
	if (length == 0) {
    17e4:	2a00      	cmp	r2, #0
    17e6:	d14b      	bne.n	1880 <spi_write_buffer_wait+0xb8>
			}
		}
	}
#  endif
	return STATUS_OK;
}
    17e8:	0018      	movs	r0, r3
    17ea:	b003      	add	sp, #12
    17ec:	bc3c      	pop	{r2, r3, r4, r5}
    17ee:	4690      	mov	r8, r2
    17f0:	4699      	mov	r9, r3
    17f2:	46a2      	mov	sl, r4
    17f4:	46ab      	mov	fp, r5
    17f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			data_to_send |= (tx_data[tx_pos++] << 8);
    17f8:	3702      	adds	r7, #2
    17fa:	b2bf      	uxth	r7, r7
    17fc:	4641      	mov	r1, r8
    17fe:	4653      	mov	r3, sl
    1800:	5c59      	ldrb	r1, [r3, r1]
    1802:	0209      	lsls	r1, r1, #8
    1804:	465b      	mov	r3, fp
    1806:	430b      	orrs	r3, r1
    1808:	e018      	b.n	183c <spi_write_buffer_wait+0x74>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    180a:	7983      	ldrb	r3, [r0, #6]
    180c:	2b01      	cmp	r3, #1
    180e:	d02a      	beq.n	1866 <spi_write_buffer_wait+0x9e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1810:	6a93      	ldr	r3, [r2, #40]	; 0x28
	while (length--) {
    1812:	3e01      	subs	r6, #1
    1814:	b2b6      	uxth	r6, r6
    1816:	4566      	cmp	r6, ip
    1818:	d027      	beq.n	186a <spi_write_buffer_wait+0xa2>
	SercomSpi *const spi_module = &(module->hw->SPI);
    181a:	6802      	ldr	r2, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    181c:	7e13      	ldrb	r3, [r2, #24]
		while (!spi_is_ready_to_write(module)) {
    181e:	4223      	tst	r3, r4
    1820:	d0fc      	beq.n	181c <spi_write_buffer_wait+0x54>
		uint16_t data_to_send = tx_data[tx_pos++];
    1822:	1c7b      	adds	r3, r7, #1
    1824:	b29b      	uxth	r3, r3
    1826:	4698      	mov	r8, r3
    1828:	4653      	mov	r3, sl
    182a:	5ddb      	ldrb	r3, [r3, r7]
    182c:	469b      	mov	fp, r3
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    182e:	7981      	ldrb	r1, [r0, #6]
    1830:	2901      	cmp	r1, #1
    1832:	d0e1      	beq.n	17f8 <spi_write_buffer_wait+0x30>
		uint16_t data_to_send = tx_data[tx_pos++];
    1834:	4669      	mov	r1, sp
    1836:	80cb      	strh	r3, [r1, #6]
    1838:	88cb      	ldrh	r3, [r1, #6]
    183a:	4647      	mov	r7, r8
    183c:	7e11      	ldrb	r1, [r2, #24]
	if (!spi_is_ready_to_write(module)) {
    183e:	4221      	tst	r1, r4
    1840:	d002      	beq.n	1848 <spi_write_buffer_wait+0x80>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1842:	05db      	lsls	r3, r3, #23
    1844:	0ddb      	lsrs	r3, r3, #23
    1846:	6293      	str	r3, [r2, #40]	; 0x28
		if (module->receiver_enabled) {
    1848:	79c3      	ldrb	r3, [r0, #7]
    184a:	2b00      	cmp	r3, #0
    184c:	d0e1      	beq.n	1812 <spi_write_buffer_wait+0x4a>
	SercomSpi *const spi_module = &(module->hw->SPI);
    184e:	6802      	ldr	r2, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1850:	7e13      	ldrb	r3, [r2, #24]
			while (!spi_is_ready_to_read(module)) {
    1852:	422b      	tst	r3, r5
    1854:	d0fc      	beq.n	1850 <spi_write_buffer_wait+0x88>
    1856:	7e13      	ldrb	r3, [r2, #24]
	if (!spi_is_ready_to_read(module)) {
    1858:	422b      	tst	r3, r5
    185a:	d0da      	beq.n	1812 <spi_write_buffer_wait+0x4a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    185c:	8b53      	ldrh	r3, [r2, #26]
    185e:	422b      	tst	r3, r5
    1860:	d0d3      	beq.n	180a <spi_write_buffer_wait+0x42>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1862:	8355      	strh	r5, [r2, #26]
    1864:	e7d1      	b.n	180a <spi_write_buffer_wait+0x42>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1866:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1868:	e7d3      	b.n	1812 <spi_write_buffer_wait+0x4a>
	if (module->mode == SPI_MODE_MASTER) {
    186a:	7942      	ldrb	r2, [r0, #5]
	return STATUS_OK;
    186c:	2300      	movs	r3, #0
	if (module->mode == SPI_MODE_MASTER) {
    186e:	2a01      	cmp	r2, #1
    1870:	d1ba      	bne.n	17e8 <spi_write_buffer_wait+0x20>
	SercomSpi *const spi_module = &(module->hw->SPI);
    1872:	6801      	ldr	r1, [r0, #0]
		while (!spi_is_write_complete(module)) {
    1874:	3201      	adds	r2, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1876:	7e0b      	ldrb	r3, [r1, #24]
    1878:	4213      	tst	r3, r2
    187a:	d0fc      	beq.n	1876 <spi_write_buffer_wait+0xae>
	return STATUS_OK;
    187c:	2300      	movs	r3, #0
    187e:	e7b3      	b.n	17e8 <spi_write_buffer_wait+0x20>
	while (length--) {
    1880:	3a01      	subs	r2, #1
    1882:	b296      	uxth	r6, r2
    1884:	2700      	movs	r7, #0
		while (!spi_is_ready_to_write(module)) {
    1886:	2401      	movs	r4, #1
			while (!spi_is_ready_to_read(module)) {
    1888:	2504      	movs	r5, #4
	while (length--) {
    188a:	4b01      	ldr	r3, [pc, #4]	; (1890 <spi_write_buffer_wait+0xc8>)
    188c:	469c      	mov	ip, r3
    188e:	e7c4      	b.n	181a <spi_write_buffer_wait+0x52>
    1890:	0000ffff 	.word	0x0000ffff

00001894 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    1894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    1896:	0080      	lsls	r0, r0, #2
    1898:	4b70      	ldr	r3, [pc, #448]	; (1a5c <_spi_interrupt_handler+0x1c8>)
    189a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    189c:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    189e:	2337      	movs	r3, #55	; 0x37
	uint8_t callback_mask =
    18a0:	5ce7      	ldrb	r7, [r4, r3]
    18a2:	2236      	movs	r2, #54	; 0x36
    18a4:	5ca2      	ldrb	r2, [r4, r2]
    18a6:	4017      	ands	r7, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    18a8:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    18aa:	7db5      	ldrb	r5, [r6, #22]
    18ac:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    18ae:	07eb      	lsls	r3, r5, #31
    18b0:	d502      	bpl.n	18b8 <_spi_interrupt_handler+0x24>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    18b2:	7963      	ldrb	r3, [r4, #5]
    18b4:	2b01      	cmp	r3, #1
    18b6:	d01e      	beq.n	18f6 <_spi_interrupt_handler+0x62>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    18b8:	076b      	lsls	r3, r5, #29
    18ba:	d511      	bpl.n	18e0 <_spi_interrupt_handler+0x4c>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    18bc:	8b73      	ldrh	r3, [r6, #26]
    18be:	075b      	lsls	r3, r3, #29
    18c0:	d55a      	bpl.n	1978 <_spi_interrupt_handler+0xe4>
			if (module->dir != SPI_DIRECTION_WRITE) {
    18c2:	7a63      	ldrb	r3, [r4, #9]
    18c4:	2b01      	cmp	r3, #1
    18c6:	d008      	beq.n	18da <_spi_interrupt_handler+0x46>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    18c8:	221e      	movs	r2, #30
    18ca:	2338      	movs	r3, #56	; 0x38
    18cc:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    18ce:	3b35      	subs	r3, #53	; 0x35
    18d0:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    18d2:	3302      	adds	r3, #2
    18d4:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    18d6:	073b      	lsls	r3, r7, #28
    18d8:	d44a      	bmi.n	1970 <_spi_interrupt_handler+0xdc>
					(module->callback[SPI_CALLBACK_ERROR])(module);
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    18da:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    18dc:	2304      	movs	r3, #4
    18de:	8373      	strh	r3, [r6, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    18e0:	07ab      	lsls	r3, r5, #30
    18e2:	d503      	bpl.n	18ec <_spi_interrupt_handler+0x58>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    18e4:	7963      	ldrb	r3, [r4, #5]
    18e6:	2b01      	cmp	r3, #1
    18e8:	d100      	bne.n	18ec <_spi_interrupt_handler+0x58>
    18ea:	e097      	b.n	1a1c <_spi_interrupt_handler+0x188>
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    18ec:	b26d      	sxtb	r5, r5
    18ee:	2d00      	cmp	r5, #0
    18f0:	da00      	bge.n	18f4 <_spi_interrupt_handler+0x60>
    18f2:	e0a9      	b.n	1a48 <_spi_interrupt_handler+0x1b4>
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
		}
	}
#  endif
}
    18f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(module->dir == SPI_DIRECTION_READ)) {
    18f6:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    18f8:	2b00      	cmp	r3, #0
    18fa:	d022      	beq.n	1942 <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
    18fc:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_MASTER) &&
    18fe:	2b00      	cmp	r3, #0
    1900:	d0da      	beq.n	18b8 <_spi_interrupt_handler+0x24>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1902:	6821      	ldr	r1, [r4, #0]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    1904:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1906:	7813      	ldrb	r3, [r2, #0]
    1908:	b2db      	uxtb	r3, r3
	(module->tx_buffer_ptr)++;
    190a:	1c50      	adds	r0, r2, #1
    190c:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    190e:	79a0      	ldrb	r0, [r4, #6]
    1910:	2801      	cmp	r0, #1
    1912:	d027      	beq.n	1964 <_spi_interrupt_handler+0xd0>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    1914:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    1916:	05db      	lsls	r3, r3, #23
    1918:	0ddb      	lsrs	r3, r3, #23
    191a:	628b      	str	r3, [r1, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
    191c:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    191e:	3b01      	subs	r3, #1
    1920:	b29b      	uxth	r3, r3
    1922:	86a3      	strh	r3, [r4, #52]	; 0x34
			if (module->remaining_tx_buffer_length == 0) {
    1924:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1926:	b29b      	uxth	r3, r3
    1928:	2b00      	cmp	r3, #0
    192a:	d1c5      	bne.n	18b8 <_spi_interrupt_handler+0x24>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    192c:	3301      	adds	r3, #1
    192e:	7533      	strb	r3, [r6, #20]
				if (module->dir == SPI_DIRECTION_WRITE &&
    1930:	7a63      	ldrb	r3, [r4, #9]
    1932:	2b01      	cmp	r3, #1
    1934:	d1c0      	bne.n	18b8 <_spi_interrupt_handler+0x24>
    1936:	79e3      	ldrb	r3, [r4, #7]
    1938:	2b00      	cmp	r3, #0
    193a:	d1bd      	bne.n	18b8 <_spi_interrupt_handler+0x24>
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    193c:	3302      	adds	r3, #2
    193e:	75b3      	strb	r3, [r6, #22]
    1940:	e7ba      	b.n	18b8 <_spi_interrupt_handler+0x24>
	spi_hw->DATA.reg = dummy_write;
    1942:	4b47      	ldr	r3, [pc, #284]	; (1a60 <_spi_interrupt_handler+0x1cc>)
    1944:	881b      	ldrh	r3, [r3, #0]
    1946:	62b3      	str	r3, [r6, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    1948:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    194a:	3b01      	subs	r3, #1
    194c:	b29b      	uxth	r3, r3
    194e:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
    1950:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1952:	b29b      	uxth	r3, r3
    1954:	2b00      	cmp	r3, #0
    1956:	d101      	bne.n	195c <_spi_interrupt_handler+0xc8>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1958:	3301      	adds	r3, #1
    195a:	7533      	strb	r3, [r6, #20]
		if (0
    195c:	7963      	ldrb	r3, [r4, #5]
    195e:	2b01      	cmp	r3, #1
    1960:	d0cc      	beq.n	18fc <_spi_interrupt_handler+0x68>
    1962:	e7a9      	b.n	18b8 <_spi_interrupt_handler+0x24>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    1964:	7850      	ldrb	r0, [r2, #1]
    1966:	0200      	lsls	r0, r0, #8
    1968:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    196a:	3202      	adds	r2, #2
    196c:	62e2      	str	r2, [r4, #44]	; 0x2c
    196e:	e7d2      	b.n	1916 <_spi_interrupt_handler+0x82>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    1970:	0020      	movs	r0, r4
    1972:	69a3      	ldr	r3, [r4, #24]
    1974:	4798      	blx	r3
    1976:	e7b0      	b.n	18da <_spi_interrupt_handler+0x46>
			if (module->dir == SPI_DIRECTION_WRITE) {
    1978:	7a63      	ldrb	r3, [r4, #9]
    197a:	2b01      	cmp	r3, #1
    197c:	d028      	beq.n	19d0 <_spi_interrupt_handler+0x13c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    197e:	6823      	ldr	r3, [r4, #0]
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    1980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1982:	05db      	lsls	r3, r3, #23
    1984:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    1986:	b2da      	uxtb	r2, r3
    1988:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    198a:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    198c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    198e:	1c51      	adds	r1, r2, #1
    1990:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1992:	79a1      	ldrb	r1, [r4, #6]
    1994:	2901      	cmp	r1, #1
    1996:	d034      	beq.n	1a02 <_spi_interrupt_handler+0x16e>
	module->remaining_rx_buffer_length--;
    1998:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    199a:	3b01      	subs	r3, #1
    199c:	b29b      	uxth	r3, r3
    199e:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    19a0:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    19a2:	b29b      	uxth	r3, r3
    19a4:	2b00      	cmp	r3, #0
    19a6:	d000      	beq.n	19aa <_spi_interrupt_handler+0x116>
    19a8:	e79a      	b.n	18e0 <_spi_interrupt_handler+0x4c>
					module->status = STATUS_OK;
    19aa:	2200      	movs	r2, #0
    19ac:	3338      	adds	r3, #56	; 0x38
    19ae:	54e2      	strb	r2, [r4, r3]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    19b0:	3b34      	subs	r3, #52	; 0x34
    19b2:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    19b4:	7a63      	ldrb	r3, [r4, #9]
    19b6:	2b02      	cmp	r3, #2
    19b8:	d029      	beq.n	1a0e <_spi_interrupt_handler+0x17a>
					} else if (module->dir == SPI_DIRECTION_READ) {
    19ba:	7a63      	ldrb	r3, [r4, #9]
    19bc:	2b00      	cmp	r3, #0
    19be:	d000      	beq.n	19c2 <_spi_interrupt_handler+0x12e>
    19c0:	e78e      	b.n	18e0 <_spi_interrupt_handler+0x4c>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    19c2:	07bb      	lsls	r3, r7, #30
    19c4:	d400      	bmi.n	19c8 <_spi_interrupt_handler+0x134>
    19c6:	e78b      	b.n	18e0 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    19c8:	0020      	movs	r0, r4
    19ca:	6923      	ldr	r3, [r4, #16]
    19cc:	4798      	blx	r3
    19ce:	e787      	b.n	18e0 <_spi_interrupt_handler+0x4c>
	SercomSpi *const spi_hw = &(module->hw->SPI);
    19d0:	6823      	ldr	r3, [r4, #0]
	flush = spi_hw->DATA.reg;
    19d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
    19d4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    19d6:	3b01      	subs	r3, #1
    19d8:	b29b      	uxth	r3, r3
    19da:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    19dc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    19de:	b29b      	uxth	r3, r3
    19e0:	2b00      	cmp	r3, #0
    19e2:	d000      	beq.n	19e6 <_spi_interrupt_handler+0x152>
    19e4:	e77c      	b.n	18e0 <_spi_interrupt_handler+0x4c>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    19e6:	3304      	adds	r3, #4
    19e8:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    19ea:	2200      	movs	r2, #0
    19ec:	3334      	adds	r3, #52	; 0x34
    19ee:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    19f0:	3b35      	subs	r3, #53	; 0x35
    19f2:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    19f4:	07fb      	lsls	r3, r7, #31
    19f6:	d400      	bmi.n	19fa <_spi_interrupt_handler+0x166>
    19f8:	e772      	b.n	18e0 <_spi_interrupt_handler+0x4c>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    19fa:	0020      	movs	r0, r4
    19fc:	68e3      	ldr	r3, [r4, #12]
    19fe:	4798      	blx	r3
    1a00:	e76e      	b.n	18e0 <_spi_interrupt_handler+0x4c>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    1a02:	0a1b      	lsrs	r3, r3, #8
    1a04:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    1a06:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1a08:	3301      	adds	r3, #1
    1a0a:	62a3      	str	r3, [r4, #40]	; 0x28
    1a0c:	e7c4      	b.n	1998 <_spi_interrupt_handler+0x104>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    1a0e:	077b      	lsls	r3, r7, #29
    1a10:	d400      	bmi.n	1a14 <_spi_interrupt_handler+0x180>
    1a12:	e765      	b.n	18e0 <_spi_interrupt_handler+0x4c>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    1a14:	0020      	movs	r0, r4
    1a16:	6963      	ldr	r3, [r4, #20]
    1a18:	4798      	blx	r3
    1a1a:	e761      	b.n	18e0 <_spi_interrupt_handler+0x4c>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1a1c:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
    1a1e:	2b01      	cmp	r3, #1
    1a20:	d000      	beq.n	1a24 <_spi_interrupt_handler+0x190>
    1a22:	e763      	b.n	18ec <_spi_interrupt_handler+0x58>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1a24:	79e3      	ldrb	r3, [r4, #7]
    1a26:	2b00      	cmp	r3, #0
    1a28:	d000      	beq.n	1a2c <_spi_interrupt_handler+0x198>
    1a2a:	e75f      	b.n	18ec <_spi_interrupt_handler+0x58>
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1a2c:	3302      	adds	r3, #2
    1a2e:	7533      	strb	r3, [r6, #20]
			module->dir = SPI_DIRECTION_IDLE;
    1a30:	3301      	adds	r3, #1
    1a32:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    1a34:	2200      	movs	r2, #0
    1a36:	3335      	adds	r3, #53	; 0x35
    1a38:	54e2      	strb	r2, [r4, r3]
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1a3a:	07fb      	lsls	r3, r7, #31
    1a3c:	d400      	bmi.n	1a40 <_spi_interrupt_handler+0x1ac>
    1a3e:	e755      	b.n	18ec <_spi_interrupt_handler+0x58>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    1a40:	0020      	movs	r0, r4
    1a42:	68e3      	ldr	r3, [r4, #12]
    1a44:	4798      	blx	r3
    1a46:	e751      	b.n	18ec <_spi_interrupt_handler+0x58>
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    1a48:	2380      	movs	r3, #128	; 0x80
    1a4a:	7533      	strb	r3, [r6, #20]
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    1a4c:	7633      	strb	r3, [r6, #24]
		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    1a4e:	067b      	lsls	r3, r7, #25
    1a50:	d400      	bmi.n	1a54 <_spi_interrupt_handler+0x1c0>
    1a52:	e74f      	b.n	18f4 <_spi_interrupt_handler+0x60>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    1a54:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1a56:	0020      	movs	r0, r4
    1a58:	4798      	blx	r3
}
    1a5a:	e74b      	b.n	18f4 <_spi_interrupt_handler+0x60>
    1a5c:	20000614 	.word	0x20000614
    1a60:	2000062c 	.word	0x2000062c

00001a64 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1a64:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a66:	46de      	mov	lr, fp
    1a68:	4657      	mov	r7, sl
    1a6a:	464e      	mov	r6, r9
    1a6c:	4645      	mov	r5, r8
    1a6e:	b5e0      	push	{r5, r6, r7, lr}
    1a70:	b091      	sub	sp, #68	; 0x44
    1a72:	0005      	movs	r5, r0
    1a74:	000c      	movs	r4, r1
    1a76:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1a78:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1a7a:	0008      	movs	r0, r1
    1a7c:	4bbc      	ldr	r3, [pc, #752]	; (1d70 <usart_init+0x30c>)
    1a7e:	4798      	blx	r3
    1a80:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1a82:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1a84:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1a86:	07db      	lsls	r3, r3, #31
    1a88:	d506      	bpl.n	1a98 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1a8a:	b011      	add	sp, #68	; 0x44
    1a8c:	bc3c      	pop	{r2, r3, r4, r5}
    1a8e:	4690      	mov	r8, r2
    1a90:	4699      	mov	r9, r3
    1a92:	46a2      	mov	sl, r4
    1a94:	46ab      	mov	fp, r5
    1a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a98:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    1a9a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1a9c:	079b      	lsls	r3, r3, #30
    1a9e:	d4f4      	bmi.n	1a8a <usart_init+0x26>
    1aa0:	49b4      	ldr	r1, [pc, #720]	; (1d74 <usart_init+0x310>)
    1aa2:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1aa4:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1aa6:	2301      	movs	r3, #1
    1aa8:	40bb      	lsls	r3, r7
    1aaa:	4303      	orrs	r3, r0
    1aac:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1aae:	a90f      	add	r1, sp, #60	; 0x3c
    1ab0:	272d      	movs	r7, #45	; 0x2d
    1ab2:	5df3      	ldrb	r3, [r6, r7]
    1ab4:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ab6:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1ab8:	b2d3      	uxtb	r3, r2
    1aba:	9302      	str	r3, [sp, #8]
    1abc:	0018      	movs	r0, r3
    1abe:	4bae      	ldr	r3, [pc, #696]	; (1d78 <usart_init+0x314>)
    1ac0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1ac2:	9802      	ldr	r0, [sp, #8]
    1ac4:	4bad      	ldr	r3, [pc, #692]	; (1d7c <usart_init+0x318>)
    1ac6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1ac8:	5df0      	ldrb	r0, [r6, r7]
    1aca:	2100      	movs	r1, #0
    1acc:	4bac      	ldr	r3, [pc, #688]	; (1d80 <usart_init+0x31c>)
    1ace:	4798      	blx	r3
	module->character_size = config->character_size;
    1ad0:	7af3      	ldrb	r3, [r6, #11]
    1ad2:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1ad4:	2324      	movs	r3, #36	; 0x24
    1ad6:	5cf3      	ldrb	r3, [r6, r3]
    1ad8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1ada:	2325      	movs	r3, #37	; 0x25
    1adc:	5cf3      	ldrb	r3, [r6, r3]
    1ade:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1ae0:	7ef3      	ldrb	r3, [r6, #27]
    1ae2:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1ae4:	7f33      	ldrb	r3, [r6, #28]
    1ae6:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1ae8:	682b      	ldr	r3, [r5, #0]
    1aea:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1aec:	0018      	movs	r0, r3
    1aee:	4ba0      	ldr	r3, [pc, #640]	; (1d70 <usart_init+0x30c>)
    1af0:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1af2:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1af4:	2200      	movs	r2, #0
    1af6:	230e      	movs	r3, #14
    1af8:	a906      	add	r1, sp, #24
    1afa:	468c      	mov	ip, r1
    1afc:	4463      	add	r3, ip
    1afe:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1b00:	8a32      	ldrh	r2, [r6, #16]
    1b02:	9202      	str	r2, [sp, #8]
    1b04:	2380      	movs	r3, #128	; 0x80
    1b06:	01db      	lsls	r3, r3, #7
    1b08:	429a      	cmp	r2, r3
    1b0a:	d100      	bne.n	1b0e <usart_init+0xaa>
    1b0c:	e09e      	b.n	1c4c <usart_init+0x1e8>
    1b0e:	d90f      	bls.n	1b30 <usart_init+0xcc>
    1b10:	23c0      	movs	r3, #192	; 0xc0
    1b12:	01db      	lsls	r3, r3, #7
    1b14:	9a02      	ldr	r2, [sp, #8]
    1b16:	429a      	cmp	r2, r3
    1b18:	d100      	bne.n	1b1c <usart_init+0xb8>
    1b1a:	e092      	b.n	1c42 <usart_init+0x1de>
    1b1c:	2380      	movs	r3, #128	; 0x80
    1b1e:	021b      	lsls	r3, r3, #8
    1b20:	429a      	cmp	r2, r3
    1b22:	d000      	beq.n	1b26 <usart_init+0xc2>
    1b24:	e11f      	b.n	1d66 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1b26:	2303      	movs	r3, #3
    1b28:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1b2a:	2300      	movs	r3, #0
    1b2c:	9307      	str	r3, [sp, #28]
    1b2e:	e008      	b.n	1b42 <usart_init+0xde>
	switch (config->sample_rate) {
    1b30:	2380      	movs	r3, #128	; 0x80
    1b32:	019b      	lsls	r3, r3, #6
    1b34:	429a      	cmp	r2, r3
    1b36:	d000      	beq.n	1b3a <usart_init+0xd6>
    1b38:	e115      	b.n	1d66 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1b3a:	2310      	movs	r3, #16
    1b3c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1b3e:	3b0f      	subs	r3, #15
    1b40:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    1b42:	6833      	ldr	r3, [r6, #0]
    1b44:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1b46:	68f3      	ldr	r3, [r6, #12]
    1b48:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1b4a:	6973      	ldr	r3, [r6, #20]
    1b4c:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1b4e:	7e33      	ldrb	r3, [r6, #24]
    1b50:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1b52:	2326      	movs	r3, #38	; 0x26
    1b54:	5cf3      	ldrb	r3, [r6, r3]
    1b56:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1b58:	6873      	ldr	r3, [r6, #4]
    1b5a:	4699      	mov	r9, r3
	switch (transfer_mode)
    1b5c:	2b00      	cmp	r3, #0
    1b5e:	d100      	bne.n	1b62 <usart_init+0xfe>
    1b60:	e0a0      	b.n	1ca4 <usart_init+0x240>
    1b62:	2380      	movs	r3, #128	; 0x80
    1b64:	055b      	lsls	r3, r3, #21
    1b66:	4599      	cmp	r9, r3
    1b68:	d100      	bne.n	1b6c <usart_init+0x108>
    1b6a:	e084      	b.n	1c76 <usart_init+0x212>
	if(config->encoding_format_enable) {
    1b6c:	7e73      	ldrb	r3, [r6, #25]
    1b6e:	2b00      	cmp	r3, #0
    1b70:	d002      	beq.n	1b78 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1b72:	7eb3      	ldrb	r3, [r6, #26]
    1b74:	4642      	mov	r2, r8
    1b76:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1b78:	682a      	ldr	r2, [r5, #0]
    1b7a:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1b7c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1b7e:	2b00      	cmp	r3, #0
    1b80:	d1fc      	bne.n	1b7c <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    1b82:	330e      	adds	r3, #14
    1b84:	aa06      	add	r2, sp, #24
    1b86:	4694      	mov	ip, r2
    1b88:	4463      	add	r3, ip
    1b8a:	881b      	ldrh	r3, [r3, #0]
    1b8c:	4642      	mov	r2, r8
    1b8e:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1b90:	9b05      	ldr	r3, [sp, #20]
    1b92:	9a03      	ldr	r2, [sp, #12]
    1b94:	4313      	orrs	r3, r2
    1b96:	9a04      	ldr	r2, [sp, #16]
    1b98:	4313      	orrs	r3, r2
    1b9a:	464a      	mov	r2, r9
    1b9c:	4313      	orrs	r3, r2
    1b9e:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1ba0:	465b      	mov	r3, fp
    1ba2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1ba4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1ba6:	4653      	mov	r3, sl
    1ba8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1baa:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1bac:	2327      	movs	r3, #39	; 0x27
    1bae:	5cf3      	ldrb	r3, [r6, r3]
    1bb0:	2b00      	cmp	r3, #0
    1bb2:	d101      	bne.n	1bb8 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1bb4:	3304      	adds	r3, #4
    1bb6:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1bb8:	7e73      	ldrb	r3, [r6, #25]
    1bba:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1bbc:	7f32      	ldrb	r2, [r6, #28]
    1bbe:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1bc0:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1bc2:	7f72      	ldrb	r2, [r6, #29]
    1bc4:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1bc6:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1bc8:	2224      	movs	r2, #36	; 0x24
    1bca:	5cb2      	ldrb	r2, [r6, r2]
    1bcc:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1bce:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1bd0:	2225      	movs	r2, #37	; 0x25
    1bd2:	5cb2      	ldrb	r2, [r6, r2]
    1bd4:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1bd6:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1bd8:	7ab1      	ldrb	r1, [r6, #10]
    1bda:	7af2      	ldrb	r2, [r6, #11]
    1bdc:	4311      	orrs	r1, r2
    1bde:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1be0:	8933      	ldrh	r3, [r6, #8]
    1be2:	2bff      	cmp	r3, #255	; 0xff
    1be4:	d100      	bne.n	1be8 <usart_init+0x184>
    1be6:	e081      	b.n	1cec <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1be8:	2280      	movs	r2, #128	; 0x80
    1bea:	0452      	lsls	r2, r2, #17
    1bec:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1bee:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1bf0:	232c      	movs	r3, #44	; 0x2c
    1bf2:	5cf3      	ldrb	r3, [r6, r3]
    1bf4:	2b00      	cmp	r3, #0
    1bf6:	d103      	bne.n	1c00 <usart_init+0x19c>
    1bf8:	4b62      	ldr	r3, [pc, #392]	; (1d84 <usart_init+0x320>)
    1bfa:	789b      	ldrb	r3, [r3, #2]
    1bfc:	079b      	lsls	r3, r3, #30
    1bfe:	d501      	bpl.n	1c04 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1c00:	2380      	movs	r3, #128	; 0x80
    1c02:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c04:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1c06:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1c08:	2b00      	cmp	r3, #0
    1c0a:	d1fc      	bne.n	1c06 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    1c0c:	4643      	mov	r3, r8
    1c0e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1c10:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1c12:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1c14:	2b00      	cmp	r3, #0
    1c16:	d1fc      	bne.n	1c12 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    1c18:	4643      	mov	r3, r8
    1c1a:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1c1c:	ab0e      	add	r3, sp, #56	; 0x38
    1c1e:	2280      	movs	r2, #128	; 0x80
    1c20:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1c22:	2200      	movs	r2, #0
    1c24:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1c26:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1c28:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1c2a:	6b33      	ldr	r3, [r6, #48]	; 0x30
    1c2c:	930a      	str	r3, [sp, #40]	; 0x28
    1c2e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1c30:	930b      	str	r3, [sp, #44]	; 0x2c
    1c32:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1c34:	930c      	str	r3, [sp, #48]	; 0x30
    1c36:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1c38:	9302      	str	r3, [sp, #8]
    1c3a:	930d      	str	r3, [sp, #52]	; 0x34
    1c3c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1c3e:	ae0a      	add	r6, sp, #40	; 0x28
    1c40:	e063      	b.n	1d0a <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1c42:	2308      	movs	r3, #8
    1c44:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1c46:	3b07      	subs	r3, #7
    1c48:	9307      	str	r3, [sp, #28]
    1c4a:	e77a      	b.n	1b42 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    1c4c:	6833      	ldr	r3, [r6, #0]
    1c4e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1c50:	68f3      	ldr	r3, [r6, #12]
    1c52:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1c54:	6973      	ldr	r3, [r6, #20]
    1c56:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1c58:	7e33      	ldrb	r3, [r6, #24]
    1c5a:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1c5c:	2326      	movs	r3, #38	; 0x26
    1c5e:	5cf3      	ldrb	r3, [r6, r3]
    1c60:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1c62:	6873      	ldr	r3, [r6, #4]
    1c64:	4699      	mov	r9, r3
	switch (transfer_mode)
    1c66:	2b00      	cmp	r3, #0
    1c68:	d018      	beq.n	1c9c <usart_init+0x238>
    1c6a:	2380      	movs	r3, #128	; 0x80
    1c6c:	055b      	lsls	r3, r3, #21
    1c6e:	4599      	cmp	r9, r3
    1c70:	d001      	beq.n	1c76 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    1c72:	2000      	movs	r0, #0
    1c74:	e025      	b.n	1cc2 <usart_init+0x25e>
			if (!config->use_external_clock) {
    1c76:	2327      	movs	r3, #39	; 0x27
    1c78:	5cf3      	ldrb	r3, [r6, r3]
    1c7a:	2b00      	cmp	r3, #0
    1c7c:	d000      	beq.n	1c80 <usart_init+0x21c>
    1c7e:	e775      	b.n	1b6c <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1c80:	6a33      	ldr	r3, [r6, #32]
    1c82:	001f      	movs	r7, r3
    1c84:	b2c0      	uxtb	r0, r0
    1c86:	4b40      	ldr	r3, [pc, #256]	; (1d88 <usart_init+0x324>)
    1c88:	4798      	blx	r3
    1c8a:	0001      	movs	r1, r0
    1c8c:	220e      	movs	r2, #14
    1c8e:	ab06      	add	r3, sp, #24
    1c90:	469c      	mov	ip, r3
    1c92:	4462      	add	r2, ip
    1c94:	0038      	movs	r0, r7
    1c96:	4b3d      	ldr	r3, [pc, #244]	; (1d8c <usart_init+0x328>)
    1c98:	4798      	blx	r3
    1c9a:	e012      	b.n	1cc2 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1c9c:	2308      	movs	r3, #8
    1c9e:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1ca0:	2300      	movs	r3, #0
    1ca2:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1ca4:	2327      	movs	r3, #39	; 0x27
    1ca6:	5cf3      	ldrb	r3, [r6, r3]
    1ca8:	2b00      	cmp	r3, #0
    1caa:	d00e      	beq.n	1cca <usart_init+0x266>
				status_code =
    1cac:	9b06      	ldr	r3, [sp, #24]
    1cae:	9300      	str	r3, [sp, #0]
    1cb0:	9b07      	ldr	r3, [sp, #28]
    1cb2:	220e      	movs	r2, #14
    1cb4:	a906      	add	r1, sp, #24
    1cb6:	468c      	mov	ip, r1
    1cb8:	4462      	add	r2, ip
    1cba:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1cbc:	6a30      	ldr	r0, [r6, #32]
    1cbe:	4f34      	ldr	r7, [pc, #208]	; (1d90 <usart_init+0x32c>)
    1cc0:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    1cc2:	2800      	cmp	r0, #0
    1cc4:	d000      	beq.n	1cc8 <usart_init+0x264>
    1cc6:	e6e0      	b.n	1a8a <usart_init+0x26>
    1cc8:	e750      	b.n	1b6c <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1cca:	6a33      	ldr	r3, [r6, #32]
    1ccc:	001f      	movs	r7, r3
    1cce:	b2c0      	uxtb	r0, r0
    1cd0:	4b2d      	ldr	r3, [pc, #180]	; (1d88 <usart_init+0x324>)
    1cd2:	4798      	blx	r3
    1cd4:	0001      	movs	r1, r0
				status_code =
    1cd6:	9b06      	ldr	r3, [sp, #24]
    1cd8:	9300      	str	r3, [sp, #0]
    1cda:	9b07      	ldr	r3, [sp, #28]
    1cdc:	220e      	movs	r2, #14
    1cde:	a806      	add	r0, sp, #24
    1ce0:	4684      	mov	ip, r0
    1ce2:	4462      	add	r2, ip
    1ce4:	0038      	movs	r0, r7
    1ce6:	4f2a      	ldr	r7, [pc, #168]	; (1d90 <usart_init+0x32c>)
    1ce8:	47b8      	blx	r7
    1cea:	e7ea      	b.n	1cc2 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    1cec:	7ef3      	ldrb	r3, [r6, #27]
    1cee:	2b00      	cmp	r3, #0
    1cf0:	d100      	bne.n	1cf4 <usart_init+0x290>
    1cf2:	e77d      	b.n	1bf0 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1cf4:	2380      	movs	r3, #128	; 0x80
    1cf6:	04db      	lsls	r3, r3, #19
    1cf8:	431f      	orrs	r7, r3
    1cfa:	e779      	b.n	1bf0 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1cfc:	0020      	movs	r0, r4
    1cfe:	4b25      	ldr	r3, [pc, #148]	; (1d94 <usart_init+0x330>)
    1d00:	4798      	blx	r3
    1d02:	e007      	b.n	1d14 <usart_init+0x2b0>
    1d04:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1d06:	2f04      	cmp	r7, #4
    1d08:	d00d      	beq.n	1d26 <usart_init+0x2c2>
    1d0a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1d0c:	00bb      	lsls	r3, r7, #2
    1d0e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1d10:	2800      	cmp	r0, #0
    1d12:	d0f3      	beq.n	1cfc <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    1d14:	1c43      	adds	r3, r0, #1
    1d16:	d0f5      	beq.n	1d04 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1d18:	a90e      	add	r1, sp, #56	; 0x38
    1d1a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1d1c:	0c00      	lsrs	r0, r0, #16
    1d1e:	b2c0      	uxtb	r0, r0
    1d20:	4b1d      	ldr	r3, [pc, #116]	; (1d98 <usart_init+0x334>)
    1d22:	4798      	blx	r3
    1d24:	e7ee      	b.n	1d04 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    1d26:	2300      	movs	r3, #0
    1d28:	60eb      	str	r3, [r5, #12]
    1d2a:	612b      	str	r3, [r5, #16]
    1d2c:	616b      	str	r3, [r5, #20]
    1d2e:	61ab      	str	r3, [r5, #24]
    1d30:	61eb      	str	r3, [r5, #28]
    1d32:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    1d34:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1d36:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1d38:	2200      	movs	r2, #0
    1d3a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1d3c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1d3e:	3330      	adds	r3, #48	; 0x30
    1d40:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1d42:	3301      	adds	r3, #1
    1d44:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1d46:	3301      	adds	r3, #1
    1d48:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1d4a:	3301      	adds	r3, #1
    1d4c:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1d4e:	6828      	ldr	r0, [r5, #0]
    1d50:	4b07      	ldr	r3, [pc, #28]	; (1d70 <usart_init+0x30c>)
    1d52:	4798      	blx	r3
    1d54:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1d56:	4911      	ldr	r1, [pc, #68]	; (1d9c <usart_init+0x338>)
    1d58:	4b11      	ldr	r3, [pc, #68]	; (1da0 <usart_init+0x33c>)
    1d5a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1d5c:	00a4      	lsls	r4, r4, #2
    1d5e:	4b11      	ldr	r3, [pc, #68]	; (1da4 <usart_init+0x340>)
    1d60:	50e5      	str	r5, [r4, r3]
	return status_code;
    1d62:	2000      	movs	r0, #0
    1d64:	e691      	b.n	1a8a <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1d66:	2310      	movs	r3, #16
    1d68:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1d6a:	2300      	movs	r3, #0
    1d6c:	9307      	str	r3, [sp, #28]
    1d6e:	e6e8      	b.n	1b42 <usart_init+0xde>
    1d70:	000013f5 	.word	0x000013f5
    1d74:	40000400 	.word	0x40000400
    1d78:	00002595 	.word	0x00002595
    1d7c:	00002509 	.word	0x00002509
    1d80:	00001231 	.word	0x00001231
    1d84:	41002000 	.word	0x41002000
    1d88:	000025b1 	.word	0x000025b1
    1d8c:	00001173 	.word	0x00001173
    1d90:	0000119d 	.word	0x0000119d
    1d94:	0000127d 	.word	0x0000127d
    1d98:	0000268d 	.word	0x0000268d
    1d9c:	00001f9d 	.word	0x00001f9d
    1da0:	00001431 	.word	0x00001431
    1da4:	20000614 	.word	0x20000614

00001da8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1da8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1daa:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1dac:	2a00      	cmp	r2, #0
    1dae:	d101      	bne.n	1db4 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1db0:	0018      	movs	r0, r3
    1db2:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1db4:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1db6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1db8:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1dba:	2a00      	cmp	r2, #0
    1dbc:	d1f8      	bne.n	1db0 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dbe:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1dc0:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    1dc2:	2a00      	cmp	r2, #0
    1dc4:	d1fc      	bne.n	1dc0 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1dc6:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1dc8:	2102      	movs	r1, #2
    1dca:	7e1a      	ldrb	r2, [r3, #24]
    1dcc:	420a      	tst	r2, r1
    1dce:	d0fc      	beq.n	1dca <usart_write_wait+0x22>
	return STATUS_OK;
    1dd0:	2300      	movs	r3, #0
    1dd2:	e7ed      	b.n	1db0 <usart_write_wait+0x8>

00001dd4 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1dd4:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1dd6:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    1dd8:	2a00      	cmp	r2, #0
    1dda:	d101      	bne.n	1de0 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1ddc:	0018      	movs	r0, r3
    1dde:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1de0:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1de2:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1de4:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    1de6:	2a00      	cmp	r2, #0
    1de8:	d1f8      	bne.n	1ddc <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1dea:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1dec:	7e10      	ldrb	r0, [r2, #24]
    1dee:	0740      	lsls	r0, r0, #29
    1df0:	d5f4      	bpl.n	1ddc <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    1df2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1df4:	2b00      	cmp	r3, #0
    1df6:	d1fc      	bne.n	1df2 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1df8:	8b53      	ldrh	r3, [r2, #26]
    1dfa:	b2db      	uxtb	r3, r3
	if (error_code) {
    1dfc:	0698      	lsls	r0, r3, #26
    1dfe:	d01d      	beq.n	1e3c <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1e00:	0798      	lsls	r0, r3, #30
    1e02:	d503      	bpl.n	1e0c <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1e04:	2302      	movs	r3, #2
    1e06:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1e08:	3318      	adds	r3, #24
    1e0a:	e7e7      	b.n	1ddc <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1e0c:	0758      	lsls	r0, r3, #29
    1e0e:	d503      	bpl.n	1e18 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1e10:	2304      	movs	r3, #4
    1e12:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1e14:	331a      	adds	r3, #26
    1e16:	e7e1      	b.n	1ddc <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1e18:	07d8      	lsls	r0, r3, #31
    1e1a:	d503      	bpl.n	1e24 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1e1c:	2301      	movs	r3, #1
    1e1e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1e20:	3312      	adds	r3, #18
    1e22:	e7db      	b.n	1ddc <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1e24:	06d8      	lsls	r0, r3, #27
    1e26:	d503      	bpl.n	1e30 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1e28:	2310      	movs	r3, #16
    1e2a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1e2c:	3332      	adds	r3, #50	; 0x32
    1e2e:	e7d5      	b.n	1ddc <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1e30:	069b      	lsls	r3, r3, #26
    1e32:	d503      	bpl.n	1e3c <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1e34:	2320      	movs	r3, #32
    1e36:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1e38:	3321      	adds	r3, #33	; 0x21
    1e3a:	e7cf      	b.n	1ddc <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1e3c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1e3e:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1e40:	2300      	movs	r3, #0
    1e42:	e7cb      	b.n	1ddc <usart_read_wait+0x8>

00001e44 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1e44:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e46:	46ce      	mov	lr, r9
    1e48:	4647      	mov	r7, r8
    1e4a:	b580      	push	{r7, lr}
    1e4c:	b083      	sub	sp, #12
    1e4e:	0005      	movs	r5, r0
    1e50:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1e52:	2017      	movs	r0, #23
	if (length == 0) {
    1e54:	2a00      	cmp	r2, #0
    1e56:	d104      	bne.n	1e62 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    1e58:	b003      	add	sp, #12
    1e5a:	bc0c      	pop	{r2, r3}
    1e5c:	4690      	mov	r8, r2
    1e5e:	4699      	mov	r9, r3
    1e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    1e62:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    1e64:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    1e66:	2b00      	cmp	r3, #0
    1e68:	d0f6      	beq.n	1e58 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e6a:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1e6c:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1e6e:	2b00      	cmp	r3, #0
    1e70:	d1fc      	bne.n	1e6c <usart_write_buffer_wait+0x28>
	while (length--) {
    1e72:	3a01      	subs	r2, #1
    1e74:	b293      	uxth	r3, r2
    1e76:	4699      	mov	r9, r3
    1e78:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1e7a:	2701      	movs	r7, #1
	while (length--) {
    1e7c:	4b1f      	ldr	r3, [pc, #124]	; (1efc <usart_write_buffer_wait+0xb8>)
    1e7e:	4698      	mov	r8, r3
    1e80:	e011      	b.n	1ea6 <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    1e82:	1c73      	adds	r3, r6, #1
    1e84:	b29b      	uxth	r3, r3
    1e86:	9a01      	ldr	r2, [sp, #4]
    1e88:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1e8a:	796a      	ldrb	r2, [r5, #5]
    1e8c:	2a01      	cmp	r2, #1
    1e8e:	d017      	beq.n	1ec0 <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    1e90:	b289      	uxth	r1, r1
    1e92:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    1e94:	0028      	movs	r0, r5
    1e96:	4b1a      	ldr	r3, [pc, #104]	; (1f00 <usart_write_buffer_wait+0xbc>)
    1e98:	4798      	blx	r3
	while (length--) {
    1e9a:	464b      	mov	r3, r9
    1e9c:	3b01      	subs	r3, #1
    1e9e:	b29b      	uxth	r3, r3
    1ea0:	4699      	mov	r9, r3
    1ea2:	4543      	cmp	r3, r8
    1ea4:	d013      	beq.n	1ece <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1ea6:	7e23      	ldrb	r3, [r4, #24]
    1ea8:	423b      	tst	r3, r7
    1eaa:	d1ea      	bne.n	1e82 <usart_write_buffer_wait+0x3e>
    1eac:	4b13      	ldr	r3, [pc, #76]	; (1efc <usart_write_buffer_wait+0xb8>)
    1eae:	7e22      	ldrb	r2, [r4, #24]
    1eb0:	423a      	tst	r2, r7
    1eb2:	d1e6      	bne.n	1e82 <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    1eb4:	2b01      	cmp	r3, #1
    1eb6:	d019      	beq.n	1eec <usart_write_buffer_wait+0xa8>
    1eb8:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1eba:	2b00      	cmp	r3, #0
    1ebc:	d1f7      	bne.n	1eae <usart_write_buffer_wait+0x6a>
    1ebe:	e7e0      	b.n	1e82 <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    1ec0:	3602      	adds	r6, #2
    1ec2:	b2b6      	uxth	r6, r6
    1ec4:	9a01      	ldr	r2, [sp, #4]
    1ec6:	5cd3      	ldrb	r3, [r2, r3]
    1ec8:	021b      	lsls	r3, r3, #8
    1eca:	4319      	orrs	r1, r3
    1ecc:	e7e2      	b.n	1e94 <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    1ece:	7e23      	ldrb	r3, [r4, #24]
    1ed0:	079b      	lsls	r3, r3, #30
    1ed2:	d40d      	bmi.n	1ef0 <usart_write_buffer_wait+0xac>
    1ed4:	4b09      	ldr	r3, [pc, #36]	; (1efc <usart_write_buffer_wait+0xb8>)
    1ed6:	2102      	movs	r1, #2
    1ed8:	7e22      	ldrb	r2, [r4, #24]
    1eda:	420a      	tst	r2, r1
    1edc:	d10a      	bne.n	1ef4 <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    1ede:	2b01      	cmp	r3, #1
    1ee0:	d00a      	beq.n	1ef8 <usart_write_buffer_wait+0xb4>
    1ee2:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	d1f7      	bne.n	1ed8 <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    1ee8:	2000      	movs	r0, #0
    1eea:	e7b5      	b.n	1e58 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    1eec:	2012      	movs	r0, #18
    1eee:	e7b3      	b.n	1e58 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    1ef0:	2000      	movs	r0, #0
    1ef2:	e7b1      	b.n	1e58 <usart_write_buffer_wait+0x14>
    1ef4:	2000      	movs	r0, #0
    1ef6:	e7af      	b.n	1e58 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    1ef8:	2012      	movs	r0, #18
    1efa:	e7ad      	b.n	1e58 <usart_write_buffer_wait+0x14>
    1efc:	0000ffff 	.word	0x0000ffff
    1f00:	00001da9 	.word	0x00001da9

00001f04 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1f04:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f06:	46d6      	mov	lr, sl
    1f08:	b500      	push	{lr}
    1f0a:	b084      	sub	sp, #16
    1f0c:	0004      	movs	r4, r0
    1f0e:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1f10:	2017      	movs	r0, #23
	if (length == 0) {
    1f12:	2a00      	cmp	r2, #0
    1f14:	d103      	bne.n	1f1e <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    1f16:	b004      	add	sp, #16
    1f18:	bc04      	pop	{r2}
    1f1a:	4692      	mov	sl, r2
    1f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    1f1e:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    1f20:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    1f22:	2b00      	cmp	r3, #0
    1f24:	d0f7      	beq.n	1f16 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1f26:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    1f28:	3a01      	subs	r2, #1
    1f2a:	b293      	uxth	r3, r2
    1f2c:	469a      	mov	sl, r3
    1f2e:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1f30:	2704      	movs	r7, #4
    1f32:	e019      	b.n	1f68 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    1f34:	2300      	movs	r3, #0
    1f36:	aa02      	add	r2, sp, #8
    1f38:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    1f3a:	1d91      	adds	r1, r2, #6
    1f3c:	0020      	movs	r0, r4
    1f3e:	4b15      	ldr	r3, [pc, #84]	; (1f94 <usart_read_buffer_wait+0x90>)
    1f40:	4798      	blx	r3
		if (retval != STATUS_OK) {
    1f42:	2800      	cmp	r0, #0
    1f44:	d1e7      	bne.n	1f16 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    1f46:	1c69      	adds	r1, r5, #1
    1f48:	b289      	uxth	r1, r1
    1f4a:	ab02      	add	r3, sp, #8
    1f4c:	88db      	ldrh	r3, [r3, #6]
    1f4e:	9a01      	ldr	r2, [sp, #4]
    1f50:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1f52:	7962      	ldrb	r2, [r4, #5]
    1f54:	2a01      	cmp	r2, #1
    1f56:	d014      	beq.n	1f82 <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    1f58:	000d      	movs	r5, r1
	while (length--) {
    1f5a:	4653      	mov	r3, sl
    1f5c:	3b01      	subs	r3, #1
    1f5e:	b29b      	uxth	r3, r3
    1f60:	469a      	mov	sl, r3
    1f62:	4b0d      	ldr	r3, [pc, #52]	; (1f98 <usart_read_buffer_wait+0x94>)
    1f64:	459a      	cmp	sl, r3
    1f66:	d0d6      	beq.n	1f16 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1f68:	7e33      	ldrb	r3, [r6, #24]
    1f6a:	423b      	tst	r3, r7
    1f6c:	d1e2      	bne.n	1f34 <usart_read_buffer_wait+0x30>
    1f6e:	4b0a      	ldr	r3, [pc, #40]	; (1f98 <usart_read_buffer_wait+0x94>)
    1f70:	7e32      	ldrb	r2, [r6, #24]
    1f72:	423a      	tst	r2, r7
    1f74:	d1de      	bne.n	1f34 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    1f76:	2b01      	cmp	r3, #1
    1f78:	d009      	beq.n	1f8e <usart_read_buffer_wait+0x8a>
    1f7a:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1f7c:	2b00      	cmp	r3, #0
    1f7e:	d1f7      	bne.n	1f70 <usart_read_buffer_wait+0x6c>
    1f80:	e7d8      	b.n	1f34 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    1f82:	3502      	adds	r5, #2
    1f84:	b2ad      	uxth	r5, r5
    1f86:	0a1b      	lsrs	r3, r3, #8
    1f88:	9a01      	ldr	r2, [sp, #4]
    1f8a:	5453      	strb	r3, [r2, r1]
    1f8c:	e7e5      	b.n	1f5a <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    1f8e:	2012      	movs	r0, #18
    1f90:	e7c1      	b.n	1f16 <usart_read_buffer_wait+0x12>
    1f92:	46c0      	nop			; (mov r8, r8)
    1f94:	00001dd5 	.word	0x00001dd5
    1f98:	0000ffff 	.word	0x0000ffff

00001f9c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1f9e:	0080      	lsls	r0, r0, #2
    1fa0:	4b62      	ldr	r3, [pc, #392]	; (212c <STACK_SIZE+0x12c>)
    1fa2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1fa4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1fa6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1fa8:	2b00      	cmp	r3, #0
    1faa:	d1fc      	bne.n	1fa6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1fac:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1fae:	7da6      	ldrb	r6, [r4, #22]
    1fb0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1fb2:	2330      	movs	r3, #48	; 0x30
    1fb4:	5ceb      	ldrb	r3, [r5, r3]
    1fb6:	2231      	movs	r2, #49	; 0x31
    1fb8:	5caf      	ldrb	r7, [r5, r2]
    1fba:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1fbc:	07f3      	lsls	r3, r6, #31
    1fbe:	d522      	bpl.n	2006 <STACK_SIZE+0x6>
		if (module->remaining_tx_buffer_length) {
    1fc0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1fc2:	b29b      	uxth	r3, r3
    1fc4:	2b00      	cmp	r3, #0
    1fc6:	d01c      	beq.n	2002 <STACK_SIZE+0x2>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1fc8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1fca:	7813      	ldrb	r3, [r2, #0]
    1fcc:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1fce:	1c51      	adds	r1, r2, #1
    1fd0:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1fd2:	7969      	ldrb	r1, [r5, #5]
    1fd4:	2901      	cmp	r1, #1
    1fd6:	d00e      	beq.n	1ff6 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1fd8:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1fda:	05db      	lsls	r3, r3, #23
    1fdc:	0ddb      	lsrs	r3, r3, #23
    1fde:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1fe0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1fe2:	3b01      	subs	r3, #1
    1fe4:	b29b      	uxth	r3, r3
    1fe6:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1fe8:	2b00      	cmp	r3, #0
    1fea:	d10c      	bne.n	2006 <STACK_SIZE+0x6>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1fec:	3301      	adds	r3, #1
    1fee:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1ff0:	3301      	adds	r3, #1
    1ff2:	75a3      	strb	r3, [r4, #22]
    1ff4:	e007      	b.n	2006 <STACK_SIZE+0x6>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1ff6:	7851      	ldrb	r1, [r2, #1]
    1ff8:	0209      	lsls	r1, r1, #8
    1ffa:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1ffc:	3202      	adds	r2, #2
    1ffe:	62aa      	str	r2, [r5, #40]	; 0x28
    2000:	e7eb      	b.n	1fda <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2002:	2301      	movs	r3, #1
    2004:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2006:	07b3      	lsls	r3, r6, #30
    2008:	d506      	bpl.n	2018 <STACK_SIZE+0x18>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    200a:	2302      	movs	r3, #2
    200c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    200e:	2200      	movs	r2, #0
    2010:	3331      	adds	r3, #49	; 0x31
    2012:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2014:	07fb      	lsls	r3, r7, #31
    2016:	d41a      	bmi.n	204e <STACK_SIZE+0x4e>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2018:	0773      	lsls	r3, r6, #29
    201a:	d565      	bpl.n	20e8 <STACK_SIZE+0xe8>

		if (module->remaining_rx_buffer_length) {
    201c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    201e:	b29b      	uxth	r3, r3
    2020:	2b00      	cmp	r3, #0
    2022:	d05f      	beq.n	20e4 <STACK_SIZE+0xe4>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2024:	8b63      	ldrh	r3, [r4, #26]
    2026:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2028:	071a      	lsls	r2, r3, #28
    202a:	d414      	bmi.n	2056 <STACK_SIZE+0x56>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    202c:	223f      	movs	r2, #63	; 0x3f
    202e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2030:	2b00      	cmp	r3, #0
    2032:	d034      	beq.n	209e <STACK_SIZE+0x9e>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2034:	079a      	lsls	r2, r3, #30
    2036:	d511      	bpl.n	205c <STACK_SIZE+0x5c>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2038:	221a      	movs	r2, #26
    203a:	2332      	movs	r3, #50	; 0x32
    203c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    203e:	3b30      	subs	r3, #48	; 0x30
    2040:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2042:	077b      	lsls	r3, r7, #29
    2044:	d550      	bpl.n	20e8 <STACK_SIZE+0xe8>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2046:	0028      	movs	r0, r5
    2048:	696b      	ldr	r3, [r5, #20]
    204a:	4798      	blx	r3
    204c:	e04c      	b.n	20e8 <STACK_SIZE+0xe8>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    204e:	0028      	movs	r0, r5
    2050:	68eb      	ldr	r3, [r5, #12]
    2052:	4798      	blx	r3
    2054:	e7e0      	b.n	2018 <STACK_SIZE+0x18>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2056:	2237      	movs	r2, #55	; 0x37
    2058:	4013      	ands	r3, r2
    205a:	e7e9      	b.n	2030 <STACK_SIZE+0x30>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    205c:	075a      	lsls	r2, r3, #29
    205e:	d505      	bpl.n	206c <STACK_SIZE+0x6c>
					module->rx_status = STATUS_ERR_OVERFLOW;
    2060:	221e      	movs	r2, #30
    2062:	2332      	movs	r3, #50	; 0x32
    2064:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2066:	3b2e      	subs	r3, #46	; 0x2e
    2068:	8363      	strh	r3, [r4, #26]
    206a:	e7ea      	b.n	2042 <STACK_SIZE+0x42>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    206c:	07da      	lsls	r2, r3, #31
    206e:	d505      	bpl.n	207c <STACK_SIZE+0x7c>
					module->rx_status = STATUS_ERR_BAD_DATA;
    2070:	2213      	movs	r2, #19
    2072:	2332      	movs	r3, #50	; 0x32
    2074:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2076:	3b31      	subs	r3, #49	; 0x31
    2078:	8363      	strh	r3, [r4, #26]
    207a:	e7e2      	b.n	2042 <STACK_SIZE+0x42>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    207c:	06da      	lsls	r2, r3, #27
    207e:	d505      	bpl.n	208c <STACK_SIZE+0x8c>
					module->rx_status = STATUS_ERR_PROTOCOL;
    2080:	2242      	movs	r2, #66	; 0x42
    2082:	2332      	movs	r3, #50	; 0x32
    2084:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2086:	3b22      	subs	r3, #34	; 0x22
    2088:	8363      	strh	r3, [r4, #26]
    208a:	e7da      	b.n	2042 <STACK_SIZE+0x42>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    208c:	2220      	movs	r2, #32
    208e:	421a      	tst	r2, r3
    2090:	d0d7      	beq.n	2042 <STACK_SIZE+0x42>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    2092:	3221      	adds	r2, #33	; 0x21
    2094:	2332      	movs	r3, #50	; 0x32
    2096:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2098:	3b12      	subs	r3, #18
    209a:	8363      	strh	r3, [r4, #26]
    209c:	e7d1      	b.n	2042 <STACK_SIZE+0x42>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    209e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    20a0:	05db      	lsls	r3, r3, #23
    20a2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    20a4:	b2da      	uxtb	r2, r3
    20a6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    20a8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    20aa:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    20ac:	1c51      	adds	r1, r2, #1
    20ae:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    20b0:	7969      	ldrb	r1, [r5, #5]
    20b2:	2901      	cmp	r1, #1
    20b4:	d010      	beq.n	20d8 <STACK_SIZE+0xd8>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    20b6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    20b8:	3b01      	subs	r3, #1
    20ba:	b29b      	uxth	r3, r3
    20bc:	85ab      	strh	r3, [r5, #44]	; 0x2c
    20be:	2b00      	cmp	r3, #0
    20c0:	d112      	bne.n	20e8 <STACK_SIZE+0xe8>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    20c2:	3304      	adds	r3, #4
    20c4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    20c6:	2200      	movs	r2, #0
    20c8:	332e      	adds	r3, #46	; 0x2e
    20ca:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    20cc:	07bb      	lsls	r3, r7, #30
    20ce:	d50b      	bpl.n	20e8 <STACK_SIZE+0xe8>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    20d0:	0028      	movs	r0, r5
    20d2:	692b      	ldr	r3, [r5, #16]
    20d4:	4798      	blx	r3
    20d6:	e007      	b.n	20e8 <STACK_SIZE+0xe8>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    20d8:	0a1b      	lsrs	r3, r3, #8
    20da:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    20dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    20de:	3301      	adds	r3, #1
    20e0:	626b      	str	r3, [r5, #36]	; 0x24
    20e2:	e7e8      	b.n	20b6 <STACK_SIZE+0xb6>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    20e4:	2304      	movs	r3, #4
    20e6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    20e8:	06f3      	lsls	r3, r6, #27
    20ea:	d504      	bpl.n	20f6 <STACK_SIZE+0xf6>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    20ec:	2310      	movs	r3, #16
    20ee:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    20f0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    20f2:	06fb      	lsls	r3, r7, #27
    20f4:	d40e      	bmi.n	2114 <STACK_SIZE+0x114>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    20f6:	06b3      	lsls	r3, r6, #26
    20f8:	d504      	bpl.n	2104 <STACK_SIZE+0x104>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    20fa:	2320      	movs	r3, #32
    20fc:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    20fe:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2100:	073b      	lsls	r3, r7, #28
    2102:	d40b      	bmi.n	211c <STACK_SIZE+0x11c>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2104:	0733      	lsls	r3, r6, #28
    2106:	d504      	bpl.n	2112 <STACK_SIZE+0x112>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2108:	2308      	movs	r3, #8
    210a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    210c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    210e:	06bb      	lsls	r3, r7, #26
    2110:	d408      	bmi.n	2124 <STACK_SIZE+0x124>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    2112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2114:	0028      	movs	r0, r5
    2116:	69eb      	ldr	r3, [r5, #28]
    2118:	4798      	blx	r3
    211a:	e7ec      	b.n	20f6 <STACK_SIZE+0xf6>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    211c:	0028      	movs	r0, r5
    211e:	69ab      	ldr	r3, [r5, #24]
    2120:	4798      	blx	r3
    2122:	e7ef      	b.n	2104 <STACK_SIZE+0x104>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2124:	6a2b      	ldr	r3, [r5, #32]
    2126:	0028      	movs	r0, r5
    2128:	4798      	blx	r3
}
    212a:	e7f2      	b.n	2112 <STACK_SIZE+0x112>
    212c:	20000614 	.word	0x20000614

00002130 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2130:	b510      	push	{r4, lr}
	switch (clock_source) {
    2132:	2808      	cmp	r0, #8
    2134:	d803      	bhi.n	213e <system_clock_source_get_hz+0xe>
    2136:	0080      	lsls	r0, r0, #2
    2138:	4b1b      	ldr	r3, [pc, #108]	; (21a8 <system_clock_source_get_hz+0x78>)
    213a:	581b      	ldr	r3, [r3, r0]
    213c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    213e:	2000      	movs	r0, #0
    2140:	e030      	b.n	21a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    2142:	4b1a      	ldr	r3, [pc, #104]	; (21ac <system_clock_source_get_hz+0x7c>)
    2144:	6918      	ldr	r0, [r3, #16]
    2146:	e02d      	b.n	21a4 <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2148:	4b19      	ldr	r3, [pc, #100]	; (21b0 <system_clock_source_get_hz+0x80>)
    214a:	6a1b      	ldr	r3, [r3, #32]
    214c:	059b      	lsls	r3, r3, #22
    214e:	0f9b      	lsrs	r3, r3, #30
    2150:	4818      	ldr	r0, [pc, #96]	; (21b4 <system_clock_source_get_hz+0x84>)
    2152:	40d8      	lsrs	r0, r3
    2154:	e026      	b.n	21a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    2156:	4b15      	ldr	r3, [pc, #84]	; (21ac <system_clock_source_get_hz+0x7c>)
    2158:	6958      	ldr	r0, [r3, #20]
    215a:	e023      	b.n	21a4 <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    215c:	4b13      	ldr	r3, [pc, #76]	; (21ac <system_clock_source_get_hz+0x7c>)
    215e:	681b      	ldr	r3, [r3, #0]
			return 0;
    2160:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2162:	079b      	lsls	r3, r3, #30
    2164:	d51e      	bpl.n	21a4 <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2166:	4912      	ldr	r1, [pc, #72]	; (21b0 <system_clock_source_get_hz+0x80>)
    2168:	2210      	movs	r2, #16
    216a:	68cb      	ldr	r3, [r1, #12]
    216c:	421a      	tst	r2, r3
    216e:	d0fc      	beq.n	216a <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2170:	4b0e      	ldr	r3, [pc, #56]	; (21ac <system_clock_source_get_hz+0x7c>)
    2172:	681b      	ldr	r3, [r3, #0]
    2174:	075b      	lsls	r3, r3, #29
    2176:	d401      	bmi.n	217c <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    2178:	480f      	ldr	r0, [pc, #60]	; (21b8 <system_clock_source_get_hz+0x88>)
    217a:	e013      	b.n	21a4 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    217c:	2000      	movs	r0, #0
    217e:	4b0f      	ldr	r3, [pc, #60]	; (21bc <system_clock_source_get_hz+0x8c>)
    2180:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2182:	4b0a      	ldr	r3, [pc, #40]	; (21ac <system_clock_source_get_hz+0x7c>)
    2184:	689b      	ldr	r3, [r3, #8]
    2186:	041b      	lsls	r3, r3, #16
    2188:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    218a:	4358      	muls	r0, r3
    218c:	e00a      	b.n	21a4 <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    218e:	2350      	movs	r3, #80	; 0x50
    2190:	4a07      	ldr	r2, [pc, #28]	; (21b0 <system_clock_source_get_hz+0x80>)
    2192:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2194:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2196:	075b      	lsls	r3, r3, #29
    2198:	d504      	bpl.n	21a4 <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    219a:	4b04      	ldr	r3, [pc, #16]	; (21ac <system_clock_source_get_hz+0x7c>)
    219c:	68d8      	ldr	r0, [r3, #12]
    219e:	e001      	b.n	21a4 <system_clock_source_get_hz+0x74>
		return 32768UL;
    21a0:	2080      	movs	r0, #128	; 0x80
    21a2:	0200      	lsls	r0, r0, #8
	}
}
    21a4:	bd10      	pop	{r4, pc}
    21a6:	46c0      	nop			; (mov r8, r8)
    21a8:	0000342c 	.word	0x0000342c
    21ac:	20000534 	.word	0x20000534
    21b0:	40000800 	.word	0x40000800
    21b4:	007a1200 	.word	0x007a1200
    21b8:	02dc6c00 	.word	0x02dc6c00
    21bc:	000025b1 	.word	0x000025b1

000021c0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    21c0:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    21c2:	490c      	ldr	r1, [pc, #48]	; (21f4 <system_clock_source_osc8m_set_config+0x34>)
    21c4:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    21c6:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    21c8:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    21ca:	7840      	ldrb	r0, [r0, #1]
    21cc:	2201      	movs	r2, #1
    21ce:	4010      	ands	r0, r2
    21d0:	0180      	lsls	r0, r0, #6
    21d2:	2640      	movs	r6, #64	; 0x40
    21d4:	43b3      	bics	r3, r6
    21d6:	4303      	orrs	r3, r0
    21d8:	402a      	ands	r2, r5
    21da:	01d2      	lsls	r2, r2, #7
    21dc:	2080      	movs	r0, #128	; 0x80
    21de:	4383      	bics	r3, r0
    21e0:	4313      	orrs	r3, r2
    21e2:	2203      	movs	r2, #3
    21e4:	4022      	ands	r2, r4
    21e6:	0212      	lsls	r2, r2, #8
    21e8:	4803      	ldr	r0, [pc, #12]	; (21f8 <system_clock_source_osc8m_set_config+0x38>)
    21ea:	4003      	ands	r3, r0
    21ec:	4313      	orrs	r3, r2
    21ee:	620b      	str	r3, [r1, #32]
}
    21f0:	bd70      	pop	{r4, r5, r6, pc}
    21f2:	46c0      	nop			; (mov r8, r8)
    21f4:	40000800 	.word	0x40000800
    21f8:	fffffcff 	.word	0xfffffcff

000021fc <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    21fc:	2808      	cmp	r0, #8
    21fe:	d803      	bhi.n	2208 <system_clock_source_enable+0xc>
    2200:	0080      	lsls	r0, r0, #2
    2202:	4b25      	ldr	r3, [pc, #148]	; (2298 <system_clock_source_enable+0x9c>)
    2204:	581b      	ldr	r3, [r3, r0]
    2206:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2208:	2017      	movs	r0, #23
    220a:	e044      	b.n	2296 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    220c:	4a23      	ldr	r2, [pc, #140]	; (229c <system_clock_source_enable+0xa0>)
    220e:	6a13      	ldr	r3, [r2, #32]
    2210:	2102      	movs	r1, #2
    2212:	430b      	orrs	r3, r1
    2214:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2216:	2000      	movs	r0, #0
    2218:	e03d      	b.n	2296 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    221a:	4a20      	ldr	r2, [pc, #128]	; (229c <system_clock_source_enable+0xa0>)
    221c:	6993      	ldr	r3, [r2, #24]
    221e:	2102      	movs	r1, #2
    2220:	430b      	orrs	r3, r1
    2222:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    2224:	2000      	movs	r0, #0
		break;
    2226:	e036      	b.n	2296 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2228:	4a1c      	ldr	r2, [pc, #112]	; (229c <system_clock_source_enable+0xa0>)
    222a:	8a13      	ldrh	r3, [r2, #16]
    222c:	2102      	movs	r1, #2
    222e:	430b      	orrs	r3, r1
    2230:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    2232:	2000      	movs	r0, #0
		break;
    2234:	e02f      	b.n	2296 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2236:	4a19      	ldr	r2, [pc, #100]	; (229c <system_clock_source_enable+0xa0>)
    2238:	8a93      	ldrh	r3, [r2, #20]
    223a:	2102      	movs	r1, #2
    223c:	430b      	orrs	r3, r1
    223e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2240:	2000      	movs	r0, #0
		break;
    2242:	e028      	b.n	2296 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2244:	4916      	ldr	r1, [pc, #88]	; (22a0 <system_clock_source_enable+0xa4>)
    2246:	680b      	ldr	r3, [r1, #0]
    2248:	2202      	movs	r2, #2
    224a:	4313      	orrs	r3, r2
    224c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    224e:	4b13      	ldr	r3, [pc, #76]	; (229c <system_clock_source_enable+0xa0>)
    2250:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2252:	0019      	movs	r1, r3
    2254:	320e      	adds	r2, #14
    2256:	68cb      	ldr	r3, [r1, #12]
    2258:	421a      	tst	r2, r3
    225a:	d0fc      	beq.n	2256 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    225c:	4a10      	ldr	r2, [pc, #64]	; (22a0 <system_clock_source_enable+0xa4>)
    225e:	6891      	ldr	r1, [r2, #8]
    2260:	4b0e      	ldr	r3, [pc, #56]	; (229c <system_clock_source_enable+0xa0>)
    2262:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2264:	6852      	ldr	r2, [r2, #4]
    2266:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2268:	2200      	movs	r2, #0
    226a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    226c:	0019      	movs	r1, r3
    226e:	3210      	adds	r2, #16
    2270:	68cb      	ldr	r3, [r1, #12]
    2272:	421a      	tst	r2, r3
    2274:	d0fc      	beq.n	2270 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2276:	4b0a      	ldr	r3, [pc, #40]	; (22a0 <system_clock_source_enable+0xa4>)
    2278:	681b      	ldr	r3, [r3, #0]
    227a:	b29b      	uxth	r3, r3
    227c:	4a07      	ldr	r2, [pc, #28]	; (229c <system_clock_source_enable+0xa0>)
    227e:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2280:	2000      	movs	r0, #0
    2282:	e008      	b.n	2296 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2284:	4905      	ldr	r1, [pc, #20]	; (229c <system_clock_source_enable+0xa0>)
    2286:	2244      	movs	r2, #68	; 0x44
    2288:	5c8b      	ldrb	r3, [r1, r2]
    228a:	2002      	movs	r0, #2
    228c:	4303      	orrs	r3, r0
    228e:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2290:	2000      	movs	r0, #0
		break;
    2292:	e000      	b.n	2296 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    2294:	2000      	movs	r0, #0
}
    2296:	4770      	bx	lr
    2298:	00003450 	.word	0x00003450
    229c:	40000800 	.word	0x40000800
    22a0:	20000534 	.word	0x20000534

000022a4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    22a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    22a6:	46c6      	mov	lr, r8
    22a8:	b500      	push	{lr}
    22aa:	b084      	sub	sp, #16
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    22ac:	22c2      	movs	r2, #194	; 0xc2
    22ae:	00d2      	lsls	r2, r2, #3
    22b0:	4b21      	ldr	r3, [pc, #132]	; (2338 <system_clock_init+0x94>)
    22b2:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    22b4:	4a21      	ldr	r2, [pc, #132]	; (233c <system_clock_init+0x98>)
    22b6:	6853      	ldr	r3, [r2, #4]
    22b8:	211e      	movs	r1, #30
    22ba:	438b      	bics	r3, r1
    22bc:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    22be:	2301      	movs	r3, #1
    22c0:	466a      	mov	r2, sp
    22c2:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    22c4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    22c6:	4d1e      	ldr	r5, [pc, #120]	; (2340 <system_clock_init+0x9c>)
    22c8:	b2e0      	uxtb	r0, r4
    22ca:	4669      	mov	r1, sp
    22cc:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    22ce:	3401      	adds	r4, #1
    22d0:	2c25      	cmp	r4, #37	; 0x25
    22d2:	d1f9      	bne.n	22c8 <system_clock_init+0x24>
	config->run_in_standby  = false;
    22d4:	a803      	add	r0, sp, #12
    22d6:	2400      	movs	r4, #0
    22d8:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    22da:	2301      	movs	r3, #1
    22dc:	4698      	mov	r8, r3
    22de:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    22e0:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    22e2:	4b18      	ldr	r3, [pc, #96]	; (2344 <system_clock_init+0xa0>)
    22e4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    22e6:	2006      	movs	r0, #6
    22e8:	4b17      	ldr	r3, [pc, #92]	; (2348 <system_clock_init+0xa4>)
    22ea:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    22ec:	4b17      	ldr	r3, [pc, #92]	; (234c <system_clock_init+0xa8>)
    22ee:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    22f0:	466b      	mov	r3, sp
    22f2:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    22f4:	2706      	movs	r7, #6
    22f6:	701f      	strb	r7, [r3, #0]
#endif
	config->run_in_standby     = false;
    22f8:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    22fa:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    22fc:	2310      	movs	r3, #16
    22fe:	9301      	str	r3, [sp, #4]
    2300:	4669      	mov	r1, sp
    2302:	2003      	movs	r0, #3
    2304:	4e12      	ldr	r6, [pc, #72]	; (2350 <system_clock_init+0xac>)
    2306:	47b0      	blx	r6
    2308:	2003      	movs	r0, #3
    230a:	4d12      	ldr	r5, [pc, #72]	; (2354 <system_clock_init+0xb0>)
    230c:	47a8      	blx	r5
	PM->CPUSEL.reg = (uint32_t)divider;
    230e:	4b12      	ldr	r3, [pc, #72]	; (2358 <system_clock_init+0xb4>)
    2310:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    2312:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    2314:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    2316:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    2318:	4643      	mov	r3, r8
    231a:	9301      	str	r3, [sp, #4]
	config->high_when_disabled = false;
    231c:	466b      	mov	r3, sp
    231e:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2320:	701f      	strb	r7, [r3, #0]
	config->run_in_standby     = false;
    2322:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    2324:	725c      	strb	r4, [r3, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2326:	4669      	mov	r1, sp
    2328:	2000      	movs	r0, #0
    232a:	47b0      	blx	r6
    232c:	2000      	movs	r0, #0
    232e:	47a8      	blx	r5
#endif
}
    2330:	b004      	add	sp, #16
    2332:	bc04      	pop	{r2}
    2334:	4690      	mov	r8, r2
    2336:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2338:	40000800 	.word	0x40000800
    233c:	41004000 	.word	0x41004000
    2340:	00002595 	.word	0x00002595
    2344:	000021c1 	.word	0x000021c1
    2348:	000021fd 	.word	0x000021fd
    234c:	0000235d 	.word	0x0000235d
    2350:	00002381 	.word	0x00002381
    2354:	00002439 	.word	0x00002439
    2358:	40000400 	.word	0x40000400

0000235c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    235c:	4a06      	ldr	r2, [pc, #24]	; (2378 <system_gclk_init+0x1c>)
    235e:	6993      	ldr	r3, [r2, #24]
    2360:	2108      	movs	r1, #8
    2362:	430b      	orrs	r3, r1
    2364:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2366:	2201      	movs	r2, #1
    2368:	4b04      	ldr	r3, [pc, #16]	; (237c <system_gclk_init+0x20>)
    236a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    236c:	0019      	movs	r1, r3
    236e:	780b      	ldrb	r3, [r1, #0]
    2370:	4213      	tst	r3, r2
    2372:	d1fc      	bne.n	236e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2374:	4770      	bx	lr
    2376:	46c0      	nop			; (mov r8, r8)
    2378:	40000400 	.word	0x40000400
    237c:	40000c00 	.word	0x40000c00

00002380 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2380:	b570      	push	{r4, r5, r6, lr}
    2382:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2384:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2386:	780d      	ldrb	r5, [r1, #0]
    2388:	022d      	lsls	r5, r5, #8
    238a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    238c:	784b      	ldrb	r3, [r1, #1]
    238e:	2b00      	cmp	r3, #0
    2390:	d002      	beq.n	2398 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2392:	2380      	movs	r3, #128	; 0x80
    2394:	02db      	lsls	r3, r3, #11
    2396:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2398:	7a4b      	ldrb	r3, [r1, #9]
    239a:	2b00      	cmp	r3, #0
    239c:	d002      	beq.n	23a4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    239e:	2380      	movs	r3, #128	; 0x80
    23a0:	031b      	lsls	r3, r3, #12
    23a2:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    23a4:	6848      	ldr	r0, [r1, #4]
    23a6:	2801      	cmp	r0, #1
    23a8:	d910      	bls.n	23cc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    23aa:	1e43      	subs	r3, r0, #1
    23ac:	4218      	tst	r0, r3
    23ae:	d134      	bne.n	241a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    23b0:	2802      	cmp	r0, #2
    23b2:	d930      	bls.n	2416 <system_gclk_gen_set_config+0x96>
    23b4:	2302      	movs	r3, #2
    23b6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    23b8:	3201      	adds	r2, #1
						mask <<= 1) {
    23ba:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    23bc:	4298      	cmp	r0, r3
    23be:	d8fb      	bhi.n	23b8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    23c0:	0212      	lsls	r2, r2, #8
    23c2:	4332      	orrs	r2, r6
    23c4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    23c6:	2380      	movs	r3, #128	; 0x80
    23c8:	035b      	lsls	r3, r3, #13
    23ca:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    23cc:	7a0b      	ldrb	r3, [r1, #8]
    23ce:	2b00      	cmp	r3, #0
    23d0:	d002      	beq.n	23d8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    23d2:	2380      	movs	r3, #128	; 0x80
    23d4:	039b      	lsls	r3, r3, #14
    23d6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    23d8:	4a13      	ldr	r2, [pc, #76]	; (2428 <system_gclk_gen_set_config+0xa8>)
    23da:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    23dc:	b25b      	sxtb	r3, r3
    23de:	2b00      	cmp	r3, #0
    23e0:	dbfb      	blt.n	23da <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    23e2:	4b12      	ldr	r3, [pc, #72]	; (242c <system_gclk_gen_set_config+0xac>)
    23e4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    23e6:	4b12      	ldr	r3, [pc, #72]	; (2430 <system_gclk_gen_set_config+0xb0>)
    23e8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    23ea:	4a0f      	ldr	r2, [pc, #60]	; (2428 <system_gclk_gen_set_config+0xa8>)
    23ec:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    23ee:	b25b      	sxtb	r3, r3
    23f0:	2b00      	cmp	r3, #0
    23f2:	dbfb      	blt.n	23ec <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    23f4:	4b0c      	ldr	r3, [pc, #48]	; (2428 <system_gclk_gen_set_config+0xa8>)
    23f6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    23f8:	001a      	movs	r2, r3
    23fa:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    23fc:	b25b      	sxtb	r3, r3
    23fe:	2b00      	cmp	r3, #0
    2400:	dbfb      	blt.n	23fa <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2402:	4a09      	ldr	r2, [pc, #36]	; (2428 <system_gclk_gen_set_config+0xa8>)
    2404:	6853      	ldr	r3, [r2, #4]
    2406:	2180      	movs	r1, #128	; 0x80
    2408:	0249      	lsls	r1, r1, #9
    240a:	400b      	ands	r3, r1
    240c:	431d      	orrs	r5, r3
    240e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2410:	4b08      	ldr	r3, [pc, #32]	; (2434 <system_gclk_gen_set_config+0xb4>)
    2412:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2414:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2416:	2200      	movs	r2, #0
    2418:	e7d2      	b.n	23c0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    241a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    241c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    241e:	2380      	movs	r3, #128	; 0x80
    2420:	029b      	lsls	r3, r3, #10
    2422:	431d      	orrs	r5, r3
    2424:	e7d2      	b.n	23cc <system_gclk_gen_set_config+0x4c>
    2426:	46c0      	nop			; (mov r8, r8)
    2428:	40000c00 	.word	0x40000c00
    242c:	00000fed 	.word	0x00000fed
    2430:	40000c08 	.word	0x40000c08
    2434:	0000102d 	.word	0x0000102d

00002438 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2438:	b510      	push	{r4, lr}
    243a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    243c:	4a0b      	ldr	r2, [pc, #44]	; (246c <system_gclk_gen_enable+0x34>)
    243e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2440:	b25b      	sxtb	r3, r3
    2442:	2b00      	cmp	r3, #0
    2444:	dbfb      	blt.n	243e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    2446:	4b0a      	ldr	r3, [pc, #40]	; (2470 <system_gclk_gen_enable+0x38>)
    2448:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    244a:	4b0a      	ldr	r3, [pc, #40]	; (2474 <system_gclk_gen_enable+0x3c>)
    244c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    244e:	4a07      	ldr	r2, [pc, #28]	; (246c <system_gclk_gen_enable+0x34>)
    2450:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2452:	b25b      	sxtb	r3, r3
    2454:	2b00      	cmp	r3, #0
    2456:	dbfb      	blt.n	2450 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2458:	4a04      	ldr	r2, [pc, #16]	; (246c <system_gclk_gen_enable+0x34>)
    245a:	6851      	ldr	r1, [r2, #4]
    245c:	2380      	movs	r3, #128	; 0x80
    245e:	025b      	lsls	r3, r3, #9
    2460:	430b      	orrs	r3, r1
    2462:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    2464:	4b04      	ldr	r3, [pc, #16]	; (2478 <system_gclk_gen_enable+0x40>)
    2466:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2468:	bd10      	pop	{r4, pc}
    246a:	46c0      	nop			; (mov r8, r8)
    246c:	40000c00 	.word	0x40000c00
    2470:	00000fed 	.word	0x00000fed
    2474:	40000c04 	.word	0x40000c04
    2478:	0000102d 	.word	0x0000102d

0000247c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    247c:	b570      	push	{r4, r5, r6, lr}
    247e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2480:	4a1a      	ldr	r2, [pc, #104]	; (24ec <system_gclk_gen_get_hz+0x70>)
    2482:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2484:	b25b      	sxtb	r3, r3
    2486:	2b00      	cmp	r3, #0
    2488:	dbfb      	blt.n	2482 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    248a:	4b19      	ldr	r3, [pc, #100]	; (24f0 <system_gclk_gen_get_hz+0x74>)
    248c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    248e:	4b19      	ldr	r3, [pc, #100]	; (24f4 <system_gclk_gen_get_hz+0x78>)
    2490:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2492:	4a16      	ldr	r2, [pc, #88]	; (24ec <system_gclk_gen_get_hz+0x70>)
    2494:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2496:	b25b      	sxtb	r3, r3
    2498:	2b00      	cmp	r3, #0
    249a:	dbfb      	blt.n	2494 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    249c:	4e13      	ldr	r6, [pc, #76]	; (24ec <system_gclk_gen_get_hz+0x70>)
    249e:	6870      	ldr	r0, [r6, #4]
    24a0:	04c0      	lsls	r0, r0, #19
    24a2:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    24a4:	4b14      	ldr	r3, [pc, #80]	; (24f8 <system_gclk_gen_get_hz+0x7c>)
    24a6:	4798      	blx	r3
    24a8:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    24aa:	4b12      	ldr	r3, [pc, #72]	; (24f4 <system_gclk_gen_get_hz+0x78>)
    24ac:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    24ae:	6876      	ldr	r6, [r6, #4]
    24b0:	02f6      	lsls	r6, r6, #11
    24b2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    24b4:	4b11      	ldr	r3, [pc, #68]	; (24fc <system_gclk_gen_get_hz+0x80>)
    24b6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    24b8:	4a0c      	ldr	r2, [pc, #48]	; (24ec <system_gclk_gen_get_hz+0x70>)
    24ba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    24bc:	b25b      	sxtb	r3, r3
    24be:	2b00      	cmp	r3, #0
    24c0:	dbfb      	blt.n	24ba <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    24c2:	4b0a      	ldr	r3, [pc, #40]	; (24ec <system_gclk_gen_get_hz+0x70>)
    24c4:	689c      	ldr	r4, [r3, #8]
    24c6:	0224      	lsls	r4, r4, #8
    24c8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    24ca:	4b0d      	ldr	r3, [pc, #52]	; (2500 <system_gclk_gen_get_hz+0x84>)
    24cc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    24ce:	2e00      	cmp	r6, #0
    24d0:	d107      	bne.n	24e2 <system_gclk_gen_get_hz+0x66>
    24d2:	2c01      	cmp	r4, #1
    24d4:	d907      	bls.n	24e6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    24d6:	0021      	movs	r1, r4
    24d8:	0028      	movs	r0, r5
    24da:	4b0a      	ldr	r3, [pc, #40]	; (2504 <system_gclk_gen_get_hz+0x88>)
    24dc:	4798      	blx	r3
    24de:	0005      	movs	r5, r0
    24e0:	e001      	b.n	24e6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    24e2:	3401      	adds	r4, #1
    24e4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    24e6:	0028      	movs	r0, r5
    24e8:	bd70      	pop	{r4, r5, r6, pc}
    24ea:	46c0      	nop			; (mov r8, r8)
    24ec:	40000c00 	.word	0x40000c00
    24f0:	00000fed 	.word	0x00000fed
    24f4:	40000c04 	.word	0x40000c04
    24f8:	00002131 	.word	0x00002131
    24fc:	40000c08 	.word	0x40000c08
    2500:	0000102d 	.word	0x0000102d
    2504:	00002e85 	.word	0x00002e85

00002508 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2508:	b510      	push	{r4, lr}
    250a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    250c:	4b06      	ldr	r3, [pc, #24]	; (2528 <system_gclk_chan_enable+0x20>)
    250e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2510:	4b06      	ldr	r3, [pc, #24]	; (252c <system_gclk_chan_enable+0x24>)
    2512:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2514:	4a06      	ldr	r2, [pc, #24]	; (2530 <system_gclk_chan_enable+0x28>)
    2516:	8853      	ldrh	r3, [r2, #2]
    2518:	2180      	movs	r1, #128	; 0x80
    251a:	01c9      	lsls	r1, r1, #7
    251c:	430b      	orrs	r3, r1
    251e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    2520:	4b04      	ldr	r3, [pc, #16]	; (2534 <system_gclk_chan_enable+0x2c>)
    2522:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2524:	bd10      	pop	{r4, pc}
    2526:	46c0      	nop			; (mov r8, r8)
    2528:	00000fed 	.word	0x00000fed
    252c:	40000c02 	.word	0x40000c02
    2530:	40000c00 	.word	0x40000c00
    2534:	0000102d 	.word	0x0000102d

00002538 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2538:	b510      	push	{r4, lr}
    253a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    253c:	4b0f      	ldr	r3, [pc, #60]	; (257c <system_gclk_chan_disable+0x44>)
    253e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2540:	4b0f      	ldr	r3, [pc, #60]	; (2580 <system_gclk_chan_disable+0x48>)
    2542:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2544:	4a0f      	ldr	r2, [pc, #60]	; (2584 <system_gclk_chan_disable+0x4c>)
    2546:	8853      	ldrh	r3, [r2, #2]
    2548:	051b      	lsls	r3, r3, #20
    254a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    254c:	8853      	ldrh	r3, [r2, #2]
    254e:	490e      	ldr	r1, [pc, #56]	; (2588 <system_gclk_chan_disable+0x50>)
    2550:	400b      	ands	r3, r1
    2552:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2554:	8853      	ldrh	r3, [r2, #2]
    2556:	490d      	ldr	r1, [pc, #52]	; (258c <system_gclk_chan_disable+0x54>)
    2558:	400b      	ands	r3, r1
    255a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    255c:	0011      	movs	r1, r2
    255e:	2280      	movs	r2, #128	; 0x80
    2560:	01d2      	lsls	r2, r2, #7
    2562:	884b      	ldrh	r3, [r1, #2]
    2564:	4213      	tst	r3, r2
    2566:	d1fc      	bne.n	2562 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2568:	4906      	ldr	r1, [pc, #24]	; (2584 <system_gclk_chan_disable+0x4c>)
    256a:	884a      	ldrh	r2, [r1, #2]
    256c:	0203      	lsls	r3, r0, #8
    256e:	4806      	ldr	r0, [pc, #24]	; (2588 <system_gclk_chan_disable+0x50>)
    2570:	4002      	ands	r2, r0
    2572:	4313      	orrs	r3, r2
    2574:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    2576:	4b06      	ldr	r3, [pc, #24]	; (2590 <system_gclk_chan_disable+0x58>)
    2578:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    257a:	bd10      	pop	{r4, pc}
    257c:	00000fed 	.word	0x00000fed
    2580:	40000c02 	.word	0x40000c02
    2584:	40000c00 	.word	0x40000c00
    2588:	fffff0ff 	.word	0xfffff0ff
    258c:	ffffbfff 	.word	0xffffbfff
    2590:	0000102d 	.word	0x0000102d

00002594 <system_gclk_chan_set_config>:
{
    2594:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2596:	780c      	ldrb	r4, [r1, #0]
    2598:	0224      	lsls	r4, r4, #8
    259a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    259c:	4b02      	ldr	r3, [pc, #8]	; (25a8 <system_gclk_chan_set_config+0x14>)
    259e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    25a0:	b2a4      	uxth	r4, r4
    25a2:	4b02      	ldr	r3, [pc, #8]	; (25ac <system_gclk_chan_set_config+0x18>)
    25a4:	805c      	strh	r4, [r3, #2]
}
    25a6:	bd10      	pop	{r4, pc}
    25a8:	00002539 	.word	0x00002539
    25ac:	40000c00 	.word	0x40000c00

000025b0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    25b0:	b510      	push	{r4, lr}
    25b2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    25b4:	4b06      	ldr	r3, [pc, #24]	; (25d0 <system_gclk_chan_get_hz+0x20>)
    25b6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    25b8:	4b06      	ldr	r3, [pc, #24]	; (25d4 <system_gclk_chan_get_hz+0x24>)
    25ba:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    25bc:	4b06      	ldr	r3, [pc, #24]	; (25d8 <system_gclk_chan_get_hz+0x28>)
    25be:	885c      	ldrh	r4, [r3, #2]
    25c0:	0524      	lsls	r4, r4, #20
    25c2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    25c4:	4b05      	ldr	r3, [pc, #20]	; (25dc <system_gclk_chan_get_hz+0x2c>)
    25c6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    25c8:	0020      	movs	r0, r4
    25ca:	4b05      	ldr	r3, [pc, #20]	; (25e0 <system_gclk_chan_get_hz+0x30>)
    25cc:	4798      	blx	r3
}
    25ce:	bd10      	pop	{r4, pc}
    25d0:	00000fed 	.word	0x00000fed
    25d4:	40000c02 	.word	0x40000c02
    25d8:	40000c00 	.word	0x40000c00
    25dc:	0000102d 	.word	0x0000102d
    25e0:	0000247d 	.word	0x0000247d

000025e4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    25e4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    25e6:	78d3      	ldrb	r3, [r2, #3]
    25e8:	2b00      	cmp	r3, #0
    25ea:	d135      	bne.n	2658 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    25ec:	7813      	ldrb	r3, [r2, #0]
    25ee:	2b80      	cmp	r3, #128	; 0x80
    25f0:	d029      	beq.n	2646 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    25f2:	061b      	lsls	r3, r3, #24
    25f4:	2480      	movs	r4, #128	; 0x80
    25f6:	0264      	lsls	r4, r4, #9
    25f8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    25fa:	7854      	ldrb	r4, [r2, #1]
    25fc:	2502      	movs	r5, #2
    25fe:	43ac      	bics	r4, r5
    2600:	d106      	bne.n	2610 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2602:	7894      	ldrb	r4, [r2, #2]
    2604:	2c00      	cmp	r4, #0
    2606:	d120      	bne.n	264a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2608:	2480      	movs	r4, #128	; 0x80
    260a:	02a4      	lsls	r4, r4, #10
    260c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    260e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2610:	7854      	ldrb	r4, [r2, #1]
    2612:	3c01      	subs	r4, #1
    2614:	2c01      	cmp	r4, #1
    2616:	d91c      	bls.n	2652 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2618:	040d      	lsls	r5, r1, #16
    261a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    261c:	24a0      	movs	r4, #160	; 0xa0
    261e:	05e4      	lsls	r4, r4, #23
    2620:	432c      	orrs	r4, r5
    2622:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2624:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2626:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2628:	24d0      	movs	r4, #208	; 0xd0
    262a:	0624      	lsls	r4, r4, #24
    262c:	432c      	orrs	r4, r5
    262e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2630:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2632:	78d4      	ldrb	r4, [r2, #3]
    2634:	2c00      	cmp	r4, #0
    2636:	d122      	bne.n	267e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2638:	035b      	lsls	r3, r3, #13
    263a:	d51c      	bpl.n	2676 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    263c:	7893      	ldrb	r3, [r2, #2]
    263e:	2b01      	cmp	r3, #1
    2640:	d01e      	beq.n	2680 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2642:	6141      	str	r1, [r0, #20]
    2644:	e017      	b.n	2676 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2646:	2300      	movs	r3, #0
    2648:	e7d7      	b.n	25fa <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    264a:	24c0      	movs	r4, #192	; 0xc0
    264c:	02e4      	lsls	r4, r4, #11
    264e:	4323      	orrs	r3, r4
    2650:	e7dd      	b.n	260e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2652:	4c0d      	ldr	r4, [pc, #52]	; (2688 <_system_pinmux_config+0xa4>)
    2654:	4023      	ands	r3, r4
    2656:	e7df      	b.n	2618 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2658:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    265a:	040c      	lsls	r4, r1, #16
    265c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    265e:	23a0      	movs	r3, #160	; 0xa0
    2660:	05db      	lsls	r3, r3, #23
    2662:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2664:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2666:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2668:	23d0      	movs	r3, #208	; 0xd0
    266a:	061b      	lsls	r3, r3, #24
    266c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    266e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2670:	78d3      	ldrb	r3, [r2, #3]
    2672:	2b00      	cmp	r3, #0
    2674:	d103      	bne.n	267e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2676:	7853      	ldrb	r3, [r2, #1]
    2678:	3b01      	subs	r3, #1
    267a:	2b01      	cmp	r3, #1
    267c:	d902      	bls.n	2684 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    267e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2680:	6181      	str	r1, [r0, #24]
    2682:	e7f8      	b.n	2676 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2684:	6081      	str	r1, [r0, #8]
}
    2686:	e7fa      	b.n	267e <_system_pinmux_config+0x9a>
    2688:	fffbffff 	.word	0xfffbffff

0000268c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    268c:	b510      	push	{r4, lr}
    268e:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2690:	09c1      	lsrs	r1, r0, #7
		return NULL;
    2692:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2694:	2900      	cmp	r1, #0
    2696:	d104      	bne.n	26a2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2698:	0943      	lsrs	r3, r0, #5
    269a:	01db      	lsls	r3, r3, #7
    269c:	4905      	ldr	r1, [pc, #20]	; (26b4 <system_pinmux_pin_set_config+0x28>)
    269e:	468c      	mov	ip, r1
    26a0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    26a2:	241f      	movs	r4, #31
    26a4:	4020      	ands	r0, r4
    26a6:	2101      	movs	r1, #1
    26a8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    26aa:	0018      	movs	r0, r3
    26ac:	4b02      	ldr	r3, [pc, #8]	; (26b8 <system_pinmux_pin_set_config+0x2c>)
    26ae:	4798      	blx	r3
}
    26b0:	bd10      	pop	{r4, pc}
    26b2:	46c0      	nop			; (mov r8, r8)
    26b4:	41004400 	.word	0x41004400
    26b8:	000025e5 	.word	0x000025e5

000026bc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    26bc:	4770      	bx	lr
	...

000026c0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    26c0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    26c2:	4b05      	ldr	r3, [pc, #20]	; (26d8 <system_init+0x18>)
    26c4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    26c6:	4b05      	ldr	r3, [pc, #20]	; (26dc <system_init+0x1c>)
    26c8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    26ca:	4b05      	ldr	r3, [pc, #20]	; (26e0 <system_init+0x20>)
    26cc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    26ce:	4b05      	ldr	r3, [pc, #20]	; (26e4 <system_init+0x24>)
    26d0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    26d2:	4b05      	ldr	r3, [pc, #20]	; (26e8 <system_init+0x28>)
    26d4:	4798      	blx	r3
}
    26d6:	bd10      	pop	{r4, pc}
    26d8:	000022a5 	.word	0x000022a5
    26dc:	0000105d 	.word	0x0000105d
    26e0:	000026bd 	.word	0x000026bd
    26e4:	000026bd 	.word	0x000026bd
    26e8:	000026bd 	.word	0x000026bd

000026ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    26ec:	e7fe      	b.n	26ec <Dummy_Handler>
	...

000026f0 <Reset_Handler>:
{
    26f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    26f2:	4a2a      	ldr	r2, [pc, #168]	; (279c <Reset_Handler+0xac>)
    26f4:	4b2a      	ldr	r3, [pc, #168]	; (27a0 <Reset_Handler+0xb0>)
    26f6:	429a      	cmp	r2, r3
    26f8:	d011      	beq.n	271e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    26fa:	001a      	movs	r2, r3
    26fc:	4b29      	ldr	r3, [pc, #164]	; (27a4 <Reset_Handler+0xb4>)
    26fe:	429a      	cmp	r2, r3
    2700:	d20d      	bcs.n	271e <Reset_Handler+0x2e>
    2702:	4a29      	ldr	r2, [pc, #164]	; (27a8 <Reset_Handler+0xb8>)
    2704:	3303      	adds	r3, #3
    2706:	1a9b      	subs	r3, r3, r2
    2708:	089b      	lsrs	r3, r3, #2
    270a:	3301      	adds	r3, #1
    270c:	009b      	lsls	r3, r3, #2
    270e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2710:	4823      	ldr	r0, [pc, #140]	; (27a0 <Reset_Handler+0xb0>)
    2712:	4922      	ldr	r1, [pc, #136]	; (279c <Reset_Handler+0xac>)
    2714:	588c      	ldr	r4, [r1, r2]
    2716:	5084      	str	r4, [r0, r2]
    2718:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    271a:	429a      	cmp	r2, r3
    271c:	d1fa      	bne.n	2714 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    271e:	4a23      	ldr	r2, [pc, #140]	; (27ac <Reset_Handler+0xbc>)
    2720:	4b23      	ldr	r3, [pc, #140]	; (27b0 <Reset_Handler+0xc0>)
    2722:	429a      	cmp	r2, r3
    2724:	d20a      	bcs.n	273c <Reset_Handler+0x4c>
    2726:	43d3      	mvns	r3, r2
    2728:	4921      	ldr	r1, [pc, #132]	; (27b0 <Reset_Handler+0xc0>)
    272a:	185b      	adds	r3, r3, r1
    272c:	2103      	movs	r1, #3
    272e:	438b      	bics	r3, r1
    2730:	3304      	adds	r3, #4
    2732:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2734:	2100      	movs	r1, #0
    2736:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2738:	4293      	cmp	r3, r2
    273a:	d1fc      	bne.n	2736 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    273c:	4a1d      	ldr	r2, [pc, #116]	; (27b4 <Reset_Handler+0xc4>)
    273e:	21ff      	movs	r1, #255	; 0xff
    2740:	4b1d      	ldr	r3, [pc, #116]	; (27b8 <Reset_Handler+0xc8>)
    2742:	438b      	bics	r3, r1
    2744:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2746:	39fd      	subs	r1, #253	; 0xfd
    2748:	2390      	movs	r3, #144	; 0x90
    274a:	005b      	lsls	r3, r3, #1
    274c:	4a1b      	ldr	r2, [pc, #108]	; (27bc <Reset_Handler+0xcc>)
    274e:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2750:	4a1b      	ldr	r2, [pc, #108]	; (27c0 <Reset_Handler+0xd0>)
    2752:	78d3      	ldrb	r3, [r2, #3]
    2754:	2503      	movs	r5, #3
    2756:	43ab      	bics	r3, r5
    2758:	2402      	movs	r4, #2
    275a:	4323      	orrs	r3, r4
    275c:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    275e:	78d3      	ldrb	r3, [r2, #3]
    2760:	270c      	movs	r7, #12
    2762:	43bb      	bics	r3, r7
    2764:	2608      	movs	r6, #8
    2766:	4333      	orrs	r3, r6
    2768:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    276a:	4b16      	ldr	r3, [pc, #88]	; (27c4 <Reset_Handler+0xd4>)
    276c:	7b98      	ldrb	r0, [r3, #14]
    276e:	2230      	movs	r2, #48	; 0x30
    2770:	4390      	bics	r0, r2
    2772:	2220      	movs	r2, #32
    2774:	4310      	orrs	r0, r2
    2776:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2778:	7b99      	ldrb	r1, [r3, #14]
    277a:	43b9      	bics	r1, r7
    277c:	4331      	orrs	r1, r6
    277e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2780:	7b9a      	ldrb	r2, [r3, #14]
    2782:	43aa      	bics	r2, r5
    2784:	4322      	orrs	r2, r4
    2786:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2788:	4a0f      	ldr	r2, [pc, #60]	; (27c8 <Reset_Handler+0xd8>)
    278a:	6853      	ldr	r3, [r2, #4]
    278c:	2180      	movs	r1, #128	; 0x80
    278e:	430b      	orrs	r3, r1
    2790:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2792:	4b0e      	ldr	r3, [pc, #56]	; (27cc <Reset_Handler+0xdc>)
    2794:	4798      	blx	r3
        main();
    2796:	4b0e      	ldr	r3, [pc, #56]	; (27d0 <Reset_Handler+0xe0>)
    2798:	4798      	blx	r3
    279a:	e7fe      	b.n	279a <Reset_Handler+0xaa>
    279c:	000034f0 	.word	0x000034f0
    27a0:	20000000 	.word	0x20000000
    27a4:	2000001c 	.word	0x2000001c
    27a8:	20000004 	.word	0x20000004
    27ac:	2000001c 	.word	0x2000001c
    27b0:	20000670 	.word	0x20000670
    27b4:	e000ed00 	.word	0xe000ed00
    27b8:	00000000 	.word	0x00000000
    27bc:	41007000 	.word	0x41007000
    27c0:	41005000 	.word	0x41005000
    27c4:	41004800 	.word	0x41004800
    27c8:	41004000 	.word	0x41004000
    27cc:	00002ff1 	.word	0x00002ff1
    27d0:	00002b9d 	.word	0x00002b9d

000027d4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
    27d4:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    27d6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    27d8:	689a      	ldr	r2, [r3, #8]
    27da:	608a      	str	r2, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    27dc:	689a      	ldr	r2, [r3, #8]
    27de:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
    27e0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    27e2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    27e4:	6803      	ldr	r3, [r0, #0]
    27e6:	3301      	adds	r3, #1
    27e8:	6003      	str	r3, [r0, #0]
}
    27ea:	4770      	bx	lr

000027ec <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    27ec:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    27ee:	6842      	ldr	r2, [r0, #4]
    27f0:	6881      	ldr	r1, [r0, #8]
    27f2:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    27f4:	6882      	ldr	r2, [r0, #8]
    27f6:	6841      	ldr	r1, [r0, #4]
    27f8:	6051      	str	r1, [r2, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    27fa:	685a      	ldr	r2, [r3, #4]
    27fc:	4290      	cmp	r0, r2
    27fe:	d005      	beq.n	280c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    2800:	2200      	movs	r2, #0
    2802:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
    2804:	681a      	ldr	r2, [r3, #0]
    2806:	1e50      	subs	r0, r2, #1
    2808:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
    280a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    280c:	6882      	ldr	r2, [r0, #8]
    280e:	605a      	str	r2, [r3, #4]
    2810:	e7f6      	b.n	2800 <uxListRemove+0x14>

00002812 <SVC_Handler>:

void vPortSVCHandler( void )
{
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    2812:	4770      	bx	lr

00002814 <ulSetInterruptMaskFromISR>:
}
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    2814:	f3ef 8010 	mrs	r0, PRIMASK
    2818:	b672      	cpsid	i
    281a:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	return 0;
}
    281c:	2000      	movs	r0, #0

0000281e <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
    281e:	f380 8810 	msr	PRIMASK, r0
    2822:	4770      	bx	lr

00002824 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    2824:	f3ef 8009 	mrs	r0, PSP
    2828:	4b0e      	ldr	r3, [pc, #56]	; (2864 <pxCurrentTCBConst>)
    282a:	681a      	ldr	r2, [r3, #0]
    282c:	3820      	subs	r0, #32
    282e:	6010      	str	r0, [r2, #0]
    2830:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    2832:	4644      	mov	r4, r8
    2834:	464d      	mov	r5, r9
    2836:	4656      	mov	r6, sl
    2838:	465f      	mov	r7, fp
    283a:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    283c:	b508      	push	{r3, lr}
    283e:	b672      	cpsid	i
    2840:	f000 f8d2 	bl	29e8 <vTaskSwitchContext>
    2844:	b662      	cpsie	i
    2846:	bc0c      	pop	{r2, r3}
    2848:	6811      	ldr	r1, [r2, #0]
    284a:	6808      	ldr	r0, [r1, #0]
    284c:	3010      	adds	r0, #16
    284e:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    2850:	46a0      	mov	r8, r4
    2852:	46a9      	mov	r9, r5
    2854:	46b2      	mov	sl, r6
    2856:	46bb      	mov	fp, r7
    2858:	f380 8809 	msr	PSP, r0
    285c:	3820      	subs	r0, #32
    285e:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    2860:	4718      	bx	r3
    2862:	46c0      	nop			; (mov r8, r8)

00002864 <pxCurrentTCBConst>:
    2864:	2000054c 	.word	0x2000054c

00002868 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    2868:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    286a:	4b07      	ldr	r3, [pc, #28]	; (2888 <SysTick_Handler+0x20>)
    286c:	4798      	blx	r3
    286e:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    2870:	4b06      	ldr	r3, [pc, #24]	; (288c <SysTick_Handler+0x24>)
    2872:	4798      	blx	r3
    2874:	2800      	cmp	r0, #0
    2876:	d003      	beq.n	2880 <SysTick_Handler+0x18>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    2878:	2280      	movs	r2, #128	; 0x80
    287a:	0552      	lsls	r2, r2, #21
    287c:	4b04      	ldr	r3, [pc, #16]	; (2890 <SysTick_Handler+0x28>)
    287e:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    2880:	0020      	movs	r0, r4
    2882:	4b04      	ldr	r3, [pc, #16]	; (2894 <SysTick_Handler+0x2c>)
    2884:	4798      	blx	r3
}
    2886:	bd10      	pop	{r4, pc}
    2888:	00002815 	.word	0x00002815
    288c:	000028c5 	.word	0x000028c5
    2890:	e000ed04 	.word	0xe000ed04
    2894:	0000281f 	.word	0x0000281f

00002898 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    2898:	4b08      	ldr	r3, [pc, #32]	; (28bc <prvResetNextTaskUnblockTime+0x24>)
    289a:	681b      	ldr	r3, [r3, #0]
    289c:	681b      	ldr	r3, [r3, #0]
    289e:	2b00      	cmp	r3, #0
    28a0:	d007      	beq.n	28b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    28a2:	4b06      	ldr	r3, [pc, #24]	; (28bc <prvResetNextTaskUnblockTime+0x24>)
    28a4:	681b      	ldr	r3, [r3, #0]
    28a6:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    28a8:	68db      	ldr	r3, [r3, #12]
    28aa:	685a      	ldr	r2, [r3, #4]
    28ac:	4b04      	ldr	r3, [pc, #16]	; (28c0 <prvResetNextTaskUnblockTime+0x28>)
    28ae:	601a      	str	r2, [r3, #0]
	}
}
    28b0:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    28b2:	2201      	movs	r2, #1
    28b4:	4252      	negs	r2, r2
    28b6:	4b02      	ldr	r3, [pc, #8]	; (28c0 <prvResetNextTaskUnblockTime+0x28>)
    28b8:	601a      	str	r2, [r3, #0]
    28ba:	e7f9      	b.n	28b0 <prvResetNextTaskUnblockTime+0x18>
    28bc:	20000550 	.word	0x20000550
    28c0:	20000018 	.word	0x20000018

000028c4 <xTaskIncrementTick>:
{
    28c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    28c6:	b083      	sub	sp, #12
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    28c8:	4b39      	ldr	r3, [pc, #228]	; (29b0 <xTaskIncrementTick+0xec>)
    28ca:	681b      	ldr	r3, [r3, #0]
    28cc:	2b00      	cmp	r3, #0
    28ce:	d161      	bne.n	2994 <xTaskIncrementTick+0xd0>
		++xTickCount;
    28d0:	4b38      	ldr	r3, [pc, #224]	; (29b4 <xTaskIncrementTick+0xf0>)
    28d2:	681a      	ldr	r2, [r3, #0]
    28d4:	3201      	adds	r2, #1
    28d6:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
    28d8:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
    28da:	2e00      	cmp	r6, #0
    28dc:	d112      	bne.n	2904 <xTaskIncrementTick+0x40>
				taskSWITCH_DELAYED_LISTS();
    28de:	4b36      	ldr	r3, [pc, #216]	; (29b8 <xTaskIncrementTick+0xf4>)
    28e0:	681b      	ldr	r3, [r3, #0]
    28e2:	681b      	ldr	r3, [r3, #0]
    28e4:	2b00      	cmp	r3, #0
    28e6:	d001      	beq.n	28ec <xTaskIncrementTick+0x28>
    28e8:	b672      	cpsid	i
    28ea:	e7fe      	b.n	28ea <xTaskIncrementTick+0x26>
    28ec:	4a32      	ldr	r2, [pc, #200]	; (29b8 <xTaskIncrementTick+0xf4>)
    28ee:	6811      	ldr	r1, [r2, #0]
    28f0:	4b32      	ldr	r3, [pc, #200]	; (29bc <xTaskIncrementTick+0xf8>)
    28f2:	6818      	ldr	r0, [r3, #0]
    28f4:	6010      	str	r0, [r2, #0]
    28f6:	6019      	str	r1, [r3, #0]
    28f8:	4a31      	ldr	r2, [pc, #196]	; (29c0 <xTaskIncrementTick+0xfc>)
    28fa:	6813      	ldr	r3, [r2, #0]
    28fc:	3301      	adds	r3, #1
    28fe:	6013      	str	r3, [r2, #0]
    2900:	4b30      	ldr	r3, [pc, #192]	; (29c4 <xTaskIncrementTick+0x100>)
    2902:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
    2904:	4b30      	ldr	r3, [pc, #192]	; (29c8 <xTaskIncrementTick+0x104>)
    2906:	681b      	ldr	r3, [r3, #0]
BaseType_t xSwitchRequired = pdFALSE;
    2908:	2400      	movs	r4, #0
			if( xConstTickCount >= xNextTaskUnblockTime )
    290a:	429e      	cmp	r6, r3
    290c:	d333      	bcc.n	2976 <xTaskIncrementTick+0xb2>
    290e:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    2910:	4f29      	ldr	r7, [pc, #164]	; (29b8 <xTaskIncrementTick+0xf4>)
    2912:	683b      	ldr	r3, [r7, #0]
    2914:	681b      	ldr	r3, [r3, #0]
    2916:	2b00      	cmp	r3, #0
    2918:	d029      	beq.n	296e <xTaskIncrementTick+0xaa>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    291a:	4b27      	ldr	r3, [pc, #156]	; (29b8 <xTaskIncrementTick+0xf4>)
    291c:	681b      	ldr	r3, [r3, #0]
    291e:	68db      	ldr	r3, [r3, #12]
    2920:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    2922:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
    2924:	429e      	cmp	r6, r3
    2926:	d332      	bcc.n	298e <xTaskIncrementTick+0xca>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2928:	1d2b      	adds	r3, r5, #4
    292a:	9301      	str	r3, [sp, #4]
    292c:	0018      	movs	r0, r3
    292e:	4b27      	ldr	r3, [pc, #156]	; (29cc <xTaskIncrementTick+0x108>)
    2930:	4798      	blx	r3
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2932:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2934:	2b00      	cmp	r3, #0
    2936:	d003      	beq.n	2940 <xTaskIncrementTick+0x7c>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2938:	0028      	movs	r0, r5
    293a:	3018      	adds	r0, #24
    293c:	4b23      	ldr	r3, [pc, #140]	; (29cc <xTaskIncrementTick+0x108>)
    293e:	4798      	blx	r3
						prvAddTaskToReadyList( pxTCB );
    2940:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    2942:	4a23      	ldr	r2, [pc, #140]	; (29d0 <xTaskIncrementTick+0x10c>)
    2944:	6812      	ldr	r2, [r2, #0]
    2946:	4293      	cmp	r3, r2
    2948:	d901      	bls.n	294e <xTaskIncrementTick+0x8a>
    294a:	4a21      	ldr	r2, [pc, #132]	; (29d0 <xTaskIncrementTick+0x10c>)
    294c:	6013      	str	r3, [r2, #0]
    294e:	0098      	lsls	r0, r3, #2
    2950:	18c0      	adds	r0, r0, r3
    2952:	0080      	lsls	r0, r0, #2
    2954:	4b1f      	ldr	r3, [pc, #124]	; (29d4 <xTaskIncrementTick+0x110>)
    2956:	1818      	adds	r0, r3, r0
    2958:	9901      	ldr	r1, [sp, #4]
    295a:	4b1f      	ldr	r3, [pc, #124]	; (29d8 <xTaskIncrementTick+0x114>)
    295c:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    295e:	4b1f      	ldr	r3, [pc, #124]	; (29dc <xTaskIncrementTick+0x118>)
    2960:	681b      	ldr	r3, [r3, #0]
    2962:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    2964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2966:	429a      	cmp	r2, r3
    2968:	d3d3      	bcc.n	2912 <xTaskIncrementTick+0x4e>
								xSwitchRequired = pdTRUE;
    296a:	2401      	movs	r4, #1
    296c:	e7d1      	b.n	2912 <xTaskIncrementTick+0x4e>
						xNextTaskUnblockTime = portMAX_DELAY;
    296e:	2201      	movs	r2, #1
    2970:	4252      	negs	r2, r2
    2972:	4b15      	ldr	r3, [pc, #84]	; (29c8 <xTaskIncrementTick+0x104>)
    2974:	601a      	str	r2, [r3, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    2976:	4b19      	ldr	r3, [pc, #100]	; (29dc <xTaskIncrementTick+0x118>)
    2978:	681b      	ldr	r3, [r3, #0]
    297a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    297c:	0093      	lsls	r3, r2, #2
    297e:	189b      	adds	r3, r3, r2
    2980:	009b      	lsls	r3, r3, #2
    2982:	4a14      	ldr	r2, [pc, #80]	; (29d4 <xTaskIncrementTick+0x110>)
    2984:	589b      	ldr	r3, [r3, r2]
    2986:	2b01      	cmp	r3, #1
    2988:	d909      	bls.n	299e <xTaskIncrementTick+0xda>
				xSwitchRequired = pdTRUE;
    298a:	2401      	movs	r4, #1
    298c:	e007      	b.n	299e <xTaskIncrementTick+0xda>
							xNextTaskUnblockTime = xItemValue;
    298e:	4a0e      	ldr	r2, [pc, #56]	; (29c8 <xTaskIncrementTick+0x104>)
    2990:	6013      	str	r3, [r2, #0]
							break;
    2992:	e7f0      	b.n	2976 <xTaskIncrementTick+0xb2>
		++uxPendedTicks;
    2994:	4a12      	ldr	r2, [pc, #72]	; (29e0 <xTaskIncrementTick+0x11c>)
    2996:	6813      	ldr	r3, [r2, #0]
    2998:	3301      	adds	r3, #1
    299a:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
    299c:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
    299e:	4b11      	ldr	r3, [pc, #68]	; (29e4 <xTaskIncrementTick+0x120>)
    29a0:	681b      	ldr	r3, [r3, #0]
    29a2:	2b00      	cmp	r3, #0
    29a4:	d000      	beq.n	29a8 <xTaskIncrementTick+0xe4>
			xSwitchRequired = pdTRUE;
    29a6:	2401      	movs	r4, #1
}
    29a8:	0020      	movs	r0, r4
    29aa:	b003      	add	sp, #12
    29ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29ae:	46c0      	nop			; (mov r8, r8)
    29b0:	200005c0 	.word	0x200005c0
    29b4:	200005cc 	.word	0x200005cc
    29b8:	20000550 	.word	0x20000550
    29bc:	20000554 	.word	0x20000554
    29c0:	200005c8 	.word	0x200005c8
    29c4:	00002899 	.word	0x00002899
    29c8:	20000018 	.word	0x20000018
    29cc:	000027ed 	.word	0x000027ed
    29d0:	200005c4 	.word	0x200005c4
    29d4:	20000558 	.word	0x20000558
    29d8:	000027d5 	.word	0x000027d5
    29dc:	2000054c 	.word	0x2000054c
    29e0:	200005bc 	.word	0x200005bc
    29e4:	200005d0 	.word	0x200005d0

000029e8 <vTaskSwitchContext>:
{
    29e8:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    29ea:	4b26      	ldr	r3, [pc, #152]	; (2a84 <vTaskSwitchContext+0x9c>)
    29ec:	681b      	ldr	r3, [r3, #0]
    29ee:	2b00      	cmp	r3, #0
    29f0:	d121      	bne.n	2a36 <vTaskSwitchContext+0x4e>
		xYieldPending = pdFALSE;
    29f2:	2200      	movs	r2, #0
    29f4:	4b24      	ldr	r3, [pc, #144]	; (2a88 <vTaskSwitchContext+0xa0>)
    29f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
    29f8:	4b24      	ldr	r3, [pc, #144]	; (2a8c <vTaskSwitchContext+0xa4>)
    29fa:	681a      	ldr	r2, [r3, #0]
    29fc:	0093      	lsls	r3, r2, #2
    29fe:	189b      	adds	r3, r3, r2
    2a00:	009b      	lsls	r3, r3, #2
    2a02:	4a23      	ldr	r2, [pc, #140]	; (2a90 <vTaskSwitchContext+0xa8>)
    2a04:	589b      	ldr	r3, [r3, r2]
    2a06:	2b00      	cmp	r3, #0
    2a08:	d119      	bne.n	2a3e <vTaskSwitchContext+0x56>
    2a0a:	4b20      	ldr	r3, [pc, #128]	; (2a8c <vTaskSwitchContext+0xa4>)
    2a0c:	681b      	ldr	r3, [r3, #0]
    2a0e:	2b00      	cmp	r3, #0
    2a10:	d00f      	beq.n	2a32 <vTaskSwitchContext+0x4a>
    2a12:	4a1e      	ldr	r2, [pc, #120]	; (2a8c <vTaskSwitchContext+0xa4>)
    2a14:	4c1e      	ldr	r4, [pc, #120]	; (2a90 <vTaskSwitchContext+0xa8>)
    2a16:	0010      	movs	r0, r2
    2a18:	6813      	ldr	r3, [r2, #0]
    2a1a:	3b01      	subs	r3, #1
    2a1c:	6013      	str	r3, [r2, #0]
    2a1e:	6811      	ldr	r1, [r2, #0]
    2a20:	008b      	lsls	r3, r1, #2
    2a22:	185b      	adds	r3, r3, r1
    2a24:	009b      	lsls	r3, r3, #2
    2a26:	591b      	ldr	r3, [r3, r4]
    2a28:	2b00      	cmp	r3, #0
    2a2a:	d108      	bne.n	2a3e <vTaskSwitchContext+0x56>
    2a2c:	6803      	ldr	r3, [r0, #0]
    2a2e:	2b00      	cmp	r3, #0
    2a30:	d1f2      	bne.n	2a18 <vTaskSwitchContext+0x30>
    2a32:	b672      	cpsid	i
    2a34:	e7fe      	b.n	2a34 <vTaskSwitchContext+0x4c>
		xYieldPending = pdTRUE;
    2a36:	2201      	movs	r2, #1
    2a38:	4b13      	ldr	r3, [pc, #76]	; (2a88 <vTaskSwitchContext+0xa0>)
    2a3a:	601a      	str	r2, [r3, #0]
}
    2a3c:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
    2a3e:	4b13      	ldr	r3, [pc, #76]	; (2a8c <vTaskSwitchContext+0xa4>)
    2a40:	681a      	ldr	r2, [r3, #0]
    2a42:	4813      	ldr	r0, [pc, #76]	; (2a90 <vTaskSwitchContext+0xa8>)
    2a44:	0093      	lsls	r3, r2, #2
    2a46:	1899      	adds	r1, r3, r2
    2a48:	0089      	lsls	r1, r1, #2
    2a4a:	1841      	adds	r1, r0, r1
    2a4c:	684c      	ldr	r4, [r1, #4]
    2a4e:	6864      	ldr	r4, [r4, #4]
    2a50:	604c      	str	r4, [r1, #4]
    2a52:	189b      	adds	r3, r3, r2
    2a54:	009b      	lsls	r3, r3, #2
    2a56:	3308      	adds	r3, #8
    2a58:	18c3      	adds	r3, r0, r3
    2a5a:	429c      	cmp	r4, r3
    2a5c:	d009      	beq.n	2a72 <vTaskSwitchContext+0x8a>
    2a5e:	0093      	lsls	r3, r2, #2
    2a60:	189a      	adds	r2, r3, r2
    2a62:	0092      	lsls	r2, r2, #2
    2a64:	4b0a      	ldr	r3, [pc, #40]	; (2a90 <vTaskSwitchContext+0xa8>)
    2a66:	189a      	adds	r2, r3, r2
    2a68:	6853      	ldr	r3, [r2, #4]
    2a6a:	68da      	ldr	r2, [r3, #12]
    2a6c:	4b09      	ldr	r3, [pc, #36]	; (2a94 <vTaskSwitchContext+0xac>)
    2a6e:	601a      	str	r2, [r3, #0]
}
    2a70:	e7e4      	b.n	2a3c <vTaskSwitchContext+0x54>
		taskSELECT_HIGHEST_PRIORITY_TASK();
    2a72:	6860      	ldr	r0, [r4, #4]
    2a74:	0093      	lsls	r3, r2, #2
    2a76:	189b      	adds	r3, r3, r2
    2a78:	009b      	lsls	r3, r3, #2
    2a7a:	4905      	ldr	r1, [pc, #20]	; (2a90 <vTaskSwitchContext+0xa8>)
    2a7c:	18cb      	adds	r3, r1, r3
    2a7e:	6058      	str	r0, [r3, #4]
    2a80:	e7ed      	b.n	2a5e <vTaskSwitchContext+0x76>
    2a82:	46c0      	nop			; (mov r8, r8)
    2a84:	200005c0 	.word	0x200005c0
    2a88:	200005d0 	.word	0x200005d0
    2a8c:	200005c4 	.word	0x200005c4
    2a90:	20000558 	.word	0x20000558
    2a94:	2000054c 	.word	0x2000054c

00002a98 <configure_usart>:

static OLED1_CREATE_INSTANCE(oled1, OLED1_EXT_HEADER);
struct usart_module usart_instance;

void configure_usart(void)
{
    2a98:	b530      	push	{r4, r5, lr}
    2a9a:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2a9c:	2380      	movs	r3, #128	; 0x80
    2a9e:	05db      	lsls	r3, r3, #23
    2aa0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2aa2:	2300      	movs	r3, #0
    2aa4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2aa6:	22ff      	movs	r2, #255	; 0xff
    2aa8:	4669      	mov	r1, sp
    2aaa:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    2aac:	2200      	movs	r2, #0
    2aae:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2ab0:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    2ab2:	2196      	movs	r1, #150	; 0x96
    2ab4:	0189      	lsls	r1, r1, #6
    2ab6:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    2ab8:	2101      	movs	r1, #1
    2aba:	2024      	movs	r0, #36	; 0x24
    2abc:	466c      	mov	r4, sp
    2abe:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2ac0:	3001      	adds	r0, #1
    2ac2:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2ac4:	3125      	adds	r1, #37	; 0x25
    2ac6:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    2ac8:	3101      	adds	r1, #1
    2aca:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2acc:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    2ace:	3105      	adds	r1, #5
    2ad0:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2ad2:	3101      	adds	r1, #1
    2ad4:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2ad6:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2ad8:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2ada:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    2adc:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    2ade:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    2ae0:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    2ae2:	2313      	movs	r3, #19
    2ae4:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    2ae6:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = 9600;
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    2ae8:	2380      	movs	r3, #128	; 0x80
    2aea:	035b      	lsls	r3, r3, #13
    2aec:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    2aee:	4b12      	ldr	r3, [pc, #72]	; (2b38 <configure_usart+0xa0>)
    2af0:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    2af2:	4b12      	ldr	r3, [pc, #72]	; (2b3c <configure_usart+0xa4>)
    2af4:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    2af6:	2301      	movs	r3, #1
    2af8:	425b      	negs	r3, r3
    2afa:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    2afc:	930f      	str	r3, [sp, #60]	; 0x3c

	while (usart_init(&usart_instance,
    2afe:	4d10      	ldr	r5, [pc, #64]	; (2b40 <configure_usart+0xa8>)
    2b00:	4c10      	ldr	r4, [pc, #64]	; (2b44 <configure_usart+0xac>)
    2b02:	466a      	mov	r2, sp
    2b04:	4910      	ldr	r1, [pc, #64]	; (2b48 <configure_usart+0xb0>)
    2b06:	0028      	movs	r0, r5
    2b08:	47a0      	blx	r4
    2b0a:	2800      	cmp	r0, #0
    2b0c:	d1f9      	bne.n	2b02 <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2b0e:	4d0c      	ldr	r5, [pc, #48]	; (2b40 <configure_usart+0xa8>)
    2b10:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2b12:	0020      	movs	r0, r4
    2b14:	4b0d      	ldr	r3, [pc, #52]	; (2b4c <configure_usart+0xb4>)
    2b16:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2b18:	231f      	movs	r3, #31
    2b1a:	4018      	ands	r0, r3
    2b1c:	3b1e      	subs	r3, #30
    2b1e:	4083      	lsls	r3, r0
    2b20:	4a0b      	ldr	r2, [pc, #44]	; (2b50 <configure_usart+0xb8>)
    2b22:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2b24:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2b26:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2b28:	2b00      	cmp	r3, #0
    2b2a:	d1fc      	bne.n	2b26 <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2b2c:	6823      	ldr	r3, [r4, #0]
    2b2e:	2202      	movs	r2, #2
    2b30:	4313      	orrs	r3, r2
    2b32:	6023      	str	r3, [r4, #0]
	EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {
	}

	usart_enable(&usart_instance);
}
    2b34:	b011      	add	sp, #68	; 0x44
    2b36:	bd30      	pop	{r4, r5, pc}
    2b38:	00040003 	.word	0x00040003
    2b3c:	00050003 	.word	0x00050003
    2b40:	20000630 	.word	0x20000630
    2b44:	00001a65 	.word	0x00001a65
    2b48:	42000800 	.word	0x42000800
    2b4c:	0000146d 	.word	0x0000146d
    2b50:	e000e100 	.word	0xe000e100

00002b54 <configure_eeprom>:

void configure_eeprom(void)
{	
    2b54:	b510      	push	{r4, lr}
	enum status_code error_code = eeprom_emulator_init();
    2b56:	4b06      	ldr	r3, [pc, #24]	; (2b70 <configure_eeprom+0x1c>)
    2b58:	4798      	blx	r3

//! [check_init_ok]
	//if (error_code == STATUS_ERR_NO_MEMORY) {
	if (error_code == STATUS_ERR_NO_MEMORY) {
    2b5a:	2816      	cmp	r0, #22
    2b5c:	d002      	beq.n	2b64 <configure_eeprom+0x10>
			/* No EEPROM section has been set in the device's fuses */
		}
	}
//! [check_init_ok]
//! [check_re-init]
	else if (error_code != STATUS_OK) {
    2b5e:	2800      	cmp	r0, #0
    2b60:	d101      	bne.n	2b66 <configure_eeprom+0x12>
		 * irrecoverably corrupt) */
		eeprom_emulator_erase_memory();
		eeprom_emulator_init();
	}
//! [check_re-init]
}
    2b62:	bd10      	pop	{r4, pc}
    2b64:	e7fe      	b.n	2b64 <configure_eeprom+0x10>
		eeprom_emulator_erase_memory();
    2b66:	4b03      	ldr	r3, [pc, #12]	; (2b74 <configure_eeprom+0x20>)
    2b68:	4798      	blx	r3
		eeprom_emulator_init();
    2b6a:	4b01      	ldr	r3, [pc, #4]	; (2b70 <configure_eeprom+0x1c>)
    2b6c:	4798      	blx	r3
}
    2b6e:	e7f8      	b.n	2b62 <configure_eeprom+0xe>
    2b70:	00000649 	.word	0x00000649
    2b74:	0000072d 	.word	0x0000072d

00002b78 <SYSCTRL_Handler>:

#if (SAMD || SAMR21)
void SYSCTRL_Handler(void)
{
    2b78:	b510      	push	{r4, lr}
	if (SYSCTRL->INTFLAG.reg & SYSCTRL_INTFLAG_BOD33DET) {
    2b7a:	4b06      	ldr	r3, [pc, #24]	; (2b94 <SYSCTRL_Handler+0x1c>)
    2b7c:	689b      	ldr	r3, [r3, #8]
    2b7e:	055b      	lsls	r3, r3, #21
    2b80:	d400      	bmi.n	2b84 <SYSCTRL_Handler+0xc>
		SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33DET;
		eeprom_emulator_commit_page_buffer();
	}
}
    2b82:	bd10      	pop	{r4, pc}
		SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33DET;
    2b84:	2280      	movs	r2, #128	; 0x80
    2b86:	00d2      	lsls	r2, r2, #3
    2b88:	4b02      	ldr	r3, [pc, #8]	; (2b94 <SYSCTRL_Handler+0x1c>)
    2b8a:	609a      	str	r2, [r3, #8]
		eeprom_emulator_commit_page_buffer();
    2b8c:	4b02      	ldr	r3, [pc, #8]	; (2b98 <SYSCTRL_Handler+0x20>)
    2b8e:	4798      	blx	r3
}
    2b90:	e7f7      	b.n	2b82 <SYSCTRL_Handler+0xa>
    2b92:	46c0      	nop			; (mov r8, r8)
    2b94:	40000800 	.word	0x40000800
    2b98:	00000875 	.word	0x00000875

00002b9c <main>:
#endif
}


int main (void)
{
    2b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b9e:	46c6      	mov	lr, r8
    2ba0:	b500      	push	{lr}
    2ba2:	b0a6      	sub	sp, #152	; 0x98
	system_init();
    2ba4:	4ba0      	ldr	r3, [pc, #640]	; (2e28 <main+0x28c>)
    2ba6:	4798      	blx	r3
	config->powersave  = false;
    2ba8:	2500      	movs	r5, #0
    2baa:	466b      	mov	r3, sp
    2bac:	709d      	strb	r5, [r3, #2]
		port_base->OUTSET.reg = pin_mask;
    2bae:	4b9f      	ldr	r3, [pc, #636]	; (2e2c <main+0x290>)
    2bb0:	2280      	movs	r2, #128	; 0x80
    2bb2:	02d2      	lsls	r2, r2, #11
    2bb4:	619a      	str	r2, [r3, #24]
    2bb6:	2280      	movs	r2, #128	; 0x80
    2bb8:	0312      	lsls	r2, r2, #12
    2bba:	619a      	str	r2, [r3, #24]
    2bbc:	2280      	movs	r2, #128	; 0x80
    2bbe:	0552      	lsls	r2, r2, #21
    2bc0:	619a      	str	r2, [r3, #24]

	port_pin_set_output_level(oled1->led0_pin, !OLED1_LED_ACTIVE);
	port_pin_set_output_level(oled1->led1_pin, !OLED1_LED_ACTIVE);
	port_pin_set_output_level(oled1->led2_pin, !OLED1_LED_ACTIVE);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT_WTH_READBACK;
    2bc2:	2602      	movs	r6, #2
    2bc4:	466b      	mov	r3, sp
    2bc6:	701e      	strb	r6, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    2bc8:	705d      	strb	r5, [r3, #1]
	port_pin_set_config(oled1->led0_pin, &pin_conf);
    2bca:	4669      	mov	r1, sp
    2bcc:	2012      	movs	r0, #18
    2bce:	4c98      	ldr	r4, [pc, #608]	; (2e30 <main+0x294>)
    2bd0:	47a0      	blx	r4
	port_pin_set_config(oled1->led1_pin, &pin_conf);
    2bd2:	4669      	mov	r1, sp
    2bd4:	2013      	movs	r0, #19
    2bd6:	47a0      	blx	r4
	port_pin_set_config(oled1->led2_pin, &pin_conf);
    2bd8:	4669      	mov	r1, sp
    2bda:	201c      	movs	r0, #28
    2bdc:	47a0      	blx	r4

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2bde:	466b      	mov	r3, sp
    2be0:	701d      	strb	r5, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2be2:	2701      	movs	r7, #1
    2be4:	705f      	strb	r7, [r3, #1]
	port_pin_set_config(oled1->button0_pin, &pin_conf);
    2be6:	4669      	mov	r1, sp
    2be8:	2016      	movs	r0, #22
    2bea:	47a0      	blx	r4
	port_pin_set_config(oled1->button1_pin, &pin_conf);
    2bec:	4669      	mov	r1, sp
    2bee:	2006      	movs	r0, #6
    2bf0:	47a0      	blx	r4
	port_pin_set_config(oled1->button2_pin, &pin_conf);
    2bf2:	4669      	mov	r1, sp
    2bf4:	2007      	movs	r0, #7
    2bf6:	47a0      	blx	r4
	oled1_init(&oled1);
	configure_eeprom();
    2bf8:	4b8e      	ldr	r3, [pc, #568]	; (2e34 <main+0x298>)
    2bfa:	4798      	blx	r3
		struct bod_config *const conf)
{
	/* Sanity check arguments */
	Assert(conf);

	conf->prescaler      = BOD_PRESCALE_DIV_2;
    2bfc:	466b      	mov	r3, sp
    2bfe:	801d      	strh	r5, [r3, #0]
	conf->mode           = BOD_MODE_CONTINUOUS;
    2c00:	805d      	strh	r5, [r3, #2]
	conf->action         = BOD_ACTION_RESET;
	conf->level          = 0x27;
	conf->hysteresis     = true;
    2c02:	719f      	strb	r7, [r3, #6]
	conf->run_in_standby = true;
    2c04:	71df      	strb	r7, [r3, #7]
	config_bod33.action = BOD_ACTION_INTERRUPT;
    2c06:	2310      	movs	r3, #16
    2c08:	466a      	mov	r2, sp
    2c0a:	7113      	strb	r3, [r2, #4]
	config_bod33.level = 48;
    2c0c:	3320      	adds	r3, #32
    2c0e:	7153      	strb	r3, [r2, #5]
	bod_set_config(BOD_BOD33, &config_bod33);
    2c10:	4669      	mov	r1, sp
    2c12:	2000      	movs	r0, #0
    2c14:	4b88      	ldr	r3, [pc, #544]	; (2e38 <main+0x29c>)
    2c16:	4798      	blx	r3
static inline enum status_code bod_enable(
		const enum bod bod_id)
{
	switch (bod_id) {
		case BOD_BOD33:
			SYSCTRL->BOD33.reg |= SYSCTRL_BOD33_ENABLE;
    2c18:	4b88      	ldr	r3, [pc, #544]	; (2e3c <main+0x2a0>)
    2c1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    2c1c:	4332      	orrs	r2, r6
    2c1e:	635a      	str	r2, [r3, #52]	; 0x34
	SYSCTRL->INTENSET.reg = SYSCTRL_INTENCLR_BOD33DET;
    2c20:	2280      	movs	r2, #128	; 0x80
    2c22:	00d2      	lsls	r2, r2, #3
    2c24:	605a      	str	r2, [r3, #4]
    2c26:	4b86      	ldr	r3, [pc, #536]	; (2e40 <main+0x2a4>)
    2c28:	601e      	str	r6, [r3, #0]
	configure_bod();
	configure_usart();
    2c2a:	4b86      	ldr	r3, [pc, #536]	; (2e44 <main+0x2a8>)
    2c2c:	4798      	blx	r3
	gfx_mono_init();
    2c2e:	4b86      	ldr	r3, [pc, #536]	; (2e48 <main+0x2ac>)
    2c30:	4798      	blx	r3
	
	//oled1_set_led_state(&oled1, OLED1_LED2_ID, true);
	
	char pressButton1[] = "SAMR21_barUp         ";
    2c32:	a920      	add	r1, sp, #128	; 0x80
    2c34:	4b85      	ldr	r3, [pc, #532]	; (2e4c <main+0x2b0>)
    2c36:	000a      	movs	r2, r1
    2c38:	cb13      	ldmia	r3!, {r0, r1, r4}
    2c3a:	c213      	stmia	r2!, {r0, r1, r4}
    2c3c:	cb03      	ldmia	r3!, {r0, r1}
    2c3e:	c203      	stmia	r2!, {r0, r1}
    2c40:	881b      	ldrh	r3, [r3, #0]
    2c42:	8013      	strh	r3, [r2, #0]
	char pressButton2[] = "SAMR21_barDown       ";
    2c44:	a91a      	add	r1, sp, #104	; 0x68
    2c46:	4b82      	ldr	r3, [pc, #520]	; (2e50 <main+0x2b4>)
    2c48:	000a      	movs	r2, r1
    2c4a:	cb13      	ldmia	r3!, {r0, r1, r4}
    2c4c:	c213      	stmia	r2!, {r0, r1, r4}
    2c4e:	cb03      	ldmia	r3!, {r0, r1}
    2c50:	c203      	stmia	r2!, {r0, r1}
    2c52:	881b      	ldrh	r3, [r3, #0]
    2c54:	8013      	strh	r3, [r2, #0]
	char pressButton3[] = "SAMR21_resetEEPROM...";	// Escreve no mximo 21 caracteres por linha
    2c56:	a914      	add	r1, sp, #80	; 0x50
    2c58:	4b7e      	ldr	r3, [pc, #504]	; (2e54 <main+0x2b8>)
    2c5a:	000a      	movs	r2, r1
    2c5c:	cb13      	ldmia	r3!, {r0, r1, r4}
    2c5e:	c213      	stmia	r2!, {r0, r1, r4}
    2c60:	cb03      	ldmia	r3!, {r0, r1}
    2c62:	c203      	stmia	r2!, {r0, r1}
    2c64:	881b      	ldrh	r3, [r3, #0]
    2c66:	8013      	strh	r3, [r2, #0]
	
	uint8_t i;	
	uint8_t page_data[EEPROM_PAGE_SIZE];
	uint8_t placar[] = "Placar: ";
    2c68:	aa02      	add	r2, sp, #8
    2c6a:	4b7b      	ldr	r3, [pc, #492]	; (2e58 <main+0x2bc>)
    2c6c:	cb03      	ldmia	r3!, {r0, r1}
    2c6e:	c203      	stmia	r2!, {r0, r1}
    2c70:	781b      	ldrb	r3, [r3, #0]
    2c72:	7013      	strb	r3, [r2, #0]
	uint8_t ox[]     = " x ";

	do {
		
		for(i = 0; i < sizeof(rx_buffer) - 1; i++)
			rx_buffer[i] = 0;
    2c74:	4f79      	ldr	r7, [pc, #484]	; (2e5c <main+0x2c0>)
			
		//usart_read_buffer_job(&usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
		usart_read_buffer_wait (&usart_instance, rx_buffer, MAX_RX_BUFFER_LENGTH);
    2c76:	46b8      	mov	r8, r7
    2c78:	e07f      	b.n	2d7a <main+0x1de>
		if(rx_buffer[0] == 'p'){
			page_data[0] = rx_buffer[1];
    2c7a:	4b78      	ldr	r3, [pc, #480]	; (2e5c <main+0x2c0>)
    2c7c:	785a      	ldrb	r2, [r3, #1]
    2c7e:	ac05      	add	r4, sp, #20
    2c80:	7022      	strb	r2, [r4, #0]
			page_data[1] = rx_buffer[2];
    2c82:	789a      	ldrb	r2, [r3, #2]
    2c84:	7062      	strb	r2, [r4, #1]
			page_data[2] = rx_buffer[3];
    2c86:	78da      	ldrb	r2, [r3, #3]
    2c88:	70a2      	strb	r2, [r4, #2]
			
			page_data[3] = rx_buffer[5];
    2c8a:	795a      	ldrb	r2, [r3, #5]
    2c8c:	70e2      	strb	r2, [r4, #3]
			page_data[4] = rx_buffer[6];
    2c8e:	799a      	ldrb	r2, [r3, #6]
    2c90:	7122      	strb	r2, [r4, #4]
			page_data[5] = rx_buffer[7];
    2c92:	79db      	ldrb	r3, [r3, #7]
    2c94:	7163      	strb	r3, [r4, #5]
				
			eeprom_emulator_write_page(0, page_data);
    2c96:	0021      	movs	r1, r4
    2c98:	2000      	movs	r0, #0
    2c9a:	4b71      	ldr	r3, [pc, #452]	; (2e60 <main+0x2c4>)
    2c9c:	4798      	blx	r3
			eeprom_emulator_commit_page_buffer();
    2c9e:	4b71      	ldr	r3, [pc, #452]	; (2e64 <main+0x2c8>)
    2ca0:	4798      	blx	r3
			
			page_data[0] = 255;
    2ca2:	23ff      	movs	r3, #255	; 0xff
    2ca4:	7023      	strb	r3, [r4, #0]
			page_data[1] = 255;
    2ca6:	7063      	strb	r3, [r4, #1]
			page_data[2] = 255;
    2ca8:	70a3      	strb	r3, [r4, #2]
			page_data[3] = 255;
    2caa:	70e3      	strb	r3, [r4, #3]
			page_data[4] = 255;
    2cac:	7123      	strb	r3, [r4, #4]
			page_data[5] = 255;
    2cae:	7163      	strb	r3, [r4, #5]
				
			eeprom_emulator_read_page(0, page_data);
    2cb0:	0021      	movs	r1, r4
    2cb2:	2000      	movs	r0, #0
    2cb4:	4b6c      	ldr	r3, [pc, #432]	; (2e68 <main+0x2cc>)
    2cb6:	4798      	blx	r3
    2cb8:	2500      	movs	r5, #0
			
			for(i = 0; i < sizeof(rx_buffer) - 1; i++)
				gfx_mono_draw_char(' ', i*SYSFONT_WIDTH, 3*SYSFONT_HEIGHT, &sysfont);
    2cba:	4c6c      	ldr	r4, [pc, #432]	; (2e6c <main+0x2d0>)
    2cbc:	4e6c      	ldr	r6, [pc, #432]	; (2e70 <main+0x2d4>)
    2cbe:	0023      	movs	r3, r4
    2cc0:	2215      	movs	r2, #21
    2cc2:	0029      	movs	r1, r5
    2cc4:	2020      	movs	r0, #32
    2cc6:	47b0      	blx	r6
    2cc8:	3506      	adds	r5, #6
    2cca:	b2ed      	uxtb	r5, r5
			for(i = 0; i < sizeof(rx_buffer) - 1; i++)
    2ccc:	2d30      	cmp	r5, #48	; 0x30
    2cce:	d1f6      	bne.n	2cbe <main+0x122>
    2cd0:	ac02      	add	r4, sp, #8
    2cd2:	2500      	movs	r5, #0
			
			// Desenho do placar
			for(i = 0; i < sizeof(placar) - 1; i++)
				gfx_mono_draw_char(placar[i], i*SYSFONT_WIDTH, 0, &sysfont);
    2cd4:	4e66      	ldr	r6, [pc, #408]	; (2e70 <main+0x2d4>)
    2cd6:	7820      	ldrb	r0, [r4, #0]
    2cd8:	4b64      	ldr	r3, [pc, #400]	; (2e6c <main+0x2d0>)
    2cda:	2200      	movs	r2, #0
    2cdc:	0029      	movs	r1, r5
    2cde:	47b0      	blx	r6
    2ce0:	3401      	adds	r4, #1
    2ce2:	3506      	adds	r5, #6
    2ce4:	b2ed      	uxtb	r5, r5
			for(i = 0; i < sizeof(placar) - 1; i++)
    2ce6:	2d30      	cmp	r5, #48	; 0x30
    2ce8:	d1f5      	bne.n	2cd6 <main+0x13a>
				
			gfx_mono_draw_char(page_data[0], (i++)*SYSFONT_WIDTH, 0, &sysfont);
    2cea:	4c60      	ldr	r4, [pc, #384]	; (2e6c <main+0x2d0>)
    2cec:	ad05      	add	r5, sp, #20
    2cee:	7828      	ldrb	r0, [r5, #0]
    2cf0:	0023      	movs	r3, r4
    2cf2:	2200      	movs	r2, #0
    2cf4:	2130      	movs	r1, #48	; 0x30
    2cf6:	4e5e      	ldr	r6, [pc, #376]	; (2e70 <main+0x2d4>)
    2cf8:	47b0      	blx	r6
			gfx_mono_draw_char(page_data[1], (i++)*SYSFONT_WIDTH, 0, &sysfont);
    2cfa:	7868      	ldrb	r0, [r5, #1]
    2cfc:	0023      	movs	r3, r4
    2cfe:	2200      	movs	r2, #0
    2d00:	2136      	movs	r1, #54	; 0x36
    2d02:	47b0      	blx	r6
			gfx_mono_draw_char(page_data[2], (i++)*SYSFONT_WIDTH, 0, &sysfont);
    2d04:	78a8      	ldrb	r0, [r5, #2]
    2d06:	0023      	movs	r3, r4
    2d08:	2200      	movs	r2, #0
    2d0a:	213c      	movs	r1, #60	; 0x3c
    2d0c:	47b0      	blx	r6
			
			gfx_mono_draw_char(ox[0], (i++)*SYSFONT_WIDTH, 0, &sysfont);
    2d0e:	0023      	movs	r3, r4
    2d10:	2200      	movs	r2, #0
    2d12:	2142      	movs	r1, #66	; 0x42
    2d14:	2020      	movs	r0, #32
    2d16:	47b0      	blx	r6
			gfx_mono_draw_char(ox[1], (i++)*SYSFONT_WIDTH, 0, &sysfont);
    2d18:	0023      	movs	r3, r4
    2d1a:	2200      	movs	r2, #0
    2d1c:	2148      	movs	r1, #72	; 0x48
    2d1e:	2078      	movs	r0, #120	; 0x78
    2d20:	47b0      	blx	r6
			gfx_mono_draw_char(ox[2], (i++)*SYSFONT_WIDTH, 0, &sysfont);
    2d22:	0023      	movs	r3, r4
    2d24:	2200      	movs	r2, #0
    2d26:	214e      	movs	r1, #78	; 0x4e
    2d28:	2020      	movs	r0, #32
    2d2a:	47b0      	blx	r6
			
			gfx_mono_draw_char(page_data[3], (i++)*SYSFONT_WIDTH, 0, &sysfont);
    2d2c:	78e8      	ldrb	r0, [r5, #3]
    2d2e:	0023      	movs	r3, r4
    2d30:	2200      	movs	r2, #0
    2d32:	2154      	movs	r1, #84	; 0x54
    2d34:	47b0      	blx	r6
			gfx_mono_draw_char(page_data[4], (i++)*SYSFONT_WIDTH, 0, &sysfont);
    2d36:	7928      	ldrb	r0, [r5, #4]
    2d38:	0023      	movs	r3, r4
    2d3a:	2200      	movs	r2, #0
    2d3c:	215a      	movs	r1, #90	; 0x5a
    2d3e:	47b0      	blx	r6
			gfx_mono_draw_char(page_data[5], i*SYSFONT_WIDTH, 0, &sysfont);
    2d40:	7968      	ldrb	r0, [r5, #5]
    2d42:	0023      	movs	r3, r4
    2d44:	2200      	movs	r2, #0
    2d46:	2160      	movs	r1, #96	; 0x60
    2d48:	47b0      	blx	r6
    2d4a:	e026      	b.n	2d9a <main+0x1fe>
			// Fim do desenho do placar
				
		}
		
		if(oled1_get_button_state(&oled1, OLED1_BUTTON1_ID)){
			usart_write_buffer_wait(&usart_instance, pressButton1, sizeof(pressButton1));
    2d4c:	4c49      	ldr	r4, [pc, #292]	; (2e74 <main+0x2d8>)
    2d4e:	2216      	movs	r2, #22
    2d50:	a920      	add	r1, sp, #128	; 0x80
    2d52:	0020      	movs	r0, r4
    2d54:	4d48      	ldr	r5, [pc, #288]	; (2e78 <main+0x2dc>)
    2d56:	47a8      	blx	r5
			usart_write_buffer_wait(&usart_instance, '\n', 1);
    2d58:	2201      	movs	r2, #1
    2d5a:	210a      	movs	r1, #10
    2d5c:	0020      	movs	r0, r4
    2d5e:	47a8      	blx	r5
    2d60:	ad20      	add	r5, sp, #128	; 0x80
    2d62:	2400      	movs	r4, #0
			for(i = 0; i < sizeof(pressButton1) - 1; i++)
				gfx_mono_draw_char(pressButton1[i], i*SYSFONT_WIDTH, 2*SYSFONT_HEIGHT, &sysfont);
    2d64:	4e42      	ldr	r6, [pc, #264]	; (2e70 <main+0x2d4>)
    2d66:	7828      	ldrb	r0, [r5, #0]
    2d68:	4b40      	ldr	r3, [pc, #256]	; (2e6c <main+0x2d0>)
    2d6a:	220e      	movs	r2, #14
    2d6c:	0021      	movs	r1, r4
    2d6e:	47b0      	blx	r6
    2d70:	3501      	adds	r5, #1
    2d72:	3406      	adds	r4, #6
    2d74:	b2e4      	uxtb	r4, r4
			for(i = 0; i < sizeof(pressButton1) - 1; i++)
    2d76:	2c7e      	cmp	r4, #126	; 0x7e
    2d78:	d1f5      	bne.n	2d66 <main+0x1ca>
{
    2d7a:	2300      	movs	r3, #0
			rx_buffer[i] = 0;
    2d7c:	2200      	movs	r2, #0
    2d7e:	54fa      	strb	r2, [r7, r3]
    2d80:	3301      	adds	r3, #1
		for(i = 0; i < sizeof(rx_buffer) - 1; i++)
    2d82:	2b08      	cmp	r3, #8
    2d84:	d1fb      	bne.n	2d7e <main+0x1e2>
		usart_read_buffer_wait (&usart_instance, rx_buffer, MAX_RX_BUFFER_LENGTH);
    2d86:	2209      	movs	r2, #9
    2d88:	4641      	mov	r1, r8
    2d8a:	483a      	ldr	r0, [pc, #232]	; (2e74 <main+0x2d8>)
    2d8c:	4b3b      	ldr	r3, [pc, #236]	; (2e7c <main+0x2e0>)
    2d8e:	4798      	blx	r3
		if(rx_buffer[0] == 'p'){
    2d90:	4643      	mov	r3, r8
    2d92:	781b      	ldrb	r3, [r3, #0]
    2d94:	2b70      	cmp	r3, #112	; 0x70
    2d96:	d100      	bne.n	2d9a <main+0x1fe>
    2d98:	e76f      	b.n	2c7a <main+0xde>
	return (port_base->IN.reg & pin_mask);
    2d9a:	4b24      	ldr	r3, [pc, #144]	; (2e2c <main+0x290>)
    2d9c:	6a1b      	ldr	r3, [r3, #32]
		if(oled1_get_button_state(&oled1, OLED1_BUTTON1_ID)){
    2d9e:	025b      	lsls	r3, r3, #9
    2da0:	d5d4      	bpl.n	2d4c <main+0x1b0>
    2da2:	4b22      	ldr	r3, [pc, #136]	; (2e2c <main+0x290>)
    2da4:	6a1b      	ldr	r3, [r3, #32]
			//delay_cycles_ms(50);															// No tem necessidade o delay, eu acho
		} else if(oled1_get_button_state(&oled1, OLED1_BUTTON2_ID)){
    2da6:	065b      	lsls	r3, r3, #25
    2da8:	d51b      	bpl.n	2de2 <main+0x246>
    2daa:	4b20      	ldr	r3, [pc, #128]	; (2e2c <main+0x290>)
    2dac:	6a1b      	ldr	r3, [r3, #32]
			usart_write_buffer_wait(&usart_instance, pressButton2, sizeof(pressButton2));
			usart_write_buffer_wait(&usart_instance, '\n', 1);
			for(i = 0; i < sizeof(pressButton2) - 1; i++)
				gfx_mono_draw_char(pressButton2[i], i*SYSFONT_WIDTH, 2*SYSFONT_HEIGHT, &sysfont);
			//delay_cycles_ms(50);															// No tem necessidade o delay, eu acho
		} else if(oled1_get_button_state(&oled1, OLED1_BUTTON3_ID)){
    2dae:	061b      	lsls	r3, r3, #24
    2db0:	d42f      	bmi.n	2e12 <main+0x276>
			usart_write_buffer_wait(&usart_instance, pressButton3, sizeof(pressButton3));
    2db2:	4c30      	ldr	r4, [pc, #192]	; (2e74 <main+0x2d8>)
    2db4:	2216      	movs	r2, #22
    2db6:	a914      	add	r1, sp, #80	; 0x50
    2db8:	0020      	movs	r0, r4
    2dba:	4d2f      	ldr	r5, [pc, #188]	; (2e78 <main+0x2dc>)
    2dbc:	47a8      	blx	r5
			usart_write_buffer_wait(&usart_instance, '\n', 1);
    2dbe:	2201      	movs	r2, #1
    2dc0:	210a      	movs	r1, #10
    2dc2:	0020      	movs	r0, r4
    2dc4:	47a8      	blx	r5
    2dc6:	ae14      	add	r6, sp, #80	; 0x50
    2dc8:	2500      	movs	r5, #0
			for(i = 0; i < sizeof(pressButton3) - 1; i++)
				gfx_mono_draw_char(pressButton3[i], i*SYSFONT_WIDTH, 2*SYSFONT_HEIGHT, &sysfont);
    2dca:	4c29      	ldr	r4, [pc, #164]	; (2e70 <main+0x2d4>)
    2dcc:	7830      	ldrb	r0, [r6, #0]
    2dce:	4b27      	ldr	r3, [pc, #156]	; (2e6c <main+0x2d0>)
    2dd0:	220e      	movs	r2, #14
    2dd2:	0029      	movs	r1, r5
    2dd4:	47a0      	blx	r4
    2dd6:	3601      	adds	r6, #1
    2dd8:	3506      	adds	r5, #6
    2dda:	b2ed      	uxtb	r5, r5
			for(i = 0; i < sizeof(pressButton3) - 1; i++)
    2ddc:	2d7e      	cmp	r5, #126	; 0x7e
    2dde:	d1f5      	bne.n	2dcc <main+0x230>
    2de0:	e7cb      	b.n	2d7a <main+0x1de>
			usart_write_buffer_wait(&usart_instance, pressButton2, sizeof(pressButton2));
    2de2:	4c24      	ldr	r4, [pc, #144]	; (2e74 <main+0x2d8>)
    2de4:	2216      	movs	r2, #22
    2de6:	a91a      	add	r1, sp, #104	; 0x68
    2de8:	0020      	movs	r0, r4
    2dea:	4d23      	ldr	r5, [pc, #140]	; (2e78 <main+0x2dc>)
    2dec:	47a8      	blx	r5
			usart_write_buffer_wait(&usart_instance, '\n', 1);
    2dee:	2201      	movs	r2, #1
    2df0:	210a      	movs	r1, #10
    2df2:	0020      	movs	r0, r4
    2df4:	47a8      	blx	r5
    2df6:	ac1a      	add	r4, sp, #104	; 0x68
    2df8:	2500      	movs	r5, #0
				gfx_mono_draw_char(pressButton2[i], i*SYSFONT_WIDTH, 2*SYSFONT_HEIGHT, &sysfont);
    2dfa:	4e1d      	ldr	r6, [pc, #116]	; (2e70 <main+0x2d4>)
    2dfc:	7820      	ldrb	r0, [r4, #0]
    2dfe:	4b1b      	ldr	r3, [pc, #108]	; (2e6c <main+0x2d0>)
    2e00:	220e      	movs	r2, #14
    2e02:	0029      	movs	r1, r5
    2e04:	47b0      	blx	r6
    2e06:	3401      	adds	r4, #1
    2e08:	3506      	adds	r5, #6
    2e0a:	b2ed      	uxtb	r5, r5
			for(i = 0; i < sizeof(pressButton2) - 1; i++)
    2e0c:	2d7e      	cmp	r5, #126	; 0x7e
    2e0e:	d1f5      	bne.n	2dfc <main+0x260>
    2e10:	e7b3      	b.n	2d7a <main+0x1de>
			//delay_cycles_ms(50);															// No tem necessidade o delay, eu acho
		} else {
			usart_write_buffer_wait(&usart_instance, "None\n", sizeof("None"));
    2e12:	4c18      	ldr	r4, [pc, #96]	; (2e74 <main+0x2d8>)
    2e14:	2205      	movs	r2, #5
    2e16:	491a      	ldr	r1, [pc, #104]	; (2e80 <main+0x2e4>)
    2e18:	0020      	movs	r0, r4
    2e1a:	4d17      	ldr	r5, [pc, #92]	; (2e78 <main+0x2dc>)
    2e1c:	47a8      	blx	r5
			usart_write_buffer_wait(&usart_instance, '\n', 1);
    2e1e:	2201      	movs	r2, #1
    2e20:	210a      	movs	r1, #10
    2e22:	0020      	movs	r0, r4
    2e24:	47a8      	blx	r5
    2e26:	e7a8      	b.n	2d7a <main+0x1de>
    2e28:	000026c1 	.word	0x000026c1
    2e2c:	41004400 	.word	0x41004400
    2e30:	00001095 	.word	0x00001095
    2e34:	00002b55 	.word	0x00002b55
    2e38:	00000115 	.word	0x00000115
    2e3c:	40000800 	.word	0x40000800
    2e40:	e000e100 	.word	0xe000e100
    2e44:	00002a99 	.word	0x00002a99
    2e48:	00000f2d 	.word	0x00000f2d
    2e4c:	0000347c 	.word	0x0000347c
    2e50:	00003494 	.word	0x00003494
    2e54:	000034ac 	.word	0x000034ac
    2e58:	000034c4 	.word	0x000034c4
    2e5c:	20000664 	.word	0x20000664
    2e60:	000008a5 	.word	0x000008a5
    2e64:	00000875 	.word	0x00000875
    2e68:	0000080d 	.word	0x0000080d
    2e6c:	20000008 	.word	0x20000008
    2e70:	00000e09 	.word	0x00000e09
    2e74:	20000630 	.word	0x20000630
    2e78:	00001e45 	.word	0x00001e45
    2e7c:	00001f05 	.word	0x00001f05
    2e80:	00003474 	.word	0x00003474

00002e84 <__udivsi3>:
    2e84:	2200      	movs	r2, #0
    2e86:	0843      	lsrs	r3, r0, #1
    2e88:	428b      	cmp	r3, r1
    2e8a:	d374      	bcc.n	2f76 <__udivsi3+0xf2>
    2e8c:	0903      	lsrs	r3, r0, #4
    2e8e:	428b      	cmp	r3, r1
    2e90:	d35f      	bcc.n	2f52 <__udivsi3+0xce>
    2e92:	0a03      	lsrs	r3, r0, #8
    2e94:	428b      	cmp	r3, r1
    2e96:	d344      	bcc.n	2f22 <__udivsi3+0x9e>
    2e98:	0b03      	lsrs	r3, r0, #12
    2e9a:	428b      	cmp	r3, r1
    2e9c:	d328      	bcc.n	2ef0 <__udivsi3+0x6c>
    2e9e:	0c03      	lsrs	r3, r0, #16
    2ea0:	428b      	cmp	r3, r1
    2ea2:	d30d      	bcc.n	2ec0 <__udivsi3+0x3c>
    2ea4:	22ff      	movs	r2, #255	; 0xff
    2ea6:	0209      	lsls	r1, r1, #8
    2ea8:	ba12      	rev	r2, r2
    2eaa:	0c03      	lsrs	r3, r0, #16
    2eac:	428b      	cmp	r3, r1
    2eae:	d302      	bcc.n	2eb6 <__udivsi3+0x32>
    2eb0:	1212      	asrs	r2, r2, #8
    2eb2:	0209      	lsls	r1, r1, #8
    2eb4:	d065      	beq.n	2f82 <__udivsi3+0xfe>
    2eb6:	0b03      	lsrs	r3, r0, #12
    2eb8:	428b      	cmp	r3, r1
    2eba:	d319      	bcc.n	2ef0 <__udivsi3+0x6c>
    2ebc:	e000      	b.n	2ec0 <__udivsi3+0x3c>
    2ebe:	0a09      	lsrs	r1, r1, #8
    2ec0:	0bc3      	lsrs	r3, r0, #15
    2ec2:	428b      	cmp	r3, r1
    2ec4:	d301      	bcc.n	2eca <__udivsi3+0x46>
    2ec6:	03cb      	lsls	r3, r1, #15
    2ec8:	1ac0      	subs	r0, r0, r3
    2eca:	4152      	adcs	r2, r2
    2ecc:	0b83      	lsrs	r3, r0, #14
    2ece:	428b      	cmp	r3, r1
    2ed0:	d301      	bcc.n	2ed6 <__udivsi3+0x52>
    2ed2:	038b      	lsls	r3, r1, #14
    2ed4:	1ac0      	subs	r0, r0, r3
    2ed6:	4152      	adcs	r2, r2
    2ed8:	0b43      	lsrs	r3, r0, #13
    2eda:	428b      	cmp	r3, r1
    2edc:	d301      	bcc.n	2ee2 <__udivsi3+0x5e>
    2ede:	034b      	lsls	r3, r1, #13
    2ee0:	1ac0      	subs	r0, r0, r3
    2ee2:	4152      	adcs	r2, r2
    2ee4:	0b03      	lsrs	r3, r0, #12
    2ee6:	428b      	cmp	r3, r1
    2ee8:	d301      	bcc.n	2eee <__udivsi3+0x6a>
    2eea:	030b      	lsls	r3, r1, #12
    2eec:	1ac0      	subs	r0, r0, r3
    2eee:	4152      	adcs	r2, r2
    2ef0:	0ac3      	lsrs	r3, r0, #11
    2ef2:	428b      	cmp	r3, r1
    2ef4:	d301      	bcc.n	2efa <__udivsi3+0x76>
    2ef6:	02cb      	lsls	r3, r1, #11
    2ef8:	1ac0      	subs	r0, r0, r3
    2efa:	4152      	adcs	r2, r2
    2efc:	0a83      	lsrs	r3, r0, #10
    2efe:	428b      	cmp	r3, r1
    2f00:	d301      	bcc.n	2f06 <__udivsi3+0x82>
    2f02:	028b      	lsls	r3, r1, #10
    2f04:	1ac0      	subs	r0, r0, r3
    2f06:	4152      	adcs	r2, r2
    2f08:	0a43      	lsrs	r3, r0, #9
    2f0a:	428b      	cmp	r3, r1
    2f0c:	d301      	bcc.n	2f12 <__udivsi3+0x8e>
    2f0e:	024b      	lsls	r3, r1, #9
    2f10:	1ac0      	subs	r0, r0, r3
    2f12:	4152      	adcs	r2, r2
    2f14:	0a03      	lsrs	r3, r0, #8
    2f16:	428b      	cmp	r3, r1
    2f18:	d301      	bcc.n	2f1e <__udivsi3+0x9a>
    2f1a:	020b      	lsls	r3, r1, #8
    2f1c:	1ac0      	subs	r0, r0, r3
    2f1e:	4152      	adcs	r2, r2
    2f20:	d2cd      	bcs.n	2ebe <__udivsi3+0x3a>
    2f22:	09c3      	lsrs	r3, r0, #7
    2f24:	428b      	cmp	r3, r1
    2f26:	d301      	bcc.n	2f2c <__udivsi3+0xa8>
    2f28:	01cb      	lsls	r3, r1, #7
    2f2a:	1ac0      	subs	r0, r0, r3
    2f2c:	4152      	adcs	r2, r2
    2f2e:	0983      	lsrs	r3, r0, #6
    2f30:	428b      	cmp	r3, r1
    2f32:	d301      	bcc.n	2f38 <__udivsi3+0xb4>
    2f34:	018b      	lsls	r3, r1, #6
    2f36:	1ac0      	subs	r0, r0, r3
    2f38:	4152      	adcs	r2, r2
    2f3a:	0943      	lsrs	r3, r0, #5
    2f3c:	428b      	cmp	r3, r1
    2f3e:	d301      	bcc.n	2f44 <__udivsi3+0xc0>
    2f40:	014b      	lsls	r3, r1, #5
    2f42:	1ac0      	subs	r0, r0, r3
    2f44:	4152      	adcs	r2, r2
    2f46:	0903      	lsrs	r3, r0, #4
    2f48:	428b      	cmp	r3, r1
    2f4a:	d301      	bcc.n	2f50 <__udivsi3+0xcc>
    2f4c:	010b      	lsls	r3, r1, #4
    2f4e:	1ac0      	subs	r0, r0, r3
    2f50:	4152      	adcs	r2, r2
    2f52:	08c3      	lsrs	r3, r0, #3
    2f54:	428b      	cmp	r3, r1
    2f56:	d301      	bcc.n	2f5c <__udivsi3+0xd8>
    2f58:	00cb      	lsls	r3, r1, #3
    2f5a:	1ac0      	subs	r0, r0, r3
    2f5c:	4152      	adcs	r2, r2
    2f5e:	0883      	lsrs	r3, r0, #2
    2f60:	428b      	cmp	r3, r1
    2f62:	d301      	bcc.n	2f68 <__udivsi3+0xe4>
    2f64:	008b      	lsls	r3, r1, #2
    2f66:	1ac0      	subs	r0, r0, r3
    2f68:	4152      	adcs	r2, r2
    2f6a:	0843      	lsrs	r3, r0, #1
    2f6c:	428b      	cmp	r3, r1
    2f6e:	d301      	bcc.n	2f74 <__udivsi3+0xf0>
    2f70:	004b      	lsls	r3, r1, #1
    2f72:	1ac0      	subs	r0, r0, r3
    2f74:	4152      	adcs	r2, r2
    2f76:	1a41      	subs	r1, r0, r1
    2f78:	d200      	bcs.n	2f7c <__udivsi3+0xf8>
    2f7a:	4601      	mov	r1, r0
    2f7c:	4152      	adcs	r2, r2
    2f7e:	4610      	mov	r0, r2
    2f80:	4770      	bx	lr
    2f82:	e7ff      	b.n	2f84 <__udivsi3+0x100>
    2f84:	b501      	push	{r0, lr}
    2f86:	2000      	movs	r0, #0
    2f88:	f000 f806 	bl	2f98 <__aeabi_idiv0>
    2f8c:	bd02      	pop	{r1, pc}
    2f8e:	46c0      	nop			; (mov r8, r8)

00002f90 <__aeabi_uidivmod>:
    2f90:	2900      	cmp	r1, #0
    2f92:	d0f7      	beq.n	2f84 <__udivsi3+0x100>
    2f94:	e776      	b.n	2e84 <__udivsi3>
    2f96:	4770      	bx	lr

00002f98 <__aeabi_idiv0>:
    2f98:	4770      	bx	lr
    2f9a:	46c0      	nop			; (mov r8, r8)

00002f9c <__aeabi_lmul>:
    2f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f9e:	46ce      	mov	lr, r9
    2fa0:	4647      	mov	r7, r8
    2fa2:	0415      	lsls	r5, r2, #16
    2fa4:	0c2d      	lsrs	r5, r5, #16
    2fa6:	002e      	movs	r6, r5
    2fa8:	b580      	push	{r7, lr}
    2faa:	0407      	lsls	r7, r0, #16
    2fac:	0c14      	lsrs	r4, r2, #16
    2fae:	0c3f      	lsrs	r7, r7, #16
    2fb0:	4699      	mov	r9, r3
    2fb2:	0c03      	lsrs	r3, r0, #16
    2fb4:	437e      	muls	r6, r7
    2fb6:	435d      	muls	r5, r3
    2fb8:	4367      	muls	r7, r4
    2fba:	4363      	muls	r3, r4
    2fbc:	197f      	adds	r7, r7, r5
    2fbe:	0c34      	lsrs	r4, r6, #16
    2fc0:	19e4      	adds	r4, r4, r7
    2fc2:	469c      	mov	ip, r3
    2fc4:	42a5      	cmp	r5, r4
    2fc6:	d903      	bls.n	2fd0 <__aeabi_lmul+0x34>
    2fc8:	2380      	movs	r3, #128	; 0x80
    2fca:	025b      	lsls	r3, r3, #9
    2fcc:	4698      	mov	r8, r3
    2fce:	44c4      	add	ip, r8
    2fd0:	464b      	mov	r3, r9
    2fd2:	4351      	muls	r1, r2
    2fd4:	4343      	muls	r3, r0
    2fd6:	0436      	lsls	r6, r6, #16
    2fd8:	0c36      	lsrs	r6, r6, #16
    2fda:	0c25      	lsrs	r5, r4, #16
    2fdc:	0424      	lsls	r4, r4, #16
    2fde:	4465      	add	r5, ip
    2fe0:	19a4      	adds	r4, r4, r6
    2fe2:	1859      	adds	r1, r3, r1
    2fe4:	1949      	adds	r1, r1, r5
    2fe6:	0020      	movs	r0, r4
    2fe8:	bc0c      	pop	{r2, r3}
    2fea:	4690      	mov	r8, r2
    2fec:	4699      	mov	r9, r3
    2fee:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002ff0 <__libc_init_array>:
    2ff0:	b570      	push	{r4, r5, r6, lr}
    2ff2:	2600      	movs	r6, #0
    2ff4:	4d0c      	ldr	r5, [pc, #48]	; (3028 <__libc_init_array+0x38>)
    2ff6:	4c0d      	ldr	r4, [pc, #52]	; (302c <__libc_init_array+0x3c>)
    2ff8:	1b64      	subs	r4, r4, r5
    2ffa:	10a4      	asrs	r4, r4, #2
    2ffc:	42a6      	cmp	r6, r4
    2ffe:	d109      	bne.n	3014 <__libc_init_array+0x24>
    3000:	2600      	movs	r6, #0
    3002:	f000 fa65 	bl	34d0 <_init>
    3006:	4d0a      	ldr	r5, [pc, #40]	; (3030 <__libc_init_array+0x40>)
    3008:	4c0a      	ldr	r4, [pc, #40]	; (3034 <__libc_init_array+0x44>)
    300a:	1b64      	subs	r4, r4, r5
    300c:	10a4      	asrs	r4, r4, #2
    300e:	42a6      	cmp	r6, r4
    3010:	d105      	bne.n	301e <__libc_init_array+0x2e>
    3012:	bd70      	pop	{r4, r5, r6, pc}
    3014:	00b3      	lsls	r3, r6, #2
    3016:	58eb      	ldr	r3, [r5, r3]
    3018:	4798      	blx	r3
    301a:	3601      	adds	r6, #1
    301c:	e7ee      	b.n	2ffc <__libc_init_array+0xc>
    301e:	00b3      	lsls	r3, r6, #2
    3020:	58eb      	ldr	r3, [r5, r3]
    3022:	4798      	blx	r3
    3024:	3601      	adds	r6, #1
    3026:	e7f2      	b.n	300e <__libc_init_array+0x1e>
    3028:	000034dc 	.word	0x000034dc
    302c:	000034dc 	.word	0x000034dc
    3030:	000034dc 	.word	0x000034dc
    3034:	000034e0 	.word	0x000034e0

00003038 <memcpy>:
    3038:	2300      	movs	r3, #0
    303a:	b510      	push	{r4, lr}
    303c:	429a      	cmp	r2, r3
    303e:	d100      	bne.n	3042 <memcpy+0xa>
    3040:	bd10      	pop	{r4, pc}
    3042:	5ccc      	ldrb	r4, [r1, r3]
    3044:	54c4      	strb	r4, [r0, r3]
    3046:	3301      	adds	r3, #1
    3048:	e7f8      	b.n	303c <memcpy+0x4>

0000304a <memset>:
    304a:	0003      	movs	r3, r0
    304c:	1882      	adds	r2, r0, r2
    304e:	4293      	cmp	r3, r2
    3050:	d100      	bne.n	3054 <memset+0xa>
    3052:	4770      	bx	lr
    3054:	7019      	strb	r1, [r3, #0]
    3056:	3301      	adds	r3, #1
    3058:	e7f9      	b.n	304e <memset+0x4>
    305a:	0000      	movs	r0, r0
    305c:	00000298 	.word	0x00000298
    3060:	00000298 	.word	0x00000298
    3064:	00000274 	.word	0x00000274
    3068:	00000298 	.word	0x00000298
    306c:	00000274 	.word	0x00000274
    3070:	0000025a 	.word	0x0000025a
    3074:	0000025a 	.word	0x0000025a
    3078:	00000298 	.word	0x00000298
    307c:	00000298 	.word	0x00000298
    3080:	00000298 	.word	0x00000298
    3084:	00000298 	.word	0x00000298
    3088:	00000298 	.word	0x00000298
    308c:	00000298 	.word	0x00000298
    3090:	00000298 	.word	0x00000298
    3094:	00000298 	.word	0x00000298
    3098:	00000298 	.word	0x00000298
    309c:	00000298 	.word	0x00000298
    30a0:	00000298 	.word	0x00000298
    30a4:	00000298 	.word	0x00000298
    30a8:	00000298 	.word	0x00000298
    30ac:	00000298 	.word	0x00000298
    30b0:	00000298 	.word	0x00000298
    30b4:	00000298 	.word	0x00000298
    30b8:	00000298 	.word	0x00000298
    30bc:	00000298 	.word	0x00000298
    30c0:	00000298 	.word	0x00000298
    30c4:	00000298 	.word	0x00000298
    30c8:	00000298 	.word	0x00000298
    30cc:	00000298 	.word	0x00000298
    30d0:	00000298 	.word	0x00000298
    30d4:	00000298 	.word	0x00000298
    30d8:	00000298 	.word	0x00000298
    30dc:	00000298 	.word	0x00000298
    30e0:	00000298 	.word	0x00000298
    30e4:	00000298 	.word	0x00000298
    30e8:	00000298 	.word	0x00000298
    30ec:	00000298 	.word	0x00000298
    30f0:	00000298 	.word	0x00000298
    30f4:	00000298 	.word	0x00000298
    30f8:	00000298 	.word	0x00000298
    30fc:	00000298 	.word	0x00000298
    3100:	00000298 	.word	0x00000298
    3104:	00000298 	.word	0x00000298
    3108:	00000298 	.word	0x00000298
    310c:	00000298 	.word	0x00000298
    3110:	00000298 	.word	0x00000298
    3114:	00000298 	.word	0x00000298
    3118:	00000298 	.word	0x00000298
    311c:	00000298 	.word	0x00000298
    3120:	00000298 	.word	0x00000298
    3124:	00000298 	.word	0x00000298
    3128:	00000298 	.word	0x00000298
    312c:	00000298 	.word	0x00000298
    3130:	00000298 	.word	0x00000298
    3134:	00000298 	.word	0x00000298
    3138:	00000298 	.word	0x00000298
    313c:	00000298 	.word	0x00000298
    3140:	00000298 	.word	0x00000298
    3144:	00000298 	.word	0x00000298
    3148:	00000298 	.word	0x00000298
    314c:	00000298 	.word	0x00000298
    3150:	00000298 	.word	0x00000298
    3154:	00000298 	.word	0x00000298
    3158:	00000298 	.word	0x00000298
    315c:	00000274 	.word	0x00000274
    3160:	00000274 	.word	0x00000274
    3164:	0000027c 	.word	0x0000027c
    3168:	0000027c 	.word	0x0000027c
    316c:	0000027c 	.word	0x0000027c
    3170:	0000027c 	.word	0x0000027c
    3174:	41744545 	.word	0x41744545
    3178:	50524f4d 	.word	0x50524f4d
    317c:	456d752e 	.word	0x456d752e

00003180 <sysfont_glyphs>:
    3180:	00000000 20000000 20202020 50502000     .......     . PP
    3190:	00000050 f8505000 5050f850 70a07820     P....PP.P.PP x.p
    31a0:	c020f028 402010c8 90601898 90a840a0     (. ... @..`..@..
    31b0:	40206068 00000000 40402010 40102040     h` @..... @@@ .@
    31c0:	10101020 50004020 5020f820 20200000      ... @.P . P..  
    31d0:	002020f8 00000000 00402060 00f80000     .  .....` @.....
    31e0:	00000000 60000000 10080060 00804020     .......``... @..
    31f0:	a8988870 207088c8 20202060 88707020     p.....p `    pp.
    3200:	40201008 2010f8f8 70880810 90503010     .. @... ...p.0P.
    3210:	f81010f8 0808f080 40307088 8888f080     .........p0@....
    3220:	1008f870 40404020 70888870 70708888     p... @@@p..p..pp
    3230:	08788888 60006010 60600060 60600000     ..x..`.``.``..``
    3240:	40206000 40201008 00081020 f800f800     .` @.. @ .......
    3250:	40800000 40201020 08887080 20002010     ...@ . @.p... . 
    3260:	68088870 7070a8a8 f8888888 88f08888     p..h..pp........
    3270:	8888f088 808870f0 70888080 888890e0     .....p.....p....
    3280:	f8e09088 80f08080 80f8f880 8080e080     ................
    3290:	80887080 70889880 f8888888 70888888     .p.....p.......p
    32a0:	20202020 10387020 90101010 a0908860          p8.....`...
    32b0:	8890a0c0 80808080 88f88080 8888a8d8     ................
    32c0:	88888888 8898a8c8 88887088 70888888     .........p.....p
    32d0:	f08888f0 70808080 a8888888 88f06890     .......p.....h..
    32e0:	90a0f088 80807888 f0080870 202020f8     .....x..p....   
    32f0:	88202020 88888888 88887088 50888888        ......p.....P
    3300:	88888820 88d8a8a8 20508888 88888850      .........P P...
    3310:	20205088 08f82020 80402010 202038f8     .P    ... @..8  
    3320:	38202020 20408000 e0000810 20202020        8..@ ....    
    3330:	5020e020 00000088 00000000 f8000000      . P............
    3340:	00102040 00000000 78087000 80807888     @ .......p.x.x..
    3350:	8888c8b0 700000f0 70888080 98680808     .......p...p..h.
    3360:	00788888 f8887000 48307080 4040e040     ..x..p...p0H@.@@
    3370:	78000040 30087888 c8b08080 20888888     @..x.x.0....... 
    3380:	20206000 00107020 90101030 48404060     .`   p..0...`@@H
    3390:	48506050 20202060 00702020 a8a8d000     P`PH`     p.....
    33a0:	00008888 8888c8b0 70000088 70888888     ...........p...p
    33b0:	88f00000 008080f0 78986800 00000808     .........h.x....
    33c0:	8080c8b0 70000080 f0087080 40e04040     .......p.p..@@.@
    33d0:	00304840 88888800 00006898 50888888     @H0......h.....P
    33e0:	88000020 50a8a888 50880000 00885020      ......P...P P..
    33f0:	78888800 00007008 402010f8 202010f8     ...x.p.... @..  
    3400:	10202040 20202020 40202020 20102020     @  .       @  . 
    3410:	00004020 42000800 42000c00 42001000      @.....B...B...B
    3420:	42001400 42001800 42001c00 00002142     ...B...B...BB!..
    3430:	0000213e 0000213e 000021a0 000021a0     >!..>!...!...!..
    3440:	00002156 00002148 0000215c 0000218e     V!..H!..\!...!..
    3450:	00002228 00002208 00002208 00002294     ("..."..."..."..
    3460:	0000221a 00002236 0000220c 00002244     ."..6"..."..D"..
    3470:	00002284 656e6f4e 0000000a 524d4153     ."..None....SAMR
    3480:	625f3132 70557261 20202020 20202020     21_barUp        
    3490:	00000020 524d4153 625f3132 6f447261      ...SAMR21_barDo
    34a0:	20206e77 20202020 00000020 524d4153     wn       ...SAMR
    34b0:	725f3132 74657365 52504545 2e2e4d4f     21_resetEEPROM..
    34c0:	0000002e 63616c50 203a7261 00000000     ....Placar: ....

000034d0 <_init>:
    34d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34d2:	46c0      	nop			; (mov r8, r8)
    34d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    34d6:	bc08      	pop	{r3}
    34d8:	469e      	mov	lr, r3
    34da:	4770      	bx	lr

000034dc <__init_array_start>:
    34dc:	000000dd 	.word	0x000000dd

000034e0 <_fini>:
    34e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34e2:	46c0      	nop			; (mov r8, r8)
    34e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    34e6:	bc08      	pop	{r3}
    34e8:	469e      	mov	lr, r3
    34ea:	4770      	bx	lr

000034ec <__fini_array_start>:
    34ec:	000000b5 	.word	0x000000b5
