







.version 5.0
.target sm_61
.address_size 64

.extern .func __assertfail
(
.param .b64 __assertfail_param_0,
.param .b64 __assertfail_param_1,
.param .b32 __assertfail_param_2,
.param .b64 __assertfail_param_3,
.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];
.global .align 1 .b8 $str[1];
.global .align 1 .b8 $str1[73] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 115, 105, 110, 103, 108, 101, 95, 105, 110, 116, 101, 114, 95, 98, 108, 111, 99, 107, 95, 114, 101, 100, 117, 99, 101, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};
.global .align 1 .b8 $str2[59] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 105, 110, 116, 114, 97, 95, 98, 108, 111, 99, 107, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0[64]
)
{
.reg .pred %p<4>;
.reg .b32 %r<23>;
.reg .f64 %fd<3>;
.reg .b64 %rd<8>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+48];
ld.param.f64 %fd2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+24];
ld.param.u64 %rd3, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+8];
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ntid.y;
mul.lo.s32 %r1, %r16, %r17;
mov.u32 %r18, %tid.y;
add.s32 %r19, %r18, %r14;
mov.u32 %r20, %ctaid.x;
mad.lo.s32 %r22, %r20, %r17, %r19;
setp.ge.s32	%p1, %r22, %r15;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd3;
sub.s32 %r4, %r15, %r1;

BB0_2:
mul.wide.s32 %rd6, %r22, 8;
add.s64 %rd7, %rd1, %rd6;
st.global.f64 [%rd7], %fd2;
add.s32 %r21, %r22, %r1;
setp.lt.s32	%p2, %r22, %r4;
selp.b32	%r22, %r21, %r15, %p2;
setp.lt.s32	%p3, %r22, %r15;
@%p3 bra BB0_2;

BB0_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0[80]
)
{
.reg .pred %p<4>;
.reg .b32 %r<8>;
.reg .f64 %fd<3>;
.reg .b64 %rd<23>;


ld.param.f64 %fd2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+24];
ld.param.u64 %rd9, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+8];
ld.param.u64 %rd3, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+56];
ld.param.u64 %rd12, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+48];
mov.u32 %r2, %nctaid.x;
mov.u32 %r3, %ntid.y;
mul.lo.s32 %r4, %r2, %r3;
cvt.u64.u32	%rd1, %r4;
mov.u32 %r5, %tid.y;
cvt.u64.u32	%rd16, %r5;
add.s64 %rd17, %rd16, %rd12;
mov.u32 %r6, %ctaid.x;
mul.lo.s32 %r7, %r6, %r3;
cvt.u64.u32	%rd18, %r7;
add.s64 %rd22, %rd17, %rd18;
setp.ge.s64	%p1, %rd22, %rd3;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd4, %rd9;
sub.s64 %rd5, %rd3, %rd1;

BB1_2:
shl.b64 %rd19, %rd22, 3;
add.s64 %rd20, %rd4, %rd19;
st.global.f64 [%rd20], %fd2;
add.s64 %rd21, %rd22, %rd1;
setp.lt.s64	%p2, %rd22, %rd5;
selp.b64	%rd22, %rd21, %rd3, %p2;
setp.lt.s64	%p3, %rd22, %rd3;
@%p3 bra BB1_2;

BB1_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0[80]
)
{
.reg .pred %p<4>;
.reg .b32 %r<8>;
.reg .f64 %fd<3>;
.reg .b64 %rd<23>;


ld.param.f64 %fd2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+24];
ld.param.u64 %rd9, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+8];
ld.param.u64 %rd3, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+56];
ld.param.u64 %rd12, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+48];
mov.u32 %r2, %nctaid.x;
mov.u32 %r3, %ntid.y;
mul.lo.s32 %r4, %r2, %r3;
cvt.u64.u32	%rd1, %r4;
mov.u32 %r5, %tid.y;
cvt.u64.u32	%rd16, %r5;
add.s64 %rd17, %rd16, %rd12;
mov.u32 %r6, %ctaid.x;
mul.lo.s32 %r7, %r6, %r3;
cvt.u64.u32	%rd18, %r7;
add.s64 %rd22, %rd17, %rd18;
setp.ge.s64	%p1, %rd22, %rd3;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd4, %rd9;
sub.s64 %rd5, %rd3, %rd1;

BB2_2:
shl.b64 %rd19, %rd22, 3;
add.s64 %rd20, %rd4, %rd19;
st.global.f64 [%rd20], %fd2;
add.s64 %rd21, %rd22, %rd1;
setp.lt.s64	%p2, %rd22, %rd5;
selp.b64	%rd22, %rd21, %rd3, %p2;
setp.lt.s64	%p3, %rd22, %rd3;
@%p3 bra BB2_2;

BB2_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0[80]
)
{
.reg .pred %p<4>;
.reg .b32 %r<8>;
.reg .f64 %fd<3>;
.reg .b64 %rd<23>;


ld.param.f64 %fd2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+24];
ld.param.u64 %rd9, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+8];
ld.param.u64 %rd3, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+56];
ld.param.u64 %rd12, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1ElLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIlEEEEES8_EEEEvT__param_0+48];
mov.u32 %r2, %nctaid.x;
mov.u32 %r3, %ntid.y;
mul.lo.s32 %r4, %r2, %r3;
cvt.u64.u32	%rd1, %r4;
mov.u32 %r5, %tid.y;
cvt.u64.u32	%rd16, %r5;
add.s64 %rd17, %rd16, %rd12;
mov.u32 %r6, %ctaid.x;
mul.lo.s32 %r7, %r6, %r3;
cvt.u64.u32	%rd18, %r7;
add.s64 %rd22, %rd17, %rd18;
setp.ge.s64	%p1, %rd22, %rd3;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd4, %rd9;
sub.s64 %rd5, %rd3, %rd1;

BB3_2:
shl.b64 %rd19, %rd22, 3;
add.s64 %rd20, %rd4, %rd19;
st.global.f64 [%rd20], %fd2;
add.s64 %rd21, %rd22, %rd1;
setp.lt.s64	%p2, %rd22, %rd5;
selp.b64	%rd22, %rd21, %rd3, %p2;
setp.lt.s64	%p3, %rd22, %rd3;
@%p3 bra BB3_2;

BB3_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0[64]
)
{
.reg .pred %p<4>;
.reg .b32 %r<23>;
.reg .f64 %fd<3>;
.reg .b64 %rd<8>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+48];
ld.param.f64 %fd2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+24];
ld.param.u64 %rd3, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEENS_11LayoutRightES8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+8];
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ntid.y;
mul.lo.s32 %r1, %r16, %r17;
mov.u32 %r18, %tid.y;
add.s32 %r19, %r18, %r14;
mov.u32 %r20, %ctaid.x;
mad.lo.s32 %r22, %r20, %r17, %r19;
setp.ge.s32	%p1, %r22, %r15;
@%p1 bra BB4_3;

cvta.to.global.u64 %rd1, %rd3;
sub.s32 %r4, %r15, %r1;

BB4_2:
mul.wide.s32 %rd6, %r22, 8;
add.s64 %rd7, %rd1, %rd6;
st.global.f64 [%rd7], %fd2;
add.s32 %r21, %r22, %r1;
setp.lt.s32	%p2, %r22, %r4;
selp.b32	%r22, %r21, %r15, %p2;
setp.lt.s32	%p3, %r22, %r15;
@%p3 bra BB4_2;

BB4_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0[64]
)
{
.reg .pred %p<4>;
.reg .b32 %r<23>;
.reg .f64 %fd<3>;
.reg .b64 %rd<8>;


ld.param.v2.u32 {%r14, %r15}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+48];
ld.param.f64 %fd2, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+24];
ld.param.u64 %rd3, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForINS0_8ViewFillINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_4CudaENS_14AnonymousSpaceEEENS_12MemoryTraitsILj0EEEEEES6_S8_Li1EiLb0EEENS_11RangePolicyIJS8_NS_9IndexTypeIiEEEEES8_EEEEvT__param_0+8];
mov.u32 %r16, %nctaid.x;
mov.u32 %r17, %ntid.y;
mul.lo.s32 %r1, %r16, %r17;
mov.u32 %r18, %tid.y;
add.s32 %r19, %r18, %r14;
mov.u32 %r20, %ctaid.x;
mad.lo.s32 %r22, %r20, %r17, %r19;
setp.ge.s32	%p1, %r22, %r15;
@%p1 bra BB5_3;

cvta.to.global.u64 %rd1, %rd3;
sub.s32 %r4, %r15, %r1;

BB5_2:
mul.wide.s32 %rd6, %r22, 8;
add.s64 %rd7, %rd1, %rd6;
st.global.f64 [%rd7], %fd2;
add.s32 %r21, %r22, %r1;
setp.lt.s32	%p2, %r22, %r4;
selp.b32	%r22, %r21, %r15, %p2;
setp.lt.s32	%p3, %r22, %r15;
@%p3 bra BB5_2;

BB5_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi0ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi0ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[136]
)
{
.reg .pred %p<4>;
.reg .b32 %r<17>;
.reg .f64 %fd<4>;
.reg .b64 %rd<6>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi0ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r7, %nctaid.x;
mov.u32 %r8, %ntid.y;
mul.lo.s32 %r1, %r7, %r8;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r16, %r14, %r8, %r13;
setp.ge.s32	%p1, %r16, %r11;
@%p1 bra BB6_3;

ld.param.f64 %fd1, [%rd1+72];
ld.param.u64 %rd3, [%rd1+88];
cvta.to.global.u64 %rd2, %rd3;
sub.s32 %r4, %r11, %r1;

BB6_2:
mul.wide.s32 %rd4, %r16, 8;
add.s64 %rd5, %rd2, %rd4;
ld.global.f64 %fd2, [%rd5];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd5], %fd3;
add.s32 %r15, %r16, %r1;
setp.lt.s32	%p2, %r16, %r4;
selp.b32	%r16, %r15, %r11, %p2;
setp.lt.s32	%p3, %r16, %r11;
@%p3 bra BB6_2;

BB6_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[136]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .f64 %fd<9>;
.reg .b64 %rd<21>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+120];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.s32	%p1, %r20, %r14;
@%p1 bra BB7_6;

ld.param.u64 %rd12, [%rd1+16];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd3, [%rd1+40];
ld.param.u64 %rd13, [%rd1+56];
cvta.to.global.u64 %rd4, %rd13;
ld.param.u64 %rd14, [%rd1+88];
cvta.to.global.u64 %rd5, %rd14;
ld.param.u32 %r4, [%rd1+32];
sub.s32 %r5, %r14, %r1;

BB7_2:
cvt.s64.s32	%rd6, %r20;
mov.f64 %fd8, 0d0000000000000000;
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB7_5;

mul.lo.s64 %rd15, %rd3, %rd6;
shl.b64 %rd16, %rd15, 3;
add.s64 %rd19, %rd2, %rd16;
mov.f64 %fd8, 0d0000000000000000;
mov.u32 %r21, 0;
mov.u64 %rd20, %rd4;

BB7_4:
mov.u64 %rd9, %rd20;
ld.global.f64 %fd6, [%rd9];
ld.global.f64 %fd7, [%rd19];
fma.rn.f64 %fd8, %fd7, %fd6, %fd8;
add.s64 %rd10, %rd9, 8;
add.s64 %rd19, %rd19, 8;
add.s32 %r21, %r21, 1;
setp.lt.s32	%p3, %r21, %r4;
mov.u64 %rd20, %rd10;
@%p3 bra BB7_4;

BB7_5:
shl.b64 %rd17, %rd6, 3;
add.s64 %rd18, %rd5, %rd17;
st.global.f64 [%rd18], %fd8;
add.s32 %r19, %r20, %r1;
setp.lt.s32	%p4, %r20, %r5;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.s32	%p5, %r20, %r14;
@%p5 bra BB7_2;

BB7_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[136]
)
{
.reg .pred %p<6>;
.reg .b32 %r<24>;
.reg .f64 %fd<8>;
.reg .b64 %rd<21>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r1, %ntid.y;
mov.u32 %r10, %tid.y;
ld.param.v2.u32 {%r11, %r12}, [%rd1+120];
add.s32 %r14, %r10, %r11;
mov.u32 %r15, %ctaid.x;
mad.lo.s32 %r22, %r15, %r1, %r14;
setp.ge.s32	%p1, %r22, %r12;
@%p1 bra BB8_6;

ld.param.u64 %rd12, [%rd1+16];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd3, [%rd1+40];
ld.param.u64 %rd13, [%rd1+56];
cvta.to.global.u64 %rd4, %rd13;
ld.param.u64 %rd14, [%rd1+88];
cvta.to.global.u64 %rd5, %rd14;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r17, %r16, %r1;
ld.param.u32 %r4, [%rd1+32];
sub.s32 %r5, %r12, %r17;

BB8_2:
mul.wide.s32 %rd15, %r22, 8;
add.s64 %rd6, %rd5, %rd15;
ld.global.f64 %fd7, [%rd6];
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB8_5;

cvt.s64.s32	%rd16, %r22;
mul.lo.s64 %rd17, %rd3, %rd16;
shl.b64 %rd18, %rd17, 3;
add.s64 %rd19, %rd2, %rd18;
mov.u32 %r23, 0;
mov.u64 %rd20, %rd4;

BB8_4:
mov.u64 %rd9, %rd20;
ld.global.f64 %fd5, [%rd9];
ld.global.f64 %fd6, [%rd19];
fma.rn.f64 %fd7, %fd6, %fd5, %fd7;
add.s64 %rd10, %rd9, 8;
add.s64 %rd19, %rd19, 8;
add.s32 %r23, %r23, 1;
setp.lt.s32	%p3, %r23, %r4;
mov.u64 %rd20, %rd10;
@%p3 bra BB8_4;

BB8_5:
st.global.f64 [%rd6], %fd7;
mad.lo.s32 %r21, %r16, %r1, %r22;
setp.lt.s32	%p4, %r22, %r5;
selp.b32	%r22, %r21, %r12, %p4;
setp.lt.s32	%p5, %r22, %r12;
@%p5 bra BB8_2;

BB8_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[136]
)
{
.reg .pred %p<6>;
.reg .b32 %r<23>;
.reg .f64 %fd<10>;
.reg .b64 %rd<21>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
mov.u32 %r8, %ntid.y;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r21, %r14, %r8, %r13;
setp.ge.s32	%p1, %r21, %r11;
@%p1 bra BB9_6;

ld.param.u64 %rd12, [%rd1+16];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd3, [%rd1+40];
ld.param.u64 %rd13, [%rd1+56];
cvta.to.global.u64 %rd4, %rd13;
ld.param.f64 %fd1, [%rd1+72];
ld.param.u64 %rd14, [%rd1+88];
cvta.to.global.u64 %rd5, %rd14;
ld.param.u32 %r3, [%rd1+32];

BB9_2:
mul.wide.s32 %rd15, %r21, 8;
add.s64 %rd6, %rd5, %rd15;
ld.global.f64 %fd6, [%rd6];
mul.f64 %fd9, %fd1, %fd6;
setp.lt.s32	%p2, %r3, 1;
@%p2 bra BB9_5;

cvt.s64.s32	%rd16, %r21;
mul.lo.s64 %rd17, %rd3, %rd16;
shl.b64 %rd18, %rd17, 3;
add.s64 %rd19, %rd2, %rd18;
mov.u32 %r22, 0;
mov.u64 %rd20, %rd4;

BB9_4:
mov.u64 %rd9, %rd20;
ld.global.f64 %fd7, [%rd9];
ld.global.f64 %fd8, [%rd19];
fma.rn.f64 %fd9, %fd8, %fd7, %fd9;
add.s64 %rd10, %rd9, 8;
add.s64 %rd19, %rd19, 8;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r3;
mov.u64 %rd20, %rd10;
@%p3 bra BB9_4;

BB9_5:
st.global.f64 [%rd6], %fd9;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r18, %r16, %r8;
sub.s32 %r19, %r11, %r18;
setp.lt.s32	%p4, %r21, %r19;
add.s32 %r20, %r21, %r18;
selp.b32	%r21, %r20, %r11, %p4;
setp.lt.s32	%p5, %r21, %r11;
@%p5 bra BB9_2;

BB9_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[136]
)
{
.reg .pred %p<6>;
.reg .b32 %r<22>;
.reg .f64 %fd<11>;
.reg .b64 %rd<21>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi0EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
ld.param.f64 %fd1, [%rd1];
mov.u32 %r10, %nctaid.x;
mov.u32 %r11, %ntid.y;
mul.lo.s32 %r1, %r10, %r11;
mov.u32 %r12, %tid.y;
ld.param.v2.u32 {%r13, %r14}, [%rd1+120];
add.s32 %r16, %r12, %r13;
mov.u32 %r17, %ctaid.x;
mad.lo.s32 %r20, %r17, %r11, %r16;
setp.ge.s32	%p1, %r20, %r14;
@%p1 bra BB10_6;

ld.param.u64 %rd11, [%rd1+16];
cvta.to.global.u64 %rd2, %rd11;
ld.param.u64 %rd3, [%rd1+40];
ld.param.u64 %rd12, [%rd1+56];
cvta.to.global.u64 %rd4, %rd12;
ld.param.u64 %rd13, [%rd1+88];
cvta.to.global.u64 %rd5, %rd13;
ld.param.u32 %r4, [%rd1+32];
sub.s32 %r5, %r14, %r1;

BB10_2:
mov.f64 %fd10, 0d0000000000000000;
setp.lt.s32	%p2, %r4, 1;
@%p2 bra BB10_5;

cvt.s64.s32	%rd14, %r20;
mul.lo.s64 %rd15, %rd3, %rd14;
shl.b64 %rd16, %rd15, 3;
add.s64 %rd19, %rd2, %rd16;
mov.f64 %fd10, 0d0000000000000000;
mov.u32 %r21, 0;
mov.u64 %rd20, %rd4;

BB10_4:
mov.u64 %rd8, %rd20;
ld.global.f64 %fd7, [%rd19];
mul.f64 %fd8, %fd1, %fd7;
ld.global.f64 %fd9, [%rd8];
fma.rn.f64 %fd10, %fd8, %fd9, %fd10;
add.s64 %rd9, %rd8, 8;
add.s64 %rd19, %rd19, 8;
add.s32 %r21, %r21, 1;
setp.lt.s32	%p3, %r21, %r4;
mov.u64 %rd20, %rd9;
@%p3 bra BB10_4;

BB10_5:
mul.wide.s32 %rd17, %r20, 8;
add.s64 %rd18, %rd5, %rd17;
st.global.f64 [%rd18], %fd10;
add.s32 %r19, %r20, %r1;
setp.lt.s32	%p4, %r20, %r5;
selp.b32	%r20, %r19, %r14, %p4;
setp.lt.s32	%p5, %r20, %r14;
@%p5 bra BB10_2;

BB10_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[136]
)
{
.reg .pred %p<6>;
.reg .b32 %r<23>;
.reg .f64 %fd<10>;
.reg .b64 %rd<21>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
ld.param.f64 %fd1, [%rd1];
mov.u32 %r8, %ntid.y;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r21, %r14, %r8, %r13;
setp.ge.s32	%p1, %r21, %r11;
@%p1 bra BB11_6;

ld.param.u64 %rd12, [%rd1+16];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd3, [%rd1+40];
ld.param.u64 %rd13, [%rd1+56];
cvta.to.global.u64 %rd4, %rd13;
ld.param.u64 %rd14, [%rd1+88];
cvta.to.global.u64 %rd5, %rd14;
ld.param.u32 %r3, [%rd1+32];

BB11_2:
mul.wide.s32 %rd15, %r21, 8;
add.s64 %rd6, %rd5, %rd15;
ld.global.f64 %fd9, [%rd6];
setp.lt.s32	%p2, %r3, 1;
@%p2 bra BB11_5;

cvt.s64.s32	%rd16, %r21;
mul.lo.s64 %rd17, %rd3, %rd16;
shl.b64 %rd18, %rd17, 3;
add.s64 %rd19, %rd2, %rd18;
mov.u32 %r22, 0;
mov.u64 %rd20, %rd4;

BB11_4:
mov.u64 %rd9, %rd20;
ld.global.f64 %fd6, [%rd19];
mul.f64 %fd7, %fd1, %fd6;
ld.global.f64 %fd8, [%rd9];
fma.rn.f64 %fd9, %fd7, %fd8, %fd9;
add.s64 %rd10, %rd9, 8;
add.s64 %rd19, %rd19, 8;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r3;
mov.u64 %rd20, %rd10;
@%p3 bra BB11_4;

BB11_5:
st.global.f64 [%rd6], %fd9;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r18, %r16, %r8;
sub.s32 %r19, %r11, %r18;
setp.lt.s32	%p4, %r21, %r19;
add.s32 %r20, %r21, %r18;
selp.b32	%r21, %r20, %r11, %p4;
setp.lt.s32	%p5, %r21, %r11;
@%p5 bra BB11_2;

BB11_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0[136]
)
{
.reg .pred %p<6>;
.reg .b32 %r<23>;
.reg .f64 %fd<12>;
.reg .b64 %rd<21>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELin1EiEENS_11RangePolicyIJSC_iEEESC_EEEEvT__param_0;
ld.param.f64 %fd1, [%rd1];
mov.u32 %r8, %ntid.y;
mov.u32 %r9, %tid.y;
ld.param.v2.u32 {%r10, %r11}, [%rd1+120];
add.s32 %r13, %r9, %r10;
mov.u32 %r14, %ctaid.x;
mad.lo.s32 %r21, %r14, %r8, %r13;
setp.ge.s32	%p1, %r21, %r11;
@%p1 bra BB12_6;

ld.param.u64 %rd12, [%rd1+16];
cvta.to.global.u64 %rd2, %rd12;
ld.param.u64 %rd3, [%rd1+40];
ld.param.u64 %rd13, [%rd1+56];
cvta.to.global.u64 %rd4, %rd13;
ld.param.f64 %fd2, [%rd1+72];
ld.param.u64 %rd14, [%rd1+88];
cvta.to.global.u64 %rd5, %rd14;
ld.param.u32 %r3, [%rd1+32];

BB12_2:
mul.wide.s32 %rd15, %r21, 8;
add.s64 %rd6, %rd5, %rd15;
ld.global.f64 %fd7, [%rd6];
mul.f64 %fd11, %fd2, %fd7;
setp.lt.s32	%p2, %r3, 1;
@%p2 bra BB12_5;

cvt.s64.s32	%rd16, %r21;
mul.lo.s64 %rd17, %rd3, %rd16;
shl.b64 %rd18, %rd17, 3;
add.s64 %rd19, %rd2, %rd18;
mov.u32 %r22, 0;
mov.u64 %rd20, %rd4;

BB12_4:
mov.u64 %rd9, %rd20;
ld.global.f64 %fd8, [%rd19];
mul.f64 %fd9, %fd1, %fd8;
ld.global.f64 %fd10, [%rd9];
fma.rn.f64 %fd11, %fd9, %fd10, %fd11;
add.s64 %rd10, %rd9, 8;
add.s64 %rd19, %rd19, 8;
add.s32 %r22, %r22, 1;
setp.lt.s32	%p3, %r22, %r3;
mov.u64 %rd20, %rd10;
@%p3 bra BB12_4;

BB12_5:
st.global.f64 [%rd6], %fd11;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r18, %r16, %r8;
sub.s32 %r19, %r11, %r18;
setp.lt.s32	%p4, %r21, %r19;
add.s32 %r20, %r21, %r18;
selp.b32	%r21, %r20, %r11, %p4;
setp.lt.s32	%p5, %r21, %r11;
@%p5 bra BB12_2;

BB12_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi0ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi0ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot13[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<109>;
.reg .b16 %rs<5>;
.reg .b32 %r<382>;
.reg .f64 %fd<70>;
.reg .b64 %rd<273>;


mov.u64 %rd272, __local_depot13;
cvta.local.u64 %SP, %rd272;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi0ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd117, [%rd1+96];
cvta.to.global.u64 %rd270, %rd117;
ld.param.u64 %rd118, [%rd1+168];
cvta.to.global.u64 %rd3, %rd118;
ld.param.u32 %r1, [%rd1];
shl.b32 %r88, %r1, 1;
and.b32 %r2, %r88, 1073741822;
mov.u32 %r362, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB13_3;

mul.lo.s32 %r92, %r362, %r2;
mul.wide.u32 %rd119, %r92, 4;
mov.u64 %rd120, sh;
add.s64 %rd244, %rd120, %rd119;
mov.u32 %r348, 0;

BB13_2:
mov.u64 %rd121, 0;
st.shared.u64 [%rd244], %rd121;
add.s64 %rd244, %rd244, 8;
add.s32 %r348, %r348, 1;
setp.lt.s32	%p3, %r348, %r1;
@%p3 bra BB13_2;

BB13_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r350, 0;
mov.u32 %r349, %r350;
@%p4 bra BB13_5;

ld.param.v2.u32 {%r95, %r96}, [%rd1+128];
ld.param.u32 %r99, [%rd1+140];
mov.u32 %r100, %ctaid.x;
not.b32 %r101, %r95;
add.s32 %r102, %r96, %r101;
add.s32 %r103, %r102, %r6;
div.s32 %r104, %r103, %r6;
add.s32 %r105, %r104, %r99;
not.b32 %r106, %r99;
and.b32 %r107, %r105, %r106;
mad.lo.s32 %r108, %r107, %r100, %r95;
add.s32 %r109, %r108, %r107;
min.s32 %r349, %r96, %r108;
min.s32 %r350, %r96, %r109;

BB13_5:
add.u64 %rd122, %SP, 0;
cvta.to.local.u64 %rd7, %rd122;
ld.param.f64 %fd1, [%rd1+80];
ld.param.u64 %rd8, [%rd1+152];
ld.param.u8 %rs1, [%rd1+160];
ld.param.u64 %rd123, [%rd1+176];
cvta.to.global.u64 %rd9, %rd123;
ld.param.u64 %rd10, [%rd1+184];
add.s32 %r351, %r349, %r362;
mov.u32 %r12, %ntid.y;

BB13_6:
mov.u32 %r13, %r351;
add.s32 %r351, %r12, %r13;
setp.lt.s32	%p5, %r13, %r350;
@%p5 bra BB13_6;

neg.s32 %r110, %r12;
and.b32 %r111, %r12, %r110;
clz.b32 %r15, %r111;
add.s32 %r16, %r12, -1;
and.b32 %r112, %r16, %r12;
setp.eq.s32	%p6, %r112, 0;
@%p6 bra BB13_9;

ld.global.u8 %rs2, [$str];
st.local.u8 [%rd7], %rs2;
mov.u64 %rd124, $str1;
cvta.global.u64 %rd125, %rd124;
mov.u32 %r113, 0;
mov.u64 %rd127, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd125;
.param .b64 param1;
st.param.b64	[param1+0], %rd122;
.param .b32 param2;
st.param.b32	[param2+0], %r113;
.param .b64 param3;
st.param.b64	[param3+0], %rd122;
.param .b64 param4;
st.param.b64	[param4+0], %rd127;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd7], %rs2;
mov.u64 %rd128, $str2;
cvta.global.u64 %rd129, %rd128;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd129;
.param .b64 param1;
st.param.b64	[param1+0], %rd122;
.param .b32 param2;
st.param.b32	[param2+0], %r113;
.param .b64 param3;
st.param.b64	[param3+0], %rd122;
.param .b64 param4;
st.param.b64	[param4+0], %rd127;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB13_9:
xor.b32 %r17, %r16, %r362;
membar.cta;
and.b32 %r114, %r362, 1;
setp.eq.b32	%p7, %r114, 1;
and.b32 %r115, %r16, 1;
setp.eq.b32	%p8, %r115, 1;
xor.pred %p9, %p8, %p7;
@%p9 bra BB13_13;

@%p2 bra BB13_13;

mul.lo.s32 %r117, %r1, %r362;
mul.wide.u32 %rd130, %r117, 8;
mov.u64 %rd131, sh;
add.s64 %rd245, %rd131, %rd130;
mul.wide.u32 %rd132, %r1, 8;
neg.s64 %rd12, %rd132;
mov.u32 %r352, 0;

BB13_12:
add.s64 %rd133, %rd245, %rd12;
ld.volatile.shared.f64 %fd2, [%rd245];
ld.volatile.shared.f64 %fd3, [%rd133];
add.f64 %fd4, %fd3, %fd2;
st.volatile.shared.f64 [%rd245], %fd4;
add.s64 %rd245, %rd245, 8;
add.s32 %r352, %r352, 1;
setp.lt.s32	%p11, %r352, %r1;
@%p11 bra BB13_12;

BB13_13:
membar.cta;
and.b32 %r118, %r17, 3;
setp.ne.s32	%p12, %r118, 0;
@%p12 bra BB13_17;

@%p2 bra BB13_17;

mul.lo.s32 %r120, %r1, %r362;
mul.wide.u32 %rd134, %r120, 8;
mov.u64 %rd135, sh;
add.s64 %rd246, %rd135, %rd134;
mul.wide.u32 %rd136, %r88, 8;
neg.s64 %rd16, %rd136;
mov.u32 %r353, 0;

BB13_16:
add.s64 %rd137, %rd246, %rd16;
ld.volatile.shared.f64 %fd5, [%rd246];
ld.volatile.shared.f64 %fd6, [%rd137];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd246], %fd7;
add.s64 %rd246, %rd246, 8;
add.s32 %r353, %r353, 1;
setp.lt.s32	%p14, %r353, %r1;
@%p14 bra BB13_16;

BB13_17:
membar.cta;
and.b32 %r122, %r17, 7;
setp.ne.s32	%p15, %r122, 0;
@%p15 bra BB13_21;

@%p2 bra BB13_21;

mul.lo.s32 %r124, %r1, %r362;
mul.wide.u32 %rd138, %r124, 8;
mov.u64 %rd139, sh;
add.s64 %rd247, %rd139, %rd138;
shl.b32 %r125, %r1, 2;
mul.wide.u32 %rd140, %r125, 8;
neg.s64 %rd20, %rd140;
mov.u32 %r354, 0;

BB13_20:
add.s64 %rd141, %rd247, %rd20;
ld.volatile.shared.f64 %fd8, [%rd247];
ld.volatile.shared.f64 %fd9, [%rd141];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd247], %fd10;
add.s64 %rd247, %rd247, 8;
add.s32 %r354, %r354, 1;
setp.lt.s32	%p17, %r354, %r1;
@%p17 bra BB13_20;

BB13_21:
membar.cta;
and.b32 %r126, %r17, 15;
setp.ne.s32	%p18, %r126, 0;
@%p18 bra BB13_25;

@%p2 bra BB13_25;

mul.lo.s32 %r128, %r1, %r362;
mul.wide.u32 %rd142, %r128, 8;
mov.u64 %rd143, sh;
add.s64 %rd248, %rd143, %rd142;
shl.b32 %r129, %r1, 3;
mul.wide.u32 %rd144, %r129, 8;
neg.s64 %rd24, %rd144;
mov.u32 %r355, 0;

BB13_24:
add.s64 %rd145, %rd248, %rd24;
ld.volatile.shared.f64 %fd11, [%rd248];
ld.volatile.shared.f64 %fd12, [%rd145];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd248], %fd13;
add.s64 %rd248, %rd248, 8;
add.s32 %r355, %r355, 1;
setp.lt.s32	%p20, %r355, %r1;
@%p20 bra BB13_24;

BB13_25:
membar.cta;
and.b32 %r130, %r17, 31;
setp.ne.s32	%p21, %r130, 0;
@%p21 bra BB13_29;

@%p2 bra BB13_29;

mov.u32 %r132, %tid.y;
mul.lo.s32 %r133, %r1, %r132;
mul.wide.u32 %rd146, %r133, 8;
mov.u64 %rd147, sh;
add.s64 %rd249, %rd147, %rd146;
shl.b32 %r134, %r1, 4;
mul.wide.u32 %rd148, %r134, 8;
neg.s64 %rd28, %rd148;
mov.u32 %r356, 0;

BB13_28:
add.s64 %rd149, %rd249, %rd28;
ld.volatile.shared.f64 %fd14, [%rd249];
ld.volatile.shared.f64 %fd15, [%rd149];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd249], %fd16;
add.s64 %rd249, %rd249, 8;
add.s32 %r356, %r356, 1;
setp.lt.s32	%p23, %r356, %r1;
@%p23 bra BB13_28;

BB13_29:
membar.cta;
bar.sync 0;
shl.b32 %r28, %r17, 5;
setp.ge.u32	%p24, %r28, %r12;
@%p24 bra BB13_55;

setp.lt.u32	%p25, %r16, 33;
@%p25 bra BB13_35;

mov.u32 %r139, %tid.y;
membar.cta;
and.b32 %r140, %r139, 1;
setp.eq.b32	%p26, %r140, 1;
setp.eq.b32	%p27, %r115, 1;
xor.pred %p28, %p27, %p26;
@%p28 bra BB13_35;

@%p2 bra BB13_35;

xor.b32 %r143, %r28, %r16;
mul.lo.s32 %r144, %r1, %r143;
mul.wide.u32 %rd150, %r144, 8;
mov.u64 %rd151, sh;
add.s64 %rd250, %rd151, %rd150;
shl.b32 %r145, %r1, 5;
mul.wide.u32 %rd152, %r145, 8;
neg.s64 %rd32, %rd152;
mov.u32 %r357, 0;

BB13_34:
add.s64 %rd153, %rd250, %rd32;
ld.volatile.shared.f64 %fd17, [%rd250];
ld.volatile.shared.f64 %fd18, [%rd153];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd250], %fd19;
add.s64 %rd250, %rd250, 8;
add.s32 %r357, %r357, 1;
setp.lt.s32	%p30, %r357, %r1;
@%p30 bra BB13_34;

BB13_35:
setp.lt.u32	%p31, %r16, 65;
@%p31 bra BB13_40;

mov.u32 %r150, %tid.y;
xor.b32 %r151, %r16, %r150;
and.b32 %r152, %r151, 3;
membar.cta;
setp.ne.s32	%p32, %r152, 0;
@%p32 bra BB13_40;

@%p2 bra BB13_40;

xor.b32 %r156, %r28, %r16;
mul.lo.s32 %r157, %r1, %r156;
mul.wide.u32 %rd154, %r157, 8;
mov.u64 %rd155, sh;
add.s64 %rd251, %rd155, %rd154;
shl.b32 %r158, %r1, 6;
mul.wide.u32 %rd156, %r158, 8;
neg.s64 %rd36, %rd156;
mov.u32 %r358, 0;

BB13_39:
add.s64 %rd157, %rd251, %rd36;
ld.volatile.shared.f64 %fd20, [%rd251];
ld.volatile.shared.f64 %fd21, [%rd157];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd251], %fd22;
add.s64 %rd251, %rd251, 8;
add.s32 %r358, %r358, 1;
setp.lt.s32	%p34, %r358, %r1;
@%p34 bra BB13_39;

BB13_40:
setp.lt.u32	%p35, %r16, 129;
@%p35 bra BB13_45;

mov.u32 %r163, %tid.y;
xor.b32 %r164, %r16, %r163;
and.b32 %r165, %r164, 7;
membar.cta;
setp.ne.s32	%p36, %r165, 0;
@%p36 bra BB13_45;

@%p2 bra BB13_45;

xor.b32 %r169, %r28, %r16;
mul.lo.s32 %r170, %r1, %r169;
mul.wide.u32 %rd158, %r170, 8;
mov.u64 %rd159, sh;
add.s64 %rd252, %rd159, %rd158;
shl.b32 %r171, %r1, 7;
mul.wide.u32 %rd160, %r171, 8;
neg.s64 %rd40, %rd160;
mov.u32 %r359, 0;

BB13_44:
add.s64 %rd161, %rd252, %rd40;
ld.volatile.shared.f64 %fd23, [%rd252];
ld.volatile.shared.f64 %fd24, [%rd161];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd252], %fd25;
add.s64 %rd252, %rd252, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p38, %r359, %r1;
@%p38 bra BB13_44;

BB13_45:
setp.lt.u32	%p39, %r16, 257;
@%p39 bra BB13_50;

mov.u32 %r176, %tid.y;
xor.b32 %r177, %r16, %r176;
and.b32 %r178, %r177, 15;
membar.cta;
setp.ne.s32	%p40, %r178, 0;
@%p40 bra BB13_50;

@%p2 bra BB13_50;

xor.b32 %r182, %r28, %r16;
mul.lo.s32 %r183, %r1, %r182;
mul.wide.u32 %rd162, %r183, 8;
mov.u64 %rd163, sh;
add.s64 %rd253, %rd163, %rd162;
shl.b32 %r184, %r1, 8;
mul.wide.u32 %rd164, %r184, 8;
neg.s64 %rd44, %rd164;
mov.u32 %r360, 0;

BB13_49:
add.s64 %rd165, %rd253, %rd44;
ld.volatile.shared.f64 %fd26, [%rd253];
ld.volatile.shared.f64 %fd27, [%rd165];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd253], %fd28;
add.s64 %rd253, %rd253, 8;
add.s32 %r360, %r360, 1;
setp.lt.s32	%p42, %r360, %r1;
@%p42 bra BB13_49;

BB13_50:
setp.lt.u32	%p43, %r16, 513;
@%p43 bra BB13_55;

mov.u32 %r189, %tid.y;
xor.b32 %r190, %r16, %r189;
and.b32 %r191, %r190, 31;
membar.cta;
setp.ne.s32	%p44, %r191, 0;
@%p44 bra BB13_55;

@%p2 bra BB13_55;

xor.b32 %r195, %r28, %r16;
mul.lo.s32 %r196, %r1, %r195;
mul.wide.u32 %rd166, %r196, 8;
mov.u64 %rd167, sh;
add.s64 %rd254, %rd167, %rd166;
shl.b32 %r197, %r1, 9;
mul.wide.u32 %rd168, %r197, 8;
neg.s64 %rd48, %rd168;
mov.u32 %r361, 0;

BB13_54:
add.s64 %rd169, %rd254, %rd48;
ld.volatile.shared.f64 %fd29, [%rd254];
ld.volatile.shared.f64 %fd30, [%rd169];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd254], %fd31;
add.s64 %rd254, %rd254, 8;
add.s32 %r361, %r361, 1;
setp.lt.s32	%p46, %r361, %r1;
@%p46 bra BB13_54;

BB13_55:
bar.sync 0;
mul.lo.s32 %r41, %r16, %r2;
cvt.u64.u32	%rd51, %r41;
mov.u32 %r199, %ctaid.x;
mul.lo.s32 %r200, %r199, %r2;
cvt.u64.u32	%rd52, %r200;
setp.ge.s32	%p47, %r362, %r2;
@%p47 bra BB13_57;

BB13_56:
cvt.s64.s32	%rd170, %r362;
add.s64 %rd171, %rd170, %rd51;
shl.b64 %rd172, %rd171, 2;
mov.u64 %rd173, sh;
add.s64 %rd174, %rd173, %rd172;
ld.shared.u32 %r201, [%rd174];
add.s64 %rd175, %rd170, %rd52;
shl.b64 %rd176, %rd175, 2;
add.s64 %rd177, %rd3, %rd176;
st.global.u32 [%rd177], %r201;
add.s32 %r362, %r362, %r12;
setp.lt.s32	%p48, %r362, %r2;
@%p48 bra BB13_56;

BB13_57:
mov.u32 %r381, %tid.y;
mov.u32 %r363, 0;
setp.ne.s32	%p49, %r381, 0;
@%p49 bra BB13_59;

add.s32 %r205, %r6, -1;
atom.global.inc.u32 %r206, [%rd9], %r205;
add.s32 %r207, %r206, 1;
setp.lt.u32	%p50, %r207, %r6;
selp.u32	%r363, 1, 0, %p50;

BB13_59:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r363, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r47, 1, 0, %p2; 
}
setp.ne.s32	%p51, %r47, 0;
@%p51 bra BB13_117;

mov.u32 %r208, 31;
sub.s32 %r209, %r208, %r15;
mov.u32 %r211, %tid.y;
mul.wide.u32 %rd178, %r6, %r211;
shr.u64 %rd53, %rd178, %r209;
cvt.u32.u64	%r365, %rd53;
add.s32 %r212, %r211, 1;
mul.wide.u32 %rd179, %r6, %r212;
shr.u64 %rd180, %rd179, %r209;
cvt.u32.u64	%r49, %rd180;
@%p2 bra BB13_63;

mul.lo.s32 %r217, %r211, %r2;
mul.wide.u32 %rd181, %r217, 4;
mov.u64 %rd182, sh;
add.s64 %rd255, %rd182, %rd181;
mov.u32 %r364, 0;

BB13_62:
mov.u64 %rd183, 0;
st.shared.u64 [%rd255], %rd183;
add.s64 %rd255, %rd255, 8;
add.s32 %r364, %r364, 1;
setp.lt.s32	%p53, %r364, %r1;
@%p53 bra BB13_62;

BB13_63:
setp.ge.u32	%p54, %r365, %r49;
@%p54 bra BB13_68;

cvt.u32.u64	%r221, %rd53;
mul.lo.s32 %r52, %r2, %r221;
mov.u32 %r218, 0;
mov.u32 %r368, %r218;

BB13_65:
mul.lo.s32 %r226, %r211, %r2;
mul.wide.u32 %rd184, %r226, 4;
mov.u64 %rd185, sh;
add.s64 %rd257, %rd185, %rd184;
mad.lo.s32 %r227, %r2, %r368, %r52;
mul.wide.u32 %rd186, %r227, 4;
add.s64 %rd256, %rd3, %rd186;
mov.u32 %r367, %r218;
@%p2 bra BB13_67;

BB13_66:
mov.u32 %r55, %r367;
ld.volatile.shared.f64 %fd32, [%rd257];
ld.volatile.global.f64 %fd33, [%rd256];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd257], %fd34;
add.s64 %rd257, %rd257, 8;
add.s64 %rd256, %rd256, 8;
add.s32 %r56, %r55, 1;
setp.lt.s32	%p56, %r56, %r1;
mov.u32 %r367, %r56;
@%p56 bra BB13_66;

BB13_67:
add.s32 %r365, %r365, 1;
setp.lt.u32	%p57, %r365, %r49;
add.s32 %r368, %r368, 1;
@%p57 bra BB13_65;

BB13_68:
@%p6 bra BB13_70;

ld.global.u8 %rs3, [$str];
st.local.u8 [%rd7], %rs3;
mov.u64 %rd189, $str2;
cvta.global.u64 %rd190, %rd189;
mov.u32 %r231, 0;
mov.u64 %rd191, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd190;
.param .b64 param1;
st.param.b64	[param1+0], %rd122;
.param .b32 param2;
st.param.b32	[param2+0], %r231;
.param .b64 param3;
st.param.b64	[param3+0], %rd122;
.param .b64 param4;
st.param.b64	[param4+0], %rd191;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB13_70:
membar.cta;
and.b32 %r235, %r211, 1;
setp.eq.b32	%p59, %r235, 1;
setp.eq.b32	%p60, %r115, 1;
xor.pred %p61, %p60, %p59;
@%p61 bra BB13_74;

@%p2 bra BB13_74;

mul.lo.s32 %r239, %r1, %r211;
mul.wide.u32 %rd192, %r239, 8;
mov.u64 %rd193, sh;
add.s64 %rd258, %rd193, %rd192;
mul.wide.u32 %rd194, %r1, 8;
neg.s64 %rd64, %rd194;
mov.u32 %r369, 0;

BB13_73:
add.s64 %rd195, %rd258, %rd64;
ld.volatile.shared.f64 %fd35, [%rd258];
ld.volatile.shared.f64 %fd36, [%rd195];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd258], %fd37;
add.s64 %rd258, %rd258, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p63, %r369, %r1;
@%p63 bra BB13_73;

BB13_74:
xor.b32 %r243, %r16, %r211;
and.b32 %r244, %r243, 3;
membar.cta;
setp.ne.s32	%p64, %r244, 0;
@%p64 bra BB13_78;

@%p2 bra BB13_78;

mul.lo.s32 %r247, %r1, %r211;
mul.wide.u32 %rd196, %r247, 8;
mov.u64 %rd197, sh;
add.s64 %rd259, %rd197, %rd196;
mul.wide.u32 %rd198, %r88, 8;
neg.s64 %rd68, %rd198;
mov.u32 %r370, 0;

BB13_77:
add.s64 %rd199, %rd259, %rd68;
ld.volatile.shared.f64 %fd38, [%rd259];
ld.volatile.shared.f64 %fd39, [%rd199];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd259], %fd40;
add.s64 %rd259, %rd259, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p66, %r370, %r1;
@%p66 bra BB13_77;

BB13_78:
and.b32 %r253, %r243, 7;
membar.cta;
setp.ne.s32	%p67, %r253, 0;
@%p67 bra BB13_82;

@%p2 bra BB13_82;

mul.lo.s32 %r256, %r1, %r211;
mul.wide.u32 %rd200, %r256, 8;
mov.u64 %rd201, sh;
add.s64 %rd260, %rd201, %rd200;
shl.b32 %r257, %r1, 2;
mul.wide.u32 %rd202, %r257, 8;
neg.s64 %rd72, %rd202;
mov.u32 %r371, 0;

BB13_81:
add.s64 %rd203, %rd260, %rd72;
ld.volatile.shared.f64 %fd41, [%rd260];
ld.volatile.shared.f64 %fd42, [%rd203];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd260], %fd43;
add.s64 %rd260, %rd260, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p69, %r371, %r1;
@%p69 bra BB13_81;

BB13_82:
and.b32 %r262, %r243, 15;
membar.cta;
setp.ne.s32	%p70, %r262, 0;
@%p70 bra BB13_86;

@%p2 bra BB13_86;

mul.lo.s32 %r265, %r1, %r211;
mul.wide.u32 %rd204, %r265, 8;
mov.u64 %rd205, sh;
add.s64 %rd261, %rd205, %rd204;
shl.b32 %r266, %r1, 3;
mul.wide.u32 %rd206, %r266, 8;
neg.s64 %rd76, %rd206;
mov.u32 %r372, 0;

BB13_85:
add.s64 %rd207, %rd261, %rd76;
ld.volatile.shared.f64 %fd44, [%rd261];
ld.volatile.shared.f64 %fd45, [%rd207];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd261], %fd46;
add.s64 %rd261, %rd261, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p72, %r372, %r1;
@%p72 bra BB13_85;

BB13_86:
and.b32 %r271, %r243, 31;
membar.cta;
setp.ne.s32	%p73, %r271, 0;
@%p73 bra BB13_90;

@%p2 bra BB13_90;

mul.lo.s32 %r274, %r1, %r211;
mul.wide.u32 %rd208, %r274, 8;
mov.u64 %rd209, sh;
add.s64 %rd262, %rd209, %rd208;
shl.b32 %r275, %r1, 4;
mul.wide.u32 %rd210, %r275, 8;
neg.s64 %rd80, %rd210;
mov.u32 %r373, 0;

BB13_89:
add.s64 %rd211, %rd262, %rd80;
ld.volatile.shared.f64 %fd47, [%rd262];
ld.volatile.shared.f64 %fd48, [%rd211];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd262], %fd49;
add.s64 %rd262, %rd262, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p75, %r373, %r1;
@%p75 bra BB13_89;

BB13_90:
shl.b32 %r280, %r243, 5;
setp.lt.u32	%p1, %r280, %r12;
membar.cta;
bar.sync 0;
@!%p1 bra BB13_116;
bra.uni BB13_91;

BB13_91:
xor.b32 %r69, %r280, %r16;
setp.lt.u32	%p76, %r16, 33;
@%p76 bra BB13_96;

membar.cta;
setp.eq.b32	%p77, %r235, 1;
setp.eq.b32	%p78, %r115, 1;
xor.pred %p79, %p78, %p77;
@%p79 bra BB13_96;

@%p2 bra BB13_96;

mul.lo.s32 %r292, %r1, %r69;
mul.wide.u32 %rd212, %r292, 8;
mov.u64 %rd213, sh;
add.s64 %rd263, %rd213, %rd212;
shl.b32 %r293, %r1, 5;
mul.wide.u32 %rd214, %r293, 8;
neg.s64 %rd84, %rd214;
mov.u32 %r374, 0;

BB13_95:
add.s64 %rd215, %rd263, %rd84;
ld.volatile.shared.f64 %fd50, [%rd263];
ld.volatile.shared.f64 %fd51, [%rd215];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd263], %fd52;
add.s64 %rd263, %rd263, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p81, %r374, %r1;
@%p81 bra BB13_95;

BB13_96:
setp.lt.u32	%p82, %r16, 65;
@%p82 bra BB13_101;

membar.cta;
@%p64 bra BB13_101;

@%p2 bra BB13_101;

mul.lo.s32 %r302, %r1, %r69;
mul.wide.u32 %rd216, %r302, 8;
mov.u64 %rd217, sh;
add.s64 %rd264, %rd217, %rd216;
shl.b32 %r303, %r1, 6;
mul.wide.u32 %rd218, %r303, 8;
neg.s64 %rd88, %rd218;
mov.u32 %r375, 0;

BB13_100:
add.s64 %rd219, %rd264, %rd88;
ld.volatile.shared.f64 %fd53, [%rd264];
ld.volatile.shared.f64 %fd54, [%rd219];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd264], %fd55;
add.s64 %rd264, %rd264, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p85, %r375, %r1;
@%p85 bra BB13_100;

BB13_101:
setp.lt.u32	%p86, %r16, 129;
@%p86 bra BB13_106;

membar.cta;
@%p67 bra BB13_106;

@%p2 bra BB13_106;

mul.lo.s32 %r312, %r1, %r69;
mul.wide.u32 %rd220, %r312, 8;
mov.u64 %rd221, sh;
add.s64 %rd265, %rd221, %rd220;
shl.b32 %r313, %r1, 7;
mul.wide.u32 %rd222, %r313, 8;
neg.s64 %rd92, %rd222;
mov.u32 %r376, 0;

BB13_105:
add.s64 %rd223, %rd265, %rd92;
ld.volatile.shared.f64 %fd56, [%rd265];
ld.volatile.shared.f64 %fd57, [%rd223];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd265], %fd58;
add.s64 %rd265, %rd265, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p89, %r376, %r1;
@%p89 bra BB13_105;

BB13_106:
setp.lt.u32	%p90, %r16, 257;
@%p90 bra BB13_111;

membar.cta;
@%p70 bra BB13_111;

@%p2 bra BB13_111;

mul.lo.s32 %r322, %r1, %r69;
mul.wide.u32 %rd224, %r322, 8;
mov.u64 %rd225, sh;
add.s64 %rd266, %rd225, %rd224;
shl.b32 %r323, %r1, 8;
mul.wide.u32 %rd226, %r323, 8;
neg.s64 %rd96, %rd226;
mov.u32 %r377, 0;

BB13_110:
add.s64 %rd227, %rd266, %rd96;
ld.volatile.shared.f64 %fd59, [%rd266];
ld.volatile.shared.f64 %fd60, [%rd227];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd266], %fd61;
add.s64 %rd266, %rd266, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p93, %r377, %r1;
@%p93 bra BB13_110;

BB13_111:
setp.lt.u32	%p94, %r16, 513;
@%p94 bra BB13_116;

membar.cta;
@%p73 bra BB13_116;

@%p2 bra BB13_116;

mul.lo.s32 %r332, %r1, %r69;
mul.wide.u32 %rd228, %r332, 8;
mov.u64 %rd229, sh;
add.s64 %rd267, %rd229, %rd228;
shl.b32 %r333, %r1, 9;
mul.wide.u32 %rd230, %r333, 8;
neg.s64 %rd100, %rd230;
mov.u32 %r378, 0;

BB13_115:
add.s64 %rd231, %rd267, %rd100;
ld.volatile.shared.f64 %fd62, [%rd267];
ld.volatile.shared.f64 %fd63, [%rd231];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd267], %fd64;
add.s64 %rd267, %rd267, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p97, %r378, %r1;
@%p97 bra BB13_115;

BB13_116:
bar.sync 0;

BB13_117:
@%p51 bra BB13_132;

setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB13_120;

cvta.to.global.u64 %rd268, %rd8;
bra.uni BB13_121;

BB13_120:
setp.eq.s64	%p100, %rd10, 0;
cvta.to.global.u64 %rd232, %rd10;
selp.b64	%rd268, %rd3, %rd232, %p100;

BB13_121:
@%p49 bra BB13_128;

@%p2 bra BB13_128;

setp.eq.f64	%p103, %fd1, 0d0000000000000000;
@%p103 bra BB13_126;
bra.uni BB13_124;

BB13_126:
mul.wide.u32 %rd235, %r41, 4;
mov.u64 %rd236, sh;
add.s64 %rd271, %rd236, %rd235;
mov.u32 %r380, 0;

BB13_127:
ld.shared.f64 %fd68, [%rd271];
add.f64 %fd69, %fd68, 0d0000000000000000;
st.global.f64 [%rd270], %fd69;
add.s64 %rd271, %rd271, 8;
add.s64 %rd270, %rd270, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p105, %r380, %r1;
@%p105 bra BB13_127;
bra.uni BB13_128;

BB13_124:
mul.wide.u32 %rd233, %r41, 4;
mov.u64 %rd234, sh;
add.s64 %rd269, %rd234, %rd233;
mov.u32 %r379, 0;

BB13_125:
ld.global.f64 %fd65, [%rd270];
ld.shared.f64 %fd66, [%rd269];
fma.rn.f64 %fd67, %fd1, %fd65, %fd66;
st.global.f64 [%rd270], %fd67;
add.s64 %rd269, %rd269, 8;
add.s64 %rd270, %rd270, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p104, %r379, %r1;
@%p104 bra BB13_125;

BB13_128:
setp.lt.u32	%p106, %r2, 33;
@%p106 bra BB13_130;

bar.sync 0;

BB13_130:
setp.ge.u32	%p107, %r381, %r2;
@%p107 bra BB13_132;

BB13_131:
cvt.u64.u32	%rd237, %r381;
add.s64 %rd238, %rd237, %rd51;
shl.b64 %rd239, %rd238, 2;
mov.u64 %rd240, sh;
add.s64 %rd241, %rd240, %rd239;
ld.shared.u32 %r347, [%rd241];
mul.wide.u32 %rd242, %r381, 4;
add.s64 %rd243, %rd268, %rd242;
st.global.u32 [%rd243], %r347;
add.s32 %r381, %r381, %r12;
setp.lt.u32	%p108, %r381, %r2;
@%p108 bra BB13_131;

BB13_132:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot14[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<112>;
.reg .b16 %rs<4>;
.reg .b32 %r<404>;
.reg .f64 %fd<74>;
.reg .b64 %rd<292>;


mov.u64 %rd291, __local_depot14;
cvta.local.u64 %SP, %rd291;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd122, [%rd1+96];
cvta.to.global.u64 %rd289, %rd122;
ld.param.u64 %rd123, [%rd1+168];
cvta.to.global.u64 %rd3, %rd123;
ld.param.u32 %r1, [%rd1];
shl.b32 %r92, %r1, 1;
and.b32 %r2, %r92, 1073741822;
mov.u32 %r384, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB14_3;

mul.lo.s32 %r96, %r384, %r2;
mul.wide.u32 %rd124, %r96, 4;
mov.u64 %rd125, sh;
add.s64 %rd261, %rd125, %rd124;
mov.u32 %r367, 0;

BB14_2:
mov.u64 %rd126, 0;
st.shared.u64 [%rd261], %rd126;
add.s64 %rd261, %rd261, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p3, %r367, %r1;
@%p3 bra BB14_2;

BB14_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r369, 0;
mov.u32 %r368, %r369;
@%p4 bra BB14_5;

ld.param.v2.u32 {%r99, %r100}, [%rd1+128];
ld.param.u32 %r103, [%rd1+140];
mov.u32 %r104, %ctaid.x;
not.b32 %r105, %r99;
add.s32 %r106, %r100, %r105;
add.s32 %r107, %r106, %r6;
div.s32 %r108, %r107, %r6;
add.s32 %r109, %r108, %r103;
not.b32 %r110, %r103;
and.b32 %r111, %r109, %r110;
mad.lo.s32 %r112, %r111, %r104, %r99;
add.s32 %r113, %r112, %r111;
min.s32 %r368, %r100, %r112;
min.s32 %r369, %r100, %r113;

BB14_5:
add.s32 %r370, %r368, %r384;
setp.ge.s32	%p5, %r370, %r369;
@%p5 bra BB14_10;

ld.param.u64 %rd127, [%rd1+24];
cvta.to.global.u64 %rd7, %rd127;
ld.param.u64 %rd8, [%rd1+48];
ld.param.u64 %rd128, [%rd1+64];
cvta.to.global.u64 %rd9, %rd128;
add.s32 %r12, %r384, %r368;
mov.u32 %r114, 0;
mov.u32 %r373, %r114;

BB14_7:
mov.u32 %r118, %tid.y;
mul.lo.s32 %r119, %r118, %r2;
mul.wide.u32 %rd129, %r119, 4;
mov.u64 %rd130, sh;
add.s64 %rd263, %rd130, %rd129;
mov.u32 %r120, %ntid.y;
mad.lo.s32 %r121, %r120, %r373, %r12;
cvt.s64.s32	%rd131, %r121;
mul.lo.s64 %rd132, %rd8, %rd131;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd262, %rd7, %rd133;
mul.wide.s32 %rd134, %r370, 8;
add.s64 %rd135, %rd9, %rd134;
ld.global.f64 %fd1, [%rd135];
mov.u32 %r372, %r114;
@%p2 bra BB14_9;

BB14_8:
mov.u32 %r15, %r372;
ld.global.f64 %fd3, [%rd262];
ld.shared.f64 %fd4, [%rd263];
fma.rn.f64 %fd5, %fd1, %fd3, %fd4;
st.shared.f64 [%rd263], %fd5;
add.s64 %rd263, %rd263, 8;
add.s64 %rd262, %rd262, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r372, %r16;
@%p7 bra BB14_8;

BB14_9:
add.s32 %r370, %r120, %r370;
setp.lt.s32	%p8, %r370, %r369;
add.s32 %r373, %r373, 1;
@%p8 bra BB14_7;

BB14_10:
mov.u32 %r123, %ntid.y;
neg.s32 %r124, %r123;
and.b32 %r125, %r123, %r124;
clz.b32 %r19, %r125;
add.s32 %r20, %r123, -1;
and.b32 %r126, %r20, %r123;
setp.eq.s32	%p9, %r126, 0;
@%p9 bra BB14_12;

add.u64 %rd136, %SP, 0;
cvta.to.local.u64 %rd137, %rd136;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd137], %rs1;
mov.u64 %rd138, $str1;
cvta.global.u64 %rd139, %rd138;
mov.u32 %r127, 0;
mov.u64 %rd140, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd139;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd137], %rs1;
mov.u64 %rd141, $str2;
cvta.global.u64 %rd142, %rd141;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd142;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB14_12:
xor.b32 %r21, %r20, %r384;
membar.cta;
and.b32 %r129, %r384, 1;
setp.eq.b32	%p10, %r129, 1;
and.b32 %r130, %r20, 1;
setp.eq.b32	%p11, %r130, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB14_16;

@%p2 bra BB14_16;

mov.u32 %r132, %tid.y;
mul.lo.s32 %r133, %r1, %r132;
mul.wide.u32 %rd143, %r133, 8;
mov.u64 %rd144, sh;
add.s64 %rd264, %rd144, %rd143;
mul.wide.u32 %rd145, %r1, 8;
neg.s64 %rd17, %rd145;
mov.u32 %r374, 0;

BB14_15:
add.s64 %rd146, %rd264, %rd17;
ld.volatile.shared.f64 %fd6, [%rd264];
ld.volatile.shared.f64 %fd7, [%rd146];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd264], %fd8;
add.s64 %rd264, %rd264, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p14, %r374, %r1;
@%p14 bra BB14_15;

BB14_16:
membar.cta;
and.b32 %r134, %r21, 3;
setp.ne.s32	%p15, %r134, 0;
@%p15 bra BB14_20;

@%p2 bra BB14_20;

mov.u32 %r136, %tid.y;
mul.lo.s32 %r137, %r1, %r136;
mul.wide.u32 %rd147, %r137, 8;
mov.u64 %rd148, sh;
add.s64 %rd265, %rd148, %rd147;
mul.wide.u32 %rd149, %r92, 8;
neg.s64 %rd21, %rd149;
mov.u32 %r375, 0;

BB14_19:
add.s64 %rd150, %rd265, %rd21;
ld.volatile.shared.f64 %fd9, [%rd265];
ld.volatile.shared.f64 %fd10, [%rd150];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd265], %fd11;
add.s64 %rd265, %rd265, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p17, %r375, %r1;
@%p17 bra BB14_19;

BB14_20:
membar.cta;
and.b32 %r139, %r21, 7;
setp.ne.s32	%p18, %r139, 0;
@%p18 bra BB14_24;

@%p2 bra BB14_24;

mov.u32 %r141, %tid.y;
mul.lo.s32 %r142, %r1, %r141;
mul.wide.u32 %rd151, %r142, 8;
mov.u64 %rd152, sh;
add.s64 %rd266, %rd152, %rd151;
shl.b32 %r143, %r1, 2;
mul.wide.u32 %rd153, %r143, 8;
neg.s64 %rd25, %rd153;
mov.u32 %r376, 0;

BB14_23:
add.s64 %rd154, %rd266, %rd25;
ld.volatile.shared.f64 %fd12, [%rd266];
ld.volatile.shared.f64 %fd13, [%rd154];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd266], %fd14;
add.s64 %rd266, %rd266, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p20, %r376, %r1;
@%p20 bra BB14_23;

BB14_24:
membar.cta;
and.b32 %r144, %r21, 15;
setp.ne.s32	%p21, %r144, 0;
@%p21 bra BB14_28;

@%p2 bra BB14_28;

mov.u32 %r146, %tid.y;
mul.lo.s32 %r147, %r1, %r146;
mul.wide.u32 %rd155, %r147, 8;
mov.u64 %rd156, sh;
add.s64 %rd267, %rd156, %rd155;
shl.b32 %r148, %r1, 3;
mul.wide.u32 %rd157, %r148, 8;
neg.s64 %rd29, %rd157;
mov.u32 %r377, 0;

BB14_27:
add.s64 %rd158, %rd267, %rd29;
ld.volatile.shared.f64 %fd15, [%rd267];
ld.volatile.shared.f64 %fd16, [%rd158];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd267], %fd17;
add.s64 %rd267, %rd267, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p23, %r377, %r1;
@%p23 bra BB14_27;

BB14_28:
membar.cta;
and.b32 %r149, %r21, 31;
setp.ne.s32	%p24, %r149, 0;
@%p24 bra BB14_32;

@%p2 bra BB14_32;

mov.u32 %r151, %tid.y;
mul.lo.s32 %r152, %r1, %r151;
mul.wide.u32 %rd159, %r152, 8;
mov.u64 %rd160, sh;
add.s64 %rd268, %rd160, %rd159;
shl.b32 %r153, %r1, 4;
mul.wide.u32 %rd161, %r153, 8;
neg.s64 %rd33, %rd161;
mov.u32 %r378, 0;

BB14_31:
add.s64 %rd162, %rd268, %rd33;
ld.volatile.shared.f64 %fd18, [%rd268];
ld.volatile.shared.f64 %fd19, [%rd162];
add.f64 %fd20, %fd19, %fd18;
st.volatile.shared.f64 [%rd268], %fd20;
add.s64 %rd268, %rd268, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p26, %r378, %r1;
@%p26 bra BB14_31;

BB14_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r123;
@%p27 bra BB14_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB14_38;

mov.u32 %r158, %tid.y;
membar.cta;
and.b32 %r159, %r158, 1;
setp.eq.b32	%p29, %r159, 1;
setp.eq.b32	%p30, %r130, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB14_38;

@%p2 bra BB14_38;

xor.b32 %r162, %r32, %r20;
mul.lo.s32 %r163, %r1, %r162;
mul.wide.u32 %rd163, %r163, 8;
mov.u64 %rd164, sh;
add.s64 %rd269, %rd164, %rd163;
shl.b32 %r164, %r1, 5;
mul.wide.u32 %rd165, %r164, 8;
neg.s64 %rd37, %rd165;
mov.u32 %r379, 0;

BB14_37:
add.s64 %rd166, %rd269, %rd37;
ld.volatile.shared.f64 %fd21, [%rd269];
ld.volatile.shared.f64 %fd22, [%rd166];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd269], %fd23;
add.s64 %rd269, %rd269, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p33, %r379, %r1;
@%p33 bra BB14_37;

BB14_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB14_43;

mov.u32 %r169, %tid.y;
xor.b32 %r170, %r20, %r169;
and.b32 %r171, %r170, 3;
membar.cta;
setp.ne.s32	%p35, %r171, 0;
@%p35 bra BB14_43;

@%p2 bra BB14_43;

xor.b32 %r175, %r32, %r20;
mul.lo.s32 %r176, %r1, %r175;
mul.wide.u32 %rd167, %r176, 8;
mov.u64 %rd168, sh;
add.s64 %rd270, %rd168, %rd167;
shl.b32 %r177, %r1, 6;
mul.wide.u32 %rd169, %r177, 8;
neg.s64 %rd41, %rd169;
mov.u32 %r380, 0;

BB14_42:
add.s64 %rd170, %rd270, %rd41;
ld.volatile.shared.f64 %fd24, [%rd270];
ld.volatile.shared.f64 %fd25, [%rd170];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd270], %fd26;
add.s64 %rd270, %rd270, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p37, %r380, %r1;
@%p37 bra BB14_42;

BB14_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB14_48;

mov.u32 %r182, %tid.y;
xor.b32 %r183, %r20, %r182;
and.b32 %r184, %r183, 7;
membar.cta;
setp.ne.s32	%p39, %r184, 0;
@%p39 bra BB14_48;

@%p2 bra BB14_48;

xor.b32 %r188, %r32, %r20;
mul.lo.s32 %r189, %r1, %r188;
mul.wide.u32 %rd171, %r189, 8;
mov.u64 %rd172, sh;
add.s64 %rd271, %rd172, %rd171;
shl.b32 %r190, %r1, 7;
mul.wide.u32 %rd173, %r190, 8;
neg.s64 %rd45, %rd173;
mov.u32 %r381, 0;

BB14_47:
add.s64 %rd174, %rd271, %rd45;
ld.volatile.shared.f64 %fd27, [%rd271];
ld.volatile.shared.f64 %fd28, [%rd174];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd271], %fd29;
add.s64 %rd271, %rd271, 8;
add.s32 %r381, %r381, 1;
setp.lt.s32	%p41, %r381, %r1;
@%p41 bra BB14_47;

BB14_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB14_53;

mov.u32 %r195, %tid.y;
xor.b32 %r196, %r20, %r195;
and.b32 %r197, %r196, 15;
membar.cta;
setp.ne.s32	%p43, %r197, 0;
@%p43 bra BB14_53;

@%p2 bra BB14_53;

xor.b32 %r201, %r32, %r20;
mul.lo.s32 %r202, %r1, %r201;
mul.wide.u32 %rd175, %r202, 8;
mov.u64 %rd176, sh;
add.s64 %rd272, %rd176, %rd175;
shl.b32 %r203, %r1, 8;
mul.wide.u32 %rd177, %r203, 8;
neg.s64 %rd49, %rd177;
mov.u32 %r382, 0;

BB14_52:
add.s64 %rd178, %rd272, %rd49;
ld.volatile.shared.f64 %fd30, [%rd272];
ld.volatile.shared.f64 %fd31, [%rd178];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd272], %fd32;
add.s64 %rd272, %rd272, 8;
add.s32 %r382, %r382, 1;
setp.lt.s32	%p45, %r382, %r1;
@%p45 bra BB14_52;

BB14_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB14_58;

mov.u32 %r208, %tid.y;
xor.b32 %r209, %r20, %r208;
and.b32 %r210, %r209, 31;
membar.cta;
setp.ne.s32	%p47, %r210, 0;
@%p47 bra BB14_58;

@%p2 bra BB14_58;

xor.b32 %r214, %r32, %r20;
mul.lo.s32 %r215, %r1, %r214;
mul.wide.u32 %rd179, %r215, 8;
mov.u64 %rd180, sh;
add.s64 %rd273, %rd180, %rd179;
shl.b32 %r216, %r1, 9;
mul.wide.u32 %rd181, %r216, 8;
neg.s64 %rd53, %rd181;
mov.u32 %r383, 0;

BB14_57:
add.s64 %rd182, %rd273, %rd53;
ld.volatile.shared.f64 %fd33, [%rd273];
ld.volatile.shared.f64 %fd34, [%rd182];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd273], %fd35;
add.s64 %rd273, %rd273, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p49, %r383, %r1;
@%p49 bra BB14_57;

BB14_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd56, %r45;
mov.u32 %r218, %ctaid.x;
mul.lo.s32 %r219, %r218, %r2;
cvt.u64.u32	%rd57, %r219;
setp.ge.s32	%p50, %r384, %r2;
@%p50 bra BB14_60;

BB14_59:
cvt.s64.s32	%rd183, %r384;
add.s64 %rd184, %rd183, %rd56;
shl.b64 %rd185, %rd184, 2;
mov.u64 %rd186, sh;
add.s64 %rd187, %rd186, %rd185;
ld.shared.u32 %r220, [%rd187];
add.s64 %rd188, %rd183, %rd57;
shl.b64 %rd189, %rd188, 2;
add.s64 %rd190, %rd3, %rd189;
st.global.u32 [%rd190], %r220;
add.s32 %r384, %r384, %r123;
setp.lt.s32	%p51, %r384, %r2;
@%p51 bra BB14_59;

BB14_60:
mov.u32 %r403, %tid.y;
mov.u32 %r385, 0;
setp.ne.s32	%p52, %r403, 0;
@%p52 bra BB14_62;

ld.param.u64 %rd191, [%rd1+176];
cvta.to.global.u64 %rd192, %rd191;
add.s32 %r224, %r6, -1;
atom.global.inc.u32 %r225, [%rd192], %r224;
add.s32 %r226, %r225, 1;
setp.lt.u32	%p53, %r226, %r6;
selp.u32	%r385, 1, 0, %p53;

BB14_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r385, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB14_120;

mov.u32 %r227, 31;
sub.s32 %r228, %r227, %r19;
mov.u32 %r230, %tid.y;
mul.wide.u32 %rd193, %r6, %r230;
shr.u64 %rd58, %rd193, %r228;
cvt.u32.u64	%r387, %rd58;
add.s32 %r231, %r230, 1;
mul.wide.u32 %rd194, %r6, %r231;
shr.u64 %rd195, %rd194, %r228;
cvt.u32.u64	%r53, %rd195;
@%p2 bra BB14_66;

mul.lo.s32 %r236, %r230, %r2;
mul.wide.u32 %rd196, %r236, 4;
mov.u64 %rd197, sh;
add.s64 %rd274, %rd197, %rd196;
mov.u32 %r386, 0;

BB14_65:
mov.u64 %rd198, 0;
st.shared.u64 [%rd274], %rd198;
add.s64 %rd274, %rd274, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p56, %r386, %r1;
@%p56 bra BB14_65;

BB14_66:
setp.ge.u32	%p57, %r387, %r53;
@%p57 bra BB14_71;

cvt.u32.u64	%r240, %rd58;
mul.lo.s32 %r56, %r2, %r240;
mov.u32 %r237, 0;
mov.u32 %r390, %r237;

BB14_68:
mul.lo.s32 %r245, %r230, %r2;
mul.wide.u32 %rd199, %r245, 4;
mov.u64 %rd200, sh;
add.s64 %rd276, %rd200, %rd199;
mad.lo.s32 %r246, %r2, %r390, %r56;
mul.wide.u32 %rd201, %r246, 4;
add.s64 %rd275, %rd3, %rd201;
mov.u32 %r389, %r237;
@%p2 bra BB14_70;

BB14_69:
mov.u32 %r59, %r389;
ld.volatile.shared.f64 %fd36, [%rd276];
ld.volatile.global.f64 %fd37, [%rd275];
add.f64 %fd38, %fd37, %fd36;
st.volatile.shared.f64 [%rd276], %fd38;
add.s64 %rd276, %rd276, 8;
add.s64 %rd275, %rd275, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r389, %r60;
@%p59 bra BB14_69;

BB14_70:
add.s32 %r387, %r387, 1;
setp.lt.u32	%p60, %r387, %r53;
add.s32 %r390, %r390, 1;
@%p60 bra BB14_68;

BB14_71:
@%p9 bra BB14_73;

add.u64 %rd202, %SP, 0;
cvta.to.local.u64 %rd203, %rd202;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd203], %rs2;
mov.u64 %rd204, $str2;
cvta.global.u64 %rd205, %rd204;
mov.u32 %r250, 0;
mov.u64 %rd206, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd205;
.param .b64 param1;
st.param.b64	[param1+0], %rd202;
.param .b32 param2;
st.param.b32	[param2+0], %r250;
.param .b64 param3;
st.param.b64	[param3+0], %rd202;
.param .b64 param4;
st.param.b64	[param4+0], %rd206;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB14_73:
membar.cta;
and.b32 %r254, %r230, 1;
setp.eq.b32	%p62, %r254, 1;
setp.eq.b32	%p63, %r130, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB14_77;

@%p2 bra BB14_77;

mul.lo.s32 %r258, %r1, %r230;
mul.wide.u32 %rd207, %r258, 8;
mov.u64 %rd208, sh;
add.s64 %rd277, %rd208, %rd207;
mul.wide.u32 %rd209, %r1, 8;
neg.s64 %rd69, %rd209;
mov.u32 %r391, 0;

BB14_76:
add.s64 %rd210, %rd277, %rd69;
ld.volatile.shared.f64 %fd39, [%rd277];
ld.volatile.shared.f64 %fd40, [%rd210];
add.f64 %fd41, %fd40, %fd39;
st.volatile.shared.f64 [%rd277], %fd41;
add.s64 %rd277, %rd277, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p66, %r391, %r1;
@%p66 bra BB14_76;

BB14_77:
xor.b32 %r262, %r20, %r230;
and.b32 %r263, %r262, 3;
membar.cta;
setp.ne.s32	%p67, %r263, 0;
@%p67 bra BB14_81;

@%p2 bra BB14_81;

mul.lo.s32 %r266, %r1, %r230;
mul.wide.u32 %rd211, %r266, 8;
mov.u64 %rd212, sh;
add.s64 %rd278, %rd212, %rd211;
mul.wide.u32 %rd213, %r92, 8;
neg.s64 %rd73, %rd213;
mov.u32 %r392, 0;

BB14_80:
add.s64 %rd214, %rd278, %rd73;
ld.volatile.shared.f64 %fd42, [%rd278];
ld.volatile.shared.f64 %fd43, [%rd214];
add.f64 %fd44, %fd43, %fd42;
st.volatile.shared.f64 [%rd278], %fd44;
add.s64 %rd278, %rd278, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p69, %r392, %r1;
@%p69 bra BB14_80;

BB14_81:
and.b32 %r272, %r262, 7;
membar.cta;
setp.ne.s32	%p70, %r272, 0;
@%p70 bra BB14_85;

@%p2 bra BB14_85;

mul.lo.s32 %r275, %r1, %r230;
mul.wide.u32 %rd215, %r275, 8;
mov.u64 %rd216, sh;
add.s64 %rd279, %rd216, %rd215;
shl.b32 %r276, %r1, 2;
mul.wide.u32 %rd217, %r276, 8;
neg.s64 %rd77, %rd217;
mov.u32 %r393, 0;

BB14_84:
add.s64 %rd218, %rd279, %rd77;
ld.volatile.shared.f64 %fd45, [%rd279];
ld.volatile.shared.f64 %fd46, [%rd218];
add.f64 %fd47, %fd46, %fd45;
st.volatile.shared.f64 [%rd279], %fd47;
add.s64 %rd279, %rd279, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p72, %r393, %r1;
@%p72 bra BB14_84;

BB14_85:
and.b32 %r281, %r262, 15;
membar.cta;
setp.ne.s32	%p73, %r281, 0;
@%p73 bra BB14_89;

@%p2 bra BB14_89;

mul.lo.s32 %r284, %r1, %r230;
mul.wide.u32 %rd219, %r284, 8;
mov.u64 %rd220, sh;
add.s64 %rd280, %rd220, %rd219;
shl.b32 %r285, %r1, 3;
mul.wide.u32 %rd221, %r285, 8;
neg.s64 %rd81, %rd221;
mov.u32 %r394, 0;

BB14_88:
add.s64 %rd222, %rd280, %rd81;
ld.volatile.shared.f64 %fd48, [%rd280];
ld.volatile.shared.f64 %fd49, [%rd222];
add.f64 %fd50, %fd49, %fd48;
st.volatile.shared.f64 [%rd280], %fd50;
add.s64 %rd280, %rd280, 8;
add.s32 %r394, %r394, 1;
setp.lt.s32	%p75, %r394, %r1;
@%p75 bra BB14_88;

BB14_89:
and.b32 %r290, %r262, 31;
membar.cta;
setp.ne.s32	%p76, %r290, 0;
@%p76 bra BB14_93;

@%p2 bra BB14_93;

mul.lo.s32 %r293, %r1, %r230;
mul.wide.u32 %rd223, %r293, 8;
mov.u64 %rd224, sh;
add.s64 %rd281, %rd224, %rd223;
shl.b32 %r294, %r1, 4;
mul.wide.u32 %rd225, %r294, 8;
neg.s64 %rd85, %rd225;
mov.u32 %r395, 0;

BB14_92:
add.s64 %rd226, %rd281, %rd85;
ld.volatile.shared.f64 %fd51, [%rd281];
ld.volatile.shared.f64 %fd52, [%rd226];
add.f64 %fd53, %fd52, %fd51;
st.volatile.shared.f64 [%rd281], %fd53;
add.s64 %rd281, %rd281, 8;
add.s32 %r395, %r395, 1;
setp.lt.s32	%p78, %r395, %r1;
@%p78 bra BB14_92;

BB14_93:
shl.b32 %r299, %r262, 5;
setp.lt.u32	%p1, %r299, %r123;
membar.cta;
bar.sync 0;
@!%p1 bra BB14_119;
bra.uni BB14_94;

BB14_94:
xor.b32 %r73, %r299, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB14_99;

membar.cta;
setp.eq.b32	%p80, %r254, 1;
setp.eq.b32	%p81, %r130, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB14_99;

@%p2 bra BB14_99;

mul.lo.s32 %r311, %r1, %r73;
mul.wide.u32 %rd227, %r311, 8;
mov.u64 %rd228, sh;
add.s64 %rd282, %rd228, %rd227;
shl.b32 %r312, %r1, 5;
mul.wide.u32 %rd229, %r312, 8;
neg.s64 %rd89, %rd229;
mov.u32 %r396, 0;

BB14_98:
add.s64 %rd230, %rd282, %rd89;
ld.volatile.shared.f64 %fd54, [%rd282];
ld.volatile.shared.f64 %fd55, [%rd230];
add.f64 %fd56, %fd55, %fd54;
st.volatile.shared.f64 [%rd282], %fd56;
add.s64 %rd282, %rd282, 8;
add.s32 %r396, %r396, 1;
setp.lt.s32	%p84, %r396, %r1;
@%p84 bra BB14_98;

BB14_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB14_104;

membar.cta;
@%p67 bra BB14_104;

@%p2 bra BB14_104;

mul.lo.s32 %r321, %r1, %r73;
mul.wide.u32 %rd231, %r321, 8;
mov.u64 %rd232, sh;
add.s64 %rd283, %rd232, %rd231;
shl.b32 %r322, %r1, 6;
mul.wide.u32 %rd233, %r322, 8;
neg.s64 %rd93, %rd233;
mov.u32 %r397, 0;

BB14_103:
add.s64 %rd234, %rd283, %rd93;
ld.volatile.shared.f64 %fd57, [%rd283];
ld.volatile.shared.f64 %fd58, [%rd234];
add.f64 %fd59, %fd58, %fd57;
st.volatile.shared.f64 [%rd283], %fd59;
add.s64 %rd283, %rd283, 8;
add.s32 %r397, %r397, 1;
setp.lt.s32	%p88, %r397, %r1;
@%p88 bra BB14_103;

BB14_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB14_109;

membar.cta;
@%p70 bra BB14_109;

@%p2 bra BB14_109;

mul.lo.s32 %r331, %r1, %r73;
mul.wide.u32 %rd235, %r331, 8;
mov.u64 %rd236, sh;
add.s64 %rd284, %rd236, %rd235;
shl.b32 %r332, %r1, 7;
mul.wide.u32 %rd237, %r332, 8;
neg.s64 %rd97, %rd237;
mov.u32 %r398, 0;

BB14_108:
add.s64 %rd238, %rd284, %rd97;
ld.volatile.shared.f64 %fd60, [%rd284];
ld.volatile.shared.f64 %fd61, [%rd238];
add.f64 %fd62, %fd61, %fd60;
st.volatile.shared.f64 [%rd284], %fd62;
add.s64 %rd284, %rd284, 8;
add.s32 %r398, %r398, 1;
setp.lt.s32	%p92, %r398, %r1;
@%p92 bra BB14_108;

BB14_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB14_114;

membar.cta;
@%p73 bra BB14_114;

@%p2 bra BB14_114;

mul.lo.s32 %r341, %r1, %r73;
mul.wide.u32 %rd239, %r341, 8;
mov.u64 %rd240, sh;
add.s64 %rd285, %rd240, %rd239;
shl.b32 %r342, %r1, 8;
mul.wide.u32 %rd241, %r342, 8;
neg.s64 %rd101, %rd241;
mov.u32 %r399, 0;

BB14_113:
add.s64 %rd242, %rd285, %rd101;
ld.volatile.shared.f64 %fd63, [%rd285];
ld.volatile.shared.f64 %fd64, [%rd242];
add.f64 %fd65, %fd64, %fd63;
st.volatile.shared.f64 [%rd285], %fd65;
add.s64 %rd285, %rd285, 8;
add.s32 %r399, %r399, 1;
setp.lt.s32	%p96, %r399, %r1;
@%p96 bra BB14_113;

BB14_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB14_119;

membar.cta;
@%p76 bra BB14_119;

@%p2 bra BB14_119;

mul.lo.s32 %r351, %r1, %r73;
mul.wide.u32 %rd243, %r351, 8;
mov.u64 %rd244, sh;
add.s64 %rd286, %rd244, %rd243;
shl.b32 %r352, %r1, 9;
mul.wide.u32 %rd245, %r352, 8;
neg.s64 %rd105, %rd245;
mov.u32 %r400, 0;

BB14_118:
add.s64 %rd246, %rd286, %rd105;
ld.volatile.shared.f64 %fd66, [%rd286];
ld.volatile.shared.f64 %fd67, [%rd246];
add.f64 %fd68, %fd67, %fd66;
st.volatile.shared.f64 [%rd286], %fd68;
add.s64 %rd286, %rd286, 8;
add.s32 %r400, %r400, 1;
setp.lt.s32	%p100, %r400, %r1;
@%p100 bra BB14_118;

BB14_119:
bar.sync 0;

BB14_120:
@%p54 bra BB14_135;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB14_123;

ld.param.u64 %rd247, [%rd1+152];
cvta.to.global.u64 %rd287, %rd247;
bra.uni BB14_124;

BB14_123:
ld.param.u64 %rd248, [%rd1+184];
setp.eq.s64	%p103, %rd248, 0;
cvta.to.global.u64 %rd249, %rd248;
selp.b64	%rd287, %rd3, %rd249, %p103;

BB14_124:
@%p52 bra BB14_131;

@%p2 bra BB14_131;

ld.param.f64 %fd2, [%rd1+80];
setp.eq.f64	%p106, %fd2, 0d0000000000000000;
@%p106 bra BB14_129;
bra.uni BB14_127;

BB14_129:
mul.wide.u32 %rd252, %r45, 4;
mov.u64 %rd253, sh;
add.s64 %rd290, %rd253, %rd252;
mov.u32 %r402, 0;

BB14_130:
ld.shared.f64 %fd72, [%rd290];
add.f64 %fd73, %fd72, 0d0000000000000000;
st.global.f64 [%rd289], %fd73;
add.s64 %rd290, %rd290, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r402, %r402, 1;
setp.lt.s32	%p108, %r402, %r1;
@%p108 bra BB14_130;
bra.uni BB14_131;

BB14_127:
mul.wide.u32 %rd250, %r45, 4;
mov.u64 %rd251, sh;
add.s64 %rd288, %rd251, %rd250;
mov.u32 %r401, 0;

BB14_128:
ld.global.f64 %fd69, [%rd289];
ld.shared.f64 %fd70, [%rd288];
fma.rn.f64 %fd71, %fd2, %fd69, %fd70;
st.global.f64 [%rd289], %fd71;
add.s64 %rd288, %rd288, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r401, %r401, 1;
setp.lt.s32	%p107, %r401, %r1;
@%p107 bra BB14_128;

BB14_131:
setp.lt.u32	%p109, %r2, 33;
@%p109 bra BB14_133;

bar.sync 0;

BB14_133:
setp.ge.u32	%p110, %r403, %r2;
@%p110 bra BB14_135;

BB14_134:
cvt.u64.u32	%rd254, %r403;
add.s64 %rd255, %rd254, %rd56;
shl.b64 %rd256, %rd255, 2;
mov.u64 %rd257, sh;
add.s64 %rd258, %rd257, %rd256;
ld.shared.u32 %r366, [%rd258];
mul.wide.u32 %rd259, %r403, 4;
add.s64 %rd260, %rd287, %rd259;
st.global.u32 [%rd260], %r366;
add.s32 %r403, %r403, %r123;
setp.lt.u32	%p111, %r403, %r2;
@%p111 bra BB14_134;

BB14_135:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot15[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<112>;
.reg .b16 %rs<4>;
.reg .b32 %r<404>;
.reg .f64 %fd<74>;
.reg .b64 %rd<292>;


mov.u64 %rd291, __local_depot15;
cvta.local.u64 %SP, %rd291;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd122, [%rd1+96];
cvta.to.global.u64 %rd289, %rd122;
ld.param.u64 %rd123, [%rd1+168];
cvta.to.global.u64 %rd3, %rd123;
ld.param.u32 %r1, [%rd1];
shl.b32 %r92, %r1, 1;
and.b32 %r2, %r92, 1073741822;
mov.u32 %r384, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB15_3;

mul.lo.s32 %r96, %r384, %r2;
mul.wide.u32 %rd124, %r96, 4;
mov.u64 %rd125, sh;
add.s64 %rd261, %rd125, %rd124;
mov.u32 %r367, 0;

BB15_2:
mov.u64 %rd126, 0;
st.shared.u64 [%rd261], %rd126;
add.s64 %rd261, %rd261, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p3, %r367, %r1;
@%p3 bra BB15_2;

BB15_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r369, 0;
mov.u32 %r368, %r369;
@%p4 bra BB15_5;

ld.param.v2.u32 {%r99, %r100}, [%rd1+128];
ld.param.u32 %r103, [%rd1+140];
mov.u32 %r104, %ctaid.x;
not.b32 %r105, %r99;
add.s32 %r106, %r100, %r105;
add.s32 %r107, %r106, %r6;
div.s32 %r108, %r107, %r6;
add.s32 %r109, %r108, %r103;
not.b32 %r110, %r103;
and.b32 %r111, %r109, %r110;
mad.lo.s32 %r112, %r111, %r104, %r99;
add.s32 %r113, %r112, %r111;
min.s32 %r368, %r100, %r112;
min.s32 %r369, %r100, %r113;

BB15_5:
add.s32 %r370, %r368, %r384;
setp.ge.s32	%p5, %r370, %r369;
@%p5 bra BB15_10;

ld.param.u64 %rd127, [%rd1+24];
cvta.to.global.u64 %rd7, %rd127;
ld.param.u64 %rd8, [%rd1+48];
ld.param.u64 %rd128, [%rd1+64];
cvta.to.global.u64 %rd9, %rd128;
add.s32 %r12, %r384, %r368;
mov.u32 %r114, 0;
mov.u32 %r373, %r114;

BB15_7:
mov.u32 %r118, %tid.y;
mul.lo.s32 %r119, %r118, %r2;
mul.wide.u32 %rd129, %r119, 4;
mov.u64 %rd130, sh;
add.s64 %rd263, %rd130, %rd129;
mov.u32 %r120, %ntid.y;
mad.lo.s32 %r121, %r120, %r373, %r12;
cvt.s64.s32	%rd131, %r121;
mul.lo.s64 %rd132, %rd8, %rd131;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd262, %rd7, %rd133;
mul.wide.s32 %rd134, %r370, 8;
add.s64 %rd135, %rd9, %rd134;
ld.global.f64 %fd1, [%rd135];
mov.u32 %r372, %r114;
@%p2 bra BB15_9;

BB15_8:
mov.u32 %r15, %r372;
ld.global.f64 %fd3, [%rd262];
ld.shared.f64 %fd4, [%rd263];
fma.rn.f64 %fd5, %fd1, %fd3, %fd4;
st.shared.f64 [%rd263], %fd5;
add.s64 %rd263, %rd263, 8;
add.s64 %rd262, %rd262, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r372, %r16;
@%p7 bra BB15_8;

BB15_9:
add.s32 %r370, %r120, %r370;
setp.lt.s32	%p8, %r370, %r369;
add.s32 %r373, %r373, 1;
@%p8 bra BB15_7;

BB15_10:
mov.u32 %r123, %ntid.y;
neg.s32 %r124, %r123;
and.b32 %r125, %r123, %r124;
clz.b32 %r19, %r125;
add.s32 %r20, %r123, -1;
and.b32 %r126, %r20, %r123;
setp.eq.s32	%p9, %r126, 0;
@%p9 bra BB15_12;

add.u64 %rd136, %SP, 0;
cvta.to.local.u64 %rd137, %rd136;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd137], %rs1;
mov.u64 %rd138, $str1;
cvta.global.u64 %rd139, %rd138;
mov.u32 %r127, 0;
mov.u64 %rd140, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd139;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd137], %rs1;
mov.u64 %rd141, $str2;
cvta.global.u64 %rd142, %rd141;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd142;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB15_12:
xor.b32 %r21, %r20, %r384;
membar.cta;
and.b32 %r129, %r384, 1;
setp.eq.b32	%p10, %r129, 1;
and.b32 %r130, %r20, 1;
setp.eq.b32	%p11, %r130, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB15_16;

@%p2 bra BB15_16;

mov.u32 %r132, %tid.y;
mul.lo.s32 %r133, %r1, %r132;
mul.wide.u32 %rd143, %r133, 8;
mov.u64 %rd144, sh;
add.s64 %rd264, %rd144, %rd143;
mul.wide.u32 %rd145, %r1, 8;
neg.s64 %rd17, %rd145;
mov.u32 %r374, 0;

BB15_15:
add.s64 %rd146, %rd264, %rd17;
ld.volatile.shared.f64 %fd6, [%rd264];
ld.volatile.shared.f64 %fd7, [%rd146];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd264], %fd8;
add.s64 %rd264, %rd264, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p14, %r374, %r1;
@%p14 bra BB15_15;

BB15_16:
membar.cta;
and.b32 %r134, %r21, 3;
setp.ne.s32	%p15, %r134, 0;
@%p15 bra BB15_20;

@%p2 bra BB15_20;

mov.u32 %r136, %tid.y;
mul.lo.s32 %r137, %r1, %r136;
mul.wide.u32 %rd147, %r137, 8;
mov.u64 %rd148, sh;
add.s64 %rd265, %rd148, %rd147;
mul.wide.u32 %rd149, %r92, 8;
neg.s64 %rd21, %rd149;
mov.u32 %r375, 0;

BB15_19:
add.s64 %rd150, %rd265, %rd21;
ld.volatile.shared.f64 %fd9, [%rd265];
ld.volatile.shared.f64 %fd10, [%rd150];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd265], %fd11;
add.s64 %rd265, %rd265, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p17, %r375, %r1;
@%p17 bra BB15_19;

BB15_20:
membar.cta;
and.b32 %r139, %r21, 7;
setp.ne.s32	%p18, %r139, 0;
@%p18 bra BB15_24;

@%p2 bra BB15_24;

mov.u32 %r141, %tid.y;
mul.lo.s32 %r142, %r1, %r141;
mul.wide.u32 %rd151, %r142, 8;
mov.u64 %rd152, sh;
add.s64 %rd266, %rd152, %rd151;
shl.b32 %r143, %r1, 2;
mul.wide.u32 %rd153, %r143, 8;
neg.s64 %rd25, %rd153;
mov.u32 %r376, 0;

BB15_23:
add.s64 %rd154, %rd266, %rd25;
ld.volatile.shared.f64 %fd12, [%rd266];
ld.volatile.shared.f64 %fd13, [%rd154];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd266], %fd14;
add.s64 %rd266, %rd266, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p20, %r376, %r1;
@%p20 bra BB15_23;

BB15_24:
membar.cta;
and.b32 %r144, %r21, 15;
setp.ne.s32	%p21, %r144, 0;
@%p21 bra BB15_28;

@%p2 bra BB15_28;

mov.u32 %r146, %tid.y;
mul.lo.s32 %r147, %r1, %r146;
mul.wide.u32 %rd155, %r147, 8;
mov.u64 %rd156, sh;
add.s64 %rd267, %rd156, %rd155;
shl.b32 %r148, %r1, 3;
mul.wide.u32 %rd157, %r148, 8;
neg.s64 %rd29, %rd157;
mov.u32 %r377, 0;

BB15_27:
add.s64 %rd158, %rd267, %rd29;
ld.volatile.shared.f64 %fd15, [%rd267];
ld.volatile.shared.f64 %fd16, [%rd158];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd267], %fd17;
add.s64 %rd267, %rd267, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p23, %r377, %r1;
@%p23 bra BB15_27;

BB15_28:
membar.cta;
and.b32 %r149, %r21, 31;
setp.ne.s32	%p24, %r149, 0;
@%p24 bra BB15_32;

@%p2 bra BB15_32;

mov.u32 %r151, %tid.y;
mul.lo.s32 %r152, %r1, %r151;
mul.wide.u32 %rd159, %r152, 8;
mov.u64 %rd160, sh;
add.s64 %rd268, %rd160, %rd159;
shl.b32 %r153, %r1, 4;
mul.wide.u32 %rd161, %r153, 8;
neg.s64 %rd33, %rd161;
mov.u32 %r378, 0;

BB15_31:
add.s64 %rd162, %rd268, %rd33;
ld.volatile.shared.f64 %fd18, [%rd268];
ld.volatile.shared.f64 %fd19, [%rd162];
add.f64 %fd20, %fd19, %fd18;
st.volatile.shared.f64 [%rd268], %fd20;
add.s64 %rd268, %rd268, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p26, %r378, %r1;
@%p26 bra BB15_31;

BB15_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r123;
@%p27 bra BB15_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB15_38;

mov.u32 %r158, %tid.y;
membar.cta;
and.b32 %r159, %r158, 1;
setp.eq.b32	%p29, %r159, 1;
setp.eq.b32	%p30, %r130, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB15_38;

@%p2 bra BB15_38;

xor.b32 %r162, %r32, %r20;
mul.lo.s32 %r163, %r1, %r162;
mul.wide.u32 %rd163, %r163, 8;
mov.u64 %rd164, sh;
add.s64 %rd269, %rd164, %rd163;
shl.b32 %r164, %r1, 5;
mul.wide.u32 %rd165, %r164, 8;
neg.s64 %rd37, %rd165;
mov.u32 %r379, 0;

BB15_37:
add.s64 %rd166, %rd269, %rd37;
ld.volatile.shared.f64 %fd21, [%rd269];
ld.volatile.shared.f64 %fd22, [%rd166];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd269], %fd23;
add.s64 %rd269, %rd269, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p33, %r379, %r1;
@%p33 bra BB15_37;

BB15_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB15_43;

mov.u32 %r169, %tid.y;
xor.b32 %r170, %r20, %r169;
and.b32 %r171, %r170, 3;
membar.cta;
setp.ne.s32	%p35, %r171, 0;
@%p35 bra BB15_43;

@%p2 bra BB15_43;

xor.b32 %r175, %r32, %r20;
mul.lo.s32 %r176, %r1, %r175;
mul.wide.u32 %rd167, %r176, 8;
mov.u64 %rd168, sh;
add.s64 %rd270, %rd168, %rd167;
shl.b32 %r177, %r1, 6;
mul.wide.u32 %rd169, %r177, 8;
neg.s64 %rd41, %rd169;
mov.u32 %r380, 0;

BB15_42:
add.s64 %rd170, %rd270, %rd41;
ld.volatile.shared.f64 %fd24, [%rd270];
ld.volatile.shared.f64 %fd25, [%rd170];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd270], %fd26;
add.s64 %rd270, %rd270, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p37, %r380, %r1;
@%p37 bra BB15_42;

BB15_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB15_48;

mov.u32 %r182, %tid.y;
xor.b32 %r183, %r20, %r182;
and.b32 %r184, %r183, 7;
membar.cta;
setp.ne.s32	%p39, %r184, 0;
@%p39 bra BB15_48;

@%p2 bra BB15_48;

xor.b32 %r188, %r32, %r20;
mul.lo.s32 %r189, %r1, %r188;
mul.wide.u32 %rd171, %r189, 8;
mov.u64 %rd172, sh;
add.s64 %rd271, %rd172, %rd171;
shl.b32 %r190, %r1, 7;
mul.wide.u32 %rd173, %r190, 8;
neg.s64 %rd45, %rd173;
mov.u32 %r381, 0;

BB15_47:
add.s64 %rd174, %rd271, %rd45;
ld.volatile.shared.f64 %fd27, [%rd271];
ld.volatile.shared.f64 %fd28, [%rd174];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd271], %fd29;
add.s64 %rd271, %rd271, 8;
add.s32 %r381, %r381, 1;
setp.lt.s32	%p41, %r381, %r1;
@%p41 bra BB15_47;

BB15_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB15_53;

mov.u32 %r195, %tid.y;
xor.b32 %r196, %r20, %r195;
and.b32 %r197, %r196, 15;
membar.cta;
setp.ne.s32	%p43, %r197, 0;
@%p43 bra BB15_53;

@%p2 bra BB15_53;

xor.b32 %r201, %r32, %r20;
mul.lo.s32 %r202, %r1, %r201;
mul.wide.u32 %rd175, %r202, 8;
mov.u64 %rd176, sh;
add.s64 %rd272, %rd176, %rd175;
shl.b32 %r203, %r1, 8;
mul.wide.u32 %rd177, %r203, 8;
neg.s64 %rd49, %rd177;
mov.u32 %r382, 0;

BB15_52:
add.s64 %rd178, %rd272, %rd49;
ld.volatile.shared.f64 %fd30, [%rd272];
ld.volatile.shared.f64 %fd31, [%rd178];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd272], %fd32;
add.s64 %rd272, %rd272, 8;
add.s32 %r382, %r382, 1;
setp.lt.s32	%p45, %r382, %r1;
@%p45 bra BB15_52;

BB15_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB15_58;

mov.u32 %r208, %tid.y;
xor.b32 %r209, %r20, %r208;
and.b32 %r210, %r209, 31;
membar.cta;
setp.ne.s32	%p47, %r210, 0;
@%p47 bra BB15_58;

@%p2 bra BB15_58;

xor.b32 %r214, %r32, %r20;
mul.lo.s32 %r215, %r1, %r214;
mul.wide.u32 %rd179, %r215, 8;
mov.u64 %rd180, sh;
add.s64 %rd273, %rd180, %rd179;
shl.b32 %r216, %r1, 9;
mul.wide.u32 %rd181, %r216, 8;
neg.s64 %rd53, %rd181;
mov.u32 %r383, 0;

BB15_57:
add.s64 %rd182, %rd273, %rd53;
ld.volatile.shared.f64 %fd33, [%rd273];
ld.volatile.shared.f64 %fd34, [%rd182];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd273], %fd35;
add.s64 %rd273, %rd273, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p49, %r383, %r1;
@%p49 bra BB15_57;

BB15_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd56, %r45;
mov.u32 %r218, %ctaid.x;
mul.lo.s32 %r219, %r218, %r2;
cvt.u64.u32	%rd57, %r219;
setp.ge.s32	%p50, %r384, %r2;
@%p50 bra BB15_60;

BB15_59:
cvt.s64.s32	%rd183, %r384;
add.s64 %rd184, %rd183, %rd56;
shl.b64 %rd185, %rd184, 2;
mov.u64 %rd186, sh;
add.s64 %rd187, %rd186, %rd185;
ld.shared.u32 %r220, [%rd187];
add.s64 %rd188, %rd183, %rd57;
shl.b64 %rd189, %rd188, 2;
add.s64 %rd190, %rd3, %rd189;
st.global.u32 [%rd190], %r220;
add.s32 %r384, %r384, %r123;
setp.lt.s32	%p51, %r384, %r2;
@%p51 bra BB15_59;

BB15_60:
mov.u32 %r403, %tid.y;
mov.u32 %r385, 0;
setp.ne.s32	%p52, %r403, 0;
@%p52 bra BB15_62;

ld.param.u64 %rd191, [%rd1+176];
cvta.to.global.u64 %rd192, %rd191;
add.s32 %r224, %r6, -1;
atom.global.inc.u32 %r225, [%rd192], %r224;
add.s32 %r226, %r225, 1;
setp.lt.u32	%p53, %r226, %r6;
selp.u32	%r385, 1, 0, %p53;

BB15_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r385, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB15_120;

mov.u32 %r227, 31;
sub.s32 %r228, %r227, %r19;
mov.u32 %r230, %tid.y;
mul.wide.u32 %rd193, %r6, %r230;
shr.u64 %rd58, %rd193, %r228;
cvt.u32.u64	%r387, %rd58;
add.s32 %r231, %r230, 1;
mul.wide.u32 %rd194, %r6, %r231;
shr.u64 %rd195, %rd194, %r228;
cvt.u32.u64	%r53, %rd195;
@%p2 bra BB15_66;

mul.lo.s32 %r236, %r230, %r2;
mul.wide.u32 %rd196, %r236, 4;
mov.u64 %rd197, sh;
add.s64 %rd274, %rd197, %rd196;
mov.u32 %r386, 0;

BB15_65:
mov.u64 %rd198, 0;
st.shared.u64 [%rd274], %rd198;
add.s64 %rd274, %rd274, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p56, %r386, %r1;
@%p56 bra BB15_65;

BB15_66:
setp.ge.u32	%p57, %r387, %r53;
@%p57 bra BB15_71;

cvt.u32.u64	%r240, %rd58;
mul.lo.s32 %r56, %r2, %r240;
mov.u32 %r237, 0;
mov.u32 %r390, %r237;

BB15_68:
mul.lo.s32 %r245, %r230, %r2;
mul.wide.u32 %rd199, %r245, 4;
mov.u64 %rd200, sh;
add.s64 %rd276, %rd200, %rd199;
mad.lo.s32 %r246, %r2, %r390, %r56;
mul.wide.u32 %rd201, %r246, 4;
add.s64 %rd275, %rd3, %rd201;
mov.u32 %r389, %r237;
@%p2 bra BB15_70;

BB15_69:
mov.u32 %r59, %r389;
ld.volatile.shared.f64 %fd36, [%rd276];
ld.volatile.global.f64 %fd37, [%rd275];
add.f64 %fd38, %fd37, %fd36;
st.volatile.shared.f64 [%rd276], %fd38;
add.s64 %rd276, %rd276, 8;
add.s64 %rd275, %rd275, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r389, %r60;
@%p59 bra BB15_69;

BB15_70:
add.s32 %r387, %r387, 1;
setp.lt.u32	%p60, %r387, %r53;
add.s32 %r390, %r390, 1;
@%p60 bra BB15_68;

BB15_71:
@%p9 bra BB15_73;

add.u64 %rd202, %SP, 0;
cvta.to.local.u64 %rd203, %rd202;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd203], %rs2;
mov.u64 %rd204, $str2;
cvta.global.u64 %rd205, %rd204;
mov.u32 %r250, 0;
mov.u64 %rd206, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd205;
.param .b64 param1;
st.param.b64	[param1+0], %rd202;
.param .b32 param2;
st.param.b32	[param2+0], %r250;
.param .b64 param3;
st.param.b64	[param3+0], %rd202;
.param .b64 param4;
st.param.b64	[param4+0], %rd206;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB15_73:
membar.cta;
and.b32 %r254, %r230, 1;
setp.eq.b32	%p62, %r254, 1;
setp.eq.b32	%p63, %r130, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB15_77;

@%p2 bra BB15_77;

mul.lo.s32 %r258, %r1, %r230;
mul.wide.u32 %rd207, %r258, 8;
mov.u64 %rd208, sh;
add.s64 %rd277, %rd208, %rd207;
mul.wide.u32 %rd209, %r1, 8;
neg.s64 %rd69, %rd209;
mov.u32 %r391, 0;

BB15_76:
add.s64 %rd210, %rd277, %rd69;
ld.volatile.shared.f64 %fd39, [%rd277];
ld.volatile.shared.f64 %fd40, [%rd210];
add.f64 %fd41, %fd40, %fd39;
st.volatile.shared.f64 [%rd277], %fd41;
add.s64 %rd277, %rd277, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p66, %r391, %r1;
@%p66 bra BB15_76;

BB15_77:
xor.b32 %r262, %r20, %r230;
and.b32 %r263, %r262, 3;
membar.cta;
setp.ne.s32	%p67, %r263, 0;
@%p67 bra BB15_81;

@%p2 bra BB15_81;

mul.lo.s32 %r266, %r1, %r230;
mul.wide.u32 %rd211, %r266, 8;
mov.u64 %rd212, sh;
add.s64 %rd278, %rd212, %rd211;
mul.wide.u32 %rd213, %r92, 8;
neg.s64 %rd73, %rd213;
mov.u32 %r392, 0;

BB15_80:
add.s64 %rd214, %rd278, %rd73;
ld.volatile.shared.f64 %fd42, [%rd278];
ld.volatile.shared.f64 %fd43, [%rd214];
add.f64 %fd44, %fd43, %fd42;
st.volatile.shared.f64 [%rd278], %fd44;
add.s64 %rd278, %rd278, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p69, %r392, %r1;
@%p69 bra BB15_80;

BB15_81:
and.b32 %r272, %r262, 7;
membar.cta;
setp.ne.s32	%p70, %r272, 0;
@%p70 bra BB15_85;

@%p2 bra BB15_85;

mul.lo.s32 %r275, %r1, %r230;
mul.wide.u32 %rd215, %r275, 8;
mov.u64 %rd216, sh;
add.s64 %rd279, %rd216, %rd215;
shl.b32 %r276, %r1, 2;
mul.wide.u32 %rd217, %r276, 8;
neg.s64 %rd77, %rd217;
mov.u32 %r393, 0;

BB15_84:
add.s64 %rd218, %rd279, %rd77;
ld.volatile.shared.f64 %fd45, [%rd279];
ld.volatile.shared.f64 %fd46, [%rd218];
add.f64 %fd47, %fd46, %fd45;
st.volatile.shared.f64 [%rd279], %fd47;
add.s64 %rd279, %rd279, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p72, %r393, %r1;
@%p72 bra BB15_84;

BB15_85:
and.b32 %r281, %r262, 15;
membar.cta;
setp.ne.s32	%p73, %r281, 0;
@%p73 bra BB15_89;

@%p2 bra BB15_89;

mul.lo.s32 %r284, %r1, %r230;
mul.wide.u32 %rd219, %r284, 8;
mov.u64 %rd220, sh;
add.s64 %rd280, %rd220, %rd219;
shl.b32 %r285, %r1, 3;
mul.wide.u32 %rd221, %r285, 8;
neg.s64 %rd81, %rd221;
mov.u32 %r394, 0;

BB15_88:
add.s64 %rd222, %rd280, %rd81;
ld.volatile.shared.f64 %fd48, [%rd280];
ld.volatile.shared.f64 %fd49, [%rd222];
add.f64 %fd50, %fd49, %fd48;
st.volatile.shared.f64 [%rd280], %fd50;
add.s64 %rd280, %rd280, 8;
add.s32 %r394, %r394, 1;
setp.lt.s32	%p75, %r394, %r1;
@%p75 bra BB15_88;

BB15_89:
and.b32 %r290, %r262, 31;
membar.cta;
setp.ne.s32	%p76, %r290, 0;
@%p76 bra BB15_93;

@%p2 bra BB15_93;

mul.lo.s32 %r293, %r1, %r230;
mul.wide.u32 %rd223, %r293, 8;
mov.u64 %rd224, sh;
add.s64 %rd281, %rd224, %rd223;
shl.b32 %r294, %r1, 4;
mul.wide.u32 %rd225, %r294, 8;
neg.s64 %rd85, %rd225;
mov.u32 %r395, 0;

BB15_92:
add.s64 %rd226, %rd281, %rd85;
ld.volatile.shared.f64 %fd51, [%rd281];
ld.volatile.shared.f64 %fd52, [%rd226];
add.f64 %fd53, %fd52, %fd51;
st.volatile.shared.f64 [%rd281], %fd53;
add.s64 %rd281, %rd281, 8;
add.s32 %r395, %r395, 1;
setp.lt.s32	%p78, %r395, %r1;
@%p78 bra BB15_92;

BB15_93:
shl.b32 %r299, %r262, 5;
setp.lt.u32	%p1, %r299, %r123;
membar.cta;
bar.sync 0;
@!%p1 bra BB15_119;
bra.uni BB15_94;

BB15_94:
xor.b32 %r73, %r299, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB15_99;

membar.cta;
setp.eq.b32	%p80, %r254, 1;
setp.eq.b32	%p81, %r130, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB15_99;

@%p2 bra BB15_99;

mul.lo.s32 %r311, %r1, %r73;
mul.wide.u32 %rd227, %r311, 8;
mov.u64 %rd228, sh;
add.s64 %rd282, %rd228, %rd227;
shl.b32 %r312, %r1, 5;
mul.wide.u32 %rd229, %r312, 8;
neg.s64 %rd89, %rd229;
mov.u32 %r396, 0;

BB15_98:
add.s64 %rd230, %rd282, %rd89;
ld.volatile.shared.f64 %fd54, [%rd282];
ld.volatile.shared.f64 %fd55, [%rd230];
add.f64 %fd56, %fd55, %fd54;
st.volatile.shared.f64 [%rd282], %fd56;
add.s64 %rd282, %rd282, 8;
add.s32 %r396, %r396, 1;
setp.lt.s32	%p84, %r396, %r1;
@%p84 bra BB15_98;

BB15_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB15_104;

membar.cta;
@%p67 bra BB15_104;

@%p2 bra BB15_104;

mul.lo.s32 %r321, %r1, %r73;
mul.wide.u32 %rd231, %r321, 8;
mov.u64 %rd232, sh;
add.s64 %rd283, %rd232, %rd231;
shl.b32 %r322, %r1, 6;
mul.wide.u32 %rd233, %r322, 8;
neg.s64 %rd93, %rd233;
mov.u32 %r397, 0;

BB15_103:
add.s64 %rd234, %rd283, %rd93;
ld.volatile.shared.f64 %fd57, [%rd283];
ld.volatile.shared.f64 %fd58, [%rd234];
add.f64 %fd59, %fd58, %fd57;
st.volatile.shared.f64 [%rd283], %fd59;
add.s64 %rd283, %rd283, 8;
add.s32 %r397, %r397, 1;
setp.lt.s32	%p88, %r397, %r1;
@%p88 bra BB15_103;

BB15_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB15_109;

membar.cta;
@%p70 bra BB15_109;

@%p2 bra BB15_109;

mul.lo.s32 %r331, %r1, %r73;
mul.wide.u32 %rd235, %r331, 8;
mov.u64 %rd236, sh;
add.s64 %rd284, %rd236, %rd235;
shl.b32 %r332, %r1, 7;
mul.wide.u32 %rd237, %r332, 8;
neg.s64 %rd97, %rd237;
mov.u32 %r398, 0;

BB15_108:
add.s64 %rd238, %rd284, %rd97;
ld.volatile.shared.f64 %fd60, [%rd284];
ld.volatile.shared.f64 %fd61, [%rd238];
add.f64 %fd62, %fd61, %fd60;
st.volatile.shared.f64 [%rd284], %fd62;
add.s64 %rd284, %rd284, 8;
add.s32 %r398, %r398, 1;
setp.lt.s32	%p92, %r398, %r1;
@%p92 bra BB15_108;

BB15_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB15_114;

membar.cta;
@%p73 bra BB15_114;

@%p2 bra BB15_114;

mul.lo.s32 %r341, %r1, %r73;
mul.wide.u32 %rd239, %r341, 8;
mov.u64 %rd240, sh;
add.s64 %rd285, %rd240, %rd239;
shl.b32 %r342, %r1, 8;
mul.wide.u32 %rd241, %r342, 8;
neg.s64 %rd101, %rd241;
mov.u32 %r399, 0;

BB15_113:
add.s64 %rd242, %rd285, %rd101;
ld.volatile.shared.f64 %fd63, [%rd285];
ld.volatile.shared.f64 %fd64, [%rd242];
add.f64 %fd65, %fd64, %fd63;
st.volatile.shared.f64 [%rd285], %fd65;
add.s64 %rd285, %rd285, 8;
add.s32 %r399, %r399, 1;
setp.lt.s32	%p96, %r399, %r1;
@%p96 bra BB15_113;

BB15_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB15_119;

membar.cta;
@%p76 bra BB15_119;

@%p2 bra BB15_119;

mul.lo.s32 %r351, %r1, %r73;
mul.wide.u32 %rd243, %r351, 8;
mov.u64 %rd244, sh;
add.s64 %rd286, %rd244, %rd243;
shl.b32 %r352, %r1, 9;
mul.wide.u32 %rd245, %r352, 8;
neg.s64 %rd105, %rd245;
mov.u32 %r400, 0;

BB15_118:
add.s64 %rd246, %rd286, %rd105;
ld.volatile.shared.f64 %fd66, [%rd286];
ld.volatile.shared.f64 %fd67, [%rd246];
add.f64 %fd68, %fd67, %fd66;
st.volatile.shared.f64 [%rd286], %fd68;
add.s64 %rd286, %rd286, 8;
add.s32 %r400, %r400, 1;
setp.lt.s32	%p100, %r400, %r1;
@%p100 bra BB15_118;

BB15_119:
bar.sync 0;

BB15_120:
@%p54 bra BB15_135;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB15_123;

ld.param.u64 %rd247, [%rd1+152];
cvta.to.global.u64 %rd287, %rd247;
bra.uni BB15_124;

BB15_123:
ld.param.u64 %rd248, [%rd1+184];
setp.eq.s64	%p103, %rd248, 0;
cvta.to.global.u64 %rd249, %rd248;
selp.b64	%rd287, %rd3, %rd249, %p103;

BB15_124:
@%p52 bra BB15_131;

@%p2 bra BB15_131;

ld.param.f64 %fd2, [%rd1+80];
setp.eq.f64	%p106, %fd2, 0d0000000000000000;
@%p106 bra BB15_129;
bra.uni BB15_127;

BB15_129:
mul.wide.u32 %rd252, %r45, 4;
mov.u64 %rd253, sh;
add.s64 %rd290, %rd253, %rd252;
mov.u32 %r402, 0;

BB15_130:
ld.shared.f64 %fd72, [%rd290];
add.f64 %fd73, %fd72, 0d0000000000000000;
st.global.f64 [%rd289], %fd73;
add.s64 %rd290, %rd290, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r402, %r402, 1;
setp.lt.s32	%p108, %r402, %r1;
@%p108 bra BB15_130;
bra.uni BB15_131;

BB15_127:
mul.wide.u32 %rd250, %r45, 4;
mov.u64 %rd251, sh;
add.s64 %rd288, %rd251, %rd250;
mov.u32 %r401, 0;

BB15_128:
ld.global.f64 %fd69, [%rd289];
ld.shared.f64 %fd70, [%rd288];
fma.rn.f64 %fd71, %fd2, %fd69, %fd70;
st.global.f64 [%rd289], %fd71;
add.s64 %rd288, %rd288, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r401, %r401, 1;
setp.lt.s32	%p107, %r401, %r1;
@%p107 bra BB15_128;

BB15_131:
setp.lt.u32	%p109, %r2, 33;
@%p109 bra BB15_133;

bar.sync 0;

BB15_133:
setp.ge.u32	%p110, %r403, %r2;
@%p110 bra BB15_135;

BB15_134:
cvt.u64.u32	%rd254, %r403;
add.s64 %rd255, %rd254, %rd56;
shl.b64 %rd256, %rd255, 2;
mov.u64 %rd257, sh;
add.s64 %rd258, %rd257, %rd256;
ld.shared.u32 %r366, [%rd258];
mul.wide.u32 %rd259, %r403, 4;
add.s64 %rd260, %rd287, %rd259;
st.global.u32 [%rd260], %r366;
add.s32 %r403, %r403, %r123;
setp.lt.u32	%p111, %r403, %r2;
@%p111 bra BB15_134;

BB15_135:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot16[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<112>;
.reg .b16 %rs<4>;
.reg .b32 %r<404>;
.reg .f64 %fd<74>;
.reg .b64 %rd<292>;


mov.u64 %rd291, __local_depot16;
cvta.local.u64 %SP, %rd291;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd122, [%rd1+96];
cvta.to.global.u64 %rd289, %rd122;
ld.param.u64 %rd123, [%rd1+168];
cvta.to.global.u64 %rd3, %rd123;
ld.param.u32 %r1, [%rd1];
shl.b32 %r92, %r1, 1;
and.b32 %r2, %r92, 1073741822;
mov.u32 %r384, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB16_3;

mul.lo.s32 %r96, %r384, %r2;
mul.wide.u32 %rd124, %r96, 4;
mov.u64 %rd125, sh;
add.s64 %rd261, %rd125, %rd124;
mov.u32 %r367, 0;

BB16_2:
mov.u64 %rd126, 0;
st.shared.u64 [%rd261], %rd126;
add.s64 %rd261, %rd261, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p3, %r367, %r1;
@%p3 bra BB16_2;

BB16_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r369, 0;
mov.u32 %r368, %r369;
@%p4 bra BB16_5;

ld.param.v2.u32 {%r99, %r100}, [%rd1+128];
ld.param.u32 %r103, [%rd1+140];
mov.u32 %r104, %ctaid.x;
not.b32 %r105, %r99;
add.s32 %r106, %r100, %r105;
add.s32 %r107, %r106, %r6;
div.s32 %r108, %r107, %r6;
add.s32 %r109, %r108, %r103;
not.b32 %r110, %r103;
and.b32 %r111, %r109, %r110;
mad.lo.s32 %r112, %r111, %r104, %r99;
add.s32 %r113, %r112, %r111;
min.s32 %r368, %r100, %r112;
min.s32 %r369, %r100, %r113;

BB16_5:
add.s32 %r370, %r368, %r384;
setp.ge.s32	%p5, %r370, %r369;
@%p5 bra BB16_10;

ld.param.u64 %rd127, [%rd1+24];
cvta.to.global.u64 %rd7, %rd127;
ld.param.u64 %rd8, [%rd1+48];
ld.param.u64 %rd128, [%rd1+64];
cvta.to.global.u64 %rd9, %rd128;
add.s32 %r12, %r384, %r368;
mov.u32 %r114, 0;
mov.u32 %r373, %r114;

BB16_7:
mov.u32 %r118, %tid.y;
mul.lo.s32 %r119, %r118, %r2;
mul.wide.u32 %rd129, %r119, 4;
mov.u64 %rd130, sh;
add.s64 %rd263, %rd130, %rd129;
mov.u32 %r120, %ntid.y;
mad.lo.s32 %r121, %r120, %r373, %r12;
cvt.s64.s32	%rd131, %r121;
mul.lo.s64 %rd132, %rd8, %rd131;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd262, %rd7, %rd133;
mul.wide.s32 %rd134, %r370, 8;
add.s64 %rd135, %rd9, %rd134;
ld.global.f64 %fd1, [%rd135];
mov.u32 %r372, %r114;
@%p2 bra BB16_9;

BB16_8:
mov.u32 %r15, %r372;
ld.global.f64 %fd3, [%rd262];
ld.shared.f64 %fd4, [%rd263];
fma.rn.f64 %fd5, %fd1, %fd3, %fd4;
st.shared.f64 [%rd263], %fd5;
add.s64 %rd263, %rd263, 8;
add.s64 %rd262, %rd262, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r372, %r16;
@%p7 bra BB16_8;

BB16_9:
add.s32 %r370, %r120, %r370;
setp.lt.s32	%p8, %r370, %r369;
add.s32 %r373, %r373, 1;
@%p8 bra BB16_7;

BB16_10:
mov.u32 %r123, %ntid.y;
neg.s32 %r124, %r123;
and.b32 %r125, %r123, %r124;
clz.b32 %r19, %r125;
add.s32 %r20, %r123, -1;
and.b32 %r126, %r20, %r123;
setp.eq.s32	%p9, %r126, 0;
@%p9 bra BB16_12;

add.u64 %rd136, %SP, 0;
cvta.to.local.u64 %rd137, %rd136;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd137], %rs1;
mov.u64 %rd138, $str1;
cvta.global.u64 %rd139, %rd138;
mov.u32 %r127, 0;
mov.u64 %rd140, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd139;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd137], %rs1;
mov.u64 %rd141, $str2;
cvta.global.u64 %rd142, %rd141;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd142;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB16_12:
xor.b32 %r21, %r20, %r384;
membar.cta;
and.b32 %r129, %r384, 1;
setp.eq.b32	%p10, %r129, 1;
and.b32 %r130, %r20, 1;
setp.eq.b32	%p11, %r130, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB16_16;

@%p2 bra BB16_16;

mov.u32 %r132, %tid.y;
mul.lo.s32 %r133, %r1, %r132;
mul.wide.u32 %rd143, %r133, 8;
mov.u64 %rd144, sh;
add.s64 %rd264, %rd144, %rd143;
mul.wide.u32 %rd145, %r1, 8;
neg.s64 %rd17, %rd145;
mov.u32 %r374, 0;

BB16_15:
add.s64 %rd146, %rd264, %rd17;
ld.volatile.shared.f64 %fd6, [%rd264];
ld.volatile.shared.f64 %fd7, [%rd146];
add.f64 %fd8, %fd7, %fd6;
st.volatile.shared.f64 [%rd264], %fd8;
add.s64 %rd264, %rd264, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p14, %r374, %r1;
@%p14 bra BB16_15;

BB16_16:
membar.cta;
and.b32 %r134, %r21, 3;
setp.ne.s32	%p15, %r134, 0;
@%p15 bra BB16_20;

@%p2 bra BB16_20;

mov.u32 %r136, %tid.y;
mul.lo.s32 %r137, %r1, %r136;
mul.wide.u32 %rd147, %r137, 8;
mov.u64 %rd148, sh;
add.s64 %rd265, %rd148, %rd147;
mul.wide.u32 %rd149, %r92, 8;
neg.s64 %rd21, %rd149;
mov.u32 %r375, 0;

BB16_19:
add.s64 %rd150, %rd265, %rd21;
ld.volatile.shared.f64 %fd9, [%rd265];
ld.volatile.shared.f64 %fd10, [%rd150];
add.f64 %fd11, %fd10, %fd9;
st.volatile.shared.f64 [%rd265], %fd11;
add.s64 %rd265, %rd265, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p17, %r375, %r1;
@%p17 bra BB16_19;

BB16_20:
membar.cta;
and.b32 %r139, %r21, 7;
setp.ne.s32	%p18, %r139, 0;
@%p18 bra BB16_24;

@%p2 bra BB16_24;

mov.u32 %r141, %tid.y;
mul.lo.s32 %r142, %r1, %r141;
mul.wide.u32 %rd151, %r142, 8;
mov.u64 %rd152, sh;
add.s64 %rd266, %rd152, %rd151;
shl.b32 %r143, %r1, 2;
mul.wide.u32 %rd153, %r143, 8;
neg.s64 %rd25, %rd153;
mov.u32 %r376, 0;

BB16_23:
add.s64 %rd154, %rd266, %rd25;
ld.volatile.shared.f64 %fd12, [%rd266];
ld.volatile.shared.f64 %fd13, [%rd154];
add.f64 %fd14, %fd13, %fd12;
st.volatile.shared.f64 [%rd266], %fd14;
add.s64 %rd266, %rd266, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p20, %r376, %r1;
@%p20 bra BB16_23;

BB16_24:
membar.cta;
and.b32 %r144, %r21, 15;
setp.ne.s32	%p21, %r144, 0;
@%p21 bra BB16_28;

@%p2 bra BB16_28;

mov.u32 %r146, %tid.y;
mul.lo.s32 %r147, %r1, %r146;
mul.wide.u32 %rd155, %r147, 8;
mov.u64 %rd156, sh;
add.s64 %rd267, %rd156, %rd155;
shl.b32 %r148, %r1, 3;
mul.wide.u32 %rd157, %r148, 8;
neg.s64 %rd29, %rd157;
mov.u32 %r377, 0;

BB16_27:
add.s64 %rd158, %rd267, %rd29;
ld.volatile.shared.f64 %fd15, [%rd267];
ld.volatile.shared.f64 %fd16, [%rd158];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd267], %fd17;
add.s64 %rd267, %rd267, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p23, %r377, %r1;
@%p23 bra BB16_27;

BB16_28:
membar.cta;
and.b32 %r149, %r21, 31;
setp.ne.s32	%p24, %r149, 0;
@%p24 bra BB16_32;

@%p2 bra BB16_32;

mov.u32 %r151, %tid.y;
mul.lo.s32 %r152, %r1, %r151;
mul.wide.u32 %rd159, %r152, 8;
mov.u64 %rd160, sh;
add.s64 %rd268, %rd160, %rd159;
shl.b32 %r153, %r1, 4;
mul.wide.u32 %rd161, %r153, 8;
neg.s64 %rd33, %rd161;
mov.u32 %r378, 0;

BB16_31:
add.s64 %rd162, %rd268, %rd33;
ld.volatile.shared.f64 %fd18, [%rd268];
ld.volatile.shared.f64 %fd19, [%rd162];
add.f64 %fd20, %fd19, %fd18;
st.volatile.shared.f64 [%rd268], %fd20;
add.s64 %rd268, %rd268, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p26, %r378, %r1;
@%p26 bra BB16_31;

BB16_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r123;
@%p27 bra BB16_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB16_38;

mov.u32 %r158, %tid.y;
membar.cta;
and.b32 %r159, %r158, 1;
setp.eq.b32	%p29, %r159, 1;
setp.eq.b32	%p30, %r130, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB16_38;

@%p2 bra BB16_38;

xor.b32 %r162, %r32, %r20;
mul.lo.s32 %r163, %r1, %r162;
mul.wide.u32 %rd163, %r163, 8;
mov.u64 %rd164, sh;
add.s64 %rd269, %rd164, %rd163;
shl.b32 %r164, %r1, 5;
mul.wide.u32 %rd165, %r164, 8;
neg.s64 %rd37, %rd165;
mov.u32 %r379, 0;

BB16_37:
add.s64 %rd166, %rd269, %rd37;
ld.volatile.shared.f64 %fd21, [%rd269];
ld.volatile.shared.f64 %fd22, [%rd166];
add.f64 %fd23, %fd22, %fd21;
st.volatile.shared.f64 [%rd269], %fd23;
add.s64 %rd269, %rd269, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p33, %r379, %r1;
@%p33 bra BB16_37;

BB16_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB16_43;

mov.u32 %r169, %tid.y;
xor.b32 %r170, %r20, %r169;
and.b32 %r171, %r170, 3;
membar.cta;
setp.ne.s32	%p35, %r171, 0;
@%p35 bra BB16_43;

@%p2 bra BB16_43;

xor.b32 %r175, %r32, %r20;
mul.lo.s32 %r176, %r1, %r175;
mul.wide.u32 %rd167, %r176, 8;
mov.u64 %rd168, sh;
add.s64 %rd270, %rd168, %rd167;
shl.b32 %r177, %r1, 6;
mul.wide.u32 %rd169, %r177, 8;
neg.s64 %rd41, %rd169;
mov.u32 %r380, 0;

BB16_42:
add.s64 %rd170, %rd270, %rd41;
ld.volatile.shared.f64 %fd24, [%rd270];
ld.volatile.shared.f64 %fd25, [%rd170];
add.f64 %fd26, %fd25, %fd24;
st.volatile.shared.f64 [%rd270], %fd26;
add.s64 %rd270, %rd270, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p37, %r380, %r1;
@%p37 bra BB16_42;

BB16_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB16_48;

mov.u32 %r182, %tid.y;
xor.b32 %r183, %r20, %r182;
and.b32 %r184, %r183, 7;
membar.cta;
setp.ne.s32	%p39, %r184, 0;
@%p39 bra BB16_48;

@%p2 bra BB16_48;

xor.b32 %r188, %r32, %r20;
mul.lo.s32 %r189, %r1, %r188;
mul.wide.u32 %rd171, %r189, 8;
mov.u64 %rd172, sh;
add.s64 %rd271, %rd172, %rd171;
shl.b32 %r190, %r1, 7;
mul.wide.u32 %rd173, %r190, 8;
neg.s64 %rd45, %rd173;
mov.u32 %r381, 0;

BB16_47:
add.s64 %rd174, %rd271, %rd45;
ld.volatile.shared.f64 %fd27, [%rd271];
ld.volatile.shared.f64 %fd28, [%rd174];
add.f64 %fd29, %fd28, %fd27;
st.volatile.shared.f64 [%rd271], %fd29;
add.s64 %rd271, %rd271, 8;
add.s32 %r381, %r381, 1;
setp.lt.s32	%p41, %r381, %r1;
@%p41 bra BB16_47;

BB16_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB16_53;

mov.u32 %r195, %tid.y;
xor.b32 %r196, %r20, %r195;
and.b32 %r197, %r196, 15;
membar.cta;
setp.ne.s32	%p43, %r197, 0;
@%p43 bra BB16_53;

@%p2 bra BB16_53;

xor.b32 %r201, %r32, %r20;
mul.lo.s32 %r202, %r1, %r201;
mul.wide.u32 %rd175, %r202, 8;
mov.u64 %rd176, sh;
add.s64 %rd272, %rd176, %rd175;
shl.b32 %r203, %r1, 8;
mul.wide.u32 %rd177, %r203, 8;
neg.s64 %rd49, %rd177;
mov.u32 %r382, 0;

BB16_52:
add.s64 %rd178, %rd272, %rd49;
ld.volatile.shared.f64 %fd30, [%rd272];
ld.volatile.shared.f64 %fd31, [%rd178];
add.f64 %fd32, %fd31, %fd30;
st.volatile.shared.f64 [%rd272], %fd32;
add.s64 %rd272, %rd272, 8;
add.s32 %r382, %r382, 1;
setp.lt.s32	%p45, %r382, %r1;
@%p45 bra BB16_52;

BB16_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB16_58;

mov.u32 %r208, %tid.y;
xor.b32 %r209, %r20, %r208;
and.b32 %r210, %r209, 31;
membar.cta;
setp.ne.s32	%p47, %r210, 0;
@%p47 bra BB16_58;

@%p2 bra BB16_58;

xor.b32 %r214, %r32, %r20;
mul.lo.s32 %r215, %r1, %r214;
mul.wide.u32 %rd179, %r215, 8;
mov.u64 %rd180, sh;
add.s64 %rd273, %rd180, %rd179;
shl.b32 %r216, %r1, 9;
mul.wide.u32 %rd181, %r216, 8;
neg.s64 %rd53, %rd181;
mov.u32 %r383, 0;

BB16_57:
add.s64 %rd182, %rd273, %rd53;
ld.volatile.shared.f64 %fd33, [%rd273];
ld.volatile.shared.f64 %fd34, [%rd182];
add.f64 %fd35, %fd34, %fd33;
st.volatile.shared.f64 [%rd273], %fd35;
add.s64 %rd273, %rd273, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p49, %r383, %r1;
@%p49 bra BB16_57;

BB16_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd56, %r45;
mov.u32 %r218, %ctaid.x;
mul.lo.s32 %r219, %r218, %r2;
cvt.u64.u32	%rd57, %r219;
setp.ge.s32	%p50, %r384, %r2;
@%p50 bra BB16_60;

BB16_59:
cvt.s64.s32	%rd183, %r384;
add.s64 %rd184, %rd183, %rd56;
shl.b64 %rd185, %rd184, 2;
mov.u64 %rd186, sh;
add.s64 %rd187, %rd186, %rd185;
ld.shared.u32 %r220, [%rd187];
add.s64 %rd188, %rd183, %rd57;
shl.b64 %rd189, %rd188, 2;
add.s64 %rd190, %rd3, %rd189;
st.global.u32 [%rd190], %r220;
add.s32 %r384, %r384, %r123;
setp.lt.s32	%p51, %r384, %r2;
@%p51 bra BB16_59;

BB16_60:
mov.u32 %r403, %tid.y;
mov.u32 %r385, 0;
setp.ne.s32	%p52, %r403, 0;
@%p52 bra BB16_62;

ld.param.u64 %rd191, [%rd1+176];
cvta.to.global.u64 %rd192, %rd191;
add.s32 %r224, %r6, -1;
atom.global.inc.u32 %r225, [%rd192], %r224;
add.s32 %r226, %r225, 1;
setp.lt.u32	%p53, %r226, %r6;
selp.u32	%r385, 1, 0, %p53;

BB16_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r385, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB16_120;

mov.u32 %r227, 31;
sub.s32 %r228, %r227, %r19;
mov.u32 %r230, %tid.y;
mul.wide.u32 %rd193, %r6, %r230;
shr.u64 %rd58, %rd193, %r228;
cvt.u32.u64	%r387, %rd58;
add.s32 %r231, %r230, 1;
mul.wide.u32 %rd194, %r6, %r231;
shr.u64 %rd195, %rd194, %r228;
cvt.u32.u64	%r53, %rd195;
@%p2 bra BB16_66;

mul.lo.s32 %r236, %r230, %r2;
mul.wide.u32 %rd196, %r236, 4;
mov.u64 %rd197, sh;
add.s64 %rd274, %rd197, %rd196;
mov.u32 %r386, 0;

BB16_65:
mov.u64 %rd198, 0;
st.shared.u64 [%rd274], %rd198;
add.s64 %rd274, %rd274, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p56, %r386, %r1;
@%p56 bra BB16_65;

BB16_66:
setp.ge.u32	%p57, %r387, %r53;
@%p57 bra BB16_71;

cvt.u32.u64	%r240, %rd58;
mul.lo.s32 %r56, %r2, %r240;
mov.u32 %r237, 0;
mov.u32 %r390, %r237;

BB16_68:
mul.lo.s32 %r245, %r230, %r2;
mul.wide.u32 %rd199, %r245, 4;
mov.u64 %rd200, sh;
add.s64 %rd276, %rd200, %rd199;
mad.lo.s32 %r246, %r2, %r390, %r56;
mul.wide.u32 %rd201, %r246, 4;
add.s64 %rd275, %rd3, %rd201;
mov.u32 %r389, %r237;
@%p2 bra BB16_70;

BB16_69:
mov.u32 %r59, %r389;
ld.volatile.shared.f64 %fd36, [%rd276];
ld.volatile.global.f64 %fd37, [%rd275];
add.f64 %fd38, %fd37, %fd36;
st.volatile.shared.f64 [%rd276], %fd38;
add.s64 %rd276, %rd276, 8;
add.s64 %rd275, %rd275, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r389, %r60;
@%p59 bra BB16_69;

BB16_70:
add.s32 %r387, %r387, 1;
setp.lt.u32	%p60, %r387, %r53;
add.s32 %r390, %r390, 1;
@%p60 bra BB16_68;

BB16_71:
@%p9 bra BB16_73;

add.u64 %rd202, %SP, 0;
cvta.to.local.u64 %rd203, %rd202;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd203], %rs2;
mov.u64 %rd204, $str2;
cvta.global.u64 %rd205, %rd204;
mov.u32 %r250, 0;
mov.u64 %rd206, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd205;
.param .b64 param1;
st.param.b64	[param1+0], %rd202;
.param .b32 param2;
st.param.b32	[param2+0], %r250;
.param .b64 param3;
st.param.b64	[param3+0], %rd202;
.param .b64 param4;
st.param.b64	[param4+0], %rd206;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB16_73:
membar.cta;
and.b32 %r254, %r230, 1;
setp.eq.b32	%p62, %r254, 1;
setp.eq.b32	%p63, %r130, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB16_77;

@%p2 bra BB16_77;

mul.lo.s32 %r258, %r1, %r230;
mul.wide.u32 %rd207, %r258, 8;
mov.u64 %rd208, sh;
add.s64 %rd277, %rd208, %rd207;
mul.wide.u32 %rd209, %r1, 8;
neg.s64 %rd69, %rd209;
mov.u32 %r391, 0;

BB16_76:
add.s64 %rd210, %rd277, %rd69;
ld.volatile.shared.f64 %fd39, [%rd277];
ld.volatile.shared.f64 %fd40, [%rd210];
add.f64 %fd41, %fd40, %fd39;
st.volatile.shared.f64 [%rd277], %fd41;
add.s64 %rd277, %rd277, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p66, %r391, %r1;
@%p66 bra BB16_76;

BB16_77:
xor.b32 %r262, %r20, %r230;
and.b32 %r263, %r262, 3;
membar.cta;
setp.ne.s32	%p67, %r263, 0;
@%p67 bra BB16_81;

@%p2 bra BB16_81;

mul.lo.s32 %r266, %r1, %r230;
mul.wide.u32 %rd211, %r266, 8;
mov.u64 %rd212, sh;
add.s64 %rd278, %rd212, %rd211;
mul.wide.u32 %rd213, %r92, 8;
neg.s64 %rd73, %rd213;
mov.u32 %r392, 0;

BB16_80:
add.s64 %rd214, %rd278, %rd73;
ld.volatile.shared.f64 %fd42, [%rd278];
ld.volatile.shared.f64 %fd43, [%rd214];
add.f64 %fd44, %fd43, %fd42;
st.volatile.shared.f64 [%rd278], %fd44;
add.s64 %rd278, %rd278, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p69, %r392, %r1;
@%p69 bra BB16_80;

BB16_81:
and.b32 %r272, %r262, 7;
membar.cta;
setp.ne.s32	%p70, %r272, 0;
@%p70 bra BB16_85;

@%p2 bra BB16_85;

mul.lo.s32 %r275, %r1, %r230;
mul.wide.u32 %rd215, %r275, 8;
mov.u64 %rd216, sh;
add.s64 %rd279, %rd216, %rd215;
shl.b32 %r276, %r1, 2;
mul.wide.u32 %rd217, %r276, 8;
neg.s64 %rd77, %rd217;
mov.u32 %r393, 0;

BB16_84:
add.s64 %rd218, %rd279, %rd77;
ld.volatile.shared.f64 %fd45, [%rd279];
ld.volatile.shared.f64 %fd46, [%rd218];
add.f64 %fd47, %fd46, %fd45;
st.volatile.shared.f64 [%rd279], %fd47;
add.s64 %rd279, %rd279, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p72, %r393, %r1;
@%p72 bra BB16_84;

BB16_85:
and.b32 %r281, %r262, 15;
membar.cta;
setp.ne.s32	%p73, %r281, 0;
@%p73 bra BB16_89;

@%p2 bra BB16_89;

mul.lo.s32 %r284, %r1, %r230;
mul.wide.u32 %rd219, %r284, 8;
mov.u64 %rd220, sh;
add.s64 %rd280, %rd220, %rd219;
shl.b32 %r285, %r1, 3;
mul.wide.u32 %rd221, %r285, 8;
neg.s64 %rd81, %rd221;
mov.u32 %r394, 0;

BB16_88:
add.s64 %rd222, %rd280, %rd81;
ld.volatile.shared.f64 %fd48, [%rd280];
ld.volatile.shared.f64 %fd49, [%rd222];
add.f64 %fd50, %fd49, %fd48;
st.volatile.shared.f64 [%rd280], %fd50;
add.s64 %rd280, %rd280, 8;
add.s32 %r394, %r394, 1;
setp.lt.s32	%p75, %r394, %r1;
@%p75 bra BB16_88;

BB16_89:
and.b32 %r290, %r262, 31;
membar.cta;
setp.ne.s32	%p76, %r290, 0;
@%p76 bra BB16_93;

@%p2 bra BB16_93;

mul.lo.s32 %r293, %r1, %r230;
mul.wide.u32 %rd223, %r293, 8;
mov.u64 %rd224, sh;
add.s64 %rd281, %rd224, %rd223;
shl.b32 %r294, %r1, 4;
mul.wide.u32 %rd225, %r294, 8;
neg.s64 %rd85, %rd225;
mov.u32 %r395, 0;

BB16_92:
add.s64 %rd226, %rd281, %rd85;
ld.volatile.shared.f64 %fd51, [%rd281];
ld.volatile.shared.f64 %fd52, [%rd226];
add.f64 %fd53, %fd52, %fd51;
st.volatile.shared.f64 [%rd281], %fd53;
add.s64 %rd281, %rd281, 8;
add.s32 %r395, %r395, 1;
setp.lt.s32	%p78, %r395, %r1;
@%p78 bra BB16_92;

BB16_93:
shl.b32 %r299, %r262, 5;
setp.lt.u32	%p1, %r299, %r123;
membar.cta;
bar.sync 0;
@!%p1 bra BB16_119;
bra.uni BB16_94;

BB16_94:
xor.b32 %r73, %r299, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB16_99;

membar.cta;
setp.eq.b32	%p80, %r254, 1;
setp.eq.b32	%p81, %r130, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB16_99;

@%p2 bra BB16_99;

mul.lo.s32 %r311, %r1, %r73;
mul.wide.u32 %rd227, %r311, 8;
mov.u64 %rd228, sh;
add.s64 %rd282, %rd228, %rd227;
shl.b32 %r312, %r1, 5;
mul.wide.u32 %rd229, %r312, 8;
neg.s64 %rd89, %rd229;
mov.u32 %r396, 0;

BB16_98:
add.s64 %rd230, %rd282, %rd89;
ld.volatile.shared.f64 %fd54, [%rd282];
ld.volatile.shared.f64 %fd55, [%rd230];
add.f64 %fd56, %fd55, %fd54;
st.volatile.shared.f64 [%rd282], %fd56;
add.s64 %rd282, %rd282, 8;
add.s32 %r396, %r396, 1;
setp.lt.s32	%p84, %r396, %r1;
@%p84 bra BB16_98;

BB16_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB16_104;

membar.cta;
@%p67 bra BB16_104;

@%p2 bra BB16_104;

mul.lo.s32 %r321, %r1, %r73;
mul.wide.u32 %rd231, %r321, 8;
mov.u64 %rd232, sh;
add.s64 %rd283, %rd232, %rd231;
shl.b32 %r322, %r1, 6;
mul.wide.u32 %rd233, %r322, 8;
neg.s64 %rd93, %rd233;
mov.u32 %r397, 0;

BB16_103:
add.s64 %rd234, %rd283, %rd93;
ld.volatile.shared.f64 %fd57, [%rd283];
ld.volatile.shared.f64 %fd58, [%rd234];
add.f64 %fd59, %fd58, %fd57;
st.volatile.shared.f64 [%rd283], %fd59;
add.s64 %rd283, %rd283, 8;
add.s32 %r397, %r397, 1;
setp.lt.s32	%p88, %r397, %r1;
@%p88 bra BB16_103;

BB16_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB16_109;

membar.cta;
@%p70 bra BB16_109;

@%p2 bra BB16_109;

mul.lo.s32 %r331, %r1, %r73;
mul.wide.u32 %rd235, %r331, 8;
mov.u64 %rd236, sh;
add.s64 %rd284, %rd236, %rd235;
shl.b32 %r332, %r1, 7;
mul.wide.u32 %rd237, %r332, 8;
neg.s64 %rd97, %rd237;
mov.u32 %r398, 0;

BB16_108:
add.s64 %rd238, %rd284, %rd97;
ld.volatile.shared.f64 %fd60, [%rd284];
ld.volatile.shared.f64 %fd61, [%rd238];
add.f64 %fd62, %fd61, %fd60;
st.volatile.shared.f64 [%rd284], %fd62;
add.s64 %rd284, %rd284, 8;
add.s32 %r398, %r398, 1;
setp.lt.s32	%p92, %r398, %r1;
@%p92 bra BB16_108;

BB16_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB16_114;

membar.cta;
@%p73 bra BB16_114;

@%p2 bra BB16_114;

mul.lo.s32 %r341, %r1, %r73;
mul.wide.u32 %rd239, %r341, 8;
mov.u64 %rd240, sh;
add.s64 %rd285, %rd240, %rd239;
shl.b32 %r342, %r1, 8;
mul.wide.u32 %rd241, %r342, 8;
neg.s64 %rd101, %rd241;
mov.u32 %r399, 0;

BB16_113:
add.s64 %rd242, %rd285, %rd101;
ld.volatile.shared.f64 %fd63, [%rd285];
ld.volatile.shared.f64 %fd64, [%rd242];
add.f64 %fd65, %fd64, %fd63;
st.volatile.shared.f64 [%rd285], %fd65;
add.s64 %rd285, %rd285, 8;
add.s32 %r399, %r399, 1;
setp.lt.s32	%p96, %r399, %r1;
@%p96 bra BB16_113;

BB16_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB16_119;

membar.cta;
@%p76 bra BB16_119;

@%p2 bra BB16_119;

mul.lo.s32 %r351, %r1, %r73;
mul.wide.u32 %rd243, %r351, 8;
mov.u64 %rd244, sh;
add.s64 %rd286, %rd244, %rd243;
shl.b32 %r352, %r1, 9;
mul.wide.u32 %rd245, %r352, 8;
neg.s64 %rd105, %rd245;
mov.u32 %r400, 0;

BB16_118:
add.s64 %rd246, %rd286, %rd105;
ld.volatile.shared.f64 %fd66, [%rd286];
ld.volatile.shared.f64 %fd67, [%rd246];
add.f64 %fd68, %fd67, %fd66;
st.volatile.shared.f64 [%rd286], %fd68;
add.s64 %rd286, %rd286, 8;
add.s32 %r400, %r400, 1;
setp.lt.s32	%p100, %r400, %r1;
@%p100 bra BB16_118;

BB16_119:
bar.sync 0;

BB16_120:
@%p54 bra BB16_135;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB16_123;

ld.param.u64 %rd247, [%rd1+152];
cvta.to.global.u64 %rd287, %rd247;
bra.uni BB16_124;

BB16_123:
ld.param.u64 %rd248, [%rd1+184];
setp.eq.s64	%p103, %rd248, 0;
cvta.to.global.u64 %rd249, %rd248;
selp.b64	%rd287, %rd3, %rd249, %p103;

BB16_124:
@%p52 bra BB16_131;

@%p2 bra BB16_131;

ld.param.f64 %fd2, [%rd1+80];
setp.eq.f64	%p106, %fd2, 0d0000000000000000;
@%p106 bra BB16_129;
bra.uni BB16_127;

BB16_129:
mul.wide.u32 %rd252, %r45, 4;
mov.u64 %rd253, sh;
add.s64 %rd290, %rd253, %rd252;
mov.u32 %r402, 0;

BB16_130:
ld.shared.f64 %fd72, [%rd290];
add.f64 %fd73, %fd72, 0d0000000000000000;
st.global.f64 [%rd289], %fd73;
add.s64 %rd290, %rd290, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r402, %r402, 1;
setp.lt.s32	%p108, %r402, %r1;
@%p108 bra BB16_130;
bra.uni BB16_131;

BB16_127:
mul.wide.u32 %rd250, %r45, 4;
mov.u64 %rd251, sh;
add.s64 %rd288, %rd251, %rd250;
mov.u32 %r401, 0;

BB16_128:
ld.global.f64 %fd69, [%rd289];
ld.shared.f64 %fd70, [%rd288];
fma.rn.f64 %fd71, %fd2, %fd69, %fd70;
st.global.f64 [%rd289], %fd71;
add.s64 %rd288, %rd288, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r401, %r401, 1;
setp.lt.s32	%p107, %r401, %r1;
@%p107 bra BB16_128;

BB16_131:
setp.lt.u32	%p109, %r2, 33;
@%p109 bra BB16_133;

bar.sync 0;

BB16_133:
setp.ge.u32	%p110, %r403, %r2;
@%p110 bra BB16_135;

BB16_134:
cvt.u64.u32	%rd254, %r403;
add.s64 %rd255, %rd254, %rd56;
shl.b64 %rd256, %rd255, 2;
mov.u64 %rd257, sh;
add.s64 %rd258, %rd257, %rd256;
ld.shared.u32 %r366, [%rd258];
mul.wide.u32 %rd259, %r403, 4;
add.s64 %rd260, %rd287, %rd259;
st.global.u32 [%rd260], %r366;
add.s32 %r403, %r403, %r123;
setp.lt.u32	%p111, %r403, %r2;
@%p111 bra BB16_134;

BB16_135:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot17[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<112>;
.reg .b16 %rs<4>;
.reg .b32 %r<404>;
.reg .f64 %fd<76>;
.reg .b64 %rd<292>;


mov.u64 %rd291, __local_depot17;
cvta.local.u64 %SP, %rd291;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd122, [%rd1+96];
cvta.to.global.u64 %rd289, %rd122;
ld.param.u64 %rd123, [%rd1+168];
cvta.to.global.u64 %rd3, %rd123;
ld.param.u32 %r1, [%rd1];
shl.b32 %r92, %r1, 1;
and.b32 %r2, %r92, 1073741822;
mov.u32 %r384, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB17_3;

mul.lo.s32 %r96, %r384, %r2;
mul.wide.u32 %rd124, %r96, 4;
mov.u64 %rd125, sh;
add.s64 %rd261, %rd125, %rd124;
mov.u32 %r367, 0;

BB17_2:
mov.u64 %rd126, 0;
st.shared.u64 [%rd261], %rd126;
add.s64 %rd261, %rd261, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p3, %r367, %r1;
@%p3 bra BB17_2;

BB17_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r369, 0;
mov.u32 %r368, %r369;
@%p4 bra BB17_5;

ld.param.v2.u32 {%r99, %r100}, [%rd1+128];
ld.param.u32 %r103, [%rd1+140];
mov.u32 %r104, %ctaid.x;
not.b32 %r105, %r99;
add.s32 %r106, %r100, %r105;
add.s32 %r107, %r106, %r6;
div.s32 %r108, %r107, %r6;
add.s32 %r109, %r108, %r103;
not.b32 %r110, %r103;
and.b32 %r111, %r109, %r110;
mad.lo.s32 %r112, %r111, %r104, %r99;
add.s32 %r113, %r112, %r111;
min.s32 %r368, %r100, %r112;
min.s32 %r369, %r100, %r113;

BB17_5:
add.s32 %r370, %r368, %r384;
setp.ge.s32	%p5, %r370, %r369;
@%p5 bra BB17_10;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd127, [%rd1+24];
cvta.to.global.u64 %rd7, %rd127;
ld.param.u64 %rd8, [%rd1+48];
ld.param.u64 %rd128, [%rd1+64];
cvta.to.global.u64 %rd9, %rd128;
add.s32 %r12, %r384, %r368;
mov.u32 %r114, 0;
mov.u32 %r373, %r114;

BB17_7:
mov.u32 %r118, %tid.y;
mul.lo.s32 %r119, %r118, %r2;
mul.wide.u32 %rd129, %r119, 4;
mov.u64 %rd130, sh;
add.s64 %rd263, %rd130, %rd129;
mov.u32 %r120, %ntid.y;
mad.lo.s32 %r121, %r120, %r373, %r12;
cvt.s64.s32	%rd131, %r121;
mul.lo.s64 %rd132, %rd8, %rd131;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd262, %rd7, %rd133;
mul.wide.s32 %rd134, %r370, 8;
add.s64 %rd135, %rd9, %rd134;
ld.global.f64 %fd2, [%rd135];
mov.u32 %r372, %r114;
@%p2 bra BB17_9;

BB17_8:
mov.u32 %r15, %r372;
ld.global.f64 %fd4, [%rd262];
mul.f64 %fd5, %fd1, %fd4;
ld.shared.f64 %fd6, [%rd263];
fma.rn.f64 %fd7, %fd2, %fd5, %fd6;
st.shared.f64 [%rd263], %fd7;
add.s64 %rd263, %rd263, 8;
add.s64 %rd262, %rd262, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r372, %r16;
@%p7 bra BB17_8;

BB17_9:
add.s32 %r370, %r120, %r370;
setp.lt.s32	%p8, %r370, %r369;
add.s32 %r373, %r373, 1;
@%p8 bra BB17_7;

BB17_10:
mov.u32 %r123, %ntid.y;
neg.s32 %r124, %r123;
and.b32 %r125, %r123, %r124;
clz.b32 %r19, %r125;
add.s32 %r20, %r123, -1;
and.b32 %r126, %r20, %r123;
setp.eq.s32	%p9, %r126, 0;
@%p9 bra BB17_12;

add.u64 %rd136, %SP, 0;
cvta.to.local.u64 %rd137, %rd136;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd137], %rs1;
mov.u64 %rd138, $str1;
cvta.global.u64 %rd139, %rd138;
mov.u32 %r127, 0;
mov.u64 %rd140, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd139;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd137], %rs1;
mov.u64 %rd141, $str2;
cvta.global.u64 %rd142, %rd141;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd142;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB17_12:
xor.b32 %r21, %r20, %r384;
membar.cta;
and.b32 %r129, %r384, 1;
setp.eq.b32	%p10, %r129, 1;
and.b32 %r130, %r20, 1;
setp.eq.b32	%p11, %r130, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB17_16;

@%p2 bra BB17_16;

mov.u32 %r132, %tid.y;
mul.lo.s32 %r133, %r1, %r132;
mul.wide.u32 %rd143, %r133, 8;
mov.u64 %rd144, sh;
add.s64 %rd264, %rd144, %rd143;
mul.wide.u32 %rd145, %r1, 8;
neg.s64 %rd17, %rd145;
mov.u32 %r374, 0;

BB17_15:
add.s64 %rd146, %rd264, %rd17;
ld.volatile.shared.f64 %fd8, [%rd264];
ld.volatile.shared.f64 %fd9, [%rd146];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd264], %fd10;
add.s64 %rd264, %rd264, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p14, %r374, %r1;
@%p14 bra BB17_15;

BB17_16:
membar.cta;
and.b32 %r134, %r21, 3;
setp.ne.s32	%p15, %r134, 0;
@%p15 bra BB17_20;

@%p2 bra BB17_20;

mov.u32 %r136, %tid.y;
mul.lo.s32 %r137, %r1, %r136;
mul.wide.u32 %rd147, %r137, 8;
mov.u64 %rd148, sh;
add.s64 %rd265, %rd148, %rd147;
mul.wide.u32 %rd149, %r92, 8;
neg.s64 %rd21, %rd149;
mov.u32 %r375, 0;

BB17_19:
add.s64 %rd150, %rd265, %rd21;
ld.volatile.shared.f64 %fd11, [%rd265];
ld.volatile.shared.f64 %fd12, [%rd150];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd265], %fd13;
add.s64 %rd265, %rd265, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p17, %r375, %r1;
@%p17 bra BB17_19;

BB17_20:
membar.cta;
and.b32 %r139, %r21, 7;
setp.ne.s32	%p18, %r139, 0;
@%p18 bra BB17_24;

@%p2 bra BB17_24;

mov.u32 %r141, %tid.y;
mul.lo.s32 %r142, %r1, %r141;
mul.wide.u32 %rd151, %r142, 8;
mov.u64 %rd152, sh;
add.s64 %rd266, %rd152, %rd151;
shl.b32 %r143, %r1, 2;
mul.wide.u32 %rd153, %r143, 8;
neg.s64 %rd25, %rd153;
mov.u32 %r376, 0;

BB17_23:
add.s64 %rd154, %rd266, %rd25;
ld.volatile.shared.f64 %fd14, [%rd266];
ld.volatile.shared.f64 %fd15, [%rd154];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd266], %fd16;
add.s64 %rd266, %rd266, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p20, %r376, %r1;
@%p20 bra BB17_23;

BB17_24:
membar.cta;
and.b32 %r144, %r21, 15;
setp.ne.s32	%p21, %r144, 0;
@%p21 bra BB17_28;

@%p2 bra BB17_28;

mov.u32 %r146, %tid.y;
mul.lo.s32 %r147, %r1, %r146;
mul.wide.u32 %rd155, %r147, 8;
mov.u64 %rd156, sh;
add.s64 %rd267, %rd156, %rd155;
shl.b32 %r148, %r1, 3;
mul.wide.u32 %rd157, %r148, 8;
neg.s64 %rd29, %rd157;
mov.u32 %r377, 0;

BB17_27:
add.s64 %rd158, %rd267, %rd29;
ld.volatile.shared.f64 %fd17, [%rd267];
ld.volatile.shared.f64 %fd18, [%rd158];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd267], %fd19;
add.s64 %rd267, %rd267, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p23, %r377, %r1;
@%p23 bra BB17_27;

BB17_28:
membar.cta;
and.b32 %r149, %r21, 31;
setp.ne.s32	%p24, %r149, 0;
@%p24 bra BB17_32;

@%p2 bra BB17_32;

mov.u32 %r151, %tid.y;
mul.lo.s32 %r152, %r1, %r151;
mul.wide.u32 %rd159, %r152, 8;
mov.u64 %rd160, sh;
add.s64 %rd268, %rd160, %rd159;
shl.b32 %r153, %r1, 4;
mul.wide.u32 %rd161, %r153, 8;
neg.s64 %rd33, %rd161;
mov.u32 %r378, 0;

BB17_31:
add.s64 %rd162, %rd268, %rd33;
ld.volatile.shared.f64 %fd20, [%rd268];
ld.volatile.shared.f64 %fd21, [%rd162];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd268], %fd22;
add.s64 %rd268, %rd268, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p26, %r378, %r1;
@%p26 bra BB17_31;

BB17_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r123;
@%p27 bra BB17_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB17_38;

mov.u32 %r158, %tid.y;
membar.cta;
and.b32 %r159, %r158, 1;
setp.eq.b32	%p29, %r159, 1;
setp.eq.b32	%p30, %r130, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB17_38;

@%p2 bra BB17_38;

xor.b32 %r162, %r32, %r20;
mul.lo.s32 %r163, %r1, %r162;
mul.wide.u32 %rd163, %r163, 8;
mov.u64 %rd164, sh;
add.s64 %rd269, %rd164, %rd163;
shl.b32 %r164, %r1, 5;
mul.wide.u32 %rd165, %r164, 8;
neg.s64 %rd37, %rd165;
mov.u32 %r379, 0;

BB17_37:
add.s64 %rd166, %rd269, %rd37;
ld.volatile.shared.f64 %fd23, [%rd269];
ld.volatile.shared.f64 %fd24, [%rd166];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd269], %fd25;
add.s64 %rd269, %rd269, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p33, %r379, %r1;
@%p33 bra BB17_37;

BB17_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB17_43;

mov.u32 %r169, %tid.y;
xor.b32 %r170, %r20, %r169;
and.b32 %r171, %r170, 3;
membar.cta;
setp.ne.s32	%p35, %r171, 0;
@%p35 bra BB17_43;

@%p2 bra BB17_43;

xor.b32 %r175, %r32, %r20;
mul.lo.s32 %r176, %r1, %r175;
mul.wide.u32 %rd167, %r176, 8;
mov.u64 %rd168, sh;
add.s64 %rd270, %rd168, %rd167;
shl.b32 %r177, %r1, 6;
mul.wide.u32 %rd169, %r177, 8;
neg.s64 %rd41, %rd169;
mov.u32 %r380, 0;

BB17_42:
add.s64 %rd170, %rd270, %rd41;
ld.volatile.shared.f64 %fd26, [%rd270];
ld.volatile.shared.f64 %fd27, [%rd170];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd270], %fd28;
add.s64 %rd270, %rd270, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p37, %r380, %r1;
@%p37 bra BB17_42;

BB17_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB17_48;

mov.u32 %r182, %tid.y;
xor.b32 %r183, %r20, %r182;
and.b32 %r184, %r183, 7;
membar.cta;
setp.ne.s32	%p39, %r184, 0;
@%p39 bra BB17_48;

@%p2 bra BB17_48;

xor.b32 %r188, %r32, %r20;
mul.lo.s32 %r189, %r1, %r188;
mul.wide.u32 %rd171, %r189, 8;
mov.u64 %rd172, sh;
add.s64 %rd271, %rd172, %rd171;
shl.b32 %r190, %r1, 7;
mul.wide.u32 %rd173, %r190, 8;
neg.s64 %rd45, %rd173;
mov.u32 %r381, 0;

BB17_47:
add.s64 %rd174, %rd271, %rd45;
ld.volatile.shared.f64 %fd29, [%rd271];
ld.volatile.shared.f64 %fd30, [%rd174];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd271], %fd31;
add.s64 %rd271, %rd271, 8;
add.s32 %r381, %r381, 1;
setp.lt.s32	%p41, %r381, %r1;
@%p41 bra BB17_47;

BB17_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB17_53;

mov.u32 %r195, %tid.y;
xor.b32 %r196, %r20, %r195;
and.b32 %r197, %r196, 15;
membar.cta;
setp.ne.s32	%p43, %r197, 0;
@%p43 bra BB17_53;

@%p2 bra BB17_53;

xor.b32 %r201, %r32, %r20;
mul.lo.s32 %r202, %r1, %r201;
mul.wide.u32 %rd175, %r202, 8;
mov.u64 %rd176, sh;
add.s64 %rd272, %rd176, %rd175;
shl.b32 %r203, %r1, 8;
mul.wide.u32 %rd177, %r203, 8;
neg.s64 %rd49, %rd177;
mov.u32 %r382, 0;

BB17_52:
add.s64 %rd178, %rd272, %rd49;
ld.volatile.shared.f64 %fd32, [%rd272];
ld.volatile.shared.f64 %fd33, [%rd178];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd272], %fd34;
add.s64 %rd272, %rd272, 8;
add.s32 %r382, %r382, 1;
setp.lt.s32	%p45, %r382, %r1;
@%p45 bra BB17_52;

BB17_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB17_58;

mov.u32 %r208, %tid.y;
xor.b32 %r209, %r20, %r208;
and.b32 %r210, %r209, 31;
membar.cta;
setp.ne.s32	%p47, %r210, 0;
@%p47 bra BB17_58;

@%p2 bra BB17_58;

xor.b32 %r214, %r32, %r20;
mul.lo.s32 %r215, %r1, %r214;
mul.wide.u32 %rd179, %r215, 8;
mov.u64 %rd180, sh;
add.s64 %rd273, %rd180, %rd179;
shl.b32 %r216, %r1, 9;
mul.wide.u32 %rd181, %r216, 8;
neg.s64 %rd53, %rd181;
mov.u32 %r383, 0;

BB17_57:
add.s64 %rd182, %rd273, %rd53;
ld.volatile.shared.f64 %fd35, [%rd273];
ld.volatile.shared.f64 %fd36, [%rd182];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd273], %fd37;
add.s64 %rd273, %rd273, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p49, %r383, %r1;
@%p49 bra BB17_57;

BB17_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd56, %r45;
mov.u32 %r218, %ctaid.x;
mul.lo.s32 %r219, %r218, %r2;
cvt.u64.u32	%rd57, %r219;
setp.ge.s32	%p50, %r384, %r2;
@%p50 bra BB17_60;

BB17_59:
cvt.s64.s32	%rd183, %r384;
add.s64 %rd184, %rd183, %rd56;
shl.b64 %rd185, %rd184, 2;
mov.u64 %rd186, sh;
add.s64 %rd187, %rd186, %rd185;
ld.shared.u32 %r220, [%rd187];
add.s64 %rd188, %rd183, %rd57;
shl.b64 %rd189, %rd188, 2;
add.s64 %rd190, %rd3, %rd189;
st.global.u32 [%rd190], %r220;
add.s32 %r384, %r384, %r123;
setp.lt.s32	%p51, %r384, %r2;
@%p51 bra BB17_59;

BB17_60:
mov.u32 %r403, %tid.y;
mov.u32 %r385, 0;
setp.ne.s32	%p52, %r403, 0;
@%p52 bra BB17_62;

ld.param.u64 %rd191, [%rd1+176];
cvta.to.global.u64 %rd192, %rd191;
add.s32 %r224, %r6, -1;
atom.global.inc.u32 %r225, [%rd192], %r224;
add.s32 %r226, %r225, 1;
setp.lt.u32	%p53, %r226, %r6;
selp.u32	%r385, 1, 0, %p53;

BB17_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r385, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB17_120;

mov.u32 %r227, 31;
sub.s32 %r228, %r227, %r19;
mov.u32 %r230, %tid.y;
mul.wide.u32 %rd193, %r6, %r230;
shr.u64 %rd58, %rd193, %r228;
cvt.u32.u64	%r387, %rd58;
add.s32 %r231, %r230, 1;
mul.wide.u32 %rd194, %r6, %r231;
shr.u64 %rd195, %rd194, %r228;
cvt.u32.u64	%r53, %rd195;
@%p2 bra BB17_66;

mul.lo.s32 %r236, %r230, %r2;
mul.wide.u32 %rd196, %r236, 4;
mov.u64 %rd197, sh;
add.s64 %rd274, %rd197, %rd196;
mov.u32 %r386, 0;

BB17_65:
mov.u64 %rd198, 0;
st.shared.u64 [%rd274], %rd198;
add.s64 %rd274, %rd274, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p56, %r386, %r1;
@%p56 bra BB17_65;

BB17_66:
setp.ge.u32	%p57, %r387, %r53;
@%p57 bra BB17_71;

cvt.u32.u64	%r240, %rd58;
mul.lo.s32 %r56, %r2, %r240;
mov.u32 %r237, 0;
mov.u32 %r390, %r237;

BB17_68:
mul.lo.s32 %r245, %r230, %r2;
mul.wide.u32 %rd199, %r245, 4;
mov.u64 %rd200, sh;
add.s64 %rd276, %rd200, %rd199;
mad.lo.s32 %r246, %r2, %r390, %r56;
mul.wide.u32 %rd201, %r246, 4;
add.s64 %rd275, %rd3, %rd201;
mov.u32 %r389, %r237;
@%p2 bra BB17_70;

BB17_69:
mov.u32 %r59, %r389;
ld.volatile.shared.f64 %fd38, [%rd276];
ld.volatile.global.f64 %fd39, [%rd275];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd276], %fd40;
add.s64 %rd276, %rd276, 8;
add.s64 %rd275, %rd275, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r389, %r60;
@%p59 bra BB17_69;

BB17_70:
add.s32 %r387, %r387, 1;
setp.lt.u32	%p60, %r387, %r53;
add.s32 %r390, %r390, 1;
@%p60 bra BB17_68;

BB17_71:
@%p9 bra BB17_73;

add.u64 %rd202, %SP, 0;
cvta.to.local.u64 %rd203, %rd202;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd203], %rs2;
mov.u64 %rd204, $str2;
cvta.global.u64 %rd205, %rd204;
mov.u32 %r250, 0;
mov.u64 %rd206, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd205;
.param .b64 param1;
st.param.b64	[param1+0], %rd202;
.param .b32 param2;
st.param.b32	[param2+0], %r250;
.param .b64 param3;
st.param.b64	[param3+0], %rd202;
.param .b64 param4;
st.param.b64	[param4+0], %rd206;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB17_73:
membar.cta;
and.b32 %r254, %r230, 1;
setp.eq.b32	%p62, %r254, 1;
setp.eq.b32	%p63, %r130, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB17_77;

@%p2 bra BB17_77;

mul.lo.s32 %r258, %r1, %r230;
mul.wide.u32 %rd207, %r258, 8;
mov.u64 %rd208, sh;
add.s64 %rd277, %rd208, %rd207;
mul.wide.u32 %rd209, %r1, 8;
neg.s64 %rd69, %rd209;
mov.u32 %r391, 0;

BB17_76:
add.s64 %rd210, %rd277, %rd69;
ld.volatile.shared.f64 %fd41, [%rd277];
ld.volatile.shared.f64 %fd42, [%rd210];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd277], %fd43;
add.s64 %rd277, %rd277, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p66, %r391, %r1;
@%p66 bra BB17_76;

BB17_77:
xor.b32 %r262, %r20, %r230;
and.b32 %r263, %r262, 3;
membar.cta;
setp.ne.s32	%p67, %r263, 0;
@%p67 bra BB17_81;

@%p2 bra BB17_81;

mul.lo.s32 %r266, %r1, %r230;
mul.wide.u32 %rd211, %r266, 8;
mov.u64 %rd212, sh;
add.s64 %rd278, %rd212, %rd211;
mul.wide.u32 %rd213, %r92, 8;
neg.s64 %rd73, %rd213;
mov.u32 %r392, 0;

BB17_80:
add.s64 %rd214, %rd278, %rd73;
ld.volatile.shared.f64 %fd44, [%rd278];
ld.volatile.shared.f64 %fd45, [%rd214];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd278], %fd46;
add.s64 %rd278, %rd278, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p69, %r392, %r1;
@%p69 bra BB17_80;

BB17_81:
and.b32 %r272, %r262, 7;
membar.cta;
setp.ne.s32	%p70, %r272, 0;
@%p70 bra BB17_85;

@%p2 bra BB17_85;

mul.lo.s32 %r275, %r1, %r230;
mul.wide.u32 %rd215, %r275, 8;
mov.u64 %rd216, sh;
add.s64 %rd279, %rd216, %rd215;
shl.b32 %r276, %r1, 2;
mul.wide.u32 %rd217, %r276, 8;
neg.s64 %rd77, %rd217;
mov.u32 %r393, 0;

BB17_84:
add.s64 %rd218, %rd279, %rd77;
ld.volatile.shared.f64 %fd47, [%rd279];
ld.volatile.shared.f64 %fd48, [%rd218];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd279], %fd49;
add.s64 %rd279, %rd279, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p72, %r393, %r1;
@%p72 bra BB17_84;

BB17_85:
and.b32 %r281, %r262, 15;
membar.cta;
setp.ne.s32	%p73, %r281, 0;
@%p73 bra BB17_89;

@%p2 bra BB17_89;

mul.lo.s32 %r284, %r1, %r230;
mul.wide.u32 %rd219, %r284, 8;
mov.u64 %rd220, sh;
add.s64 %rd280, %rd220, %rd219;
shl.b32 %r285, %r1, 3;
mul.wide.u32 %rd221, %r285, 8;
neg.s64 %rd81, %rd221;
mov.u32 %r394, 0;

BB17_88:
add.s64 %rd222, %rd280, %rd81;
ld.volatile.shared.f64 %fd50, [%rd280];
ld.volatile.shared.f64 %fd51, [%rd222];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd280], %fd52;
add.s64 %rd280, %rd280, 8;
add.s32 %r394, %r394, 1;
setp.lt.s32	%p75, %r394, %r1;
@%p75 bra BB17_88;

BB17_89:
and.b32 %r290, %r262, 31;
membar.cta;
setp.ne.s32	%p76, %r290, 0;
@%p76 bra BB17_93;

@%p2 bra BB17_93;

mul.lo.s32 %r293, %r1, %r230;
mul.wide.u32 %rd223, %r293, 8;
mov.u64 %rd224, sh;
add.s64 %rd281, %rd224, %rd223;
shl.b32 %r294, %r1, 4;
mul.wide.u32 %rd225, %r294, 8;
neg.s64 %rd85, %rd225;
mov.u32 %r395, 0;

BB17_92:
add.s64 %rd226, %rd281, %rd85;
ld.volatile.shared.f64 %fd53, [%rd281];
ld.volatile.shared.f64 %fd54, [%rd226];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd281], %fd55;
add.s64 %rd281, %rd281, 8;
add.s32 %r395, %r395, 1;
setp.lt.s32	%p78, %r395, %r1;
@%p78 bra BB17_92;

BB17_93:
shl.b32 %r299, %r262, 5;
setp.lt.u32	%p1, %r299, %r123;
membar.cta;
bar.sync 0;
@!%p1 bra BB17_119;
bra.uni BB17_94;

BB17_94:
xor.b32 %r73, %r299, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB17_99;

membar.cta;
setp.eq.b32	%p80, %r254, 1;
setp.eq.b32	%p81, %r130, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB17_99;

@%p2 bra BB17_99;

mul.lo.s32 %r311, %r1, %r73;
mul.wide.u32 %rd227, %r311, 8;
mov.u64 %rd228, sh;
add.s64 %rd282, %rd228, %rd227;
shl.b32 %r312, %r1, 5;
mul.wide.u32 %rd229, %r312, 8;
neg.s64 %rd89, %rd229;
mov.u32 %r396, 0;

BB17_98:
add.s64 %rd230, %rd282, %rd89;
ld.volatile.shared.f64 %fd56, [%rd282];
ld.volatile.shared.f64 %fd57, [%rd230];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd282], %fd58;
add.s64 %rd282, %rd282, 8;
add.s32 %r396, %r396, 1;
setp.lt.s32	%p84, %r396, %r1;
@%p84 bra BB17_98;

BB17_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB17_104;

membar.cta;
@%p67 bra BB17_104;

@%p2 bra BB17_104;

mul.lo.s32 %r321, %r1, %r73;
mul.wide.u32 %rd231, %r321, 8;
mov.u64 %rd232, sh;
add.s64 %rd283, %rd232, %rd231;
shl.b32 %r322, %r1, 6;
mul.wide.u32 %rd233, %r322, 8;
neg.s64 %rd93, %rd233;
mov.u32 %r397, 0;

BB17_103:
add.s64 %rd234, %rd283, %rd93;
ld.volatile.shared.f64 %fd59, [%rd283];
ld.volatile.shared.f64 %fd60, [%rd234];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd283], %fd61;
add.s64 %rd283, %rd283, 8;
add.s32 %r397, %r397, 1;
setp.lt.s32	%p88, %r397, %r1;
@%p88 bra BB17_103;

BB17_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB17_109;

membar.cta;
@%p70 bra BB17_109;

@%p2 bra BB17_109;

mul.lo.s32 %r331, %r1, %r73;
mul.wide.u32 %rd235, %r331, 8;
mov.u64 %rd236, sh;
add.s64 %rd284, %rd236, %rd235;
shl.b32 %r332, %r1, 7;
mul.wide.u32 %rd237, %r332, 8;
neg.s64 %rd97, %rd237;
mov.u32 %r398, 0;

BB17_108:
add.s64 %rd238, %rd284, %rd97;
ld.volatile.shared.f64 %fd62, [%rd284];
ld.volatile.shared.f64 %fd63, [%rd238];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd284], %fd64;
add.s64 %rd284, %rd284, 8;
add.s32 %r398, %r398, 1;
setp.lt.s32	%p92, %r398, %r1;
@%p92 bra BB17_108;

BB17_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB17_114;

membar.cta;
@%p73 bra BB17_114;

@%p2 bra BB17_114;

mul.lo.s32 %r341, %r1, %r73;
mul.wide.u32 %rd239, %r341, 8;
mov.u64 %rd240, sh;
add.s64 %rd285, %rd240, %rd239;
shl.b32 %r342, %r1, 8;
mul.wide.u32 %rd241, %r342, 8;
neg.s64 %rd101, %rd241;
mov.u32 %r399, 0;

BB17_113:
add.s64 %rd242, %rd285, %rd101;
ld.volatile.shared.f64 %fd65, [%rd285];
ld.volatile.shared.f64 %fd66, [%rd242];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd285], %fd67;
add.s64 %rd285, %rd285, 8;
add.s32 %r399, %r399, 1;
setp.lt.s32	%p96, %r399, %r1;
@%p96 bra BB17_113;

BB17_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB17_119;

membar.cta;
@%p76 bra BB17_119;

@%p2 bra BB17_119;

mul.lo.s32 %r351, %r1, %r73;
mul.wide.u32 %rd243, %r351, 8;
mov.u64 %rd244, sh;
add.s64 %rd286, %rd244, %rd243;
shl.b32 %r352, %r1, 9;
mul.wide.u32 %rd245, %r352, 8;
neg.s64 %rd105, %rd245;
mov.u32 %r400, 0;

BB17_118:
add.s64 %rd246, %rd286, %rd105;
ld.volatile.shared.f64 %fd68, [%rd286];
ld.volatile.shared.f64 %fd69, [%rd246];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd286], %fd70;
add.s64 %rd286, %rd286, 8;
add.s32 %r400, %r400, 1;
setp.lt.s32	%p100, %r400, %r1;
@%p100 bra BB17_118;

BB17_119:
bar.sync 0;

BB17_120:
@%p54 bra BB17_135;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB17_123;

ld.param.u64 %rd247, [%rd1+152];
cvta.to.global.u64 %rd287, %rd247;
bra.uni BB17_124;

BB17_123:
ld.param.u64 %rd248, [%rd1+184];
setp.eq.s64	%p103, %rd248, 0;
cvta.to.global.u64 %rd249, %rd248;
selp.b64	%rd287, %rd3, %rd249, %p103;

BB17_124:
@%p52 bra BB17_131;

@%p2 bra BB17_131;

ld.param.f64 %fd3, [%rd1+80];
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
@%p106 bra BB17_129;
bra.uni BB17_127;

BB17_129:
mul.wide.u32 %rd252, %r45, 4;
mov.u64 %rd253, sh;
add.s64 %rd290, %rd253, %rd252;
mov.u32 %r402, 0;

BB17_130:
ld.shared.f64 %fd74, [%rd290];
add.f64 %fd75, %fd74, 0d0000000000000000;
st.global.f64 [%rd289], %fd75;
add.s64 %rd290, %rd290, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r402, %r402, 1;
setp.lt.s32	%p108, %r402, %r1;
@%p108 bra BB17_130;
bra.uni BB17_131;

BB17_127:
mul.wide.u32 %rd250, %r45, 4;
mov.u64 %rd251, sh;
add.s64 %rd288, %rd251, %rd250;
mov.u32 %r401, 0;

BB17_128:
ld.global.f64 %fd71, [%rd289];
ld.shared.f64 %fd72, [%rd288];
fma.rn.f64 %fd73, %fd3, %fd71, %fd72;
st.global.f64 [%rd289], %fd73;
add.s64 %rd288, %rd288, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r401, %r401, 1;
setp.lt.s32	%p107, %r401, %r1;
@%p107 bra BB17_128;

BB17_131:
setp.lt.u32	%p109, %r2, 33;
@%p109 bra BB17_133;

bar.sync 0;

BB17_133:
setp.ge.u32	%p110, %r403, %r2;
@%p110 bra BB17_135;

BB17_134:
cvt.u64.u32	%rd254, %r403;
add.s64 %rd255, %rd254, %rd56;
shl.b64 %rd256, %rd255, 2;
mov.u64 %rd257, sh;
add.s64 %rd258, %rd257, %rd256;
ld.shared.u32 %r366, [%rd258];
mul.wide.u32 %rd259, %r403, 4;
add.s64 %rd260, %rd287, %rd259;
st.global.u32 [%rd260], %r366;
add.s32 %r403, %r403, %r123;
setp.lt.u32	%p111, %r403, %r2;
@%p111 bra BB17_134;

BB17_135:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot18[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<112>;
.reg .b16 %rs<4>;
.reg .b32 %r<404>;
.reg .f64 %fd<76>;
.reg .b64 %rd<292>;


mov.u64 %rd291, __local_depot18;
cvta.local.u64 %SP, %rd291;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd122, [%rd1+96];
cvta.to.global.u64 %rd289, %rd122;
ld.param.u64 %rd123, [%rd1+168];
cvta.to.global.u64 %rd3, %rd123;
ld.param.u32 %r1, [%rd1];
shl.b32 %r92, %r1, 1;
and.b32 %r2, %r92, 1073741822;
mov.u32 %r384, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB18_3;

mul.lo.s32 %r96, %r384, %r2;
mul.wide.u32 %rd124, %r96, 4;
mov.u64 %rd125, sh;
add.s64 %rd261, %rd125, %rd124;
mov.u32 %r367, 0;

BB18_2:
mov.u64 %rd126, 0;
st.shared.u64 [%rd261], %rd126;
add.s64 %rd261, %rd261, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p3, %r367, %r1;
@%p3 bra BB18_2;

BB18_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r369, 0;
mov.u32 %r368, %r369;
@%p4 bra BB18_5;

ld.param.v2.u32 {%r99, %r100}, [%rd1+128];
ld.param.u32 %r103, [%rd1+140];
mov.u32 %r104, %ctaid.x;
not.b32 %r105, %r99;
add.s32 %r106, %r100, %r105;
add.s32 %r107, %r106, %r6;
div.s32 %r108, %r107, %r6;
add.s32 %r109, %r108, %r103;
not.b32 %r110, %r103;
and.b32 %r111, %r109, %r110;
mad.lo.s32 %r112, %r111, %r104, %r99;
add.s32 %r113, %r112, %r111;
min.s32 %r368, %r100, %r112;
min.s32 %r369, %r100, %r113;

BB18_5:
add.s32 %r370, %r368, %r384;
setp.ge.s32	%p5, %r370, %r369;
@%p5 bra BB18_10;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd127, [%rd1+24];
cvta.to.global.u64 %rd7, %rd127;
ld.param.u64 %rd8, [%rd1+48];
ld.param.u64 %rd128, [%rd1+64];
cvta.to.global.u64 %rd9, %rd128;
add.s32 %r12, %r384, %r368;
mov.u32 %r114, 0;
mov.u32 %r373, %r114;

BB18_7:
mov.u32 %r118, %tid.y;
mul.lo.s32 %r119, %r118, %r2;
mul.wide.u32 %rd129, %r119, 4;
mov.u64 %rd130, sh;
add.s64 %rd263, %rd130, %rd129;
mov.u32 %r120, %ntid.y;
mad.lo.s32 %r121, %r120, %r373, %r12;
cvt.s64.s32	%rd131, %r121;
mul.lo.s64 %rd132, %rd8, %rd131;
shl.b64 %rd133, %rd132, 3;
add.s64 %rd262, %rd7, %rd133;
mul.wide.s32 %rd134, %r370, 8;
add.s64 %rd135, %rd9, %rd134;
ld.global.f64 %fd2, [%rd135];
mov.u32 %r372, %r114;
@%p2 bra BB18_9;

BB18_8:
mov.u32 %r15, %r372;
ld.global.f64 %fd4, [%rd262];
mul.f64 %fd5, %fd1, %fd4;
ld.shared.f64 %fd6, [%rd263];
fma.rn.f64 %fd7, %fd2, %fd5, %fd6;
st.shared.f64 [%rd263], %fd7;
add.s64 %rd263, %rd263, 8;
add.s64 %rd262, %rd262, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r372, %r16;
@%p7 bra BB18_8;

BB18_9:
add.s32 %r370, %r120, %r370;
setp.lt.s32	%p8, %r370, %r369;
add.s32 %r373, %r373, 1;
@%p8 bra BB18_7;

BB18_10:
mov.u32 %r123, %ntid.y;
neg.s32 %r124, %r123;
and.b32 %r125, %r123, %r124;
clz.b32 %r19, %r125;
add.s32 %r20, %r123, -1;
and.b32 %r126, %r20, %r123;
setp.eq.s32	%p9, %r126, 0;
@%p9 bra BB18_12;

add.u64 %rd136, %SP, 0;
cvta.to.local.u64 %rd137, %rd136;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd137], %rs1;
mov.u64 %rd138, $str1;
cvta.global.u64 %rd139, %rd138;
mov.u32 %r127, 0;
mov.u64 %rd140, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd139;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd137], %rs1;
mov.u64 %rd141, $str2;
cvta.global.u64 %rd142, %rd141;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd142;
.param .b64 param1;
st.param.b64	[param1+0], %rd136;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd136;
.param .b64 param4;
st.param.b64	[param4+0], %rd140;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB18_12:
xor.b32 %r21, %r20, %r384;
membar.cta;
and.b32 %r129, %r384, 1;
setp.eq.b32	%p10, %r129, 1;
and.b32 %r130, %r20, 1;
setp.eq.b32	%p11, %r130, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB18_16;

@%p2 bra BB18_16;

mov.u32 %r132, %tid.y;
mul.lo.s32 %r133, %r1, %r132;
mul.wide.u32 %rd143, %r133, 8;
mov.u64 %rd144, sh;
add.s64 %rd264, %rd144, %rd143;
mul.wide.u32 %rd145, %r1, 8;
neg.s64 %rd17, %rd145;
mov.u32 %r374, 0;

BB18_15:
add.s64 %rd146, %rd264, %rd17;
ld.volatile.shared.f64 %fd8, [%rd264];
ld.volatile.shared.f64 %fd9, [%rd146];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd264], %fd10;
add.s64 %rd264, %rd264, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p14, %r374, %r1;
@%p14 bra BB18_15;

BB18_16:
membar.cta;
and.b32 %r134, %r21, 3;
setp.ne.s32	%p15, %r134, 0;
@%p15 bra BB18_20;

@%p2 bra BB18_20;

mov.u32 %r136, %tid.y;
mul.lo.s32 %r137, %r1, %r136;
mul.wide.u32 %rd147, %r137, 8;
mov.u64 %rd148, sh;
add.s64 %rd265, %rd148, %rd147;
mul.wide.u32 %rd149, %r92, 8;
neg.s64 %rd21, %rd149;
mov.u32 %r375, 0;

BB18_19:
add.s64 %rd150, %rd265, %rd21;
ld.volatile.shared.f64 %fd11, [%rd265];
ld.volatile.shared.f64 %fd12, [%rd150];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd265], %fd13;
add.s64 %rd265, %rd265, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p17, %r375, %r1;
@%p17 bra BB18_19;

BB18_20:
membar.cta;
and.b32 %r139, %r21, 7;
setp.ne.s32	%p18, %r139, 0;
@%p18 bra BB18_24;

@%p2 bra BB18_24;

mov.u32 %r141, %tid.y;
mul.lo.s32 %r142, %r1, %r141;
mul.wide.u32 %rd151, %r142, 8;
mov.u64 %rd152, sh;
add.s64 %rd266, %rd152, %rd151;
shl.b32 %r143, %r1, 2;
mul.wide.u32 %rd153, %r143, 8;
neg.s64 %rd25, %rd153;
mov.u32 %r376, 0;

BB18_23:
add.s64 %rd154, %rd266, %rd25;
ld.volatile.shared.f64 %fd14, [%rd266];
ld.volatile.shared.f64 %fd15, [%rd154];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd266], %fd16;
add.s64 %rd266, %rd266, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p20, %r376, %r1;
@%p20 bra BB18_23;

BB18_24:
membar.cta;
and.b32 %r144, %r21, 15;
setp.ne.s32	%p21, %r144, 0;
@%p21 bra BB18_28;

@%p2 bra BB18_28;

mov.u32 %r146, %tid.y;
mul.lo.s32 %r147, %r1, %r146;
mul.wide.u32 %rd155, %r147, 8;
mov.u64 %rd156, sh;
add.s64 %rd267, %rd156, %rd155;
shl.b32 %r148, %r1, 3;
mul.wide.u32 %rd157, %r148, 8;
neg.s64 %rd29, %rd157;
mov.u32 %r377, 0;

BB18_27:
add.s64 %rd158, %rd267, %rd29;
ld.volatile.shared.f64 %fd17, [%rd267];
ld.volatile.shared.f64 %fd18, [%rd158];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd267], %fd19;
add.s64 %rd267, %rd267, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p23, %r377, %r1;
@%p23 bra BB18_27;

BB18_28:
membar.cta;
and.b32 %r149, %r21, 31;
setp.ne.s32	%p24, %r149, 0;
@%p24 bra BB18_32;

@%p2 bra BB18_32;

mov.u32 %r151, %tid.y;
mul.lo.s32 %r152, %r1, %r151;
mul.wide.u32 %rd159, %r152, 8;
mov.u64 %rd160, sh;
add.s64 %rd268, %rd160, %rd159;
shl.b32 %r153, %r1, 4;
mul.wide.u32 %rd161, %r153, 8;
neg.s64 %rd33, %rd161;
mov.u32 %r378, 0;

BB18_31:
add.s64 %rd162, %rd268, %rd33;
ld.volatile.shared.f64 %fd20, [%rd268];
ld.volatile.shared.f64 %fd21, [%rd162];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd268], %fd22;
add.s64 %rd268, %rd268, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p26, %r378, %r1;
@%p26 bra BB18_31;

BB18_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r123;
@%p27 bra BB18_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB18_38;

mov.u32 %r158, %tid.y;
membar.cta;
and.b32 %r159, %r158, 1;
setp.eq.b32	%p29, %r159, 1;
setp.eq.b32	%p30, %r130, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB18_38;

@%p2 bra BB18_38;

xor.b32 %r162, %r32, %r20;
mul.lo.s32 %r163, %r1, %r162;
mul.wide.u32 %rd163, %r163, 8;
mov.u64 %rd164, sh;
add.s64 %rd269, %rd164, %rd163;
shl.b32 %r164, %r1, 5;
mul.wide.u32 %rd165, %r164, 8;
neg.s64 %rd37, %rd165;
mov.u32 %r379, 0;

BB18_37:
add.s64 %rd166, %rd269, %rd37;
ld.volatile.shared.f64 %fd23, [%rd269];
ld.volatile.shared.f64 %fd24, [%rd166];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd269], %fd25;
add.s64 %rd269, %rd269, 8;
add.s32 %r379, %r379, 1;
setp.lt.s32	%p33, %r379, %r1;
@%p33 bra BB18_37;

BB18_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB18_43;

mov.u32 %r169, %tid.y;
xor.b32 %r170, %r20, %r169;
and.b32 %r171, %r170, 3;
membar.cta;
setp.ne.s32	%p35, %r171, 0;
@%p35 bra BB18_43;

@%p2 bra BB18_43;

xor.b32 %r175, %r32, %r20;
mul.lo.s32 %r176, %r1, %r175;
mul.wide.u32 %rd167, %r176, 8;
mov.u64 %rd168, sh;
add.s64 %rd270, %rd168, %rd167;
shl.b32 %r177, %r1, 6;
mul.wide.u32 %rd169, %r177, 8;
neg.s64 %rd41, %rd169;
mov.u32 %r380, 0;

BB18_42:
add.s64 %rd170, %rd270, %rd41;
ld.volatile.shared.f64 %fd26, [%rd270];
ld.volatile.shared.f64 %fd27, [%rd170];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd270], %fd28;
add.s64 %rd270, %rd270, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p37, %r380, %r1;
@%p37 bra BB18_42;

BB18_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB18_48;

mov.u32 %r182, %tid.y;
xor.b32 %r183, %r20, %r182;
and.b32 %r184, %r183, 7;
membar.cta;
setp.ne.s32	%p39, %r184, 0;
@%p39 bra BB18_48;

@%p2 bra BB18_48;

xor.b32 %r188, %r32, %r20;
mul.lo.s32 %r189, %r1, %r188;
mul.wide.u32 %rd171, %r189, 8;
mov.u64 %rd172, sh;
add.s64 %rd271, %rd172, %rd171;
shl.b32 %r190, %r1, 7;
mul.wide.u32 %rd173, %r190, 8;
neg.s64 %rd45, %rd173;
mov.u32 %r381, 0;

BB18_47:
add.s64 %rd174, %rd271, %rd45;
ld.volatile.shared.f64 %fd29, [%rd271];
ld.volatile.shared.f64 %fd30, [%rd174];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd271], %fd31;
add.s64 %rd271, %rd271, 8;
add.s32 %r381, %r381, 1;
setp.lt.s32	%p41, %r381, %r1;
@%p41 bra BB18_47;

BB18_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB18_53;

mov.u32 %r195, %tid.y;
xor.b32 %r196, %r20, %r195;
and.b32 %r197, %r196, 15;
membar.cta;
setp.ne.s32	%p43, %r197, 0;
@%p43 bra BB18_53;

@%p2 bra BB18_53;

xor.b32 %r201, %r32, %r20;
mul.lo.s32 %r202, %r1, %r201;
mul.wide.u32 %rd175, %r202, 8;
mov.u64 %rd176, sh;
add.s64 %rd272, %rd176, %rd175;
shl.b32 %r203, %r1, 8;
mul.wide.u32 %rd177, %r203, 8;
neg.s64 %rd49, %rd177;
mov.u32 %r382, 0;

BB18_52:
add.s64 %rd178, %rd272, %rd49;
ld.volatile.shared.f64 %fd32, [%rd272];
ld.volatile.shared.f64 %fd33, [%rd178];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd272], %fd34;
add.s64 %rd272, %rd272, 8;
add.s32 %r382, %r382, 1;
setp.lt.s32	%p45, %r382, %r1;
@%p45 bra BB18_52;

BB18_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB18_58;

mov.u32 %r208, %tid.y;
xor.b32 %r209, %r20, %r208;
and.b32 %r210, %r209, 31;
membar.cta;
setp.ne.s32	%p47, %r210, 0;
@%p47 bra BB18_58;

@%p2 bra BB18_58;

xor.b32 %r214, %r32, %r20;
mul.lo.s32 %r215, %r1, %r214;
mul.wide.u32 %rd179, %r215, 8;
mov.u64 %rd180, sh;
add.s64 %rd273, %rd180, %rd179;
shl.b32 %r216, %r1, 9;
mul.wide.u32 %rd181, %r216, 8;
neg.s64 %rd53, %rd181;
mov.u32 %r383, 0;

BB18_57:
add.s64 %rd182, %rd273, %rd53;
ld.volatile.shared.f64 %fd35, [%rd273];
ld.volatile.shared.f64 %fd36, [%rd182];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd273], %fd37;
add.s64 %rd273, %rd273, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p49, %r383, %r1;
@%p49 bra BB18_57;

BB18_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd56, %r45;
mov.u32 %r218, %ctaid.x;
mul.lo.s32 %r219, %r218, %r2;
cvt.u64.u32	%rd57, %r219;
setp.ge.s32	%p50, %r384, %r2;
@%p50 bra BB18_60;

BB18_59:
cvt.s64.s32	%rd183, %r384;
add.s64 %rd184, %rd183, %rd56;
shl.b64 %rd185, %rd184, 2;
mov.u64 %rd186, sh;
add.s64 %rd187, %rd186, %rd185;
ld.shared.u32 %r220, [%rd187];
add.s64 %rd188, %rd183, %rd57;
shl.b64 %rd189, %rd188, 2;
add.s64 %rd190, %rd3, %rd189;
st.global.u32 [%rd190], %r220;
add.s32 %r384, %r384, %r123;
setp.lt.s32	%p51, %r384, %r2;
@%p51 bra BB18_59;

BB18_60:
mov.u32 %r403, %tid.y;
mov.u32 %r385, 0;
setp.ne.s32	%p52, %r403, 0;
@%p52 bra BB18_62;

ld.param.u64 %rd191, [%rd1+176];
cvta.to.global.u64 %rd192, %rd191;
add.s32 %r224, %r6, -1;
atom.global.inc.u32 %r225, [%rd192], %r224;
add.s32 %r226, %r225, 1;
setp.lt.u32	%p53, %r226, %r6;
selp.u32	%r385, 1, 0, %p53;

BB18_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r385, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB18_120;

mov.u32 %r227, 31;
sub.s32 %r228, %r227, %r19;
mov.u32 %r230, %tid.y;
mul.wide.u32 %rd193, %r6, %r230;
shr.u64 %rd58, %rd193, %r228;
cvt.u32.u64	%r387, %rd58;
add.s32 %r231, %r230, 1;
mul.wide.u32 %rd194, %r6, %r231;
shr.u64 %rd195, %rd194, %r228;
cvt.u32.u64	%r53, %rd195;
@%p2 bra BB18_66;

mul.lo.s32 %r236, %r230, %r2;
mul.wide.u32 %rd196, %r236, 4;
mov.u64 %rd197, sh;
add.s64 %rd274, %rd197, %rd196;
mov.u32 %r386, 0;

BB18_65:
mov.u64 %rd198, 0;
st.shared.u64 [%rd274], %rd198;
add.s64 %rd274, %rd274, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p56, %r386, %r1;
@%p56 bra BB18_65;

BB18_66:
setp.ge.u32	%p57, %r387, %r53;
@%p57 bra BB18_71;

cvt.u32.u64	%r240, %rd58;
mul.lo.s32 %r56, %r2, %r240;
mov.u32 %r237, 0;
mov.u32 %r390, %r237;

BB18_68:
mul.lo.s32 %r245, %r230, %r2;
mul.wide.u32 %rd199, %r245, 4;
mov.u64 %rd200, sh;
add.s64 %rd276, %rd200, %rd199;
mad.lo.s32 %r246, %r2, %r390, %r56;
mul.wide.u32 %rd201, %r246, 4;
add.s64 %rd275, %rd3, %rd201;
mov.u32 %r389, %r237;
@%p2 bra BB18_70;

BB18_69:
mov.u32 %r59, %r389;
ld.volatile.shared.f64 %fd38, [%rd276];
ld.volatile.global.f64 %fd39, [%rd275];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd276], %fd40;
add.s64 %rd276, %rd276, 8;
add.s64 %rd275, %rd275, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r389, %r60;
@%p59 bra BB18_69;

BB18_70:
add.s32 %r387, %r387, 1;
setp.lt.u32	%p60, %r387, %r53;
add.s32 %r390, %r390, 1;
@%p60 bra BB18_68;

BB18_71:
@%p9 bra BB18_73;

add.u64 %rd202, %SP, 0;
cvta.to.local.u64 %rd203, %rd202;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd203], %rs2;
mov.u64 %rd204, $str2;
cvta.global.u64 %rd205, %rd204;
mov.u32 %r250, 0;
mov.u64 %rd206, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd205;
.param .b64 param1;
st.param.b64	[param1+0], %rd202;
.param .b32 param2;
st.param.b32	[param2+0], %r250;
.param .b64 param3;
st.param.b64	[param3+0], %rd202;
.param .b64 param4;
st.param.b64	[param4+0], %rd206;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB18_73:
membar.cta;
and.b32 %r254, %r230, 1;
setp.eq.b32	%p62, %r254, 1;
setp.eq.b32	%p63, %r130, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB18_77;

@%p2 bra BB18_77;

mul.lo.s32 %r258, %r1, %r230;
mul.wide.u32 %rd207, %r258, 8;
mov.u64 %rd208, sh;
add.s64 %rd277, %rd208, %rd207;
mul.wide.u32 %rd209, %r1, 8;
neg.s64 %rd69, %rd209;
mov.u32 %r391, 0;

BB18_76:
add.s64 %rd210, %rd277, %rd69;
ld.volatile.shared.f64 %fd41, [%rd277];
ld.volatile.shared.f64 %fd42, [%rd210];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd277], %fd43;
add.s64 %rd277, %rd277, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p66, %r391, %r1;
@%p66 bra BB18_76;

BB18_77:
xor.b32 %r262, %r20, %r230;
and.b32 %r263, %r262, 3;
membar.cta;
setp.ne.s32	%p67, %r263, 0;
@%p67 bra BB18_81;

@%p2 bra BB18_81;

mul.lo.s32 %r266, %r1, %r230;
mul.wide.u32 %rd211, %r266, 8;
mov.u64 %rd212, sh;
add.s64 %rd278, %rd212, %rd211;
mul.wide.u32 %rd213, %r92, 8;
neg.s64 %rd73, %rd213;
mov.u32 %r392, 0;

BB18_80:
add.s64 %rd214, %rd278, %rd73;
ld.volatile.shared.f64 %fd44, [%rd278];
ld.volatile.shared.f64 %fd45, [%rd214];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd278], %fd46;
add.s64 %rd278, %rd278, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p69, %r392, %r1;
@%p69 bra BB18_80;

BB18_81:
and.b32 %r272, %r262, 7;
membar.cta;
setp.ne.s32	%p70, %r272, 0;
@%p70 bra BB18_85;

@%p2 bra BB18_85;

mul.lo.s32 %r275, %r1, %r230;
mul.wide.u32 %rd215, %r275, 8;
mov.u64 %rd216, sh;
add.s64 %rd279, %rd216, %rd215;
shl.b32 %r276, %r1, 2;
mul.wide.u32 %rd217, %r276, 8;
neg.s64 %rd77, %rd217;
mov.u32 %r393, 0;

BB18_84:
add.s64 %rd218, %rd279, %rd77;
ld.volatile.shared.f64 %fd47, [%rd279];
ld.volatile.shared.f64 %fd48, [%rd218];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd279], %fd49;
add.s64 %rd279, %rd279, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p72, %r393, %r1;
@%p72 bra BB18_84;

BB18_85:
and.b32 %r281, %r262, 15;
membar.cta;
setp.ne.s32	%p73, %r281, 0;
@%p73 bra BB18_89;

@%p2 bra BB18_89;

mul.lo.s32 %r284, %r1, %r230;
mul.wide.u32 %rd219, %r284, 8;
mov.u64 %rd220, sh;
add.s64 %rd280, %rd220, %rd219;
shl.b32 %r285, %r1, 3;
mul.wide.u32 %rd221, %r285, 8;
neg.s64 %rd81, %rd221;
mov.u32 %r394, 0;

BB18_88:
add.s64 %rd222, %rd280, %rd81;
ld.volatile.shared.f64 %fd50, [%rd280];
ld.volatile.shared.f64 %fd51, [%rd222];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd280], %fd52;
add.s64 %rd280, %rd280, 8;
add.s32 %r394, %r394, 1;
setp.lt.s32	%p75, %r394, %r1;
@%p75 bra BB18_88;

BB18_89:
and.b32 %r290, %r262, 31;
membar.cta;
setp.ne.s32	%p76, %r290, 0;
@%p76 bra BB18_93;

@%p2 bra BB18_93;

mul.lo.s32 %r293, %r1, %r230;
mul.wide.u32 %rd223, %r293, 8;
mov.u64 %rd224, sh;
add.s64 %rd281, %rd224, %rd223;
shl.b32 %r294, %r1, 4;
mul.wide.u32 %rd225, %r294, 8;
neg.s64 %rd85, %rd225;
mov.u32 %r395, 0;

BB18_92:
add.s64 %rd226, %rd281, %rd85;
ld.volatile.shared.f64 %fd53, [%rd281];
ld.volatile.shared.f64 %fd54, [%rd226];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd281], %fd55;
add.s64 %rd281, %rd281, 8;
add.s32 %r395, %r395, 1;
setp.lt.s32	%p78, %r395, %r1;
@%p78 bra BB18_92;

BB18_93:
shl.b32 %r299, %r262, 5;
setp.lt.u32	%p1, %r299, %r123;
membar.cta;
bar.sync 0;
@!%p1 bra BB18_119;
bra.uni BB18_94;

BB18_94:
xor.b32 %r73, %r299, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB18_99;

membar.cta;
setp.eq.b32	%p80, %r254, 1;
setp.eq.b32	%p81, %r130, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB18_99;

@%p2 bra BB18_99;

mul.lo.s32 %r311, %r1, %r73;
mul.wide.u32 %rd227, %r311, 8;
mov.u64 %rd228, sh;
add.s64 %rd282, %rd228, %rd227;
shl.b32 %r312, %r1, 5;
mul.wide.u32 %rd229, %r312, 8;
neg.s64 %rd89, %rd229;
mov.u32 %r396, 0;

BB18_98:
add.s64 %rd230, %rd282, %rd89;
ld.volatile.shared.f64 %fd56, [%rd282];
ld.volatile.shared.f64 %fd57, [%rd230];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd282], %fd58;
add.s64 %rd282, %rd282, 8;
add.s32 %r396, %r396, 1;
setp.lt.s32	%p84, %r396, %r1;
@%p84 bra BB18_98;

BB18_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB18_104;

membar.cta;
@%p67 bra BB18_104;

@%p2 bra BB18_104;

mul.lo.s32 %r321, %r1, %r73;
mul.wide.u32 %rd231, %r321, 8;
mov.u64 %rd232, sh;
add.s64 %rd283, %rd232, %rd231;
shl.b32 %r322, %r1, 6;
mul.wide.u32 %rd233, %r322, 8;
neg.s64 %rd93, %rd233;
mov.u32 %r397, 0;

BB18_103:
add.s64 %rd234, %rd283, %rd93;
ld.volatile.shared.f64 %fd59, [%rd283];
ld.volatile.shared.f64 %fd60, [%rd234];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd283], %fd61;
add.s64 %rd283, %rd283, 8;
add.s32 %r397, %r397, 1;
setp.lt.s32	%p88, %r397, %r1;
@%p88 bra BB18_103;

BB18_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB18_109;

membar.cta;
@%p70 bra BB18_109;

@%p2 bra BB18_109;

mul.lo.s32 %r331, %r1, %r73;
mul.wide.u32 %rd235, %r331, 8;
mov.u64 %rd236, sh;
add.s64 %rd284, %rd236, %rd235;
shl.b32 %r332, %r1, 7;
mul.wide.u32 %rd237, %r332, 8;
neg.s64 %rd97, %rd237;
mov.u32 %r398, 0;

BB18_108:
add.s64 %rd238, %rd284, %rd97;
ld.volatile.shared.f64 %fd62, [%rd284];
ld.volatile.shared.f64 %fd63, [%rd238];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd284], %fd64;
add.s64 %rd284, %rd284, 8;
add.s32 %r398, %r398, 1;
setp.lt.s32	%p92, %r398, %r1;
@%p92 bra BB18_108;

BB18_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB18_114;

membar.cta;
@%p73 bra BB18_114;

@%p2 bra BB18_114;

mul.lo.s32 %r341, %r1, %r73;
mul.wide.u32 %rd239, %r341, 8;
mov.u64 %rd240, sh;
add.s64 %rd285, %rd240, %rd239;
shl.b32 %r342, %r1, 8;
mul.wide.u32 %rd241, %r342, 8;
neg.s64 %rd101, %rd241;
mov.u32 %r399, 0;

BB18_113:
add.s64 %rd242, %rd285, %rd101;
ld.volatile.shared.f64 %fd65, [%rd285];
ld.volatile.shared.f64 %fd66, [%rd242];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd285], %fd67;
add.s64 %rd285, %rd285, 8;
add.s32 %r399, %r399, 1;
setp.lt.s32	%p96, %r399, %r1;
@%p96 bra BB18_113;

BB18_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB18_119;

membar.cta;
@%p76 bra BB18_119;

@%p2 bra BB18_119;

mul.lo.s32 %r351, %r1, %r73;
mul.wide.u32 %rd243, %r351, 8;
mov.u64 %rd244, sh;
add.s64 %rd286, %rd244, %rd243;
shl.b32 %r352, %r1, 9;
mul.wide.u32 %rd245, %r352, 8;
neg.s64 %rd105, %rd245;
mov.u32 %r400, 0;

BB18_118:
add.s64 %rd246, %rd286, %rd105;
ld.volatile.shared.f64 %fd68, [%rd286];
ld.volatile.shared.f64 %fd69, [%rd246];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd286], %fd70;
add.s64 %rd286, %rd286, 8;
add.s32 %r400, %r400, 1;
setp.lt.s32	%p100, %r400, %r1;
@%p100 bra BB18_118;

BB18_119:
bar.sync 0;

BB18_120:
@%p54 bra BB18_135;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB18_123;

ld.param.u64 %rd247, [%rd1+152];
cvta.to.global.u64 %rd287, %rd247;
bra.uni BB18_124;

BB18_123:
ld.param.u64 %rd248, [%rd1+184];
setp.eq.s64	%p103, %rd248, 0;
cvta.to.global.u64 %rd249, %rd248;
selp.b64	%rd287, %rd3, %rd249, %p103;

BB18_124:
@%p52 bra BB18_131;

@%p2 bra BB18_131;

ld.param.f64 %fd3, [%rd1+80];
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
@%p106 bra BB18_129;
bra.uni BB18_127;

BB18_129:
mul.wide.u32 %rd252, %r45, 4;
mov.u64 %rd253, sh;
add.s64 %rd290, %rd253, %rd252;
mov.u32 %r402, 0;

BB18_130:
ld.shared.f64 %fd74, [%rd290];
add.f64 %fd75, %fd74, 0d0000000000000000;
st.global.f64 [%rd289], %fd75;
add.s64 %rd290, %rd290, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r402, %r402, 1;
setp.lt.s32	%p108, %r402, %r1;
@%p108 bra BB18_130;
bra.uni BB18_131;

BB18_127:
mul.wide.u32 %rd250, %r45, 4;
mov.u64 %rd251, sh;
add.s64 %rd288, %rd251, %rd250;
mov.u32 %r401, 0;

BB18_128:
ld.global.f64 %fd71, [%rd289];
ld.shared.f64 %fd72, [%rd288];
fma.rn.f64 %fd73, %fd3, %fd71, %fd72;
st.global.f64 [%rd289], %fd73;
add.s64 %rd288, %rd288, 8;
add.s64 %rd289, %rd289, 8;
add.s32 %r401, %r401, 1;
setp.lt.s32	%p107, %r401, %r1;
@%p107 bra BB18_128;

BB18_131:
setp.lt.u32	%p109, %r2, 33;
@%p109 bra BB18_133;

bar.sync 0;

BB18_133:
setp.ge.u32	%p110, %r403, %r2;
@%p110 bra BB18_135;

BB18_134:
cvt.u64.u32	%rd254, %r403;
add.s64 %rd255, %rd254, %rd56;
shl.b64 %rd256, %rd255, 2;
mov.u64 %rd257, sh;
add.s64 %rd258, %rd257, %rd256;
ld.shared.u32 %r366, [%rd258];
mul.wide.u32 %rd259, %r403, 4;
add.s64 %rd260, %rd287, %rd259;
st.global.u32 [%rd260], %r366;
add.s32 %r403, %r403, %r123;
setp.lt.u32	%p111, %r403, %r2;
@%p111 bra BB18_134;

BB18_135:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot19[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<4>;
.reg .b32 %r<395>;
.reg .f64 %fd<78>;
.reg .b64 %rd<284>;


mov.u64 %rd283, __local_depot19;
cvta.local.u64 %SP, %rd283;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd117, [%rd1+168];
cvta.to.global.u64 %rd2, %rd117;
ld.param.u32 %r1, [%rd1];
shl.b32 %r90, %r1, 1;
and.b32 %r2, %r90, 1073741822;
mov.u32 %r376, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB19_3;

mul.lo.s32 %r94, %r376, %r2;
mul.wide.u32 %rd118, %r94, 4;
mov.u64 %rd119, sh;
add.s64 %rd254, %rd119, %rd118;
mov.u32 %r359, 0;

BB19_2:
mov.u64 %rd120, 0;
st.shared.u64 [%rd254], %rd120;
add.s64 %rd254, %rd254, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p3, %r359, %r1;
@%p3 bra BB19_2;

BB19_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r361, 0;
mov.u32 %r360, %r361;
@%p4 bra BB19_5;

ld.param.v2.u32 {%r97, %r98}, [%rd1+128];
ld.param.u32 %r101, [%rd1+140];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r6;
div.s32 %r106, %r105, %r6;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r360, %r98, %r110;
min.s32 %r361, %r98, %r111;

BB19_5:
add.s32 %r362, %r360, %r376;
setp.ge.s32	%p5, %r362, %r361;
@%p5 bra BB19_10;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd121, [%rd1+24];
cvta.to.global.u64 %rd6, %rd121;
ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd122, [%rd1+64];
cvta.to.global.u64 %rd8, %rd122;
add.s32 %r12, %r376, %r360;
mov.u32 %r112, 0;
mov.u32 %r365, %r112;

BB19_7:
mov.u32 %r116, %tid.y;
mul.lo.s32 %r117, %r116, %r2;
mul.wide.u32 %rd123, %r117, 4;
mov.u64 %rd124, sh;
add.s64 %rd256, %rd124, %rd123;
mov.u32 %r118, %ntid.y;
mad.lo.s32 %r119, %r118, %r365, %r12;
cvt.s64.s32	%rd125, %r119;
mul.lo.s64 %rd126, %rd7, %rd125;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd255, %rd6, %rd127;
mul.wide.s32 %rd128, %r362, 8;
add.s64 %rd129, %rd8, %rd128;
ld.global.f64 %fd2, [%rd129];
mov.u32 %r364, %r112;
@%p2 bra BB19_9;

BB19_8:
mov.u32 %r15, %r364;
ld.global.f64 %fd6, [%rd255];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd256];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd256], %fd9;
add.s64 %rd256, %rd256, 8;
add.s64 %rd255, %rd255, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r364, %r16;
@%p7 bra BB19_8;

BB19_9:
add.s32 %r362, %r118, %r362;
setp.lt.s32	%p8, %r362, %r361;
add.s32 %r365, %r365, 1;
@%p8 bra BB19_7;

BB19_10:
mov.u32 %r121, %ntid.y;
neg.s32 %r122, %r121;
and.b32 %r123, %r121, %r122;
clz.b32 %r19, %r123;
add.s32 %r20, %r121, -1;
and.b32 %r124, %r20, %r121;
setp.eq.s32	%p9, %r124, 0;
@%p9 bra BB19_12;

add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd131, %rd130;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd131], %rs1;
mov.u64 %rd132, $str1;
cvta.global.u64 %rd133, %rd132;
mov.u32 %r125, 0;
mov.u64 %rd134, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd131], %rs1;
mov.u64 %rd135, $str2;
cvta.global.u64 %rd136, %rd135;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB19_12:
xor.b32 %r21, %r20, %r376;
membar.cta;
and.b32 %r127, %r376, 1;
setp.eq.b32	%p10, %r127, 1;
and.b32 %r128, %r20, 1;
setp.eq.b32	%p11, %r128, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB19_16;

@%p2 bra BB19_16;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd137, %r131, 8;
mov.u64 %rd138, sh;
add.s64 %rd257, %rd138, %rd137;
mul.wide.u32 %rd139, %r1, 8;
neg.s64 %rd16, %rd139;
mov.u32 %r366, 0;

BB19_15:
add.s64 %rd140, %rd257, %rd16;
ld.volatile.shared.f64 %fd10, [%rd257];
ld.volatile.shared.f64 %fd11, [%rd140];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd257], %fd12;
add.s64 %rd257, %rd257, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p14, %r366, %r1;
@%p14 bra BB19_15;

BB19_16:
membar.cta;
and.b32 %r132, %r21, 3;
setp.ne.s32	%p15, %r132, 0;
@%p15 bra BB19_20;

@%p2 bra BB19_20;

mov.u32 %r134, %tid.y;
mul.lo.s32 %r135, %r1, %r134;
mul.wide.u32 %rd141, %r135, 8;
mov.u64 %rd142, sh;
add.s64 %rd258, %rd142, %rd141;
mul.wide.u32 %rd143, %r90, 8;
neg.s64 %rd20, %rd143;
mov.u32 %r367, 0;

BB19_19:
add.s64 %rd144, %rd258, %rd20;
ld.volatile.shared.f64 %fd13, [%rd258];
ld.volatile.shared.f64 %fd14, [%rd144];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd258], %fd15;
add.s64 %rd258, %rd258, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p17, %r367, %r1;
@%p17 bra BB19_19;

BB19_20:
membar.cta;
and.b32 %r137, %r21, 7;
setp.ne.s32	%p18, %r137, 0;
@%p18 bra BB19_24;

@%p2 bra BB19_24;

mov.u32 %r139, %tid.y;
mul.lo.s32 %r140, %r1, %r139;
mul.wide.u32 %rd145, %r140, 8;
mov.u64 %rd146, sh;
add.s64 %rd259, %rd146, %rd145;
shl.b32 %r141, %r1, 2;
mul.wide.u32 %rd147, %r141, 8;
neg.s64 %rd24, %rd147;
mov.u32 %r368, 0;

BB19_23:
add.s64 %rd148, %rd259, %rd24;
ld.volatile.shared.f64 %fd16, [%rd259];
ld.volatile.shared.f64 %fd17, [%rd148];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd259], %fd18;
add.s64 %rd259, %rd259, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p20, %r368, %r1;
@%p20 bra BB19_23;

BB19_24:
membar.cta;
and.b32 %r142, %r21, 15;
setp.ne.s32	%p21, %r142, 0;
@%p21 bra BB19_28;

@%p2 bra BB19_28;

mov.u32 %r144, %tid.y;
mul.lo.s32 %r145, %r1, %r144;
mul.wide.u32 %rd149, %r145, 8;
mov.u64 %rd150, sh;
add.s64 %rd260, %rd150, %rd149;
shl.b32 %r146, %r1, 3;
mul.wide.u32 %rd151, %r146, 8;
neg.s64 %rd28, %rd151;
mov.u32 %r369, 0;

BB19_27:
add.s64 %rd152, %rd260, %rd28;
ld.volatile.shared.f64 %fd19, [%rd260];
ld.volatile.shared.f64 %fd20, [%rd152];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd260], %fd21;
add.s64 %rd260, %rd260, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p23, %r369, %r1;
@%p23 bra BB19_27;

BB19_28:
membar.cta;
and.b32 %r147, %r21, 31;
setp.ne.s32	%p24, %r147, 0;
@%p24 bra BB19_32;

@%p2 bra BB19_32;

mov.u32 %r149, %tid.y;
mul.lo.s32 %r150, %r1, %r149;
mul.wide.u32 %rd153, %r150, 8;
mov.u64 %rd154, sh;
add.s64 %rd261, %rd154, %rd153;
shl.b32 %r151, %r1, 4;
mul.wide.u32 %rd155, %r151, 8;
neg.s64 %rd32, %rd155;
mov.u32 %r370, 0;

BB19_31:
add.s64 %rd156, %rd261, %rd32;
ld.volatile.shared.f64 %fd22, [%rd261];
ld.volatile.shared.f64 %fd23, [%rd156];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd261], %fd24;
add.s64 %rd261, %rd261, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p26, %r370, %r1;
@%p26 bra BB19_31;

BB19_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r121;
@%p27 bra BB19_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB19_38;

mov.u32 %r156, %tid.y;
membar.cta;
and.b32 %r157, %r156, 1;
setp.eq.b32	%p29, %r157, 1;
setp.eq.b32	%p30, %r128, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB19_38;

@%p2 bra BB19_38;

xor.b32 %r160, %r32, %r20;
mul.lo.s32 %r161, %r1, %r160;
mul.wide.u32 %rd157, %r161, 8;
mov.u64 %rd158, sh;
add.s64 %rd262, %rd158, %rd157;
shl.b32 %r162, %r1, 5;
mul.wide.u32 %rd159, %r162, 8;
neg.s64 %rd36, %rd159;
mov.u32 %r371, 0;

BB19_37:
add.s64 %rd160, %rd262, %rd36;
ld.volatile.shared.f64 %fd25, [%rd262];
ld.volatile.shared.f64 %fd26, [%rd160];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd262], %fd27;
add.s64 %rd262, %rd262, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p33, %r371, %r1;
@%p33 bra BB19_37;

BB19_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB19_43;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r20, %r167;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p35, %r169, 0;
@%p35 bra BB19_43;

@%p2 bra BB19_43;

xor.b32 %r173, %r32, %r20;
mul.lo.s32 %r174, %r1, %r173;
mul.wide.u32 %rd161, %r174, 8;
mov.u64 %rd162, sh;
add.s64 %rd263, %rd162, %rd161;
shl.b32 %r175, %r1, 6;
mul.wide.u32 %rd163, %r175, 8;
neg.s64 %rd40, %rd163;
mov.u32 %r372, 0;

BB19_42:
add.s64 %rd164, %rd263, %rd40;
ld.volatile.shared.f64 %fd28, [%rd263];
ld.volatile.shared.f64 %fd29, [%rd164];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd263], %fd30;
add.s64 %rd263, %rd263, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p37, %r372, %r1;
@%p37 bra BB19_42;

BB19_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB19_48;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r20, %r180;
and.b32 %r182, %r181, 7;
membar.cta;
setp.ne.s32	%p39, %r182, 0;
@%p39 bra BB19_48;

@%p2 bra BB19_48;

xor.b32 %r186, %r32, %r20;
mul.lo.s32 %r187, %r1, %r186;
mul.wide.u32 %rd165, %r187, 8;
mov.u64 %rd166, sh;
add.s64 %rd264, %rd166, %rd165;
shl.b32 %r188, %r1, 7;
mul.wide.u32 %rd167, %r188, 8;
neg.s64 %rd44, %rd167;
mov.u32 %r373, 0;

BB19_47:
add.s64 %rd168, %rd264, %rd44;
ld.volatile.shared.f64 %fd31, [%rd264];
ld.volatile.shared.f64 %fd32, [%rd168];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd264], %fd33;
add.s64 %rd264, %rd264, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p41, %r373, %r1;
@%p41 bra BB19_47;

BB19_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB19_53;

mov.u32 %r193, %tid.y;
xor.b32 %r194, %r20, %r193;
and.b32 %r195, %r194, 15;
membar.cta;
setp.ne.s32	%p43, %r195, 0;
@%p43 bra BB19_53;

@%p2 bra BB19_53;

xor.b32 %r199, %r32, %r20;
mul.lo.s32 %r200, %r1, %r199;
mul.wide.u32 %rd169, %r200, 8;
mov.u64 %rd170, sh;
add.s64 %rd265, %rd170, %rd169;
shl.b32 %r201, %r1, 8;
mul.wide.u32 %rd171, %r201, 8;
neg.s64 %rd48, %rd171;
mov.u32 %r374, 0;

BB19_52:
add.s64 %rd172, %rd265, %rd48;
ld.volatile.shared.f64 %fd34, [%rd265];
ld.volatile.shared.f64 %fd35, [%rd172];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd265], %fd36;
add.s64 %rd265, %rd265, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p45, %r374, %r1;
@%p45 bra BB19_52;

BB19_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB19_58;

mov.u32 %r206, %tid.y;
xor.b32 %r207, %r20, %r206;
and.b32 %r208, %r207, 31;
membar.cta;
setp.ne.s32	%p47, %r208, 0;
@%p47 bra BB19_58;

@%p2 bra BB19_58;

xor.b32 %r212, %r32, %r20;
mul.lo.s32 %r213, %r1, %r212;
mul.wide.u32 %rd173, %r213, 8;
mov.u64 %rd174, sh;
add.s64 %rd266, %rd174, %rd173;
shl.b32 %r214, %r1, 9;
mul.wide.u32 %rd175, %r214, 8;
neg.s64 %rd52, %rd175;
mov.u32 %r375, 0;

BB19_57:
add.s64 %rd176, %rd266, %rd52;
ld.volatile.shared.f64 %fd37, [%rd266];
ld.volatile.shared.f64 %fd38, [%rd176];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd266], %fd39;
add.s64 %rd266, %rd266, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p49, %r375, %r1;
@%p49 bra BB19_57;

BB19_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd55, %r45;
mov.u32 %r216, %ctaid.x;
mul.lo.s32 %r217, %r216, %r2;
cvt.u64.u32	%rd56, %r217;
setp.ge.s32	%p50, %r376, %r2;
@%p50 bra BB19_60;

BB19_59:
cvt.s64.s32	%rd177, %r376;
add.s64 %rd178, %rd177, %rd55;
shl.b64 %rd179, %rd178, 2;
mov.u64 %rd180, sh;
add.s64 %rd181, %rd180, %rd179;
ld.shared.u32 %r218, [%rd181];
add.s64 %rd182, %rd177, %rd56;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd184, %rd2, %rd183;
st.global.u32 [%rd184], %r218;
add.s32 %r376, %r376, %r121;
setp.lt.s32	%p51, %r376, %r2;
@%p51 bra BB19_59;

BB19_60:
mov.u32 %r394, %tid.y;
mov.u32 %r377, 0;
setp.ne.s32	%p52, %r394, 0;
@%p52 bra BB19_62;

ld.param.u64 %rd185, [%rd1+176];
cvta.to.global.u64 %rd186, %rd185;
add.s32 %r222, %r6, -1;
atom.global.inc.u32 %r223, [%rd186], %r222;
add.s32 %r224, %r223, 1;
setp.lt.u32	%p53, %r224, %r6;
selp.u32	%r377, 1, 0, %p53;

BB19_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r377, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB19_120;

mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r19;
mov.u32 %r228, %tid.y;
mul.wide.u32 %rd187, %r6, %r228;
shr.u64 %rd57, %rd187, %r226;
cvt.u32.u64	%r379, %rd57;
add.s32 %r229, %r228, 1;
mul.wide.u32 %rd188, %r6, %r229;
shr.u64 %rd189, %rd188, %r226;
cvt.u32.u64	%r53, %rd189;
@%p2 bra BB19_66;

mul.lo.s32 %r234, %r228, %r2;
mul.wide.u32 %rd190, %r234, 4;
mov.u64 %rd191, sh;
add.s64 %rd267, %rd191, %rd190;
mov.u32 %r378, 0;

BB19_65:
mov.u64 %rd192, 0;
st.shared.u64 [%rd267], %rd192;
add.s64 %rd267, %rd267, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p56, %r378, %r1;
@%p56 bra BB19_65;

BB19_66:
setp.ge.u32	%p57, %r379, %r53;
@%p57 bra BB19_71;

cvt.u32.u64	%r238, %rd57;
mul.lo.s32 %r56, %r2, %r238;
mov.u32 %r235, 0;
mov.u32 %r382, %r235;

BB19_68:
mul.lo.s32 %r243, %r228, %r2;
mul.wide.u32 %rd193, %r243, 4;
mov.u64 %rd194, sh;
add.s64 %rd269, %rd194, %rd193;
mad.lo.s32 %r244, %r2, %r382, %r56;
mul.wide.u32 %rd195, %r244, 4;
add.s64 %rd268, %rd2, %rd195;
mov.u32 %r381, %r235;
@%p2 bra BB19_70;

BB19_69:
mov.u32 %r59, %r381;
ld.volatile.shared.f64 %fd40, [%rd269];
ld.volatile.global.f64 %fd41, [%rd268];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd269], %fd42;
add.s64 %rd269, %rd269, 8;
add.s64 %rd268, %rd268, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r381, %r60;
@%p59 bra BB19_69;

BB19_70:
add.s32 %r379, %r379, 1;
setp.lt.u32	%p60, %r379, %r53;
add.s32 %r382, %r382, 1;
@%p60 bra BB19_68;

BB19_71:
@%p9 bra BB19_73;

add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd197, %rd196;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd197], %rs2;
mov.u64 %rd198, $str2;
cvta.global.u64 %rd199, %rd198;
mov.u32 %r248, 0;
mov.u64 %rd200, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 param1;
st.param.b64	[param1+0], %rd196;
.param .b32 param2;
st.param.b32	[param2+0], %r248;
.param .b64 param3;
st.param.b64	[param3+0], %rd196;
.param .b64 param4;
st.param.b64	[param4+0], %rd200;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB19_73:
membar.cta;
and.b32 %r252, %r228, 1;
setp.eq.b32	%p62, %r252, 1;
setp.eq.b32	%p63, %r128, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB19_77;

@%p2 bra BB19_77;

mul.lo.s32 %r256, %r1, %r228;
mul.wide.u32 %rd201, %r256, 8;
mov.u64 %rd202, sh;
add.s64 %rd270, %rd202, %rd201;
mul.wide.u32 %rd203, %r1, 8;
neg.s64 %rd68, %rd203;
mov.u32 %r383, 0;

BB19_76:
add.s64 %rd204, %rd270, %rd68;
ld.volatile.shared.f64 %fd43, [%rd270];
ld.volatile.shared.f64 %fd44, [%rd204];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd270], %fd45;
add.s64 %rd270, %rd270, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p66, %r383, %r1;
@%p66 bra BB19_76;

BB19_77:
xor.b32 %r260, %r20, %r228;
and.b32 %r261, %r260, 3;
membar.cta;
setp.ne.s32	%p67, %r261, 0;
@%p67 bra BB19_81;

@%p2 bra BB19_81;

mul.lo.s32 %r264, %r1, %r228;
mul.wide.u32 %rd205, %r264, 8;
mov.u64 %rd206, sh;
add.s64 %rd271, %rd206, %rd205;
mul.wide.u32 %rd207, %r90, 8;
neg.s64 %rd72, %rd207;
mov.u32 %r384, 0;

BB19_80:
add.s64 %rd208, %rd271, %rd72;
ld.volatile.shared.f64 %fd46, [%rd271];
ld.volatile.shared.f64 %fd47, [%rd208];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd271], %fd48;
add.s64 %rd271, %rd271, 8;
add.s32 %r384, %r384, 1;
setp.lt.s32	%p69, %r384, %r1;
@%p69 bra BB19_80;

BB19_81:
and.b32 %r270, %r260, 7;
membar.cta;
setp.ne.s32	%p70, %r270, 0;
@%p70 bra BB19_85;

@%p2 bra BB19_85;

mul.lo.s32 %r273, %r1, %r228;
mul.wide.u32 %rd209, %r273, 8;
mov.u64 %rd210, sh;
add.s64 %rd272, %rd210, %rd209;
shl.b32 %r274, %r1, 2;
mul.wide.u32 %rd211, %r274, 8;
neg.s64 %rd76, %rd211;
mov.u32 %r385, 0;

BB19_84:
add.s64 %rd212, %rd272, %rd76;
ld.volatile.shared.f64 %fd49, [%rd272];
ld.volatile.shared.f64 %fd50, [%rd212];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd272], %fd51;
add.s64 %rd272, %rd272, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p72, %r385, %r1;
@%p72 bra BB19_84;

BB19_85:
and.b32 %r279, %r260, 15;
membar.cta;
setp.ne.s32	%p73, %r279, 0;
@%p73 bra BB19_89;

@%p2 bra BB19_89;

mul.lo.s32 %r282, %r1, %r228;
mul.wide.u32 %rd213, %r282, 8;
mov.u64 %rd214, sh;
add.s64 %rd273, %rd214, %rd213;
shl.b32 %r283, %r1, 3;
mul.wide.u32 %rd215, %r283, 8;
neg.s64 %rd80, %rd215;
mov.u32 %r386, 0;

BB19_88:
add.s64 %rd216, %rd273, %rd80;
ld.volatile.shared.f64 %fd52, [%rd273];
ld.volatile.shared.f64 %fd53, [%rd216];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd273], %fd54;
add.s64 %rd273, %rd273, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p75, %r386, %r1;
@%p75 bra BB19_88;

BB19_89:
and.b32 %r288, %r260, 31;
membar.cta;
setp.ne.s32	%p76, %r288, 0;
@%p76 bra BB19_93;

@%p2 bra BB19_93;

mul.lo.s32 %r291, %r1, %r228;
mul.wide.u32 %rd217, %r291, 8;
mov.u64 %rd218, sh;
add.s64 %rd274, %rd218, %rd217;
shl.b32 %r292, %r1, 4;
mul.wide.u32 %rd219, %r292, 8;
neg.s64 %rd84, %rd219;
mov.u32 %r387, 0;

BB19_92:
add.s64 %rd220, %rd274, %rd84;
ld.volatile.shared.f64 %fd55, [%rd274];
ld.volatile.shared.f64 %fd56, [%rd220];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd274], %fd57;
add.s64 %rd274, %rd274, 8;
add.s32 %r387, %r387, 1;
setp.lt.s32	%p78, %r387, %r1;
@%p78 bra BB19_92;

BB19_93:
shl.b32 %r297, %r260, 5;
setp.lt.u32	%p1, %r297, %r121;
membar.cta;
bar.sync 0;
@!%p1 bra BB19_119;
bra.uni BB19_94;

BB19_94:
xor.b32 %r73, %r297, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB19_99;

membar.cta;
setp.eq.b32	%p80, %r252, 1;
setp.eq.b32	%p81, %r128, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB19_99;

@%p2 bra BB19_99;

mul.lo.s32 %r309, %r1, %r73;
mul.wide.u32 %rd221, %r309, 8;
mov.u64 %rd222, sh;
add.s64 %rd275, %rd222, %rd221;
shl.b32 %r310, %r1, 5;
mul.wide.u32 %rd223, %r310, 8;
neg.s64 %rd88, %rd223;
mov.u32 %r388, 0;

BB19_98:
add.s64 %rd224, %rd275, %rd88;
ld.volatile.shared.f64 %fd58, [%rd275];
ld.volatile.shared.f64 %fd59, [%rd224];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd275], %fd60;
add.s64 %rd275, %rd275, 8;
add.s32 %r388, %r388, 1;
setp.lt.s32	%p84, %r388, %r1;
@%p84 bra BB19_98;

BB19_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB19_104;

membar.cta;
@%p67 bra BB19_104;

@%p2 bra BB19_104;

mul.lo.s32 %r319, %r1, %r73;
mul.wide.u32 %rd225, %r319, 8;
mov.u64 %rd226, sh;
add.s64 %rd276, %rd226, %rd225;
shl.b32 %r320, %r1, 6;
mul.wide.u32 %rd227, %r320, 8;
neg.s64 %rd92, %rd227;
mov.u32 %r389, 0;

BB19_103:
add.s64 %rd228, %rd276, %rd92;
ld.volatile.shared.f64 %fd61, [%rd276];
ld.volatile.shared.f64 %fd62, [%rd228];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd276], %fd63;
add.s64 %rd276, %rd276, 8;
add.s32 %r389, %r389, 1;
setp.lt.s32	%p88, %r389, %r1;
@%p88 bra BB19_103;

BB19_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB19_109;

membar.cta;
@%p70 bra BB19_109;

@%p2 bra BB19_109;

mul.lo.s32 %r329, %r1, %r73;
mul.wide.u32 %rd229, %r329, 8;
mov.u64 %rd230, sh;
add.s64 %rd277, %rd230, %rd229;
shl.b32 %r330, %r1, 7;
mul.wide.u32 %rd231, %r330, 8;
neg.s64 %rd96, %rd231;
mov.u32 %r390, 0;

BB19_108:
add.s64 %rd232, %rd277, %rd96;
ld.volatile.shared.f64 %fd64, [%rd277];
ld.volatile.shared.f64 %fd65, [%rd232];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd277], %fd66;
add.s64 %rd277, %rd277, 8;
add.s32 %r390, %r390, 1;
setp.lt.s32	%p92, %r390, %r1;
@%p92 bra BB19_108;

BB19_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB19_114;

membar.cta;
@%p73 bra BB19_114;

@%p2 bra BB19_114;

mul.lo.s32 %r339, %r1, %r73;
mul.wide.u32 %rd233, %r339, 8;
mov.u64 %rd234, sh;
add.s64 %rd278, %rd234, %rd233;
shl.b32 %r340, %r1, 8;
mul.wide.u32 %rd235, %r340, 8;
neg.s64 %rd100, %rd235;
mov.u32 %r391, 0;

BB19_113:
add.s64 %rd236, %rd278, %rd100;
ld.volatile.shared.f64 %fd67, [%rd278];
ld.volatile.shared.f64 %fd68, [%rd236];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd278], %fd69;
add.s64 %rd278, %rd278, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p96, %r391, %r1;
@%p96 bra BB19_113;

BB19_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB19_119;

membar.cta;
@%p76 bra BB19_119;

@%p2 bra BB19_119;

mul.lo.s32 %r349, %r1, %r73;
mul.wide.u32 %rd237, %r349, 8;
mov.u64 %rd238, sh;
add.s64 %rd279, %rd238, %rd237;
shl.b32 %r350, %r1, 9;
mul.wide.u32 %rd239, %r350, 8;
neg.s64 %rd104, %rd239;
mov.u32 %r392, 0;

BB19_118:
add.s64 %rd240, %rd279, %rd104;
ld.volatile.shared.f64 %fd70, [%rd279];
ld.volatile.shared.f64 %fd71, [%rd240];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd279], %fd72;
add.s64 %rd279, %rd279, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p100, %r392, %r1;
@%p100 bra BB19_118;

BB19_119:
bar.sync 0;

BB19_120:
@%p54 bra BB19_134;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB19_123;

ld.param.u64 %rd241, [%rd1+152];
cvta.to.global.u64 %rd280, %rd241;
bra.uni BB19_124;

BB19_123:
ld.param.u64 %rd242, [%rd1+184];
setp.eq.s64	%p103, %rd242, 0;
cvta.to.global.u64 %rd243, %rd242;
selp.b64	%rd280, %rd2, %rd243, %p103;

BB19_124:
@%p52 bra BB19_130;

@%p2 bra BB19_130;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd244, [%rd1+96];
cvta.to.global.u64 %rd281, %rd244;
mul.wide.u32 %rd245, %r45, 4;
mov.u64 %rd246, sh;
add.s64 %rd282, %rd246, %rd245;
mov.u32 %r393, 0;

BB19_127:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB19_129;

ld.global.f64 %fd74, [%rd281];
mul.f64 %fd77, %fd3, %fd74;

BB19_129:
ld.shared.f64 %fd75, [%rd282];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd281], %fd76;
add.s64 %rd282, %rd282, 8;
add.s64 %rd281, %rd281, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p107, %r393, %r1;
@%p107 bra BB19_127;

BB19_130:
setp.lt.u32	%p108, %r2, 33;
@%p108 bra BB19_132;

bar.sync 0;

BB19_132:
setp.ge.u32	%p109, %r394, %r2;
@%p109 bra BB19_134;

BB19_133:
cvt.u64.u32	%rd247, %r394;
add.s64 %rd248, %rd247, %rd55;
shl.b64 %rd249, %rd248, 2;
mov.u64 %rd250, sh;
add.s64 %rd251, %rd250, %rd249;
ld.shared.u32 %r358, [%rd251];
mul.wide.u32 %rd252, %r394, 4;
add.s64 %rd253, %rd280, %rd252;
st.global.u32 [%rd253], %r358;
add.s32 %r394, %r394, %r121;
setp.lt.u32	%p110, %r394, %r2;
@%p110 bra BB19_133;

BB19_134:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi0ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi0ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot20[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<108>;
.reg .b16 %rs<5>;
.reg .b32 %r<373>;
.reg .f64 %fd<72>;
.reg .b64 %rd<265>;


mov.u64 %rd264, __local_depot20;
cvta.local.u64 %SP, %rd264;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi0ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd112, [%rd1+168];
cvta.to.global.u64 %rd2, %rd112;
ld.param.u32 %r1, [%rd1];
shl.b32 %r86, %r1, 1;
and.b32 %r2, %r86, 1073741822;
mov.u32 %r354, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB20_3;

mul.lo.s32 %r90, %r354, %r2;
mul.wide.u32 %rd113, %r90, 4;
mov.u64 %rd114, sh;
add.s64 %rd237, %rd114, %rd113;
mov.u32 %r340, 0;

BB20_2:
mov.u64 %rd115, 0;
st.shared.u64 [%rd237], %rd115;
add.s64 %rd237, %rd237, 8;
add.s32 %r340, %r340, 1;
setp.lt.s32	%p3, %r340, %r1;
@%p3 bra BB20_2;

BB20_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r342, 0;
mov.u32 %r341, %r342;
@%p4 bra BB20_5;

ld.param.v2.u32 {%r93, %r94}, [%rd1+128];
ld.param.u32 %r97, [%rd1+140];
mov.u32 %r98, %ctaid.x;
not.b32 %r99, %r93;
add.s32 %r100, %r94, %r99;
add.s32 %r101, %r100, %r6;
div.s32 %r102, %r101, %r6;
add.s32 %r103, %r102, %r97;
not.b32 %r104, %r97;
and.b32 %r105, %r103, %r104;
mad.lo.s32 %r106, %r105, %r98, %r93;
add.s32 %r107, %r106, %r105;
min.s32 %r341, %r94, %r106;
min.s32 %r342, %r94, %r107;

BB20_5:
add.u64 %rd116, %SP, 0;
cvta.to.local.u64 %rd6, %rd116;
ld.param.f64 %fd1, [%rd1+80];
ld.param.u64 %rd117, [%rd1+96];
cvta.to.global.u64 %rd262, %rd117;
ld.param.u64 %rd8, [%rd1+152];
ld.param.u8 %rs1, [%rd1+160];
ld.param.u64 %rd118, [%rd1+176];
cvta.to.global.u64 %rd9, %rd118;
ld.param.u64 %rd10, [%rd1+184];
add.s32 %r343, %r341, %r354;
mov.u32 %r12, %ntid.y;

BB20_6:
mov.u32 %r13, %r343;
add.s32 %r343, %r12, %r13;
setp.lt.s32	%p5, %r13, %r342;
@%p5 bra BB20_6;

neg.s32 %r108, %r12;
and.b32 %r109, %r12, %r108;
clz.b32 %r15, %r109;
add.s32 %r16, %r12, -1;
and.b32 %r110, %r16, %r12;
setp.eq.s32	%p6, %r110, 0;
@%p6 bra BB20_9;

ld.global.u8 %rs2, [$str];
st.local.u8 [%rd6], %rs2;
mov.u64 %rd119, $str1;
cvta.global.u64 %rd120, %rd119;
mov.u32 %r111, 0;
mov.u64 %rd122, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd120;
.param .b64 param1;
st.param.b64	[param1+0], %rd116;
.param .b32 param2;
st.param.b32	[param2+0], %r111;
.param .b64 param3;
st.param.b64	[param3+0], %rd116;
.param .b64 param4;
st.param.b64	[param4+0], %rd122;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd6], %rs2;
mov.u64 %rd123, $str2;
cvta.global.u64 %rd124, %rd123;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd124;
.param .b64 param1;
st.param.b64	[param1+0], %rd116;
.param .b32 param2;
st.param.b32	[param2+0], %r111;
.param .b64 param3;
st.param.b64	[param3+0], %rd116;
.param .b64 param4;
st.param.b64	[param4+0], %rd122;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB20_9:
xor.b32 %r17, %r16, %r354;
membar.cta;
and.b32 %r112, %r354, 1;
setp.eq.b32	%p7, %r112, 1;
and.b32 %r113, %r16, 1;
setp.eq.b32	%p8, %r113, 1;
xor.pred %p9, %p8, %p7;
@%p9 bra BB20_13;

@%p2 bra BB20_13;

mul.lo.s32 %r115, %r1, %r354;
mul.wide.u32 %rd125, %r115, 8;
mov.u64 %rd126, sh;
add.s64 %rd238, %rd126, %rd125;
mul.wide.u32 %rd127, %r1, 8;
neg.s64 %rd12, %rd127;
mov.u32 %r344, 0;

BB20_12:
add.s64 %rd128, %rd238, %rd12;
ld.volatile.shared.f64 %fd4, [%rd238];
ld.volatile.shared.f64 %fd5, [%rd128];
add.f64 %fd6, %fd5, %fd4;
st.volatile.shared.f64 [%rd238], %fd6;
add.s64 %rd238, %rd238, 8;
add.s32 %r344, %r344, 1;
setp.lt.s32	%p11, %r344, %r1;
@%p11 bra BB20_12;

BB20_13:
membar.cta;
and.b32 %r116, %r17, 3;
setp.ne.s32	%p12, %r116, 0;
@%p12 bra BB20_17;

@%p2 bra BB20_17;

mul.lo.s32 %r118, %r1, %r354;
mul.wide.u32 %rd129, %r118, 8;
mov.u64 %rd130, sh;
add.s64 %rd239, %rd130, %rd129;
mul.wide.u32 %rd131, %r86, 8;
neg.s64 %rd16, %rd131;
mov.u32 %r345, 0;

BB20_16:
add.s64 %rd132, %rd239, %rd16;
ld.volatile.shared.f64 %fd7, [%rd239];
ld.volatile.shared.f64 %fd8, [%rd132];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd239], %fd9;
add.s64 %rd239, %rd239, 8;
add.s32 %r345, %r345, 1;
setp.lt.s32	%p14, %r345, %r1;
@%p14 bra BB20_16;

BB20_17:
membar.cta;
and.b32 %r120, %r17, 7;
setp.ne.s32	%p15, %r120, 0;
@%p15 bra BB20_21;

@%p2 bra BB20_21;

mul.lo.s32 %r122, %r1, %r354;
mul.wide.u32 %rd133, %r122, 8;
mov.u64 %rd134, sh;
add.s64 %rd240, %rd134, %rd133;
shl.b32 %r123, %r1, 2;
mul.wide.u32 %rd135, %r123, 8;
neg.s64 %rd20, %rd135;
mov.u32 %r346, 0;

BB20_20:
add.s64 %rd136, %rd240, %rd20;
ld.volatile.shared.f64 %fd10, [%rd240];
ld.volatile.shared.f64 %fd11, [%rd136];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd240], %fd12;
add.s64 %rd240, %rd240, 8;
add.s32 %r346, %r346, 1;
setp.lt.s32	%p17, %r346, %r1;
@%p17 bra BB20_20;

BB20_21:
membar.cta;
and.b32 %r124, %r17, 15;
setp.ne.s32	%p18, %r124, 0;
@%p18 bra BB20_25;

@%p2 bra BB20_25;

mul.lo.s32 %r126, %r1, %r354;
mul.wide.u32 %rd137, %r126, 8;
mov.u64 %rd138, sh;
add.s64 %rd241, %rd138, %rd137;
shl.b32 %r127, %r1, 3;
mul.wide.u32 %rd139, %r127, 8;
neg.s64 %rd24, %rd139;
mov.u32 %r347, 0;

BB20_24:
add.s64 %rd140, %rd241, %rd24;
ld.volatile.shared.f64 %fd13, [%rd241];
ld.volatile.shared.f64 %fd14, [%rd140];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd241], %fd15;
add.s64 %rd241, %rd241, 8;
add.s32 %r347, %r347, 1;
setp.lt.s32	%p20, %r347, %r1;
@%p20 bra BB20_24;

BB20_25:
membar.cta;
and.b32 %r128, %r17, 31;
setp.ne.s32	%p21, %r128, 0;
@%p21 bra BB20_29;

@%p2 bra BB20_29;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd141, %r131, 8;
mov.u64 %rd142, sh;
add.s64 %rd242, %rd142, %rd141;
shl.b32 %r132, %r1, 4;
mul.wide.u32 %rd143, %r132, 8;
neg.s64 %rd28, %rd143;
mov.u32 %r348, 0;

BB20_28:
add.s64 %rd144, %rd242, %rd28;
ld.volatile.shared.f64 %fd16, [%rd242];
ld.volatile.shared.f64 %fd17, [%rd144];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd242], %fd18;
add.s64 %rd242, %rd242, 8;
add.s32 %r348, %r348, 1;
setp.lt.s32	%p23, %r348, %r1;
@%p23 bra BB20_28;

BB20_29:
membar.cta;
bar.sync 0;
shl.b32 %r28, %r17, 5;
setp.ge.u32	%p24, %r28, %r12;
@%p24 bra BB20_55;

setp.lt.u32	%p25, %r16, 33;
@%p25 bra BB20_35;

mov.u32 %r137, %tid.y;
membar.cta;
and.b32 %r138, %r137, 1;
setp.eq.b32	%p26, %r138, 1;
setp.eq.b32	%p27, %r113, 1;
xor.pred %p28, %p27, %p26;
@%p28 bra BB20_35;

@%p2 bra BB20_35;

xor.b32 %r141, %r28, %r16;
mul.lo.s32 %r142, %r1, %r141;
mul.wide.u32 %rd145, %r142, 8;
mov.u64 %rd146, sh;
add.s64 %rd243, %rd146, %rd145;
shl.b32 %r143, %r1, 5;
mul.wide.u32 %rd147, %r143, 8;
neg.s64 %rd32, %rd147;
mov.u32 %r349, 0;

BB20_34:
add.s64 %rd148, %rd243, %rd32;
ld.volatile.shared.f64 %fd19, [%rd243];
ld.volatile.shared.f64 %fd20, [%rd148];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd243], %fd21;
add.s64 %rd243, %rd243, 8;
add.s32 %r349, %r349, 1;
setp.lt.s32	%p30, %r349, %r1;
@%p30 bra BB20_34;

BB20_35:
setp.lt.u32	%p31, %r16, 65;
@%p31 bra BB20_40;

mov.u32 %r148, %tid.y;
xor.b32 %r149, %r16, %r148;
and.b32 %r150, %r149, 3;
membar.cta;
setp.ne.s32	%p32, %r150, 0;
@%p32 bra BB20_40;

@%p2 bra BB20_40;

xor.b32 %r154, %r28, %r16;
mul.lo.s32 %r155, %r1, %r154;
mul.wide.u32 %rd149, %r155, 8;
mov.u64 %rd150, sh;
add.s64 %rd244, %rd150, %rd149;
shl.b32 %r156, %r1, 6;
mul.wide.u32 %rd151, %r156, 8;
neg.s64 %rd36, %rd151;
mov.u32 %r350, 0;

BB20_39:
add.s64 %rd152, %rd244, %rd36;
ld.volatile.shared.f64 %fd22, [%rd244];
ld.volatile.shared.f64 %fd23, [%rd152];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd244], %fd24;
add.s64 %rd244, %rd244, 8;
add.s32 %r350, %r350, 1;
setp.lt.s32	%p34, %r350, %r1;
@%p34 bra BB20_39;

BB20_40:
setp.lt.u32	%p35, %r16, 129;
@%p35 bra BB20_45;

mov.u32 %r161, %tid.y;
xor.b32 %r162, %r16, %r161;
and.b32 %r163, %r162, 7;
membar.cta;
setp.ne.s32	%p36, %r163, 0;
@%p36 bra BB20_45;

@%p2 bra BB20_45;

xor.b32 %r167, %r28, %r16;
mul.lo.s32 %r168, %r1, %r167;
mul.wide.u32 %rd153, %r168, 8;
mov.u64 %rd154, sh;
add.s64 %rd245, %rd154, %rd153;
shl.b32 %r169, %r1, 7;
mul.wide.u32 %rd155, %r169, 8;
neg.s64 %rd40, %rd155;
mov.u32 %r351, 0;

BB20_44:
add.s64 %rd156, %rd245, %rd40;
ld.volatile.shared.f64 %fd25, [%rd245];
ld.volatile.shared.f64 %fd26, [%rd156];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd245], %fd27;
add.s64 %rd245, %rd245, 8;
add.s32 %r351, %r351, 1;
setp.lt.s32	%p38, %r351, %r1;
@%p38 bra BB20_44;

BB20_45:
setp.lt.u32	%p39, %r16, 257;
@%p39 bra BB20_50;

mov.u32 %r174, %tid.y;
xor.b32 %r175, %r16, %r174;
and.b32 %r176, %r175, 15;
membar.cta;
setp.ne.s32	%p40, %r176, 0;
@%p40 bra BB20_50;

@%p2 bra BB20_50;

xor.b32 %r180, %r28, %r16;
mul.lo.s32 %r181, %r1, %r180;
mul.wide.u32 %rd157, %r181, 8;
mov.u64 %rd158, sh;
add.s64 %rd246, %rd158, %rd157;
shl.b32 %r182, %r1, 8;
mul.wide.u32 %rd159, %r182, 8;
neg.s64 %rd44, %rd159;
mov.u32 %r352, 0;

BB20_49:
add.s64 %rd160, %rd246, %rd44;
ld.volatile.shared.f64 %fd28, [%rd246];
ld.volatile.shared.f64 %fd29, [%rd160];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd246], %fd30;
add.s64 %rd246, %rd246, 8;
add.s32 %r352, %r352, 1;
setp.lt.s32	%p42, %r352, %r1;
@%p42 bra BB20_49;

BB20_50:
setp.lt.u32	%p43, %r16, 513;
@%p43 bra BB20_55;

mov.u32 %r187, %tid.y;
xor.b32 %r188, %r16, %r187;
and.b32 %r189, %r188, 31;
membar.cta;
setp.ne.s32	%p44, %r189, 0;
@%p44 bra BB20_55;

@%p2 bra BB20_55;

xor.b32 %r193, %r28, %r16;
mul.lo.s32 %r194, %r1, %r193;
mul.wide.u32 %rd161, %r194, 8;
mov.u64 %rd162, sh;
add.s64 %rd247, %rd162, %rd161;
shl.b32 %r195, %r1, 9;
mul.wide.u32 %rd163, %r195, 8;
neg.s64 %rd48, %rd163;
mov.u32 %r353, 0;

BB20_54:
add.s64 %rd164, %rd247, %rd48;
ld.volatile.shared.f64 %fd31, [%rd247];
ld.volatile.shared.f64 %fd32, [%rd164];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd247], %fd33;
add.s64 %rd247, %rd247, 8;
add.s32 %r353, %r353, 1;
setp.lt.s32	%p46, %r353, %r1;
@%p46 bra BB20_54;

BB20_55:
bar.sync 0;
mul.lo.s32 %r41, %r16, %r2;
cvt.u64.u32	%rd51, %r41;
mov.u32 %r197, %ctaid.x;
mul.lo.s32 %r198, %r197, %r2;
cvt.u64.u32	%rd52, %r198;
setp.ge.s32	%p47, %r354, %r2;
@%p47 bra BB20_57;

BB20_56:
cvt.s64.s32	%rd165, %r354;
add.s64 %rd166, %rd165, %rd51;
shl.b64 %rd167, %rd166, 2;
mov.u64 %rd168, sh;
add.s64 %rd169, %rd168, %rd167;
ld.shared.u32 %r199, [%rd169];
add.s64 %rd170, %rd165, %rd52;
shl.b64 %rd171, %rd170, 2;
add.s64 %rd172, %rd2, %rd171;
st.global.u32 [%rd172], %r199;
add.s32 %r354, %r354, %r12;
setp.lt.s32	%p48, %r354, %r2;
@%p48 bra BB20_56;

BB20_57:
mov.u32 %r372, %tid.y;
mov.u32 %r355, 0;
setp.ne.s32	%p49, %r372, 0;
@%p49 bra BB20_59;

add.s32 %r203, %r6, -1;
atom.global.inc.u32 %r204, [%rd9], %r203;
add.s32 %r205, %r204, 1;
setp.lt.u32	%p50, %r205, %r6;
selp.u32	%r355, 1, 0, %p50;

BB20_59:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r355, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r47, 1, 0, %p2; 
}
setp.ne.s32	%p51, %r47, 0;
@%p51 bra BB20_117;

mov.u32 %r206, 31;
sub.s32 %r207, %r206, %r15;
mov.u32 %r209, %tid.y;
mul.wide.u32 %rd173, %r6, %r209;
shr.u64 %rd53, %rd173, %r207;
cvt.u32.u64	%r357, %rd53;
add.s32 %r210, %r209, 1;
mul.wide.u32 %rd174, %r6, %r210;
shr.u64 %rd175, %rd174, %r207;
cvt.u32.u64	%r49, %rd175;
@%p2 bra BB20_63;

mul.lo.s32 %r215, %r209, %r2;
mul.wide.u32 %rd176, %r215, 4;
mov.u64 %rd177, sh;
add.s64 %rd248, %rd177, %rd176;
mov.u32 %r356, 0;

BB20_62:
mov.u64 %rd178, 0;
st.shared.u64 [%rd248], %rd178;
add.s64 %rd248, %rd248, 8;
add.s32 %r356, %r356, 1;
setp.lt.s32	%p53, %r356, %r1;
@%p53 bra BB20_62;

BB20_63:
setp.ge.u32	%p54, %r357, %r49;
@%p54 bra BB20_68;

cvt.u32.u64	%r219, %rd53;
mul.lo.s32 %r52, %r2, %r219;
mov.u32 %r216, 0;
mov.u32 %r360, %r216;

BB20_65:
mul.lo.s32 %r224, %r209, %r2;
mul.wide.u32 %rd179, %r224, 4;
mov.u64 %rd180, sh;
add.s64 %rd250, %rd180, %rd179;
mad.lo.s32 %r225, %r2, %r360, %r52;
mul.wide.u32 %rd181, %r225, 4;
add.s64 %rd249, %rd2, %rd181;
mov.u32 %r359, %r216;
@%p2 bra BB20_67;

BB20_66:
mov.u32 %r55, %r359;
ld.volatile.shared.f64 %fd34, [%rd250];
ld.volatile.global.f64 %fd35, [%rd249];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd250], %fd36;
add.s64 %rd250, %rd250, 8;
add.s64 %rd249, %rd249, 8;
add.s32 %r56, %r55, 1;
setp.lt.s32	%p56, %r56, %r1;
mov.u32 %r359, %r56;
@%p56 bra BB20_66;

BB20_67:
add.s32 %r357, %r357, 1;
setp.lt.u32	%p57, %r357, %r49;
add.s32 %r360, %r360, 1;
@%p57 bra BB20_65;

BB20_68:
@%p6 bra BB20_70;

ld.global.u8 %rs3, [$str];
st.local.u8 [%rd6], %rs3;
mov.u64 %rd184, $str2;
cvta.global.u64 %rd185, %rd184;
mov.u32 %r229, 0;
mov.u64 %rd186, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd185;
.param .b64 param1;
st.param.b64	[param1+0], %rd116;
.param .b32 param2;
st.param.b32	[param2+0], %r229;
.param .b64 param3;
st.param.b64	[param3+0], %rd116;
.param .b64 param4;
st.param.b64	[param4+0], %rd186;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB20_70:
membar.cta;
and.b32 %r233, %r209, 1;
setp.eq.b32	%p59, %r233, 1;
setp.eq.b32	%p60, %r113, 1;
xor.pred %p61, %p60, %p59;
@%p61 bra BB20_74;

@%p2 bra BB20_74;

mul.lo.s32 %r237, %r1, %r209;
mul.wide.u32 %rd187, %r237, 8;
mov.u64 %rd188, sh;
add.s64 %rd251, %rd188, %rd187;
mul.wide.u32 %rd189, %r1, 8;
neg.s64 %rd64, %rd189;
mov.u32 %r361, 0;

BB20_73:
add.s64 %rd190, %rd251, %rd64;
ld.volatile.shared.f64 %fd37, [%rd251];
ld.volatile.shared.f64 %fd38, [%rd190];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd251], %fd39;
add.s64 %rd251, %rd251, 8;
add.s32 %r361, %r361, 1;
setp.lt.s32	%p63, %r361, %r1;
@%p63 bra BB20_73;

BB20_74:
xor.b32 %r241, %r16, %r209;
and.b32 %r242, %r241, 3;
membar.cta;
setp.ne.s32	%p64, %r242, 0;
@%p64 bra BB20_78;

@%p2 bra BB20_78;

mul.lo.s32 %r245, %r1, %r209;
mul.wide.u32 %rd191, %r245, 8;
mov.u64 %rd192, sh;
add.s64 %rd252, %rd192, %rd191;
mul.wide.u32 %rd193, %r86, 8;
neg.s64 %rd68, %rd193;
mov.u32 %r362, 0;

BB20_77:
add.s64 %rd194, %rd252, %rd68;
ld.volatile.shared.f64 %fd40, [%rd252];
ld.volatile.shared.f64 %fd41, [%rd194];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd252], %fd42;
add.s64 %rd252, %rd252, 8;
add.s32 %r362, %r362, 1;
setp.lt.s32	%p66, %r362, %r1;
@%p66 bra BB20_77;

BB20_78:
and.b32 %r251, %r241, 7;
membar.cta;
setp.ne.s32	%p67, %r251, 0;
@%p67 bra BB20_82;

@%p2 bra BB20_82;

mul.lo.s32 %r254, %r1, %r209;
mul.wide.u32 %rd195, %r254, 8;
mov.u64 %rd196, sh;
add.s64 %rd253, %rd196, %rd195;
shl.b32 %r255, %r1, 2;
mul.wide.u32 %rd197, %r255, 8;
neg.s64 %rd72, %rd197;
mov.u32 %r363, 0;

BB20_81:
add.s64 %rd198, %rd253, %rd72;
ld.volatile.shared.f64 %fd43, [%rd253];
ld.volatile.shared.f64 %fd44, [%rd198];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd253], %fd45;
add.s64 %rd253, %rd253, 8;
add.s32 %r363, %r363, 1;
setp.lt.s32	%p69, %r363, %r1;
@%p69 bra BB20_81;

BB20_82:
and.b32 %r260, %r241, 15;
membar.cta;
setp.ne.s32	%p70, %r260, 0;
@%p70 bra BB20_86;

@%p2 bra BB20_86;

mul.lo.s32 %r263, %r1, %r209;
mul.wide.u32 %rd199, %r263, 8;
mov.u64 %rd200, sh;
add.s64 %rd254, %rd200, %rd199;
shl.b32 %r264, %r1, 3;
mul.wide.u32 %rd201, %r264, 8;
neg.s64 %rd76, %rd201;
mov.u32 %r364, 0;

BB20_85:
add.s64 %rd202, %rd254, %rd76;
ld.volatile.shared.f64 %fd46, [%rd254];
ld.volatile.shared.f64 %fd47, [%rd202];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd254], %fd48;
add.s64 %rd254, %rd254, 8;
add.s32 %r364, %r364, 1;
setp.lt.s32	%p72, %r364, %r1;
@%p72 bra BB20_85;

BB20_86:
and.b32 %r269, %r241, 31;
membar.cta;
setp.ne.s32	%p73, %r269, 0;
@%p73 bra BB20_90;

@%p2 bra BB20_90;

mul.lo.s32 %r272, %r1, %r209;
mul.wide.u32 %rd203, %r272, 8;
mov.u64 %rd204, sh;
add.s64 %rd255, %rd204, %rd203;
shl.b32 %r273, %r1, 4;
mul.wide.u32 %rd205, %r273, 8;
neg.s64 %rd80, %rd205;
mov.u32 %r365, 0;

BB20_89:
add.s64 %rd206, %rd255, %rd80;
ld.volatile.shared.f64 %fd49, [%rd255];
ld.volatile.shared.f64 %fd50, [%rd206];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd255], %fd51;
add.s64 %rd255, %rd255, 8;
add.s32 %r365, %r365, 1;
setp.lt.s32	%p75, %r365, %r1;
@%p75 bra BB20_89;

BB20_90:
shl.b32 %r278, %r241, 5;
setp.lt.u32	%p1, %r278, %r12;
membar.cta;
bar.sync 0;
@!%p1 bra BB20_116;
bra.uni BB20_91;

BB20_91:
xor.b32 %r69, %r278, %r16;
setp.lt.u32	%p76, %r16, 33;
@%p76 bra BB20_96;

membar.cta;
setp.eq.b32	%p77, %r233, 1;
setp.eq.b32	%p78, %r113, 1;
xor.pred %p79, %p78, %p77;
@%p79 bra BB20_96;

@%p2 bra BB20_96;

mul.lo.s32 %r290, %r1, %r69;
mul.wide.u32 %rd207, %r290, 8;
mov.u64 %rd208, sh;
add.s64 %rd256, %rd208, %rd207;
shl.b32 %r291, %r1, 5;
mul.wide.u32 %rd209, %r291, 8;
neg.s64 %rd84, %rd209;
mov.u32 %r366, 0;

BB20_95:
add.s64 %rd210, %rd256, %rd84;
ld.volatile.shared.f64 %fd52, [%rd256];
ld.volatile.shared.f64 %fd53, [%rd210];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd256], %fd54;
add.s64 %rd256, %rd256, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p81, %r366, %r1;
@%p81 bra BB20_95;

BB20_96:
setp.lt.u32	%p82, %r16, 65;
@%p82 bra BB20_101;

membar.cta;
@%p64 bra BB20_101;

@%p2 bra BB20_101;

mul.lo.s32 %r300, %r1, %r69;
mul.wide.u32 %rd211, %r300, 8;
mov.u64 %rd212, sh;
add.s64 %rd257, %rd212, %rd211;
shl.b32 %r301, %r1, 6;
mul.wide.u32 %rd213, %r301, 8;
neg.s64 %rd88, %rd213;
mov.u32 %r367, 0;

BB20_100:
add.s64 %rd214, %rd257, %rd88;
ld.volatile.shared.f64 %fd55, [%rd257];
ld.volatile.shared.f64 %fd56, [%rd214];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd257], %fd57;
add.s64 %rd257, %rd257, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p85, %r367, %r1;
@%p85 bra BB20_100;

BB20_101:
setp.lt.u32	%p86, %r16, 129;
@%p86 bra BB20_106;

membar.cta;
@%p67 bra BB20_106;

@%p2 bra BB20_106;

mul.lo.s32 %r310, %r1, %r69;
mul.wide.u32 %rd215, %r310, 8;
mov.u64 %rd216, sh;
add.s64 %rd258, %rd216, %rd215;
shl.b32 %r311, %r1, 7;
mul.wide.u32 %rd217, %r311, 8;
neg.s64 %rd92, %rd217;
mov.u32 %r368, 0;

BB20_105:
add.s64 %rd218, %rd258, %rd92;
ld.volatile.shared.f64 %fd58, [%rd258];
ld.volatile.shared.f64 %fd59, [%rd218];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd258], %fd60;
add.s64 %rd258, %rd258, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p89, %r368, %r1;
@%p89 bra BB20_105;

BB20_106:
setp.lt.u32	%p90, %r16, 257;
@%p90 bra BB20_111;

membar.cta;
@%p70 bra BB20_111;

@%p2 bra BB20_111;

mul.lo.s32 %r320, %r1, %r69;
mul.wide.u32 %rd219, %r320, 8;
mov.u64 %rd220, sh;
add.s64 %rd259, %rd220, %rd219;
shl.b32 %r321, %r1, 8;
mul.wide.u32 %rd221, %r321, 8;
neg.s64 %rd96, %rd221;
mov.u32 %r369, 0;

BB20_110:
add.s64 %rd222, %rd259, %rd96;
ld.volatile.shared.f64 %fd61, [%rd259];
ld.volatile.shared.f64 %fd62, [%rd222];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd259], %fd63;
add.s64 %rd259, %rd259, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p93, %r369, %r1;
@%p93 bra BB20_110;

BB20_111:
setp.lt.u32	%p94, %r16, 513;
@%p94 bra BB20_116;

membar.cta;
@%p73 bra BB20_116;

@%p2 bra BB20_116;

mul.lo.s32 %r330, %r1, %r69;
mul.wide.u32 %rd223, %r330, 8;
mov.u64 %rd224, sh;
add.s64 %rd260, %rd224, %rd223;
shl.b32 %r331, %r1, 9;
mul.wide.u32 %rd225, %r331, 8;
neg.s64 %rd100, %rd225;
mov.u32 %r370, 0;

BB20_115:
add.s64 %rd226, %rd260, %rd100;
ld.volatile.shared.f64 %fd64, [%rd260];
ld.volatile.shared.f64 %fd65, [%rd226];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd260], %fd66;
add.s64 %rd260, %rd260, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p97, %r370, %r1;
@%p97 bra BB20_115;

BB20_116:
bar.sync 0;

BB20_117:
@%p51 bra BB20_131;

setp.eq.s16	%p99, %rs1, 0;
@%p99 bra BB20_120;

cvta.to.global.u64 %rd261, %rd8;
bra.uni BB20_121;

BB20_120:
setp.eq.s64	%p100, %rd10, 0;
cvta.to.global.u64 %rd227, %rd10;
selp.b64	%rd261, %rd2, %rd227, %p100;

BB20_121:
@%p49 bra BB20_127;

@%p2 bra BB20_127;

mul.wide.u32 %rd228, %r41, 4;
mov.u64 %rd229, sh;
add.s64 %rd263, %rd229, %rd228;
mov.u32 %r371, 0;

BB20_124:
setp.eq.f64	%p103, %fd1, 0d0000000000000000;
mov.f64 %fd71, 0d0000000000000000;
@%p103 bra BB20_126;

ld.global.f64 %fd68, [%rd262];
mul.f64 %fd71, %fd1, %fd68;

BB20_126:
ld.shared.f64 %fd69, [%rd263];
add.f64 %fd70, %fd71, %fd69;
st.global.f64 [%rd262], %fd70;
add.s64 %rd263, %rd263, 8;
add.s64 %rd262, %rd262, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p104, %r371, %r1;
@%p104 bra BB20_124;

BB20_127:
setp.lt.u32	%p105, %r2, 33;
@%p105 bra BB20_129;

bar.sync 0;

BB20_129:
setp.ge.u32	%p106, %r372, %r2;
@%p106 bra BB20_131;

BB20_130:
cvt.u64.u32	%rd230, %r372;
add.s64 %rd231, %rd230, %rd51;
shl.b64 %rd232, %rd231, 2;
mov.u64 %rd233, sh;
add.s64 %rd234, %rd233, %rd232;
ld.shared.u32 %r339, [%rd234];
mul.wide.u32 %rd235, %r372, 4;
add.s64 %rd236, %rd261, %rd235;
st.global.u32 [%rd236], %r339;
add.s32 %r372, %r372, %r12;
setp.lt.u32	%p107, %r372, %r2;
@%p107 bra BB20_130;

BB20_131:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot21[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<4>;
.reg .b32 %r<395>;
.reg .f64 %fd<76>;
.reg .b64 %rd<284>;


mov.u64 %rd283, __local_depot21;
cvta.local.u64 %SP, %rd283;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd117, [%rd1+168];
cvta.to.global.u64 %rd2, %rd117;
ld.param.u32 %r1, [%rd1];
shl.b32 %r90, %r1, 1;
and.b32 %r2, %r90, 1073741822;
mov.u32 %r376, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB21_3;

mul.lo.s32 %r94, %r376, %r2;
mul.wide.u32 %rd118, %r94, 4;
mov.u64 %rd119, sh;
add.s64 %rd254, %rd119, %rd118;
mov.u32 %r359, 0;

BB21_2:
mov.u64 %rd120, 0;
st.shared.u64 [%rd254], %rd120;
add.s64 %rd254, %rd254, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p3, %r359, %r1;
@%p3 bra BB21_2;

BB21_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r361, 0;
mov.u32 %r360, %r361;
@%p4 bra BB21_5;

ld.param.v2.u32 {%r97, %r98}, [%rd1+128];
ld.param.u32 %r101, [%rd1+140];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r6;
div.s32 %r106, %r105, %r6;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r360, %r98, %r110;
min.s32 %r361, %r98, %r111;

BB21_5:
add.s32 %r362, %r360, %r376;
setp.ge.s32	%p5, %r362, %r361;
@%p5 bra BB21_10;

ld.param.u64 %rd121, [%rd1+24];
cvta.to.global.u64 %rd6, %rd121;
ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd122, [%rd1+64];
cvta.to.global.u64 %rd8, %rd122;
add.s32 %r12, %r376, %r360;
mov.u32 %r112, 0;
mov.u32 %r365, %r112;

BB21_7:
mov.u32 %r116, %tid.y;
mul.lo.s32 %r117, %r116, %r2;
mul.wide.u32 %rd123, %r117, 4;
mov.u64 %rd124, sh;
add.s64 %rd256, %rd124, %rd123;
mov.u32 %r118, %ntid.y;
mad.lo.s32 %r119, %r118, %r365, %r12;
cvt.s64.s32	%rd125, %r119;
mul.lo.s64 %rd126, %rd7, %rd125;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd255, %rd6, %rd127;
mul.wide.s32 %rd128, %r362, 8;
add.s64 %rd129, %rd8, %rd128;
ld.global.f64 %fd1, [%rd129];
mov.u32 %r364, %r112;
@%p2 bra BB21_9;

BB21_8:
mov.u32 %r15, %r364;
ld.global.f64 %fd5, [%rd255];
ld.shared.f64 %fd6, [%rd256];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd256], %fd7;
add.s64 %rd256, %rd256, 8;
add.s64 %rd255, %rd255, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r364, %r16;
@%p7 bra BB21_8;

BB21_9:
add.s32 %r362, %r118, %r362;
setp.lt.s32	%p8, %r362, %r361;
add.s32 %r365, %r365, 1;
@%p8 bra BB21_7;

BB21_10:
mov.u32 %r121, %ntid.y;
neg.s32 %r122, %r121;
and.b32 %r123, %r121, %r122;
clz.b32 %r19, %r123;
add.s32 %r20, %r121, -1;
and.b32 %r124, %r20, %r121;
setp.eq.s32	%p9, %r124, 0;
@%p9 bra BB21_12;

add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd131, %rd130;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd131], %rs1;
mov.u64 %rd132, $str1;
cvta.global.u64 %rd133, %rd132;
mov.u32 %r125, 0;
mov.u64 %rd134, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd131], %rs1;
mov.u64 %rd135, $str2;
cvta.global.u64 %rd136, %rd135;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB21_12:
xor.b32 %r21, %r20, %r376;
membar.cta;
and.b32 %r127, %r376, 1;
setp.eq.b32	%p10, %r127, 1;
and.b32 %r128, %r20, 1;
setp.eq.b32	%p11, %r128, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB21_16;

@%p2 bra BB21_16;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd137, %r131, 8;
mov.u64 %rd138, sh;
add.s64 %rd257, %rd138, %rd137;
mul.wide.u32 %rd139, %r1, 8;
neg.s64 %rd16, %rd139;
mov.u32 %r366, 0;

BB21_15:
add.s64 %rd140, %rd257, %rd16;
ld.volatile.shared.f64 %fd8, [%rd257];
ld.volatile.shared.f64 %fd9, [%rd140];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd257], %fd10;
add.s64 %rd257, %rd257, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p14, %r366, %r1;
@%p14 bra BB21_15;

BB21_16:
membar.cta;
and.b32 %r132, %r21, 3;
setp.ne.s32	%p15, %r132, 0;
@%p15 bra BB21_20;

@%p2 bra BB21_20;

mov.u32 %r134, %tid.y;
mul.lo.s32 %r135, %r1, %r134;
mul.wide.u32 %rd141, %r135, 8;
mov.u64 %rd142, sh;
add.s64 %rd258, %rd142, %rd141;
mul.wide.u32 %rd143, %r90, 8;
neg.s64 %rd20, %rd143;
mov.u32 %r367, 0;

BB21_19:
add.s64 %rd144, %rd258, %rd20;
ld.volatile.shared.f64 %fd11, [%rd258];
ld.volatile.shared.f64 %fd12, [%rd144];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd258], %fd13;
add.s64 %rd258, %rd258, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p17, %r367, %r1;
@%p17 bra BB21_19;

BB21_20:
membar.cta;
and.b32 %r137, %r21, 7;
setp.ne.s32	%p18, %r137, 0;
@%p18 bra BB21_24;

@%p2 bra BB21_24;

mov.u32 %r139, %tid.y;
mul.lo.s32 %r140, %r1, %r139;
mul.wide.u32 %rd145, %r140, 8;
mov.u64 %rd146, sh;
add.s64 %rd259, %rd146, %rd145;
shl.b32 %r141, %r1, 2;
mul.wide.u32 %rd147, %r141, 8;
neg.s64 %rd24, %rd147;
mov.u32 %r368, 0;

BB21_23:
add.s64 %rd148, %rd259, %rd24;
ld.volatile.shared.f64 %fd14, [%rd259];
ld.volatile.shared.f64 %fd15, [%rd148];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd259], %fd16;
add.s64 %rd259, %rd259, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p20, %r368, %r1;
@%p20 bra BB21_23;

BB21_24:
membar.cta;
and.b32 %r142, %r21, 15;
setp.ne.s32	%p21, %r142, 0;
@%p21 bra BB21_28;

@%p2 bra BB21_28;

mov.u32 %r144, %tid.y;
mul.lo.s32 %r145, %r1, %r144;
mul.wide.u32 %rd149, %r145, 8;
mov.u64 %rd150, sh;
add.s64 %rd260, %rd150, %rd149;
shl.b32 %r146, %r1, 3;
mul.wide.u32 %rd151, %r146, 8;
neg.s64 %rd28, %rd151;
mov.u32 %r369, 0;

BB21_27:
add.s64 %rd152, %rd260, %rd28;
ld.volatile.shared.f64 %fd17, [%rd260];
ld.volatile.shared.f64 %fd18, [%rd152];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd260], %fd19;
add.s64 %rd260, %rd260, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p23, %r369, %r1;
@%p23 bra BB21_27;

BB21_28:
membar.cta;
and.b32 %r147, %r21, 31;
setp.ne.s32	%p24, %r147, 0;
@%p24 bra BB21_32;

@%p2 bra BB21_32;

mov.u32 %r149, %tid.y;
mul.lo.s32 %r150, %r1, %r149;
mul.wide.u32 %rd153, %r150, 8;
mov.u64 %rd154, sh;
add.s64 %rd261, %rd154, %rd153;
shl.b32 %r151, %r1, 4;
mul.wide.u32 %rd155, %r151, 8;
neg.s64 %rd32, %rd155;
mov.u32 %r370, 0;

BB21_31:
add.s64 %rd156, %rd261, %rd32;
ld.volatile.shared.f64 %fd20, [%rd261];
ld.volatile.shared.f64 %fd21, [%rd156];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd261], %fd22;
add.s64 %rd261, %rd261, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p26, %r370, %r1;
@%p26 bra BB21_31;

BB21_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r121;
@%p27 bra BB21_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB21_38;

mov.u32 %r156, %tid.y;
membar.cta;
and.b32 %r157, %r156, 1;
setp.eq.b32	%p29, %r157, 1;
setp.eq.b32	%p30, %r128, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB21_38;

@%p2 bra BB21_38;

xor.b32 %r160, %r32, %r20;
mul.lo.s32 %r161, %r1, %r160;
mul.wide.u32 %rd157, %r161, 8;
mov.u64 %rd158, sh;
add.s64 %rd262, %rd158, %rd157;
shl.b32 %r162, %r1, 5;
mul.wide.u32 %rd159, %r162, 8;
neg.s64 %rd36, %rd159;
mov.u32 %r371, 0;

BB21_37:
add.s64 %rd160, %rd262, %rd36;
ld.volatile.shared.f64 %fd23, [%rd262];
ld.volatile.shared.f64 %fd24, [%rd160];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd262], %fd25;
add.s64 %rd262, %rd262, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p33, %r371, %r1;
@%p33 bra BB21_37;

BB21_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB21_43;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r20, %r167;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p35, %r169, 0;
@%p35 bra BB21_43;

@%p2 bra BB21_43;

xor.b32 %r173, %r32, %r20;
mul.lo.s32 %r174, %r1, %r173;
mul.wide.u32 %rd161, %r174, 8;
mov.u64 %rd162, sh;
add.s64 %rd263, %rd162, %rd161;
shl.b32 %r175, %r1, 6;
mul.wide.u32 %rd163, %r175, 8;
neg.s64 %rd40, %rd163;
mov.u32 %r372, 0;

BB21_42:
add.s64 %rd164, %rd263, %rd40;
ld.volatile.shared.f64 %fd26, [%rd263];
ld.volatile.shared.f64 %fd27, [%rd164];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd263], %fd28;
add.s64 %rd263, %rd263, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p37, %r372, %r1;
@%p37 bra BB21_42;

BB21_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB21_48;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r20, %r180;
and.b32 %r182, %r181, 7;
membar.cta;
setp.ne.s32	%p39, %r182, 0;
@%p39 bra BB21_48;

@%p2 bra BB21_48;

xor.b32 %r186, %r32, %r20;
mul.lo.s32 %r187, %r1, %r186;
mul.wide.u32 %rd165, %r187, 8;
mov.u64 %rd166, sh;
add.s64 %rd264, %rd166, %rd165;
shl.b32 %r188, %r1, 7;
mul.wide.u32 %rd167, %r188, 8;
neg.s64 %rd44, %rd167;
mov.u32 %r373, 0;

BB21_47:
add.s64 %rd168, %rd264, %rd44;
ld.volatile.shared.f64 %fd29, [%rd264];
ld.volatile.shared.f64 %fd30, [%rd168];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd264], %fd31;
add.s64 %rd264, %rd264, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p41, %r373, %r1;
@%p41 bra BB21_47;

BB21_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB21_53;

mov.u32 %r193, %tid.y;
xor.b32 %r194, %r20, %r193;
and.b32 %r195, %r194, 15;
membar.cta;
setp.ne.s32	%p43, %r195, 0;
@%p43 bra BB21_53;

@%p2 bra BB21_53;

xor.b32 %r199, %r32, %r20;
mul.lo.s32 %r200, %r1, %r199;
mul.wide.u32 %rd169, %r200, 8;
mov.u64 %rd170, sh;
add.s64 %rd265, %rd170, %rd169;
shl.b32 %r201, %r1, 8;
mul.wide.u32 %rd171, %r201, 8;
neg.s64 %rd48, %rd171;
mov.u32 %r374, 0;

BB21_52:
add.s64 %rd172, %rd265, %rd48;
ld.volatile.shared.f64 %fd32, [%rd265];
ld.volatile.shared.f64 %fd33, [%rd172];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd265], %fd34;
add.s64 %rd265, %rd265, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p45, %r374, %r1;
@%p45 bra BB21_52;

BB21_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB21_58;

mov.u32 %r206, %tid.y;
xor.b32 %r207, %r20, %r206;
and.b32 %r208, %r207, 31;
membar.cta;
setp.ne.s32	%p47, %r208, 0;
@%p47 bra BB21_58;

@%p2 bra BB21_58;

xor.b32 %r212, %r32, %r20;
mul.lo.s32 %r213, %r1, %r212;
mul.wide.u32 %rd173, %r213, 8;
mov.u64 %rd174, sh;
add.s64 %rd266, %rd174, %rd173;
shl.b32 %r214, %r1, 9;
mul.wide.u32 %rd175, %r214, 8;
neg.s64 %rd52, %rd175;
mov.u32 %r375, 0;

BB21_57:
add.s64 %rd176, %rd266, %rd52;
ld.volatile.shared.f64 %fd35, [%rd266];
ld.volatile.shared.f64 %fd36, [%rd176];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd266], %fd37;
add.s64 %rd266, %rd266, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p49, %r375, %r1;
@%p49 bra BB21_57;

BB21_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd55, %r45;
mov.u32 %r216, %ctaid.x;
mul.lo.s32 %r217, %r216, %r2;
cvt.u64.u32	%rd56, %r217;
setp.ge.s32	%p50, %r376, %r2;
@%p50 bra BB21_60;

BB21_59:
cvt.s64.s32	%rd177, %r376;
add.s64 %rd178, %rd177, %rd55;
shl.b64 %rd179, %rd178, 2;
mov.u64 %rd180, sh;
add.s64 %rd181, %rd180, %rd179;
ld.shared.u32 %r218, [%rd181];
add.s64 %rd182, %rd177, %rd56;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd184, %rd2, %rd183;
st.global.u32 [%rd184], %r218;
add.s32 %r376, %r376, %r121;
setp.lt.s32	%p51, %r376, %r2;
@%p51 bra BB21_59;

BB21_60:
mov.u32 %r394, %tid.y;
mov.u32 %r377, 0;
setp.ne.s32	%p52, %r394, 0;
@%p52 bra BB21_62;

ld.param.u64 %rd185, [%rd1+176];
cvta.to.global.u64 %rd186, %rd185;
add.s32 %r222, %r6, -1;
atom.global.inc.u32 %r223, [%rd186], %r222;
add.s32 %r224, %r223, 1;
setp.lt.u32	%p53, %r224, %r6;
selp.u32	%r377, 1, 0, %p53;

BB21_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r377, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB21_120;

mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r19;
mov.u32 %r228, %tid.y;
mul.wide.u32 %rd187, %r6, %r228;
shr.u64 %rd57, %rd187, %r226;
cvt.u32.u64	%r379, %rd57;
add.s32 %r229, %r228, 1;
mul.wide.u32 %rd188, %r6, %r229;
shr.u64 %rd189, %rd188, %r226;
cvt.u32.u64	%r53, %rd189;
@%p2 bra BB21_66;

mul.lo.s32 %r234, %r228, %r2;
mul.wide.u32 %rd190, %r234, 4;
mov.u64 %rd191, sh;
add.s64 %rd267, %rd191, %rd190;
mov.u32 %r378, 0;

BB21_65:
mov.u64 %rd192, 0;
st.shared.u64 [%rd267], %rd192;
add.s64 %rd267, %rd267, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p56, %r378, %r1;
@%p56 bra BB21_65;

BB21_66:
setp.ge.u32	%p57, %r379, %r53;
@%p57 bra BB21_71;

cvt.u32.u64	%r238, %rd57;
mul.lo.s32 %r56, %r2, %r238;
mov.u32 %r235, 0;
mov.u32 %r382, %r235;

BB21_68:
mul.lo.s32 %r243, %r228, %r2;
mul.wide.u32 %rd193, %r243, 4;
mov.u64 %rd194, sh;
add.s64 %rd269, %rd194, %rd193;
mad.lo.s32 %r244, %r2, %r382, %r56;
mul.wide.u32 %rd195, %r244, 4;
add.s64 %rd268, %rd2, %rd195;
mov.u32 %r381, %r235;
@%p2 bra BB21_70;

BB21_69:
mov.u32 %r59, %r381;
ld.volatile.shared.f64 %fd38, [%rd269];
ld.volatile.global.f64 %fd39, [%rd268];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd269], %fd40;
add.s64 %rd269, %rd269, 8;
add.s64 %rd268, %rd268, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r381, %r60;
@%p59 bra BB21_69;

BB21_70:
add.s32 %r379, %r379, 1;
setp.lt.u32	%p60, %r379, %r53;
add.s32 %r382, %r382, 1;
@%p60 bra BB21_68;

BB21_71:
@%p9 bra BB21_73;

add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd197, %rd196;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd197], %rs2;
mov.u64 %rd198, $str2;
cvta.global.u64 %rd199, %rd198;
mov.u32 %r248, 0;
mov.u64 %rd200, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 param1;
st.param.b64	[param1+0], %rd196;
.param .b32 param2;
st.param.b32	[param2+0], %r248;
.param .b64 param3;
st.param.b64	[param3+0], %rd196;
.param .b64 param4;
st.param.b64	[param4+0], %rd200;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB21_73:
membar.cta;
and.b32 %r252, %r228, 1;
setp.eq.b32	%p62, %r252, 1;
setp.eq.b32	%p63, %r128, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB21_77;

@%p2 bra BB21_77;

mul.lo.s32 %r256, %r1, %r228;
mul.wide.u32 %rd201, %r256, 8;
mov.u64 %rd202, sh;
add.s64 %rd270, %rd202, %rd201;
mul.wide.u32 %rd203, %r1, 8;
neg.s64 %rd68, %rd203;
mov.u32 %r383, 0;

BB21_76:
add.s64 %rd204, %rd270, %rd68;
ld.volatile.shared.f64 %fd41, [%rd270];
ld.volatile.shared.f64 %fd42, [%rd204];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd270], %fd43;
add.s64 %rd270, %rd270, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p66, %r383, %r1;
@%p66 bra BB21_76;

BB21_77:
xor.b32 %r260, %r20, %r228;
and.b32 %r261, %r260, 3;
membar.cta;
setp.ne.s32	%p67, %r261, 0;
@%p67 bra BB21_81;

@%p2 bra BB21_81;

mul.lo.s32 %r264, %r1, %r228;
mul.wide.u32 %rd205, %r264, 8;
mov.u64 %rd206, sh;
add.s64 %rd271, %rd206, %rd205;
mul.wide.u32 %rd207, %r90, 8;
neg.s64 %rd72, %rd207;
mov.u32 %r384, 0;

BB21_80:
add.s64 %rd208, %rd271, %rd72;
ld.volatile.shared.f64 %fd44, [%rd271];
ld.volatile.shared.f64 %fd45, [%rd208];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd271], %fd46;
add.s64 %rd271, %rd271, 8;
add.s32 %r384, %r384, 1;
setp.lt.s32	%p69, %r384, %r1;
@%p69 bra BB21_80;

BB21_81:
and.b32 %r270, %r260, 7;
membar.cta;
setp.ne.s32	%p70, %r270, 0;
@%p70 bra BB21_85;

@%p2 bra BB21_85;

mul.lo.s32 %r273, %r1, %r228;
mul.wide.u32 %rd209, %r273, 8;
mov.u64 %rd210, sh;
add.s64 %rd272, %rd210, %rd209;
shl.b32 %r274, %r1, 2;
mul.wide.u32 %rd211, %r274, 8;
neg.s64 %rd76, %rd211;
mov.u32 %r385, 0;

BB21_84:
add.s64 %rd212, %rd272, %rd76;
ld.volatile.shared.f64 %fd47, [%rd272];
ld.volatile.shared.f64 %fd48, [%rd212];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd272], %fd49;
add.s64 %rd272, %rd272, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p72, %r385, %r1;
@%p72 bra BB21_84;

BB21_85:
and.b32 %r279, %r260, 15;
membar.cta;
setp.ne.s32	%p73, %r279, 0;
@%p73 bra BB21_89;

@%p2 bra BB21_89;

mul.lo.s32 %r282, %r1, %r228;
mul.wide.u32 %rd213, %r282, 8;
mov.u64 %rd214, sh;
add.s64 %rd273, %rd214, %rd213;
shl.b32 %r283, %r1, 3;
mul.wide.u32 %rd215, %r283, 8;
neg.s64 %rd80, %rd215;
mov.u32 %r386, 0;

BB21_88:
add.s64 %rd216, %rd273, %rd80;
ld.volatile.shared.f64 %fd50, [%rd273];
ld.volatile.shared.f64 %fd51, [%rd216];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd273], %fd52;
add.s64 %rd273, %rd273, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p75, %r386, %r1;
@%p75 bra BB21_88;

BB21_89:
and.b32 %r288, %r260, 31;
membar.cta;
setp.ne.s32	%p76, %r288, 0;
@%p76 bra BB21_93;

@%p2 bra BB21_93;

mul.lo.s32 %r291, %r1, %r228;
mul.wide.u32 %rd217, %r291, 8;
mov.u64 %rd218, sh;
add.s64 %rd274, %rd218, %rd217;
shl.b32 %r292, %r1, 4;
mul.wide.u32 %rd219, %r292, 8;
neg.s64 %rd84, %rd219;
mov.u32 %r387, 0;

BB21_92:
add.s64 %rd220, %rd274, %rd84;
ld.volatile.shared.f64 %fd53, [%rd274];
ld.volatile.shared.f64 %fd54, [%rd220];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd274], %fd55;
add.s64 %rd274, %rd274, 8;
add.s32 %r387, %r387, 1;
setp.lt.s32	%p78, %r387, %r1;
@%p78 bra BB21_92;

BB21_93:
shl.b32 %r297, %r260, 5;
setp.lt.u32	%p1, %r297, %r121;
membar.cta;
bar.sync 0;
@!%p1 bra BB21_119;
bra.uni BB21_94;

BB21_94:
xor.b32 %r73, %r297, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB21_99;

membar.cta;
setp.eq.b32	%p80, %r252, 1;
setp.eq.b32	%p81, %r128, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB21_99;

@%p2 bra BB21_99;

mul.lo.s32 %r309, %r1, %r73;
mul.wide.u32 %rd221, %r309, 8;
mov.u64 %rd222, sh;
add.s64 %rd275, %rd222, %rd221;
shl.b32 %r310, %r1, 5;
mul.wide.u32 %rd223, %r310, 8;
neg.s64 %rd88, %rd223;
mov.u32 %r388, 0;

BB21_98:
add.s64 %rd224, %rd275, %rd88;
ld.volatile.shared.f64 %fd56, [%rd275];
ld.volatile.shared.f64 %fd57, [%rd224];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd275], %fd58;
add.s64 %rd275, %rd275, 8;
add.s32 %r388, %r388, 1;
setp.lt.s32	%p84, %r388, %r1;
@%p84 bra BB21_98;

BB21_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB21_104;

membar.cta;
@%p67 bra BB21_104;

@%p2 bra BB21_104;

mul.lo.s32 %r319, %r1, %r73;
mul.wide.u32 %rd225, %r319, 8;
mov.u64 %rd226, sh;
add.s64 %rd276, %rd226, %rd225;
shl.b32 %r320, %r1, 6;
mul.wide.u32 %rd227, %r320, 8;
neg.s64 %rd92, %rd227;
mov.u32 %r389, 0;

BB21_103:
add.s64 %rd228, %rd276, %rd92;
ld.volatile.shared.f64 %fd59, [%rd276];
ld.volatile.shared.f64 %fd60, [%rd228];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd276], %fd61;
add.s64 %rd276, %rd276, 8;
add.s32 %r389, %r389, 1;
setp.lt.s32	%p88, %r389, %r1;
@%p88 bra BB21_103;

BB21_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB21_109;

membar.cta;
@%p70 bra BB21_109;

@%p2 bra BB21_109;

mul.lo.s32 %r329, %r1, %r73;
mul.wide.u32 %rd229, %r329, 8;
mov.u64 %rd230, sh;
add.s64 %rd277, %rd230, %rd229;
shl.b32 %r330, %r1, 7;
mul.wide.u32 %rd231, %r330, 8;
neg.s64 %rd96, %rd231;
mov.u32 %r390, 0;

BB21_108:
add.s64 %rd232, %rd277, %rd96;
ld.volatile.shared.f64 %fd62, [%rd277];
ld.volatile.shared.f64 %fd63, [%rd232];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd277], %fd64;
add.s64 %rd277, %rd277, 8;
add.s32 %r390, %r390, 1;
setp.lt.s32	%p92, %r390, %r1;
@%p92 bra BB21_108;

BB21_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB21_114;

membar.cta;
@%p73 bra BB21_114;

@%p2 bra BB21_114;

mul.lo.s32 %r339, %r1, %r73;
mul.wide.u32 %rd233, %r339, 8;
mov.u64 %rd234, sh;
add.s64 %rd278, %rd234, %rd233;
shl.b32 %r340, %r1, 8;
mul.wide.u32 %rd235, %r340, 8;
neg.s64 %rd100, %rd235;
mov.u32 %r391, 0;

BB21_113:
add.s64 %rd236, %rd278, %rd100;
ld.volatile.shared.f64 %fd65, [%rd278];
ld.volatile.shared.f64 %fd66, [%rd236];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd278], %fd67;
add.s64 %rd278, %rd278, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p96, %r391, %r1;
@%p96 bra BB21_113;

BB21_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB21_119;

membar.cta;
@%p76 bra BB21_119;

@%p2 bra BB21_119;

mul.lo.s32 %r349, %r1, %r73;
mul.wide.u32 %rd237, %r349, 8;
mov.u64 %rd238, sh;
add.s64 %rd279, %rd238, %rd237;
shl.b32 %r350, %r1, 9;
mul.wide.u32 %rd239, %r350, 8;
neg.s64 %rd104, %rd239;
mov.u32 %r392, 0;

BB21_118:
add.s64 %rd240, %rd279, %rd104;
ld.volatile.shared.f64 %fd68, [%rd279];
ld.volatile.shared.f64 %fd69, [%rd240];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd279], %fd70;
add.s64 %rd279, %rd279, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p100, %r392, %r1;
@%p100 bra BB21_118;

BB21_119:
bar.sync 0;

BB21_120:
@%p54 bra BB21_134;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB21_123;

ld.param.u64 %rd241, [%rd1+152];
cvta.to.global.u64 %rd280, %rd241;
bra.uni BB21_124;

BB21_123:
ld.param.u64 %rd242, [%rd1+184];
setp.eq.s64	%p103, %rd242, 0;
cvta.to.global.u64 %rd243, %rd242;
selp.b64	%rd280, %rd2, %rd243, %p103;

BB21_124:
@%p52 bra BB21_130;

@%p2 bra BB21_130;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd244, [%rd1+96];
cvta.to.global.u64 %rd281, %rd244;
mul.wide.u32 %rd245, %r45, 4;
mov.u64 %rd246, sh;
add.s64 %rd282, %rd246, %rd245;
mov.u32 %r393, 0;

BB21_127:
setp.eq.f64	%p106, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p106 bra BB21_129;

ld.global.f64 %fd72, [%rd281];
mul.f64 %fd75, %fd2, %fd72;

BB21_129:
ld.shared.f64 %fd73, [%rd282];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd281], %fd74;
add.s64 %rd282, %rd282, 8;
add.s64 %rd281, %rd281, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p107, %r393, %r1;
@%p107 bra BB21_127;

BB21_130:
setp.lt.u32	%p108, %r2, 33;
@%p108 bra BB21_132;

bar.sync 0;

BB21_132:
setp.ge.u32	%p109, %r394, %r2;
@%p109 bra BB21_134;

BB21_133:
cvt.u64.u32	%rd247, %r394;
add.s64 %rd248, %rd247, %rd55;
shl.b64 %rd249, %rd248, 2;
mov.u64 %rd250, sh;
add.s64 %rd251, %rd250, %rd249;
ld.shared.u32 %r358, [%rd251];
mul.wide.u32 %rd252, %r394, 4;
add.s64 %rd253, %rd280, %rd252;
st.global.u32 [%rd253], %r358;
add.s32 %r394, %r394, %r121;
setp.lt.u32	%p110, %r394, %r2;
@%p110 bra BB21_133;

BB21_134:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot22[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<4>;
.reg .b32 %r<395>;
.reg .f64 %fd<76>;
.reg .b64 %rd<284>;


mov.u64 %rd283, __local_depot22;
cvta.local.u64 %SP, %rd283;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd117, [%rd1+168];
cvta.to.global.u64 %rd2, %rd117;
ld.param.u32 %r1, [%rd1];
shl.b32 %r90, %r1, 1;
and.b32 %r2, %r90, 1073741822;
mov.u32 %r376, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB22_3;

mul.lo.s32 %r94, %r376, %r2;
mul.wide.u32 %rd118, %r94, 4;
mov.u64 %rd119, sh;
add.s64 %rd254, %rd119, %rd118;
mov.u32 %r359, 0;

BB22_2:
mov.u64 %rd120, 0;
st.shared.u64 [%rd254], %rd120;
add.s64 %rd254, %rd254, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p3, %r359, %r1;
@%p3 bra BB22_2;

BB22_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r361, 0;
mov.u32 %r360, %r361;
@%p4 bra BB22_5;

ld.param.v2.u32 {%r97, %r98}, [%rd1+128];
ld.param.u32 %r101, [%rd1+140];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r6;
div.s32 %r106, %r105, %r6;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r360, %r98, %r110;
min.s32 %r361, %r98, %r111;

BB22_5:
add.s32 %r362, %r360, %r376;
setp.ge.s32	%p5, %r362, %r361;
@%p5 bra BB22_10;

ld.param.u64 %rd121, [%rd1+24];
cvta.to.global.u64 %rd6, %rd121;
ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd122, [%rd1+64];
cvta.to.global.u64 %rd8, %rd122;
add.s32 %r12, %r376, %r360;
mov.u32 %r112, 0;
mov.u32 %r365, %r112;

BB22_7:
mov.u32 %r116, %tid.y;
mul.lo.s32 %r117, %r116, %r2;
mul.wide.u32 %rd123, %r117, 4;
mov.u64 %rd124, sh;
add.s64 %rd256, %rd124, %rd123;
mov.u32 %r118, %ntid.y;
mad.lo.s32 %r119, %r118, %r365, %r12;
cvt.s64.s32	%rd125, %r119;
mul.lo.s64 %rd126, %rd7, %rd125;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd255, %rd6, %rd127;
mul.wide.s32 %rd128, %r362, 8;
add.s64 %rd129, %rd8, %rd128;
ld.global.f64 %fd1, [%rd129];
mov.u32 %r364, %r112;
@%p2 bra BB22_9;

BB22_8:
mov.u32 %r15, %r364;
ld.global.f64 %fd5, [%rd255];
ld.shared.f64 %fd6, [%rd256];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd256], %fd7;
add.s64 %rd256, %rd256, 8;
add.s64 %rd255, %rd255, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r364, %r16;
@%p7 bra BB22_8;

BB22_9:
add.s32 %r362, %r118, %r362;
setp.lt.s32	%p8, %r362, %r361;
add.s32 %r365, %r365, 1;
@%p8 bra BB22_7;

BB22_10:
mov.u32 %r121, %ntid.y;
neg.s32 %r122, %r121;
and.b32 %r123, %r121, %r122;
clz.b32 %r19, %r123;
add.s32 %r20, %r121, -1;
and.b32 %r124, %r20, %r121;
setp.eq.s32	%p9, %r124, 0;
@%p9 bra BB22_12;

add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd131, %rd130;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd131], %rs1;
mov.u64 %rd132, $str1;
cvta.global.u64 %rd133, %rd132;
mov.u32 %r125, 0;
mov.u64 %rd134, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd131], %rs1;
mov.u64 %rd135, $str2;
cvta.global.u64 %rd136, %rd135;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB22_12:
xor.b32 %r21, %r20, %r376;
membar.cta;
and.b32 %r127, %r376, 1;
setp.eq.b32	%p10, %r127, 1;
and.b32 %r128, %r20, 1;
setp.eq.b32	%p11, %r128, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB22_16;

@%p2 bra BB22_16;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd137, %r131, 8;
mov.u64 %rd138, sh;
add.s64 %rd257, %rd138, %rd137;
mul.wide.u32 %rd139, %r1, 8;
neg.s64 %rd16, %rd139;
mov.u32 %r366, 0;

BB22_15:
add.s64 %rd140, %rd257, %rd16;
ld.volatile.shared.f64 %fd8, [%rd257];
ld.volatile.shared.f64 %fd9, [%rd140];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd257], %fd10;
add.s64 %rd257, %rd257, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p14, %r366, %r1;
@%p14 bra BB22_15;

BB22_16:
membar.cta;
and.b32 %r132, %r21, 3;
setp.ne.s32	%p15, %r132, 0;
@%p15 bra BB22_20;

@%p2 bra BB22_20;

mov.u32 %r134, %tid.y;
mul.lo.s32 %r135, %r1, %r134;
mul.wide.u32 %rd141, %r135, 8;
mov.u64 %rd142, sh;
add.s64 %rd258, %rd142, %rd141;
mul.wide.u32 %rd143, %r90, 8;
neg.s64 %rd20, %rd143;
mov.u32 %r367, 0;

BB22_19:
add.s64 %rd144, %rd258, %rd20;
ld.volatile.shared.f64 %fd11, [%rd258];
ld.volatile.shared.f64 %fd12, [%rd144];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd258], %fd13;
add.s64 %rd258, %rd258, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p17, %r367, %r1;
@%p17 bra BB22_19;

BB22_20:
membar.cta;
and.b32 %r137, %r21, 7;
setp.ne.s32	%p18, %r137, 0;
@%p18 bra BB22_24;

@%p2 bra BB22_24;

mov.u32 %r139, %tid.y;
mul.lo.s32 %r140, %r1, %r139;
mul.wide.u32 %rd145, %r140, 8;
mov.u64 %rd146, sh;
add.s64 %rd259, %rd146, %rd145;
shl.b32 %r141, %r1, 2;
mul.wide.u32 %rd147, %r141, 8;
neg.s64 %rd24, %rd147;
mov.u32 %r368, 0;

BB22_23:
add.s64 %rd148, %rd259, %rd24;
ld.volatile.shared.f64 %fd14, [%rd259];
ld.volatile.shared.f64 %fd15, [%rd148];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd259], %fd16;
add.s64 %rd259, %rd259, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p20, %r368, %r1;
@%p20 bra BB22_23;

BB22_24:
membar.cta;
and.b32 %r142, %r21, 15;
setp.ne.s32	%p21, %r142, 0;
@%p21 bra BB22_28;

@%p2 bra BB22_28;

mov.u32 %r144, %tid.y;
mul.lo.s32 %r145, %r1, %r144;
mul.wide.u32 %rd149, %r145, 8;
mov.u64 %rd150, sh;
add.s64 %rd260, %rd150, %rd149;
shl.b32 %r146, %r1, 3;
mul.wide.u32 %rd151, %r146, 8;
neg.s64 %rd28, %rd151;
mov.u32 %r369, 0;

BB22_27:
add.s64 %rd152, %rd260, %rd28;
ld.volatile.shared.f64 %fd17, [%rd260];
ld.volatile.shared.f64 %fd18, [%rd152];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd260], %fd19;
add.s64 %rd260, %rd260, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p23, %r369, %r1;
@%p23 bra BB22_27;

BB22_28:
membar.cta;
and.b32 %r147, %r21, 31;
setp.ne.s32	%p24, %r147, 0;
@%p24 bra BB22_32;

@%p2 bra BB22_32;

mov.u32 %r149, %tid.y;
mul.lo.s32 %r150, %r1, %r149;
mul.wide.u32 %rd153, %r150, 8;
mov.u64 %rd154, sh;
add.s64 %rd261, %rd154, %rd153;
shl.b32 %r151, %r1, 4;
mul.wide.u32 %rd155, %r151, 8;
neg.s64 %rd32, %rd155;
mov.u32 %r370, 0;

BB22_31:
add.s64 %rd156, %rd261, %rd32;
ld.volatile.shared.f64 %fd20, [%rd261];
ld.volatile.shared.f64 %fd21, [%rd156];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd261], %fd22;
add.s64 %rd261, %rd261, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p26, %r370, %r1;
@%p26 bra BB22_31;

BB22_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r121;
@%p27 bra BB22_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB22_38;

mov.u32 %r156, %tid.y;
membar.cta;
and.b32 %r157, %r156, 1;
setp.eq.b32	%p29, %r157, 1;
setp.eq.b32	%p30, %r128, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB22_38;

@%p2 bra BB22_38;

xor.b32 %r160, %r32, %r20;
mul.lo.s32 %r161, %r1, %r160;
mul.wide.u32 %rd157, %r161, 8;
mov.u64 %rd158, sh;
add.s64 %rd262, %rd158, %rd157;
shl.b32 %r162, %r1, 5;
mul.wide.u32 %rd159, %r162, 8;
neg.s64 %rd36, %rd159;
mov.u32 %r371, 0;

BB22_37:
add.s64 %rd160, %rd262, %rd36;
ld.volatile.shared.f64 %fd23, [%rd262];
ld.volatile.shared.f64 %fd24, [%rd160];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd262], %fd25;
add.s64 %rd262, %rd262, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p33, %r371, %r1;
@%p33 bra BB22_37;

BB22_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB22_43;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r20, %r167;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p35, %r169, 0;
@%p35 bra BB22_43;

@%p2 bra BB22_43;

xor.b32 %r173, %r32, %r20;
mul.lo.s32 %r174, %r1, %r173;
mul.wide.u32 %rd161, %r174, 8;
mov.u64 %rd162, sh;
add.s64 %rd263, %rd162, %rd161;
shl.b32 %r175, %r1, 6;
mul.wide.u32 %rd163, %r175, 8;
neg.s64 %rd40, %rd163;
mov.u32 %r372, 0;

BB22_42:
add.s64 %rd164, %rd263, %rd40;
ld.volatile.shared.f64 %fd26, [%rd263];
ld.volatile.shared.f64 %fd27, [%rd164];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd263], %fd28;
add.s64 %rd263, %rd263, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p37, %r372, %r1;
@%p37 bra BB22_42;

BB22_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB22_48;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r20, %r180;
and.b32 %r182, %r181, 7;
membar.cta;
setp.ne.s32	%p39, %r182, 0;
@%p39 bra BB22_48;

@%p2 bra BB22_48;

xor.b32 %r186, %r32, %r20;
mul.lo.s32 %r187, %r1, %r186;
mul.wide.u32 %rd165, %r187, 8;
mov.u64 %rd166, sh;
add.s64 %rd264, %rd166, %rd165;
shl.b32 %r188, %r1, 7;
mul.wide.u32 %rd167, %r188, 8;
neg.s64 %rd44, %rd167;
mov.u32 %r373, 0;

BB22_47:
add.s64 %rd168, %rd264, %rd44;
ld.volatile.shared.f64 %fd29, [%rd264];
ld.volatile.shared.f64 %fd30, [%rd168];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd264], %fd31;
add.s64 %rd264, %rd264, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p41, %r373, %r1;
@%p41 bra BB22_47;

BB22_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB22_53;

mov.u32 %r193, %tid.y;
xor.b32 %r194, %r20, %r193;
and.b32 %r195, %r194, 15;
membar.cta;
setp.ne.s32	%p43, %r195, 0;
@%p43 bra BB22_53;

@%p2 bra BB22_53;

xor.b32 %r199, %r32, %r20;
mul.lo.s32 %r200, %r1, %r199;
mul.wide.u32 %rd169, %r200, 8;
mov.u64 %rd170, sh;
add.s64 %rd265, %rd170, %rd169;
shl.b32 %r201, %r1, 8;
mul.wide.u32 %rd171, %r201, 8;
neg.s64 %rd48, %rd171;
mov.u32 %r374, 0;

BB22_52:
add.s64 %rd172, %rd265, %rd48;
ld.volatile.shared.f64 %fd32, [%rd265];
ld.volatile.shared.f64 %fd33, [%rd172];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd265], %fd34;
add.s64 %rd265, %rd265, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p45, %r374, %r1;
@%p45 bra BB22_52;

BB22_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB22_58;

mov.u32 %r206, %tid.y;
xor.b32 %r207, %r20, %r206;
and.b32 %r208, %r207, 31;
membar.cta;
setp.ne.s32	%p47, %r208, 0;
@%p47 bra BB22_58;

@%p2 bra BB22_58;

xor.b32 %r212, %r32, %r20;
mul.lo.s32 %r213, %r1, %r212;
mul.wide.u32 %rd173, %r213, 8;
mov.u64 %rd174, sh;
add.s64 %rd266, %rd174, %rd173;
shl.b32 %r214, %r1, 9;
mul.wide.u32 %rd175, %r214, 8;
neg.s64 %rd52, %rd175;
mov.u32 %r375, 0;

BB22_57:
add.s64 %rd176, %rd266, %rd52;
ld.volatile.shared.f64 %fd35, [%rd266];
ld.volatile.shared.f64 %fd36, [%rd176];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd266], %fd37;
add.s64 %rd266, %rd266, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p49, %r375, %r1;
@%p49 bra BB22_57;

BB22_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd55, %r45;
mov.u32 %r216, %ctaid.x;
mul.lo.s32 %r217, %r216, %r2;
cvt.u64.u32	%rd56, %r217;
setp.ge.s32	%p50, %r376, %r2;
@%p50 bra BB22_60;

BB22_59:
cvt.s64.s32	%rd177, %r376;
add.s64 %rd178, %rd177, %rd55;
shl.b64 %rd179, %rd178, 2;
mov.u64 %rd180, sh;
add.s64 %rd181, %rd180, %rd179;
ld.shared.u32 %r218, [%rd181];
add.s64 %rd182, %rd177, %rd56;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd184, %rd2, %rd183;
st.global.u32 [%rd184], %r218;
add.s32 %r376, %r376, %r121;
setp.lt.s32	%p51, %r376, %r2;
@%p51 bra BB22_59;

BB22_60:
mov.u32 %r394, %tid.y;
mov.u32 %r377, 0;
setp.ne.s32	%p52, %r394, 0;
@%p52 bra BB22_62;

ld.param.u64 %rd185, [%rd1+176];
cvta.to.global.u64 %rd186, %rd185;
add.s32 %r222, %r6, -1;
atom.global.inc.u32 %r223, [%rd186], %r222;
add.s32 %r224, %r223, 1;
setp.lt.u32	%p53, %r224, %r6;
selp.u32	%r377, 1, 0, %p53;

BB22_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r377, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB22_120;

mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r19;
mov.u32 %r228, %tid.y;
mul.wide.u32 %rd187, %r6, %r228;
shr.u64 %rd57, %rd187, %r226;
cvt.u32.u64	%r379, %rd57;
add.s32 %r229, %r228, 1;
mul.wide.u32 %rd188, %r6, %r229;
shr.u64 %rd189, %rd188, %r226;
cvt.u32.u64	%r53, %rd189;
@%p2 bra BB22_66;

mul.lo.s32 %r234, %r228, %r2;
mul.wide.u32 %rd190, %r234, 4;
mov.u64 %rd191, sh;
add.s64 %rd267, %rd191, %rd190;
mov.u32 %r378, 0;

BB22_65:
mov.u64 %rd192, 0;
st.shared.u64 [%rd267], %rd192;
add.s64 %rd267, %rd267, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p56, %r378, %r1;
@%p56 bra BB22_65;

BB22_66:
setp.ge.u32	%p57, %r379, %r53;
@%p57 bra BB22_71;

cvt.u32.u64	%r238, %rd57;
mul.lo.s32 %r56, %r2, %r238;
mov.u32 %r235, 0;
mov.u32 %r382, %r235;

BB22_68:
mul.lo.s32 %r243, %r228, %r2;
mul.wide.u32 %rd193, %r243, 4;
mov.u64 %rd194, sh;
add.s64 %rd269, %rd194, %rd193;
mad.lo.s32 %r244, %r2, %r382, %r56;
mul.wide.u32 %rd195, %r244, 4;
add.s64 %rd268, %rd2, %rd195;
mov.u32 %r381, %r235;
@%p2 bra BB22_70;

BB22_69:
mov.u32 %r59, %r381;
ld.volatile.shared.f64 %fd38, [%rd269];
ld.volatile.global.f64 %fd39, [%rd268];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd269], %fd40;
add.s64 %rd269, %rd269, 8;
add.s64 %rd268, %rd268, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r381, %r60;
@%p59 bra BB22_69;

BB22_70:
add.s32 %r379, %r379, 1;
setp.lt.u32	%p60, %r379, %r53;
add.s32 %r382, %r382, 1;
@%p60 bra BB22_68;

BB22_71:
@%p9 bra BB22_73;

add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd197, %rd196;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd197], %rs2;
mov.u64 %rd198, $str2;
cvta.global.u64 %rd199, %rd198;
mov.u32 %r248, 0;
mov.u64 %rd200, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 param1;
st.param.b64	[param1+0], %rd196;
.param .b32 param2;
st.param.b32	[param2+0], %r248;
.param .b64 param3;
st.param.b64	[param3+0], %rd196;
.param .b64 param4;
st.param.b64	[param4+0], %rd200;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB22_73:
membar.cta;
and.b32 %r252, %r228, 1;
setp.eq.b32	%p62, %r252, 1;
setp.eq.b32	%p63, %r128, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB22_77;

@%p2 bra BB22_77;

mul.lo.s32 %r256, %r1, %r228;
mul.wide.u32 %rd201, %r256, 8;
mov.u64 %rd202, sh;
add.s64 %rd270, %rd202, %rd201;
mul.wide.u32 %rd203, %r1, 8;
neg.s64 %rd68, %rd203;
mov.u32 %r383, 0;

BB22_76:
add.s64 %rd204, %rd270, %rd68;
ld.volatile.shared.f64 %fd41, [%rd270];
ld.volatile.shared.f64 %fd42, [%rd204];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd270], %fd43;
add.s64 %rd270, %rd270, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p66, %r383, %r1;
@%p66 bra BB22_76;

BB22_77:
xor.b32 %r260, %r20, %r228;
and.b32 %r261, %r260, 3;
membar.cta;
setp.ne.s32	%p67, %r261, 0;
@%p67 bra BB22_81;

@%p2 bra BB22_81;

mul.lo.s32 %r264, %r1, %r228;
mul.wide.u32 %rd205, %r264, 8;
mov.u64 %rd206, sh;
add.s64 %rd271, %rd206, %rd205;
mul.wide.u32 %rd207, %r90, 8;
neg.s64 %rd72, %rd207;
mov.u32 %r384, 0;

BB22_80:
add.s64 %rd208, %rd271, %rd72;
ld.volatile.shared.f64 %fd44, [%rd271];
ld.volatile.shared.f64 %fd45, [%rd208];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd271], %fd46;
add.s64 %rd271, %rd271, 8;
add.s32 %r384, %r384, 1;
setp.lt.s32	%p69, %r384, %r1;
@%p69 bra BB22_80;

BB22_81:
and.b32 %r270, %r260, 7;
membar.cta;
setp.ne.s32	%p70, %r270, 0;
@%p70 bra BB22_85;

@%p2 bra BB22_85;

mul.lo.s32 %r273, %r1, %r228;
mul.wide.u32 %rd209, %r273, 8;
mov.u64 %rd210, sh;
add.s64 %rd272, %rd210, %rd209;
shl.b32 %r274, %r1, 2;
mul.wide.u32 %rd211, %r274, 8;
neg.s64 %rd76, %rd211;
mov.u32 %r385, 0;

BB22_84:
add.s64 %rd212, %rd272, %rd76;
ld.volatile.shared.f64 %fd47, [%rd272];
ld.volatile.shared.f64 %fd48, [%rd212];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd272], %fd49;
add.s64 %rd272, %rd272, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p72, %r385, %r1;
@%p72 bra BB22_84;

BB22_85:
and.b32 %r279, %r260, 15;
membar.cta;
setp.ne.s32	%p73, %r279, 0;
@%p73 bra BB22_89;

@%p2 bra BB22_89;

mul.lo.s32 %r282, %r1, %r228;
mul.wide.u32 %rd213, %r282, 8;
mov.u64 %rd214, sh;
add.s64 %rd273, %rd214, %rd213;
shl.b32 %r283, %r1, 3;
mul.wide.u32 %rd215, %r283, 8;
neg.s64 %rd80, %rd215;
mov.u32 %r386, 0;

BB22_88:
add.s64 %rd216, %rd273, %rd80;
ld.volatile.shared.f64 %fd50, [%rd273];
ld.volatile.shared.f64 %fd51, [%rd216];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd273], %fd52;
add.s64 %rd273, %rd273, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p75, %r386, %r1;
@%p75 bra BB22_88;

BB22_89:
and.b32 %r288, %r260, 31;
membar.cta;
setp.ne.s32	%p76, %r288, 0;
@%p76 bra BB22_93;

@%p2 bra BB22_93;

mul.lo.s32 %r291, %r1, %r228;
mul.wide.u32 %rd217, %r291, 8;
mov.u64 %rd218, sh;
add.s64 %rd274, %rd218, %rd217;
shl.b32 %r292, %r1, 4;
mul.wide.u32 %rd219, %r292, 8;
neg.s64 %rd84, %rd219;
mov.u32 %r387, 0;

BB22_92:
add.s64 %rd220, %rd274, %rd84;
ld.volatile.shared.f64 %fd53, [%rd274];
ld.volatile.shared.f64 %fd54, [%rd220];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd274], %fd55;
add.s64 %rd274, %rd274, 8;
add.s32 %r387, %r387, 1;
setp.lt.s32	%p78, %r387, %r1;
@%p78 bra BB22_92;

BB22_93:
shl.b32 %r297, %r260, 5;
setp.lt.u32	%p1, %r297, %r121;
membar.cta;
bar.sync 0;
@!%p1 bra BB22_119;
bra.uni BB22_94;

BB22_94:
xor.b32 %r73, %r297, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB22_99;

membar.cta;
setp.eq.b32	%p80, %r252, 1;
setp.eq.b32	%p81, %r128, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB22_99;

@%p2 bra BB22_99;

mul.lo.s32 %r309, %r1, %r73;
mul.wide.u32 %rd221, %r309, 8;
mov.u64 %rd222, sh;
add.s64 %rd275, %rd222, %rd221;
shl.b32 %r310, %r1, 5;
mul.wide.u32 %rd223, %r310, 8;
neg.s64 %rd88, %rd223;
mov.u32 %r388, 0;

BB22_98:
add.s64 %rd224, %rd275, %rd88;
ld.volatile.shared.f64 %fd56, [%rd275];
ld.volatile.shared.f64 %fd57, [%rd224];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd275], %fd58;
add.s64 %rd275, %rd275, 8;
add.s32 %r388, %r388, 1;
setp.lt.s32	%p84, %r388, %r1;
@%p84 bra BB22_98;

BB22_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB22_104;

membar.cta;
@%p67 bra BB22_104;

@%p2 bra BB22_104;

mul.lo.s32 %r319, %r1, %r73;
mul.wide.u32 %rd225, %r319, 8;
mov.u64 %rd226, sh;
add.s64 %rd276, %rd226, %rd225;
shl.b32 %r320, %r1, 6;
mul.wide.u32 %rd227, %r320, 8;
neg.s64 %rd92, %rd227;
mov.u32 %r389, 0;

BB22_103:
add.s64 %rd228, %rd276, %rd92;
ld.volatile.shared.f64 %fd59, [%rd276];
ld.volatile.shared.f64 %fd60, [%rd228];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd276], %fd61;
add.s64 %rd276, %rd276, 8;
add.s32 %r389, %r389, 1;
setp.lt.s32	%p88, %r389, %r1;
@%p88 bra BB22_103;

BB22_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB22_109;

membar.cta;
@%p70 bra BB22_109;

@%p2 bra BB22_109;

mul.lo.s32 %r329, %r1, %r73;
mul.wide.u32 %rd229, %r329, 8;
mov.u64 %rd230, sh;
add.s64 %rd277, %rd230, %rd229;
shl.b32 %r330, %r1, 7;
mul.wide.u32 %rd231, %r330, 8;
neg.s64 %rd96, %rd231;
mov.u32 %r390, 0;

BB22_108:
add.s64 %rd232, %rd277, %rd96;
ld.volatile.shared.f64 %fd62, [%rd277];
ld.volatile.shared.f64 %fd63, [%rd232];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd277], %fd64;
add.s64 %rd277, %rd277, 8;
add.s32 %r390, %r390, 1;
setp.lt.s32	%p92, %r390, %r1;
@%p92 bra BB22_108;

BB22_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB22_114;

membar.cta;
@%p73 bra BB22_114;

@%p2 bra BB22_114;

mul.lo.s32 %r339, %r1, %r73;
mul.wide.u32 %rd233, %r339, 8;
mov.u64 %rd234, sh;
add.s64 %rd278, %rd234, %rd233;
shl.b32 %r340, %r1, 8;
mul.wide.u32 %rd235, %r340, 8;
neg.s64 %rd100, %rd235;
mov.u32 %r391, 0;

BB22_113:
add.s64 %rd236, %rd278, %rd100;
ld.volatile.shared.f64 %fd65, [%rd278];
ld.volatile.shared.f64 %fd66, [%rd236];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd278], %fd67;
add.s64 %rd278, %rd278, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p96, %r391, %r1;
@%p96 bra BB22_113;

BB22_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB22_119;

membar.cta;
@%p76 bra BB22_119;

@%p2 bra BB22_119;

mul.lo.s32 %r349, %r1, %r73;
mul.wide.u32 %rd237, %r349, 8;
mov.u64 %rd238, sh;
add.s64 %rd279, %rd238, %rd237;
shl.b32 %r350, %r1, 9;
mul.wide.u32 %rd239, %r350, 8;
neg.s64 %rd104, %rd239;
mov.u32 %r392, 0;

BB22_118:
add.s64 %rd240, %rd279, %rd104;
ld.volatile.shared.f64 %fd68, [%rd279];
ld.volatile.shared.f64 %fd69, [%rd240];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd279], %fd70;
add.s64 %rd279, %rd279, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p100, %r392, %r1;
@%p100 bra BB22_118;

BB22_119:
bar.sync 0;

BB22_120:
@%p54 bra BB22_134;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB22_123;

ld.param.u64 %rd241, [%rd1+152];
cvta.to.global.u64 %rd280, %rd241;
bra.uni BB22_124;

BB22_123:
ld.param.u64 %rd242, [%rd1+184];
setp.eq.s64	%p103, %rd242, 0;
cvta.to.global.u64 %rd243, %rd242;
selp.b64	%rd280, %rd2, %rd243, %p103;

BB22_124:
@%p52 bra BB22_130;

@%p2 bra BB22_130;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd244, [%rd1+96];
cvta.to.global.u64 %rd281, %rd244;
mul.wide.u32 %rd245, %r45, 4;
mov.u64 %rd246, sh;
add.s64 %rd282, %rd246, %rd245;
mov.u32 %r393, 0;

BB22_127:
setp.eq.f64	%p106, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p106 bra BB22_129;

ld.global.f64 %fd72, [%rd281];
mul.f64 %fd75, %fd2, %fd72;

BB22_129:
ld.shared.f64 %fd73, [%rd282];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd281], %fd74;
add.s64 %rd282, %rd282, 8;
add.s64 %rd281, %rd281, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p107, %r393, %r1;
@%p107 bra BB22_127;

BB22_130:
setp.lt.u32	%p108, %r2, 33;
@%p108 bra BB22_132;

bar.sync 0;

BB22_132:
setp.ge.u32	%p109, %r394, %r2;
@%p109 bra BB22_134;

BB22_133:
cvt.u64.u32	%rd247, %r394;
add.s64 %rd248, %rd247, %rd55;
shl.b64 %rd249, %rd248, 2;
mov.u64 %rd250, sh;
add.s64 %rd251, %rd250, %rd249;
ld.shared.u32 %r358, [%rd251];
mul.wide.u32 %rd252, %r394, 4;
add.s64 %rd253, %rd280, %rd252;
st.global.u32 [%rd253], %r358;
add.s32 %r394, %r394, %r121;
setp.lt.u32	%p110, %r394, %r2;
@%p110 bra BB22_133;

BB22_134:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot23[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<4>;
.reg .b32 %r<395>;
.reg .f64 %fd<76>;
.reg .b64 %rd<284>;


mov.u64 %rd283, __local_depot23;
cvta.local.u64 %SP, %rd283;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd117, [%rd1+168];
cvta.to.global.u64 %rd2, %rd117;
ld.param.u32 %r1, [%rd1];
shl.b32 %r90, %r1, 1;
and.b32 %r2, %r90, 1073741822;
mov.u32 %r376, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB23_3;

mul.lo.s32 %r94, %r376, %r2;
mul.wide.u32 %rd118, %r94, 4;
mov.u64 %rd119, sh;
add.s64 %rd254, %rd119, %rd118;
mov.u32 %r359, 0;

BB23_2:
mov.u64 %rd120, 0;
st.shared.u64 [%rd254], %rd120;
add.s64 %rd254, %rd254, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p3, %r359, %r1;
@%p3 bra BB23_2;

BB23_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r361, 0;
mov.u32 %r360, %r361;
@%p4 bra BB23_5;

ld.param.v2.u32 {%r97, %r98}, [%rd1+128];
ld.param.u32 %r101, [%rd1+140];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r6;
div.s32 %r106, %r105, %r6;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r360, %r98, %r110;
min.s32 %r361, %r98, %r111;

BB23_5:
add.s32 %r362, %r360, %r376;
setp.ge.s32	%p5, %r362, %r361;
@%p5 bra BB23_10;

ld.param.u64 %rd121, [%rd1+24];
cvta.to.global.u64 %rd6, %rd121;
ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd122, [%rd1+64];
cvta.to.global.u64 %rd8, %rd122;
add.s32 %r12, %r376, %r360;
mov.u32 %r112, 0;
mov.u32 %r365, %r112;

BB23_7:
mov.u32 %r116, %tid.y;
mul.lo.s32 %r117, %r116, %r2;
mul.wide.u32 %rd123, %r117, 4;
mov.u64 %rd124, sh;
add.s64 %rd256, %rd124, %rd123;
mov.u32 %r118, %ntid.y;
mad.lo.s32 %r119, %r118, %r365, %r12;
cvt.s64.s32	%rd125, %r119;
mul.lo.s64 %rd126, %rd7, %rd125;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd255, %rd6, %rd127;
mul.wide.s32 %rd128, %r362, 8;
add.s64 %rd129, %rd8, %rd128;
ld.global.f64 %fd1, [%rd129];
mov.u32 %r364, %r112;
@%p2 bra BB23_9;

BB23_8:
mov.u32 %r15, %r364;
ld.global.f64 %fd5, [%rd255];
ld.shared.f64 %fd6, [%rd256];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd256], %fd7;
add.s64 %rd256, %rd256, 8;
add.s64 %rd255, %rd255, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r364, %r16;
@%p7 bra BB23_8;

BB23_9:
add.s32 %r362, %r118, %r362;
setp.lt.s32	%p8, %r362, %r361;
add.s32 %r365, %r365, 1;
@%p8 bra BB23_7;

BB23_10:
mov.u32 %r121, %ntid.y;
neg.s32 %r122, %r121;
and.b32 %r123, %r121, %r122;
clz.b32 %r19, %r123;
add.s32 %r20, %r121, -1;
and.b32 %r124, %r20, %r121;
setp.eq.s32	%p9, %r124, 0;
@%p9 bra BB23_12;

add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd131, %rd130;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd131], %rs1;
mov.u64 %rd132, $str1;
cvta.global.u64 %rd133, %rd132;
mov.u32 %r125, 0;
mov.u64 %rd134, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd131], %rs1;
mov.u64 %rd135, $str2;
cvta.global.u64 %rd136, %rd135;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB23_12:
xor.b32 %r21, %r20, %r376;
membar.cta;
and.b32 %r127, %r376, 1;
setp.eq.b32	%p10, %r127, 1;
and.b32 %r128, %r20, 1;
setp.eq.b32	%p11, %r128, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB23_16;

@%p2 bra BB23_16;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd137, %r131, 8;
mov.u64 %rd138, sh;
add.s64 %rd257, %rd138, %rd137;
mul.wide.u32 %rd139, %r1, 8;
neg.s64 %rd16, %rd139;
mov.u32 %r366, 0;

BB23_15:
add.s64 %rd140, %rd257, %rd16;
ld.volatile.shared.f64 %fd8, [%rd257];
ld.volatile.shared.f64 %fd9, [%rd140];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd257], %fd10;
add.s64 %rd257, %rd257, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p14, %r366, %r1;
@%p14 bra BB23_15;

BB23_16:
membar.cta;
and.b32 %r132, %r21, 3;
setp.ne.s32	%p15, %r132, 0;
@%p15 bra BB23_20;

@%p2 bra BB23_20;

mov.u32 %r134, %tid.y;
mul.lo.s32 %r135, %r1, %r134;
mul.wide.u32 %rd141, %r135, 8;
mov.u64 %rd142, sh;
add.s64 %rd258, %rd142, %rd141;
mul.wide.u32 %rd143, %r90, 8;
neg.s64 %rd20, %rd143;
mov.u32 %r367, 0;

BB23_19:
add.s64 %rd144, %rd258, %rd20;
ld.volatile.shared.f64 %fd11, [%rd258];
ld.volatile.shared.f64 %fd12, [%rd144];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd258], %fd13;
add.s64 %rd258, %rd258, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p17, %r367, %r1;
@%p17 bra BB23_19;

BB23_20:
membar.cta;
and.b32 %r137, %r21, 7;
setp.ne.s32	%p18, %r137, 0;
@%p18 bra BB23_24;

@%p2 bra BB23_24;

mov.u32 %r139, %tid.y;
mul.lo.s32 %r140, %r1, %r139;
mul.wide.u32 %rd145, %r140, 8;
mov.u64 %rd146, sh;
add.s64 %rd259, %rd146, %rd145;
shl.b32 %r141, %r1, 2;
mul.wide.u32 %rd147, %r141, 8;
neg.s64 %rd24, %rd147;
mov.u32 %r368, 0;

BB23_23:
add.s64 %rd148, %rd259, %rd24;
ld.volatile.shared.f64 %fd14, [%rd259];
ld.volatile.shared.f64 %fd15, [%rd148];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd259], %fd16;
add.s64 %rd259, %rd259, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p20, %r368, %r1;
@%p20 bra BB23_23;

BB23_24:
membar.cta;
and.b32 %r142, %r21, 15;
setp.ne.s32	%p21, %r142, 0;
@%p21 bra BB23_28;

@%p2 bra BB23_28;

mov.u32 %r144, %tid.y;
mul.lo.s32 %r145, %r1, %r144;
mul.wide.u32 %rd149, %r145, 8;
mov.u64 %rd150, sh;
add.s64 %rd260, %rd150, %rd149;
shl.b32 %r146, %r1, 3;
mul.wide.u32 %rd151, %r146, 8;
neg.s64 %rd28, %rd151;
mov.u32 %r369, 0;

BB23_27:
add.s64 %rd152, %rd260, %rd28;
ld.volatile.shared.f64 %fd17, [%rd260];
ld.volatile.shared.f64 %fd18, [%rd152];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd260], %fd19;
add.s64 %rd260, %rd260, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p23, %r369, %r1;
@%p23 bra BB23_27;

BB23_28:
membar.cta;
and.b32 %r147, %r21, 31;
setp.ne.s32	%p24, %r147, 0;
@%p24 bra BB23_32;

@%p2 bra BB23_32;

mov.u32 %r149, %tid.y;
mul.lo.s32 %r150, %r1, %r149;
mul.wide.u32 %rd153, %r150, 8;
mov.u64 %rd154, sh;
add.s64 %rd261, %rd154, %rd153;
shl.b32 %r151, %r1, 4;
mul.wide.u32 %rd155, %r151, 8;
neg.s64 %rd32, %rd155;
mov.u32 %r370, 0;

BB23_31:
add.s64 %rd156, %rd261, %rd32;
ld.volatile.shared.f64 %fd20, [%rd261];
ld.volatile.shared.f64 %fd21, [%rd156];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd261], %fd22;
add.s64 %rd261, %rd261, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p26, %r370, %r1;
@%p26 bra BB23_31;

BB23_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r121;
@%p27 bra BB23_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB23_38;

mov.u32 %r156, %tid.y;
membar.cta;
and.b32 %r157, %r156, 1;
setp.eq.b32	%p29, %r157, 1;
setp.eq.b32	%p30, %r128, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB23_38;

@%p2 bra BB23_38;

xor.b32 %r160, %r32, %r20;
mul.lo.s32 %r161, %r1, %r160;
mul.wide.u32 %rd157, %r161, 8;
mov.u64 %rd158, sh;
add.s64 %rd262, %rd158, %rd157;
shl.b32 %r162, %r1, 5;
mul.wide.u32 %rd159, %r162, 8;
neg.s64 %rd36, %rd159;
mov.u32 %r371, 0;

BB23_37:
add.s64 %rd160, %rd262, %rd36;
ld.volatile.shared.f64 %fd23, [%rd262];
ld.volatile.shared.f64 %fd24, [%rd160];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd262], %fd25;
add.s64 %rd262, %rd262, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p33, %r371, %r1;
@%p33 bra BB23_37;

BB23_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB23_43;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r20, %r167;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p35, %r169, 0;
@%p35 bra BB23_43;

@%p2 bra BB23_43;

xor.b32 %r173, %r32, %r20;
mul.lo.s32 %r174, %r1, %r173;
mul.wide.u32 %rd161, %r174, 8;
mov.u64 %rd162, sh;
add.s64 %rd263, %rd162, %rd161;
shl.b32 %r175, %r1, 6;
mul.wide.u32 %rd163, %r175, 8;
neg.s64 %rd40, %rd163;
mov.u32 %r372, 0;

BB23_42:
add.s64 %rd164, %rd263, %rd40;
ld.volatile.shared.f64 %fd26, [%rd263];
ld.volatile.shared.f64 %fd27, [%rd164];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd263], %fd28;
add.s64 %rd263, %rd263, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p37, %r372, %r1;
@%p37 bra BB23_42;

BB23_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB23_48;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r20, %r180;
and.b32 %r182, %r181, 7;
membar.cta;
setp.ne.s32	%p39, %r182, 0;
@%p39 bra BB23_48;

@%p2 bra BB23_48;

xor.b32 %r186, %r32, %r20;
mul.lo.s32 %r187, %r1, %r186;
mul.wide.u32 %rd165, %r187, 8;
mov.u64 %rd166, sh;
add.s64 %rd264, %rd166, %rd165;
shl.b32 %r188, %r1, 7;
mul.wide.u32 %rd167, %r188, 8;
neg.s64 %rd44, %rd167;
mov.u32 %r373, 0;

BB23_47:
add.s64 %rd168, %rd264, %rd44;
ld.volatile.shared.f64 %fd29, [%rd264];
ld.volatile.shared.f64 %fd30, [%rd168];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd264], %fd31;
add.s64 %rd264, %rd264, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p41, %r373, %r1;
@%p41 bra BB23_47;

BB23_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB23_53;

mov.u32 %r193, %tid.y;
xor.b32 %r194, %r20, %r193;
and.b32 %r195, %r194, 15;
membar.cta;
setp.ne.s32	%p43, %r195, 0;
@%p43 bra BB23_53;

@%p2 bra BB23_53;

xor.b32 %r199, %r32, %r20;
mul.lo.s32 %r200, %r1, %r199;
mul.wide.u32 %rd169, %r200, 8;
mov.u64 %rd170, sh;
add.s64 %rd265, %rd170, %rd169;
shl.b32 %r201, %r1, 8;
mul.wide.u32 %rd171, %r201, 8;
neg.s64 %rd48, %rd171;
mov.u32 %r374, 0;

BB23_52:
add.s64 %rd172, %rd265, %rd48;
ld.volatile.shared.f64 %fd32, [%rd265];
ld.volatile.shared.f64 %fd33, [%rd172];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd265], %fd34;
add.s64 %rd265, %rd265, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p45, %r374, %r1;
@%p45 bra BB23_52;

BB23_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB23_58;

mov.u32 %r206, %tid.y;
xor.b32 %r207, %r20, %r206;
and.b32 %r208, %r207, 31;
membar.cta;
setp.ne.s32	%p47, %r208, 0;
@%p47 bra BB23_58;

@%p2 bra BB23_58;

xor.b32 %r212, %r32, %r20;
mul.lo.s32 %r213, %r1, %r212;
mul.wide.u32 %rd173, %r213, 8;
mov.u64 %rd174, sh;
add.s64 %rd266, %rd174, %rd173;
shl.b32 %r214, %r1, 9;
mul.wide.u32 %rd175, %r214, 8;
neg.s64 %rd52, %rd175;
mov.u32 %r375, 0;

BB23_57:
add.s64 %rd176, %rd266, %rd52;
ld.volatile.shared.f64 %fd35, [%rd266];
ld.volatile.shared.f64 %fd36, [%rd176];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd266], %fd37;
add.s64 %rd266, %rd266, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p49, %r375, %r1;
@%p49 bra BB23_57;

BB23_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd55, %r45;
mov.u32 %r216, %ctaid.x;
mul.lo.s32 %r217, %r216, %r2;
cvt.u64.u32	%rd56, %r217;
setp.ge.s32	%p50, %r376, %r2;
@%p50 bra BB23_60;

BB23_59:
cvt.s64.s32	%rd177, %r376;
add.s64 %rd178, %rd177, %rd55;
shl.b64 %rd179, %rd178, 2;
mov.u64 %rd180, sh;
add.s64 %rd181, %rd180, %rd179;
ld.shared.u32 %r218, [%rd181];
add.s64 %rd182, %rd177, %rd56;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd184, %rd2, %rd183;
st.global.u32 [%rd184], %r218;
add.s32 %r376, %r376, %r121;
setp.lt.s32	%p51, %r376, %r2;
@%p51 bra BB23_59;

BB23_60:
mov.u32 %r394, %tid.y;
mov.u32 %r377, 0;
setp.ne.s32	%p52, %r394, 0;
@%p52 bra BB23_62;

ld.param.u64 %rd185, [%rd1+176];
cvta.to.global.u64 %rd186, %rd185;
add.s32 %r222, %r6, -1;
atom.global.inc.u32 %r223, [%rd186], %r222;
add.s32 %r224, %r223, 1;
setp.lt.u32	%p53, %r224, %r6;
selp.u32	%r377, 1, 0, %p53;

BB23_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r377, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB23_120;

mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r19;
mov.u32 %r228, %tid.y;
mul.wide.u32 %rd187, %r6, %r228;
shr.u64 %rd57, %rd187, %r226;
cvt.u32.u64	%r379, %rd57;
add.s32 %r229, %r228, 1;
mul.wide.u32 %rd188, %r6, %r229;
shr.u64 %rd189, %rd188, %r226;
cvt.u32.u64	%r53, %rd189;
@%p2 bra BB23_66;

mul.lo.s32 %r234, %r228, %r2;
mul.wide.u32 %rd190, %r234, 4;
mov.u64 %rd191, sh;
add.s64 %rd267, %rd191, %rd190;
mov.u32 %r378, 0;

BB23_65:
mov.u64 %rd192, 0;
st.shared.u64 [%rd267], %rd192;
add.s64 %rd267, %rd267, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p56, %r378, %r1;
@%p56 bra BB23_65;

BB23_66:
setp.ge.u32	%p57, %r379, %r53;
@%p57 bra BB23_71;

cvt.u32.u64	%r238, %rd57;
mul.lo.s32 %r56, %r2, %r238;
mov.u32 %r235, 0;
mov.u32 %r382, %r235;

BB23_68:
mul.lo.s32 %r243, %r228, %r2;
mul.wide.u32 %rd193, %r243, 4;
mov.u64 %rd194, sh;
add.s64 %rd269, %rd194, %rd193;
mad.lo.s32 %r244, %r2, %r382, %r56;
mul.wide.u32 %rd195, %r244, 4;
add.s64 %rd268, %rd2, %rd195;
mov.u32 %r381, %r235;
@%p2 bra BB23_70;

BB23_69:
mov.u32 %r59, %r381;
ld.volatile.shared.f64 %fd38, [%rd269];
ld.volatile.global.f64 %fd39, [%rd268];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd269], %fd40;
add.s64 %rd269, %rd269, 8;
add.s64 %rd268, %rd268, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r381, %r60;
@%p59 bra BB23_69;

BB23_70:
add.s32 %r379, %r379, 1;
setp.lt.u32	%p60, %r379, %r53;
add.s32 %r382, %r382, 1;
@%p60 bra BB23_68;

BB23_71:
@%p9 bra BB23_73;

add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd197, %rd196;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd197], %rs2;
mov.u64 %rd198, $str2;
cvta.global.u64 %rd199, %rd198;
mov.u32 %r248, 0;
mov.u64 %rd200, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 param1;
st.param.b64	[param1+0], %rd196;
.param .b32 param2;
st.param.b32	[param2+0], %r248;
.param .b64 param3;
st.param.b64	[param3+0], %rd196;
.param .b64 param4;
st.param.b64	[param4+0], %rd200;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB23_73:
membar.cta;
and.b32 %r252, %r228, 1;
setp.eq.b32	%p62, %r252, 1;
setp.eq.b32	%p63, %r128, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB23_77;

@%p2 bra BB23_77;

mul.lo.s32 %r256, %r1, %r228;
mul.wide.u32 %rd201, %r256, 8;
mov.u64 %rd202, sh;
add.s64 %rd270, %rd202, %rd201;
mul.wide.u32 %rd203, %r1, 8;
neg.s64 %rd68, %rd203;
mov.u32 %r383, 0;

BB23_76:
add.s64 %rd204, %rd270, %rd68;
ld.volatile.shared.f64 %fd41, [%rd270];
ld.volatile.shared.f64 %fd42, [%rd204];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd270], %fd43;
add.s64 %rd270, %rd270, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p66, %r383, %r1;
@%p66 bra BB23_76;

BB23_77:
xor.b32 %r260, %r20, %r228;
and.b32 %r261, %r260, 3;
membar.cta;
setp.ne.s32	%p67, %r261, 0;
@%p67 bra BB23_81;

@%p2 bra BB23_81;

mul.lo.s32 %r264, %r1, %r228;
mul.wide.u32 %rd205, %r264, 8;
mov.u64 %rd206, sh;
add.s64 %rd271, %rd206, %rd205;
mul.wide.u32 %rd207, %r90, 8;
neg.s64 %rd72, %rd207;
mov.u32 %r384, 0;

BB23_80:
add.s64 %rd208, %rd271, %rd72;
ld.volatile.shared.f64 %fd44, [%rd271];
ld.volatile.shared.f64 %fd45, [%rd208];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd271], %fd46;
add.s64 %rd271, %rd271, 8;
add.s32 %r384, %r384, 1;
setp.lt.s32	%p69, %r384, %r1;
@%p69 bra BB23_80;

BB23_81:
and.b32 %r270, %r260, 7;
membar.cta;
setp.ne.s32	%p70, %r270, 0;
@%p70 bra BB23_85;

@%p2 bra BB23_85;

mul.lo.s32 %r273, %r1, %r228;
mul.wide.u32 %rd209, %r273, 8;
mov.u64 %rd210, sh;
add.s64 %rd272, %rd210, %rd209;
shl.b32 %r274, %r1, 2;
mul.wide.u32 %rd211, %r274, 8;
neg.s64 %rd76, %rd211;
mov.u32 %r385, 0;

BB23_84:
add.s64 %rd212, %rd272, %rd76;
ld.volatile.shared.f64 %fd47, [%rd272];
ld.volatile.shared.f64 %fd48, [%rd212];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd272], %fd49;
add.s64 %rd272, %rd272, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p72, %r385, %r1;
@%p72 bra BB23_84;

BB23_85:
and.b32 %r279, %r260, 15;
membar.cta;
setp.ne.s32	%p73, %r279, 0;
@%p73 bra BB23_89;

@%p2 bra BB23_89;

mul.lo.s32 %r282, %r1, %r228;
mul.wide.u32 %rd213, %r282, 8;
mov.u64 %rd214, sh;
add.s64 %rd273, %rd214, %rd213;
shl.b32 %r283, %r1, 3;
mul.wide.u32 %rd215, %r283, 8;
neg.s64 %rd80, %rd215;
mov.u32 %r386, 0;

BB23_88:
add.s64 %rd216, %rd273, %rd80;
ld.volatile.shared.f64 %fd50, [%rd273];
ld.volatile.shared.f64 %fd51, [%rd216];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd273], %fd52;
add.s64 %rd273, %rd273, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p75, %r386, %r1;
@%p75 bra BB23_88;

BB23_89:
and.b32 %r288, %r260, 31;
membar.cta;
setp.ne.s32	%p76, %r288, 0;
@%p76 bra BB23_93;

@%p2 bra BB23_93;

mul.lo.s32 %r291, %r1, %r228;
mul.wide.u32 %rd217, %r291, 8;
mov.u64 %rd218, sh;
add.s64 %rd274, %rd218, %rd217;
shl.b32 %r292, %r1, 4;
mul.wide.u32 %rd219, %r292, 8;
neg.s64 %rd84, %rd219;
mov.u32 %r387, 0;

BB23_92:
add.s64 %rd220, %rd274, %rd84;
ld.volatile.shared.f64 %fd53, [%rd274];
ld.volatile.shared.f64 %fd54, [%rd220];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd274], %fd55;
add.s64 %rd274, %rd274, 8;
add.s32 %r387, %r387, 1;
setp.lt.s32	%p78, %r387, %r1;
@%p78 bra BB23_92;

BB23_93:
shl.b32 %r297, %r260, 5;
setp.lt.u32	%p1, %r297, %r121;
membar.cta;
bar.sync 0;
@!%p1 bra BB23_119;
bra.uni BB23_94;

BB23_94:
xor.b32 %r73, %r297, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB23_99;

membar.cta;
setp.eq.b32	%p80, %r252, 1;
setp.eq.b32	%p81, %r128, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB23_99;

@%p2 bra BB23_99;

mul.lo.s32 %r309, %r1, %r73;
mul.wide.u32 %rd221, %r309, 8;
mov.u64 %rd222, sh;
add.s64 %rd275, %rd222, %rd221;
shl.b32 %r310, %r1, 5;
mul.wide.u32 %rd223, %r310, 8;
neg.s64 %rd88, %rd223;
mov.u32 %r388, 0;

BB23_98:
add.s64 %rd224, %rd275, %rd88;
ld.volatile.shared.f64 %fd56, [%rd275];
ld.volatile.shared.f64 %fd57, [%rd224];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd275], %fd58;
add.s64 %rd275, %rd275, 8;
add.s32 %r388, %r388, 1;
setp.lt.s32	%p84, %r388, %r1;
@%p84 bra BB23_98;

BB23_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB23_104;

membar.cta;
@%p67 bra BB23_104;

@%p2 bra BB23_104;

mul.lo.s32 %r319, %r1, %r73;
mul.wide.u32 %rd225, %r319, 8;
mov.u64 %rd226, sh;
add.s64 %rd276, %rd226, %rd225;
shl.b32 %r320, %r1, 6;
mul.wide.u32 %rd227, %r320, 8;
neg.s64 %rd92, %rd227;
mov.u32 %r389, 0;

BB23_103:
add.s64 %rd228, %rd276, %rd92;
ld.volatile.shared.f64 %fd59, [%rd276];
ld.volatile.shared.f64 %fd60, [%rd228];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd276], %fd61;
add.s64 %rd276, %rd276, 8;
add.s32 %r389, %r389, 1;
setp.lt.s32	%p88, %r389, %r1;
@%p88 bra BB23_103;

BB23_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB23_109;

membar.cta;
@%p70 bra BB23_109;

@%p2 bra BB23_109;

mul.lo.s32 %r329, %r1, %r73;
mul.wide.u32 %rd229, %r329, 8;
mov.u64 %rd230, sh;
add.s64 %rd277, %rd230, %rd229;
shl.b32 %r330, %r1, 7;
mul.wide.u32 %rd231, %r330, 8;
neg.s64 %rd96, %rd231;
mov.u32 %r390, 0;

BB23_108:
add.s64 %rd232, %rd277, %rd96;
ld.volatile.shared.f64 %fd62, [%rd277];
ld.volatile.shared.f64 %fd63, [%rd232];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd277], %fd64;
add.s64 %rd277, %rd277, 8;
add.s32 %r390, %r390, 1;
setp.lt.s32	%p92, %r390, %r1;
@%p92 bra BB23_108;

BB23_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB23_114;

membar.cta;
@%p73 bra BB23_114;

@%p2 bra BB23_114;

mul.lo.s32 %r339, %r1, %r73;
mul.wide.u32 %rd233, %r339, 8;
mov.u64 %rd234, sh;
add.s64 %rd278, %rd234, %rd233;
shl.b32 %r340, %r1, 8;
mul.wide.u32 %rd235, %r340, 8;
neg.s64 %rd100, %rd235;
mov.u32 %r391, 0;

BB23_113:
add.s64 %rd236, %rd278, %rd100;
ld.volatile.shared.f64 %fd65, [%rd278];
ld.volatile.shared.f64 %fd66, [%rd236];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd278], %fd67;
add.s64 %rd278, %rd278, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p96, %r391, %r1;
@%p96 bra BB23_113;

BB23_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB23_119;

membar.cta;
@%p76 bra BB23_119;

@%p2 bra BB23_119;

mul.lo.s32 %r349, %r1, %r73;
mul.wide.u32 %rd237, %r349, 8;
mov.u64 %rd238, sh;
add.s64 %rd279, %rd238, %rd237;
shl.b32 %r350, %r1, 9;
mul.wide.u32 %rd239, %r350, 8;
neg.s64 %rd104, %rd239;
mov.u32 %r392, 0;

BB23_118:
add.s64 %rd240, %rd279, %rd104;
ld.volatile.shared.f64 %fd68, [%rd279];
ld.volatile.shared.f64 %fd69, [%rd240];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd279], %fd70;
add.s64 %rd279, %rd279, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p100, %r392, %r1;
@%p100 bra BB23_118;

BB23_119:
bar.sync 0;

BB23_120:
@%p54 bra BB23_134;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB23_123;

ld.param.u64 %rd241, [%rd1+152];
cvta.to.global.u64 %rd280, %rd241;
bra.uni BB23_124;

BB23_123:
ld.param.u64 %rd242, [%rd1+184];
setp.eq.s64	%p103, %rd242, 0;
cvta.to.global.u64 %rd243, %rd242;
selp.b64	%rd280, %rd2, %rd243, %p103;

BB23_124:
@%p52 bra BB23_130;

@%p2 bra BB23_130;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd244, [%rd1+96];
cvta.to.global.u64 %rd281, %rd244;
mul.wide.u32 %rd245, %r45, 4;
mov.u64 %rd246, sh;
add.s64 %rd282, %rd246, %rd245;
mov.u32 %r393, 0;

BB23_127:
setp.eq.f64	%p106, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p106 bra BB23_129;

ld.global.f64 %fd72, [%rd281];
mul.f64 %fd75, %fd2, %fd72;

BB23_129:
ld.shared.f64 %fd73, [%rd282];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd281], %fd74;
add.s64 %rd282, %rd282, 8;
add.s64 %rd281, %rd281, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p107, %r393, %r1;
@%p107 bra BB23_127;

BB23_130:
setp.lt.u32	%p108, %r2, 33;
@%p108 bra BB23_132;

bar.sync 0;

BB23_132:
setp.ge.u32	%p109, %r394, %r2;
@%p109 bra BB23_134;

BB23_133:
cvt.u64.u32	%rd247, %r394;
add.s64 %rd248, %rd247, %rd55;
shl.b64 %rd249, %rd248, 2;
mov.u64 %rd250, sh;
add.s64 %rd251, %rd250, %rd249;
ld.shared.u32 %r358, [%rd251];
mul.wide.u32 %rd252, %r394, 4;
add.s64 %rd253, %rd280, %rd252;
st.global.u32 [%rd253], %r358;
add.s32 %r394, %r394, %r121;
setp.lt.u32	%p110, %r394, %r2;
@%p110 bra BB23_133;

BB23_134:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot24[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<4>;
.reg .b32 %r<395>;
.reg .f64 %fd<78>;
.reg .b64 %rd<284>;


mov.u64 %rd283, __local_depot24;
cvta.local.u64 %SP, %rd283;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi0EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd117, [%rd1+168];
cvta.to.global.u64 %rd2, %rd117;
ld.param.u32 %r1, [%rd1];
shl.b32 %r90, %r1, 1;
and.b32 %r2, %r90, 1073741822;
mov.u32 %r376, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB24_3;

mul.lo.s32 %r94, %r376, %r2;
mul.wide.u32 %rd118, %r94, 4;
mov.u64 %rd119, sh;
add.s64 %rd254, %rd119, %rd118;
mov.u32 %r359, 0;

BB24_2:
mov.u64 %rd120, 0;
st.shared.u64 [%rd254], %rd120;
add.s64 %rd254, %rd254, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p3, %r359, %r1;
@%p3 bra BB24_2;

BB24_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r361, 0;
mov.u32 %r360, %r361;
@%p4 bra BB24_5;

ld.param.v2.u32 {%r97, %r98}, [%rd1+128];
ld.param.u32 %r101, [%rd1+140];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r6;
div.s32 %r106, %r105, %r6;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r360, %r98, %r110;
min.s32 %r361, %r98, %r111;

BB24_5:
add.s32 %r362, %r360, %r376;
setp.ge.s32	%p5, %r362, %r361;
@%p5 bra BB24_10;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd121, [%rd1+24];
cvta.to.global.u64 %rd6, %rd121;
ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd122, [%rd1+64];
cvta.to.global.u64 %rd8, %rd122;
add.s32 %r12, %r376, %r360;
mov.u32 %r112, 0;
mov.u32 %r365, %r112;

BB24_7:
mov.u32 %r116, %tid.y;
mul.lo.s32 %r117, %r116, %r2;
mul.wide.u32 %rd123, %r117, 4;
mov.u64 %rd124, sh;
add.s64 %rd256, %rd124, %rd123;
mov.u32 %r118, %ntid.y;
mad.lo.s32 %r119, %r118, %r365, %r12;
cvt.s64.s32	%rd125, %r119;
mul.lo.s64 %rd126, %rd7, %rd125;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd255, %rd6, %rd127;
mul.wide.s32 %rd128, %r362, 8;
add.s64 %rd129, %rd8, %rd128;
ld.global.f64 %fd2, [%rd129];
mov.u32 %r364, %r112;
@%p2 bra BB24_9;

BB24_8:
mov.u32 %r15, %r364;
ld.global.f64 %fd6, [%rd255];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd256];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd256], %fd9;
add.s64 %rd256, %rd256, 8;
add.s64 %rd255, %rd255, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r364, %r16;
@%p7 bra BB24_8;

BB24_9:
add.s32 %r362, %r118, %r362;
setp.lt.s32	%p8, %r362, %r361;
add.s32 %r365, %r365, 1;
@%p8 bra BB24_7;

BB24_10:
mov.u32 %r121, %ntid.y;
neg.s32 %r122, %r121;
and.b32 %r123, %r121, %r122;
clz.b32 %r19, %r123;
add.s32 %r20, %r121, -1;
and.b32 %r124, %r20, %r121;
setp.eq.s32	%p9, %r124, 0;
@%p9 bra BB24_12;

add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd131, %rd130;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd131], %rs1;
mov.u64 %rd132, $str1;
cvta.global.u64 %rd133, %rd132;
mov.u32 %r125, 0;
mov.u64 %rd134, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd131], %rs1;
mov.u64 %rd135, $str2;
cvta.global.u64 %rd136, %rd135;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB24_12:
xor.b32 %r21, %r20, %r376;
membar.cta;
and.b32 %r127, %r376, 1;
setp.eq.b32	%p10, %r127, 1;
and.b32 %r128, %r20, 1;
setp.eq.b32	%p11, %r128, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB24_16;

@%p2 bra BB24_16;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd137, %r131, 8;
mov.u64 %rd138, sh;
add.s64 %rd257, %rd138, %rd137;
mul.wide.u32 %rd139, %r1, 8;
neg.s64 %rd16, %rd139;
mov.u32 %r366, 0;

BB24_15:
add.s64 %rd140, %rd257, %rd16;
ld.volatile.shared.f64 %fd10, [%rd257];
ld.volatile.shared.f64 %fd11, [%rd140];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd257], %fd12;
add.s64 %rd257, %rd257, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p14, %r366, %r1;
@%p14 bra BB24_15;

BB24_16:
membar.cta;
and.b32 %r132, %r21, 3;
setp.ne.s32	%p15, %r132, 0;
@%p15 bra BB24_20;

@%p2 bra BB24_20;

mov.u32 %r134, %tid.y;
mul.lo.s32 %r135, %r1, %r134;
mul.wide.u32 %rd141, %r135, 8;
mov.u64 %rd142, sh;
add.s64 %rd258, %rd142, %rd141;
mul.wide.u32 %rd143, %r90, 8;
neg.s64 %rd20, %rd143;
mov.u32 %r367, 0;

BB24_19:
add.s64 %rd144, %rd258, %rd20;
ld.volatile.shared.f64 %fd13, [%rd258];
ld.volatile.shared.f64 %fd14, [%rd144];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd258], %fd15;
add.s64 %rd258, %rd258, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p17, %r367, %r1;
@%p17 bra BB24_19;

BB24_20:
membar.cta;
and.b32 %r137, %r21, 7;
setp.ne.s32	%p18, %r137, 0;
@%p18 bra BB24_24;

@%p2 bra BB24_24;

mov.u32 %r139, %tid.y;
mul.lo.s32 %r140, %r1, %r139;
mul.wide.u32 %rd145, %r140, 8;
mov.u64 %rd146, sh;
add.s64 %rd259, %rd146, %rd145;
shl.b32 %r141, %r1, 2;
mul.wide.u32 %rd147, %r141, 8;
neg.s64 %rd24, %rd147;
mov.u32 %r368, 0;

BB24_23:
add.s64 %rd148, %rd259, %rd24;
ld.volatile.shared.f64 %fd16, [%rd259];
ld.volatile.shared.f64 %fd17, [%rd148];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd259], %fd18;
add.s64 %rd259, %rd259, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p20, %r368, %r1;
@%p20 bra BB24_23;

BB24_24:
membar.cta;
and.b32 %r142, %r21, 15;
setp.ne.s32	%p21, %r142, 0;
@%p21 bra BB24_28;

@%p2 bra BB24_28;

mov.u32 %r144, %tid.y;
mul.lo.s32 %r145, %r1, %r144;
mul.wide.u32 %rd149, %r145, 8;
mov.u64 %rd150, sh;
add.s64 %rd260, %rd150, %rd149;
shl.b32 %r146, %r1, 3;
mul.wide.u32 %rd151, %r146, 8;
neg.s64 %rd28, %rd151;
mov.u32 %r369, 0;

BB24_27:
add.s64 %rd152, %rd260, %rd28;
ld.volatile.shared.f64 %fd19, [%rd260];
ld.volatile.shared.f64 %fd20, [%rd152];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd260], %fd21;
add.s64 %rd260, %rd260, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p23, %r369, %r1;
@%p23 bra BB24_27;

BB24_28:
membar.cta;
and.b32 %r147, %r21, 31;
setp.ne.s32	%p24, %r147, 0;
@%p24 bra BB24_32;

@%p2 bra BB24_32;

mov.u32 %r149, %tid.y;
mul.lo.s32 %r150, %r1, %r149;
mul.wide.u32 %rd153, %r150, 8;
mov.u64 %rd154, sh;
add.s64 %rd261, %rd154, %rd153;
shl.b32 %r151, %r1, 4;
mul.wide.u32 %rd155, %r151, 8;
neg.s64 %rd32, %rd155;
mov.u32 %r370, 0;

BB24_31:
add.s64 %rd156, %rd261, %rd32;
ld.volatile.shared.f64 %fd22, [%rd261];
ld.volatile.shared.f64 %fd23, [%rd156];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd261], %fd24;
add.s64 %rd261, %rd261, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p26, %r370, %r1;
@%p26 bra BB24_31;

BB24_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r121;
@%p27 bra BB24_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB24_38;

mov.u32 %r156, %tid.y;
membar.cta;
and.b32 %r157, %r156, 1;
setp.eq.b32	%p29, %r157, 1;
setp.eq.b32	%p30, %r128, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB24_38;

@%p2 bra BB24_38;

xor.b32 %r160, %r32, %r20;
mul.lo.s32 %r161, %r1, %r160;
mul.wide.u32 %rd157, %r161, 8;
mov.u64 %rd158, sh;
add.s64 %rd262, %rd158, %rd157;
shl.b32 %r162, %r1, 5;
mul.wide.u32 %rd159, %r162, 8;
neg.s64 %rd36, %rd159;
mov.u32 %r371, 0;

BB24_37:
add.s64 %rd160, %rd262, %rd36;
ld.volatile.shared.f64 %fd25, [%rd262];
ld.volatile.shared.f64 %fd26, [%rd160];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd262], %fd27;
add.s64 %rd262, %rd262, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p33, %r371, %r1;
@%p33 bra BB24_37;

BB24_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB24_43;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r20, %r167;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p35, %r169, 0;
@%p35 bra BB24_43;

@%p2 bra BB24_43;

xor.b32 %r173, %r32, %r20;
mul.lo.s32 %r174, %r1, %r173;
mul.wide.u32 %rd161, %r174, 8;
mov.u64 %rd162, sh;
add.s64 %rd263, %rd162, %rd161;
shl.b32 %r175, %r1, 6;
mul.wide.u32 %rd163, %r175, 8;
neg.s64 %rd40, %rd163;
mov.u32 %r372, 0;

BB24_42:
add.s64 %rd164, %rd263, %rd40;
ld.volatile.shared.f64 %fd28, [%rd263];
ld.volatile.shared.f64 %fd29, [%rd164];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd263], %fd30;
add.s64 %rd263, %rd263, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p37, %r372, %r1;
@%p37 bra BB24_42;

BB24_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB24_48;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r20, %r180;
and.b32 %r182, %r181, 7;
membar.cta;
setp.ne.s32	%p39, %r182, 0;
@%p39 bra BB24_48;

@%p2 bra BB24_48;

xor.b32 %r186, %r32, %r20;
mul.lo.s32 %r187, %r1, %r186;
mul.wide.u32 %rd165, %r187, 8;
mov.u64 %rd166, sh;
add.s64 %rd264, %rd166, %rd165;
shl.b32 %r188, %r1, 7;
mul.wide.u32 %rd167, %r188, 8;
neg.s64 %rd44, %rd167;
mov.u32 %r373, 0;

BB24_47:
add.s64 %rd168, %rd264, %rd44;
ld.volatile.shared.f64 %fd31, [%rd264];
ld.volatile.shared.f64 %fd32, [%rd168];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd264], %fd33;
add.s64 %rd264, %rd264, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p41, %r373, %r1;
@%p41 bra BB24_47;

BB24_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB24_53;

mov.u32 %r193, %tid.y;
xor.b32 %r194, %r20, %r193;
and.b32 %r195, %r194, 15;
membar.cta;
setp.ne.s32	%p43, %r195, 0;
@%p43 bra BB24_53;

@%p2 bra BB24_53;

xor.b32 %r199, %r32, %r20;
mul.lo.s32 %r200, %r1, %r199;
mul.wide.u32 %rd169, %r200, 8;
mov.u64 %rd170, sh;
add.s64 %rd265, %rd170, %rd169;
shl.b32 %r201, %r1, 8;
mul.wide.u32 %rd171, %r201, 8;
neg.s64 %rd48, %rd171;
mov.u32 %r374, 0;

BB24_52:
add.s64 %rd172, %rd265, %rd48;
ld.volatile.shared.f64 %fd34, [%rd265];
ld.volatile.shared.f64 %fd35, [%rd172];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd265], %fd36;
add.s64 %rd265, %rd265, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p45, %r374, %r1;
@%p45 bra BB24_52;

BB24_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB24_58;

mov.u32 %r206, %tid.y;
xor.b32 %r207, %r20, %r206;
and.b32 %r208, %r207, 31;
membar.cta;
setp.ne.s32	%p47, %r208, 0;
@%p47 bra BB24_58;

@%p2 bra BB24_58;

xor.b32 %r212, %r32, %r20;
mul.lo.s32 %r213, %r1, %r212;
mul.wide.u32 %rd173, %r213, 8;
mov.u64 %rd174, sh;
add.s64 %rd266, %rd174, %rd173;
shl.b32 %r214, %r1, 9;
mul.wide.u32 %rd175, %r214, 8;
neg.s64 %rd52, %rd175;
mov.u32 %r375, 0;

BB24_57:
add.s64 %rd176, %rd266, %rd52;
ld.volatile.shared.f64 %fd37, [%rd266];
ld.volatile.shared.f64 %fd38, [%rd176];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd266], %fd39;
add.s64 %rd266, %rd266, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p49, %r375, %r1;
@%p49 bra BB24_57;

BB24_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd55, %r45;
mov.u32 %r216, %ctaid.x;
mul.lo.s32 %r217, %r216, %r2;
cvt.u64.u32	%rd56, %r217;
setp.ge.s32	%p50, %r376, %r2;
@%p50 bra BB24_60;

BB24_59:
cvt.s64.s32	%rd177, %r376;
add.s64 %rd178, %rd177, %rd55;
shl.b64 %rd179, %rd178, 2;
mov.u64 %rd180, sh;
add.s64 %rd181, %rd180, %rd179;
ld.shared.u32 %r218, [%rd181];
add.s64 %rd182, %rd177, %rd56;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd184, %rd2, %rd183;
st.global.u32 [%rd184], %r218;
add.s32 %r376, %r376, %r121;
setp.lt.s32	%p51, %r376, %r2;
@%p51 bra BB24_59;

BB24_60:
mov.u32 %r394, %tid.y;
mov.u32 %r377, 0;
setp.ne.s32	%p52, %r394, 0;
@%p52 bra BB24_62;

ld.param.u64 %rd185, [%rd1+176];
cvta.to.global.u64 %rd186, %rd185;
add.s32 %r222, %r6, -1;
atom.global.inc.u32 %r223, [%rd186], %r222;
add.s32 %r224, %r223, 1;
setp.lt.u32	%p53, %r224, %r6;
selp.u32	%r377, 1, 0, %p53;

BB24_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r377, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB24_120;

mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r19;
mov.u32 %r228, %tid.y;
mul.wide.u32 %rd187, %r6, %r228;
shr.u64 %rd57, %rd187, %r226;
cvt.u32.u64	%r379, %rd57;
add.s32 %r229, %r228, 1;
mul.wide.u32 %rd188, %r6, %r229;
shr.u64 %rd189, %rd188, %r226;
cvt.u32.u64	%r53, %rd189;
@%p2 bra BB24_66;

mul.lo.s32 %r234, %r228, %r2;
mul.wide.u32 %rd190, %r234, 4;
mov.u64 %rd191, sh;
add.s64 %rd267, %rd191, %rd190;
mov.u32 %r378, 0;

BB24_65:
mov.u64 %rd192, 0;
st.shared.u64 [%rd267], %rd192;
add.s64 %rd267, %rd267, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p56, %r378, %r1;
@%p56 bra BB24_65;

BB24_66:
setp.ge.u32	%p57, %r379, %r53;
@%p57 bra BB24_71;

cvt.u32.u64	%r238, %rd57;
mul.lo.s32 %r56, %r2, %r238;
mov.u32 %r235, 0;
mov.u32 %r382, %r235;

BB24_68:
mul.lo.s32 %r243, %r228, %r2;
mul.wide.u32 %rd193, %r243, 4;
mov.u64 %rd194, sh;
add.s64 %rd269, %rd194, %rd193;
mad.lo.s32 %r244, %r2, %r382, %r56;
mul.wide.u32 %rd195, %r244, 4;
add.s64 %rd268, %rd2, %rd195;
mov.u32 %r381, %r235;
@%p2 bra BB24_70;

BB24_69:
mov.u32 %r59, %r381;
ld.volatile.shared.f64 %fd40, [%rd269];
ld.volatile.global.f64 %fd41, [%rd268];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd269], %fd42;
add.s64 %rd269, %rd269, 8;
add.s64 %rd268, %rd268, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r381, %r60;
@%p59 bra BB24_69;

BB24_70:
add.s32 %r379, %r379, 1;
setp.lt.u32	%p60, %r379, %r53;
add.s32 %r382, %r382, 1;
@%p60 bra BB24_68;

BB24_71:
@%p9 bra BB24_73;

add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd197, %rd196;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd197], %rs2;
mov.u64 %rd198, $str2;
cvta.global.u64 %rd199, %rd198;
mov.u32 %r248, 0;
mov.u64 %rd200, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 param1;
st.param.b64	[param1+0], %rd196;
.param .b32 param2;
st.param.b32	[param2+0], %r248;
.param .b64 param3;
st.param.b64	[param3+0], %rd196;
.param .b64 param4;
st.param.b64	[param4+0], %rd200;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB24_73:
membar.cta;
and.b32 %r252, %r228, 1;
setp.eq.b32	%p62, %r252, 1;
setp.eq.b32	%p63, %r128, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB24_77;

@%p2 bra BB24_77;

mul.lo.s32 %r256, %r1, %r228;
mul.wide.u32 %rd201, %r256, 8;
mov.u64 %rd202, sh;
add.s64 %rd270, %rd202, %rd201;
mul.wide.u32 %rd203, %r1, 8;
neg.s64 %rd68, %rd203;
mov.u32 %r383, 0;

BB24_76:
add.s64 %rd204, %rd270, %rd68;
ld.volatile.shared.f64 %fd43, [%rd270];
ld.volatile.shared.f64 %fd44, [%rd204];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd270], %fd45;
add.s64 %rd270, %rd270, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p66, %r383, %r1;
@%p66 bra BB24_76;

BB24_77:
xor.b32 %r260, %r20, %r228;
and.b32 %r261, %r260, 3;
membar.cta;
setp.ne.s32	%p67, %r261, 0;
@%p67 bra BB24_81;

@%p2 bra BB24_81;

mul.lo.s32 %r264, %r1, %r228;
mul.wide.u32 %rd205, %r264, 8;
mov.u64 %rd206, sh;
add.s64 %rd271, %rd206, %rd205;
mul.wide.u32 %rd207, %r90, 8;
neg.s64 %rd72, %rd207;
mov.u32 %r384, 0;

BB24_80:
add.s64 %rd208, %rd271, %rd72;
ld.volatile.shared.f64 %fd46, [%rd271];
ld.volatile.shared.f64 %fd47, [%rd208];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd271], %fd48;
add.s64 %rd271, %rd271, 8;
add.s32 %r384, %r384, 1;
setp.lt.s32	%p69, %r384, %r1;
@%p69 bra BB24_80;

BB24_81:
and.b32 %r270, %r260, 7;
membar.cta;
setp.ne.s32	%p70, %r270, 0;
@%p70 bra BB24_85;

@%p2 bra BB24_85;

mul.lo.s32 %r273, %r1, %r228;
mul.wide.u32 %rd209, %r273, 8;
mov.u64 %rd210, sh;
add.s64 %rd272, %rd210, %rd209;
shl.b32 %r274, %r1, 2;
mul.wide.u32 %rd211, %r274, 8;
neg.s64 %rd76, %rd211;
mov.u32 %r385, 0;

BB24_84:
add.s64 %rd212, %rd272, %rd76;
ld.volatile.shared.f64 %fd49, [%rd272];
ld.volatile.shared.f64 %fd50, [%rd212];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd272], %fd51;
add.s64 %rd272, %rd272, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p72, %r385, %r1;
@%p72 bra BB24_84;

BB24_85:
and.b32 %r279, %r260, 15;
membar.cta;
setp.ne.s32	%p73, %r279, 0;
@%p73 bra BB24_89;

@%p2 bra BB24_89;

mul.lo.s32 %r282, %r1, %r228;
mul.wide.u32 %rd213, %r282, 8;
mov.u64 %rd214, sh;
add.s64 %rd273, %rd214, %rd213;
shl.b32 %r283, %r1, 3;
mul.wide.u32 %rd215, %r283, 8;
neg.s64 %rd80, %rd215;
mov.u32 %r386, 0;

BB24_88:
add.s64 %rd216, %rd273, %rd80;
ld.volatile.shared.f64 %fd52, [%rd273];
ld.volatile.shared.f64 %fd53, [%rd216];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd273], %fd54;
add.s64 %rd273, %rd273, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p75, %r386, %r1;
@%p75 bra BB24_88;

BB24_89:
and.b32 %r288, %r260, 31;
membar.cta;
setp.ne.s32	%p76, %r288, 0;
@%p76 bra BB24_93;

@%p2 bra BB24_93;

mul.lo.s32 %r291, %r1, %r228;
mul.wide.u32 %rd217, %r291, 8;
mov.u64 %rd218, sh;
add.s64 %rd274, %rd218, %rd217;
shl.b32 %r292, %r1, 4;
mul.wide.u32 %rd219, %r292, 8;
neg.s64 %rd84, %rd219;
mov.u32 %r387, 0;

BB24_92:
add.s64 %rd220, %rd274, %rd84;
ld.volatile.shared.f64 %fd55, [%rd274];
ld.volatile.shared.f64 %fd56, [%rd220];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd274], %fd57;
add.s64 %rd274, %rd274, 8;
add.s32 %r387, %r387, 1;
setp.lt.s32	%p78, %r387, %r1;
@%p78 bra BB24_92;

BB24_93:
shl.b32 %r297, %r260, 5;
setp.lt.u32	%p1, %r297, %r121;
membar.cta;
bar.sync 0;
@!%p1 bra BB24_119;
bra.uni BB24_94;

BB24_94:
xor.b32 %r73, %r297, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB24_99;

membar.cta;
setp.eq.b32	%p80, %r252, 1;
setp.eq.b32	%p81, %r128, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB24_99;

@%p2 bra BB24_99;

mul.lo.s32 %r309, %r1, %r73;
mul.wide.u32 %rd221, %r309, 8;
mov.u64 %rd222, sh;
add.s64 %rd275, %rd222, %rd221;
shl.b32 %r310, %r1, 5;
mul.wide.u32 %rd223, %r310, 8;
neg.s64 %rd88, %rd223;
mov.u32 %r388, 0;

BB24_98:
add.s64 %rd224, %rd275, %rd88;
ld.volatile.shared.f64 %fd58, [%rd275];
ld.volatile.shared.f64 %fd59, [%rd224];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd275], %fd60;
add.s64 %rd275, %rd275, 8;
add.s32 %r388, %r388, 1;
setp.lt.s32	%p84, %r388, %r1;
@%p84 bra BB24_98;

BB24_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB24_104;

membar.cta;
@%p67 bra BB24_104;

@%p2 bra BB24_104;

mul.lo.s32 %r319, %r1, %r73;
mul.wide.u32 %rd225, %r319, 8;
mov.u64 %rd226, sh;
add.s64 %rd276, %rd226, %rd225;
shl.b32 %r320, %r1, 6;
mul.wide.u32 %rd227, %r320, 8;
neg.s64 %rd92, %rd227;
mov.u32 %r389, 0;

BB24_103:
add.s64 %rd228, %rd276, %rd92;
ld.volatile.shared.f64 %fd61, [%rd276];
ld.volatile.shared.f64 %fd62, [%rd228];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd276], %fd63;
add.s64 %rd276, %rd276, 8;
add.s32 %r389, %r389, 1;
setp.lt.s32	%p88, %r389, %r1;
@%p88 bra BB24_103;

BB24_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB24_109;

membar.cta;
@%p70 bra BB24_109;

@%p2 bra BB24_109;

mul.lo.s32 %r329, %r1, %r73;
mul.wide.u32 %rd229, %r329, 8;
mov.u64 %rd230, sh;
add.s64 %rd277, %rd230, %rd229;
shl.b32 %r330, %r1, 7;
mul.wide.u32 %rd231, %r330, 8;
neg.s64 %rd96, %rd231;
mov.u32 %r390, 0;

BB24_108:
add.s64 %rd232, %rd277, %rd96;
ld.volatile.shared.f64 %fd64, [%rd277];
ld.volatile.shared.f64 %fd65, [%rd232];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd277], %fd66;
add.s64 %rd277, %rd277, 8;
add.s32 %r390, %r390, 1;
setp.lt.s32	%p92, %r390, %r1;
@%p92 bra BB24_108;

BB24_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB24_114;

membar.cta;
@%p73 bra BB24_114;

@%p2 bra BB24_114;

mul.lo.s32 %r339, %r1, %r73;
mul.wide.u32 %rd233, %r339, 8;
mov.u64 %rd234, sh;
add.s64 %rd278, %rd234, %rd233;
shl.b32 %r340, %r1, 8;
mul.wide.u32 %rd235, %r340, 8;
neg.s64 %rd100, %rd235;
mov.u32 %r391, 0;

BB24_113:
add.s64 %rd236, %rd278, %rd100;
ld.volatile.shared.f64 %fd67, [%rd278];
ld.volatile.shared.f64 %fd68, [%rd236];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd278], %fd69;
add.s64 %rd278, %rd278, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p96, %r391, %r1;
@%p96 bra BB24_113;

BB24_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB24_119;

membar.cta;
@%p76 bra BB24_119;

@%p2 bra BB24_119;

mul.lo.s32 %r349, %r1, %r73;
mul.wide.u32 %rd237, %r349, 8;
mov.u64 %rd238, sh;
add.s64 %rd279, %rd238, %rd237;
shl.b32 %r350, %r1, 9;
mul.wide.u32 %rd239, %r350, 8;
neg.s64 %rd104, %rd239;
mov.u32 %r392, 0;

BB24_118:
add.s64 %rd240, %rd279, %rd104;
ld.volatile.shared.f64 %fd70, [%rd279];
ld.volatile.shared.f64 %fd71, [%rd240];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd279], %fd72;
add.s64 %rd279, %rd279, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p100, %r392, %r1;
@%p100 bra BB24_118;

BB24_119:
bar.sync 0;

BB24_120:
@%p54 bra BB24_134;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB24_123;

ld.param.u64 %rd241, [%rd1+152];
cvta.to.global.u64 %rd280, %rd241;
bra.uni BB24_124;

BB24_123:
ld.param.u64 %rd242, [%rd1+184];
setp.eq.s64	%p103, %rd242, 0;
cvta.to.global.u64 %rd243, %rd242;
selp.b64	%rd280, %rd2, %rd243, %p103;

BB24_124:
@%p52 bra BB24_130;

@%p2 bra BB24_130;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd244, [%rd1+96];
cvta.to.global.u64 %rd281, %rd244;
mul.wide.u32 %rd245, %r45, 4;
mov.u64 %rd246, sh;
add.s64 %rd282, %rd246, %rd245;
mov.u32 %r393, 0;

BB24_127:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB24_129;

ld.global.f64 %fd74, [%rd281];
mul.f64 %fd77, %fd3, %fd74;

BB24_129:
ld.shared.f64 %fd75, [%rd282];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd281], %fd76;
add.s64 %rd282, %rd282, 8;
add.s64 %rd281, %rd281, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p107, %r393, %r1;
@%p107 bra BB24_127;

BB24_130:
setp.lt.u32	%p108, %r2, 33;
@%p108 bra BB24_132;

bar.sync 0;

BB24_132:
setp.ge.u32	%p109, %r394, %r2;
@%p109 bra BB24_134;

BB24_133:
cvt.u64.u32	%rd247, %r394;
add.s64 %rd248, %rd247, %rd55;
shl.b64 %rd249, %rd248, 2;
mov.u64 %rd250, sh;
add.s64 %rd251, %rd250, %rd249;
ld.shared.u32 %r358, [%rd251];
mul.wide.u32 %rd252, %r394, 4;
add.s64 %rd253, %rd280, %rd252;
st.global.u32 [%rd253], %r358;
add.s32 %r394, %r394, %r121;
setp.lt.u32	%p110, %r394, %r2;
@%p110 bra BB24_133;

BB24_134:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot25[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<4>;
.reg .b32 %r<395>;
.reg .f64 %fd<78>;
.reg .b64 %rd<284>;


mov.u64 %rd283, __local_depot25;
cvta.local.u64 %SP, %rd283;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd117, [%rd1+168];
cvta.to.global.u64 %rd2, %rd117;
ld.param.u32 %r1, [%rd1];
shl.b32 %r90, %r1, 1;
and.b32 %r2, %r90, 1073741822;
mov.u32 %r376, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB25_3;

mul.lo.s32 %r94, %r376, %r2;
mul.wide.u32 %rd118, %r94, 4;
mov.u64 %rd119, sh;
add.s64 %rd254, %rd119, %rd118;
mov.u32 %r359, 0;

BB25_2:
mov.u64 %rd120, 0;
st.shared.u64 [%rd254], %rd120;
add.s64 %rd254, %rd254, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p3, %r359, %r1;
@%p3 bra BB25_2;

BB25_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r361, 0;
mov.u32 %r360, %r361;
@%p4 bra BB25_5;

ld.param.v2.u32 {%r97, %r98}, [%rd1+128];
ld.param.u32 %r101, [%rd1+140];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r6;
div.s32 %r106, %r105, %r6;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r360, %r98, %r110;
min.s32 %r361, %r98, %r111;

BB25_5:
add.s32 %r362, %r360, %r376;
setp.ge.s32	%p5, %r362, %r361;
@%p5 bra BB25_10;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd121, [%rd1+24];
cvta.to.global.u64 %rd6, %rd121;
ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd122, [%rd1+64];
cvta.to.global.u64 %rd8, %rd122;
add.s32 %r12, %r376, %r360;
mov.u32 %r112, 0;
mov.u32 %r365, %r112;

BB25_7:
mov.u32 %r116, %tid.y;
mul.lo.s32 %r117, %r116, %r2;
mul.wide.u32 %rd123, %r117, 4;
mov.u64 %rd124, sh;
add.s64 %rd256, %rd124, %rd123;
mov.u32 %r118, %ntid.y;
mad.lo.s32 %r119, %r118, %r365, %r12;
cvt.s64.s32	%rd125, %r119;
mul.lo.s64 %rd126, %rd7, %rd125;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd255, %rd6, %rd127;
mul.wide.s32 %rd128, %r362, 8;
add.s64 %rd129, %rd8, %rd128;
ld.global.f64 %fd2, [%rd129];
mov.u32 %r364, %r112;
@%p2 bra BB25_9;

BB25_8:
mov.u32 %r15, %r364;
ld.global.f64 %fd6, [%rd255];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd256];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd256], %fd9;
add.s64 %rd256, %rd256, 8;
add.s64 %rd255, %rd255, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r364, %r16;
@%p7 bra BB25_8;

BB25_9:
add.s32 %r362, %r118, %r362;
setp.lt.s32	%p8, %r362, %r361;
add.s32 %r365, %r365, 1;
@%p8 bra BB25_7;

BB25_10:
mov.u32 %r121, %ntid.y;
neg.s32 %r122, %r121;
and.b32 %r123, %r121, %r122;
clz.b32 %r19, %r123;
add.s32 %r20, %r121, -1;
and.b32 %r124, %r20, %r121;
setp.eq.s32	%p9, %r124, 0;
@%p9 bra BB25_12;

add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd131, %rd130;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd131], %rs1;
mov.u64 %rd132, $str1;
cvta.global.u64 %rd133, %rd132;
mov.u32 %r125, 0;
mov.u64 %rd134, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd131], %rs1;
mov.u64 %rd135, $str2;
cvta.global.u64 %rd136, %rd135;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB25_12:
xor.b32 %r21, %r20, %r376;
membar.cta;
and.b32 %r127, %r376, 1;
setp.eq.b32	%p10, %r127, 1;
and.b32 %r128, %r20, 1;
setp.eq.b32	%p11, %r128, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB25_16;

@%p2 bra BB25_16;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd137, %r131, 8;
mov.u64 %rd138, sh;
add.s64 %rd257, %rd138, %rd137;
mul.wide.u32 %rd139, %r1, 8;
neg.s64 %rd16, %rd139;
mov.u32 %r366, 0;

BB25_15:
add.s64 %rd140, %rd257, %rd16;
ld.volatile.shared.f64 %fd10, [%rd257];
ld.volatile.shared.f64 %fd11, [%rd140];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd257], %fd12;
add.s64 %rd257, %rd257, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p14, %r366, %r1;
@%p14 bra BB25_15;

BB25_16:
membar.cta;
and.b32 %r132, %r21, 3;
setp.ne.s32	%p15, %r132, 0;
@%p15 bra BB25_20;

@%p2 bra BB25_20;

mov.u32 %r134, %tid.y;
mul.lo.s32 %r135, %r1, %r134;
mul.wide.u32 %rd141, %r135, 8;
mov.u64 %rd142, sh;
add.s64 %rd258, %rd142, %rd141;
mul.wide.u32 %rd143, %r90, 8;
neg.s64 %rd20, %rd143;
mov.u32 %r367, 0;

BB25_19:
add.s64 %rd144, %rd258, %rd20;
ld.volatile.shared.f64 %fd13, [%rd258];
ld.volatile.shared.f64 %fd14, [%rd144];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd258], %fd15;
add.s64 %rd258, %rd258, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p17, %r367, %r1;
@%p17 bra BB25_19;

BB25_20:
membar.cta;
and.b32 %r137, %r21, 7;
setp.ne.s32	%p18, %r137, 0;
@%p18 bra BB25_24;

@%p2 bra BB25_24;

mov.u32 %r139, %tid.y;
mul.lo.s32 %r140, %r1, %r139;
mul.wide.u32 %rd145, %r140, 8;
mov.u64 %rd146, sh;
add.s64 %rd259, %rd146, %rd145;
shl.b32 %r141, %r1, 2;
mul.wide.u32 %rd147, %r141, 8;
neg.s64 %rd24, %rd147;
mov.u32 %r368, 0;

BB25_23:
add.s64 %rd148, %rd259, %rd24;
ld.volatile.shared.f64 %fd16, [%rd259];
ld.volatile.shared.f64 %fd17, [%rd148];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd259], %fd18;
add.s64 %rd259, %rd259, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p20, %r368, %r1;
@%p20 bra BB25_23;

BB25_24:
membar.cta;
and.b32 %r142, %r21, 15;
setp.ne.s32	%p21, %r142, 0;
@%p21 bra BB25_28;

@%p2 bra BB25_28;

mov.u32 %r144, %tid.y;
mul.lo.s32 %r145, %r1, %r144;
mul.wide.u32 %rd149, %r145, 8;
mov.u64 %rd150, sh;
add.s64 %rd260, %rd150, %rd149;
shl.b32 %r146, %r1, 3;
mul.wide.u32 %rd151, %r146, 8;
neg.s64 %rd28, %rd151;
mov.u32 %r369, 0;

BB25_27:
add.s64 %rd152, %rd260, %rd28;
ld.volatile.shared.f64 %fd19, [%rd260];
ld.volatile.shared.f64 %fd20, [%rd152];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd260], %fd21;
add.s64 %rd260, %rd260, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p23, %r369, %r1;
@%p23 bra BB25_27;

BB25_28:
membar.cta;
and.b32 %r147, %r21, 31;
setp.ne.s32	%p24, %r147, 0;
@%p24 bra BB25_32;

@%p2 bra BB25_32;

mov.u32 %r149, %tid.y;
mul.lo.s32 %r150, %r1, %r149;
mul.wide.u32 %rd153, %r150, 8;
mov.u64 %rd154, sh;
add.s64 %rd261, %rd154, %rd153;
shl.b32 %r151, %r1, 4;
mul.wide.u32 %rd155, %r151, 8;
neg.s64 %rd32, %rd155;
mov.u32 %r370, 0;

BB25_31:
add.s64 %rd156, %rd261, %rd32;
ld.volatile.shared.f64 %fd22, [%rd261];
ld.volatile.shared.f64 %fd23, [%rd156];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd261], %fd24;
add.s64 %rd261, %rd261, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p26, %r370, %r1;
@%p26 bra BB25_31;

BB25_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r121;
@%p27 bra BB25_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB25_38;

mov.u32 %r156, %tid.y;
membar.cta;
and.b32 %r157, %r156, 1;
setp.eq.b32	%p29, %r157, 1;
setp.eq.b32	%p30, %r128, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB25_38;

@%p2 bra BB25_38;

xor.b32 %r160, %r32, %r20;
mul.lo.s32 %r161, %r1, %r160;
mul.wide.u32 %rd157, %r161, 8;
mov.u64 %rd158, sh;
add.s64 %rd262, %rd158, %rd157;
shl.b32 %r162, %r1, 5;
mul.wide.u32 %rd159, %r162, 8;
neg.s64 %rd36, %rd159;
mov.u32 %r371, 0;

BB25_37:
add.s64 %rd160, %rd262, %rd36;
ld.volatile.shared.f64 %fd25, [%rd262];
ld.volatile.shared.f64 %fd26, [%rd160];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd262], %fd27;
add.s64 %rd262, %rd262, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p33, %r371, %r1;
@%p33 bra BB25_37;

BB25_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB25_43;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r20, %r167;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p35, %r169, 0;
@%p35 bra BB25_43;

@%p2 bra BB25_43;

xor.b32 %r173, %r32, %r20;
mul.lo.s32 %r174, %r1, %r173;
mul.wide.u32 %rd161, %r174, 8;
mov.u64 %rd162, sh;
add.s64 %rd263, %rd162, %rd161;
shl.b32 %r175, %r1, 6;
mul.wide.u32 %rd163, %r175, 8;
neg.s64 %rd40, %rd163;
mov.u32 %r372, 0;

BB25_42:
add.s64 %rd164, %rd263, %rd40;
ld.volatile.shared.f64 %fd28, [%rd263];
ld.volatile.shared.f64 %fd29, [%rd164];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd263], %fd30;
add.s64 %rd263, %rd263, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p37, %r372, %r1;
@%p37 bra BB25_42;

BB25_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB25_48;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r20, %r180;
and.b32 %r182, %r181, 7;
membar.cta;
setp.ne.s32	%p39, %r182, 0;
@%p39 bra BB25_48;

@%p2 bra BB25_48;

xor.b32 %r186, %r32, %r20;
mul.lo.s32 %r187, %r1, %r186;
mul.wide.u32 %rd165, %r187, 8;
mov.u64 %rd166, sh;
add.s64 %rd264, %rd166, %rd165;
shl.b32 %r188, %r1, 7;
mul.wide.u32 %rd167, %r188, 8;
neg.s64 %rd44, %rd167;
mov.u32 %r373, 0;

BB25_47:
add.s64 %rd168, %rd264, %rd44;
ld.volatile.shared.f64 %fd31, [%rd264];
ld.volatile.shared.f64 %fd32, [%rd168];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd264], %fd33;
add.s64 %rd264, %rd264, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p41, %r373, %r1;
@%p41 bra BB25_47;

BB25_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB25_53;

mov.u32 %r193, %tid.y;
xor.b32 %r194, %r20, %r193;
and.b32 %r195, %r194, 15;
membar.cta;
setp.ne.s32	%p43, %r195, 0;
@%p43 bra BB25_53;

@%p2 bra BB25_53;

xor.b32 %r199, %r32, %r20;
mul.lo.s32 %r200, %r1, %r199;
mul.wide.u32 %rd169, %r200, 8;
mov.u64 %rd170, sh;
add.s64 %rd265, %rd170, %rd169;
shl.b32 %r201, %r1, 8;
mul.wide.u32 %rd171, %r201, 8;
neg.s64 %rd48, %rd171;
mov.u32 %r374, 0;

BB25_52:
add.s64 %rd172, %rd265, %rd48;
ld.volatile.shared.f64 %fd34, [%rd265];
ld.volatile.shared.f64 %fd35, [%rd172];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd265], %fd36;
add.s64 %rd265, %rd265, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p45, %r374, %r1;
@%p45 bra BB25_52;

BB25_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB25_58;

mov.u32 %r206, %tid.y;
xor.b32 %r207, %r20, %r206;
and.b32 %r208, %r207, 31;
membar.cta;
setp.ne.s32	%p47, %r208, 0;
@%p47 bra BB25_58;

@%p2 bra BB25_58;

xor.b32 %r212, %r32, %r20;
mul.lo.s32 %r213, %r1, %r212;
mul.wide.u32 %rd173, %r213, 8;
mov.u64 %rd174, sh;
add.s64 %rd266, %rd174, %rd173;
shl.b32 %r214, %r1, 9;
mul.wide.u32 %rd175, %r214, 8;
neg.s64 %rd52, %rd175;
mov.u32 %r375, 0;

BB25_57:
add.s64 %rd176, %rd266, %rd52;
ld.volatile.shared.f64 %fd37, [%rd266];
ld.volatile.shared.f64 %fd38, [%rd176];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd266], %fd39;
add.s64 %rd266, %rd266, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p49, %r375, %r1;
@%p49 bra BB25_57;

BB25_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd55, %r45;
mov.u32 %r216, %ctaid.x;
mul.lo.s32 %r217, %r216, %r2;
cvt.u64.u32	%rd56, %r217;
setp.ge.s32	%p50, %r376, %r2;
@%p50 bra BB25_60;

BB25_59:
cvt.s64.s32	%rd177, %r376;
add.s64 %rd178, %rd177, %rd55;
shl.b64 %rd179, %rd178, 2;
mov.u64 %rd180, sh;
add.s64 %rd181, %rd180, %rd179;
ld.shared.u32 %r218, [%rd181];
add.s64 %rd182, %rd177, %rd56;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd184, %rd2, %rd183;
st.global.u32 [%rd184], %r218;
add.s32 %r376, %r376, %r121;
setp.lt.s32	%p51, %r376, %r2;
@%p51 bra BB25_59;

BB25_60:
mov.u32 %r394, %tid.y;
mov.u32 %r377, 0;
setp.ne.s32	%p52, %r394, 0;
@%p52 bra BB25_62;

ld.param.u64 %rd185, [%rd1+176];
cvta.to.global.u64 %rd186, %rd185;
add.s32 %r222, %r6, -1;
atom.global.inc.u32 %r223, [%rd186], %r222;
add.s32 %r224, %r223, 1;
setp.lt.u32	%p53, %r224, %r6;
selp.u32	%r377, 1, 0, %p53;

BB25_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r377, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB25_120;

mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r19;
mov.u32 %r228, %tid.y;
mul.wide.u32 %rd187, %r6, %r228;
shr.u64 %rd57, %rd187, %r226;
cvt.u32.u64	%r379, %rd57;
add.s32 %r229, %r228, 1;
mul.wide.u32 %rd188, %r6, %r229;
shr.u64 %rd189, %rd188, %r226;
cvt.u32.u64	%r53, %rd189;
@%p2 bra BB25_66;

mul.lo.s32 %r234, %r228, %r2;
mul.wide.u32 %rd190, %r234, 4;
mov.u64 %rd191, sh;
add.s64 %rd267, %rd191, %rd190;
mov.u32 %r378, 0;

BB25_65:
mov.u64 %rd192, 0;
st.shared.u64 [%rd267], %rd192;
add.s64 %rd267, %rd267, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p56, %r378, %r1;
@%p56 bra BB25_65;

BB25_66:
setp.ge.u32	%p57, %r379, %r53;
@%p57 bra BB25_71;

cvt.u32.u64	%r238, %rd57;
mul.lo.s32 %r56, %r2, %r238;
mov.u32 %r235, 0;
mov.u32 %r382, %r235;

BB25_68:
mul.lo.s32 %r243, %r228, %r2;
mul.wide.u32 %rd193, %r243, 4;
mov.u64 %rd194, sh;
add.s64 %rd269, %rd194, %rd193;
mad.lo.s32 %r244, %r2, %r382, %r56;
mul.wide.u32 %rd195, %r244, 4;
add.s64 %rd268, %rd2, %rd195;
mov.u32 %r381, %r235;
@%p2 bra BB25_70;

BB25_69:
mov.u32 %r59, %r381;
ld.volatile.shared.f64 %fd40, [%rd269];
ld.volatile.global.f64 %fd41, [%rd268];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd269], %fd42;
add.s64 %rd269, %rd269, 8;
add.s64 %rd268, %rd268, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r381, %r60;
@%p59 bra BB25_69;

BB25_70:
add.s32 %r379, %r379, 1;
setp.lt.u32	%p60, %r379, %r53;
add.s32 %r382, %r382, 1;
@%p60 bra BB25_68;

BB25_71:
@%p9 bra BB25_73;

add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd197, %rd196;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd197], %rs2;
mov.u64 %rd198, $str2;
cvta.global.u64 %rd199, %rd198;
mov.u32 %r248, 0;
mov.u64 %rd200, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 param1;
st.param.b64	[param1+0], %rd196;
.param .b32 param2;
st.param.b32	[param2+0], %r248;
.param .b64 param3;
st.param.b64	[param3+0], %rd196;
.param .b64 param4;
st.param.b64	[param4+0], %rd200;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB25_73:
membar.cta;
and.b32 %r252, %r228, 1;
setp.eq.b32	%p62, %r252, 1;
setp.eq.b32	%p63, %r128, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB25_77;

@%p2 bra BB25_77;

mul.lo.s32 %r256, %r1, %r228;
mul.wide.u32 %rd201, %r256, 8;
mov.u64 %rd202, sh;
add.s64 %rd270, %rd202, %rd201;
mul.wide.u32 %rd203, %r1, 8;
neg.s64 %rd68, %rd203;
mov.u32 %r383, 0;

BB25_76:
add.s64 %rd204, %rd270, %rd68;
ld.volatile.shared.f64 %fd43, [%rd270];
ld.volatile.shared.f64 %fd44, [%rd204];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd270], %fd45;
add.s64 %rd270, %rd270, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p66, %r383, %r1;
@%p66 bra BB25_76;

BB25_77:
xor.b32 %r260, %r20, %r228;
and.b32 %r261, %r260, 3;
membar.cta;
setp.ne.s32	%p67, %r261, 0;
@%p67 bra BB25_81;

@%p2 bra BB25_81;

mul.lo.s32 %r264, %r1, %r228;
mul.wide.u32 %rd205, %r264, 8;
mov.u64 %rd206, sh;
add.s64 %rd271, %rd206, %rd205;
mul.wide.u32 %rd207, %r90, 8;
neg.s64 %rd72, %rd207;
mov.u32 %r384, 0;

BB25_80:
add.s64 %rd208, %rd271, %rd72;
ld.volatile.shared.f64 %fd46, [%rd271];
ld.volatile.shared.f64 %fd47, [%rd208];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd271], %fd48;
add.s64 %rd271, %rd271, 8;
add.s32 %r384, %r384, 1;
setp.lt.s32	%p69, %r384, %r1;
@%p69 bra BB25_80;

BB25_81:
and.b32 %r270, %r260, 7;
membar.cta;
setp.ne.s32	%p70, %r270, 0;
@%p70 bra BB25_85;

@%p2 bra BB25_85;

mul.lo.s32 %r273, %r1, %r228;
mul.wide.u32 %rd209, %r273, 8;
mov.u64 %rd210, sh;
add.s64 %rd272, %rd210, %rd209;
shl.b32 %r274, %r1, 2;
mul.wide.u32 %rd211, %r274, 8;
neg.s64 %rd76, %rd211;
mov.u32 %r385, 0;

BB25_84:
add.s64 %rd212, %rd272, %rd76;
ld.volatile.shared.f64 %fd49, [%rd272];
ld.volatile.shared.f64 %fd50, [%rd212];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd272], %fd51;
add.s64 %rd272, %rd272, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p72, %r385, %r1;
@%p72 bra BB25_84;

BB25_85:
and.b32 %r279, %r260, 15;
membar.cta;
setp.ne.s32	%p73, %r279, 0;
@%p73 bra BB25_89;

@%p2 bra BB25_89;

mul.lo.s32 %r282, %r1, %r228;
mul.wide.u32 %rd213, %r282, 8;
mov.u64 %rd214, sh;
add.s64 %rd273, %rd214, %rd213;
shl.b32 %r283, %r1, 3;
mul.wide.u32 %rd215, %r283, 8;
neg.s64 %rd80, %rd215;
mov.u32 %r386, 0;

BB25_88:
add.s64 %rd216, %rd273, %rd80;
ld.volatile.shared.f64 %fd52, [%rd273];
ld.volatile.shared.f64 %fd53, [%rd216];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd273], %fd54;
add.s64 %rd273, %rd273, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p75, %r386, %r1;
@%p75 bra BB25_88;

BB25_89:
and.b32 %r288, %r260, 31;
membar.cta;
setp.ne.s32	%p76, %r288, 0;
@%p76 bra BB25_93;

@%p2 bra BB25_93;

mul.lo.s32 %r291, %r1, %r228;
mul.wide.u32 %rd217, %r291, 8;
mov.u64 %rd218, sh;
add.s64 %rd274, %rd218, %rd217;
shl.b32 %r292, %r1, 4;
mul.wide.u32 %rd219, %r292, 8;
neg.s64 %rd84, %rd219;
mov.u32 %r387, 0;

BB25_92:
add.s64 %rd220, %rd274, %rd84;
ld.volatile.shared.f64 %fd55, [%rd274];
ld.volatile.shared.f64 %fd56, [%rd220];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd274], %fd57;
add.s64 %rd274, %rd274, 8;
add.s32 %r387, %r387, 1;
setp.lt.s32	%p78, %r387, %r1;
@%p78 bra BB25_92;

BB25_93:
shl.b32 %r297, %r260, 5;
setp.lt.u32	%p1, %r297, %r121;
membar.cta;
bar.sync 0;
@!%p1 bra BB25_119;
bra.uni BB25_94;

BB25_94:
xor.b32 %r73, %r297, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB25_99;

membar.cta;
setp.eq.b32	%p80, %r252, 1;
setp.eq.b32	%p81, %r128, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB25_99;

@%p2 bra BB25_99;

mul.lo.s32 %r309, %r1, %r73;
mul.wide.u32 %rd221, %r309, 8;
mov.u64 %rd222, sh;
add.s64 %rd275, %rd222, %rd221;
shl.b32 %r310, %r1, 5;
mul.wide.u32 %rd223, %r310, 8;
neg.s64 %rd88, %rd223;
mov.u32 %r388, 0;

BB25_98:
add.s64 %rd224, %rd275, %rd88;
ld.volatile.shared.f64 %fd58, [%rd275];
ld.volatile.shared.f64 %fd59, [%rd224];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd275], %fd60;
add.s64 %rd275, %rd275, 8;
add.s32 %r388, %r388, 1;
setp.lt.s32	%p84, %r388, %r1;
@%p84 bra BB25_98;

BB25_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB25_104;

membar.cta;
@%p67 bra BB25_104;

@%p2 bra BB25_104;

mul.lo.s32 %r319, %r1, %r73;
mul.wide.u32 %rd225, %r319, 8;
mov.u64 %rd226, sh;
add.s64 %rd276, %rd226, %rd225;
shl.b32 %r320, %r1, 6;
mul.wide.u32 %rd227, %r320, 8;
neg.s64 %rd92, %rd227;
mov.u32 %r389, 0;

BB25_103:
add.s64 %rd228, %rd276, %rd92;
ld.volatile.shared.f64 %fd61, [%rd276];
ld.volatile.shared.f64 %fd62, [%rd228];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd276], %fd63;
add.s64 %rd276, %rd276, 8;
add.s32 %r389, %r389, 1;
setp.lt.s32	%p88, %r389, %r1;
@%p88 bra BB25_103;

BB25_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB25_109;

membar.cta;
@%p70 bra BB25_109;

@%p2 bra BB25_109;

mul.lo.s32 %r329, %r1, %r73;
mul.wide.u32 %rd229, %r329, 8;
mov.u64 %rd230, sh;
add.s64 %rd277, %rd230, %rd229;
shl.b32 %r330, %r1, 7;
mul.wide.u32 %rd231, %r330, 8;
neg.s64 %rd96, %rd231;
mov.u32 %r390, 0;

BB25_108:
add.s64 %rd232, %rd277, %rd96;
ld.volatile.shared.f64 %fd64, [%rd277];
ld.volatile.shared.f64 %fd65, [%rd232];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd277], %fd66;
add.s64 %rd277, %rd277, 8;
add.s32 %r390, %r390, 1;
setp.lt.s32	%p92, %r390, %r1;
@%p92 bra BB25_108;

BB25_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB25_114;

membar.cta;
@%p73 bra BB25_114;

@%p2 bra BB25_114;

mul.lo.s32 %r339, %r1, %r73;
mul.wide.u32 %rd233, %r339, 8;
mov.u64 %rd234, sh;
add.s64 %rd278, %rd234, %rd233;
shl.b32 %r340, %r1, 8;
mul.wide.u32 %rd235, %r340, 8;
neg.s64 %rd100, %rd235;
mov.u32 %r391, 0;

BB25_113:
add.s64 %rd236, %rd278, %rd100;
ld.volatile.shared.f64 %fd67, [%rd278];
ld.volatile.shared.f64 %fd68, [%rd236];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd278], %fd69;
add.s64 %rd278, %rd278, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p96, %r391, %r1;
@%p96 bra BB25_113;

BB25_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB25_119;

membar.cta;
@%p76 bra BB25_119;

@%p2 bra BB25_119;

mul.lo.s32 %r349, %r1, %r73;
mul.wide.u32 %rd237, %r349, 8;
mov.u64 %rd238, sh;
add.s64 %rd279, %rd238, %rd237;
shl.b32 %r350, %r1, 9;
mul.wide.u32 %rd239, %r350, 8;
neg.s64 %rd104, %rd239;
mov.u32 %r392, 0;

BB25_118:
add.s64 %rd240, %rd279, %rd104;
ld.volatile.shared.f64 %fd70, [%rd279];
ld.volatile.shared.f64 %fd71, [%rd240];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd279], %fd72;
add.s64 %rd279, %rd279, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p100, %r392, %r1;
@%p100 bra BB25_118;

BB25_119:
bar.sync 0;

BB25_120:
@%p54 bra BB25_134;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB25_123;

ld.param.u64 %rd241, [%rd1+152];
cvta.to.global.u64 %rd280, %rd241;
bra.uni BB25_124;

BB25_123:
ld.param.u64 %rd242, [%rd1+184];
setp.eq.s64	%p103, %rd242, 0;
cvta.to.global.u64 %rd243, %rd242;
selp.b64	%rd280, %rd2, %rd243, %p103;

BB25_124:
@%p52 bra BB25_130;

@%p2 bra BB25_130;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd244, [%rd1+96];
cvta.to.global.u64 %rd281, %rd244;
mul.wide.u32 %rd245, %r45, 4;
mov.u64 %rd246, sh;
add.s64 %rd282, %rd246, %rd245;
mov.u32 %r393, 0;

BB25_127:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB25_129;

ld.global.f64 %fd74, [%rd281];
mul.f64 %fd77, %fd3, %fd74;

BB25_129:
ld.shared.f64 %fd75, [%rd282];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd281], %fd76;
add.s64 %rd282, %rd282, 8;
add.s64 %rd281, %rd281, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p107, %r393, %r1;
@%p107 bra BB25_127;

BB25_130:
setp.lt.u32	%p108, %r2, 33;
@%p108 bra BB25_132;

bar.sync 0;

BB25_132:
setp.ge.u32	%p109, %r394, %r2;
@%p109 bra BB25_134;

BB25_133:
cvt.u64.u32	%rd247, %r394;
add.s64 %rd248, %rd247, %rd55;
shl.b64 %rd249, %rd248, 2;
mov.u64 %rd250, sh;
add.s64 %rd251, %rd250, %rd249;
ld.shared.u32 %r358, [%rd251];
mul.wide.u32 %rd252, %r394, 4;
add.s64 %rd253, %rd280, %rd252;
st.global.u32 [%rd253], %r358;
add.s32 %r394, %r394, %r121;
setp.lt.u32	%p110, %r394, %r2;
@%p110 bra BB25_133;

BB25_134:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0[192]
)
{
.local .align 1 .b8 __local_depot26[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<4>;
.reg .b32 %r<395>;
.reg .f64 %fd<78>;
.reg .b64 %rd<284>;


mov.u64 %rd283, __local_depot26;
cvta.local.u64 %SP, %rd283;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELin1EiEENS_11RangePolicyIJSC_iEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd117, [%rd1+168];
cvta.to.global.u64 %rd2, %rd117;
ld.param.u32 %r1, [%rd1];
shl.b32 %r90, %r1, 1;
and.b32 %r2, %r90, 1073741822;
mov.u32 %r376, %tid.y;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB26_3;

mul.lo.s32 %r94, %r376, %r2;
mul.wide.u32 %rd118, %r94, 4;
mov.u64 %rd119, sh;
add.s64 %rd254, %rd119, %rd118;
mov.u32 %r359, 0;

BB26_2:
mov.u64 %rd120, 0;
st.shared.u64 [%rd254], %rd120;
add.s64 %rd254, %rd254, 8;
add.s32 %r359, %r359, 1;
setp.lt.s32	%p3, %r359, %r1;
@%p3 bra BB26_2;

BB26_3:
mov.u32 %r6, %nctaid.x;
setp.eq.s32	%p4, %r6, 0;
mov.u32 %r361, 0;
mov.u32 %r360, %r361;
@%p4 bra BB26_5;

ld.param.v2.u32 {%r97, %r98}, [%rd1+128];
ld.param.u32 %r101, [%rd1+140];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r6;
div.s32 %r106, %r105, %r6;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r360, %r98, %r110;
min.s32 %r361, %r98, %r111;

BB26_5:
add.s32 %r362, %r360, %r376;
setp.ge.s32	%p5, %r362, %r361;
@%p5 bra BB26_10;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd121, [%rd1+24];
cvta.to.global.u64 %rd6, %rd121;
ld.param.u64 %rd7, [%rd1+48];
ld.param.u64 %rd122, [%rd1+64];
cvta.to.global.u64 %rd8, %rd122;
add.s32 %r12, %r376, %r360;
mov.u32 %r112, 0;
mov.u32 %r365, %r112;

BB26_7:
mov.u32 %r116, %tid.y;
mul.lo.s32 %r117, %r116, %r2;
mul.wide.u32 %rd123, %r117, 4;
mov.u64 %rd124, sh;
add.s64 %rd256, %rd124, %rd123;
mov.u32 %r118, %ntid.y;
mad.lo.s32 %r119, %r118, %r365, %r12;
cvt.s64.s32	%rd125, %r119;
mul.lo.s64 %rd126, %rd7, %rd125;
shl.b64 %rd127, %rd126, 3;
add.s64 %rd255, %rd6, %rd127;
mul.wide.s32 %rd128, %r362, 8;
add.s64 %rd129, %rd8, %rd128;
ld.global.f64 %fd2, [%rd129];
mov.u32 %r364, %r112;
@%p2 bra BB26_9;

BB26_8:
mov.u32 %r15, %r364;
ld.global.f64 %fd6, [%rd255];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd256];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd256], %fd9;
add.s64 %rd256, %rd256, 8;
add.s64 %rd255, %rd255, 8;
add.s32 %r16, %r15, 1;
setp.lt.s32	%p7, %r16, %r1;
mov.u32 %r364, %r16;
@%p7 bra BB26_8;

BB26_9:
add.s32 %r362, %r118, %r362;
setp.lt.s32	%p8, %r362, %r361;
add.s32 %r365, %r365, 1;
@%p8 bra BB26_7;

BB26_10:
mov.u32 %r121, %ntid.y;
neg.s32 %r122, %r121;
and.b32 %r123, %r121, %r122;
clz.b32 %r19, %r123;
add.s32 %r20, %r121, -1;
and.b32 %r124, %r20, %r121;
setp.eq.s32	%p9, %r124, 0;
@%p9 bra BB26_12;

add.u64 %rd130, %SP, 0;
cvta.to.local.u64 %rd131, %rd130;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd131], %rs1;
mov.u64 %rd132, $str1;
cvta.global.u64 %rd133, %rd132;
mov.u32 %r125, 0;
mov.u64 %rd134, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd133;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd131], %rs1;
mov.u64 %rd135, $str2;
cvta.global.u64 %rd136, %rd135;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd136;
.param .b64 param1;
st.param.b64	[param1+0], %rd130;
.param .b32 param2;
st.param.b32	[param2+0], %r125;
.param .b64 param3;
st.param.b64	[param3+0], %rd130;
.param .b64 param4;
st.param.b64	[param4+0], %rd134;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB26_12:
xor.b32 %r21, %r20, %r376;
membar.cta;
and.b32 %r127, %r376, 1;
setp.eq.b32	%p10, %r127, 1;
and.b32 %r128, %r20, 1;
setp.eq.b32	%p11, %r128, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB26_16;

@%p2 bra BB26_16;

mov.u32 %r130, %tid.y;
mul.lo.s32 %r131, %r1, %r130;
mul.wide.u32 %rd137, %r131, 8;
mov.u64 %rd138, sh;
add.s64 %rd257, %rd138, %rd137;
mul.wide.u32 %rd139, %r1, 8;
neg.s64 %rd16, %rd139;
mov.u32 %r366, 0;

BB26_15:
add.s64 %rd140, %rd257, %rd16;
ld.volatile.shared.f64 %fd10, [%rd257];
ld.volatile.shared.f64 %fd11, [%rd140];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd257], %fd12;
add.s64 %rd257, %rd257, 8;
add.s32 %r366, %r366, 1;
setp.lt.s32	%p14, %r366, %r1;
@%p14 bra BB26_15;

BB26_16:
membar.cta;
and.b32 %r132, %r21, 3;
setp.ne.s32	%p15, %r132, 0;
@%p15 bra BB26_20;

@%p2 bra BB26_20;

mov.u32 %r134, %tid.y;
mul.lo.s32 %r135, %r1, %r134;
mul.wide.u32 %rd141, %r135, 8;
mov.u64 %rd142, sh;
add.s64 %rd258, %rd142, %rd141;
mul.wide.u32 %rd143, %r90, 8;
neg.s64 %rd20, %rd143;
mov.u32 %r367, 0;

BB26_19:
add.s64 %rd144, %rd258, %rd20;
ld.volatile.shared.f64 %fd13, [%rd258];
ld.volatile.shared.f64 %fd14, [%rd144];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd258], %fd15;
add.s64 %rd258, %rd258, 8;
add.s32 %r367, %r367, 1;
setp.lt.s32	%p17, %r367, %r1;
@%p17 bra BB26_19;

BB26_20:
membar.cta;
and.b32 %r137, %r21, 7;
setp.ne.s32	%p18, %r137, 0;
@%p18 bra BB26_24;

@%p2 bra BB26_24;

mov.u32 %r139, %tid.y;
mul.lo.s32 %r140, %r1, %r139;
mul.wide.u32 %rd145, %r140, 8;
mov.u64 %rd146, sh;
add.s64 %rd259, %rd146, %rd145;
shl.b32 %r141, %r1, 2;
mul.wide.u32 %rd147, %r141, 8;
neg.s64 %rd24, %rd147;
mov.u32 %r368, 0;

BB26_23:
add.s64 %rd148, %rd259, %rd24;
ld.volatile.shared.f64 %fd16, [%rd259];
ld.volatile.shared.f64 %fd17, [%rd148];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd259], %fd18;
add.s64 %rd259, %rd259, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p20, %r368, %r1;
@%p20 bra BB26_23;

BB26_24:
membar.cta;
and.b32 %r142, %r21, 15;
setp.ne.s32	%p21, %r142, 0;
@%p21 bra BB26_28;

@%p2 bra BB26_28;

mov.u32 %r144, %tid.y;
mul.lo.s32 %r145, %r1, %r144;
mul.wide.u32 %rd149, %r145, 8;
mov.u64 %rd150, sh;
add.s64 %rd260, %rd150, %rd149;
shl.b32 %r146, %r1, 3;
mul.wide.u32 %rd151, %r146, 8;
neg.s64 %rd28, %rd151;
mov.u32 %r369, 0;

BB26_27:
add.s64 %rd152, %rd260, %rd28;
ld.volatile.shared.f64 %fd19, [%rd260];
ld.volatile.shared.f64 %fd20, [%rd152];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd260], %fd21;
add.s64 %rd260, %rd260, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p23, %r369, %r1;
@%p23 bra BB26_27;

BB26_28:
membar.cta;
and.b32 %r147, %r21, 31;
setp.ne.s32	%p24, %r147, 0;
@%p24 bra BB26_32;

@%p2 bra BB26_32;

mov.u32 %r149, %tid.y;
mul.lo.s32 %r150, %r1, %r149;
mul.wide.u32 %rd153, %r150, 8;
mov.u64 %rd154, sh;
add.s64 %rd261, %rd154, %rd153;
shl.b32 %r151, %r1, 4;
mul.wide.u32 %rd155, %r151, 8;
neg.s64 %rd32, %rd155;
mov.u32 %r370, 0;

BB26_31:
add.s64 %rd156, %rd261, %rd32;
ld.volatile.shared.f64 %fd22, [%rd261];
ld.volatile.shared.f64 %fd23, [%rd156];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd261], %fd24;
add.s64 %rd261, %rd261, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p26, %r370, %r1;
@%p26 bra BB26_31;

BB26_32:
membar.cta;
bar.sync 0;
shl.b32 %r32, %r21, 5;
setp.ge.u32	%p27, %r32, %r121;
@%p27 bra BB26_58;

setp.lt.u32	%p28, %r20, 33;
@%p28 bra BB26_38;

mov.u32 %r156, %tid.y;
membar.cta;
and.b32 %r157, %r156, 1;
setp.eq.b32	%p29, %r157, 1;
setp.eq.b32	%p30, %r128, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB26_38;

@%p2 bra BB26_38;

xor.b32 %r160, %r32, %r20;
mul.lo.s32 %r161, %r1, %r160;
mul.wide.u32 %rd157, %r161, 8;
mov.u64 %rd158, sh;
add.s64 %rd262, %rd158, %rd157;
shl.b32 %r162, %r1, 5;
mul.wide.u32 %rd159, %r162, 8;
neg.s64 %rd36, %rd159;
mov.u32 %r371, 0;

BB26_37:
add.s64 %rd160, %rd262, %rd36;
ld.volatile.shared.f64 %fd25, [%rd262];
ld.volatile.shared.f64 %fd26, [%rd160];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd262], %fd27;
add.s64 %rd262, %rd262, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p33, %r371, %r1;
@%p33 bra BB26_37;

BB26_38:
setp.lt.u32	%p34, %r20, 65;
@%p34 bra BB26_43;

mov.u32 %r167, %tid.y;
xor.b32 %r168, %r20, %r167;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p35, %r169, 0;
@%p35 bra BB26_43;

@%p2 bra BB26_43;

xor.b32 %r173, %r32, %r20;
mul.lo.s32 %r174, %r1, %r173;
mul.wide.u32 %rd161, %r174, 8;
mov.u64 %rd162, sh;
add.s64 %rd263, %rd162, %rd161;
shl.b32 %r175, %r1, 6;
mul.wide.u32 %rd163, %r175, 8;
neg.s64 %rd40, %rd163;
mov.u32 %r372, 0;

BB26_42:
add.s64 %rd164, %rd263, %rd40;
ld.volatile.shared.f64 %fd28, [%rd263];
ld.volatile.shared.f64 %fd29, [%rd164];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd263], %fd30;
add.s64 %rd263, %rd263, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p37, %r372, %r1;
@%p37 bra BB26_42;

BB26_43:
setp.lt.u32	%p38, %r20, 129;
@%p38 bra BB26_48;

mov.u32 %r180, %tid.y;
xor.b32 %r181, %r20, %r180;
and.b32 %r182, %r181, 7;
membar.cta;
setp.ne.s32	%p39, %r182, 0;
@%p39 bra BB26_48;

@%p2 bra BB26_48;

xor.b32 %r186, %r32, %r20;
mul.lo.s32 %r187, %r1, %r186;
mul.wide.u32 %rd165, %r187, 8;
mov.u64 %rd166, sh;
add.s64 %rd264, %rd166, %rd165;
shl.b32 %r188, %r1, 7;
mul.wide.u32 %rd167, %r188, 8;
neg.s64 %rd44, %rd167;
mov.u32 %r373, 0;

BB26_47:
add.s64 %rd168, %rd264, %rd44;
ld.volatile.shared.f64 %fd31, [%rd264];
ld.volatile.shared.f64 %fd32, [%rd168];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd264], %fd33;
add.s64 %rd264, %rd264, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p41, %r373, %r1;
@%p41 bra BB26_47;

BB26_48:
setp.lt.u32	%p42, %r20, 257;
@%p42 bra BB26_53;

mov.u32 %r193, %tid.y;
xor.b32 %r194, %r20, %r193;
and.b32 %r195, %r194, 15;
membar.cta;
setp.ne.s32	%p43, %r195, 0;
@%p43 bra BB26_53;

@%p2 bra BB26_53;

xor.b32 %r199, %r32, %r20;
mul.lo.s32 %r200, %r1, %r199;
mul.wide.u32 %rd169, %r200, 8;
mov.u64 %rd170, sh;
add.s64 %rd265, %rd170, %rd169;
shl.b32 %r201, %r1, 8;
mul.wide.u32 %rd171, %r201, 8;
neg.s64 %rd48, %rd171;
mov.u32 %r374, 0;

BB26_52:
add.s64 %rd172, %rd265, %rd48;
ld.volatile.shared.f64 %fd34, [%rd265];
ld.volatile.shared.f64 %fd35, [%rd172];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd265], %fd36;
add.s64 %rd265, %rd265, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p45, %r374, %r1;
@%p45 bra BB26_52;

BB26_53:
setp.lt.u32	%p46, %r20, 513;
@%p46 bra BB26_58;

mov.u32 %r206, %tid.y;
xor.b32 %r207, %r20, %r206;
and.b32 %r208, %r207, 31;
membar.cta;
setp.ne.s32	%p47, %r208, 0;
@%p47 bra BB26_58;

@%p2 bra BB26_58;

xor.b32 %r212, %r32, %r20;
mul.lo.s32 %r213, %r1, %r212;
mul.wide.u32 %rd173, %r213, 8;
mov.u64 %rd174, sh;
add.s64 %rd266, %rd174, %rd173;
shl.b32 %r214, %r1, 9;
mul.wide.u32 %rd175, %r214, 8;
neg.s64 %rd52, %rd175;
mov.u32 %r375, 0;

BB26_57:
add.s64 %rd176, %rd266, %rd52;
ld.volatile.shared.f64 %fd37, [%rd266];
ld.volatile.shared.f64 %fd38, [%rd176];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd266], %fd39;
add.s64 %rd266, %rd266, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p49, %r375, %r1;
@%p49 bra BB26_57;

BB26_58:
bar.sync 0;
mul.lo.s32 %r45, %r20, %r2;
cvt.u64.u32	%rd55, %r45;
mov.u32 %r216, %ctaid.x;
mul.lo.s32 %r217, %r216, %r2;
cvt.u64.u32	%rd56, %r217;
setp.ge.s32	%p50, %r376, %r2;
@%p50 bra BB26_60;

BB26_59:
cvt.s64.s32	%rd177, %r376;
add.s64 %rd178, %rd177, %rd55;
shl.b64 %rd179, %rd178, 2;
mov.u64 %rd180, sh;
add.s64 %rd181, %rd180, %rd179;
ld.shared.u32 %r218, [%rd181];
add.s64 %rd182, %rd177, %rd56;
shl.b64 %rd183, %rd182, 2;
add.s64 %rd184, %rd2, %rd183;
st.global.u32 [%rd184], %r218;
add.s32 %r376, %r376, %r121;
setp.lt.s32	%p51, %r376, %r2;
@%p51 bra BB26_59;

BB26_60:
mov.u32 %r394, %tid.y;
mov.u32 %r377, 0;
setp.ne.s32	%p52, %r394, 0;
@%p52 bra BB26_62;

ld.param.u64 %rd185, [%rd1+176];
cvta.to.global.u64 %rd186, %rd185;
add.s32 %r222, %r6, -1;
atom.global.inc.u32 %r223, [%rd186], %r222;
add.s32 %r224, %r223, 1;
setp.lt.u32	%p53, %r224, %r6;
selp.u32	%r377, 1, 0, %p53;

BB26_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r377, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r51, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r51, 0;
@%p54 bra BB26_120;

mov.u32 %r225, 31;
sub.s32 %r226, %r225, %r19;
mov.u32 %r228, %tid.y;
mul.wide.u32 %rd187, %r6, %r228;
shr.u64 %rd57, %rd187, %r226;
cvt.u32.u64	%r379, %rd57;
add.s32 %r229, %r228, 1;
mul.wide.u32 %rd188, %r6, %r229;
shr.u64 %rd189, %rd188, %r226;
cvt.u32.u64	%r53, %rd189;
@%p2 bra BB26_66;

mul.lo.s32 %r234, %r228, %r2;
mul.wide.u32 %rd190, %r234, 4;
mov.u64 %rd191, sh;
add.s64 %rd267, %rd191, %rd190;
mov.u32 %r378, 0;

BB26_65:
mov.u64 %rd192, 0;
st.shared.u64 [%rd267], %rd192;
add.s64 %rd267, %rd267, 8;
add.s32 %r378, %r378, 1;
setp.lt.s32	%p56, %r378, %r1;
@%p56 bra BB26_65;

BB26_66:
setp.ge.u32	%p57, %r379, %r53;
@%p57 bra BB26_71;

cvt.u32.u64	%r238, %rd57;
mul.lo.s32 %r56, %r2, %r238;
mov.u32 %r235, 0;
mov.u32 %r382, %r235;

BB26_68:
mul.lo.s32 %r243, %r228, %r2;
mul.wide.u32 %rd193, %r243, 4;
mov.u64 %rd194, sh;
add.s64 %rd269, %rd194, %rd193;
mad.lo.s32 %r244, %r2, %r382, %r56;
mul.wide.u32 %rd195, %r244, 4;
add.s64 %rd268, %rd2, %rd195;
mov.u32 %r381, %r235;
@%p2 bra BB26_70;

BB26_69:
mov.u32 %r59, %r381;
ld.volatile.shared.f64 %fd40, [%rd269];
ld.volatile.global.f64 %fd41, [%rd268];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd269], %fd42;
add.s64 %rd269, %rd269, 8;
add.s64 %rd268, %rd268, 8;
add.s32 %r60, %r59, 1;
setp.lt.s32	%p59, %r60, %r1;
mov.u32 %r381, %r60;
@%p59 bra BB26_69;

BB26_70:
add.s32 %r379, %r379, 1;
setp.lt.u32	%p60, %r379, %r53;
add.s32 %r382, %r382, 1;
@%p60 bra BB26_68;

BB26_71:
@%p9 bra BB26_73;

add.u64 %rd196, %SP, 0;
cvta.to.local.u64 %rd197, %rd196;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd197], %rs2;
mov.u64 %rd198, $str2;
cvta.global.u64 %rd199, %rd198;
mov.u32 %r248, 0;
mov.u64 %rd200, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd199;
.param .b64 param1;
st.param.b64	[param1+0], %rd196;
.param .b32 param2;
st.param.b32	[param2+0], %r248;
.param .b64 param3;
st.param.b64	[param3+0], %rd196;
.param .b64 param4;
st.param.b64	[param4+0], %rd200;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB26_73:
membar.cta;
and.b32 %r252, %r228, 1;
setp.eq.b32	%p62, %r252, 1;
setp.eq.b32	%p63, %r128, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB26_77;

@%p2 bra BB26_77;

mul.lo.s32 %r256, %r1, %r228;
mul.wide.u32 %rd201, %r256, 8;
mov.u64 %rd202, sh;
add.s64 %rd270, %rd202, %rd201;
mul.wide.u32 %rd203, %r1, 8;
neg.s64 %rd68, %rd203;
mov.u32 %r383, 0;

BB26_76:
add.s64 %rd204, %rd270, %rd68;
ld.volatile.shared.f64 %fd43, [%rd270];
ld.volatile.shared.f64 %fd44, [%rd204];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd270], %fd45;
add.s64 %rd270, %rd270, 8;
add.s32 %r383, %r383, 1;
setp.lt.s32	%p66, %r383, %r1;
@%p66 bra BB26_76;

BB26_77:
xor.b32 %r260, %r20, %r228;
and.b32 %r261, %r260, 3;
membar.cta;
setp.ne.s32	%p67, %r261, 0;
@%p67 bra BB26_81;

@%p2 bra BB26_81;

mul.lo.s32 %r264, %r1, %r228;
mul.wide.u32 %rd205, %r264, 8;
mov.u64 %rd206, sh;
add.s64 %rd271, %rd206, %rd205;
mul.wide.u32 %rd207, %r90, 8;
neg.s64 %rd72, %rd207;
mov.u32 %r384, 0;

BB26_80:
add.s64 %rd208, %rd271, %rd72;
ld.volatile.shared.f64 %fd46, [%rd271];
ld.volatile.shared.f64 %fd47, [%rd208];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd271], %fd48;
add.s64 %rd271, %rd271, 8;
add.s32 %r384, %r384, 1;
setp.lt.s32	%p69, %r384, %r1;
@%p69 bra BB26_80;

BB26_81:
and.b32 %r270, %r260, 7;
membar.cta;
setp.ne.s32	%p70, %r270, 0;
@%p70 bra BB26_85;

@%p2 bra BB26_85;

mul.lo.s32 %r273, %r1, %r228;
mul.wide.u32 %rd209, %r273, 8;
mov.u64 %rd210, sh;
add.s64 %rd272, %rd210, %rd209;
shl.b32 %r274, %r1, 2;
mul.wide.u32 %rd211, %r274, 8;
neg.s64 %rd76, %rd211;
mov.u32 %r385, 0;

BB26_84:
add.s64 %rd212, %rd272, %rd76;
ld.volatile.shared.f64 %fd49, [%rd272];
ld.volatile.shared.f64 %fd50, [%rd212];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd272], %fd51;
add.s64 %rd272, %rd272, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p72, %r385, %r1;
@%p72 bra BB26_84;

BB26_85:
and.b32 %r279, %r260, 15;
membar.cta;
setp.ne.s32	%p73, %r279, 0;
@%p73 bra BB26_89;

@%p2 bra BB26_89;

mul.lo.s32 %r282, %r1, %r228;
mul.wide.u32 %rd213, %r282, 8;
mov.u64 %rd214, sh;
add.s64 %rd273, %rd214, %rd213;
shl.b32 %r283, %r1, 3;
mul.wide.u32 %rd215, %r283, 8;
neg.s64 %rd80, %rd215;
mov.u32 %r386, 0;

BB26_88:
add.s64 %rd216, %rd273, %rd80;
ld.volatile.shared.f64 %fd52, [%rd273];
ld.volatile.shared.f64 %fd53, [%rd216];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd273], %fd54;
add.s64 %rd273, %rd273, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p75, %r386, %r1;
@%p75 bra BB26_88;

BB26_89:
and.b32 %r288, %r260, 31;
membar.cta;
setp.ne.s32	%p76, %r288, 0;
@%p76 bra BB26_93;

@%p2 bra BB26_93;

mul.lo.s32 %r291, %r1, %r228;
mul.wide.u32 %rd217, %r291, 8;
mov.u64 %rd218, sh;
add.s64 %rd274, %rd218, %rd217;
shl.b32 %r292, %r1, 4;
mul.wide.u32 %rd219, %r292, 8;
neg.s64 %rd84, %rd219;
mov.u32 %r387, 0;

BB26_92:
add.s64 %rd220, %rd274, %rd84;
ld.volatile.shared.f64 %fd55, [%rd274];
ld.volatile.shared.f64 %fd56, [%rd220];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd274], %fd57;
add.s64 %rd274, %rd274, 8;
add.s32 %r387, %r387, 1;
setp.lt.s32	%p78, %r387, %r1;
@%p78 bra BB26_92;

BB26_93:
shl.b32 %r297, %r260, 5;
setp.lt.u32	%p1, %r297, %r121;
membar.cta;
bar.sync 0;
@!%p1 bra BB26_119;
bra.uni BB26_94;

BB26_94:
xor.b32 %r73, %r297, %r20;
setp.lt.u32	%p79, %r20, 33;
@%p79 bra BB26_99;

membar.cta;
setp.eq.b32	%p80, %r252, 1;
setp.eq.b32	%p81, %r128, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB26_99;

@%p2 bra BB26_99;

mul.lo.s32 %r309, %r1, %r73;
mul.wide.u32 %rd221, %r309, 8;
mov.u64 %rd222, sh;
add.s64 %rd275, %rd222, %rd221;
shl.b32 %r310, %r1, 5;
mul.wide.u32 %rd223, %r310, 8;
neg.s64 %rd88, %rd223;
mov.u32 %r388, 0;

BB26_98:
add.s64 %rd224, %rd275, %rd88;
ld.volatile.shared.f64 %fd58, [%rd275];
ld.volatile.shared.f64 %fd59, [%rd224];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd275], %fd60;
add.s64 %rd275, %rd275, 8;
add.s32 %r388, %r388, 1;
setp.lt.s32	%p84, %r388, %r1;
@%p84 bra BB26_98;

BB26_99:
setp.lt.u32	%p85, %r20, 65;
@%p85 bra BB26_104;

membar.cta;
@%p67 bra BB26_104;

@%p2 bra BB26_104;

mul.lo.s32 %r319, %r1, %r73;
mul.wide.u32 %rd225, %r319, 8;
mov.u64 %rd226, sh;
add.s64 %rd276, %rd226, %rd225;
shl.b32 %r320, %r1, 6;
mul.wide.u32 %rd227, %r320, 8;
neg.s64 %rd92, %rd227;
mov.u32 %r389, 0;

BB26_103:
add.s64 %rd228, %rd276, %rd92;
ld.volatile.shared.f64 %fd61, [%rd276];
ld.volatile.shared.f64 %fd62, [%rd228];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd276], %fd63;
add.s64 %rd276, %rd276, 8;
add.s32 %r389, %r389, 1;
setp.lt.s32	%p88, %r389, %r1;
@%p88 bra BB26_103;

BB26_104:
setp.lt.u32	%p89, %r20, 129;
@%p89 bra BB26_109;

membar.cta;
@%p70 bra BB26_109;

@%p2 bra BB26_109;

mul.lo.s32 %r329, %r1, %r73;
mul.wide.u32 %rd229, %r329, 8;
mov.u64 %rd230, sh;
add.s64 %rd277, %rd230, %rd229;
shl.b32 %r330, %r1, 7;
mul.wide.u32 %rd231, %r330, 8;
neg.s64 %rd96, %rd231;
mov.u32 %r390, 0;

BB26_108:
add.s64 %rd232, %rd277, %rd96;
ld.volatile.shared.f64 %fd64, [%rd277];
ld.volatile.shared.f64 %fd65, [%rd232];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd277], %fd66;
add.s64 %rd277, %rd277, 8;
add.s32 %r390, %r390, 1;
setp.lt.s32	%p92, %r390, %r1;
@%p92 bra BB26_108;

BB26_109:
setp.lt.u32	%p93, %r20, 257;
@%p93 bra BB26_114;

membar.cta;
@%p73 bra BB26_114;

@%p2 bra BB26_114;

mul.lo.s32 %r339, %r1, %r73;
mul.wide.u32 %rd233, %r339, 8;
mov.u64 %rd234, sh;
add.s64 %rd278, %rd234, %rd233;
shl.b32 %r340, %r1, 8;
mul.wide.u32 %rd235, %r340, 8;
neg.s64 %rd100, %rd235;
mov.u32 %r391, 0;

BB26_113:
add.s64 %rd236, %rd278, %rd100;
ld.volatile.shared.f64 %fd67, [%rd278];
ld.volatile.shared.f64 %fd68, [%rd236];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd278], %fd69;
add.s64 %rd278, %rd278, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p96, %r391, %r1;
@%p96 bra BB26_113;

BB26_114:
setp.lt.u32	%p97, %r20, 513;
@%p97 bra BB26_119;

membar.cta;
@%p76 bra BB26_119;

@%p2 bra BB26_119;

mul.lo.s32 %r349, %r1, %r73;
mul.wide.u32 %rd237, %r349, 8;
mov.u64 %rd238, sh;
add.s64 %rd279, %rd238, %rd237;
shl.b32 %r350, %r1, 9;
mul.wide.u32 %rd239, %r350, 8;
neg.s64 %rd104, %rd239;
mov.u32 %r392, 0;

BB26_118:
add.s64 %rd240, %rd279, %rd104;
ld.volatile.shared.f64 %fd70, [%rd279];
ld.volatile.shared.f64 %fd71, [%rd240];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd279], %fd72;
add.s64 %rd279, %rd279, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p100, %r392, %r1;
@%p100 bra BB26_118;

BB26_119:
bar.sync 0;

BB26_120:
@%p54 bra BB26_134;

ld.param.u8 %rs3, [%rd1+160];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB26_123;

ld.param.u64 %rd241, [%rd1+152];
cvta.to.global.u64 %rd280, %rd241;
bra.uni BB26_124;

BB26_123:
ld.param.u64 %rd242, [%rd1+184];
setp.eq.s64	%p103, %rd242, 0;
cvta.to.global.u64 %rd243, %rd242;
selp.b64	%rd280, %rd2, %rd243, %p103;

BB26_124:
@%p52 bra BB26_130;

@%p2 bra BB26_130;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd244, [%rd1+96];
cvta.to.global.u64 %rd281, %rd244;
mul.wide.u32 %rd245, %r45, 4;
mov.u64 %rd246, sh;
add.s64 %rd282, %rd246, %rd245;
mov.u32 %r393, 0;

BB26_127:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB26_129;

ld.global.f64 %fd74, [%rd281];
mul.f64 %fd77, %fd3, %fd74;

BB26_129:
ld.shared.f64 %fd75, [%rd282];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd281], %fd76;
add.s64 %rd282, %rd282, 8;
add.s64 %rd281, %rd281, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p107, %r393, %r1;
@%p107 bra BB26_127;

BB26_130:
setp.lt.u32	%p108, %r2, 33;
@%p108 bra BB26_132;

bar.sync 0;

BB26_132:
setp.ge.u32	%p109, %r394, %r2;
@%p109 bra BB26_134;

BB26_133:
cvt.u64.u32	%rd247, %r394;
add.s64 %rd248, %rd247, %rd55;
shl.b64 %rd249, %rd248, 2;
mov.u64 %rd250, sh;
add.s64 %rd251, %rd250, %rd249;
ld.shared.u32 %r358, [%rd251];
mul.wide.u32 %rd252, %r394, 4;
add.s64 %rd253, %rd280, %rd252;
st.global.u32 [%rd253], %r358;
add.s32 %r394, %r394, %r121;
setp.lt.u32	%p110, %r394, %r2;
@%p110 bra BB26_133;

BB26_134:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi0ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi0ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0[152]
)
{
.reg .pred %p<4>;
.reg .b32 %r<7>;
.reg .f64 %fd<4>;
.reg .b64 %rd<18>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi0ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0;
mov.u32 %r1, %nctaid.x;
mov.u32 %r2, %ntid.y;
mul.lo.s32 %r3, %r1, %r2;
cvt.u64.u32	%rd2, %r3;
mov.u32 %r4, %tid.y;
cvt.u64.u32	%rd9, %r4;
ld.param.u64 %rd10, [%rd1+120];
add.s64 %rd11, %rd9, %rd10;
mov.u32 %r5, %ctaid.x;
mul.lo.s32 %r6, %r5, %r2;
cvt.u64.u32	%rd12, %r6;
add.s64 %rd17, %rd11, %rd12;
ld.param.u64 %rd4, [%rd1+128];
setp.ge.s64	%p1, %rd17, %rd4;
@%p1 bra BB27_3;

ld.param.f64 %fd1, [%rd1+72];
ld.param.u64 %rd13, [%rd1+88];
cvta.to.global.u64 %rd5, %rd13;
sub.s64 %rd6, %rd4, %rd2;

BB27_2:
shl.b64 %rd14, %rd17, 3;
add.s64 %rd15, %rd5, %rd14;
ld.global.f64 %fd2, [%rd15];
mul.f64 %fd3, %fd1, %fd2;
st.global.f64 [%rd15], %fd3;
add.s64 %rd16, %rd17, %rd2;
setp.lt.s64	%p2, %rd17, %rd6;
selp.b64	%rd17, %rd16, %rd4, %p2;
setp.lt.s64	%p3, %rd17, %rd4;
@%p3 bra BB27_2;

BB27_3:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi0ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi0ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0[152]
)
{
.reg .pred %p<6>;
.reg .b32 %r<7>;
.reg .f64 %fd<9>;
.reg .b64 %rd<37>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi0ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0;
mov.u32 %r1, %nctaid.x;
mov.u32 %r2, %ntid.y;
mul.lo.s32 %r3, %r1, %r2;
cvt.u64.u32	%rd2, %r3;
mov.u32 %r4, %tid.y;
cvt.u64.u32	%rd20, %r4;
ld.param.u64 %rd21, [%rd1+120];
add.s64 %rd22, %rd20, %rd21;
mov.u32 %r5, %ctaid.x;
mul.lo.s32 %r6, %r5, %r2;
cvt.u64.u32	%rd23, %r6;
add.s64 %rd33, %rd22, %rd23;
ld.param.u64 %rd4, [%rd1+128];
setp.ge.s64	%p1, %rd33, %rd4;
@%p1 bra BB28_6;

ld.param.u64 %rd24, [%rd1+16];
cvta.to.global.u64 %rd5, %rd24;
ld.param.u64 %rd6, [%rd1+32];
ld.param.u64 %rd7, [%rd1+40];
ld.param.u64 %rd25, [%rd1+56];
cvta.to.global.u64 %rd8, %rd25;
ld.param.u64 %rd26, [%rd1+88];
cvta.to.global.u64 %rd9, %rd26;
sub.s64 %rd10, %rd4, %rd2;

BB28_2:
mov.f64 %fd8, 0d0000000000000000;
setp.lt.s64	%p2, %rd6, 1;
@%p2 bra BB28_5;

mul.lo.s64 %rd28, %rd7, %rd33;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd35, %rd5, %rd29;
mov.f64 %fd8, 0d0000000000000000;
mov.u64 %rd36, 0;
mov.u64 %rd34, %rd8;

BB28_4:
mov.u64 %rd13, %rd34;
ld.global.f64 %fd6, [%rd13];
ld.global.f64 %fd7, [%rd35];
fma.rn.f64 %fd8, %fd7, %fd6, %fd8;
add.s64 %rd35, %rd35, 8;
add.s64 %rd17, %rd13, 8;
add.s64 %rd36, %rd36, 1;
setp.lt.s64	%p3, %rd36, %rd6;
mov.u64 %rd34, %rd17;
@%p3 bra BB28_4;

BB28_5:
shl.b64 %rd30, %rd33, 3;
add.s64 %rd31, %rd9, %rd30;
st.global.f64 [%rd31], %fd8;
add.s64 %rd32, %rd33, %rd2;
setp.lt.s64	%p4, %rd33, %rd10;
selp.b64	%rd33, %rd32, %rd4, %p4;
setp.lt.s64	%p5, %rd33, %rd4;
@%p5 bra BB28_2;

BB28_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0[152]
)
{
.reg .pred %p<6>;
.reg .b32 %r<10>;
.reg .f64 %fd<8>;
.reg .b64 %rd<38>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELi1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0;
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %tid.y;
cvt.u64.u32	%rd20, %r2;
ld.param.u64 %rd21, [%rd1+120];
add.s64 %rd22, %rd20, %rd21;
mov.u32 %r3, %ctaid.x;
mul.lo.s32 %r4, %r3, %r1;
cvt.u64.u32	%rd23, %r4;
add.s64 %rd34, %rd22, %rd23;
ld.param.u64 %rd3, [%rd1+128];
setp.ge.s64	%p1, %rd34, %rd3;
@%p1 bra BB29_6;

ld.param.u64 %rd24, [%rd1+16];
cvta.to.global.u64 %rd4, %rd24;
ld.param.u64 %rd5, [%rd1+32];
ld.param.u64 %rd6, [%rd1+40];
ld.param.u64 %rd25, [%rd1+56];
cvta.to.global.u64 %rd7, %rd25;
ld.param.u64 %rd26, [%rd1+88];
cvta.to.global.u64 %rd8, %rd26;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r6, %r5, %r1;
cvt.u64.u32	%rd27, %r6;
sub.s64 %rd9, %rd3, %rd27;

BB29_2:
shl.b64 %rd28, %rd34, 3;
add.s64 %rd11, %rd8, %rd28;
ld.global.f64 %fd7, [%rd11];
setp.lt.s64	%p2, %rd5, 1;
@%p2 bra BB29_5;

mul.lo.s64 %rd30, %rd6, %rd34;
shl.b64 %rd31, %rd30, 3;
add.s64 %rd36, %rd4, %rd31;
mov.u64 %rd37, 0;
mov.u64 %rd35, %rd7;

BB29_4:
mov.u64 %rd13, %rd35;
ld.global.f64 %fd5, [%rd13];
ld.global.f64 %fd6, [%rd36];
fma.rn.f64 %fd7, %fd6, %fd5, %fd7;
add.s64 %rd36, %rd36, 8;
add.s64 %rd17, %rd13, 8;
add.s64 %rd37, %rd37, 1;
setp.lt.s64	%p3, %rd37, %rd5;
mov.u64 %rd35, %rd17;
@%p3 bra BB29_4;

BB29_5:
st.global.f64 [%rd11], %fd7;
add.s64 %rd33, %rd34, %rd27;
setp.lt.s64	%p4, %rd34, %rd9;
selp.b64	%rd34, %rd33, %rd3, %p4;
setp.lt.s64	%p5, %rd34, %rd3;
@%p5 bra BB29_2;

BB29_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0[152]
)
{
.reg .pred %p<6>;
.reg .b32 %r<8>;
.reg .f64 %fd<10>;
.reg .b64 %rd<37>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELi1ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0;
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %tid.y;
cvt.u64.u32	%rd19, %r2;
ld.param.u64 %rd20, [%rd1+120];
add.s64 %rd21, %rd19, %rd20;
mov.u32 %r3, %ctaid.x;
mul.lo.s32 %r4, %r3, %r1;
cvt.u64.u32	%rd22, %r4;
add.s64 %rd33, %rd21, %rd22;
ld.param.u64 %rd3, [%rd1+128];
setp.ge.s64	%p1, %rd33, %rd3;
@%p1 bra BB30_6;

ld.param.u64 %rd23, [%rd1+16];
cvta.to.global.u64 %rd4, %rd23;
ld.param.u64 %rd5, [%rd1+32];
ld.param.u64 %rd6, [%rd1+40];
ld.param.u64 %rd24, [%rd1+56];
cvta.to.global.u64 %rd7, %rd24;
ld.param.f64 %fd1, [%rd1+72];
ld.param.u64 %rd25, [%rd1+88];
cvta.to.global.u64 %rd8, %rd25;

BB30_2:
shl.b64 %rd26, %rd33, 3;
add.s64 %rd10, %rd8, %rd26;
ld.global.f64 %fd6, [%rd10];
mul.f64 %fd9, %fd1, %fd6;
setp.lt.s64	%p2, %rd5, 1;
@%p2 bra BB30_5;

mul.lo.s64 %rd28, %rd6, %rd33;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd35, %rd4, %rd29;
mov.u64 %rd36, 0;
mov.u64 %rd34, %rd7;

BB30_4:
mov.u64 %rd12, %rd34;
ld.global.f64 %fd7, [%rd12];
ld.global.f64 %fd8, [%rd35];
fma.rn.f64 %fd9, %fd8, %fd7, %fd9;
add.s64 %rd35, %rd35, 8;
add.s64 %rd16, %rd12, 8;
add.s64 %rd36, %rd36, 1;
setp.lt.s64	%p3, %rd36, %rd5;
mov.u64 %rd34, %rd16;
@%p3 bra BB30_4;

BB30_5:
st.global.f64 [%rd10], %fd9;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r7, %r5, %r1;
cvt.u64.u32	%rd30, %r7;
sub.s64 %rd31, %rd3, %rd30;
setp.lt.s64	%p4, %rd33, %rd31;
add.s64 %rd32, %rd33, %rd30;
selp.b64	%rd33, %rd32, %rd3, %p4;
setp.lt.s64	%p5, %rd33, %rd3;
@%p5 bra BB30_2;

BB30_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi0ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi0ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0[152]
)
{
.reg .pred %p<6>;
.reg .b32 %r<7>;
.reg .f64 %fd<11>;
.reg .b64 %rd<37>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi0ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0;
ld.param.f64 %fd1, [%rd1];
mov.u32 %r1, %nctaid.x;
mov.u32 %r2, %ntid.y;
mul.lo.s32 %r3, %r1, %r2;
cvt.u64.u32	%rd2, %r3;
mov.u32 %r4, %tid.y;
cvt.u64.u32	%rd20, %r4;
ld.param.u64 %rd21, [%rd1+120];
add.s64 %rd22, %rd20, %rd21;
mov.u32 %r5, %ctaid.x;
mul.lo.s32 %r6, %r5, %r2;
cvt.u64.u32	%rd23, %r6;
add.s64 %rd33, %rd22, %rd23;
ld.param.u64 %rd4, [%rd1+128];
setp.ge.s64	%p1, %rd33, %rd4;
@%p1 bra BB31_6;

ld.param.u64 %rd24, [%rd1+16];
cvta.to.global.u64 %rd5, %rd24;
ld.param.u64 %rd6, [%rd1+32];
ld.param.u64 %rd7, [%rd1+40];
ld.param.u64 %rd25, [%rd1+56];
cvta.to.global.u64 %rd8, %rd25;
ld.param.u64 %rd26, [%rd1+88];
cvta.to.global.u64 %rd9, %rd26;
sub.s64 %rd10, %rd4, %rd2;

BB31_2:
mov.f64 %fd10, 0d0000000000000000;
setp.lt.s64	%p2, %rd6, 1;
@%p2 bra BB31_5;

mul.lo.s64 %rd28, %rd7, %rd33;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd35, %rd5, %rd29;
mov.f64 %fd10, 0d0000000000000000;
mov.u64 %rd36, 0;
mov.u64 %rd34, %rd8;

BB31_4:
mov.u64 %rd13, %rd34;
ld.global.f64 %fd7, [%rd35];
mul.f64 %fd8, %fd1, %fd7;
ld.global.f64 %fd9, [%rd13];
fma.rn.f64 %fd10, %fd8, %fd9, %fd10;
add.s64 %rd35, %rd35, 8;
add.s64 %rd17, %rd13, 8;
add.s64 %rd36, %rd36, 1;
setp.lt.s64	%p3, %rd36, %rd6;
mov.u64 %rd34, %rd17;
@%p3 bra BB31_4;

BB31_5:
shl.b64 %rd30, %rd33, 3;
add.s64 %rd31, %rd9, %rd30;
st.global.f64 [%rd31], %fd10;
add.s64 %rd32, %rd33, %rd2;
setp.lt.s64	%p4, %rd33, %rd10;
selp.b64	%rd33, %rd32, %rd4, %p4;
setp.lt.s64	%p5, %rd33, %rd4;
@%p5 bra BB31_2;

BB31_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0[152]
)
{
.reg .pred %p<6>;
.reg .b32 %r<8>;
.reg .f64 %fd<10>;
.reg .b64 %rd<37>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELi1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0;
ld.param.f64 %fd1, [%rd1];
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %tid.y;
cvt.u64.u32	%rd19, %r2;
ld.param.u64 %rd20, [%rd1+120];
add.s64 %rd21, %rd19, %rd20;
mov.u32 %r3, %ctaid.x;
mul.lo.s32 %r4, %r3, %r1;
cvt.u64.u32	%rd22, %r4;
add.s64 %rd33, %rd21, %rd22;
ld.param.u64 %rd3, [%rd1+128];
setp.ge.s64	%p1, %rd33, %rd3;
@%p1 bra BB32_6;

ld.param.u64 %rd23, [%rd1+16];
cvta.to.global.u64 %rd4, %rd23;
ld.param.u64 %rd5, [%rd1+32];
ld.param.u64 %rd6, [%rd1+40];
ld.param.u64 %rd24, [%rd1+56];
cvta.to.global.u64 %rd7, %rd24;
ld.param.u64 %rd25, [%rd1+88];
cvta.to.global.u64 %rd8, %rd25;

BB32_2:
shl.b64 %rd26, %rd33, 3;
add.s64 %rd10, %rd8, %rd26;
ld.global.f64 %fd9, [%rd10];
setp.lt.s64	%p2, %rd5, 1;
@%p2 bra BB32_5;

mul.lo.s64 %rd28, %rd6, %rd33;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd35, %rd4, %rd29;
mov.u64 %rd36, 0;
mov.u64 %rd34, %rd7;

BB32_4:
mov.u64 %rd12, %rd34;
ld.global.f64 %fd6, [%rd35];
mul.f64 %fd7, %fd1, %fd6;
ld.global.f64 %fd8, [%rd12];
fma.rn.f64 %fd9, %fd7, %fd8, %fd9;
add.s64 %rd35, %rd35, 8;
add.s64 %rd16, %rd12, 8;
add.s64 %rd36, %rd36, 1;
setp.lt.s64	%p3, %rd36, %rd5;
mov.u64 %rd34, %rd16;
@%p3 bra BB32_4;

BB32_5:
st.global.f64 [%rd10], %fd9;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r7, %r5, %r1;
cvt.u64.u32	%rd30, %r7;
sub.s64 %rd31, %rd3, %rd30;
setp.lt.s64	%p4, %rd33, %rd31;
add.s64 %rd32, %rd33, %rd30;
selp.b64	%rd33, %rd32, %rd3, %p4;
setp.lt.s64	%p5, %rd33, %rd3;
@%p5 bra BB32_2;

BB32_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0[152]
)
{
.reg .pred %p<6>;
.reg .b32 %r<8>;
.reg .f64 %fd<12>;
.reg .b64 %rd<37>;


mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_11ParallelForIN10KokkosBlas4Impl27SingleLevelNontransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELin1ELin1ElEENS_11RangePolicyIJSC_lEEESC_EEEEvT__param_0;
ld.param.f64 %fd1, [%rd1];
mov.u32 %r1, %ntid.y;
mov.u32 %r2, %tid.y;
cvt.u64.u32	%rd19, %r2;
ld.param.u64 %rd20, [%rd1+120];
add.s64 %rd21, %rd19, %rd20;
mov.u32 %r3, %ctaid.x;
mul.lo.s32 %r4, %r3, %r1;
cvt.u64.u32	%rd22, %r4;
add.s64 %rd33, %rd21, %rd22;
ld.param.u64 %rd3, [%rd1+128];
setp.ge.s64	%p1, %rd33, %rd3;
@%p1 bra BB33_6;

ld.param.u64 %rd23, [%rd1+16];
cvta.to.global.u64 %rd4, %rd23;
ld.param.u64 %rd5, [%rd1+32];
ld.param.u64 %rd6, [%rd1+40];
ld.param.u64 %rd24, [%rd1+56];
cvta.to.global.u64 %rd7, %rd24;
ld.param.f64 %fd2, [%rd1+72];
ld.param.u64 %rd25, [%rd1+88];
cvta.to.global.u64 %rd8, %rd25;

BB33_2:
shl.b64 %rd26, %rd33, 3;
add.s64 %rd10, %rd8, %rd26;
ld.global.f64 %fd7, [%rd10];
mul.f64 %fd11, %fd2, %fd7;
setp.lt.s64	%p2, %rd5, 1;
@%p2 bra BB33_5;

mul.lo.s64 %rd28, %rd6, %rd33;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd35, %rd4, %rd29;
mov.u64 %rd36, 0;
mov.u64 %rd34, %rd7;

BB33_4:
mov.u64 %rd12, %rd34;
ld.global.f64 %fd8, [%rd35];
mul.f64 %fd9, %fd1, %fd8;
ld.global.f64 %fd10, [%rd12];
fma.rn.f64 %fd11, %fd9, %fd10, %fd11;
add.s64 %rd35, %rd35, 8;
add.s64 %rd16, %rd12, 8;
add.s64 %rd36, %rd36, 1;
setp.lt.s64	%p3, %rd36, %rd5;
mov.u64 %rd34, %rd16;
@%p3 bra BB33_4;

BB33_5:
st.global.f64 [%rd10], %fd11;
mov.u32 %r5, %nctaid.x;
mul.lo.s32 %r7, %r5, %r1;
cvt.u64.u32	%rd30, %r7;
sub.s64 %rd31, %rd3, %rd30;
setp.lt.s64	%p4, %rd33, %rd31;
add.s64 %rd32, %rd33, %rd30;
selp.b64	%rd33, %rd32, %rd3, %p4;
setp.lt.s64	%p5, %rd33, %rd3;
@%p5 bra BB33_2;

BB33_6:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi0ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi0ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot34[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<110>;
.reg .b16 %rs<6>;
.reg .b32 %r<263>;
.reg .f64 %fd<72>;
.reg .b64 %rd<527>;


mov.u64 %rd526, __local_depot34;
cvta.local.u64 %SP, %rd526;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi0ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd213, [%rd1+184];
cvta.to.global.u64 %rd2, %rd213;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd214, %rd3, 536870911;
shl.b64 %rd215, %rd214, 1;
cvt.u32.u64	%r1, %rd215;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB34_3;

mov.u32 %r27, %tid.y;
cvt.u32.u64	%r28, %rd3;
and.b32 %r29, %r28, 536870911;
mul.lo.s32 %r30, %r27, %r29;
shl.b32 %r31, %r30, 1;
mul.wide.u32 %rd217, %r31, 4;
mov.u64 %rd218, sh;
add.s64 %rd451, %rd218, %rd217;
mov.u64 %rd216, 0;
mov.u64 %rd452, %rd216;

BB34_2:
mov.u64 %rd6, %rd452;
st.shared.u64 [%rd451], %rd216;
add.s64 %rd451, %rd451, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd452, %rd8;
@%p3 bra BB34_2;

BB34_3:
mov.u32 %r32, %nctaid.x;
setp.eq.s32	%p4, %r32, 0;
mov.u64 %rd455, 0;
mov.u64 %rd454, %rd455;
@%p4 bra BB34_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
sub.s64 %rd222, %rd10, %rd9;
add.s32 %r34, %r32, -1;
cvt.s64.s32	%rd223, %r34;
add.s64 %rd224, %rd222, %rd223;
cvt.s64.s32	%rd225, %r32;
or.b64 %rd226, %rd224, %rd225;
and.b64 %rd227, %rd226, -4294967296;
setp.eq.s64	%p5, %rd227, 0;
@%p5 bra BB34_6;

div.s64 %rd453, %rd224, %rd225;
bra.uni BB34_7;

BB34_6:
cvt.u64.u32	%rd232, %r34;
add.s64 %rd234, %rd222, %rd232;
cvt.u32.u64	%r39, %rd234;
div.u32 %r40, %r39, %r32;
cvt.u64.u32	%rd453, %r40;

BB34_7:
ld.param.u64 %rd235, [%rd1+152];
not.b64 %rd236, %rd235;
add.s64 %rd237, %rd453, %rd235;
and.b64 %rd238, %rd237, %rd236;
mov.u32 %r41, %ctaid.x;
cvt.s64.s32	%rd239, %r41;
mul.lo.s64 %rd240, %rd238, %rd239;
add.s64 %rd241, %rd240, %rd9;
add.s64 %rd242, %rd241, %rd238;
min.s64 %rd454, %rd10, %rd241;
min.s64 %rd455, %rd10, %rd242;

BB34_8:
ld.param.f64 %fd1, [%rd1+80];
ld.param.u64 %rd243, [%rd1+96];
cvta.to.global.u64 %rd523, %rd243;
ld.param.u64 %rd19, [%rd1+168];
ld.param.u8 %rs1, [%rd1+176];
ld.param.u64 %rd244, [%rd1+192];
cvta.to.global.u64 %rd20, %rd244;
ld.param.u64 %rd21, [%rd1+200];
mov.u32 %r258, %tid.y;
cvt.u64.u32	%rd245, %r258;
add.s64 %rd456, %rd454, %rd245;
mov.u32 %r2, %ntid.y;
cvt.u64.u32	%rd23, %r2;

BB34_9:
mov.u64 %rd24, %rd456;
add.s64 %rd456, %rd23, %rd24;
setp.lt.s64	%p6, %rd24, %rd455;
@%p6 bra BB34_9;

neg.s32 %r43, %r2;
and.b32 %r44, %r2, %r43;
clz.b32 %r3, %r44;
add.s32 %r4, %r2, -1;
and.b32 %r5, %r4, %r2;
setp.eq.s32	%p7, %r5, 0;
@%p7 bra BB34_12;

add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd247, %rd246;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd247], %rs2;
mov.u64 %rd248, $str1;
cvta.global.u64 %rd249, %rd248;
mov.u32 %r45, 0;
mov.u64 %rd250, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd249;
.param .b64 param1;
st.param.b64	[param1+0], %rd246;
.param .b32 param2;
st.param.b32	[param2+0], %r45;
.param .b64 param3;
st.param.b64	[param3+0], %rd246;
.param .b64 param4;
st.param.b64	[param4+0], %rd250;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB34_12:
@%p7 bra BB34_14;

add.u64 %rd251, %SP, 0;
cvta.to.local.u64 %rd252, %rd251;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd252], %rs3;
mov.u64 %rd253, $str2;
cvta.global.u64 %rd254, %rd253;
mov.u32 %r46, 0;
mov.u64 %rd255, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd254;
.param .b64 param1;
st.param.b64	[param1+0], %rd251;
.param .b32 param2;
st.param.b32	[param2+0], %r46;
.param .b64 param3;
st.param.b64	[param3+0], %rd251;
.param .b64 param4;
st.param.b64	[param4+0], %rd255;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB34_14:
xor.b32 %r6, %r4, %r258;
membar.cta;
and.b32 %r48, %r258, 1;
setp.eq.b32	%p9, %r48, 1;
and.b32 %r49, %r4, 1;
setp.eq.b32	%p10, %r49, 1;
xor.pred %p11, %p10, %p9;
@%p11 bra BB34_18;

@%p2 bra BB34_18;

cvt.u32.u64	%r50, %rd3;
mov.u32 %r51, %tid.y;
mul.lo.s32 %r52, %r51, %r50;
mul.wide.u32 %rd257, %r52, 2;
and.b64 %rd258, %rd3, 4294967295;
shl.b64 %rd259, %rd258, 1;
sub.s64 %rd260, %rd257, %rd259;
shl.b64 %rd261, %rd260, 2;
mov.u64 %rd262, sh;
add.s64 %rd458, %rd262, %rd261;
mul.wide.u32 %rd263, %r52, 8;
add.s64 %rd457, %rd262, %rd263;
mov.u64 %rd459, 0;

BB34_17:
ld.volatile.shared.f64 %fd4, [%rd457];
ld.volatile.shared.f64 %fd5, [%rd458];
add.f64 %fd6, %fd5, %fd4;
st.volatile.shared.f64 [%rd457], %fd6;
add.s64 %rd458, %rd458, 8;
add.s64 %rd457, %rd457, 8;
add.s64 %rd459, %rd459, 1;
setp.lt.s64	%p13, %rd459, %rd3;
@%p13 bra BB34_17;

BB34_18:
membar.cta;
and.b32 %r53, %r6, 3;
setp.ne.s32	%p14, %r53, 0;
@%p14 bra BB34_22;

@%p2 bra BB34_22;

cvt.u32.u64	%r54, %rd3;
mov.u32 %r55, %tid.y;
mul.lo.s32 %r56, %r55, %r54;
mul.wide.u32 %rd265, %r56, 2;
shl.b64 %rd266, %rd3, 2;
and.b64 %rd267, %rd266, 8589934588;
sub.s64 %rd268, %rd265, %rd267;
shl.b64 %rd269, %rd268, 2;
mov.u64 %rd270, sh;
add.s64 %rd461, %rd270, %rd269;
mul.wide.u32 %rd271, %r56, 8;
add.s64 %rd460, %rd270, %rd271;
mov.u64 %rd462, 0;

BB34_21:
ld.volatile.shared.f64 %fd7, [%rd460];
ld.volatile.shared.f64 %fd8, [%rd461];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd460], %fd9;
add.s64 %rd461, %rd461, 8;
add.s64 %rd460, %rd460, 8;
add.s64 %rd462, %rd462, 1;
setp.lt.s64	%p16, %rd462, %rd3;
@%p16 bra BB34_21;

BB34_22:
membar.cta;
and.b32 %r57, %r6, 7;
setp.ne.s32	%p17, %r57, 0;
@%p17 bra BB34_26;

@%p2 bra BB34_26;

cvt.u32.u64	%r58, %rd3;
mov.u32 %r59, %tid.y;
mul.lo.s32 %r60, %r59, %r58;
mul.wide.u32 %rd273, %r60, 2;
shl.b64 %rd274, %rd3, 3;
and.b64 %rd275, %rd274, 8589934584;
sub.s64 %rd276, %rd273, %rd275;
shl.b64 %rd277, %rd276, 2;
mov.u64 %rd278, sh;
add.s64 %rd464, %rd278, %rd277;
mul.wide.u32 %rd279, %r60, 8;
add.s64 %rd463, %rd278, %rd279;
mov.u64 %rd465, 0;

BB34_25:
ld.volatile.shared.f64 %fd10, [%rd463];
ld.volatile.shared.f64 %fd11, [%rd464];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd463], %fd12;
add.s64 %rd464, %rd464, 8;
add.s64 %rd463, %rd463, 8;
add.s64 %rd465, %rd465, 1;
setp.lt.s64	%p19, %rd465, %rd3;
@%p19 bra BB34_25;

BB34_26:
membar.cta;
and.b32 %r61, %r6, 15;
setp.ne.s32	%p20, %r61, 0;
@%p20 bra BB34_30;

@%p2 bra BB34_30;

cvt.u32.u64	%r62, %rd3;
mov.u32 %r63, %tid.y;
mul.lo.s32 %r64, %r63, %r62;
mul.wide.u32 %rd281, %r64, 2;
shl.b64 %rd282, %rd3, 4;
and.b64 %rd283, %rd282, 8589934576;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd467, %rd286, %rd285;
mul.wide.u32 %rd287, %r64, 8;
add.s64 %rd466, %rd286, %rd287;
mov.u64 %rd468, 0;

BB34_29:
ld.volatile.shared.f64 %fd13, [%rd466];
ld.volatile.shared.f64 %fd14, [%rd467];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd466], %fd15;
add.s64 %rd467, %rd467, 8;
add.s64 %rd466, %rd466, 8;
add.s64 %rd468, %rd468, 1;
setp.lt.s64	%p22, %rd468, %rd3;
@%p22 bra BB34_29;

BB34_30:
membar.cta;
and.b32 %r65, %r6, 31;
setp.ne.s32	%p23, %r65, 0;
@%p23 bra BB34_34;

@%p2 bra BB34_34;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 5;
and.b64 %rd291, %rd290, 8589934560;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd470, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd469, %rd294, %rd295;
mov.u64 %rd471, 0;

BB34_33:
ld.volatile.shared.f64 %fd16, [%rd469];
ld.volatile.shared.f64 %fd17, [%rd470];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd469], %fd18;
add.s64 %rd470, %rd470, 8;
add.s64 %rd469, %rd469, 8;
add.s64 %rd471, %rd471, 1;
setp.lt.s64	%p25, %rd471, %rd3;
@%p25 bra BB34_33;

BB34_34:
membar.cta;
bar.sync 0;
shl.b32 %r7, %r6, 5;
setp.ge.u32	%p26, %r7, %r2;
@%p26 bra BB34_60;

xor.b32 %r8, %r7, %r4;
setp.lt.u32	%p27, %r4, 33;
@%p27 bra BB34_40;

mov.u32 %r74, %tid.y;
membar.cta;
and.b32 %r75, %r74, 1;
setp.eq.b32	%p28, %r75, 1;
setp.eq.b32	%p29, %r49, 1;
xor.pred %p30, %p29, %p28;
@%p30 bra BB34_40;

@%p2 bra BB34_40;

cvt.u32.u64	%r77, %rd3;
mul.lo.s32 %r78, %r8, %r77;
mul.wide.u32 %rd297, %r78, 2;
shl.b64 %rd298, %rd3, 6;
and.b64 %rd299, %rd298, 8589934528;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd473, %rd302, %rd301;
mul.wide.u32 %rd303, %r78, 8;
add.s64 %rd472, %rd302, %rd303;
mov.u64 %rd474, 0;

BB34_39:
ld.volatile.shared.f64 %fd19, [%rd472];
ld.volatile.shared.f64 %fd20, [%rd473];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd472], %fd21;
add.s64 %rd473, %rd473, 8;
add.s64 %rd472, %rd472, 8;
add.s64 %rd474, %rd474, 1;
setp.lt.s64	%p32, %rd474, %rd3;
@%p32 bra BB34_39;

BB34_40:
setp.lt.u32	%p33, %r4, 65;
@%p33 bra BB34_45;

mov.u32 %r83, %tid.y;
xor.b32 %r84, %r4, %r83;
and.b32 %r85, %r84, 3;
membar.cta;
setp.ne.s32	%p34, %r85, 0;
@%p34 bra BB34_45;

@%p2 bra BB34_45;

cvt.u32.u64	%r86, %rd3;
mul.lo.s32 %r87, %r8, %r86;
mul.wide.u32 %rd305, %r87, 2;
shl.b64 %rd306, %rd3, 7;
and.b64 %rd307, %rd306, 8589934464;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd476, %rd310, %rd309;
mul.wide.u32 %rd311, %r87, 8;
add.s64 %rd475, %rd310, %rd311;
mov.u64 %rd477, 0;

BB34_44:
ld.volatile.shared.f64 %fd22, [%rd475];
ld.volatile.shared.f64 %fd23, [%rd476];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd475], %fd24;
add.s64 %rd476, %rd476, 8;
add.s64 %rd475, %rd475, 8;
add.s64 %rd477, %rd477, 1;
setp.lt.s64	%p36, %rd477, %rd3;
@%p36 bra BB34_44;

BB34_45:
setp.lt.u32	%p37, %r4, 129;
@%p37 bra BB34_50;

mov.u32 %r92, %tid.y;
xor.b32 %r93, %r4, %r92;
and.b32 %r94, %r93, 7;
membar.cta;
setp.ne.s32	%p38, %r94, 0;
@%p38 bra BB34_50;

@%p2 bra BB34_50;

cvt.u32.u64	%r95, %rd3;
mul.lo.s32 %r96, %r8, %r95;
mul.wide.u32 %rd313, %r96, 2;
shl.b64 %rd314, %rd3, 8;
and.b64 %rd315, %rd314, 8589934336;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd479, %rd318, %rd317;
mul.wide.u32 %rd319, %r96, 8;
add.s64 %rd478, %rd318, %rd319;
mov.u64 %rd480, 0;

BB34_49:
ld.volatile.shared.f64 %fd25, [%rd478];
ld.volatile.shared.f64 %fd26, [%rd479];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd478], %fd27;
add.s64 %rd479, %rd479, 8;
add.s64 %rd478, %rd478, 8;
add.s64 %rd480, %rd480, 1;
setp.lt.s64	%p40, %rd480, %rd3;
@%p40 bra BB34_49;

BB34_50:
setp.lt.u32	%p41, %r4, 257;
@%p41 bra BB34_55;

mov.u32 %r101, %tid.y;
xor.b32 %r102, %r4, %r101;
and.b32 %r103, %r102, 15;
membar.cta;
setp.ne.s32	%p42, %r103, 0;
@%p42 bra BB34_55;

@%p2 bra BB34_55;

cvt.u32.u64	%r104, %rd3;
mul.lo.s32 %r105, %r8, %r104;
mul.wide.u32 %rd321, %r105, 2;
shl.b64 %rd322, %rd3, 9;
and.b64 %rd323, %rd322, 8589934080;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd482, %rd326, %rd325;
mul.wide.u32 %rd327, %r105, 8;
add.s64 %rd481, %rd326, %rd327;
mov.u64 %rd483, 0;

BB34_54:
ld.volatile.shared.f64 %fd28, [%rd481];
ld.volatile.shared.f64 %fd29, [%rd482];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd481], %fd30;
add.s64 %rd482, %rd482, 8;
add.s64 %rd481, %rd481, 8;
add.s64 %rd483, %rd483, 1;
setp.lt.s64	%p44, %rd483, %rd3;
@%p44 bra BB34_54;

BB34_55:
setp.lt.u32	%p45, %r4, 513;
@%p45 bra BB34_60;

mov.u32 %r110, %tid.y;
xor.b32 %r111, %r4, %r110;
and.b32 %r112, %r111, 31;
membar.cta;
setp.ne.s32	%p46, %r112, 0;
@%p46 bra BB34_60;

@%p2 bra BB34_60;

cvt.u32.u64	%r113, %rd3;
mul.lo.s32 %r114, %r8, %r113;
mul.wide.u32 %rd329, %r114, 2;
shl.b64 %rd330, %rd3, 10;
and.b64 %rd331, %rd330, 8589933568;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd485, %rd334, %rd333;
mul.wide.u32 %rd335, %r114, 8;
add.s64 %rd484, %rd334, %rd335;
mov.u64 %rd486, 0;

BB34_59:
ld.volatile.shared.f64 %fd31, [%rd484];
ld.volatile.shared.f64 %fd32, [%rd485];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd484], %fd33;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p48, %rd486, %rd3;
@%p48 bra BB34_59;

BB34_60:
bar.sync 0;
mul.lo.s32 %r117, %r4, %r1;
cvt.u64.u32	%rd106, %r117;
mov.u32 %r118, %ctaid.x;
mul.lo.s32 %r119, %r118, %r1;
cvt.u64.u32	%rd107, %r119;
setp.ge.s32	%p49, %r258, %r1;
@%p49 bra BB34_62;

BB34_61:
cvt.s64.s32	%rd336, %r258;
add.s64 %rd337, %rd336, %rd106;
shl.b64 %rd338, %rd337, 2;
mov.u64 %rd339, sh;
add.s64 %rd340, %rd339, %rd338;
ld.shared.u32 %r120, [%rd340];
add.s64 %rd341, %rd336, %rd107;
shl.b64 %rd342, %rd341, 2;
add.s64 %rd343, %rd2, %rd342;
st.global.u32 [%rd343], %r120;
add.s32 %r258, %r258, %r2;
setp.lt.s32	%p50, %r258, %r1;
@%p50 bra BB34_61;

BB34_62:
mov.u32 %r262, %tid.y;
mov.u32 %r259, 0;
setp.ne.s32	%p51, %r262, 0;
@%p51 bra BB34_64;

add.s32 %r125, %r32, -1;
atom.global.inc.u32 %r126, [%rd20], %r125;
add.s32 %r127, %r126, 1;
setp.lt.u32	%p52, %r127, %r32;
selp.u32	%r259, 1, 0, %p52;

BB34_64:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r259, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r14, 1, 0, %p2; 
}
setp.ne.s32	%p53, %r14, 0;
@%p53 bra BB34_122;

mov.u32 %r128, 31;
sub.s32 %r129, %r128, %r3;
mov.u32 %r131, %tid.y;
mul.wide.u32 %rd344, %r32, %r131;
shr.u64 %rd108, %rd344, %r129;
cvt.u32.u64	%r261, %rd108;
add.s32 %r132, %r131, 1;
mul.wide.u32 %rd345, %r32, %r132;
shr.u64 %rd346, %rd345, %r129;
cvt.u32.u64	%r16, %rd346;
@%p2 bra BB34_68;

cvt.u32.u64	%r133, %rd3;
and.b32 %r134, %r133, 536870911;
mul.lo.s32 %r136, %r131, %r134;
shl.b32 %r137, %r136, 1;
mul.wide.u32 %rd348, %r137, 4;
mov.u64 %rd349, sh;
add.s64 %rd487, %rd349, %rd348;
mov.u64 %rd347, 0;
mov.u64 %rd488, %rd347;

BB34_67:
mov.u64 %rd111, %rd488;
st.shared.u64 [%rd487], %rd347;
add.s64 %rd487, %rd487, 8;
add.s64 %rd113, %rd111, 1;
setp.lt.s64	%p55, %rd113, %rd3;
mov.u64 %rd488, %rd113;
@%p55 bra BB34_67;

BB34_68:
setp.ge.u32	%p56, %r261, %r16;
@%p56 bra BB34_73;

cvt.u32.u64	%r139, %rd3;
and.b32 %r140, %r139, 536870911;
cvt.u32.u64	%r141, %rd108;
mul.lo.s32 %r142, %r140, %r141;
shl.b32 %r17, %r142, 1;
mov.u32 %r260, 0;

BB34_70:
mul.lo.s32 %r146, %r131, %r140;
shl.b32 %r147, %r146, 1;
mul.wide.u32 %rd352, %r147, 4;
mov.u64 %rd353, sh;
add.s64 %rd489, %rd353, %rd352;
shl.b32 %r148, %r139, 1;
and.b32 %r149, %r148, 1073741822;
mad.lo.s32 %r150, %r149, %r260, %r17;
mul.wide.u32 %rd354, %r150, 4;
add.s64 %rd490, %rd2, %rd354;
mov.u64 %rd491, 0;
@%p2 bra BB34_72;

BB34_71:
ld.volatile.shared.f64 %fd34, [%rd489];
ld.volatile.global.f64 %fd35, [%rd490];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd489], %fd36;
add.s64 %rd490, %rd490, 8;
add.s64 %rd489, %rd489, 8;
add.s64 %rd491, %rd491, 1;
setp.lt.s64	%p58, %rd491, %rd3;
@%p58 bra BB34_71;

BB34_72:
add.s32 %r261, %r261, 1;
setp.lt.u32	%p59, %r261, %r16;
add.s32 %r260, %r260, 1;
@%p59 bra BB34_70;

BB34_73:
@%p7 bra BB34_75;

add.u64 %rd355, %SP, 0;
cvta.to.local.u64 %rd356, %rd355;
ld.global.u8 %rs4, [$str];
st.local.u8 [%rd356], %rs4;
mov.u64 %rd357, $str2;
cvta.global.u64 %rd358, %rd357;
mov.u32 %r154, 0;
mov.u64 %rd359, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd358;
.param .b64 param1;
st.param.b64	[param1+0], %rd355;
.param .b32 param2;
st.param.b32	[param2+0], %r154;
.param .b64 param3;
st.param.b64	[param3+0], %rd355;
.param .b64 param4;
st.param.b64	[param4+0], %rd359;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB34_75:
membar.cta;
and.b32 %r158, %r131, 1;
setp.eq.b32	%p61, %r158, 1;
setp.eq.b32	%p62, %r49, 1;
xor.pred %p63, %p62, %p61;
@%p63 bra BB34_79;

@%p2 bra BB34_79;

cvt.u32.u64	%r160, %rd3;
mul.lo.s32 %r162, %r131, %r160;
mul.wide.u32 %rd361, %r162, 2;
and.b64 %rd362, %rd3, 4294967295;
shl.b64 %rd363, %rd362, 1;
sub.s64 %rd364, %rd361, %rd363;
shl.b64 %rd365, %rd364, 2;
mov.u64 %rd366, sh;
add.s64 %rd493, %rd366, %rd365;
mul.wide.u32 %rd367, %r162, 8;
add.s64 %rd492, %rd366, %rd367;
mov.u64 %rd494, 0;

BB34_78:
ld.volatile.shared.f64 %fd37, [%rd492];
ld.volatile.shared.f64 %fd38, [%rd493];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd492], %fd39;
add.s64 %rd493, %rd493, 8;
add.s64 %rd492, %rd492, 8;
add.s64 %rd494, %rd494, 1;
setp.lt.s64	%p65, %rd494, %rd3;
@%p65 bra BB34_78;

BB34_79:
xor.b32 %r166, %r4, %r131;
and.b32 %r167, %r166, 3;
membar.cta;
setp.ne.s32	%p66, %r167, 0;
@%p66 bra BB34_83;

@%p2 bra BB34_83;

cvt.u32.u64	%r168, %rd3;
mul.lo.s32 %r170, %r131, %r168;
mul.wide.u32 %rd369, %r170, 2;
shl.b64 %rd370, %rd3, 2;
and.b64 %rd371, %rd370, 8589934588;
sub.s64 %rd372, %rd369, %rd371;
shl.b64 %rd373, %rd372, 2;
mov.u64 %rd374, sh;
add.s64 %rd496, %rd374, %rd373;
mul.wide.u32 %rd375, %r170, 8;
add.s64 %rd495, %rd374, %rd375;
mov.u64 %rd497, 0;

BB34_82:
ld.volatile.shared.f64 %fd40, [%rd495];
ld.volatile.shared.f64 %fd41, [%rd496];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd495], %fd42;
add.s64 %rd496, %rd496, 8;
add.s64 %rd495, %rd495, 8;
add.s64 %rd497, %rd497, 1;
setp.lt.s64	%p68, %rd497, %rd3;
@%p68 bra BB34_82;

BB34_83:
and.b32 %r175, %r166, 7;
membar.cta;
setp.ne.s32	%p69, %r175, 0;
@%p69 bra BB34_87;

@%p2 bra BB34_87;

cvt.u32.u64	%r176, %rd3;
mul.lo.s32 %r178, %r131, %r176;
mul.wide.u32 %rd377, %r178, 2;
shl.b64 %rd378, %rd3, 3;
and.b64 %rd379, %rd378, 8589934584;
sub.s64 %rd380, %rd377, %rd379;
shl.b64 %rd381, %rd380, 2;
mov.u64 %rd382, sh;
add.s64 %rd499, %rd382, %rd381;
mul.wide.u32 %rd383, %r178, 8;
add.s64 %rd498, %rd382, %rd383;
mov.u64 %rd500, 0;

BB34_86:
ld.volatile.shared.f64 %fd43, [%rd498];
ld.volatile.shared.f64 %fd44, [%rd499];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd498], %fd45;
add.s64 %rd499, %rd499, 8;
add.s64 %rd498, %rd498, 8;
add.s64 %rd500, %rd500, 1;
setp.lt.s64	%p71, %rd500, %rd3;
@%p71 bra BB34_86;

BB34_87:
and.b32 %r183, %r166, 15;
membar.cta;
setp.ne.s32	%p72, %r183, 0;
@%p72 bra BB34_91;

@%p2 bra BB34_91;

cvt.u32.u64	%r184, %rd3;
mul.lo.s32 %r186, %r131, %r184;
mul.wide.u32 %rd385, %r186, 2;
shl.b64 %rd386, %rd3, 4;
and.b64 %rd387, %rd386, 8589934576;
sub.s64 %rd388, %rd385, %rd387;
shl.b64 %rd389, %rd388, 2;
mov.u64 %rd390, sh;
add.s64 %rd502, %rd390, %rd389;
mul.wide.u32 %rd391, %r186, 8;
add.s64 %rd501, %rd390, %rd391;
mov.u64 %rd503, 0;

BB34_90:
ld.volatile.shared.f64 %fd46, [%rd501];
ld.volatile.shared.f64 %fd47, [%rd502];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd501], %fd48;
add.s64 %rd502, %rd502, 8;
add.s64 %rd501, %rd501, 8;
add.s64 %rd503, %rd503, 1;
setp.lt.s64	%p74, %rd503, %rd3;
@%p74 bra BB34_90;

BB34_91:
and.b32 %r191, %r166, 31;
membar.cta;
setp.ne.s32	%p75, %r191, 0;
@%p75 bra BB34_95;

@%p2 bra BB34_95;

cvt.u32.u64	%r192, %rd3;
mul.lo.s32 %r194, %r131, %r192;
mul.wide.u32 %rd393, %r194, 2;
shl.b64 %rd394, %rd3, 5;
and.b64 %rd395, %rd394, 8589934560;
sub.s64 %rd396, %rd393, %rd395;
shl.b64 %rd397, %rd396, 2;
mov.u64 %rd398, sh;
add.s64 %rd505, %rd398, %rd397;
mul.wide.u32 %rd399, %r194, 8;
add.s64 %rd504, %rd398, %rd399;
mov.u64 %rd506, 0;

BB34_94:
ld.volatile.shared.f64 %fd49, [%rd504];
ld.volatile.shared.f64 %fd50, [%rd505];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd504], %fd51;
add.s64 %rd505, %rd505, 8;
add.s64 %rd504, %rd504, 8;
add.s64 %rd506, %rd506, 1;
setp.lt.s64	%p77, %rd506, %rd3;
@%p77 bra BB34_94;

BB34_95:
shl.b32 %r199, %r166, 5;
setp.lt.u32	%p1, %r199, %r2;
membar.cta;
bar.sync 0;
@!%p1 bra BB34_121;
bra.uni BB34_96;

BB34_96:
xor.b32 %r22, %r199, %r4;
setp.lt.u32	%p78, %r4, 33;
@%p78 bra BB34_101;

membar.cta;
setp.eq.b32	%p79, %r158, 1;
setp.eq.b32	%p80, %r49, 1;
xor.pred %p81, %p80, %p79;
@%p81 bra BB34_101;

@%p2 bra BB34_101;

cvt.u32.u64	%r210, %rd3;
mul.lo.s32 %r211, %r22, %r210;
mul.wide.u32 %rd401, %r211, 2;
shl.b64 %rd402, %rd3, 6;
and.b64 %rd403, %rd402, 8589934528;
sub.s64 %rd404, %rd401, %rd403;
shl.b64 %rd405, %rd404, 2;
mov.u64 %rd406, sh;
add.s64 %rd508, %rd406, %rd405;
mul.wide.u32 %rd407, %r211, 8;
add.s64 %rd507, %rd406, %rd407;
mov.u64 %rd509, 0;

BB34_100:
ld.volatile.shared.f64 %fd52, [%rd507];
ld.volatile.shared.f64 %fd53, [%rd508];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd507], %fd54;
add.s64 %rd508, %rd508, 8;
add.s64 %rd507, %rd507, 8;
add.s64 %rd509, %rd509, 1;
setp.lt.s64	%p83, %rd509, %rd3;
@%p83 bra BB34_100;

BB34_101:
setp.lt.u32	%p84, %r4, 65;
@%p84 bra BB34_106;

membar.cta;
@%p66 bra BB34_106;

@%p2 bra BB34_106;

cvt.u32.u64	%r219, %rd3;
mul.lo.s32 %r220, %r22, %r219;
mul.wide.u32 %rd409, %r220, 2;
shl.b64 %rd410, %rd3, 7;
and.b64 %rd411, %rd410, 8589934464;
sub.s64 %rd412, %rd409, %rd411;
shl.b64 %rd413, %rd412, 2;
mov.u64 %rd414, sh;
add.s64 %rd511, %rd414, %rd413;
mul.wide.u32 %rd415, %r220, 8;
add.s64 %rd510, %rd414, %rd415;
mov.u64 %rd512, 0;

BB34_105:
ld.volatile.shared.f64 %fd55, [%rd510];
ld.volatile.shared.f64 %fd56, [%rd511];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd510], %fd57;
add.s64 %rd511, %rd511, 8;
add.s64 %rd510, %rd510, 8;
add.s64 %rd512, %rd512, 1;
setp.lt.s64	%p87, %rd512, %rd3;
@%p87 bra BB34_105;

BB34_106:
setp.lt.u32	%p88, %r4, 129;
@%p88 bra BB34_111;

membar.cta;
@%p69 bra BB34_111;

@%p2 bra BB34_111;

cvt.u32.u64	%r228, %rd3;
mul.lo.s32 %r229, %r22, %r228;
mul.wide.u32 %rd417, %r229, 2;
shl.b64 %rd418, %rd3, 8;
and.b64 %rd419, %rd418, 8589934336;
sub.s64 %rd420, %rd417, %rd419;
shl.b64 %rd421, %rd420, 2;
mov.u64 %rd422, sh;
add.s64 %rd514, %rd422, %rd421;
mul.wide.u32 %rd423, %r229, 8;
add.s64 %rd513, %rd422, %rd423;
mov.u64 %rd515, 0;

BB34_110:
ld.volatile.shared.f64 %fd58, [%rd513];
ld.volatile.shared.f64 %fd59, [%rd514];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd513], %fd60;
add.s64 %rd514, %rd514, 8;
add.s64 %rd513, %rd513, 8;
add.s64 %rd515, %rd515, 1;
setp.lt.s64	%p91, %rd515, %rd3;
@%p91 bra BB34_110;

BB34_111:
setp.lt.u32	%p92, %r4, 257;
@%p92 bra BB34_116;

membar.cta;
@%p72 bra BB34_116;

@%p2 bra BB34_116;

cvt.u32.u64	%r237, %rd3;
mul.lo.s32 %r238, %r22, %r237;
mul.wide.u32 %rd425, %r238, 2;
shl.b64 %rd426, %rd3, 9;
and.b64 %rd427, %rd426, 8589934080;
sub.s64 %rd428, %rd425, %rd427;
shl.b64 %rd429, %rd428, 2;
mov.u64 %rd430, sh;
add.s64 %rd517, %rd430, %rd429;
mul.wide.u32 %rd431, %r238, 8;
add.s64 %rd516, %rd430, %rd431;
mov.u64 %rd518, 0;

BB34_115:
ld.volatile.shared.f64 %fd61, [%rd516];
ld.volatile.shared.f64 %fd62, [%rd517];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd516], %fd63;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p95, %rd518, %rd3;
@%p95 bra BB34_115;

BB34_116:
setp.lt.u32	%p96, %r4, 513;
@%p96 bra BB34_121;

membar.cta;
@%p75 bra BB34_121;

@%p2 bra BB34_121;

cvt.u32.u64	%r246, %rd3;
mul.lo.s32 %r247, %r22, %r246;
mul.wide.u32 %rd433, %r247, 2;
shl.b64 %rd434, %rd3, 10;
and.b64 %rd435, %rd434, 8589933568;
sub.s64 %rd436, %rd433, %rd435;
shl.b64 %rd437, %rd436, 2;
mov.u64 %rd438, sh;
add.s64 %rd520, %rd438, %rd437;
mul.wide.u32 %rd439, %r247, 8;
add.s64 %rd519, %rd438, %rd439;
mov.u64 %rd521, 0;

BB34_120:
ld.volatile.shared.f64 %fd64, [%rd519];
ld.volatile.shared.f64 %fd65, [%rd520];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd519], %fd66;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p99, %rd521, %rd3;
@%p99 bra BB34_120;

BB34_121:
bar.sync 0;

BB34_122:
@%p53 bra BB34_136;

setp.eq.s16	%p101, %rs1, 0;
@%p101 bra BB34_125;

cvta.to.global.u64 %rd522, %rd19;
bra.uni BB34_126;

BB34_125:
setp.eq.s64	%p102, %rd21, 0;
cvta.to.global.u64 %rd440, %rd21;
selp.b64	%rd522, %rd2, %rd440, %p102;

BB34_126:
@%p51 bra BB34_132;

@%p2 bra BB34_132;

cvt.u32.u64	%r251, %rd3;
and.b32 %r252, %r251, 536870911;
mul.lo.s32 %r253, %r4, %r252;
shl.b32 %r254, %r253, 1;
mul.wide.u32 %rd442, %r254, 4;
mov.u64 %rd443, sh;
add.s64 %rd524, %rd443, %rd442;
mov.u64 %rd525, 0;

BB34_129:
setp.eq.f64	%p105, %fd1, 0d0000000000000000;
mov.f64 %fd71, 0d0000000000000000;
@%p105 bra BB34_131;

ld.global.f64 %fd68, [%rd523];
mul.f64 %fd71, %fd1, %fd68;

BB34_131:
ld.shared.f64 %fd69, [%rd524];
add.f64 %fd70, %fd71, %fd69;
st.global.f64 [%rd523], %fd70;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p106, %rd525, %rd3;
@%p106 bra BB34_129;

BB34_132:
setp.lt.u32	%p107, %r1, 33;
@%p107 bra BB34_134;

bar.sync 0;

BB34_134:
setp.ge.u32	%p108, %r262, %r1;
@%p108 bra BB34_136;

BB34_135:
cvt.u64.u32	%rd444, %r262;
add.s64 %rd445, %rd444, %rd106;
shl.b64 %rd446, %rd445, 2;
mov.u64 %rd447, sh;
add.s64 %rd448, %rd447, %rd446;
ld.shared.u32 %r257, [%rd448];
mul.wide.u32 %rd449, %r262, 4;
add.s64 %rd450, %rd522, %rd449;
st.global.u32 [%rd450], %r257;
add.s32 %r262, %r262, %r2;
setp.lt.u32	%p109, %r262, %r1;
@%p109 bra BB34_135;

BB34_136:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot35[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<113>;
.reg .b16 %rs<5>;
.reg .b32 %r<260>;
.reg .f64 %fd<76>;
.reg .b64 %rd<554>;


mov.u64 %rd553, __local_depot35;
cvta.local.u64 %SP, %rd553;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd227, [%rd1+184];
cvta.to.global.u64 %rd2, %rd227;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd228, %rd3, 536870911;
shl.b64 %rd229, %rd228, 1;
cvt.u32.u64	%r1, %rd229;
mov.u32 %r255, %tid.y;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB35_3;

cvt.u32.u64	%r30, %rd3;
and.b32 %r31, %r30, 536870911;
mul.lo.s32 %r32, %r255, %r31;
shl.b32 %r33, %r32, 1;
mul.wide.u32 %rd231, %r33, 4;
mov.u64 %rd232, sh;
add.s64 %rd473, %rd232, %rd231;
mov.u64 %rd230, 0;
mov.u64 %rd474, %rd230;

BB35_2:
mov.u64 %rd6, %rd474;
st.shared.u64 [%rd473], %rd230;
add.s64 %rd473, %rd473, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd474, %rd8;
@%p3 bra BB35_2;

BB35_3:
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd477, 0;
mov.u64 %rd476, %rd477;
@%p4 bra BB35_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
add.s32 %r34, %r3, -1;
cvt.s64.s32	%rd236, %r34;
sub.s64 %rd237, %rd10, %rd9;
add.s64 %rd11, %rd237, %rd236;
cvt.s64.s32	%rd12, %r3;
or.b64 %rd238, %rd11, %rd12;
and.b64 %rd239, %rd238, -4294967296;
setp.eq.s64	%p5, %rd239, 0;
@%p5 bra BB35_6;

div.s64 %rd475, %rd11, %rd12;
bra.uni BB35_7;

BB35_6:
cvt.u32.u64	%r35, %rd12;
cvt.u32.u64	%r36, %rd11;
div.u32 %r37, %r36, %r35;
cvt.u64.u32	%rd475, %r37;

BB35_7:
ld.param.u64 %rd240, [%rd1+152];
mov.u32 %r38, %ctaid.x;
not.b64 %rd241, %rd240;
add.s64 %rd242, %rd475, %rd240;
and.b64 %rd243, %rd242, %rd241;
cvt.s64.s32	%rd244, %r38;
mul.lo.s64 %rd245, %rd243, %rd244;
add.s64 %rd246, %rd245, %rd9;
add.s64 %rd247, %rd246, %rd243;
min.s64 %rd476, %rd10, %rd246;
min.s64 %rd477, %rd10, %rd247;

BB35_8:
cvt.u64.u32	%rd248, %r255;
add.s64 %rd478, %rd476, %rd248;
setp.ge.s64	%p6, %rd478, %rd477;
@%p6 bra BB35_13;

ld.param.u64 %rd250, [%rd1+24];
cvta.to.global.u64 %rd21, %rd250;
ld.param.u64 %rd251, [%rd1+48];
ld.param.u64 %rd252, [%rd1+64];
cvta.to.global.u64 %rd22, %rd252;
mov.u32 %r39, %ntid.y;
cvt.u64.u32	%rd23, %r39;
mul.lo.s64 %rd24, %rd251, %rd23;
add.s64 %rd254, %rd476, %rd248;
mul.lo.s64 %rd25, %rd251, %rd254;
cvt.u32.u64	%r40, %rd3;
and.b32 %r41, %r40, 536870911;
mul.lo.s32 %r42, %r255, %r41;
shl.b32 %r43, %r42, 1;
mul.wide.u32 %rd255, %r43, 4;
mov.u64 %rd256, sh;
add.s64 %rd26, %rd256, %rd255;
mov.u64 %rd249, 0;
mov.u64 %rd483, %rd249;

BB35_10:
mov.u64 %rd479, %rd26;
mul.lo.s64 %rd258, %rd24, %rd483;
add.s64 %rd259, %rd25, %rd258;
shl.b64 %rd260, %rd259, 3;
add.s64 %rd480, %rd21, %rd260;
shl.b64 %rd261, %rd478, 3;
add.s64 %rd262, %rd22, %rd261;
ld.global.f64 %fd1, [%rd262];
mov.u64 %rd482, %rd249;
@%p2 bra BB35_12;

BB35_11:
mov.u64 %rd33, %rd482;
ld.global.f64 %fd5, [%rd480];
ld.shared.f64 %fd6, [%rd479];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd479], %fd7;
add.s64 %rd480, %rd480, 8;
add.s64 %rd479, %rd479, 8;
add.s64 %rd36, %rd33, 1;
setp.lt.s64	%p8, %rd36, %rd3;
mov.u64 %rd482, %rd36;
@%p8 bra BB35_11;

BB35_12:
add.s64 %rd478, %rd23, %rd478;
setp.lt.s64	%p9, %rd478, %rd477;
add.s64 %rd483, %rd483, 1;
@%p9 bra BB35_10;

BB35_13:
mov.u32 %r4, %ntid.y;
neg.s32 %r44, %r4;
and.b32 %r45, %r4, %r44;
clz.b32 %r5, %r45;
add.s32 %r46, %r4, -1;
and.b32 %r6, %r46, %r4;
setp.eq.s32	%p10, %r6, 0;
@%p10 bra BB35_15;

add.u64 %rd263, %SP, 0;
cvta.to.local.u64 %rd264, %rd263;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd264], %rs1;
mov.u64 %rd265, $str1;
cvta.global.u64 %rd266, %rd265;
mov.u32 %r47, 0;
mov.u64 %rd267, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd266;
.param .b64 param1;
st.param.b64	[param1+0], %rd263;
.param .b32 param2;
st.param.b32	[param2+0], %r47;
.param .b64 param3;
st.param.b64	[param3+0], %rd263;
.param .b64 param4;
st.param.b64	[param4+0], %rd267;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB35_15:
@%p10 bra BB35_17;

add.u64 %rd268, %SP, 0;
cvta.to.local.u64 %rd269, %rd268;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd269], %rs2;
mov.u64 %rd270, $str2;
cvta.global.u64 %rd271, %rd270;
mov.u32 %r48, 0;
mov.u64 %rd272, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd271;
.param .b64 param1;
st.param.b64	[param1+0], %rd268;
.param .b32 param2;
st.param.b32	[param2+0], %r48;
.param .b64 param3;
st.param.b64	[param3+0], %rd268;
.param .b64 param4;
st.param.b64	[param4+0], %rd272;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB35_17:
xor.b32 %r7, %r46, %r255;
membar.cta;
and.b32 %r51, %r255, 1;
setp.eq.b32	%p12, %r51, 1;
and.b32 %r52, %r46, 1;
setp.eq.b32	%p13, %r52, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB35_21;

@%p2 bra BB35_21;

cvt.u32.u64	%r53, %rd3;
mov.u32 %r54, %tid.y;
mul.lo.s32 %r55, %r54, %r53;
mul.wide.u32 %rd274, %r55, 2;
and.b64 %rd275, %rd3, 4294967295;
shl.b64 %rd276, %rd275, 1;
sub.s64 %rd277, %rd274, %rd276;
shl.b64 %rd278, %rd277, 2;
mov.u64 %rd279, sh;
add.s64 %rd485, %rd279, %rd278;
mul.wide.u32 %rd280, %r55, 8;
add.s64 %rd484, %rd279, %rd280;
mov.u64 %rd486, 0;

BB35_20:
ld.volatile.shared.f64 %fd8, [%rd484];
ld.volatile.shared.f64 %fd9, [%rd485];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd484], %fd10;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p16, %rd486, %rd3;
@%p16 bra BB35_20;

BB35_21:
membar.cta;
and.b32 %r56, %r7, 3;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB35_25;

@%p2 bra BB35_25;

cvt.u32.u64	%r57, %rd3;
mov.u32 %r58, %tid.y;
mul.lo.s32 %r59, %r58, %r57;
mul.wide.u32 %rd282, %r59, 2;
shl.b64 %rd283, %rd3, 2;
and.b64 %rd284, %rd283, 8589934588;
sub.s64 %rd285, %rd282, %rd284;
shl.b64 %rd286, %rd285, 2;
mov.u64 %rd287, sh;
add.s64 %rd488, %rd287, %rd286;
mul.wide.u32 %rd288, %r59, 8;
add.s64 %rd487, %rd287, %rd288;
mov.u64 %rd489, 0;

BB35_24:
ld.volatile.shared.f64 %fd11, [%rd487];
ld.volatile.shared.f64 %fd12, [%rd488];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd487], %fd13;
add.s64 %rd488, %rd488, 8;
add.s64 %rd487, %rd487, 8;
add.s64 %rd489, %rd489, 1;
setp.lt.s64	%p19, %rd489, %rd3;
@%p19 bra BB35_24;

BB35_25:
membar.cta;
and.b32 %r60, %r7, 7;
setp.ne.s32	%p20, %r60, 0;
@%p20 bra BB35_29;

@%p2 bra BB35_29;

cvt.u32.u64	%r61, %rd3;
mov.u32 %r62, %tid.y;
mul.lo.s32 %r63, %r62, %r61;
mul.wide.u32 %rd290, %r63, 2;
shl.b64 %rd291, %rd3, 3;
and.b64 %rd292, %rd291, 8589934584;
sub.s64 %rd293, %rd290, %rd292;
shl.b64 %rd294, %rd293, 2;
mov.u64 %rd295, sh;
add.s64 %rd491, %rd295, %rd294;
mul.wide.u32 %rd296, %r63, 8;
add.s64 %rd490, %rd295, %rd296;
mov.u64 %rd492, 0;

BB35_28:
ld.volatile.shared.f64 %fd14, [%rd490];
ld.volatile.shared.f64 %fd15, [%rd491];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd490], %fd16;
add.s64 %rd491, %rd491, 8;
add.s64 %rd490, %rd490, 8;
add.s64 %rd492, %rd492, 1;
setp.lt.s64	%p22, %rd492, %rd3;
@%p22 bra BB35_28;

BB35_29:
membar.cta;
and.b32 %r64, %r7, 15;
setp.ne.s32	%p23, %r64, 0;
@%p23 bra BB35_33;

@%p2 bra BB35_33;

cvt.u32.u64	%r65, %rd3;
mov.u32 %r66, %tid.y;
mul.lo.s32 %r67, %r66, %r65;
mul.wide.u32 %rd298, %r67, 2;
shl.b64 %rd299, %rd3, 4;
and.b64 %rd300, %rd299, 8589934576;
sub.s64 %rd301, %rd298, %rd300;
shl.b64 %rd302, %rd301, 2;
mov.u64 %rd303, sh;
add.s64 %rd494, %rd303, %rd302;
mul.wide.u32 %rd304, %r67, 8;
add.s64 %rd493, %rd303, %rd304;
mov.u64 %rd495, 0;

BB35_32:
ld.volatile.shared.f64 %fd17, [%rd493];
ld.volatile.shared.f64 %fd18, [%rd494];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd493], %fd19;
add.s64 %rd494, %rd494, 8;
add.s64 %rd493, %rd493, 8;
add.s64 %rd495, %rd495, 1;
setp.lt.s64	%p25, %rd495, %rd3;
@%p25 bra BB35_32;

BB35_33:
membar.cta;
and.b32 %r68, %r7, 31;
setp.ne.s32	%p26, %r68, 0;
@%p26 bra BB35_37;

@%p2 bra BB35_37;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd306, %r71, 2;
shl.b64 %rd307, %rd3, 5;
and.b64 %rd308, %rd307, 8589934560;
sub.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 2;
mov.u64 %rd311, sh;
add.s64 %rd497, %rd311, %rd310;
mul.wide.u32 %rd312, %r71, 8;
add.s64 %rd496, %rd311, %rd312;
mov.u64 %rd498, 0;

BB35_36:
ld.volatile.shared.f64 %fd20, [%rd496];
ld.volatile.shared.f64 %fd21, [%rd497];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd496], %fd22;
add.s64 %rd497, %rd497, 8;
add.s64 %rd496, %rd496, 8;
add.s64 %rd498, %rd498, 1;
setp.lt.s64	%p28, %rd498, %rd3;
@%p28 bra BB35_36;

BB35_37:
membar.cta;
bar.sync 0;
shl.b32 %r8, %r7, 5;
setp.ge.u32	%p29, %r8, %r4;
@%p29 bra BB35_63;

xor.b32 %r9, %r8, %r46;
setp.lt.u32	%p30, %r46, 33;
@%p30 bra BB35_43;

mov.u32 %r75, %tid.y;
membar.cta;
and.b32 %r76, %r75, 1;
setp.eq.b32	%p31, %r76, 1;
setp.eq.b32	%p32, %r52, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB35_43;

@%p2 bra BB35_43;

cvt.u32.u64	%r78, %rd3;
mul.lo.s32 %r79, %r9, %r78;
mul.wide.u32 %rd314, %r79, 2;
shl.b64 %rd315, %rd3, 6;
and.b64 %rd316, %rd315, 8589934528;
sub.s64 %rd317, %rd314, %rd316;
shl.b64 %rd318, %rd317, 2;
mov.u64 %rd319, sh;
add.s64 %rd500, %rd319, %rd318;
mul.wide.u32 %rd320, %r79, 8;
add.s64 %rd499, %rd319, %rd320;
mov.u64 %rd501, 0;

BB35_42:
ld.volatile.shared.f64 %fd23, [%rd499];
ld.volatile.shared.f64 %fd24, [%rd500];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd499], %fd25;
add.s64 %rd500, %rd500, 8;
add.s64 %rd499, %rd499, 8;
add.s64 %rd501, %rd501, 1;
setp.lt.s64	%p35, %rd501, %rd3;
@%p35 bra BB35_42;

BB35_43:
setp.lt.u32	%p36, %r46, 65;
@%p36 bra BB35_48;

mov.u32 %r84, %tid.y;
xor.b32 %r85, %r46, %r84;
and.b32 %r86, %r85, 3;
membar.cta;
setp.ne.s32	%p37, %r86, 0;
@%p37 bra BB35_48;

@%p2 bra BB35_48;

cvt.u32.u64	%r87, %rd3;
mul.lo.s32 %r88, %r9, %r87;
mul.wide.u32 %rd322, %r88, 2;
shl.b64 %rd323, %rd3, 7;
and.b64 %rd324, %rd323, 8589934464;
sub.s64 %rd325, %rd322, %rd324;
shl.b64 %rd326, %rd325, 2;
mov.u64 %rd327, sh;
add.s64 %rd503, %rd327, %rd326;
mul.wide.u32 %rd328, %r88, 8;
add.s64 %rd502, %rd327, %rd328;
mov.u64 %rd504, 0;

BB35_47:
ld.volatile.shared.f64 %fd26, [%rd502];
ld.volatile.shared.f64 %fd27, [%rd503];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd502], %fd28;
add.s64 %rd503, %rd503, 8;
add.s64 %rd502, %rd502, 8;
add.s64 %rd504, %rd504, 1;
setp.lt.s64	%p39, %rd504, %rd3;
@%p39 bra BB35_47;

BB35_48:
setp.lt.u32	%p40, %r46, 129;
@%p40 bra BB35_53;

mov.u32 %r93, %tid.y;
xor.b32 %r94, %r46, %r93;
and.b32 %r95, %r94, 7;
membar.cta;
setp.ne.s32	%p41, %r95, 0;
@%p41 bra BB35_53;

@%p2 bra BB35_53;

cvt.u32.u64	%r96, %rd3;
mul.lo.s32 %r97, %r9, %r96;
mul.wide.u32 %rd330, %r97, 2;
shl.b64 %rd331, %rd3, 8;
and.b64 %rd332, %rd331, 8589934336;
sub.s64 %rd333, %rd330, %rd332;
shl.b64 %rd334, %rd333, 2;
mov.u64 %rd335, sh;
add.s64 %rd506, %rd335, %rd334;
mul.wide.u32 %rd336, %r97, 8;
add.s64 %rd505, %rd335, %rd336;
mov.u64 %rd507, 0;

BB35_52:
ld.volatile.shared.f64 %fd29, [%rd505];
ld.volatile.shared.f64 %fd30, [%rd506];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd505], %fd31;
add.s64 %rd506, %rd506, 8;
add.s64 %rd505, %rd505, 8;
add.s64 %rd507, %rd507, 1;
setp.lt.s64	%p43, %rd507, %rd3;
@%p43 bra BB35_52;

BB35_53:
setp.lt.u32	%p44, %r46, 257;
@%p44 bra BB35_58;

mov.u32 %r102, %tid.y;
xor.b32 %r103, %r46, %r102;
and.b32 %r104, %r103, 15;
membar.cta;
setp.ne.s32	%p45, %r104, 0;
@%p45 bra BB35_58;

@%p2 bra BB35_58;

cvt.u32.u64	%r105, %rd3;
mul.lo.s32 %r106, %r9, %r105;
mul.wide.u32 %rd338, %r106, 2;
shl.b64 %rd339, %rd3, 9;
and.b64 %rd340, %rd339, 8589934080;
sub.s64 %rd341, %rd338, %rd340;
shl.b64 %rd342, %rd341, 2;
mov.u64 %rd343, sh;
add.s64 %rd509, %rd343, %rd342;
mul.wide.u32 %rd344, %r106, 8;
add.s64 %rd508, %rd343, %rd344;
mov.u64 %rd510, 0;

BB35_57:
ld.volatile.shared.f64 %fd32, [%rd508];
ld.volatile.shared.f64 %fd33, [%rd509];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd508], %fd34;
add.s64 %rd509, %rd509, 8;
add.s64 %rd508, %rd508, 8;
add.s64 %rd510, %rd510, 1;
setp.lt.s64	%p47, %rd510, %rd3;
@%p47 bra BB35_57;

BB35_58:
setp.lt.u32	%p48, %r46, 513;
@%p48 bra BB35_63;

mov.u32 %r111, %tid.y;
xor.b32 %r112, %r46, %r111;
and.b32 %r113, %r112, 31;
membar.cta;
setp.ne.s32	%p49, %r113, 0;
@%p49 bra BB35_63;

@%p2 bra BB35_63;

cvt.u32.u64	%r114, %rd3;
mul.lo.s32 %r115, %r9, %r114;
mul.wide.u32 %rd346, %r115, 2;
shl.b64 %rd347, %rd3, 10;
and.b64 %rd348, %rd347, 8589933568;
sub.s64 %rd349, %rd346, %rd348;
shl.b64 %rd350, %rd349, 2;
mov.u64 %rd351, sh;
add.s64 %rd512, %rd351, %rd350;
mul.wide.u32 %rd352, %r115, 8;
add.s64 %rd511, %rd351, %rd352;
mov.u64 %rd513, 0;

BB35_62:
ld.volatile.shared.f64 %fd35, [%rd511];
ld.volatile.shared.f64 %fd36, [%rd512];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd511], %fd37;
add.s64 %rd512, %rd512, 8;
add.s64 %rd511, %rd511, 8;
add.s64 %rd513, %rd513, 1;
setp.lt.s64	%p51, %rd513, %rd3;
@%p51 bra BB35_62;

BB35_63:
mov.u32 %r10, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r11, %r46, %r1;
cvt.u64.u32	%rd119, %r11;
mul.lo.s32 %r118, %r10, %r1;
cvt.u64.u32	%rd120, %r118;
setp.ge.s32	%p52, %r255, %r1;
@%p52 bra BB35_65;

BB35_64:
cvt.s64.s32	%rd353, %r255;
add.s64 %rd354, %rd353, %rd119;
shl.b64 %rd355, %rd354, 2;
mov.u64 %rd356, sh;
add.s64 %rd357, %rd356, %rd355;
ld.shared.u32 %r119, [%rd357];
add.s64 %rd358, %rd353, %rd120;
shl.b64 %rd359, %rd358, 2;
add.s64 %rd360, %rd2, %rd359;
st.global.u32 [%rd360], %r119;
add.s32 %r255, %r255, %r4;
setp.lt.s32	%p53, %r255, %r1;
@%p53 bra BB35_64;

BB35_65:
mov.u32 %r259, %tid.y;
mov.u32 %r256, 0;
setp.ne.s32	%p54, %r259, 0;
@%p54 bra BB35_67;

ld.param.u64 %rd361, [%rd1+192];
cvta.to.global.u64 %rd362, %rd361;
add.s32 %r124, %r3, -1;
atom.global.inc.u32 %r125, [%rd362], %r124;
add.s32 %r126, %r125, 1;
setp.lt.u32	%p55, %r126, %r3;
selp.u32	%r256, 1, 0, %p55;

BB35_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r256, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r17, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r17, 0;
@%p56 bra BB35_125;

mov.u32 %r127, 31;
sub.s32 %r128, %r127, %r5;
mov.u32 %r130, %tid.y;
mul.wide.u32 %rd363, %r3, %r130;
shr.u64 %rd121, %rd363, %r128;
cvt.u32.u64	%r258, %rd121;
add.s32 %r131, %r130, 1;
mul.wide.u32 %rd364, %r3, %r131;
shr.u64 %rd365, %rd364, %r128;
cvt.u32.u64	%r19, %rd365;
@%p2 bra BB35_71;

cvt.u32.u64	%r132, %rd3;
and.b32 %r133, %r132, 536870911;
mul.lo.s32 %r135, %r130, %r133;
shl.b32 %r136, %r135, 1;
mul.wide.u32 %rd367, %r136, 4;
mov.u64 %rd368, sh;
add.s64 %rd514, %rd368, %rd367;
mov.u64 %rd366, 0;
mov.u64 %rd515, %rd366;

BB35_70:
mov.u64 %rd124, %rd515;
st.shared.u64 [%rd514], %rd366;
add.s64 %rd514, %rd514, 8;
add.s64 %rd126, %rd124, 1;
setp.lt.s64	%p58, %rd126, %rd3;
mov.u64 %rd515, %rd126;
@%p58 bra BB35_70;

BB35_71:
setp.ge.u32	%p59, %r258, %r19;
@%p59 bra BB35_76;

cvt.u32.u64	%r138, %rd3;
and.b32 %r139, %r138, 536870911;
cvt.u32.u64	%r140, %rd121;
mul.lo.s32 %r141, %r139, %r140;
shl.b32 %r20, %r141, 1;
mov.u32 %r257, 0;

BB35_73:
mul.lo.s32 %r145, %r130, %r139;
shl.b32 %r146, %r145, 1;
mul.wide.u32 %rd371, %r146, 4;
mov.u64 %rd372, sh;
add.s64 %rd516, %rd372, %rd371;
shl.b32 %r147, %r138, 1;
and.b32 %r148, %r147, 1073741822;
mad.lo.s32 %r149, %r148, %r257, %r20;
mul.wide.u32 %rd373, %r149, 4;
add.s64 %rd517, %rd2, %rd373;
mov.u64 %rd518, 0;
@%p2 bra BB35_75;

BB35_74:
ld.volatile.shared.f64 %fd38, [%rd516];
ld.volatile.global.f64 %fd39, [%rd517];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd516], %fd40;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p61, %rd518, %rd3;
@%p61 bra BB35_74;

BB35_75:
add.s32 %r258, %r258, 1;
setp.lt.u32	%p62, %r258, %r19;
add.s32 %r257, %r257, 1;
@%p62 bra BB35_73;

BB35_76:
@%p10 bra BB35_78;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd375], %rs3;
mov.u64 %rd376, $str2;
cvta.global.u64 %rd377, %rd376;
mov.u32 %r153, 0;
mov.u64 %rd378, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd377;
.param .b64 param1;
st.param.b64	[param1+0], %rd374;
.param .b32 param2;
st.param.b32	[param2+0], %r153;
.param .b64 param3;
st.param.b64	[param3+0], %rd374;
.param .b64 param4;
st.param.b64	[param4+0], %rd378;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB35_78:
membar.cta;
and.b32 %r157, %r130, 1;
setp.eq.b32	%p64, %r157, 1;
setp.eq.b32	%p65, %r52, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB35_82;

@%p2 bra BB35_82;

cvt.u32.u64	%r159, %rd3;
mul.lo.s32 %r161, %r130, %r159;
mul.wide.u32 %rd380, %r161, 2;
and.b64 %rd381, %rd3, 4294967295;
shl.b64 %rd382, %rd381, 1;
sub.s64 %rd383, %rd380, %rd382;
shl.b64 %rd384, %rd383, 2;
mov.u64 %rd385, sh;
add.s64 %rd520, %rd385, %rd384;
mul.wide.u32 %rd386, %r161, 8;
add.s64 %rd519, %rd385, %rd386;
mov.u64 %rd521, 0;

BB35_81:
ld.volatile.shared.f64 %fd41, [%rd519];
ld.volatile.shared.f64 %fd42, [%rd520];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd519], %fd43;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p68, %rd521, %rd3;
@%p68 bra BB35_81;

BB35_82:
xor.b32 %r165, %r46, %r130;
and.b32 %r166, %r165, 3;
membar.cta;
setp.ne.s32	%p69, %r166, 0;
@%p69 bra BB35_86;

@%p2 bra BB35_86;

cvt.u32.u64	%r167, %rd3;
mul.lo.s32 %r169, %r130, %r167;
mul.wide.u32 %rd388, %r169, 2;
shl.b64 %rd389, %rd3, 2;
and.b64 %rd390, %rd389, 8589934588;
sub.s64 %rd391, %rd388, %rd390;
shl.b64 %rd392, %rd391, 2;
mov.u64 %rd393, sh;
add.s64 %rd523, %rd393, %rd392;
mul.wide.u32 %rd394, %r169, 8;
add.s64 %rd522, %rd393, %rd394;
mov.u64 %rd524, 0;

BB35_85:
ld.volatile.shared.f64 %fd44, [%rd522];
ld.volatile.shared.f64 %fd45, [%rd523];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd522], %fd46;
add.s64 %rd523, %rd523, 8;
add.s64 %rd522, %rd522, 8;
add.s64 %rd524, %rd524, 1;
setp.lt.s64	%p71, %rd524, %rd3;
@%p71 bra BB35_85;

BB35_86:
and.b32 %r174, %r165, 7;
membar.cta;
setp.ne.s32	%p72, %r174, 0;
@%p72 bra BB35_90;

@%p2 bra BB35_90;

cvt.u32.u64	%r175, %rd3;
mul.lo.s32 %r177, %r130, %r175;
mul.wide.u32 %rd396, %r177, 2;
shl.b64 %rd397, %rd3, 3;
and.b64 %rd398, %rd397, 8589934584;
sub.s64 %rd399, %rd396, %rd398;
shl.b64 %rd400, %rd399, 2;
mov.u64 %rd401, sh;
add.s64 %rd526, %rd401, %rd400;
mul.wide.u32 %rd402, %r177, 8;
add.s64 %rd525, %rd401, %rd402;
mov.u64 %rd527, 0;

BB35_89:
ld.volatile.shared.f64 %fd47, [%rd525];
ld.volatile.shared.f64 %fd48, [%rd526];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd525], %fd49;
add.s64 %rd526, %rd526, 8;
add.s64 %rd525, %rd525, 8;
add.s64 %rd527, %rd527, 1;
setp.lt.s64	%p74, %rd527, %rd3;
@%p74 bra BB35_89;

BB35_90:
and.b32 %r182, %r165, 15;
membar.cta;
setp.ne.s32	%p75, %r182, 0;
@%p75 bra BB35_94;

@%p2 bra BB35_94;

cvt.u32.u64	%r183, %rd3;
mul.lo.s32 %r185, %r130, %r183;
mul.wide.u32 %rd404, %r185, 2;
shl.b64 %rd405, %rd3, 4;
and.b64 %rd406, %rd405, 8589934576;
sub.s64 %rd407, %rd404, %rd406;
shl.b64 %rd408, %rd407, 2;
mov.u64 %rd409, sh;
add.s64 %rd529, %rd409, %rd408;
mul.wide.u32 %rd410, %r185, 8;
add.s64 %rd528, %rd409, %rd410;
mov.u64 %rd530, 0;

BB35_93:
ld.volatile.shared.f64 %fd50, [%rd528];
ld.volatile.shared.f64 %fd51, [%rd529];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd528], %fd52;
add.s64 %rd529, %rd529, 8;
add.s64 %rd528, %rd528, 8;
add.s64 %rd530, %rd530, 1;
setp.lt.s64	%p77, %rd530, %rd3;
@%p77 bra BB35_93;

BB35_94:
and.b32 %r190, %r165, 31;
membar.cta;
setp.ne.s32	%p78, %r190, 0;
@%p78 bra BB35_98;

@%p2 bra BB35_98;

cvt.u32.u64	%r191, %rd3;
mul.lo.s32 %r193, %r130, %r191;
mul.wide.u32 %rd412, %r193, 2;
shl.b64 %rd413, %rd3, 5;
and.b64 %rd414, %rd413, 8589934560;
sub.s64 %rd415, %rd412, %rd414;
shl.b64 %rd416, %rd415, 2;
mov.u64 %rd417, sh;
add.s64 %rd532, %rd417, %rd416;
mul.wide.u32 %rd418, %r193, 8;
add.s64 %rd531, %rd417, %rd418;
mov.u64 %rd533, 0;

BB35_97:
ld.volatile.shared.f64 %fd53, [%rd531];
ld.volatile.shared.f64 %fd54, [%rd532];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd531], %fd55;
add.s64 %rd532, %rd532, 8;
add.s64 %rd531, %rd531, 8;
add.s64 %rd533, %rd533, 1;
setp.lt.s64	%p80, %rd533, %rd3;
@%p80 bra BB35_97;

BB35_98:
shl.b32 %r198, %r165, 5;
setp.lt.u32	%p1, %r198, %r4;
membar.cta;
bar.sync 0;
@!%p1 bra BB35_124;
bra.uni BB35_99;

BB35_99:
xor.b32 %r25, %r198, %r46;
setp.lt.u32	%p81, %r46, 33;
@%p81 bra BB35_104;

membar.cta;
setp.eq.b32	%p82, %r157, 1;
setp.eq.b32	%p83, %r52, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB35_104;

@%p2 bra BB35_104;

cvt.u32.u64	%r209, %rd3;
mul.lo.s32 %r210, %r25, %r209;
mul.wide.u32 %rd420, %r210, 2;
shl.b64 %rd421, %rd3, 6;
and.b64 %rd422, %rd421, 8589934528;
sub.s64 %rd423, %rd420, %rd422;
shl.b64 %rd424, %rd423, 2;
mov.u64 %rd425, sh;
add.s64 %rd535, %rd425, %rd424;
mul.wide.u32 %rd426, %r210, 8;
add.s64 %rd534, %rd425, %rd426;
mov.u64 %rd536, 0;

BB35_103:
ld.volatile.shared.f64 %fd56, [%rd534];
ld.volatile.shared.f64 %fd57, [%rd535];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd534], %fd58;
add.s64 %rd535, %rd535, 8;
add.s64 %rd534, %rd534, 8;
add.s64 %rd536, %rd536, 1;
setp.lt.s64	%p86, %rd536, %rd3;
@%p86 bra BB35_103;

BB35_104:
setp.lt.u32	%p87, %r46, 65;
@%p87 bra BB35_109;

membar.cta;
@%p69 bra BB35_109;

@%p2 bra BB35_109;

cvt.u32.u64	%r218, %rd3;
mul.lo.s32 %r219, %r25, %r218;
mul.wide.u32 %rd428, %r219, 2;
shl.b64 %rd429, %rd3, 7;
and.b64 %rd430, %rd429, 8589934464;
sub.s64 %rd431, %rd428, %rd430;
shl.b64 %rd432, %rd431, 2;
mov.u64 %rd433, sh;
add.s64 %rd538, %rd433, %rd432;
mul.wide.u32 %rd434, %r219, 8;
add.s64 %rd537, %rd433, %rd434;
mov.u64 %rd539, 0;

BB35_108:
ld.volatile.shared.f64 %fd59, [%rd537];
ld.volatile.shared.f64 %fd60, [%rd538];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd537], %fd61;
add.s64 %rd538, %rd538, 8;
add.s64 %rd537, %rd537, 8;
add.s64 %rd539, %rd539, 1;
setp.lt.s64	%p90, %rd539, %rd3;
@%p90 bra BB35_108;

BB35_109:
setp.lt.u32	%p91, %r46, 129;
@%p91 bra BB35_114;

membar.cta;
@%p72 bra BB35_114;

@%p2 bra BB35_114;

cvt.u32.u64	%r227, %rd3;
mul.lo.s32 %r228, %r25, %r227;
mul.wide.u32 %rd436, %r228, 2;
shl.b64 %rd437, %rd3, 8;
and.b64 %rd438, %rd437, 8589934336;
sub.s64 %rd439, %rd436, %rd438;
shl.b64 %rd440, %rd439, 2;
mov.u64 %rd441, sh;
add.s64 %rd541, %rd441, %rd440;
mul.wide.u32 %rd442, %r228, 8;
add.s64 %rd540, %rd441, %rd442;
mov.u64 %rd542, 0;

BB35_113:
ld.volatile.shared.f64 %fd62, [%rd540];
ld.volatile.shared.f64 %fd63, [%rd541];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd540], %fd64;
add.s64 %rd541, %rd541, 8;
add.s64 %rd540, %rd540, 8;
add.s64 %rd542, %rd542, 1;
setp.lt.s64	%p94, %rd542, %rd3;
@%p94 bra BB35_113;

BB35_114:
setp.lt.u32	%p95, %r46, 257;
@%p95 bra BB35_119;

membar.cta;
@%p75 bra BB35_119;

@%p2 bra BB35_119;

cvt.u32.u64	%r236, %rd3;
mul.lo.s32 %r237, %r25, %r236;
mul.wide.u32 %rd444, %r237, 2;
shl.b64 %rd445, %rd3, 9;
and.b64 %rd446, %rd445, 8589934080;
sub.s64 %rd447, %rd444, %rd446;
shl.b64 %rd448, %rd447, 2;
mov.u64 %rd449, sh;
add.s64 %rd544, %rd449, %rd448;
mul.wide.u32 %rd450, %r237, 8;
add.s64 %rd543, %rd449, %rd450;
mov.u64 %rd545, 0;

BB35_118:
ld.volatile.shared.f64 %fd65, [%rd543];
ld.volatile.shared.f64 %fd66, [%rd544];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd543], %fd67;
add.s64 %rd544, %rd544, 8;
add.s64 %rd543, %rd543, 8;
add.s64 %rd545, %rd545, 1;
setp.lt.s64	%p98, %rd545, %rd3;
@%p98 bra BB35_118;

BB35_119:
setp.lt.u32	%p99, %r46, 513;
@%p99 bra BB35_124;

membar.cta;
@%p78 bra BB35_124;

@%p2 bra BB35_124;

cvt.u32.u64	%r245, %rd3;
mul.lo.s32 %r246, %r25, %r245;
mul.wide.u32 %rd452, %r246, 2;
shl.b64 %rd453, %rd3, 10;
and.b64 %rd454, %rd453, 8589933568;
sub.s64 %rd455, %rd452, %rd454;
shl.b64 %rd456, %rd455, 2;
mov.u64 %rd457, sh;
add.s64 %rd547, %rd457, %rd456;
mul.wide.u32 %rd458, %r246, 8;
add.s64 %rd546, %rd457, %rd458;
mov.u64 %rd548, 0;

BB35_123:
ld.volatile.shared.f64 %fd68, [%rd546];
ld.volatile.shared.f64 %fd69, [%rd547];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd546], %fd70;
add.s64 %rd547, %rd547, 8;
add.s64 %rd546, %rd546, 8;
add.s64 %rd548, %rd548, 1;
setp.lt.s64	%p102, %rd548, %rd3;
@%p102 bra BB35_123;

BB35_124:
bar.sync 0;

BB35_125:
@%p56 bra BB35_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p104, %rs4, 0;
@%p104 bra BB35_128;

ld.param.u64 %rd459, [%rd1+168];
cvta.to.global.u64 %rd549, %rd459;
bra.uni BB35_129;

BB35_128:
ld.param.u64 %rd460, [%rd1+200];
setp.eq.s64	%p105, %rd460, 0;
cvta.to.global.u64 %rd461, %rd460;
selp.b64	%rd549, %rd2, %rd461, %p105;

BB35_129:
@%p54 bra BB35_135;

@%p2 bra BB35_135;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd463, [%rd1+96];
cvta.to.global.u64 %rd550, %rd463;
cvt.u32.u64	%r250, %rd3;
and.b32 %r251, %r250, 536870911;
mul.lo.s32 %r252, %r46, %r251;
shl.b32 %r253, %r252, 1;
mul.wide.u32 %rd464, %r253, 4;
mov.u64 %rd465, sh;
add.s64 %rd551, %rd465, %rd464;
mov.u64 %rd552, 0;

BB35_132:
setp.eq.f64	%p108, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p108 bra BB35_134;

ld.global.f64 %fd72, [%rd550];
mul.f64 %fd75, %fd2, %fd72;

BB35_134:
ld.shared.f64 %fd73, [%rd551];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd550], %fd74;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p109, %rd552, %rd3;
@%p109 bra BB35_132;

BB35_135:
setp.lt.u32	%p110, %r1, 33;
@%p110 bra BB35_137;

bar.sync 0;

BB35_137:
setp.ge.u32	%p111, %r259, %r1;
@%p111 bra BB35_139;

BB35_138:
cvt.u64.u32	%rd466, %r259;
add.s64 %rd467, %rd466, %rd119;
shl.b64 %rd468, %rd467, 2;
mov.u64 %rd469, sh;
add.s64 %rd470, %rd469, %rd468;
ld.shared.u32 %r254, [%rd470];
mul.wide.u32 %rd471, %r259, 4;
add.s64 %rd472, %rd549, %rd471;
st.global.u32 [%rd472], %r254;
add.s32 %r259, %r259, %r4;
setp.lt.u32	%p112, %r259, %r1;
@%p112 bra BB35_138;

BB35_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot36[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<113>;
.reg .b16 %rs<5>;
.reg .b32 %r<260>;
.reg .f64 %fd<76>;
.reg .b64 %rd<554>;


mov.u64 %rd553, __local_depot36;
cvta.local.u64 %SP, %rd553;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd227, [%rd1+184];
cvta.to.global.u64 %rd2, %rd227;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd228, %rd3, 536870911;
shl.b64 %rd229, %rd228, 1;
cvt.u32.u64	%r1, %rd229;
mov.u32 %r255, %tid.y;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB36_3;

cvt.u32.u64	%r30, %rd3;
and.b32 %r31, %r30, 536870911;
mul.lo.s32 %r32, %r255, %r31;
shl.b32 %r33, %r32, 1;
mul.wide.u32 %rd231, %r33, 4;
mov.u64 %rd232, sh;
add.s64 %rd473, %rd232, %rd231;
mov.u64 %rd230, 0;
mov.u64 %rd474, %rd230;

BB36_2:
mov.u64 %rd6, %rd474;
st.shared.u64 [%rd473], %rd230;
add.s64 %rd473, %rd473, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd474, %rd8;
@%p3 bra BB36_2;

BB36_3:
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd477, 0;
mov.u64 %rd476, %rd477;
@%p4 bra BB36_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
add.s32 %r34, %r3, -1;
cvt.s64.s32	%rd236, %r34;
sub.s64 %rd237, %rd10, %rd9;
add.s64 %rd11, %rd237, %rd236;
cvt.s64.s32	%rd12, %r3;
or.b64 %rd238, %rd11, %rd12;
and.b64 %rd239, %rd238, -4294967296;
setp.eq.s64	%p5, %rd239, 0;
@%p5 bra BB36_6;

div.s64 %rd475, %rd11, %rd12;
bra.uni BB36_7;

BB36_6:
cvt.u32.u64	%r35, %rd12;
cvt.u32.u64	%r36, %rd11;
div.u32 %r37, %r36, %r35;
cvt.u64.u32	%rd475, %r37;

BB36_7:
ld.param.u64 %rd240, [%rd1+152];
mov.u32 %r38, %ctaid.x;
not.b64 %rd241, %rd240;
add.s64 %rd242, %rd475, %rd240;
and.b64 %rd243, %rd242, %rd241;
cvt.s64.s32	%rd244, %r38;
mul.lo.s64 %rd245, %rd243, %rd244;
add.s64 %rd246, %rd245, %rd9;
add.s64 %rd247, %rd246, %rd243;
min.s64 %rd476, %rd10, %rd246;
min.s64 %rd477, %rd10, %rd247;

BB36_8:
cvt.u64.u32	%rd248, %r255;
add.s64 %rd478, %rd476, %rd248;
setp.ge.s64	%p6, %rd478, %rd477;
@%p6 bra BB36_13;

ld.param.u64 %rd250, [%rd1+24];
cvta.to.global.u64 %rd21, %rd250;
ld.param.u64 %rd251, [%rd1+48];
ld.param.u64 %rd252, [%rd1+64];
cvta.to.global.u64 %rd22, %rd252;
mov.u32 %r39, %ntid.y;
cvt.u64.u32	%rd23, %r39;
mul.lo.s64 %rd24, %rd251, %rd23;
add.s64 %rd254, %rd476, %rd248;
mul.lo.s64 %rd25, %rd251, %rd254;
cvt.u32.u64	%r40, %rd3;
and.b32 %r41, %r40, 536870911;
mul.lo.s32 %r42, %r255, %r41;
shl.b32 %r43, %r42, 1;
mul.wide.u32 %rd255, %r43, 4;
mov.u64 %rd256, sh;
add.s64 %rd26, %rd256, %rd255;
mov.u64 %rd249, 0;
mov.u64 %rd483, %rd249;

BB36_10:
mov.u64 %rd479, %rd26;
mul.lo.s64 %rd258, %rd24, %rd483;
add.s64 %rd259, %rd25, %rd258;
shl.b64 %rd260, %rd259, 3;
add.s64 %rd480, %rd21, %rd260;
shl.b64 %rd261, %rd478, 3;
add.s64 %rd262, %rd22, %rd261;
ld.global.f64 %fd1, [%rd262];
mov.u64 %rd482, %rd249;
@%p2 bra BB36_12;

BB36_11:
mov.u64 %rd33, %rd482;
ld.global.f64 %fd5, [%rd480];
ld.shared.f64 %fd6, [%rd479];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd479], %fd7;
add.s64 %rd480, %rd480, 8;
add.s64 %rd479, %rd479, 8;
add.s64 %rd36, %rd33, 1;
setp.lt.s64	%p8, %rd36, %rd3;
mov.u64 %rd482, %rd36;
@%p8 bra BB36_11;

BB36_12:
add.s64 %rd478, %rd23, %rd478;
setp.lt.s64	%p9, %rd478, %rd477;
add.s64 %rd483, %rd483, 1;
@%p9 bra BB36_10;

BB36_13:
mov.u32 %r4, %ntid.y;
neg.s32 %r44, %r4;
and.b32 %r45, %r4, %r44;
clz.b32 %r5, %r45;
add.s32 %r46, %r4, -1;
and.b32 %r6, %r46, %r4;
setp.eq.s32	%p10, %r6, 0;
@%p10 bra BB36_15;

add.u64 %rd263, %SP, 0;
cvta.to.local.u64 %rd264, %rd263;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd264], %rs1;
mov.u64 %rd265, $str1;
cvta.global.u64 %rd266, %rd265;
mov.u32 %r47, 0;
mov.u64 %rd267, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd266;
.param .b64 param1;
st.param.b64	[param1+0], %rd263;
.param .b32 param2;
st.param.b32	[param2+0], %r47;
.param .b64 param3;
st.param.b64	[param3+0], %rd263;
.param .b64 param4;
st.param.b64	[param4+0], %rd267;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB36_15:
@%p10 bra BB36_17;

add.u64 %rd268, %SP, 0;
cvta.to.local.u64 %rd269, %rd268;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd269], %rs2;
mov.u64 %rd270, $str2;
cvta.global.u64 %rd271, %rd270;
mov.u32 %r48, 0;
mov.u64 %rd272, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd271;
.param .b64 param1;
st.param.b64	[param1+0], %rd268;
.param .b32 param2;
st.param.b32	[param2+0], %r48;
.param .b64 param3;
st.param.b64	[param3+0], %rd268;
.param .b64 param4;
st.param.b64	[param4+0], %rd272;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB36_17:
xor.b32 %r7, %r46, %r255;
membar.cta;
and.b32 %r51, %r255, 1;
setp.eq.b32	%p12, %r51, 1;
and.b32 %r52, %r46, 1;
setp.eq.b32	%p13, %r52, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB36_21;

@%p2 bra BB36_21;

cvt.u32.u64	%r53, %rd3;
mov.u32 %r54, %tid.y;
mul.lo.s32 %r55, %r54, %r53;
mul.wide.u32 %rd274, %r55, 2;
and.b64 %rd275, %rd3, 4294967295;
shl.b64 %rd276, %rd275, 1;
sub.s64 %rd277, %rd274, %rd276;
shl.b64 %rd278, %rd277, 2;
mov.u64 %rd279, sh;
add.s64 %rd485, %rd279, %rd278;
mul.wide.u32 %rd280, %r55, 8;
add.s64 %rd484, %rd279, %rd280;
mov.u64 %rd486, 0;

BB36_20:
ld.volatile.shared.f64 %fd8, [%rd484];
ld.volatile.shared.f64 %fd9, [%rd485];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd484], %fd10;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p16, %rd486, %rd3;
@%p16 bra BB36_20;

BB36_21:
membar.cta;
and.b32 %r56, %r7, 3;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB36_25;

@%p2 bra BB36_25;

cvt.u32.u64	%r57, %rd3;
mov.u32 %r58, %tid.y;
mul.lo.s32 %r59, %r58, %r57;
mul.wide.u32 %rd282, %r59, 2;
shl.b64 %rd283, %rd3, 2;
and.b64 %rd284, %rd283, 8589934588;
sub.s64 %rd285, %rd282, %rd284;
shl.b64 %rd286, %rd285, 2;
mov.u64 %rd287, sh;
add.s64 %rd488, %rd287, %rd286;
mul.wide.u32 %rd288, %r59, 8;
add.s64 %rd487, %rd287, %rd288;
mov.u64 %rd489, 0;

BB36_24:
ld.volatile.shared.f64 %fd11, [%rd487];
ld.volatile.shared.f64 %fd12, [%rd488];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd487], %fd13;
add.s64 %rd488, %rd488, 8;
add.s64 %rd487, %rd487, 8;
add.s64 %rd489, %rd489, 1;
setp.lt.s64	%p19, %rd489, %rd3;
@%p19 bra BB36_24;

BB36_25:
membar.cta;
and.b32 %r60, %r7, 7;
setp.ne.s32	%p20, %r60, 0;
@%p20 bra BB36_29;

@%p2 bra BB36_29;

cvt.u32.u64	%r61, %rd3;
mov.u32 %r62, %tid.y;
mul.lo.s32 %r63, %r62, %r61;
mul.wide.u32 %rd290, %r63, 2;
shl.b64 %rd291, %rd3, 3;
and.b64 %rd292, %rd291, 8589934584;
sub.s64 %rd293, %rd290, %rd292;
shl.b64 %rd294, %rd293, 2;
mov.u64 %rd295, sh;
add.s64 %rd491, %rd295, %rd294;
mul.wide.u32 %rd296, %r63, 8;
add.s64 %rd490, %rd295, %rd296;
mov.u64 %rd492, 0;

BB36_28:
ld.volatile.shared.f64 %fd14, [%rd490];
ld.volatile.shared.f64 %fd15, [%rd491];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd490], %fd16;
add.s64 %rd491, %rd491, 8;
add.s64 %rd490, %rd490, 8;
add.s64 %rd492, %rd492, 1;
setp.lt.s64	%p22, %rd492, %rd3;
@%p22 bra BB36_28;

BB36_29:
membar.cta;
and.b32 %r64, %r7, 15;
setp.ne.s32	%p23, %r64, 0;
@%p23 bra BB36_33;

@%p2 bra BB36_33;

cvt.u32.u64	%r65, %rd3;
mov.u32 %r66, %tid.y;
mul.lo.s32 %r67, %r66, %r65;
mul.wide.u32 %rd298, %r67, 2;
shl.b64 %rd299, %rd3, 4;
and.b64 %rd300, %rd299, 8589934576;
sub.s64 %rd301, %rd298, %rd300;
shl.b64 %rd302, %rd301, 2;
mov.u64 %rd303, sh;
add.s64 %rd494, %rd303, %rd302;
mul.wide.u32 %rd304, %r67, 8;
add.s64 %rd493, %rd303, %rd304;
mov.u64 %rd495, 0;

BB36_32:
ld.volatile.shared.f64 %fd17, [%rd493];
ld.volatile.shared.f64 %fd18, [%rd494];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd493], %fd19;
add.s64 %rd494, %rd494, 8;
add.s64 %rd493, %rd493, 8;
add.s64 %rd495, %rd495, 1;
setp.lt.s64	%p25, %rd495, %rd3;
@%p25 bra BB36_32;

BB36_33:
membar.cta;
and.b32 %r68, %r7, 31;
setp.ne.s32	%p26, %r68, 0;
@%p26 bra BB36_37;

@%p2 bra BB36_37;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd306, %r71, 2;
shl.b64 %rd307, %rd3, 5;
and.b64 %rd308, %rd307, 8589934560;
sub.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 2;
mov.u64 %rd311, sh;
add.s64 %rd497, %rd311, %rd310;
mul.wide.u32 %rd312, %r71, 8;
add.s64 %rd496, %rd311, %rd312;
mov.u64 %rd498, 0;

BB36_36:
ld.volatile.shared.f64 %fd20, [%rd496];
ld.volatile.shared.f64 %fd21, [%rd497];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd496], %fd22;
add.s64 %rd497, %rd497, 8;
add.s64 %rd496, %rd496, 8;
add.s64 %rd498, %rd498, 1;
setp.lt.s64	%p28, %rd498, %rd3;
@%p28 bra BB36_36;

BB36_37:
membar.cta;
bar.sync 0;
shl.b32 %r8, %r7, 5;
setp.ge.u32	%p29, %r8, %r4;
@%p29 bra BB36_63;

xor.b32 %r9, %r8, %r46;
setp.lt.u32	%p30, %r46, 33;
@%p30 bra BB36_43;

mov.u32 %r75, %tid.y;
membar.cta;
and.b32 %r76, %r75, 1;
setp.eq.b32	%p31, %r76, 1;
setp.eq.b32	%p32, %r52, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB36_43;

@%p2 bra BB36_43;

cvt.u32.u64	%r78, %rd3;
mul.lo.s32 %r79, %r9, %r78;
mul.wide.u32 %rd314, %r79, 2;
shl.b64 %rd315, %rd3, 6;
and.b64 %rd316, %rd315, 8589934528;
sub.s64 %rd317, %rd314, %rd316;
shl.b64 %rd318, %rd317, 2;
mov.u64 %rd319, sh;
add.s64 %rd500, %rd319, %rd318;
mul.wide.u32 %rd320, %r79, 8;
add.s64 %rd499, %rd319, %rd320;
mov.u64 %rd501, 0;

BB36_42:
ld.volatile.shared.f64 %fd23, [%rd499];
ld.volatile.shared.f64 %fd24, [%rd500];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd499], %fd25;
add.s64 %rd500, %rd500, 8;
add.s64 %rd499, %rd499, 8;
add.s64 %rd501, %rd501, 1;
setp.lt.s64	%p35, %rd501, %rd3;
@%p35 bra BB36_42;

BB36_43:
setp.lt.u32	%p36, %r46, 65;
@%p36 bra BB36_48;

mov.u32 %r84, %tid.y;
xor.b32 %r85, %r46, %r84;
and.b32 %r86, %r85, 3;
membar.cta;
setp.ne.s32	%p37, %r86, 0;
@%p37 bra BB36_48;

@%p2 bra BB36_48;

cvt.u32.u64	%r87, %rd3;
mul.lo.s32 %r88, %r9, %r87;
mul.wide.u32 %rd322, %r88, 2;
shl.b64 %rd323, %rd3, 7;
and.b64 %rd324, %rd323, 8589934464;
sub.s64 %rd325, %rd322, %rd324;
shl.b64 %rd326, %rd325, 2;
mov.u64 %rd327, sh;
add.s64 %rd503, %rd327, %rd326;
mul.wide.u32 %rd328, %r88, 8;
add.s64 %rd502, %rd327, %rd328;
mov.u64 %rd504, 0;

BB36_47:
ld.volatile.shared.f64 %fd26, [%rd502];
ld.volatile.shared.f64 %fd27, [%rd503];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd502], %fd28;
add.s64 %rd503, %rd503, 8;
add.s64 %rd502, %rd502, 8;
add.s64 %rd504, %rd504, 1;
setp.lt.s64	%p39, %rd504, %rd3;
@%p39 bra BB36_47;

BB36_48:
setp.lt.u32	%p40, %r46, 129;
@%p40 bra BB36_53;

mov.u32 %r93, %tid.y;
xor.b32 %r94, %r46, %r93;
and.b32 %r95, %r94, 7;
membar.cta;
setp.ne.s32	%p41, %r95, 0;
@%p41 bra BB36_53;

@%p2 bra BB36_53;

cvt.u32.u64	%r96, %rd3;
mul.lo.s32 %r97, %r9, %r96;
mul.wide.u32 %rd330, %r97, 2;
shl.b64 %rd331, %rd3, 8;
and.b64 %rd332, %rd331, 8589934336;
sub.s64 %rd333, %rd330, %rd332;
shl.b64 %rd334, %rd333, 2;
mov.u64 %rd335, sh;
add.s64 %rd506, %rd335, %rd334;
mul.wide.u32 %rd336, %r97, 8;
add.s64 %rd505, %rd335, %rd336;
mov.u64 %rd507, 0;

BB36_52:
ld.volatile.shared.f64 %fd29, [%rd505];
ld.volatile.shared.f64 %fd30, [%rd506];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd505], %fd31;
add.s64 %rd506, %rd506, 8;
add.s64 %rd505, %rd505, 8;
add.s64 %rd507, %rd507, 1;
setp.lt.s64	%p43, %rd507, %rd3;
@%p43 bra BB36_52;

BB36_53:
setp.lt.u32	%p44, %r46, 257;
@%p44 bra BB36_58;

mov.u32 %r102, %tid.y;
xor.b32 %r103, %r46, %r102;
and.b32 %r104, %r103, 15;
membar.cta;
setp.ne.s32	%p45, %r104, 0;
@%p45 bra BB36_58;

@%p2 bra BB36_58;

cvt.u32.u64	%r105, %rd3;
mul.lo.s32 %r106, %r9, %r105;
mul.wide.u32 %rd338, %r106, 2;
shl.b64 %rd339, %rd3, 9;
and.b64 %rd340, %rd339, 8589934080;
sub.s64 %rd341, %rd338, %rd340;
shl.b64 %rd342, %rd341, 2;
mov.u64 %rd343, sh;
add.s64 %rd509, %rd343, %rd342;
mul.wide.u32 %rd344, %r106, 8;
add.s64 %rd508, %rd343, %rd344;
mov.u64 %rd510, 0;

BB36_57:
ld.volatile.shared.f64 %fd32, [%rd508];
ld.volatile.shared.f64 %fd33, [%rd509];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd508], %fd34;
add.s64 %rd509, %rd509, 8;
add.s64 %rd508, %rd508, 8;
add.s64 %rd510, %rd510, 1;
setp.lt.s64	%p47, %rd510, %rd3;
@%p47 bra BB36_57;

BB36_58:
setp.lt.u32	%p48, %r46, 513;
@%p48 bra BB36_63;

mov.u32 %r111, %tid.y;
xor.b32 %r112, %r46, %r111;
and.b32 %r113, %r112, 31;
membar.cta;
setp.ne.s32	%p49, %r113, 0;
@%p49 bra BB36_63;

@%p2 bra BB36_63;

cvt.u32.u64	%r114, %rd3;
mul.lo.s32 %r115, %r9, %r114;
mul.wide.u32 %rd346, %r115, 2;
shl.b64 %rd347, %rd3, 10;
and.b64 %rd348, %rd347, 8589933568;
sub.s64 %rd349, %rd346, %rd348;
shl.b64 %rd350, %rd349, 2;
mov.u64 %rd351, sh;
add.s64 %rd512, %rd351, %rd350;
mul.wide.u32 %rd352, %r115, 8;
add.s64 %rd511, %rd351, %rd352;
mov.u64 %rd513, 0;

BB36_62:
ld.volatile.shared.f64 %fd35, [%rd511];
ld.volatile.shared.f64 %fd36, [%rd512];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd511], %fd37;
add.s64 %rd512, %rd512, 8;
add.s64 %rd511, %rd511, 8;
add.s64 %rd513, %rd513, 1;
setp.lt.s64	%p51, %rd513, %rd3;
@%p51 bra BB36_62;

BB36_63:
mov.u32 %r10, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r11, %r46, %r1;
cvt.u64.u32	%rd119, %r11;
mul.lo.s32 %r118, %r10, %r1;
cvt.u64.u32	%rd120, %r118;
setp.ge.s32	%p52, %r255, %r1;
@%p52 bra BB36_65;

BB36_64:
cvt.s64.s32	%rd353, %r255;
add.s64 %rd354, %rd353, %rd119;
shl.b64 %rd355, %rd354, 2;
mov.u64 %rd356, sh;
add.s64 %rd357, %rd356, %rd355;
ld.shared.u32 %r119, [%rd357];
add.s64 %rd358, %rd353, %rd120;
shl.b64 %rd359, %rd358, 2;
add.s64 %rd360, %rd2, %rd359;
st.global.u32 [%rd360], %r119;
add.s32 %r255, %r255, %r4;
setp.lt.s32	%p53, %r255, %r1;
@%p53 bra BB36_64;

BB36_65:
mov.u32 %r259, %tid.y;
mov.u32 %r256, 0;
setp.ne.s32	%p54, %r259, 0;
@%p54 bra BB36_67;

ld.param.u64 %rd361, [%rd1+192];
cvta.to.global.u64 %rd362, %rd361;
add.s32 %r124, %r3, -1;
atom.global.inc.u32 %r125, [%rd362], %r124;
add.s32 %r126, %r125, 1;
setp.lt.u32	%p55, %r126, %r3;
selp.u32	%r256, 1, 0, %p55;

BB36_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r256, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r17, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r17, 0;
@%p56 bra BB36_125;

mov.u32 %r127, 31;
sub.s32 %r128, %r127, %r5;
mov.u32 %r130, %tid.y;
mul.wide.u32 %rd363, %r3, %r130;
shr.u64 %rd121, %rd363, %r128;
cvt.u32.u64	%r258, %rd121;
add.s32 %r131, %r130, 1;
mul.wide.u32 %rd364, %r3, %r131;
shr.u64 %rd365, %rd364, %r128;
cvt.u32.u64	%r19, %rd365;
@%p2 bra BB36_71;

cvt.u32.u64	%r132, %rd3;
and.b32 %r133, %r132, 536870911;
mul.lo.s32 %r135, %r130, %r133;
shl.b32 %r136, %r135, 1;
mul.wide.u32 %rd367, %r136, 4;
mov.u64 %rd368, sh;
add.s64 %rd514, %rd368, %rd367;
mov.u64 %rd366, 0;
mov.u64 %rd515, %rd366;

BB36_70:
mov.u64 %rd124, %rd515;
st.shared.u64 [%rd514], %rd366;
add.s64 %rd514, %rd514, 8;
add.s64 %rd126, %rd124, 1;
setp.lt.s64	%p58, %rd126, %rd3;
mov.u64 %rd515, %rd126;
@%p58 bra BB36_70;

BB36_71:
setp.ge.u32	%p59, %r258, %r19;
@%p59 bra BB36_76;

cvt.u32.u64	%r138, %rd3;
and.b32 %r139, %r138, 536870911;
cvt.u32.u64	%r140, %rd121;
mul.lo.s32 %r141, %r139, %r140;
shl.b32 %r20, %r141, 1;
mov.u32 %r257, 0;

BB36_73:
mul.lo.s32 %r145, %r130, %r139;
shl.b32 %r146, %r145, 1;
mul.wide.u32 %rd371, %r146, 4;
mov.u64 %rd372, sh;
add.s64 %rd516, %rd372, %rd371;
shl.b32 %r147, %r138, 1;
and.b32 %r148, %r147, 1073741822;
mad.lo.s32 %r149, %r148, %r257, %r20;
mul.wide.u32 %rd373, %r149, 4;
add.s64 %rd517, %rd2, %rd373;
mov.u64 %rd518, 0;
@%p2 bra BB36_75;

BB36_74:
ld.volatile.shared.f64 %fd38, [%rd516];
ld.volatile.global.f64 %fd39, [%rd517];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd516], %fd40;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p61, %rd518, %rd3;
@%p61 bra BB36_74;

BB36_75:
add.s32 %r258, %r258, 1;
setp.lt.u32	%p62, %r258, %r19;
add.s32 %r257, %r257, 1;
@%p62 bra BB36_73;

BB36_76:
@%p10 bra BB36_78;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd375], %rs3;
mov.u64 %rd376, $str2;
cvta.global.u64 %rd377, %rd376;
mov.u32 %r153, 0;
mov.u64 %rd378, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd377;
.param .b64 param1;
st.param.b64	[param1+0], %rd374;
.param .b32 param2;
st.param.b32	[param2+0], %r153;
.param .b64 param3;
st.param.b64	[param3+0], %rd374;
.param .b64 param4;
st.param.b64	[param4+0], %rd378;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB36_78:
membar.cta;
and.b32 %r157, %r130, 1;
setp.eq.b32	%p64, %r157, 1;
setp.eq.b32	%p65, %r52, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB36_82;

@%p2 bra BB36_82;

cvt.u32.u64	%r159, %rd3;
mul.lo.s32 %r161, %r130, %r159;
mul.wide.u32 %rd380, %r161, 2;
and.b64 %rd381, %rd3, 4294967295;
shl.b64 %rd382, %rd381, 1;
sub.s64 %rd383, %rd380, %rd382;
shl.b64 %rd384, %rd383, 2;
mov.u64 %rd385, sh;
add.s64 %rd520, %rd385, %rd384;
mul.wide.u32 %rd386, %r161, 8;
add.s64 %rd519, %rd385, %rd386;
mov.u64 %rd521, 0;

BB36_81:
ld.volatile.shared.f64 %fd41, [%rd519];
ld.volatile.shared.f64 %fd42, [%rd520];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd519], %fd43;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p68, %rd521, %rd3;
@%p68 bra BB36_81;

BB36_82:
xor.b32 %r165, %r46, %r130;
and.b32 %r166, %r165, 3;
membar.cta;
setp.ne.s32	%p69, %r166, 0;
@%p69 bra BB36_86;

@%p2 bra BB36_86;

cvt.u32.u64	%r167, %rd3;
mul.lo.s32 %r169, %r130, %r167;
mul.wide.u32 %rd388, %r169, 2;
shl.b64 %rd389, %rd3, 2;
and.b64 %rd390, %rd389, 8589934588;
sub.s64 %rd391, %rd388, %rd390;
shl.b64 %rd392, %rd391, 2;
mov.u64 %rd393, sh;
add.s64 %rd523, %rd393, %rd392;
mul.wide.u32 %rd394, %r169, 8;
add.s64 %rd522, %rd393, %rd394;
mov.u64 %rd524, 0;

BB36_85:
ld.volatile.shared.f64 %fd44, [%rd522];
ld.volatile.shared.f64 %fd45, [%rd523];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd522], %fd46;
add.s64 %rd523, %rd523, 8;
add.s64 %rd522, %rd522, 8;
add.s64 %rd524, %rd524, 1;
setp.lt.s64	%p71, %rd524, %rd3;
@%p71 bra BB36_85;

BB36_86:
and.b32 %r174, %r165, 7;
membar.cta;
setp.ne.s32	%p72, %r174, 0;
@%p72 bra BB36_90;

@%p2 bra BB36_90;

cvt.u32.u64	%r175, %rd3;
mul.lo.s32 %r177, %r130, %r175;
mul.wide.u32 %rd396, %r177, 2;
shl.b64 %rd397, %rd3, 3;
and.b64 %rd398, %rd397, 8589934584;
sub.s64 %rd399, %rd396, %rd398;
shl.b64 %rd400, %rd399, 2;
mov.u64 %rd401, sh;
add.s64 %rd526, %rd401, %rd400;
mul.wide.u32 %rd402, %r177, 8;
add.s64 %rd525, %rd401, %rd402;
mov.u64 %rd527, 0;

BB36_89:
ld.volatile.shared.f64 %fd47, [%rd525];
ld.volatile.shared.f64 %fd48, [%rd526];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd525], %fd49;
add.s64 %rd526, %rd526, 8;
add.s64 %rd525, %rd525, 8;
add.s64 %rd527, %rd527, 1;
setp.lt.s64	%p74, %rd527, %rd3;
@%p74 bra BB36_89;

BB36_90:
and.b32 %r182, %r165, 15;
membar.cta;
setp.ne.s32	%p75, %r182, 0;
@%p75 bra BB36_94;

@%p2 bra BB36_94;

cvt.u32.u64	%r183, %rd3;
mul.lo.s32 %r185, %r130, %r183;
mul.wide.u32 %rd404, %r185, 2;
shl.b64 %rd405, %rd3, 4;
and.b64 %rd406, %rd405, 8589934576;
sub.s64 %rd407, %rd404, %rd406;
shl.b64 %rd408, %rd407, 2;
mov.u64 %rd409, sh;
add.s64 %rd529, %rd409, %rd408;
mul.wide.u32 %rd410, %r185, 8;
add.s64 %rd528, %rd409, %rd410;
mov.u64 %rd530, 0;

BB36_93:
ld.volatile.shared.f64 %fd50, [%rd528];
ld.volatile.shared.f64 %fd51, [%rd529];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd528], %fd52;
add.s64 %rd529, %rd529, 8;
add.s64 %rd528, %rd528, 8;
add.s64 %rd530, %rd530, 1;
setp.lt.s64	%p77, %rd530, %rd3;
@%p77 bra BB36_93;

BB36_94:
and.b32 %r190, %r165, 31;
membar.cta;
setp.ne.s32	%p78, %r190, 0;
@%p78 bra BB36_98;

@%p2 bra BB36_98;

cvt.u32.u64	%r191, %rd3;
mul.lo.s32 %r193, %r130, %r191;
mul.wide.u32 %rd412, %r193, 2;
shl.b64 %rd413, %rd3, 5;
and.b64 %rd414, %rd413, 8589934560;
sub.s64 %rd415, %rd412, %rd414;
shl.b64 %rd416, %rd415, 2;
mov.u64 %rd417, sh;
add.s64 %rd532, %rd417, %rd416;
mul.wide.u32 %rd418, %r193, 8;
add.s64 %rd531, %rd417, %rd418;
mov.u64 %rd533, 0;

BB36_97:
ld.volatile.shared.f64 %fd53, [%rd531];
ld.volatile.shared.f64 %fd54, [%rd532];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd531], %fd55;
add.s64 %rd532, %rd532, 8;
add.s64 %rd531, %rd531, 8;
add.s64 %rd533, %rd533, 1;
setp.lt.s64	%p80, %rd533, %rd3;
@%p80 bra BB36_97;

BB36_98:
shl.b32 %r198, %r165, 5;
setp.lt.u32	%p1, %r198, %r4;
membar.cta;
bar.sync 0;
@!%p1 bra BB36_124;
bra.uni BB36_99;

BB36_99:
xor.b32 %r25, %r198, %r46;
setp.lt.u32	%p81, %r46, 33;
@%p81 bra BB36_104;

membar.cta;
setp.eq.b32	%p82, %r157, 1;
setp.eq.b32	%p83, %r52, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB36_104;

@%p2 bra BB36_104;

cvt.u32.u64	%r209, %rd3;
mul.lo.s32 %r210, %r25, %r209;
mul.wide.u32 %rd420, %r210, 2;
shl.b64 %rd421, %rd3, 6;
and.b64 %rd422, %rd421, 8589934528;
sub.s64 %rd423, %rd420, %rd422;
shl.b64 %rd424, %rd423, 2;
mov.u64 %rd425, sh;
add.s64 %rd535, %rd425, %rd424;
mul.wide.u32 %rd426, %r210, 8;
add.s64 %rd534, %rd425, %rd426;
mov.u64 %rd536, 0;

BB36_103:
ld.volatile.shared.f64 %fd56, [%rd534];
ld.volatile.shared.f64 %fd57, [%rd535];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd534], %fd58;
add.s64 %rd535, %rd535, 8;
add.s64 %rd534, %rd534, 8;
add.s64 %rd536, %rd536, 1;
setp.lt.s64	%p86, %rd536, %rd3;
@%p86 bra BB36_103;

BB36_104:
setp.lt.u32	%p87, %r46, 65;
@%p87 bra BB36_109;

membar.cta;
@%p69 bra BB36_109;

@%p2 bra BB36_109;

cvt.u32.u64	%r218, %rd3;
mul.lo.s32 %r219, %r25, %r218;
mul.wide.u32 %rd428, %r219, 2;
shl.b64 %rd429, %rd3, 7;
and.b64 %rd430, %rd429, 8589934464;
sub.s64 %rd431, %rd428, %rd430;
shl.b64 %rd432, %rd431, 2;
mov.u64 %rd433, sh;
add.s64 %rd538, %rd433, %rd432;
mul.wide.u32 %rd434, %r219, 8;
add.s64 %rd537, %rd433, %rd434;
mov.u64 %rd539, 0;

BB36_108:
ld.volatile.shared.f64 %fd59, [%rd537];
ld.volatile.shared.f64 %fd60, [%rd538];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd537], %fd61;
add.s64 %rd538, %rd538, 8;
add.s64 %rd537, %rd537, 8;
add.s64 %rd539, %rd539, 1;
setp.lt.s64	%p90, %rd539, %rd3;
@%p90 bra BB36_108;

BB36_109:
setp.lt.u32	%p91, %r46, 129;
@%p91 bra BB36_114;

membar.cta;
@%p72 bra BB36_114;

@%p2 bra BB36_114;

cvt.u32.u64	%r227, %rd3;
mul.lo.s32 %r228, %r25, %r227;
mul.wide.u32 %rd436, %r228, 2;
shl.b64 %rd437, %rd3, 8;
and.b64 %rd438, %rd437, 8589934336;
sub.s64 %rd439, %rd436, %rd438;
shl.b64 %rd440, %rd439, 2;
mov.u64 %rd441, sh;
add.s64 %rd541, %rd441, %rd440;
mul.wide.u32 %rd442, %r228, 8;
add.s64 %rd540, %rd441, %rd442;
mov.u64 %rd542, 0;

BB36_113:
ld.volatile.shared.f64 %fd62, [%rd540];
ld.volatile.shared.f64 %fd63, [%rd541];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd540], %fd64;
add.s64 %rd541, %rd541, 8;
add.s64 %rd540, %rd540, 8;
add.s64 %rd542, %rd542, 1;
setp.lt.s64	%p94, %rd542, %rd3;
@%p94 bra BB36_113;

BB36_114:
setp.lt.u32	%p95, %r46, 257;
@%p95 bra BB36_119;

membar.cta;
@%p75 bra BB36_119;

@%p2 bra BB36_119;

cvt.u32.u64	%r236, %rd3;
mul.lo.s32 %r237, %r25, %r236;
mul.wide.u32 %rd444, %r237, 2;
shl.b64 %rd445, %rd3, 9;
and.b64 %rd446, %rd445, 8589934080;
sub.s64 %rd447, %rd444, %rd446;
shl.b64 %rd448, %rd447, 2;
mov.u64 %rd449, sh;
add.s64 %rd544, %rd449, %rd448;
mul.wide.u32 %rd450, %r237, 8;
add.s64 %rd543, %rd449, %rd450;
mov.u64 %rd545, 0;

BB36_118:
ld.volatile.shared.f64 %fd65, [%rd543];
ld.volatile.shared.f64 %fd66, [%rd544];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd543], %fd67;
add.s64 %rd544, %rd544, 8;
add.s64 %rd543, %rd543, 8;
add.s64 %rd545, %rd545, 1;
setp.lt.s64	%p98, %rd545, %rd3;
@%p98 bra BB36_118;

BB36_119:
setp.lt.u32	%p99, %r46, 513;
@%p99 bra BB36_124;

membar.cta;
@%p78 bra BB36_124;

@%p2 bra BB36_124;

cvt.u32.u64	%r245, %rd3;
mul.lo.s32 %r246, %r25, %r245;
mul.wide.u32 %rd452, %r246, 2;
shl.b64 %rd453, %rd3, 10;
and.b64 %rd454, %rd453, 8589933568;
sub.s64 %rd455, %rd452, %rd454;
shl.b64 %rd456, %rd455, 2;
mov.u64 %rd457, sh;
add.s64 %rd547, %rd457, %rd456;
mul.wide.u32 %rd458, %r246, 8;
add.s64 %rd546, %rd457, %rd458;
mov.u64 %rd548, 0;

BB36_123:
ld.volatile.shared.f64 %fd68, [%rd546];
ld.volatile.shared.f64 %fd69, [%rd547];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd546], %fd70;
add.s64 %rd547, %rd547, 8;
add.s64 %rd546, %rd546, 8;
add.s64 %rd548, %rd548, 1;
setp.lt.s64	%p102, %rd548, %rd3;
@%p102 bra BB36_123;

BB36_124:
bar.sync 0;

BB36_125:
@%p56 bra BB36_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p104, %rs4, 0;
@%p104 bra BB36_128;

ld.param.u64 %rd459, [%rd1+168];
cvta.to.global.u64 %rd549, %rd459;
bra.uni BB36_129;

BB36_128:
ld.param.u64 %rd460, [%rd1+200];
setp.eq.s64	%p105, %rd460, 0;
cvta.to.global.u64 %rd461, %rd460;
selp.b64	%rd549, %rd2, %rd461, %p105;

BB36_129:
@%p54 bra BB36_135;

@%p2 bra BB36_135;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd463, [%rd1+96];
cvta.to.global.u64 %rd550, %rd463;
cvt.u32.u64	%r250, %rd3;
and.b32 %r251, %r250, 536870911;
mul.lo.s32 %r252, %r46, %r251;
shl.b32 %r253, %r252, 1;
mul.wide.u32 %rd464, %r253, 4;
mov.u64 %rd465, sh;
add.s64 %rd551, %rd465, %rd464;
mov.u64 %rd552, 0;

BB36_132:
setp.eq.f64	%p108, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p108 bra BB36_134;

ld.global.f64 %fd72, [%rd550];
mul.f64 %fd75, %fd2, %fd72;

BB36_134:
ld.shared.f64 %fd73, [%rd551];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd550], %fd74;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p109, %rd552, %rd3;
@%p109 bra BB36_132;

BB36_135:
setp.lt.u32	%p110, %r1, 33;
@%p110 bra BB36_137;

bar.sync 0;

BB36_137:
setp.ge.u32	%p111, %r259, %r1;
@%p111 bra BB36_139;

BB36_138:
cvt.u64.u32	%rd466, %r259;
add.s64 %rd467, %rd466, %rd119;
shl.b64 %rd468, %rd467, 2;
mov.u64 %rd469, sh;
add.s64 %rd470, %rd469, %rd468;
ld.shared.u32 %r254, [%rd470];
mul.wide.u32 %rd471, %r259, 4;
add.s64 %rd472, %rd549, %rd471;
st.global.u32 [%rd472], %r254;
add.s32 %r259, %r259, %r4;
setp.lt.u32	%p112, %r259, %r1;
@%p112 bra BB36_138;

BB36_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot37[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<113>;
.reg .b16 %rs<5>;
.reg .b32 %r<260>;
.reg .f64 %fd<76>;
.reg .b64 %rd<554>;


mov.u64 %rd553, __local_depot37;
cvta.local.u64 %SP, %rd553;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELi1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd227, [%rd1+184];
cvta.to.global.u64 %rd2, %rd227;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd228, %rd3, 536870911;
shl.b64 %rd229, %rd228, 1;
cvt.u32.u64	%r1, %rd229;
mov.u32 %r255, %tid.y;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB37_3;

cvt.u32.u64	%r30, %rd3;
and.b32 %r31, %r30, 536870911;
mul.lo.s32 %r32, %r255, %r31;
shl.b32 %r33, %r32, 1;
mul.wide.u32 %rd231, %r33, 4;
mov.u64 %rd232, sh;
add.s64 %rd473, %rd232, %rd231;
mov.u64 %rd230, 0;
mov.u64 %rd474, %rd230;

BB37_2:
mov.u64 %rd6, %rd474;
st.shared.u64 [%rd473], %rd230;
add.s64 %rd473, %rd473, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd474, %rd8;
@%p3 bra BB37_2;

BB37_3:
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd477, 0;
mov.u64 %rd476, %rd477;
@%p4 bra BB37_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
add.s32 %r34, %r3, -1;
cvt.s64.s32	%rd236, %r34;
sub.s64 %rd237, %rd10, %rd9;
add.s64 %rd11, %rd237, %rd236;
cvt.s64.s32	%rd12, %r3;
or.b64 %rd238, %rd11, %rd12;
and.b64 %rd239, %rd238, -4294967296;
setp.eq.s64	%p5, %rd239, 0;
@%p5 bra BB37_6;

div.s64 %rd475, %rd11, %rd12;
bra.uni BB37_7;

BB37_6:
cvt.u32.u64	%r35, %rd12;
cvt.u32.u64	%r36, %rd11;
div.u32 %r37, %r36, %r35;
cvt.u64.u32	%rd475, %r37;

BB37_7:
ld.param.u64 %rd240, [%rd1+152];
mov.u32 %r38, %ctaid.x;
not.b64 %rd241, %rd240;
add.s64 %rd242, %rd475, %rd240;
and.b64 %rd243, %rd242, %rd241;
cvt.s64.s32	%rd244, %r38;
mul.lo.s64 %rd245, %rd243, %rd244;
add.s64 %rd246, %rd245, %rd9;
add.s64 %rd247, %rd246, %rd243;
min.s64 %rd476, %rd10, %rd246;
min.s64 %rd477, %rd10, %rd247;

BB37_8:
cvt.u64.u32	%rd248, %r255;
add.s64 %rd478, %rd476, %rd248;
setp.ge.s64	%p6, %rd478, %rd477;
@%p6 bra BB37_13;

ld.param.u64 %rd250, [%rd1+24];
cvta.to.global.u64 %rd21, %rd250;
ld.param.u64 %rd251, [%rd1+48];
ld.param.u64 %rd252, [%rd1+64];
cvta.to.global.u64 %rd22, %rd252;
mov.u32 %r39, %ntid.y;
cvt.u64.u32	%rd23, %r39;
mul.lo.s64 %rd24, %rd251, %rd23;
add.s64 %rd254, %rd476, %rd248;
mul.lo.s64 %rd25, %rd251, %rd254;
cvt.u32.u64	%r40, %rd3;
and.b32 %r41, %r40, 536870911;
mul.lo.s32 %r42, %r255, %r41;
shl.b32 %r43, %r42, 1;
mul.wide.u32 %rd255, %r43, 4;
mov.u64 %rd256, sh;
add.s64 %rd26, %rd256, %rd255;
mov.u64 %rd249, 0;
mov.u64 %rd483, %rd249;

BB37_10:
mov.u64 %rd479, %rd26;
mul.lo.s64 %rd258, %rd24, %rd483;
add.s64 %rd259, %rd25, %rd258;
shl.b64 %rd260, %rd259, 3;
add.s64 %rd480, %rd21, %rd260;
shl.b64 %rd261, %rd478, 3;
add.s64 %rd262, %rd22, %rd261;
ld.global.f64 %fd1, [%rd262];
mov.u64 %rd482, %rd249;
@%p2 bra BB37_12;

BB37_11:
mov.u64 %rd33, %rd482;
ld.global.f64 %fd5, [%rd480];
ld.shared.f64 %fd6, [%rd479];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd479], %fd7;
add.s64 %rd480, %rd480, 8;
add.s64 %rd479, %rd479, 8;
add.s64 %rd36, %rd33, 1;
setp.lt.s64	%p8, %rd36, %rd3;
mov.u64 %rd482, %rd36;
@%p8 bra BB37_11;

BB37_12:
add.s64 %rd478, %rd23, %rd478;
setp.lt.s64	%p9, %rd478, %rd477;
add.s64 %rd483, %rd483, 1;
@%p9 bra BB37_10;

BB37_13:
mov.u32 %r4, %ntid.y;
neg.s32 %r44, %r4;
and.b32 %r45, %r4, %r44;
clz.b32 %r5, %r45;
add.s32 %r46, %r4, -1;
and.b32 %r6, %r46, %r4;
setp.eq.s32	%p10, %r6, 0;
@%p10 bra BB37_15;

add.u64 %rd263, %SP, 0;
cvta.to.local.u64 %rd264, %rd263;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd264], %rs1;
mov.u64 %rd265, $str1;
cvta.global.u64 %rd266, %rd265;
mov.u32 %r47, 0;
mov.u64 %rd267, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd266;
.param .b64 param1;
st.param.b64	[param1+0], %rd263;
.param .b32 param2;
st.param.b32	[param2+0], %r47;
.param .b64 param3;
st.param.b64	[param3+0], %rd263;
.param .b64 param4;
st.param.b64	[param4+0], %rd267;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB37_15:
@%p10 bra BB37_17;

add.u64 %rd268, %SP, 0;
cvta.to.local.u64 %rd269, %rd268;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd269], %rs2;
mov.u64 %rd270, $str2;
cvta.global.u64 %rd271, %rd270;
mov.u32 %r48, 0;
mov.u64 %rd272, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd271;
.param .b64 param1;
st.param.b64	[param1+0], %rd268;
.param .b32 param2;
st.param.b32	[param2+0], %r48;
.param .b64 param3;
st.param.b64	[param3+0], %rd268;
.param .b64 param4;
st.param.b64	[param4+0], %rd272;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB37_17:
xor.b32 %r7, %r46, %r255;
membar.cta;
and.b32 %r51, %r255, 1;
setp.eq.b32	%p12, %r51, 1;
and.b32 %r52, %r46, 1;
setp.eq.b32	%p13, %r52, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB37_21;

@%p2 bra BB37_21;

cvt.u32.u64	%r53, %rd3;
mov.u32 %r54, %tid.y;
mul.lo.s32 %r55, %r54, %r53;
mul.wide.u32 %rd274, %r55, 2;
and.b64 %rd275, %rd3, 4294967295;
shl.b64 %rd276, %rd275, 1;
sub.s64 %rd277, %rd274, %rd276;
shl.b64 %rd278, %rd277, 2;
mov.u64 %rd279, sh;
add.s64 %rd485, %rd279, %rd278;
mul.wide.u32 %rd280, %r55, 8;
add.s64 %rd484, %rd279, %rd280;
mov.u64 %rd486, 0;

BB37_20:
ld.volatile.shared.f64 %fd8, [%rd484];
ld.volatile.shared.f64 %fd9, [%rd485];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd484], %fd10;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p16, %rd486, %rd3;
@%p16 bra BB37_20;

BB37_21:
membar.cta;
and.b32 %r56, %r7, 3;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB37_25;

@%p2 bra BB37_25;

cvt.u32.u64	%r57, %rd3;
mov.u32 %r58, %tid.y;
mul.lo.s32 %r59, %r58, %r57;
mul.wide.u32 %rd282, %r59, 2;
shl.b64 %rd283, %rd3, 2;
and.b64 %rd284, %rd283, 8589934588;
sub.s64 %rd285, %rd282, %rd284;
shl.b64 %rd286, %rd285, 2;
mov.u64 %rd287, sh;
add.s64 %rd488, %rd287, %rd286;
mul.wide.u32 %rd288, %r59, 8;
add.s64 %rd487, %rd287, %rd288;
mov.u64 %rd489, 0;

BB37_24:
ld.volatile.shared.f64 %fd11, [%rd487];
ld.volatile.shared.f64 %fd12, [%rd488];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd487], %fd13;
add.s64 %rd488, %rd488, 8;
add.s64 %rd487, %rd487, 8;
add.s64 %rd489, %rd489, 1;
setp.lt.s64	%p19, %rd489, %rd3;
@%p19 bra BB37_24;

BB37_25:
membar.cta;
and.b32 %r60, %r7, 7;
setp.ne.s32	%p20, %r60, 0;
@%p20 bra BB37_29;

@%p2 bra BB37_29;

cvt.u32.u64	%r61, %rd3;
mov.u32 %r62, %tid.y;
mul.lo.s32 %r63, %r62, %r61;
mul.wide.u32 %rd290, %r63, 2;
shl.b64 %rd291, %rd3, 3;
and.b64 %rd292, %rd291, 8589934584;
sub.s64 %rd293, %rd290, %rd292;
shl.b64 %rd294, %rd293, 2;
mov.u64 %rd295, sh;
add.s64 %rd491, %rd295, %rd294;
mul.wide.u32 %rd296, %r63, 8;
add.s64 %rd490, %rd295, %rd296;
mov.u64 %rd492, 0;

BB37_28:
ld.volatile.shared.f64 %fd14, [%rd490];
ld.volatile.shared.f64 %fd15, [%rd491];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd490], %fd16;
add.s64 %rd491, %rd491, 8;
add.s64 %rd490, %rd490, 8;
add.s64 %rd492, %rd492, 1;
setp.lt.s64	%p22, %rd492, %rd3;
@%p22 bra BB37_28;

BB37_29:
membar.cta;
and.b32 %r64, %r7, 15;
setp.ne.s32	%p23, %r64, 0;
@%p23 bra BB37_33;

@%p2 bra BB37_33;

cvt.u32.u64	%r65, %rd3;
mov.u32 %r66, %tid.y;
mul.lo.s32 %r67, %r66, %r65;
mul.wide.u32 %rd298, %r67, 2;
shl.b64 %rd299, %rd3, 4;
and.b64 %rd300, %rd299, 8589934576;
sub.s64 %rd301, %rd298, %rd300;
shl.b64 %rd302, %rd301, 2;
mov.u64 %rd303, sh;
add.s64 %rd494, %rd303, %rd302;
mul.wide.u32 %rd304, %r67, 8;
add.s64 %rd493, %rd303, %rd304;
mov.u64 %rd495, 0;

BB37_32:
ld.volatile.shared.f64 %fd17, [%rd493];
ld.volatile.shared.f64 %fd18, [%rd494];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd493], %fd19;
add.s64 %rd494, %rd494, 8;
add.s64 %rd493, %rd493, 8;
add.s64 %rd495, %rd495, 1;
setp.lt.s64	%p25, %rd495, %rd3;
@%p25 bra BB37_32;

BB37_33:
membar.cta;
and.b32 %r68, %r7, 31;
setp.ne.s32	%p26, %r68, 0;
@%p26 bra BB37_37;

@%p2 bra BB37_37;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd306, %r71, 2;
shl.b64 %rd307, %rd3, 5;
and.b64 %rd308, %rd307, 8589934560;
sub.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 2;
mov.u64 %rd311, sh;
add.s64 %rd497, %rd311, %rd310;
mul.wide.u32 %rd312, %r71, 8;
add.s64 %rd496, %rd311, %rd312;
mov.u64 %rd498, 0;

BB37_36:
ld.volatile.shared.f64 %fd20, [%rd496];
ld.volatile.shared.f64 %fd21, [%rd497];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd496], %fd22;
add.s64 %rd497, %rd497, 8;
add.s64 %rd496, %rd496, 8;
add.s64 %rd498, %rd498, 1;
setp.lt.s64	%p28, %rd498, %rd3;
@%p28 bra BB37_36;

BB37_37:
membar.cta;
bar.sync 0;
shl.b32 %r8, %r7, 5;
setp.ge.u32	%p29, %r8, %r4;
@%p29 bra BB37_63;

xor.b32 %r9, %r8, %r46;
setp.lt.u32	%p30, %r46, 33;
@%p30 bra BB37_43;

mov.u32 %r75, %tid.y;
membar.cta;
and.b32 %r76, %r75, 1;
setp.eq.b32	%p31, %r76, 1;
setp.eq.b32	%p32, %r52, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB37_43;

@%p2 bra BB37_43;

cvt.u32.u64	%r78, %rd3;
mul.lo.s32 %r79, %r9, %r78;
mul.wide.u32 %rd314, %r79, 2;
shl.b64 %rd315, %rd3, 6;
and.b64 %rd316, %rd315, 8589934528;
sub.s64 %rd317, %rd314, %rd316;
shl.b64 %rd318, %rd317, 2;
mov.u64 %rd319, sh;
add.s64 %rd500, %rd319, %rd318;
mul.wide.u32 %rd320, %r79, 8;
add.s64 %rd499, %rd319, %rd320;
mov.u64 %rd501, 0;

BB37_42:
ld.volatile.shared.f64 %fd23, [%rd499];
ld.volatile.shared.f64 %fd24, [%rd500];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd499], %fd25;
add.s64 %rd500, %rd500, 8;
add.s64 %rd499, %rd499, 8;
add.s64 %rd501, %rd501, 1;
setp.lt.s64	%p35, %rd501, %rd3;
@%p35 bra BB37_42;

BB37_43:
setp.lt.u32	%p36, %r46, 65;
@%p36 bra BB37_48;

mov.u32 %r84, %tid.y;
xor.b32 %r85, %r46, %r84;
and.b32 %r86, %r85, 3;
membar.cta;
setp.ne.s32	%p37, %r86, 0;
@%p37 bra BB37_48;

@%p2 bra BB37_48;

cvt.u32.u64	%r87, %rd3;
mul.lo.s32 %r88, %r9, %r87;
mul.wide.u32 %rd322, %r88, 2;
shl.b64 %rd323, %rd3, 7;
and.b64 %rd324, %rd323, 8589934464;
sub.s64 %rd325, %rd322, %rd324;
shl.b64 %rd326, %rd325, 2;
mov.u64 %rd327, sh;
add.s64 %rd503, %rd327, %rd326;
mul.wide.u32 %rd328, %r88, 8;
add.s64 %rd502, %rd327, %rd328;
mov.u64 %rd504, 0;

BB37_47:
ld.volatile.shared.f64 %fd26, [%rd502];
ld.volatile.shared.f64 %fd27, [%rd503];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd502], %fd28;
add.s64 %rd503, %rd503, 8;
add.s64 %rd502, %rd502, 8;
add.s64 %rd504, %rd504, 1;
setp.lt.s64	%p39, %rd504, %rd3;
@%p39 bra BB37_47;

BB37_48:
setp.lt.u32	%p40, %r46, 129;
@%p40 bra BB37_53;

mov.u32 %r93, %tid.y;
xor.b32 %r94, %r46, %r93;
and.b32 %r95, %r94, 7;
membar.cta;
setp.ne.s32	%p41, %r95, 0;
@%p41 bra BB37_53;

@%p2 bra BB37_53;

cvt.u32.u64	%r96, %rd3;
mul.lo.s32 %r97, %r9, %r96;
mul.wide.u32 %rd330, %r97, 2;
shl.b64 %rd331, %rd3, 8;
and.b64 %rd332, %rd331, 8589934336;
sub.s64 %rd333, %rd330, %rd332;
shl.b64 %rd334, %rd333, 2;
mov.u64 %rd335, sh;
add.s64 %rd506, %rd335, %rd334;
mul.wide.u32 %rd336, %r97, 8;
add.s64 %rd505, %rd335, %rd336;
mov.u64 %rd507, 0;

BB37_52:
ld.volatile.shared.f64 %fd29, [%rd505];
ld.volatile.shared.f64 %fd30, [%rd506];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd505], %fd31;
add.s64 %rd506, %rd506, 8;
add.s64 %rd505, %rd505, 8;
add.s64 %rd507, %rd507, 1;
setp.lt.s64	%p43, %rd507, %rd3;
@%p43 bra BB37_52;

BB37_53:
setp.lt.u32	%p44, %r46, 257;
@%p44 bra BB37_58;

mov.u32 %r102, %tid.y;
xor.b32 %r103, %r46, %r102;
and.b32 %r104, %r103, 15;
membar.cta;
setp.ne.s32	%p45, %r104, 0;
@%p45 bra BB37_58;

@%p2 bra BB37_58;

cvt.u32.u64	%r105, %rd3;
mul.lo.s32 %r106, %r9, %r105;
mul.wide.u32 %rd338, %r106, 2;
shl.b64 %rd339, %rd3, 9;
and.b64 %rd340, %rd339, 8589934080;
sub.s64 %rd341, %rd338, %rd340;
shl.b64 %rd342, %rd341, 2;
mov.u64 %rd343, sh;
add.s64 %rd509, %rd343, %rd342;
mul.wide.u32 %rd344, %r106, 8;
add.s64 %rd508, %rd343, %rd344;
mov.u64 %rd510, 0;

BB37_57:
ld.volatile.shared.f64 %fd32, [%rd508];
ld.volatile.shared.f64 %fd33, [%rd509];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd508], %fd34;
add.s64 %rd509, %rd509, 8;
add.s64 %rd508, %rd508, 8;
add.s64 %rd510, %rd510, 1;
setp.lt.s64	%p47, %rd510, %rd3;
@%p47 bra BB37_57;

BB37_58:
setp.lt.u32	%p48, %r46, 513;
@%p48 bra BB37_63;

mov.u32 %r111, %tid.y;
xor.b32 %r112, %r46, %r111;
and.b32 %r113, %r112, 31;
membar.cta;
setp.ne.s32	%p49, %r113, 0;
@%p49 bra BB37_63;

@%p2 bra BB37_63;

cvt.u32.u64	%r114, %rd3;
mul.lo.s32 %r115, %r9, %r114;
mul.wide.u32 %rd346, %r115, 2;
shl.b64 %rd347, %rd3, 10;
and.b64 %rd348, %rd347, 8589933568;
sub.s64 %rd349, %rd346, %rd348;
shl.b64 %rd350, %rd349, 2;
mov.u64 %rd351, sh;
add.s64 %rd512, %rd351, %rd350;
mul.wide.u32 %rd352, %r115, 8;
add.s64 %rd511, %rd351, %rd352;
mov.u64 %rd513, 0;

BB37_62:
ld.volatile.shared.f64 %fd35, [%rd511];
ld.volatile.shared.f64 %fd36, [%rd512];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd511], %fd37;
add.s64 %rd512, %rd512, 8;
add.s64 %rd511, %rd511, 8;
add.s64 %rd513, %rd513, 1;
setp.lt.s64	%p51, %rd513, %rd3;
@%p51 bra BB37_62;

BB37_63:
mov.u32 %r10, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r11, %r46, %r1;
cvt.u64.u32	%rd119, %r11;
mul.lo.s32 %r118, %r10, %r1;
cvt.u64.u32	%rd120, %r118;
setp.ge.s32	%p52, %r255, %r1;
@%p52 bra BB37_65;

BB37_64:
cvt.s64.s32	%rd353, %r255;
add.s64 %rd354, %rd353, %rd119;
shl.b64 %rd355, %rd354, 2;
mov.u64 %rd356, sh;
add.s64 %rd357, %rd356, %rd355;
ld.shared.u32 %r119, [%rd357];
add.s64 %rd358, %rd353, %rd120;
shl.b64 %rd359, %rd358, 2;
add.s64 %rd360, %rd2, %rd359;
st.global.u32 [%rd360], %r119;
add.s32 %r255, %r255, %r4;
setp.lt.s32	%p53, %r255, %r1;
@%p53 bra BB37_64;

BB37_65:
mov.u32 %r259, %tid.y;
mov.u32 %r256, 0;
setp.ne.s32	%p54, %r259, 0;
@%p54 bra BB37_67;

ld.param.u64 %rd361, [%rd1+192];
cvta.to.global.u64 %rd362, %rd361;
add.s32 %r124, %r3, -1;
atom.global.inc.u32 %r125, [%rd362], %r124;
add.s32 %r126, %r125, 1;
setp.lt.u32	%p55, %r126, %r3;
selp.u32	%r256, 1, 0, %p55;

BB37_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r256, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r17, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r17, 0;
@%p56 bra BB37_125;

mov.u32 %r127, 31;
sub.s32 %r128, %r127, %r5;
mov.u32 %r130, %tid.y;
mul.wide.u32 %rd363, %r3, %r130;
shr.u64 %rd121, %rd363, %r128;
cvt.u32.u64	%r258, %rd121;
add.s32 %r131, %r130, 1;
mul.wide.u32 %rd364, %r3, %r131;
shr.u64 %rd365, %rd364, %r128;
cvt.u32.u64	%r19, %rd365;
@%p2 bra BB37_71;

cvt.u32.u64	%r132, %rd3;
and.b32 %r133, %r132, 536870911;
mul.lo.s32 %r135, %r130, %r133;
shl.b32 %r136, %r135, 1;
mul.wide.u32 %rd367, %r136, 4;
mov.u64 %rd368, sh;
add.s64 %rd514, %rd368, %rd367;
mov.u64 %rd366, 0;
mov.u64 %rd515, %rd366;

BB37_70:
mov.u64 %rd124, %rd515;
st.shared.u64 [%rd514], %rd366;
add.s64 %rd514, %rd514, 8;
add.s64 %rd126, %rd124, 1;
setp.lt.s64	%p58, %rd126, %rd3;
mov.u64 %rd515, %rd126;
@%p58 bra BB37_70;

BB37_71:
setp.ge.u32	%p59, %r258, %r19;
@%p59 bra BB37_76;

cvt.u32.u64	%r138, %rd3;
and.b32 %r139, %r138, 536870911;
cvt.u32.u64	%r140, %rd121;
mul.lo.s32 %r141, %r139, %r140;
shl.b32 %r20, %r141, 1;
mov.u32 %r257, 0;

BB37_73:
mul.lo.s32 %r145, %r130, %r139;
shl.b32 %r146, %r145, 1;
mul.wide.u32 %rd371, %r146, 4;
mov.u64 %rd372, sh;
add.s64 %rd516, %rd372, %rd371;
shl.b32 %r147, %r138, 1;
and.b32 %r148, %r147, 1073741822;
mad.lo.s32 %r149, %r148, %r257, %r20;
mul.wide.u32 %rd373, %r149, 4;
add.s64 %rd517, %rd2, %rd373;
mov.u64 %rd518, 0;
@%p2 bra BB37_75;

BB37_74:
ld.volatile.shared.f64 %fd38, [%rd516];
ld.volatile.global.f64 %fd39, [%rd517];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd516], %fd40;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p61, %rd518, %rd3;
@%p61 bra BB37_74;

BB37_75:
add.s32 %r258, %r258, 1;
setp.lt.u32	%p62, %r258, %r19;
add.s32 %r257, %r257, 1;
@%p62 bra BB37_73;

BB37_76:
@%p10 bra BB37_78;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd375], %rs3;
mov.u64 %rd376, $str2;
cvta.global.u64 %rd377, %rd376;
mov.u32 %r153, 0;
mov.u64 %rd378, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd377;
.param .b64 param1;
st.param.b64	[param1+0], %rd374;
.param .b32 param2;
st.param.b32	[param2+0], %r153;
.param .b64 param3;
st.param.b64	[param3+0], %rd374;
.param .b64 param4;
st.param.b64	[param4+0], %rd378;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB37_78:
membar.cta;
and.b32 %r157, %r130, 1;
setp.eq.b32	%p64, %r157, 1;
setp.eq.b32	%p65, %r52, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB37_82;

@%p2 bra BB37_82;

cvt.u32.u64	%r159, %rd3;
mul.lo.s32 %r161, %r130, %r159;
mul.wide.u32 %rd380, %r161, 2;
and.b64 %rd381, %rd3, 4294967295;
shl.b64 %rd382, %rd381, 1;
sub.s64 %rd383, %rd380, %rd382;
shl.b64 %rd384, %rd383, 2;
mov.u64 %rd385, sh;
add.s64 %rd520, %rd385, %rd384;
mul.wide.u32 %rd386, %r161, 8;
add.s64 %rd519, %rd385, %rd386;
mov.u64 %rd521, 0;

BB37_81:
ld.volatile.shared.f64 %fd41, [%rd519];
ld.volatile.shared.f64 %fd42, [%rd520];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd519], %fd43;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p68, %rd521, %rd3;
@%p68 bra BB37_81;

BB37_82:
xor.b32 %r165, %r46, %r130;
and.b32 %r166, %r165, 3;
membar.cta;
setp.ne.s32	%p69, %r166, 0;
@%p69 bra BB37_86;

@%p2 bra BB37_86;

cvt.u32.u64	%r167, %rd3;
mul.lo.s32 %r169, %r130, %r167;
mul.wide.u32 %rd388, %r169, 2;
shl.b64 %rd389, %rd3, 2;
and.b64 %rd390, %rd389, 8589934588;
sub.s64 %rd391, %rd388, %rd390;
shl.b64 %rd392, %rd391, 2;
mov.u64 %rd393, sh;
add.s64 %rd523, %rd393, %rd392;
mul.wide.u32 %rd394, %r169, 8;
add.s64 %rd522, %rd393, %rd394;
mov.u64 %rd524, 0;

BB37_85:
ld.volatile.shared.f64 %fd44, [%rd522];
ld.volatile.shared.f64 %fd45, [%rd523];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd522], %fd46;
add.s64 %rd523, %rd523, 8;
add.s64 %rd522, %rd522, 8;
add.s64 %rd524, %rd524, 1;
setp.lt.s64	%p71, %rd524, %rd3;
@%p71 bra BB37_85;

BB37_86:
and.b32 %r174, %r165, 7;
membar.cta;
setp.ne.s32	%p72, %r174, 0;
@%p72 bra BB37_90;

@%p2 bra BB37_90;

cvt.u32.u64	%r175, %rd3;
mul.lo.s32 %r177, %r130, %r175;
mul.wide.u32 %rd396, %r177, 2;
shl.b64 %rd397, %rd3, 3;
and.b64 %rd398, %rd397, 8589934584;
sub.s64 %rd399, %rd396, %rd398;
shl.b64 %rd400, %rd399, 2;
mov.u64 %rd401, sh;
add.s64 %rd526, %rd401, %rd400;
mul.wide.u32 %rd402, %r177, 8;
add.s64 %rd525, %rd401, %rd402;
mov.u64 %rd527, 0;

BB37_89:
ld.volatile.shared.f64 %fd47, [%rd525];
ld.volatile.shared.f64 %fd48, [%rd526];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd525], %fd49;
add.s64 %rd526, %rd526, 8;
add.s64 %rd525, %rd525, 8;
add.s64 %rd527, %rd527, 1;
setp.lt.s64	%p74, %rd527, %rd3;
@%p74 bra BB37_89;

BB37_90:
and.b32 %r182, %r165, 15;
membar.cta;
setp.ne.s32	%p75, %r182, 0;
@%p75 bra BB37_94;

@%p2 bra BB37_94;

cvt.u32.u64	%r183, %rd3;
mul.lo.s32 %r185, %r130, %r183;
mul.wide.u32 %rd404, %r185, 2;
shl.b64 %rd405, %rd3, 4;
and.b64 %rd406, %rd405, 8589934576;
sub.s64 %rd407, %rd404, %rd406;
shl.b64 %rd408, %rd407, 2;
mov.u64 %rd409, sh;
add.s64 %rd529, %rd409, %rd408;
mul.wide.u32 %rd410, %r185, 8;
add.s64 %rd528, %rd409, %rd410;
mov.u64 %rd530, 0;

BB37_93:
ld.volatile.shared.f64 %fd50, [%rd528];
ld.volatile.shared.f64 %fd51, [%rd529];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd528], %fd52;
add.s64 %rd529, %rd529, 8;
add.s64 %rd528, %rd528, 8;
add.s64 %rd530, %rd530, 1;
setp.lt.s64	%p77, %rd530, %rd3;
@%p77 bra BB37_93;

BB37_94:
and.b32 %r190, %r165, 31;
membar.cta;
setp.ne.s32	%p78, %r190, 0;
@%p78 bra BB37_98;

@%p2 bra BB37_98;

cvt.u32.u64	%r191, %rd3;
mul.lo.s32 %r193, %r130, %r191;
mul.wide.u32 %rd412, %r193, 2;
shl.b64 %rd413, %rd3, 5;
and.b64 %rd414, %rd413, 8589934560;
sub.s64 %rd415, %rd412, %rd414;
shl.b64 %rd416, %rd415, 2;
mov.u64 %rd417, sh;
add.s64 %rd532, %rd417, %rd416;
mul.wide.u32 %rd418, %r193, 8;
add.s64 %rd531, %rd417, %rd418;
mov.u64 %rd533, 0;

BB37_97:
ld.volatile.shared.f64 %fd53, [%rd531];
ld.volatile.shared.f64 %fd54, [%rd532];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd531], %fd55;
add.s64 %rd532, %rd532, 8;
add.s64 %rd531, %rd531, 8;
add.s64 %rd533, %rd533, 1;
setp.lt.s64	%p80, %rd533, %rd3;
@%p80 bra BB37_97;

BB37_98:
shl.b32 %r198, %r165, 5;
setp.lt.u32	%p1, %r198, %r4;
membar.cta;
bar.sync 0;
@!%p1 bra BB37_124;
bra.uni BB37_99;

BB37_99:
xor.b32 %r25, %r198, %r46;
setp.lt.u32	%p81, %r46, 33;
@%p81 bra BB37_104;

membar.cta;
setp.eq.b32	%p82, %r157, 1;
setp.eq.b32	%p83, %r52, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB37_104;

@%p2 bra BB37_104;

cvt.u32.u64	%r209, %rd3;
mul.lo.s32 %r210, %r25, %r209;
mul.wide.u32 %rd420, %r210, 2;
shl.b64 %rd421, %rd3, 6;
and.b64 %rd422, %rd421, 8589934528;
sub.s64 %rd423, %rd420, %rd422;
shl.b64 %rd424, %rd423, 2;
mov.u64 %rd425, sh;
add.s64 %rd535, %rd425, %rd424;
mul.wide.u32 %rd426, %r210, 8;
add.s64 %rd534, %rd425, %rd426;
mov.u64 %rd536, 0;

BB37_103:
ld.volatile.shared.f64 %fd56, [%rd534];
ld.volatile.shared.f64 %fd57, [%rd535];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd534], %fd58;
add.s64 %rd535, %rd535, 8;
add.s64 %rd534, %rd534, 8;
add.s64 %rd536, %rd536, 1;
setp.lt.s64	%p86, %rd536, %rd3;
@%p86 bra BB37_103;

BB37_104:
setp.lt.u32	%p87, %r46, 65;
@%p87 bra BB37_109;

membar.cta;
@%p69 bra BB37_109;

@%p2 bra BB37_109;

cvt.u32.u64	%r218, %rd3;
mul.lo.s32 %r219, %r25, %r218;
mul.wide.u32 %rd428, %r219, 2;
shl.b64 %rd429, %rd3, 7;
and.b64 %rd430, %rd429, 8589934464;
sub.s64 %rd431, %rd428, %rd430;
shl.b64 %rd432, %rd431, 2;
mov.u64 %rd433, sh;
add.s64 %rd538, %rd433, %rd432;
mul.wide.u32 %rd434, %r219, 8;
add.s64 %rd537, %rd433, %rd434;
mov.u64 %rd539, 0;

BB37_108:
ld.volatile.shared.f64 %fd59, [%rd537];
ld.volatile.shared.f64 %fd60, [%rd538];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd537], %fd61;
add.s64 %rd538, %rd538, 8;
add.s64 %rd537, %rd537, 8;
add.s64 %rd539, %rd539, 1;
setp.lt.s64	%p90, %rd539, %rd3;
@%p90 bra BB37_108;

BB37_109:
setp.lt.u32	%p91, %r46, 129;
@%p91 bra BB37_114;

membar.cta;
@%p72 bra BB37_114;

@%p2 bra BB37_114;

cvt.u32.u64	%r227, %rd3;
mul.lo.s32 %r228, %r25, %r227;
mul.wide.u32 %rd436, %r228, 2;
shl.b64 %rd437, %rd3, 8;
and.b64 %rd438, %rd437, 8589934336;
sub.s64 %rd439, %rd436, %rd438;
shl.b64 %rd440, %rd439, 2;
mov.u64 %rd441, sh;
add.s64 %rd541, %rd441, %rd440;
mul.wide.u32 %rd442, %r228, 8;
add.s64 %rd540, %rd441, %rd442;
mov.u64 %rd542, 0;

BB37_113:
ld.volatile.shared.f64 %fd62, [%rd540];
ld.volatile.shared.f64 %fd63, [%rd541];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd540], %fd64;
add.s64 %rd541, %rd541, 8;
add.s64 %rd540, %rd540, 8;
add.s64 %rd542, %rd542, 1;
setp.lt.s64	%p94, %rd542, %rd3;
@%p94 bra BB37_113;

BB37_114:
setp.lt.u32	%p95, %r46, 257;
@%p95 bra BB37_119;

membar.cta;
@%p75 bra BB37_119;

@%p2 bra BB37_119;

cvt.u32.u64	%r236, %rd3;
mul.lo.s32 %r237, %r25, %r236;
mul.wide.u32 %rd444, %r237, 2;
shl.b64 %rd445, %rd3, 9;
and.b64 %rd446, %rd445, 8589934080;
sub.s64 %rd447, %rd444, %rd446;
shl.b64 %rd448, %rd447, 2;
mov.u64 %rd449, sh;
add.s64 %rd544, %rd449, %rd448;
mul.wide.u32 %rd450, %r237, 8;
add.s64 %rd543, %rd449, %rd450;
mov.u64 %rd545, 0;

BB37_118:
ld.volatile.shared.f64 %fd65, [%rd543];
ld.volatile.shared.f64 %fd66, [%rd544];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd543], %fd67;
add.s64 %rd544, %rd544, 8;
add.s64 %rd543, %rd543, 8;
add.s64 %rd545, %rd545, 1;
setp.lt.s64	%p98, %rd545, %rd3;
@%p98 bra BB37_118;

BB37_119:
setp.lt.u32	%p99, %r46, 513;
@%p99 bra BB37_124;

membar.cta;
@%p78 bra BB37_124;

@%p2 bra BB37_124;

cvt.u32.u64	%r245, %rd3;
mul.lo.s32 %r246, %r25, %r245;
mul.wide.u32 %rd452, %r246, 2;
shl.b64 %rd453, %rd3, 10;
and.b64 %rd454, %rd453, 8589933568;
sub.s64 %rd455, %rd452, %rd454;
shl.b64 %rd456, %rd455, 2;
mov.u64 %rd457, sh;
add.s64 %rd547, %rd457, %rd456;
mul.wide.u32 %rd458, %r246, 8;
add.s64 %rd546, %rd457, %rd458;
mov.u64 %rd548, 0;

BB37_123:
ld.volatile.shared.f64 %fd68, [%rd546];
ld.volatile.shared.f64 %fd69, [%rd547];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd546], %fd70;
add.s64 %rd547, %rd547, 8;
add.s64 %rd546, %rd546, 8;
add.s64 %rd548, %rd548, 1;
setp.lt.s64	%p102, %rd548, %rd3;
@%p102 bra BB37_123;

BB37_124:
bar.sync 0;

BB37_125:
@%p56 bra BB37_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p104, %rs4, 0;
@%p104 bra BB37_128;

ld.param.u64 %rd459, [%rd1+168];
cvta.to.global.u64 %rd549, %rd459;
bra.uni BB37_129;

BB37_128:
ld.param.u64 %rd460, [%rd1+200];
setp.eq.s64	%p105, %rd460, 0;
cvta.to.global.u64 %rd461, %rd460;
selp.b64	%rd549, %rd2, %rd461, %p105;

BB37_129:
@%p54 bra BB37_135;

@%p2 bra BB37_135;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd463, [%rd1+96];
cvta.to.global.u64 %rd550, %rd463;
cvt.u32.u64	%r250, %rd3;
and.b32 %r251, %r250, 536870911;
mul.lo.s32 %r252, %r46, %r251;
shl.b32 %r253, %r252, 1;
mul.wide.u32 %rd464, %r253, 4;
mov.u64 %rd465, sh;
add.s64 %rd551, %rd465, %rd464;
mov.u64 %rd552, 0;

BB37_132:
setp.eq.f64	%p108, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p108 bra BB37_134;

ld.global.f64 %fd72, [%rd550];
mul.f64 %fd75, %fd2, %fd72;

BB37_134:
ld.shared.f64 %fd73, [%rd551];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd550], %fd74;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p109, %rd552, %rd3;
@%p109 bra BB37_132;

BB37_135:
setp.lt.u32	%p110, %r1, 33;
@%p110 bra BB37_137;

bar.sync 0;

BB37_137:
setp.ge.u32	%p111, %r259, %r1;
@%p111 bra BB37_139;

BB37_138:
cvt.u64.u32	%rd466, %r259;
add.s64 %rd467, %rd466, %rd119;
shl.b64 %rd468, %rd467, 2;
mov.u64 %rd469, sh;
add.s64 %rd470, %rd469, %rd468;
ld.shared.u32 %r254, [%rd470];
mul.wide.u32 %rd471, %r259, 4;
add.s64 %rd472, %rd549, %rd471;
st.global.u32 [%rd472], %r254;
add.s32 %r259, %r259, %r4;
setp.lt.u32	%p112, %r259, %r1;
@%p112 bra BB37_138;

BB37_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot38[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<5>;
.reg .b32 %r<235>;
.reg .f64 %fd<78>;
.reg .b64 %rd<561>;


mov.u64 %rd560, __local_depot38;
cvta.local.u64 %SP, %rd560;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd223, [%rd1+184];
cvta.to.global.u64 %rd2, %rd223;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd224, %rd3, 536870911;
shl.b64 %rd225, %rd224, 1;
cvt.u32.u64	%r1, %rd225;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB38_3;

mov.u32 %r34, %tid.y;
cvt.u32.u64	%r35, %rd3;
and.b32 %r36, %r35, 536870911;
mul.lo.s32 %r37, %r34, %r36;
shl.b32 %r38, %r37, 1;
mul.wide.u32 %rd227, %r38, 4;
mov.u64 %rd228, sh;
add.s64 %rd480, %rd228, %rd227;
mov.u64 %rd226, 0;
mov.u64 %rd481, %rd226;

BB38_2:
mov.u64 %rd6, %rd481;
st.shared.u64 [%rd480], %rd226;
add.s64 %rd480, %rd480, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd481, %rd8;
@%p3 bra BB38_2;

BB38_3:
mov.u32 %r2, %nctaid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd484, 0;
mov.u64 %rd483, %rd484;
@%p4 bra BB38_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
sub.s64 %rd232, %rd10, %rd9;
add.s32 %r39, %r2, -1;
cvt.s64.s32	%rd233, %r39;
add.s64 %rd234, %rd232, %rd233;
cvt.s64.s32	%rd235, %r2;
or.b64 %rd236, %rd234, %rd235;
and.b64 %rd237, %rd236, -4294967296;
setp.eq.s64	%p5, %rd237, 0;
@%p5 bra BB38_6;

div.s64 %rd482, %rd234, %rd235;
bra.uni BB38_7;

BB38_6:
cvt.u64.u32	%rd242, %r39;
add.s64 %rd244, %rd232, %rd242;
cvt.u32.u64	%r42, %rd244;
div.u32 %r43, %r42, %r2;
cvt.u64.u32	%rd482, %r43;

BB38_7:
ld.param.u64 %rd245, [%rd1+152];
not.b64 %rd246, %rd245;
add.s64 %rd247, %rd482, %rd245;
and.b64 %rd248, %rd247, %rd246;
mov.u32 %r44, %ctaid.x;
cvt.s64.s32	%rd249, %r44;
mul.lo.s64 %rd250, %rd248, %rd249;
add.s64 %rd251, %rd250, %rd9;
add.s64 %rd252, %rd251, %rd248;
min.s64 %rd483, %rd10, %rd251;
min.s64 %rd484, %rd10, %rd252;

BB38_8:
mov.u32 %r230, %tid.y;
cvt.u64.u32	%rd253, %r230;
add.s64 %rd485, %rd483, %rd253;
setp.ge.s64	%p6, %rd485, %rd484;
@%p6 bra BB38_13;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd255, [%rd1+24];
cvta.to.global.u64 %rd19, %rd255;
ld.param.u64 %rd256, [%rd1+48];
ld.param.u64 %rd257, [%rd1+64];
cvta.to.global.u64 %rd20, %rd257;
mov.u32 %r46, %ntid.y;
cvt.u64.u32	%rd258, %r46;
mul.lo.s64 %rd21, %rd256, %rd258;
mov.u32 %r47, %tid.y;
cvt.u64.u32	%rd259, %r47;
add.s64 %rd260, %rd483, %rd259;
mul.lo.s64 %rd22, %rd256, %rd260;
mov.u64 %rd254, 0;
mov.u64 %rd490, %rd254;

BB38_10:
cvt.u32.u64	%r48, %rd3;
and.b32 %r49, %r48, 536870911;
mul.lo.s32 %r51, %r47, %r49;
shl.b32 %r52, %r51, 1;
mul.wide.u32 %rd262, %r52, 4;
mov.u64 %rd263, sh;
add.s64 %rd486, %rd263, %rd262;
mul.lo.s64 %rd264, %rd21, %rd490;
add.s64 %rd265, %rd22, %rd264;
shl.b64 %rd266, %rd265, 3;
add.s64 %rd487, %rd19, %rd266;
shl.b64 %rd267, %rd485, 3;
add.s64 %rd268, %rd20, %rd267;
ld.global.f64 %fd2, [%rd268];
mov.u64 %rd489, %rd254;
@%p2 bra BB38_12;

BB38_11:
mov.u64 %rd29, %rd489;
ld.global.f64 %fd6, [%rd487];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd486];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd486], %fd9;
add.s64 %rd487, %rd487, 8;
add.s64 %rd486, %rd486, 8;
add.s64 %rd32, %rd29, 1;
setp.lt.s64	%p8, %rd32, %rd3;
mov.u64 %rd489, %rd32;
@%p8 bra BB38_11;

BB38_12:
add.s64 %rd485, %rd258, %rd485;
setp.lt.s64	%p9, %rd485, %rd484;
add.s64 %rd490, %rd490, 1;
@%p9 bra BB38_10;

BB38_13:
mov.u32 %r3, %ntid.y;
neg.s32 %r54, %r3;
and.b32 %r55, %r3, %r54;
clz.b32 %r4, %r55;
add.s32 %r56, %r3, -1;
and.b32 %r5, %r56, %r3;
setp.eq.s32	%p10, %r5, 0;
@%p10 bra BB38_15;

add.u64 %rd270, %SP, 0;
cvta.to.local.u64 %rd271, %rd270;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd271], %rs1;
mov.u64 %rd272, $str1;
cvta.global.u64 %rd273, %rd272;
mov.u32 %r57, 0;
mov.u64 %rd274, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd273;
.param .b64 param1;
st.param.b64	[param1+0], %rd270;
.param .b32 param2;
st.param.b32	[param2+0], %r57;
.param .b64 param3;
st.param.b64	[param3+0], %rd270;
.param .b64 param4;
st.param.b64	[param4+0], %rd274;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB38_15:
@%p10 bra BB38_17;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd276], %rs2;
mov.u64 %rd277, $str2;
cvta.global.u64 %rd278, %rd277;
mov.u32 %r58, 0;
mov.u64 %rd279, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd278;
.param .b64 param1;
st.param.b64	[param1+0], %rd275;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd275;
.param .b64 param4;
st.param.b64	[param4+0], %rd279;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB38_17:
xor.b32 %r6, %r56, %r230;
membar.cta;
and.b32 %r7, %r6, 1;
and.b32 %r61, %r230, 1;
setp.eq.b32	%p12, %r61, 1;
and.b32 %r62, %r56, 1;
setp.eq.b32	%p13, %r62, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB38_21;

@%p2 bra BB38_21;

cvt.u32.u64	%r63, %rd3;
mov.u32 %r64, %tid.y;
mul.lo.s32 %r65, %r64, %r63;
mul.wide.u32 %rd281, %r65, 2;
and.b64 %rd282, %rd3, 4294967295;
shl.b64 %rd283, %rd282, 1;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd492, %rd286, %rd285;
mul.wide.u32 %rd287, %r65, 8;
add.s64 %rd491, %rd286, %rd287;
mov.u64 %rd493, 0;

BB38_20:
ld.volatile.shared.f64 %fd10, [%rd491];
ld.volatile.shared.f64 %fd11, [%rd492];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd491], %fd12;
add.s64 %rd492, %rd492, 8;
add.s64 %rd491, %rd491, 8;
add.s64 %rd493, %rd493, 1;
setp.lt.s64	%p16, %rd493, %rd3;
@%p16 bra BB38_20;

BB38_21:
membar.cta;
and.b32 %r8, %r6, 3;
setp.ne.s32	%p17, %r8, 0;
@%p17 bra BB38_25;

@%p2 bra BB38_25;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 2;
and.b64 %rd291, %rd290, 8589934588;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd495, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd494, %rd294, %rd295;
mov.u64 %rd496, 0;

BB38_24:
ld.volatile.shared.f64 %fd13, [%rd494];
ld.volatile.shared.f64 %fd14, [%rd495];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd494], %fd15;
add.s64 %rd495, %rd495, 8;
add.s64 %rd494, %rd494, 8;
add.s64 %rd496, %rd496, 1;
setp.lt.s64	%p19, %rd496, %rd3;
@%p19 bra BB38_24;

BB38_25:
membar.cta;
and.b32 %r9, %r6, 7;
setp.ne.s32	%p20, %r9, 0;
@%p20 bra BB38_29;

@%p2 bra BB38_29;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd297, %r71, 2;
shl.b64 %rd298, %rd3, 3;
and.b64 %rd299, %rd298, 8589934584;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd498, %rd302, %rd301;
mul.wide.u32 %rd303, %r71, 8;
add.s64 %rd497, %rd302, %rd303;
mov.u64 %rd499, 0;

BB38_28:
ld.volatile.shared.f64 %fd16, [%rd497];
ld.volatile.shared.f64 %fd17, [%rd498];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd497], %fd18;
add.s64 %rd498, %rd498, 8;
add.s64 %rd497, %rd497, 8;
add.s64 %rd499, %rd499, 1;
setp.lt.s64	%p22, %rd499, %rd3;
@%p22 bra BB38_28;

BB38_29:
membar.cta;
and.b32 %r10, %r6, 15;
setp.ne.s32	%p23, %r10, 0;
@%p23 bra BB38_33;

@%p2 bra BB38_33;

cvt.u32.u64	%r72, %rd3;
mov.u32 %r73, %tid.y;
mul.lo.s32 %r74, %r73, %r72;
mul.wide.u32 %rd305, %r74, 2;
shl.b64 %rd306, %rd3, 4;
and.b64 %rd307, %rd306, 8589934576;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd501, %rd310, %rd309;
mul.wide.u32 %rd311, %r74, 8;
add.s64 %rd500, %rd310, %rd311;
mov.u64 %rd502, 0;

BB38_32:
ld.volatile.shared.f64 %fd19, [%rd500];
ld.volatile.shared.f64 %fd20, [%rd501];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd500], %fd21;
add.s64 %rd501, %rd501, 8;
add.s64 %rd500, %rd500, 8;
add.s64 %rd502, %rd502, 1;
setp.lt.s64	%p25, %rd502, %rd3;
@%p25 bra BB38_32;

BB38_33:
membar.cta;
and.b32 %r11, %r6, 31;
setp.ne.s32	%p26, %r11, 0;
@%p26 bra BB38_37;

@%p2 bra BB38_37;

cvt.u32.u64	%r75, %rd3;
mov.u32 %r76, %tid.y;
mul.lo.s32 %r77, %r76, %r75;
mul.wide.u32 %rd313, %r77, 2;
shl.b64 %rd314, %rd3, 5;
and.b64 %rd315, %rd314, 8589934560;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd504, %rd318, %rd317;
mul.wide.u32 %rd319, %r77, 8;
add.s64 %rd503, %rd318, %rd319;
mov.u64 %rd505, 0;

BB38_36:
ld.volatile.shared.f64 %fd22, [%rd503];
ld.volatile.shared.f64 %fd23, [%rd504];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd503], %fd24;
add.s64 %rd504, %rd504, 8;
add.s64 %rd503, %rd503, 8;
add.s64 %rd505, %rd505, 1;
setp.lt.s64	%p28, %rd505, %rd3;
@%p28 bra BB38_36;

BB38_37:
membar.cta;
bar.sync 0;
shl.b32 %r12, %r6, 5;
setp.ge.u32	%p29, %r12, %r3;
@%p29 bra BB38_63;

xor.b32 %r13, %r12, %r56;
setp.lt.u32	%p30, %r56, 33;
@%p30 bra BB38_43;

membar.cta;
setp.ne.s32	%p31, %r7, 0;
@%p31 bra BB38_43;

@%p2 bra BB38_43;

cvt.u32.u64	%r79, %rd3;
mul.lo.s32 %r80, %r13, %r79;
mul.wide.u32 %rd321, %r80, 2;
shl.b64 %rd322, %rd3, 6;
and.b64 %rd323, %rd322, 8589934528;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd507, %rd326, %rd325;
mul.wide.u32 %rd327, %r80, 8;
add.s64 %rd506, %rd326, %rd327;
mov.u64 %rd508, 0;

BB38_42:
ld.volatile.shared.f64 %fd25, [%rd506];
ld.volatile.shared.f64 %fd26, [%rd507];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd506], %fd27;
add.s64 %rd507, %rd507, 8;
add.s64 %rd506, %rd506, 8;
add.s64 %rd508, %rd508, 1;
setp.lt.s64	%p33, %rd508, %rd3;
@%p33 bra BB38_42;

BB38_43:
setp.lt.u32	%p34, %r56, 65;
@%p34 bra BB38_48;

membar.cta;
@%p17 bra BB38_48;

@%p2 bra BB38_48;

cvt.u32.u64	%r82, %rd3;
mul.lo.s32 %r83, %r13, %r82;
mul.wide.u32 %rd329, %r83, 2;
shl.b64 %rd330, %rd3, 7;
and.b64 %rd331, %rd330, 8589934464;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd510, %rd334, %rd333;
mul.wide.u32 %rd335, %r83, 8;
add.s64 %rd509, %rd334, %rd335;
mov.u64 %rd511, 0;

BB38_47:
ld.volatile.shared.f64 %fd28, [%rd509];
ld.volatile.shared.f64 %fd29, [%rd510];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd509], %fd30;
add.s64 %rd510, %rd510, 8;
add.s64 %rd509, %rd509, 8;
add.s64 %rd511, %rd511, 1;
setp.lt.s64	%p37, %rd511, %rd3;
@%p37 bra BB38_47;

BB38_48:
setp.lt.u32	%p38, %r56, 129;
@%p38 bra BB38_53;

membar.cta;
@%p20 bra BB38_53;

@%p2 bra BB38_53;

cvt.u32.u64	%r85, %rd3;
mul.lo.s32 %r86, %r13, %r85;
mul.wide.u32 %rd337, %r86, 2;
shl.b64 %rd338, %rd3, 8;
and.b64 %rd339, %rd338, 8589934336;
sub.s64 %rd340, %rd337, %rd339;
shl.b64 %rd341, %rd340, 2;
mov.u64 %rd342, sh;
add.s64 %rd513, %rd342, %rd341;
mul.wide.u32 %rd343, %r86, 8;
add.s64 %rd512, %rd342, %rd343;
mov.u64 %rd514, 0;

BB38_52:
ld.volatile.shared.f64 %fd31, [%rd512];
ld.volatile.shared.f64 %fd32, [%rd513];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd512], %fd33;
add.s64 %rd513, %rd513, 8;
add.s64 %rd512, %rd512, 8;
add.s64 %rd514, %rd514, 1;
setp.lt.s64	%p41, %rd514, %rd3;
@%p41 bra BB38_52;

BB38_53:
setp.lt.u32	%p42, %r56, 257;
@%p42 bra BB38_58;

membar.cta;
@%p23 bra BB38_58;

@%p2 bra BB38_58;

cvt.u32.u64	%r88, %rd3;
mul.lo.s32 %r89, %r13, %r88;
mul.wide.u32 %rd345, %r89, 2;
shl.b64 %rd346, %rd3, 9;
and.b64 %rd347, %rd346, 8589934080;
sub.s64 %rd348, %rd345, %rd347;
shl.b64 %rd349, %rd348, 2;
mov.u64 %rd350, sh;
add.s64 %rd516, %rd350, %rd349;
mul.wide.u32 %rd351, %r89, 8;
add.s64 %rd515, %rd350, %rd351;
mov.u64 %rd517, 0;

BB38_57:
ld.volatile.shared.f64 %fd34, [%rd515];
ld.volatile.shared.f64 %fd35, [%rd516];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd515], %fd36;
add.s64 %rd516, %rd516, 8;
add.s64 %rd515, %rd515, 8;
add.s64 %rd517, %rd517, 1;
setp.lt.s64	%p45, %rd517, %rd3;
@%p45 bra BB38_57;

BB38_58:
setp.lt.u32	%p46, %r56, 513;
@%p46 bra BB38_63;

membar.cta;
@%p26 bra BB38_63;

@%p2 bra BB38_63;

cvt.u32.u64	%r91, %rd3;
mul.lo.s32 %r92, %r13, %r91;
mul.wide.u32 %rd353, %r92, 2;
shl.b64 %rd354, %rd3, 10;
and.b64 %rd355, %rd354, 8589933568;
sub.s64 %rd356, %rd353, %rd355;
shl.b64 %rd357, %rd356, 2;
mov.u64 %rd358, sh;
add.s64 %rd519, %rd358, %rd357;
mul.wide.u32 %rd359, %r92, 8;
add.s64 %rd518, %rd358, %rd359;
mov.u64 %rd520, 0;

BB38_62:
ld.volatile.shared.f64 %fd37, [%rd518];
ld.volatile.shared.f64 %fd38, [%rd519];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd518], %fd39;
add.s64 %rd519, %rd519, 8;
add.s64 %rd518, %rd518, 8;
add.s64 %rd520, %rd520, 1;
setp.lt.s64	%p49, %rd520, %rd3;
@%p49 bra BB38_62;

BB38_63:
mov.u32 %r14, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r15, %r56, %r1;
cvt.u64.u32	%rd115, %r15;
mul.lo.s32 %r94, %r14, %r1;
cvt.u64.u32	%rd116, %r94;
setp.ge.s32	%p50, %r230, %r1;
@%p50 bra BB38_65;

BB38_64:
cvt.s64.s32	%rd360, %r230;
add.s64 %rd361, %rd360, %rd115;
shl.b64 %rd362, %rd361, 2;
mov.u64 %rd363, sh;
add.s64 %rd364, %rd363, %rd362;
ld.shared.u32 %r95, [%rd364];
add.s64 %rd365, %rd360, %rd116;
shl.b64 %rd366, %rd365, 2;
add.s64 %rd367, %rd2, %rd366;
st.global.u32 [%rd367], %r95;
add.s32 %r230, %r230, %r3;
setp.lt.s32	%p51, %r230, %r1;
@%p51 bra BB38_64;

BB38_65:
mov.u32 %r234, %tid.y;
mov.u32 %r231, 0;
setp.ne.s32	%p52, %r234, 0;
@%p52 bra BB38_67;

ld.param.u64 %rd368, [%rd1+192];
cvta.to.global.u64 %rd369, %rd368;
add.s32 %r99, %r2, -1;
atom.global.inc.u32 %r100, [%rd369], %r99;
add.s32 %r101, %r100, 1;
setp.lt.u32	%p53, %r101, %r2;
selp.u32	%r231, 1, 0, %p53;

BB38_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r231, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r21, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r21, 0;
@%p54 bra BB38_125;

mov.u32 %r102, 31;
sub.s32 %r103, %r102, %r4;
mov.u32 %r105, %tid.y;
mul.wide.u32 %rd370, %r2, %r105;
shr.u64 %rd117, %rd370, %r103;
cvt.u32.u64	%r233, %rd117;
add.s32 %r106, %r105, 1;
mul.wide.u32 %rd371, %r2, %r106;
shr.u64 %rd372, %rd371, %r103;
cvt.u32.u64	%r23, %rd372;
@%p2 bra BB38_71;

cvt.u32.u64	%r107, %rd3;
and.b32 %r108, %r107, 536870911;
mul.lo.s32 %r110, %r105, %r108;
shl.b32 %r111, %r110, 1;
mul.wide.u32 %rd374, %r111, 4;
mov.u64 %rd375, sh;
add.s64 %rd521, %rd375, %rd374;
mov.u64 %rd373, 0;
mov.u64 %rd522, %rd373;

BB38_70:
mov.u64 %rd120, %rd522;
st.shared.u64 [%rd521], %rd373;
add.s64 %rd521, %rd521, 8;
add.s64 %rd122, %rd120, 1;
setp.lt.s64	%p56, %rd122, %rd3;
mov.u64 %rd522, %rd122;
@%p56 bra BB38_70;

BB38_71:
setp.ge.u32	%p57, %r233, %r23;
@%p57 bra BB38_76;

cvt.u32.u64	%r113, %rd3;
and.b32 %r114, %r113, 536870911;
cvt.u32.u64	%r115, %rd117;
mul.lo.s32 %r116, %r114, %r115;
shl.b32 %r24, %r116, 1;
mov.u32 %r232, 0;

BB38_73:
mul.lo.s32 %r120, %r105, %r114;
shl.b32 %r121, %r120, 1;
mul.wide.u32 %rd378, %r121, 4;
mov.u64 %rd379, sh;
add.s64 %rd523, %rd379, %rd378;
shl.b32 %r122, %r113, 1;
and.b32 %r123, %r122, 1073741822;
mad.lo.s32 %r124, %r123, %r232, %r24;
mul.wide.u32 %rd380, %r124, 4;
add.s64 %rd524, %rd2, %rd380;
mov.u64 %rd525, 0;
@%p2 bra BB38_75;

BB38_74:
ld.volatile.shared.f64 %fd40, [%rd523];
ld.volatile.global.f64 %fd41, [%rd524];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd523], %fd42;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p59, %rd525, %rd3;
@%p59 bra BB38_74;

BB38_75:
add.s32 %r233, %r233, 1;
setp.lt.u32	%p60, %r233, %r23;
add.s32 %r232, %r232, 1;
@%p60 bra BB38_73;

BB38_76:
@%p10 bra BB38_78;

add.u64 %rd381, %SP, 0;
cvta.to.local.u64 %rd382, %rd381;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd382], %rs3;
mov.u64 %rd383, $str2;
cvta.global.u64 %rd384, %rd383;
mov.u32 %r128, 0;
mov.u64 %rd385, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd384;
.param .b64 param1;
st.param.b64	[param1+0], %rd381;
.param .b32 param2;
st.param.b32	[param2+0], %r128;
.param .b64 param3;
st.param.b64	[param3+0], %rd381;
.param .b64 param4;
st.param.b64	[param4+0], %rd385;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB38_78:
membar.cta;
and.b32 %r132, %r105, 1;
setp.eq.b32	%p62, %r132, 1;
setp.eq.b32	%p63, %r62, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB38_82;

@%p2 bra BB38_82;

cvt.u32.u64	%r134, %rd3;
mul.lo.s32 %r136, %r105, %r134;
mul.wide.u32 %rd387, %r136, 2;
and.b64 %rd388, %rd3, 4294967295;
shl.b64 %rd389, %rd388, 1;
sub.s64 %rd390, %rd387, %rd389;
shl.b64 %rd391, %rd390, 2;
mov.u64 %rd392, sh;
add.s64 %rd527, %rd392, %rd391;
mul.wide.u32 %rd393, %r136, 8;
add.s64 %rd526, %rd392, %rd393;
mov.u64 %rd528, 0;

BB38_81:
ld.volatile.shared.f64 %fd43, [%rd526];
ld.volatile.shared.f64 %fd44, [%rd527];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd526], %fd45;
add.s64 %rd527, %rd527, 8;
add.s64 %rd526, %rd526, 8;
add.s64 %rd528, %rd528, 1;
setp.lt.s64	%p66, %rd528, %rd3;
@%p66 bra BB38_81;

BB38_82:
xor.b32 %r140, %r56, %r105;
and.b32 %r141, %r140, 3;
membar.cta;
setp.ne.s32	%p67, %r141, 0;
@%p67 bra BB38_86;

@%p2 bra BB38_86;

cvt.u32.u64	%r142, %rd3;
mul.lo.s32 %r144, %r105, %r142;
mul.wide.u32 %rd395, %r144, 2;
shl.b64 %rd396, %rd3, 2;
and.b64 %rd397, %rd396, 8589934588;
sub.s64 %rd398, %rd395, %rd397;
shl.b64 %rd399, %rd398, 2;
mov.u64 %rd400, sh;
add.s64 %rd530, %rd400, %rd399;
mul.wide.u32 %rd401, %r144, 8;
add.s64 %rd529, %rd400, %rd401;
mov.u64 %rd531, 0;

BB38_85:
ld.volatile.shared.f64 %fd46, [%rd529];
ld.volatile.shared.f64 %fd47, [%rd530];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd529], %fd48;
add.s64 %rd530, %rd530, 8;
add.s64 %rd529, %rd529, 8;
add.s64 %rd531, %rd531, 1;
setp.lt.s64	%p69, %rd531, %rd3;
@%p69 bra BB38_85;

BB38_86:
and.b32 %r149, %r140, 7;
membar.cta;
setp.ne.s32	%p70, %r149, 0;
@%p70 bra BB38_90;

@%p2 bra BB38_90;

cvt.u32.u64	%r150, %rd3;
mul.lo.s32 %r152, %r105, %r150;
mul.wide.u32 %rd403, %r152, 2;
shl.b64 %rd404, %rd3, 3;
and.b64 %rd405, %rd404, 8589934584;
sub.s64 %rd406, %rd403, %rd405;
shl.b64 %rd407, %rd406, 2;
mov.u64 %rd408, sh;
add.s64 %rd533, %rd408, %rd407;
mul.wide.u32 %rd409, %r152, 8;
add.s64 %rd532, %rd408, %rd409;
mov.u64 %rd534, 0;

BB38_89:
ld.volatile.shared.f64 %fd49, [%rd532];
ld.volatile.shared.f64 %fd50, [%rd533];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd532], %fd51;
add.s64 %rd533, %rd533, 8;
add.s64 %rd532, %rd532, 8;
add.s64 %rd534, %rd534, 1;
setp.lt.s64	%p72, %rd534, %rd3;
@%p72 bra BB38_89;

BB38_90:
and.b32 %r157, %r140, 15;
membar.cta;
setp.ne.s32	%p73, %r157, 0;
@%p73 bra BB38_94;

@%p2 bra BB38_94;

cvt.u32.u64	%r158, %rd3;
mul.lo.s32 %r160, %r105, %r158;
mul.wide.u32 %rd411, %r160, 2;
shl.b64 %rd412, %rd3, 4;
and.b64 %rd413, %rd412, 8589934576;
sub.s64 %rd414, %rd411, %rd413;
shl.b64 %rd415, %rd414, 2;
mov.u64 %rd416, sh;
add.s64 %rd536, %rd416, %rd415;
mul.wide.u32 %rd417, %r160, 8;
add.s64 %rd535, %rd416, %rd417;
mov.u64 %rd537, 0;

BB38_93:
ld.volatile.shared.f64 %fd52, [%rd535];
ld.volatile.shared.f64 %fd53, [%rd536];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd535], %fd54;
add.s64 %rd536, %rd536, 8;
add.s64 %rd535, %rd535, 8;
add.s64 %rd537, %rd537, 1;
setp.lt.s64	%p75, %rd537, %rd3;
@%p75 bra BB38_93;

BB38_94:
and.b32 %r165, %r140, 31;
membar.cta;
setp.ne.s32	%p76, %r165, 0;
@%p76 bra BB38_98;

@%p2 bra BB38_98;

cvt.u32.u64	%r166, %rd3;
mul.lo.s32 %r168, %r105, %r166;
mul.wide.u32 %rd419, %r168, 2;
shl.b64 %rd420, %rd3, 5;
and.b64 %rd421, %rd420, 8589934560;
sub.s64 %rd422, %rd419, %rd421;
shl.b64 %rd423, %rd422, 2;
mov.u64 %rd424, sh;
add.s64 %rd539, %rd424, %rd423;
mul.wide.u32 %rd425, %r168, 8;
add.s64 %rd538, %rd424, %rd425;
mov.u64 %rd540, 0;

BB38_97:
ld.volatile.shared.f64 %fd55, [%rd538];
ld.volatile.shared.f64 %fd56, [%rd539];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd538], %fd57;
add.s64 %rd539, %rd539, 8;
add.s64 %rd538, %rd538, 8;
add.s64 %rd540, %rd540, 1;
setp.lt.s64	%p78, %rd540, %rd3;
@%p78 bra BB38_97;

BB38_98:
shl.b32 %r173, %r140, 5;
setp.lt.u32	%p1, %r173, %r3;
membar.cta;
bar.sync 0;
@!%p1 bra BB38_124;
bra.uni BB38_99;

BB38_99:
xor.b32 %r29, %r173, %r56;
setp.lt.u32	%p79, %r56, 33;
@%p79 bra BB38_104;

membar.cta;
setp.eq.b32	%p80, %r132, 1;
setp.eq.b32	%p81, %r62, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB38_104;

@%p2 bra BB38_104;

cvt.u32.u64	%r184, %rd3;
mul.lo.s32 %r185, %r29, %r184;
mul.wide.u32 %rd427, %r185, 2;
shl.b64 %rd428, %rd3, 6;
and.b64 %rd429, %rd428, 8589934528;
sub.s64 %rd430, %rd427, %rd429;
shl.b64 %rd431, %rd430, 2;
mov.u64 %rd432, sh;
add.s64 %rd542, %rd432, %rd431;
mul.wide.u32 %rd433, %r185, 8;
add.s64 %rd541, %rd432, %rd433;
mov.u64 %rd543, 0;

BB38_103:
ld.volatile.shared.f64 %fd58, [%rd541];
ld.volatile.shared.f64 %fd59, [%rd542];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd541], %fd60;
add.s64 %rd542, %rd542, 8;
add.s64 %rd541, %rd541, 8;
add.s64 %rd543, %rd543, 1;
setp.lt.s64	%p84, %rd543, %rd3;
@%p84 bra BB38_103;

BB38_104:
setp.lt.u32	%p85, %r56, 65;
@%p85 bra BB38_109;

membar.cta;
@%p67 bra BB38_109;

@%p2 bra BB38_109;

cvt.u32.u64	%r193, %rd3;
mul.lo.s32 %r194, %r29, %r193;
mul.wide.u32 %rd435, %r194, 2;
shl.b64 %rd436, %rd3, 7;
and.b64 %rd437, %rd436, 8589934464;
sub.s64 %rd438, %rd435, %rd437;
shl.b64 %rd439, %rd438, 2;
mov.u64 %rd440, sh;
add.s64 %rd545, %rd440, %rd439;
mul.wide.u32 %rd441, %r194, 8;
add.s64 %rd544, %rd440, %rd441;
mov.u64 %rd546, 0;

BB38_108:
ld.volatile.shared.f64 %fd61, [%rd544];
ld.volatile.shared.f64 %fd62, [%rd545];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd544], %fd63;
add.s64 %rd545, %rd545, 8;
add.s64 %rd544, %rd544, 8;
add.s64 %rd546, %rd546, 1;
setp.lt.s64	%p88, %rd546, %rd3;
@%p88 bra BB38_108;

BB38_109:
setp.lt.u32	%p89, %r56, 129;
@%p89 bra BB38_114;

membar.cta;
@%p70 bra BB38_114;

@%p2 bra BB38_114;

cvt.u32.u64	%r202, %rd3;
mul.lo.s32 %r203, %r29, %r202;
mul.wide.u32 %rd443, %r203, 2;
shl.b64 %rd444, %rd3, 8;
and.b64 %rd445, %rd444, 8589934336;
sub.s64 %rd446, %rd443, %rd445;
shl.b64 %rd447, %rd446, 2;
mov.u64 %rd448, sh;
add.s64 %rd548, %rd448, %rd447;
mul.wide.u32 %rd449, %r203, 8;
add.s64 %rd547, %rd448, %rd449;
mov.u64 %rd549, 0;

BB38_113:
ld.volatile.shared.f64 %fd64, [%rd547];
ld.volatile.shared.f64 %fd65, [%rd548];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd547], %fd66;
add.s64 %rd548, %rd548, 8;
add.s64 %rd547, %rd547, 8;
add.s64 %rd549, %rd549, 1;
setp.lt.s64	%p92, %rd549, %rd3;
@%p92 bra BB38_113;

BB38_114:
setp.lt.u32	%p93, %r56, 257;
@%p93 bra BB38_119;

membar.cta;
@%p73 bra BB38_119;

@%p2 bra BB38_119;

cvt.u32.u64	%r211, %rd3;
mul.lo.s32 %r212, %r29, %r211;
mul.wide.u32 %rd451, %r212, 2;
shl.b64 %rd452, %rd3, 9;
and.b64 %rd453, %rd452, 8589934080;
sub.s64 %rd454, %rd451, %rd453;
shl.b64 %rd455, %rd454, 2;
mov.u64 %rd456, sh;
add.s64 %rd551, %rd456, %rd455;
mul.wide.u32 %rd457, %r212, 8;
add.s64 %rd550, %rd456, %rd457;
mov.u64 %rd552, 0;

BB38_118:
ld.volatile.shared.f64 %fd67, [%rd550];
ld.volatile.shared.f64 %fd68, [%rd551];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd550], %fd69;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p96, %rd552, %rd3;
@%p96 bra BB38_118;

BB38_119:
setp.lt.u32	%p97, %r56, 513;
@%p97 bra BB38_124;

membar.cta;
@%p76 bra BB38_124;

@%p2 bra BB38_124;

cvt.u32.u64	%r220, %rd3;
mul.lo.s32 %r221, %r29, %r220;
mul.wide.u32 %rd459, %r221, 2;
shl.b64 %rd460, %rd3, 10;
and.b64 %rd461, %rd460, 8589933568;
sub.s64 %rd462, %rd459, %rd461;
shl.b64 %rd463, %rd462, 2;
mov.u64 %rd464, sh;
add.s64 %rd554, %rd464, %rd463;
mul.wide.u32 %rd465, %r221, 8;
add.s64 %rd553, %rd464, %rd465;
mov.u64 %rd555, 0;

BB38_123:
ld.volatile.shared.f64 %fd70, [%rd553];
ld.volatile.shared.f64 %fd71, [%rd554];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd553], %fd72;
add.s64 %rd554, %rd554, 8;
add.s64 %rd553, %rd553, 8;
add.s64 %rd555, %rd555, 1;
setp.lt.s64	%p100, %rd555, %rd3;
@%p100 bra BB38_123;

BB38_124:
bar.sync 0;

BB38_125:
@%p54 bra BB38_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p102, %rs4, 0;
@%p102 bra BB38_128;

ld.param.u64 %rd466, [%rd1+168];
cvta.to.global.u64 %rd556, %rd466;
bra.uni BB38_129;

BB38_128:
ld.param.u64 %rd467, [%rd1+200];
setp.eq.s64	%p103, %rd467, 0;
cvta.to.global.u64 %rd468, %rd467;
selp.b64	%rd556, %rd2, %rd468, %p103;

BB38_129:
@%p52 bra BB38_135;

@%p2 bra BB38_135;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd470, [%rd1+96];
cvta.to.global.u64 %rd557, %rd470;
cvt.u32.u64	%r225, %rd3;
and.b32 %r226, %r225, 536870911;
mul.lo.s32 %r227, %r56, %r226;
shl.b32 %r228, %r227, 1;
mul.wide.u32 %rd471, %r228, 4;
mov.u64 %rd472, sh;
add.s64 %rd558, %rd472, %rd471;
mov.u64 %rd559, 0;

BB38_132:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB38_134;

ld.global.f64 %fd74, [%rd557];
mul.f64 %fd77, %fd3, %fd74;

BB38_134:
ld.shared.f64 %fd75, [%rd558];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd557], %fd76;
add.s64 %rd558, %rd558, 8;
add.s64 %rd557, %rd557, 8;
add.s64 %rd559, %rd559, 1;
setp.lt.s64	%p107, %rd559, %rd3;
@%p107 bra BB38_132;

BB38_135:
setp.lt.u32	%p108, %r1, 33;
@%p108 bra BB38_137;

bar.sync 0;

BB38_137:
setp.ge.u32	%p109, %r234, %r1;
@%p109 bra BB38_139;

BB38_138:
cvt.u64.u32	%rd473, %r234;
add.s64 %rd474, %rd473, %rd115;
shl.b64 %rd475, %rd474, 2;
mov.u64 %rd476, sh;
add.s64 %rd477, %rd476, %rd475;
ld.shared.u32 %r229, [%rd477];
mul.wide.u32 %rd478, %r234, 4;
add.s64 %rd479, %rd556, %rd478;
st.global.u32 [%rd479], %r229;
add.s32 %r234, %r234, %r3;
setp.lt.u32	%p110, %r234, %r1;
@%p110 bra BB38_138;

BB38_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot39[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<5>;
.reg .b32 %r<235>;
.reg .f64 %fd<78>;
.reg .b64 %rd<561>;


mov.u64 %rd560, __local_depot39;
cvta.local.u64 %SP, %rd560;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd223, [%rd1+184];
cvta.to.global.u64 %rd2, %rd223;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd224, %rd3, 536870911;
shl.b64 %rd225, %rd224, 1;
cvt.u32.u64	%r1, %rd225;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB39_3;

mov.u32 %r34, %tid.y;
cvt.u32.u64	%r35, %rd3;
and.b32 %r36, %r35, 536870911;
mul.lo.s32 %r37, %r34, %r36;
shl.b32 %r38, %r37, 1;
mul.wide.u32 %rd227, %r38, 4;
mov.u64 %rd228, sh;
add.s64 %rd480, %rd228, %rd227;
mov.u64 %rd226, 0;
mov.u64 %rd481, %rd226;

BB39_2:
mov.u64 %rd6, %rd481;
st.shared.u64 [%rd480], %rd226;
add.s64 %rd480, %rd480, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd481, %rd8;
@%p3 bra BB39_2;

BB39_3:
mov.u32 %r2, %nctaid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd484, 0;
mov.u64 %rd483, %rd484;
@%p4 bra BB39_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
sub.s64 %rd232, %rd10, %rd9;
add.s32 %r39, %r2, -1;
cvt.s64.s32	%rd233, %r39;
add.s64 %rd234, %rd232, %rd233;
cvt.s64.s32	%rd235, %r2;
or.b64 %rd236, %rd234, %rd235;
and.b64 %rd237, %rd236, -4294967296;
setp.eq.s64	%p5, %rd237, 0;
@%p5 bra BB39_6;

div.s64 %rd482, %rd234, %rd235;
bra.uni BB39_7;

BB39_6:
cvt.u64.u32	%rd242, %r39;
add.s64 %rd244, %rd232, %rd242;
cvt.u32.u64	%r42, %rd244;
div.u32 %r43, %r42, %r2;
cvt.u64.u32	%rd482, %r43;

BB39_7:
ld.param.u64 %rd245, [%rd1+152];
not.b64 %rd246, %rd245;
add.s64 %rd247, %rd482, %rd245;
and.b64 %rd248, %rd247, %rd246;
mov.u32 %r44, %ctaid.x;
cvt.s64.s32	%rd249, %r44;
mul.lo.s64 %rd250, %rd248, %rd249;
add.s64 %rd251, %rd250, %rd9;
add.s64 %rd252, %rd251, %rd248;
min.s64 %rd483, %rd10, %rd251;
min.s64 %rd484, %rd10, %rd252;

BB39_8:
mov.u32 %r230, %tid.y;
cvt.u64.u32	%rd253, %r230;
add.s64 %rd485, %rd483, %rd253;
setp.ge.s64	%p6, %rd485, %rd484;
@%p6 bra BB39_13;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd255, [%rd1+24];
cvta.to.global.u64 %rd19, %rd255;
ld.param.u64 %rd256, [%rd1+48];
ld.param.u64 %rd257, [%rd1+64];
cvta.to.global.u64 %rd20, %rd257;
mov.u32 %r46, %ntid.y;
cvt.u64.u32	%rd258, %r46;
mul.lo.s64 %rd21, %rd256, %rd258;
mov.u32 %r47, %tid.y;
cvt.u64.u32	%rd259, %r47;
add.s64 %rd260, %rd483, %rd259;
mul.lo.s64 %rd22, %rd256, %rd260;
mov.u64 %rd254, 0;
mov.u64 %rd490, %rd254;

BB39_10:
cvt.u32.u64	%r48, %rd3;
and.b32 %r49, %r48, 536870911;
mul.lo.s32 %r51, %r47, %r49;
shl.b32 %r52, %r51, 1;
mul.wide.u32 %rd262, %r52, 4;
mov.u64 %rd263, sh;
add.s64 %rd486, %rd263, %rd262;
mul.lo.s64 %rd264, %rd21, %rd490;
add.s64 %rd265, %rd22, %rd264;
shl.b64 %rd266, %rd265, 3;
add.s64 %rd487, %rd19, %rd266;
shl.b64 %rd267, %rd485, 3;
add.s64 %rd268, %rd20, %rd267;
ld.global.f64 %fd2, [%rd268];
mov.u64 %rd489, %rd254;
@%p2 bra BB39_12;

BB39_11:
mov.u64 %rd29, %rd489;
ld.global.f64 %fd6, [%rd487];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd486];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd486], %fd9;
add.s64 %rd487, %rd487, 8;
add.s64 %rd486, %rd486, 8;
add.s64 %rd32, %rd29, 1;
setp.lt.s64	%p8, %rd32, %rd3;
mov.u64 %rd489, %rd32;
@%p8 bra BB39_11;

BB39_12:
add.s64 %rd485, %rd258, %rd485;
setp.lt.s64	%p9, %rd485, %rd484;
add.s64 %rd490, %rd490, 1;
@%p9 bra BB39_10;

BB39_13:
mov.u32 %r3, %ntid.y;
neg.s32 %r54, %r3;
and.b32 %r55, %r3, %r54;
clz.b32 %r4, %r55;
add.s32 %r56, %r3, -1;
and.b32 %r5, %r56, %r3;
setp.eq.s32	%p10, %r5, 0;
@%p10 bra BB39_15;

add.u64 %rd270, %SP, 0;
cvta.to.local.u64 %rd271, %rd270;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd271], %rs1;
mov.u64 %rd272, $str1;
cvta.global.u64 %rd273, %rd272;
mov.u32 %r57, 0;
mov.u64 %rd274, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd273;
.param .b64 param1;
st.param.b64	[param1+0], %rd270;
.param .b32 param2;
st.param.b32	[param2+0], %r57;
.param .b64 param3;
st.param.b64	[param3+0], %rd270;
.param .b64 param4;
st.param.b64	[param4+0], %rd274;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB39_15:
@%p10 bra BB39_17;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd276], %rs2;
mov.u64 %rd277, $str2;
cvta.global.u64 %rd278, %rd277;
mov.u32 %r58, 0;
mov.u64 %rd279, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd278;
.param .b64 param1;
st.param.b64	[param1+0], %rd275;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd275;
.param .b64 param4;
st.param.b64	[param4+0], %rd279;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB39_17:
xor.b32 %r6, %r56, %r230;
membar.cta;
and.b32 %r7, %r6, 1;
and.b32 %r61, %r230, 1;
setp.eq.b32	%p12, %r61, 1;
and.b32 %r62, %r56, 1;
setp.eq.b32	%p13, %r62, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB39_21;

@%p2 bra BB39_21;

cvt.u32.u64	%r63, %rd3;
mov.u32 %r64, %tid.y;
mul.lo.s32 %r65, %r64, %r63;
mul.wide.u32 %rd281, %r65, 2;
and.b64 %rd282, %rd3, 4294967295;
shl.b64 %rd283, %rd282, 1;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd492, %rd286, %rd285;
mul.wide.u32 %rd287, %r65, 8;
add.s64 %rd491, %rd286, %rd287;
mov.u64 %rd493, 0;

BB39_20:
ld.volatile.shared.f64 %fd10, [%rd491];
ld.volatile.shared.f64 %fd11, [%rd492];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd491], %fd12;
add.s64 %rd492, %rd492, 8;
add.s64 %rd491, %rd491, 8;
add.s64 %rd493, %rd493, 1;
setp.lt.s64	%p16, %rd493, %rd3;
@%p16 bra BB39_20;

BB39_21:
membar.cta;
and.b32 %r8, %r6, 3;
setp.ne.s32	%p17, %r8, 0;
@%p17 bra BB39_25;

@%p2 bra BB39_25;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 2;
and.b64 %rd291, %rd290, 8589934588;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd495, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd494, %rd294, %rd295;
mov.u64 %rd496, 0;

BB39_24:
ld.volatile.shared.f64 %fd13, [%rd494];
ld.volatile.shared.f64 %fd14, [%rd495];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd494], %fd15;
add.s64 %rd495, %rd495, 8;
add.s64 %rd494, %rd494, 8;
add.s64 %rd496, %rd496, 1;
setp.lt.s64	%p19, %rd496, %rd3;
@%p19 bra BB39_24;

BB39_25:
membar.cta;
and.b32 %r9, %r6, 7;
setp.ne.s32	%p20, %r9, 0;
@%p20 bra BB39_29;

@%p2 bra BB39_29;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd297, %r71, 2;
shl.b64 %rd298, %rd3, 3;
and.b64 %rd299, %rd298, 8589934584;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd498, %rd302, %rd301;
mul.wide.u32 %rd303, %r71, 8;
add.s64 %rd497, %rd302, %rd303;
mov.u64 %rd499, 0;

BB39_28:
ld.volatile.shared.f64 %fd16, [%rd497];
ld.volatile.shared.f64 %fd17, [%rd498];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd497], %fd18;
add.s64 %rd498, %rd498, 8;
add.s64 %rd497, %rd497, 8;
add.s64 %rd499, %rd499, 1;
setp.lt.s64	%p22, %rd499, %rd3;
@%p22 bra BB39_28;

BB39_29:
membar.cta;
and.b32 %r10, %r6, 15;
setp.ne.s32	%p23, %r10, 0;
@%p23 bra BB39_33;

@%p2 bra BB39_33;

cvt.u32.u64	%r72, %rd3;
mov.u32 %r73, %tid.y;
mul.lo.s32 %r74, %r73, %r72;
mul.wide.u32 %rd305, %r74, 2;
shl.b64 %rd306, %rd3, 4;
and.b64 %rd307, %rd306, 8589934576;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd501, %rd310, %rd309;
mul.wide.u32 %rd311, %r74, 8;
add.s64 %rd500, %rd310, %rd311;
mov.u64 %rd502, 0;

BB39_32:
ld.volatile.shared.f64 %fd19, [%rd500];
ld.volatile.shared.f64 %fd20, [%rd501];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd500], %fd21;
add.s64 %rd501, %rd501, 8;
add.s64 %rd500, %rd500, 8;
add.s64 %rd502, %rd502, 1;
setp.lt.s64	%p25, %rd502, %rd3;
@%p25 bra BB39_32;

BB39_33:
membar.cta;
and.b32 %r11, %r6, 31;
setp.ne.s32	%p26, %r11, 0;
@%p26 bra BB39_37;

@%p2 bra BB39_37;

cvt.u32.u64	%r75, %rd3;
mov.u32 %r76, %tid.y;
mul.lo.s32 %r77, %r76, %r75;
mul.wide.u32 %rd313, %r77, 2;
shl.b64 %rd314, %rd3, 5;
and.b64 %rd315, %rd314, 8589934560;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd504, %rd318, %rd317;
mul.wide.u32 %rd319, %r77, 8;
add.s64 %rd503, %rd318, %rd319;
mov.u64 %rd505, 0;

BB39_36:
ld.volatile.shared.f64 %fd22, [%rd503];
ld.volatile.shared.f64 %fd23, [%rd504];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd503], %fd24;
add.s64 %rd504, %rd504, 8;
add.s64 %rd503, %rd503, 8;
add.s64 %rd505, %rd505, 1;
setp.lt.s64	%p28, %rd505, %rd3;
@%p28 bra BB39_36;

BB39_37:
membar.cta;
bar.sync 0;
shl.b32 %r12, %r6, 5;
setp.ge.u32	%p29, %r12, %r3;
@%p29 bra BB39_63;

xor.b32 %r13, %r12, %r56;
setp.lt.u32	%p30, %r56, 33;
@%p30 bra BB39_43;

membar.cta;
setp.ne.s32	%p31, %r7, 0;
@%p31 bra BB39_43;

@%p2 bra BB39_43;

cvt.u32.u64	%r79, %rd3;
mul.lo.s32 %r80, %r13, %r79;
mul.wide.u32 %rd321, %r80, 2;
shl.b64 %rd322, %rd3, 6;
and.b64 %rd323, %rd322, 8589934528;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd507, %rd326, %rd325;
mul.wide.u32 %rd327, %r80, 8;
add.s64 %rd506, %rd326, %rd327;
mov.u64 %rd508, 0;

BB39_42:
ld.volatile.shared.f64 %fd25, [%rd506];
ld.volatile.shared.f64 %fd26, [%rd507];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd506], %fd27;
add.s64 %rd507, %rd507, 8;
add.s64 %rd506, %rd506, 8;
add.s64 %rd508, %rd508, 1;
setp.lt.s64	%p33, %rd508, %rd3;
@%p33 bra BB39_42;

BB39_43:
setp.lt.u32	%p34, %r56, 65;
@%p34 bra BB39_48;

membar.cta;
@%p17 bra BB39_48;

@%p2 bra BB39_48;

cvt.u32.u64	%r82, %rd3;
mul.lo.s32 %r83, %r13, %r82;
mul.wide.u32 %rd329, %r83, 2;
shl.b64 %rd330, %rd3, 7;
and.b64 %rd331, %rd330, 8589934464;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd510, %rd334, %rd333;
mul.wide.u32 %rd335, %r83, 8;
add.s64 %rd509, %rd334, %rd335;
mov.u64 %rd511, 0;

BB39_47:
ld.volatile.shared.f64 %fd28, [%rd509];
ld.volatile.shared.f64 %fd29, [%rd510];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd509], %fd30;
add.s64 %rd510, %rd510, 8;
add.s64 %rd509, %rd509, 8;
add.s64 %rd511, %rd511, 1;
setp.lt.s64	%p37, %rd511, %rd3;
@%p37 bra BB39_47;

BB39_48:
setp.lt.u32	%p38, %r56, 129;
@%p38 bra BB39_53;

membar.cta;
@%p20 bra BB39_53;

@%p2 bra BB39_53;

cvt.u32.u64	%r85, %rd3;
mul.lo.s32 %r86, %r13, %r85;
mul.wide.u32 %rd337, %r86, 2;
shl.b64 %rd338, %rd3, 8;
and.b64 %rd339, %rd338, 8589934336;
sub.s64 %rd340, %rd337, %rd339;
shl.b64 %rd341, %rd340, 2;
mov.u64 %rd342, sh;
add.s64 %rd513, %rd342, %rd341;
mul.wide.u32 %rd343, %r86, 8;
add.s64 %rd512, %rd342, %rd343;
mov.u64 %rd514, 0;

BB39_52:
ld.volatile.shared.f64 %fd31, [%rd512];
ld.volatile.shared.f64 %fd32, [%rd513];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd512], %fd33;
add.s64 %rd513, %rd513, 8;
add.s64 %rd512, %rd512, 8;
add.s64 %rd514, %rd514, 1;
setp.lt.s64	%p41, %rd514, %rd3;
@%p41 bra BB39_52;

BB39_53:
setp.lt.u32	%p42, %r56, 257;
@%p42 bra BB39_58;

membar.cta;
@%p23 bra BB39_58;

@%p2 bra BB39_58;

cvt.u32.u64	%r88, %rd3;
mul.lo.s32 %r89, %r13, %r88;
mul.wide.u32 %rd345, %r89, 2;
shl.b64 %rd346, %rd3, 9;
and.b64 %rd347, %rd346, 8589934080;
sub.s64 %rd348, %rd345, %rd347;
shl.b64 %rd349, %rd348, 2;
mov.u64 %rd350, sh;
add.s64 %rd516, %rd350, %rd349;
mul.wide.u32 %rd351, %r89, 8;
add.s64 %rd515, %rd350, %rd351;
mov.u64 %rd517, 0;

BB39_57:
ld.volatile.shared.f64 %fd34, [%rd515];
ld.volatile.shared.f64 %fd35, [%rd516];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd515], %fd36;
add.s64 %rd516, %rd516, 8;
add.s64 %rd515, %rd515, 8;
add.s64 %rd517, %rd517, 1;
setp.lt.s64	%p45, %rd517, %rd3;
@%p45 bra BB39_57;

BB39_58:
setp.lt.u32	%p46, %r56, 513;
@%p46 bra BB39_63;

membar.cta;
@%p26 bra BB39_63;

@%p2 bra BB39_63;

cvt.u32.u64	%r91, %rd3;
mul.lo.s32 %r92, %r13, %r91;
mul.wide.u32 %rd353, %r92, 2;
shl.b64 %rd354, %rd3, 10;
and.b64 %rd355, %rd354, 8589933568;
sub.s64 %rd356, %rd353, %rd355;
shl.b64 %rd357, %rd356, 2;
mov.u64 %rd358, sh;
add.s64 %rd519, %rd358, %rd357;
mul.wide.u32 %rd359, %r92, 8;
add.s64 %rd518, %rd358, %rd359;
mov.u64 %rd520, 0;

BB39_62:
ld.volatile.shared.f64 %fd37, [%rd518];
ld.volatile.shared.f64 %fd38, [%rd519];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd518], %fd39;
add.s64 %rd519, %rd519, 8;
add.s64 %rd518, %rd518, 8;
add.s64 %rd520, %rd520, 1;
setp.lt.s64	%p49, %rd520, %rd3;
@%p49 bra BB39_62;

BB39_63:
mov.u32 %r14, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r15, %r56, %r1;
cvt.u64.u32	%rd115, %r15;
mul.lo.s32 %r94, %r14, %r1;
cvt.u64.u32	%rd116, %r94;
setp.ge.s32	%p50, %r230, %r1;
@%p50 bra BB39_65;

BB39_64:
cvt.s64.s32	%rd360, %r230;
add.s64 %rd361, %rd360, %rd115;
shl.b64 %rd362, %rd361, 2;
mov.u64 %rd363, sh;
add.s64 %rd364, %rd363, %rd362;
ld.shared.u32 %r95, [%rd364];
add.s64 %rd365, %rd360, %rd116;
shl.b64 %rd366, %rd365, 2;
add.s64 %rd367, %rd2, %rd366;
st.global.u32 [%rd367], %r95;
add.s32 %r230, %r230, %r3;
setp.lt.s32	%p51, %r230, %r1;
@%p51 bra BB39_64;

BB39_65:
mov.u32 %r234, %tid.y;
mov.u32 %r231, 0;
setp.ne.s32	%p52, %r234, 0;
@%p52 bra BB39_67;

ld.param.u64 %rd368, [%rd1+192];
cvta.to.global.u64 %rd369, %rd368;
add.s32 %r99, %r2, -1;
atom.global.inc.u32 %r100, [%rd369], %r99;
add.s32 %r101, %r100, 1;
setp.lt.u32	%p53, %r101, %r2;
selp.u32	%r231, 1, 0, %p53;

BB39_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r231, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r21, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r21, 0;
@%p54 bra BB39_125;

mov.u32 %r102, 31;
sub.s32 %r103, %r102, %r4;
mov.u32 %r105, %tid.y;
mul.wide.u32 %rd370, %r2, %r105;
shr.u64 %rd117, %rd370, %r103;
cvt.u32.u64	%r233, %rd117;
add.s32 %r106, %r105, 1;
mul.wide.u32 %rd371, %r2, %r106;
shr.u64 %rd372, %rd371, %r103;
cvt.u32.u64	%r23, %rd372;
@%p2 bra BB39_71;

cvt.u32.u64	%r107, %rd3;
and.b32 %r108, %r107, 536870911;
mul.lo.s32 %r110, %r105, %r108;
shl.b32 %r111, %r110, 1;
mul.wide.u32 %rd374, %r111, 4;
mov.u64 %rd375, sh;
add.s64 %rd521, %rd375, %rd374;
mov.u64 %rd373, 0;
mov.u64 %rd522, %rd373;

BB39_70:
mov.u64 %rd120, %rd522;
st.shared.u64 [%rd521], %rd373;
add.s64 %rd521, %rd521, 8;
add.s64 %rd122, %rd120, 1;
setp.lt.s64	%p56, %rd122, %rd3;
mov.u64 %rd522, %rd122;
@%p56 bra BB39_70;

BB39_71:
setp.ge.u32	%p57, %r233, %r23;
@%p57 bra BB39_76;

cvt.u32.u64	%r113, %rd3;
and.b32 %r114, %r113, 536870911;
cvt.u32.u64	%r115, %rd117;
mul.lo.s32 %r116, %r114, %r115;
shl.b32 %r24, %r116, 1;
mov.u32 %r232, 0;

BB39_73:
mul.lo.s32 %r120, %r105, %r114;
shl.b32 %r121, %r120, 1;
mul.wide.u32 %rd378, %r121, 4;
mov.u64 %rd379, sh;
add.s64 %rd523, %rd379, %rd378;
shl.b32 %r122, %r113, 1;
and.b32 %r123, %r122, 1073741822;
mad.lo.s32 %r124, %r123, %r232, %r24;
mul.wide.u32 %rd380, %r124, 4;
add.s64 %rd524, %rd2, %rd380;
mov.u64 %rd525, 0;
@%p2 bra BB39_75;

BB39_74:
ld.volatile.shared.f64 %fd40, [%rd523];
ld.volatile.global.f64 %fd41, [%rd524];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd523], %fd42;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p59, %rd525, %rd3;
@%p59 bra BB39_74;

BB39_75:
add.s32 %r233, %r233, 1;
setp.lt.u32	%p60, %r233, %r23;
add.s32 %r232, %r232, 1;
@%p60 bra BB39_73;

BB39_76:
@%p10 bra BB39_78;

add.u64 %rd381, %SP, 0;
cvta.to.local.u64 %rd382, %rd381;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd382], %rs3;
mov.u64 %rd383, $str2;
cvta.global.u64 %rd384, %rd383;
mov.u32 %r128, 0;
mov.u64 %rd385, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd384;
.param .b64 param1;
st.param.b64	[param1+0], %rd381;
.param .b32 param2;
st.param.b32	[param2+0], %r128;
.param .b64 param3;
st.param.b64	[param3+0], %rd381;
.param .b64 param4;
st.param.b64	[param4+0], %rd385;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB39_78:
membar.cta;
and.b32 %r132, %r105, 1;
setp.eq.b32	%p62, %r132, 1;
setp.eq.b32	%p63, %r62, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB39_82;

@%p2 bra BB39_82;

cvt.u32.u64	%r134, %rd3;
mul.lo.s32 %r136, %r105, %r134;
mul.wide.u32 %rd387, %r136, 2;
and.b64 %rd388, %rd3, 4294967295;
shl.b64 %rd389, %rd388, 1;
sub.s64 %rd390, %rd387, %rd389;
shl.b64 %rd391, %rd390, 2;
mov.u64 %rd392, sh;
add.s64 %rd527, %rd392, %rd391;
mul.wide.u32 %rd393, %r136, 8;
add.s64 %rd526, %rd392, %rd393;
mov.u64 %rd528, 0;

BB39_81:
ld.volatile.shared.f64 %fd43, [%rd526];
ld.volatile.shared.f64 %fd44, [%rd527];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd526], %fd45;
add.s64 %rd527, %rd527, 8;
add.s64 %rd526, %rd526, 8;
add.s64 %rd528, %rd528, 1;
setp.lt.s64	%p66, %rd528, %rd3;
@%p66 bra BB39_81;

BB39_82:
xor.b32 %r140, %r56, %r105;
and.b32 %r141, %r140, 3;
membar.cta;
setp.ne.s32	%p67, %r141, 0;
@%p67 bra BB39_86;

@%p2 bra BB39_86;

cvt.u32.u64	%r142, %rd3;
mul.lo.s32 %r144, %r105, %r142;
mul.wide.u32 %rd395, %r144, 2;
shl.b64 %rd396, %rd3, 2;
and.b64 %rd397, %rd396, 8589934588;
sub.s64 %rd398, %rd395, %rd397;
shl.b64 %rd399, %rd398, 2;
mov.u64 %rd400, sh;
add.s64 %rd530, %rd400, %rd399;
mul.wide.u32 %rd401, %r144, 8;
add.s64 %rd529, %rd400, %rd401;
mov.u64 %rd531, 0;

BB39_85:
ld.volatile.shared.f64 %fd46, [%rd529];
ld.volatile.shared.f64 %fd47, [%rd530];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd529], %fd48;
add.s64 %rd530, %rd530, 8;
add.s64 %rd529, %rd529, 8;
add.s64 %rd531, %rd531, 1;
setp.lt.s64	%p69, %rd531, %rd3;
@%p69 bra BB39_85;

BB39_86:
and.b32 %r149, %r140, 7;
membar.cta;
setp.ne.s32	%p70, %r149, 0;
@%p70 bra BB39_90;

@%p2 bra BB39_90;

cvt.u32.u64	%r150, %rd3;
mul.lo.s32 %r152, %r105, %r150;
mul.wide.u32 %rd403, %r152, 2;
shl.b64 %rd404, %rd3, 3;
and.b64 %rd405, %rd404, 8589934584;
sub.s64 %rd406, %rd403, %rd405;
shl.b64 %rd407, %rd406, 2;
mov.u64 %rd408, sh;
add.s64 %rd533, %rd408, %rd407;
mul.wide.u32 %rd409, %r152, 8;
add.s64 %rd532, %rd408, %rd409;
mov.u64 %rd534, 0;

BB39_89:
ld.volatile.shared.f64 %fd49, [%rd532];
ld.volatile.shared.f64 %fd50, [%rd533];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd532], %fd51;
add.s64 %rd533, %rd533, 8;
add.s64 %rd532, %rd532, 8;
add.s64 %rd534, %rd534, 1;
setp.lt.s64	%p72, %rd534, %rd3;
@%p72 bra BB39_89;

BB39_90:
and.b32 %r157, %r140, 15;
membar.cta;
setp.ne.s32	%p73, %r157, 0;
@%p73 bra BB39_94;

@%p2 bra BB39_94;

cvt.u32.u64	%r158, %rd3;
mul.lo.s32 %r160, %r105, %r158;
mul.wide.u32 %rd411, %r160, 2;
shl.b64 %rd412, %rd3, 4;
and.b64 %rd413, %rd412, 8589934576;
sub.s64 %rd414, %rd411, %rd413;
shl.b64 %rd415, %rd414, 2;
mov.u64 %rd416, sh;
add.s64 %rd536, %rd416, %rd415;
mul.wide.u32 %rd417, %r160, 8;
add.s64 %rd535, %rd416, %rd417;
mov.u64 %rd537, 0;

BB39_93:
ld.volatile.shared.f64 %fd52, [%rd535];
ld.volatile.shared.f64 %fd53, [%rd536];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd535], %fd54;
add.s64 %rd536, %rd536, 8;
add.s64 %rd535, %rd535, 8;
add.s64 %rd537, %rd537, 1;
setp.lt.s64	%p75, %rd537, %rd3;
@%p75 bra BB39_93;

BB39_94:
and.b32 %r165, %r140, 31;
membar.cta;
setp.ne.s32	%p76, %r165, 0;
@%p76 bra BB39_98;

@%p2 bra BB39_98;

cvt.u32.u64	%r166, %rd3;
mul.lo.s32 %r168, %r105, %r166;
mul.wide.u32 %rd419, %r168, 2;
shl.b64 %rd420, %rd3, 5;
and.b64 %rd421, %rd420, 8589934560;
sub.s64 %rd422, %rd419, %rd421;
shl.b64 %rd423, %rd422, 2;
mov.u64 %rd424, sh;
add.s64 %rd539, %rd424, %rd423;
mul.wide.u32 %rd425, %r168, 8;
add.s64 %rd538, %rd424, %rd425;
mov.u64 %rd540, 0;

BB39_97:
ld.volatile.shared.f64 %fd55, [%rd538];
ld.volatile.shared.f64 %fd56, [%rd539];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd538], %fd57;
add.s64 %rd539, %rd539, 8;
add.s64 %rd538, %rd538, 8;
add.s64 %rd540, %rd540, 1;
setp.lt.s64	%p78, %rd540, %rd3;
@%p78 bra BB39_97;

BB39_98:
shl.b32 %r173, %r140, 5;
setp.lt.u32	%p1, %r173, %r3;
membar.cta;
bar.sync 0;
@!%p1 bra BB39_124;
bra.uni BB39_99;

BB39_99:
xor.b32 %r29, %r173, %r56;
setp.lt.u32	%p79, %r56, 33;
@%p79 bra BB39_104;

membar.cta;
setp.eq.b32	%p80, %r132, 1;
setp.eq.b32	%p81, %r62, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB39_104;

@%p2 bra BB39_104;

cvt.u32.u64	%r184, %rd3;
mul.lo.s32 %r185, %r29, %r184;
mul.wide.u32 %rd427, %r185, 2;
shl.b64 %rd428, %rd3, 6;
and.b64 %rd429, %rd428, 8589934528;
sub.s64 %rd430, %rd427, %rd429;
shl.b64 %rd431, %rd430, 2;
mov.u64 %rd432, sh;
add.s64 %rd542, %rd432, %rd431;
mul.wide.u32 %rd433, %r185, 8;
add.s64 %rd541, %rd432, %rd433;
mov.u64 %rd543, 0;

BB39_103:
ld.volatile.shared.f64 %fd58, [%rd541];
ld.volatile.shared.f64 %fd59, [%rd542];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd541], %fd60;
add.s64 %rd542, %rd542, 8;
add.s64 %rd541, %rd541, 8;
add.s64 %rd543, %rd543, 1;
setp.lt.s64	%p84, %rd543, %rd3;
@%p84 bra BB39_103;

BB39_104:
setp.lt.u32	%p85, %r56, 65;
@%p85 bra BB39_109;

membar.cta;
@%p67 bra BB39_109;

@%p2 bra BB39_109;

cvt.u32.u64	%r193, %rd3;
mul.lo.s32 %r194, %r29, %r193;
mul.wide.u32 %rd435, %r194, 2;
shl.b64 %rd436, %rd3, 7;
and.b64 %rd437, %rd436, 8589934464;
sub.s64 %rd438, %rd435, %rd437;
shl.b64 %rd439, %rd438, 2;
mov.u64 %rd440, sh;
add.s64 %rd545, %rd440, %rd439;
mul.wide.u32 %rd441, %r194, 8;
add.s64 %rd544, %rd440, %rd441;
mov.u64 %rd546, 0;

BB39_108:
ld.volatile.shared.f64 %fd61, [%rd544];
ld.volatile.shared.f64 %fd62, [%rd545];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd544], %fd63;
add.s64 %rd545, %rd545, 8;
add.s64 %rd544, %rd544, 8;
add.s64 %rd546, %rd546, 1;
setp.lt.s64	%p88, %rd546, %rd3;
@%p88 bra BB39_108;

BB39_109:
setp.lt.u32	%p89, %r56, 129;
@%p89 bra BB39_114;

membar.cta;
@%p70 bra BB39_114;

@%p2 bra BB39_114;

cvt.u32.u64	%r202, %rd3;
mul.lo.s32 %r203, %r29, %r202;
mul.wide.u32 %rd443, %r203, 2;
shl.b64 %rd444, %rd3, 8;
and.b64 %rd445, %rd444, 8589934336;
sub.s64 %rd446, %rd443, %rd445;
shl.b64 %rd447, %rd446, 2;
mov.u64 %rd448, sh;
add.s64 %rd548, %rd448, %rd447;
mul.wide.u32 %rd449, %r203, 8;
add.s64 %rd547, %rd448, %rd449;
mov.u64 %rd549, 0;

BB39_113:
ld.volatile.shared.f64 %fd64, [%rd547];
ld.volatile.shared.f64 %fd65, [%rd548];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd547], %fd66;
add.s64 %rd548, %rd548, 8;
add.s64 %rd547, %rd547, 8;
add.s64 %rd549, %rd549, 1;
setp.lt.s64	%p92, %rd549, %rd3;
@%p92 bra BB39_113;

BB39_114:
setp.lt.u32	%p93, %r56, 257;
@%p93 bra BB39_119;

membar.cta;
@%p73 bra BB39_119;

@%p2 bra BB39_119;

cvt.u32.u64	%r211, %rd3;
mul.lo.s32 %r212, %r29, %r211;
mul.wide.u32 %rd451, %r212, 2;
shl.b64 %rd452, %rd3, 9;
and.b64 %rd453, %rd452, 8589934080;
sub.s64 %rd454, %rd451, %rd453;
shl.b64 %rd455, %rd454, 2;
mov.u64 %rd456, sh;
add.s64 %rd551, %rd456, %rd455;
mul.wide.u32 %rd457, %r212, 8;
add.s64 %rd550, %rd456, %rd457;
mov.u64 %rd552, 0;

BB39_118:
ld.volatile.shared.f64 %fd67, [%rd550];
ld.volatile.shared.f64 %fd68, [%rd551];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd550], %fd69;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p96, %rd552, %rd3;
@%p96 bra BB39_118;

BB39_119:
setp.lt.u32	%p97, %r56, 513;
@%p97 bra BB39_124;

membar.cta;
@%p76 bra BB39_124;

@%p2 bra BB39_124;

cvt.u32.u64	%r220, %rd3;
mul.lo.s32 %r221, %r29, %r220;
mul.wide.u32 %rd459, %r221, 2;
shl.b64 %rd460, %rd3, 10;
and.b64 %rd461, %rd460, 8589933568;
sub.s64 %rd462, %rd459, %rd461;
shl.b64 %rd463, %rd462, 2;
mov.u64 %rd464, sh;
add.s64 %rd554, %rd464, %rd463;
mul.wide.u32 %rd465, %r221, 8;
add.s64 %rd553, %rd464, %rd465;
mov.u64 %rd555, 0;

BB39_123:
ld.volatile.shared.f64 %fd70, [%rd553];
ld.volatile.shared.f64 %fd71, [%rd554];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd553], %fd72;
add.s64 %rd554, %rd554, 8;
add.s64 %rd553, %rd553, 8;
add.s64 %rd555, %rd555, 1;
setp.lt.s64	%p100, %rd555, %rd3;
@%p100 bra BB39_123;

BB39_124:
bar.sync 0;

BB39_125:
@%p54 bra BB39_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p102, %rs4, 0;
@%p102 bra BB39_128;

ld.param.u64 %rd466, [%rd1+168];
cvta.to.global.u64 %rd556, %rd466;
bra.uni BB39_129;

BB39_128:
ld.param.u64 %rd467, [%rd1+200];
setp.eq.s64	%p103, %rd467, 0;
cvta.to.global.u64 %rd468, %rd467;
selp.b64	%rd556, %rd2, %rd468, %p103;

BB39_129:
@%p52 bra BB39_135;

@%p2 bra BB39_135;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd470, [%rd1+96];
cvta.to.global.u64 %rd557, %rd470;
cvt.u32.u64	%r225, %rd3;
and.b32 %r226, %r225, 536870911;
mul.lo.s32 %r227, %r56, %r226;
shl.b32 %r228, %r227, 1;
mul.wide.u32 %rd471, %r228, 4;
mov.u64 %rd472, sh;
add.s64 %rd558, %rd472, %rd471;
mov.u64 %rd559, 0;

BB39_132:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB39_134;

ld.global.f64 %fd74, [%rd557];
mul.f64 %fd77, %fd3, %fd74;

BB39_134:
ld.shared.f64 %fd75, [%rd558];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd557], %fd76;
add.s64 %rd558, %rd558, 8;
add.s64 %rd557, %rd557, 8;
add.s64 %rd559, %rd559, 1;
setp.lt.s64	%p107, %rd559, %rd3;
@%p107 bra BB39_132;

BB39_135:
setp.lt.u32	%p108, %r1, 33;
@%p108 bra BB39_137;

bar.sync 0;

BB39_137:
setp.ge.u32	%p109, %r234, %r1;
@%p109 bra BB39_139;

BB39_138:
cvt.u64.u32	%rd473, %r234;
add.s64 %rd474, %rd473, %rd115;
shl.b64 %rd475, %rd474, 2;
mov.u64 %rd476, sh;
add.s64 %rd477, %rd476, %rd475;
ld.shared.u32 %r229, [%rd477];
mul.wide.u32 %rd478, %r234, 4;
add.s64 %rd479, %rd556, %rd478;
st.global.u32 [%rd479], %r229;
add.s32 %r234, %r234, %r3;
setp.lt.u32	%p110, %r234, %r1;
@%p110 bra BB39_138;

BB39_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot40[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<5>;
.reg .b32 %r<235>;
.reg .f64 %fd<78>;
.reg .b64 %rd<561>;


mov.u64 %rd560, __local_depot40;
cvta.local.u64 %SP, %rd560;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb0ELin1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd223, [%rd1+184];
cvta.to.global.u64 %rd2, %rd223;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd224, %rd3, 536870911;
shl.b64 %rd225, %rd224, 1;
cvt.u32.u64	%r1, %rd225;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB40_3;

mov.u32 %r34, %tid.y;
cvt.u32.u64	%r35, %rd3;
and.b32 %r36, %r35, 536870911;
mul.lo.s32 %r37, %r34, %r36;
shl.b32 %r38, %r37, 1;
mul.wide.u32 %rd227, %r38, 4;
mov.u64 %rd228, sh;
add.s64 %rd480, %rd228, %rd227;
mov.u64 %rd226, 0;
mov.u64 %rd481, %rd226;

BB40_2:
mov.u64 %rd6, %rd481;
st.shared.u64 [%rd480], %rd226;
add.s64 %rd480, %rd480, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd481, %rd8;
@%p3 bra BB40_2;

BB40_3:
mov.u32 %r2, %nctaid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd484, 0;
mov.u64 %rd483, %rd484;
@%p4 bra BB40_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
sub.s64 %rd232, %rd10, %rd9;
add.s32 %r39, %r2, -1;
cvt.s64.s32	%rd233, %r39;
add.s64 %rd234, %rd232, %rd233;
cvt.s64.s32	%rd235, %r2;
or.b64 %rd236, %rd234, %rd235;
and.b64 %rd237, %rd236, -4294967296;
setp.eq.s64	%p5, %rd237, 0;
@%p5 bra BB40_6;

div.s64 %rd482, %rd234, %rd235;
bra.uni BB40_7;

BB40_6:
cvt.u64.u32	%rd242, %r39;
add.s64 %rd244, %rd232, %rd242;
cvt.u32.u64	%r42, %rd244;
div.u32 %r43, %r42, %r2;
cvt.u64.u32	%rd482, %r43;

BB40_7:
ld.param.u64 %rd245, [%rd1+152];
not.b64 %rd246, %rd245;
add.s64 %rd247, %rd482, %rd245;
and.b64 %rd248, %rd247, %rd246;
mov.u32 %r44, %ctaid.x;
cvt.s64.s32	%rd249, %r44;
mul.lo.s64 %rd250, %rd248, %rd249;
add.s64 %rd251, %rd250, %rd9;
add.s64 %rd252, %rd251, %rd248;
min.s64 %rd483, %rd10, %rd251;
min.s64 %rd484, %rd10, %rd252;

BB40_8:
mov.u32 %r230, %tid.y;
cvt.u64.u32	%rd253, %r230;
add.s64 %rd485, %rd483, %rd253;
setp.ge.s64	%p6, %rd485, %rd484;
@%p6 bra BB40_13;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd255, [%rd1+24];
cvta.to.global.u64 %rd19, %rd255;
ld.param.u64 %rd256, [%rd1+48];
ld.param.u64 %rd257, [%rd1+64];
cvta.to.global.u64 %rd20, %rd257;
mov.u32 %r46, %ntid.y;
cvt.u64.u32	%rd258, %r46;
mul.lo.s64 %rd21, %rd256, %rd258;
mov.u32 %r47, %tid.y;
cvt.u64.u32	%rd259, %r47;
add.s64 %rd260, %rd483, %rd259;
mul.lo.s64 %rd22, %rd256, %rd260;
mov.u64 %rd254, 0;
mov.u64 %rd490, %rd254;

BB40_10:
cvt.u32.u64	%r48, %rd3;
and.b32 %r49, %r48, 536870911;
mul.lo.s32 %r51, %r47, %r49;
shl.b32 %r52, %r51, 1;
mul.wide.u32 %rd262, %r52, 4;
mov.u64 %rd263, sh;
add.s64 %rd486, %rd263, %rd262;
mul.lo.s64 %rd264, %rd21, %rd490;
add.s64 %rd265, %rd22, %rd264;
shl.b64 %rd266, %rd265, 3;
add.s64 %rd487, %rd19, %rd266;
shl.b64 %rd267, %rd485, 3;
add.s64 %rd268, %rd20, %rd267;
ld.global.f64 %fd2, [%rd268];
mov.u64 %rd489, %rd254;
@%p2 bra BB40_12;

BB40_11:
mov.u64 %rd29, %rd489;
ld.global.f64 %fd6, [%rd487];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd486];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd486], %fd9;
add.s64 %rd487, %rd487, 8;
add.s64 %rd486, %rd486, 8;
add.s64 %rd32, %rd29, 1;
setp.lt.s64	%p8, %rd32, %rd3;
mov.u64 %rd489, %rd32;
@%p8 bra BB40_11;

BB40_12:
add.s64 %rd485, %rd258, %rd485;
setp.lt.s64	%p9, %rd485, %rd484;
add.s64 %rd490, %rd490, 1;
@%p9 bra BB40_10;

BB40_13:
mov.u32 %r3, %ntid.y;
neg.s32 %r54, %r3;
and.b32 %r55, %r3, %r54;
clz.b32 %r4, %r55;
add.s32 %r56, %r3, -1;
and.b32 %r5, %r56, %r3;
setp.eq.s32	%p10, %r5, 0;
@%p10 bra BB40_15;

add.u64 %rd270, %SP, 0;
cvta.to.local.u64 %rd271, %rd270;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd271], %rs1;
mov.u64 %rd272, $str1;
cvta.global.u64 %rd273, %rd272;
mov.u32 %r57, 0;
mov.u64 %rd274, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd273;
.param .b64 param1;
st.param.b64	[param1+0], %rd270;
.param .b32 param2;
st.param.b32	[param2+0], %r57;
.param .b64 param3;
st.param.b64	[param3+0], %rd270;
.param .b64 param4;
st.param.b64	[param4+0], %rd274;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB40_15:
@%p10 bra BB40_17;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd276], %rs2;
mov.u64 %rd277, $str2;
cvta.global.u64 %rd278, %rd277;
mov.u32 %r58, 0;
mov.u64 %rd279, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd278;
.param .b64 param1;
st.param.b64	[param1+0], %rd275;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd275;
.param .b64 param4;
st.param.b64	[param4+0], %rd279;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB40_17:
xor.b32 %r6, %r56, %r230;
membar.cta;
and.b32 %r7, %r6, 1;
and.b32 %r61, %r230, 1;
setp.eq.b32	%p12, %r61, 1;
and.b32 %r62, %r56, 1;
setp.eq.b32	%p13, %r62, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB40_21;

@%p2 bra BB40_21;

cvt.u32.u64	%r63, %rd3;
mov.u32 %r64, %tid.y;
mul.lo.s32 %r65, %r64, %r63;
mul.wide.u32 %rd281, %r65, 2;
and.b64 %rd282, %rd3, 4294967295;
shl.b64 %rd283, %rd282, 1;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd492, %rd286, %rd285;
mul.wide.u32 %rd287, %r65, 8;
add.s64 %rd491, %rd286, %rd287;
mov.u64 %rd493, 0;

BB40_20:
ld.volatile.shared.f64 %fd10, [%rd491];
ld.volatile.shared.f64 %fd11, [%rd492];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd491], %fd12;
add.s64 %rd492, %rd492, 8;
add.s64 %rd491, %rd491, 8;
add.s64 %rd493, %rd493, 1;
setp.lt.s64	%p16, %rd493, %rd3;
@%p16 bra BB40_20;

BB40_21:
membar.cta;
and.b32 %r8, %r6, 3;
setp.ne.s32	%p17, %r8, 0;
@%p17 bra BB40_25;

@%p2 bra BB40_25;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 2;
and.b64 %rd291, %rd290, 8589934588;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd495, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd494, %rd294, %rd295;
mov.u64 %rd496, 0;

BB40_24:
ld.volatile.shared.f64 %fd13, [%rd494];
ld.volatile.shared.f64 %fd14, [%rd495];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd494], %fd15;
add.s64 %rd495, %rd495, 8;
add.s64 %rd494, %rd494, 8;
add.s64 %rd496, %rd496, 1;
setp.lt.s64	%p19, %rd496, %rd3;
@%p19 bra BB40_24;

BB40_25:
membar.cta;
and.b32 %r9, %r6, 7;
setp.ne.s32	%p20, %r9, 0;
@%p20 bra BB40_29;

@%p2 bra BB40_29;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd297, %r71, 2;
shl.b64 %rd298, %rd3, 3;
and.b64 %rd299, %rd298, 8589934584;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd498, %rd302, %rd301;
mul.wide.u32 %rd303, %r71, 8;
add.s64 %rd497, %rd302, %rd303;
mov.u64 %rd499, 0;

BB40_28:
ld.volatile.shared.f64 %fd16, [%rd497];
ld.volatile.shared.f64 %fd17, [%rd498];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd497], %fd18;
add.s64 %rd498, %rd498, 8;
add.s64 %rd497, %rd497, 8;
add.s64 %rd499, %rd499, 1;
setp.lt.s64	%p22, %rd499, %rd3;
@%p22 bra BB40_28;

BB40_29:
membar.cta;
and.b32 %r10, %r6, 15;
setp.ne.s32	%p23, %r10, 0;
@%p23 bra BB40_33;

@%p2 bra BB40_33;

cvt.u32.u64	%r72, %rd3;
mov.u32 %r73, %tid.y;
mul.lo.s32 %r74, %r73, %r72;
mul.wide.u32 %rd305, %r74, 2;
shl.b64 %rd306, %rd3, 4;
and.b64 %rd307, %rd306, 8589934576;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd501, %rd310, %rd309;
mul.wide.u32 %rd311, %r74, 8;
add.s64 %rd500, %rd310, %rd311;
mov.u64 %rd502, 0;

BB40_32:
ld.volatile.shared.f64 %fd19, [%rd500];
ld.volatile.shared.f64 %fd20, [%rd501];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd500], %fd21;
add.s64 %rd501, %rd501, 8;
add.s64 %rd500, %rd500, 8;
add.s64 %rd502, %rd502, 1;
setp.lt.s64	%p25, %rd502, %rd3;
@%p25 bra BB40_32;

BB40_33:
membar.cta;
and.b32 %r11, %r6, 31;
setp.ne.s32	%p26, %r11, 0;
@%p26 bra BB40_37;

@%p2 bra BB40_37;

cvt.u32.u64	%r75, %rd3;
mov.u32 %r76, %tid.y;
mul.lo.s32 %r77, %r76, %r75;
mul.wide.u32 %rd313, %r77, 2;
shl.b64 %rd314, %rd3, 5;
and.b64 %rd315, %rd314, 8589934560;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd504, %rd318, %rd317;
mul.wide.u32 %rd319, %r77, 8;
add.s64 %rd503, %rd318, %rd319;
mov.u64 %rd505, 0;

BB40_36:
ld.volatile.shared.f64 %fd22, [%rd503];
ld.volatile.shared.f64 %fd23, [%rd504];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd503], %fd24;
add.s64 %rd504, %rd504, 8;
add.s64 %rd503, %rd503, 8;
add.s64 %rd505, %rd505, 1;
setp.lt.s64	%p28, %rd505, %rd3;
@%p28 bra BB40_36;

BB40_37:
membar.cta;
bar.sync 0;
shl.b32 %r12, %r6, 5;
setp.ge.u32	%p29, %r12, %r3;
@%p29 bra BB40_63;

xor.b32 %r13, %r12, %r56;
setp.lt.u32	%p30, %r56, 33;
@%p30 bra BB40_43;

membar.cta;
setp.ne.s32	%p31, %r7, 0;
@%p31 bra BB40_43;

@%p2 bra BB40_43;

cvt.u32.u64	%r79, %rd3;
mul.lo.s32 %r80, %r13, %r79;
mul.wide.u32 %rd321, %r80, 2;
shl.b64 %rd322, %rd3, 6;
and.b64 %rd323, %rd322, 8589934528;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd507, %rd326, %rd325;
mul.wide.u32 %rd327, %r80, 8;
add.s64 %rd506, %rd326, %rd327;
mov.u64 %rd508, 0;

BB40_42:
ld.volatile.shared.f64 %fd25, [%rd506];
ld.volatile.shared.f64 %fd26, [%rd507];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd506], %fd27;
add.s64 %rd507, %rd507, 8;
add.s64 %rd506, %rd506, 8;
add.s64 %rd508, %rd508, 1;
setp.lt.s64	%p33, %rd508, %rd3;
@%p33 bra BB40_42;

BB40_43:
setp.lt.u32	%p34, %r56, 65;
@%p34 bra BB40_48;

membar.cta;
@%p17 bra BB40_48;

@%p2 bra BB40_48;

cvt.u32.u64	%r82, %rd3;
mul.lo.s32 %r83, %r13, %r82;
mul.wide.u32 %rd329, %r83, 2;
shl.b64 %rd330, %rd3, 7;
and.b64 %rd331, %rd330, 8589934464;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd510, %rd334, %rd333;
mul.wide.u32 %rd335, %r83, 8;
add.s64 %rd509, %rd334, %rd335;
mov.u64 %rd511, 0;

BB40_47:
ld.volatile.shared.f64 %fd28, [%rd509];
ld.volatile.shared.f64 %fd29, [%rd510];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd509], %fd30;
add.s64 %rd510, %rd510, 8;
add.s64 %rd509, %rd509, 8;
add.s64 %rd511, %rd511, 1;
setp.lt.s64	%p37, %rd511, %rd3;
@%p37 bra BB40_47;

BB40_48:
setp.lt.u32	%p38, %r56, 129;
@%p38 bra BB40_53;

membar.cta;
@%p20 bra BB40_53;

@%p2 bra BB40_53;

cvt.u32.u64	%r85, %rd3;
mul.lo.s32 %r86, %r13, %r85;
mul.wide.u32 %rd337, %r86, 2;
shl.b64 %rd338, %rd3, 8;
and.b64 %rd339, %rd338, 8589934336;
sub.s64 %rd340, %rd337, %rd339;
shl.b64 %rd341, %rd340, 2;
mov.u64 %rd342, sh;
add.s64 %rd513, %rd342, %rd341;
mul.wide.u32 %rd343, %r86, 8;
add.s64 %rd512, %rd342, %rd343;
mov.u64 %rd514, 0;

BB40_52:
ld.volatile.shared.f64 %fd31, [%rd512];
ld.volatile.shared.f64 %fd32, [%rd513];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd512], %fd33;
add.s64 %rd513, %rd513, 8;
add.s64 %rd512, %rd512, 8;
add.s64 %rd514, %rd514, 1;
setp.lt.s64	%p41, %rd514, %rd3;
@%p41 bra BB40_52;

BB40_53:
setp.lt.u32	%p42, %r56, 257;
@%p42 bra BB40_58;

membar.cta;
@%p23 bra BB40_58;

@%p2 bra BB40_58;

cvt.u32.u64	%r88, %rd3;
mul.lo.s32 %r89, %r13, %r88;
mul.wide.u32 %rd345, %r89, 2;
shl.b64 %rd346, %rd3, 9;
and.b64 %rd347, %rd346, 8589934080;
sub.s64 %rd348, %rd345, %rd347;
shl.b64 %rd349, %rd348, 2;
mov.u64 %rd350, sh;
add.s64 %rd516, %rd350, %rd349;
mul.wide.u32 %rd351, %r89, 8;
add.s64 %rd515, %rd350, %rd351;
mov.u64 %rd517, 0;

BB40_57:
ld.volatile.shared.f64 %fd34, [%rd515];
ld.volatile.shared.f64 %fd35, [%rd516];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd515], %fd36;
add.s64 %rd516, %rd516, 8;
add.s64 %rd515, %rd515, 8;
add.s64 %rd517, %rd517, 1;
setp.lt.s64	%p45, %rd517, %rd3;
@%p45 bra BB40_57;

BB40_58:
setp.lt.u32	%p46, %r56, 513;
@%p46 bra BB40_63;

membar.cta;
@%p26 bra BB40_63;

@%p2 bra BB40_63;

cvt.u32.u64	%r91, %rd3;
mul.lo.s32 %r92, %r13, %r91;
mul.wide.u32 %rd353, %r92, 2;
shl.b64 %rd354, %rd3, 10;
and.b64 %rd355, %rd354, 8589933568;
sub.s64 %rd356, %rd353, %rd355;
shl.b64 %rd357, %rd356, 2;
mov.u64 %rd358, sh;
add.s64 %rd519, %rd358, %rd357;
mul.wide.u32 %rd359, %r92, 8;
add.s64 %rd518, %rd358, %rd359;
mov.u64 %rd520, 0;

BB40_62:
ld.volatile.shared.f64 %fd37, [%rd518];
ld.volatile.shared.f64 %fd38, [%rd519];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd518], %fd39;
add.s64 %rd519, %rd519, 8;
add.s64 %rd518, %rd518, 8;
add.s64 %rd520, %rd520, 1;
setp.lt.s64	%p49, %rd520, %rd3;
@%p49 bra BB40_62;

BB40_63:
mov.u32 %r14, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r15, %r56, %r1;
cvt.u64.u32	%rd115, %r15;
mul.lo.s32 %r94, %r14, %r1;
cvt.u64.u32	%rd116, %r94;
setp.ge.s32	%p50, %r230, %r1;
@%p50 bra BB40_65;

BB40_64:
cvt.s64.s32	%rd360, %r230;
add.s64 %rd361, %rd360, %rd115;
shl.b64 %rd362, %rd361, 2;
mov.u64 %rd363, sh;
add.s64 %rd364, %rd363, %rd362;
ld.shared.u32 %r95, [%rd364];
add.s64 %rd365, %rd360, %rd116;
shl.b64 %rd366, %rd365, 2;
add.s64 %rd367, %rd2, %rd366;
st.global.u32 [%rd367], %r95;
add.s32 %r230, %r230, %r3;
setp.lt.s32	%p51, %r230, %r1;
@%p51 bra BB40_64;

BB40_65:
mov.u32 %r234, %tid.y;
mov.u32 %r231, 0;
setp.ne.s32	%p52, %r234, 0;
@%p52 bra BB40_67;

ld.param.u64 %rd368, [%rd1+192];
cvta.to.global.u64 %rd369, %rd368;
add.s32 %r99, %r2, -1;
atom.global.inc.u32 %r100, [%rd369], %r99;
add.s32 %r101, %r100, 1;
setp.lt.u32	%p53, %r101, %r2;
selp.u32	%r231, 1, 0, %p53;

BB40_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r231, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r21, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r21, 0;
@%p54 bra BB40_125;

mov.u32 %r102, 31;
sub.s32 %r103, %r102, %r4;
mov.u32 %r105, %tid.y;
mul.wide.u32 %rd370, %r2, %r105;
shr.u64 %rd117, %rd370, %r103;
cvt.u32.u64	%r233, %rd117;
add.s32 %r106, %r105, 1;
mul.wide.u32 %rd371, %r2, %r106;
shr.u64 %rd372, %rd371, %r103;
cvt.u32.u64	%r23, %rd372;
@%p2 bra BB40_71;

cvt.u32.u64	%r107, %rd3;
and.b32 %r108, %r107, 536870911;
mul.lo.s32 %r110, %r105, %r108;
shl.b32 %r111, %r110, 1;
mul.wide.u32 %rd374, %r111, 4;
mov.u64 %rd375, sh;
add.s64 %rd521, %rd375, %rd374;
mov.u64 %rd373, 0;
mov.u64 %rd522, %rd373;

BB40_70:
mov.u64 %rd120, %rd522;
st.shared.u64 [%rd521], %rd373;
add.s64 %rd521, %rd521, 8;
add.s64 %rd122, %rd120, 1;
setp.lt.s64	%p56, %rd122, %rd3;
mov.u64 %rd522, %rd122;
@%p56 bra BB40_70;

BB40_71:
setp.ge.u32	%p57, %r233, %r23;
@%p57 bra BB40_76;

cvt.u32.u64	%r113, %rd3;
and.b32 %r114, %r113, 536870911;
cvt.u32.u64	%r115, %rd117;
mul.lo.s32 %r116, %r114, %r115;
shl.b32 %r24, %r116, 1;
mov.u32 %r232, 0;

BB40_73:
mul.lo.s32 %r120, %r105, %r114;
shl.b32 %r121, %r120, 1;
mul.wide.u32 %rd378, %r121, 4;
mov.u64 %rd379, sh;
add.s64 %rd523, %rd379, %rd378;
shl.b32 %r122, %r113, 1;
and.b32 %r123, %r122, 1073741822;
mad.lo.s32 %r124, %r123, %r232, %r24;
mul.wide.u32 %rd380, %r124, 4;
add.s64 %rd524, %rd2, %rd380;
mov.u64 %rd525, 0;
@%p2 bra BB40_75;

BB40_74:
ld.volatile.shared.f64 %fd40, [%rd523];
ld.volatile.global.f64 %fd41, [%rd524];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd523], %fd42;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p59, %rd525, %rd3;
@%p59 bra BB40_74;

BB40_75:
add.s32 %r233, %r233, 1;
setp.lt.u32	%p60, %r233, %r23;
add.s32 %r232, %r232, 1;
@%p60 bra BB40_73;

BB40_76:
@%p10 bra BB40_78;

add.u64 %rd381, %SP, 0;
cvta.to.local.u64 %rd382, %rd381;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd382], %rs3;
mov.u64 %rd383, $str2;
cvta.global.u64 %rd384, %rd383;
mov.u32 %r128, 0;
mov.u64 %rd385, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd384;
.param .b64 param1;
st.param.b64	[param1+0], %rd381;
.param .b32 param2;
st.param.b32	[param2+0], %r128;
.param .b64 param3;
st.param.b64	[param3+0], %rd381;
.param .b64 param4;
st.param.b64	[param4+0], %rd385;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB40_78:
membar.cta;
and.b32 %r132, %r105, 1;
setp.eq.b32	%p62, %r132, 1;
setp.eq.b32	%p63, %r62, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB40_82;

@%p2 bra BB40_82;

cvt.u32.u64	%r134, %rd3;
mul.lo.s32 %r136, %r105, %r134;
mul.wide.u32 %rd387, %r136, 2;
and.b64 %rd388, %rd3, 4294967295;
shl.b64 %rd389, %rd388, 1;
sub.s64 %rd390, %rd387, %rd389;
shl.b64 %rd391, %rd390, 2;
mov.u64 %rd392, sh;
add.s64 %rd527, %rd392, %rd391;
mul.wide.u32 %rd393, %r136, 8;
add.s64 %rd526, %rd392, %rd393;
mov.u64 %rd528, 0;

BB40_81:
ld.volatile.shared.f64 %fd43, [%rd526];
ld.volatile.shared.f64 %fd44, [%rd527];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd526], %fd45;
add.s64 %rd527, %rd527, 8;
add.s64 %rd526, %rd526, 8;
add.s64 %rd528, %rd528, 1;
setp.lt.s64	%p66, %rd528, %rd3;
@%p66 bra BB40_81;

BB40_82:
xor.b32 %r140, %r56, %r105;
and.b32 %r141, %r140, 3;
membar.cta;
setp.ne.s32	%p67, %r141, 0;
@%p67 bra BB40_86;

@%p2 bra BB40_86;

cvt.u32.u64	%r142, %rd3;
mul.lo.s32 %r144, %r105, %r142;
mul.wide.u32 %rd395, %r144, 2;
shl.b64 %rd396, %rd3, 2;
and.b64 %rd397, %rd396, 8589934588;
sub.s64 %rd398, %rd395, %rd397;
shl.b64 %rd399, %rd398, 2;
mov.u64 %rd400, sh;
add.s64 %rd530, %rd400, %rd399;
mul.wide.u32 %rd401, %r144, 8;
add.s64 %rd529, %rd400, %rd401;
mov.u64 %rd531, 0;

BB40_85:
ld.volatile.shared.f64 %fd46, [%rd529];
ld.volatile.shared.f64 %fd47, [%rd530];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd529], %fd48;
add.s64 %rd530, %rd530, 8;
add.s64 %rd529, %rd529, 8;
add.s64 %rd531, %rd531, 1;
setp.lt.s64	%p69, %rd531, %rd3;
@%p69 bra BB40_85;

BB40_86:
and.b32 %r149, %r140, 7;
membar.cta;
setp.ne.s32	%p70, %r149, 0;
@%p70 bra BB40_90;

@%p2 bra BB40_90;

cvt.u32.u64	%r150, %rd3;
mul.lo.s32 %r152, %r105, %r150;
mul.wide.u32 %rd403, %r152, 2;
shl.b64 %rd404, %rd3, 3;
and.b64 %rd405, %rd404, 8589934584;
sub.s64 %rd406, %rd403, %rd405;
shl.b64 %rd407, %rd406, 2;
mov.u64 %rd408, sh;
add.s64 %rd533, %rd408, %rd407;
mul.wide.u32 %rd409, %r152, 8;
add.s64 %rd532, %rd408, %rd409;
mov.u64 %rd534, 0;

BB40_89:
ld.volatile.shared.f64 %fd49, [%rd532];
ld.volatile.shared.f64 %fd50, [%rd533];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd532], %fd51;
add.s64 %rd533, %rd533, 8;
add.s64 %rd532, %rd532, 8;
add.s64 %rd534, %rd534, 1;
setp.lt.s64	%p72, %rd534, %rd3;
@%p72 bra BB40_89;

BB40_90:
and.b32 %r157, %r140, 15;
membar.cta;
setp.ne.s32	%p73, %r157, 0;
@%p73 bra BB40_94;

@%p2 bra BB40_94;

cvt.u32.u64	%r158, %rd3;
mul.lo.s32 %r160, %r105, %r158;
mul.wide.u32 %rd411, %r160, 2;
shl.b64 %rd412, %rd3, 4;
and.b64 %rd413, %rd412, 8589934576;
sub.s64 %rd414, %rd411, %rd413;
shl.b64 %rd415, %rd414, 2;
mov.u64 %rd416, sh;
add.s64 %rd536, %rd416, %rd415;
mul.wide.u32 %rd417, %r160, 8;
add.s64 %rd535, %rd416, %rd417;
mov.u64 %rd537, 0;

BB40_93:
ld.volatile.shared.f64 %fd52, [%rd535];
ld.volatile.shared.f64 %fd53, [%rd536];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd535], %fd54;
add.s64 %rd536, %rd536, 8;
add.s64 %rd535, %rd535, 8;
add.s64 %rd537, %rd537, 1;
setp.lt.s64	%p75, %rd537, %rd3;
@%p75 bra BB40_93;

BB40_94:
and.b32 %r165, %r140, 31;
membar.cta;
setp.ne.s32	%p76, %r165, 0;
@%p76 bra BB40_98;

@%p2 bra BB40_98;

cvt.u32.u64	%r166, %rd3;
mul.lo.s32 %r168, %r105, %r166;
mul.wide.u32 %rd419, %r168, 2;
shl.b64 %rd420, %rd3, 5;
and.b64 %rd421, %rd420, 8589934560;
sub.s64 %rd422, %rd419, %rd421;
shl.b64 %rd423, %rd422, 2;
mov.u64 %rd424, sh;
add.s64 %rd539, %rd424, %rd423;
mul.wide.u32 %rd425, %r168, 8;
add.s64 %rd538, %rd424, %rd425;
mov.u64 %rd540, 0;

BB40_97:
ld.volatile.shared.f64 %fd55, [%rd538];
ld.volatile.shared.f64 %fd56, [%rd539];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd538], %fd57;
add.s64 %rd539, %rd539, 8;
add.s64 %rd538, %rd538, 8;
add.s64 %rd540, %rd540, 1;
setp.lt.s64	%p78, %rd540, %rd3;
@%p78 bra BB40_97;

BB40_98:
shl.b32 %r173, %r140, 5;
setp.lt.u32	%p1, %r173, %r3;
membar.cta;
bar.sync 0;
@!%p1 bra BB40_124;
bra.uni BB40_99;

BB40_99:
xor.b32 %r29, %r173, %r56;
setp.lt.u32	%p79, %r56, 33;
@%p79 bra BB40_104;

membar.cta;
setp.eq.b32	%p80, %r132, 1;
setp.eq.b32	%p81, %r62, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB40_104;

@%p2 bra BB40_104;

cvt.u32.u64	%r184, %rd3;
mul.lo.s32 %r185, %r29, %r184;
mul.wide.u32 %rd427, %r185, 2;
shl.b64 %rd428, %rd3, 6;
and.b64 %rd429, %rd428, 8589934528;
sub.s64 %rd430, %rd427, %rd429;
shl.b64 %rd431, %rd430, 2;
mov.u64 %rd432, sh;
add.s64 %rd542, %rd432, %rd431;
mul.wide.u32 %rd433, %r185, 8;
add.s64 %rd541, %rd432, %rd433;
mov.u64 %rd543, 0;

BB40_103:
ld.volatile.shared.f64 %fd58, [%rd541];
ld.volatile.shared.f64 %fd59, [%rd542];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd541], %fd60;
add.s64 %rd542, %rd542, 8;
add.s64 %rd541, %rd541, 8;
add.s64 %rd543, %rd543, 1;
setp.lt.s64	%p84, %rd543, %rd3;
@%p84 bra BB40_103;

BB40_104:
setp.lt.u32	%p85, %r56, 65;
@%p85 bra BB40_109;

membar.cta;
@%p67 bra BB40_109;

@%p2 bra BB40_109;

cvt.u32.u64	%r193, %rd3;
mul.lo.s32 %r194, %r29, %r193;
mul.wide.u32 %rd435, %r194, 2;
shl.b64 %rd436, %rd3, 7;
and.b64 %rd437, %rd436, 8589934464;
sub.s64 %rd438, %rd435, %rd437;
shl.b64 %rd439, %rd438, 2;
mov.u64 %rd440, sh;
add.s64 %rd545, %rd440, %rd439;
mul.wide.u32 %rd441, %r194, 8;
add.s64 %rd544, %rd440, %rd441;
mov.u64 %rd546, 0;

BB40_108:
ld.volatile.shared.f64 %fd61, [%rd544];
ld.volatile.shared.f64 %fd62, [%rd545];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd544], %fd63;
add.s64 %rd545, %rd545, 8;
add.s64 %rd544, %rd544, 8;
add.s64 %rd546, %rd546, 1;
setp.lt.s64	%p88, %rd546, %rd3;
@%p88 bra BB40_108;

BB40_109:
setp.lt.u32	%p89, %r56, 129;
@%p89 bra BB40_114;

membar.cta;
@%p70 bra BB40_114;

@%p2 bra BB40_114;

cvt.u32.u64	%r202, %rd3;
mul.lo.s32 %r203, %r29, %r202;
mul.wide.u32 %rd443, %r203, 2;
shl.b64 %rd444, %rd3, 8;
and.b64 %rd445, %rd444, 8589934336;
sub.s64 %rd446, %rd443, %rd445;
shl.b64 %rd447, %rd446, 2;
mov.u64 %rd448, sh;
add.s64 %rd548, %rd448, %rd447;
mul.wide.u32 %rd449, %r203, 8;
add.s64 %rd547, %rd448, %rd449;
mov.u64 %rd549, 0;

BB40_113:
ld.volatile.shared.f64 %fd64, [%rd547];
ld.volatile.shared.f64 %fd65, [%rd548];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd547], %fd66;
add.s64 %rd548, %rd548, 8;
add.s64 %rd547, %rd547, 8;
add.s64 %rd549, %rd549, 1;
setp.lt.s64	%p92, %rd549, %rd3;
@%p92 bra BB40_113;

BB40_114:
setp.lt.u32	%p93, %r56, 257;
@%p93 bra BB40_119;

membar.cta;
@%p73 bra BB40_119;

@%p2 bra BB40_119;

cvt.u32.u64	%r211, %rd3;
mul.lo.s32 %r212, %r29, %r211;
mul.wide.u32 %rd451, %r212, 2;
shl.b64 %rd452, %rd3, 9;
and.b64 %rd453, %rd452, 8589934080;
sub.s64 %rd454, %rd451, %rd453;
shl.b64 %rd455, %rd454, 2;
mov.u64 %rd456, sh;
add.s64 %rd551, %rd456, %rd455;
mul.wide.u32 %rd457, %r212, 8;
add.s64 %rd550, %rd456, %rd457;
mov.u64 %rd552, 0;

BB40_118:
ld.volatile.shared.f64 %fd67, [%rd550];
ld.volatile.shared.f64 %fd68, [%rd551];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd550], %fd69;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p96, %rd552, %rd3;
@%p96 bra BB40_118;

BB40_119:
setp.lt.u32	%p97, %r56, 513;
@%p97 bra BB40_124;

membar.cta;
@%p76 bra BB40_124;

@%p2 bra BB40_124;

cvt.u32.u64	%r220, %rd3;
mul.lo.s32 %r221, %r29, %r220;
mul.wide.u32 %rd459, %r221, 2;
shl.b64 %rd460, %rd3, 10;
and.b64 %rd461, %rd460, 8589933568;
sub.s64 %rd462, %rd459, %rd461;
shl.b64 %rd463, %rd462, 2;
mov.u64 %rd464, sh;
add.s64 %rd554, %rd464, %rd463;
mul.wide.u32 %rd465, %r221, 8;
add.s64 %rd553, %rd464, %rd465;
mov.u64 %rd555, 0;

BB40_123:
ld.volatile.shared.f64 %fd70, [%rd553];
ld.volatile.shared.f64 %fd71, [%rd554];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd553], %fd72;
add.s64 %rd554, %rd554, 8;
add.s64 %rd553, %rd553, 8;
add.s64 %rd555, %rd555, 1;
setp.lt.s64	%p100, %rd555, %rd3;
@%p100 bra BB40_123;

BB40_124:
bar.sync 0;

BB40_125:
@%p54 bra BB40_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p102, %rs4, 0;
@%p102 bra BB40_128;

ld.param.u64 %rd466, [%rd1+168];
cvta.to.global.u64 %rd556, %rd466;
bra.uni BB40_129;

BB40_128:
ld.param.u64 %rd467, [%rd1+200];
setp.eq.s64	%p103, %rd467, 0;
cvta.to.global.u64 %rd468, %rd467;
selp.b64	%rd556, %rd2, %rd468, %p103;

BB40_129:
@%p52 bra BB40_135;

@%p2 bra BB40_135;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd470, [%rd1+96];
cvta.to.global.u64 %rd557, %rd470;
cvt.u32.u64	%r225, %rd3;
and.b32 %r226, %r225, 536870911;
mul.lo.s32 %r227, %r56, %r226;
shl.b32 %r228, %r227, 1;
mul.wide.u32 %rd471, %r228, 4;
mov.u64 %rd472, sh;
add.s64 %rd558, %rd472, %rd471;
mov.u64 %rd559, 0;

BB40_132:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB40_134;

ld.global.f64 %fd74, [%rd557];
mul.f64 %fd77, %fd3, %fd74;

BB40_134:
ld.shared.f64 %fd75, [%rd558];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd557], %fd76;
add.s64 %rd558, %rd558, 8;
add.s64 %rd557, %rd557, 8;
add.s64 %rd559, %rd559, 1;
setp.lt.s64	%p107, %rd559, %rd3;
@%p107 bra BB40_132;

BB40_135:
setp.lt.u32	%p108, %r1, 33;
@%p108 bra BB40_137;

bar.sync 0;

BB40_137:
setp.ge.u32	%p109, %r234, %r1;
@%p109 bra BB40_139;

BB40_138:
cvt.u64.u32	%rd473, %r234;
add.s64 %rd474, %rd473, %rd115;
shl.b64 %rd475, %rd474, 2;
mov.u64 %rd476, sh;
add.s64 %rd477, %rd476, %rd475;
ld.shared.u32 %r229, [%rd477];
mul.wide.u32 %rd478, %r234, 4;
add.s64 %rd479, %rd556, %rd478;
st.global.u32 [%rd479], %r229;
add.s32 %r234, %r234, %r3;
setp.lt.u32	%p110, %r234, %r1;
@%p110 bra BB40_138;

BB40_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi0ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi0ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot41[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<110>;
.reg .b16 %rs<6>;
.reg .b32 %r<263>;
.reg .f64 %fd<72>;
.reg .b64 %rd<527>;


mov.u64 %rd526, __local_depot41;
cvta.local.u64 %SP, %rd526;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi0ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd213, [%rd1+184];
cvta.to.global.u64 %rd2, %rd213;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd214, %rd3, 536870911;
shl.b64 %rd215, %rd214, 1;
cvt.u32.u64	%r1, %rd215;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB41_3;

mov.u32 %r27, %tid.y;
cvt.u32.u64	%r28, %rd3;
and.b32 %r29, %r28, 536870911;
mul.lo.s32 %r30, %r27, %r29;
shl.b32 %r31, %r30, 1;
mul.wide.u32 %rd217, %r31, 4;
mov.u64 %rd218, sh;
add.s64 %rd451, %rd218, %rd217;
mov.u64 %rd216, 0;
mov.u64 %rd452, %rd216;

BB41_2:
mov.u64 %rd6, %rd452;
st.shared.u64 [%rd451], %rd216;
add.s64 %rd451, %rd451, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd452, %rd8;
@%p3 bra BB41_2;

BB41_3:
mov.u32 %r32, %nctaid.x;
setp.eq.s32	%p4, %r32, 0;
mov.u64 %rd455, 0;
mov.u64 %rd454, %rd455;
@%p4 bra BB41_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
sub.s64 %rd222, %rd10, %rd9;
add.s32 %r34, %r32, -1;
cvt.s64.s32	%rd223, %r34;
add.s64 %rd224, %rd222, %rd223;
cvt.s64.s32	%rd225, %r32;
or.b64 %rd226, %rd224, %rd225;
and.b64 %rd227, %rd226, -4294967296;
setp.eq.s64	%p5, %rd227, 0;
@%p5 bra BB41_6;

div.s64 %rd453, %rd224, %rd225;
bra.uni BB41_7;

BB41_6:
cvt.u64.u32	%rd232, %r34;
add.s64 %rd234, %rd222, %rd232;
cvt.u32.u64	%r39, %rd234;
div.u32 %r40, %r39, %r32;
cvt.u64.u32	%rd453, %r40;

BB41_7:
ld.param.u64 %rd235, [%rd1+152];
not.b64 %rd236, %rd235;
add.s64 %rd237, %rd453, %rd235;
and.b64 %rd238, %rd237, %rd236;
mov.u32 %r41, %ctaid.x;
cvt.s64.s32	%rd239, %r41;
mul.lo.s64 %rd240, %rd238, %rd239;
add.s64 %rd241, %rd240, %rd9;
add.s64 %rd242, %rd241, %rd238;
min.s64 %rd454, %rd10, %rd241;
min.s64 %rd455, %rd10, %rd242;

BB41_8:
ld.param.f64 %fd1, [%rd1+80];
ld.param.u64 %rd243, [%rd1+96];
cvta.to.global.u64 %rd523, %rd243;
ld.param.u64 %rd19, [%rd1+168];
ld.param.u8 %rs1, [%rd1+176];
ld.param.u64 %rd244, [%rd1+192];
cvta.to.global.u64 %rd20, %rd244;
ld.param.u64 %rd21, [%rd1+200];
mov.u32 %r258, %tid.y;
cvt.u64.u32	%rd245, %r258;
add.s64 %rd456, %rd454, %rd245;
mov.u32 %r2, %ntid.y;
cvt.u64.u32	%rd23, %r2;

BB41_9:
mov.u64 %rd24, %rd456;
add.s64 %rd456, %rd23, %rd24;
setp.lt.s64	%p6, %rd24, %rd455;
@%p6 bra BB41_9;

neg.s32 %r43, %r2;
and.b32 %r44, %r2, %r43;
clz.b32 %r3, %r44;
add.s32 %r4, %r2, -1;
and.b32 %r5, %r4, %r2;
setp.eq.s32	%p7, %r5, 0;
@%p7 bra BB41_12;

add.u64 %rd246, %SP, 0;
cvta.to.local.u64 %rd247, %rd246;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd247], %rs2;
mov.u64 %rd248, $str1;
cvta.global.u64 %rd249, %rd248;
mov.u32 %r45, 0;
mov.u64 %rd250, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd249;
.param .b64 param1;
st.param.b64	[param1+0], %rd246;
.param .b32 param2;
st.param.b32	[param2+0], %r45;
.param .b64 param3;
st.param.b64	[param3+0], %rd246;
.param .b64 param4;
st.param.b64	[param4+0], %rd250;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB41_12:
@%p7 bra BB41_14;

add.u64 %rd251, %SP, 0;
cvta.to.local.u64 %rd252, %rd251;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd252], %rs3;
mov.u64 %rd253, $str2;
cvta.global.u64 %rd254, %rd253;
mov.u32 %r46, 0;
mov.u64 %rd255, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd254;
.param .b64 param1;
st.param.b64	[param1+0], %rd251;
.param .b32 param2;
st.param.b32	[param2+0], %r46;
.param .b64 param3;
st.param.b64	[param3+0], %rd251;
.param .b64 param4;
st.param.b64	[param4+0], %rd255;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB41_14:
xor.b32 %r6, %r4, %r258;
membar.cta;
and.b32 %r48, %r258, 1;
setp.eq.b32	%p9, %r48, 1;
and.b32 %r49, %r4, 1;
setp.eq.b32	%p10, %r49, 1;
xor.pred %p11, %p10, %p9;
@%p11 bra BB41_18;

@%p2 bra BB41_18;

cvt.u32.u64	%r50, %rd3;
mov.u32 %r51, %tid.y;
mul.lo.s32 %r52, %r51, %r50;
mul.wide.u32 %rd257, %r52, 2;
and.b64 %rd258, %rd3, 4294967295;
shl.b64 %rd259, %rd258, 1;
sub.s64 %rd260, %rd257, %rd259;
shl.b64 %rd261, %rd260, 2;
mov.u64 %rd262, sh;
add.s64 %rd458, %rd262, %rd261;
mul.wide.u32 %rd263, %r52, 8;
add.s64 %rd457, %rd262, %rd263;
mov.u64 %rd459, 0;

BB41_17:
ld.volatile.shared.f64 %fd4, [%rd457];
ld.volatile.shared.f64 %fd5, [%rd458];
add.f64 %fd6, %fd5, %fd4;
st.volatile.shared.f64 [%rd457], %fd6;
add.s64 %rd458, %rd458, 8;
add.s64 %rd457, %rd457, 8;
add.s64 %rd459, %rd459, 1;
setp.lt.s64	%p13, %rd459, %rd3;
@%p13 bra BB41_17;

BB41_18:
membar.cta;
and.b32 %r53, %r6, 3;
setp.ne.s32	%p14, %r53, 0;
@%p14 bra BB41_22;

@%p2 bra BB41_22;

cvt.u32.u64	%r54, %rd3;
mov.u32 %r55, %tid.y;
mul.lo.s32 %r56, %r55, %r54;
mul.wide.u32 %rd265, %r56, 2;
shl.b64 %rd266, %rd3, 2;
and.b64 %rd267, %rd266, 8589934588;
sub.s64 %rd268, %rd265, %rd267;
shl.b64 %rd269, %rd268, 2;
mov.u64 %rd270, sh;
add.s64 %rd461, %rd270, %rd269;
mul.wide.u32 %rd271, %r56, 8;
add.s64 %rd460, %rd270, %rd271;
mov.u64 %rd462, 0;

BB41_21:
ld.volatile.shared.f64 %fd7, [%rd460];
ld.volatile.shared.f64 %fd8, [%rd461];
add.f64 %fd9, %fd8, %fd7;
st.volatile.shared.f64 [%rd460], %fd9;
add.s64 %rd461, %rd461, 8;
add.s64 %rd460, %rd460, 8;
add.s64 %rd462, %rd462, 1;
setp.lt.s64	%p16, %rd462, %rd3;
@%p16 bra BB41_21;

BB41_22:
membar.cta;
and.b32 %r57, %r6, 7;
setp.ne.s32	%p17, %r57, 0;
@%p17 bra BB41_26;

@%p2 bra BB41_26;

cvt.u32.u64	%r58, %rd3;
mov.u32 %r59, %tid.y;
mul.lo.s32 %r60, %r59, %r58;
mul.wide.u32 %rd273, %r60, 2;
shl.b64 %rd274, %rd3, 3;
and.b64 %rd275, %rd274, 8589934584;
sub.s64 %rd276, %rd273, %rd275;
shl.b64 %rd277, %rd276, 2;
mov.u64 %rd278, sh;
add.s64 %rd464, %rd278, %rd277;
mul.wide.u32 %rd279, %r60, 8;
add.s64 %rd463, %rd278, %rd279;
mov.u64 %rd465, 0;

BB41_25:
ld.volatile.shared.f64 %fd10, [%rd463];
ld.volatile.shared.f64 %fd11, [%rd464];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd463], %fd12;
add.s64 %rd464, %rd464, 8;
add.s64 %rd463, %rd463, 8;
add.s64 %rd465, %rd465, 1;
setp.lt.s64	%p19, %rd465, %rd3;
@%p19 bra BB41_25;

BB41_26:
membar.cta;
and.b32 %r61, %r6, 15;
setp.ne.s32	%p20, %r61, 0;
@%p20 bra BB41_30;

@%p2 bra BB41_30;

cvt.u32.u64	%r62, %rd3;
mov.u32 %r63, %tid.y;
mul.lo.s32 %r64, %r63, %r62;
mul.wide.u32 %rd281, %r64, 2;
shl.b64 %rd282, %rd3, 4;
and.b64 %rd283, %rd282, 8589934576;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd467, %rd286, %rd285;
mul.wide.u32 %rd287, %r64, 8;
add.s64 %rd466, %rd286, %rd287;
mov.u64 %rd468, 0;

BB41_29:
ld.volatile.shared.f64 %fd13, [%rd466];
ld.volatile.shared.f64 %fd14, [%rd467];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd466], %fd15;
add.s64 %rd467, %rd467, 8;
add.s64 %rd466, %rd466, 8;
add.s64 %rd468, %rd468, 1;
setp.lt.s64	%p22, %rd468, %rd3;
@%p22 bra BB41_29;

BB41_30:
membar.cta;
and.b32 %r65, %r6, 31;
setp.ne.s32	%p23, %r65, 0;
@%p23 bra BB41_34;

@%p2 bra BB41_34;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 5;
and.b64 %rd291, %rd290, 8589934560;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd470, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd469, %rd294, %rd295;
mov.u64 %rd471, 0;

BB41_33:
ld.volatile.shared.f64 %fd16, [%rd469];
ld.volatile.shared.f64 %fd17, [%rd470];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd469], %fd18;
add.s64 %rd470, %rd470, 8;
add.s64 %rd469, %rd469, 8;
add.s64 %rd471, %rd471, 1;
setp.lt.s64	%p25, %rd471, %rd3;
@%p25 bra BB41_33;

BB41_34:
membar.cta;
bar.sync 0;
shl.b32 %r7, %r6, 5;
setp.ge.u32	%p26, %r7, %r2;
@%p26 bra BB41_60;

xor.b32 %r8, %r7, %r4;
setp.lt.u32	%p27, %r4, 33;
@%p27 bra BB41_40;

mov.u32 %r74, %tid.y;
membar.cta;
and.b32 %r75, %r74, 1;
setp.eq.b32	%p28, %r75, 1;
setp.eq.b32	%p29, %r49, 1;
xor.pred %p30, %p29, %p28;
@%p30 bra BB41_40;

@%p2 bra BB41_40;

cvt.u32.u64	%r77, %rd3;
mul.lo.s32 %r78, %r8, %r77;
mul.wide.u32 %rd297, %r78, 2;
shl.b64 %rd298, %rd3, 6;
and.b64 %rd299, %rd298, 8589934528;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd473, %rd302, %rd301;
mul.wide.u32 %rd303, %r78, 8;
add.s64 %rd472, %rd302, %rd303;
mov.u64 %rd474, 0;

BB41_39:
ld.volatile.shared.f64 %fd19, [%rd472];
ld.volatile.shared.f64 %fd20, [%rd473];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd472], %fd21;
add.s64 %rd473, %rd473, 8;
add.s64 %rd472, %rd472, 8;
add.s64 %rd474, %rd474, 1;
setp.lt.s64	%p32, %rd474, %rd3;
@%p32 bra BB41_39;

BB41_40:
setp.lt.u32	%p33, %r4, 65;
@%p33 bra BB41_45;

mov.u32 %r83, %tid.y;
xor.b32 %r84, %r4, %r83;
and.b32 %r85, %r84, 3;
membar.cta;
setp.ne.s32	%p34, %r85, 0;
@%p34 bra BB41_45;

@%p2 bra BB41_45;

cvt.u32.u64	%r86, %rd3;
mul.lo.s32 %r87, %r8, %r86;
mul.wide.u32 %rd305, %r87, 2;
shl.b64 %rd306, %rd3, 7;
and.b64 %rd307, %rd306, 8589934464;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd476, %rd310, %rd309;
mul.wide.u32 %rd311, %r87, 8;
add.s64 %rd475, %rd310, %rd311;
mov.u64 %rd477, 0;

BB41_44:
ld.volatile.shared.f64 %fd22, [%rd475];
ld.volatile.shared.f64 %fd23, [%rd476];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd475], %fd24;
add.s64 %rd476, %rd476, 8;
add.s64 %rd475, %rd475, 8;
add.s64 %rd477, %rd477, 1;
setp.lt.s64	%p36, %rd477, %rd3;
@%p36 bra BB41_44;

BB41_45:
setp.lt.u32	%p37, %r4, 129;
@%p37 bra BB41_50;

mov.u32 %r92, %tid.y;
xor.b32 %r93, %r4, %r92;
and.b32 %r94, %r93, 7;
membar.cta;
setp.ne.s32	%p38, %r94, 0;
@%p38 bra BB41_50;

@%p2 bra BB41_50;

cvt.u32.u64	%r95, %rd3;
mul.lo.s32 %r96, %r8, %r95;
mul.wide.u32 %rd313, %r96, 2;
shl.b64 %rd314, %rd3, 8;
and.b64 %rd315, %rd314, 8589934336;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd479, %rd318, %rd317;
mul.wide.u32 %rd319, %r96, 8;
add.s64 %rd478, %rd318, %rd319;
mov.u64 %rd480, 0;

BB41_49:
ld.volatile.shared.f64 %fd25, [%rd478];
ld.volatile.shared.f64 %fd26, [%rd479];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd478], %fd27;
add.s64 %rd479, %rd479, 8;
add.s64 %rd478, %rd478, 8;
add.s64 %rd480, %rd480, 1;
setp.lt.s64	%p40, %rd480, %rd3;
@%p40 bra BB41_49;

BB41_50:
setp.lt.u32	%p41, %r4, 257;
@%p41 bra BB41_55;

mov.u32 %r101, %tid.y;
xor.b32 %r102, %r4, %r101;
and.b32 %r103, %r102, 15;
membar.cta;
setp.ne.s32	%p42, %r103, 0;
@%p42 bra BB41_55;

@%p2 bra BB41_55;

cvt.u32.u64	%r104, %rd3;
mul.lo.s32 %r105, %r8, %r104;
mul.wide.u32 %rd321, %r105, 2;
shl.b64 %rd322, %rd3, 9;
and.b64 %rd323, %rd322, 8589934080;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd482, %rd326, %rd325;
mul.wide.u32 %rd327, %r105, 8;
add.s64 %rd481, %rd326, %rd327;
mov.u64 %rd483, 0;

BB41_54:
ld.volatile.shared.f64 %fd28, [%rd481];
ld.volatile.shared.f64 %fd29, [%rd482];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd481], %fd30;
add.s64 %rd482, %rd482, 8;
add.s64 %rd481, %rd481, 8;
add.s64 %rd483, %rd483, 1;
setp.lt.s64	%p44, %rd483, %rd3;
@%p44 bra BB41_54;

BB41_55:
setp.lt.u32	%p45, %r4, 513;
@%p45 bra BB41_60;

mov.u32 %r110, %tid.y;
xor.b32 %r111, %r4, %r110;
and.b32 %r112, %r111, 31;
membar.cta;
setp.ne.s32	%p46, %r112, 0;
@%p46 bra BB41_60;

@%p2 bra BB41_60;

cvt.u32.u64	%r113, %rd3;
mul.lo.s32 %r114, %r8, %r113;
mul.wide.u32 %rd329, %r114, 2;
shl.b64 %rd330, %rd3, 10;
and.b64 %rd331, %rd330, 8589933568;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd485, %rd334, %rd333;
mul.wide.u32 %rd335, %r114, 8;
add.s64 %rd484, %rd334, %rd335;
mov.u64 %rd486, 0;

BB41_59:
ld.volatile.shared.f64 %fd31, [%rd484];
ld.volatile.shared.f64 %fd32, [%rd485];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd484], %fd33;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p48, %rd486, %rd3;
@%p48 bra BB41_59;

BB41_60:
bar.sync 0;
mul.lo.s32 %r117, %r4, %r1;
cvt.u64.u32	%rd106, %r117;
mov.u32 %r118, %ctaid.x;
mul.lo.s32 %r119, %r118, %r1;
cvt.u64.u32	%rd107, %r119;
setp.ge.s32	%p49, %r258, %r1;
@%p49 bra BB41_62;

BB41_61:
cvt.s64.s32	%rd336, %r258;
add.s64 %rd337, %rd336, %rd106;
shl.b64 %rd338, %rd337, 2;
mov.u64 %rd339, sh;
add.s64 %rd340, %rd339, %rd338;
ld.shared.u32 %r120, [%rd340];
add.s64 %rd341, %rd336, %rd107;
shl.b64 %rd342, %rd341, 2;
add.s64 %rd343, %rd2, %rd342;
st.global.u32 [%rd343], %r120;
add.s32 %r258, %r258, %r2;
setp.lt.s32	%p50, %r258, %r1;
@%p50 bra BB41_61;

BB41_62:
mov.u32 %r262, %tid.y;
mov.u32 %r259, 0;
setp.ne.s32	%p51, %r262, 0;
@%p51 bra BB41_64;

add.s32 %r125, %r32, -1;
atom.global.inc.u32 %r126, [%rd20], %r125;
add.s32 %r127, %r126, 1;
setp.lt.u32	%p52, %r127, %r32;
selp.u32	%r259, 1, 0, %p52;

BB41_64:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r259, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r14, 1, 0, %p2; 
}
setp.ne.s32	%p53, %r14, 0;
@%p53 bra BB41_122;

mov.u32 %r128, 31;
sub.s32 %r129, %r128, %r3;
mov.u32 %r131, %tid.y;
mul.wide.u32 %rd344, %r32, %r131;
shr.u64 %rd108, %rd344, %r129;
cvt.u32.u64	%r261, %rd108;
add.s32 %r132, %r131, 1;
mul.wide.u32 %rd345, %r32, %r132;
shr.u64 %rd346, %rd345, %r129;
cvt.u32.u64	%r16, %rd346;
@%p2 bra BB41_68;

cvt.u32.u64	%r133, %rd3;
and.b32 %r134, %r133, 536870911;
mul.lo.s32 %r136, %r131, %r134;
shl.b32 %r137, %r136, 1;
mul.wide.u32 %rd348, %r137, 4;
mov.u64 %rd349, sh;
add.s64 %rd487, %rd349, %rd348;
mov.u64 %rd347, 0;
mov.u64 %rd488, %rd347;

BB41_67:
mov.u64 %rd111, %rd488;
st.shared.u64 [%rd487], %rd347;
add.s64 %rd487, %rd487, 8;
add.s64 %rd113, %rd111, 1;
setp.lt.s64	%p55, %rd113, %rd3;
mov.u64 %rd488, %rd113;
@%p55 bra BB41_67;

BB41_68:
setp.ge.u32	%p56, %r261, %r16;
@%p56 bra BB41_73;

cvt.u32.u64	%r139, %rd3;
and.b32 %r140, %r139, 536870911;
cvt.u32.u64	%r141, %rd108;
mul.lo.s32 %r142, %r140, %r141;
shl.b32 %r17, %r142, 1;
mov.u32 %r260, 0;

BB41_70:
mul.lo.s32 %r146, %r131, %r140;
shl.b32 %r147, %r146, 1;
mul.wide.u32 %rd352, %r147, 4;
mov.u64 %rd353, sh;
add.s64 %rd489, %rd353, %rd352;
shl.b32 %r148, %r139, 1;
and.b32 %r149, %r148, 1073741822;
mad.lo.s32 %r150, %r149, %r260, %r17;
mul.wide.u32 %rd354, %r150, 4;
add.s64 %rd490, %rd2, %rd354;
mov.u64 %rd491, 0;
@%p2 bra BB41_72;

BB41_71:
ld.volatile.shared.f64 %fd34, [%rd489];
ld.volatile.global.f64 %fd35, [%rd490];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd489], %fd36;
add.s64 %rd490, %rd490, 8;
add.s64 %rd489, %rd489, 8;
add.s64 %rd491, %rd491, 1;
setp.lt.s64	%p58, %rd491, %rd3;
@%p58 bra BB41_71;

BB41_72:
add.s32 %r261, %r261, 1;
setp.lt.u32	%p59, %r261, %r16;
add.s32 %r260, %r260, 1;
@%p59 bra BB41_70;

BB41_73:
@%p7 bra BB41_75;

add.u64 %rd355, %SP, 0;
cvta.to.local.u64 %rd356, %rd355;
ld.global.u8 %rs4, [$str];
st.local.u8 [%rd356], %rs4;
mov.u64 %rd357, $str2;
cvta.global.u64 %rd358, %rd357;
mov.u32 %r154, 0;
mov.u64 %rd359, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd358;
.param .b64 param1;
st.param.b64	[param1+0], %rd355;
.param .b32 param2;
st.param.b32	[param2+0], %r154;
.param .b64 param3;
st.param.b64	[param3+0], %rd355;
.param .b64 param4;
st.param.b64	[param4+0], %rd359;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB41_75:
membar.cta;
and.b32 %r158, %r131, 1;
setp.eq.b32	%p61, %r158, 1;
setp.eq.b32	%p62, %r49, 1;
xor.pred %p63, %p62, %p61;
@%p63 bra BB41_79;

@%p2 bra BB41_79;

cvt.u32.u64	%r160, %rd3;
mul.lo.s32 %r162, %r131, %r160;
mul.wide.u32 %rd361, %r162, 2;
and.b64 %rd362, %rd3, 4294967295;
shl.b64 %rd363, %rd362, 1;
sub.s64 %rd364, %rd361, %rd363;
shl.b64 %rd365, %rd364, 2;
mov.u64 %rd366, sh;
add.s64 %rd493, %rd366, %rd365;
mul.wide.u32 %rd367, %r162, 8;
add.s64 %rd492, %rd366, %rd367;
mov.u64 %rd494, 0;

BB41_78:
ld.volatile.shared.f64 %fd37, [%rd492];
ld.volatile.shared.f64 %fd38, [%rd493];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd492], %fd39;
add.s64 %rd493, %rd493, 8;
add.s64 %rd492, %rd492, 8;
add.s64 %rd494, %rd494, 1;
setp.lt.s64	%p65, %rd494, %rd3;
@%p65 bra BB41_78;

BB41_79:
xor.b32 %r166, %r4, %r131;
and.b32 %r167, %r166, 3;
membar.cta;
setp.ne.s32	%p66, %r167, 0;
@%p66 bra BB41_83;

@%p2 bra BB41_83;

cvt.u32.u64	%r168, %rd3;
mul.lo.s32 %r170, %r131, %r168;
mul.wide.u32 %rd369, %r170, 2;
shl.b64 %rd370, %rd3, 2;
and.b64 %rd371, %rd370, 8589934588;
sub.s64 %rd372, %rd369, %rd371;
shl.b64 %rd373, %rd372, 2;
mov.u64 %rd374, sh;
add.s64 %rd496, %rd374, %rd373;
mul.wide.u32 %rd375, %r170, 8;
add.s64 %rd495, %rd374, %rd375;
mov.u64 %rd497, 0;

BB41_82:
ld.volatile.shared.f64 %fd40, [%rd495];
ld.volatile.shared.f64 %fd41, [%rd496];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd495], %fd42;
add.s64 %rd496, %rd496, 8;
add.s64 %rd495, %rd495, 8;
add.s64 %rd497, %rd497, 1;
setp.lt.s64	%p68, %rd497, %rd3;
@%p68 bra BB41_82;

BB41_83:
and.b32 %r175, %r166, 7;
membar.cta;
setp.ne.s32	%p69, %r175, 0;
@%p69 bra BB41_87;

@%p2 bra BB41_87;

cvt.u32.u64	%r176, %rd3;
mul.lo.s32 %r178, %r131, %r176;
mul.wide.u32 %rd377, %r178, 2;
shl.b64 %rd378, %rd3, 3;
and.b64 %rd379, %rd378, 8589934584;
sub.s64 %rd380, %rd377, %rd379;
shl.b64 %rd381, %rd380, 2;
mov.u64 %rd382, sh;
add.s64 %rd499, %rd382, %rd381;
mul.wide.u32 %rd383, %r178, 8;
add.s64 %rd498, %rd382, %rd383;
mov.u64 %rd500, 0;

BB41_86:
ld.volatile.shared.f64 %fd43, [%rd498];
ld.volatile.shared.f64 %fd44, [%rd499];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd498], %fd45;
add.s64 %rd499, %rd499, 8;
add.s64 %rd498, %rd498, 8;
add.s64 %rd500, %rd500, 1;
setp.lt.s64	%p71, %rd500, %rd3;
@%p71 bra BB41_86;

BB41_87:
and.b32 %r183, %r166, 15;
membar.cta;
setp.ne.s32	%p72, %r183, 0;
@%p72 bra BB41_91;

@%p2 bra BB41_91;

cvt.u32.u64	%r184, %rd3;
mul.lo.s32 %r186, %r131, %r184;
mul.wide.u32 %rd385, %r186, 2;
shl.b64 %rd386, %rd3, 4;
and.b64 %rd387, %rd386, 8589934576;
sub.s64 %rd388, %rd385, %rd387;
shl.b64 %rd389, %rd388, 2;
mov.u64 %rd390, sh;
add.s64 %rd502, %rd390, %rd389;
mul.wide.u32 %rd391, %r186, 8;
add.s64 %rd501, %rd390, %rd391;
mov.u64 %rd503, 0;

BB41_90:
ld.volatile.shared.f64 %fd46, [%rd501];
ld.volatile.shared.f64 %fd47, [%rd502];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd501], %fd48;
add.s64 %rd502, %rd502, 8;
add.s64 %rd501, %rd501, 8;
add.s64 %rd503, %rd503, 1;
setp.lt.s64	%p74, %rd503, %rd3;
@%p74 bra BB41_90;

BB41_91:
and.b32 %r191, %r166, 31;
membar.cta;
setp.ne.s32	%p75, %r191, 0;
@%p75 bra BB41_95;

@%p2 bra BB41_95;

cvt.u32.u64	%r192, %rd3;
mul.lo.s32 %r194, %r131, %r192;
mul.wide.u32 %rd393, %r194, 2;
shl.b64 %rd394, %rd3, 5;
and.b64 %rd395, %rd394, 8589934560;
sub.s64 %rd396, %rd393, %rd395;
shl.b64 %rd397, %rd396, 2;
mov.u64 %rd398, sh;
add.s64 %rd505, %rd398, %rd397;
mul.wide.u32 %rd399, %r194, 8;
add.s64 %rd504, %rd398, %rd399;
mov.u64 %rd506, 0;

BB41_94:
ld.volatile.shared.f64 %fd49, [%rd504];
ld.volatile.shared.f64 %fd50, [%rd505];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd504], %fd51;
add.s64 %rd505, %rd505, 8;
add.s64 %rd504, %rd504, 8;
add.s64 %rd506, %rd506, 1;
setp.lt.s64	%p77, %rd506, %rd3;
@%p77 bra BB41_94;

BB41_95:
shl.b32 %r199, %r166, 5;
setp.lt.u32	%p1, %r199, %r2;
membar.cta;
bar.sync 0;
@!%p1 bra BB41_121;
bra.uni BB41_96;

BB41_96:
xor.b32 %r22, %r199, %r4;
setp.lt.u32	%p78, %r4, 33;
@%p78 bra BB41_101;

membar.cta;
setp.eq.b32	%p79, %r158, 1;
setp.eq.b32	%p80, %r49, 1;
xor.pred %p81, %p80, %p79;
@%p81 bra BB41_101;

@%p2 bra BB41_101;

cvt.u32.u64	%r210, %rd3;
mul.lo.s32 %r211, %r22, %r210;
mul.wide.u32 %rd401, %r211, 2;
shl.b64 %rd402, %rd3, 6;
and.b64 %rd403, %rd402, 8589934528;
sub.s64 %rd404, %rd401, %rd403;
shl.b64 %rd405, %rd404, 2;
mov.u64 %rd406, sh;
add.s64 %rd508, %rd406, %rd405;
mul.wide.u32 %rd407, %r211, 8;
add.s64 %rd507, %rd406, %rd407;
mov.u64 %rd509, 0;

BB41_100:
ld.volatile.shared.f64 %fd52, [%rd507];
ld.volatile.shared.f64 %fd53, [%rd508];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd507], %fd54;
add.s64 %rd508, %rd508, 8;
add.s64 %rd507, %rd507, 8;
add.s64 %rd509, %rd509, 1;
setp.lt.s64	%p83, %rd509, %rd3;
@%p83 bra BB41_100;

BB41_101:
setp.lt.u32	%p84, %r4, 65;
@%p84 bra BB41_106;

membar.cta;
@%p66 bra BB41_106;

@%p2 bra BB41_106;

cvt.u32.u64	%r219, %rd3;
mul.lo.s32 %r220, %r22, %r219;
mul.wide.u32 %rd409, %r220, 2;
shl.b64 %rd410, %rd3, 7;
and.b64 %rd411, %rd410, 8589934464;
sub.s64 %rd412, %rd409, %rd411;
shl.b64 %rd413, %rd412, 2;
mov.u64 %rd414, sh;
add.s64 %rd511, %rd414, %rd413;
mul.wide.u32 %rd415, %r220, 8;
add.s64 %rd510, %rd414, %rd415;
mov.u64 %rd512, 0;

BB41_105:
ld.volatile.shared.f64 %fd55, [%rd510];
ld.volatile.shared.f64 %fd56, [%rd511];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd510], %fd57;
add.s64 %rd511, %rd511, 8;
add.s64 %rd510, %rd510, 8;
add.s64 %rd512, %rd512, 1;
setp.lt.s64	%p87, %rd512, %rd3;
@%p87 bra BB41_105;

BB41_106:
setp.lt.u32	%p88, %r4, 129;
@%p88 bra BB41_111;

membar.cta;
@%p69 bra BB41_111;

@%p2 bra BB41_111;

cvt.u32.u64	%r228, %rd3;
mul.lo.s32 %r229, %r22, %r228;
mul.wide.u32 %rd417, %r229, 2;
shl.b64 %rd418, %rd3, 8;
and.b64 %rd419, %rd418, 8589934336;
sub.s64 %rd420, %rd417, %rd419;
shl.b64 %rd421, %rd420, 2;
mov.u64 %rd422, sh;
add.s64 %rd514, %rd422, %rd421;
mul.wide.u32 %rd423, %r229, 8;
add.s64 %rd513, %rd422, %rd423;
mov.u64 %rd515, 0;

BB41_110:
ld.volatile.shared.f64 %fd58, [%rd513];
ld.volatile.shared.f64 %fd59, [%rd514];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd513], %fd60;
add.s64 %rd514, %rd514, 8;
add.s64 %rd513, %rd513, 8;
add.s64 %rd515, %rd515, 1;
setp.lt.s64	%p91, %rd515, %rd3;
@%p91 bra BB41_110;

BB41_111:
setp.lt.u32	%p92, %r4, 257;
@%p92 bra BB41_116;

membar.cta;
@%p72 bra BB41_116;

@%p2 bra BB41_116;

cvt.u32.u64	%r237, %rd3;
mul.lo.s32 %r238, %r22, %r237;
mul.wide.u32 %rd425, %r238, 2;
shl.b64 %rd426, %rd3, 9;
and.b64 %rd427, %rd426, 8589934080;
sub.s64 %rd428, %rd425, %rd427;
shl.b64 %rd429, %rd428, 2;
mov.u64 %rd430, sh;
add.s64 %rd517, %rd430, %rd429;
mul.wide.u32 %rd431, %r238, 8;
add.s64 %rd516, %rd430, %rd431;
mov.u64 %rd518, 0;

BB41_115:
ld.volatile.shared.f64 %fd61, [%rd516];
ld.volatile.shared.f64 %fd62, [%rd517];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd516], %fd63;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p95, %rd518, %rd3;
@%p95 bra BB41_115;

BB41_116:
setp.lt.u32	%p96, %r4, 513;
@%p96 bra BB41_121;

membar.cta;
@%p75 bra BB41_121;

@%p2 bra BB41_121;

cvt.u32.u64	%r246, %rd3;
mul.lo.s32 %r247, %r22, %r246;
mul.wide.u32 %rd433, %r247, 2;
shl.b64 %rd434, %rd3, 10;
and.b64 %rd435, %rd434, 8589933568;
sub.s64 %rd436, %rd433, %rd435;
shl.b64 %rd437, %rd436, 2;
mov.u64 %rd438, sh;
add.s64 %rd520, %rd438, %rd437;
mul.wide.u32 %rd439, %r247, 8;
add.s64 %rd519, %rd438, %rd439;
mov.u64 %rd521, 0;

BB41_120:
ld.volatile.shared.f64 %fd64, [%rd519];
ld.volatile.shared.f64 %fd65, [%rd520];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd519], %fd66;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p99, %rd521, %rd3;
@%p99 bra BB41_120;

BB41_121:
bar.sync 0;

BB41_122:
@%p53 bra BB41_136;

setp.eq.s16	%p101, %rs1, 0;
@%p101 bra BB41_125;

cvta.to.global.u64 %rd522, %rd19;
bra.uni BB41_126;

BB41_125:
setp.eq.s64	%p102, %rd21, 0;
cvta.to.global.u64 %rd440, %rd21;
selp.b64	%rd522, %rd2, %rd440, %p102;

BB41_126:
@%p51 bra BB41_132;

@%p2 bra BB41_132;

cvt.u32.u64	%r251, %rd3;
and.b32 %r252, %r251, 536870911;
mul.lo.s32 %r253, %r4, %r252;
shl.b32 %r254, %r253, 1;
mul.wide.u32 %rd442, %r254, 4;
mov.u64 %rd443, sh;
add.s64 %rd524, %rd443, %rd442;
mov.u64 %rd525, 0;

BB41_129:
setp.eq.f64	%p105, %fd1, 0d0000000000000000;
mov.f64 %fd71, 0d0000000000000000;
@%p105 bra BB41_131;

ld.global.f64 %fd68, [%rd523];
mul.f64 %fd71, %fd1, %fd68;

BB41_131:
ld.shared.f64 %fd69, [%rd524];
add.f64 %fd70, %fd71, %fd69;
st.global.f64 [%rd523], %fd70;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p106, %rd525, %rd3;
@%p106 bra BB41_129;

BB41_132:
setp.lt.u32	%p107, %r1, 33;
@%p107 bra BB41_134;

bar.sync 0;

BB41_134:
setp.ge.u32	%p108, %r262, %r1;
@%p108 bra BB41_136;

BB41_135:
cvt.u64.u32	%rd444, %r262;
add.s64 %rd445, %rd444, %rd106;
shl.b64 %rd446, %rd445, 2;
mov.u64 %rd447, sh;
add.s64 %rd448, %rd447, %rd446;
ld.shared.u32 %r257, [%rd448];
mul.wide.u32 %rd449, %r262, 4;
add.s64 %rd450, %rd522, %rd449;
st.global.u32 [%rd450], %r257;
add.s32 %r262, %r262, %r2;
setp.lt.u32	%p109, %r262, %r1;
@%p109 bra BB41_135;

BB41_136:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot42[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<113>;
.reg .b16 %rs<5>;
.reg .b32 %r<260>;
.reg .f64 %fd<76>;
.reg .b64 %rd<554>;


mov.u64 %rd553, __local_depot42;
cvta.local.u64 %SP, %rd553;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd227, [%rd1+184];
cvta.to.global.u64 %rd2, %rd227;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd228, %rd3, 536870911;
shl.b64 %rd229, %rd228, 1;
cvt.u32.u64	%r1, %rd229;
mov.u32 %r255, %tid.y;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB42_3;

cvt.u32.u64	%r30, %rd3;
and.b32 %r31, %r30, 536870911;
mul.lo.s32 %r32, %r255, %r31;
shl.b32 %r33, %r32, 1;
mul.wide.u32 %rd231, %r33, 4;
mov.u64 %rd232, sh;
add.s64 %rd473, %rd232, %rd231;
mov.u64 %rd230, 0;
mov.u64 %rd474, %rd230;

BB42_2:
mov.u64 %rd6, %rd474;
st.shared.u64 [%rd473], %rd230;
add.s64 %rd473, %rd473, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd474, %rd8;
@%p3 bra BB42_2;

BB42_3:
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd477, 0;
mov.u64 %rd476, %rd477;
@%p4 bra BB42_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
add.s32 %r34, %r3, -1;
cvt.s64.s32	%rd236, %r34;
sub.s64 %rd237, %rd10, %rd9;
add.s64 %rd11, %rd237, %rd236;
cvt.s64.s32	%rd12, %r3;
or.b64 %rd238, %rd11, %rd12;
and.b64 %rd239, %rd238, -4294967296;
setp.eq.s64	%p5, %rd239, 0;
@%p5 bra BB42_6;

div.s64 %rd475, %rd11, %rd12;
bra.uni BB42_7;

BB42_6:
cvt.u32.u64	%r35, %rd12;
cvt.u32.u64	%r36, %rd11;
div.u32 %r37, %r36, %r35;
cvt.u64.u32	%rd475, %r37;

BB42_7:
ld.param.u64 %rd240, [%rd1+152];
mov.u32 %r38, %ctaid.x;
not.b64 %rd241, %rd240;
add.s64 %rd242, %rd475, %rd240;
and.b64 %rd243, %rd242, %rd241;
cvt.s64.s32	%rd244, %r38;
mul.lo.s64 %rd245, %rd243, %rd244;
add.s64 %rd246, %rd245, %rd9;
add.s64 %rd247, %rd246, %rd243;
min.s64 %rd476, %rd10, %rd246;
min.s64 %rd477, %rd10, %rd247;

BB42_8:
cvt.u64.u32	%rd248, %r255;
add.s64 %rd478, %rd476, %rd248;
setp.ge.s64	%p6, %rd478, %rd477;
@%p6 bra BB42_13;

ld.param.u64 %rd250, [%rd1+24];
cvta.to.global.u64 %rd21, %rd250;
ld.param.u64 %rd251, [%rd1+48];
ld.param.u64 %rd252, [%rd1+64];
cvta.to.global.u64 %rd22, %rd252;
mov.u32 %r39, %ntid.y;
cvt.u64.u32	%rd23, %r39;
mul.lo.s64 %rd24, %rd251, %rd23;
add.s64 %rd254, %rd476, %rd248;
mul.lo.s64 %rd25, %rd251, %rd254;
cvt.u32.u64	%r40, %rd3;
and.b32 %r41, %r40, 536870911;
mul.lo.s32 %r42, %r255, %r41;
shl.b32 %r43, %r42, 1;
mul.wide.u32 %rd255, %r43, 4;
mov.u64 %rd256, sh;
add.s64 %rd26, %rd256, %rd255;
mov.u64 %rd249, 0;
mov.u64 %rd483, %rd249;

BB42_10:
mov.u64 %rd479, %rd26;
mul.lo.s64 %rd258, %rd24, %rd483;
add.s64 %rd259, %rd25, %rd258;
shl.b64 %rd260, %rd259, 3;
add.s64 %rd480, %rd21, %rd260;
shl.b64 %rd261, %rd478, 3;
add.s64 %rd262, %rd22, %rd261;
ld.global.f64 %fd1, [%rd262];
mov.u64 %rd482, %rd249;
@%p2 bra BB42_12;

BB42_11:
mov.u64 %rd33, %rd482;
ld.global.f64 %fd5, [%rd480];
ld.shared.f64 %fd6, [%rd479];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd479], %fd7;
add.s64 %rd480, %rd480, 8;
add.s64 %rd479, %rd479, 8;
add.s64 %rd36, %rd33, 1;
setp.lt.s64	%p8, %rd36, %rd3;
mov.u64 %rd482, %rd36;
@%p8 bra BB42_11;

BB42_12:
add.s64 %rd478, %rd23, %rd478;
setp.lt.s64	%p9, %rd478, %rd477;
add.s64 %rd483, %rd483, 1;
@%p9 bra BB42_10;

BB42_13:
mov.u32 %r4, %ntid.y;
neg.s32 %r44, %r4;
and.b32 %r45, %r4, %r44;
clz.b32 %r5, %r45;
add.s32 %r46, %r4, -1;
and.b32 %r6, %r46, %r4;
setp.eq.s32	%p10, %r6, 0;
@%p10 bra BB42_15;

add.u64 %rd263, %SP, 0;
cvta.to.local.u64 %rd264, %rd263;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd264], %rs1;
mov.u64 %rd265, $str1;
cvta.global.u64 %rd266, %rd265;
mov.u32 %r47, 0;
mov.u64 %rd267, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd266;
.param .b64 param1;
st.param.b64	[param1+0], %rd263;
.param .b32 param2;
st.param.b32	[param2+0], %r47;
.param .b64 param3;
st.param.b64	[param3+0], %rd263;
.param .b64 param4;
st.param.b64	[param4+0], %rd267;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB42_15:
@%p10 bra BB42_17;

add.u64 %rd268, %SP, 0;
cvta.to.local.u64 %rd269, %rd268;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd269], %rs2;
mov.u64 %rd270, $str2;
cvta.global.u64 %rd271, %rd270;
mov.u32 %r48, 0;
mov.u64 %rd272, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd271;
.param .b64 param1;
st.param.b64	[param1+0], %rd268;
.param .b32 param2;
st.param.b32	[param2+0], %r48;
.param .b64 param3;
st.param.b64	[param3+0], %rd268;
.param .b64 param4;
st.param.b64	[param4+0], %rd272;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB42_17:
xor.b32 %r7, %r46, %r255;
membar.cta;
and.b32 %r51, %r255, 1;
setp.eq.b32	%p12, %r51, 1;
and.b32 %r52, %r46, 1;
setp.eq.b32	%p13, %r52, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB42_21;

@%p2 bra BB42_21;

cvt.u32.u64	%r53, %rd3;
mov.u32 %r54, %tid.y;
mul.lo.s32 %r55, %r54, %r53;
mul.wide.u32 %rd274, %r55, 2;
and.b64 %rd275, %rd3, 4294967295;
shl.b64 %rd276, %rd275, 1;
sub.s64 %rd277, %rd274, %rd276;
shl.b64 %rd278, %rd277, 2;
mov.u64 %rd279, sh;
add.s64 %rd485, %rd279, %rd278;
mul.wide.u32 %rd280, %r55, 8;
add.s64 %rd484, %rd279, %rd280;
mov.u64 %rd486, 0;

BB42_20:
ld.volatile.shared.f64 %fd8, [%rd484];
ld.volatile.shared.f64 %fd9, [%rd485];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd484], %fd10;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p16, %rd486, %rd3;
@%p16 bra BB42_20;

BB42_21:
membar.cta;
and.b32 %r56, %r7, 3;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB42_25;

@%p2 bra BB42_25;

cvt.u32.u64	%r57, %rd3;
mov.u32 %r58, %tid.y;
mul.lo.s32 %r59, %r58, %r57;
mul.wide.u32 %rd282, %r59, 2;
shl.b64 %rd283, %rd3, 2;
and.b64 %rd284, %rd283, 8589934588;
sub.s64 %rd285, %rd282, %rd284;
shl.b64 %rd286, %rd285, 2;
mov.u64 %rd287, sh;
add.s64 %rd488, %rd287, %rd286;
mul.wide.u32 %rd288, %r59, 8;
add.s64 %rd487, %rd287, %rd288;
mov.u64 %rd489, 0;

BB42_24:
ld.volatile.shared.f64 %fd11, [%rd487];
ld.volatile.shared.f64 %fd12, [%rd488];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd487], %fd13;
add.s64 %rd488, %rd488, 8;
add.s64 %rd487, %rd487, 8;
add.s64 %rd489, %rd489, 1;
setp.lt.s64	%p19, %rd489, %rd3;
@%p19 bra BB42_24;

BB42_25:
membar.cta;
and.b32 %r60, %r7, 7;
setp.ne.s32	%p20, %r60, 0;
@%p20 bra BB42_29;

@%p2 bra BB42_29;

cvt.u32.u64	%r61, %rd3;
mov.u32 %r62, %tid.y;
mul.lo.s32 %r63, %r62, %r61;
mul.wide.u32 %rd290, %r63, 2;
shl.b64 %rd291, %rd3, 3;
and.b64 %rd292, %rd291, 8589934584;
sub.s64 %rd293, %rd290, %rd292;
shl.b64 %rd294, %rd293, 2;
mov.u64 %rd295, sh;
add.s64 %rd491, %rd295, %rd294;
mul.wide.u32 %rd296, %r63, 8;
add.s64 %rd490, %rd295, %rd296;
mov.u64 %rd492, 0;

BB42_28:
ld.volatile.shared.f64 %fd14, [%rd490];
ld.volatile.shared.f64 %fd15, [%rd491];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd490], %fd16;
add.s64 %rd491, %rd491, 8;
add.s64 %rd490, %rd490, 8;
add.s64 %rd492, %rd492, 1;
setp.lt.s64	%p22, %rd492, %rd3;
@%p22 bra BB42_28;

BB42_29:
membar.cta;
and.b32 %r64, %r7, 15;
setp.ne.s32	%p23, %r64, 0;
@%p23 bra BB42_33;

@%p2 bra BB42_33;

cvt.u32.u64	%r65, %rd3;
mov.u32 %r66, %tid.y;
mul.lo.s32 %r67, %r66, %r65;
mul.wide.u32 %rd298, %r67, 2;
shl.b64 %rd299, %rd3, 4;
and.b64 %rd300, %rd299, 8589934576;
sub.s64 %rd301, %rd298, %rd300;
shl.b64 %rd302, %rd301, 2;
mov.u64 %rd303, sh;
add.s64 %rd494, %rd303, %rd302;
mul.wide.u32 %rd304, %r67, 8;
add.s64 %rd493, %rd303, %rd304;
mov.u64 %rd495, 0;

BB42_32:
ld.volatile.shared.f64 %fd17, [%rd493];
ld.volatile.shared.f64 %fd18, [%rd494];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd493], %fd19;
add.s64 %rd494, %rd494, 8;
add.s64 %rd493, %rd493, 8;
add.s64 %rd495, %rd495, 1;
setp.lt.s64	%p25, %rd495, %rd3;
@%p25 bra BB42_32;

BB42_33:
membar.cta;
and.b32 %r68, %r7, 31;
setp.ne.s32	%p26, %r68, 0;
@%p26 bra BB42_37;

@%p2 bra BB42_37;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd306, %r71, 2;
shl.b64 %rd307, %rd3, 5;
and.b64 %rd308, %rd307, 8589934560;
sub.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 2;
mov.u64 %rd311, sh;
add.s64 %rd497, %rd311, %rd310;
mul.wide.u32 %rd312, %r71, 8;
add.s64 %rd496, %rd311, %rd312;
mov.u64 %rd498, 0;

BB42_36:
ld.volatile.shared.f64 %fd20, [%rd496];
ld.volatile.shared.f64 %fd21, [%rd497];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd496], %fd22;
add.s64 %rd497, %rd497, 8;
add.s64 %rd496, %rd496, 8;
add.s64 %rd498, %rd498, 1;
setp.lt.s64	%p28, %rd498, %rd3;
@%p28 bra BB42_36;

BB42_37:
membar.cta;
bar.sync 0;
shl.b32 %r8, %r7, 5;
setp.ge.u32	%p29, %r8, %r4;
@%p29 bra BB42_63;

xor.b32 %r9, %r8, %r46;
setp.lt.u32	%p30, %r46, 33;
@%p30 bra BB42_43;

mov.u32 %r75, %tid.y;
membar.cta;
and.b32 %r76, %r75, 1;
setp.eq.b32	%p31, %r76, 1;
setp.eq.b32	%p32, %r52, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB42_43;

@%p2 bra BB42_43;

cvt.u32.u64	%r78, %rd3;
mul.lo.s32 %r79, %r9, %r78;
mul.wide.u32 %rd314, %r79, 2;
shl.b64 %rd315, %rd3, 6;
and.b64 %rd316, %rd315, 8589934528;
sub.s64 %rd317, %rd314, %rd316;
shl.b64 %rd318, %rd317, 2;
mov.u64 %rd319, sh;
add.s64 %rd500, %rd319, %rd318;
mul.wide.u32 %rd320, %r79, 8;
add.s64 %rd499, %rd319, %rd320;
mov.u64 %rd501, 0;

BB42_42:
ld.volatile.shared.f64 %fd23, [%rd499];
ld.volatile.shared.f64 %fd24, [%rd500];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd499], %fd25;
add.s64 %rd500, %rd500, 8;
add.s64 %rd499, %rd499, 8;
add.s64 %rd501, %rd501, 1;
setp.lt.s64	%p35, %rd501, %rd3;
@%p35 bra BB42_42;

BB42_43:
setp.lt.u32	%p36, %r46, 65;
@%p36 bra BB42_48;

mov.u32 %r84, %tid.y;
xor.b32 %r85, %r46, %r84;
and.b32 %r86, %r85, 3;
membar.cta;
setp.ne.s32	%p37, %r86, 0;
@%p37 bra BB42_48;

@%p2 bra BB42_48;

cvt.u32.u64	%r87, %rd3;
mul.lo.s32 %r88, %r9, %r87;
mul.wide.u32 %rd322, %r88, 2;
shl.b64 %rd323, %rd3, 7;
and.b64 %rd324, %rd323, 8589934464;
sub.s64 %rd325, %rd322, %rd324;
shl.b64 %rd326, %rd325, 2;
mov.u64 %rd327, sh;
add.s64 %rd503, %rd327, %rd326;
mul.wide.u32 %rd328, %r88, 8;
add.s64 %rd502, %rd327, %rd328;
mov.u64 %rd504, 0;

BB42_47:
ld.volatile.shared.f64 %fd26, [%rd502];
ld.volatile.shared.f64 %fd27, [%rd503];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd502], %fd28;
add.s64 %rd503, %rd503, 8;
add.s64 %rd502, %rd502, 8;
add.s64 %rd504, %rd504, 1;
setp.lt.s64	%p39, %rd504, %rd3;
@%p39 bra BB42_47;

BB42_48:
setp.lt.u32	%p40, %r46, 129;
@%p40 bra BB42_53;

mov.u32 %r93, %tid.y;
xor.b32 %r94, %r46, %r93;
and.b32 %r95, %r94, 7;
membar.cta;
setp.ne.s32	%p41, %r95, 0;
@%p41 bra BB42_53;

@%p2 bra BB42_53;

cvt.u32.u64	%r96, %rd3;
mul.lo.s32 %r97, %r9, %r96;
mul.wide.u32 %rd330, %r97, 2;
shl.b64 %rd331, %rd3, 8;
and.b64 %rd332, %rd331, 8589934336;
sub.s64 %rd333, %rd330, %rd332;
shl.b64 %rd334, %rd333, 2;
mov.u64 %rd335, sh;
add.s64 %rd506, %rd335, %rd334;
mul.wide.u32 %rd336, %r97, 8;
add.s64 %rd505, %rd335, %rd336;
mov.u64 %rd507, 0;

BB42_52:
ld.volatile.shared.f64 %fd29, [%rd505];
ld.volatile.shared.f64 %fd30, [%rd506];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd505], %fd31;
add.s64 %rd506, %rd506, 8;
add.s64 %rd505, %rd505, 8;
add.s64 %rd507, %rd507, 1;
setp.lt.s64	%p43, %rd507, %rd3;
@%p43 bra BB42_52;

BB42_53:
setp.lt.u32	%p44, %r46, 257;
@%p44 bra BB42_58;

mov.u32 %r102, %tid.y;
xor.b32 %r103, %r46, %r102;
and.b32 %r104, %r103, 15;
membar.cta;
setp.ne.s32	%p45, %r104, 0;
@%p45 bra BB42_58;

@%p2 bra BB42_58;

cvt.u32.u64	%r105, %rd3;
mul.lo.s32 %r106, %r9, %r105;
mul.wide.u32 %rd338, %r106, 2;
shl.b64 %rd339, %rd3, 9;
and.b64 %rd340, %rd339, 8589934080;
sub.s64 %rd341, %rd338, %rd340;
shl.b64 %rd342, %rd341, 2;
mov.u64 %rd343, sh;
add.s64 %rd509, %rd343, %rd342;
mul.wide.u32 %rd344, %r106, 8;
add.s64 %rd508, %rd343, %rd344;
mov.u64 %rd510, 0;

BB42_57:
ld.volatile.shared.f64 %fd32, [%rd508];
ld.volatile.shared.f64 %fd33, [%rd509];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd508], %fd34;
add.s64 %rd509, %rd509, 8;
add.s64 %rd508, %rd508, 8;
add.s64 %rd510, %rd510, 1;
setp.lt.s64	%p47, %rd510, %rd3;
@%p47 bra BB42_57;

BB42_58:
setp.lt.u32	%p48, %r46, 513;
@%p48 bra BB42_63;

mov.u32 %r111, %tid.y;
xor.b32 %r112, %r46, %r111;
and.b32 %r113, %r112, 31;
membar.cta;
setp.ne.s32	%p49, %r113, 0;
@%p49 bra BB42_63;

@%p2 bra BB42_63;

cvt.u32.u64	%r114, %rd3;
mul.lo.s32 %r115, %r9, %r114;
mul.wide.u32 %rd346, %r115, 2;
shl.b64 %rd347, %rd3, 10;
and.b64 %rd348, %rd347, 8589933568;
sub.s64 %rd349, %rd346, %rd348;
shl.b64 %rd350, %rd349, 2;
mov.u64 %rd351, sh;
add.s64 %rd512, %rd351, %rd350;
mul.wide.u32 %rd352, %r115, 8;
add.s64 %rd511, %rd351, %rd352;
mov.u64 %rd513, 0;

BB42_62:
ld.volatile.shared.f64 %fd35, [%rd511];
ld.volatile.shared.f64 %fd36, [%rd512];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd511], %fd37;
add.s64 %rd512, %rd512, 8;
add.s64 %rd511, %rd511, 8;
add.s64 %rd513, %rd513, 1;
setp.lt.s64	%p51, %rd513, %rd3;
@%p51 bra BB42_62;

BB42_63:
mov.u32 %r10, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r11, %r46, %r1;
cvt.u64.u32	%rd119, %r11;
mul.lo.s32 %r118, %r10, %r1;
cvt.u64.u32	%rd120, %r118;
setp.ge.s32	%p52, %r255, %r1;
@%p52 bra BB42_65;

BB42_64:
cvt.s64.s32	%rd353, %r255;
add.s64 %rd354, %rd353, %rd119;
shl.b64 %rd355, %rd354, 2;
mov.u64 %rd356, sh;
add.s64 %rd357, %rd356, %rd355;
ld.shared.u32 %r119, [%rd357];
add.s64 %rd358, %rd353, %rd120;
shl.b64 %rd359, %rd358, 2;
add.s64 %rd360, %rd2, %rd359;
st.global.u32 [%rd360], %r119;
add.s32 %r255, %r255, %r4;
setp.lt.s32	%p53, %r255, %r1;
@%p53 bra BB42_64;

BB42_65:
mov.u32 %r259, %tid.y;
mov.u32 %r256, 0;
setp.ne.s32	%p54, %r259, 0;
@%p54 bra BB42_67;

ld.param.u64 %rd361, [%rd1+192];
cvta.to.global.u64 %rd362, %rd361;
add.s32 %r124, %r3, -1;
atom.global.inc.u32 %r125, [%rd362], %r124;
add.s32 %r126, %r125, 1;
setp.lt.u32	%p55, %r126, %r3;
selp.u32	%r256, 1, 0, %p55;

BB42_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r256, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r17, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r17, 0;
@%p56 bra BB42_125;

mov.u32 %r127, 31;
sub.s32 %r128, %r127, %r5;
mov.u32 %r130, %tid.y;
mul.wide.u32 %rd363, %r3, %r130;
shr.u64 %rd121, %rd363, %r128;
cvt.u32.u64	%r258, %rd121;
add.s32 %r131, %r130, 1;
mul.wide.u32 %rd364, %r3, %r131;
shr.u64 %rd365, %rd364, %r128;
cvt.u32.u64	%r19, %rd365;
@%p2 bra BB42_71;

cvt.u32.u64	%r132, %rd3;
and.b32 %r133, %r132, 536870911;
mul.lo.s32 %r135, %r130, %r133;
shl.b32 %r136, %r135, 1;
mul.wide.u32 %rd367, %r136, 4;
mov.u64 %rd368, sh;
add.s64 %rd514, %rd368, %rd367;
mov.u64 %rd366, 0;
mov.u64 %rd515, %rd366;

BB42_70:
mov.u64 %rd124, %rd515;
st.shared.u64 [%rd514], %rd366;
add.s64 %rd514, %rd514, 8;
add.s64 %rd126, %rd124, 1;
setp.lt.s64	%p58, %rd126, %rd3;
mov.u64 %rd515, %rd126;
@%p58 bra BB42_70;

BB42_71:
setp.ge.u32	%p59, %r258, %r19;
@%p59 bra BB42_76;

cvt.u32.u64	%r138, %rd3;
and.b32 %r139, %r138, 536870911;
cvt.u32.u64	%r140, %rd121;
mul.lo.s32 %r141, %r139, %r140;
shl.b32 %r20, %r141, 1;
mov.u32 %r257, 0;

BB42_73:
mul.lo.s32 %r145, %r130, %r139;
shl.b32 %r146, %r145, 1;
mul.wide.u32 %rd371, %r146, 4;
mov.u64 %rd372, sh;
add.s64 %rd516, %rd372, %rd371;
shl.b32 %r147, %r138, 1;
and.b32 %r148, %r147, 1073741822;
mad.lo.s32 %r149, %r148, %r257, %r20;
mul.wide.u32 %rd373, %r149, 4;
add.s64 %rd517, %rd2, %rd373;
mov.u64 %rd518, 0;
@%p2 bra BB42_75;

BB42_74:
ld.volatile.shared.f64 %fd38, [%rd516];
ld.volatile.global.f64 %fd39, [%rd517];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd516], %fd40;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p61, %rd518, %rd3;
@%p61 bra BB42_74;

BB42_75:
add.s32 %r258, %r258, 1;
setp.lt.u32	%p62, %r258, %r19;
add.s32 %r257, %r257, 1;
@%p62 bra BB42_73;

BB42_76:
@%p10 bra BB42_78;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd375], %rs3;
mov.u64 %rd376, $str2;
cvta.global.u64 %rd377, %rd376;
mov.u32 %r153, 0;
mov.u64 %rd378, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd377;
.param .b64 param1;
st.param.b64	[param1+0], %rd374;
.param .b32 param2;
st.param.b32	[param2+0], %r153;
.param .b64 param3;
st.param.b64	[param3+0], %rd374;
.param .b64 param4;
st.param.b64	[param4+0], %rd378;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB42_78:
membar.cta;
and.b32 %r157, %r130, 1;
setp.eq.b32	%p64, %r157, 1;
setp.eq.b32	%p65, %r52, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB42_82;

@%p2 bra BB42_82;

cvt.u32.u64	%r159, %rd3;
mul.lo.s32 %r161, %r130, %r159;
mul.wide.u32 %rd380, %r161, 2;
and.b64 %rd381, %rd3, 4294967295;
shl.b64 %rd382, %rd381, 1;
sub.s64 %rd383, %rd380, %rd382;
shl.b64 %rd384, %rd383, 2;
mov.u64 %rd385, sh;
add.s64 %rd520, %rd385, %rd384;
mul.wide.u32 %rd386, %r161, 8;
add.s64 %rd519, %rd385, %rd386;
mov.u64 %rd521, 0;

BB42_81:
ld.volatile.shared.f64 %fd41, [%rd519];
ld.volatile.shared.f64 %fd42, [%rd520];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd519], %fd43;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p68, %rd521, %rd3;
@%p68 bra BB42_81;

BB42_82:
xor.b32 %r165, %r46, %r130;
and.b32 %r166, %r165, 3;
membar.cta;
setp.ne.s32	%p69, %r166, 0;
@%p69 bra BB42_86;

@%p2 bra BB42_86;

cvt.u32.u64	%r167, %rd3;
mul.lo.s32 %r169, %r130, %r167;
mul.wide.u32 %rd388, %r169, 2;
shl.b64 %rd389, %rd3, 2;
and.b64 %rd390, %rd389, 8589934588;
sub.s64 %rd391, %rd388, %rd390;
shl.b64 %rd392, %rd391, 2;
mov.u64 %rd393, sh;
add.s64 %rd523, %rd393, %rd392;
mul.wide.u32 %rd394, %r169, 8;
add.s64 %rd522, %rd393, %rd394;
mov.u64 %rd524, 0;

BB42_85:
ld.volatile.shared.f64 %fd44, [%rd522];
ld.volatile.shared.f64 %fd45, [%rd523];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd522], %fd46;
add.s64 %rd523, %rd523, 8;
add.s64 %rd522, %rd522, 8;
add.s64 %rd524, %rd524, 1;
setp.lt.s64	%p71, %rd524, %rd3;
@%p71 bra BB42_85;

BB42_86:
and.b32 %r174, %r165, 7;
membar.cta;
setp.ne.s32	%p72, %r174, 0;
@%p72 bra BB42_90;

@%p2 bra BB42_90;

cvt.u32.u64	%r175, %rd3;
mul.lo.s32 %r177, %r130, %r175;
mul.wide.u32 %rd396, %r177, 2;
shl.b64 %rd397, %rd3, 3;
and.b64 %rd398, %rd397, 8589934584;
sub.s64 %rd399, %rd396, %rd398;
shl.b64 %rd400, %rd399, 2;
mov.u64 %rd401, sh;
add.s64 %rd526, %rd401, %rd400;
mul.wide.u32 %rd402, %r177, 8;
add.s64 %rd525, %rd401, %rd402;
mov.u64 %rd527, 0;

BB42_89:
ld.volatile.shared.f64 %fd47, [%rd525];
ld.volatile.shared.f64 %fd48, [%rd526];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd525], %fd49;
add.s64 %rd526, %rd526, 8;
add.s64 %rd525, %rd525, 8;
add.s64 %rd527, %rd527, 1;
setp.lt.s64	%p74, %rd527, %rd3;
@%p74 bra BB42_89;

BB42_90:
and.b32 %r182, %r165, 15;
membar.cta;
setp.ne.s32	%p75, %r182, 0;
@%p75 bra BB42_94;

@%p2 bra BB42_94;

cvt.u32.u64	%r183, %rd3;
mul.lo.s32 %r185, %r130, %r183;
mul.wide.u32 %rd404, %r185, 2;
shl.b64 %rd405, %rd3, 4;
and.b64 %rd406, %rd405, 8589934576;
sub.s64 %rd407, %rd404, %rd406;
shl.b64 %rd408, %rd407, 2;
mov.u64 %rd409, sh;
add.s64 %rd529, %rd409, %rd408;
mul.wide.u32 %rd410, %r185, 8;
add.s64 %rd528, %rd409, %rd410;
mov.u64 %rd530, 0;

BB42_93:
ld.volatile.shared.f64 %fd50, [%rd528];
ld.volatile.shared.f64 %fd51, [%rd529];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd528], %fd52;
add.s64 %rd529, %rd529, 8;
add.s64 %rd528, %rd528, 8;
add.s64 %rd530, %rd530, 1;
setp.lt.s64	%p77, %rd530, %rd3;
@%p77 bra BB42_93;

BB42_94:
and.b32 %r190, %r165, 31;
membar.cta;
setp.ne.s32	%p78, %r190, 0;
@%p78 bra BB42_98;

@%p2 bra BB42_98;

cvt.u32.u64	%r191, %rd3;
mul.lo.s32 %r193, %r130, %r191;
mul.wide.u32 %rd412, %r193, 2;
shl.b64 %rd413, %rd3, 5;
and.b64 %rd414, %rd413, 8589934560;
sub.s64 %rd415, %rd412, %rd414;
shl.b64 %rd416, %rd415, 2;
mov.u64 %rd417, sh;
add.s64 %rd532, %rd417, %rd416;
mul.wide.u32 %rd418, %r193, 8;
add.s64 %rd531, %rd417, %rd418;
mov.u64 %rd533, 0;

BB42_97:
ld.volatile.shared.f64 %fd53, [%rd531];
ld.volatile.shared.f64 %fd54, [%rd532];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd531], %fd55;
add.s64 %rd532, %rd532, 8;
add.s64 %rd531, %rd531, 8;
add.s64 %rd533, %rd533, 1;
setp.lt.s64	%p80, %rd533, %rd3;
@%p80 bra BB42_97;

BB42_98:
shl.b32 %r198, %r165, 5;
setp.lt.u32	%p1, %r198, %r4;
membar.cta;
bar.sync 0;
@!%p1 bra BB42_124;
bra.uni BB42_99;

BB42_99:
xor.b32 %r25, %r198, %r46;
setp.lt.u32	%p81, %r46, 33;
@%p81 bra BB42_104;

membar.cta;
setp.eq.b32	%p82, %r157, 1;
setp.eq.b32	%p83, %r52, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB42_104;

@%p2 bra BB42_104;

cvt.u32.u64	%r209, %rd3;
mul.lo.s32 %r210, %r25, %r209;
mul.wide.u32 %rd420, %r210, 2;
shl.b64 %rd421, %rd3, 6;
and.b64 %rd422, %rd421, 8589934528;
sub.s64 %rd423, %rd420, %rd422;
shl.b64 %rd424, %rd423, 2;
mov.u64 %rd425, sh;
add.s64 %rd535, %rd425, %rd424;
mul.wide.u32 %rd426, %r210, 8;
add.s64 %rd534, %rd425, %rd426;
mov.u64 %rd536, 0;

BB42_103:
ld.volatile.shared.f64 %fd56, [%rd534];
ld.volatile.shared.f64 %fd57, [%rd535];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd534], %fd58;
add.s64 %rd535, %rd535, 8;
add.s64 %rd534, %rd534, 8;
add.s64 %rd536, %rd536, 1;
setp.lt.s64	%p86, %rd536, %rd3;
@%p86 bra BB42_103;

BB42_104:
setp.lt.u32	%p87, %r46, 65;
@%p87 bra BB42_109;

membar.cta;
@%p69 bra BB42_109;

@%p2 bra BB42_109;

cvt.u32.u64	%r218, %rd3;
mul.lo.s32 %r219, %r25, %r218;
mul.wide.u32 %rd428, %r219, 2;
shl.b64 %rd429, %rd3, 7;
and.b64 %rd430, %rd429, 8589934464;
sub.s64 %rd431, %rd428, %rd430;
shl.b64 %rd432, %rd431, 2;
mov.u64 %rd433, sh;
add.s64 %rd538, %rd433, %rd432;
mul.wide.u32 %rd434, %r219, 8;
add.s64 %rd537, %rd433, %rd434;
mov.u64 %rd539, 0;

BB42_108:
ld.volatile.shared.f64 %fd59, [%rd537];
ld.volatile.shared.f64 %fd60, [%rd538];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd537], %fd61;
add.s64 %rd538, %rd538, 8;
add.s64 %rd537, %rd537, 8;
add.s64 %rd539, %rd539, 1;
setp.lt.s64	%p90, %rd539, %rd3;
@%p90 bra BB42_108;

BB42_109:
setp.lt.u32	%p91, %r46, 129;
@%p91 bra BB42_114;

membar.cta;
@%p72 bra BB42_114;

@%p2 bra BB42_114;

cvt.u32.u64	%r227, %rd3;
mul.lo.s32 %r228, %r25, %r227;
mul.wide.u32 %rd436, %r228, 2;
shl.b64 %rd437, %rd3, 8;
and.b64 %rd438, %rd437, 8589934336;
sub.s64 %rd439, %rd436, %rd438;
shl.b64 %rd440, %rd439, 2;
mov.u64 %rd441, sh;
add.s64 %rd541, %rd441, %rd440;
mul.wide.u32 %rd442, %r228, 8;
add.s64 %rd540, %rd441, %rd442;
mov.u64 %rd542, 0;

BB42_113:
ld.volatile.shared.f64 %fd62, [%rd540];
ld.volatile.shared.f64 %fd63, [%rd541];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd540], %fd64;
add.s64 %rd541, %rd541, 8;
add.s64 %rd540, %rd540, 8;
add.s64 %rd542, %rd542, 1;
setp.lt.s64	%p94, %rd542, %rd3;
@%p94 bra BB42_113;

BB42_114:
setp.lt.u32	%p95, %r46, 257;
@%p95 bra BB42_119;

membar.cta;
@%p75 bra BB42_119;

@%p2 bra BB42_119;

cvt.u32.u64	%r236, %rd3;
mul.lo.s32 %r237, %r25, %r236;
mul.wide.u32 %rd444, %r237, 2;
shl.b64 %rd445, %rd3, 9;
and.b64 %rd446, %rd445, 8589934080;
sub.s64 %rd447, %rd444, %rd446;
shl.b64 %rd448, %rd447, 2;
mov.u64 %rd449, sh;
add.s64 %rd544, %rd449, %rd448;
mul.wide.u32 %rd450, %r237, 8;
add.s64 %rd543, %rd449, %rd450;
mov.u64 %rd545, 0;

BB42_118:
ld.volatile.shared.f64 %fd65, [%rd543];
ld.volatile.shared.f64 %fd66, [%rd544];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd543], %fd67;
add.s64 %rd544, %rd544, 8;
add.s64 %rd543, %rd543, 8;
add.s64 %rd545, %rd545, 1;
setp.lt.s64	%p98, %rd545, %rd3;
@%p98 bra BB42_118;

BB42_119:
setp.lt.u32	%p99, %r46, 513;
@%p99 bra BB42_124;

membar.cta;
@%p78 bra BB42_124;

@%p2 bra BB42_124;

cvt.u32.u64	%r245, %rd3;
mul.lo.s32 %r246, %r25, %r245;
mul.wide.u32 %rd452, %r246, 2;
shl.b64 %rd453, %rd3, 10;
and.b64 %rd454, %rd453, 8589933568;
sub.s64 %rd455, %rd452, %rd454;
shl.b64 %rd456, %rd455, 2;
mov.u64 %rd457, sh;
add.s64 %rd547, %rd457, %rd456;
mul.wide.u32 %rd458, %r246, 8;
add.s64 %rd546, %rd457, %rd458;
mov.u64 %rd548, 0;

BB42_123:
ld.volatile.shared.f64 %fd68, [%rd546];
ld.volatile.shared.f64 %fd69, [%rd547];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd546], %fd70;
add.s64 %rd547, %rd547, 8;
add.s64 %rd546, %rd546, 8;
add.s64 %rd548, %rd548, 1;
setp.lt.s64	%p102, %rd548, %rd3;
@%p102 bra BB42_123;

BB42_124:
bar.sync 0;

BB42_125:
@%p56 bra BB42_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p104, %rs4, 0;
@%p104 bra BB42_128;

ld.param.u64 %rd459, [%rd1+168];
cvta.to.global.u64 %rd549, %rd459;
bra.uni BB42_129;

BB42_128:
ld.param.u64 %rd460, [%rd1+200];
setp.eq.s64	%p105, %rd460, 0;
cvta.to.global.u64 %rd461, %rd460;
selp.b64	%rd549, %rd2, %rd461, %p105;

BB42_129:
@%p54 bra BB42_135;

@%p2 bra BB42_135;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd463, [%rd1+96];
cvta.to.global.u64 %rd550, %rd463;
cvt.u32.u64	%r250, %rd3;
and.b32 %r251, %r250, 536870911;
mul.lo.s32 %r252, %r46, %r251;
shl.b32 %r253, %r252, 1;
mul.wide.u32 %rd464, %r253, 4;
mov.u64 %rd465, sh;
add.s64 %rd551, %rd465, %rd464;
mov.u64 %rd552, 0;

BB42_132:
setp.eq.f64	%p108, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p108 bra BB42_134;

ld.global.f64 %fd72, [%rd550];
mul.f64 %fd75, %fd2, %fd72;

BB42_134:
ld.shared.f64 %fd73, [%rd551];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd550], %fd74;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p109, %rd552, %rd3;
@%p109 bra BB42_132;

BB42_135:
setp.lt.u32	%p110, %r1, 33;
@%p110 bra BB42_137;

bar.sync 0;

BB42_137:
setp.ge.u32	%p111, %r259, %r1;
@%p111 bra BB42_139;

BB42_138:
cvt.u64.u32	%rd466, %r259;
add.s64 %rd467, %rd466, %rd119;
shl.b64 %rd468, %rd467, 2;
mov.u64 %rd469, sh;
add.s64 %rd470, %rd469, %rd468;
ld.shared.u32 %r254, [%rd470];
mul.wide.u32 %rd471, %r259, 4;
add.s64 %rd472, %rd549, %rd471;
st.global.u32 [%rd472], %r254;
add.s32 %r259, %r259, %r4;
setp.lt.u32	%p112, %r259, %r1;
@%p112 bra BB42_138;

BB42_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot43[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<113>;
.reg .b16 %rs<5>;
.reg .b32 %r<260>;
.reg .f64 %fd<76>;
.reg .b64 %rd<554>;


mov.u64 %rd553, __local_depot43;
cvta.local.u64 %SP, %rd553;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd227, [%rd1+184];
cvta.to.global.u64 %rd2, %rd227;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd228, %rd3, 536870911;
shl.b64 %rd229, %rd228, 1;
cvt.u32.u64	%r1, %rd229;
mov.u32 %r255, %tid.y;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB43_3;

cvt.u32.u64	%r30, %rd3;
and.b32 %r31, %r30, 536870911;
mul.lo.s32 %r32, %r255, %r31;
shl.b32 %r33, %r32, 1;
mul.wide.u32 %rd231, %r33, 4;
mov.u64 %rd232, sh;
add.s64 %rd473, %rd232, %rd231;
mov.u64 %rd230, 0;
mov.u64 %rd474, %rd230;

BB43_2:
mov.u64 %rd6, %rd474;
st.shared.u64 [%rd473], %rd230;
add.s64 %rd473, %rd473, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd474, %rd8;
@%p3 bra BB43_2;

BB43_3:
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd477, 0;
mov.u64 %rd476, %rd477;
@%p4 bra BB43_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
add.s32 %r34, %r3, -1;
cvt.s64.s32	%rd236, %r34;
sub.s64 %rd237, %rd10, %rd9;
add.s64 %rd11, %rd237, %rd236;
cvt.s64.s32	%rd12, %r3;
or.b64 %rd238, %rd11, %rd12;
and.b64 %rd239, %rd238, -4294967296;
setp.eq.s64	%p5, %rd239, 0;
@%p5 bra BB43_6;

div.s64 %rd475, %rd11, %rd12;
bra.uni BB43_7;

BB43_6:
cvt.u32.u64	%r35, %rd12;
cvt.u32.u64	%r36, %rd11;
div.u32 %r37, %r36, %r35;
cvt.u64.u32	%rd475, %r37;

BB43_7:
ld.param.u64 %rd240, [%rd1+152];
mov.u32 %r38, %ctaid.x;
not.b64 %rd241, %rd240;
add.s64 %rd242, %rd475, %rd240;
and.b64 %rd243, %rd242, %rd241;
cvt.s64.s32	%rd244, %r38;
mul.lo.s64 %rd245, %rd243, %rd244;
add.s64 %rd246, %rd245, %rd9;
add.s64 %rd247, %rd246, %rd243;
min.s64 %rd476, %rd10, %rd246;
min.s64 %rd477, %rd10, %rd247;

BB43_8:
cvt.u64.u32	%rd248, %r255;
add.s64 %rd478, %rd476, %rd248;
setp.ge.s64	%p6, %rd478, %rd477;
@%p6 bra BB43_13;

ld.param.u64 %rd250, [%rd1+24];
cvta.to.global.u64 %rd21, %rd250;
ld.param.u64 %rd251, [%rd1+48];
ld.param.u64 %rd252, [%rd1+64];
cvta.to.global.u64 %rd22, %rd252;
mov.u32 %r39, %ntid.y;
cvt.u64.u32	%rd23, %r39;
mul.lo.s64 %rd24, %rd251, %rd23;
add.s64 %rd254, %rd476, %rd248;
mul.lo.s64 %rd25, %rd251, %rd254;
cvt.u32.u64	%r40, %rd3;
and.b32 %r41, %r40, 536870911;
mul.lo.s32 %r42, %r255, %r41;
shl.b32 %r43, %r42, 1;
mul.wide.u32 %rd255, %r43, 4;
mov.u64 %rd256, sh;
add.s64 %rd26, %rd256, %rd255;
mov.u64 %rd249, 0;
mov.u64 %rd483, %rd249;

BB43_10:
mov.u64 %rd479, %rd26;
mul.lo.s64 %rd258, %rd24, %rd483;
add.s64 %rd259, %rd25, %rd258;
shl.b64 %rd260, %rd259, 3;
add.s64 %rd480, %rd21, %rd260;
shl.b64 %rd261, %rd478, 3;
add.s64 %rd262, %rd22, %rd261;
ld.global.f64 %fd1, [%rd262];
mov.u64 %rd482, %rd249;
@%p2 bra BB43_12;

BB43_11:
mov.u64 %rd33, %rd482;
ld.global.f64 %fd5, [%rd480];
ld.shared.f64 %fd6, [%rd479];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd479], %fd7;
add.s64 %rd480, %rd480, 8;
add.s64 %rd479, %rd479, 8;
add.s64 %rd36, %rd33, 1;
setp.lt.s64	%p8, %rd36, %rd3;
mov.u64 %rd482, %rd36;
@%p8 bra BB43_11;

BB43_12:
add.s64 %rd478, %rd23, %rd478;
setp.lt.s64	%p9, %rd478, %rd477;
add.s64 %rd483, %rd483, 1;
@%p9 bra BB43_10;

BB43_13:
mov.u32 %r4, %ntid.y;
neg.s32 %r44, %r4;
and.b32 %r45, %r4, %r44;
clz.b32 %r5, %r45;
add.s32 %r46, %r4, -1;
and.b32 %r6, %r46, %r4;
setp.eq.s32	%p10, %r6, 0;
@%p10 bra BB43_15;

add.u64 %rd263, %SP, 0;
cvta.to.local.u64 %rd264, %rd263;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd264], %rs1;
mov.u64 %rd265, $str1;
cvta.global.u64 %rd266, %rd265;
mov.u32 %r47, 0;
mov.u64 %rd267, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd266;
.param .b64 param1;
st.param.b64	[param1+0], %rd263;
.param .b32 param2;
st.param.b32	[param2+0], %r47;
.param .b64 param3;
st.param.b64	[param3+0], %rd263;
.param .b64 param4;
st.param.b64	[param4+0], %rd267;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB43_15:
@%p10 bra BB43_17;

add.u64 %rd268, %SP, 0;
cvta.to.local.u64 %rd269, %rd268;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd269], %rs2;
mov.u64 %rd270, $str2;
cvta.global.u64 %rd271, %rd270;
mov.u32 %r48, 0;
mov.u64 %rd272, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd271;
.param .b64 param1;
st.param.b64	[param1+0], %rd268;
.param .b32 param2;
st.param.b32	[param2+0], %r48;
.param .b64 param3;
st.param.b64	[param3+0], %rd268;
.param .b64 param4;
st.param.b64	[param4+0], %rd272;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB43_17:
xor.b32 %r7, %r46, %r255;
membar.cta;
and.b32 %r51, %r255, 1;
setp.eq.b32	%p12, %r51, 1;
and.b32 %r52, %r46, 1;
setp.eq.b32	%p13, %r52, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB43_21;

@%p2 bra BB43_21;

cvt.u32.u64	%r53, %rd3;
mov.u32 %r54, %tid.y;
mul.lo.s32 %r55, %r54, %r53;
mul.wide.u32 %rd274, %r55, 2;
and.b64 %rd275, %rd3, 4294967295;
shl.b64 %rd276, %rd275, 1;
sub.s64 %rd277, %rd274, %rd276;
shl.b64 %rd278, %rd277, 2;
mov.u64 %rd279, sh;
add.s64 %rd485, %rd279, %rd278;
mul.wide.u32 %rd280, %r55, 8;
add.s64 %rd484, %rd279, %rd280;
mov.u64 %rd486, 0;

BB43_20:
ld.volatile.shared.f64 %fd8, [%rd484];
ld.volatile.shared.f64 %fd9, [%rd485];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd484], %fd10;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p16, %rd486, %rd3;
@%p16 bra BB43_20;

BB43_21:
membar.cta;
and.b32 %r56, %r7, 3;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB43_25;

@%p2 bra BB43_25;

cvt.u32.u64	%r57, %rd3;
mov.u32 %r58, %tid.y;
mul.lo.s32 %r59, %r58, %r57;
mul.wide.u32 %rd282, %r59, 2;
shl.b64 %rd283, %rd3, 2;
and.b64 %rd284, %rd283, 8589934588;
sub.s64 %rd285, %rd282, %rd284;
shl.b64 %rd286, %rd285, 2;
mov.u64 %rd287, sh;
add.s64 %rd488, %rd287, %rd286;
mul.wide.u32 %rd288, %r59, 8;
add.s64 %rd487, %rd287, %rd288;
mov.u64 %rd489, 0;

BB43_24:
ld.volatile.shared.f64 %fd11, [%rd487];
ld.volatile.shared.f64 %fd12, [%rd488];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd487], %fd13;
add.s64 %rd488, %rd488, 8;
add.s64 %rd487, %rd487, 8;
add.s64 %rd489, %rd489, 1;
setp.lt.s64	%p19, %rd489, %rd3;
@%p19 bra BB43_24;

BB43_25:
membar.cta;
and.b32 %r60, %r7, 7;
setp.ne.s32	%p20, %r60, 0;
@%p20 bra BB43_29;

@%p2 bra BB43_29;

cvt.u32.u64	%r61, %rd3;
mov.u32 %r62, %tid.y;
mul.lo.s32 %r63, %r62, %r61;
mul.wide.u32 %rd290, %r63, 2;
shl.b64 %rd291, %rd3, 3;
and.b64 %rd292, %rd291, 8589934584;
sub.s64 %rd293, %rd290, %rd292;
shl.b64 %rd294, %rd293, 2;
mov.u64 %rd295, sh;
add.s64 %rd491, %rd295, %rd294;
mul.wide.u32 %rd296, %r63, 8;
add.s64 %rd490, %rd295, %rd296;
mov.u64 %rd492, 0;

BB43_28:
ld.volatile.shared.f64 %fd14, [%rd490];
ld.volatile.shared.f64 %fd15, [%rd491];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd490], %fd16;
add.s64 %rd491, %rd491, 8;
add.s64 %rd490, %rd490, 8;
add.s64 %rd492, %rd492, 1;
setp.lt.s64	%p22, %rd492, %rd3;
@%p22 bra BB43_28;

BB43_29:
membar.cta;
and.b32 %r64, %r7, 15;
setp.ne.s32	%p23, %r64, 0;
@%p23 bra BB43_33;

@%p2 bra BB43_33;

cvt.u32.u64	%r65, %rd3;
mov.u32 %r66, %tid.y;
mul.lo.s32 %r67, %r66, %r65;
mul.wide.u32 %rd298, %r67, 2;
shl.b64 %rd299, %rd3, 4;
and.b64 %rd300, %rd299, 8589934576;
sub.s64 %rd301, %rd298, %rd300;
shl.b64 %rd302, %rd301, 2;
mov.u64 %rd303, sh;
add.s64 %rd494, %rd303, %rd302;
mul.wide.u32 %rd304, %r67, 8;
add.s64 %rd493, %rd303, %rd304;
mov.u64 %rd495, 0;

BB43_32:
ld.volatile.shared.f64 %fd17, [%rd493];
ld.volatile.shared.f64 %fd18, [%rd494];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd493], %fd19;
add.s64 %rd494, %rd494, 8;
add.s64 %rd493, %rd493, 8;
add.s64 %rd495, %rd495, 1;
setp.lt.s64	%p25, %rd495, %rd3;
@%p25 bra BB43_32;

BB43_33:
membar.cta;
and.b32 %r68, %r7, 31;
setp.ne.s32	%p26, %r68, 0;
@%p26 bra BB43_37;

@%p2 bra BB43_37;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd306, %r71, 2;
shl.b64 %rd307, %rd3, 5;
and.b64 %rd308, %rd307, 8589934560;
sub.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 2;
mov.u64 %rd311, sh;
add.s64 %rd497, %rd311, %rd310;
mul.wide.u32 %rd312, %r71, 8;
add.s64 %rd496, %rd311, %rd312;
mov.u64 %rd498, 0;

BB43_36:
ld.volatile.shared.f64 %fd20, [%rd496];
ld.volatile.shared.f64 %fd21, [%rd497];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd496], %fd22;
add.s64 %rd497, %rd497, 8;
add.s64 %rd496, %rd496, 8;
add.s64 %rd498, %rd498, 1;
setp.lt.s64	%p28, %rd498, %rd3;
@%p28 bra BB43_36;

BB43_37:
membar.cta;
bar.sync 0;
shl.b32 %r8, %r7, 5;
setp.ge.u32	%p29, %r8, %r4;
@%p29 bra BB43_63;

xor.b32 %r9, %r8, %r46;
setp.lt.u32	%p30, %r46, 33;
@%p30 bra BB43_43;

mov.u32 %r75, %tid.y;
membar.cta;
and.b32 %r76, %r75, 1;
setp.eq.b32	%p31, %r76, 1;
setp.eq.b32	%p32, %r52, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB43_43;

@%p2 bra BB43_43;

cvt.u32.u64	%r78, %rd3;
mul.lo.s32 %r79, %r9, %r78;
mul.wide.u32 %rd314, %r79, 2;
shl.b64 %rd315, %rd3, 6;
and.b64 %rd316, %rd315, 8589934528;
sub.s64 %rd317, %rd314, %rd316;
shl.b64 %rd318, %rd317, 2;
mov.u64 %rd319, sh;
add.s64 %rd500, %rd319, %rd318;
mul.wide.u32 %rd320, %r79, 8;
add.s64 %rd499, %rd319, %rd320;
mov.u64 %rd501, 0;

BB43_42:
ld.volatile.shared.f64 %fd23, [%rd499];
ld.volatile.shared.f64 %fd24, [%rd500];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd499], %fd25;
add.s64 %rd500, %rd500, 8;
add.s64 %rd499, %rd499, 8;
add.s64 %rd501, %rd501, 1;
setp.lt.s64	%p35, %rd501, %rd3;
@%p35 bra BB43_42;

BB43_43:
setp.lt.u32	%p36, %r46, 65;
@%p36 bra BB43_48;

mov.u32 %r84, %tid.y;
xor.b32 %r85, %r46, %r84;
and.b32 %r86, %r85, 3;
membar.cta;
setp.ne.s32	%p37, %r86, 0;
@%p37 bra BB43_48;

@%p2 bra BB43_48;

cvt.u32.u64	%r87, %rd3;
mul.lo.s32 %r88, %r9, %r87;
mul.wide.u32 %rd322, %r88, 2;
shl.b64 %rd323, %rd3, 7;
and.b64 %rd324, %rd323, 8589934464;
sub.s64 %rd325, %rd322, %rd324;
shl.b64 %rd326, %rd325, 2;
mov.u64 %rd327, sh;
add.s64 %rd503, %rd327, %rd326;
mul.wide.u32 %rd328, %r88, 8;
add.s64 %rd502, %rd327, %rd328;
mov.u64 %rd504, 0;

BB43_47:
ld.volatile.shared.f64 %fd26, [%rd502];
ld.volatile.shared.f64 %fd27, [%rd503];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd502], %fd28;
add.s64 %rd503, %rd503, 8;
add.s64 %rd502, %rd502, 8;
add.s64 %rd504, %rd504, 1;
setp.lt.s64	%p39, %rd504, %rd3;
@%p39 bra BB43_47;

BB43_48:
setp.lt.u32	%p40, %r46, 129;
@%p40 bra BB43_53;

mov.u32 %r93, %tid.y;
xor.b32 %r94, %r46, %r93;
and.b32 %r95, %r94, 7;
membar.cta;
setp.ne.s32	%p41, %r95, 0;
@%p41 bra BB43_53;

@%p2 bra BB43_53;

cvt.u32.u64	%r96, %rd3;
mul.lo.s32 %r97, %r9, %r96;
mul.wide.u32 %rd330, %r97, 2;
shl.b64 %rd331, %rd3, 8;
and.b64 %rd332, %rd331, 8589934336;
sub.s64 %rd333, %rd330, %rd332;
shl.b64 %rd334, %rd333, 2;
mov.u64 %rd335, sh;
add.s64 %rd506, %rd335, %rd334;
mul.wide.u32 %rd336, %r97, 8;
add.s64 %rd505, %rd335, %rd336;
mov.u64 %rd507, 0;

BB43_52:
ld.volatile.shared.f64 %fd29, [%rd505];
ld.volatile.shared.f64 %fd30, [%rd506];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd505], %fd31;
add.s64 %rd506, %rd506, 8;
add.s64 %rd505, %rd505, 8;
add.s64 %rd507, %rd507, 1;
setp.lt.s64	%p43, %rd507, %rd3;
@%p43 bra BB43_52;

BB43_53:
setp.lt.u32	%p44, %r46, 257;
@%p44 bra BB43_58;

mov.u32 %r102, %tid.y;
xor.b32 %r103, %r46, %r102;
and.b32 %r104, %r103, 15;
membar.cta;
setp.ne.s32	%p45, %r104, 0;
@%p45 bra BB43_58;

@%p2 bra BB43_58;

cvt.u32.u64	%r105, %rd3;
mul.lo.s32 %r106, %r9, %r105;
mul.wide.u32 %rd338, %r106, 2;
shl.b64 %rd339, %rd3, 9;
and.b64 %rd340, %rd339, 8589934080;
sub.s64 %rd341, %rd338, %rd340;
shl.b64 %rd342, %rd341, 2;
mov.u64 %rd343, sh;
add.s64 %rd509, %rd343, %rd342;
mul.wide.u32 %rd344, %r106, 8;
add.s64 %rd508, %rd343, %rd344;
mov.u64 %rd510, 0;

BB43_57:
ld.volatile.shared.f64 %fd32, [%rd508];
ld.volatile.shared.f64 %fd33, [%rd509];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd508], %fd34;
add.s64 %rd509, %rd509, 8;
add.s64 %rd508, %rd508, 8;
add.s64 %rd510, %rd510, 1;
setp.lt.s64	%p47, %rd510, %rd3;
@%p47 bra BB43_57;

BB43_58:
setp.lt.u32	%p48, %r46, 513;
@%p48 bra BB43_63;

mov.u32 %r111, %tid.y;
xor.b32 %r112, %r46, %r111;
and.b32 %r113, %r112, 31;
membar.cta;
setp.ne.s32	%p49, %r113, 0;
@%p49 bra BB43_63;

@%p2 bra BB43_63;

cvt.u32.u64	%r114, %rd3;
mul.lo.s32 %r115, %r9, %r114;
mul.wide.u32 %rd346, %r115, 2;
shl.b64 %rd347, %rd3, 10;
and.b64 %rd348, %rd347, 8589933568;
sub.s64 %rd349, %rd346, %rd348;
shl.b64 %rd350, %rd349, 2;
mov.u64 %rd351, sh;
add.s64 %rd512, %rd351, %rd350;
mul.wide.u32 %rd352, %r115, 8;
add.s64 %rd511, %rd351, %rd352;
mov.u64 %rd513, 0;

BB43_62:
ld.volatile.shared.f64 %fd35, [%rd511];
ld.volatile.shared.f64 %fd36, [%rd512];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd511], %fd37;
add.s64 %rd512, %rd512, 8;
add.s64 %rd511, %rd511, 8;
add.s64 %rd513, %rd513, 1;
setp.lt.s64	%p51, %rd513, %rd3;
@%p51 bra BB43_62;

BB43_63:
mov.u32 %r10, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r11, %r46, %r1;
cvt.u64.u32	%rd119, %r11;
mul.lo.s32 %r118, %r10, %r1;
cvt.u64.u32	%rd120, %r118;
setp.ge.s32	%p52, %r255, %r1;
@%p52 bra BB43_65;

BB43_64:
cvt.s64.s32	%rd353, %r255;
add.s64 %rd354, %rd353, %rd119;
shl.b64 %rd355, %rd354, 2;
mov.u64 %rd356, sh;
add.s64 %rd357, %rd356, %rd355;
ld.shared.u32 %r119, [%rd357];
add.s64 %rd358, %rd353, %rd120;
shl.b64 %rd359, %rd358, 2;
add.s64 %rd360, %rd2, %rd359;
st.global.u32 [%rd360], %r119;
add.s32 %r255, %r255, %r4;
setp.lt.s32	%p53, %r255, %r1;
@%p53 bra BB43_64;

BB43_65:
mov.u32 %r259, %tid.y;
mov.u32 %r256, 0;
setp.ne.s32	%p54, %r259, 0;
@%p54 bra BB43_67;

ld.param.u64 %rd361, [%rd1+192];
cvta.to.global.u64 %rd362, %rd361;
add.s32 %r124, %r3, -1;
atom.global.inc.u32 %r125, [%rd362], %r124;
add.s32 %r126, %r125, 1;
setp.lt.u32	%p55, %r126, %r3;
selp.u32	%r256, 1, 0, %p55;

BB43_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r256, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r17, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r17, 0;
@%p56 bra BB43_125;

mov.u32 %r127, 31;
sub.s32 %r128, %r127, %r5;
mov.u32 %r130, %tid.y;
mul.wide.u32 %rd363, %r3, %r130;
shr.u64 %rd121, %rd363, %r128;
cvt.u32.u64	%r258, %rd121;
add.s32 %r131, %r130, 1;
mul.wide.u32 %rd364, %r3, %r131;
shr.u64 %rd365, %rd364, %r128;
cvt.u32.u64	%r19, %rd365;
@%p2 bra BB43_71;

cvt.u32.u64	%r132, %rd3;
and.b32 %r133, %r132, 536870911;
mul.lo.s32 %r135, %r130, %r133;
shl.b32 %r136, %r135, 1;
mul.wide.u32 %rd367, %r136, 4;
mov.u64 %rd368, sh;
add.s64 %rd514, %rd368, %rd367;
mov.u64 %rd366, 0;
mov.u64 %rd515, %rd366;

BB43_70:
mov.u64 %rd124, %rd515;
st.shared.u64 [%rd514], %rd366;
add.s64 %rd514, %rd514, 8;
add.s64 %rd126, %rd124, 1;
setp.lt.s64	%p58, %rd126, %rd3;
mov.u64 %rd515, %rd126;
@%p58 bra BB43_70;

BB43_71:
setp.ge.u32	%p59, %r258, %r19;
@%p59 bra BB43_76;

cvt.u32.u64	%r138, %rd3;
and.b32 %r139, %r138, 536870911;
cvt.u32.u64	%r140, %rd121;
mul.lo.s32 %r141, %r139, %r140;
shl.b32 %r20, %r141, 1;
mov.u32 %r257, 0;

BB43_73:
mul.lo.s32 %r145, %r130, %r139;
shl.b32 %r146, %r145, 1;
mul.wide.u32 %rd371, %r146, 4;
mov.u64 %rd372, sh;
add.s64 %rd516, %rd372, %rd371;
shl.b32 %r147, %r138, 1;
and.b32 %r148, %r147, 1073741822;
mad.lo.s32 %r149, %r148, %r257, %r20;
mul.wide.u32 %rd373, %r149, 4;
add.s64 %rd517, %rd2, %rd373;
mov.u64 %rd518, 0;
@%p2 bra BB43_75;

BB43_74:
ld.volatile.shared.f64 %fd38, [%rd516];
ld.volatile.global.f64 %fd39, [%rd517];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd516], %fd40;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p61, %rd518, %rd3;
@%p61 bra BB43_74;

BB43_75:
add.s32 %r258, %r258, 1;
setp.lt.u32	%p62, %r258, %r19;
add.s32 %r257, %r257, 1;
@%p62 bra BB43_73;

BB43_76:
@%p10 bra BB43_78;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd375], %rs3;
mov.u64 %rd376, $str2;
cvta.global.u64 %rd377, %rd376;
mov.u32 %r153, 0;
mov.u64 %rd378, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd377;
.param .b64 param1;
st.param.b64	[param1+0], %rd374;
.param .b32 param2;
st.param.b32	[param2+0], %r153;
.param .b64 param3;
st.param.b64	[param3+0], %rd374;
.param .b64 param4;
st.param.b64	[param4+0], %rd378;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB43_78:
membar.cta;
and.b32 %r157, %r130, 1;
setp.eq.b32	%p64, %r157, 1;
setp.eq.b32	%p65, %r52, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB43_82;

@%p2 bra BB43_82;

cvt.u32.u64	%r159, %rd3;
mul.lo.s32 %r161, %r130, %r159;
mul.wide.u32 %rd380, %r161, 2;
and.b64 %rd381, %rd3, 4294967295;
shl.b64 %rd382, %rd381, 1;
sub.s64 %rd383, %rd380, %rd382;
shl.b64 %rd384, %rd383, 2;
mov.u64 %rd385, sh;
add.s64 %rd520, %rd385, %rd384;
mul.wide.u32 %rd386, %r161, 8;
add.s64 %rd519, %rd385, %rd386;
mov.u64 %rd521, 0;

BB43_81:
ld.volatile.shared.f64 %fd41, [%rd519];
ld.volatile.shared.f64 %fd42, [%rd520];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd519], %fd43;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p68, %rd521, %rd3;
@%p68 bra BB43_81;

BB43_82:
xor.b32 %r165, %r46, %r130;
and.b32 %r166, %r165, 3;
membar.cta;
setp.ne.s32	%p69, %r166, 0;
@%p69 bra BB43_86;

@%p2 bra BB43_86;

cvt.u32.u64	%r167, %rd3;
mul.lo.s32 %r169, %r130, %r167;
mul.wide.u32 %rd388, %r169, 2;
shl.b64 %rd389, %rd3, 2;
and.b64 %rd390, %rd389, 8589934588;
sub.s64 %rd391, %rd388, %rd390;
shl.b64 %rd392, %rd391, 2;
mov.u64 %rd393, sh;
add.s64 %rd523, %rd393, %rd392;
mul.wide.u32 %rd394, %r169, 8;
add.s64 %rd522, %rd393, %rd394;
mov.u64 %rd524, 0;

BB43_85:
ld.volatile.shared.f64 %fd44, [%rd522];
ld.volatile.shared.f64 %fd45, [%rd523];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd522], %fd46;
add.s64 %rd523, %rd523, 8;
add.s64 %rd522, %rd522, 8;
add.s64 %rd524, %rd524, 1;
setp.lt.s64	%p71, %rd524, %rd3;
@%p71 bra BB43_85;

BB43_86:
and.b32 %r174, %r165, 7;
membar.cta;
setp.ne.s32	%p72, %r174, 0;
@%p72 bra BB43_90;

@%p2 bra BB43_90;

cvt.u32.u64	%r175, %rd3;
mul.lo.s32 %r177, %r130, %r175;
mul.wide.u32 %rd396, %r177, 2;
shl.b64 %rd397, %rd3, 3;
and.b64 %rd398, %rd397, 8589934584;
sub.s64 %rd399, %rd396, %rd398;
shl.b64 %rd400, %rd399, 2;
mov.u64 %rd401, sh;
add.s64 %rd526, %rd401, %rd400;
mul.wide.u32 %rd402, %r177, 8;
add.s64 %rd525, %rd401, %rd402;
mov.u64 %rd527, 0;

BB43_89:
ld.volatile.shared.f64 %fd47, [%rd525];
ld.volatile.shared.f64 %fd48, [%rd526];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd525], %fd49;
add.s64 %rd526, %rd526, 8;
add.s64 %rd525, %rd525, 8;
add.s64 %rd527, %rd527, 1;
setp.lt.s64	%p74, %rd527, %rd3;
@%p74 bra BB43_89;

BB43_90:
and.b32 %r182, %r165, 15;
membar.cta;
setp.ne.s32	%p75, %r182, 0;
@%p75 bra BB43_94;

@%p2 bra BB43_94;

cvt.u32.u64	%r183, %rd3;
mul.lo.s32 %r185, %r130, %r183;
mul.wide.u32 %rd404, %r185, 2;
shl.b64 %rd405, %rd3, 4;
and.b64 %rd406, %rd405, 8589934576;
sub.s64 %rd407, %rd404, %rd406;
shl.b64 %rd408, %rd407, 2;
mov.u64 %rd409, sh;
add.s64 %rd529, %rd409, %rd408;
mul.wide.u32 %rd410, %r185, 8;
add.s64 %rd528, %rd409, %rd410;
mov.u64 %rd530, 0;

BB43_93:
ld.volatile.shared.f64 %fd50, [%rd528];
ld.volatile.shared.f64 %fd51, [%rd529];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd528], %fd52;
add.s64 %rd529, %rd529, 8;
add.s64 %rd528, %rd528, 8;
add.s64 %rd530, %rd530, 1;
setp.lt.s64	%p77, %rd530, %rd3;
@%p77 bra BB43_93;

BB43_94:
and.b32 %r190, %r165, 31;
membar.cta;
setp.ne.s32	%p78, %r190, 0;
@%p78 bra BB43_98;

@%p2 bra BB43_98;

cvt.u32.u64	%r191, %rd3;
mul.lo.s32 %r193, %r130, %r191;
mul.wide.u32 %rd412, %r193, 2;
shl.b64 %rd413, %rd3, 5;
and.b64 %rd414, %rd413, 8589934560;
sub.s64 %rd415, %rd412, %rd414;
shl.b64 %rd416, %rd415, 2;
mov.u64 %rd417, sh;
add.s64 %rd532, %rd417, %rd416;
mul.wide.u32 %rd418, %r193, 8;
add.s64 %rd531, %rd417, %rd418;
mov.u64 %rd533, 0;

BB43_97:
ld.volatile.shared.f64 %fd53, [%rd531];
ld.volatile.shared.f64 %fd54, [%rd532];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd531], %fd55;
add.s64 %rd532, %rd532, 8;
add.s64 %rd531, %rd531, 8;
add.s64 %rd533, %rd533, 1;
setp.lt.s64	%p80, %rd533, %rd3;
@%p80 bra BB43_97;

BB43_98:
shl.b32 %r198, %r165, 5;
setp.lt.u32	%p1, %r198, %r4;
membar.cta;
bar.sync 0;
@!%p1 bra BB43_124;
bra.uni BB43_99;

BB43_99:
xor.b32 %r25, %r198, %r46;
setp.lt.u32	%p81, %r46, 33;
@%p81 bra BB43_104;

membar.cta;
setp.eq.b32	%p82, %r157, 1;
setp.eq.b32	%p83, %r52, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB43_104;

@%p2 bra BB43_104;

cvt.u32.u64	%r209, %rd3;
mul.lo.s32 %r210, %r25, %r209;
mul.wide.u32 %rd420, %r210, 2;
shl.b64 %rd421, %rd3, 6;
and.b64 %rd422, %rd421, 8589934528;
sub.s64 %rd423, %rd420, %rd422;
shl.b64 %rd424, %rd423, 2;
mov.u64 %rd425, sh;
add.s64 %rd535, %rd425, %rd424;
mul.wide.u32 %rd426, %r210, 8;
add.s64 %rd534, %rd425, %rd426;
mov.u64 %rd536, 0;

BB43_103:
ld.volatile.shared.f64 %fd56, [%rd534];
ld.volatile.shared.f64 %fd57, [%rd535];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd534], %fd58;
add.s64 %rd535, %rd535, 8;
add.s64 %rd534, %rd534, 8;
add.s64 %rd536, %rd536, 1;
setp.lt.s64	%p86, %rd536, %rd3;
@%p86 bra BB43_103;

BB43_104:
setp.lt.u32	%p87, %r46, 65;
@%p87 bra BB43_109;

membar.cta;
@%p69 bra BB43_109;

@%p2 bra BB43_109;

cvt.u32.u64	%r218, %rd3;
mul.lo.s32 %r219, %r25, %r218;
mul.wide.u32 %rd428, %r219, 2;
shl.b64 %rd429, %rd3, 7;
and.b64 %rd430, %rd429, 8589934464;
sub.s64 %rd431, %rd428, %rd430;
shl.b64 %rd432, %rd431, 2;
mov.u64 %rd433, sh;
add.s64 %rd538, %rd433, %rd432;
mul.wide.u32 %rd434, %r219, 8;
add.s64 %rd537, %rd433, %rd434;
mov.u64 %rd539, 0;

BB43_108:
ld.volatile.shared.f64 %fd59, [%rd537];
ld.volatile.shared.f64 %fd60, [%rd538];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd537], %fd61;
add.s64 %rd538, %rd538, 8;
add.s64 %rd537, %rd537, 8;
add.s64 %rd539, %rd539, 1;
setp.lt.s64	%p90, %rd539, %rd3;
@%p90 bra BB43_108;

BB43_109:
setp.lt.u32	%p91, %r46, 129;
@%p91 bra BB43_114;

membar.cta;
@%p72 bra BB43_114;

@%p2 bra BB43_114;

cvt.u32.u64	%r227, %rd3;
mul.lo.s32 %r228, %r25, %r227;
mul.wide.u32 %rd436, %r228, 2;
shl.b64 %rd437, %rd3, 8;
and.b64 %rd438, %rd437, 8589934336;
sub.s64 %rd439, %rd436, %rd438;
shl.b64 %rd440, %rd439, 2;
mov.u64 %rd441, sh;
add.s64 %rd541, %rd441, %rd440;
mul.wide.u32 %rd442, %r228, 8;
add.s64 %rd540, %rd441, %rd442;
mov.u64 %rd542, 0;

BB43_113:
ld.volatile.shared.f64 %fd62, [%rd540];
ld.volatile.shared.f64 %fd63, [%rd541];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd540], %fd64;
add.s64 %rd541, %rd541, 8;
add.s64 %rd540, %rd540, 8;
add.s64 %rd542, %rd542, 1;
setp.lt.s64	%p94, %rd542, %rd3;
@%p94 bra BB43_113;

BB43_114:
setp.lt.u32	%p95, %r46, 257;
@%p95 bra BB43_119;

membar.cta;
@%p75 bra BB43_119;

@%p2 bra BB43_119;

cvt.u32.u64	%r236, %rd3;
mul.lo.s32 %r237, %r25, %r236;
mul.wide.u32 %rd444, %r237, 2;
shl.b64 %rd445, %rd3, 9;
and.b64 %rd446, %rd445, 8589934080;
sub.s64 %rd447, %rd444, %rd446;
shl.b64 %rd448, %rd447, 2;
mov.u64 %rd449, sh;
add.s64 %rd544, %rd449, %rd448;
mul.wide.u32 %rd450, %r237, 8;
add.s64 %rd543, %rd449, %rd450;
mov.u64 %rd545, 0;

BB43_118:
ld.volatile.shared.f64 %fd65, [%rd543];
ld.volatile.shared.f64 %fd66, [%rd544];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd543], %fd67;
add.s64 %rd544, %rd544, 8;
add.s64 %rd543, %rd543, 8;
add.s64 %rd545, %rd545, 1;
setp.lt.s64	%p98, %rd545, %rd3;
@%p98 bra BB43_118;

BB43_119:
setp.lt.u32	%p99, %r46, 513;
@%p99 bra BB43_124;

membar.cta;
@%p78 bra BB43_124;

@%p2 bra BB43_124;

cvt.u32.u64	%r245, %rd3;
mul.lo.s32 %r246, %r25, %r245;
mul.wide.u32 %rd452, %r246, 2;
shl.b64 %rd453, %rd3, 10;
and.b64 %rd454, %rd453, 8589933568;
sub.s64 %rd455, %rd452, %rd454;
shl.b64 %rd456, %rd455, 2;
mov.u64 %rd457, sh;
add.s64 %rd547, %rd457, %rd456;
mul.wide.u32 %rd458, %r246, 8;
add.s64 %rd546, %rd457, %rd458;
mov.u64 %rd548, 0;

BB43_123:
ld.volatile.shared.f64 %fd68, [%rd546];
ld.volatile.shared.f64 %fd69, [%rd547];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd546], %fd70;
add.s64 %rd547, %rd547, 8;
add.s64 %rd546, %rd546, 8;
add.s64 %rd548, %rd548, 1;
setp.lt.s64	%p102, %rd548, %rd3;
@%p102 bra BB43_123;

BB43_124:
bar.sync 0;

BB43_125:
@%p56 bra BB43_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p104, %rs4, 0;
@%p104 bra BB43_128;

ld.param.u64 %rd459, [%rd1+168];
cvta.to.global.u64 %rd549, %rd459;
bra.uni BB43_129;

BB43_128:
ld.param.u64 %rd460, [%rd1+200];
setp.eq.s64	%p105, %rd460, 0;
cvta.to.global.u64 %rd461, %rd460;
selp.b64	%rd549, %rd2, %rd461, %p105;

BB43_129:
@%p54 bra BB43_135;

@%p2 bra BB43_135;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd463, [%rd1+96];
cvta.to.global.u64 %rd550, %rd463;
cvt.u32.u64	%r250, %rd3;
and.b32 %r251, %r250, 536870911;
mul.lo.s32 %r252, %r46, %r251;
shl.b32 %r253, %r252, 1;
mul.wide.u32 %rd464, %r253, 4;
mov.u64 %rd465, sh;
add.s64 %rd551, %rd465, %rd464;
mov.u64 %rd552, 0;

BB43_132:
setp.eq.f64	%p108, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p108 bra BB43_134;

ld.global.f64 %fd72, [%rd550];
mul.f64 %fd75, %fd2, %fd72;

BB43_134:
ld.shared.f64 %fd73, [%rd551];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd550], %fd74;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p109, %rd552, %rd3;
@%p109 bra BB43_132;

BB43_135:
setp.lt.u32	%p110, %r1, 33;
@%p110 bra BB43_137;

bar.sync 0;

BB43_137:
setp.ge.u32	%p111, %r259, %r1;
@%p111 bra BB43_139;

BB43_138:
cvt.u64.u32	%rd466, %r259;
add.s64 %rd467, %rd466, %rd119;
shl.b64 %rd468, %rd467, 2;
mov.u64 %rd469, sh;
add.s64 %rd470, %rd469, %rd468;
ld.shared.u32 %r254, [%rd470];
mul.wide.u32 %rd471, %r259, 4;
add.s64 %rd472, %rd549, %rd471;
st.global.u32 [%rd472], %r254;
add.s32 %r259, %r259, %r4;
setp.lt.u32	%p112, %r259, %r1;
@%p112 bra BB43_138;

BB43_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot44[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<113>;
.reg .b16 %rs<5>;
.reg .b32 %r<260>;
.reg .f64 %fd<76>;
.reg .b64 %rd<554>;


mov.u64 %rd553, __local_depot44;
cvta.local.u64 %SP, %rd553;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELi1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd227, [%rd1+184];
cvta.to.global.u64 %rd2, %rd227;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd228, %rd3, 536870911;
shl.b64 %rd229, %rd228, 1;
cvt.u32.u64	%r1, %rd229;
mov.u32 %r255, %tid.y;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB44_3;

cvt.u32.u64	%r30, %rd3;
and.b32 %r31, %r30, 536870911;
mul.lo.s32 %r32, %r255, %r31;
shl.b32 %r33, %r32, 1;
mul.wide.u32 %rd231, %r33, 4;
mov.u64 %rd232, sh;
add.s64 %rd473, %rd232, %rd231;
mov.u64 %rd230, 0;
mov.u64 %rd474, %rd230;

BB44_2:
mov.u64 %rd6, %rd474;
st.shared.u64 [%rd473], %rd230;
add.s64 %rd473, %rd473, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd474, %rd8;
@%p3 bra BB44_2;

BB44_3:
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p4, %r3, 0;
mov.u64 %rd477, 0;
mov.u64 %rd476, %rd477;
@%p4 bra BB44_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
add.s32 %r34, %r3, -1;
cvt.s64.s32	%rd236, %r34;
sub.s64 %rd237, %rd10, %rd9;
add.s64 %rd11, %rd237, %rd236;
cvt.s64.s32	%rd12, %r3;
or.b64 %rd238, %rd11, %rd12;
and.b64 %rd239, %rd238, -4294967296;
setp.eq.s64	%p5, %rd239, 0;
@%p5 bra BB44_6;

div.s64 %rd475, %rd11, %rd12;
bra.uni BB44_7;

BB44_6:
cvt.u32.u64	%r35, %rd12;
cvt.u32.u64	%r36, %rd11;
div.u32 %r37, %r36, %r35;
cvt.u64.u32	%rd475, %r37;

BB44_7:
ld.param.u64 %rd240, [%rd1+152];
mov.u32 %r38, %ctaid.x;
not.b64 %rd241, %rd240;
add.s64 %rd242, %rd475, %rd240;
and.b64 %rd243, %rd242, %rd241;
cvt.s64.s32	%rd244, %r38;
mul.lo.s64 %rd245, %rd243, %rd244;
add.s64 %rd246, %rd245, %rd9;
add.s64 %rd247, %rd246, %rd243;
min.s64 %rd476, %rd10, %rd246;
min.s64 %rd477, %rd10, %rd247;

BB44_8:
cvt.u64.u32	%rd248, %r255;
add.s64 %rd478, %rd476, %rd248;
setp.ge.s64	%p6, %rd478, %rd477;
@%p6 bra BB44_13;

ld.param.u64 %rd250, [%rd1+24];
cvta.to.global.u64 %rd21, %rd250;
ld.param.u64 %rd251, [%rd1+48];
ld.param.u64 %rd252, [%rd1+64];
cvta.to.global.u64 %rd22, %rd252;
mov.u32 %r39, %ntid.y;
cvt.u64.u32	%rd23, %r39;
mul.lo.s64 %rd24, %rd251, %rd23;
add.s64 %rd254, %rd476, %rd248;
mul.lo.s64 %rd25, %rd251, %rd254;
cvt.u32.u64	%r40, %rd3;
and.b32 %r41, %r40, 536870911;
mul.lo.s32 %r42, %r255, %r41;
shl.b32 %r43, %r42, 1;
mul.wide.u32 %rd255, %r43, 4;
mov.u64 %rd256, sh;
add.s64 %rd26, %rd256, %rd255;
mov.u64 %rd249, 0;
mov.u64 %rd483, %rd249;

BB44_10:
mov.u64 %rd479, %rd26;
mul.lo.s64 %rd258, %rd24, %rd483;
add.s64 %rd259, %rd25, %rd258;
shl.b64 %rd260, %rd259, 3;
add.s64 %rd480, %rd21, %rd260;
shl.b64 %rd261, %rd478, 3;
add.s64 %rd262, %rd22, %rd261;
ld.global.f64 %fd1, [%rd262];
mov.u64 %rd482, %rd249;
@%p2 bra BB44_12;

BB44_11:
mov.u64 %rd33, %rd482;
ld.global.f64 %fd5, [%rd480];
ld.shared.f64 %fd6, [%rd479];
fma.rn.f64 %fd7, %fd1, %fd5, %fd6;
st.shared.f64 [%rd479], %fd7;
add.s64 %rd480, %rd480, 8;
add.s64 %rd479, %rd479, 8;
add.s64 %rd36, %rd33, 1;
setp.lt.s64	%p8, %rd36, %rd3;
mov.u64 %rd482, %rd36;
@%p8 bra BB44_11;

BB44_12:
add.s64 %rd478, %rd23, %rd478;
setp.lt.s64	%p9, %rd478, %rd477;
add.s64 %rd483, %rd483, 1;
@%p9 bra BB44_10;

BB44_13:
mov.u32 %r4, %ntid.y;
neg.s32 %r44, %r4;
and.b32 %r45, %r4, %r44;
clz.b32 %r5, %r45;
add.s32 %r46, %r4, -1;
and.b32 %r6, %r46, %r4;
setp.eq.s32	%p10, %r6, 0;
@%p10 bra BB44_15;

add.u64 %rd263, %SP, 0;
cvta.to.local.u64 %rd264, %rd263;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd264], %rs1;
mov.u64 %rd265, $str1;
cvta.global.u64 %rd266, %rd265;
mov.u32 %r47, 0;
mov.u64 %rd267, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd266;
.param .b64 param1;
st.param.b64	[param1+0], %rd263;
.param .b32 param2;
st.param.b32	[param2+0], %r47;
.param .b64 param3;
st.param.b64	[param3+0], %rd263;
.param .b64 param4;
st.param.b64	[param4+0], %rd267;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB44_15:
@%p10 bra BB44_17;

add.u64 %rd268, %SP, 0;
cvta.to.local.u64 %rd269, %rd268;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd269], %rs2;
mov.u64 %rd270, $str2;
cvta.global.u64 %rd271, %rd270;
mov.u32 %r48, 0;
mov.u64 %rd272, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd271;
.param .b64 param1;
st.param.b64	[param1+0], %rd268;
.param .b32 param2;
st.param.b32	[param2+0], %r48;
.param .b64 param3;
st.param.b64	[param3+0], %rd268;
.param .b64 param4;
st.param.b64	[param4+0], %rd272;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB44_17:
xor.b32 %r7, %r46, %r255;
membar.cta;
and.b32 %r51, %r255, 1;
setp.eq.b32	%p12, %r51, 1;
and.b32 %r52, %r46, 1;
setp.eq.b32	%p13, %r52, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB44_21;

@%p2 bra BB44_21;

cvt.u32.u64	%r53, %rd3;
mov.u32 %r54, %tid.y;
mul.lo.s32 %r55, %r54, %r53;
mul.wide.u32 %rd274, %r55, 2;
and.b64 %rd275, %rd3, 4294967295;
shl.b64 %rd276, %rd275, 1;
sub.s64 %rd277, %rd274, %rd276;
shl.b64 %rd278, %rd277, 2;
mov.u64 %rd279, sh;
add.s64 %rd485, %rd279, %rd278;
mul.wide.u32 %rd280, %r55, 8;
add.s64 %rd484, %rd279, %rd280;
mov.u64 %rd486, 0;

BB44_20:
ld.volatile.shared.f64 %fd8, [%rd484];
ld.volatile.shared.f64 %fd9, [%rd485];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd484], %fd10;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p16, %rd486, %rd3;
@%p16 bra BB44_20;

BB44_21:
membar.cta;
and.b32 %r56, %r7, 3;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB44_25;

@%p2 bra BB44_25;

cvt.u32.u64	%r57, %rd3;
mov.u32 %r58, %tid.y;
mul.lo.s32 %r59, %r58, %r57;
mul.wide.u32 %rd282, %r59, 2;
shl.b64 %rd283, %rd3, 2;
and.b64 %rd284, %rd283, 8589934588;
sub.s64 %rd285, %rd282, %rd284;
shl.b64 %rd286, %rd285, 2;
mov.u64 %rd287, sh;
add.s64 %rd488, %rd287, %rd286;
mul.wide.u32 %rd288, %r59, 8;
add.s64 %rd487, %rd287, %rd288;
mov.u64 %rd489, 0;

BB44_24:
ld.volatile.shared.f64 %fd11, [%rd487];
ld.volatile.shared.f64 %fd12, [%rd488];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd487], %fd13;
add.s64 %rd488, %rd488, 8;
add.s64 %rd487, %rd487, 8;
add.s64 %rd489, %rd489, 1;
setp.lt.s64	%p19, %rd489, %rd3;
@%p19 bra BB44_24;

BB44_25:
membar.cta;
and.b32 %r60, %r7, 7;
setp.ne.s32	%p20, %r60, 0;
@%p20 bra BB44_29;

@%p2 bra BB44_29;

cvt.u32.u64	%r61, %rd3;
mov.u32 %r62, %tid.y;
mul.lo.s32 %r63, %r62, %r61;
mul.wide.u32 %rd290, %r63, 2;
shl.b64 %rd291, %rd3, 3;
and.b64 %rd292, %rd291, 8589934584;
sub.s64 %rd293, %rd290, %rd292;
shl.b64 %rd294, %rd293, 2;
mov.u64 %rd295, sh;
add.s64 %rd491, %rd295, %rd294;
mul.wide.u32 %rd296, %r63, 8;
add.s64 %rd490, %rd295, %rd296;
mov.u64 %rd492, 0;

BB44_28:
ld.volatile.shared.f64 %fd14, [%rd490];
ld.volatile.shared.f64 %fd15, [%rd491];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd490], %fd16;
add.s64 %rd491, %rd491, 8;
add.s64 %rd490, %rd490, 8;
add.s64 %rd492, %rd492, 1;
setp.lt.s64	%p22, %rd492, %rd3;
@%p22 bra BB44_28;

BB44_29:
membar.cta;
and.b32 %r64, %r7, 15;
setp.ne.s32	%p23, %r64, 0;
@%p23 bra BB44_33;

@%p2 bra BB44_33;

cvt.u32.u64	%r65, %rd3;
mov.u32 %r66, %tid.y;
mul.lo.s32 %r67, %r66, %r65;
mul.wide.u32 %rd298, %r67, 2;
shl.b64 %rd299, %rd3, 4;
and.b64 %rd300, %rd299, 8589934576;
sub.s64 %rd301, %rd298, %rd300;
shl.b64 %rd302, %rd301, 2;
mov.u64 %rd303, sh;
add.s64 %rd494, %rd303, %rd302;
mul.wide.u32 %rd304, %r67, 8;
add.s64 %rd493, %rd303, %rd304;
mov.u64 %rd495, 0;

BB44_32:
ld.volatile.shared.f64 %fd17, [%rd493];
ld.volatile.shared.f64 %fd18, [%rd494];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd493], %fd19;
add.s64 %rd494, %rd494, 8;
add.s64 %rd493, %rd493, 8;
add.s64 %rd495, %rd495, 1;
setp.lt.s64	%p25, %rd495, %rd3;
@%p25 bra BB44_32;

BB44_33:
membar.cta;
and.b32 %r68, %r7, 31;
setp.ne.s32	%p26, %r68, 0;
@%p26 bra BB44_37;

@%p2 bra BB44_37;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd306, %r71, 2;
shl.b64 %rd307, %rd3, 5;
and.b64 %rd308, %rd307, 8589934560;
sub.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 2;
mov.u64 %rd311, sh;
add.s64 %rd497, %rd311, %rd310;
mul.wide.u32 %rd312, %r71, 8;
add.s64 %rd496, %rd311, %rd312;
mov.u64 %rd498, 0;

BB44_36:
ld.volatile.shared.f64 %fd20, [%rd496];
ld.volatile.shared.f64 %fd21, [%rd497];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd496], %fd22;
add.s64 %rd497, %rd497, 8;
add.s64 %rd496, %rd496, 8;
add.s64 %rd498, %rd498, 1;
setp.lt.s64	%p28, %rd498, %rd3;
@%p28 bra BB44_36;

BB44_37:
membar.cta;
bar.sync 0;
shl.b32 %r8, %r7, 5;
setp.ge.u32	%p29, %r8, %r4;
@%p29 bra BB44_63;

xor.b32 %r9, %r8, %r46;
setp.lt.u32	%p30, %r46, 33;
@%p30 bra BB44_43;

mov.u32 %r75, %tid.y;
membar.cta;
and.b32 %r76, %r75, 1;
setp.eq.b32	%p31, %r76, 1;
setp.eq.b32	%p32, %r52, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB44_43;

@%p2 bra BB44_43;

cvt.u32.u64	%r78, %rd3;
mul.lo.s32 %r79, %r9, %r78;
mul.wide.u32 %rd314, %r79, 2;
shl.b64 %rd315, %rd3, 6;
and.b64 %rd316, %rd315, 8589934528;
sub.s64 %rd317, %rd314, %rd316;
shl.b64 %rd318, %rd317, 2;
mov.u64 %rd319, sh;
add.s64 %rd500, %rd319, %rd318;
mul.wide.u32 %rd320, %r79, 8;
add.s64 %rd499, %rd319, %rd320;
mov.u64 %rd501, 0;

BB44_42:
ld.volatile.shared.f64 %fd23, [%rd499];
ld.volatile.shared.f64 %fd24, [%rd500];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd499], %fd25;
add.s64 %rd500, %rd500, 8;
add.s64 %rd499, %rd499, 8;
add.s64 %rd501, %rd501, 1;
setp.lt.s64	%p35, %rd501, %rd3;
@%p35 bra BB44_42;

BB44_43:
setp.lt.u32	%p36, %r46, 65;
@%p36 bra BB44_48;

mov.u32 %r84, %tid.y;
xor.b32 %r85, %r46, %r84;
and.b32 %r86, %r85, 3;
membar.cta;
setp.ne.s32	%p37, %r86, 0;
@%p37 bra BB44_48;

@%p2 bra BB44_48;

cvt.u32.u64	%r87, %rd3;
mul.lo.s32 %r88, %r9, %r87;
mul.wide.u32 %rd322, %r88, 2;
shl.b64 %rd323, %rd3, 7;
and.b64 %rd324, %rd323, 8589934464;
sub.s64 %rd325, %rd322, %rd324;
shl.b64 %rd326, %rd325, 2;
mov.u64 %rd327, sh;
add.s64 %rd503, %rd327, %rd326;
mul.wide.u32 %rd328, %r88, 8;
add.s64 %rd502, %rd327, %rd328;
mov.u64 %rd504, 0;

BB44_47:
ld.volatile.shared.f64 %fd26, [%rd502];
ld.volatile.shared.f64 %fd27, [%rd503];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd502], %fd28;
add.s64 %rd503, %rd503, 8;
add.s64 %rd502, %rd502, 8;
add.s64 %rd504, %rd504, 1;
setp.lt.s64	%p39, %rd504, %rd3;
@%p39 bra BB44_47;

BB44_48:
setp.lt.u32	%p40, %r46, 129;
@%p40 bra BB44_53;

mov.u32 %r93, %tid.y;
xor.b32 %r94, %r46, %r93;
and.b32 %r95, %r94, 7;
membar.cta;
setp.ne.s32	%p41, %r95, 0;
@%p41 bra BB44_53;

@%p2 bra BB44_53;

cvt.u32.u64	%r96, %rd3;
mul.lo.s32 %r97, %r9, %r96;
mul.wide.u32 %rd330, %r97, 2;
shl.b64 %rd331, %rd3, 8;
and.b64 %rd332, %rd331, 8589934336;
sub.s64 %rd333, %rd330, %rd332;
shl.b64 %rd334, %rd333, 2;
mov.u64 %rd335, sh;
add.s64 %rd506, %rd335, %rd334;
mul.wide.u32 %rd336, %r97, 8;
add.s64 %rd505, %rd335, %rd336;
mov.u64 %rd507, 0;

BB44_52:
ld.volatile.shared.f64 %fd29, [%rd505];
ld.volatile.shared.f64 %fd30, [%rd506];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd505], %fd31;
add.s64 %rd506, %rd506, 8;
add.s64 %rd505, %rd505, 8;
add.s64 %rd507, %rd507, 1;
setp.lt.s64	%p43, %rd507, %rd3;
@%p43 bra BB44_52;

BB44_53:
setp.lt.u32	%p44, %r46, 257;
@%p44 bra BB44_58;

mov.u32 %r102, %tid.y;
xor.b32 %r103, %r46, %r102;
and.b32 %r104, %r103, 15;
membar.cta;
setp.ne.s32	%p45, %r104, 0;
@%p45 bra BB44_58;

@%p2 bra BB44_58;

cvt.u32.u64	%r105, %rd3;
mul.lo.s32 %r106, %r9, %r105;
mul.wide.u32 %rd338, %r106, 2;
shl.b64 %rd339, %rd3, 9;
and.b64 %rd340, %rd339, 8589934080;
sub.s64 %rd341, %rd338, %rd340;
shl.b64 %rd342, %rd341, 2;
mov.u64 %rd343, sh;
add.s64 %rd509, %rd343, %rd342;
mul.wide.u32 %rd344, %r106, 8;
add.s64 %rd508, %rd343, %rd344;
mov.u64 %rd510, 0;

BB44_57:
ld.volatile.shared.f64 %fd32, [%rd508];
ld.volatile.shared.f64 %fd33, [%rd509];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd508], %fd34;
add.s64 %rd509, %rd509, 8;
add.s64 %rd508, %rd508, 8;
add.s64 %rd510, %rd510, 1;
setp.lt.s64	%p47, %rd510, %rd3;
@%p47 bra BB44_57;

BB44_58:
setp.lt.u32	%p48, %r46, 513;
@%p48 bra BB44_63;

mov.u32 %r111, %tid.y;
xor.b32 %r112, %r46, %r111;
and.b32 %r113, %r112, 31;
membar.cta;
setp.ne.s32	%p49, %r113, 0;
@%p49 bra BB44_63;

@%p2 bra BB44_63;

cvt.u32.u64	%r114, %rd3;
mul.lo.s32 %r115, %r9, %r114;
mul.wide.u32 %rd346, %r115, 2;
shl.b64 %rd347, %rd3, 10;
and.b64 %rd348, %rd347, 8589933568;
sub.s64 %rd349, %rd346, %rd348;
shl.b64 %rd350, %rd349, 2;
mov.u64 %rd351, sh;
add.s64 %rd512, %rd351, %rd350;
mul.wide.u32 %rd352, %r115, 8;
add.s64 %rd511, %rd351, %rd352;
mov.u64 %rd513, 0;

BB44_62:
ld.volatile.shared.f64 %fd35, [%rd511];
ld.volatile.shared.f64 %fd36, [%rd512];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd511], %fd37;
add.s64 %rd512, %rd512, 8;
add.s64 %rd511, %rd511, 8;
add.s64 %rd513, %rd513, 1;
setp.lt.s64	%p51, %rd513, %rd3;
@%p51 bra BB44_62;

BB44_63:
mov.u32 %r10, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r11, %r46, %r1;
cvt.u64.u32	%rd119, %r11;
mul.lo.s32 %r118, %r10, %r1;
cvt.u64.u32	%rd120, %r118;
setp.ge.s32	%p52, %r255, %r1;
@%p52 bra BB44_65;

BB44_64:
cvt.s64.s32	%rd353, %r255;
add.s64 %rd354, %rd353, %rd119;
shl.b64 %rd355, %rd354, 2;
mov.u64 %rd356, sh;
add.s64 %rd357, %rd356, %rd355;
ld.shared.u32 %r119, [%rd357];
add.s64 %rd358, %rd353, %rd120;
shl.b64 %rd359, %rd358, 2;
add.s64 %rd360, %rd2, %rd359;
st.global.u32 [%rd360], %r119;
add.s32 %r255, %r255, %r4;
setp.lt.s32	%p53, %r255, %r1;
@%p53 bra BB44_64;

BB44_65:
mov.u32 %r259, %tid.y;
mov.u32 %r256, 0;
setp.ne.s32	%p54, %r259, 0;
@%p54 bra BB44_67;

ld.param.u64 %rd361, [%rd1+192];
cvta.to.global.u64 %rd362, %rd361;
add.s32 %r124, %r3, -1;
atom.global.inc.u32 %r125, [%rd362], %r124;
add.s32 %r126, %r125, 1;
setp.lt.u32	%p55, %r126, %r3;
selp.u32	%r256, 1, 0, %p55;

BB44_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r256, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r17, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r17, 0;
@%p56 bra BB44_125;

mov.u32 %r127, 31;
sub.s32 %r128, %r127, %r5;
mov.u32 %r130, %tid.y;
mul.wide.u32 %rd363, %r3, %r130;
shr.u64 %rd121, %rd363, %r128;
cvt.u32.u64	%r258, %rd121;
add.s32 %r131, %r130, 1;
mul.wide.u32 %rd364, %r3, %r131;
shr.u64 %rd365, %rd364, %r128;
cvt.u32.u64	%r19, %rd365;
@%p2 bra BB44_71;

cvt.u32.u64	%r132, %rd3;
and.b32 %r133, %r132, 536870911;
mul.lo.s32 %r135, %r130, %r133;
shl.b32 %r136, %r135, 1;
mul.wide.u32 %rd367, %r136, 4;
mov.u64 %rd368, sh;
add.s64 %rd514, %rd368, %rd367;
mov.u64 %rd366, 0;
mov.u64 %rd515, %rd366;

BB44_70:
mov.u64 %rd124, %rd515;
st.shared.u64 [%rd514], %rd366;
add.s64 %rd514, %rd514, 8;
add.s64 %rd126, %rd124, 1;
setp.lt.s64	%p58, %rd126, %rd3;
mov.u64 %rd515, %rd126;
@%p58 bra BB44_70;

BB44_71:
setp.ge.u32	%p59, %r258, %r19;
@%p59 bra BB44_76;

cvt.u32.u64	%r138, %rd3;
and.b32 %r139, %r138, 536870911;
cvt.u32.u64	%r140, %rd121;
mul.lo.s32 %r141, %r139, %r140;
shl.b32 %r20, %r141, 1;
mov.u32 %r257, 0;

BB44_73:
mul.lo.s32 %r145, %r130, %r139;
shl.b32 %r146, %r145, 1;
mul.wide.u32 %rd371, %r146, 4;
mov.u64 %rd372, sh;
add.s64 %rd516, %rd372, %rd371;
shl.b32 %r147, %r138, 1;
and.b32 %r148, %r147, 1073741822;
mad.lo.s32 %r149, %r148, %r257, %r20;
mul.wide.u32 %rd373, %r149, 4;
add.s64 %rd517, %rd2, %rd373;
mov.u64 %rd518, 0;
@%p2 bra BB44_75;

BB44_74:
ld.volatile.shared.f64 %fd38, [%rd516];
ld.volatile.global.f64 %fd39, [%rd517];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd516], %fd40;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p61, %rd518, %rd3;
@%p61 bra BB44_74;

BB44_75:
add.s32 %r258, %r258, 1;
setp.lt.u32	%p62, %r258, %r19;
add.s32 %r257, %r257, 1;
@%p62 bra BB44_73;

BB44_76:
@%p10 bra BB44_78;

add.u64 %rd374, %SP, 0;
cvta.to.local.u64 %rd375, %rd374;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd375], %rs3;
mov.u64 %rd376, $str2;
cvta.global.u64 %rd377, %rd376;
mov.u32 %r153, 0;
mov.u64 %rd378, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd377;
.param .b64 param1;
st.param.b64	[param1+0], %rd374;
.param .b32 param2;
st.param.b32	[param2+0], %r153;
.param .b64 param3;
st.param.b64	[param3+0], %rd374;
.param .b64 param4;
st.param.b64	[param4+0], %rd378;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB44_78:
membar.cta;
and.b32 %r157, %r130, 1;
setp.eq.b32	%p64, %r157, 1;
setp.eq.b32	%p65, %r52, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB44_82;

@%p2 bra BB44_82;

cvt.u32.u64	%r159, %rd3;
mul.lo.s32 %r161, %r130, %r159;
mul.wide.u32 %rd380, %r161, 2;
and.b64 %rd381, %rd3, 4294967295;
shl.b64 %rd382, %rd381, 1;
sub.s64 %rd383, %rd380, %rd382;
shl.b64 %rd384, %rd383, 2;
mov.u64 %rd385, sh;
add.s64 %rd520, %rd385, %rd384;
mul.wide.u32 %rd386, %r161, 8;
add.s64 %rd519, %rd385, %rd386;
mov.u64 %rd521, 0;

BB44_81:
ld.volatile.shared.f64 %fd41, [%rd519];
ld.volatile.shared.f64 %fd42, [%rd520];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd519], %fd43;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p68, %rd521, %rd3;
@%p68 bra BB44_81;

BB44_82:
xor.b32 %r165, %r46, %r130;
and.b32 %r166, %r165, 3;
membar.cta;
setp.ne.s32	%p69, %r166, 0;
@%p69 bra BB44_86;

@%p2 bra BB44_86;

cvt.u32.u64	%r167, %rd3;
mul.lo.s32 %r169, %r130, %r167;
mul.wide.u32 %rd388, %r169, 2;
shl.b64 %rd389, %rd3, 2;
and.b64 %rd390, %rd389, 8589934588;
sub.s64 %rd391, %rd388, %rd390;
shl.b64 %rd392, %rd391, 2;
mov.u64 %rd393, sh;
add.s64 %rd523, %rd393, %rd392;
mul.wide.u32 %rd394, %r169, 8;
add.s64 %rd522, %rd393, %rd394;
mov.u64 %rd524, 0;

BB44_85:
ld.volatile.shared.f64 %fd44, [%rd522];
ld.volatile.shared.f64 %fd45, [%rd523];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd522], %fd46;
add.s64 %rd523, %rd523, 8;
add.s64 %rd522, %rd522, 8;
add.s64 %rd524, %rd524, 1;
setp.lt.s64	%p71, %rd524, %rd3;
@%p71 bra BB44_85;

BB44_86:
and.b32 %r174, %r165, 7;
membar.cta;
setp.ne.s32	%p72, %r174, 0;
@%p72 bra BB44_90;

@%p2 bra BB44_90;

cvt.u32.u64	%r175, %rd3;
mul.lo.s32 %r177, %r130, %r175;
mul.wide.u32 %rd396, %r177, 2;
shl.b64 %rd397, %rd3, 3;
and.b64 %rd398, %rd397, 8589934584;
sub.s64 %rd399, %rd396, %rd398;
shl.b64 %rd400, %rd399, 2;
mov.u64 %rd401, sh;
add.s64 %rd526, %rd401, %rd400;
mul.wide.u32 %rd402, %r177, 8;
add.s64 %rd525, %rd401, %rd402;
mov.u64 %rd527, 0;

BB44_89:
ld.volatile.shared.f64 %fd47, [%rd525];
ld.volatile.shared.f64 %fd48, [%rd526];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd525], %fd49;
add.s64 %rd526, %rd526, 8;
add.s64 %rd525, %rd525, 8;
add.s64 %rd527, %rd527, 1;
setp.lt.s64	%p74, %rd527, %rd3;
@%p74 bra BB44_89;

BB44_90:
and.b32 %r182, %r165, 15;
membar.cta;
setp.ne.s32	%p75, %r182, 0;
@%p75 bra BB44_94;

@%p2 bra BB44_94;

cvt.u32.u64	%r183, %rd3;
mul.lo.s32 %r185, %r130, %r183;
mul.wide.u32 %rd404, %r185, 2;
shl.b64 %rd405, %rd3, 4;
and.b64 %rd406, %rd405, 8589934576;
sub.s64 %rd407, %rd404, %rd406;
shl.b64 %rd408, %rd407, 2;
mov.u64 %rd409, sh;
add.s64 %rd529, %rd409, %rd408;
mul.wide.u32 %rd410, %r185, 8;
add.s64 %rd528, %rd409, %rd410;
mov.u64 %rd530, 0;

BB44_93:
ld.volatile.shared.f64 %fd50, [%rd528];
ld.volatile.shared.f64 %fd51, [%rd529];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd528], %fd52;
add.s64 %rd529, %rd529, 8;
add.s64 %rd528, %rd528, 8;
add.s64 %rd530, %rd530, 1;
setp.lt.s64	%p77, %rd530, %rd3;
@%p77 bra BB44_93;

BB44_94:
and.b32 %r190, %r165, 31;
membar.cta;
setp.ne.s32	%p78, %r190, 0;
@%p78 bra BB44_98;

@%p2 bra BB44_98;

cvt.u32.u64	%r191, %rd3;
mul.lo.s32 %r193, %r130, %r191;
mul.wide.u32 %rd412, %r193, 2;
shl.b64 %rd413, %rd3, 5;
and.b64 %rd414, %rd413, 8589934560;
sub.s64 %rd415, %rd412, %rd414;
shl.b64 %rd416, %rd415, 2;
mov.u64 %rd417, sh;
add.s64 %rd532, %rd417, %rd416;
mul.wide.u32 %rd418, %r193, 8;
add.s64 %rd531, %rd417, %rd418;
mov.u64 %rd533, 0;

BB44_97:
ld.volatile.shared.f64 %fd53, [%rd531];
ld.volatile.shared.f64 %fd54, [%rd532];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd531], %fd55;
add.s64 %rd532, %rd532, 8;
add.s64 %rd531, %rd531, 8;
add.s64 %rd533, %rd533, 1;
setp.lt.s64	%p80, %rd533, %rd3;
@%p80 bra BB44_97;

BB44_98:
shl.b32 %r198, %r165, 5;
setp.lt.u32	%p1, %r198, %r4;
membar.cta;
bar.sync 0;
@!%p1 bra BB44_124;
bra.uni BB44_99;

BB44_99:
xor.b32 %r25, %r198, %r46;
setp.lt.u32	%p81, %r46, 33;
@%p81 bra BB44_104;

membar.cta;
setp.eq.b32	%p82, %r157, 1;
setp.eq.b32	%p83, %r52, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB44_104;

@%p2 bra BB44_104;

cvt.u32.u64	%r209, %rd3;
mul.lo.s32 %r210, %r25, %r209;
mul.wide.u32 %rd420, %r210, 2;
shl.b64 %rd421, %rd3, 6;
and.b64 %rd422, %rd421, 8589934528;
sub.s64 %rd423, %rd420, %rd422;
shl.b64 %rd424, %rd423, 2;
mov.u64 %rd425, sh;
add.s64 %rd535, %rd425, %rd424;
mul.wide.u32 %rd426, %r210, 8;
add.s64 %rd534, %rd425, %rd426;
mov.u64 %rd536, 0;

BB44_103:
ld.volatile.shared.f64 %fd56, [%rd534];
ld.volatile.shared.f64 %fd57, [%rd535];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd534], %fd58;
add.s64 %rd535, %rd535, 8;
add.s64 %rd534, %rd534, 8;
add.s64 %rd536, %rd536, 1;
setp.lt.s64	%p86, %rd536, %rd3;
@%p86 bra BB44_103;

BB44_104:
setp.lt.u32	%p87, %r46, 65;
@%p87 bra BB44_109;

membar.cta;
@%p69 bra BB44_109;

@%p2 bra BB44_109;

cvt.u32.u64	%r218, %rd3;
mul.lo.s32 %r219, %r25, %r218;
mul.wide.u32 %rd428, %r219, 2;
shl.b64 %rd429, %rd3, 7;
and.b64 %rd430, %rd429, 8589934464;
sub.s64 %rd431, %rd428, %rd430;
shl.b64 %rd432, %rd431, 2;
mov.u64 %rd433, sh;
add.s64 %rd538, %rd433, %rd432;
mul.wide.u32 %rd434, %r219, 8;
add.s64 %rd537, %rd433, %rd434;
mov.u64 %rd539, 0;

BB44_108:
ld.volatile.shared.f64 %fd59, [%rd537];
ld.volatile.shared.f64 %fd60, [%rd538];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd537], %fd61;
add.s64 %rd538, %rd538, 8;
add.s64 %rd537, %rd537, 8;
add.s64 %rd539, %rd539, 1;
setp.lt.s64	%p90, %rd539, %rd3;
@%p90 bra BB44_108;

BB44_109:
setp.lt.u32	%p91, %r46, 129;
@%p91 bra BB44_114;

membar.cta;
@%p72 bra BB44_114;

@%p2 bra BB44_114;

cvt.u32.u64	%r227, %rd3;
mul.lo.s32 %r228, %r25, %r227;
mul.wide.u32 %rd436, %r228, 2;
shl.b64 %rd437, %rd3, 8;
and.b64 %rd438, %rd437, 8589934336;
sub.s64 %rd439, %rd436, %rd438;
shl.b64 %rd440, %rd439, 2;
mov.u64 %rd441, sh;
add.s64 %rd541, %rd441, %rd440;
mul.wide.u32 %rd442, %r228, 8;
add.s64 %rd540, %rd441, %rd442;
mov.u64 %rd542, 0;

BB44_113:
ld.volatile.shared.f64 %fd62, [%rd540];
ld.volatile.shared.f64 %fd63, [%rd541];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd540], %fd64;
add.s64 %rd541, %rd541, 8;
add.s64 %rd540, %rd540, 8;
add.s64 %rd542, %rd542, 1;
setp.lt.s64	%p94, %rd542, %rd3;
@%p94 bra BB44_113;

BB44_114:
setp.lt.u32	%p95, %r46, 257;
@%p95 bra BB44_119;

membar.cta;
@%p75 bra BB44_119;

@%p2 bra BB44_119;

cvt.u32.u64	%r236, %rd3;
mul.lo.s32 %r237, %r25, %r236;
mul.wide.u32 %rd444, %r237, 2;
shl.b64 %rd445, %rd3, 9;
and.b64 %rd446, %rd445, 8589934080;
sub.s64 %rd447, %rd444, %rd446;
shl.b64 %rd448, %rd447, 2;
mov.u64 %rd449, sh;
add.s64 %rd544, %rd449, %rd448;
mul.wide.u32 %rd450, %r237, 8;
add.s64 %rd543, %rd449, %rd450;
mov.u64 %rd545, 0;

BB44_118:
ld.volatile.shared.f64 %fd65, [%rd543];
ld.volatile.shared.f64 %fd66, [%rd544];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd543], %fd67;
add.s64 %rd544, %rd544, 8;
add.s64 %rd543, %rd543, 8;
add.s64 %rd545, %rd545, 1;
setp.lt.s64	%p98, %rd545, %rd3;
@%p98 bra BB44_118;

BB44_119:
setp.lt.u32	%p99, %r46, 513;
@%p99 bra BB44_124;

membar.cta;
@%p78 bra BB44_124;

@%p2 bra BB44_124;

cvt.u32.u64	%r245, %rd3;
mul.lo.s32 %r246, %r25, %r245;
mul.wide.u32 %rd452, %r246, 2;
shl.b64 %rd453, %rd3, 10;
and.b64 %rd454, %rd453, 8589933568;
sub.s64 %rd455, %rd452, %rd454;
shl.b64 %rd456, %rd455, 2;
mov.u64 %rd457, sh;
add.s64 %rd547, %rd457, %rd456;
mul.wide.u32 %rd458, %r246, 8;
add.s64 %rd546, %rd457, %rd458;
mov.u64 %rd548, 0;

BB44_123:
ld.volatile.shared.f64 %fd68, [%rd546];
ld.volatile.shared.f64 %fd69, [%rd547];
add.f64 %fd70, %fd69, %fd68;
st.volatile.shared.f64 [%rd546], %fd70;
add.s64 %rd547, %rd547, 8;
add.s64 %rd546, %rd546, 8;
add.s64 %rd548, %rd548, 1;
setp.lt.s64	%p102, %rd548, %rd3;
@%p102 bra BB44_123;

BB44_124:
bar.sync 0;

BB44_125:
@%p56 bra BB44_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p104, %rs4, 0;
@%p104 bra BB44_128;

ld.param.u64 %rd459, [%rd1+168];
cvta.to.global.u64 %rd549, %rd459;
bra.uni BB44_129;

BB44_128:
ld.param.u64 %rd460, [%rd1+200];
setp.eq.s64	%p105, %rd460, 0;
cvta.to.global.u64 %rd461, %rd460;
selp.b64	%rd549, %rd2, %rd461, %p105;

BB44_129:
@%p54 bra BB44_135;

@%p2 bra BB44_135;

ld.param.f64 %fd2, [%rd1+80];
ld.param.u64 %rd463, [%rd1+96];
cvta.to.global.u64 %rd550, %rd463;
cvt.u32.u64	%r250, %rd3;
and.b32 %r251, %r250, 536870911;
mul.lo.s32 %r252, %r46, %r251;
shl.b32 %r253, %r252, 1;
mul.wide.u32 %rd464, %r253, 4;
mov.u64 %rd465, sh;
add.s64 %rd551, %rd465, %rd464;
mov.u64 %rd552, 0;

BB44_132:
setp.eq.f64	%p108, %fd2, 0d0000000000000000;
mov.f64 %fd75, 0d0000000000000000;
@%p108 bra BB44_134;

ld.global.f64 %fd72, [%rd550];
mul.f64 %fd75, %fd2, %fd72;

BB44_134:
ld.shared.f64 %fd73, [%rd551];
add.f64 %fd74, %fd75, %fd73;
st.global.f64 [%rd550], %fd74;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p109, %rd552, %rd3;
@%p109 bra BB44_132;

BB44_135:
setp.lt.u32	%p110, %r1, 33;
@%p110 bra BB44_137;

bar.sync 0;

BB44_137:
setp.ge.u32	%p111, %r259, %r1;
@%p111 bra BB44_139;

BB44_138:
cvt.u64.u32	%rd466, %r259;
add.s64 %rd467, %rd466, %rd119;
shl.b64 %rd468, %rd467, 2;
mov.u64 %rd469, sh;
add.s64 %rd470, %rd469, %rd468;
ld.shared.u32 %r254, [%rd470];
mul.wide.u32 %rd471, %r259, 4;
add.s64 %rd472, %rd549, %rd471;
st.global.u32 [%rd472], %r254;
add.s32 %r259, %r259, %r4;
setp.lt.u32	%p112, %r259, %r1;
@%p112 bra BB44_138;

BB44_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot45[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<5>;
.reg .b32 %r<235>;
.reg .f64 %fd<78>;
.reg .b64 %rd<561>;


mov.u64 %rd560, __local_depot45;
cvta.local.u64 %SP, %rd560;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi0ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd223, [%rd1+184];
cvta.to.global.u64 %rd2, %rd223;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd224, %rd3, 536870911;
shl.b64 %rd225, %rd224, 1;
cvt.u32.u64	%r1, %rd225;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB45_3;

mov.u32 %r34, %tid.y;
cvt.u32.u64	%r35, %rd3;
and.b32 %r36, %r35, 536870911;
mul.lo.s32 %r37, %r34, %r36;
shl.b32 %r38, %r37, 1;
mul.wide.u32 %rd227, %r38, 4;
mov.u64 %rd228, sh;
add.s64 %rd480, %rd228, %rd227;
mov.u64 %rd226, 0;
mov.u64 %rd481, %rd226;

BB45_2:
mov.u64 %rd6, %rd481;
st.shared.u64 [%rd480], %rd226;
add.s64 %rd480, %rd480, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd481, %rd8;
@%p3 bra BB45_2;

BB45_3:
mov.u32 %r2, %nctaid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd484, 0;
mov.u64 %rd483, %rd484;
@%p4 bra BB45_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
sub.s64 %rd232, %rd10, %rd9;
add.s32 %r39, %r2, -1;
cvt.s64.s32	%rd233, %r39;
add.s64 %rd234, %rd232, %rd233;
cvt.s64.s32	%rd235, %r2;
or.b64 %rd236, %rd234, %rd235;
and.b64 %rd237, %rd236, -4294967296;
setp.eq.s64	%p5, %rd237, 0;
@%p5 bra BB45_6;

div.s64 %rd482, %rd234, %rd235;
bra.uni BB45_7;

BB45_6:
cvt.u64.u32	%rd242, %r39;
add.s64 %rd244, %rd232, %rd242;
cvt.u32.u64	%r42, %rd244;
div.u32 %r43, %r42, %r2;
cvt.u64.u32	%rd482, %r43;

BB45_7:
ld.param.u64 %rd245, [%rd1+152];
not.b64 %rd246, %rd245;
add.s64 %rd247, %rd482, %rd245;
and.b64 %rd248, %rd247, %rd246;
mov.u32 %r44, %ctaid.x;
cvt.s64.s32	%rd249, %r44;
mul.lo.s64 %rd250, %rd248, %rd249;
add.s64 %rd251, %rd250, %rd9;
add.s64 %rd252, %rd251, %rd248;
min.s64 %rd483, %rd10, %rd251;
min.s64 %rd484, %rd10, %rd252;

BB45_8:
mov.u32 %r230, %tid.y;
cvt.u64.u32	%rd253, %r230;
add.s64 %rd485, %rd483, %rd253;
setp.ge.s64	%p6, %rd485, %rd484;
@%p6 bra BB45_13;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd255, [%rd1+24];
cvta.to.global.u64 %rd19, %rd255;
ld.param.u64 %rd256, [%rd1+48];
ld.param.u64 %rd257, [%rd1+64];
cvta.to.global.u64 %rd20, %rd257;
mov.u32 %r46, %ntid.y;
cvt.u64.u32	%rd258, %r46;
mul.lo.s64 %rd21, %rd256, %rd258;
mov.u32 %r47, %tid.y;
cvt.u64.u32	%rd259, %r47;
add.s64 %rd260, %rd483, %rd259;
mul.lo.s64 %rd22, %rd256, %rd260;
mov.u64 %rd254, 0;
mov.u64 %rd490, %rd254;

BB45_10:
cvt.u32.u64	%r48, %rd3;
and.b32 %r49, %r48, 536870911;
mul.lo.s32 %r51, %r47, %r49;
shl.b32 %r52, %r51, 1;
mul.wide.u32 %rd262, %r52, 4;
mov.u64 %rd263, sh;
add.s64 %rd486, %rd263, %rd262;
mul.lo.s64 %rd264, %rd21, %rd490;
add.s64 %rd265, %rd22, %rd264;
shl.b64 %rd266, %rd265, 3;
add.s64 %rd487, %rd19, %rd266;
shl.b64 %rd267, %rd485, 3;
add.s64 %rd268, %rd20, %rd267;
ld.global.f64 %fd2, [%rd268];
mov.u64 %rd489, %rd254;
@%p2 bra BB45_12;

BB45_11:
mov.u64 %rd29, %rd489;
ld.global.f64 %fd6, [%rd487];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd486];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd486], %fd9;
add.s64 %rd487, %rd487, 8;
add.s64 %rd486, %rd486, 8;
add.s64 %rd32, %rd29, 1;
setp.lt.s64	%p8, %rd32, %rd3;
mov.u64 %rd489, %rd32;
@%p8 bra BB45_11;

BB45_12:
add.s64 %rd485, %rd258, %rd485;
setp.lt.s64	%p9, %rd485, %rd484;
add.s64 %rd490, %rd490, 1;
@%p9 bra BB45_10;

BB45_13:
mov.u32 %r3, %ntid.y;
neg.s32 %r54, %r3;
and.b32 %r55, %r3, %r54;
clz.b32 %r4, %r55;
add.s32 %r56, %r3, -1;
and.b32 %r5, %r56, %r3;
setp.eq.s32	%p10, %r5, 0;
@%p10 bra BB45_15;

add.u64 %rd270, %SP, 0;
cvta.to.local.u64 %rd271, %rd270;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd271], %rs1;
mov.u64 %rd272, $str1;
cvta.global.u64 %rd273, %rd272;
mov.u32 %r57, 0;
mov.u64 %rd274, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd273;
.param .b64 param1;
st.param.b64	[param1+0], %rd270;
.param .b32 param2;
st.param.b32	[param2+0], %r57;
.param .b64 param3;
st.param.b64	[param3+0], %rd270;
.param .b64 param4;
st.param.b64	[param4+0], %rd274;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB45_15:
@%p10 bra BB45_17;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd276], %rs2;
mov.u64 %rd277, $str2;
cvta.global.u64 %rd278, %rd277;
mov.u32 %r58, 0;
mov.u64 %rd279, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd278;
.param .b64 param1;
st.param.b64	[param1+0], %rd275;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd275;
.param .b64 param4;
st.param.b64	[param4+0], %rd279;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB45_17:
xor.b32 %r6, %r56, %r230;
membar.cta;
and.b32 %r7, %r6, 1;
and.b32 %r61, %r230, 1;
setp.eq.b32	%p12, %r61, 1;
and.b32 %r62, %r56, 1;
setp.eq.b32	%p13, %r62, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB45_21;

@%p2 bra BB45_21;

cvt.u32.u64	%r63, %rd3;
mov.u32 %r64, %tid.y;
mul.lo.s32 %r65, %r64, %r63;
mul.wide.u32 %rd281, %r65, 2;
and.b64 %rd282, %rd3, 4294967295;
shl.b64 %rd283, %rd282, 1;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd492, %rd286, %rd285;
mul.wide.u32 %rd287, %r65, 8;
add.s64 %rd491, %rd286, %rd287;
mov.u64 %rd493, 0;

BB45_20:
ld.volatile.shared.f64 %fd10, [%rd491];
ld.volatile.shared.f64 %fd11, [%rd492];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd491], %fd12;
add.s64 %rd492, %rd492, 8;
add.s64 %rd491, %rd491, 8;
add.s64 %rd493, %rd493, 1;
setp.lt.s64	%p16, %rd493, %rd3;
@%p16 bra BB45_20;

BB45_21:
membar.cta;
and.b32 %r8, %r6, 3;
setp.ne.s32	%p17, %r8, 0;
@%p17 bra BB45_25;

@%p2 bra BB45_25;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 2;
and.b64 %rd291, %rd290, 8589934588;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd495, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd494, %rd294, %rd295;
mov.u64 %rd496, 0;

BB45_24:
ld.volatile.shared.f64 %fd13, [%rd494];
ld.volatile.shared.f64 %fd14, [%rd495];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd494], %fd15;
add.s64 %rd495, %rd495, 8;
add.s64 %rd494, %rd494, 8;
add.s64 %rd496, %rd496, 1;
setp.lt.s64	%p19, %rd496, %rd3;
@%p19 bra BB45_24;

BB45_25:
membar.cta;
and.b32 %r9, %r6, 7;
setp.ne.s32	%p20, %r9, 0;
@%p20 bra BB45_29;

@%p2 bra BB45_29;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd297, %r71, 2;
shl.b64 %rd298, %rd3, 3;
and.b64 %rd299, %rd298, 8589934584;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd498, %rd302, %rd301;
mul.wide.u32 %rd303, %r71, 8;
add.s64 %rd497, %rd302, %rd303;
mov.u64 %rd499, 0;

BB45_28:
ld.volatile.shared.f64 %fd16, [%rd497];
ld.volatile.shared.f64 %fd17, [%rd498];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd497], %fd18;
add.s64 %rd498, %rd498, 8;
add.s64 %rd497, %rd497, 8;
add.s64 %rd499, %rd499, 1;
setp.lt.s64	%p22, %rd499, %rd3;
@%p22 bra BB45_28;

BB45_29:
membar.cta;
and.b32 %r10, %r6, 15;
setp.ne.s32	%p23, %r10, 0;
@%p23 bra BB45_33;

@%p2 bra BB45_33;

cvt.u32.u64	%r72, %rd3;
mov.u32 %r73, %tid.y;
mul.lo.s32 %r74, %r73, %r72;
mul.wide.u32 %rd305, %r74, 2;
shl.b64 %rd306, %rd3, 4;
and.b64 %rd307, %rd306, 8589934576;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd501, %rd310, %rd309;
mul.wide.u32 %rd311, %r74, 8;
add.s64 %rd500, %rd310, %rd311;
mov.u64 %rd502, 0;

BB45_32:
ld.volatile.shared.f64 %fd19, [%rd500];
ld.volatile.shared.f64 %fd20, [%rd501];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd500], %fd21;
add.s64 %rd501, %rd501, 8;
add.s64 %rd500, %rd500, 8;
add.s64 %rd502, %rd502, 1;
setp.lt.s64	%p25, %rd502, %rd3;
@%p25 bra BB45_32;

BB45_33:
membar.cta;
and.b32 %r11, %r6, 31;
setp.ne.s32	%p26, %r11, 0;
@%p26 bra BB45_37;

@%p2 bra BB45_37;

cvt.u32.u64	%r75, %rd3;
mov.u32 %r76, %tid.y;
mul.lo.s32 %r77, %r76, %r75;
mul.wide.u32 %rd313, %r77, 2;
shl.b64 %rd314, %rd3, 5;
and.b64 %rd315, %rd314, 8589934560;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd504, %rd318, %rd317;
mul.wide.u32 %rd319, %r77, 8;
add.s64 %rd503, %rd318, %rd319;
mov.u64 %rd505, 0;

BB45_36:
ld.volatile.shared.f64 %fd22, [%rd503];
ld.volatile.shared.f64 %fd23, [%rd504];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd503], %fd24;
add.s64 %rd504, %rd504, 8;
add.s64 %rd503, %rd503, 8;
add.s64 %rd505, %rd505, 1;
setp.lt.s64	%p28, %rd505, %rd3;
@%p28 bra BB45_36;

BB45_37:
membar.cta;
bar.sync 0;
shl.b32 %r12, %r6, 5;
setp.ge.u32	%p29, %r12, %r3;
@%p29 bra BB45_63;

xor.b32 %r13, %r12, %r56;
setp.lt.u32	%p30, %r56, 33;
@%p30 bra BB45_43;

membar.cta;
setp.ne.s32	%p31, %r7, 0;
@%p31 bra BB45_43;

@%p2 bra BB45_43;

cvt.u32.u64	%r79, %rd3;
mul.lo.s32 %r80, %r13, %r79;
mul.wide.u32 %rd321, %r80, 2;
shl.b64 %rd322, %rd3, 6;
and.b64 %rd323, %rd322, 8589934528;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd507, %rd326, %rd325;
mul.wide.u32 %rd327, %r80, 8;
add.s64 %rd506, %rd326, %rd327;
mov.u64 %rd508, 0;

BB45_42:
ld.volatile.shared.f64 %fd25, [%rd506];
ld.volatile.shared.f64 %fd26, [%rd507];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd506], %fd27;
add.s64 %rd507, %rd507, 8;
add.s64 %rd506, %rd506, 8;
add.s64 %rd508, %rd508, 1;
setp.lt.s64	%p33, %rd508, %rd3;
@%p33 bra BB45_42;

BB45_43:
setp.lt.u32	%p34, %r56, 65;
@%p34 bra BB45_48;

membar.cta;
@%p17 bra BB45_48;

@%p2 bra BB45_48;

cvt.u32.u64	%r82, %rd3;
mul.lo.s32 %r83, %r13, %r82;
mul.wide.u32 %rd329, %r83, 2;
shl.b64 %rd330, %rd3, 7;
and.b64 %rd331, %rd330, 8589934464;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd510, %rd334, %rd333;
mul.wide.u32 %rd335, %r83, 8;
add.s64 %rd509, %rd334, %rd335;
mov.u64 %rd511, 0;

BB45_47:
ld.volatile.shared.f64 %fd28, [%rd509];
ld.volatile.shared.f64 %fd29, [%rd510];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd509], %fd30;
add.s64 %rd510, %rd510, 8;
add.s64 %rd509, %rd509, 8;
add.s64 %rd511, %rd511, 1;
setp.lt.s64	%p37, %rd511, %rd3;
@%p37 bra BB45_47;

BB45_48:
setp.lt.u32	%p38, %r56, 129;
@%p38 bra BB45_53;

membar.cta;
@%p20 bra BB45_53;

@%p2 bra BB45_53;

cvt.u32.u64	%r85, %rd3;
mul.lo.s32 %r86, %r13, %r85;
mul.wide.u32 %rd337, %r86, 2;
shl.b64 %rd338, %rd3, 8;
and.b64 %rd339, %rd338, 8589934336;
sub.s64 %rd340, %rd337, %rd339;
shl.b64 %rd341, %rd340, 2;
mov.u64 %rd342, sh;
add.s64 %rd513, %rd342, %rd341;
mul.wide.u32 %rd343, %r86, 8;
add.s64 %rd512, %rd342, %rd343;
mov.u64 %rd514, 0;

BB45_52:
ld.volatile.shared.f64 %fd31, [%rd512];
ld.volatile.shared.f64 %fd32, [%rd513];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd512], %fd33;
add.s64 %rd513, %rd513, 8;
add.s64 %rd512, %rd512, 8;
add.s64 %rd514, %rd514, 1;
setp.lt.s64	%p41, %rd514, %rd3;
@%p41 bra BB45_52;

BB45_53:
setp.lt.u32	%p42, %r56, 257;
@%p42 bra BB45_58;

membar.cta;
@%p23 bra BB45_58;

@%p2 bra BB45_58;

cvt.u32.u64	%r88, %rd3;
mul.lo.s32 %r89, %r13, %r88;
mul.wide.u32 %rd345, %r89, 2;
shl.b64 %rd346, %rd3, 9;
and.b64 %rd347, %rd346, 8589934080;
sub.s64 %rd348, %rd345, %rd347;
shl.b64 %rd349, %rd348, 2;
mov.u64 %rd350, sh;
add.s64 %rd516, %rd350, %rd349;
mul.wide.u32 %rd351, %r89, 8;
add.s64 %rd515, %rd350, %rd351;
mov.u64 %rd517, 0;

BB45_57:
ld.volatile.shared.f64 %fd34, [%rd515];
ld.volatile.shared.f64 %fd35, [%rd516];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd515], %fd36;
add.s64 %rd516, %rd516, 8;
add.s64 %rd515, %rd515, 8;
add.s64 %rd517, %rd517, 1;
setp.lt.s64	%p45, %rd517, %rd3;
@%p45 bra BB45_57;

BB45_58:
setp.lt.u32	%p46, %r56, 513;
@%p46 bra BB45_63;

membar.cta;
@%p26 bra BB45_63;

@%p2 bra BB45_63;

cvt.u32.u64	%r91, %rd3;
mul.lo.s32 %r92, %r13, %r91;
mul.wide.u32 %rd353, %r92, 2;
shl.b64 %rd354, %rd3, 10;
and.b64 %rd355, %rd354, 8589933568;
sub.s64 %rd356, %rd353, %rd355;
shl.b64 %rd357, %rd356, 2;
mov.u64 %rd358, sh;
add.s64 %rd519, %rd358, %rd357;
mul.wide.u32 %rd359, %r92, 8;
add.s64 %rd518, %rd358, %rd359;
mov.u64 %rd520, 0;

BB45_62:
ld.volatile.shared.f64 %fd37, [%rd518];
ld.volatile.shared.f64 %fd38, [%rd519];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd518], %fd39;
add.s64 %rd519, %rd519, 8;
add.s64 %rd518, %rd518, 8;
add.s64 %rd520, %rd520, 1;
setp.lt.s64	%p49, %rd520, %rd3;
@%p49 bra BB45_62;

BB45_63:
mov.u32 %r14, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r15, %r56, %r1;
cvt.u64.u32	%rd115, %r15;
mul.lo.s32 %r94, %r14, %r1;
cvt.u64.u32	%rd116, %r94;
setp.ge.s32	%p50, %r230, %r1;
@%p50 bra BB45_65;

BB45_64:
cvt.s64.s32	%rd360, %r230;
add.s64 %rd361, %rd360, %rd115;
shl.b64 %rd362, %rd361, 2;
mov.u64 %rd363, sh;
add.s64 %rd364, %rd363, %rd362;
ld.shared.u32 %r95, [%rd364];
add.s64 %rd365, %rd360, %rd116;
shl.b64 %rd366, %rd365, 2;
add.s64 %rd367, %rd2, %rd366;
st.global.u32 [%rd367], %r95;
add.s32 %r230, %r230, %r3;
setp.lt.s32	%p51, %r230, %r1;
@%p51 bra BB45_64;

BB45_65:
mov.u32 %r234, %tid.y;
mov.u32 %r231, 0;
setp.ne.s32	%p52, %r234, 0;
@%p52 bra BB45_67;

ld.param.u64 %rd368, [%rd1+192];
cvta.to.global.u64 %rd369, %rd368;
add.s32 %r99, %r2, -1;
atom.global.inc.u32 %r100, [%rd369], %r99;
add.s32 %r101, %r100, 1;
setp.lt.u32	%p53, %r101, %r2;
selp.u32	%r231, 1, 0, %p53;

BB45_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r231, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r21, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r21, 0;
@%p54 bra BB45_125;

mov.u32 %r102, 31;
sub.s32 %r103, %r102, %r4;
mov.u32 %r105, %tid.y;
mul.wide.u32 %rd370, %r2, %r105;
shr.u64 %rd117, %rd370, %r103;
cvt.u32.u64	%r233, %rd117;
add.s32 %r106, %r105, 1;
mul.wide.u32 %rd371, %r2, %r106;
shr.u64 %rd372, %rd371, %r103;
cvt.u32.u64	%r23, %rd372;
@%p2 bra BB45_71;

cvt.u32.u64	%r107, %rd3;
and.b32 %r108, %r107, 536870911;
mul.lo.s32 %r110, %r105, %r108;
shl.b32 %r111, %r110, 1;
mul.wide.u32 %rd374, %r111, 4;
mov.u64 %rd375, sh;
add.s64 %rd521, %rd375, %rd374;
mov.u64 %rd373, 0;
mov.u64 %rd522, %rd373;

BB45_70:
mov.u64 %rd120, %rd522;
st.shared.u64 [%rd521], %rd373;
add.s64 %rd521, %rd521, 8;
add.s64 %rd122, %rd120, 1;
setp.lt.s64	%p56, %rd122, %rd3;
mov.u64 %rd522, %rd122;
@%p56 bra BB45_70;

BB45_71:
setp.ge.u32	%p57, %r233, %r23;
@%p57 bra BB45_76;

cvt.u32.u64	%r113, %rd3;
and.b32 %r114, %r113, 536870911;
cvt.u32.u64	%r115, %rd117;
mul.lo.s32 %r116, %r114, %r115;
shl.b32 %r24, %r116, 1;
mov.u32 %r232, 0;

BB45_73:
mul.lo.s32 %r120, %r105, %r114;
shl.b32 %r121, %r120, 1;
mul.wide.u32 %rd378, %r121, 4;
mov.u64 %rd379, sh;
add.s64 %rd523, %rd379, %rd378;
shl.b32 %r122, %r113, 1;
and.b32 %r123, %r122, 1073741822;
mad.lo.s32 %r124, %r123, %r232, %r24;
mul.wide.u32 %rd380, %r124, 4;
add.s64 %rd524, %rd2, %rd380;
mov.u64 %rd525, 0;
@%p2 bra BB45_75;

BB45_74:
ld.volatile.shared.f64 %fd40, [%rd523];
ld.volatile.global.f64 %fd41, [%rd524];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd523], %fd42;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p59, %rd525, %rd3;
@%p59 bra BB45_74;

BB45_75:
add.s32 %r233, %r233, 1;
setp.lt.u32	%p60, %r233, %r23;
add.s32 %r232, %r232, 1;
@%p60 bra BB45_73;

BB45_76:
@%p10 bra BB45_78;

add.u64 %rd381, %SP, 0;
cvta.to.local.u64 %rd382, %rd381;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd382], %rs3;
mov.u64 %rd383, $str2;
cvta.global.u64 %rd384, %rd383;
mov.u32 %r128, 0;
mov.u64 %rd385, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd384;
.param .b64 param1;
st.param.b64	[param1+0], %rd381;
.param .b32 param2;
st.param.b32	[param2+0], %r128;
.param .b64 param3;
st.param.b64	[param3+0], %rd381;
.param .b64 param4;
st.param.b64	[param4+0], %rd385;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB45_78:
membar.cta;
and.b32 %r132, %r105, 1;
setp.eq.b32	%p62, %r132, 1;
setp.eq.b32	%p63, %r62, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB45_82;

@%p2 bra BB45_82;

cvt.u32.u64	%r134, %rd3;
mul.lo.s32 %r136, %r105, %r134;
mul.wide.u32 %rd387, %r136, 2;
and.b64 %rd388, %rd3, 4294967295;
shl.b64 %rd389, %rd388, 1;
sub.s64 %rd390, %rd387, %rd389;
shl.b64 %rd391, %rd390, 2;
mov.u64 %rd392, sh;
add.s64 %rd527, %rd392, %rd391;
mul.wide.u32 %rd393, %r136, 8;
add.s64 %rd526, %rd392, %rd393;
mov.u64 %rd528, 0;

BB45_81:
ld.volatile.shared.f64 %fd43, [%rd526];
ld.volatile.shared.f64 %fd44, [%rd527];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd526], %fd45;
add.s64 %rd527, %rd527, 8;
add.s64 %rd526, %rd526, 8;
add.s64 %rd528, %rd528, 1;
setp.lt.s64	%p66, %rd528, %rd3;
@%p66 bra BB45_81;

BB45_82:
xor.b32 %r140, %r56, %r105;
and.b32 %r141, %r140, 3;
membar.cta;
setp.ne.s32	%p67, %r141, 0;
@%p67 bra BB45_86;

@%p2 bra BB45_86;

cvt.u32.u64	%r142, %rd3;
mul.lo.s32 %r144, %r105, %r142;
mul.wide.u32 %rd395, %r144, 2;
shl.b64 %rd396, %rd3, 2;
and.b64 %rd397, %rd396, 8589934588;
sub.s64 %rd398, %rd395, %rd397;
shl.b64 %rd399, %rd398, 2;
mov.u64 %rd400, sh;
add.s64 %rd530, %rd400, %rd399;
mul.wide.u32 %rd401, %r144, 8;
add.s64 %rd529, %rd400, %rd401;
mov.u64 %rd531, 0;

BB45_85:
ld.volatile.shared.f64 %fd46, [%rd529];
ld.volatile.shared.f64 %fd47, [%rd530];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd529], %fd48;
add.s64 %rd530, %rd530, 8;
add.s64 %rd529, %rd529, 8;
add.s64 %rd531, %rd531, 1;
setp.lt.s64	%p69, %rd531, %rd3;
@%p69 bra BB45_85;

BB45_86:
and.b32 %r149, %r140, 7;
membar.cta;
setp.ne.s32	%p70, %r149, 0;
@%p70 bra BB45_90;

@%p2 bra BB45_90;

cvt.u32.u64	%r150, %rd3;
mul.lo.s32 %r152, %r105, %r150;
mul.wide.u32 %rd403, %r152, 2;
shl.b64 %rd404, %rd3, 3;
and.b64 %rd405, %rd404, 8589934584;
sub.s64 %rd406, %rd403, %rd405;
shl.b64 %rd407, %rd406, 2;
mov.u64 %rd408, sh;
add.s64 %rd533, %rd408, %rd407;
mul.wide.u32 %rd409, %r152, 8;
add.s64 %rd532, %rd408, %rd409;
mov.u64 %rd534, 0;

BB45_89:
ld.volatile.shared.f64 %fd49, [%rd532];
ld.volatile.shared.f64 %fd50, [%rd533];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd532], %fd51;
add.s64 %rd533, %rd533, 8;
add.s64 %rd532, %rd532, 8;
add.s64 %rd534, %rd534, 1;
setp.lt.s64	%p72, %rd534, %rd3;
@%p72 bra BB45_89;

BB45_90:
and.b32 %r157, %r140, 15;
membar.cta;
setp.ne.s32	%p73, %r157, 0;
@%p73 bra BB45_94;

@%p2 bra BB45_94;

cvt.u32.u64	%r158, %rd3;
mul.lo.s32 %r160, %r105, %r158;
mul.wide.u32 %rd411, %r160, 2;
shl.b64 %rd412, %rd3, 4;
and.b64 %rd413, %rd412, 8589934576;
sub.s64 %rd414, %rd411, %rd413;
shl.b64 %rd415, %rd414, 2;
mov.u64 %rd416, sh;
add.s64 %rd536, %rd416, %rd415;
mul.wide.u32 %rd417, %r160, 8;
add.s64 %rd535, %rd416, %rd417;
mov.u64 %rd537, 0;

BB45_93:
ld.volatile.shared.f64 %fd52, [%rd535];
ld.volatile.shared.f64 %fd53, [%rd536];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd535], %fd54;
add.s64 %rd536, %rd536, 8;
add.s64 %rd535, %rd535, 8;
add.s64 %rd537, %rd537, 1;
setp.lt.s64	%p75, %rd537, %rd3;
@%p75 bra BB45_93;

BB45_94:
and.b32 %r165, %r140, 31;
membar.cta;
setp.ne.s32	%p76, %r165, 0;
@%p76 bra BB45_98;

@%p2 bra BB45_98;

cvt.u32.u64	%r166, %rd3;
mul.lo.s32 %r168, %r105, %r166;
mul.wide.u32 %rd419, %r168, 2;
shl.b64 %rd420, %rd3, 5;
and.b64 %rd421, %rd420, 8589934560;
sub.s64 %rd422, %rd419, %rd421;
shl.b64 %rd423, %rd422, 2;
mov.u64 %rd424, sh;
add.s64 %rd539, %rd424, %rd423;
mul.wide.u32 %rd425, %r168, 8;
add.s64 %rd538, %rd424, %rd425;
mov.u64 %rd540, 0;

BB45_97:
ld.volatile.shared.f64 %fd55, [%rd538];
ld.volatile.shared.f64 %fd56, [%rd539];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd538], %fd57;
add.s64 %rd539, %rd539, 8;
add.s64 %rd538, %rd538, 8;
add.s64 %rd540, %rd540, 1;
setp.lt.s64	%p78, %rd540, %rd3;
@%p78 bra BB45_97;

BB45_98:
shl.b32 %r173, %r140, 5;
setp.lt.u32	%p1, %r173, %r3;
membar.cta;
bar.sync 0;
@!%p1 bra BB45_124;
bra.uni BB45_99;

BB45_99:
xor.b32 %r29, %r173, %r56;
setp.lt.u32	%p79, %r56, 33;
@%p79 bra BB45_104;

membar.cta;
setp.eq.b32	%p80, %r132, 1;
setp.eq.b32	%p81, %r62, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB45_104;

@%p2 bra BB45_104;

cvt.u32.u64	%r184, %rd3;
mul.lo.s32 %r185, %r29, %r184;
mul.wide.u32 %rd427, %r185, 2;
shl.b64 %rd428, %rd3, 6;
and.b64 %rd429, %rd428, 8589934528;
sub.s64 %rd430, %rd427, %rd429;
shl.b64 %rd431, %rd430, 2;
mov.u64 %rd432, sh;
add.s64 %rd542, %rd432, %rd431;
mul.wide.u32 %rd433, %r185, 8;
add.s64 %rd541, %rd432, %rd433;
mov.u64 %rd543, 0;

BB45_103:
ld.volatile.shared.f64 %fd58, [%rd541];
ld.volatile.shared.f64 %fd59, [%rd542];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd541], %fd60;
add.s64 %rd542, %rd542, 8;
add.s64 %rd541, %rd541, 8;
add.s64 %rd543, %rd543, 1;
setp.lt.s64	%p84, %rd543, %rd3;
@%p84 bra BB45_103;

BB45_104:
setp.lt.u32	%p85, %r56, 65;
@%p85 bra BB45_109;

membar.cta;
@%p67 bra BB45_109;

@%p2 bra BB45_109;

cvt.u32.u64	%r193, %rd3;
mul.lo.s32 %r194, %r29, %r193;
mul.wide.u32 %rd435, %r194, 2;
shl.b64 %rd436, %rd3, 7;
and.b64 %rd437, %rd436, 8589934464;
sub.s64 %rd438, %rd435, %rd437;
shl.b64 %rd439, %rd438, 2;
mov.u64 %rd440, sh;
add.s64 %rd545, %rd440, %rd439;
mul.wide.u32 %rd441, %r194, 8;
add.s64 %rd544, %rd440, %rd441;
mov.u64 %rd546, 0;

BB45_108:
ld.volatile.shared.f64 %fd61, [%rd544];
ld.volatile.shared.f64 %fd62, [%rd545];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd544], %fd63;
add.s64 %rd545, %rd545, 8;
add.s64 %rd544, %rd544, 8;
add.s64 %rd546, %rd546, 1;
setp.lt.s64	%p88, %rd546, %rd3;
@%p88 bra BB45_108;

BB45_109:
setp.lt.u32	%p89, %r56, 129;
@%p89 bra BB45_114;

membar.cta;
@%p70 bra BB45_114;

@%p2 bra BB45_114;

cvt.u32.u64	%r202, %rd3;
mul.lo.s32 %r203, %r29, %r202;
mul.wide.u32 %rd443, %r203, 2;
shl.b64 %rd444, %rd3, 8;
and.b64 %rd445, %rd444, 8589934336;
sub.s64 %rd446, %rd443, %rd445;
shl.b64 %rd447, %rd446, 2;
mov.u64 %rd448, sh;
add.s64 %rd548, %rd448, %rd447;
mul.wide.u32 %rd449, %r203, 8;
add.s64 %rd547, %rd448, %rd449;
mov.u64 %rd549, 0;

BB45_113:
ld.volatile.shared.f64 %fd64, [%rd547];
ld.volatile.shared.f64 %fd65, [%rd548];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd547], %fd66;
add.s64 %rd548, %rd548, 8;
add.s64 %rd547, %rd547, 8;
add.s64 %rd549, %rd549, 1;
setp.lt.s64	%p92, %rd549, %rd3;
@%p92 bra BB45_113;

BB45_114:
setp.lt.u32	%p93, %r56, 257;
@%p93 bra BB45_119;

membar.cta;
@%p73 bra BB45_119;

@%p2 bra BB45_119;

cvt.u32.u64	%r211, %rd3;
mul.lo.s32 %r212, %r29, %r211;
mul.wide.u32 %rd451, %r212, 2;
shl.b64 %rd452, %rd3, 9;
and.b64 %rd453, %rd452, 8589934080;
sub.s64 %rd454, %rd451, %rd453;
shl.b64 %rd455, %rd454, 2;
mov.u64 %rd456, sh;
add.s64 %rd551, %rd456, %rd455;
mul.wide.u32 %rd457, %r212, 8;
add.s64 %rd550, %rd456, %rd457;
mov.u64 %rd552, 0;

BB45_118:
ld.volatile.shared.f64 %fd67, [%rd550];
ld.volatile.shared.f64 %fd68, [%rd551];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd550], %fd69;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p96, %rd552, %rd3;
@%p96 bra BB45_118;

BB45_119:
setp.lt.u32	%p97, %r56, 513;
@%p97 bra BB45_124;

membar.cta;
@%p76 bra BB45_124;

@%p2 bra BB45_124;

cvt.u32.u64	%r220, %rd3;
mul.lo.s32 %r221, %r29, %r220;
mul.wide.u32 %rd459, %r221, 2;
shl.b64 %rd460, %rd3, 10;
and.b64 %rd461, %rd460, 8589933568;
sub.s64 %rd462, %rd459, %rd461;
shl.b64 %rd463, %rd462, 2;
mov.u64 %rd464, sh;
add.s64 %rd554, %rd464, %rd463;
mul.wide.u32 %rd465, %r221, 8;
add.s64 %rd553, %rd464, %rd465;
mov.u64 %rd555, 0;

BB45_123:
ld.volatile.shared.f64 %fd70, [%rd553];
ld.volatile.shared.f64 %fd71, [%rd554];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd553], %fd72;
add.s64 %rd554, %rd554, 8;
add.s64 %rd553, %rd553, 8;
add.s64 %rd555, %rd555, 1;
setp.lt.s64	%p100, %rd555, %rd3;
@%p100 bra BB45_123;

BB45_124:
bar.sync 0;

BB45_125:
@%p54 bra BB45_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p102, %rs4, 0;
@%p102 bra BB45_128;

ld.param.u64 %rd466, [%rd1+168];
cvta.to.global.u64 %rd556, %rd466;
bra.uni BB45_129;

BB45_128:
ld.param.u64 %rd467, [%rd1+200];
setp.eq.s64	%p103, %rd467, 0;
cvta.to.global.u64 %rd468, %rd467;
selp.b64	%rd556, %rd2, %rd468, %p103;

BB45_129:
@%p52 bra BB45_135;

@%p2 bra BB45_135;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd470, [%rd1+96];
cvta.to.global.u64 %rd557, %rd470;
cvt.u32.u64	%r225, %rd3;
and.b32 %r226, %r225, 536870911;
mul.lo.s32 %r227, %r56, %r226;
shl.b32 %r228, %r227, 1;
mul.wide.u32 %rd471, %r228, 4;
mov.u64 %rd472, sh;
add.s64 %rd558, %rd472, %rd471;
mov.u64 %rd559, 0;

BB45_132:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB45_134;

ld.global.f64 %fd74, [%rd557];
mul.f64 %fd77, %fd3, %fd74;

BB45_134:
ld.shared.f64 %fd75, [%rd558];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd557], %fd76;
add.s64 %rd558, %rd558, 8;
add.s64 %rd557, %rd557, 8;
add.s64 %rd559, %rd559, 1;
setp.lt.s64	%p107, %rd559, %rd3;
@%p107 bra BB45_132;

BB45_135:
setp.lt.u32	%p108, %r1, 33;
@%p108 bra BB45_137;

bar.sync 0;

BB45_137:
setp.ge.u32	%p109, %r234, %r1;
@%p109 bra BB45_139;

BB45_138:
cvt.u64.u32	%rd473, %r234;
add.s64 %rd474, %rd473, %rd115;
shl.b64 %rd475, %rd474, 2;
mov.u64 %rd476, sh;
add.s64 %rd477, %rd476, %rd475;
ld.shared.u32 %r229, [%rd477];
mul.wide.u32 %rd478, %r234, 4;
add.s64 %rd479, %rd556, %rd478;
st.global.u32 [%rd479], %r229;
add.s32 %r234, %r234, %r3;
setp.lt.u32	%p110, %r234, %r1;
@%p110 bra BB45_138;

BB45_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot46[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<5>;
.reg .b32 %r<235>;
.reg .f64 %fd<78>;
.reg .b64 %rd<561>;


mov.u64 %rd560, __local_depot46;
cvta.local.u64 %SP, %rd560;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELi1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd223, [%rd1+184];
cvta.to.global.u64 %rd2, %rd223;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd224, %rd3, 536870911;
shl.b64 %rd225, %rd224, 1;
cvt.u32.u64	%r1, %rd225;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB46_3;

mov.u32 %r34, %tid.y;
cvt.u32.u64	%r35, %rd3;
and.b32 %r36, %r35, 536870911;
mul.lo.s32 %r37, %r34, %r36;
shl.b32 %r38, %r37, 1;
mul.wide.u32 %rd227, %r38, 4;
mov.u64 %rd228, sh;
add.s64 %rd480, %rd228, %rd227;
mov.u64 %rd226, 0;
mov.u64 %rd481, %rd226;

BB46_2:
mov.u64 %rd6, %rd481;
st.shared.u64 [%rd480], %rd226;
add.s64 %rd480, %rd480, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd481, %rd8;
@%p3 bra BB46_2;

BB46_3:
mov.u32 %r2, %nctaid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd484, 0;
mov.u64 %rd483, %rd484;
@%p4 bra BB46_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
sub.s64 %rd232, %rd10, %rd9;
add.s32 %r39, %r2, -1;
cvt.s64.s32	%rd233, %r39;
add.s64 %rd234, %rd232, %rd233;
cvt.s64.s32	%rd235, %r2;
or.b64 %rd236, %rd234, %rd235;
and.b64 %rd237, %rd236, -4294967296;
setp.eq.s64	%p5, %rd237, 0;
@%p5 bra BB46_6;

div.s64 %rd482, %rd234, %rd235;
bra.uni BB46_7;

BB46_6:
cvt.u64.u32	%rd242, %r39;
add.s64 %rd244, %rd232, %rd242;
cvt.u32.u64	%r42, %rd244;
div.u32 %r43, %r42, %r2;
cvt.u64.u32	%rd482, %r43;

BB46_7:
ld.param.u64 %rd245, [%rd1+152];
not.b64 %rd246, %rd245;
add.s64 %rd247, %rd482, %rd245;
and.b64 %rd248, %rd247, %rd246;
mov.u32 %r44, %ctaid.x;
cvt.s64.s32	%rd249, %r44;
mul.lo.s64 %rd250, %rd248, %rd249;
add.s64 %rd251, %rd250, %rd9;
add.s64 %rd252, %rd251, %rd248;
min.s64 %rd483, %rd10, %rd251;
min.s64 %rd484, %rd10, %rd252;

BB46_8:
mov.u32 %r230, %tid.y;
cvt.u64.u32	%rd253, %r230;
add.s64 %rd485, %rd483, %rd253;
setp.ge.s64	%p6, %rd485, %rd484;
@%p6 bra BB46_13;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd255, [%rd1+24];
cvta.to.global.u64 %rd19, %rd255;
ld.param.u64 %rd256, [%rd1+48];
ld.param.u64 %rd257, [%rd1+64];
cvta.to.global.u64 %rd20, %rd257;
mov.u32 %r46, %ntid.y;
cvt.u64.u32	%rd258, %r46;
mul.lo.s64 %rd21, %rd256, %rd258;
mov.u32 %r47, %tid.y;
cvt.u64.u32	%rd259, %r47;
add.s64 %rd260, %rd483, %rd259;
mul.lo.s64 %rd22, %rd256, %rd260;
mov.u64 %rd254, 0;
mov.u64 %rd490, %rd254;

BB46_10:
cvt.u32.u64	%r48, %rd3;
and.b32 %r49, %r48, 536870911;
mul.lo.s32 %r51, %r47, %r49;
shl.b32 %r52, %r51, 1;
mul.wide.u32 %rd262, %r52, 4;
mov.u64 %rd263, sh;
add.s64 %rd486, %rd263, %rd262;
mul.lo.s64 %rd264, %rd21, %rd490;
add.s64 %rd265, %rd22, %rd264;
shl.b64 %rd266, %rd265, 3;
add.s64 %rd487, %rd19, %rd266;
shl.b64 %rd267, %rd485, 3;
add.s64 %rd268, %rd20, %rd267;
ld.global.f64 %fd2, [%rd268];
mov.u64 %rd489, %rd254;
@%p2 bra BB46_12;

BB46_11:
mov.u64 %rd29, %rd489;
ld.global.f64 %fd6, [%rd487];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd486];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd486], %fd9;
add.s64 %rd487, %rd487, 8;
add.s64 %rd486, %rd486, 8;
add.s64 %rd32, %rd29, 1;
setp.lt.s64	%p8, %rd32, %rd3;
mov.u64 %rd489, %rd32;
@%p8 bra BB46_11;

BB46_12:
add.s64 %rd485, %rd258, %rd485;
setp.lt.s64	%p9, %rd485, %rd484;
add.s64 %rd490, %rd490, 1;
@%p9 bra BB46_10;

BB46_13:
mov.u32 %r3, %ntid.y;
neg.s32 %r54, %r3;
and.b32 %r55, %r3, %r54;
clz.b32 %r4, %r55;
add.s32 %r56, %r3, -1;
and.b32 %r5, %r56, %r3;
setp.eq.s32	%p10, %r5, 0;
@%p10 bra BB46_15;

add.u64 %rd270, %SP, 0;
cvta.to.local.u64 %rd271, %rd270;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd271], %rs1;
mov.u64 %rd272, $str1;
cvta.global.u64 %rd273, %rd272;
mov.u32 %r57, 0;
mov.u64 %rd274, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd273;
.param .b64 param1;
st.param.b64	[param1+0], %rd270;
.param .b32 param2;
st.param.b32	[param2+0], %r57;
.param .b64 param3;
st.param.b64	[param3+0], %rd270;
.param .b64 param4;
st.param.b64	[param4+0], %rd274;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB46_15:
@%p10 bra BB46_17;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd276], %rs2;
mov.u64 %rd277, $str2;
cvta.global.u64 %rd278, %rd277;
mov.u32 %r58, 0;
mov.u64 %rd279, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd278;
.param .b64 param1;
st.param.b64	[param1+0], %rd275;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd275;
.param .b64 param4;
st.param.b64	[param4+0], %rd279;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB46_17:
xor.b32 %r6, %r56, %r230;
membar.cta;
and.b32 %r7, %r6, 1;
and.b32 %r61, %r230, 1;
setp.eq.b32	%p12, %r61, 1;
and.b32 %r62, %r56, 1;
setp.eq.b32	%p13, %r62, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB46_21;

@%p2 bra BB46_21;

cvt.u32.u64	%r63, %rd3;
mov.u32 %r64, %tid.y;
mul.lo.s32 %r65, %r64, %r63;
mul.wide.u32 %rd281, %r65, 2;
and.b64 %rd282, %rd3, 4294967295;
shl.b64 %rd283, %rd282, 1;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd492, %rd286, %rd285;
mul.wide.u32 %rd287, %r65, 8;
add.s64 %rd491, %rd286, %rd287;
mov.u64 %rd493, 0;

BB46_20:
ld.volatile.shared.f64 %fd10, [%rd491];
ld.volatile.shared.f64 %fd11, [%rd492];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd491], %fd12;
add.s64 %rd492, %rd492, 8;
add.s64 %rd491, %rd491, 8;
add.s64 %rd493, %rd493, 1;
setp.lt.s64	%p16, %rd493, %rd3;
@%p16 bra BB46_20;

BB46_21:
membar.cta;
and.b32 %r8, %r6, 3;
setp.ne.s32	%p17, %r8, 0;
@%p17 bra BB46_25;

@%p2 bra BB46_25;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 2;
and.b64 %rd291, %rd290, 8589934588;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd495, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd494, %rd294, %rd295;
mov.u64 %rd496, 0;

BB46_24:
ld.volatile.shared.f64 %fd13, [%rd494];
ld.volatile.shared.f64 %fd14, [%rd495];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd494], %fd15;
add.s64 %rd495, %rd495, 8;
add.s64 %rd494, %rd494, 8;
add.s64 %rd496, %rd496, 1;
setp.lt.s64	%p19, %rd496, %rd3;
@%p19 bra BB46_24;

BB46_25:
membar.cta;
and.b32 %r9, %r6, 7;
setp.ne.s32	%p20, %r9, 0;
@%p20 bra BB46_29;

@%p2 bra BB46_29;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd297, %r71, 2;
shl.b64 %rd298, %rd3, 3;
and.b64 %rd299, %rd298, 8589934584;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd498, %rd302, %rd301;
mul.wide.u32 %rd303, %r71, 8;
add.s64 %rd497, %rd302, %rd303;
mov.u64 %rd499, 0;

BB46_28:
ld.volatile.shared.f64 %fd16, [%rd497];
ld.volatile.shared.f64 %fd17, [%rd498];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd497], %fd18;
add.s64 %rd498, %rd498, 8;
add.s64 %rd497, %rd497, 8;
add.s64 %rd499, %rd499, 1;
setp.lt.s64	%p22, %rd499, %rd3;
@%p22 bra BB46_28;

BB46_29:
membar.cta;
and.b32 %r10, %r6, 15;
setp.ne.s32	%p23, %r10, 0;
@%p23 bra BB46_33;

@%p2 bra BB46_33;

cvt.u32.u64	%r72, %rd3;
mov.u32 %r73, %tid.y;
mul.lo.s32 %r74, %r73, %r72;
mul.wide.u32 %rd305, %r74, 2;
shl.b64 %rd306, %rd3, 4;
and.b64 %rd307, %rd306, 8589934576;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd501, %rd310, %rd309;
mul.wide.u32 %rd311, %r74, 8;
add.s64 %rd500, %rd310, %rd311;
mov.u64 %rd502, 0;

BB46_32:
ld.volatile.shared.f64 %fd19, [%rd500];
ld.volatile.shared.f64 %fd20, [%rd501];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd500], %fd21;
add.s64 %rd501, %rd501, 8;
add.s64 %rd500, %rd500, 8;
add.s64 %rd502, %rd502, 1;
setp.lt.s64	%p25, %rd502, %rd3;
@%p25 bra BB46_32;

BB46_33:
membar.cta;
and.b32 %r11, %r6, 31;
setp.ne.s32	%p26, %r11, 0;
@%p26 bra BB46_37;

@%p2 bra BB46_37;

cvt.u32.u64	%r75, %rd3;
mov.u32 %r76, %tid.y;
mul.lo.s32 %r77, %r76, %r75;
mul.wide.u32 %rd313, %r77, 2;
shl.b64 %rd314, %rd3, 5;
and.b64 %rd315, %rd314, 8589934560;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd504, %rd318, %rd317;
mul.wide.u32 %rd319, %r77, 8;
add.s64 %rd503, %rd318, %rd319;
mov.u64 %rd505, 0;

BB46_36:
ld.volatile.shared.f64 %fd22, [%rd503];
ld.volatile.shared.f64 %fd23, [%rd504];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd503], %fd24;
add.s64 %rd504, %rd504, 8;
add.s64 %rd503, %rd503, 8;
add.s64 %rd505, %rd505, 1;
setp.lt.s64	%p28, %rd505, %rd3;
@%p28 bra BB46_36;

BB46_37:
membar.cta;
bar.sync 0;
shl.b32 %r12, %r6, 5;
setp.ge.u32	%p29, %r12, %r3;
@%p29 bra BB46_63;

xor.b32 %r13, %r12, %r56;
setp.lt.u32	%p30, %r56, 33;
@%p30 bra BB46_43;

membar.cta;
setp.ne.s32	%p31, %r7, 0;
@%p31 bra BB46_43;

@%p2 bra BB46_43;

cvt.u32.u64	%r79, %rd3;
mul.lo.s32 %r80, %r13, %r79;
mul.wide.u32 %rd321, %r80, 2;
shl.b64 %rd322, %rd3, 6;
and.b64 %rd323, %rd322, 8589934528;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd507, %rd326, %rd325;
mul.wide.u32 %rd327, %r80, 8;
add.s64 %rd506, %rd326, %rd327;
mov.u64 %rd508, 0;

BB46_42:
ld.volatile.shared.f64 %fd25, [%rd506];
ld.volatile.shared.f64 %fd26, [%rd507];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd506], %fd27;
add.s64 %rd507, %rd507, 8;
add.s64 %rd506, %rd506, 8;
add.s64 %rd508, %rd508, 1;
setp.lt.s64	%p33, %rd508, %rd3;
@%p33 bra BB46_42;

BB46_43:
setp.lt.u32	%p34, %r56, 65;
@%p34 bra BB46_48;

membar.cta;
@%p17 bra BB46_48;

@%p2 bra BB46_48;

cvt.u32.u64	%r82, %rd3;
mul.lo.s32 %r83, %r13, %r82;
mul.wide.u32 %rd329, %r83, 2;
shl.b64 %rd330, %rd3, 7;
and.b64 %rd331, %rd330, 8589934464;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd510, %rd334, %rd333;
mul.wide.u32 %rd335, %r83, 8;
add.s64 %rd509, %rd334, %rd335;
mov.u64 %rd511, 0;

BB46_47:
ld.volatile.shared.f64 %fd28, [%rd509];
ld.volatile.shared.f64 %fd29, [%rd510];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd509], %fd30;
add.s64 %rd510, %rd510, 8;
add.s64 %rd509, %rd509, 8;
add.s64 %rd511, %rd511, 1;
setp.lt.s64	%p37, %rd511, %rd3;
@%p37 bra BB46_47;

BB46_48:
setp.lt.u32	%p38, %r56, 129;
@%p38 bra BB46_53;

membar.cta;
@%p20 bra BB46_53;

@%p2 bra BB46_53;

cvt.u32.u64	%r85, %rd3;
mul.lo.s32 %r86, %r13, %r85;
mul.wide.u32 %rd337, %r86, 2;
shl.b64 %rd338, %rd3, 8;
and.b64 %rd339, %rd338, 8589934336;
sub.s64 %rd340, %rd337, %rd339;
shl.b64 %rd341, %rd340, 2;
mov.u64 %rd342, sh;
add.s64 %rd513, %rd342, %rd341;
mul.wide.u32 %rd343, %r86, 8;
add.s64 %rd512, %rd342, %rd343;
mov.u64 %rd514, 0;

BB46_52:
ld.volatile.shared.f64 %fd31, [%rd512];
ld.volatile.shared.f64 %fd32, [%rd513];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd512], %fd33;
add.s64 %rd513, %rd513, 8;
add.s64 %rd512, %rd512, 8;
add.s64 %rd514, %rd514, 1;
setp.lt.s64	%p41, %rd514, %rd3;
@%p41 bra BB46_52;

BB46_53:
setp.lt.u32	%p42, %r56, 257;
@%p42 bra BB46_58;

membar.cta;
@%p23 bra BB46_58;

@%p2 bra BB46_58;

cvt.u32.u64	%r88, %rd3;
mul.lo.s32 %r89, %r13, %r88;
mul.wide.u32 %rd345, %r89, 2;
shl.b64 %rd346, %rd3, 9;
and.b64 %rd347, %rd346, 8589934080;
sub.s64 %rd348, %rd345, %rd347;
shl.b64 %rd349, %rd348, 2;
mov.u64 %rd350, sh;
add.s64 %rd516, %rd350, %rd349;
mul.wide.u32 %rd351, %r89, 8;
add.s64 %rd515, %rd350, %rd351;
mov.u64 %rd517, 0;

BB46_57:
ld.volatile.shared.f64 %fd34, [%rd515];
ld.volatile.shared.f64 %fd35, [%rd516];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd515], %fd36;
add.s64 %rd516, %rd516, 8;
add.s64 %rd515, %rd515, 8;
add.s64 %rd517, %rd517, 1;
setp.lt.s64	%p45, %rd517, %rd3;
@%p45 bra BB46_57;

BB46_58:
setp.lt.u32	%p46, %r56, 513;
@%p46 bra BB46_63;

membar.cta;
@%p26 bra BB46_63;

@%p2 bra BB46_63;

cvt.u32.u64	%r91, %rd3;
mul.lo.s32 %r92, %r13, %r91;
mul.wide.u32 %rd353, %r92, 2;
shl.b64 %rd354, %rd3, 10;
and.b64 %rd355, %rd354, 8589933568;
sub.s64 %rd356, %rd353, %rd355;
shl.b64 %rd357, %rd356, 2;
mov.u64 %rd358, sh;
add.s64 %rd519, %rd358, %rd357;
mul.wide.u32 %rd359, %r92, 8;
add.s64 %rd518, %rd358, %rd359;
mov.u64 %rd520, 0;

BB46_62:
ld.volatile.shared.f64 %fd37, [%rd518];
ld.volatile.shared.f64 %fd38, [%rd519];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd518], %fd39;
add.s64 %rd519, %rd519, 8;
add.s64 %rd518, %rd518, 8;
add.s64 %rd520, %rd520, 1;
setp.lt.s64	%p49, %rd520, %rd3;
@%p49 bra BB46_62;

BB46_63:
mov.u32 %r14, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r15, %r56, %r1;
cvt.u64.u32	%rd115, %r15;
mul.lo.s32 %r94, %r14, %r1;
cvt.u64.u32	%rd116, %r94;
setp.ge.s32	%p50, %r230, %r1;
@%p50 bra BB46_65;

BB46_64:
cvt.s64.s32	%rd360, %r230;
add.s64 %rd361, %rd360, %rd115;
shl.b64 %rd362, %rd361, 2;
mov.u64 %rd363, sh;
add.s64 %rd364, %rd363, %rd362;
ld.shared.u32 %r95, [%rd364];
add.s64 %rd365, %rd360, %rd116;
shl.b64 %rd366, %rd365, 2;
add.s64 %rd367, %rd2, %rd366;
st.global.u32 [%rd367], %r95;
add.s32 %r230, %r230, %r3;
setp.lt.s32	%p51, %r230, %r1;
@%p51 bra BB46_64;

BB46_65:
mov.u32 %r234, %tid.y;
mov.u32 %r231, 0;
setp.ne.s32	%p52, %r234, 0;
@%p52 bra BB46_67;

ld.param.u64 %rd368, [%rd1+192];
cvta.to.global.u64 %rd369, %rd368;
add.s32 %r99, %r2, -1;
atom.global.inc.u32 %r100, [%rd369], %r99;
add.s32 %r101, %r100, 1;
setp.lt.u32	%p53, %r101, %r2;
selp.u32	%r231, 1, 0, %p53;

BB46_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r231, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r21, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r21, 0;
@%p54 bra BB46_125;

mov.u32 %r102, 31;
sub.s32 %r103, %r102, %r4;
mov.u32 %r105, %tid.y;
mul.wide.u32 %rd370, %r2, %r105;
shr.u64 %rd117, %rd370, %r103;
cvt.u32.u64	%r233, %rd117;
add.s32 %r106, %r105, 1;
mul.wide.u32 %rd371, %r2, %r106;
shr.u64 %rd372, %rd371, %r103;
cvt.u32.u64	%r23, %rd372;
@%p2 bra BB46_71;

cvt.u32.u64	%r107, %rd3;
and.b32 %r108, %r107, 536870911;
mul.lo.s32 %r110, %r105, %r108;
shl.b32 %r111, %r110, 1;
mul.wide.u32 %rd374, %r111, 4;
mov.u64 %rd375, sh;
add.s64 %rd521, %rd375, %rd374;
mov.u64 %rd373, 0;
mov.u64 %rd522, %rd373;

BB46_70:
mov.u64 %rd120, %rd522;
st.shared.u64 [%rd521], %rd373;
add.s64 %rd521, %rd521, 8;
add.s64 %rd122, %rd120, 1;
setp.lt.s64	%p56, %rd122, %rd3;
mov.u64 %rd522, %rd122;
@%p56 bra BB46_70;

BB46_71:
setp.ge.u32	%p57, %r233, %r23;
@%p57 bra BB46_76;

cvt.u32.u64	%r113, %rd3;
and.b32 %r114, %r113, 536870911;
cvt.u32.u64	%r115, %rd117;
mul.lo.s32 %r116, %r114, %r115;
shl.b32 %r24, %r116, 1;
mov.u32 %r232, 0;

BB46_73:
mul.lo.s32 %r120, %r105, %r114;
shl.b32 %r121, %r120, 1;
mul.wide.u32 %rd378, %r121, 4;
mov.u64 %rd379, sh;
add.s64 %rd523, %rd379, %rd378;
shl.b32 %r122, %r113, 1;
and.b32 %r123, %r122, 1073741822;
mad.lo.s32 %r124, %r123, %r232, %r24;
mul.wide.u32 %rd380, %r124, 4;
add.s64 %rd524, %rd2, %rd380;
mov.u64 %rd525, 0;
@%p2 bra BB46_75;

BB46_74:
ld.volatile.shared.f64 %fd40, [%rd523];
ld.volatile.global.f64 %fd41, [%rd524];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd523], %fd42;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p59, %rd525, %rd3;
@%p59 bra BB46_74;

BB46_75:
add.s32 %r233, %r233, 1;
setp.lt.u32	%p60, %r233, %r23;
add.s32 %r232, %r232, 1;
@%p60 bra BB46_73;

BB46_76:
@%p10 bra BB46_78;

add.u64 %rd381, %SP, 0;
cvta.to.local.u64 %rd382, %rd381;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd382], %rs3;
mov.u64 %rd383, $str2;
cvta.global.u64 %rd384, %rd383;
mov.u32 %r128, 0;
mov.u64 %rd385, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd384;
.param .b64 param1;
st.param.b64	[param1+0], %rd381;
.param .b32 param2;
st.param.b32	[param2+0], %r128;
.param .b64 param3;
st.param.b64	[param3+0], %rd381;
.param .b64 param4;
st.param.b64	[param4+0], %rd385;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB46_78:
membar.cta;
and.b32 %r132, %r105, 1;
setp.eq.b32	%p62, %r132, 1;
setp.eq.b32	%p63, %r62, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB46_82;

@%p2 bra BB46_82;

cvt.u32.u64	%r134, %rd3;
mul.lo.s32 %r136, %r105, %r134;
mul.wide.u32 %rd387, %r136, 2;
and.b64 %rd388, %rd3, 4294967295;
shl.b64 %rd389, %rd388, 1;
sub.s64 %rd390, %rd387, %rd389;
shl.b64 %rd391, %rd390, 2;
mov.u64 %rd392, sh;
add.s64 %rd527, %rd392, %rd391;
mul.wide.u32 %rd393, %r136, 8;
add.s64 %rd526, %rd392, %rd393;
mov.u64 %rd528, 0;

BB46_81:
ld.volatile.shared.f64 %fd43, [%rd526];
ld.volatile.shared.f64 %fd44, [%rd527];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd526], %fd45;
add.s64 %rd527, %rd527, 8;
add.s64 %rd526, %rd526, 8;
add.s64 %rd528, %rd528, 1;
setp.lt.s64	%p66, %rd528, %rd3;
@%p66 bra BB46_81;

BB46_82:
xor.b32 %r140, %r56, %r105;
and.b32 %r141, %r140, 3;
membar.cta;
setp.ne.s32	%p67, %r141, 0;
@%p67 bra BB46_86;

@%p2 bra BB46_86;

cvt.u32.u64	%r142, %rd3;
mul.lo.s32 %r144, %r105, %r142;
mul.wide.u32 %rd395, %r144, 2;
shl.b64 %rd396, %rd3, 2;
and.b64 %rd397, %rd396, 8589934588;
sub.s64 %rd398, %rd395, %rd397;
shl.b64 %rd399, %rd398, 2;
mov.u64 %rd400, sh;
add.s64 %rd530, %rd400, %rd399;
mul.wide.u32 %rd401, %r144, 8;
add.s64 %rd529, %rd400, %rd401;
mov.u64 %rd531, 0;

BB46_85:
ld.volatile.shared.f64 %fd46, [%rd529];
ld.volatile.shared.f64 %fd47, [%rd530];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd529], %fd48;
add.s64 %rd530, %rd530, 8;
add.s64 %rd529, %rd529, 8;
add.s64 %rd531, %rd531, 1;
setp.lt.s64	%p69, %rd531, %rd3;
@%p69 bra BB46_85;

BB46_86:
and.b32 %r149, %r140, 7;
membar.cta;
setp.ne.s32	%p70, %r149, 0;
@%p70 bra BB46_90;

@%p2 bra BB46_90;

cvt.u32.u64	%r150, %rd3;
mul.lo.s32 %r152, %r105, %r150;
mul.wide.u32 %rd403, %r152, 2;
shl.b64 %rd404, %rd3, 3;
and.b64 %rd405, %rd404, 8589934584;
sub.s64 %rd406, %rd403, %rd405;
shl.b64 %rd407, %rd406, 2;
mov.u64 %rd408, sh;
add.s64 %rd533, %rd408, %rd407;
mul.wide.u32 %rd409, %r152, 8;
add.s64 %rd532, %rd408, %rd409;
mov.u64 %rd534, 0;

BB46_89:
ld.volatile.shared.f64 %fd49, [%rd532];
ld.volatile.shared.f64 %fd50, [%rd533];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd532], %fd51;
add.s64 %rd533, %rd533, 8;
add.s64 %rd532, %rd532, 8;
add.s64 %rd534, %rd534, 1;
setp.lt.s64	%p72, %rd534, %rd3;
@%p72 bra BB46_89;

BB46_90:
and.b32 %r157, %r140, 15;
membar.cta;
setp.ne.s32	%p73, %r157, 0;
@%p73 bra BB46_94;

@%p2 bra BB46_94;

cvt.u32.u64	%r158, %rd3;
mul.lo.s32 %r160, %r105, %r158;
mul.wide.u32 %rd411, %r160, 2;
shl.b64 %rd412, %rd3, 4;
and.b64 %rd413, %rd412, 8589934576;
sub.s64 %rd414, %rd411, %rd413;
shl.b64 %rd415, %rd414, 2;
mov.u64 %rd416, sh;
add.s64 %rd536, %rd416, %rd415;
mul.wide.u32 %rd417, %r160, 8;
add.s64 %rd535, %rd416, %rd417;
mov.u64 %rd537, 0;

BB46_93:
ld.volatile.shared.f64 %fd52, [%rd535];
ld.volatile.shared.f64 %fd53, [%rd536];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd535], %fd54;
add.s64 %rd536, %rd536, 8;
add.s64 %rd535, %rd535, 8;
add.s64 %rd537, %rd537, 1;
setp.lt.s64	%p75, %rd537, %rd3;
@%p75 bra BB46_93;

BB46_94:
and.b32 %r165, %r140, 31;
membar.cta;
setp.ne.s32	%p76, %r165, 0;
@%p76 bra BB46_98;

@%p2 bra BB46_98;

cvt.u32.u64	%r166, %rd3;
mul.lo.s32 %r168, %r105, %r166;
mul.wide.u32 %rd419, %r168, 2;
shl.b64 %rd420, %rd3, 5;
and.b64 %rd421, %rd420, 8589934560;
sub.s64 %rd422, %rd419, %rd421;
shl.b64 %rd423, %rd422, 2;
mov.u64 %rd424, sh;
add.s64 %rd539, %rd424, %rd423;
mul.wide.u32 %rd425, %r168, 8;
add.s64 %rd538, %rd424, %rd425;
mov.u64 %rd540, 0;

BB46_97:
ld.volatile.shared.f64 %fd55, [%rd538];
ld.volatile.shared.f64 %fd56, [%rd539];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd538], %fd57;
add.s64 %rd539, %rd539, 8;
add.s64 %rd538, %rd538, 8;
add.s64 %rd540, %rd540, 1;
setp.lt.s64	%p78, %rd540, %rd3;
@%p78 bra BB46_97;

BB46_98:
shl.b32 %r173, %r140, 5;
setp.lt.u32	%p1, %r173, %r3;
membar.cta;
bar.sync 0;
@!%p1 bra BB46_124;
bra.uni BB46_99;

BB46_99:
xor.b32 %r29, %r173, %r56;
setp.lt.u32	%p79, %r56, 33;
@%p79 bra BB46_104;

membar.cta;
setp.eq.b32	%p80, %r132, 1;
setp.eq.b32	%p81, %r62, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB46_104;

@%p2 bra BB46_104;

cvt.u32.u64	%r184, %rd3;
mul.lo.s32 %r185, %r29, %r184;
mul.wide.u32 %rd427, %r185, 2;
shl.b64 %rd428, %rd3, 6;
and.b64 %rd429, %rd428, 8589934528;
sub.s64 %rd430, %rd427, %rd429;
shl.b64 %rd431, %rd430, 2;
mov.u64 %rd432, sh;
add.s64 %rd542, %rd432, %rd431;
mul.wide.u32 %rd433, %r185, 8;
add.s64 %rd541, %rd432, %rd433;
mov.u64 %rd543, 0;

BB46_103:
ld.volatile.shared.f64 %fd58, [%rd541];
ld.volatile.shared.f64 %fd59, [%rd542];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd541], %fd60;
add.s64 %rd542, %rd542, 8;
add.s64 %rd541, %rd541, 8;
add.s64 %rd543, %rd543, 1;
setp.lt.s64	%p84, %rd543, %rd3;
@%p84 bra BB46_103;

BB46_104:
setp.lt.u32	%p85, %r56, 65;
@%p85 bra BB46_109;

membar.cta;
@%p67 bra BB46_109;

@%p2 bra BB46_109;

cvt.u32.u64	%r193, %rd3;
mul.lo.s32 %r194, %r29, %r193;
mul.wide.u32 %rd435, %r194, 2;
shl.b64 %rd436, %rd3, 7;
and.b64 %rd437, %rd436, 8589934464;
sub.s64 %rd438, %rd435, %rd437;
shl.b64 %rd439, %rd438, 2;
mov.u64 %rd440, sh;
add.s64 %rd545, %rd440, %rd439;
mul.wide.u32 %rd441, %r194, 8;
add.s64 %rd544, %rd440, %rd441;
mov.u64 %rd546, 0;

BB46_108:
ld.volatile.shared.f64 %fd61, [%rd544];
ld.volatile.shared.f64 %fd62, [%rd545];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd544], %fd63;
add.s64 %rd545, %rd545, 8;
add.s64 %rd544, %rd544, 8;
add.s64 %rd546, %rd546, 1;
setp.lt.s64	%p88, %rd546, %rd3;
@%p88 bra BB46_108;

BB46_109:
setp.lt.u32	%p89, %r56, 129;
@%p89 bra BB46_114;

membar.cta;
@%p70 bra BB46_114;

@%p2 bra BB46_114;

cvt.u32.u64	%r202, %rd3;
mul.lo.s32 %r203, %r29, %r202;
mul.wide.u32 %rd443, %r203, 2;
shl.b64 %rd444, %rd3, 8;
and.b64 %rd445, %rd444, 8589934336;
sub.s64 %rd446, %rd443, %rd445;
shl.b64 %rd447, %rd446, 2;
mov.u64 %rd448, sh;
add.s64 %rd548, %rd448, %rd447;
mul.wide.u32 %rd449, %r203, 8;
add.s64 %rd547, %rd448, %rd449;
mov.u64 %rd549, 0;

BB46_113:
ld.volatile.shared.f64 %fd64, [%rd547];
ld.volatile.shared.f64 %fd65, [%rd548];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd547], %fd66;
add.s64 %rd548, %rd548, 8;
add.s64 %rd547, %rd547, 8;
add.s64 %rd549, %rd549, 1;
setp.lt.s64	%p92, %rd549, %rd3;
@%p92 bra BB46_113;

BB46_114:
setp.lt.u32	%p93, %r56, 257;
@%p93 bra BB46_119;

membar.cta;
@%p73 bra BB46_119;

@%p2 bra BB46_119;

cvt.u32.u64	%r211, %rd3;
mul.lo.s32 %r212, %r29, %r211;
mul.wide.u32 %rd451, %r212, 2;
shl.b64 %rd452, %rd3, 9;
and.b64 %rd453, %rd452, 8589934080;
sub.s64 %rd454, %rd451, %rd453;
shl.b64 %rd455, %rd454, 2;
mov.u64 %rd456, sh;
add.s64 %rd551, %rd456, %rd455;
mul.wide.u32 %rd457, %r212, 8;
add.s64 %rd550, %rd456, %rd457;
mov.u64 %rd552, 0;

BB46_118:
ld.volatile.shared.f64 %fd67, [%rd550];
ld.volatile.shared.f64 %fd68, [%rd551];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd550], %fd69;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p96, %rd552, %rd3;
@%p96 bra BB46_118;

BB46_119:
setp.lt.u32	%p97, %r56, 513;
@%p97 bra BB46_124;

membar.cta;
@%p76 bra BB46_124;

@%p2 bra BB46_124;

cvt.u32.u64	%r220, %rd3;
mul.lo.s32 %r221, %r29, %r220;
mul.wide.u32 %rd459, %r221, 2;
shl.b64 %rd460, %rd3, 10;
and.b64 %rd461, %rd460, 8589933568;
sub.s64 %rd462, %rd459, %rd461;
shl.b64 %rd463, %rd462, 2;
mov.u64 %rd464, sh;
add.s64 %rd554, %rd464, %rd463;
mul.wide.u32 %rd465, %r221, 8;
add.s64 %rd553, %rd464, %rd465;
mov.u64 %rd555, 0;

BB46_123:
ld.volatile.shared.f64 %fd70, [%rd553];
ld.volatile.shared.f64 %fd71, [%rd554];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd553], %fd72;
add.s64 %rd554, %rd554, 8;
add.s64 %rd553, %rd553, 8;
add.s64 %rd555, %rd555, 1;
setp.lt.s64	%p100, %rd555, %rd3;
@%p100 bra BB46_123;

BB46_124:
bar.sync 0;

BB46_125:
@%p54 bra BB46_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p102, %rs4, 0;
@%p102 bra BB46_128;

ld.param.u64 %rd466, [%rd1+168];
cvta.to.global.u64 %rd556, %rd466;
bra.uni BB46_129;

BB46_128:
ld.param.u64 %rd467, [%rd1+200];
setp.eq.s64	%p103, %rd467, 0;
cvta.to.global.u64 %rd468, %rd467;
selp.b64	%rd556, %rd2, %rd468, %p103;

BB46_129:
@%p52 bra BB46_135;

@%p2 bra BB46_135;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd470, [%rd1+96];
cvta.to.global.u64 %rd557, %rd470;
cvt.u32.u64	%r225, %rd3;
and.b32 %r226, %r225, 536870911;
mul.lo.s32 %r227, %r56, %r226;
shl.b32 %r228, %r227, 1;
mul.wide.u32 %rd471, %r228, 4;
mov.u64 %rd472, sh;
add.s64 %rd558, %rd472, %rd471;
mov.u64 %rd559, 0;

BB46_132:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB46_134;

ld.global.f64 %fd74, [%rd557];
mul.f64 %fd77, %fd3, %fd74;

BB46_134:
ld.shared.f64 %fd75, [%rd558];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd557], %fd76;
add.s64 %rd558, %rd558, 8;
add.s64 %rd557, %rd557, 8;
add.s64 %rd559, %rd559, 1;
setp.lt.s64	%p107, %rd559, %rd3;
@%p107 bra BB46_132;

BB46_135:
setp.lt.u32	%p108, %r1, 33;
@%p108 bra BB46_137;

bar.sync 0;

BB46_137:
setp.ge.u32	%p109, %r234, %r1;
@%p109 bra BB46_139;

BB46_138:
cvt.u64.u32	%rd473, %r234;
add.s64 %rd474, %rd473, %rd115;
shl.b64 %rd475, %rd474, 2;
mov.u64 %rd476, sh;
add.s64 %rd477, %rd476, %rd475;
ld.shared.u32 %r229, [%rd477];
mul.wide.u32 %rd478, %r234, 4;
add.s64 %rd479, %rd556, %rd478;
st.global.u32 [%rd479], %r229;
add.s32 %r234, %r234, %r3;
setp.lt.u32	%p110, %r234, %r1;
@%p110 bra BB46_138;

BB46_139:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0[208]
)
{
.local .align 1 .b8 __local_depot47[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<111>;
.reg .b16 %rs<5>;
.reg .b32 %r<235>;
.reg .f64 %fd<78>;
.reg .b64 %rd<561>;


mov.u64 %rd560, __local_depot47;
cvta.local.u64 %SP, %rd560;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl24SingleLevelTransposeGEMVINS_4ViewIPPKdJNS_11LayoutRightENS_6DeviceINS_4CudaENS_9CudaSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IS8_JNS_10LayoutLeftESE_SG_EEENS6_IPdJSI_SE_SG_EEELb1ELin1ELin1ElEENS_11RangePolicyIJSC_lEEENS_11InvalidTypeESC_EEEEvT__param_0;
ld.param.u64 %rd223, [%rd1+184];
cvta.to.global.u64 %rd2, %rd223;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd224, %rd3, 536870911;
shl.b64 %rd225, %rd224, 1;
cvt.u32.u64	%r1, %rd225;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB47_3;

mov.u32 %r34, %tid.y;
cvt.u32.u64	%r35, %rd3;
and.b32 %r36, %r35, 536870911;
mul.lo.s32 %r37, %r34, %r36;
shl.b32 %r38, %r37, 1;
mul.wide.u32 %rd227, %r38, 4;
mov.u64 %rd228, sh;
add.s64 %rd480, %rd228, %rd227;
mov.u64 %rd226, 0;
mov.u64 %rd481, %rd226;

BB47_2:
mov.u64 %rd6, %rd481;
st.shared.u64 [%rd480], %rd226;
add.s64 %rd480, %rd480, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd481, %rd8;
@%p3 bra BB47_2;

BB47_3:
mov.u32 %r2, %nctaid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd484, 0;
mov.u64 %rd483, %rd484;
@%p4 bra BB47_8;

ld.param.u64 %rd9, [%rd1+128];
ld.param.u64 %rd10, [%rd1+136];
sub.s64 %rd232, %rd10, %rd9;
add.s32 %r39, %r2, -1;
cvt.s64.s32	%rd233, %r39;
add.s64 %rd234, %rd232, %rd233;
cvt.s64.s32	%rd235, %r2;
or.b64 %rd236, %rd234, %rd235;
and.b64 %rd237, %rd236, -4294967296;
setp.eq.s64	%p5, %rd237, 0;
@%p5 bra BB47_6;

div.s64 %rd482, %rd234, %rd235;
bra.uni BB47_7;

BB47_6:
cvt.u64.u32	%rd242, %r39;
add.s64 %rd244, %rd232, %rd242;
cvt.u32.u64	%r42, %rd244;
div.u32 %r43, %r42, %r2;
cvt.u64.u32	%rd482, %r43;

BB47_7:
ld.param.u64 %rd245, [%rd1+152];
not.b64 %rd246, %rd245;
add.s64 %rd247, %rd482, %rd245;
and.b64 %rd248, %rd247, %rd246;
mov.u32 %r44, %ctaid.x;
cvt.s64.s32	%rd249, %r44;
mul.lo.s64 %rd250, %rd248, %rd249;
add.s64 %rd251, %rd250, %rd9;
add.s64 %rd252, %rd251, %rd248;
min.s64 %rd483, %rd10, %rd251;
min.s64 %rd484, %rd10, %rd252;

BB47_8:
mov.u32 %r230, %tid.y;
cvt.u64.u32	%rd253, %r230;
add.s64 %rd485, %rd483, %rd253;
setp.ge.s64	%p6, %rd485, %rd484;
@%p6 bra BB47_13;

ld.param.f64 %fd1, [%rd1+8];
ld.param.u64 %rd255, [%rd1+24];
cvta.to.global.u64 %rd19, %rd255;
ld.param.u64 %rd256, [%rd1+48];
ld.param.u64 %rd257, [%rd1+64];
cvta.to.global.u64 %rd20, %rd257;
mov.u32 %r46, %ntid.y;
cvt.u64.u32	%rd258, %r46;
mul.lo.s64 %rd21, %rd256, %rd258;
mov.u32 %r47, %tid.y;
cvt.u64.u32	%rd259, %r47;
add.s64 %rd260, %rd483, %rd259;
mul.lo.s64 %rd22, %rd256, %rd260;
mov.u64 %rd254, 0;
mov.u64 %rd490, %rd254;

BB47_10:
cvt.u32.u64	%r48, %rd3;
and.b32 %r49, %r48, 536870911;
mul.lo.s32 %r51, %r47, %r49;
shl.b32 %r52, %r51, 1;
mul.wide.u32 %rd262, %r52, 4;
mov.u64 %rd263, sh;
add.s64 %rd486, %rd263, %rd262;
mul.lo.s64 %rd264, %rd21, %rd490;
add.s64 %rd265, %rd22, %rd264;
shl.b64 %rd266, %rd265, 3;
add.s64 %rd487, %rd19, %rd266;
shl.b64 %rd267, %rd485, 3;
add.s64 %rd268, %rd20, %rd267;
ld.global.f64 %fd2, [%rd268];
mov.u64 %rd489, %rd254;
@%p2 bra BB47_12;

BB47_11:
mov.u64 %rd29, %rd489;
ld.global.f64 %fd6, [%rd487];
mul.f64 %fd7, %fd1, %fd6;
ld.shared.f64 %fd8, [%rd486];
fma.rn.f64 %fd9, %fd2, %fd7, %fd8;
st.shared.f64 [%rd486], %fd9;
add.s64 %rd487, %rd487, 8;
add.s64 %rd486, %rd486, 8;
add.s64 %rd32, %rd29, 1;
setp.lt.s64	%p8, %rd32, %rd3;
mov.u64 %rd489, %rd32;
@%p8 bra BB47_11;

BB47_12:
add.s64 %rd485, %rd258, %rd485;
setp.lt.s64	%p9, %rd485, %rd484;
add.s64 %rd490, %rd490, 1;
@%p9 bra BB47_10;

BB47_13:
mov.u32 %r3, %ntid.y;
neg.s32 %r54, %r3;
and.b32 %r55, %r3, %r54;
clz.b32 %r4, %r55;
add.s32 %r56, %r3, -1;
and.b32 %r5, %r56, %r3;
setp.eq.s32	%p10, %r5, 0;
@%p10 bra BB47_15;

add.u64 %rd270, %SP, 0;
cvta.to.local.u64 %rd271, %rd270;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd271], %rs1;
mov.u64 %rd272, $str1;
cvta.global.u64 %rd273, %rd272;
mov.u32 %r57, 0;
mov.u64 %rd274, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd273;
.param .b64 param1;
st.param.b64	[param1+0], %rd270;
.param .b32 param2;
st.param.b32	[param2+0], %r57;
.param .b64 param3;
st.param.b64	[param3+0], %rd270;
.param .b64 param4;
st.param.b64	[param4+0], %rd274;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB47_15:
@%p10 bra BB47_17;

add.u64 %rd275, %SP, 0;
cvta.to.local.u64 %rd276, %rd275;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd276], %rs2;
mov.u64 %rd277, $str2;
cvta.global.u64 %rd278, %rd277;
mov.u32 %r58, 0;
mov.u64 %rd279, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd278;
.param .b64 param1;
st.param.b64	[param1+0], %rd275;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd275;
.param .b64 param4;
st.param.b64	[param4+0], %rd279;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB47_17:
xor.b32 %r6, %r56, %r230;
membar.cta;
and.b32 %r7, %r6, 1;
and.b32 %r61, %r230, 1;
setp.eq.b32	%p12, %r61, 1;
and.b32 %r62, %r56, 1;
setp.eq.b32	%p13, %r62, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB47_21;

@%p2 bra BB47_21;

cvt.u32.u64	%r63, %rd3;
mov.u32 %r64, %tid.y;
mul.lo.s32 %r65, %r64, %r63;
mul.wide.u32 %rd281, %r65, 2;
and.b64 %rd282, %rd3, 4294967295;
shl.b64 %rd283, %rd282, 1;
sub.s64 %rd284, %rd281, %rd283;
shl.b64 %rd285, %rd284, 2;
mov.u64 %rd286, sh;
add.s64 %rd492, %rd286, %rd285;
mul.wide.u32 %rd287, %r65, 8;
add.s64 %rd491, %rd286, %rd287;
mov.u64 %rd493, 0;

BB47_20:
ld.volatile.shared.f64 %fd10, [%rd491];
ld.volatile.shared.f64 %fd11, [%rd492];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd491], %fd12;
add.s64 %rd492, %rd492, 8;
add.s64 %rd491, %rd491, 8;
add.s64 %rd493, %rd493, 1;
setp.lt.s64	%p16, %rd493, %rd3;
@%p16 bra BB47_20;

BB47_21:
membar.cta;
and.b32 %r8, %r6, 3;
setp.ne.s32	%p17, %r8, 0;
@%p17 bra BB47_25;

@%p2 bra BB47_25;

cvt.u32.u64	%r66, %rd3;
mov.u32 %r67, %tid.y;
mul.lo.s32 %r68, %r67, %r66;
mul.wide.u32 %rd289, %r68, 2;
shl.b64 %rd290, %rd3, 2;
and.b64 %rd291, %rd290, 8589934588;
sub.s64 %rd292, %rd289, %rd291;
shl.b64 %rd293, %rd292, 2;
mov.u64 %rd294, sh;
add.s64 %rd495, %rd294, %rd293;
mul.wide.u32 %rd295, %r68, 8;
add.s64 %rd494, %rd294, %rd295;
mov.u64 %rd496, 0;

BB47_24:
ld.volatile.shared.f64 %fd13, [%rd494];
ld.volatile.shared.f64 %fd14, [%rd495];
add.f64 %fd15, %fd14, %fd13;
st.volatile.shared.f64 [%rd494], %fd15;
add.s64 %rd495, %rd495, 8;
add.s64 %rd494, %rd494, 8;
add.s64 %rd496, %rd496, 1;
setp.lt.s64	%p19, %rd496, %rd3;
@%p19 bra BB47_24;

BB47_25:
membar.cta;
and.b32 %r9, %r6, 7;
setp.ne.s32	%p20, %r9, 0;
@%p20 bra BB47_29;

@%p2 bra BB47_29;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd297, %r71, 2;
shl.b64 %rd298, %rd3, 3;
and.b64 %rd299, %rd298, 8589934584;
sub.s64 %rd300, %rd297, %rd299;
shl.b64 %rd301, %rd300, 2;
mov.u64 %rd302, sh;
add.s64 %rd498, %rd302, %rd301;
mul.wide.u32 %rd303, %r71, 8;
add.s64 %rd497, %rd302, %rd303;
mov.u64 %rd499, 0;

BB47_28:
ld.volatile.shared.f64 %fd16, [%rd497];
ld.volatile.shared.f64 %fd17, [%rd498];
add.f64 %fd18, %fd17, %fd16;
st.volatile.shared.f64 [%rd497], %fd18;
add.s64 %rd498, %rd498, 8;
add.s64 %rd497, %rd497, 8;
add.s64 %rd499, %rd499, 1;
setp.lt.s64	%p22, %rd499, %rd3;
@%p22 bra BB47_28;

BB47_29:
membar.cta;
and.b32 %r10, %r6, 15;
setp.ne.s32	%p23, %r10, 0;
@%p23 bra BB47_33;

@%p2 bra BB47_33;

cvt.u32.u64	%r72, %rd3;
mov.u32 %r73, %tid.y;
mul.lo.s32 %r74, %r73, %r72;
mul.wide.u32 %rd305, %r74, 2;
shl.b64 %rd306, %rd3, 4;
and.b64 %rd307, %rd306, 8589934576;
sub.s64 %rd308, %rd305, %rd307;
shl.b64 %rd309, %rd308, 2;
mov.u64 %rd310, sh;
add.s64 %rd501, %rd310, %rd309;
mul.wide.u32 %rd311, %r74, 8;
add.s64 %rd500, %rd310, %rd311;
mov.u64 %rd502, 0;

BB47_32:
ld.volatile.shared.f64 %fd19, [%rd500];
ld.volatile.shared.f64 %fd20, [%rd501];
add.f64 %fd21, %fd20, %fd19;
st.volatile.shared.f64 [%rd500], %fd21;
add.s64 %rd501, %rd501, 8;
add.s64 %rd500, %rd500, 8;
add.s64 %rd502, %rd502, 1;
setp.lt.s64	%p25, %rd502, %rd3;
@%p25 bra BB47_32;

BB47_33:
membar.cta;
and.b32 %r11, %r6, 31;
setp.ne.s32	%p26, %r11, 0;
@%p26 bra BB47_37;

@%p2 bra BB47_37;

cvt.u32.u64	%r75, %rd3;
mov.u32 %r76, %tid.y;
mul.lo.s32 %r77, %r76, %r75;
mul.wide.u32 %rd313, %r77, 2;
shl.b64 %rd314, %rd3, 5;
and.b64 %rd315, %rd314, 8589934560;
sub.s64 %rd316, %rd313, %rd315;
shl.b64 %rd317, %rd316, 2;
mov.u64 %rd318, sh;
add.s64 %rd504, %rd318, %rd317;
mul.wide.u32 %rd319, %r77, 8;
add.s64 %rd503, %rd318, %rd319;
mov.u64 %rd505, 0;

BB47_36:
ld.volatile.shared.f64 %fd22, [%rd503];
ld.volatile.shared.f64 %fd23, [%rd504];
add.f64 %fd24, %fd23, %fd22;
st.volatile.shared.f64 [%rd503], %fd24;
add.s64 %rd504, %rd504, 8;
add.s64 %rd503, %rd503, 8;
add.s64 %rd505, %rd505, 1;
setp.lt.s64	%p28, %rd505, %rd3;
@%p28 bra BB47_36;

BB47_37:
membar.cta;
bar.sync 0;
shl.b32 %r12, %r6, 5;
setp.ge.u32	%p29, %r12, %r3;
@%p29 bra BB47_63;

xor.b32 %r13, %r12, %r56;
setp.lt.u32	%p30, %r56, 33;
@%p30 bra BB47_43;

membar.cta;
setp.ne.s32	%p31, %r7, 0;
@%p31 bra BB47_43;

@%p2 bra BB47_43;

cvt.u32.u64	%r79, %rd3;
mul.lo.s32 %r80, %r13, %r79;
mul.wide.u32 %rd321, %r80, 2;
shl.b64 %rd322, %rd3, 6;
and.b64 %rd323, %rd322, 8589934528;
sub.s64 %rd324, %rd321, %rd323;
shl.b64 %rd325, %rd324, 2;
mov.u64 %rd326, sh;
add.s64 %rd507, %rd326, %rd325;
mul.wide.u32 %rd327, %r80, 8;
add.s64 %rd506, %rd326, %rd327;
mov.u64 %rd508, 0;

BB47_42:
ld.volatile.shared.f64 %fd25, [%rd506];
ld.volatile.shared.f64 %fd26, [%rd507];
add.f64 %fd27, %fd26, %fd25;
st.volatile.shared.f64 [%rd506], %fd27;
add.s64 %rd507, %rd507, 8;
add.s64 %rd506, %rd506, 8;
add.s64 %rd508, %rd508, 1;
setp.lt.s64	%p33, %rd508, %rd3;
@%p33 bra BB47_42;

BB47_43:
setp.lt.u32	%p34, %r56, 65;
@%p34 bra BB47_48;

membar.cta;
@%p17 bra BB47_48;

@%p2 bra BB47_48;

cvt.u32.u64	%r82, %rd3;
mul.lo.s32 %r83, %r13, %r82;
mul.wide.u32 %rd329, %r83, 2;
shl.b64 %rd330, %rd3, 7;
and.b64 %rd331, %rd330, 8589934464;
sub.s64 %rd332, %rd329, %rd331;
shl.b64 %rd333, %rd332, 2;
mov.u64 %rd334, sh;
add.s64 %rd510, %rd334, %rd333;
mul.wide.u32 %rd335, %r83, 8;
add.s64 %rd509, %rd334, %rd335;
mov.u64 %rd511, 0;

BB47_47:
ld.volatile.shared.f64 %fd28, [%rd509];
ld.volatile.shared.f64 %fd29, [%rd510];
add.f64 %fd30, %fd29, %fd28;
st.volatile.shared.f64 [%rd509], %fd30;
add.s64 %rd510, %rd510, 8;
add.s64 %rd509, %rd509, 8;
add.s64 %rd511, %rd511, 1;
setp.lt.s64	%p37, %rd511, %rd3;
@%p37 bra BB47_47;

BB47_48:
setp.lt.u32	%p38, %r56, 129;
@%p38 bra BB47_53;

membar.cta;
@%p20 bra BB47_53;

@%p2 bra BB47_53;

cvt.u32.u64	%r85, %rd3;
mul.lo.s32 %r86, %r13, %r85;
mul.wide.u32 %rd337, %r86, 2;
shl.b64 %rd338, %rd3, 8;
and.b64 %rd339, %rd338, 8589934336;
sub.s64 %rd340, %rd337, %rd339;
shl.b64 %rd341, %rd340, 2;
mov.u64 %rd342, sh;
add.s64 %rd513, %rd342, %rd341;
mul.wide.u32 %rd343, %r86, 8;
add.s64 %rd512, %rd342, %rd343;
mov.u64 %rd514, 0;

BB47_52:
ld.volatile.shared.f64 %fd31, [%rd512];
ld.volatile.shared.f64 %fd32, [%rd513];
add.f64 %fd33, %fd32, %fd31;
st.volatile.shared.f64 [%rd512], %fd33;
add.s64 %rd513, %rd513, 8;
add.s64 %rd512, %rd512, 8;
add.s64 %rd514, %rd514, 1;
setp.lt.s64	%p41, %rd514, %rd3;
@%p41 bra BB47_52;

BB47_53:
setp.lt.u32	%p42, %r56, 257;
@%p42 bra BB47_58;

membar.cta;
@%p23 bra BB47_58;

@%p2 bra BB47_58;

cvt.u32.u64	%r88, %rd3;
mul.lo.s32 %r89, %r13, %r88;
mul.wide.u32 %rd345, %r89, 2;
shl.b64 %rd346, %rd3, 9;
and.b64 %rd347, %rd346, 8589934080;
sub.s64 %rd348, %rd345, %rd347;
shl.b64 %rd349, %rd348, 2;
mov.u64 %rd350, sh;
add.s64 %rd516, %rd350, %rd349;
mul.wide.u32 %rd351, %r89, 8;
add.s64 %rd515, %rd350, %rd351;
mov.u64 %rd517, 0;

BB47_57:
ld.volatile.shared.f64 %fd34, [%rd515];
ld.volatile.shared.f64 %fd35, [%rd516];
add.f64 %fd36, %fd35, %fd34;
st.volatile.shared.f64 [%rd515], %fd36;
add.s64 %rd516, %rd516, 8;
add.s64 %rd515, %rd515, 8;
add.s64 %rd517, %rd517, 1;
setp.lt.s64	%p45, %rd517, %rd3;
@%p45 bra BB47_57;

BB47_58:
setp.lt.u32	%p46, %r56, 513;
@%p46 bra BB47_63;

membar.cta;
@%p26 bra BB47_63;

@%p2 bra BB47_63;

cvt.u32.u64	%r91, %rd3;
mul.lo.s32 %r92, %r13, %r91;
mul.wide.u32 %rd353, %r92, 2;
shl.b64 %rd354, %rd3, 10;
and.b64 %rd355, %rd354, 8589933568;
sub.s64 %rd356, %rd353, %rd355;
shl.b64 %rd357, %rd356, 2;
mov.u64 %rd358, sh;
add.s64 %rd519, %rd358, %rd357;
mul.wide.u32 %rd359, %r92, 8;
add.s64 %rd518, %rd358, %rd359;
mov.u64 %rd520, 0;

BB47_62:
ld.volatile.shared.f64 %fd37, [%rd518];
ld.volatile.shared.f64 %fd38, [%rd519];
add.f64 %fd39, %fd38, %fd37;
st.volatile.shared.f64 [%rd518], %fd39;
add.s64 %rd519, %rd519, 8;
add.s64 %rd518, %rd518, 8;
add.s64 %rd520, %rd520, 1;
setp.lt.s64	%p49, %rd520, %rd3;
@%p49 bra BB47_62;

BB47_63:
mov.u32 %r14, %ctaid.x;
bar.sync 0;
mul.lo.s32 %r15, %r56, %r1;
cvt.u64.u32	%rd115, %r15;
mul.lo.s32 %r94, %r14, %r1;
cvt.u64.u32	%rd116, %r94;
setp.ge.s32	%p50, %r230, %r1;
@%p50 bra BB47_65;

BB47_64:
cvt.s64.s32	%rd360, %r230;
add.s64 %rd361, %rd360, %rd115;
shl.b64 %rd362, %rd361, 2;
mov.u64 %rd363, sh;
add.s64 %rd364, %rd363, %rd362;
ld.shared.u32 %r95, [%rd364];
add.s64 %rd365, %rd360, %rd116;
shl.b64 %rd366, %rd365, 2;
add.s64 %rd367, %rd2, %rd366;
st.global.u32 [%rd367], %r95;
add.s32 %r230, %r230, %r3;
setp.lt.s32	%p51, %r230, %r1;
@%p51 bra BB47_64;

BB47_65:
mov.u32 %r234, %tid.y;
mov.u32 %r231, 0;
setp.ne.s32	%p52, %r234, 0;
@%p52 bra BB47_67;

ld.param.u64 %rd368, [%rd1+192];
cvta.to.global.u64 %rd369, %rd368;
add.s32 %r99, %r2, -1;
atom.global.inc.u32 %r100, [%rd369], %r99;
add.s32 %r101, %r100, 1;
setp.lt.u32	%p53, %r101, %r2;
selp.u32	%r231, 1, 0, %p53;

BB47_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r231, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r21, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r21, 0;
@%p54 bra BB47_125;

mov.u32 %r102, 31;
sub.s32 %r103, %r102, %r4;
mov.u32 %r105, %tid.y;
mul.wide.u32 %rd370, %r2, %r105;
shr.u64 %rd117, %rd370, %r103;
cvt.u32.u64	%r233, %rd117;
add.s32 %r106, %r105, 1;
mul.wide.u32 %rd371, %r2, %r106;
shr.u64 %rd372, %rd371, %r103;
cvt.u32.u64	%r23, %rd372;
@%p2 bra BB47_71;

cvt.u32.u64	%r107, %rd3;
and.b32 %r108, %r107, 536870911;
mul.lo.s32 %r110, %r105, %r108;
shl.b32 %r111, %r110, 1;
mul.wide.u32 %rd374, %r111, 4;
mov.u64 %rd375, sh;
add.s64 %rd521, %rd375, %rd374;
mov.u64 %rd373, 0;
mov.u64 %rd522, %rd373;

BB47_70:
mov.u64 %rd120, %rd522;
st.shared.u64 [%rd521], %rd373;
add.s64 %rd521, %rd521, 8;
add.s64 %rd122, %rd120, 1;
setp.lt.s64	%p56, %rd122, %rd3;
mov.u64 %rd522, %rd122;
@%p56 bra BB47_70;

BB47_71:
setp.ge.u32	%p57, %r233, %r23;
@%p57 bra BB47_76;

cvt.u32.u64	%r113, %rd3;
and.b32 %r114, %r113, 536870911;
cvt.u32.u64	%r115, %rd117;
mul.lo.s32 %r116, %r114, %r115;
shl.b32 %r24, %r116, 1;
mov.u32 %r232, 0;

BB47_73:
mul.lo.s32 %r120, %r105, %r114;
shl.b32 %r121, %r120, 1;
mul.wide.u32 %rd378, %r121, 4;
mov.u64 %rd379, sh;
add.s64 %rd523, %rd379, %rd378;
shl.b32 %r122, %r113, 1;
and.b32 %r123, %r122, 1073741822;
mad.lo.s32 %r124, %r123, %r232, %r24;
mul.wide.u32 %rd380, %r124, 4;
add.s64 %rd524, %rd2, %rd380;
mov.u64 %rd525, 0;
@%p2 bra BB47_75;

BB47_74:
ld.volatile.shared.f64 %fd40, [%rd523];
ld.volatile.global.f64 %fd41, [%rd524];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd523], %fd42;
add.s64 %rd524, %rd524, 8;
add.s64 %rd523, %rd523, 8;
add.s64 %rd525, %rd525, 1;
setp.lt.s64	%p59, %rd525, %rd3;
@%p59 bra BB47_74;

BB47_75:
add.s32 %r233, %r233, 1;
setp.lt.u32	%p60, %r233, %r23;
add.s32 %r232, %r232, 1;
@%p60 bra BB47_73;

BB47_76:
@%p10 bra BB47_78;

add.u64 %rd381, %SP, 0;
cvta.to.local.u64 %rd382, %rd381;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd382], %rs3;
mov.u64 %rd383, $str2;
cvta.global.u64 %rd384, %rd383;
mov.u32 %r128, 0;
mov.u64 %rd385, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd384;
.param .b64 param1;
st.param.b64	[param1+0], %rd381;
.param .b32 param2;
st.param.b32	[param2+0], %r128;
.param .b64 param3;
st.param.b64	[param3+0], %rd381;
.param .b64 param4;
st.param.b64	[param4+0], %rd385;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB47_78:
membar.cta;
and.b32 %r132, %r105, 1;
setp.eq.b32	%p62, %r132, 1;
setp.eq.b32	%p63, %r62, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB47_82;

@%p2 bra BB47_82;

cvt.u32.u64	%r134, %rd3;
mul.lo.s32 %r136, %r105, %r134;
mul.wide.u32 %rd387, %r136, 2;
and.b64 %rd388, %rd3, 4294967295;
shl.b64 %rd389, %rd388, 1;
sub.s64 %rd390, %rd387, %rd389;
shl.b64 %rd391, %rd390, 2;
mov.u64 %rd392, sh;
add.s64 %rd527, %rd392, %rd391;
mul.wide.u32 %rd393, %r136, 8;
add.s64 %rd526, %rd392, %rd393;
mov.u64 %rd528, 0;

BB47_81:
ld.volatile.shared.f64 %fd43, [%rd526];
ld.volatile.shared.f64 %fd44, [%rd527];
add.f64 %fd45, %fd44, %fd43;
st.volatile.shared.f64 [%rd526], %fd45;
add.s64 %rd527, %rd527, 8;
add.s64 %rd526, %rd526, 8;
add.s64 %rd528, %rd528, 1;
setp.lt.s64	%p66, %rd528, %rd3;
@%p66 bra BB47_81;

BB47_82:
xor.b32 %r140, %r56, %r105;
and.b32 %r141, %r140, 3;
membar.cta;
setp.ne.s32	%p67, %r141, 0;
@%p67 bra BB47_86;

@%p2 bra BB47_86;

cvt.u32.u64	%r142, %rd3;
mul.lo.s32 %r144, %r105, %r142;
mul.wide.u32 %rd395, %r144, 2;
shl.b64 %rd396, %rd3, 2;
and.b64 %rd397, %rd396, 8589934588;
sub.s64 %rd398, %rd395, %rd397;
shl.b64 %rd399, %rd398, 2;
mov.u64 %rd400, sh;
add.s64 %rd530, %rd400, %rd399;
mul.wide.u32 %rd401, %r144, 8;
add.s64 %rd529, %rd400, %rd401;
mov.u64 %rd531, 0;

BB47_85:
ld.volatile.shared.f64 %fd46, [%rd529];
ld.volatile.shared.f64 %fd47, [%rd530];
add.f64 %fd48, %fd47, %fd46;
st.volatile.shared.f64 [%rd529], %fd48;
add.s64 %rd530, %rd530, 8;
add.s64 %rd529, %rd529, 8;
add.s64 %rd531, %rd531, 1;
setp.lt.s64	%p69, %rd531, %rd3;
@%p69 bra BB47_85;

BB47_86:
and.b32 %r149, %r140, 7;
membar.cta;
setp.ne.s32	%p70, %r149, 0;
@%p70 bra BB47_90;

@%p2 bra BB47_90;

cvt.u32.u64	%r150, %rd3;
mul.lo.s32 %r152, %r105, %r150;
mul.wide.u32 %rd403, %r152, 2;
shl.b64 %rd404, %rd3, 3;
and.b64 %rd405, %rd404, 8589934584;
sub.s64 %rd406, %rd403, %rd405;
shl.b64 %rd407, %rd406, 2;
mov.u64 %rd408, sh;
add.s64 %rd533, %rd408, %rd407;
mul.wide.u32 %rd409, %r152, 8;
add.s64 %rd532, %rd408, %rd409;
mov.u64 %rd534, 0;

BB47_89:
ld.volatile.shared.f64 %fd49, [%rd532];
ld.volatile.shared.f64 %fd50, [%rd533];
add.f64 %fd51, %fd50, %fd49;
st.volatile.shared.f64 [%rd532], %fd51;
add.s64 %rd533, %rd533, 8;
add.s64 %rd532, %rd532, 8;
add.s64 %rd534, %rd534, 1;
setp.lt.s64	%p72, %rd534, %rd3;
@%p72 bra BB47_89;

BB47_90:
and.b32 %r157, %r140, 15;
membar.cta;
setp.ne.s32	%p73, %r157, 0;
@%p73 bra BB47_94;

@%p2 bra BB47_94;

cvt.u32.u64	%r158, %rd3;
mul.lo.s32 %r160, %r105, %r158;
mul.wide.u32 %rd411, %r160, 2;
shl.b64 %rd412, %rd3, 4;
and.b64 %rd413, %rd412, 8589934576;
sub.s64 %rd414, %rd411, %rd413;
shl.b64 %rd415, %rd414, 2;
mov.u64 %rd416, sh;
add.s64 %rd536, %rd416, %rd415;
mul.wide.u32 %rd417, %r160, 8;
add.s64 %rd535, %rd416, %rd417;
mov.u64 %rd537, 0;

BB47_93:
ld.volatile.shared.f64 %fd52, [%rd535];
ld.volatile.shared.f64 %fd53, [%rd536];
add.f64 %fd54, %fd53, %fd52;
st.volatile.shared.f64 [%rd535], %fd54;
add.s64 %rd536, %rd536, 8;
add.s64 %rd535, %rd535, 8;
add.s64 %rd537, %rd537, 1;
setp.lt.s64	%p75, %rd537, %rd3;
@%p75 bra BB47_93;

BB47_94:
and.b32 %r165, %r140, 31;
membar.cta;
setp.ne.s32	%p76, %r165, 0;
@%p76 bra BB47_98;

@%p2 bra BB47_98;

cvt.u32.u64	%r166, %rd3;
mul.lo.s32 %r168, %r105, %r166;
mul.wide.u32 %rd419, %r168, 2;
shl.b64 %rd420, %rd3, 5;
and.b64 %rd421, %rd420, 8589934560;
sub.s64 %rd422, %rd419, %rd421;
shl.b64 %rd423, %rd422, 2;
mov.u64 %rd424, sh;
add.s64 %rd539, %rd424, %rd423;
mul.wide.u32 %rd425, %r168, 8;
add.s64 %rd538, %rd424, %rd425;
mov.u64 %rd540, 0;

BB47_97:
ld.volatile.shared.f64 %fd55, [%rd538];
ld.volatile.shared.f64 %fd56, [%rd539];
add.f64 %fd57, %fd56, %fd55;
st.volatile.shared.f64 [%rd538], %fd57;
add.s64 %rd539, %rd539, 8;
add.s64 %rd538, %rd538, 8;
add.s64 %rd540, %rd540, 1;
setp.lt.s64	%p78, %rd540, %rd3;
@%p78 bra BB47_97;

BB47_98:
shl.b32 %r173, %r140, 5;
setp.lt.u32	%p1, %r173, %r3;
membar.cta;
bar.sync 0;
@!%p1 bra BB47_124;
bra.uni BB47_99;

BB47_99:
xor.b32 %r29, %r173, %r56;
setp.lt.u32	%p79, %r56, 33;
@%p79 bra BB47_104;

membar.cta;
setp.eq.b32	%p80, %r132, 1;
setp.eq.b32	%p81, %r62, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB47_104;

@%p2 bra BB47_104;

cvt.u32.u64	%r184, %rd3;
mul.lo.s32 %r185, %r29, %r184;
mul.wide.u32 %rd427, %r185, 2;
shl.b64 %rd428, %rd3, 6;
and.b64 %rd429, %rd428, 8589934528;
sub.s64 %rd430, %rd427, %rd429;
shl.b64 %rd431, %rd430, 2;
mov.u64 %rd432, sh;
add.s64 %rd542, %rd432, %rd431;
mul.wide.u32 %rd433, %r185, 8;
add.s64 %rd541, %rd432, %rd433;
mov.u64 %rd543, 0;

BB47_103:
ld.volatile.shared.f64 %fd58, [%rd541];
ld.volatile.shared.f64 %fd59, [%rd542];
add.f64 %fd60, %fd59, %fd58;
st.volatile.shared.f64 [%rd541], %fd60;
add.s64 %rd542, %rd542, 8;
add.s64 %rd541, %rd541, 8;
add.s64 %rd543, %rd543, 1;
setp.lt.s64	%p84, %rd543, %rd3;
@%p84 bra BB47_103;

BB47_104:
setp.lt.u32	%p85, %r56, 65;
@%p85 bra BB47_109;

membar.cta;
@%p67 bra BB47_109;

@%p2 bra BB47_109;

cvt.u32.u64	%r193, %rd3;
mul.lo.s32 %r194, %r29, %r193;
mul.wide.u32 %rd435, %r194, 2;
shl.b64 %rd436, %rd3, 7;
and.b64 %rd437, %rd436, 8589934464;
sub.s64 %rd438, %rd435, %rd437;
shl.b64 %rd439, %rd438, 2;
mov.u64 %rd440, sh;
add.s64 %rd545, %rd440, %rd439;
mul.wide.u32 %rd441, %r194, 8;
add.s64 %rd544, %rd440, %rd441;
mov.u64 %rd546, 0;

BB47_108:
ld.volatile.shared.f64 %fd61, [%rd544];
ld.volatile.shared.f64 %fd62, [%rd545];
add.f64 %fd63, %fd62, %fd61;
st.volatile.shared.f64 [%rd544], %fd63;
add.s64 %rd545, %rd545, 8;
add.s64 %rd544, %rd544, 8;
add.s64 %rd546, %rd546, 1;
setp.lt.s64	%p88, %rd546, %rd3;
@%p88 bra BB47_108;

BB47_109:
setp.lt.u32	%p89, %r56, 129;
@%p89 bra BB47_114;

membar.cta;
@%p70 bra BB47_114;

@%p2 bra BB47_114;

cvt.u32.u64	%r202, %rd3;
mul.lo.s32 %r203, %r29, %r202;
mul.wide.u32 %rd443, %r203, 2;
shl.b64 %rd444, %rd3, 8;
and.b64 %rd445, %rd444, 8589934336;
sub.s64 %rd446, %rd443, %rd445;
shl.b64 %rd447, %rd446, 2;
mov.u64 %rd448, sh;
add.s64 %rd548, %rd448, %rd447;
mul.wide.u32 %rd449, %r203, 8;
add.s64 %rd547, %rd448, %rd449;
mov.u64 %rd549, 0;

BB47_113:
ld.volatile.shared.f64 %fd64, [%rd547];
ld.volatile.shared.f64 %fd65, [%rd548];
add.f64 %fd66, %fd65, %fd64;
st.volatile.shared.f64 [%rd547], %fd66;
add.s64 %rd548, %rd548, 8;
add.s64 %rd547, %rd547, 8;
add.s64 %rd549, %rd549, 1;
setp.lt.s64	%p92, %rd549, %rd3;
@%p92 bra BB47_113;

BB47_114:
setp.lt.u32	%p93, %r56, 257;
@%p93 bra BB47_119;

membar.cta;
@%p73 bra BB47_119;

@%p2 bra BB47_119;

cvt.u32.u64	%r211, %rd3;
mul.lo.s32 %r212, %r29, %r211;
mul.wide.u32 %rd451, %r212, 2;
shl.b64 %rd452, %rd3, 9;
and.b64 %rd453, %rd452, 8589934080;
sub.s64 %rd454, %rd451, %rd453;
shl.b64 %rd455, %rd454, 2;
mov.u64 %rd456, sh;
add.s64 %rd551, %rd456, %rd455;
mul.wide.u32 %rd457, %r212, 8;
add.s64 %rd550, %rd456, %rd457;
mov.u64 %rd552, 0;

BB47_118:
ld.volatile.shared.f64 %fd67, [%rd550];
ld.volatile.shared.f64 %fd68, [%rd551];
add.f64 %fd69, %fd68, %fd67;
st.volatile.shared.f64 [%rd550], %fd69;
add.s64 %rd551, %rd551, 8;
add.s64 %rd550, %rd550, 8;
add.s64 %rd552, %rd552, 1;
setp.lt.s64	%p96, %rd552, %rd3;
@%p96 bra BB47_118;

BB47_119:
setp.lt.u32	%p97, %r56, 513;
@%p97 bra BB47_124;

membar.cta;
@%p76 bra BB47_124;

@%p2 bra BB47_124;

cvt.u32.u64	%r220, %rd3;
mul.lo.s32 %r221, %r29, %r220;
mul.wide.u32 %rd459, %r221, 2;
shl.b64 %rd460, %rd3, 10;
and.b64 %rd461, %rd460, 8589933568;
sub.s64 %rd462, %rd459, %rd461;
shl.b64 %rd463, %rd462, 2;
mov.u64 %rd464, sh;
add.s64 %rd554, %rd464, %rd463;
mul.wide.u32 %rd465, %r221, 8;
add.s64 %rd553, %rd464, %rd465;
mov.u64 %rd555, 0;

BB47_123:
ld.volatile.shared.f64 %fd70, [%rd553];
ld.volatile.shared.f64 %fd71, [%rd554];
add.f64 %fd72, %fd71, %fd70;
st.volatile.shared.f64 [%rd553], %fd72;
add.s64 %rd554, %rd554, 8;
add.s64 %rd553, %rd553, 8;
add.s64 %rd555, %rd555, 1;
setp.lt.s64	%p100, %rd555, %rd3;
@%p100 bra BB47_123;

BB47_124:
bar.sync 0;

BB47_125:
@%p54 bra BB47_139;

ld.param.u8 %rs4, [%rd1+176];
setp.eq.s16	%p102, %rs4, 0;
@%p102 bra BB47_128;

ld.param.u64 %rd466, [%rd1+168];
cvta.to.global.u64 %rd556, %rd466;
bra.uni BB47_129;

BB47_128:
ld.param.u64 %rd467, [%rd1+200];
setp.eq.s64	%p103, %rd467, 0;
cvta.to.global.u64 %rd468, %rd467;
selp.b64	%rd556, %rd2, %rd468, %p103;

BB47_129:
@%p52 bra BB47_135;

@%p2 bra BB47_135;

ld.param.f64 %fd3, [%rd1+80];
ld.param.u64 %rd470, [%rd1+96];
cvta.to.global.u64 %rd557, %rd470;
cvt.u32.u64	%r225, %rd3;
and.b32 %r226, %r225, 536870911;
mul.lo.s32 %r227, %r56, %r226;
shl.b32 %r228, %r227, 1;
mul.wide.u32 %rd471, %r228, 4;
mov.u64 %rd472, sh;
add.s64 %rd558, %rd472, %rd471;
mov.u64 %rd559, 0;

BB47_132:
setp.eq.f64	%p106, %fd3, 0d0000000000000000;
mov.f64 %fd77, 0d0000000000000000;
@%p106 bra BB47_134;

ld.global.f64 %fd74, [%rd557];
mul.f64 %fd77, %fd3, %fd74;

BB47_134:
ld.shared.f64 %fd75, [%rd558];
add.f64 %fd76, %fd77, %fd75;
st.global.f64 [%rd557], %fd76;
add.s64 %rd558, %rd558, 8;
add.s64 %rd557, %rd557, 8;
add.s64 %rd559, %rd559, 1;
setp.lt.s64	%p107, %rd559, %rd3;
@%p107 bra BB47_132;

BB47_135:
setp.lt.u32	%p108, %r1, 33;
@%p108 bra BB47_137;

bar.sync 0;

BB47_137:
setp.ge.u32	%p109, %r234, %r1;
@%p109 bra BB47_139;

BB47_138:
cvt.u64.u32	%rd473, %r234;
add.s64 %rd474, %rd473, %rd115;
shl.b64 %rd475, %rd474, 2;
mov.u64 %rd476, sh;
add.s64 %rd477, %rd476, %rd475;
ld.shared.u32 %r229, [%rd477];
mul.wide.u32 %rd478, %r234, 4;
add.s64 %rd479, %rd556, %rd478;
st.global.u32 [%rd479], %r229;
add.s32 %r234, %r234, %r3;
setp.lt.u32	%p110, %r234, %r1;
@%p110 bra BB47_138;

BB47_139:
ret;
}


