

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_60_5'
================================================================
* Date:           Thu May  9 22:02:43 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_33 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.952 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_5  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     442|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    48|       0|     378|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     519|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    48|     519|     865|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U37  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U38  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U39  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_7_3_64_1_1_U41         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U43         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U44         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U45         |mux_7_3_64_1_1         |        0|   0|  0|  37|    0|
    |mux_8_3_64_1_1_U42         |mux_8_3_64_1_1         |        0|   0|  0|  43|    0|
    |mux_9_4_64_1_1_U40         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|  48|  0| 378|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln60_fu_402_p2    |         +|   0|  0|   12|           4|           2|
    |add_ln66_1_fu_428_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln66_2_fu_434_p2  |         +|   0|  0|  128|         128|         128|
    |add_ln66_fu_424_p2    |         +|   0|  0|  135|         128|         128|
    |tmp_4_fu_352_p8       |         -|   0|  0|   10|           3|           3|
    |tmp_fu_244_p10        |         -|   0|  0|   12|           5|           4|
    |icmp_ln60_fu_228_p2   |      icmp|   0|  0|   12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|    2|           1|           2|
    |tmp_2_fu_294_p9       |       xor|   0|  0|    3|           3|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0|  442|         404|         401|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add122_229_fu_80         |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_84                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  138|        276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add122_229_fu_80         |  128|   0|  128|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_84                  |    4|   0|    4|          0|
    |mul_ln66_2_reg_482       |  128|   0|  128|          0|
    |mul_ln66_reg_477         |  128|   0|  128|          0|
    |tmp_1_reg_472            |   64|   0|   64|          0|
    |tmp_reg_467              |   64|   0|   64|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  519|   0|  519|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_60_5|  return value|
|arg1_r_2_reload        |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload        |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload        |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload        |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload        |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload        |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_8_reload        |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|arg2_r_reload          |   in|   64|     ap_none|                  arg2_r_reload|        scalar|
|arg2_r_1_reload        |   in|   64|     ap_none|                arg2_r_1_reload|        scalar|
|arg2_r_2_reload        |   in|   64|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_3_reload        |   in|   64|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_4_reload        |   in|   64|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_5_reload        |   in|   64|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_6_reload        |   in|   64|     ap_none|                arg2_r_6_reload|        scalar|
|arg1_r_1_reload        |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg2_r_7_reload        |   in|   64|     ap_none|                arg2_r_7_reload|        scalar|
|arg1_r_reload          |   in|   64|     ap_none|                  arg1_r_reload|        scalar|
|arg2_r_8_reload        |   in|   64|     ap_none|                arg2_r_8_reload|        scalar|
|add122_229_out         |  out|  128|      ap_vld|                 add122_229_out|       pointer|
|add122_229_out_ap_vld  |  out|    1|      ap_vld|                 add122_229_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

