
+ 规定按下按键给灯高电平
  
|  按键  | 按键值 |灯 |
|  ----  | ----  |----|
| 1是按下  |  |1是打开|
|与门|0,1|关|
|与门|0,1|关|
|与门|0,0|关|
|与门|1,1|开|
|或门|0,0|关|
|或门|1,0|开|
|或门|0,1|开|
|或门|1,1|开|
|非门|0|开|
|非门|1|关|

+ 理想的情况是这样的：
```verilog
module led(

		input wire and_1,
		input wire and_2,

		input wire or_1,
		input wire or_2,

		input wire not_1,

		output wire led_and,
		output wire led_or,
		output wire led_not
);
	
	and and_gate(led_and, and_1, and_2);
	
	or or_gate(led_or, or_1, or_2);
	
	not not_gate(led_not, not_1);

endmodule
```

![image-20221026114604578](C:\Users\23841\AppData\Roaming\Typora\typora-user-images\image-20221026114604578.png)










+ 实际的情况是这样的：
    + 按键加了上拉电阻，未按下时，值为 1；按下后，值为 0；
    + led为共阴极，1 时灭，0 时亮
	![image-20221026115117840](C:\Users\23841\AppData\Roaming\Typora\typora-user-images\image-20221026115117840.png)
    
    ![image-20221026115059839](C:\Users\23841\AppData\Roaming\Typora\typora-user-images\image-20221026115059839.png)
```verilog 
module led(

		input wire and_1,
		input wire and_2,
	
		input wire or_1,
		input wire or_2,
	
		input wire not_1,
	
		output wire led_and,
		output wire led_or,
		output wire led_not
);

assign led_and = ~( ( ~and_1) & (~and_2) );
assign led_not = (~not_1);
assign led_or = ~((~or_1)|(~or_2));

endmodule
```



![image-20221026114059620](C:\Users\23841\AppData\Roaming\Typora\typora-user-images\image-20221026114059620.png)

本人积极参加学科竞赛，获得中国机器人及人工智能大赛国家三等奖，湖北省机器人开发者大赛省级二等奖；外语成绩良好，通过了英语四级笔试考试，专业排名前15；考取了计算机三级网络证书。
