#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Wed Feb 14 08:59:07 2024
# Process ID: 40760
# Current directory: C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29364 C:\Users\Albert\Documents\GitHub\ECE532\custom_ip\grayscale_stream\grayscale_stream.xpr
# Log file: C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/vivado.log
# Journal file: C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'axis_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj axis_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.srcs/sources_1/imports/sources_1/new/grayscale_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grayscale_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.srcs/sources_1/imports/sources_1/imports/rgb-to-grayscale/rgb_to_grayscale.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb_to_grayscale
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.srcs/sim_1/imports/new/axis_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 77017707f51b446dbd1ce930bc661d4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axis_tb_behav xil_defaultlib.axis_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb_to_grayscale
Compiling module xil_defaultlib.grayscale_top_default
Compiling module xil_defaultlib.axis_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot axis_tb_behav

****** Webtalk v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.sim/sim_1/behav/xsim/xsim.dir/axis_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 14 08:59:32 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1080.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "axis_tb_behav -key {Behavioral:sim_1:Functional:axis_tb} -tclbatch {axis_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source axis_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 67 ns : File "C:/Users/Albert/Documents/GitHub/ECE532/custom_ip/grayscale_stream/grayscale_stream.srcs/sim_1/imports/new/axis_tb.sv" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'axis_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.312 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1099.363 ; gain = 19.051
ipx::package_project -root_dir c:/users/albert/documents/github/ece532/custom_ip/grayscale_stream/grayscale_stream.srcs -vendor xilinx.com -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.WIDTH')) * 3)" into user parameter "BUFFER_WIDTH".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.BUFFER_WIDTH')) / 24)" into user parameter "PIXEL_PER_BUFFER".
WARNING: [IP_Flow 19-3153] Bus Interface 'axi_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_last [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name m_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::add_port_map TLAST [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_last [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property physical_name s_axis_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_RESET [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property enablement_value false [ipx::get_user_parameters BUFFER_WIDTH -of_objects [ipx::current_core]]
ipx::update_dependency [ipx::get_user_parameters BUFFER_WIDTH -of_objects [ipx::current_core]]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "BUFFER_WIDTH" -component [ipx::current_core]]
set_property enablement_value false [ipx::get_user_parameters PIXEL_PER_BUFFER -of_objects [ipx::current_core]]
ipgui::remove_param -component [ipx::current_core] [ipgui::get_guiparamspec -name "PIXEL_PER_BUFFER" -component [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/albert/documents/github/ece532/custom_ip/grayscale_stream/grayscale_stream.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/albert/documents/github/ece532/custom_ip/grayscale_stream/grayscale_stream.srcs'.
