{"path":"4. semester/CAOS/attachments/Pasted image 20240530164040.png","text":"Practice Problem 6.12 (solution page 699) The problems that follow will help reinforce your understanding of how caches work. Assume the following: + The memory is byte addressable. + Memory accesses are to 1-byte words (not to 4-byte words). + Addresses are 13 bits wide. + The cache is two-way set associative (E —2), with a 4-byte block size (B =4) and eight sets (5 =8). The contents of the cache are as follows, with all numbers given in hexadecimal notation. 2-way set associative cache Line0 Line 1 Setindex Tag Valid ByleO Bytel Byte2 Byte3 Tag Valid ByleO Bylel Byle2 Byle3 0 09 1 86 30 3F 10 00 o 1 45 1 60 4F E0 2 38 1 00 BC 0B 37 2 EB 0 0B 0 3 06 0 — — — — 32 1 12 08 7B AD 4 c 1 06 78 o7 c 05 1 40 67 c 3B 5 7 1 oB DE 18 4B 6E o — — — — 6 91 1 A0 B7 26 2D FO o — — — — 7 46 o DE 1 12 co0 88 37 The following figure shows the format of an address (1 bit per box). Indicate (byllabeling the diagram) the fields that would be used to determine the following: CO. \"The cache block offset CI. The cache set index CT. The cache tag :I:I:I:I:I:I:I:I:I:I:I:l:luumgl1nﬁoiz|n","libVersion":"0.3.2","langs":"dan+eng"}