Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: mt9v034_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mt9v034_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mt9v034_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : mt9v034_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\dcm.v" into library work
Parsing module <dcm>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\dcm\example_design\dcm_exdes.v" into library work
Parsing module <dcm_exdes>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\sevenSeg.v" into library work
Parsing module <seven_seg>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\clk_divs.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\btnlatch.v" into library work
Parsing module <btnlatch>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\mt9v034_top.v" into library work
Parsing module <mt9v034_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mt9v034_top>.
WARNING:HDLCompiler:872 - "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\mt9v034_top.v" Line 49: Using initial value of displayVal since it is never assigned

Elaborating module <dcm>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=25,CLKFX_MULTIPLY=6,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\dcm.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <clk_div>.

Elaborating module <seven_seg>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <debounce>.

Elaborating module <btnlatch>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mt9v034_top>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\mt9v034_top.v".
    Summary:
	no macro.
Unit <mt9v034_top> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\dcm.v".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\clk_divs.v".
    Found 16-bit register for signal <seg_count>.
    Found 21-bit register for signal <bounce_count>.
    Found 21-bit adder for signal <bounce_count[20]_GND_6_o_add_2_OUT> created at line 24.
    Found 16-bit adder for signal <seg_count[15]_GND_6_o_add_8_OUT> created at line 33.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <seven_seg>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\sevenSeg.v".
    Found 4-bit register for signal <anodes>.
    Found 4-bit register for signal <currentVal>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_7_o_add_2_OUT> created at line 28.
    Found 16x7-bit Read Only RAM for signal <cathodes>
    Found 4x8-bit Read Only RAM for signal <_n0037>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <seven_seg> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\debounce.v".
    Found 1-bit register for signal <btn_val>.
    Found 2-bit register for signal <count>.
    Found finite state machine <FSM_0> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

Synthesizing Unit <btnlatch>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\btnlatch.v".
    Found 1-bit register for signal <btn_val>.
    Found 2-bit register for signal <count>.
    Found finite state machine <FSM_1> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <btnlatch> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 21-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 3
 16-bit register                                       : 1
 2-bit register                                        : 1
 21-bit register                                       : 1
 8-bit register                                        : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <anodes_3> of sequential type is unconnected in block <segs>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <seg_count>: 1 register on signal <seg_count>.
The following registers are absorbed into counter <bounce_count>: 1 register on signal <bounce_count>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram__n0037> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cathodes> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("1",anodes_currentVal<6:4>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cathodes>      |          |
    -----------------------------------------------------------------------
Unit <seven_seg> synthesized (advanced).
WARNING:Xst:2677 - Node <anodes_3> of sequential type is unconnected in block <seven_seg>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x8-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <count[1:2]> with gray encoding.
Optimizing FSM <FSM_0> on signal <count[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <count[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
INFO:Xst:2261 - The FF/Latch <currentVal_1> in Unit <seven_seg> is equivalent to the following FF/Latch, which will be removed : <anodes_2> 

Optimizing unit <mt9v034_top> ...

Optimizing unit <clk_div> ...

Optimizing unit <seven_seg> ...
INFO:Xst:2261 - The FF/Latch <clks/bounce_count_0> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/seg_count_0> 
INFO:Xst:2261 - The FF/Latch <clks/bounce_count_1> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/seg_count_1> 
INFO:Xst:2261 - The FF/Latch <clks/bounce_count_2> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/seg_count_2> 
INFO:Xst:2261 - The FF/Latch <clks/bounce_count_3> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/seg_count_3> 
INFO:Xst:2261 - The FF/Latch <clks/bounce_count_4> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/seg_count_4> 
INFO:Xst:2261 - The FF/Latch <clks/bounce_count_5> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/seg_count_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mt9v034_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mt9v034_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 144
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 35
#      LUT2                        : 10
#      LUT3                        : 11
#      LUT4                        : 2
#      LUT5                        : 1
#      LUT6                        : 13
#      MUXCY                       : 35
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 48
#      FD                          : 8
#      FDE                         : 6
#      FDR                         : 31
#      FDRE                        : 2
#      ODDR2                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 21
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 16
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  18224     0%  
 Number of Slice LUTs:                   76  out of   9112     0%  
    Number used as Logic:                76  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     78
   Number with an unused Flip Flop:      30  out of     78    38%  
   Number with an unused LUT:             2  out of     78     2%  
   Number of fully used LUT-FF pairs:    46  out of     78    58%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+----------------------------+-------+
Clock Signal                            | Clock buffer(FF name)      | Load  |
----------------------------------------+----------------------------+-------+
clk_20Hz_unbuf(clks/clk_debounce<20>3:O)| BUFG(*)(deb/count_FSM_FFd1)| 8     |
sysclk                                  | DCM_SP:CLKFX               | 41    |
----------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.599ns (Maximum Frequency: 625.293MHz)
   Minimum input arrival time before clock: 3.587ns
   Maximum output required time after clock: 4.832ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_20Hz_unbuf'
  Clock period: 1.599ns (frequency: 625.293MHz)
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Delay:               1.599ns (Levels of Logic = 1)
  Source:            deb/count_FSM_FFd1 (FF)
  Destination:       deb/btn_val (FF)
  Source Clock:      clk_20Hz_unbuf rising
  Destination Clock: clk_20Hz_unbuf rising

  Data Path: deb/count_FSM_FFd1 to deb/btn_val
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.845  deb/count_FSM_FFd1 (deb/count_FSM_FFd1)
     LUT4:I1->O            1   0.205   0.000  deb/btn_val_rstpot (deb/btn_val_rstpot)
     FD:D                      0.102          deb/btn_val
    ----------------------------------------
    Total                      1.599ns (0.754ns logic, 0.845ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 1.218ns (frequency: 821.261MHz)
  Total number of paths / destination ports: 1126 / 80
-------------------------------------------------------------------------
Delay:               5.074ns (Levels of Logic = 3)
  Source:            clks/bounce_count_4 (FF)
  Destination:       segs/count_1 (FF)
  Source Clock:      sysclk rising 0.2X
  Destination Clock: sysclk rising 0.2X

  Data Path: clks/bounce_count_4 to segs/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   1.109  clks/bounce_count_4 (clks/bounce_count_4)
     LUT6:I0->O            2   0.203   0.981  clks/anodes<15>2 (clks/anodes<15>1)
     LUT6:I0->O            3   0.203   0.879  clks/anodes<15>3 (clk_10kHz)
     LUT3:I0->O            2   0.205   0.616  segs/_n00261 (segs/_n0026)
     FDRE:R                    0.430          segs/count_0
    ----------------------------------------
    Total                      5.074ns (1.488ns logic, 3.586ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_20Hz_unbuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.425ns (Levels of Logic = 2)
  Source:            trigger (PAD)
  Destination:       deb/btn_val (FF)
  Destination Clock: clk_20Hz_unbuf rising

  Data Path: trigger to deb/btn_val
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.898  trigger_IBUF (trigger_IBUF)
     LUT4:I0->O            1   0.203   0.000  deb/btn_val_rstpot (deb/btn_val_rstpot)
     FD:D                      0.102          deb/btn_val
    ----------------------------------------
    Total                      2.425ns (1.527ns logic, 0.898ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysclk'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.587ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       clks/bounce_count_20 (FF)
  Destination Clock: sysclk rising 0.2X

  Data Path: reset to clks/bounce_count_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  reset_IBUF (reset_IBUF)
     LUT6:I5->O           21   0.205   1.113  clks/Mcount_bounce_count_val3 (clks/Mcount_bounce_count_val)
     FDR:R                     0.430          clks/bounce_count_0
    ----------------------------------------
    Total                      3.587ns (1.857ns logic, 1.730ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sysclk'
  Total number of paths / destination ports: 25 / 11
-------------------------------------------------------------------------
Offset:              4.832ns (Levels of Logic = 2)
  Source:            segs/currentVal_1 (FF)
  Destination:       cathodes<4> (PAD)
  Source Clock:      sysclk rising 0.2X

  Data Path: segs/currentVal_1 to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  segs/currentVal_1 (segs/currentVal_1)
     LUT3:I0->O            1   0.205   0.579  segs/Mram_cathodes41 (cathodes_4_OBUF)
     OBUF:I->O                 2.571          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      4.832ns (3.223ns logic, 1.609ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_20Hz_unbuf'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            deb1/btn_val (FF)
  Destination:       cam_reset (PAD)
  Source Clock:      clk_20Hz_unbuf rising

  Data Path: deb1/btn_val to cam_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  deb1/btn_val (deb1/btn_val)
     OBUF:I->O                 2.571          cam_reset_OBUF (cam_reset)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_20Hz_unbuf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20Hz_unbuf |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    5.074|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.16 secs
 
--> 

Total memory usage is 276208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    9 (   0 filtered)

