
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009724  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  080098f8  080098f8  0000a8f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009dbc  08009dbc  0000b1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009dbc  08009dbc  0000adbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009dc4  08009dc4  0000b1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009dc4  08009dc4  0000adc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009dc8  08009dc8  0000adc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08009dcc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  200001ec  08009fb8  0000b1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  08009fb8  0000b56c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001118b  00000000  00000000  0000b21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029ce  00000000  00000000  0001c3a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff8  00000000  00000000  0001ed78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c58  00000000  00000000  0001fd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023728  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001309f  00000000  00000000  000440f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3cde  00000000  00000000  0005718f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ae6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000585c  00000000  00000000  0012aeb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0013070c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080098dc 	.word	0x080098dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	080098dc 	.word	0x080098dc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	607b      	str	r3, [r7, #4]
 800106a:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <MX_DMA_Init+0x30>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	4a08      	ldr	r2, [pc, #32]	@ (8001090 <MX_DMA_Init+0x30>)
 8001070:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001074:	6313      	str	r3, [r2, #48]	@ 0x30
 8001076:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <MX_DMA_Init+0x30>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800107e:	607b      	str	r3, [r7, #4]
 8001080:	687b      	ldr	r3, [r7, #4]

}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	40023800 	.word	0x40023800

08001094 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109a:	f107 030c 	add.w	r3, r7, #12
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
 80010a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010aa:	2300      	movs	r3, #0
 80010ac:	60bb      	str	r3, [r7, #8]
 80010ae:	4b29      	ldr	r3, [pc, #164]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	4a28      	ldr	r2, [pc, #160]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ba:	4b26      	ldr	r3, [pc, #152]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010c2:	60bb      	str	r3, [r7, #8]
 80010c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	607b      	str	r3, [r7, #4]
 80010ca:	4b22      	ldr	r3, [pc, #136]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ce:	4a21      	ldr	r2, [pc, #132]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010d0:	f043 0301 	orr.w	r3, r3, #1
 80010d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	607b      	str	r3, [r7, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	603b      	str	r3, [r7, #0]
 80010e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010ec:	f043 0302 	orr.w	r3, r3, #2
 80010f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f2:	4b18      	ldr	r3, [pc, #96]	@ (8001154 <MX_GPIO_Init+0xc0>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	603b      	str	r3, [r7, #0]
 80010fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led2_GPIO_Port, led2_Pin, GPIO_PIN_SET);
 80010fe:	2201      	movs	r2, #1
 8001100:	2140      	movs	r1, #64	@ 0x40
 8001102:	4815      	ldr	r0, [pc, #84]	@ (8001158 <MX_GPIO_Init+0xc4>)
 8001104:	f001 fcf2 	bl	8002aec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led1_GPIO_Port, led1_Pin, GPIO_PIN_SET);
 8001108:	2201      	movs	r2, #1
 800110a:	2140      	movs	r1, #64	@ 0x40
 800110c:	4813      	ldr	r0, [pc, #76]	@ (800115c <MX_GPIO_Init+0xc8>)
 800110e:	f001 fced 	bl	8002aec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led2_Pin */
  GPIO_InitStruct.Pin = led2_Pin;
 8001112:	2340      	movs	r3, #64	@ 0x40
 8001114:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001116:	2301      	movs	r3, #1
 8001118:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led2_GPIO_Port, &GPIO_InitStruct);
 8001122:	f107 030c 	add.w	r3, r7, #12
 8001126:	4619      	mov	r1, r3
 8001128:	480b      	ldr	r0, [pc, #44]	@ (8001158 <MX_GPIO_Init+0xc4>)
 800112a:	f001 fb4b 	bl	80027c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : led1_Pin */
  GPIO_InitStruct.Pin = led1_Pin;
 800112e:	2340      	movs	r3, #64	@ 0x40
 8001130:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001132:	2301      	movs	r3, #1
 8001134:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800113a:	2302      	movs	r3, #2
 800113c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led1_GPIO_Port, &GPIO_InitStruct);
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	4619      	mov	r1, r3
 8001144:	4805      	ldr	r0, [pc, #20]	@ (800115c <MX_GPIO_Init+0xc8>)
 8001146:	f001 fb3d 	bl	80027c4 <HAL_GPIO_Init>

}
 800114a:	bf00      	nop
 800114c:	3720      	adds	r7, #32
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40023800 	.word	0x40023800
 8001158:	40020000 	.word	0x40020000
 800115c:	40020400 	.word	0x40020400

08001160 <__io_putchar>:
#endif

// 2022, 11, 06 추가 = 교육생들이 좀 더 쉽게하기 위해서 추가 함 = 송신 함수
// 2023, 07, 01 추가 = 콘솔채널 자동설정 추가
extern int __io_putchar(int ch)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
    //UART_HandleTypeDef huart1;
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);

#elif Console_Ch2
    //UART_HandleTypeDef huart2;
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001168:	1d39      	adds	r1, r7, #4
 800116a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800116e:	2201      	movs	r2, #1
 8001170:	4804      	ldr	r0, [pc, #16]	@ (8001184 <__io_putchar+0x24>)
 8001172:	f003 fb89 	bl	8004888 <HAL_UART_Transmit>
    //UART_HandleTypeDef huart3;
    HAL_UART_Transmit(&huart6, (uint8_t *)&ch, 1, 0xFFFF);
#endif


    __NOP();
 8001176:	bf00      	nop
  return ch;
 8001178:	687b      	ldr	r3, [r7, #4]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	20000374 	.word	0x20000374

08001188 <_write>:
   return(ch);
 }

// 2022, 11, 06 추가 = 교육생들이 좀 더 쉽게하기 위해서 추가 함 = 송신
extern int _write(int file, char *ptr, int len)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
    int DataIdx;
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001194:	2300      	movs	r3, #0
 8001196:	617b      	str	r3, [r7, #20]
 8001198:	e00a      	b.n	80011b0 <_write+0x28>
    {
      // 콘솔에 출력할 수 있도록 하기 위해서 수정 함
      __io_putchar(*ptr++);// == org
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	1c5a      	adds	r2, r3, #1
 800119e:	60ba      	str	r2, [r7, #8]
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ffdc 	bl	8001160 <__io_putchar>

      asm("nop");
 80011a8:	bf00      	nop
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	3301      	adds	r3, #1
 80011ae:	617b      	str	r3, [r7, #20]
 80011b0:	697a      	ldr	r2, [r7, #20]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	dbf0      	blt.n	800119a <_write+0x12>
    }
    return len;
 80011b8:	687b      	ldr	r3, [r7, #4]
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	3718      	adds	r7, #24
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <__io_getchar>:

// 2022, 11, 06 추가 = 교육생들이 좀 더 쉽게하기 위해서 추가 함 = 송신
extern int __io_getchar(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
    char data[4];
    uint8_t ch, len = 1;
 80011ca:	2301      	movs	r3, #1
 80011cc:	73fb      	strb	r3, [r7, #15]
    //UART_HandleTypeDef huart1;
    while(HAL_UART_Receive(&huart1, &ch, 1, 10) != HAL_OK){ }

#elif Console_Ch2
    //UART_HandleTypeDef huart2;
    while(HAL_UART_Receive(&huart2, &ch, 1, 10) != HAL_OK){ }
 80011ce:	bf00      	nop
 80011d0:	1df9      	adds	r1, r7, #7
 80011d2:	230a      	movs	r3, #10
 80011d4:	2201      	movs	r2, #1
 80011d6:	481a      	ldr	r0, [pc, #104]	@ (8001240 <__io_getchar+0x7c>)
 80011d8:	f003 fbe1 	bl	800499e <HAL_UART_Receive>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1f6      	bne.n	80011d0 <__io_getchar+0xc>
#elif Console_Ch3
    //UART_HandleTypeDef huart3;
    while(HAL_UART_Receive(&huart3, &ch, 1, 10) != HAL_OK){ }
#endif

    memset(data, 0x00, 4);
 80011e2:	f107 0308 	add.w	r3, r7, #8
 80011e6:	2204      	movs	r2, #4
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f005 f82e 	bl	800624c <memset>
    switch(ch)
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80011f4:	d012      	beq.n	800121c <__io_getchar+0x58>
 80011f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80011f8:	dc19      	bgt.n	800122e <__io_getchar+0x6a>
 80011fa:	2b0d      	cmp	r3, #13
 80011fc:	d005      	beq.n	800120a <__io_getchar+0x46>
 80011fe:	2b0d      	cmp	r3, #13
 8001200:	dc15      	bgt.n	800122e <__io_getchar+0x6a>
 8001202:	2b08      	cmp	r3, #8
 8001204:	d00a      	beq.n	800121c <__io_getchar+0x58>
 8001206:	2b0a      	cmp	r3, #10
 8001208:	d111      	bne.n	800122e <__io_getchar+0x6a>
    {
        case '\r':
        case '\n':
            len = 2;
 800120a:	2302      	movs	r3, #2
 800120c:	73fb      	strb	r3, [r7, #15]
            sprintf(data, "\r\n");
 800120e:	f107 0308 	add.w	r3, r7, #8
 8001212:	490c      	ldr	r1, [pc, #48]	@ (8001244 <__io_getchar+0x80>)
 8001214:	4618      	mov	r0, r3
 8001216:	f004 ff1f 	bl	8006058 <siprintf>
            break;
 800121a:	e00b      	b.n	8001234 <__io_getchar+0x70>

        case '\b':
        case 0x7F:
            len = 3;
 800121c:	2303      	movs	r3, #3
 800121e:	73fb      	strb	r3, [r7, #15]
            sprintf(data, "\b \b");
 8001220:	f107 0308 	add.w	r3, r7, #8
 8001224:	4908      	ldr	r1, [pc, #32]	@ (8001248 <__io_getchar+0x84>)
 8001226:	4618      	mov	r0, r3
 8001228:	f004 ff16 	bl	8006058 <siprintf>
            break;
 800122c:	e002      	b.n	8001234 <__io_getchar+0x70>

        default:
            data[0] = ch;
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	723b      	strb	r3, [r7, #8]
            break;
 8001232:	bf00      	nop
    }

    asm("nop");
 8001234:	bf00      	nop
    return ch;
 8001236:	79fb      	ldrb	r3, [r7, #7]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000374 	.word	0x20000374
 8001244:	080098f8 	.word	0x080098f8
 8001248:	080098fc 	.word	0x080098fc

0800124c <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// 콜백함수
//timer CallBack Func
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  if(htim -> Instance == TIM7)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a3b      	ldr	r2, [pc, #236]	@ (8001348 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d110      	bne.n	8001280 <HAL_TIM_PeriodElapsedCallback+0x34>
  {
	// 1sec
    fg -> time_flag = (fg -> time_flag == 0) ? 1 : 0;
 800125e:	4b3b      	ldr	r3, [pc, #236]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	f003 0301 	and.w	r3, r3, #1
 8001268:	b2db      	uxtb	r3, r3
 800126a:	4a38      	ldr	r2, [pc, #224]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800126c:	6812      	ldr	r2, [r2, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	bf0c      	ite	eq
 8001272:	2301      	moveq	r3, #1
 8001274:	2300      	movne	r3, #0
 8001276:	b2d9      	uxtb	r1, r3
 8001278:	7813      	ldrb	r3, [r2, #0]
 800127a:	f361 0300 	bfi	r3, r1, #0, #1
 800127e:	7013      	strb	r3, [r2, #0]
  }
 //--------------------------------------------------
  if(htim -> Instance == TIM3)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a32      	ldr	r2, [pc, #200]	@ (8001350 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d110      	bne.n	80012ac <HAL_TIM_PeriodElapsedCallback+0x60>
     {
     	// 500ms = OC
     	fg -> t3_flag = (fg -> t3_flag == 0) ? 1 : 0;
 800128a:	4b30      	ldr	r3, [pc, #192]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	785b      	ldrb	r3, [r3, #1]
 8001290:	f003 0308 	and.w	r3, r3, #8
 8001294:	b2db      	uxtb	r3, r3
 8001296:	4a2d      	ldr	r2, [pc, #180]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001298:	6812      	ldr	r2, [r2, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	bf0c      	ite	eq
 800129e:	2301      	moveq	r3, #1
 80012a0:	2300      	movne	r3, #0
 80012a2:	b2d9      	uxtb	r1, r3
 80012a4:	7853      	ldrb	r3, [r2, #1]
 80012a6:	f361 03c3 	bfi	r3, r1, #3, #1
 80012aa:	7053      	strb	r3, [r2, #1]
     }
  //---------------------------------------

  if(htim -> Instance == TIM11)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a28      	ldr	r2, [pc, #160]	@ (8001354 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d114      	bne.n	80012e0 <HAL_TIM_PeriodElapsedCallback+0x94>
  {
	// 700ms
	Out_Bit_Tg(led1_GPIO_Port, led1_Pin);
 80012b6:	2140      	movs	r1, #64	@ 0x40
 80012b8:	4827      	ldr	r0, [pc, #156]	@ (8001358 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80012ba:	f001 fc30 	bl	8002b1e <HAL_GPIO_TogglePin>
	fg -> t11_flag = (fg -> t11_flag == 0) ? 1 : 0;
 80012be:	4b23      	ldr	r3, [pc, #140]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	785b      	ldrb	r3, [r3, #1]
 80012c4:	f003 0310 	and.w	r3, r3, #16
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	4a20      	ldr	r2, [pc, #128]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 80012cc:	6812      	ldr	r2, [r2, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	bf0c      	ite	eq
 80012d2:	2301      	moveq	r3, #1
 80012d4:	2300      	movne	r3, #0
 80012d6:	b2d9      	uxtb	r1, r3
 80012d8:	7853      	ldrb	r3, [r2, #1]
 80012da:	f361 1304 	bfi	r3, r1, #4, #1
 80012de:	7053      	strb	r3, [r2, #1]
  }
 //-----------------------------------------------------

  if(htim -> Instance == TIM12)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a1d      	ldr	r2, [pc, #116]	@ (800135c <HAL_TIM_PeriodElapsedCallback+0x110>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d114      	bne.n	8001314 <HAL_TIM_PeriodElapsedCallback+0xc8>
   {
  	// 1.5sec
  	Out_Bit_Tg(led2_GPIO_Port, led2_Pin);
 80012ea:	2140      	movs	r1, #64	@ 0x40
 80012ec:	481c      	ldr	r0, [pc, #112]	@ (8001360 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80012ee:	f001 fc16 	bl	8002b1e <HAL_GPIO_TogglePin>
   	//fg -> t12_flag = (fg -> t12_flag == 0) ? 1 : 0;
  	fg -> t12_flag = !fg -> t12_flag;
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	785b      	ldrb	r3, [r3, #1]
 80012f8:	f003 0320 	and.w	r3, r3, #32
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	4a13      	ldr	r2, [pc, #76]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001300:	6812      	ldr	r2, [r2, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	bf0c      	ite	eq
 8001306:	2301      	moveq	r3, #1
 8001308:	2300      	movne	r3, #0
 800130a:	b2d9      	uxtb	r1, r3
 800130c:	7853      	ldrb	r3, [r2, #1]
 800130e:	f361 1345 	bfi	r3, r1, #5, #1
 8001312:	7053      	strb	r3, [r2, #1]
   }
   //-----------------------------------------------------

  if(htim -> Instance == TIM2)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800131c:	d110      	bne.n	8001340 <HAL_TIM_PeriodElapsedCallback+0xf4>
   {
 	// 100ms = OC
 	fg -> t2_flag = (fg -> t2_flag == 0) ? 1 : 0;
 800131e:	4b0b      	ldr	r3, [pc, #44]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	785b      	ldrb	r3, [r3, #1]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	b2db      	uxtb	r3, r3
 800132a:	4a08      	ldr	r2, [pc, #32]	@ (800134c <HAL_TIM_PeriodElapsedCallback+0x100>)
 800132c:	6812      	ldr	r2, [r2, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	bf0c      	ite	eq
 8001332:	2301      	moveq	r3, #1
 8001334:	2300      	movne	r3, #0
 8001336:	b2d9      	uxtb	r1, r3
 8001338:	7853      	ldrb	r3, [r2, #1]
 800133a:	f361 0382 	bfi	r3, r1, #2, #1
 800133e:	7053      	strb	r3, [r2, #1]
   }
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40001400 	.word	0x40001400
 800134c:	20000014 	.word	0x20000014
 8001350:	40000400 	.word	0x40000400
 8001354:	40014800 	.word	0x40014800
 8001358:	40020400 	.word	0x40020400
 800135c:	40001800 	.word	0x40001800
 8001360:	40020000 	.word	0x40020000

08001364 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001368:	f000 fdbe 	bl	8001ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800136c:	f000 f894 	bl	8001498 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001370:	f7ff fe90 	bl	8001094 <MX_GPIO_Init>
  MX_DMA_Init();
 8001374:	f7ff fe74 	bl	8001060 <MX_DMA_Init>
  MX_TIM2_Init();
 8001378:	f000 fa8a 	bl	8001890 <MX_TIM2_Init>
  MX_TIM3_Init();
 800137c:	f000 fafe 	bl	800197c <MX_TIM3_Init>
  MX_TIM7_Init();
 8001380:	f000 fb74 	bl	8001a6c <MX_TIM7_Init>
  MX_TIM12_Init();
 8001384:	f000 fbcc 	bl	8001b20 <MX_TIM12_Init>
  MX_USART2_UART_Init();
 8001388:	f000 fce0 	bl	8001d4c <MX_USART2_UART_Init>
  MX_TIM11_Init();
 800138c:	f000 fba4 	bl	8001ad8 <MX_TIM11_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001390:	f000 f8f4 	bl	800157c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim7); // 1sec
 8001394:	4835      	ldr	r0, [pc, #212]	@ (800146c <main+0x108>)
 8001396:	f002 fa65 	bl	8003864 <HAL_TIM_Base_Start_IT>
  // 폴링방식으로 해도 됨
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1); // 100ms
 800139a:	2100      	movs	r1, #0
 800139c:	4834      	ldr	r0, [pc, #208]	@ (8001470 <main+0x10c>)
 800139e:	f002 fb2b 	bl	80039f8 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_2); // 500ms
 80013a2:	2104      	movs	r1, #4
 80013a4:	4833      	ldr	r0, [pc, #204]	@ (8001474 <main+0x110>)
 80013a6:	f002 fb27 	bl	80039f8 <HAL_TIM_OC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);  // 700ms
 80013aa:	4833      	ldr	r0, [pc, #204]	@ (8001478 <main+0x114>)
 80013ac:	f002 fa5a 	bl	8003864 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim12);  // 1.5sec
 80013b0:	4832      	ldr	r0, [pc, #200]	@ (800147c <main+0x118>)
 80013b2:	f002 fa57 	bl	8003864 <HAL_TIM_Base_Start_IT>
//	  printf("time3 IRQ\r\n");
//	  //tx_str("time3 IRQ\r\n", 2);
//	  fg -> t3_flag = 0;
//	}

	if(fg -> t11_flag ==1)
 80013b6:	4b32      	ldr	r3, [pc, #200]	@ (8001480 <main+0x11c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	785b      	ldrb	r3, [r3, #1]
 80013bc:	f003 0310 	and.w	r3, r3, #16
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d008      	beq.n	80013d8 <main+0x74>
	{
	  printf("time11 IRQ\r\n");
 80013c6:	482f      	ldr	r0, [pc, #188]	@ (8001484 <main+0x120>)
 80013c8:	f004 fe3e 	bl	8006048 <puts>
	  fg -> t11_flag =0;
 80013cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001480 <main+0x11c>)
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	7853      	ldrb	r3, [r2, #1]
 80013d2:	f023 0310 	bic.w	r3, r3, #16
 80013d6:	7053      	strb	r3, [r2, #1]
	}

	if(fg -> t12_flag ==1)
 80013d8:	4b29      	ldr	r3, [pc, #164]	@ (8001480 <main+0x11c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	785b      	ldrb	r3, [r3, #1]
 80013de:	f003 0320 	and.w	r3, r3, #32
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d008      	beq.n	80013fa <main+0x96>
	{
	  printf("time12 IRQ\r\n");
 80013e8:	4827      	ldr	r0, [pc, #156]	@ (8001488 <main+0x124>)
 80013ea:	f004 fe2d 	bl	8006048 <puts>
	  fg -> t12_flag  =0;
 80013ee:	4b24      	ldr	r3, [pc, #144]	@ (8001480 <main+0x11c>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	7853      	ldrb	r3, [r2, #1]
 80013f4:	f023 0320 	bic.w	r3, r3, #32
 80013f8:	7053      	strb	r3, [r2, #1]
	}

	if(fg -> time_flag) // 1sec chk sum
 80013fa:	4b21      	ldr	r3, [pc, #132]	@ (8001480 <main+0x11c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	b2db      	uxtb	r3, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	d0d5      	beq.n	80013b6 <main+0x52>
	{
	  fg -> time_flag = 0;
 800140a:	4b1d      	ldr	r3, [pc, #116]	@ (8001480 <main+0x11c>)
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	7813      	ldrb	r3, [r2, #0]
 8001410:	f023 0301 	bic.w	r3, r3, #1
 8001414:	7013      	strb	r3, [r2, #0]

	  ct -> sec++;
 8001416:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <main+0x128>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	79da      	ldrb	r2, [r3, #7]
 800141c:	3201      	adds	r2, #1
 800141e:	b2d2      	uxtb	r2, r2
 8001420:	71da      	strb	r2, [r3, #7]
	  if(ct -> sec > 59) // 1min chk sum
 8001422:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <main+0x128>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	79db      	ldrb	r3, [r3, #7]
 8001428:	2b3b      	cmp	r3, #59	@ 0x3b
 800142a:	d912      	bls.n	8001452 <main+0xee>
	  {
		(*ct).sec = 0;
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <main+0x128>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2200      	movs	r2, #0
 8001432:	71da      	strb	r2, [r3, #7]
		cnt.min++;
 8001434:	4b16      	ldr	r3, [pc, #88]	@ (8001490 <main+0x12c>)
 8001436:	7a1b      	ldrb	r3, [r3, #8]
 8001438:	3301      	adds	r3, #1
 800143a:	b2da      	uxtb	r2, r3
 800143c:	4b14      	ldr	r3, [pc, #80]	@ (8001490 <main+0x12c>)
 800143e:	721a      	strb	r2, [r3, #8]
		if(ct -> min > 59) // 1 hour chk sum
 8001440:	4b12      	ldr	r3, [pc, #72]	@ (800148c <main+0x128>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	7a1b      	ldrb	r3, [r3, #8]
 8001446:	2b3b      	cmp	r3, #59	@ 0x3b
 8001448:	d903      	bls.n	8001452 <main+0xee>
		{
		  (*ct).min = 0;
 800144a:	4b10      	ldr	r3, [pc, #64]	@ (800148c <main+0x128>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2200      	movs	r2, #0
 8001450:	721a      	strb	r2, [r3, #8]
		  // hour++
		}
	  }

	 printf("Now Time = %d : %d\r\n", ct -> min, ct -> sec);
 8001452:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <main+0x128>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	7a1b      	ldrb	r3, [r3, #8]
 8001458:	4619      	mov	r1, r3
 800145a:	4b0c      	ldr	r3, [pc, #48]	@ (800148c <main+0x128>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	79db      	ldrb	r3, [r3, #7]
 8001460:	461a      	mov	r2, r3
 8001462:	480c      	ldr	r0, [pc, #48]	@ (8001494 <main+0x130>)
 8001464:	f004 fd88 	bl	8005f78 <iprintf>
	if(fg -> t11_flag ==1)
 8001468:	e7a5      	b.n	80013b6 <main+0x52>
 800146a:	bf00      	nop
 800146c:	2000029c 	.word	0x2000029c
 8001470:	2000020c 	.word	0x2000020c
 8001474:	20000254 	.word	0x20000254
 8001478:	200002e4 	.word	0x200002e4
 800147c:	2000032c 	.word	0x2000032c
 8001480:	20000014 	.word	0x20000014
 8001484:	0800992c 	.word	0x0800992c
 8001488:	08009938 	.word	0x08009938
 800148c:	2000000c 	.word	0x2000000c
 8001490:	20000000 	.word	0x20000000
 8001494:	08009944 	.word	0x08009944

08001498 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b094      	sub	sp, #80	@ 0x50
 800149c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149e:	f107 031c 	add.w	r3, r7, #28
 80014a2:	2234      	movs	r2, #52	@ 0x34
 80014a4:	2100      	movs	r1, #0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f004 fed0 	bl	800624c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014bc:	2300      	movs	r3, #0
 80014be:	607b      	str	r3, [r7, #4]
 80014c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001574 <SystemClock_Config+0xdc>)
 80014c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001574 <SystemClock_Config+0xdc>)
 80014c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80014cc:	4b29      	ldr	r3, [pc, #164]	@ (8001574 <SystemClock_Config+0xdc>)
 80014ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014d4:	607b      	str	r3, [r7, #4]
 80014d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d8:	2300      	movs	r3, #0
 80014da:	603b      	str	r3, [r7, #0]
 80014dc:	4b26      	ldr	r3, [pc, #152]	@ (8001578 <SystemClock_Config+0xe0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a25      	ldr	r2, [pc, #148]	@ (8001578 <SystemClock_Config+0xe0>)
 80014e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	4b23      	ldr	r3, [pc, #140]	@ (8001578 <SystemClock_Config+0xe0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80014f0:	603b      	str	r3, [r7, #0]
 80014f2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014f4:	2301      	movs	r3, #1
 80014f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014fe:	2302      	movs	r3, #2
 8001500:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001502:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001506:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001508:	2304      	movs	r3, #4
 800150a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800150c:	23b4      	movs	r3, #180	@ 0xb4
 800150e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001510:	2302      	movs	r3, #2
 8001512:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001514:	2302      	movs	r3, #2
 8001516:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001518:	2302      	movs	r3, #2
 800151a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800151c:	f107 031c 	add.w	r3, r7, #28
 8001520:	4618      	mov	r0, r3
 8001522:	f001 feb1 	bl	8003288 <HAL_RCC_OscConfig>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800152c:	f000 f852 	bl	80015d4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001530:	f001 fb10 	bl	8002b54 <HAL_PWREx_EnableOverDrive>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800153a:	f000 f84b 	bl	80015d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800153e:	230f      	movs	r3, #15
 8001540:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001542:	2302      	movs	r3, #2
 8001544:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001546:	2300      	movs	r3, #0
 8001548:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800154a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800154e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001550:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001554:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001556:	f107 0308 	add.w	r3, r7, #8
 800155a:	2105      	movs	r1, #5
 800155c:	4618      	mov	r0, r3
 800155e:	f001 fb49 	bl	8002bf4 <HAL_RCC_ClockConfig>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001568:	f000 f834 	bl	80015d4 <Error_Handler>
  }
}
 800156c:	bf00      	nop
 800156e:	3750      	adds	r7, #80	@ 0x50
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40023800 	.word	0x40023800
 8001578:	40007000 	.word	0x40007000

0800157c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001580:	2200      	movs	r2, #0
 8001582:	2100      	movs	r1, #0
 8001584:	2010      	movs	r0, #16
 8001586:	f000 fdfc 	bl	8002182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800158a:	2010      	movs	r0, #16
 800158c:	f000 fe15 	bl	80021ba <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001590:	2200      	movs	r2, #0
 8001592:	2100      	movs	r1, #0
 8001594:	201c      	movs	r0, #28
 8001596:	f000 fdf4 	bl	8002182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800159a:	201c      	movs	r0, #28
 800159c:	f000 fe0d 	bl	80021ba <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2100      	movs	r1, #0
 80015a4:	201d      	movs	r0, #29
 80015a6:	f000 fdec 	bl	8002182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80015aa:	201d      	movs	r0, #29
 80015ac:	f000 fe05 	bl	80021ba <HAL_NVIC_EnableIRQ>
  /* TIM8_BRK_TIM12_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2100      	movs	r1, #0
 80015b4:	202b      	movs	r0, #43	@ 0x2b
 80015b6:	f000 fde4 	bl	8002182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80015ba:	202b      	movs	r0, #43	@ 0x2b
 80015bc:	f000 fdfd 	bl	80021ba <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80015c0:	2200      	movs	r2, #0
 80015c2:	2100      	movs	r1, #0
 80015c4:	2037      	movs	r0, #55	@ 0x37
 80015c6:	f000 fddc 	bl	8002182 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80015ca:	2037      	movs	r0, #55	@ 0x37
 80015cc:	f000 fdf5 	bl	80021ba <HAL_NVIC_EnableIRQ>
}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015d8:	b672      	cpsid	i
}
 80015da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <Error_Handler+0x8>

080015e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	607b      	str	r3, [r7, #4]
 80015ea:	4b10      	ldr	r3, [pc, #64]	@ (800162c <HAL_MspInit+0x4c>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ee:	4a0f      	ldr	r2, [pc, #60]	@ (800162c <HAL_MspInit+0x4c>)
 80015f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f6:	4b0d      	ldr	r3, [pc, #52]	@ (800162c <HAL_MspInit+0x4c>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015fe:	607b      	str	r3, [r7, #4]
 8001600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	603b      	str	r3, [r7, #0]
 8001606:	4b09      	ldr	r3, [pc, #36]	@ (800162c <HAL_MspInit+0x4c>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	4a08      	ldr	r2, [pc, #32]	@ (800162c <HAL_MspInit+0x4c>)
 800160c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001610:	6413      	str	r3, [r2, #64]	@ 0x40
 8001612:	4b06      	ldr	r3, [pc, #24]	@ (800162c <HAL_MspInit+0x4c>)
 8001614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161a:	603b      	str	r3, [r7, #0]
 800161c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	40023800 	.word	0x40023800

08001630 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <NMI_Handler+0x4>

08001638 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <HardFault_Handler+0x4>

08001640 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <MemManage_Handler+0x4>

08001648 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <BusFault_Handler+0x4>

08001650 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <UsageFault_Handler+0x4>

08001658 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr

08001666 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001666:	b480      	push	{r7}
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001686:	f000 fc81 	bl	8001f8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001694:	4802      	ldr	r0, [pc, #8]	@ (80016a0 <DMA1_Stream5_IRQHandler+0x10>)
 8001696:	f000 fe59 	bl	800234c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200003bc 	.word	0x200003bc

080016a4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 80016a8:	4802      	ldr	r0, [pc, #8]	@ (80016b4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80016aa:	f002 fabb 	bl	8003c24 <HAL_TIM_IRQHandler>
	    HAL_GPIO_TogglePin(led1_GPIO_Port, led1_Pin);
	    printf("time11 IRQ\r\n");
	}
  */
  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200002e4 	.word	0x200002e4

080016b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{  // 100ms = OC
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016bc:	4803      	ldr	r0, [pc, #12]	@ (80016cc <TIM2_IRQHandler+0x14>)
 80016be:	f002 fab1 	bl	8003c24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  printf("time2 IRQ\r\n");
 80016c2:	4803      	ldr	r0, [pc, #12]	@ (80016d0 <TIM2_IRQHandler+0x18>)
 80016c4:	f004 fcc0 	bl	8006048 <puts>
  /* USER CODE END TIM2_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	2000020c 	.word	0x2000020c
 80016d0:	0800995c 	.word	0x0800995c

080016d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  // 500ms = OC
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80016d8:	4803      	ldr	r0, [pc, #12]	@ (80016e8 <TIM3_IRQHandler+0x14>)
 80016da:	f002 faa3 	bl	8003c24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  printf("time3 IRQ\r\n");
 80016de:	4803      	ldr	r0, [pc, #12]	@ (80016ec <TIM3_IRQHandler+0x18>)
 80016e0:	f004 fcb2 	bl	8006048 <puts>
  /* USER CODE END TIM3_IRQn 1 */
}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000254 	.word	0x20000254
 80016ec:	08009968 	.word	0x08009968

080016f0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 80016f4:	4802      	ldr	r0, [pc, #8]	@ (8001700 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 80016f6:	f002 fa95 	bl	8003c24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	2000032c 	.word	0x2000032c

08001704 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001708:	4802      	ldr	r0, [pc, #8]	@ (8001714 <TIM7_IRQHandler+0x10>)
 800170a:	f002 fa8b 	bl	8003c24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	2000029c 	.word	0x2000029c

08001718 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return 1;
 800171c:	2301      	movs	r3, #1
}
 800171e:	4618      	mov	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <_kill>:

int _kill(int pid, int sig)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001732:	f004 fddd 	bl	80062f0 <__errno>
 8001736:	4603      	mov	r3, r0
 8001738:	2216      	movs	r2, #22
 800173a:	601a      	str	r2, [r3, #0]
  return -1;
 800173c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <_exit>:

void _exit (int status)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001750:	f04f 31ff 	mov.w	r1, #4294967295
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f7ff ffe7 	bl	8001728 <_kill>
  while (1) {}    /* Make sure we hang here */
 800175a:	bf00      	nop
 800175c:	e7fd      	b.n	800175a <_exit+0x12>

0800175e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b086      	sub	sp, #24
 8001762:	af00      	add	r7, sp, #0
 8001764:	60f8      	str	r0, [r7, #12]
 8001766:	60b9      	str	r1, [r7, #8]
 8001768:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
 800176e:	e00a      	b.n	8001786 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001770:	f7ff fd28 	bl	80011c4 <__io_getchar>
 8001774:	4601      	mov	r1, r0
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	1c5a      	adds	r2, r3, #1
 800177a:	60ba      	str	r2, [r7, #8]
 800177c:	b2ca      	uxtb	r2, r1
 800177e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	3301      	adds	r3, #1
 8001784:	617b      	str	r3, [r7, #20]
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	429a      	cmp	r2, r3
 800178c:	dbf0      	blt.n	8001770 <_read+0x12>
  }

  return len;
 800178e:	687b      	ldr	r3, [r7, #4]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}

08001798 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017c0:	605a      	str	r2, [r3, #4]
  return 0;
 80017c2:	2300      	movs	r3, #0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <_isatty>:

int _isatty(int file)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017d8:	2301      	movs	r3, #1
}
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017e6:	b480      	push	{r7}
 80017e8:	b085      	sub	sp, #20
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	60f8      	str	r0, [r7, #12]
 80017ee:	60b9      	str	r1, [r7, #8]
 80017f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001808:	4a14      	ldr	r2, [pc, #80]	@ (800185c <_sbrk+0x5c>)
 800180a:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <_sbrk+0x60>)
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001814:	4b13      	ldr	r3, [pc, #76]	@ (8001864 <_sbrk+0x64>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d102      	bne.n	8001822 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800181c:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <_sbrk+0x64>)
 800181e:	4a12      	ldr	r2, [pc, #72]	@ (8001868 <_sbrk+0x68>)
 8001820:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001822:	4b10      	ldr	r3, [pc, #64]	@ (8001864 <_sbrk+0x64>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	429a      	cmp	r2, r3
 800182e:	d207      	bcs.n	8001840 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001830:	f004 fd5e 	bl	80062f0 <__errno>
 8001834:	4603      	mov	r3, r0
 8001836:	220c      	movs	r2, #12
 8001838:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800183a:	f04f 33ff 	mov.w	r3, #4294967295
 800183e:	e009      	b.n	8001854 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001840:	4b08      	ldr	r3, [pc, #32]	@ (8001864 <_sbrk+0x64>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001846:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <_sbrk+0x64>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	4a05      	ldr	r2, [pc, #20]	@ (8001864 <_sbrk+0x64>)
 8001850:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001852:	68fb      	ldr	r3, [r7, #12]
}
 8001854:	4618      	mov	r0, r3
 8001856:	3718      	adds	r7, #24
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20020000 	.word	0x20020000
 8001860:	00000400 	.word	0x00000400
 8001864:	20000208 	.word	0x20000208
 8001868:	20000570 	.word	0x20000570

0800186c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001870:	4b06      	ldr	r3, [pc, #24]	@ (800188c <SystemInit+0x20>)
 8001872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001876:	4a05      	ldr	r2, [pc, #20]	@ (800188c <SystemInit+0x20>)
 8001878:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800187c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <MX_TIM2_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim12;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08e      	sub	sp, #56	@ 0x38
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001896:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a4:	f107 0320 	add.w	r3, r7, #32
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ae:	1d3b      	adds	r3, r7, #4
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
 80018bc:	615a      	str	r2, [r3, #20]
 80018be:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001978 <MX_TIM2_Init+0xe8>)
 80018c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9000-1;
 80018c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001978 <MX_TIM2_Init+0xe8>)
 80018ca:	f242 3227 	movw	r2, #8999	@ 0x2327
 80018ce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d0:	4b29      	ldr	r3, [pc, #164]	@ (8001978 <MX_TIM2_Init+0xe8>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80018d6:	4b28      	ldr	r3, [pc, #160]	@ (8001978 <MX_TIM2_Init+0xe8>)
 80018d8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018dc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018de:	4b26      	ldr	r3, [pc, #152]	@ (8001978 <MX_TIM2_Init+0xe8>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e4:	4b24      	ldr	r3, [pc, #144]	@ (8001978 <MX_TIM2_Init+0xe8>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80018ea:	4823      	ldr	r0, [pc, #140]	@ (8001978 <MX_TIM2_Init+0xe8>)
 80018ec:	f001 ff6a 	bl	80037c4 <HAL_TIM_Base_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80018f6:	f7ff fe6d 	bl	80015d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001900:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001904:	4619      	mov	r1, r3
 8001906:	481c      	ldr	r0, [pc, #112]	@ (8001978 <MX_TIM2_Init+0xe8>)
 8001908:	f002 fad8 	bl	8003ebc <HAL_TIM_ConfigClockSource>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001912:	f7ff fe5f 	bl	80015d4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001916:	4818      	ldr	r0, [pc, #96]	@ (8001978 <MX_TIM2_Init+0xe8>)
 8001918:	f002 f814 	bl	8003944 <HAL_TIM_OC_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001922:	f7ff fe57 	bl	80015d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001926:	2300      	movs	r3, #0
 8001928:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800192a:	2300      	movs	r3, #0
 800192c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800192e:	f107 0320 	add.w	r3, r7, #32
 8001932:	4619      	mov	r1, r3
 8001934:	4810      	ldr	r0, [pc, #64]	@ (8001978 <MX_TIM2_Init+0xe8>)
 8001936:	f002 fec7 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001940:	f7ff fe48 	bl	80015d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001944:	2330      	movs	r3, #48	@ 0x30
 8001946:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001948:	2300      	movs	r3, #0
 800194a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001950:	2300      	movs	r3, #0
 8001952:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2200      	movs	r2, #0
 8001958:	4619      	mov	r1, r3
 800195a:	4807      	ldr	r0, [pc, #28]	@ (8001978 <MX_TIM2_Init+0xe8>)
 800195c:	f002 fa52 	bl	8003e04 <HAL_TIM_OC_ConfigChannel>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001966:	f7ff fe35 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800196a:	4803      	ldr	r0, [pc, #12]	@ (8001978 <MX_TIM2_Init+0xe8>)
 800196c:	f000 f990 	bl	8001c90 <HAL_TIM_MspPostInit>

}
 8001970:	bf00      	nop
 8001972:	3738      	adds	r7, #56	@ 0x38
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	2000020c 	.word	0x2000020c

0800197c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b08e      	sub	sp, #56	@ 0x38
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001982:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001990:	f107 0320 	add.w	r3, r7, #32
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
 80019a8:	615a      	str	r2, [r3, #20]
 80019aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 80019ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001a68 <MX_TIM3_Init+0xec>)
 80019b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000-1;
 80019b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 80019b4:	f242 3227 	movw	r2, #8999	@ 0x2327
 80019b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5000-1;
 80019c0:	4b28      	ldr	r3, [pc, #160]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 80019c2:	f241 3287 	movw	r2, #4999	@ 0x1387
 80019c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c8:	4b26      	ldr	r3, [pc, #152]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ce:	4b25      	ldr	r3, [pc, #148]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019d4:	4823      	ldr	r0, [pc, #140]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 80019d6:	f001 fef5 	bl	80037c4 <HAL_TIM_Base_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80019e0:	f7ff fdf8 	bl	80015d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019ee:	4619      	mov	r1, r3
 80019f0:	481c      	ldr	r0, [pc, #112]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 80019f2:	f002 fa63 	bl	8003ebc <HAL_TIM_ConfigClockSource>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80019fc:	f7ff fdea 	bl	80015d4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001a00:	4818      	ldr	r0, [pc, #96]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 8001a02:	f001 ff9f 	bl	8003944 <HAL_TIM_OC_Init>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001a0c:	f7ff fde2 	bl	80015d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a10:	2300      	movs	r3, #0
 8001a12:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a18:	f107 0320 	add.w	r3, r7, #32
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4811      	ldr	r0, [pc, #68]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 8001a20:	f002 fe52 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001a2a:	f7ff fdd3 	bl	80015d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_FORCED_INACTIVE;
 8001a2e:	2340      	movs	r3, #64	@ 0x40
 8001a30:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a36:	2300      	movs	r3, #0
 8001a38:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a3e:	1d3b      	adds	r3, r7, #4
 8001a40:	2204      	movs	r2, #4
 8001a42:	4619      	mov	r1, r3
 8001a44:	4807      	ldr	r0, [pc, #28]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 8001a46:	f002 f9dd 	bl	8003e04 <HAL_TIM_OC_ConfigChannel>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001a50:	f7ff fdc0 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a54:	4803      	ldr	r0, [pc, #12]	@ (8001a64 <MX_TIM3_Init+0xe8>)
 8001a56:	f000 f91b 	bl	8001c90 <HAL_TIM_MspPostInit>

}
 8001a5a:	bf00      	nop
 8001a5c:	3738      	adds	r7, #56	@ 0x38
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000254 	.word	0x20000254
 8001a68:	40000400 	.word	0x40000400

08001a6c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a72:	463b      	mov	r3, r7
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001a7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ad0 <MX_TIM7_Init+0x64>)
 8001a7c:	4a15      	ldr	r2, [pc, #84]	@ (8001ad4 <MX_TIM7_Init+0x68>)
 8001a7e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9000-1;
 8001a80:	4b13      	ldr	r3, [pc, #76]	@ (8001ad0 <MX_TIM7_Init+0x64>)
 8001a82:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001a86:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a88:	4b11      	ldr	r3, [pc, #68]	@ (8001ad0 <MX_TIM7_Init+0x64>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8001a8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ad0 <MX_TIM7_Init+0x64>)
 8001a90:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001a94:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a96:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad0 <MX_TIM7_Init+0x64>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001a9c:	480c      	ldr	r0, [pc, #48]	@ (8001ad0 <MX_TIM7_Init+0x64>)
 8001a9e:	f001 fe91 	bl	80037c4 <HAL_TIM_Base_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001aa8:	f7ff fd94 	bl	80015d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aac:	2300      	movs	r3, #0
 8001aae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001ab4:	463b      	mov	r3, r7
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4805      	ldr	r0, [pc, #20]	@ (8001ad0 <MX_TIM7_Init+0x64>)
 8001aba:	f002 fe05 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001ac4:	f7ff fd86 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	2000029c 	.word	0x2000029c
 8001ad4:	40001400 	.word	0x40001400

08001ad8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001adc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b18 <MX_TIM11_Init+0x40>)
 8001ade:	4a0f      	ldr	r2, [pc, #60]	@ (8001b1c <MX_TIM11_Init+0x44>)
 8001ae0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 9000-1;
 8001ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8001b18 <MX_TIM11_Init+0x40>)
 8001ae4:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001ae8:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aea:	4b0b      	ldr	r3, [pc, #44]	@ (8001b18 <MX_TIM11_Init+0x40>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 7000-1;
 8001af0:	4b09      	ldr	r3, [pc, #36]	@ (8001b18 <MX_TIM11_Init+0x40>)
 8001af2:	f641 3257 	movw	r2, #6999	@ 0x1b57
 8001af6:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af8:	4b07      	ldr	r3, [pc, #28]	@ (8001b18 <MX_TIM11_Init+0x40>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afe:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <MX_TIM11_Init+0x40>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001b04:	4804      	ldr	r0, [pc, #16]	@ (8001b18 <MX_TIM11_Init+0x40>)
 8001b06:	f001 fe5d 	bl	80037c4 <HAL_TIM_Base_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8001b10:	f7ff fd60 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001b14:	bf00      	nop
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	200002e4 	.word	0x200002e4
 8001b1c:	40014800 	.word	0x40014800

08001b20 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b26:	463b      	mov	r3, r7
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001b32:	4b16      	ldr	r3, [pc, #88]	@ (8001b8c <MX_TIM12_Init+0x6c>)
 8001b34:	4a16      	ldr	r2, [pc, #88]	@ (8001b90 <MX_TIM12_Init+0x70>)
 8001b36:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 9000-1;
 8001b38:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <MX_TIM12_Init+0x6c>)
 8001b3a:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001b3e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b40:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <MX_TIM12_Init+0x6c>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 15000-1;
 8001b46:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <MX_TIM12_Init+0x6c>)
 8001b48:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8001b4c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b8c <MX_TIM12_Init+0x6c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b54:	4b0d      	ldr	r3, [pc, #52]	@ (8001b8c <MX_TIM12_Init+0x6c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001b5a:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <MX_TIM12_Init+0x6c>)
 8001b5c:	f001 fe32 	bl	80037c4 <HAL_TIM_Base_Init>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 8001b66:	f7ff fd35 	bl	80015d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b6e:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001b70:	463b      	mov	r3, r7
 8001b72:	4619      	mov	r1, r3
 8001b74:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <MX_TIM12_Init+0x6c>)
 8001b76:	f002 f9a1 	bl	8003ebc <HAL_TIM_ConfigClockSource>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 8001b80:	f7ff fd28 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8001b84:	bf00      	nop
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	2000032c 	.word	0x2000032c
 8001b90:	40001800 	.word	0x40001800

08001b94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b088      	sub	sp, #32
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ba4:	d10e      	bne.n	8001bc4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
 8001baa:	4b34      	ldr	r3, [pc, #208]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	4a33      	ldr	r2, [pc, #204]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb6:	4b31      	ldr	r3, [pc, #196]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	61fb      	str	r3, [r7, #28]
 8001bc0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001bc2:	e056      	b.n	8001c72 <HAL_TIM_Base_MspInit+0xde>
  else if(tim_baseHandle->Instance==TIM3)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8001c80 <HAL_TIM_Base_MspInit+0xec>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d10e      	bne.n	8001bec <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61bb      	str	r3, [r7, #24]
 8001bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	4a29      	ldr	r2, [pc, #164]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001bd8:	f043 0302 	orr.w	r3, r3, #2
 8001bdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bde:	4b27      	ldr	r3, [pc, #156]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	61bb      	str	r3, [r7, #24]
 8001be8:	69bb      	ldr	r3, [r7, #24]
}
 8001bea:	e042      	b.n	8001c72 <HAL_TIM_Base_MspInit+0xde>
  else if(tim_baseHandle->Instance==TIM7)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a24      	ldr	r2, [pc, #144]	@ (8001c84 <HAL_TIM_Base_MspInit+0xf0>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d10e      	bne.n	8001c14 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
 8001bfa:	4b20      	ldr	r3, [pc, #128]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001c00:	f043 0320 	orr.w	r3, r3, #32
 8001c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c06:	4b1d      	ldr	r3, [pc, #116]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f003 0320 	and.w	r3, r3, #32
 8001c0e:	617b      	str	r3, [r7, #20]
 8001c10:	697b      	ldr	r3, [r7, #20]
}
 8001c12:	e02e      	b.n	8001c72 <HAL_TIM_Base_MspInit+0xde>
  else if(tim_baseHandle->Instance==TIM11)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a1b      	ldr	r2, [pc, #108]	@ (8001c88 <HAL_TIM_Base_MspInit+0xf4>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d116      	bne.n	8001c4c <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c26:	4a15      	ldr	r2, [pc, #84]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001c28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c2e:	4b13      	ldr	r3, [pc, #76]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	201a      	movs	r0, #26
 8001c40:	f000 fa9f 	bl	8002182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001c44:	201a      	movs	r0, #26
 8001c46:	f000 fab8 	bl	80021ba <HAL_NVIC_EnableIRQ>
}
 8001c4a:	e012      	b.n	8001c72 <HAL_TIM_Base_MspInit+0xde>
  else if(tim_baseHandle->Instance==TIM12)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a0e      	ldr	r2, [pc, #56]	@ (8001c8c <HAL_TIM_Base_MspInit+0xf8>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d10d      	bne.n	8001c72 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5e:	4a07      	ldr	r2, [pc, #28]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001c60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c66:	4b05      	ldr	r3, [pc, #20]	@ (8001c7c <HAL_TIM_Base_MspInit+0xe8>)
 8001c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
}
 8001c72:	bf00      	nop
 8001c74:	3720      	adds	r7, #32
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40000400 	.word	0x40000400
 8001c84:	40001400 	.word	0x40001400
 8001c88:	40014800 	.word	0x40014800
 8001c8c:	40001800 	.word	0x40001800

08001c90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08a      	sub	sp, #40	@ 0x28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cb0:	d11e      	bne.n	8001cf0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	613b      	str	r3, [r7, #16]
 8001cb6:	4b22      	ldr	r3, [pc, #136]	@ (8001d40 <HAL_TIM_MspPostInit+0xb0>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	4a21      	ldr	r2, [pc, #132]	@ (8001d40 <HAL_TIM_MspPostInit+0xb0>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d40 <HAL_TIM_MspPostInit+0xb0>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001cce:	2320      	movs	r3, #32
 8001cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4816      	ldr	r0, [pc, #88]	@ (8001d44 <HAL_TIM_MspPostInit+0xb4>)
 8001cea:	f000 fd6b 	bl	80027c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001cee:	e022      	b.n	8001d36 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM3)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a14      	ldr	r2, [pc, #80]	@ (8001d48 <HAL_TIM_MspPostInit+0xb8>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d11d      	bne.n	8001d36 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	4b10      	ldr	r3, [pc, #64]	@ (8001d40 <HAL_TIM_MspPostInit+0xb0>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	4a0f      	ldr	r2, [pc, #60]	@ (8001d40 <HAL_TIM_MspPostInit+0xb0>)
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d40 <HAL_TIM_MspPostInit+0xb0>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d16:	2380      	movs	r3, #128	@ 0x80
 8001d18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d22:	2300      	movs	r3, #0
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d26:	2302      	movs	r3, #2
 8001d28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4804      	ldr	r0, [pc, #16]	@ (8001d44 <HAL_TIM_MspPostInit+0xb4>)
 8001d32:	f000 fd47 	bl	80027c4 <HAL_GPIO_Init>
}
 8001d36:	bf00      	nop
 8001d38:	3728      	adds	r7, #40	@ 0x28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40020000 	.word	0x40020000
 8001d48:	40000400 	.word	0x40000400

08001d4c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d50:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d52:	4a12      	ldr	r2, [pc, #72]	@ (8001d9c <MX_USART2_UART_Init+0x50>)
 8001d54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d56:	4b10      	ldr	r3, [pc, #64]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d72:	220c      	movs	r2, #12
 8001d74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d76:	4b08      	ldr	r3, [pc, #32]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d82:	4805      	ldr	r0, [pc, #20]	@ (8001d98 <MX_USART2_UART_Init+0x4c>)
 8001d84:	f002 fd30 	bl	80047e8 <HAL_UART_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d8e:	f7ff fc21 	bl	80015d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	20000374 	.word	0x20000374
 8001d9c:	40004400 	.word	0x40004400

08001da0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08a      	sub	sp, #40	@ 0x28
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a30      	ldr	r2, [pc, #192]	@ (8001e80 <HAL_UART_MspInit+0xe0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d15a      	bne.n	8001e78 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	4b2f      	ldr	r3, [pc, #188]	@ (8001e84 <HAL_UART_MspInit+0xe4>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	4a2e      	ldr	r2, [pc, #184]	@ (8001e84 <HAL_UART_MspInit+0xe4>)
 8001dcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd2:	4b2c      	ldr	r3, [pc, #176]	@ (8001e84 <HAL_UART_MspInit+0xe4>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	4b28      	ldr	r3, [pc, #160]	@ (8001e84 <HAL_UART_MspInit+0xe4>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de6:	4a27      	ldr	r2, [pc, #156]	@ (8001e84 <HAL_UART_MspInit+0xe4>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dee:	4b25      	ldr	r3, [pc, #148]	@ (8001e84 <HAL_UART_MspInit+0xe4>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dfa:	230c      	movs	r3, #12
 8001dfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e06:	2303      	movs	r3, #3
 8001e08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e0a:	2307      	movs	r3, #7
 8001e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0e:	f107 0314 	add.w	r3, r7, #20
 8001e12:	4619      	mov	r1, r3
 8001e14:	481c      	ldr	r0, [pc, #112]	@ (8001e88 <HAL_UART_MspInit+0xe8>)
 8001e16:	f000 fcd5 	bl	80027c4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e1c:	4a1c      	ldr	r2, [pc, #112]	@ (8001e90 <HAL_UART_MspInit+0xf0>)
 8001e1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001e20:	4b1a      	ldr	r3, [pc, #104]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e22:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e26:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e28:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e2e:	4b17      	ldr	r3, [pc, #92]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e34:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e3a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e3c:	4b13      	ldr	r3, [pc, #76]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e42:	4b12      	ldr	r3, [pc, #72]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001e48:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e4e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e50:	4b0e      	ldr	r3, [pc, #56]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e56:	4b0d      	ldr	r3, [pc, #52]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001e5c:	480b      	ldr	r0, [pc, #44]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e5e:	f000 f9c7 	bl	80021f0 <HAL_DMA_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001e68:	f7ff fbb4 	bl	80015d4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a07      	ldr	r2, [pc, #28]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e70:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e72:	4a06      	ldr	r2, [pc, #24]	@ (8001e8c <HAL_UART_MspInit+0xec>)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e78:	bf00      	nop
 8001e7a:	3728      	adds	r7, #40	@ 0x28
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40004400 	.word	0x40004400
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40020000 	.word	0x40020000
 8001e8c:	200003bc 	.word	0x200003bc
 8001e90:	40026088 	.word	0x40026088

08001e94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ecc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e98:	f7ff fce8 	bl	800186c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e9c:	480c      	ldr	r0, [pc, #48]	@ (8001ed0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e9e:	490d      	ldr	r1, [pc, #52]	@ (8001ed4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ed8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea4:	e002      	b.n	8001eac <LoopCopyDataInit>

08001ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eaa:	3304      	adds	r3, #4

08001eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eb0:	d3f9      	bcc.n	8001ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001eb4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ee0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb8:	e001      	b.n	8001ebe <LoopFillZerobss>

08001eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ebc:	3204      	adds	r2, #4

08001ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ec0:	d3fb      	bcc.n	8001eba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001ec2:	f004 fa1b 	bl	80062fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ec6:	f7ff fa4d 	bl	8001364 <main>
  bx  lr    
 8001eca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ecc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ed4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001ed8:	08009dcc 	.word	0x08009dcc
  ldr r2, =_sbss
 8001edc:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001ee0:	2000056c 	.word	0x2000056c

08001ee4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ee4:	e7fe      	b.n	8001ee4 <ADC_IRQHandler>
	...

08001ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eec:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <HAL_Init+0x40>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f28 <HAL_Init+0x40>)
 8001ef2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <HAL_Init+0x40>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a0a      	ldr	r2, [pc, #40]	@ (8001f28 <HAL_Init+0x40>)
 8001efe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f04:	4b08      	ldr	r3, [pc, #32]	@ (8001f28 <HAL_Init+0x40>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a07      	ldr	r2, [pc, #28]	@ (8001f28 <HAL_Init+0x40>)
 8001f0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f10:	2003      	movs	r0, #3
 8001f12:	f000 f92b 	bl	800216c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f16:	200f      	movs	r0, #15
 8001f18:	f000 f808 	bl	8001f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f1c:	f7ff fb60 	bl	80015e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40023c00 	.word	0x40023c00

08001f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f34:	4b12      	ldr	r3, [pc, #72]	@ (8001f80 <HAL_InitTick+0x54>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <HAL_InitTick+0x58>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 f943 	bl	80021d6 <HAL_SYSTICK_Config>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e00e      	b.n	8001f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b0f      	cmp	r3, #15
 8001f5e:	d80a      	bhi.n	8001f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f60:	2200      	movs	r2, #0
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	f04f 30ff 	mov.w	r0, #4294967295
 8001f68:	f000 f90b 	bl	8002182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f6c:	4a06      	ldr	r2, [pc, #24]	@ (8001f88 <HAL_InitTick+0x5c>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	e000      	b.n	8001f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000018 	.word	0x20000018
 8001f84:	20000020 	.word	0x20000020
 8001f88:	2000001c 	.word	0x2000001c

08001f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f90:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <HAL_IncTick+0x20>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <HAL_IncTick+0x24>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4a04      	ldr	r2, [pc, #16]	@ (8001fb0 <HAL_IncTick+0x24>)
 8001f9e:	6013      	str	r3, [r2, #0]
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	20000020 	.word	0x20000020
 8001fb0:	2000041c 	.word	0x2000041c

08001fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb8:	4b03      	ldr	r3, [pc, #12]	@ (8001fc8 <HAL_GetTick+0x14>)
 8001fba:	681b      	ldr	r3, [r3, #0]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	2000041c 	.word	0x2000041c

08001fcc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ff8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ffc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ffe:	4a04      	ldr	r2, [pc, #16]	@ (8002010 <__NVIC_SetPriorityGrouping+0x44>)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	60d3      	str	r3, [r2, #12]
}
 8002004:	bf00      	nop
 8002006:	3714      	adds	r7, #20
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr
 8002010:	e000ed00 	.word	0xe000ed00

08002014 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002018:	4b04      	ldr	r3, [pc, #16]	@ (800202c <__NVIC_GetPriorityGrouping+0x18>)
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	f003 0307 	and.w	r3, r3, #7
}
 8002022:	4618      	mov	r0, r3
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203e:	2b00      	cmp	r3, #0
 8002040:	db0b      	blt.n	800205a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	f003 021f 	and.w	r2, r3, #31
 8002048:	4907      	ldr	r1, [pc, #28]	@ (8002068 <__NVIC_EnableIRQ+0x38>)
 800204a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800204e:	095b      	lsrs	r3, r3, #5
 8002050:	2001      	movs	r0, #1
 8002052:	fa00 f202 	lsl.w	r2, r0, r2
 8002056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	e000e100 	.word	0xe000e100

0800206c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	6039      	str	r1, [r7, #0]
 8002076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207c:	2b00      	cmp	r3, #0
 800207e:	db0a      	blt.n	8002096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	b2da      	uxtb	r2, r3
 8002084:	490c      	ldr	r1, [pc, #48]	@ (80020b8 <__NVIC_SetPriority+0x4c>)
 8002086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208a:	0112      	lsls	r2, r2, #4
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	440b      	add	r3, r1
 8002090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002094:	e00a      	b.n	80020ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4908      	ldr	r1, [pc, #32]	@ (80020bc <__NVIC_SetPriority+0x50>)
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	3b04      	subs	r3, #4
 80020a4:	0112      	lsls	r2, r2, #4
 80020a6:	b2d2      	uxtb	r2, r2
 80020a8:	440b      	add	r3, r1
 80020aa:	761a      	strb	r2, [r3, #24]
}
 80020ac:	bf00      	nop
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	e000e100 	.word	0xe000e100
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b089      	sub	sp, #36	@ 0x24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f1c3 0307 	rsb	r3, r3, #7
 80020da:	2b04      	cmp	r3, #4
 80020dc:	bf28      	it	cs
 80020de:	2304      	movcs	r3, #4
 80020e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	3304      	adds	r3, #4
 80020e6:	2b06      	cmp	r3, #6
 80020e8:	d902      	bls.n	80020f0 <NVIC_EncodePriority+0x30>
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	3b03      	subs	r3, #3
 80020ee:	e000      	b.n	80020f2 <NVIC_EncodePriority+0x32>
 80020f0:	2300      	movs	r3, #0
 80020f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f4:	f04f 32ff 	mov.w	r2, #4294967295
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	401a      	ands	r2, r3
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002108:	f04f 31ff 	mov.w	r1, #4294967295
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	fa01 f303 	lsl.w	r3, r1, r3
 8002112:	43d9      	mvns	r1, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002118:	4313      	orrs	r3, r2
         );
}
 800211a:	4618      	mov	r0, r3
 800211c:	3724      	adds	r7, #36	@ 0x24
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3b01      	subs	r3, #1
 8002134:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002138:	d301      	bcc.n	800213e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800213a:	2301      	movs	r3, #1
 800213c:	e00f      	b.n	800215e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213e:	4a0a      	ldr	r2, [pc, #40]	@ (8002168 <SysTick_Config+0x40>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3b01      	subs	r3, #1
 8002144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002146:	210f      	movs	r1, #15
 8002148:	f04f 30ff 	mov.w	r0, #4294967295
 800214c:	f7ff ff8e 	bl	800206c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <SysTick_Config+0x40>)
 8002152:	2200      	movs	r2, #0
 8002154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002156:	4b04      	ldr	r3, [pc, #16]	@ (8002168 <SysTick_Config+0x40>)
 8002158:	2207      	movs	r2, #7
 800215a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	e000e010 	.word	0xe000e010

0800216c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ff29 	bl	8001fcc <__NVIC_SetPriorityGrouping>
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}

08002182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002182:	b580      	push	{r7, lr}
 8002184:	b086      	sub	sp, #24
 8002186:	af00      	add	r7, sp, #0
 8002188:	4603      	mov	r3, r0
 800218a:	60b9      	str	r1, [r7, #8]
 800218c:	607a      	str	r2, [r7, #4]
 800218e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002194:	f7ff ff3e 	bl	8002014 <__NVIC_GetPriorityGrouping>
 8002198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	68b9      	ldr	r1, [r7, #8]
 800219e:	6978      	ldr	r0, [r7, #20]
 80021a0:	f7ff ff8e 	bl	80020c0 <NVIC_EncodePriority>
 80021a4:	4602      	mov	r2, r0
 80021a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021aa:	4611      	mov	r1, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff ff5d 	bl	800206c <__NVIC_SetPriority>
}
 80021b2:	bf00      	nop
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	4603      	mov	r3, r0
 80021c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff31 	bl	8002030 <__NVIC_EnableIRQ>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7ff ffa2 	bl	8002128 <SysTick_Config>
 80021e4:	4603      	mov	r3, r0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80021fc:	f7ff feda 	bl	8001fb4 <HAL_GetTick>
 8002200:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d101      	bne.n	800220c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e099      	b.n	8002340 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2202      	movs	r2, #2
 8002210:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f022 0201 	bic.w	r2, r2, #1
 800222a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800222c:	e00f      	b.n	800224e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800222e:	f7ff fec1 	bl	8001fb4 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b05      	cmp	r3, #5
 800223a:	d908      	bls.n	800224e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2220      	movs	r2, #32
 8002240:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2203      	movs	r2, #3
 8002246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e078      	b.n	8002340 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1e8      	bne.n	800222e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002264:	697a      	ldr	r2, [r7, #20]
 8002266:	4b38      	ldr	r3, [pc, #224]	@ (8002348 <HAL_DMA_Init+0x158>)
 8002268:	4013      	ands	r3, r2
 800226a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800227a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002286:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002292:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800229a:	697a      	ldr	r2, [r7, #20]
 800229c:	4313      	orrs	r3, r2
 800229e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a4:	2b04      	cmp	r3, #4
 80022a6:	d107      	bne.n	80022b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b0:	4313      	orrs	r3, r2
 80022b2:	697a      	ldr	r2, [r7, #20]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	f023 0307 	bic.w	r3, r3, #7
 80022ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022de:	2b04      	cmp	r3, #4
 80022e0:	d117      	bne.n	8002312 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d00e      	beq.n	8002312 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 f9e9 	bl	80026cc <DMA_CheckFifoParam>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d008      	beq.n	8002312 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2240      	movs	r2, #64	@ 0x40
 8002304:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800230e:	2301      	movs	r3, #1
 8002310:	e016      	b.n	8002340 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f000 f9a0 	bl	8002660 <DMA_CalcBaseAndBitshift>
 8002320:	4603      	mov	r3, r0
 8002322:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002328:	223f      	movs	r2, #63	@ 0x3f
 800232a:	409a      	lsls	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3718      	adds	r7, #24
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	f010803f 	.word	0xf010803f

0800234c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b086      	sub	sp, #24
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002354:	2300      	movs	r3, #0
 8002356:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002358:	4b8e      	ldr	r3, [pc, #568]	@ (8002594 <HAL_DMA_IRQHandler+0x248>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a8e      	ldr	r2, [pc, #568]	@ (8002598 <HAL_DMA_IRQHandler+0x24c>)
 800235e:	fba2 2303 	umull	r2, r3, r2, r3
 8002362:	0a9b      	lsrs	r3, r3, #10
 8002364:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800236a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002376:	2208      	movs	r2, #8
 8002378:	409a      	lsls	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4013      	ands	r3, r2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d01a      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0304 	and.w	r3, r3, #4
 800238c:	2b00      	cmp	r3, #0
 800238e:	d013      	beq.n	80023b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 0204 	bic.w	r2, r2, #4
 800239e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a4:	2208      	movs	r2, #8
 80023a6:	409a      	lsls	r2, r3
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023b0:	f043 0201 	orr.w	r2, r3, #1
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023bc:	2201      	movs	r2, #1
 80023be:	409a      	lsls	r2, r3
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4013      	ands	r3, r2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d012      	beq.n	80023ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	695b      	ldr	r3, [r3, #20]
 80023ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00b      	beq.n	80023ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023da:	2201      	movs	r2, #1
 80023dc:	409a      	lsls	r2, r3
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023e6:	f043 0202 	orr.w	r2, r3, #2
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f2:	2204      	movs	r2, #4
 80023f4:	409a      	lsls	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	4013      	ands	r3, r2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d012      	beq.n	8002424 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0302 	and.w	r3, r3, #2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d00b      	beq.n	8002424 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002410:	2204      	movs	r2, #4
 8002412:	409a      	lsls	r2, r3
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800241c:	f043 0204 	orr.w	r2, r3, #4
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002428:	2210      	movs	r2, #16
 800242a:	409a      	lsls	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4013      	ands	r3, r2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d043      	beq.n	80024bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0308 	and.w	r3, r3, #8
 800243e:	2b00      	cmp	r3, #0
 8002440:	d03c      	beq.n	80024bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002446:	2210      	movs	r2, #16
 8002448:	409a      	lsls	r2, r3
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d018      	beq.n	800248e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d108      	bne.n	800247c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	2b00      	cmp	r3, #0
 8002470:	d024      	beq.n	80024bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	4798      	blx	r3
 800247a:	e01f      	b.n	80024bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002480:	2b00      	cmp	r3, #0
 8002482:	d01b      	beq.n	80024bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	4798      	blx	r3
 800248c:	e016      	b.n	80024bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002498:	2b00      	cmp	r3, #0
 800249a:	d107      	bne.n	80024ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0208 	bic.w	r2, r2, #8
 80024aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d003      	beq.n	80024bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c0:	2220      	movs	r2, #32
 80024c2:	409a      	lsls	r2, r3
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	4013      	ands	r3, r2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	f000 808f 	beq.w	80025ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0310 	and.w	r3, r3, #16
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 8087 	beq.w	80025ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e2:	2220      	movs	r2, #32
 80024e4:	409a      	lsls	r2, r3
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b05      	cmp	r3, #5
 80024f4:	d136      	bne.n	8002564 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f022 0216 	bic.w	r2, r2, #22
 8002504:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	695a      	ldr	r2, [r3, #20]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002514:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800251a:	2b00      	cmp	r3, #0
 800251c:	d103      	bne.n	8002526 <HAL_DMA_IRQHandler+0x1da>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002522:	2b00      	cmp	r3, #0
 8002524:	d007      	beq.n	8002536 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0208 	bic.w	r2, r2, #8
 8002534:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253a:	223f      	movs	r2, #63	@ 0x3f
 800253c:	409a      	lsls	r2, r3
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002556:	2b00      	cmp	r3, #0
 8002558:	d07e      	beq.n	8002658 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	4798      	blx	r3
        }
        return;
 8002562:	e079      	b.n	8002658 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d01d      	beq.n	80025ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d10d      	bne.n	800259c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002584:	2b00      	cmp	r3, #0
 8002586:	d031      	beq.n	80025ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	4798      	blx	r3
 8002590:	e02c      	b.n	80025ec <HAL_DMA_IRQHandler+0x2a0>
 8002592:	bf00      	nop
 8002594:	20000018 	.word	0x20000018
 8002598:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d023      	beq.n	80025ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	4798      	blx	r3
 80025ac:	e01e      	b.n	80025ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10f      	bne.n	80025dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 0210 	bic.w	r2, r2, #16
 80025ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d003      	beq.n	80025ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d032      	beq.n	800265a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d022      	beq.n	8002646 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2205      	movs	r2, #5
 8002604:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f022 0201 	bic.w	r2, r2, #1
 8002616:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	3301      	adds	r3, #1
 800261c:	60bb      	str	r3, [r7, #8]
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	429a      	cmp	r2, r3
 8002622:	d307      	bcc.n	8002634 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	2b00      	cmp	r3, #0
 8002630:	d1f2      	bne.n	8002618 <HAL_DMA_IRQHandler+0x2cc>
 8002632:	e000      	b.n	8002636 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002634:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	4798      	blx	r3
 8002656:	e000      	b.n	800265a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002658:	bf00      	nop
    }
  }
}
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	3b10      	subs	r3, #16
 8002670:	4a14      	ldr	r2, [pc, #80]	@ (80026c4 <DMA_CalcBaseAndBitshift+0x64>)
 8002672:	fba2 2303 	umull	r2, r3, r2, r3
 8002676:	091b      	lsrs	r3, r3, #4
 8002678:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800267a:	4a13      	ldr	r2, [pc, #76]	@ (80026c8 <DMA_CalcBaseAndBitshift+0x68>)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4413      	add	r3, r2
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	461a      	mov	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2b03      	cmp	r3, #3
 800268c:	d909      	bls.n	80026a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002696:	f023 0303 	bic.w	r3, r3, #3
 800269a:	1d1a      	adds	r2, r3, #4
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	659a      	str	r2, [r3, #88]	@ 0x58
 80026a0:	e007      	b.n	80026b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80026aa:	f023 0303 	bic.w	r3, r3, #3
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	aaaaaaab 	.word	0xaaaaaaab
 80026c8:	0800998c 	.word	0x0800998c

080026cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d11f      	bne.n	8002726 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	2b03      	cmp	r3, #3
 80026ea:	d856      	bhi.n	800279a <DMA_CheckFifoParam+0xce>
 80026ec:	a201      	add	r2, pc, #4	@ (adr r2, 80026f4 <DMA_CheckFifoParam+0x28>)
 80026ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026f2:	bf00      	nop
 80026f4:	08002705 	.word	0x08002705
 80026f8:	08002717 	.word	0x08002717
 80026fc:	08002705 	.word	0x08002705
 8002700:	0800279b 	.word	0x0800279b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002708:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800270c:	2b00      	cmp	r3, #0
 800270e:	d046      	beq.n	800279e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002714:	e043      	b.n	800279e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800271a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800271e:	d140      	bne.n	80027a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002724:	e03d      	b.n	80027a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800272e:	d121      	bne.n	8002774 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	2b03      	cmp	r3, #3
 8002734:	d837      	bhi.n	80027a6 <DMA_CheckFifoParam+0xda>
 8002736:	a201      	add	r2, pc, #4	@ (adr r2, 800273c <DMA_CheckFifoParam+0x70>)
 8002738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273c:	0800274d 	.word	0x0800274d
 8002740:	08002753 	.word	0x08002753
 8002744:	0800274d 	.word	0x0800274d
 8002748:	08002765 	.word	0x08002765
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	73fb      	strb	r3, [r7, #15]
      break;
 8002750:	e030      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002756:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d025      	beq.n	80027aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002762:	e022      	b.n	80027aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002768:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800276c:	d11f      	bne.n	80027ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002772:	e01c      	b.n	80027ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2b02      	cmp	r3, #2
 8002778:	d903      	bls.n	8002782 <DMA_CheckFifoParam+0xb6>
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2b03      	cmp	r3, #3
 800277e:	d003      	beq.n	8002788 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002780:	e018      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	73fb      	strb	r3, [r7, #15]
      break;
 8002786:	e015      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00e      	beq.n	80027b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
      break;
 8002798:	e00b      	b.n	80027b2 <DMA_CheckFifoParam+0xe6>
      break;
 800279a:	bf00      	nop
 800279c:	e00a      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
      break;
 800279e:	bf00      	nop
 80027a0:	e008      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
      break;
 80027a2:	bf00      	nop
 80027a4:	e006      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
      break;
 80027a6:	bf00      	nop
 80027a8:	e004      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
      break;
 80027aa:	bf00      	nop
 80027ac:	e002      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80027ae:	bf00      	nop
 80027b0:	e000      	b.n	80027b4 <DMA_CheckFifoParam+0xe8>
      break;
 80027b2:	bf00      	nop
    }
  } 
  
  return status; 
 80027b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop

080027c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b089      	sub	sp, #36	@ 0x24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027d2:	2300      	movs	r3, #0
 80027d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027da:	2300      	movs	r3, #0
 80027dc:	61fb      	str	r3, [r7, #28]
 80027de:	e165      	b.n	8002aac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027e0:	2201      	movs	r2, #1
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	4013      	ands	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	f040 8154 	bne.w	8002aa6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	2b01      	cmp	r3, #1
 8002808:	d005      	beq.n	8002816 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002812:	2b02      	cmp	r3, #2
 8002814:	d130      	bne.n	8002878 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	2203      	movs	r2, #3
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	43db      	mvns	r3, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4013      	ands	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4313      	orrs	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800284c:	2201      	movs	r2, #1
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43db      	mvns	r3, r3
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	4013      	ands	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	091b      	lsrs	r3, r3, #4
 8002862:	f003 0201 	and.w	r2, r3, #1
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4313      	orrs	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f003 0303 	and.w	r3, r3, #3
 8002880:	2b03      	cmp	r3, #3
 8002882:	d017      	beq.n	80028b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	2203      	movs	r2, #3
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4013      	ands	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	689a      	ldr	r2, [r3, #8]
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f003 0303 	and.w	r3, r3, #3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d123      	bne.n	8002908 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	08da      	lsrs	r2, r3, #3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3208      	adds	r2, #8
 80028c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	f003 0307 	and.w	r3, r3, #7
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	220f      	movs	r2, #15
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4013      	ands	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	691a      	ldr	r2, [r3, #16]
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	f003 0307 	and.w	r3, r3, #7
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	08da      	lsrs	r2, r3, #3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	3208      	adds	r2, #8
 8002902:	69b9      	ldr	r1, [r7, #24]
 8002904:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	2203      	movs	r2, #3
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 0203 	and.w	r2, r3, #3
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4313      	orrs	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002944:	2b00      	cmp	r3, #0
 8002946:	f000 80ae 	beq.w	8002aa6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800294a:	2300      	movs	r3, #0
 800294c:	60fb      	str	r3, [r7, #12]
 800294e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ac4 <HAL_GPIO_Init+0x300>)
 8002950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002952:	4a5c      	ldr	r2, [pc, #368]	@ (8002ac4 <HAL_GPIO_Init+0x300>)
 8002954:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002958:	6453      	str	r3, [r2, #68]	@ 0x44
 800295a:	4b5a      	ldr	r3, [pc, #360]	@ (8002ac4 <HAL_GPIO_Init+0x300>)
 800295c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002966:	4a58      	ldr	r2, [pc, #352]	@ (8002ac8 <HAL_GPIO_Init+0x304>)
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	3302      	adds	r3, #2
 800296e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002972:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	220f      	movs	r2, #15
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4013      	ands	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a4f      	ldr	r2, [pc, #316]	@ (8002acc <HAL_GPIO_Init+0x308>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d025      	beq.n	80029de <HAL_GPIO_Init+0x21a>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a4e      	ldr	r2, [pc, #312]	@ (8002ad0 <HAL_GPIO_Init+0x30c>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d01f      	beq.n	80029da <HAL_GPIO_Init+0x216>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a4d      	ldr	r2, [pc, #308]	@ (8002ad4 <HAL_GPIO_Init+0x310>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d019      	beq.n	80029d6 <HAL_GPIO_Init+0x212>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a4c      	ldr	r2, [pc, #304]	@ (8002ad8 <HAL_GPIO_Init+0x314>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d013      	beq.n	80029d2 <HAL_GPIO_Init+0x20e>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a4b      	ldr	r2, [pc, #300]	@ (8002adc <HAL_GPIO_Init+0x318>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d00d      	beq.n	80029ce <HAL_GPIO_Init+0x20a>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a4a      	ldr	r2, [pc, #296]	@ (8002ae0 <HAL_GPIO_Init+0x31c>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d007      	beq.n	80029ca <HAL_GPIO_Init+0x206>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a49      	ldr	r2, [pc, #292]	@ (8002ae4 <HAL_GPIO_Init+0x320>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d101      	bne.n	80029c6 <HAL_GPIO_Init+0x202>
 80029c2:	2306      	movs	r3, #6
 80029c4:	e00c      	b.n	80029e0 <HAL_GPIO_Init+0x21c>
 80029c6:	2307      	movs	r3, #7
 80029c8:	e00a      	b.n	80029e0 <HAL_GPIO_Init+0x21c>
 80029ca:	2305      	movs	r3, #5
 80029cc:	e008      	b.n	80029e0 <HAL_GPIO_Init+0x21c>
 80029ce:	2304      	movs	r3, #4
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x21c>
 80029d2:	2303      	movs	r3, #3
 80029d4:	e004      	b.n	80029e0 <HAL_GPIO_Init+0x21c>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e002      	b.n	80029e0 <HAL_GPIO_Init+0x21c>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <HAL_GPIO_Init+0x21c>
 80029de:	2300      	movs	r3, #0
 80029e0:	69fa      	ldr	r2, [r7, #28]
 80029e2:	f002 0203 	and.w	r2, r2, #3
 80029e6:	0092      	lsls	r2, r2, #2
 80029e8:	4093      	lsls	r3, r2
 80029ea:	69ba      	ldr	r2, [r7, #24]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029f0:	4935      	ldr	r1, [pc, #212]	@ (8002ac8 <HAL_GPIO_Init+0x304>)
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	089b      	lsrs	r3, r3, #2
 80029f6:	3302      	adds	r3, #2
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029fe:	4b3a      	ldr	r3, [pc, #232]	@ (8002ae8 <HAL_GPIO_Init+0x324>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a22:	4a31      	ldr	r2, [pc, #196]	@ (8002ae8 <HAL_GPIO_Init+0x324>)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a28:	4b2f      	ldr	r3, [pc, #188]	@ (8002ae8 <HAL_GPIO_Init+0x324>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a4c:	4a26      	ldr	r2, [pc, #152]	@ (8002ae8 <HAL_GPIO_Init+0x324>)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a52:	4b25      	ldr	r3, [pc, #148]	@ (8002ae8 <HAL_GPIO_Init+0x324>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a76:	4a1c      	ldr	r2, [pc, #112]	@ (8002ae8 <HAL_GPIO_Init+0x324>)
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae8 <HAL_GPIO_Init+0x324>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	43db      	mvns	r3, r3
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002aa0:	4a11      	ldr	r2, [pc, #68]	@ (8002ae8 <HAL_GPIO_Init+0x324>)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	61fb      	str	r3, [r7, #28]
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	2b0f      	cmp	r3, #15
 8002ab0:	f67f ae96 	bls.w	80027e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ab4:	bf00      	nop
 8002ab6:	bf00      	nop
 8002ab8:	3724      	adds	r7, #36	@ 0x24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40013800 	.word	0x40013800
 8002acc:	40020000 	.word	0x40020000
 8002ad0:	40020400 	.word	0x40020400
 8002ad4:	40020800 	.word	0x40020800
 8002ad8:	40020c00 	.word	0x40020c00
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40021400 	.word	0x40021400
 8002ae4:	40021800 	.word	0x40021800
 8002ae8:	40013c00 	.word	0x40013c00

08002aec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	460b      	mov	r3, r1
 8002af6:	807b      	strh	r3, [r7, #2]
 8002af8:	4613      	mov	r3, r2
 8002afa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002afc:	787b      	ldrb	r3, [r7, #1]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b02:	887a      	ldrh	r2, [r7, #2]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b08:	e003      	b.n	8002b12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b0a:	887b      	ldrh	r3, [r7, #2]
 8002b0c:	041a      	lsls	r2, r3, #16
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	619a      	str	r2, [r3, #24]
}
 8002b12:	bf00      	nop
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b085      	sub	sp, #20
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
 8002b26:	460b      	mov	r3, r1
 8002b28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b30:	887a      	ldrh	r2, [r7, #2]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	4013      	ands	r3, r2
 8002b36:	041a      	lsls	r2, r3, #16
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	43d9      	mvns	r1, r3
 8002b3c:	887b      	ldrh	r3, [r7, #2]
 8002b3e:	400b      	ands	r3, r1
 8002b40:	431a      	orrs	r2, r3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	619a      	str	r2, [r3, #24]
}
 8002b46:	bf00      	nop
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
	...

08002b54 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	603b      	str	r3, [r7, #0]
 8002b62:	4b20      	ldr	r3, [pc, #128]	@ (8002be4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b66:	4a1f      	ldr	r2, [pc, #124]	@ (8002be4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002be4 <HAL_PWREx_EnableOverDrive+0x90>)
 8002b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b76:	603b      	str	r3, [r7, #0]
 8002b78:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8002be8 <HAL_PWREx_EnableOverDrive+0x94>)
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b80:	f7ff fa18 	bl	8001fb4 <HAL_GetTick>
 8002b84:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b86:	e009      	b.n	8002b9c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002b88:	f7ff fa14 	bl	8001fb4 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b96:	d901      	bls.n	8002b9c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e01f      	b.n	8002bdc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002b9c:	4b13      	ldr	r3, [pc, #76]	@ (8002bec <HAL_PWREx_EnableOverDrive+0x98>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ba8:	d1ee      	bne.n	8002b88 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002baa:	4b11      	ldr	r3, [pc, #68]	@ (8002bf0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002bac:	2201      	movs	r2, #1
 8002bae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bb0:	f7ff fa00 	bl	8001fb4 <HAL_GetTick>
 8002bb4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002bb6:	e009      	b.n	8002bcc <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002bb8:	f7ff f9fc 	bl	8001fb4 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bc6:	d901      	bls.n	8002bcc <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e007      	b.n	8002bdc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002bcc:	4b07      	ldr	r3, [pc, #28]	@ (8002bec <HAL_PWREx_EnableOverDrive+0x98>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002bd8:	d1ee      	bne.n	8002bb8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3708      	adds	r7, #8
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40023800 	.word	0x40023800
 8002be8:	420e0040 	.word	0x420e0040
 8002bec:	40007000 	.word	0x40007000
 8002bf0:	420e0044 	.word	0x420e0044

08002bf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e0cc      	b.n	8002da2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c08:	4b68      	ldr	r3, [pc, #416]	@ (8002dac <HAL_RCC_ClockConfig+0x1b8>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 030f 	and.w	r3, r3, #15
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d90c      	bls.n	8002c30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c16:	4b65      	ldr	r3, [pc, #404]	@ (8002dac <HAL_RCC_ClockConfig+0x1b8>)
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c1e:	4b63      	ldr	r3, [pc, #396]	@ (8002dac <HAL_RCC_ClockConfig+0x1b8>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d001      	beq.n	8002c30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e0b8      	b.n	8002da2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d020      	beq.n	8002c7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c48:	4b59      	ldr	r3, [pc, #356]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	4a58      	ldr	r2, [pc, #352]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002c52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0308 	and.w	r3, r3, #8
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d005      	beq.n	8002c6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c60:	4b53      	ldr	r3, [pc, #332]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	4a52      	ldr	r2, [pc, #328]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002c6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c6c:	4b50      	ldr	r3, [pc, #320]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	494d      	ldr	r1, [pc, #308]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d044      	beq.n	8002d14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d107      	bne.n	8002ca2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c92:	4b47      	ldr	r3, [pc, #284]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d119      	bne.n	8002cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e07f      	b.n	8002da2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d003      	beq.n	8002cb2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cae:	2b03      	cmp	r3, #3
 8002cb0:	d107      	bne.n	8002cc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb2:	4b3f      	ldr	r3, [pc, #252]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d109      	bne.n	8002cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e06f      	b.n	8002da2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc2:	4b3b      	ldr	r3, [pc, #236]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e067      	b.n	8002da2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cd2:	4b37      	ldr	r3, [pc, #220]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f023 0203 	bic.w	r2, r3, #3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	4934      	ldr	r1, [pc, #208]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ce4:	f7ff f966 	bl	8001fb4 <HAL_GetTick>
 8002ce8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cea:	e00a      	b.n	8002d02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cec:	f7ff f962 	bl	8001fb4 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e04f      	b.n	8002da2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d02:	4b2b      	ldr	r3, [pc, #172]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 020c 	and.w	r2, r3, #12
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d1eb      	bne.n	8002cec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d14:	4b25      	ldr	r3, [pc, #148]	@ (8002dac <HAL_RCC_ClockConfig+0x1b8>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 030f 	and.w	r3, r3, #15
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d20c      	bcs.n	8002d3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d22:	4b22      	ldr	r3, [pc, #136]	@ (8002dac <HAL_RCC_ClockConfig+0x1b8>)
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	b2d2      	uxtb	r2, r2
 8002d28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2a:	4b20      	ldr	r3, [pc, #128]	@ (8002dac <HAL_RCC_ClockConfig+0x1b8>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	683a      	ldr	r2, [r7, #0]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d001      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e032      	b.n	8002da2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0304 	and.w	r3, r3, #4
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d008      	beq.n	8002d5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d48:	4b19      	ldr	r3, [pc, #100]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	4916      	ldr	r1, [pc, #88]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d56:	4313      	orrs	r3, r2
 8002d58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0308 	and.w	r3, r3, #8
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d009      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d66:	4b12      	ldr	r3, [pc, #72]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	490e      	ldr	r1, [pc, #56]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d7a:	f000 f855 	bl	8002e28 <HAL_RCC_GetSysClockFreq>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <HAL_RCC_ClockConfig+0x1bc>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	091b      	lsrs	r3, r3, #4
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	490a      	ldr	r1, [pc, #40]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d8c:	5ccb      	ldrb	r3, [r1, r3]
 8002d8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d92:	4a09      	ldr	r2, [pc, #36]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002d96:	4b09      	ldr	r3, [pc, #36]	@ (8002dbc <HAL_RCC_ClockConfig+0x1c8>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff f8c6 	bl	8001f2c <HAL_InitTick>

  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40023c00 	.word	0x40023c00
 8002db0:	40023800 	.word	0x40023800
 8002db4:	08009974 	.word	0x08009974
 8002db8:	20000018 	.word	0x20000018
 8002dbc:	2000001c 	.word	0x2000001c

08002dc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dc4:	4b03      	ldr	r3, [pc, #12]	@ (8002dd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000018 	.word	0x20000018

08002dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ddc:	f7ff fff0 	bl	8002dc0 <HAL_RCC_GetHCLKFreq>
 8002de0:	4602      	mov	r2, r0
 8002de2:	4b05      	ldr	r3, [pc, #20]	@ (8002df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	0a9b      	lsrs	r3, r3, #10
 8002de8:	f003 0307 	and.w	r3, r3, #7
 8002dec:	4903      	ldr	r1, [pc, #12]	@ (8002dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dee:	5ccb      	ldrb	r3, [r1, r3]
 8002df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	08009984 	.word	0x08009984

08002e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e04:	f7ff ffdc 	bl	8002dc0 <HAL_RCC_GetHCLKFreq>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	4b05      	ldr	r3, [pc, #20]	@ (8002e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	0b5b      	lsrs	r3, r3, #13
 8002e10:	f003 0307 	and.w	r3, r3, #7
 8002e14:	4903      	ldr	r1, [pc, #12]	@ (8002e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e16:	5ccb      	ldrb	r3, [r1, r3]
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40023800 	.word	0x40023800
 8002e24:	08009984 	.word	0x08009984

08002e28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e2c:	b0ae      	sub	sp, #184	@ 0xb8
 8002e2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e30:	2300      	movs	r3, #0
 8002e32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e4e:	4bcb      	ldr	r3, [pc, #812]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 030c 	and.w	r3, r3, #12
 8002e56:	2b0c      	cmp	r3, #12
 8002e58:	f200 8206 	bhi.w	8003268 <HAL_RCC_GetSysClockFreq+0x440>
 8002e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002e64 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e62:	bf00      	nop
 8002e64:	08002e99 	.word	0x08002e99
 8002e68:	08003269 	.word	0x08003269
 8002e6c:	08003269 	.word	0x08003269
 8002e70:	08003269 	.word	0x08003269
 8002e74:	08002ea1 	.word	0x08002ea1
 8002e78:	08003269 	.word	0x08003269
 8002e7c:	08003269 	.word	0x08003269
 8002e80:	08003269 	.word	0x08003269
 8002e84:	08002ea9 	.word	0x08002ea9
 8002e88:	08003269 	.word	0x08003269
 8002e8c:	08003269 	.word	0x08003269
 8002e90:	08003269 	.word	0x08003269
 8002e94:	08003099 	.word	0x08003099
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e98:	4bb9      	ldr	r3, [pc, #740]	@ (8003180 <HAL_RCC_GetSysClockFreq+0x358>)
 8002e9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002e9e:	e1e7      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ea0:	4bb8      	ldr	r3, [pc, #736]	@ (8003184 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002ea2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ea6:	e1e3      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ea8:	4bb4      	ldr	r3, [pc, #720]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002eb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eb4:	4bb1      	ldr	r3, [pc, #708]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d071      	beq.n	8002fa4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ec0:	4bae      	ldr	r3, [pc, #696]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	099b      	lsrs	r3, r3, #6
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ecc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002ed0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002edc:	2300      	movs	r3, #0
 8002ede:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002ee2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002ee6:	4622      	mov	r2, r4
 8002ee8:	462b      	mov	r3, r5
 8002eea:	f04f 0000 	mov.w	r0, #0
 8002eee:	f04f 0100 	mov.w	r1, #0
 8002ef2:	0159      	lsls	r1, r3, #5
 8002ef4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ef8:	0150      	lsls	r0, r2, #5
 8002efa:	4602      	mov	r2, r0
 8002efc:	460b      	mov	r3, r1
 8002efe:	4621      	mov	r1, r4
 8002f00:	1a51      	subs	r1, r2, r1
 8002f02:	6439      	str	r1, [r7, #64]	@ 0x40
 8002f04:	4629      	mov	r1, r5
 8002f06:	eb63 0301 	sbc.w	r3, r3, r1
 8002f0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f0c:	f04f 0200 	mov.w	r2, #0
 8002f10:	f04f 0300 	mov.w	r3, #0
 8002f14:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002f18:	4649      	mov	r1, r9
 8002f1a:	018b      	lsls	r3, r1, #6
 8002f1c:	4641      	mov	r1, r8
 8002f1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f22:	4641      	mov	r1, r8
 8002f24:	018a      	lsls	r2, r1, #6
 8002f26:	4641      	mov	r1, r8
 8002f28:	1a51      	subs	r1, r2, r1
 8002f2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002f2c:	4649      	mov	r1, r9
 8002f2e:	eb63 0301 	sbc.w	r3, r3, r1
 8002f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f34:	f04f 0200 	mov.w	r2, #0
 8002f38:	f04f 0300 	mov.w	r3, #0
 8002f3c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002f40:	4649      	mov	r1, r9
 8002f42:	00cb      	lsls	r3, r1, #3
 8002f44:	4641      	mov	r1, r8
 8002f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f4a:	4641      	mov	r1, r8
 8002f4c:	00ca      	lsls	r2, r1, #3
 8002f4e:	4610      	mov	r0, r2
 8002f50:	4619      	mov	r1, r3
 8002f52:	4603      	mov	r3, r0
 8002f54:	4622      	mov	r2, r4
 8002f56:	189b      	adds	r3, r3, r2
 8002f58:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f5a:	462b      	mov	r3, r5
 8002f5c:	460a      	mov	r2, r1
 8002f5e:	eb42 0303 	adc.w	r3, r2, r3
 8002f62:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f64:	f04f 0200 	mov.w	r2, #0
 8002f68:	f04f 0300 	mov.w	r3, #0
 8002f6c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f70:	4629      	mov	r1, r5
 8002f72:	024b      	lsls	r3, r1, #9
 8002f74:	4621      	mov	r1, r4
 8002f76:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f7a:	4621      	mov	r1, r4
 8002f7c:	024a      	lsls	r2, r1, #9
 8002f7e:	4610      	mov	r0, r2
 8002f80:	4619      	mov	r1, r3
 8002f82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f86:	2200      	movs	r2, #0
 8002f88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002f8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002f90:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002f94:	f7fd fe98 	bl	8000cc8 <__aeabi_uldivmod>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002fa2:	e067      	b.n	8003074 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fa4:	4b75      	ldr	r3, [pc, #468]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	099b      	lsrs	r3, r3, #6
 8002faa:	2200      	movs	r2, #0
 8002fac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002fb0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002fb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002fc2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002fc6:	4622      	mov	r2, r4
 8002fc8:	462b      	mov	r3, r5
 8002fca:	f04f 0000 	mov.w	r0, #0
 8002fce:	f04f 0100 	mov.w	r1, #0
 8002fd2:	0159      	lsls	r1, r3, #5
 8002fd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fd8:	0150      	lsls	r0, r2, #5
 8002fda:	4602      	mov	r2, r0
 8002fdc:	460b      	mov	r3, r1
 8002fde:	4621      	mov	r1, r4
 8002fe0:	1a51      	subs	r1, r2, r1
 8002fe2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	eb63 0301 	sbc.w	r3, r3, r1
 8002fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002ff8:	4649      	mov	r1, r9
 8002ffa:	018b      	lsls	r3, r1, #6
 8002ffc:	4641      	mov	r1, r8
 8002ffe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003002:	4641      	mov	r1, r8
 8003004:	018a      	lsls	r2, r1, #6
 8003006:	4641      	mov	r1, r8
 8003008:	ebb2 0a01 	subs.w	sl, r2, r1
 800300c:	4649      	mov	r1, r9
 800300e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003012:	f04f 0200 	mov.w	r2, #0
 8003016:	f04f 0300 	mov.w	r3, #0
 800301a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800301e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003022:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003026:	4692      	mov	sl, r2
 8003028:	469b      	mov	fp, r3
 800302a:	4623      	mov	r3, r4
 800302c:	eb1a 0303 	adds.w	r3, sl, r3
 8003030:	623b      	str	r3, [r7, #32]
 8003032:	462b      	mov	r3, r5
 8003034:	eb4b 0303 	adc.w	r3, fp, r3
 8003038:	627b      	str	r3, [r7, #36]	@ 0x24
 800303a:	f04f 0200 	mov.w	r2, #0
 800303e:	f04f 0300 	mov.w	r3, #0
 8003042:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003046:	4629      	mov	r1, r5
 8003048:	028b      	lsls	r3, r1, #10
 800304a:	4621      	mov	r1, r4
 800304c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003050:	4621      	mov	r1, r4
 8003052:	028a      	lsls	r2, r1, #10
 8003054:	4610      	mov	r0, r2
 8003056:	4619      	mov	r1, r3
 8003058:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800305c:	2200      	movs	r2, #0
 800305e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003060:	677a      	str	r2, [r7, #116]	@ 0x74
 8003062:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003066:	f7fd fe2f 	bl	8000cc8 <__aeabi_uldivmod>
 800306a:	4602      	mov	r2, r0
 800306c:	460b      	mov	r3, r1
 800306e:	4613      	mov	r3, r2
 8003070:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003074:	4b41      	ldr	r3, [pc, #260]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	0c1b      	lsrs	r3, r3, #16
 800307a:	f003 0303 	and.w	r3, r3, #3
 800307e:	3301      	adds	r3, #1
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003086:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800308a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003096:	e0eb      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003098:	4b38      	ldr	r3, [pc, #224]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030a4:	4b35      	ldr	r3, [pc, #212]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d06b      	beq.n	8003188 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030b0:	4b32      	ldr	r3, [pc, #200]	@ (800317c <HAL_RCC_GetSysClockFreq+0x354>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	099b      	lsrs	r3, r3, #6
 80030b6:	2200      	movs	r2, #0
 80030b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80030ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80030bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80030c4:	2300      	movs	r3, #0
 80030c6:	667b      	str	r3, [r7, #100]	@ 0x64
 80030c8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80030cc:	4622      	mov	r2, r4
 80030ce:	462b      	mov	r3, r5
 80030d0:	f04f 0000 	mov.w	r0, #0
 80030d4:	f04f 0100 	mov.w	r1, #0
 80030d8:	0159      	lsls	r1, r3, #5
 80030da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030de:	0150      	lsls	r0, r2, #5
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	4621      	mov	r1, r4
 80030e6:	1a51      	subs	r1, r2, r1
 80030e8:	61b9      	str	r1, [r7, #24]
 80030ea:	4629      	mov	r1, r5
 80030ec:	eb63 0301 	sbc.w	r3, r3, r1
 80030f0:	61fb      	str	r3, [r7, #28]
 80030f2:	f04f 0200 	mov.w	r2, #0
 80030f6:	f04f 0300 	mov.w	r3, #0
 80030fa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80030fe:	4659      	mov	r1, fp
 8003100:	018b      	lsls	r3, r1, #6
 8003102:	4651      	mov	r1, sl
 8003104:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003108:	4651      	mov	r1, sl
 800310a:	018a      	lsls	r2, r1, #6
 800310c:	4651      	mov	r1, sl
 800310e:	ebb2 0801 	subs.w	r8, r2, r1
 8003112:	4659      	mov	r1, fp
 8003114:	eb63 0901 	sbc.w	r9, r3, r1
 8003118:	f04f 0200 	mov.w	r2, #0
 800311c:	f04f 0300 	mov.w	r3, #0
 8003120:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003124:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003128:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800312c:	4690      	mov	r8, r2
 800312e:	4699      	mov	r9, r3
 8003130:	4623      	mov	r3, r4
 8003132:	eb18 0303 	adds.w	r3, r8, r3
 8003136:	613b      	str	r3, [r7, #16]
 8003138:	462b      	mov	r3, r5
 800313a:	eb49 0303 	adc.w	r3, r9, r3
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	f04f 0200 	mov.w	r2, #0
 8003144:	f04f 0300 	mov.w	r3, #0
 8003148:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800314c:	4629      	mov	r1, r5
 800314e:	024b      	lsls	r3, r1, #9
 8003150:	4621      	mov	r1, r4
 8003152:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003156:	4621      	mov	r1, r4
 8003158:	024a      	lsls	r2, r1, #9
 800315a:	4610      	mov	r0, r2
 800315c:	4619      	mov	r1, r3
 800315e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003162:	2200      	movs	r2, #0
 8003164:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003166:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003168:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800316c:	f7fd fdac 	bl	8000cc8 <__aeabi_uldivmod>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	4613      	mov	r3, r2
 8003176:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800317a:	e065      	b.n	8003248 <HAL_RCC_GetSysClockFreq+0x420>
 800317c:	40023800 	.word	0x40023800
 8003180:	00f42400 	.word	0x00f42400
 8003184:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003188:	4b3d      	ldr	r3, [pc, #244]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x458>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	099b      	lsrs	r3, r3, #6
 800318e:	2200      	movs	r2, #0
 8003190:	4618      	mov	r0, r3
 8003192:	4611      	mov	r1, r2
 8003194:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003198:	653b      	str	r3, [r7, #80]	@ 0x50
 800319a:	2300      	movs	r3, #0
 800319c:	657b      	str	r3, [r7, #84]	@ 0x54
 800319e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80031a2:	4642      	mov	r2, r8
 80031a4:	464b      	mov	r3, r9
 80031a6:	f04f 0000 	mov.w	r0, #0
 80031aa:	f04f 0100 	mov.w	r1, #0
 80031ae:	0159      	lsls	r1, r3, #5
 80031b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031b4:	0150      	lsls	r0, r2, #5
 80031b6:	4602      	mov	r2, r0
 80031b8:	460b      	mov	r3, r1
 80031ba:	4641      	mov	r1, r8
 80031bc:	1a51      	subs	r1, r2, r1
 80031be:	60b9      	str	r1, [r7, #8]
 80031c0:	4649      	mov	r1, r9
 80031c2:	eb63 0301 	sbc.w	r3, r3, r1
 80031c6:	60fb      	str	r3, [r7, #12]
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80031d4:	4659      	mov	r1, fp
 80031d6:	018b      	lsls	r3, r1, #6
 80031d8:	4651      	mov	r1, sl
 80031da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031de:	4651      	mov	r1, sl
 80031e0:	018a      	lsls	r2, r1, #6
 80031e2:	4651      	mov	r1, sl
 80031e4:	1a54      	subs	r4, r2, r1
 80031e6:	4659      	mov	r1, fp
 80031e8:	eb63 0501 	sbc.w	r5, r3, r1
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	f04f 0300 	mov.w	r3, #0
 80031f4:	00eb      	lsls	r3, r5, #3
 80031f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031fa:	00e2      	lsls	r2, r4, #3
 80031fc:	4614      	mov	r4, r2
 80031fe:	461d      	mov	r5, r3
 8003200:	4643      	mov	r3, r8
 8003202:	18e3      	adds	r3, r4, r3
 8003204:	603b      	str	r3, [r7, #0]
 8003206:	464b      	mov	r3, r9
 8003208:	eb45 0303 	adc.w	r3, r5, r3
 800320c:	607b      	str	r3, [r7, #4]
 800320e:	f04f 0200 	mov.w	r2, #0
 8003212:	f04f 0300 	mov.w	r3, #0
 8003216:	e9d7 4500 	ldrd	r4, r5, [r7]
 800321a:	4629      	mov	r1, r5
 800321c:	028b      	lsls	r3, r1, #10
 800321e:	4621      	mov	r1, r4
 8003220:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003224:	4621      	mov	r1, r4
 8003226:	028a      	lsls	r2, r1, #10
 8003228:	4610      	mov	r0, r2
 800322a:	4619      	mov	r1, r3
 800322c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003230:	2200      	movs	r2, #0
 8003232:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003234:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003236:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800323a:	f7fd fd45 	bl	8000cc8 <__aeabi_uldivmod>
 800323e:	4602      	mov	r2, r0
 8003240:	460b      	mov	r3, r1
 8003242:	4613      	mov	r3, r2
 8003244:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003248:	4b0d      	ldr	r3, [pc, #52]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x458>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	0f1b      	lsrs	r3, r3, #28
 800324e:	f003 0307 	and.w	r3, r3, #7
 8003252:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003256:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800325a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800325e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003262:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003266:	e003      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003268:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x45c>)
 800326a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800326e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003270:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003274:	4618      	mov	r0, r3
 8003276:	37b8      	adds	r7, #184	@ 0xb8
 8003278:	46bd      	mov	sp, r7
 800327a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800327e:	bf00      	nop
 8003280:	40023800 	.word	0x40023800
 8003284:	00f42400 	.word	0x00f42400

08003288 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d101      	bne.n	800329a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e28d      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 8083 	beq.w	80033ae <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80032a8:	4b94      	ldr	r3, [pc, #592]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	f003 030c 	and.w	r3, r3, #12
 80032b0:	2b04      	cmp	r3, #4
 80032b2:	d019      	beq.n	80032e8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032b4:	4b91      	ldr	r3, [pc, #580]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 030c 	and.w	r3, r3, #12
        || \
 80032bc:	2b08      	cmp	r3, #8
 80032be:	d106      	bne.n	80032ce <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032c0:	4b8e      	ldr	r3, [pc, #568]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032cc:	d00c      	beq.n	80032e8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032ce:	4b8b      	ldr	r3, [pc, #556]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80032d6:	2b0c      	cmp	r3, #12
 80032d8:	d112      	bne.n	8003300 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032da:	4b88      	ldr	r3, [pc, #544]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032e6:	d10b      	bne.n	8003300 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032e8:	4b84      	ldr	r3, [pc, #528]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d05b      	beq.n	80033ac <HAL_RCC_OscConfig+0x124>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d157      	bne.n	80033ac <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e25a      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003308:	d106      	bne.n	8003318 <HAL_RCC_OscConfig+0x90>
 800330a:	4b7c      	ldr	r3, [pc, #496]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a7b      	ldr	r2, [pc, #492]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003314:	6013      	str	r3, [r2, #0]
 8003316:	e01d      	b.n	8003354 <HAL_RCC_OscConfig+0xcc>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003320:	d10c      	bne.n	800333c <HAL_RCC_OscConfig+0xb4>
 8003322:	4b76      	ldr	r3, [pc, #472]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a75      	ldr	r2, [pc, #468]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003328:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	4b73      	ldr	r3, [pc, #460]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a72      	ldr	r2, [pc, #456]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	e00b      	b.n	8003354 <HAL_RCC_OscConfig+0xcc>
 800333c:	4b6f      	ldr	r3, [pc, #444]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a6e      	ldr	r2, [pc, #440]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003346:	6013      	str	r3, [r2, #0]
 8003348:	4b6c      	ldr	r3, [pc, #432]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a6b      	ldr	r2, [pc, #428]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 800334e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d013      	beq.n	8003384 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335c:	f7fe fe2a 	bl	8001fb4 <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003364:	f7fe fe26 	bl	8001fb4 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b64      	cmp	r3, #100	@ 0x64
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e21f      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003376:	4b61      	ldr	r3, [pc, #388]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0f0      	beq.n	8003364 <HAL_RCC_OscConfig+0xdc>
 8003382:	e014      	b.n	80033ae <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003384:	f7fe fe16 	bl	8001fb4 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800338c:	f7fe fe12 	bl	8001fb4 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b64      	cmp	r3, #100	@ 0x64
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e20b      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800339e:	4b57      	ldr	r3, [pc, #348]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1f0      	bne.n	800338c <HAL_RCC_OscConfig+0x104>
 80033aa:	e000      	b.n	80033ae <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d06f      	beq.n	800349a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80033ba:	4b50      	ldr	r3, [pc, #320]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f003 030c 	and.w	r3, r3, #12
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d017      	beq.n	80033f6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80033c6:	4b4d      	ldr	r3, [pc, #308]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 030c 	and.w	r3, r3, #12
        || \
 80033ce:	2b08      	cmp	r3, #8
 80033d0:	d105      	bne.n	80033de <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80033d2:	4b4a      	ldr	r3, [pc, #296]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00b      	beq.n	80033f6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033de:	4b47      	ldr	r3, [pc, #284]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80033e6:	2b0c      	cmp	r3, #12
 80033e8:	d11c      	bne.n	8003424 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033ea:	4b44      	ldr	r3, [pc, #272]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d116      	bne.n	8003424 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033f6:	4b41      	ldr	r3, [pc, #260]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d005      	beq.n	800340e <HAL_RCC_OscConfig+0x186>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d001      	beq.n	800340e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e1d3      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800340e:	4b3b      	ldr	r3, [pc, #236]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	00db      	lsls	r3, r3, #3
 800341c:	4937      	ldr	r1, [pc, #220]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 800341e:	4313      	orrs	r3, r2
 8003420:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003422:	e03a      	b.n	800349a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d020      	beq.n	800346e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800342c:	4b34      	ldr	r3, [pc, #208]	@ (8003500 <HAL_RCC_OscConfig+0x278>)
 800342e:	2201      	movs	r2, #1
 8003430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003432:	f7fe fdbf 	bl	8001fb4 <HAL_GetTick>
 8003436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003438:	e008      	b.n	800344c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800343a:	f7fe fdbb 	bl	8001fb4 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d901      	bls.n	800344c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e1b4      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800344c:	4b2b      	ldr	r3, [pc, #172]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0302 	and.w	r3, r3, #2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d0f0      	beq.n	800343a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003458:	4b28      	ldr	r3, [pc, #160]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	00db      	lsls	r3, r3, #3
 8003466:	4925      	ldr	r1, [pc, #148]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003468:	4313      	orrs	r3, r2
 800346a:	600b      	str	r3, [r1, #0]
 800346c:	e015      	b.n	800349a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800346e:	4b24      	ldr	r3, [pc, #144]	@ (8003500 <HAL_RCC_OscConfig+0x278>)
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003474:	f7fe fd9e 	bl	8001fb4 <HAL_GetTick>
 8003478:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800347a:	e008      	b.n	800348e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800347c:	f7fe fd9a 	bl	8001fb4 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	2b02      	cmp	r3, #2
 8003488:	d901      	bls.n	800348e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800348a:	2303      	movs	r3, #3
 800348c:	e193      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800348e:	4b1b      	ldr	r3, [pc, #108]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1f0      	bne.n	800347c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0308 	and.w	r3, r3, #8
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d036      	beq.n	8003514 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d016      	beq.n	80034dc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ae:	4b15      	ldr	r3, [pc, #84]	@ (8003504 <HAL_RCC_OscConfig+0x27c>)
 80034b0:	2201      	movs	r2, #1
 80034b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034b4:	f7fe fd7e 	bl	8001fb4 <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034ba:	e008      	b.n	80034ce <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034bc:	f7fe fd7a 	bl	8001fb4 <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e173      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034ce:	4b0b      	ldr	r3, [pc, #44]	@ (80034fc <HAL_RCC_OscConfig+0x274>)
 80034d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0f0      	beq.n	80034bc <HAL_RCC_OscConfig+0x234>
 80034da:	e01b      	b.n	8003514 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034dc:	4b09      	ldr	r3, [pc, #36]	@ (8003504 <HAL_RCC_OscConfig+0x27c>)
 80034de:	2200      	movs	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034e2:	f7fe fd67 	bl	8001fb4 <HAL_GetTick>
 80034e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034e8:	e00e      	b.n	8003508 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ea:	f7fe fd63 	bl	8001fb4 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d907      	bls.n	8003508 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e15c      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
 80034fc:	40023800 	.word	0x40023800
 8003500:	42470000 	.word	0x42470000
 8003504:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003508:	4b8a      	ldr	r3, [pc, #552]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 800350a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1ea      	bne.n	80034ea <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 8097 	beq.w	8003650 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003522:	2300      	movs	r3, #0
 8003524:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003526:	4b83      	ldr	r3, [pc, #524]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 8003528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d10f      	bne.n	8003552 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	60bb      	str	r3, [r7, #8]
 8003536:	4b7f      	ldr	r3, [pc, #508]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	4a7e      	ldr	r2, [pc, #504]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 800353c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003540:	6413      	str	r3, [r2, #64]	@ 0x40
 8003542:	4b7c      	ldr	r3, [pc, #496]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800354a:	60bb      	str	r3, [r7, #8]
 800354c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800354e:	2301      	movs	r3, #1
 8003550:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003552:	4b79      	ldr	r3, [pc, #484]	@ (8003738 <HAL_RCC_OscConfig+0x4b0>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800355a:	2b00      	cmp	r3, #0
 800355c:	d118      	bne.n	8003590 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800355e:	4b76      	ldr	r3, [pc, #472]	@ (8003738 <HAL_RCC_OscConfig+0x4b0>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a75      	ldr	r2, [pc, #468]	@ (8003738 <HAL_RCC_OscConfig+0x4b0>)
 8003564:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003568:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800356a:	f7fe fd23 	bl	8001fb4 <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003570:	e008      	b.n	8003584 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003572:	f7fe fd1f 	bl	8001fb4 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e118      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003584:	4b6c      	ldr	r3, [pc, #432]	@ (8003738 <HAL_RCC_OscConfig+0x4b0>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0f0      	beq.n	8003572 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d106      	bne.n	80035a6 <HAL_RCC_OscConfig+0x31e>
 8003598:	4b66      	ldr	r3, [pc, #408]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 800359a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800359c:	4a65      	ldr	r2, [pc, #404]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 800359e:	f043 0301 	orr.w	r3, r3, #1
 80035a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80035a4:	e01c      	b.n	80035e0 <HAL_RCC_OscConfig+0x358>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b05      	cmp	r3, #5
 80035ac:	d10c      	bne.n	80035c8 <HAL_RCC_OscConfig+0x340>
 80035ae:	4b61      	ldr	r3, [pc, #388]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80035b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035b2:	4a60      	ldr	r2, [pc, #384]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80035b4:	f043 0304 	orr.w	r3, r3, #4
 80035b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80035ba:	4b5e      	ldr	r3, [pc, #376]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80035bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035be:	4a5d      	ldr	r2, [pc, #372]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80035c0:	f043 0301 	orr.w	r3, r3, #1
 80035c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80035c6:	e00b      	b.n	80035e0 <HAL_RCC_OscConfig+0x358>
 80035c8:	4b5a      	ldr	r3, [pc, #360]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80035ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035cc:	4a59      	ldr	r2, [pc, #356]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80035ce:	f023 0301 	bic.w	r3, r3, #1
 80035d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80035d4:	4b57      	ldr	r3, [pc, #348]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80035d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d8:	4a56      	ldr	r2, [pc, #344]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80035da:	f023 0304 	bic.w	r3, r3, #4
 80035de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d015      	beq.n	8003614 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e8:	f7fe fce4 	bl	8001fb4 <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ee:	e00a      	b.n	8003606 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035f0:	f7fe fce0 	bl	8001fb4 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035fe:	4293      	cmp	r3, r2
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e0d7      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003606:	4b4b      	ldr	r3, [pc, #300]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 8003608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0ee      	beq.n	80035f0 <HAL_RCC_OscConfig+0x368>
 8003612:	e014      	b.n	800363e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003614:	f7fe fcce 	bl	8001fb4 <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800361a:	e00a      	b.n	8003632 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361c:	f7fe fcca 	bl	8001fb4 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800362a:	4293      	cmp	r3, r2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e0c1      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003632:	4b40      	ldr	r3, [pc, #256]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 8003634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1ee      	bne.n	800361c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800363e:	7dfb      	ldrb	r3, [r7, #23]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d105      	bne.n	8003650 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003644:	4b3b      	ldr	r3, [pc, #236]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 8003646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003648:	4a3a      	ldr	r2, [pc, #232]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 800364a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800364e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	699b      	ldr	r3, [r3, #24]
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 80ad 	beq.w	80037b4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800365a:	4b36      	ldr	r3, [pc, #216]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f003 030c 	and.w	r3, r3, #12
 8003662:	2b08      	cmp	r3, #8
 8003664:	d060      	beq.n	8003728 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	2b02      	cmp	r3, #2
 800366c:	d145      	bne.n	80036fa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800366e:	4b33      	ldr	r3, [pc, #204]	@ (800373c <HAL_RCC_OscConfig+0x4b4>)
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003674:	f7fe fc9e 	bl	8001fb4 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800367c:	f7fe fc9a 	bl	8001fb4 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e093      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800368e:	4b29      	ldr	r3, [pc, #164]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f0      	bne.n	800367c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	69da      	ldr	r2, [r3, #28]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	431a      	orrs	r2, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	019b      	lsls	r3, r3, #6
 80036aa:	431a      	orrs	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b0:	085b      	lsrs	r3, r3, #1
 80036b2:	3b01      	subs	r3, #1
 80036b4:	041b      	lsls	r3, r3, #16
 80036b6:	431a      	orrs	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036bc:	061b      	lsls	r3, r3, #24
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c4:	071b      	lsls	r3, r3, #28
 80036c6:	491b      	ldr	r1, [pc, #108]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036cc:	4b1b      	ldr	r3, [pc, #108]	@ (800373c <HAL_RCC_OscConfig+0x4b4>)
 80036ce:	2201      	movs	r2, #1
 80036d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d2:	f7fe fc6f 	bl	8001fb4 <HAL_GetTick>
 80036d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036d8:	e008      	b.n	80036ec <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036da:	f7fe fc6b 	bl	8001fb4 <HAL_GetTick>
 80036de:	4602      	mov	r2, r0
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	1ad3      	subs	r3, r2, r3
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e064      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ec:	4b11      	ldr	r3, [pc, #68]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0f0      	beq.n	80036da <HAL_RCC_OscConfig+0x452>
 80036f8:	e05c      	b.n	80037b4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036fa:	4b10      	ldr	r3, [pc, #64]	@ (800373c <HAL_RCC_OscConfig+0x4b4>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003700:	f7fe fc58 	bl	8001fb4 <HAL_GetTick>
 8003704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003706:	e008      	b.n	800371a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003708:	f7fe fc54 	bl	8001fb4 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b02      	cmp	r3, #2
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e04d      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800371a:	4b06      	ldr	r3, [pc, #24]	@ (8003734 <HAL_RCC_OscConfig+0x4ac>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1f0      	bne.n	8003708 <HAL_RCC_OscConfig+0x480>
 8003726:	e045      	b.n	80037b4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d107      	bne.n	8003740 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e040      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
 8003734:	40023800 	.word	0x40023800
 8003738:	40007000 	.word	0x40007000
 800373c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003740:	4b1f      	ldr	r3, [pc, #124]	@ (80037c0 <HAL_RCC_OscConfig+0x538>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d030      	beq.n	80037b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003758:	429a      	cmp	r2, r3
 800375a:	d129      	bne.n	80037b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003766:	429a      	cmp	r2, r3
 8003768:	d122      	bne.n	80037b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003770:	4013      	ands	r3, r2
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003776:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003778:	4293      	cmp	r3, r2
 800377a:	d119      	bne.n	80037b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003786:	085b      	lsrs	r3, r3, #1
 8003788:	3b01      	subs	r3, #1
 800378a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800378c:	429a      	cmp	r2, r3
 800378e:	d10f      	bne.n	80037b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800379c:	429a      	cmp	r2, r3
 800379e:	d107      	bne.n	80037b0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037aa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d001      	beq.n	80037b4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e000      	b.n	80037b6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3718      	adds	r7, #24
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	40023800 	.word	0x40023800

080037c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d101      	bne.n	80037d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e041      	b.n	800385a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d106      	bne.n	80037f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f7fe f9d2 	bl	8001b94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2202      	movs	r2, #2
 80037f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	3304      	adds	r3, #4
 8003800:	4619      	mov	r1, r3
 8003802:	4610      	mov	r0, r2
 8003804:	f000 fc4a 	bl	800409c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3708      	adds	r7, #8
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}
	...

08003864 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003864:	b480      	push	{r7}
 8003866:	b085      	sub	sp, #20
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b01      	cmp	r3, #1
 8003876:	d001      	beq.n	800387c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e04e      	b.n	800391a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2202      	movs	r2, #2
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68da      	ldr	r2, [r3, #12]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f042 0201 	orr.w	r2, r2, #1
 8003892:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a23      	ldr	r2, [pc, #140]	@ (8003928 <HAL_TIM_Base_Start_IT+0xc4>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d022      	beq.n	80038e4 <HAL_TIM_Base_Start_IT+0x80>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a6:	d01d      	beq.n	80038e4 <HAL_TIM_Base_Start_IT+0x80>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a1f      	ldr	r2, [pc, #124]	@ (800392c <HAL_TIM_Base_Start_IT+0xc8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d018      	beq.n	80038e4 <HAL_TIM_Base_Start_IT+0x80>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a1e      	ldr	r2, [pc, #120]	@ (8003930 <HAL_TIM_Base_Start_IT+0xcc>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d013      	beq.n	80038e4 <HAL_TIM_Base_Start_IT+0x80>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a1c      	ldr	r2, [pc, #112]	@ (8003934 <HAL_TIM_Base_Start_IT+0xd0>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d00e      	beq.n	80038e4 <HAL_TIM_Base_Start_IT+0x80>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003938 <HAL_TIM_Base_Start_IT+0xd4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d009      	beq.n	80038e4 <HAL_TIM_Base_Start_IT+0x80>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a19      	ldr	r2, [pc, #100]	@ (800393c <HAL_TIM_Base_Start_IT+0xd8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d004      	beq.n	80038e4 <HAL_TIM_Base_Start_IT+0x80>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a18      	ldr	r2, [pc, #96]	@ (8003940 <HAL_TIM_Base_Start_IT+0xdc>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d111      	bne.n	8003908 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 0307 	and.w	r3, r3, #7
 80038ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2b06      	cmp	r3, #6
 80038f4:	d010      	beq.n	8003918 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f042 0201 	orr.w	r2, r2, #1
 8003904:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003906:	e007      	b.n	8003918 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f042 0201 	orr.w	r2, r2, #1
 8003916:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3714      	adds	r7, #20
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40010000 	.word	0x40010000
 800392c:	40000400 	.word	0x40000400
 8003930:	40000800 	.word	0x40000800
 8003934:	40000c00 	.word	0x40000c00
 8003938:	40010400 	.word	0x40010400
 800393c:	40014000 	.word	0x40014000
 8003940:	40001800 	.word	0x40001800

08003944 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e041      	b.n	80039da <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 f839 	bl	80039e2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3304      	adds	r3, #4
 8003980:	4619      	mov	r1, r3
 8003982:	4610      	mov	r0, r2
 8003984:	f000 fb8a 	bl	800409c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b083      	sub	sp, #12
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80039ea:	bf00      	nop
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
	...

080039f8 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a02:	2300      	movs	r3, #0
 8003a04:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d109      	bne.n	8003a20 <HAL_TIM_OC_Start_IT+0x28>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	bf14      	ite	ne
 8003a18:	2301      	movne	r3, #1
 8003a1a:	2300      	moveq	r3, #0
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	e022      	b.n	8003a66 <HAL_TIM_OC_Start_IT+0x6e>
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	2b04      	cmp	r3, #4
 8003a24:	d109      	bne.n	8003a3a <HAL_TIM_OC_Start_IT+0x42>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	bf14      	ite	ne
 8003a32:	2301      	movne	r3, #1
 8003a34:	2300      	moveq	r3, #0
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	e015      	b.n	8003a66 <HAL_TIM_OC_Start_IT+0x6e>
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	2b08      	cmp	r3, #8
 8003a3e:	d109      	bne.n	8003a54 <HAL_TIM_OC_Start_IT+0x5c>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	bf14      	ite	ne
 8003a4c:	2301      	movne	r3, #1
 8003a4e:	2300      	moveq	r3, #0
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	e008      	b.n	8003a66 <HAL_TIM_OC_Start_IT+0x6e>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	bf14      	ite	ne
 8003a60:	2301      	movne	r3, #1
 8003a62:	2300      	moveq	r3, #0
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e0c7      	b.n	8003bfe <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d104      	bne.n	8003a7e <HAL_TIM_OC_Start_IT+0x86>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2202      	movs	r2, #2
 8003a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a7c:	e013      	b.n	8003aa6 <HAL_TIM_OC_Start_IT+0xae>
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b04      	cmp	r3, #4
 8003a82:	d104      	bne.n	8003a8e <HAL_TIM_OC_Start_IT+0x96>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2202      	movs	r2, #2
 8003a88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a8c:	e00b      	b.n	8003aa6 <HAL_TIM_OC_Start_IT+0xae>
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d104      	bne.n	8003a9e <HAL_TIM_OC_Start_IT+0xa6>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2202      	movs	r2, #2
 8003a98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a9c:	e003      	b.n	8003aa6 <HAL_TIM_OC_Start_IT+0xae>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2202      	movs	r2, #2
 8003aa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	2b0c      	cmp	r3, #12
 8003aaa:	d841      	bhi.n	8003b30 <HAL_TIM_OC_Start_IT+0x138>
 8003aac:	a201      	add	r2, pc, #4	@ (adr r2, 8003ab4 <HAL_TIM_OC_Start_IT+0xbc>)
 8003aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab2:	bf00      	nop
 8003ab4:	08003ae9 	.word	0x08003ae9
 8003ab8:	08003b31 	.word	0x08003b31
 8003abc:	08003b31 	.word	0x08003b31
 8003ac0:	08003b31 	.word	0x08003b31
 8003ac4:	08003afb 	.word	0x08003afb
 8003ac8:	08003b31 	.word	0x08003b31
 8003acc:	08003b31 	.word	0x08003b31
 8003ad0:	08003b31 	.word	0x08003b31
 8003ad4:	08003b0d 	.word	0x08003b0d
 8003ad8:	08003b31 	.word	0x08003b31
 8003adc:	08003b31 	.word	0x08003b31
 8003ae0:	08003b31 	.word	0x08003b31
 8003ae4:	08003b1f 	.word	0x08003b1f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f042 0202 	orr.w	r2, r2, #2
 8003af6:	60da      	str	r2, [r3, #12]
      break;
 8003af8:	e01d      	b.n	8003b36 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f042 0204 	orr.w	r2, r2, #4
 8003b08:	60da      	str	r2, [r3, #12]
      break;
 8003b0a:	e014      	b.n	8003b36 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f042 0208 	orr.w	r2, r2, #8
 8003b1a:	60da      	str	r2, [r3, #12]
      break;
 8003b1c:	e00b      	b.n	8003b36 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68da      	ldr	r2, [r3, #12]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 0210 	orr.w	r2, r2, #16
 8003b2c:	60da      	str	r2, [r3, #12]
      break;
 8003b2e:	e002      	b.n	8003b36 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	73fb      	strb	r3, [r7, #15]
      break;
 8003b34:	bf00      	nop
  }

  if (status == HAL_OK)
 8003b36:	7bfb      	ldrb	r3, [r7, #15]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d15f      	bne.n	8003bfc <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2201      	movs	r2, #1
 8003b42:	6839      	ldr	r1, [r7, #0]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fd99 	bl	800467c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a2e      	ldr	r2, [pc, #184]	@ (8003c08 <HAL_TIM_OC_Start_IT+0x210>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d004      	beq.n	8003b5e <HAL_TIM_OC_Start_IT+0x166>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a2c      	ldr	r2, [pc, #176]	@ (8003c0c <HAL_TIM_OC_Start_IT+0x214>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d101      	bne.n	8003b62 <HAL_TIM_OC_Start_IT+0x16a>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e000      	b.n	8003b64 <HAL_TIM_OC_Start_IT+0x16c>
 8003b62:	2300      	movs	r3, #0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d007      	beq.n	8003b78 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b76:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a22      	ldr	r2, [pc, #136]	@ (8003c08 <HAL_TIM_OC_Start_IT+0x210>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d022      	beq.n	8003bc8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b8a:	d01d      	beq.n	8003bc8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a1f      	ldr	r2, [pc, #124]	@ (8003c10 <HAL_TIM_OC_Start_IT+0x218>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d018      	beq.n	8003bc8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8003c14 <HAL_TIM_OC_Start_IT+0x21c>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d013      	beq.n	8003bc8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c18 <HAL_TIM_OC_Start_IT+0x220>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d00e      	beq.n	8003bc8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a17      	ldr	r2, [pc, #92]	@ (8003c0c <HAL_TIM_OC_Start_IT+0x214>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d009      	beq.n	8003bc8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a18      	ldr	r2, [pc, #96]	@ (8003c1c <HAL_TIM_OC_Start_IT+0x224>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d004      	beq.n	8003bc8 <HAL_TIM_OC_Start_IT+0x1d0>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a17      	ldr	r2, [pc, #92]	@ (8003c20 <HAL_TIM_OC_Start_IT+0x228>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d111      	bne.n	8003bec <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f003 0307 	and.w	r3, r3, #7
 8003bd2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2b06      	cmp	r3, #6
 8003bd8:	d010      	beq.n	8003bfc <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f042 0201 	orr.w	r2, r2, #1
 8003be8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bea:	e007      	b.n	8003bfc <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40010000 	.word	0x40010000
 8003c0c:	40010400 	.word	0x40010400
 8003c10:	40000400 	.word	0x40000400
 8003c14:	40000800 	.word	0x40000800
 8003c18:	40000c00 	.word	0x40000c00
 8003c1c:	40014000 	.word	0x40014000
 8003c20:	40001800 	.word	0x40001800

08003c24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d020      	beq.n	8003c88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d01b      	beq.n	8003c88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f06f 0202 	mvn.w	r2, #2
 8003c58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d003      	beq.n	8003c76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 f9f5 	bl	800405e <HAL_TIM_IC_CaptureCallback>
 8003c74:	e005      	b.n	8003c82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f9e7 	bl	800404a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 f9f8 	bl	8004072 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d020      	beq.n	8003cd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d01b      	beq.n	8003cd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f06f 0204 	mvn.w	r2, #4
 8003ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2202      	movs	r2, #2
 8003caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f9cf 	bl	800405e <HAL_TIM_IC_CaptureCallback>
 8003cc0:	e005      	b.n	8003cce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 f9c1 	bl	800404a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 f9d2 	bl	8004072 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f003 0308 	and.w	r3, r3, #8
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d020      	beq.n	8003d20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f003 0308 	and.w	r3, r3, #8
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d01b      	beq.n	8003d20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f06f 0208 	mvn.w	r2, #8
 8003cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2204      	movs	r2, #4
 8003cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	f003 0303 	and.w	r3, r3, #3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d003      	beq.n	8003d0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 f9a9 	bl	800405e <HAL_TIM_IC_CaptureCallback>
 8003d0c:	e005      	b.n	8003d1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 f99b 	bl	800404a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 f9ac 	bl	8004072 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	f003 0310 	and.w	r3, r3, #16
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d020      	beq.n	8003d6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f003 0310 	and.w	r3, r3, #16
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d01b      	beq.n	8003d6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f06f 0210 	mvn.w	r2, #16
 8003d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2208      	movs	r2, #8
 8003d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d003      	beq.n	8003d5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 f983 	bl	800405e <HAL_TIM_IC_CaptureCallback>
 8003d58:	e005      	b.n	8003d66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f975 	bl	800404a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f000 f986 	bl	8004072 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00c      	beq.n	8003d90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f003 0301 	and.w	r3, r3, #1
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d007      	beq.n	8003d90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f06f 0201 	mvn.w	r2, #1
 8003d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f7fd fa5e 	bl	800124c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00c      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d007      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f000 fd10 	bl	80047d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d00c      	beq.n	8003dd8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d007      	beq.n	8003dd8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003dd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 f957 	bl	8004086 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	f003 0320 	and.w	r3, r3, #32
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00c      	beq.n	8003dfc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	f003 0320 	and.w	r3, r3, #32
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d007      	beq.n	8003dfc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f06f 0220 	mvn.w	r2, #32
 8003df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 fce2 	bl	80047c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003dfc:	bf00      	nop
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b086      	sub	sp, #24
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	60f8      	str	r0, [r7, #12]
 8003e0c:	60b9      	str	r1, [r7, #8]
 8003e0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d101      	bne.n	8003e22 <HAL_TIM_OC_ConfigChannel+0x1e>
 8003e1e:	2302      	movs	r3, #2
 8003e20:	e048      	b.n	8003eb4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b0c      	cmp	r3, #12
 8003e2e:	d839      	bhi.n	8003ea4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003e30:	a201      	add	r2, pc, #4	@ (adr r2, 8003e38 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e36:	bf00      	nop
 8003e38:	08003e6d 	.word	0x08003e6d
 8003e3c:	08003ea5 	.word	0x08003ea5
 8003e40:	08003ea5 	.word	0x08003ea5
 8003e44:	08003ea5 	.word	0x08003ea5
 8003e48:	08003e7b 	.word	0x08003e7b
 8003e4c:	08003ea5 	.word	0x08003ea5
 8003e50:	08003ea5 	.word	0x08003ea5
 8003e54:	08003ea5 	.word	0x08003ea5
 8003e58:	08003e89 	.word	0x08003e89
 8003e5c:	08003ea5 	.word	0x08003ea5
 8003e60:	08003ea5 	.word	0x08003ea5
 8003e64:	08003ea5 	.word	0x08003ea5
 8003e68:	08003e97 	.word	0x08003e97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 f9b8 	bl	80041e8 <TIM_OC1_SetConfig>
      break;
 8003e78:	e017      	b.n	8003eaa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68b9      	ldr	r1, [r7, #8]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 fa21 	bl	80042c8 <TIM_OC2_SetConfig>
      break;
 8003e86:	e010      	b.n	8003eaa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68b9      	ldr	r1, [r7, #8]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 fa90 	bl	80043b4 <TIM_OC3_SetConfig>
      break;
 8003e94:	e009      	b.n	8003eaa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68b9      	ldr	r1, [r7, #8]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f000 fafd 	bl	800449c <TIM_OC4_SetConfig>
      break;
 8003ea2:	e002      	b.n	8003eaa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	75fb      	strb	r3, [r7, #23]
      break;
 8003ea8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_TIM_ConfigClockSource+0x1c>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e0b4      	b.n	8004042 <HAL_TIM_ConfigClockSource+0x186>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003ef6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003efe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f10:	d03e      	beq.n	8003f90 <HAL_TIM_ConfigClockSource+0xd4>
 8003f12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f16:	f200 8087 	bhi.w	8004028 <HAL_TIM_ConfigClockSource+0x16c>
 8003f1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f1e:	f000 8086 	beq.w	800402e <HAL_TIM_ConfigClockSource+0x172>
 8003f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f26:	d87f      	bhi.n	8004028 <HAL_TIM_ConfigClockSource+0x16c>
 8003f28:	2b70      	cmp	r3, #112	@ 0x70
 8003f2a:	d01a      	beq.n	8003f62 <HAL_TIM_ConfigClockSource+0xa6>
 8003f2c:	2b70      	cmp	r3, #112	@ 0x70
 8003f2e:	d87b      	bhi.n	8004028 <HAL_TIM_ConfigClockSource+0x16c>
 8003f30:	2b60      	cmp	r3, #96	@ 0x60
 8003f32:	d050      	beq.n	8003fd6 <HAL_TIM_ConfigClockSource+0x11a>
 8003f34:	2b60      	cmp	r3, #96	@ 0x60
 8003f36:	d877      	bhi.n	8004028 <HAL_TIM_ConfigClockSource+0x16c>
 8003f38:	2b50      	cmp	r3, #80	@ 0x50
 8003f3a:	d03c      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0xfa>
 8003f3c:	2b50      	cmp	r3, #80	@ 0x50
 8003f3e:	d873      	bhi.n	8004028 <HAL_TIM_ConfigClockSource+0x16c>
 8003f40:	2b40      	cmp	r3, #64	@ 0x40
 8003f42:	d058      	beq.n	8003ff6 <HAL_TIM_ConfigClockSource+0x13a>
 8003f44:	2b40      	cmp	r3, #64	@ 0x40
 8003f46:	d86f      	bhi.n	8004028 <HAL_TIM_ConfigClockSource+0x16c>
 8003f48:	2b30      	cmp	r3, #48	@ 0x30
 8003f4a:	d064      	beq.n	8004016 <HAL_TIM_ConfigClockSource+0x15a>
 8003f4c:	2b30      	cmp	r3, #48	@ 0x30
 8003f4e:	d86b      	bhi.n	8004028 <HAL_TIM_ConfigClockSource+0x16c>
 8003f50:	2b20      	cmp	r3, #32
 8003f52:	d060      	beq.n	8004016 <HAL_TIM_ConfigClockSource+0x15a>
 8003f54:	2b20      	cmp	r3, #32
 8003f56:	d867      	bhi.n	8004028 <HAL_TIM_ConfigClockSource+0x16c>
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d05c      	beq.n	8004016 <HAL_TIM_ConfigClockSource+0x15a>
 8003f5c:	2b10      	cmp	r3, #16
 8003f5e:	d05a      	beq.n	8004016 <HAL_TIM_ConfigClockSource+0x15a>
 8003f60:	e062      	b.n	8004028 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f72:	f000 fb63 	bl	800463c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003f84:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	609a      	str	r2, [r3, #8]
      break;
 8003f8e:	e04f      	b.n	8004030 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fa0:	f000 fb4c 	bl	800463c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689a      	ldr	r2, [r3, #8]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fb2:	609a      	str	r2, [r3, #8]
      break;
 8003fb4:	e03c      	b.n	8004030 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f000 fac0 	bl	8004548 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2150      	movs	r1, #80	@ 0x50
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 fb19 	bl	8004606 <TIM_ITRx_SetConfig>
      break;
 8003fd4:	e02c      	b.n	8004030 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	f000 fadf 	bl	80045a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2160      	movs	r1, #96	@ 0x60
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f000 fb09 	bl	8004606 <TIM_ITRx_SetConfig>
      break;
 8003ff4:	e01c      	b.n	8004030 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004002:	461a      	mov	r2, r3
 8004004:	f000 faa0 	bl	8004548 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2140      	movs	r1, #64	@ 0x40
 800400e:	4618      	mov	r0, r3
 8004010:	f000 faf9 	bl	8004606 <TIM_ITRx_SetConfig>
      break;
 8004014:	e00c      	b.n	8004030 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4619      	mov	r1, r3
 8004020:	4610      	mov	r0, r2
 8004022:	f000 faf0 	bl	8004606 <TIM_ITRx_SetConfig>
      break;
 8004026:	e003      	b.n	8004030 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	73fb      	strb	r3, [r7, #15]
      break;
 800402c:	e000      	b.n	8004030 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800402e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004040:	7bfb      	ldrb	r3, [r7, #15]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800404a:	b480      	push	{r7}
 800404c:	b083      	sub	sp, #12
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004052:	bf00      	nop
 8004054:	370c      	adds	r7, #12
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr

0800405e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800405e:	b480      	push	{r7}
 8004060:	b083      	sub	sp, #12
 8004062:	af00      	add	r7, sp, #0
 8004064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004066:	bf00      	nop
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004072:	b480      	push	{r7}
 8004074:	b083      	sub	sp, #12
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr

08004086 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004086:	b480      	push	{r7}
 8004088:	b083      	sub	sp, #12
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800408e:	bf00      	nop
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
	...

0800409c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800409c:	b480      	push	{r7}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a43      	ldr	r2, [pc, #268]	@ (80041bc <TIM_Base_SetConfig+0x120>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d013      	beq.n	80040dc <TIM_Base_SetConfig+0x40>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040ba:	d00f      	beq.n	80040dc <TIM_Base_SetConfig+0x40>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a40      	ldr	r2, [pc, #256]	@ (80041c0 <TIM_Base_SetConfig+0x124>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d00b      	beq.n	80040dc <TIM_Base_SetConfig+0x40>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a3f      	ldr	r2, [pc, #252]	@ (80041c4 <TIM_Base_SetConfig+0x128>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d007      	beq.n	80040dc <TIM_Base_SetConfig+0x40>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a3e      	ldr	r2, [pc, #248]	@ (80041c8 <TIM_Base_SetConfig+0x12c>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d003      	beq.n	80040dc <TIM_Base_SetConfig+0x40>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a3d      	ldr	r2, [pc, #244]	@ (80041cc <TIM_Base_SetConfig+0x130>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d108      	bne.n	80040ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a32      	ldr	r2, [pc, #200]	@ (80041bc <TIM_Base_SetConfig+0x120>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d02b      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040fc:	d027      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a2f      	ldr	r2, [pc, #188]	@ (80041c0 <TIM_Base_SetConfig+0x124>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d023      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a2e      	ldr	r2, [pc, #184]	@ (80041c4 <TIM_Base_SetConfig+0x128>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d01f      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a2d      	ldr	r2, [pc, #180]	@ (80041c8 <TIM_Base_SetConfig+0x12c>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d01b      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a2c      	ldr	r2, [pc, #176]	@ (80041cc <TIM_Base_SetConfig+0x130>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d017      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a2b      	ldr	r2, [pc, #172]	@ (80041d0 <TIM_Base_SetConfig+0x134>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d013      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a2a      	ldr	r2, [pc, #168]	@ (80041d4 <TIM_Base_SetConfig+0x138>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d00f      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a29      	ldr	r2, [pc, #164]	@ (80041d8 <TIM_Base_SetConfig+0x13c>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d00b      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a28      	ldr	r2, [pc, #160]	@ (80041dc <TIM_Base_SetConfig+0x140>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d007      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a27      	ldr	r2, [pc, #156]	@ (80041e0 <TIM_Base_SetConfig+0x144>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d003      	beq.n	800414e <TIM_Base_SetConfig+0xb2>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a26      	ldr	r2, [pc, #152]	@ (80041e4 <TIM_Base_SetConfig+0x148>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d108      	bne.n	8004160 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004154:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	4313      	orrs	r3, r2
 800415e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	4313      	orrs	r3, r2
 800416c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	689a      	ldr	r2, [r3, #8]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a0e      	ldr	r2, [pc, #56]	@ (80041bc <TIM_Base_SetConfig+0x120>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d003      	beq.n	800418e <TIM_Base_SetConfig+0xf2>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a10      	ldr	r2, [pc, #64]	@ (80041cc <TIM_Base_SetConfig+0x130>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d103      	bne.n	8004196 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	691a      	ldr	r2, [r3, #16]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f043 0204 	orr.w	r2, r3, #4
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	601a      	str	r2, [r3, #0]
}
 80041ae:	bf00      	nop
 80041b0:	3714      	adds	r7, #20
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	40010000 	.word	0x40010000
 80041c0:	40000400 	.word	0x40000400
 80041c4:	40000800 	.word	0x40000800
 80041c8:	40000c00 	.word	0x40000c00
 80041cc:	40010400 	.word	0x40010400
 80041d0:	40014000 	.word	0x40014000
 80041d4:	40014400 	.word	0x40014400
 80041d8:	40014800 	.word	0x40014800
 80041dc:	40001800 	.word	0x40001800
 80041e0:	40001c00 	.word	0x40001c00
 80041e4:	40002000 	.word	0x40002000

080041e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b087      	sub	sp, #28
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	f023 0201 	bic.w	r2, r3, #1
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f023 0303 	bic.w	r3, r3, #3
 800421e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	4313      	orrs	r3, r2
 8004228:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f023 0302 	bic.w	r3, r3, #2
 8004230:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	4313      	orrs	r3, r2
 800423a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a20      	ldr	r2, [pc, #128]	@ (80042c0 <TIM_OC1_SetConfig+0xd8>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d003      	beq.n	800424c <TIM_OC1_SetConfig+0x64>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a1f      	ldr	r2, [pc, #124]	@ (80042c4 <TIM_OC1_SetConfig+0xdc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d10c      	bne.n	8004266 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	f023 0308 	bic.w	r3, r3, #8
 8004252:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	4313      	orrs	r3, r2
 800425c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	f023 0304 	bic.w	r3, r3, #4
 8004264:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a15      	ldr	r2, [pc, #84]	@ (80042c0 <TIM_OC1_SetConfig+0xd8>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d003      	beq.n	8004276 <TIM_OC1_SetConfig+0x8e>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a14      	ldr	r2, [pc, #80]	@ (80042c4 <TIM_OC1_SetConfig+0xdc>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d111      	bne.n	800429a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800427c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004284:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	4313      	orrs	r3, r2
 8004298:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	68fa      	ldr	r2, [r7, #12]
 80042a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	697a      	ldr	r2, [r7, #20]
 80042b2:	621a      	str	r2, [r3, #32]
}
 80042b4:	bf00      	nop
 80042b6:	371c      	adds	r7, #28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr
 80042c0:	40010000 	.word	0x40010000
 80042c4:	40010400 	.word	0x40010400

080042c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b087      	sub	sp, #28
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	f023 0210 	bic.w	r2, r3, #16
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	021b      	lsls	r3, r3, #8
 8004306:	68fa      	ldr	r2, [r7, #12]
 8004308:	4313      	orrs	r3, r2
 800430a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f023 0320 	bic.w	r3, r3, #32
 8004312:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	4313      	orrs	r3, r2
 800431e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a22      	ldr	r2, [pc, #136]	@ (80043ac <TIM_OC2_SetConfig+0xe4>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d003      	beq.n	8004330 <TIM_OC2_SetConfig+0x68>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	4a21      	ldr	r2, [pc, #132]	@ (80043b0 <TIM_OC2_SetConfig+0xe8>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d10d      	bne.n	800434c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004336:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	011b      	lsls	r3, r3, #4
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	4313      	orrs	r3, r2
 8004342:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800434a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a17      	ldr	r2, [pc, #92]	@ (80043ac <TIM_OC2_SetConfig+0xe4>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d003      	beq.n	800435c <TIM_OC2_SetConfig+0x94>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a16      	ldr	r2, [pc, #88]	@ (80043b0 <TIM_OC2_SetConfig+0xe8>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d113      	bne.n	8004384 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004362:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800436a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	4313      	orrs	r3, r2
 8004376:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	4313      	orrs	r3, r2
 8004382:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	68fa      	ldr	r2, [r7, #12]
 800438e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685a      	ldr	r2, [r3, #4]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	621a      	str	r2, [r3, #32]
}
 800439e:	bf00      	nop
 80043a0:	371c      	adds	r7, #28
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	40010000 	.word	0x40010000
 80043b0:	40010400 	.word	0x40010400

080043b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f023 0303 	bic.w	r3, r3, #3
 80043ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68fa      	ldr	r2, [r7, #12]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80043fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	021b      	lsls	r3, r3, #8
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	4313      	orrs	r3, r2
 8004408:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	4a21      	ldr	r2, [pc, #132]	@ (8004494 <TIM_OC3_SetConfig+0xe0>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d003      	beq.n	800441a <TIM_OC3_SetConfig+0x66>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a20      	ldr	r2, [pc, #128]	@ (8004498 <TIM_OC3_SetConfig+0xe4>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d10d      	bne.n	8004436 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004420:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	021b      	lsls	r3, r3, #8
 8004428:	697a      	ldr	r2, [r7, #20]
 800442a:	4313      	orrs	r3, r2
 800442c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004434:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a16      	ldr	r2, [pc, #88]	@ (8004494 <TIM_OC3_SetConfig+0xe0>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d003      	beq.n	8004446 <TIM_OC3_SetConfig+0x92>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a15      	ldr	r2, [pc, #84]	@ (8004498 <TIM_OC3_SetConfig+0xe4>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d113      	bne.n	800446e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800444c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004454:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	011b      	lsls	r3, r3, #4
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	011b      	lsls	r3, r3, #4
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	4313      	orrs	r3, r2
 800446c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	621a      	str	r2, [r3, #32]
}
 8004488:	bf00      	nop
 800448a:	371c      	adds	r7, #28
 800448c:	46bd      	mov	sp, r7
 800448e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004492:	4770      	bx	lr
 8004494:	40010000 	.word	0x40010000
 8004498:	40010400 	.word	0x40010400

0800449c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	4313      	orrs	r3, r2
 80044de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80044e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	031b      	lsls	r3, r3, #12
 80044ee:	693a      	ldr	r2, [r7, #16]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a12      	ldr	r2, [pc, #72]	@ (8004540 <TIM_OC4_SetConfig+0xa4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d003      	beq.n	8004504 <TIM_OC4_SetConfig+0x68>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a11      	ldr	r2, [pc, #68]	@ (8004544 <TIM_OC4_SetConfig+0xa8>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d109      	bne.n	8004518 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800450a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	019b      	lsls	r3, r3, #6
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	4313      	orrs	r3, r2
 8004516:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	621a      	str	r2, [r3, #32]
}
 8004532:	bf00      	nop
 8004534:	371c      	adds	r7, #28
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	40010000 	.word	0x40010000
 8004544:	40010400 	.word	0x40010400

08004548 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004548:	b480      	push	{r7}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	f023 0201 	bic.w	r2, r3, #1
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004572:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	011b      	lsls	r3, r3, #4
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	4313      	orrs	r3, r2
 800457c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	f023 030a 	bic.w	r3, r3, #10
 8004584:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	4313      	orrs	r3, r2
 800458c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	621a      	str	r2, [r3, #32]
}
 800459a:	bf00      	nop
 800459c:	371c      	adds	r7, #28
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr

080045a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045a6:	b480      	push	{r7}
 80045a8:	b087      	sub	sp, #28
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	60f8      	str	r0, [r7, #12]
 80045ae:	60b9      	str	r1, [r7, #8]
 80045b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	f023 0210 	bic.w	r2, r3, #16
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	031b      	lsls	r3, r3, #12
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	4313      	orrs	r3, r2
 80045da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	011b      	lsls	r3, r3, #4
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	4313      	orrs	r3, r2
 80045ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	621a      	str	r2, [r3, #32]
}
 80045fa:	bf00      	nop
 80045fc:	371c      	adds	r7, #28
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004606:	b480      	push	{r7}
 8004608:	b085      	sub	sp, #20
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
 800460e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800461c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4313      	orrs	r3, r2
 8004624:	f043 0307 	orr.w	r3, r3, #7
 8004628:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	609a      	str	r2, [r3, #8]
}
 8004630:	bf00      	nop
 8004632:	3714      	adds	r7, #20
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800463c:	b480      	push	{r7}
 800463e:	b087      	sub	sp, #28
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
 8004648:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004656:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	021a      	lsls	r2, r3, #8
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	431a      	orrs	r2, r3
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	4313      	orrs	r3, r2
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	4313      	orrs	r3, r2
 8004668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	609a      	str	r2, [r3, #8]
}
 8004670:	bf00      	nop
 8004672:	371c      	adds	r7, #28
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800467c:	b480      	push	{r7}
 800467e:	b087      	sub	sp, #28
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	f003 031f 	and.w	r3, r3, #31
 800468e:	2201      	movs	r2, #1
 8004690:	fa02 f303 	lsl.w	r3, r2, r3
 8004694:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6a1a      	ldr	r2, [r3, #32]
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	43db      	mvns	r3, r3
 800469e:	401a      	ands	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6a1a      	ldr	r2, [r3, #32]
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f003 031f 	and.w	r3, r3, #31
 80046ae:	6879      	ldr	r1, [r7, #4]
 80046b0:	fa01 f303 	lsl.w	r3, r1, r3
 80046b4:	431a      	orrs	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	621a      	str	r2, [r3, #32]
}
 80046ba:	bf00      	nop
 80046bc:	371c      	adds	r7, #28
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
	...

080046c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046dc:	2302      	movs	r3, #2
 80046de:	e05a      	b.n	8004796 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004706:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a21      	ldr	r2, [pc, #132]	@ (80047a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d022      	beq.n	800476a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800472c:	d01d      	beq.n	800476a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a1d      	ldr	r2, [pc, #116]	@ (80047a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d018      	beq.n	800476a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a1b      	ldr	r2, [pc, #108]	@ (80047ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d013      	beq.n	800476a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a1a      	ldr	r2, [pc, #104]	@ (80047b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d00e      	beq.n	800476a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a18      	ldr	r2, [pc, #96]	@ (80047b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d009      	beq.n	800476a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a17      	ldr	r2, [pc, #92]	@ (80047b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d004      	beq.n	800476a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a15      	ldr	r2, [pc, #84]	@ (80047bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d10c      	bne.n	8004784 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004770:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	4313      	orrs	r3, r2
 800477a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	40010000 	.word	0x40010000
 80047a8:	40000400 	.word	0x40000400
 80047ac:	40000800 	.word	0x40000800
 80047b0:	40000c00 	.word	0x40000c00
 80047b4:	40010400 	.word	0x40010400
 80047b8:	40014000 	.word	0x40014000
 80047bc:	40001800 	.word	0x40001800

080047c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e042      	b.n	8004880 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d106      	bne.n	8004814 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7fd fac6 	bl	8001da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2224      	movs	r2, #36	@ 0x24
 8004818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68da      	ldr	r2, [r3, #12]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800482a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 fa09 	bl	8004c44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	691a      	ldr	r2, [r3, #16]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004840:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	695a      	ldr	r2, [r3, #20]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004850:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68da      	ldr	r2, [r3, #12]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004860:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2200      	movs	r2, #0
 8004866:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2220      	movs	r2, #32
 800486c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2220      	movs	r2, #32
 8004874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3708      	adds	r7, #8
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b08a      	sub	sp, #40	@ 0x28
 800488c:	af02      	add	r7, sp, #8
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	603b      	str	r3, [r7, #0]
 8004894:	4613      	mov	r3, r2
 8004896:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004898:	2300      	movs	r3, #0
 800489a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	2b20      	cmp	r3, #32
 80048a6:	d175      	bne.n	8004994 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d002      	beq.n	80048b4 <HAL_UART_Transmit+0x2c>
 80048ae:	88fb      	ldrh	r3, [r7, #6]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d101      	bne.n	80048b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e06e      	b.n	8004996 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2221      	movs	r2, #33	@ 0x21
 80048c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048c6:	f7fd fb75 	bl	8001fb4 <HAL_GetTick>
 80048ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	88fa      	ldrh	r2, [r7, #6]
 80048d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	88fa      	ldrh	r2, [r7, #6]
 80048d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048e0:	d108      	bne.n	80048f4 <HAL_UART_Transmit+0x6c>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d104      	bne.n	80048f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	61bb      	str	r3, [r7, #24]
 80048f2:	e003      	b.n	80048fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048fc:	e02e      	b.n	800495c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2200      	movs	r2, #0
 8004906:	2180      	movs	r1, #128	@ 0x80
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f000 f8df 	bl	8004acc <UART_WaitOnFlagUntilTimeout>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d005      	beq.n	8004920 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e03a      	b.n	8004996 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004920:	69fb      	ldr	r3, [r7, #28]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10b      	bne.n	800493e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	461a      	mov	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004934:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	3302      	adds	r3, #2
 800493a:	61bb      	str	r3, [r7, #24]
 800493c:	e007      	b.n	800494e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	781a      	ldrb	r2, [r3, #0]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	3301      	adds	r3, #1
 800494c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004952:	b29b      	uxth	r3, r3
 8004954:	3b01      	subs	r3, #1
 8004956:	b29a      	uxth	r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1cb      	bne.n	80048fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	9300      	str	r3, [sp, #0]
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	2200      	movs	r2, #0
 800496e:	2140      	movs	r1, #64	@ 0x40
 8004970:	68f8      	ldr	r0, [r7, #12]
 8004972:	f000 f8ab 	bl	8004acc <UART_WaitOnFlagUntilTimeout>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d005      	beq.n	8004988 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2220      	movs	r2, #32
 8004980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e006      	b.n	8004996 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2220      	movs	r2, #32
 800498c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004990:	2300      	movs	r3, #0
 8004992:	e000      	b.n	8004996 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004994:	2302      	movs	r3, #2
  }
}
 8004996:	4618      	mov	r0, r3
 8004998:	3720      	adds	r7, #32
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b08a      	sub	sp, #40	@ 0x28
 80049a2:	af02      	add	r7, sp, #8
 80049a4:	60f8      	str	r0, [r7, #12]
 80049a6:	60b9      	str	r1, [r7, #8]
 80049a8:	603b      	str	r3, [r7, #0]
 80049aa:	4613      	mov	r3, r2
 80049ac:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b20      	cmp	r3, #32
 80049bc:	f040 8081 	bne.w	8004ac2 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d002      	beq.n	80049cc <HAL_UART_Receive+0x2e>
 80049c6:	88fb      	ldrh	r3, [r7, #6]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d101      	bne.n	80049d0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e079      	b.n	8004ac4 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2222      	movs	r2, #34	@ 0x22
 80049da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2200      	movs	r2, #0
 80049e2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049e4:	f7fd fae6 	bl	8001fb4 <HAL_GetTick>
 80049e8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	88fa      	ldrh	r2, [r7, #6]
 80049ee:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	88fa      	ldrh	r2, [r7, #6]
 80049f4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049fe:	d108      	bne.n	8004a12 <HAL_UART_Receive+0x74>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d104      	bne.n	8004a12 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	61bb      	str	r3, [r7, #24]
 8004a10:	e003      	b.n	8004a1a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a16:	2300      	movs	r3, #0
 8004a18:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004a1a:	e047      	b.n	8004aac <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	2200      	movs	r2, #0
 8004a24:	2120      	movs	r1, #32
 8004a26:	68f8      	ldr	r0, [r7, #12]
 8004a28:	f000 f850 	bl	8004acc <UART_WaitOnFlagUntilTimeout>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d005      	beq.n	8004a3e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2220      	movs	r2, #32
 8004a36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e042      	b.n	8004ac4 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10c      	bne.n	8004a5e <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004a56:	69bb      	ldr	r3, [r7, #24]
 8004a58:	3302      	adds	r3, #2
 8004a5a:	61bb      	str	r3, [r7, #24]
 8004a5c:	e01f      	b.n	8004a9e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a66:	d007      	beq.n	8004a78 <HAL_UART_Receive+0xda>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10a      	bne.n	8004a86 <HAL_UART_Receive+0xe8>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d106      	bne.n	8004a86 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	b2da      	uxtb	r2, r3
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	701a      	strb	r2, [r3, #0]
 8004a84:	e008      	b.n	8004a98 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a92:	b2da      	uxtb	r2, r3
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	3b01      	subs	r3, #1
 8004aa6:	b29a      	uxth	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1b2      	bne.n	8004a1c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	e000      	b.n	8004ac4 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004ac2:	2302      	movs	r3, #2
  }
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3720      	adds	r7, #32
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}

08004acc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	603b      	str	r3, [r7, #0]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004adc:	e03b      	b.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae4:	d037      	beq.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ae6:	f7fd fa65 	bl	8001fb4 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	6a3a      	ldr	r2, [r7, #32]
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d302      	bcc.n	8004afc <UART_WaitOnFlagUntilTimeout+0x30>
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e03a      	b.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	f003 0304 	and.w	r3, r3, #4
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d023      	beq.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	2b80      	cmp	r3, #128	@ 0x80
 8004b12:	d020      	beq.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	2b40      	cmp	r3, #64	@ 0x40
 8004b18:	d01d      	beq.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0308 	and.w	r3, r3, #8
 8004b24:	2b08      	cmp	r3, #8
 8004b26:	d116      	bne.n	8004b56 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004b28:	2300      	movs	r3, #0
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	617b      	str	r3, [r7, #20]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	617b      	str	r3, [r7, #20]
 8004b3c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 f81d 	bl	8004b7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2208      	movs	r2, #8
 8004b48:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e00f      	b.n	8004b76 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	bf0c      	ite	eq
 8004b66:	2301      	moveq	r3, #1
 8004b68:	2300      	movne	r3, #0
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	79fb      	ldrb	r3, [r7, #7]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d0b4      	beq.n	8004ade <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3718      	adds	r7, #24
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b095      	sub	sp, #84	@ 0x54
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	330c      	adds	r3, #12
 8004b8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b90:	e853 3f00 	ldrex	r3, [r3]
 8004b94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	330c      	adds	r3, #12
 8004ba4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ba6:	643a      	str	r2, [r7, #64]	@ 0x40
 8004ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004baa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bae:	e841 2300 	strex	r3, r2, [r1]
 8004bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1e5      	bne.n	8004b86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3314      	adds	r3, #20
 8004bc0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc2:	6a3b      	ldr	r3, [r7, #32]
 8004bc4:	e853 3f00 	ldrex	r3, [r3]
 8004bc8:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	f023 0301 	bic.w	r3, r3, #1
 8004bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	3314      	adds	r3, #20
 8004bd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004bda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bde:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004be0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004be2:	e841 2300 	strex	r3, r2, [r1]
 8004be6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1e5      	bne.n	8004bba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d119      	bne.n	8004c2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	330c      	adds	r3, #12
 8004bfc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	e853 3f00 	ldrex	r3, [r3]
 8004c04:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	f023 0310 	bic.w	r3, r3, #16
 8004c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	330c      	adds	r3, #12
 8004c14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c16:	61ba      	str	r2, [r7, #24]
 8004c18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1a:	6979      	ldr	r1, [r7, #20]
 8004c1c:	69ba      	ldr	r2, [r7, #24]
 8004c1e:	e841 2300 	strex	r3, r2, [r1]
 8004c22:	613b      	str	r3, [r7, #16]
   return(result);
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1e5      	bne.n	8004bf6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c38:	bf00      	nop
 8004c3a:	3754      	adds	r7, #84	@ 0x54
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c48:	b0c0      	sub	sp, #256	@ 0x100
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c60:	68d9      	ldr	r1, [r3, #12]
 8004c62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	ea40 0301 	orr.w	r3, r0, r1
 8004c6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	431a      	orrs	r2, r3
 8004c84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c88:	69db      	ldr	r3, [r3, #28]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004c9c:	f021 010c 	bic.w	r1, r1, #12
 8004ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004caa:	430b      	orrs	r3, r1
 8004cac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004cae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004cba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cbe:	6999      	ldr	r1, [r3, #24]
 8004cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	ea40 0301 	orr.w	r3, r0, r1
 8004cca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	4b8f      	ldr	r3, [pc, #572]	@ (8004f10 <UART_SetConfig+0x2cc>)
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d005      	beq.n	8004ce4 <UART_SetConfig+0xa0>
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	4b8d      	ldr	r3, [pc, #564]	@ (8004f14 <UART_SetConfig+0x2d0>)
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d104      	bne.n	8004cee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ce4:	f7fe f88c 	bl	8002e00 <HAL_RCC_GetPCLK2Freq>
 8004ce8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004cec:	e003      	b.n	8004cf6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004cee:	f7fe f873 	bl	8002dd8 <HAL_RCC_GetPCLK1Freq>
 8004cf2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d00:	f040 810c 	bne.w	8004f1c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004d0e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004d12:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004d16:	4622      	mov	r2, r4
 8004d18:	462b      	mov	r3, r5
 8004d1a:	1891      	adds	r1, r2, r2
 8004d1c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004d1e:	415b      	adcs	r3, r3
 8004d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004d22:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004d26:	4621      	mov	r1, r4
 8004d28:	eb12 0801 	adds.w	r8, r2, r1
 8004d2c:	4629      	mov	r1, r5
 8004d2e:	eb43 0901 	adc.w	r9, r3, r1
 8004d32:	f04f 0200 	mov.w	r2, #0
 8004d36:	f04f 0300 	mov.w	r3, #0
 8004d3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d46:	4690      	mov	r8, r2
 8004d48:	4699      	mov	r9, r3
 8004d4a:	4623      	mov	r3, r4
 8004d4c:	eb18 0303 	adds.w	r3, r8, r3
 8004d50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004d54:	462b      	mov	r3, r5
 8004d56:	eb49 0303 	adc.w	r3, r9, r3
 8004d5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d6a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004d6e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004d72:	460b      	mov	r3, r1
 8004d74:	18db      	adds	r3, r3, r3
 8004d76:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d78:	4613      	mov	r3, r2
 8004d7a:	eb42 0303 	adc.w	r3, r2, r3
 8004d7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d80:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004d84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004d88:	f7fb ff9e 	bl	8000cc8 <__aeabi_uldivmod>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	460b      	mov	r3, r1
 8004d90:	4b61      	ldr	r3, [pc, #388]	@ (8004f18 <UART_SetConfig+0x2d4>)
 8004d92:	fba3 2302 	umull	r2, r3, r3, r2
 8004d96:	095b      	lsrs	r3, r3, #5
 8004d98:	011c      	lsls	r4, r3, #4
 8004d9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004da4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004da8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004dac:	4642      	mov	r2, r8
 8004dae:	464b      	mov	r3, r9
 8004db0:	1891      	adds	r1, r2, r2
 8004db2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004db4:	415b      	adcs	r3, r3
 8004db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004db8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004dbc:	4641      	mov	r1, r8
 8004dbe:	eb12 0a01 	adds.w	sl, r2, r1
 8004dc2:	4649      	mov	r1, r9
 8004dc4:	eb43 0b01 	adc.w	fp, r3, r1
 8004dc8:	f04f 0200 	mov.w	r2, #0
 8004dcc:	f04f 0300 	mov.w	r3, #0
 8004dd0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004dd4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004dd8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ddc:	4692      	mov	sl, r2
 8004dde:	469b      	mov	fp, r3
 8004de0:	4643      	mov	r3, r8
 8004de2:	eb1a 0303 	adds.w	r3, sl, r3
 8004de6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004dea:	464b      	mov	r3, r9
 8004dec:	eb4b 0303 	adc.w	r3, fp, r3
 8004df0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004e00:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004e04:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004e08:	460b      	mov	r3, r1
 8004e0a:	18db      	adds	r3, r3, r3
 8004e0c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e0e:	4613      	mov	r3, r2
 8004e10:	eb42 0303 	adc.w	r3, r2, r3
 8004e14:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e16:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004e1a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004e1e:	f7fb ff53 	bl	8000cc8 <__aeabi_uldivmod>
 8004e22:	4602      	mov	r2, r0
 8004e24:	460b      	mov	r3, r1
 8004e26:	4611      	mov	r1, r2
 8004e28:	4b3b      	ldr	r3, [pc, #236]	@ (8004f18 <UART_SetConfig+0x2d4>)
 8004e2a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e2e:	095b      	lsrs	r3, r3, #5
 8004e30:	2264      	movs	r2, #100	@ 0x64
 8004e32:	fb02 f303 	mul.w	r3, r2, r3
 8004e36:	1acb      	subs	r3, r1, r3
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004e3e:	4b36      	ldr	r3, [pc, #216]	@ (8004f18 <UART_SetConfig+0x2d4>)
 8004e40:	fba3 2302 	umull	r2, r3, r3, r2
 8004e44:	095b      	lsrs	r3, r3, #5
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004e4c:	441c      	add	r4, r3
 8004e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e52:	2200      	movs	r2, #0
 8004e54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e58:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004e5c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004e60:	4642      	mov	r2, r8
 8004e62:	464b      	mov	r3, r9
 8004e64:	1891      	adds	r1, r2, r2
 8004e66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004e68:	415b      	adcs	r3, r3
 8004e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004e70:	4641      	mov	r1, r8
 8004e72:	1851      	adds	r1, r2, r1
 8004e74:	6339      	str	r1, [r7, #48]	@ 0x30
 8004e76:	4649      	mov	r1, r9
 8004e78:	414b      	adcs	r3, r1
 8004e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e7c:	f04f 0200 	mov.w	r2, #0
 8004e80:	f04f 0300 	mov.w	r3, #0
 8004e84:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004e88:	4659      	mov	r1, fp
 8004e8a:	00cb      	lsls	r3, r1, #3
 8004e8c:	4651      	mov	r1, sl
 8004e8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e92:	4651      	mov	r1, sl
 8004e94:	00ca      	lsls	r2, r1, #3
 8004e96:	4610      	mov	r0, r2
 8004e98:	4619      	mov	r1, r3
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	4642      	mov	r2, r8
 8004e9e:	189b      	adds	r3, r3, r2
 8004ea0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ea4:	464b      	mov	r3, r9
 8004ea6:	460a      	mov	r2, r1
 8004ea8:	eb42 0303 	adc.w	r3, r2, r3
 8004eac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004ebc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004ec0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	18db      	adds	r3, r3, r3
 8004ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004eca:	4613      	mov	r3, r2
 8004ecc:	eb42 0303 	adc.w	r3, r2, r3
 8004ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ed2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ed6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004eda:	f7fb fef5 	bl	8000cc8 <__aeabi_uldivmod>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f18 <UART_SetConfig+0x2d4>)
 8004ee4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ee8:	095b      	lsrs	r3, r3, #5
 8004eea:	2164      	movs	r1, #100	@ 0x64
 8004eec:	fb01 f303 	mul.w	r3, r1, r3
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	00db      	lsls	r3, r3, #3
 8004ef4:	3332      	adds	r3, #50	@ 0x32
 8004ef6:	4a08      	ldr	r2, [pc, #32]	@ (8004f18 <UART_SetConfig+0x2d4>)
 8004ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8004efc:	095b      	lsrs	r3, r3, #5
 8004efe:	f003 0207 	and.w	r2, r3, #7
 8004f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4422      	add	r2, r4
 8004f0a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f0c:	e106      	b.n	800511c <UART_SetConfig+0x4d8>
 8004f0e:	bf00      	nop
 8004f10:	40011000 	.word	0x40011000
 8004f14:	40011400 	.word	0x40011400
 8004f18:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f20:	2200      	movs	r2, #0
 8004f22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004f26:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004f2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004f2e:	4642      	mov	r2, r8
 8004f30:	464b      	mov	r3, r9
 8004f32:	1891      	adds	r1, r2, r2
 8004f34:	6239      	str	r1, [r7, #32]
 8004f36:	415b      	adcs	r3, r3
 8004f38:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f3e:	4641      	mov	r1, r8
 8004f40:	1854      	adds	r4, r2, r1
 8004f42:	4649      	mov	r1, r9
 8004f44:	eb43 0501 	adc.w	r5, r3, r1
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	00eb      	lsls	r3, r5, #3
 8004f52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f56:	00e2      	lsls	r2, r4, #3
 8004f58:	4614      	mov	r4, r2
 8004f5a:	461d      	mov	r5, r3
 8004f5c:	4643      	mov	r3, r8
 8004f5e:	18e3      	adds	r3, r4, r3
 8004f60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004f64:	464b      	mov	r3, r9
 8004f66:	eb45 0303 	adc.w	r3, r5, r3
 8004f6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004f7a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f7e:	f04f 0200 	mov.w	r2, #0
 8004f82:	f04f 0300 	mov.w	r3, #0
 8004f86:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004f8a:	4629      	mov	r1, r5
 8004f8c:	008b      	lsls	r3, r1, #2
 8004f8e:	4621      	mov	r1, r4
 8004f90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f94:	4621      	mov	r1, r4
 8004f96:	008a      	lsls	r2, r1, #2
 8004f98:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004f9c:	f7fb fe94 	bl	8000cc8 <__aeabi_uldivmod>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	460b      	mov	r3, r1
 8004fa4:	4b60      	ldr	r3, [pc, #384]	@ (8005128 <UART_SetConfig+0x4e4>)
 8004fa6:	fba3 2302 	umull	r2, r3, r3, r2
 8004faa:	095b      	lsrs	r3, r3, #5
 8004fac:	011c      	lsls	r4, r3, #4
 8004fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004fb8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004fbc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004fc0:	4642      	mov	r2, r8
 8004fc2:	464b      	mov	r3, r9
 8004fc4:	1891      	adds	r1, r2, r2
 8004fc6:	61b9      	str	r1, [r7, #24]
 8004fc8:	415b      	adcs	r3, r3
 8004fca:	61fb      	str	r3, [r7, #28]
 8004fcc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fd0:	4641      	mov	r1, r8
 8004fd2:	1851      	adds	r1, r2, r1
 8004fd4:	6139      	str	r1, [r7, #16]
 8004fd6:	4649      	mov	r1, r9
 8004fd8:	414b      	adcs	r3, r1
 8004fda:	617b      	str	r3, [r7, #20]
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	f04f 0300 	mov.w	r3, #0
 8004fe4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fe8:	4659      	mov	r1, fp
 8004fea:	00cb      	lsls	r3, r1, #3
 8004fec:	4651      	mov	r1, sl
 8004fee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ff2:	4651      	mov	r1, sl
 8004ff4:	00ca      	lsls	r2, r1, #3
 8004ff6:	4610      	mov	r0, r2
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	4642      	mov	r2, r8
 8004ffe:	189b      	adds	r3, r3, r2
 8005000:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005004:	464b      	mov	r3, r9
 8005006:	460a      	mov	r2, r1
 8005008:	eb42 0303 	adc.w	r3, r2, r3
 800500c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	67bb      	str	r3, [r7, #120]	@ 0x78
 800501a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800501c:	f04f 0200 	mov.w	r2, #0
 8005020:	f04f 0300 	mov.w	r3, #0
 8005024:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005028:	4649      	mov	r1, r9
 800502a:	008b      	lsls	r3, r1, #2
 800502c:	4641      	mov	r1, r8
 800502e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005032:	4641      	mov	r1, r8
 8005034:	008a      	lsls	r2, r1, #2
 8005036:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800503a:	f7fb fe45 	bl	8000cc8 <__aeabi_uldivmod>
 800503e:	4602      	mov	r2, r0
 8005040:	460b      	mov	r3, r1
 8005042:	4611      	mov	r1, r2
 8005044:	4b38      	ldr	r3, [pc, #224]	@ (8005128 <UART_SetConfig+0x4e4>)
 8005046:	fba3 2301 	umull	r2, r3, r3, r1
 800504a:	095b      	lsrs	r3, r3, #5
 800504c:	2264      	movs	r2, #100	@ 0x64
 800504e:	fb02 f303 	mul.w	r3, r2, r3
 8005052:	1acb      	subs	r3, r1, r3
 8005054:	011b      	lsls	r3, r3, #4
 8005056:	3332      	adds	r3, #50	@ 0x32
 8005058:	4a33      	ldr	r2, [pc, #204]	@ (8005128 <UART_SetConfig+0x4e4>)
 800505a:	fba2 2303 	umull	r2, r3, r2, r3
 800505e:	095b      	lsrs	r3, r3, #5
 8005060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005064:	441c      	add	r4, r3
 8005066:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800506a:	2200      	movs	r2, #0
 800506c:	673b      	str	r3, [r7, #112]	@ 0x70
 800506e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005070:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005074:	4642      	mov	r2, r8
 8005076:	464b      	mov	r3, r9
 8005078:	1891      	adds	r1, r2, r2
 800507a:	60b9      	str	r1, [r7, #8]
 800507c:	415b      	adcs	r3, r3
 800507e:	60fb      	str	r3, [r7, #12]
 8005080:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005084:	4641      	mov	r1, r8
 8005086:	1851      	adds	r1, r2, r1
 8005088:	6039      	str	r1, [r7, #0]
 800508a:	4649      	mov	r1, r9
 800508c:	414b      	adcs	r3, r1
 800508e:	607b      	str	r3, [r7, #4]
 8005090:	f04f 0200 	mov.w	r2, #0
 8005094:	f04f 0300 	mov.w	r3, #0
 8005098:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800509c:	4659      	mov	r1, fp
 800509e:	00cb      	lsls	r3, r1, #3
 80050a0:	4651      	mov	r1, sl
 80050a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050a6:	4651      	mov	r1, sl
 80050a8:	00ca      	lsls	r2, r1, #3
 80050aa:	4610      	mov	r0, r2
 80050ac:	4619      	mov	r1, r3
 80050ae:	4603      	mov	r3, r0
 80050b0:	4642      	mov	r2, r8
 80050b2:	189b      	adds	r3, r3, r2
 80050b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050b6:	464b      	mov	r3, r9
 80050b8:	460a      	mov	r2, r1
 80050ba:	eb42 0303 	adc.w	r3, r2, r3
 80050be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80050c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80050ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80050cc:	f04f 0200 	mov.w	r2, #0
 80050d0:	f04f 0300 	mov.w	r3, #0
 80050d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80050d8:	4649      	mov	r1, r9
 80050da:	008b      	lsls	r3, r1, #2
 80050dc:	4641      	mov	r1, r8
 80050de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050e2:	4641      	mov	r1, r8
 80050e4:	008a      	lsls	r2, r1, #2
 80050e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80050ea:	f7fb fded 	bl	8000cc8 <__aeabi_uldivmod>
 80050ee:	4602      	mov	r2, r0
 80050f0:	460b      	mov	r3, r1
 80050f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005128 <UART_SetConfig+0x4e4>)
 80050f4:	fba3 1302 	umull	r1, r3, r3, r2
 80050f8:	095b      	lsrs	r3, r3, #5
 80050fa:	2164      	movs	r1, #100	@ 0x64
 80050fc:	fb01 f303 	mul.w	r3, r1, r3
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	3332      	adds	r3, #50	@ 0x32
 8005106:	4a08      	ldr	r2, [pc, #32]	@ (8005128 <UART_SetConfig+0x4e4>)
 8005108:	fba2 2303 	umull	r2, r3, r2, r3
 800510c:	095b      	lsrs	r3, r3, #5
 800510e:	f003 020f 	and.w	r2, r3, #15
 8005112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4422      	add	r2, r4
 800511a:	609a      	str	r2, [r3, #8]
}
 800511c:	bf00      	nop
 800511e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005122:	46bd      	mov	sp, r7
 8005124:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005128:	51eb851f 	.word	0x51eb851f

0800512c <__cvt>:
 800512c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005130:	ec57 6b10 	vmov	r6, r7, d0
 8005134:	2f00      	cmp	r7, #0
 8005136:	460c      	mov	r4, r1
 8005138:	4619      	mov	r1, r3
 800513a:	463b      	mov	r3, r7
 800513c:	bfbb      	ittet	lt
 800513e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005142:	461f      	movlt	r7, r3
 8005144:	2300      	movge	r3, #0
 8005146:	232d      	movlt	r3, #45	@ 0x2d
 8005148:	700b      	strb	r3, [r1, #0]
 800514a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800514c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005150:	4691      	mov	r9, r2
 8005152:	f023 0820 	bic.w	r8, r3, #32
 8005156:	bfbc      	itt	lt
 8005158:	4632      	movlt	r2, r6
 800515a:	4616      	movlt	r6, r2
 800515c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005160:	d005      	beq.n	800516e <__cvt+0x42>
 8005162:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005166:	d100      	bne.n	800516a <__cvt+0x3e>
 8005168:	3401      	adds	r4, #1
 800516a:	2102      	movs	r1, #2
 800516c:	e000      	b.n	8005170 <__cvt+0x44>
 800516e:	2103      	movs	r1, #3
 8005170:	ab03      	add	r3, sp, #12
 8005172:	9301      	str	r3, [sp, #4]
 8005174:	ab02      	add	r3, sp, #8
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	ec47 6b10 	vmov	d0, r6, r7
 800517c:	4653      	mov	r3, sl
 800517e:	4622      	mov	r2, r4
 8005180:	f001 f972 	bl	8006468 <_dtoa_r>
 8005184:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005188:	4605      	mov	r5, r0
 800518a:	d119      	bne.n	80051c0 <__cvt+0x94>
 800518c:	f019 0f01 	tst.w	r9, #1
 8005190:	d00e      	beq.n	80051b0 <__cvt+0x84>
 8005192:	eb00 0904 	add.w	r9, r0, r4
 8005196:	2200      	movs	r2, #0
 8005198:	2300      	movs	r3, #0
 800519a:	4630      	mov	r0, r6
 800519c:	4639      	mov	r1, r7
 800519e:	f7fb fcb3 	bl	8000b08 <__aeabi_dcmpeq>
 80051a2:	b108      	cbz	r0, 80051a8 <__cvt+0x7c>
 80051a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80051a8:	2230      	movs	r2, #48	@ 0x30
 80051aa:	9b03      	ldr	r3, [sp, #12]
 80051ac:	454b      	cmp	r3, r9
 80051ae:	d31e      	bcc.n	80051ee <__cvt+0xc2>
 80051b0:	9b03      	ldr	r3, [sp, #12]
 80051b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80051b4:	1b5b      	subs	r3, r3, r5
 80051b6:	4628      	mov	r0, r5
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	b004      	add	sp, #16
 80051bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051c4:	eb00 0904 	add.w	r9, r0, r4
 80051c8:	d1e5      	bne.n	8005196 <__cvt+0x6a>
 80051ca:	7803      	ldrb	r3, [r0, #0]
 80051cc:	2b30      	cmp	r3, #48	@ 0x30
 80051ce:	d10a      	bne.n	80051e6 <__cvt+0xba>
 80051d0:	2200      	movs	r2, #0
 80051d2:	2300      	movs	r3, #0
 80051d4:	4630      	mov	r0, r6
 80051d6:	4639      	mov	r1, r7
 80051d8:	f7fb fc96 	bl	8000b08 <__aeabi_dcmpeq>
 80051dc:	b918      	cbnz	r0, 80051e6 <__cvt+0xba>
 80051de:	f1c4 0401 	rsb	r4, r4, #1
 80051e2:	f8ca 4000 	str.w	r4, [sl]
 80051e6:	f8da 3000 	ldr.w	r3, [sl]
 80051ea:	4499      	add	r9, r3
 80051ec:	e7d3      	b.n	8005196 <__cvt+0x6a>
 80051ee:	1c59      	adds	r1, r3, #1
 80051f0:	9103      	str	r1, [sp, #12]
 80051f2:	701a      	strb	r2, [r3, #0]
 80051f4:	e7d9      	b.n	80051aa <__cvt+0x7e>

080051f6 <__exponent>:
 80051f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051f8:	2900      	cmp	r1, #0
 80051fa:	bfba      	itte	lt
 80051fc:	4249      	neglt	r1, r1
 80051fe:	232d      	movlt	r3, #45	@ 0x2d
 8005200:	232b      	movge	r3, #43	@ 0x2b
 8005202:	2909      	cmp	r1, #9
 8005204:	7002      	strb	r2, [r0, #0]
 8005206:	7043      	strb	r3, [r0, #1]
 8005208:	dd29      	ble.n	800525e <__exponent+0x68>
 800520a:	f10d 0307 	add.w	r3, sp, #7
 800520e:	461d      	mov	r5, r3
 8005210:	270a      	movs	r7, #10
 8005212:	461a      	mov	r2, r3
 8005214:	fbb1 f6f7 	udiv	r6, r1, r7
 8005218:	fb07 1416 	mls	r4, r7, r6, r1
 800521c:	3430      	adds	r4, #48	@ 0x30
 800521e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005222:	460c      	mov	r4, r1
 8005224:	2c63      	cmp	r4, #99	@ 0x63
 8005226:	f103 33ff 	add.w	r3, r3, #4294967295
 800522a:	4631      	mov	r1, r6
 800522c:	dcf1      	bgt.n	8005212 <__exponent+0x1c>
 800522e:	3130      	adds	r1, #48	@ 0x30
 8005230:	1e94      	subs	r4, r2, #2
 8005232:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005236:	1c41      	adds	r1, r0, #1
 8005238:	4623      	mov	r3, r4
 800523a:	42ab      	cmp	r3, r5
 800523c:	d30a      	bcc.n	8005254 <__exponent+0x5e>
 800523e:	f10d 0309 	add.w	r3, sp, #9
 8005242:	1a9b      	subs	r3, r3, r2
 8005244:	42ac      	cmp	r4, r5
 8005246:	bf88      	it	hi
 8005248:	2300      	movhi	r3, #0
 800524a:	3302      	adds	r3, #2
 800524c:	4403      	add	r3, r0
 800524e:	1a18      	subs	r0, r3, r0
 8005250:	b003      	add	sp, #12
 8005252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005254:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005258:	f801 6f01 	strb.w	r6, [r1, #1]!
 800525c:	e7ed      	b.n	800523a <__exponent+0x44>
 800525e:	2330      	movs	r3, #48	@ 0x30
 8005260:	3130      	adds	r1, #48	@ 0x30
 8005262:	7083      	strb	r3, [r0, #2]
 8005264:	70c1      	strb	r1, [r0, #3]
 8005266:	1d03      	adds	r3, r0, #4
 8005268:	e7f1      	b.n	800524e <__exponent+0x58>
	...

0800526c <_printf_float>:
 800526c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005270:	b08d      	sub	sp, #52	@ 0x34
 8005272:	460c      	mov	r4, r1
 8005274:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005278:	4616      	mov	r6, r2
 800527a:	461f      	mov	r7, r3
 800527c:	4605      	mov	r5, r0
 800527e:	f000 ffed 	bl	800625c <_localeconv_r>
 8005282:	6803      	ldr	r3, [r0, #0]
 8005284:	9304      	str	r3, [sp, #16]
 8005286:	4618      	mov	r0, r3
 8005288:	f7fb f812 	bl	80002b0 <strlen>
 800528c:	2300      	movs	r3, #0
 800528e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005290:	f8d8 3000 	ldr.w	r3, [r8]
 8005294:	9005      	str	r0, [sp, #20]
 8005296:	3307      	adds	r3, #7
 8005298:	f023 0307 	bic.w	r3, r3, #7
 800529c:	f103 0208 	add.w	r2, r3, #8
 80052a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80052a4:	f8d4 b000 	ldr.w	fp, [r4]
 80052a8:	f8c8 2000 	str.w	r2, [r8]
 80052ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80052b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80052b4:	9307      	str	r3, [sp, #28]
 80052b6:	f8cd 8018 	str.w	r8, [sp, #24]
 80052ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80052be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052c2:	4b9c      	ldr	r3, [pc, #624]	@ (8005534 <_printf_float+0x2c8>)
 80052c4:	f04f 32ff 	mov.w	r2, #4294967295
 80052c8:	f7fb fc50 	bl	8000b6c <__aeabi_dcmpun>
 80052cc:	bb70      	cbnz	r0, 800532c <_printf_float+0xc0>
 80052ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052d2:	4b98      	ldr	r3, [pc, #608]	@ (8005534 <_printf_float+0x2c8>)
 80052d4:	f04f 32ff 	mov.w	r2, #4294967295
 80052d8:	f7fb fc2a 	bl	8000b30 <__aeabi_dcmple>
 80052dc:	bb30      	cbnz	r0, 800532c <_printf_float+0xc0>
 80052de:	2200      	movs	r2, #0
 80052e0:	2300      	movs	r3, #0
 80052e2:	4640      	mov	r0, r8
 80052e4:	4649      	mov	r1, r9
 80052e6:	f7fb fc19 	bl	8000b1c <__aeabi_dcmplt>
 80052ea:	b110      	cbz	r0, 80052f2 <_printf_float+0x86>
 80052ec:	232d      	movs	r3, #45	@ 0x2d
 80052ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052f2:	4a91      	ldr	r2, [pc, #580]	@ (8005538 <_printf_float+0x2cc>)
 80052f4:	4b91      	ldr	r3, [pc, #580]	@ (800553c <_printf_float+0x2d0>)
 80052f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80052fa:	bf8c      	ite	hi
 80052fc:	4690      	movhi	r8, r2
 80052fe:	4698      	movls	r8, r3
 8005300:	2303      	movs	r3, #3
 8005302:	6123      	str	r3, [r4, #16]
 8005304:	f02b 0304 	bic.w	r3, fp, #4
 8005308:	6023      	str	r3, [r4, #0]
 800530a:	f04f 0900 	mov.w	r9, #0
 800530e:	9700      	str	r7, [sp, #0]
 8005310:	4633      	mov	r3, r6
 8005312:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005314:	4621      	mov	r1, r4
 8005316:	4628      	mov	r0, r5
 8005318:	f000 f9d2 	bl	80056c0 <_printf_common>
 800531c:	3001      	adds	r0, #1
 800531e:	f040 808d 	bne.w	800543c <_printf_float+0x1d0>
 8005322:	f04f 30ff 	mov.w	r0, #4294967295
 8005326:	b00d      	add	sp, #52	@ 0x34
 8005328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800532c:	4642      	mov	r2, r8
 800532e:	464b      	mov	r3, r9
 8005330:	4640      	mov	r0, r8
 8005332:	4649      	mov	r1, r9
 8005334:	f7fb fc1a 	bl	8000b6c <__aeabi_dcmpun>
 8005338:	b140      	cbz	r0, 800534c <_printf_float+0xe0>
 800533a:	464b      	mov	r3, r9
 800533c:	2b00      	cmp	r3, #0
 800533e:	bfbc      	itt	lt
 8005340:	232d      	movlt	r3, #45	@ 0x2d
 8005342:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005346:	4a7e      	ldr	r2, [pc, #504]	@ (8005540 <_printf_float+0x2d4>)
 8005348:	4b7e      	ldr	r3, [pc, #504]	@ (8005544 <_printf_float+0x2d8>)
 800534a:	e7d4      	b.n	80052f6 <_printf_float+0x8a>
 800534c:	6863      	ldr	r3, [r4, #4]
 800534e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005352:	9206      	str	r2, [sp, #24]
 8005354:	1c5a      	adds	r2, r3, #1
 8005356:	d13b      	bne.n	80053d0 <_printf_float+0x164>
 8005358:	2306      	movs	r3, #6
 800535a:	6063      	str	r3, [r4, #4]
 800535c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005360:	2300      	movs	r3, #0
 8005362:	6022      	str	r2, [r4, #0]
 8005364:	9303      	str	r3, [sp, #12]
 8005366:	ab0a      	add	r3, sp, #40	@ 0x28
 8005368:	e9cd a301 	strd	sl, r3, [sp, #4]
 800536c:	ab09      	add	r3, sp, #36	@ 0x24
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	6861      	ldr	r1, [r4, #4]
 8005372:	ec49 8b10 	vmov	d0, r8, r9
 8005376:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800537a:	4628      	mov	r0, r5
 800537c:	f7ff fed6 	bl	800512c <__cvt>
 8005380:	9b06      	ldr	r3, [sp, #24]
 8005382:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005384:	2b47      	cmp	r3, #71	@ 0x47
 8005386:	4680      	mov	r8, r0
 8005388:	d129      	bne.n	80053de <_printf_float+0x172>
 800538a:	1cc8      	adds	r0, r1, #3
 800538c:	db02      	blt.n	8005394 <_printf_float+0x128>
 800538e:	6863      	ldr	r3, [r4, #4]
 8005390:	4299      	cmp	r1, r3
 8005392:	dd41      	ble.n	8005418 <_printf_float+0x1ac>
 8005394:	f1aa 0a02 	sub.w	sl, sl, #2
 8005398:	fa5f fa8a 	uxtb.w	sl, sl
 800539c:	3901      	subs	r1, #1
 800539e:	4652      	mov	r2, sl
 80053a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80053a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80053a6:	f7ff ff26 	bl	80051f6 <__exponent>
 80053aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80053ac:	1813      	adds	r3, r2, r0
 80053ae:	2a01      	cmp	r2, #1
 80053b0:	4681      	mov	r9, r0
 80053b2:	6123      	str	r3, [r4, #16]
 80053b4:	dc02      	bgt.n	80053bc <_printf_float+0x150>
 80053b6:	6822      	ldr	r2, [r4, #0]
 80053b8:	07d2      	lsls	r2, r2, #31
 80053ba:	d501      	bpl.n	80053c0 <_printf_float+0x154>
 80053bc:	3301      	adds	r3, #1
 80053be:	6123      	str	r3, [r4, #16]
 80053c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0a2      	beq.n	800530e <_printf_float+0xa2>
 80053c8:	232d      	movs	r3, #45	@ 0x2d
 80053ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053ce:	e79e      	b.n	800530e <_printf_float+0xa2>
 80053d0:	9a06      	ldr	r2, [sp, #24]
 80053d2:	2a47      	cmp	r2, #71	@ 0x47
 80053d4:	d1c2      	bne.n	800535c <_printf_float+0xf0>
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d1c0      	bne.n	800535c <_printf_float+0xf0>
 80053da:	2301      	movs	r3, #1
 80053dc:	e7bd      	b.n	800535a <_printf_float+0xee>
 80053de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80053e2:	d9db      	bls.n	800539c <_printf_float+0x130>
 80053e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80053e8:	d118      	bne.n	800541c <_printf_float+0x1b0>
 80053ea:	2900      	cmp	r1, #0
 80053ec:	6863      	ldr	r3, [r4, #4]
 80053ee:	dd0b      	ble.n	8005408 <_printf_float+0x19c>
 80053f0:	6121      	str	r1, [r4, #16]
 80053f2:	b913      	cbnz	r3, 80053fa <_printf_float+0x18e>
 80053f4:	6822      	ldr	r2, [r4, #0]
 80053f6:	07d0      	lsls	r0, r2, #31
 80053f8:	d502      	bpl.n	8005400 <_printf_float+0x194>
 80053fa:	3301      	adds	r3, #1
 80053fc:	440b      	add	r3, r1
 80053fe:	6123      	str	r3, [r4, #16]
 8005400:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005402:	f04f 0900 	mov.w	r9, #0
 8005406:	e7db      	b.n	80053c0 <_printf_float+0x154>
 8005408:	b913      	cbnz	r3, 8005410 <_printf_float+0x1a4>
 800540a:	6822      	ldr	r2, [r4, #0]
 800540c:	07d2      	lsls	r2, r2, #31
 800540e:	d501      	bpl.n	8005414 <_printf_float+0x1a8>
 8005410:	3302      	adds	r3, #2
 8005412:	e7f4      	b.n	80053fe <_printf_float+0x192>
 8005414:	2301      	movs	r3, #1
 8005416:	e7f2      	b.n	80053fe <_printf_float+0x192>
 8005418:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800541c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800541e:	4299      	cmp	r1, r3
 8005420:	db05      	blt.n	800542e <_printf_float+0x1c2>
 8005422:	6823      	ldr	r3, [r4, #0]
 8005424:	6121      	str	r1, [r4, #16]
 8005426:	07d8      	lsls	r0, r3, #31
 8005428:	d5ea      	bpl.n	8005400 <_printf_float+0x194>
 800542a:	1c4b      	adds	r3, r1, #1
 800542c:	e7e7      	b.n	80053fe <_printf_float+0x192>
 800542e:	2900      	cmp	r1, #0
 8005430:	bfd4      	ite	le
 8005432:	f1c1 0202 	rsble	r2, r1, #2
 8005436:	2201      	movgt	r2, #1
 8005438:	4413      	add	r3, r2
 800543a:	e7e0      	b.n	80053fe <_printf_float+0x192>
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	055a      	lsls	r2, r3, #21
 8005440:	d407      	bmi.n	8005452 <_printf_float+0x1e6>
 8005442:	6923      	ldr	r3, [r4, #16]
 8005444:	4642      	mov	r2, r8
 8005446:	4631      	mov	r1, r6
 8005448:	4628      	mov	r0, r5
 800544a:	47b8      	blx	r7
 800544c:	3001      	adds	r0, #1
 800544e:	d12b      	bne.n	80054a8 <_printf_float+0x23c>
 8005450:	e767      	b.n	8005322 <_printf_float+0xb6>
 8005452:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005456:	f240 80dd 	bls.w	8005614 <_printf_float+0x3a8>
 800545a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800545e:	2200      	movs	r2, #0
 8005460:	2300      	movs	r3, #0
 8005462:	f7fb fb51 	bl	8000b08 <__aeabi_dcmpeq>
 8005466:	2800      	cmp	r0, #0
 8005468:	d033      	beq.n	80054d2 <_printf_float+0x266>
 800546a:	4a37      	ldr	r2, [pc, #220]	@ (8005548 <_printf_float+0x2dc>)
 800546c:	2301      	movs	r3, #1
 800546e:	4631      	mov	r1, r6
 8005470:	4628      	mov	r0, r5
 8005472:	47b8      	blx	r7
 8005474:	3001      	adds	r0, #1
 8005476:	f43f af54 	beq.w	8005322 <_printf_float+0xb6>
 800547a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800547e:	4543      	cmp	r3, r8
 8005480:	db02      	blt.n	8005488 <_printf_float+0x21c>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	07d8      	lsls	r0, r3, #31
 8005486:	d50f      	bpl.n	80054a8 <_printf_float+0x23c>
 8005488:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800548c:	4631      	mov	r1, r6
 800548e:	4628      	mov	r0, r5
 8005490:	47b8      	blx	r7
 8005492:	3001      	adds	r0, #1
 8005494:	f43f af45 	beq.w	8005322 <_printf_float+0xb6>
 8005498:	f04f 0900 	mov.w	r9, #0
 800549c:	f108 38ff 	add.w	r8, r8, #4294967295
 80054a0:	f104 0a1a 	add.w	sl, r4, #26
 80054a4:	45c8      	cmp	r8, r9
 80054a6:	dc09      	bgt.n	80054bc <_printf_float+0x250>
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	079b      	lsls	r3, r3, #30
 80054ac:	f100 8103 	bmi.w	80056b6 <_printf_float+0x44a>
 80054b0:	68e0      	ldr	r0, [r4, #12]
 80054b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054b4:	4298      	cmp	r0, r3
 80054b6:	bfb8      	it	lt
 80054b8:	4618      	movlt	r0, r3
 80054ba:	e734      	b.n	8005326 <_printf_float+0xba>
 80054bc:	2301      	movs	r3, #1
 80054be:	4652      	mov	r2, sl
 80054c0:	4631      	mov	r1, r6
 80054c2:	4628      	mov	r0, r5
 80054c4:	47b8      	blx	r7
 80054c6:	3001      	adds	r0, #1
 80054c8:	f43f af2b 	beq.w	8005322 <_printf_float+0xb6>
 80054cc:	f109 0901 	add.w	r9, r9, #1
 80054d0:	e7e8      	b.n	80054a4 <_printf_float+0x238>
 80054d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	dc39      	bgt.n	800554c <_printf_float+0x2e0>
 80054d8:	4a1b      	ldr	r2, [pc, #108]	@ (8005548 <_printf_float+0x2dc>)
 80054da:	2301      	movs	r3, #1
 80054dc:	4631      	mov	r1, r6
 80054de:	4628      	mov	r0, r5
 80054e0:	47b8      	blx	r7
 80054e2:	3001      	adds	r0, #1
 80054e4:	f43f af1d 	beq.w	8005322 <_printf_float+0xb6>
 80054e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80054ec:	ea59 0303 	orrs.w	r3, r9, r3
 80054f0:	d102      	bne.n	80054f8 <_printf_float+0x28c>
 80054f2:	6823      	ldr	r3, [r4, #0]
 80054f4:	07d9      	lsls	r1, r3, #31
 80054f6:	d5d7      	bpl.n	80054a8 <_printf_float+0x23c>
 80054f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054fc:	4631      	mov	r1, r6
 80054fe:	4628      	mov	r0, r5
 8005500:	47b8      	blx	r7
 8005502:	3001      	adds	r0, #1
 8005504:	f43f af0d 	beq.w	8005322 <_printf_float+0xb6>
 8005508:	f04f 0a00 	mov.w	sl, #0
 800550c:	f104 0b1a 	add.w	fp, r4, #26
 8005510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005512:	425b      	negs	r3, r3
 8005514:	4553      	cmp	r3, sl
 8005516:	dc01      	bgt.n	800551c <_printf_float+0x2b0>
 8005518:	464b      	mov	r3, r9
 800551a:	e793      	b.n	8005444 <_printf_float+0x1d8>
 800551c:	2301      	movs	r3, #1
 800551e:	465a      	mov	r2, fp
 8005520:	4631      	mov	r1, r6
 8005522:	4628      	mov	r0, r5
 8005524:	47b8      	blx	r7
 8005526:	3001      	adds	r0, #1
 8005528:	f43f aefb 	beq.w	8005322 <_printf_float+0xb6>
 800552c:	f10a 0a01 	add.w	sl, sl, #1
 8005530:	e7ee      	b.n	8005510 <_printf_float+0x2a4>
 8005532:	bf00      	nop
 8005534:	7fefffff 	.word	0x7fefffff
 8005538:	08009998 	.word	0x08009998
 800553c:	08009994 	.word	0x08009994
 8005540:	080099a0 	.word	0x080099a0
 8005544:	0800999c 	.word	0x0800999c
 8005548:	080099a4 	.word	0x080099a4
 800554c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800554e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005552:	4553      	cmp	r3, sl
 8005554:	bfa8      	it	ge
 8005556:	4653      	movge	r3, sl
 8005558:	2b00      	cmp	r3, #0
 800555a:	4699      	mov	r9, r3
 800555c:	dc36      	bgt.n	80055cc <_printf_float+0x360>
 800555e:	f04f 0b00 	mov.w	fp, #0
 8005562:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005566:	f104 021a 	add.w	r2, r4, #26
 800556a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800556c:	9306      	str	r3, [sp, #24]
 800556e:	eba3 0309 	sub.w	r3, r3, r9
 8005572:	455b      	cmp	r3, fp
 8005574:	dc31      	bgt.n	80055da <_printf_float+0x36e>
 8005576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005578:	459a      	cmp	sl, r3
 800557a:	dc3a      	bgt.n	80055f2 <_printf_float+0x386>
 800557c:	6823      	ldr	r3, [r4, #0]
 800557e:	07da      	lsls	r2, r3, #31
 8005580:	d437      	bmi.n	80055f2 <_printf_float+0x386>
 8005582:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005584:	ebaa 0903 	sub.w	r9, sl, r3
 8005588:	9b06      	ldr	r3, [sp, #24]
 800558a:	ebaa 0303 	sub.w	r3, sl, r3
 800558e:	4599      	cmp	r9, r3
 8005590:	bfa8      	it	ge
 8005592:	4699      	movge	r9, r3
 8005594:	f1b9 0f00 	cmp.w	r9, #0
 8005598:	dc33      	bgt.n	8005602 <_printf_float+0x396>
 800559a:	f04f 0800 	mov.w	r8, #0
 800559e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055a2:	f104 0b1a 	add.w	fp, r4, #26
 80055a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055a8:	ebaa 0303 	sub.w	r3, sl, r3
 80055ac:	eba3 0309 	sub.w	r3, r3, r9
 80055b0:	4543      	cmp	r3, r8
 80055b2:	f77f af79 	ble.w	80054a8 <_printf_float+0x23c>
 80055b6:	2301      	movs	r3, #1
 80055b8:	465a      	mov	r2, fp
 80055ba:	4631      	mov	r1, r6
 80055bc:	4628      	mov	r0, r5
 80055be:	47b8      	blx	r7
 80055c0:	3001      	adds	r0, #1
 80055c2:	f43f aeae 	beq.w	8005322 <_printf_float+0xb6>
 80055c6:	f108 0801 	add.w	r8, r8, #1
 80055ca:	e7ec      	b.n	80055a6 <_printf_float+0x33a>
 80055cc:	4642      	mov	r2, r8
 80055ce:	4631      	mov	r1, r6
 80055d0:	4628      	mov	r0, r5
 80055d2:	47b8      	blx	r7
 80055d4:	3001      	adds	r0, #1
 80055d6:	d1c2      	bne.n	800555e <_printf_float+0x2f2>
 80055d8:	e6a3      	b.n	8005322 <_printf_float+0xb6>
 80055da:	2301      	movs	r3, #1
 80055dc:	4631      	mov	r1, r6
 80055de:	4628      	mov	r0, r5
 80055e0:	9206      	str	r2, [sp, #24]
 80055e2:	47b8      	blx	r7
 80055e4:	3001      	adds	r0, #1
 80055e6:	f43f ae9c 	beq.w	8005322 <_printf_float+0xb6>
 80055ea:	9a06      	ldr	r2, [sp, #24]
 80055ec:	f10b 0b01 	add.w	fp, fp, #1
 80055f0:	e7bb      	b.n	800556a <_printf_float+0x2fe>
 80055f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055f6:	4631      	mov	r1, r6
 80055f8:	4628      	mov	r0, r5
 80055fa:	47b8      	blx	r7
 80055fc:	3001      	adds	r0, #1
 80055fe:	d1c0      	bne.n	8005582 <_printf_float+0x316>
 8005600:	e68f      	b.n	8005322 <_printf_float+0xb6>
 8005602:	9a06      	ldr	r2, [sp, #24]
 8005604:	464b      	mov	r3, r9
 8005606:	4442      	add	r2, r8
 8005608:	4631      	mov	r1, r6
 800560a:	4628      	mov	r0, r5
 800560c:	47b8      	blx	r7
 800560e:	3001      	adds	r0, #1
 8005610:	d1c3      	bne.n	800559a <_printf_float+0x32e>
 8005612:	e686      	b.n	8005322 <_printf_float+0xb6>
 8005614:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005618:	f1ba 0f01 	cmp.w	sl, #1
 800561c:	dc01      	bgt.n	8005622 <_printf_float+0x3b6>
 800561e:	07db      	lsls	r3, r3, #31
 8005620:	d536      	bpl.n	8005690 <_printf_float+0x424>
 8005622:	2301      	movs	r3, #1
 8005624:	4642      	mov	r2, r8
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	f43f ae78 	beq.w	8005322 <_printf_float+0xb6>
 8005632:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005636:	4631      	mov	r1, r6
 8005638:	4628      	mov	r0, r5
 800563a:	47b8      	blx	r7
 800563c:	3001      	adds	r0, #1
 800563e:	f43f ae70 	beq.w	8005322 <_printf_float+0xb6>
 8005642:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005646:	2200      	movs	r2, #0
 8005648:	2300      	movs	r3, #0
 800564a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800564e:	f7fb fa5b 	bl	8000b08 <__aeabi_dcmpeq>
 8005652:	b9c0      	cbnz	r0, 8005686 <_printf_float+0x41a>
 8005654:	4653      	mov	r3, sl
 8005656:	f108 0201 	add.w	r2, r8, #1
 800565a:	4631      	mov	r1, r6
 800565c:	4628      	mov	r0, r5
 800565e:	47b8      	blx	r7
 8005660:	3001      	adds	r0, #1
 8005662:	d10c      	bne.n	800567e <_printf_float+0x412>
 8005664:	e65d      	b.n	8005322 <_printf_float+0xb6>
 8005666:	2301      	movs	r3, #1
 8005668:	465a      	mov	r2, fp
 800566a:	4631      	mov	r1, r6
 800566c:	4628      	mov	r0, r5
 800566e:	47b8      	blx	r7
 8005670:	3001      	adds	r0, #1
 8005672:	f43f ae56 	beq.w	8005322 <_printf_float+0xb6>
 8005676:	f108 0801 	add.w	r8, r8, #1
 800567a:	45d0      	cmp	r8, sl
 800567c:	dbf3      	blt.n	8005666 <_printf_float+0x3fa>
 800567e:	464b      	mov	r3, r9
 8005680:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005684:	e6df      	b.n	8005446 <_printf_float+0x1da>
 8005686:	f04f 0800 	mov.w	r8, #0
 800568a:	f104 0b1a 	add.w	fp, r4, #26
 800568e:	e7f4      	b.n	800567a <_printf_float+0x40e>
 8005690:	2301      	movs	r3, #1
 8005692:	4642      	mov	r2, r8
 8005694:	e7e1      	b.n	800565a <_printf_float+0x3ee>
 8005696:	2301      	movs	r3, #1
 8005698:	464a      	mov	r2, r9
 800569a:	4631      	mov	r1, r6
 800569c:	4628      	mov	r0, r5
 800569e:	47b8      	blx	r7
 80056a0:	3001      	adds	r0, #1
 80056a2:	f43f ae3e 	beq.w	8005322 <_printf_float+0xb6>
 80056a6:	f108 0801 	add.w	r8, r8, #1
 80056aa:	68e3      	ldr	r3, [r4, #12]
 80056ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80056ae:	1a5b      	subs	r3, r3, r1
 80056b0:	4543      	cmp	r3, r8
 80056b2:	dcf0      	bgt.n	8005696 <_printf_float+0x42a>
 80056b4:	e6fc      	b.n	80054b0 <_printf_float+0x244>
 80056b6:	f04f 0800 	mov.w	r8, #0
 80056ba:	f104 0919 	add.w	r9, r4, #25
 80056be:	e7f4      	b.n	80056aa <_printf_float+0x43e>

080056c0 <_printf_common>:
 80056c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056c4:	4616      	mov	r6, r2
 80056c6:	4698      	mov	r8, r3
 80056c8:	688a      	ldr	r2, [r1, #8]
 80056ca:	690b      	ldr	r3, [r1, #16]
 80056cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80056d0:	4293      	cmp	r3, r2
 80056d2:	bfb8      	it	lt
 80056d4:	4613      	movlt	r3, r2
 80056d6:	6033      	str	r3, [r6, #0]
 80056d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056dc:	4607      	mov	r7, r0
 80056de:	460c      	mov	r4, r1
 80056e0:	b10a      	cbz	r2, 80056e6 <_printf_common+0x26>
 80056e2:	3301      	adds	r3, #1
 80056e4:	6033      	str	r3, [r6, #0]
 80056e6:	6823      	ldr	r3, [r4, #0]
 80056e8:	0699      	lsls	r1, r3, #26
 80056ea:	bf42      	ittt	mi
 80056ec:	6833      	ldrmi	r3, [r6, #0]
 80056ee:	3302      	addmi	r3, #2
 80056f0:	6033      	strmi	r3, [r6, #0]
 80056f2:	6825      	ldr	r5, [r4, #0]
 80056f4:	f015 0506 	ands.w	r5, r5, #6
 80056f8:	d106      	bne.n	8005708 <_printf_common+0x48>
 80056fa:	f104 0a19 	add.w	sl, r4, #25
 80056fe:	68e3      	ldr	r3, [r4, #12]
 8005700:	6832      	ldr	r2, [r6, #0]
 8005702:	1a9b      	subs	r3, r3, r2
 8005704:	42ab      	cmp	r3, r5
 8005706:	dc26      	bgt.n	8005756 <_printf_common+0x96>
 8005708:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800570c:	6822      	ldr	r2, [r4, #0]
 800570e:	3b00      	subs	r3, #0
 8005710:	bf18      	it	ne
 8005712:	2301      	movne	r3, #1
 8005714:	0692      	lsls	r2, r2, #26
 8005716:	d42b      	bmi.n	8005770 <_printf_common+0xb0>
 8005718:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800571c:	4641      	mov	r1, r8
 800571e:	4638      	mov	r0, r7
 8005720:	47c8      	blx	r9
 8005722:	3001      	adds	r0, #1
 8005724:	d01e      	beq.n	8005764 <_printf_common+0xa4>
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	6922      	ldr	r2, [r4, #16]
 800572a:	f003 0306 	and.w	r3, r3, #6
 800572e:	2b04      	cmp	r3, #4
 8005730:	bf02      	ittt	eq
 8005732:	68e5      	ldreq	r5, [r4, #12]
 8005734:	6833      	ldreq	r3, [r6, #0]
 8005736:	1aed      	subeq	r5, r5, r3
 8005738:	68a3      	ldr	r3, [r4, #8]
 800573a:	bf0c      	ite	eq
 800573c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005740:	2500      	movne	r5, #0
 8005742:	4293      	cmp	r3, r2
 8005744:	bfc4      	itt	gt
 8005746:	1a9b      	subgt	r3, r3, r2
 8005748:	18ed      	addgt	r5, r5, r3
 800574a:	2600      	movs	r6, #0
 800574c:	341a      	adds	r4, #26
 800574e:	42b5      	cmp	r5, r6
 8005750:	d11a      	bne.n	8005788 <_printf_common+0xc8>
 8005752:	2000      	movs	r0, #0
 8005754:	e008      	b.n	8005768 <_printf_common+0xa8>
 8005756:	2301      	movs	r3, #1
 8005758:	4652      	mov	r2, sl
 800575a:	4641      	mov	r1, r8
 800575c:	4638      	mov	r0, r7
 800575e:	47c8      	blx	r9
 8005760:	3001      	adds	r0, #1
 8005762:	d103      	bne.n	800576c <_printf_common+0xac>
 8005764:	f04f 30ff 	mov.w	r0, #4294967295
 8005768:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800576c:	3501      	adds	r5, #1
 800576e:	e7c6      	b.n	80056fe <_printf_common+0x3e>
 8005770:	18e1      	adds	r1, r4, r3
 8005772:	1c5a      	adds	r2, r3, #1
 8005774:	2030      	movs	r0, #48	@ 0x30
 8005776:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800577a:	4422      	add	r2, r4
 800577c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005780:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005784:	3302      	adds	r3, #2
 8005786:	e7c7      	b.n	8005718 <_printf_common+0x58>
 8005788:	2301      	movs	r3, #1
 800578a:	4622      	mov	r2, r4
 800578c:	4641      	mov	r1, r8
 800578e:	4638      	mov	r0, r7
 8005790:	47c8      	blx	r9
 8005792:	3001      	adds	r0, #1
 8005794:	d0e6      	beq.n	8005764 <_printf_common+0xa4>
 8005796:	3601      	adds	r6, #1
 8005798:	e7d9      	b.n	800574e <_printf_common+0x8e>
	...

0800579c <_printf_i>:
 800579c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057a0:	7e0f      	ldrb	r7, [r1, #24]
 80057a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057a4:	2f78      	cmp	r7, #120	@ 0x78
 80057a6:	4691      	mov	r9, r2
 80057a8:	4680      	mov	r8, r0
 80057aa:	460c      	mov	r4, r1
 80057ac:	469a      	mov	sl, r3
 80057ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80057b2:	d807      	bhi.n	80057c4 <_printf_i+0x28>
 80057b4:	2f62      	cmp	r7, #98	@ 0x62
 80057b6:	d80a      	bhi.n	80057ce <_printf_i+0x32>
 80057b8:	2f00      	cmp	r7, #0
 80057ba:	f000 80d1 	beq.w	8005960 <_printf_i+0x1c4>
 80057be:	2f58      	cmp	r7, #88	@ 0x58
 80057c0:	f000 80b8 	beq.w	8005934 <_printf_i+0x198>
 80057c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80057cc:	e03a      	b.n	8005844 <_printf_i+0xa8>
 80057ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80057d2:	2b15      	cmp	r3, #21
 80057d4:	d8f6      	bhi.n	80057c4 <_printf_i+0x28>
 80057d6:	a101      	add	r1, pc, #4	@ (adr r1, 80057dc <_printf_i+0x40>)
 80057d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057dc:	08005835 	.word	0x08005835
 80057e0:	08005849 	.word	0x08005849
 80057e4:	080057c5 	.word	0x080057c5
 80057e8:	080057c5 	.word	0x080057c5
 80057ec:	080057c5 	.word	0x080057c5
 80057f0:	080057c5 	.word	0x080057c5
 80057f4:	08005849 	.word	0x08005849
 80057f8:	080057c5 	.word	0x080057c5
 80057fc:	080057c5 	.word	0x080057c5
 8005800:	080057c5 	.word	0x080057c5
 8005804:	080057c5 	.word	0x080057c5
 8005808:	08005947 	.word	0x08005947
 800580c:	08005873 	.word	0x08005873
 8005810:	08005901 	.word	0x08005901
 8005814:	080057c5 	.word	0x080057c5
 8005818:	080057c5 	.word	0x080057c5
 800581c:	08005969 	.word	0x08005969
 8005820:	080057c5 	.word	0x080057c5
 8005824:	08005873 	.word	0x08005873
 8005828:	080057c5 	.word	0x080057c5
 800582c:	080057c5 	.word	0x080057c5
 8005830:	08005909 	.word	0x08005909
 8005834:	6833      	ldr	r3, [r6, #0]
 8005836:	1d1a      	adds	r2, r3, #4
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6032      	str	r2, [r6, #0]
 800583c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005840:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005844:	2301      	movs	r3, #1
 8005846:	e09c      	b.n	8005982 <_printf_i+0x1e6>
 8005848:	6833      	ldr	r3, [r6, #0]
 800584a:	6820      	ldr	r0, [r4, #0]
 800584c:	1d19      	adds	r1, r3, #4
 800584e:	6031      	str	r1, [r6, #0]
 8005850:	0606      	lsls	r6, r0, #24
 8005852:	d501      	bpl.n	8005858 <_printf_i+0xbc>
 8005854:	681d      	ldr	r5, [r3, #0]
 8005856:	e003      	b.n	8005860 <_printf_i+0xc4>
 8005858:	0645      	lsls	r5, r0, #25
 800585a:	d5fb      	bpl.n	8005854 <_printf_i+0xb8>
 800585c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005860:	2d00      	cmp	r5, #0
 8005862:	da03      	bge.n	800586c <_printf_i+0xd0>
 8005864:	232d      	movs	r3, #45	@ 0x2d
 8005866:	426d      	negs	r5, r5
 8005868:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800586c:	4858      	ldr	r0, [pc, #352]	@ (80059d0 <_printf_i+0x234>)
 800586e:	230a      	movs	r3, #10
 8005870:	e011      	b.n	8005896 <_printf_i+0xfa>
 8005872:	6821      	ldr	r1, [r4, #0]
 8005874:	6833      	ldr	r3, [r6, #0]
 8005876:	0608      	lsls	r0, r1, #24
 8005878:	f853 5b04 	ldr.w	r5, [r3], #4
 800587c:	d402      	bmi.n	8005884 <_printf_i+0xe8>
 800587e:	0649      	lsls	r1, r1, #25
 8005880:	bf48      	it	mi
 8005882:	b2ad      	uxthmi	r5, r5
 8005884:	2f6f      	cmp	r7, #111	@ 0x6f
 8005886:	4852      	ldr	r0, [pc, #328]	@ (80059d0 <_printf_i+0x234>)
 8005888:	6033      	str	r3, [r6, #0]
 800588a:	bf14      	ite	ne
 800588c:	230a      	movne	r3, #10
 800588e:	2308      	moveq	r3, #8
 8005890:	2100      	movs	r1, #0
 8005892:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005896:	6866      	ldr	r6, [r4, #4]
 8005898:	60a6      	str	r6, [r4, #8]
 800589a:	2e00      	cmp	r6, #0
 800589c:	db05      	blt.n	80058aa <_printf_i+0x10e>
 800589e:	6821      	ldr	r1, [r4, #0]
 80058a0:	432e      	orrs	r6, r5
 80058a2:	f021 0104 	bic.w	r1, r1, #4
 80058a6:	6021      	str	r1, [r4, #0]
 80058a8:	d04b      	beq.n	8005942 <_printf_i+0x1a6>
 80058aa:	4616      	mov	r6, r2
 80058ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80058b0:	fb03 5711 	mls	r7, r3, r1, r5
 80058b4:	5dc7      	ldrb	r7, [r0, r7]
 80058b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058ba:	462f      	mov	r7, r5
 80058bc:	42bb      	cmp	r3, r7
 80058be:	460d      	mov	r5, r1
 80058c0:	d9f4      	bls.n	80058ac <_printf_i+0x110>
 80058c2:	2b08      	cmp	r3, #8
 80058c4:	d10b      	bne.n	80058de <_printf_i+0x142>
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	07df      	lsls	r7, r3, #31
 80058ca:	d508      	bpl.n	80058de <_printf_i+0x142>
 80058cc:	6923      	ldr	r3, [r4, #16]
 80058ce:	6861      	ldr	r1, [r4, #4]
 80058d0:	4299      	cmp	r1, r3
 80058d2:	bfde      	ittt	le
 80058d4:	2330      	movle	r3, #48	@ 0x30
 80058d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058de:	1b92      	subs	r2, r2, r6
 80058e0:	6122      	str	r2, [r4, #16]
 80058e2:	f8cd a000 	str.w	sl, [sp]
 80058e6:	464b      	mov	r3, r9
 80058e8:	aa03      	add	r2, sp, #12
 80058ea:	4621      	mov	r1, r4
 80058ec:	4640      	mov	r0, r8
 80058ee:	f7ff fee7 	bl	80056c0 <_printf_common>
 80058f2:	3001      	adds	r0, #1
 80058f4:	d14a      	bne.n	800598c <_printf_i+0x1f0>
 80058f6:	f04f 30ff 	mov.w	r0, #4294967295
 80058fa:	b004      	add	sp, #16
 80058fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	f043 0320 	orr.w	r3, r3, #32
 8005906:	6023      	str	r3, [r4, #0]
 8005908:	4832      	ldr	r0, [pc, #200]	@ (80059d4 <_printf_i+0x238>)
 800590a:	2778      	movs	r7, #120	@ 0x78
 800590c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	6831      	ldr	r1, [r6, #0]
 8005914:	061f      	lsls	r7, r3, #24
 8005916:	f851 5b04 	ldr.w	r5, [r1], #4
 800591a:	d402      	bmi.n	8005922 <_printf_i+0x186>
 800591c:	065f      	lsls	r7, r3, #25
 800591e:	bf48      	it	mi
 8005920:	b2ad      	uxthmi	r5, r5
 8005922:	6031      	str	r1, [r6, #0]
 8005924:	07d9      	lsls	r1, r3, #31
 8005926:	bf44      	itt	mi
 8005928:	f043 0320 	orrmi.w	r3, r3, #32
 800592c:	6023      	strmi	r3, [r4, #0]
 800592e:	b11d      	cbz	r5, 8005938 <_printf_i+0x19c>
 8005930:	2310      	movs	r3, #16
 8005932:	e7ad      	b.n	8005890 <_printf_i+0xf4>
 8005934:	4826      	ldr	r0, [pc, #152]	@ (80059d0 <_printf_i+0x234>)
 8005936:	e7e9      	b.n	800590c <_printf_i+0x170>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	f023 0320 	bic.w	r3, r3, #32
 800593e:	6023      	str	r3, [r4, #0]
 8005940:	e7f6      	b.n	8005930 <_printf_i+0x194>
 8005942:	4616      	mov	r6, r2
 8005944:	e7bd      	b.n	80058c2 <_printf_i+0x126>
 8005946:	6833      	ldr	r3, [r6, #0]
 8005948:	6825      	ldr	r5, [r4, #0]
 800594a:	6961      	ldr	r1, [r4, #20]
 800594c:	1d18      	adds	r0, r3, #4
 800594e:	6030      	str	r0, [r6, #0]
 8005950:	062e      	lsls	r6, r5, #24
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	d501      	bpl.n	800595a <_printf_i+0x1be>
 8005956:	6019      	str	r1, [r3, #0]
 8005958:	e002      	b.n	8005960 <_printf_i+0x1c4>
 800595a:	0668      	lsls	r0, r5, #25
 800595c:	d5fb      	bpl.n	8005956 <_printf_i+0x1ba>
 800595e:	8019      	strh	r1, [r3, #0]
 8005960:	2300      	movs	r3, #0
 8005962:	6123      	str	r3, [r4, #16]
 8005964:	4616      	mov	r6, r2
 8005966:	e7bc      	b.n	80058e2 <_printf_i+0x146>
 8005968:	6833      	ldr	r3, [r6, #0]
 800596a:	1d1a      	adds	r2, r3, #4
 800596c:	6032      	str	r2, [r6, #0]
 800596e:	681e      	ldr	r6, [r3, #0]
 8005970:	6862      	ldr	r2, [r4, #4]
 8005972:	2100      	movs	r1, #0
 8005974:	4630      	mov	r0, r6
 8005976:	f7fa fc4b 	bl	8000210 <memchr>
 800597a:	b108      	cbz	r0, 8005980 <_printf_i+0x1e4>
 800597c:	1b80      	subs	r0, r0, r6
 800597e:	6060      	str	r0, [r4, #4]
 8005980:	6863      	ldr	r3, [r4, #4]
 8005982:	6123      	str	r3, [r4, #16]
 8005984:	2300      	movs	r3, #0
 8005986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800598a:	e7aa      	b.n	80058e2 <_printf_i+0x146>
 800598c:	6923      	ldr	r3, [r4, #16]
 800598e:	4632      	mov	r2, r6
 8005990:	4649      	mov	r1, r9
 8005992:	4640      	mov	r0, r8
 8005994:	47d0      	blx	sl
 8005996:	3001      	adds	r0, #1
 8005998:	d0ad      	beq.n	80058f6 <_printf_i+0x15a>
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	079b      	lsls	r3, r3, #30
 800599e:	d413      	bmi.n	80059c8 <_printf_i+0x22c>
 80059a0:	68e0      	ldr	r0, [r4, #12]
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	4298      	cmp	r0, r3
 80059a6:	bfb8      	it	lt
 80059a8:	4618      	movlt	r0, r3
 80059aa:	e7a6      	b.n	80058fa <_printf_i+0x15e>
 80059ac:	2301      	movs	r3, #1
 80059ae:	4632      	mov	r2, r6
 80059b0:	4649      	mov	r1, r9
 80059b2:	4640      	mov	r0, r8
 80059b4:	47d0      	blx	sl
 80059b6:	3001      	adds	r0, #1
 80059b8:	d09d      	beq.n	80058f6 <_printf_i+0x15a>
 80059ba:	3501      	adds	r5, #1
 80059bc:	68e3      	ldr	r3, [r4, #12]
 80059be:	9903      	ldr	r1, [sp, #12]
 80059c0:	1a5b      	subs	r3, r3, r1
 80059c2:	42ab      	cmp	r3, r5
 80059c4:	dcf2      	bgt.n	80059ac <_printf_i+0x210>
 80059c6:	e7eb      	b.n	80059a0 <_printf_i+0x204>
 80059c8:	2500      	movs	r5, #0
 80059ca:	f104 0619 	add.w	r6, r4, #25
 80059ce:	e7f5      	b.n	80059bc <_printf_i+0x220>
 80059d0:	080099a6 	.word	0x080099a6
 80059d4:	080099b7 	.word	0x080099b7

080059d8 <_scanf_float>:
 80059d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059dc:	b087      	sub	sp, #28
 80059de:	4691      	mov	r9, r2
 80059e0:	9303      	str	r3, [sp, #12]
 80059e2:	688b      	ldr	r3, [r1, #8]
 80059e4:	1e5a      	subs	r2, r3, #1
 80059e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80059ea:	bf81      	itttt	hi
 80059ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80059f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80059f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80059f8:	608b      	strhi	r3, [r1, #8]
 80059fa:	680b      	ldr	r3, [r1, #0]
 80059fc:	460a      	mov	r2, r1
 80059fe:	f04f 0500 	mov.w	r5, #0
 8005a02:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005a06:	f842 3b1c 	str.w	r3, [r2], #28
 8005a0a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005a0e:	4680      	mov	r8, r0
 8005a10:	460c      	mov	r4, r1
 8005a12:	bf98      	it	ls
 8005a14:	f04f 0b00 	movls.w	fp, #0
 8005a18:	9201      	str	r2, [sp, #4]
 8005a1a:	4616      	mov	r6, r2
 8005a1c:	46aa      	mov	sl, r5
 8005a1e:	462f      	mov	r7, r5
 8005a20:	9502      	str	r5, [sp, #8]
 8005a22:	68a2      	ldr	r2, [r4, #8]
 8005a24:	b15a      	cbz	r2, 8005a3e <_scanf_float+0x66>
 8005a26:	f8d9 3000 	ldr.w	r3, [r9]
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	2b4e      	cmp	r3, #78	@ 0x4e
 8005a2e:	d863      	bhi.n	8005af8 <_scanf_float+0x120>
 8005a30:	2b40      	cmp	r3, #64	@ 0x40
 8005a32:	d83b      	bhi.n	8005aac <_scanf_float+0xd4>
 8005a34:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005a38:	b2c8      	uxtb	r0, r1
 8005a3a:	280e      	cmp	r0, #14
 8005a3c:	d939      	bls.n	8005ab2 <_scanf_float+0xda>
 8005a3e:	b11f      	cbz	r7, 8005a48 <_scanf_float+0x70>
 8005a40:	6823      	ldr	r3, [r4, #0]
 8005a42:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a46:	6023      	str	r3, [r4, #0]
 8005a48:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a4c:	f1ba 0f01 	cmp.w	sl, #1
 8005a50:	f200 8114 	bhi.w	8005c7c <_scanf_float+0x2a4>
 8005a54:	9b01      	ldr	r3, [sp, #4]
 8005a56:	429e      	cmp	r6, r3
 8005a58:	f200 8105 	bhi.w	8005c66 <_scanf_float+0x28e>
 8005a5c:	2001      	movs	r0, #1
 8005a5e:	b007      	add	sp, #28
 8005a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a64:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005a68:	2a0d      	cmp	r2, #13
 8005a6a:	d8e8      	bhi.n	8005a3e <_scanf_float+0x66>
 8005a6c:	a101      	add	r1, pc, #4	@ (adr r1, 8005a74 <_scanf_float+0x9c>)
 8005a6e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005a72:	bf00      	nop
 8005a74:	08005bbd 	.word	0x08005bbd
 8005a78:	08005a3f 	.word	0x08005a3f
 8005a7c:	08005a3f 	.word	0x08005a3f
 8005a80:	08005a3f 	.word	0x08005a3f
 8005a84:	08005c19 	.word	0x08005c19
 8005a88:	08005bf3 	.word	0x08005bf3
 8005a8c:	08005a3f 	.word	0x08005a3f
 8005a90:	08005a3f 	.word	0x08005a3f
 8005a94:	08005bcb 	.word	0x08005bcb
 8005a98:	08005a3f 	.word	0x08005a3f
 8005a9c:	08005a3f 	.word	0x08005a3f
 8005aa0:	08005a3f 	.word	0x08005a3f
 8005aa4:	08005a3f 	.word	0x08005a3f
 8005aa8:	08005b87 	.word	0x08005b87
 8005aac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005ab0:	e7da      	b.n	8005a68 <_scanf_float+0x90>
 8005ab2:	290e      	cmp	r1, #14
 8005ab4:	d8c3      	bhi.n	8005a3e <_scanf_float+0x66>
 8005ab6:	a001      	add	r0, pc, #4	@ (adr r0, 8005abc <_scanf_float+0xe4>)
 8005ab8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005abc:	08005b77 	.word	0x08005b77
 8005ac0:	08005a3f 	.word	0x08005a3f
 8005ac4:	08005b77 	.word	0x08005b77
 8005ac8:	08005c07 	.word	0x08005c07
 8005acc:	08005a3f 	.word	0x08005a3f
 8005ad0:	08005b19 	.word	0x08005b19
 8005ad4:	08005b5d 	.word	0x08005b5d
 8005ad8:	08005b5d 	.word	0x08005b5d
 8005adc:	08005b5d 	.word	0x08005b5d
 8005ae0:	08005b5d 	.word	0x08005b5d
 8005ae4:	08005b5d 	.word	0x08005b5d
 8005ae8:	08005b5d 	.word	0x08005b5d
 8005aec:	08005b5d 	.word	0x08005b5d
 8005af0:	08005b5d 	.word	0x08005b5d
 8005af4:	08005b5d 	.word	0x08005b5d
 8005af8:	2b6e      	cmp	r3, #110	@ 0x6e
 8005afa:	d809      	bhi.n	8005b10 <_scanf_float+0x138>
 8005afc:	2b60      	cmp	r3, #96	@ 0x60
 8005afe:	d8b1      	bhi.n	8005a64 <_scanf_float+0x8c>
 8005b00:	2b54      	cmp	r3, #84	@ 0x54
 8005b02:	d07b      	beq.n	8005bfc <_scanf_float+0x224>
 8005b04:	2b59      	cmp	r3, #89	@ 0x59
 8005b06:	d19a      	bne.n	8005a3e <_scanf_float+0x66>
 8005b08:	2d07      	cmp	r5, #7
 8005b0a:	d198      	bne.n	8005a3e <_scanf_float+0x66>
 8005b0c:	2508      	movs	r5, #8
 8005b0e:	e02f      	b.n	8005b70 <_scanf_float+0x198>
 8005b10:	2b74      	cmp	r3, #116	@ 0x74
 8005b12:	d073      	beq.n	8005bfc <_scanf_float+0x224>
 8005b14:	2b79      	cmp	r3, #121	@ 0x79
 8005b16:	e7f6      	b.n	8005b06 <_scanf_float+0x12e>
 8005b18:	6821      	ldr	r1, [r4, #0]
 8005b1a:	05c8      	lsls	r0, r1, #23
 8005b1c:	d51e      	bpl.n	8005b5c <_scanf_float+0x184>
 8005b1e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005b22:	6021      	str	r1, [r4, #0]
 8005b24:	3701      	adds	r7, #1
 8005b26:	f1bb 0f00 	cmp.w	fp, #0
 8005b2a:	d003      	beq.n	8005b34 <_scanf_float+0x15c>
 8005b2c:	3201      	adds	r2, #1
 8005b2e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b32:	60a2      	str	r2, [r4, #8]
 8005b34:	68a3      	ldr	r3, [r4, #8]
 8005b36:	3b01      	subs	r3, #1
 8005b38:	60a3      	str	r3, [r4, #8]
 8005b3a:	6923      	ldr	r3, [r4, #16]
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	6123      	str	r3, [r4, #16]
 8005b40:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005b44:	3b01      	subs	r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f8c9 3004 	str.w	r3, [r9, #4]
 8005b4c:	f340 8082 	ble.w	8005c54 <_scanf_float+0x27c>
 8005b50:	f8d9 3000 	ldr.w	r3, [r9]
 8005b54:	3301      	adds	r3, #1
 8005b56:	f8c9 3000 	str.w	r3, [r9]
 8005b5a:	e762      	b.n	8005a22 <_scanf_float+0x4a>
 8005b5c:	eb1a 0105 	adds.w	r1, sl, r5
 8005b60:	f47f af6d 	bne.w	8005a3e <_scanf_float+0x66>
 8005b64:	6822      	ldr	r2, [r4, #0]
 8005b66:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005b6a:	6022      	str	r2, [r4, #0]
 8005b6c:	460d      	mov	r5, r1
 8005b6e:	468a      	mov	sl, r1
 8005b70:	f806 3b01 	strb.w	r3, [r6], #1
 8005b74:	e7de      	b.n	8005b34 <_scanf_float+0x15c>
 8005b76:	6822      	ldr	r2, [r4, #0]
 8005b78:	0610      	lsls	r0, r2, #24
 8005b7a:	f57f af60 	bpl.w	8005a3e <_scanf_float+0x66>
 8005b7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b82:	6022      	str	r2, [r4, #0]
 8005b84:	e7f4      	b.n	8005b70 <_scanf_float+0x198>
 8005b86:	f1ba 0f00 	cmp.w	sl, #0
 8005b8a:	d10c      	bne.n	8005ba6 <_scanf_float+0x1ce>
 8005b8c:	b977      	cbnz	r7, 8005bac <_scanf_float+0x1d4>
 8005b8e:	6822      	ldr	r2, [r4, #0]
 8005b90:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005b94:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005b98:	d108      	bne.n	8005bac <_scanf_float+0x1d4>
 8005b9a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005b9e:	6022      	str	r2, [r4, #0]
 8005ba0:	f04f 0a01 	mov.w	sl, #1
 8005ba4:	e7e4      	b.n	8005b70 <_scanf_float+0x198>
 8005ba6:	f1ba 0f02 	cmp.w	sl, #2
 8005baa:	d050      	beq.n	8005c4e <_scanf_float+0x276>
 8005bac:	2d01      	cmp	r5, #1
 8005bae:	d002      	beq.n	8005bb6 <_scanf_float+0x1de>
 8005bb0:	2d04      	cmp	r5, #4
 8005bb2:	f47f af44 	bne.w	8005a3e <_scanf_float+0x66>
 8005bb6:	3501      	adds	r5, #1
 8005bb8:	b2ed      	uxtb	r5, r5
 8005bba:	e7d9      	b.n	8005b70 <_scanf_float+0x198>
 8005bbc:	f1ba 0f01 	cmp.w	sl, #1
 8005bc0:	f47f af3d 	bne.w	8005a3e <_scanf_float+0x66>
 8005bc4:	f04f 0a02 	mov.w	sl, #2
 8005bc8:	e7d2      	b.n	8005b70 <_scanf_float+0x198>
 8005bca:	b975      	cbnz	r5, 8005bea <_scanf_float+0x212>
 8005bcc:	2f00      	cmp	r7, #0
 8005bce:	f47f af37 	bne.w	8005a40 <_scanf_float+0x68>
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005bd8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005bdc:	f040 8103 	bne.w	8005de6 <_scanf_float+0x40e>
 8005be0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005be4:	6022      	str	r2, [r4, #0]
 8005be6:	2501      	movs	r5, #1
 8005be8:	e7c2      	b.n	8005b70 <_scanf_float+0x198>
 8005bea:	2d03      	cmp	r5, #3
 8005bec:	d0e3      	beq.n	8005bb6 <_scanf_float+0x1de>
 8005bee:	2d05      	cmp	r5, #5
 8005bf0:	e7df      	b.n	8005bb2 <_scanf_float+0x1da>
 8005bf2:	2d02      	cmp	r5, #2
 8005bf4:	f47f af23 	bne.w	8005a3e <_scanf_float+0x66>
 8005bf8:	2503      	movs	r5, #3
 8005bfa:	e7b9      	b.n	8005b70 <_scanf_float+0x198>
 8005bfc:	2d06      	cmp	r5, #6
 8005bfe:	f47f af1e 	bne.w	8005a3e <_scanf_float+0x66>
 8005c02:	2507      	movs	r5, #7
 8005c04:	e7b4      	b.n	8005b70 <_scanf_float+0x198>
 8005c06:	6822      	ldr	r2, [r4, #0]
 8005c08:	0591      	lsls	r1, r2, #22
 8005c0a:	f57f af18 	bpl.w	8005a3e <_scanf_float+0x66>
 8005c0e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005c12:	6022      	str	r2, [r4, #0]
 8005c14:	9702      	str	r7, [sp, #8]
 8005c16:	e7ab      	b.n	8005b70 <_scanf_float+0x198>
 8005c18:	6822      	ldr	r2, [r4, #0]
 8005c1a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005c1e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005c22:	d005      	beq.n	8005c30 <_scanf_float+0x258>
 8005c24:	0550      	lsls	r0, r2, #21
 8005c26:	f57f af0a 	bpl.w	8005a3e <_scanf_float+0x66>
 8005c2a:	2f00      	cmp	r7, #0
 8005c2c:	f000 80db 	beq.w	8005de6 <_scanf_float+0x40e>
 8005c30:	0591      	lsls	r1, r2, #22
 8005c32:	bf58      	it	pl
 8005c34:	9902      	ldrpl	r1, [sp, #8]
 8005c36:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005c3a:	bf58      	it	pl
 8005c3c:	1a79      	subpl	r1, r7, r1
 8005c3e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005c42:	bf58      	it	pl
 8005c44:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005c48:	6022      	str	r2, [r4, #0]
 8005c4a:	2700      	movs	r7, #0
 8005c4c:	e790      	b.n	8005b70 <_scanf_float+0x198>
 8005c4e:	f04f 0a03 	mov.w	sl, #3
 8005c52:	e78d      	b.n	8005b70 <_scanf_float+0x198>
 8005c54:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005c58:	4649      	mov	r1, r9
 8005c5a:	4640      	mov	r0, r8
 8005c5c:	4798      	blx	r3
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	f43f aedf 	beq.w	8005a22 <_scanf_float+0x4a>
 8005c64:	e6eb      	b.n	8005a3e <_scanf_float+0x66>
 8005c66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c6e:	464a      	mov	r2, r9
 8005c70:	4640      	mov	r0, r8
 8005c72:	4798      	blx	r3
 8005c74:	6923      	ldr	r3, [r4, #16]
 8005c76:	3b01      	subs	r3, #1
 8005c78:	6123      	str	r3, [r4, #16]
 8005c7a:	e6eb      	b.n	8005a54 <_scanf_float+0x7c>
 8005c7c:	1e6b      	subs	r3, r5, #1
 8005c7e:	2b06      	cmp	r3, #6
 8005c80:	d824      	bhi.n	8005ccc <_scanf_float+0x2f4>
 8005c82:	2d02      	cmp	r5, #2
 8005c84:	d836      	bhi.n	8005cf4 <_scanf_float+0x31c>
 8005c86:	9b01      	ldr	r3, [sp, #4]
 8005c88:	429e      	cmp	r6, r3
 8005c8a:	f67f aee7 	bls.w	8005a5c <_scanf_float+0x84>
 8005c8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c92:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c96:	464a      	mov	r2, r9
 8005c98:	4640      	mov	r0, r8
 8005c9a:	4798      	blx	r3
 8005c9c:	6923      	ldr	r3, [r4, #16]
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	6123      	str	r3, [r4, #16]
 8005ca2:	e7f0      	b.n	8005c86 <_scanf_float+0x2ae>
 8005ca4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ca8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005cac:	464a      	mov	r2, r9
 8005cae:	4640      	mov	r0, r8
 8005cb0:	4798      	blx	r3
 8005cb2:	6923      	ldr	r3, [r4, #16]
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	6123      	str	r3, [r4, #16]
 8005cb8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cbc:	fa5f fa8a 	uxtb.w	sl, sl
 8005cc0:	f1ba 0f02 	cmp.w	sl, #2
 8005cc4:	d1ee      	bne.n	8005ca4 <_scanf_float+0x2cc>
 8005cc6:	3d03      	subs	r5, #3
 8005cc8:	b2ed      	uxtb	r5, r5
 8005cca:	1b76      	subs	r6, r6, r5
 8005ccc:	6823      	ldr	r3, [r4, #0]
 8005cce:	05da      	lsls	r2, r3, #23
 8005cd0:	d530      	bpl.n	8005d34 <_scanf_float+0x35c>
 8005cd2:	055b      	lsls	r3, r3, #21
 8005cd4:	d511      	bpl.n	8005cfa <_scanf_float+0x322>
 8005cd6:	9b01      	ldr	r3, [sp, #4]
 8005cd8:	429e      	cmp	r6, r3
 8005cda:	f67f aebf 	bls.w	8005a5c <_scanf_float+0x84>
 8005cde:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ce2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005ce6:	464a      	mov	r2, r9
 8005ce8:	4640      	mov	r0, r8
 8005cea:	4798      	blx	r3
 8005cec:	6923      	ldr	r3, [r4, #16]
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	6123      	str	r3, [r4, #16]
 8005cf2:	e7f0      	b.n	8005cd6 <_scanf_float+0x2fe>
 8005cf4:	46aa      	mov	sl, r5
 8005cf6:	46b3      	mov	fp, r6
 8005cf8:	e7de      	b.n	8005cb8 <_scanf_float+0x2e0>
 8005cfa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005cfe:	6923      	ldr	r3, [r4, #16]
 8005d00:	2965      	cmp	r1, #101	@ 0x65
 8005d02:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d06:	f106 35ff 	add.w	r5, r6, #4294967295
 8005d0a:	6123      	str	r3, [r4, #16]
 8005d0c:	d00c      	beq.n	8005d28 <_scanf_float+0x350>
 8005d0e:	2945      	cmp	r1, #69	@ 0x45
 8005d10:	d00a      	beq.n	8005d28 <_scanf_float+0x350>
 8005d12:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d16:	464a      	mov	r2, r9
 8005d18:	4640      	mov	r0, r8
 8005d1a:	4798      	blx	r3
 8005d1c:	6923      	ldr	r3, [r4, #16]
 8005d1e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	1eb5      	subs	r5, r6, #2
 8005d26:	6123      	str	r3, [r4, #16]
 8005d28:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d2c:	464a      	mov	r2, r9
 8005d2e:	4640      	mov	r0, r8
 8005d30:	4798      	blx	r3
 8005d32:	462e      	mov	r6, r5
 8005d34:	6822      	ldr	r2, [r4, #0]
 8005d36:	f012 0210 	ands.w	r2, r2, #16
 8005d3a:	d001      	beq.n	8005d40 <_scanf_float+0x368>
 8005d3c:	2000      	movs	r0, #0
 8005d3e:	e68e      	b.n	8005a5e <_scanf_float+0x86>
 8005d40:	7032      	strb	r2, [r6, #0]
 8005d42:	6823      	ldr	r3, [r4, #0]
 8005d44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d4c:	d125      	bne.n	8005d9a <_scanf_float+0x3c2>
 8005d4e:	9b02      	ldr	r3, [sp, #8]
 8005d50:	429f      	cmp	r7, r3
 8005d52:	d00a      	beq.n	8005d6a <_scanf_float+0x392>
 8005d54:	1bda      	subs	r2, r3, r7
 8005d56:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005d5a:	429e      	cmp	r6, r3
 8005d5c:	bf28      	it	cs
 8005d5e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005d62:	4922      	ldr	r1, [pc, #136]	@ (8005dec <_scanf_float+0x414>)
 8005d64:	4630      	mov	r0, r6
 8005d66:	f000 f977 	bl	8006058 <siprintf>
 8005d6a:	9901      	ldr	r1, [sp, #4]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	4640      	mov	r0, r8
 8005d70:	f002 fcf6 	bl	8008760 <_strtod_r>
 8005d74:	9b03      	ldr	r3, [sp, #12]
 8005d76:	6821      	ldr	r1, [r4, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f011 0f02 	tst.w	r1, #2
 8005d7e:	ec57 6b10 	vmov	r6, r7, d0
 8005d82:	f103 0204 	add.w	r2, r3, #4
 8005d86:	d015      	beq.n	8005db4 <_scanf_float+0x3dc>
 8005d88:	9903      	ldr	r1, [sp, #12]
 8005d8a:	600a      	str	r2, [r1, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	e9c3 6700 	strd	r6, r7, [r3]
 8005d92:	68e3      	ldr	r3, [r4, #12]
 8005d94:	3301      	adds	r3, #1
 8005d96:	60e3      	str	r3, [r4, #12]
 8005d98:	e7d0      	b.n	8005d3c <_scanf_float+0x364>
 8005d9a:	9b04      	ldr	r3, [sp, #16]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d0e4      	beq.n	8005d6a <_scanf_float+0x392>
 8005da0:	9905      	ldr	r1, [sp, #20]
 8005da2:	230a      	movs	r3, #10
 8005da4:	3101      	adds	r1, #1
 8005da6:	4640      	mov	r0, r8
 8005da8:	f002 fd5a 	bl	8008860 <_strtol_r>
 8005dac:	9b04      	ldr	r3, [sp, #16]
 8005dae:	9e05      	ldr	r6, [sp, #20]
 8005db0:	1ac2      	subs	r2, r0, r3
 8005db2:	e7d0      	b.n	8005d56 <_scanf_float+0x37e>
 8005db4:	f011 0f04 	tst.w	r1, #4
 8005db8:	9903      	ldr	r1, [sp, #12]
 8005dba:	600a      	str	r2, [r1, #0]
 8005dbc:	d1e6      	bne.n	8005d8c <_scanf_float+0x3b4>
 8005dbe:	681d      	ldr	r5, [r3, #0]
 8005dc0:	4632      	mov	r2, r6
 8005dc2:	463b      	mov	r3, r7
 8005dc4:	4630      	mov	r0, r6
 8005dc6:	4639      	mov	r1, r7
 8005dc8:	f7fa fed0 	bl	8000b6c <__aeabi_dcmpun>
 8005dcc:	b128      	cbz	r0, 8005dda <_scanf_float+0x402>
 8005dce:	4808      	ldr	r0, [pc, #32]	@ (8005df0 <_scanf_float+0x418>)
 8005dd0:	f000 fabc 	bl	800634c <nanf>
 8005dd4:	ed85 0a00 	vstr	s0, [r5]
 8005dd8:	e7db      	b.n	8005d92 <_scanf_float+0x3ba>
 8005dda:	4630      	mov	r0, r6
 8005ddc:	4639      	mov	r1, r7
 8005dde:	f7fa ff23 	bl	8000c28 <__aeabi_d2f>
 8005de2:	6028      	str	r0, [r5, #0]
 8005de4:	e7d5      	b.n	8005d92 <_scanf_float+0x3ba>
 8005de6:	2700      	movs	r7, #0
 8005de8:	e62e      	b.n	8005a48 <_scanf_float+0x70>
 8005dea:	bf00      	nop
 8005dec:	080099c8 	.word	0x080099c8
 8005df0:	08009b09 	.word	0x08009b09

08005df4 <std>:
 8005df4:	2300      	movs	r3, #0
 8005df6:	b510      	push	{r4, lr}
 8005df8:	4604      	mov	r4, r0
 8005dfa:	e9c0 3300 	strd	r3, r3, [r0]
 8005dfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e02:	6083      	str	r3, [r0, #8]
 8005e04:	8181      	strh	r1, [r0, #12]
 8005e06:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e08:	81c2      	strh	r2, [r0, #14]
 8005e0a:	6183      	str	r3, [r0, #24]
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	2208      	movs	r2, #8
 8005e10:	305c      	adds	r0, #92	@ 0x5c
 8005e12:	f000 fa1b 	bl	800624c <memset>
 8005e16:	4b0d      	ldr	r3, [pc, #52]	@ (8005e4c <std+0x58>)
 8005e18:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e50 <std+0x5c>)
 8005e1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e54 <std+0x60>)
 8005e20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e22:	4b0d      	ldr	r3, [pc, #52]	@ (8005e58 <std+0x64>)
 8005e24:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e26:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <std+0x68>)
 8005e28:	6224      	str	r4, [r4, #32]
 8005e2a:	429c      	cmp	r4, r3
 8005e2c:	d006      	beq.n	8005e3c <std+0x48>
 8005e2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e32:	4294      	cmp	r4, r2
 8005e34:	d002      	beq.n	8005e3c <std+0x48>
 8005e36:	33d0      	adds	r3, #208	@ 0xd0
 8005e38:	429c      	cmp	r4, r3
 8005e3a:	d105      	bne.n	8005e48 <std+0x54>
 8005e3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e44:	f000 ba7e 	b.w	8006344 <__retarget_lock_init_recursive>
 8005e48:	bd10      	pop	{r4, pc}
 8005e4a:	bf00      	nop
 8005e4c:	0800609d 	.word	0x0800609d
 8005e50:	080060bf 	.word	0x080060bf
 8005e54:	080060f7 	.word	0x080060f7
 8005e58:	0800611b 	.word	0x0800611b
 8005e5c:	20000420 	.word	0x20000420

08005e60 <stdio_exit_handler>:
 8005e60:	4a02      	ldr	r2, [pc, #8]	@ (8005e6c <stdio_exit_handler+0xc>)
 8005e62:	4903      	ldr	r1, [pc, #12]	@ (8005e70 <stdio_exit_handler+0x10>)
 8005e64:	4803      	ldr	r0, [pc, #12]	@ (8005e74 <stdio_exit_handler+0x14>)
 8005e66:	f000 b869 	b.w	8005f3c <_fwalk_sglue>
 8005e6a:	bf00      	nop
 8005e6c:	20000024 	.word	0x20000024
 8005e70:	08008ea1 	.word	0x08008ea1
 8005e74:	20000034 	.word	0x20000034

08005e78 <cleanup_stdio>:
 8005e78:	6841      	ldr	r1, [r0, #4]
 8005e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005eac <cleanup_stdio+0x34>)
 8005e7c:	4299      	cmp	r1, r3
 8005e7e:	b510      	push	{r4, lr}
 8005e80:	4604      	mov	r4, r0
 8005e82:	d001      	beq.n	8005e88 <cleanup_stdio+0x10>
 8005e84:	f003 f80c 	bl	8008ea0 <_fflush_r>
 8005e88:	68a1      	ldr	r1, [r4, #8]
 8005e8a:	4b09      	ldr	r3, [pc, #36]	@ (8005eb0 <cleanup_stdio+0x38>)
 8005e8c:	4299      	cmp	r1, r3
 8005e8e:	d002      	beq.n	8005e96 <cleanup_stdio+0x1e>
 8005e90:	4620      	mov	r0, r4
 8005e92:	f003 f805 	bl	8008ea0 <_fflush_r>
 8005e96:	68e1      	ldr	r1, [r4, #12]
 8005e98:	4b06      	ldr	r3, [pc, #24]	@ (8005eb4 <cleanup_stdio+0x3c>)
 8005e9a:	4299      	cmp	r1, r3
 8005e9c:	d004      	beq.n	8005ea8 <cleanup_stdio+0x30>
 8005e9e:	4620      	mov	r0, r4
 8005ea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ea4:	f002 bffc 	b.w	8008ea0 <_fflush_r>
 8005ea8:	bd10      	pop	{r4, pc}
 8005eaa:	bf00      	nop
 8005eac:	20000420 	.word	0x20000420
 8005eb0:	20000488 	.word	0x20000488
 8005eb4:	200004f0 	.word	0x200004f0

08005eb8 <global_stdio_init.part.0>:
 8005eb8:	b510      	push	{r4, lr}
 8005eba:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee8 <global_stdio_init.part.0+0x30>)
 8005ebc:	4c0b      	ldr	r4, [pc, #44]	@ (8005eec <global_stdio_init.part.0+0x34>)
 8005ebe:	4a0c      	ldr	r2, [pc, #48]	@ (8005ef0 <global_stdio_init.part.0+0x38>)
 8005ec0:	601a      	str	r2, [r3, #0]
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	2104      	movs	r1, #4
 8005ec8:	f7ff ff94 	bl	8005df4 <std>
 8005ecc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	2109      	movs	r1, #9
 8005ed4:	f7ff ff8e 	bl	8005df4 <std>
 8005ed8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005edc:	2202      	movs	r2, #2
 8005ede:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ee2:	2112      	movs	r1, #18
 8005ee4:	f7ff bf86 	b.w	8005df4 <std>
 8005ee8:	20000558 	.word	0x20000558
 8005eec:	20000420 	.word	0x20000420
 8005ef0:	08005e61 	.word	0x08005e61

08005ef4 <__sfp_lock_acquire>:
 8005ef4:	4801      	ldr	r0, [pc, #4]	@ (8005efc <__sfp_lock_acquire+0x8>)
 8005ef6:	f000 ba26 	b.w	8006346 <__retarget_lock_acquire_recursive>
 8005efa:	bf00      	nop
 8005efc:	20000561 	.word	0x20000561

08005f00 <__sfp_lock_release>:
 8005f00:	4801      	ldr	r0, [pc, #4]	@ (8005f08 <__sfp_lock_release+0x8>)
 8005f02:	f000 ba21 	b.w	8006348 <__retarget_lock_release_recursive>
 8005f06:	bf00      	nop
 8005f08:	20000561 	.word	0x20000561

08005f0c <__sinit>:
 8005f0c:	b510      	push	{r4, lr}
 8005f0e:	4604      	mov	r4, r0
 8005f10:	f7ff fff0 	bl	8005ef4 <__sfp_lock_acquire>
 8005f14:	6a23      	ldr	r3, [r4, #32]
 8005f16:	b11b      	cbz	r3, 8005f20 <__sinit+0x14>
 8005f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f1c:	f7ff bff0 	b.w	8005f00 <__sfp_lock_release>
 8005f20:	4b04      	ldr	r3, [pc, #16]	@ (8005f34 <__sinit+0x28>)
 8005f22:	6223      	str	r3, [r4, #32]
 8005f24:	4b04      	ldr	r3, [pc, #16]	@ (8005f38 <__sinit+0x2c>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1f5      	bne.n	8005f18 <__sinit+0xc>
 8005f2c:	f7ff ffc4 	bl	8005eb8 <global_stdio_init.part.0>
 8005f30:	e7f2      	b.n	8005f18 <__sinit+0xc>
 8005f32:	bf00      	nop
 8005f34:	08005e79 	.word	0x08005e79
 8005f38:	20000558 	.word	0x20000558

08005f3c <_fwalk_sglue>:
 8005f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f40:	4607      	mov	r7, r0
 8005f42:	4688      	mov	r8, r1
 8005f44:	4614      	mov	r4, r2
 8005f46:	2600      	movs	r6, #0
 8005f48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f4c:	f1b9 0901 	subs.w	r9, r9, #1
 8005f50:	d505      	bpl.n	8005f5e <_fwalk_sglue+0x22>
 8005f52:	6824      	ldr	r4, [r4, #0]
 8005f54:	2c00      	cmp	r4, #0
 8005f56:	d1f7      	bne.n	8005f48 <_fwalk_sglue+0xc>
 8005f58:	4630      	mov	r0, r6
 8005f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f5e:	89ab      	ldrh	r3, [r5, #12]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d907      	bls.n	8005f74 <_fwalk_sglue+0x38>
 8005f64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f68:	3301      	adds	r3, #1
 8005f6a:	d003      	beq.n	8005f74 <_fwalk_sglue+0x38>
 8005f6c:	4629      	mov	r1, r5
 8005f6e:	4638      	mov	r0, r7
 8005f70:	47c0      	blx	r8
 8005f72:	4306      	orrs	r6, r0
 8005f74:	3568      	adds	r5, #104	@ 0x68
 8005f76:	e7e9      	b.n	8005f4c <_fwalk_sglue+0x10>

08005f78 <iprintf>:
 8005f78:	b40f      	push	{r0, r1, r2, r3}
 8005f7a:	b507      	push	{r0, r1, r2, lr}
 8005f7c:	4906      	ldr	r1, [pc, #24]	@ (8005f98 <iprintf+0x20>)
 8005f7e:	ab04      	add	r3, sp, #16
 8005f80:	6808      	ldr	r0, [r1, #0]
 8005f82:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f86:	6881      	ldr	r1, [r0, #8]
 8005f88:	9301      	str	r3, [sp, #4]
 8005f8a:	f002 fded 	bl	8008b68 <_vfiprintf_r>
 8005f8e:	b003      	add	sp, #12
 8005f90:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f94:	b004      	add	sp, #16
 8005f96:	4770      	bx	lr
 8005f98:	20000030 	.word	0x20000030

08005f9c <_puts_r>:
 8005f9c:	6a03      	ldr	r3, [r0, #32]
 8005f9e:	b570      	push	{r4, r5, r6, lr}
 8005fa0:	6884      	ldr	r4, [r0, #8]
 8005fa2:	4605      	mov	r5, r0
 8005fa4:	460e      	mov	r6, r1
 8005fa6:	b90b      	cbnz	r3, 8005fac <_puts_r+0x10>
 8005fa8:	f7ff ffb0 	bl	8005f0c <__sinit>
 8005fac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fae:	07db      	lsls	r3, r3, #31
 8005fb0:	d405      	bmi.n	8005fbe <_puts_r+0x22>
 8005fb2:	89a3      	ldrh	r3, [r4, #12]
 8005fb4:	0598      	lsls	r0, r3, #22
 8005fb6:	d402      	bmi.n	8005fbe <_puts_r+0x22>
 8005fb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fba:	f000 f9c4 	bl	8006346 <__retarget_lock_acquire_recursive>
 8005fbe:	89a3      	ldrh	r3, [r4, #12]
 8005fc0:	0719      	lsls	r1, r3, #28
 8005fc2:	d502      	bpl.n	8005fca <_puts_r+0x2e>
 8005fc4:	6923      	ldr	r3, [r4, #16]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d135      	bne.n	8006036 <_puts_r+0x9a>
 8005fca:	4621      	mov	r1, r4
 8005fcc:	4628      	mov	r0, r5
 8005fce:	f000 f8e7 	bl	80061a0 <__swsetup_r>
 8005fd2:	b380      	cbz	r0, 8006036 <_puts_r+0x9a>
 8005fd4:	f04f 35ff 	mov.w	r5, #4294967295
 8005fd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fda:	07da      	lsls	r2, r3, #31
 8005fdc:	d405      	bmi.n	8005fea <_puts_r+0x4e>
 8005fde:	89a3      	ldrh	r3, [r4, #12]
 8005fe0:	059b      	lsls	r3, r3, #22
 8005fe2:	d402      	bmi.n	8005fea <_puts_r+0x4e>
 8005fe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fe6:	f000 f9af 	bl	8006348 <__retarget_lock_release_recursive>
 8005fea:	4628      	mov	r0, r5
 8005fec:	bd70      	pop	{r4, r5, r6, pc}
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	da04      	bge.n	8005ffc <_puts_r+0x60>
 8005ff2:	69a2      	ldr	r2, [r4, #24]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	dc17      	bgt.n	8006028 <_puts_r+0x8c>
 8005ff8:	290a      	cmp	r1, #10
 8005ffa:	d015      	beq.n	8006028 <_puts_r+0x8c>
 8005ffc:	6823      	ldr	r3, [r4, #0]
 8005ffe:	1c5a      	adds	r2, r3, #1
 8006000:	6022      	str	r2, [r4, #0]
 8006002:	7019      	strb	r1, [r3, #0]
 8006004:	68a3      	ldr	r3, [r4, #8]
 8006006:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800600a:	3b01      	subs	r3, #1
 800600c:	60a3      	str	r3, [r4, #8]
 800600e:	2900      	cmp	r1, #0
 8006010:	d1ed      	bne.n	8005fee <_puts_r+0x52>
 8006012:	2b00      	cmp	r3, #0
 8006014:	da11      	bge.n	800603a <_puts_r+0x9e>
 8006016:	4622      	mov	r2, r4
 8006018:	210a      	movs	r1, #10
 800601a:	4628      	mov	r0, r5
 800601c:	f000 f881 	bl	8006122 <__swbuf_r>
 8006020:	3001      	adds	r0, #1
 8006022:	d0d7      	beq.n	8005fd4 <_puts_r+0x38>
 8006024:	250a      	movs	r5, #10
 8006026:	e7d7      	b.n	8005fd8 <_puts_r+0x3c>
 8006028:	4622      	mov	r2, r4
 800602a:	4628      	mov	r0, r5
 800602c:	f000 f879 	bl	8006122 <__swbuf_r>
 8006030:	3001      	adds	r0, #1
 8006032:	d1e7      	bne.n	8006004 <_puts_r+0x68>
 8006034:	e7ce      	b.n	8005fd4 <_puts_r+0x38>
 8006036:	3e01      	subs	r6, #1
 8006038:	e7e4      	b.n	8006004 <_puts_r+0x68>
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	1c5a      	adds	r2, r3, #1
 800603e:	6022      	str	r2, [r4, #0]
 8006040:	220a      	movs	r2, #10
 8006042:	701a      	strb	r2, [r3, #0]
 8006044:	e7ee      	b.n	8006024 <_puts_r+0x88>
	...

08006048 <puts>:
 8006048:	4b02      	ldr	r3, [pc, #8]	@ (8006054 <puts+0xc>)
 800604a:	4601      	mov	r1, r0
 800604c:	6818      	ldr	r0, [r3, #0]
 800604e:	f7ff bfa5 	b.w	8005f9c <_puts_r>
 8006052:	bf00      	nop
 8006054:	20000030 	.word	0x20000030

08006058 <siprintf>:
 8006058:	b40e      	push	{r1, r2, r3}
 800605a:	b510      	push	{r4, lr}
 800605c:	b09d      	sub	sp, #116	@ 0x74
 800605e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006060:	9002      	str	r0, [sp, #8]
 8006062:	9006      	str	r0, [sp, #24]
 8006064:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006068:	480a      	ldr	r0, [pc, #40]	@ (8006094 <siprintf+0x3c>)
 800606a:	9107      	str	r1, [sp, #28]
 800606c:	9104      	str	r1, [sp, #16]
 800606e:	490a      	ldr	r1, [pc, #40]	@ (8006098 <siprintf+0x40>)
 8006070:	f853 2b04 	ldr.w	r2, [r3], #4
 8006074:	9105      	str	r1, [sp, #20]
 8006076:	2400      	movs	r4, #0
 8006078:	a902      	add	r1, sp, #8
 800607a:	6800      	ldr	r0, [r0, #0]
 800607c:	9301      	str	r3, [sp, #4]
 800607e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006080:	f002 fc4c 	bl	800891c <_svfiprintf_r>
 8006084:	9b02      	ldr	r3, [sp, #8]
 8006086:	701c      	strb	r4, [r3, #0]
 8006088:	b01d      	add	sp, #116	@ 0x74
 800608a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800608e:	b003      	add	sp, #12
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop
 8006094:	20000030 	.word	0x20000030
 8006098:	ffff0208 	.word	0xffff0208

0800609c <__sread>:
 800609c:	b510      	push	{r4, lr}
 800609e:	460c      	mov	r4, r1
 80060a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060a4:	f000 f900 	bl	80062a8 <_read_r>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	bfab      	itete	ge
 80060ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80060ae:	89a3      	ldrhlt	r3, [r4, #12]
 80060b0:	181b      	addge	r3, r3, r0
 80060b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80060b6:	bfac      	ite	ge
 80060b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80060ba:	81a3      	strhlt	r3, [r4, #12]
 80060bc:	bd10      	pop	{r4, pc}

080060be <__swrite>:
 80060be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060c2:	461f      	mov	r7, r3
 80060c4:	898b      	ldrh	r3, [r1, #12]
 80060c6:	05db      	lsls	r3, r3, #23
 80060c8:	4605      	mov	r5, r0
 80060ca:	460c      	mov	r4, r1
 80060cc:	4616      	mov	r6, r2
 80060ce:	d505      	bpl.n	80060dc <__swrite+0x1e>
 80060d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060d4:	2302      	movs	r3, #2
 80060d6:	2200      	movs	r2, #0
 80060d8:	f000 f8d4 	bl	8006284 <_lseek_r>
 80060dc:	89a3      	ldrh	r3, [r4, #12]
 80060de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060e6:	81a3      	strh	r3, [r4, #12]
 80060e8:	4632      	mov	r2, r6
 80060ea:	463b      	mov	r3, r7
 80060ec:	4628      	mov	r0, r5
 80060ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060f2:	f000 b8eb 	b.w	80062cc <_write_r>

080060f6 <__sseek>:
 80060f6:	b510      	push	{r4, lr}
 80060f8:	460c      	mov	r4, r1
 80060fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060fe:	f000 f8c1 	bl	8006284 <_lseek_r>
 8006102:	1c43      	adds	r3, r0, #1
 8006104:	89a3      	ldrh	r3, [r4, #12]
 8006106:	bf15      	itete	ne
 8006108:	6560      	strne	r0, [r4, #84]	@ 0x54
 800610a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800610e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006112:	81a3      	strheq	r3, [r4, #12]
 8006114:	bf18      	it	ne
 8006116:	81a3      	strhne	r3, [r4, #12]
 8006118:	bd10      	pop	{r4, pc}

0800611a <__sclose>:
 800611a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800611e:	f000 b8a1 	b.w	8006264 <_close_r>

08006122 <__swbuf_r>:
 8006122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006124:	460e      	mov	r6, r1
 8006126:	4614      	mov	r4, r2
 8006128:	4605      	mov	r5, r0
 800612a:	b118      	cbz	r0, 8006134 <__swbuf_r+0x12>
 800612c:	6a03      	ldr	r3, [r0, #32]
 800612e:	b90b      	cbnz	r3, 8006134 <__swbuf_r+0x12>
 8006130:	f7ff feec 	bl	8005f0c <__sinit>
 8006134:	69a3      	ldr	r3, [r4, #24]
 8006136:	60a3      	str	r3, [r4, #8]
 8006138:	89a3      	ldrh	r3, [r4, #12]
 800613a:	071a      	lsls	r2, r3, #28
 800613c:	d501      	bpl.n	8006142 <__swbuf_r+0x20>
 800613e:	6923      	ldr	r3, [r4, #16]
 8006140:	b943      	cbnz	r3, 8006154 <__swbuf_r+0x32>
 8006142:	4621      	mov	r1, r4
 8006144:	4628      	mov	r0, r5
 8006146:	f000 f82b 	bl	80061a0 <__swsetup_r>
 800614a:	b118      	cbz	r0, 8006154 <__swbuf_r+0x32>
 800614c:	f04f 37ff 	mov.w	r7, #4294967295
 8006150:	4638      	mov	r0, r7
 8006152:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	6922      	ldr	r2, [r4, #16]
 8006158:	1a98      	subs	r0, r3, r2
 800615a:	6963      	ldr	r3, [r4, #20]
 800615c:	b2f6      	uxtb	r6, r6
 800615e:	4283      	cmp	r3, r0
 8006160:	4637      	mov	r7, r6
 8006162:	dc05      	bgt.n	8006170 <__swbuf_r+0x4e>
 8006164:	4621      	mov	r1, r4
 8006166:	4628      	mov	r0, r5
 8006168:	f002 fe9a 	bl	8008ea0 <_fflush_r>
 800616c:	2800      	cmp	r0, #0
 800616e:	d1ed      	bne.n	800614c <__swbuf_r+0x2a>
 8006170:	68a3      	ldr	r3, [r4, #8]
 8006172:	3b01      	subs	r3, #1
 8006174:	60a3      	str	r3, [r4, #8]
 8006176:	6823      	ldr	r3, [r4, #0]
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	6022      	str	r2, [r4, #0]
 800617c:	701e      	strb	r6, [r3, #0]
 800617e:	6962      	ldr	r2, [r4, #20]
 8006180:	1c43      	adds	r3, r0, #1
 8006182:	429a      	cmp	r2, r3
 8006184:	d004      	beq.n	8006190 <__swbuf_r+0x6e>
 8006186:	89a3      	ldrh	r3, [r4, #12]
 8006188:	07db      	lsls	r3, r3, #31
 800618a:	d5e1      	bpl.n	8006150 <__swbuf_r+0x2e>
 800618c:	2e0a      	cmp	r6, #10
 800618e:	d1df      	bne.n	8006150 <__swbuf_r+0x2e>
 8006190:	4621      	mov	r1, r4
 8006192:	4628      	mov	r0, r5
 8006194:	f002 fe84 	bl	8008ea0 <_fflush_r>
 8006198:	2800      	cmp	r0, #0
 800619a:	d0d9      	beq.n	8006150 <__swbuf_r+0x2e>
 800619c:	e7d6      	b.n	800614c <__swbuf_r+0x2a>
	...

080061a0 <__swsetup_r>:
 80061a0:	b538      	push	{r3, r4, r5, lr}
 80061a2:	4b29      	ldr	r3, [pc, #164]	@ (8006248 <__swsetup_r+0xa8>)
 80061a4:	4605      	mov	r5, r0
 80061a6:	6818      	ldr	r0, [r3, #0]
 80061a8:	460c      	mov	r4, r1
 80061aa:	b118      	cbz	r0, 80061b4 <__swsetup_r+0x14>
 80061ac:	6a03      	ldr	r3, [r0, #32]
 80061ae:	b90b      	cbnz	r3, 80061b4 <__swsetup_r+0x14>
 80061b0:	f7ff feac 	bl	8005f0c <__sinit>
 80061b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061b8:	0719      	lsls	r1, r3, #28
 80061ba:	d422      	bmi.n	8006202 <__swsetup_r+0x62>
 80061bc:	06da      	lsls	r2, r3, #27
 80061be:	d407      	bmi.n	80061d0 <__swsetup_r+0x30>
 80061c0:	2209      	movs	r2, #9
 80061c2:	602a      	str	r2, [r5, #0]
 80061c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061c8:	81a3      	strh	r3, [r4, #12]
 80061ca:	f04f 30ff 	mov.w	r0, #4294967295
 80061ce:	e033      	b.n	8006238 <__swsetup_r+0x98>
 80061d0:	0758      	lsls	r0, r3, #29
 80061d2:	d512      	bpl.n	80061fa <__swsetup_r+0x5a>
 80061d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061d6:	b141      	cbz	r1, 80061ea <__swsetup_r+0x4a>
 80061d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061dc:	4299      	cmp	r1, r3
 80061de:	d002      	beq.n	80061e6 <__swsetup_r+0x46>
 80061e0:	4628      	mov	r0, r5
 80061e2:	f000 ff11 	bl	8007008 <_free_r>
 80061e6:	2300      	movs	r3, #0
 80061e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80061ea:	89a3      	ldrh	r3, [r4, #12]
 80061ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80061f0:	81a3      	strh	r3, [r4, #12]
 80061f2:	2300      	movs	r3, #0
 80061f4:	6063      	str	r3, [r4, #4]
 80061f6:	6923      	ldr	r3, [r4, #16]
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	89a3      	ldrh	r3, [r4, #12]
 80061fc:	f043 0308 	orr.w	r3, r3, #8
 8006200:	81a3      	strh	r3, [r4, #12]
 8006202:	6923      	ldr	r3, [r4, #16]
 8006204:	b94b      	cbnz	r3, 800621a <__swsetup_r+0x7a>
 8006206:	89a3      	ldrh	r3, [r4, #12]
 8006208:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800620c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006210:	d003      	beq.n	800621a <__swsetup_r+0x7a>
 8006212:	4621      	mov	r1, r4
 8006214:	4628      	mov	r0, r5
 8006216:	f002 fe91 	bl	8008f3c <__smakebuf_r>
 800621a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800621e:	f013 0201 	ands.w	r2, r3, #1
 8006222:	d00a      	beq.n	800623a <__swsetup_r+0x9a>
 8006224:	2200      	movs	r2, #0
 8006226:	60a2      	str	r2, [r4, #8]
 8006228:	6962      	ldr	r2, [r4, #20]
 800622a:	4252      	negs	r2, r2
 800622c:	61a2      	str	r2, [r4, #24]
 800622e:	6922      	ldr	r2, [r4, #16]
 8006230:	b942      	cbnz	r2, 8006244 <__swsetup_r+0xa4>
 8006232:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006236:	d1c5      	bne.n	80061c4 <__swsetup_r+0x24>
 8006238:	bd38      	pop	{r3, r4, r5, pc}
 800623a:	0799      	lsls	r1, r3, #30
 800623c:	bf58      	it	pl
 800623e:	6962      	ldrpl	r2, [r4, #20]
 8006240:	60a2      	str	r2, [r4, #8]
 8006242:	e7f4      	b.n	800622e <__swsetup_r+0x8e>
 8006244:	2000      	movs	r0, #0
 8006246:	e7f7      	b.n	8006238 <__swsetup_r+0x98>
 8006248:	20000030 	.word	0x20000030

0800624c <memset>:
 800624c:	4402      	add	r2, r0
 800624e:	4603      	mov	r3, r0
 8006250:	4293      	cmp	r3, r2
 8006252:	d100      	bne.n	8006256 <memset+0xa>
 8006254:	4770      	bx	lr
 8006256:	f803 1b01 	strb.w	r1, [r3], #1
 800625a:	e7f9      	b.n	8006250 <memset+0x4>

0800625c <_localeconv_r>:
 800625c:	4800      	ldr	r0, [pc, #0]	@ (8006260 <_localeconv_r+0x4>)
 800625e:	4770      	bx	lr
 8006260:	20000170 	.word	0x20000170

08006264 <_close_r>:
 8006264:	b538      	push	{r3, r4, r5, lr}
 8006266:	4d06      	ldr	r5, [pc, #24]	@ (8006280 <_close_r+0x1c>)
 8006268:	2300      	movs	r3, #0
 800626a:	4604      	mov	r4, r0
 800626c:	4608      	mov	r0, r1
 800626e:	602b      	str	r3, [r5, #0]
 8006270:	f7fb fa92 	bl	8001798 <_close>
 8006274:	1c43      	adds	r3, r0, #1
 8006276:	d102      	bne.n	800627e <_close_r+0x1a>
 8006278:	682b      	ldr	r3, [r5, #0]
 800627a:	b103      	cbz	r3, 800627e <_close_r+0x1a>
 800627c:	6023      	str	r3, [r4, #0]
 800627e:	bd38      	pop	{r3, r4, r5, pc}
 8006280:	2000055c 	.word	0x2000055c

08006284 <_lseek_r>:
 8006284:	b538      	push	{r3, r4, r5, lr}
 8006286:	4d07      	ldr	r5, [pc, #28]	@ (80062a4 <_lseek_r+0x20>)
 8006288:	4604      	mov	r4, r0
 800628a:	4608      	mov	r0, r1
 800628c:	4611      	mov	r1, r2
 800628e:	2200      	movs	r2, #0
 8006290:	602a      	str	r2, [r5, #0]
 8006292:	461a      	mov	r2, r3
 8006294:	f7fb faa7 	bl	80017e6 <_lseek>
 8006298:	1c43      	adds	r3, r0, #1
 800629a:	d102      	bne.n	80062a2 <_lseek_r+0x1e>
 800629c:	682b      	ldr	r3, [r5, #0]
 800629e:	b103      	cbz	r3, 80062a2 <_lseek_r+0x1e>
 80062a0:	6023      	str	r3, [r4, #0]
 80062a2:	bd38      	pop	{r3, r4, r5, pc}
 80062a4:	2000055c 	.word	0x2000055c

080062a8 <_read_r>:
 80062a8:	b538      	push	{r3, r4, r5, lr}
 80062aa:	4d07      	ldr	r5, [pc, #28]	@ (80062c8 <_read_r+0x20>)
 80062ac:	4604      	mov	r4, r0
 80062ae:	4608      	mov	r0, r1
 80062b0:	4611      	mov	r1, r2
 80062b2:	2200      	movs	r2, #0
 80062b4:	602a      	str	r2, [r5, #0]
 80062b6:	461a      	mov	r2, r3
 80062b8:	f7fb fa51 	bl	800175e <_read>
 80062bc:	1c43      	adds	r3, r0, #1
 80062be:	d102      	bne.n	80062c6 <_read_r+0x1e>
 80062c0:	682b      	ldr	r3, [r5, #0]
 80062c2:	b103      	cbz	r3, 80062c6 <_read_r+0x1e>
 80062c4:	6023      	str	r3, [r4, #0]
 80062c6:	bd38      	pop	{r3, r4, r5, pc}
 80062c8:	2000055c 	.word	0x2000055c

080062cc <_write_r>:
 80062cc:	b538      	push	{r3, r4, r5, lr}
 80062ce:	4d07      	ldr	r5, [pc, #28]	@ (80062ec <_write_r+0x20>)
 80062d0:	4604      	mov	r4, r0
 80062d2:	4608      	mov	r0, r1
 80062d4:	4611      	mov	r1, r2
 80062d6:	2200      	movs	r2, #0
 80062d8:	602a      	str	r2, [r5, #0]
 80062da:	461a      	mov	r2, r3
 80062dc:	f7fa ff54 	bl	8001188 <_write>
 80062e0:	1c43      	adds	r3, r0, #1
 80062e2:	d102      	bne.n	80062ea <_write_r+0x1e>
 80062e4:	682b      	ldr	r3, [r5, #0]
 80062e6:	b103      	cbz	r3, 80062ea <_write_r+0x1e>
 80062e8:	6023      	str	r3, [r4, #0]
 80062ea:	bd38      	pop	{r3, r4, r5, pc}
 80062ec:	2000055c 	.word	0x2000055c

080062f0 <__errno>:
 80062f0:	4b01      	ldr	r3, [pc, #4]	@ (80062f8 <__errno+0x8>)
 80062f2:	6818      	ldr	r0, [r3, #0]
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	20000030 	.word	0x20000030

080062fc <__libc_init_array>:
 80062fc:	b570      	push	{r4, r5, r6, lr}
 80062fe:	4d0d      	ldr	r5, [pc, #52]	@ (8006334 <__libc_init_array+0x38>)
 8006300:	4c0d      	ldr	r4, [pc, #52]	@ (8006338 <__libc_init_array+0x3c>)
 8006302:	1b64      	subs	r4, r4, r5
 8006304:	10a4      	asrs	r4, r4, #2
 8006306:	2600      	movs	r6, #0
 8006308:	42a6      	cmp	r6, r4
 800630a:	d109      	bne.n	8006320 <__libc_init_array+0x24>
 800630c:	4d0b      	ldr	r5, [pc, #44]	@ (800633c <__libc_init_array+0x40>)
 800630e:	4c0c      	ldr	r4, [pc, #48]	@ (8006340 <__libc_init_array+0x44>)
 8006310:	f003 fae4 	bl	80098dc <_init>
 8006314:	1b64      	subs	r4, r4, r5
 8006316:	10a4      	asrs	r4, r4, #2
 8006318:	2600      	movs	r6, #0
 800631a:	42a6      	cmp	r6, r4
 800631c:	d105      	bne.n	800632a <__libc_init_array+0x2e>
 800631e:	bd70      	pop	{r4, r5, r6, pc}
 8006320:	f855 3b04 	ldr.w	r3, [r5], #4
 8006324:	4798      	blx	r3
 8006326:	3601      	adds	r6, #1
 8006328:	e7ee      	b.n	8006308 <__libc_init_array+0xc>
 800632a:	f855 3b04 	ldr.w	r3, [r5], #4
 800632e:	4798      	blx	r3
 8006330:	3601      	adds	r6, #1
 8006332:	e7f2      	b.n	800631a <__libc_init_array+0x1e>
 8006334:	08009dc4 	.word	0x08009dc4
 8006338:	08009dc4 	.word	0x08009dc4
 800633c:	08009dc4 	.word	0x08009dc4
 8006340:	08009dc8 	.word	0x08009dc8

08006344 <__retarget_lock_init_recursive>:
 8006344:	4770      	bx	lr

08006346 <__retarget_lock_acquire_recursive>:
 8006346:	4770      	bx	lr

08006348 <__retarget_lock_release_recursive>:
 8006348:	4770      	bx	lr
	...

0800634c <nanf>:
 800634c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006354 <nanf+0x8>
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	7fc00000 	.word	0x7fc00000

08006358 <quorem>:
 8006358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800635c:	6903      	ldr	r3, [r0, #16]
 800635e:	690c      	ldr	r4, [r1, #16]
 8006360:	42a3      	cmp	r3, r4
 8006362:	4607      	mov	r7, r0
 8006364:	db7e      	blt.n	8006464 <quorem+0x10c>
 8006366:	3c01      	subs	r4, #1
 8006368:	f101 0814 	add.w	r8, r1, #20
 800636c:	00a3      	lsls	r3, r4, #2
 800636e:	f100 0514 	add.w	r5, r0, #20
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006378:	9301      	str	r3, [sp, #4]
 800637a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800637e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006382:	3301      	adds	r3, #1
 8006384:	429a      	cmp	r2, r3
 8006386:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800638a:	fbb2 f6f3 	udiv	r6, r2, r3
 800638e:	d32e      	bcc.n	80063ee <quorem+0x96>
 8006390:	f04f 0a00 	mov.w	sl, #0
 8006394:	46c4      	mov	ip, r8
 8006396:	46ae      	mov	lr, r5
 8006398:	46d3      	mov	fp, sl
 800639a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800639e:	b298      	uxth	r0, r3
 80063a0:	fb06 a000 	mla	r0, r6, r0, sl
 80063a4:	0c02      	lsrs	r2, r0, #16
 80063a6:	0c1b      	lsrs	r3, r3, #16
 80063a8:	fb06 2303 	mla	r3, r6, r3, r2
 80063ac:	f8de 2000 	ldr.w	r2, [lr]
 80063b0:	b280      	uxth	r0, r0
 80063b2:	b292      	uxth	r2, r2
 80063b4:	1a12      	subs	r2, r2, r0
 80063b6:	445a      	add	r2, fp
 80063b8:	f8de 0000 	ldr.w	r0, [lr]
 80063bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063c6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063ca:	b292      	uxth	r2, r2
 80063cc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063d0:	45e1      	cmp	r9, ip
 80063d2:	f84e 2b04 	str.w	r2, [lr], #4
 80063d6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063da:	d2de      	bcs.n	800639a <quorem+0x42>
 80063dc:	9b00      	ldr	r3, [sp, #0]
 80063de:	58eb      	ldr	r3, [r5, r3]
 80063e0:	b92b      	cbnz	r3, 80063ee <quorem+0x96>
 80063e2:	9b01      	ldr	r3, [sp, #4]
 80063e4:	3b04      	subs	r3, #4
 80063e6:	429d      	cmp	r5, r3
 80063e8:	461a      	mov	r2, r3
 80063ea:	d32f      	bcc.n	800644c <quorem+0xf4>
 80063ec:	613c      	str	r4, [r7, #16]
 80063ee:	4638      	mov	r0, r7
 80063f0:	f001 f9c6 	bl	8007780 <__mcmp>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	db25      	blt.n	8006444 <quorem+0xec>
 80063f8:	4629      	mov	r1, r5
 80063fa:	2000      	movs	r0, #0
 80063fc:	f858 2b04 	ldr.w	r2, [r8], #4
 8006400:	f8d1 c000 	ldr.w	ip, [r1]
 8006404:	fa1f fe82 	uxth.w	lr, r2
 8006408:	fa1f f38c 	uxth.w	r3, ip
 800640c:	eba3 030e 	sub.w	r3, r3, lr
 8006410:	4403      	add	r3, r0
 8006412:	0c12      	lsrs	r2, r2, #16
 8006414:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006418:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800641c:	b29b      	uxth	r3, r3
 800641e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006422:	45c1      	cmp	r9, r8
 8006424:	f841 3b04 	str.w	r3, [r1], #4
 8006428:	ea4f 4022 	mov.w	r0, r2, asr #16
 800642c:	d2e6      	bcs.n	80063fc <quorem+0xa4>
 800642e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006432:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006436:	b922      	cbnz	r2, 8006442 <quorem+0xea>
 8006438:	3b04      	subs	r3, #4
 800643a:	429d      	cmp	r5, r3
 800643c:	461a      	mov	r2, r3
 800643e:	d30b      	bcc.n	8006458 <quorem+0x100>
 8006440:	613c      	str	r4, [r7, #16]
 8006442:	3601      	adds	r6, #1
 8006444:	4630      	mov	r0, r6
 8006446:	b003      	add	sp, #12
 8006448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800644c:	6812      	ldr	r2, [r2, #0]
 800644e:	3b04      	subs	r3, #4
 8006450:	2a00      	cmp	r2, #0
 8006452:	d1cb      	bne.n	80063ec <quorem+0x94>
 8006454:	3c01      	subs	r4, #1
 8006456:	e7c6      	b.n	80063e6 <quorem+0x8e>
 8006458:	6812      	ldr	r2, [r2, #0]
 800645a:	3b04      	subs	r3, #4
 800645c:	2a00      	cmp	r2, #0
 800645e:	d1ef      	bne.n	8006440 <quorem+0xe8>
 8006460:	3c01      	subs	r4, #1
 8006462:	e7ea      	b.n	800643a <quorem+0xe2>
 8006464:	2000      	movs	r0, #0
 8006466:	e7ee      	b.n	8006446 <quorem+0xee>

08006468 <_dtoa_r>:
 8006468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800646c:	69c7      	ldr	r7, [r0, #28]
 800646e:	b097      	sub	sp, #92	@ 0x5c
 8006470:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006474:	ec55 4b10 	vmov	r4, r5, d0
 8006478:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800647a:	9107      	str	r1, [sp, #28]
 800647c:	4681      	mov	r9, r0
 800647e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006480:	9311      	str	r3, [sp, #68]	@ 0x44
 8006482:	b97f      	cbnz	r7, 80064a4 <_dtoa_r+0x3c>
 8006484:	2010      	movs	r0, #16
 8006486:	f000 fe09 	bl	800709c <malloc>
 800648a:	4602      	mov	r2, r0
 800648c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006490:	b920      	cbnz	r0, 800649c <_dtoa_r+0x34>
 8006492:	4ba9      	ldr	r3, [pc, #676]	@ (8006738 <_dtoa_r+0x2d0>)
 8006494:	21ef      	movs	r1, #239	@ 0xef
 8006496:	48a9      	ldr	r0, [pc, #676]	@ (800673c <_dtoa_r+0x2d4>)
 8006498:	f002 fe02 	bl	80090a0 <__assert_func>
 800649c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80064a0:	6007      	str	r7, [r0, #0]
 80064a2:	60c7      	str	r7, [r0, #12]
 80064a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064a8:	6819      	ldr	r1, [r3, #0]
 80064aa:	b159      	cbz	r1, 80064c4 <_dtoa_r+0x5c>
 80064ac:	685a      	ldr	r2, [r3, #4]
 80064ae:	604a      	str	r2, [r1, #4]
 80064b0:	2301      	movs	r3, #1
 80064b2:	4093      	lsls	r3, r2
 80064b4:	608b      	str	r3, [r1, #8]
 80064b6:	4648      	mov	r0, r9
 80064b8:	f000 fee6 	bl	8007288 <_Bfree>
 80064bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064c0:	2200      	movs	r2, #0
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	1e2b      	subs	r3, r5, #0
 80064c6:	bfb9      	ittee	lt
 80064c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064cc:	9305      	strlt	r3, [sp, #20]
 80064ce:	2300      	movge	r3, #0
 80064d0:	6033      	strge	r3, [r6, #0]
 80064d2:	9f05      	ldr	r7, [sp, #20]
 80064d4:	4b9a      	ldr	r3, [pc, #616]	@ (8006740 <_dtoa_r+0x2d8>)
 80064d6:	bfbc      	itt	lt
 80064d8:	2201      	movlt	r2, #1
 80064da:	6032      	strlt	r2, [r6, #0]
 80064dc:	43bb      	bics	r3, r7
 80064de:	d112      	bne.n	8006506 <_dtoa_r+0x9e>
 80064e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80064e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80064e6:	6013      	str	r3, [r2, #0]
 80064e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80064ec:	4323      	orrs	r3, r4
 80064ee:	f000 855a 	beq.w	8006fa6 <_dtoa_r+0xb3e>
 80064f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006754 <_dtoa_r+0x2ec>
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f000 855c 	beq.w	8006fb6 <_dtoa_r+0xb4e>
 80064fe:	f10a 0303 	add.w	r3, sl, #3
 8006502:	f000 bd56 	b.w	8006fb2 <_dtoa_r+0xb4a>
 8006506:	ed9d 7b04 	vldr	d7, [sp, #16]
 800650a:	2200      	movs	r2, #0
 800650c:	ec51 0b17 	vmov	r0, r1, d7
 8006510:	2300      	movs	r3, #0
 8006512:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006516:	f7fa faf7 	bl	8000b08 <__aeabi_dcmpeq>
 800651a:	4680      	mov	r8, r0
 800651c:	b158      	cbz	r0, 8006536 <_dtoa_r+0xce>
 800651e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006520:	2301      	movs	r3, #1
 8006522:	6013      	str	r3, [r2, #0]
 8006524:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006526:	b113      	cbz	r3, 800652e <_dtoa_r+0xc6>
 8006528:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800652a:	4b86      	ldr	r3, [pc, #536]	@ (8006744 <_dtoa_r+0x2dc>)
 800652c:	6013      	str	r3, [r2, #0]
 800652e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006758 <_dtoa_r+0x2f0>
 8006532:	f000 bd40 	b.w	8006fb6 <_dtoa_r+0xb4e>
 8006536:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800653a:	aa14      	add	r2, sp, #80	@ 0x50
 800653c:	a915      	add	r1, sp, #84	@ 0x54
 800653e:	4648      	mov	r0, r9
 8006540:	f001 fa3e 	bl	80079c0 <__d2b>
 8006544:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006548:	9002      	str	r0, [sp, #8]
 800654a:	2e00      	cmp	r6, #0
 800654c:	d078      	beq.n	8006640 <_dtoa_r+0x1d8>
 800654e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006550:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006558:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800655c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006560:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006564:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006568:	4619      	mov	r1, r3
 800656a:	2200      	movs	r2, #0
 800656c:	4b76      	ldr	r3, [pc, #472]	@ (8006748 <_dtoa_r+0x2e0>)
 800656e:	f7f9 feab 	bl	80002c8 <__aeabi_dsub>
 8006572:	a36b      	add	r3, pc, #428	@ (adr r3, 8006720 <_dtoa_r+0x2b8>)
 8006574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006578:	f7fa f85e 	bl	8000638 <__aeabi_dmul>
 800657c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006728 <_dtoa_r+0x2c0>)
 800657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006582:	f7f9 fea3 	bl	80002cc <__adddf3>
 8006586:	4604      	mov	r4, r0
 8006588:	4630      	mov	r0, r6
 800658a:	460d      	mov	r5, r1
 800658c:	f7f9 ffea 	bl	8000564 <__aeabi_i2d>
 8006590:	a367      	add	r3, pc, #412	@ (adr r3, 8006730 <_dtoa_r+0x2c8>)
 8006592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006596:	f7fa f84f 	bl	8000638 <__aeabi_dmul>
 800659a:	4602      	mov	r2, r0
 800659c:	460b      	mov	r3, r1
 800659e:	4620      	mov	r0, r4
 80065a0:	4629      	mov	r1, r5
 80065a2:	f7f9 fe93 	bl	80002cc <__adddf3>
 80065a6:	4604      	mov	r4, r0
 80065a8:	460d      	mov	r5, r1
 80065aa:	f7fa faf5 	bl	8000b98 <__aeabi_d2iz>
 80065ae:	2200      	movs	r2, #0
 80065b0:	4607      	mov	r7, r0
 80065b2:	2300      	movs	r3, #0
 80065b4:	4620      	mov	r0, r4
 80065b6:	4629      	mov	r1, r5
 80065b8:	f7fa fab0 	bl	8000b1c <__aeabi_dcmplt>
 80065bc:	b140      	cbz	r0, 80065d0 <_dtoa_r+0x168>
 80065be:	4638      	mov	r0, r7
 80065c0:	f7f9 ffd0 	bl	8000564 <__aeabi_i2d>
 80065c4:	4622      	mov	r2, r4
 80065c6:	462b      	mov	r3, r5
 80065c8:	f7fa fa9e 	bl	8000b08 <__aeabi_dcmpeq>
 80065cc:	b900      	cbnz	r0, 80065d0 <_dtoa_r+0x168>
 80065ce:	3f01      	subs	r7, #1
 80065d0:	2f16      	cmp	r7, #22
 80065d2:	d852      	bhi.n	800667a <_dtoa_r+0x212>
 80065d4:	4b5d      	ldr	r3, [pc, #372]	@ (800674c <_dtoa_r+0x2e4>)
 80065d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80065da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065e2:	f7fa fa9b 	bl	8000b1c <__aeabi_dcmplt>
 80065e6:	2800      	cmp	r0, #0
 80065e8:	d049      	beq.n	800667e <_dtoa_r+0x216>
 80065ea:	3f01      	subs	r7, #1
 80065ec:	2300      	movs	r3, #0
 80065ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80065f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065f2:	1b9b      	subs	r3, r3, r6
 80065f4:	1e5a      	subs	r2, r3, #1
 80065f6:	bf45      	ittet	mi
 80065f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80065fc:	9300      	strmi	r3, [sp, #0]
 80065fe:	2300      	movpl	r3, #0
 8006600:	2300      	movmi	r3, #0
 8006602:	9206      	str	r2, [sp, #24]
 8006604:	bf54      	ite	pl
 8006606:	9300      	strpl	r3, [sp, #0]
 8006608:	9306      	strmi	r3, [sp, #24]
 800660a:	2f00      	cmp	r7, #0
 800660c:	db39      	blt.n	8006682 <_dtoa_r+0x21a>
 800660e:	9b06      	ldr	r3, [sp, #24]
 8006610:	970d      	str	r7, [sp, #52]	@ 0x34
 8006612:	443b      	add	r3, r7
 8006614:	9306      	str	r3, [sp, #24]
 8006616:	2300      	movs	r3, #0
 8006618:	9308      	str	r3, [sp, #32]
 800661a:	9b07      	ldr	r3, [sp, #28]
 800661c:	2b09      	cmp	r3, #9
 800661e:	d863      	bhi.n	80066e8 <_dtoa_r+0x280>
 8006620:	2b05      	cmp	r3, #5
 8006622:	bfc4      	itt	gt
 8006624:	3b04      	subgt	r3, #4
 8006626:	9307      	strgt	r3, [sp, #28]
 8006628:	9b07      	ldr	r3, [sp, #28]
 800662a:	f1a3 0302 	sub.w	r3, r3, #2
 800662e:	bfcc      	ite	gt
 8006630:	2400      	movgt	r4, #0
 8006632:	2401      	movle	r4, #1
 8006634:	2b03      	cmp	r3, #3
 8006636:	d863      	bhi.n	8006700 <_dtoa_r+0x298>
 8006638:	e8df f003 	tbb	[pc, r3]
 800663c:	2b375452 	.word	0x2b375452
 8006640:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006644:	441e      	add	r6, r3
 8006646:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800664a:	2b20      	cmp	r3, #32
 800664c:	bfc1      	itttt	gt
 800664e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006652:	409f      	lslgt	r7, r3
 8006654:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006658:	fa24 f303 	lsrgt.w	r3, r4, r3
 800665c:	bfd6      	itet	le
 800665e:	f1c3 0320 	rsble	r3, r3, #32
 8006662:	ea47 0003 	orrgt.w	r0, r7, r3
 8006666:	fa04 f003 	lslle.w	r0, r4, r3
 800666a:	f7f9 ff6b 	bl	8000544 <__aeabi_ui2d>
 800666e:	2201      	movs	r2, #1
 8006670:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006674:	3e01      	subs	r6, #1
 8006676:	9212      	str	r2, [sp, #72]	@ 0x48
 8006678:	e776      	b.n	8006568 <_dtoa_r+0x100>
 800667a:	2301      	movs	r3, #1
 800667c:	e7b7      	b.n	80065ee <_dtoa_r+0x186>
 800667e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006680:	e7b6      	b.n	80065f0 <_dtoa_r+0x188>
 8006682:	9b00      	ldr	r3, [sp, #0]
 8006684:	1bdb      	subs	r3, r3, r7
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	427b      	negs	r3, r7
 800668a:	9308      	str	r3, [sp, #32]
 800668c:	2300      	movs	r3, #0
 800668e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006690:	e7c3      	b.n	800661a <_dtoa_r+0x1b2>
 8006692:	2301      	movs	r3, #1
 8006694:	9309      	str	r3, [sp, #36]	@ 0x24
 8006696:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006698:	eb07 0b03 	add.w	fp, r7, r3
 800669c:	f10b 0301 	add.w	r3, fp, #1
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	9303      	str	r3, [sp, #12]
 80066a4:	bfb8      	it	lt
 80066a6:	2301      	movlt	r3, #1
 80066a8:	e006      	b.n	80066b8 <_dtoa_r+0x250>
 80066aa:	2301      	movs	r3, #1
 80066ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80066ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	dd28      	ble.n	8006706 <_dtoa_r+0x29e>
 80066b4:	469b      	mov	fp, r3
 80066b6:	9303      	str	r3, [sp, #12]
 80066b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80066bc:	2100      	movs	r1, #0
 80066be:	2204      	movs	r2, #4
 80066c0:	f102 0514 	add.w	r5, r2, #20
 80066c4:	429d      	cmp	r5, r3
 80066c6:	d926      	bls.n	8006716 <_dtoa_r+0x2ae>
 80066c8:	6041      	str	r1, [r0, #4]
 80066ca:	4648      	mov	r0, r9
 80066cc:	f000 fd9c 	bl	8007208 <_Balloc>
 80066d0:	4682      	mov	sl, r0
 80066d2:	2800      	cmp	r0, #0
 80066d4:	d142      	bne.n	800675c <_dtoa_r+0x2f4>
 80066d6:	4b1e      	ldr	r3, [pc, #120]	@ (8006750 <_dtoa_r+0x2e8>)
 80066d8:	4602      	mov	r2, r0
 80066da:	f240 11af 	movw	r1, #431	@ 0x1af
 80066de:	e6da      	b.n	8006496 <_dtoa_r+0x2e>
 80066e0:	2300      	movs	r3, #0
 80066e2:	e7e3      	b.n	80066ac <_dtoa_r+0x244>
 80066e4:	2300      	movs	r3, #0
 80066e6:	e7d5      	b.n	8006694 <_dtoa_r+0x22c>
 80066e8:	2401      	movs	r4, #1
 80066ea:	2300      	movs	r3, #0
 80066ec:	9307      	str	r3, [sp, #28]
 80066ee:	9409      	str	r4, [sp, #36]	@ 0x24
 80066f0:	f04f 3bff 	mov.w	fp, #4294967295
 80066f4:	2200      	movs	r2, #0
 80066f6:	f8cd b00c 	str.w	fp, [sp, #12]
 80066fa:	2312      	movs	r3, #18
 80066fc:	920c      	str	r2, [sp, #48]	@ 0x30
 80066fe:	e7db      	b.n	80066b8 <_dtoa_r+0x250>
 8006700:	2301      	movs	r3, #1
 8006702:	9309      	str	r3, [sp, #36]	@ 0x24
 8006704:	e7f4      	b.n	80066f0 <_dtoa_r+0x288>
 8006706:	f04f 0b01 	mov.w	fp, #1
 800670a:	f8cd b00c 	str.w	fp, [sp, #12]
 800670e:	465b      	mov	r3, fp
 8006710:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006714:	e7d0      	b.n	80066b8 <_dtoa_r+0x250>
 8006716:	3101      	adds	r1, #1
 8006718:	0052      	lsls	r2, r2, #1
 800671a:	e7d1      	b.n	80066c0 <_dtoa_r+0x258>
 800671c:	f3af 8000 	nop.w
 8006720:	636f4361 	.word	0x636f4361
 8006724:	3fd287a7 	.word	0x3fd287a7
 8006728:	8b60c8b3 	.word	0x8b60c8b3
 800672c:	3fc68a28 	.word	0x3fc68a28
 8006730:	509f79fb 	.word	0x509f79fb
 8006734:	3fd34413 	.word	0x3fd34413
 8006738:	080099da 	.word	0x080099da
 800673c:	080099f1 	.word	0x080099f1
 8006740:	7ff00000 	.word	0x7ff00000
 8006744:	080099a5 	.word	0x080099a5
 8006748:	3ff80000 	.word	0x3ff80000
 800674c:	08009ba0 	.word	0x08009ba0
 8006750:	08009a49 	.word	0x08009a49
 8006754:	080099d6 	.word	0x080099d6
 8006758:	080099a4 	.word	0x080099a4
 800675c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006760:	6018      	str	r0, [r3, #0]
 8006762:	9b03      	ldr	r3, [sp, #12]
 8006764:	2b0e      	cmp	r3, #14
 8006766:	f200 80a1 	bhi.w	80068ac <_dtoa_r+0x444>
 800676a:	2c00      	cmp	r4, #0
 800676c:	f000 809e 	beq.w	80068ac <_dtoa_r+0x444>
 8006770:	2f00      	cmp	r7, #0
 8006772:	dd33      	ble.n	80067dc <_dtoa_r+0x374>
 8006774:	4b9c      	ldr	r3, [pc, #624]	@ (80069e8 <_dtoa_r+0x580>)
 8006776:	f007 020f 	and.w	r2, r7, #15
 800677a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800677e:	ed93 7b00 	vldr	d7, [r3]
 8006782:	05f8      	lsls	r0, r7, #23
 8006784:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006788:	ea4f 1427 	mov.w	r4, r7, asr #4
 800678c:	d516      	bpl.n	80067bc <_dtoa_r+0x354>
 800678e:	4b97      	ldr	r3, [pc, #604]	@ (80069ec <_dtoa_r+0x584>)
 8006790:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006794:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006798:	f7fa f878 	bl	800088c <__aeabi_ddiv>
 800679c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067a0:	f004 040f 	and.w	r4, r4, #15
 80067a4:	2603      	movs	r6, #3
 80067a6:	4d91      	ldr	r5, [pc, #580]	@ (80069ec <_dtoa_r+0x584>)
 80067a8:	b954      	cbnz	r4, 80067c0 <_dtoa_r+0x358>
 80067aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80067ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067b2:	f7fa f86b 	bl	800088c <__aeabi_ddiv>
 80067b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067ba:	e028      	b.n	800680e <_dtoa_r+0x3a6>
 80067bc:	2602      	movs	r6, #2
 80067be:	e7f2      	b.n	80067a6 <_dtoa_r+0x33e>
 80067c0:	07e1      	lsls	r1, r4, #31
 80067c2:	d508      	bpl.n	80067d6 <_dtoa_r+0x36e>
 80067c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80067c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067cc:	f7f9 ff34 	bl	8000638 <__aeabi_dmul>
 80067d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80067d4:	3601      	adds	r6, #1
 80067d6:	1064      	asrs	r4, r4, #1
 80067d8:	3508      	adds	r5, #8
 80067da:	e7e5      	b.n	80067a8 <_dtoa_r+0x340>
 80067dc:	f000 80af 	beq.w	800693e <_dtoa_r+0x4d6>
 80067e0:	427c      	negs	r4, r7
 80067e2:	4b81      	ldr	r3, [pc, #516]	@ (80069e8 <_dtoa_r+0x580>)
 80067e4:	4d81      	ldr	r5, [pc, #516]	@ (80069ec <_dtoa_r+0x584>)
 80067e6:	f004 020f 	and.w	r2, r4, #15
 80067ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067f6:	f7f9 ff1f 	bl	8000638 <__aeabi_dmul>
 80067fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067fe:	1124      	asrs	r4, r4, #4
 8006800:	2300      	movs	r3, #0
 8006802:	2602      	movs	r6, #2
 8006804:	2c00      	cmp	r4, #0
 8006806:	f040 808f 	bne.w	8006928 <_dtoa_r+0x4c0>
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1d3      	bne.n	80067b6 <_dtoa_r+0x34e>
 800680e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006810:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	f000 8094 	beq.w	8006942 <_dtoa_r+0x4da>
 800681a:	4b75      	ldr	r3, [pc, #468]	@ (80069f0 <_dtoa_r+0x588>)
 800681c:	2200      	movs	r2, #0
 800681e:	4620      	mov	r0, r4
 8006820:	4629      	mov	r1, r5
 8006822:	f7fa f97b 	bl	8000b1c <__aeabi_dcmplt>
 8006826:	2800      	cmp	r0, #0
 8006828:	f000 808b 	beq.w	8006942 <_dtoa_r+0x4da>
 800682c:	9b03      	ldr	r3, [sp, #12]
 800682e:	2b00      	cmp	r3, #0
 8006830:	f000 8087 	beq.w	8006942 <_dtoa_r+0x4da>
 8006834:	f1bb 0f00 	cmp.w	fp, #0
 8006838:	dd34      	ble.n	80068a4 <_dtoa_r+0x43c>
 800683a:	4620      	mov	r0, r4
 800683c:	4b6d      	ldr	r3, [pc, #436]	@ (80069f4 <_dtoa_r+0x58c>)
 800683e:	2200      	movs	r2, #0
 8006840:	4629      	mov	r1, r5
 8006842:	f7f9 fef9 	bl	8000638 <__aeabi_dmul>
 8006846:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800684a:	f107 38ff 	add.w	r8, r7, #4294967295
 800684e:	3601      	adds	r6, #1
 8006850:	465c      	mov	r4, fp
 8006852:	4630      	mov	r0, r6
 8006854:	f7f9 fe86 	bl	8000564 <__aeabi_i2d>
 8006858:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800685c:	f7f9 feec 	bl	8000638 <__aeabi_dmul>
 8006860:	4b65      	ldr	r3, [pc, #404]	@ (80069f8 <_dtoa_r+0x590>)
 8006862:	2200      	movs	r2, #0
 8006864:	f7f9 fd32 	bl	80002cc <__adddf3>
 8006868:	4605      	mov	r5, r0
 800686a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800686e:	2c00      	cmp	r4, #0
 8006870:	d16a      	bne.n	8006948 <_dtoa_r+0x4e0>
 8006872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006876:	4b61      	ldr	r3, [pc, #388]	@ (80069fc <_dtoa_r+0x594>)
 8006878:	2200      	movs	r2, #0
 800687a:	f7f9 fd25 	bl	80002c8 <__aeabi_dsub>
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006886:	462a      	mov	r2, r5
 8006888:	4633      	mov	r3, r6
 800688a:	f7fa f965 	bl	8000b58 <__aeabi_dcmpgt>
 800688e:	2800      	cmp	r0, #0
 8006890:	f040 8298 	bne.w	8006dc4 <_dtoa_r+0x95c>
 8006894:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006898:	462a      	mov	r2, r5
 800689a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800689e:	f7fa f93d 	bl	8000b1c <__aeabi_dcmplt>
 80068a2:	bb38      	cbnz	r0, 80068f4 <_dtoa_r+0x48c>
 80068a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80068a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80068ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f2c0 8157 	blt.w	8006b62 <_dtoa_r+0x6fa>
 80068b4:	2f0e      	cmp	r7, #14
 80068b6:	f300 8154 	bgt.w	8006b62 <_dtoa_r+0x6fa>
 80068ba:	4b4b      	ldr	r3, [pc, #300]	@ (80069e8 <_dtoa_r+0x580>)
 80068bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068c0:	ed93 7b00 	vldr	d7, [r3]
 80068c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	ed8d 7b00 	vstr	d7, [sp]
 80068cc:	f280 80e5 	bge.w	8006a9a <_dtoa_r+0x632>
 80068d0:	9b03      	ldr	r3, [sp, #12]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	f300 80e1 	bgt.w	8006a9a <_dtoa_r+0x632>
 80068d8:	d10c      	bne.n	80068f4 <_dtoa_r+0x48c>
 80068da:	4b48      	ldr	r3, [pc, #288]	@ (80069fc <_dtoa_r+0x594>)
 80068dc:	2200      	movs	r2, #0
 80068de:	ec51 0b17 	vmov	r0, r1, d7
 80068e2:	f7f9 fea9 	bl	8000638 <__aeabi_dmul>
 80068e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068ea:	f7fa f92b 	bl	8000b44 <__aeabi_dcmpge>
 80068ee:	2800      	cmp	r0, #0
 80068f0:	f000 8266 	beq.w	8006dc0 <_dtoa_r+0x958>
 80068f4:	2400      	movs	r4, #0
 80068f6:	4625      	mov	r5, r4
 80068f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068fa:	4656      	mov	r6, sl
 80068fc:	ea6f 0803 	mvn.w	r8, r3
 8006900:	2700      	movs	r7, #0
 8006902:	4621      	mov	r1, r4
 8006904:	4648      	mov	r0, r9
 8006906:	f000 fcbf 	bl	8007288 <_Bfree>
 800690a:	2d00      	cmp	r5, #0
 800690c:	f000 80bd 	beq.w	8006a8a <_dtoa_r+0x622>
 8006910:	b12f      	cbz	r7, 800691e <_dtoa_r+0x4b6>
 8006912:	42af      	cmp	r7, r5
 8006914:	d003      	beq.n	800691e <_dtoa_r+0x4b6>
 8006916:	4639      	mov	r1, r7
 8006918:	4648      	mov	r0, r9
 800691a:	f000 fcb5 	bl	8007288 <_Bfree>
 800691e:	4629      	mov	r1, r5
 8006920:	4648      	mov	r0, r9
 8006922:	f000 fcb1 	bl	8007288 <_Bfree>
 8006926:	e0b0      	b.n	8006a8a <_dtoa_r+0x622>
 8006928:	07e2      	lsls	r2, r4, #31
 800692a:	d505      	bpl.n	8006938 <_dtoa_r+0x4d0>
 800692c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006930:	f7f9 fe82 	bl	8000638 <__aeabi_dmul>
 8006934:	3601      	adds	r6, #1
 8006936:	2301      	movs	r3, #1
 8006938:	1064      	asrs	r4, r4, #1
 800693a:	3508      	adds	r5, #8
 800693c:	e762      	b.n	8006804 <_dtoa_r+0x39c>
 800693e:	2602      	movs	r6, #2
 8006940:	e765      	b.n	800680e <_dtoa_r+0x3a6>
 8006942:	9c03      	ldr	r4, [sp, #12]
 8006944:	46b8      	mov	r8, r7
 8006946:	e784      	b.n	8006852 <_dtoa_r+0x3ea>
 8006948:	4b27      	ldr	r3, [pc, #156]	@ (80069e8 <_dtoa_r+0x580>)
 800694a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800694c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006950:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006954:	4454      	add	r4, sl
 8006956:	2900      	cmp	r1, #0
 8006958:	d054      	beq.n	8006a04 <_dtoa_r+0x59c>
 800695a:	4929      	ldr	r1, [pc, #164]	@ (8006a00 <_dtoa_r+0x598>)
 800695c:	2000      	movs	r0, #0
 800695e:	f7f9 ff95 	bl	800088c <__aeabi_ddiv>
 8006962:	4633      	mov	r3, r6
 8006964:	462a      	mov	r2, r5
 8006966:	f7f9 fcaf 	bl	80002c8 <__aeabi_dsub>
 800696a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800696e:	4656      	mov	r6, sl
 8006970:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006974:	f7fa f910 	bl	8000b98 <__aeabi_d2iz>
 8006978:	4605      	mov	r5, r0
 800697a:	f7f9 fdf3 	bl	8000564 <__aeabi_i2d>
 800697e:	4602      	mov	r2, r0
 8006980:	460b      	mov	r3, r1
 8006982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006986:	f7f9 fc9f 	bl	80002c8 <__aeabi_dsub>
 800698a:	3530      	adds	r5, #48	@ 0x30
 800698c:	4602      	mov	r2, r0
 800698e:	460b      	mov	r3, r1
 8006990:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006994:	f806 5b01 	strb.w	r5, [r6], #1
 8006998:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800699c:	f7fa f8be 	bl	8000b1c <__aeabi_dcmplt>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	d172      	bne.n	8006a8a <_dtoa_r+0x622>
 80069a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069a8:	4911      	ldr	r1, [pc, #68]	@ (80069f0 <_dtoa_r+0x588>)
 80069aa:	2000      	movs	r0, #0
 80069ac:	f7f9 fc8c 	bl	80002c8 <__aeabi_dsub>
 80069b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80069b4:	f7fa f8b2 	bl	8000b1c <__aeabi_dcmplt>
 80069b8:	2800      	cmp	r0, #0
 80069ba:	f040 80b4 	bne.w	8006b26 <_dtoa_r+0x6be>
 80069be:	42a6      	cmp	r6, r4
 80069c0:	f43f af70 	beq.w	80068a4 <_dtoa_r+0x43c>
 80069c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80069c8:	4b0a      	ldr	r3, [pc, #40]	@ (80069f4 <_dtoa_r+0x58c>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	f7f9 fe34 	bl	8000638 <__aeabi_dmul>
 80069d0:	4b08      	ldr	r3, [pc, #32]	@ (80069f4 <_dtoa_r+0x58c>)
 80069d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80069d6:	2200      	movs	r2, #0
 80069d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069dc:	f7f9 fe2c 	bl	8000638 <__aeabi_dmul>
 80069e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069e4:	e7c4      	b.n	8006970 <_dtoa_r+0x508>
 80069e6:	bf00      	nop
 80069e8:	08009ba0 	.word	0x08009ba0
 80069ec:	08009b78 	.word	0x08009b78
 80069f0:	3ff00000 	.word	0x3ff00000
 80069f4:	40240000 	.word	0x40240000
 80069f8:	401c0000 	.word	0x401c0000
 80069fc:	40140000 	.word	0x40140000
 8006a00:	3fe00000 	.word	0x3fe00000
 8006a04:	4631      	mov	r1, r6
 8006a06:	4628      	mov	r0, r5
 8006a08:	f7f9 fe16 	bl	8000638 <__aeabi_dmul>
 8006a0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006a10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006a12:	4656      	mov	r6, sl
 8006a14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a18:	f7fa f8be 	bl	8000b98 <__aeabi_d2iz>
 8006a1c:	4605      	mov	r5, r0
 8006a1e:	f7f9 fda1 	bl	8000564 <__aeabi_i2d>
 8006a22:	4602      	mov	r2, r0
 8006a24:	460b      	mov	r3, r1
 8006a26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a2a:	f7f9 fc4d 	bl	80002c8 <__aeabi_dsub>
 8006a2e:	3530      	adds	r5, #48	@ 0x30
 8006a30:	f806 5b01 	strb.w	r5, [r6], #1
 8006a34:	4602      	mov	r2, r0
 8006a36:	460b      	mov	r3, r1
 8006a38:	42a6      	cmp	r6, r4
 8006a3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a3e:	f04f 0200 	mov.w	r2, #0
 8006a42:	d124      	bne.n	8006a8e <_dtoa_r+0x626>
 8006a44:	4baf      	ldr	r3, [pc, #700]	@ (8006d04 <_dtoa_r+0x89c>)
 8006a46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006a4a:	f7f9 fc3f 	bl	80002cc <__adddf3>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	460b      	mov	r3, r1
 8006a52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a56:	f7fa f87f 	bl	8000b58 <__aeabi_dcmpgt>
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	d163      	bne.n	8006b26 <_dtoa_r+0x6be>
 8006a5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006a62:	49a8      	ldr	r1, [pc, #672]	@ (8006d04 <_dtoa_r+0x89c>)
 8006a64:	2000      	movs	r0, #0
 8006a66:	f7f9 fc2f 	bl	80002c8 <__aeabi_dsub>
 8006a6a:	4602      	mov	r2, r0
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a72:	f7fa f853 	bl	8000b1c <__aeabi_dcmplt>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f43f af14 	beq.w	80068a4 <_dtoa_r+0x43c>
 8006a7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006a7e:	1e73      	subs	r3, r6, #1
 8006a80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006a86:	2b30      	cmp	r3, #48	@ 0x30
 8006a88:	d0f8      	beq.n	8006a7c <_dtoa_r+0x614>
 8006a8a:	4647      	mov	r7, r8
 8006a8c:	e03b      	b.n	8006b06 <_dtoa_r+0x69e>
 8006a8e:	4b9e      	ldr	r3, [pc, #632]	@ (8006d08 <_dtoa_r+0x8a0>)
 8006a90:	f7f9 fdd2 	bl	8000638 <__aeabi_dmul>
 8006a94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a98:	e7bc      	b.n	8006a14 <_dtoa_r+0x5ac>
 8006a9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006a9e:	4656      	mov	r6, sl
 8006aa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	f7f9 fef0 	bl	800088c <__aeabi_ddiv>
 8006aac:	f7fa f874 	bl	8000b98 <__aeabi_d2iz>
 8006ab0:	4680      	mov	r8, r0
 8006ab2:	f7f9 fd57 	bl	8000564 <__aeabi_i2d>
 8006ab6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006aba:	f7f9 fdbd 	bl	8000638 <__aeabi_dmul>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	4629      	mov	r1, r5
 8006ac6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006aca:	f7f9 fbfd 	bl	80002c8 <__aeabi_dsub>
 8006ace:	f806 4b01 	strb.w	r4, [r6], #1
 8006ad2:	9d03      	ldr	r5, [sp, #12]
 8006ad4:	eba6 040a 	sub.w	r4, r6, sl
 8006ad8:	42a5      	cmp	r5, r4
 8006ada:	4602      	mov	r2, r0
 8006adc:	460b      	mov	r3, r1
 8006ade:	d133      	bne.n	8006b48 <_dtoa_r+0x6e0>
 8006ae0:	f7f9 fbf4 	bl	80002cc <__adddf3>
 8006ae4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ae8:	4604      	mov	r4, r0
 8006aea:	460d      	mov	r5, r1
 8006aec:	f7fa f834 	bl	8000b58 <__aeabi_dcmpgt>
 8006af0:	b9c0      	cbnz	r0, 8006b24 <_dtoa_r+0x6bc>
 8006af2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006af6:	4620      	mov	r0, r4
 8006af8:	4629      	mov	r1, r5
 8006afa:	f7fa f805 	bl	8000b08 <__aeabi_dcmpeq>
 8006afe:	b110      	cbz	r0, 8006b06 <_dtoa_r+0x69e>
 8006b00:	f018 0f01 	tst.w	r8, #1
 8006b04:	d10e      	bne.n	8006b24 <_dtoa_r+0x6bc>
 8006b06:	9902      	ldr	r1, [sp, #8]
 8006b08:	4648      	mov	r0, r9
 8006b0a:	f000 fbbd 	bl	8007288 <_Bfree>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	7033      	strb	r3, [r6, #0]
 8006b12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006b14:	3701      	adds	r7, #1
 8006b16:	601f      	str	r7, [r3, #0]
 8006b18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	f000 824b 	beq.w	8006fb6 <_dtoa_r+0xb4e>
 8006b20:	601e      	str	r6, [r3, #0]
 8006b22:	e248      	b.n	8006fb6 <_dtoa_r+0xb4e>
 8006b24:	46b8      	mov	r8, r7
 8006b26:	4633      	mov	r3, r6
 8006b28:	461e      	mov	r6, r3
 8006b2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b2e:	2a39      	cmp	r2, #57	@ 0x39
 8006b30:	d106      	bne.n	8006b40 <_dtoa_r+0x6d8>
 8006b32:	459a      	cmp	sl, r3
 8006b34:	d1f8      	bne.n	8006b28 <_dtoa_r+0x6c0>
 8006b36:	2230      	movs	r2, #48	@ 0x30
 8006b38:	f108 0801 	add.w	r8, r8, #1
 8006b3c:	f88a 2000 	strb.w	r2, [sl]
 8006b40:	781a      	ldrb	r2, [r3, #0]
 8006b42:	3201      	adds	r2, #1
 8006b44:	701a      	strb	r2, [r3, #0]
 8006b46:	e7a0      	b.n	8006a8a <_dtoa_r+0x622>
 8006b48:	4b6f      	ldr	r3, [pc, #444]	@ (8006d08 <_dtoa_r+0x8a0>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f7f9 fd74 	bl	8000638 <__aeabi_dmul>
 8006b50:	2200      	movs	r2, #0
 8006b52:	2300      	movs	r3, #0
 8006b54:	4604      	mov	r4, r0
 8006b56:	460d      	mov	r5, r1
 8006b58:	f7f9 ffd6 	bl	8000b08 <__aeabi_dcmpeq>
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d09f      	beq.n	8006aa0 <_dtoa_r+0x638>
 8006b60:	e7d1      	b.n	8006b06 <_dtoa_r+0x69e>
 8006b62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b64:	2a00      	cmp	r2, #0
 8006b66:	f000 80ea 	beq.w	8006d3e <_dtoa_r+0x8d6>
 8006b6a:	9a07      	ldr	r2, [sp, #28]
 8006b6c:	2a01      	cmp	r2, #1
 8006b6e:	f300 80cd 	bgt.w	8006d0c <_dtoa_r+0x8a4>
 8006b72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006b74:	2a00      	cmp	r2, #0
 8006b76:	f000 80c1 	beq.w	8006cfc <_dtoa_r+0x894>
 8006b7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006b7e:	9c08      	ldr	r4, [sp, #32]
 8006b80:	9e00      	ldr	r6, [sp, #0]
 8006b82:	9a00      	ldr	r2, [sp, #0]
 8006b84:	441a      	add	r2, r3
 8006b86:	9200      	str	r2, [sp, #0]
 8006b88:	9a06      	ldr	r2, [sp, #24]
 8006b8a:	2101      	movs	r1, #1
 8006b8c:	441a      	add	r2, r3
 8006b8e:	4648      	mov	r0, r9
 8006b90:	9206      	str	r2, [sp, #24]
 8006b92:	f000 fc77 	bl	8007484 <__i2b>
 8006b96:	4605      	mov	r5, r0
 8006b98:	b166      	cbz	r6, 8006bb4 <_dtoa_r+0x74c>
 8006b9a:	9b06      	ldr	r3, [sp, #24]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	dd09      	ble.n	8006bb4 <_dtoa_r+0x74c>
 8006ba0:	42b3      	cmp	r3, r6
 8006ba2:	9a00      	ldr	r2, [sp, #0]
 8006ba4:	bfa8      	it	ge
 8006ba6:	4633      	movge	r3, r6
 8006ba8:	1ad2      	subs	r2, r2, r3
 8006baa:	9200      	str	r2, [sp, #0]
 8006bac:	9a06      	ldr	r2, [sp, #24]
 8006bae:	1af6      	subs	r6, r6, r3
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	9306      	str	r3, [sp, #24]
 8006bb4:	9b08      	ldr	r3, [sp, #32]
 8006bb6:	b30b      	cbz	r3, 8006bfc <_dtoa_r+0x794>
 8006bb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f000 80c6 	beq.w	8006d4c <_dtoa_r+0x8e4>
 8006bc0:	2c00      	cmp	r4, #0
 8006bc2:	f000 80c0 	beq.w	8006d46 <_dtoa_r+0x8de>
 8006bc6:	4629      	mov	r1, r5
 8006bc8:	4622      	mov	r2, r4
 8006bca:	4648      	mov	r0, r9
 8006bcc:	f000 fd12 	bl	80075f4 <__pow5mult>
 8006bd0:	9a02      	ldr	r2, [sp, #8]
 8006bd2:	4601      	mov	r1, r0
 8006bd4:	4605      	mov	r5, r0
 8006bd6:	4648      	mov	r0, r9
 8006bd8:	f000 fc6a 	bl	80074b0 <__multiply>
 8006bdc:	9902      	ldr	r1, [sp, #8]
 8006bde:	4680      	mov	r8, r0
 8006be0:	4648      	mov	r0, r9
 8006be2:	f000 fb51 	bl	8007288 <_Bfree>
 8006be6:	9b08      	ldr	r3, [sp, #32]
 8006be8:	1b1b      	subs	r3, r3, r4
 8006bea:	9308      	str	r3, [sp, #32]
 8006bec:	f000 80b1 	beq.w	8006d52 <_dtoa_r+0x8ea>
 8006bf0:	9a08      	ldr	r2, [sp, #32]
 8006bf2:	4641      	mov	r1, r8
 8006bf4:	4648      	mov	r0, r9
 8006bf6:	f000 fcfd 	bl	80075f4 <__pow5mult>
 8006bfa:	9002      	str	r0, [sp, #8]
 8006bfc:	2101      	movs	r1, #1
 8006bfe:	4648      	mov	r0, r9
 8006c00:	f000 fc40 	bl	8007484 <__i2b>
 8006c04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c06:	4604      	mov	r4, r0
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f000 81d8 	beq.w	8006fbe <_dtoa_r+0xb56>
 8006c0e:	461a      	mov	r2, r3
 8006c10:	4601      	mov	r1, r0
 8006c12:	4648      	mov	r0, r9
 8006c14:	f000 fcee 	bl	80075f4 <__pow5mult>
 8006c18:	9b07      	ldr	r3, [sp, #28]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	4604      	mov	r4, r0
 8006c1e:	f300 809f 	bgt.w	8006d60 <_dtoa_r+0x8f8>
 8006c22:	9b04      	ldr	r3, [sp, #16]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	f040 8097 	bne.w	8006d58 <_dtoa_r+0x8f0>
 8006c2a:	9b05      	ldr	r3, [sp, #20]
 8006c2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f040 8093 	bne.w	8006d5c <_dtoa_r+0x8f4>
 8006c36:	9b05      	ldr	r3, [sp, #20]
 8006c38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c3c:	0d1b      	lsrs	r3, r3, #20
 8006c3e:	051b      	lsls	r3, r3, #20
 8006c40:	b133      	cbz	r3, 8006c50 <_dtoa_r+0x7e8>
 8006c42:	9b00      	ldr	r3, [sp, #0]
 8006c44:	3301      	adds	r3, #1
 8006c46:	9300      	str	r3, [sp, #0]
 8006c48:	9b06      	ldr	r3, [sp, #24]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	9306      	str	r3, [sp, #24]
 8006c4e:	2301      	movs	r3, #1
 8006c50:	9308      	str	r3, [sp, #32]
 8006c52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	f000 81b8 	beq.w	8006fca <_dtoa_r+0xb62>
 8006c5a:	6923      	ldr	r3, [r4, #16]
 8006c5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c60:	6918      	ldr	r0, [r3, #16]
 8006c62:	f000 fbc3 	bl	80073ec <__hi0bits>
 8006c66:	f1c0 0020 	rsb	r0, r0, #32
 8006c6a:	9b06      	ldr	r3, [sp, #24]
 8006c6c:	4418      	add	r0, r3
 8006c6e:	f010 001f 	ands.w	r0, r0, #31
 8006c72:	f000 8082 	beq.w	8006d7a <_dtoa_r+0x912>
 8006c76:	f1c0 0320 	rsb	r3, r0, #32
 8006c7a:	2b04      	cmp	r3, #4
 8006c7c:	dd73      	ble.n	8006d66 <_dtoa_r+0x8fe>
 8006c7e:	9b00      	ldr	r3, [sp, #0]
 8006c80:	f1c0 001c 	rsb	r0, r0, #28
 8006c84:	4403      	add	r3, r0
 8006c86:	9300      	str	r3, [sp, #0]
 8006c88:	9b06      	ldr	r3, [sp, #24]
 8006c8a:	4403      	add	r3, r0
 8006c8c:	4406      	add	r6, r0
 8006c8e:	9306      	str	r3, [sp, #24]
 8006c90:	9b00      	ldr	r3, [sp, #0]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	dd05      	ble.n	8006ca2 <_dtoa_r+0x83a>
 8006c96:	9902      	ldr	r1, [sp, #8]
 8006c98:	461a      	mov	r2, r3
 8006c9a:	4648      	mov	r0, r9
 8006c9c:	f000 fd04 	bl	80076a8 <__lshift>
 8006ca0:	9002      	str	r0, [sp, #8]
 8006ca2:	9b06      	ldr	r3, [sp, #24]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	dd05      	ble.n	8006cb4 <_dtoa_r+0x84c>
 8006ca8:	4621      	mov	r1, r4
 8006caa:	461a      	mov	r2, r3
 8006cac:	4648      	mov	r0, r9
 8006cae:	f000 fcfb 	bl	80076a8 <__lshift>
 8006cb2:	4604      	mov	r4, r0
 8006cb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d061      	beq.n	8006d7e <_dtoa_r+0x916>
 8006cba:	9802      	ldr	r0, [sp, #8]
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	f000 fd5f 	bl	8007780 <__mcmp>
 8006cc2:	2800      	cmp	r0, #0
 8006cc4:	da5b      	bge.n	8006d7e <_dtoa_r+0x916>
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	9902      	ldr	r1, [sp, #8]
 8006cca:	220a      	movs	r2, #10
 8006ccc:	4648      	mov	r0, r9
 8006cce:	f000 fafd 	bl	80072cc <__multadd>
 8006cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd4:	9002      	str	r0, [sp, #8]
 8006cd6:	f107 38ff 	add.w	r8, r7, #4294967295
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	f000 8177 	beq.w	8006fce <_dtoa_r+0xb66>
 8006ce0:	4629      	mov	r1, r5
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	220a      	movs	r2, #10
 8006ce6:	4648      	mov	r0, r9
 8006ce8:	f000 faf0 	bl	80072cc <__multadd>
 8006cec:	f1bb 0f00 	cmp.w	fp, #0
 8006cf0:	4605      	mov	r5, r0
 8006cf2:	dc6f      	bgt.n	8006dd4 <_dtoa_r+0x96c>
 8006cf4:	9b07      	ldr	r3, [sp, #28]
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	dc49      	bgt.n	8006d8e <_dtoa_r+0x926>
 8006cfa:	e06b      	b.n	8006dd4 <_dtoa_r+0x96c>
 8006cfc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006cfe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006d02:	e73c      	b.n	8006b7e <_dtoa_r+0x716>
 8006d04:	3fe00000 	.word	0x3fe00000
 8006d08:	40240000 	.word	0x40240000
 8006d0c:	9b03      	ldr	r3, [sp, #12]
 8006d0e:	1e5c      	subs	r4, r3, #1
 8006d10:	9b08      	ldr	r3, [sp, #32]
 8006d12:	42a3      	cmp	r3, r4
 8006d14:	db09      	blt.n	8006d2a <_dtoa_r+0x8c2>
 8006d16:	1b1c      	subs	r4, r3, r4
 8006d18:	9b03      	ldr	r3, [sp, #12]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	f6bf af30 	bge.w	8006b80 <_dtoa_r+0x718>
 8006d20:	9b00      	ldr	r3, [sp, #0]
 8006d22:	9a03      	ldr	r2, [sp, #12]
 8006d24:	1a9e      	subs	r6, r3, r2
 8006d26:	2300      	movs	r3, #0
 8006d28:	e72b      	b.n	8006b82 <_dtoa_r+0x71a>
 8006d2a:	9b08      	ldr	r3, [sp, #32]
 8006d2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d2e:	9408      	str	r4, [sp, #32]
 8006d30:	1ae3      	subs	r3, r4, r3
 8006d32:	441a      	add	r2, r3
 8006d34:	9e00      	ldr	r6, [sp, #0]
 8006d36:	9b03      	ldr	r3, [sp, #12]
 8006d38:	920d      	str	r2, [sp, #52]	@ 0x34
 8006d3a:	2400      	movs	r4, #0
 8006d3c:	e721      	b.n	8006b82 <_dtoa_r+0x71a>
 8006d3e:	9c08      	ldr	r4, [sp, #32]
 8006d40:	9e00      	ldr	r6, [sp, #0]
 8006d42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006d44:	e728      	b.n	8006b98 <_dtoa_r+0x730>
 8006d46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006d4a:	e751      	b.n	8006bf0 <_dtoa_r+0x788>
 8006d4c:	9a08      	ldr	r2, [sp, #32]
 8006d4e:	9902      	ldr	r1, [sp, #8]
 8006d50:	e750      	b.n	8006bf4 <_dtoa_r+0x78c>
 8006d52:	f8cd 8008 	str.w	r8, [sp, #8]
 8006d56:	e751      	b.n	8006bfc <_dtoa_r+0x794>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	e779      	b.n	8006c50 <_dtoa_r+0x7e8>
 8006d5c:	9b04      	ldr	r3, [sp, #16]
 8006d5e:	e777      	b.n	8006c50 <_dtoa_r+0x7e8>
 8006d60:	2300      	movs	r3, #0
 8006d62:	9308      	str	r3, [sp, #32]
 8006d64:	e779      	b.n	8006c5a <_dtoa_r+0x7f2>
 8006d66:	d093      	beq.n	8006c90 <_dtoa_r+0x828>
 8006d68:	9a00      	ldr	r2, [sp, #0]
 8006d6a:	331c      	adds	r3, #28
 8006d6c:	441a      	add	r2, r3
 8006d6e:	9200      	str	r2, [sp, #0]
 8006d70:	9a06      	ldr	r2, [sp, #24]
 8006d72:	441a      	add	r2, r3
 8006d74:	441e      	add	r6, r3
 8006d76:	9206      	str	r2, [sp, #24]
 8006d78:	e78a      	b.n	8006c90 <_dtoa_r+0x828>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	e7f4      	b.n	8006d68 <_dtoa_r+0x900>
 8006d7e:	9b03      	ldr	r3, [sp, #12]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	46b8      	mov	r8, r7
 8006d84:	dc20      	bgt.n	8006dc8 <_dtoa_r+0x960>
 8006d86:	469b      	mov	fp, r3
 8006d88:	9b07      	ldr	r3, [sp, #28]
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	dd1e      	ble.n	8006dcc <_dtoa_r+0x964>
 8006d8e:	f1bb 0f00 	cmp.w	fp, #0
 8006d92:	f47f adb1 	bne.w	80068f8 <_dtoa_r+0x490>
 8006d96:	4621      	mov	r1, r4
 8006d98:	465b      	mov	r3, fp
 8006d9a:	2205      	movs	r2, #5
 8006d9c:	4648      	mov	r0, r9
 8006d9e:	f000 fa95 	bl	80072cc <__multadd>
 8006da2:	4601      	mov	r1, r0
 8006da4:	4604      	mov	r4, r0
 8006da6:	9802      	ldr	r0, [sp, #8]
 8006da8:	f000 fcea 	bl	8007780 <__mcmp>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	f77f ada3 	ble.w	80068f8 <_dtoa_r+0x490>
 8006db2:	4656      	mov	r6, sl
 8006db4:	2331      	movs	r3, #49	@ 0x31
 8006db6:	f806 3b01 	strb.w	r3, [r6], #1
 8006dba:	f108 0801 	add.w	r8, r8, #1
 8006dbe:	e59f      	b.n	8006900 <_dtoa_r+0x498>
 8006dc0:	9c03      	ldr	r4, [sp, #12]
 8006dc2:	46b8      	mov	r8, r7
 8006dc4:	4625      	mov	r5, r4
 8006dc6:	e7f4      	b.n	8006db2 <_dtoa_r+0x94a>
 8006dc8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006dcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f000 8101 	beq.w	8006fd6 <_dtoa_r+0xb6e>
 8006dd4:	2e00      	cmp	r6, #0
 8006dd6:	dd05      	ble.n	8006de4 <_dtoa_r+0x97c>
 8006dd8:	4629      	mov	r1, r5
 8006dda:	4632      	mov	r2, r6
 8006ddc:	4648      	mov	r0, r9
 8006dde:	f000 fc63 	bl	80076a8 <__lshift>
 8006de2:	4605      	mov	r5, r0
 8006de4:	9b08      	ldr	r3, [sp, #32]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d05c      	beq.n	8006ea4 <_dtoa_r+0xa3c>
 8006dea:	6869      	ldr	r1, [r5, #4]
 8006dec:	4648      	mov	r0, r9
 8006dee:	f000 fa0b 	bl	8007208 <_Balloc>
 8006df2:	4606      	mov	r6, r0
 8006df4:	b928      	cbnz	r0, 8006e02 <_dtoa_r+0x99a>
 8006df6:	4b82      	ldr	r3, [pc, #520]	@ (8007000 <_dtoa_r+0xb98>)
 8006df8:	4602      	mov	r2, r0
 8006dfa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006dfe:	f7ff bb4a 	b.w	8006496 <_dtoa_r+0x2e>
 8006e02:	692a      	ldr	r2, [r5, #16]
 8006e04:	3202      	adds	r2, #2
 8006e06:	0092      	lsls	r2, r2, #2
 8006e08:	f105 010c 	add.w	r1, r5, #12
 8006e0c:	300c      	adds	r0, #12
 8006e0e:	f002 f92f 	bl	8009070 <memcpy>
 8006e12:	2201      	movs	r2, #1
 8006e14:	4631      	mov	r1, r6
 8006e16:	4648      	mov	r0, r9
 8006e18:	f000 fc46 	bl	80076a8 <__lshift>
 8006e1c:	f10a 0301 	add.w	r3, sl, #1
 8006e20:	9300      	str	r3, [sp, #0]
 8006e22:	eb0a 030b 	add.w	r3, sl, fp
 8006e26:	9308      	str	r3, [sp, #32]
 8006e28:	9b04      	ldr	r3, [sp, #16]
 8006e2a:	f003 0301 	and.w	r3, r3, #1
 8006e2e:	462f      	mov	r7, r5
 8006e30:	9306      	str	r3, [sp, #24]
 8006e32:	4605      	mov	r5, r0
 8006e34:	9b00      	ldr	r3, [sp, #0]
 8006e36:	9802      	ldr	r0, [sp, #8]
 8006e38:	4621      	mov	r1, r4
 8006e3a:	f103 3bff 	add.w	fp, r3, #4294967295
 8006e3e:	f7ff fa8b 	bl	8006358 <quorem>
 8006e42:	4603      	mov	r3, r0
 8006e44:	3330      	adds	r3, #48	@ 0x30
 8006e46:	9003      	str	r0, [sp, #12]
 8006e48:	4639      	mov	r1, r7
 8006e4a:	9802      	ldr	r0, [sp, #8]
 8006e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e4e:	f000 fc97 	bl	8007780 <__mcmp>
 8006e52:	462a      	mov	r2, r5
 8006e54:	9004      	str	r0, [sp, #16]
 8006e56:	4621      	mov	r1, r4
 8006e58:	4648      	mov	r0, r9
 8006e5a:	f000 fcad 	bl	80077b8 <__mdiff>
 8006e5e:	68c2      	ldr	r2, [r0, #12]
 8006e60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e62:	4606      	mov	r6, r0
 8006e64:	bb02      	cbnz	r2, 8006ea8 <_dtoa_r+0xa40>
 8006e66:	4601      	mov	r1, r0
 8006e68:	9802      	ldr	r0, [sp, #8]
 8006e6a:	f000 fc89 	bl	8007780 <__mcmp>
 8006e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e70:	4602      	mov	r2, r0
 8006e72:	4631      	mov	r1, r6
 8006e74:	4648      	mov	r0, r9
 8006e76:	920c      	str	r2, [sp, #48]	@ 0x30
 8006e78:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e7a:	f000 fa05 	bl	8007288 <_Bfree>
 8006e7e:	9b07      	ldr	r3, [sp, #28]
 8006e80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e82:	9e00      	ldr	r6, [sp, #0]
 8006e84:	ea42 0103 	orr.w	r1, r2, r3
 8006e88:	9b06      	ldr	r3, [sp, #24]
 8006e8a:	4319      	orrs	r1, r3
 8006e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e8e:	d10d      	bne.n	8006eac <_dtoa_r+0xa44>
 8006e90:	2b39      	cmp	r3, #57	@ 0x39
 8006e92:	d027      	beq.n	8006ee4 <_dtoa_r+0xa7c>
 8006e94:	9a04      	ldr	r2, [sp, #16]
 8006e96:	2a00      	cmp	r2, #0
 8006e98:	dd01      	ble.n	8006e9e <_dtoa_r+0xa36>
 8006e9a:	9b03      	ldr	r3, [sp, #12]
 8006e9c:	3331      	adds	r3, #49	@ 0x31
 8006e9e:	f88b 3000 	strb.w	r3, [fp]
 8006ea2:	e52e      	b.n	8006902 <_dtoa_r+0x49a>
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	e7b9      	b.n	8006e1c <_dtoa_r+0x9b4>
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	e7e2      	b.n	8006e72 <_dtoa_r+0xa0a>
 8006eac:	9904      	ldr	r1, [sp, #16]
 8006eae:	2900      	cmp	r1, #0
 8006eb0:	db04      	blt.n	8006ebc <_dtoa_r+0xa54>
 8006eb2:	9807      	ldr	r0, [sp, #28]
 8006eb4:	4301      	orrs	r1, r0
 8006eb6:	9806      	ldr	r0, [sp, #24]
 8006eb8:	4301      	orrs	r1, r0
 8006eba:	d120      	bne.n	8006efe <_dtoa_r+0xa96>
 8006ebc:	2a00      	cmp	r2, #0
 8006ebe:	ddee      	ble.n	8006e9e <_dtoa_r+0xa36>
 8006ec0:	9902      	ldr	r1, [sp, #8]
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	4648      	mov	r0, r9
 8006ec8:	f000 fbee 	bl	80076a8 <__lshift>
 8006ecc:	4621      	mov	r1, r4
 8006ece:	9002      	str	r0, [sp, #8]
 8006ed0:	f000 fc56 	bl	8007780 <__mcmp>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	9b00      	ldr	r3, [sp, #0]
 8006ed8:	dc02      	bgt.n	8006ee0 <_dtoa_r+0xa78>
 8006eda:	d1e0      	bne.n	8006e9e <_dtoa_r+0xa36>
 8006edc:	07da      	lsls	r2, r3, #31
 8006ede:	d5de      	bpl.n	8006e9e <_dtoa_r+0xa36>
 8006ee0:	2b39      	cmp	r3, #57	@ 0x39
 8006ee2:	d1da      	bne.n	8006e9a <_dtoa_r+0xa32>
 8006ee4:	2339      	movs	r3, #57	@ 0x39
 8006ee6:	f88b 3000 	strb.w	r3, [fp]
 8006eea:	4633      	mov	r3, r6
 8006eec:	461e      	mov	r6, r3
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ef4:	2a39      	cmp	r2, #57	@ 0x39
 8006ef6:	d04e      	beq.n	8006f96 <_dtoa_r+0xb2e>
 8006ef8:	3201      	adds	r2, #1
 8006efa:	701a      	strb	r2, [r3, #0]
 8006efc:	e501      	b.n	8006902 <_dtoa_r+0x49a>
 8006efe:	2a00      	cmp	r2, #0
 8006f00:	dd03      	ble.n	8006f0a <_dtoa_r+0xaa2>
 8006f02:	2b39      	cmp	r3, #57	@ 0x39
 8006f04:	d0ee      	beq.n	8006ee4 <_dtoa_r+0xa7c>
 8006f06:	3301      	adds	r3, #1
 8006f08:	e7c9      	b.n	8006e9e <_dtoa_r+0xa36>
 8006f0a:	9a00      	ldr	r2, [sp, #0]
 8006f0c:	9908      	ldr	r1, [sp, #32]
 8006f0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f12:	428a      	cmp	r2, r1
 8006f14:	d028      	beq.n	8006f68 <_dtoa_r+0xb00>
 8006f16:	9902      	ldr	r1, [sp, #8]
 8006f18:	2300      	movs	r3, #0
 8006f1a:	220a      	movs	r2, #10
 8006f1c:	4648      	mov	r0, r9
 8006f1e:	f000 f9d5 	bl	80072cc <__multadd>
 8006f22:	42af      	cmp	r7, r5
 8006f24:	9002      	str	r0, [sp, #8]
 8006f26:	f04f 0300 	mov.w	r3, #0
 8006f2a:	f04f 020a 	mov.w	r2, #10
 8006f2e:	4639      	mov	r1, r7
 8006f30:	4648      	mov	r0, r9
 8006f32:	d107      	bne.n	8006f44 <_dtoa_r+0xadc>
 8006f34:	f000 f9ca 	bl	80072cc <__multadd>
 8006f38:	4607      	mov	r7, r0
 8006f3a:	4605      	mov	r5, r0
 8006f3c:	9b00      	ldr	r3, [sp, #0]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	9300      	str	r3, [sp, #0]
 8006f42:	e777      	b.n	8006e34 <_dtoa_r+0x9cc>
 8006f44:	f000 f9c2 	bl	80072cc <__multadd>
 8006f48:	4629      	mov	r1, r5
 8006f4a:	4607      	mov	r7, r0
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	220a      	movs	r2, #10
 8006f50:	4648      	mov	r0, r9
 8006f52:	f000 f9bb 	bl	80072cc <__multadd>
 8006f56:	4605      	mov	r5, r0
 8006f58:	e7f0      	b.n	8006f3c <_dtoa_r+0xad4>
 8006f5a:	f1bb 0f00 	cmp.w	fp, #0
 8006f5e:	bfcc      	ite	gt
 8006f60:	465e      	movgt	r6, fp
 8006f62:	2601      	movle	r6, #1
 8006f64:	4456      	add	r6, sl
 8006f66:	2700      	movs	r7, #0
 8006f68:	9902      	ldr	r1, [sp, #8]
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	4648      	mov	r0, r9
 8006f70:	f000 fb9a 	bl	80076a8 <__lshift>
 8006f74:	4621      	mov	r1, r4
 8006f76:	9002      	str	r0, [sp, #8]
 8006f78:	f000 fc02 	bl	8007780 <__mcmp>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	dcb4      	bgt.n	8006eea <_dtoa_r+0xa82>
 8006f80:	d102      	bne.n	8006f88 <_dtoa_r+0xb20>
 8006f82:	9b00      	ldr	r3, [sp, #0]
 8006f84:	07db      	lsls	r3, r3, #31
 8006f86:	d4b0      	bmi.n	8006eea <_dtoa_r+0xa82>
 8006f88:	4633      	mov	r3, r6
 8006f8a:	461e      	mov	r6, r3
 8006f8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f90:	2a30      	cmp	r2, #48	@ 0x30
 8006f92:	d0fa      	beq.n	8006f8a <_dtoa_r+0xb22>
 8006f94:	e4b5      	b.n	8006902 <_dtoa_r+0x49a>
 8006f96:	459a      	cmp	sl, r3
 8006f98:	d1a8      	bne.n	8006eec <_dtoa_r+0xa84>
 8006f9a:	2331      	movs	r3, #49	@ 0x31
 8006f9c:	f108 0801 	add.w	r8, r8, #1
 8006fa0:	f88a 3000 	strb.w	r3, [sl]
 8006fa4:	e4ad      	b.n	8006902 <_dtoa_r+0x49a>
 8006fa6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006fa8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007004 <_dtoa_r+0xb9c>
 8006fac:	b11b      	cbz	r3, 8006fb6 <_dtoa_r+0xb4e>
 8006fae:	f10a 0308 	add.w	r3, sl, #8
 8006fb2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006fb4:	6013      	str	r3, [r2, #0]
 8006fb6:	4650      	mov	r0, sl
 8006fb8:	b017      	add	sp, #92	@ 0x5c
 8006fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fbe:	9b07      	ldr	r3, [sp, #28]
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	f77f ae2e 	ble.w	8006c22 <_dtoa_r+0x7ba>
 8006fc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fc8:	9308      	str	r3, [sp, #32]
 8006fca:	2001      	movs	r0, #1
 8006fcc:	e64d      	b.n	8006c6a <_dtoa_r+0x802>
 8006fce:	f1bb 0f00 	cmp.w	fp, #0
 8006fd2:	f77f aed9 	ble.w	8006d88 <_dtoa_r+0x920>
 8006fd6:	4656      	mov	r6, sl
 8006fd8:	9802      	ldr	r0, [sp, #8]
 8006fda:	4621      	mov	r1, r4
 8006fdc:	f7ff f9bc 	bl	8006358 <quorem>
 8006fe0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006fe4:	f806 3b01 	strb.w	r3, [r6], #1
 8006fe8:	eba6 020a 	sub.w	r2, r6, sl
 8006fec:	4593      	cmp	fp, r2
 8006fee:	ddb4      	ble.n	8006f5a <_dtoa_r+0xaf2>
 8006ff0:	9902      	ldr	r1, [sp, #8]
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	220a      	movs	r2, #10
 8006ff6:	4648      	mov	r0, r9
 8006ff8:	f000 f968 	bl	80072cc <__multadd>
 8006ffc:	9002      	str	r0, [sp, #8]
 8006ffe:	e7eb      	b.n	8006fd8 <_dtoa_r+0xb70>
 8007000:	08009a49 	.word	0x08009a49
 8007004:	080099cd 	.word	0x080099cd

08007008 <_free_r>:
 8007008:	b538      	push	{r3, r4, r5, lr}
 800700a:	4605      	mov	r5, r0
 800700c:	2900      	cmp	r1, #0
 800700e:	d041      	beq.n	8007094 <_free_r+0x8c>
 8007010:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007014:	1f0c      	subs	r4, r1, #4
 8007016:	2b00      	cmp	r3, #0
 8007018:	bfb8      	it	lt
 800701a:	18e4      	addlt	r4, r4, r3
 800701c:	f000 f8e8 	bl	80071f0 <__malloc_lock>
 8007020:	4a1d      	ldr	r2, [pc, #116]	@ (8007098 <_free_r+0x90>)
 8007022:	6813      	ldr	r3, [r2, #0]
 8007024:	b933      	cbnz	r3, 8007034 <_free_r+0x2c>
 8007026:	6063      	str	r3, [r4, #4]
 8007028:	6014      	str	r4, [r2, #0]
 800702a:	4628      	mov	r0, r5
 800702c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007030:	f000 b8e4 	b.w	80071fc <__malloc_unlock>
 8007034:	42a3      	cmp	r3, r4
 8007036:	d908      	bls.n	800704a <_free_r+0x42>
 8007038:	6820      	ldr	r0, [r4, #0]
 800703a:	1821      	adds	r1, r4, r0
 800703c:	428b      	cmp	r3, r1
 800703e:	bf01      	itttt	eq
 8007040:	6819      	ldreq	r1, [r3, #0]
 8007042:	685b      	ldreq	r3, [r3, #4]
 8007044:	1809      	addeq	r1, r1, r0
 8007046:	6021      	streq	r1, [r4, #0]
 8007048:	e7ed      	b.n	8007026 <_free_r+0x1e>
 800704a:	461a      	mov	r2, r3
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	b10b      	cbz	r3, 8007054 <_free_r+0x4c>
 8007050:	42a3      	cmp	r3, r4
 8007052:	d9fa      	bls.n	800704a <_free_r+0x42>
 8007054:	6811      	ldr	r1, [r2, #0]
 8007056:	1850      	adds	r0, r2, r1
 8007058:	42a0      	cmp	r0, r4
 800705a:	d10b      	bne.n	8007074 <_free_r+0x6c>
 800705c:	6820      	ldr	r0, [r4, #0]
 800705e:	4401      	add	r1, r0
 8007060:	1850      	adds	r0, r2, r1
 8007062:	4283      	cmp	r3, r0
 8007064:	6011      	str	r1, [r2, #0]
 8007066:	d1e0      	bne.n	800702a <_free_r+0x22>
 8007068:	6818      	ldr	r0, [r3, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	6053      	str	r3, [r2, #4]
 800706e:	4408      	add	r0, r1
 8007070:	6010      	str	r0, [r2, #0]
 8007072:	e7da      	b.n	800702a <_free_r+0x22>
 8007074:	d902      	bls.n	800707c <_free_r+0x74>
 8007076:	230c      	movs	r3, #12
 8007078:	602b      	str	r3, [r5, #0]
 800707a:	e7d6      	b.n	800702a <_free_r+0x22>
 800707c:	6820      	ldr	r0, [r4, #0]
 800707e:	1821      	adds	r1, r4, r0
 8007080:	428b      	cmp	r3, r1
 8007082:	bf04      	itt	eq
 8007084:	6819      	ldreq	r1, [r3, #0]
 8007086:	685b      	ldreq	r3, [r3, #4]
 8007088:	6063      	str	r3, [r4, #4]
 800708a:	bf04      	itt	eq
 800708c:	1809      	addeq	r1, r1, r0
 800708e:	6021      	streq	r1, [r4, #0]
 8007090:	6054      	str	r4, [r2, #4]
 8007092:	e7ca      	b.n	800702a <_free_r+0x22>
 8007094:	bd38      	pop	{r3, r4, r5, pc}
 8007096:	bf00      	nop
 8007098:	20000568 	.word	0x20000568

0800709c <malloc>:
 800709c:	4b02      	ldr	r3, [pc, #8]	@ (80070a8 <malloc+0xc>)
 800709e:	4601      	mov	r1, r0
 80070a0:	6818      	ldr	r0, [r3, #0]
 80070a2:	f000 b825 	b.w	80070f0 <_malloc_r>
 80070a6:	bf00      	nop
 80070a8:	20000030 	.word	0x20000030

080070ac <sbrk_aligned>:
 80070ac:	b570      	push	{r4, r5, r6, lr}
 80070ae:	4e0f      	ldr	r6, [pc, #60]	@ (80070ec <sbrk_aligned+0x40>)
 80070b0:	460c      	mov	r4, r1
 80070b2:	6831      	ldr	r1, [r6, #0]
 80070b4:	4605      	mov	r5, r0
 80070b6:	b911      	cbnz	r1, 80070be <sbrk_aligned+0x12>
 80070b8:	f001 ffca 	bl	8009050 <_sbrk_r>
 80070bc:	6030      	str	r0, [r6, #0]
 80070be:	4621      	mov	r1, r4
 80070c0:	4628      	mov	r0, r5
 80070c2:	f001 ffc5 	bl	8009050 <_sbrk_r>
 80070c6:	1c43      	adds	r3, r0, #1
 80070c8:	d103      	bne.n	80070d2 <sbrk_aligned+0x26>
 80070ca:	f04f 34ff 	mov.w	r4, #4294967295
 80070ce:	4620      	mov	r0, r4
 80070d0:	bd70      	pop	{r4, r5, r6, pc}
 80070d2:	1cc4      	adds	r4, r0, #3
 80070d4:	f024 0403 	bic.w	r4, r4, #3
 80070d8:	42a0      	cmp	r0, r4
 80070da:	d0f8      	beq.n	80070ce <sbrk_aligned+0x22>
 80070dc:	1a21      	subs	r1, r4, r0
 80070de:	4628      	mov	r0, r5
 80070e0:	f001 ffb6 	bl	8009050 <_sbrk_r>
 80070e4:	3001      	adds	r0, #1
 80070e6:	d1f2      	bne.n	80070ce <sbrk_aligned+0x22>
 80070e8:	e7ef      	b.n	80070ca <sbrk_aligned+0x1e>
 80070ea:	bf00      	nop
 80070ec:	20000564 	.word	0x20000564

080070f0 <_malloc_r>:
 80070f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070f4:	1ccd      	adds	r5, r1, #3
 80070f6:	f025 0503 	bic.w	r5, r5, #3
 80070fa:	3508      	adds	r5, #8
 80070fc:	2d0c      	cmp	r5, #12
 80070fe:	bf38      	it	cc
 8007100:	250c      	movcc	r5, #12
 8007102:	2d00      	cmp	r5, #0
 8007104:	4606      	mov	r6, r0
 8007106:	db01      	blt.n	800710c <_malloc_r+0x1c>
 8007108:	42a9      	cmp	r1, r5
 800710a:	d904      	bls.n	8007116 <_malloc_r+0x26>
 800710c:	230c      	movs	r3, #12
 800710e:	6033      	str	r3, [r6, #0]
 8007110:	2000      	movs	r0, #0
 8007112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007116:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071ec <_malloc_r+0xfc>
 800711a:	f000 f869 	bl	80071f0 <__malloc_lock>
 800711e:	f8d8 3000 	ldr.w	r3, [r8]
 8007122:	461c      	mov	r4, r3
 8007124:	bb44      	cbnz	r4, 8007178 <_malloc_r+0x88>
 8007126:	4629      	mov	r1, r5
 8007128:	4630      	mov	r0, r6
 800712a:	f7ff ffbf 	bl	80070ac <sbrk_aligned>
 800712e:	1c43      	adds	r3, r0, #1
 8007130:	4604      	mov	r4, r0
 8007132:	d158      	bne.n	80071e6 <_malloc_r+0xf6>
 8007134:	f8d8 4000 	ldr.w	r4, [r8]
 8007138:	4627      	mov	r7, r4
 800713a:	2f00      	cmp	r7, #0
 800713c:	d143      	bne.n	80071c6 <_malloc_r+0xd6>
 800713e:	2c00      	cmp	r4, #0
 8007140:	d04b      	beq.n	80071da <_malloc_r+0xea>
 8007142:	6823      	ldr	r3, [r4, #0]
 8007144:	4639      	mov	r1, r7
 8007146:	4630      	mov	r0, r6
 8007148:	eb04 0903 	add.w	r9, r4, r3
 800714c:	f001 ff80 	bl	8009050 <_sbrk_r>
 8007150:	4581      	cmp	r9, r0
 8007152:	d142      	bne.n	80071da <_malloc_r+0xea>
 8007154:	6821      	ldr	r1, [r4, #0]
 8007156:	1a6d      	subs	r5, r5, r1
 8007158:	4629      	mov	r1, r5
 800715a:	4630      	mov	r0, r6
 800715c:	f7ff ffa6 	bl	80070ac <sbrk_aligned>
 8007160:	3001      	adds	r0, #1
 8007162:	d03a      	beq.n	80071da <_malloc_r+0xea>
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	442b      	add	r3, r5
 8007168:	6023      	str	r3, [r4, #0]
 800716a:	f8d8 3000 	ldr.w	r3, [r8]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	bb62      	cbnz	r2, 80071cc <_malloc_r+0xdc>
 8007172:	f8c8 7000 	str.w	r7, [r8]
 8007176:	e00f      	b.n	8007198 <_malloc_r+0xa8>
 8007178:	6822      	ldr	r2, [r4, #0]
 800717a:	1b52      	subs	r2, r2, r5
 800717c:	d420      	bmi.n	80071c0 <_malloc_r+0xd0>
 800717e:	2a0b      	cmp	r2, #11
 8007180:	d917      	bls.n	80071b2 <_malloc_r+0xc2>
 8007182:	1961      	adds	r1, r4, r5
 8007184:	42a3      	cmp	r3, r4
 8007186:	6025      	str	r5, [r4, #0]
 8007188:	bf18      	it	ne
 800718a:	6059      	strne	r1, [r3, #4]
 800718c:	6863      	ldr	r3, [r4, #4]
 800718e:	bf08      	it	eq
 8007190:	f8c8 1000 	streq.w	r1, [r8]
 8007194:	5162      	str	r2, [r4, r5]
 8007196:	604b      	str	r3, [r1, #4]
 8007198:	4630      	mov	r0, r6
 800719a:	f000 f82f 	bl	80071fc <__malloc_unlock>
 800719e:	f104 000b 	add.w	r0, r4, #11
 80071a2:	1d23      	adds	r3, r4, #4
 80071a4:	f020 0007 	bic.w	r0, r0, #7
 80071a8:	1ac2      	subs	r2, r0, r3
 80071aa:	bf1c      	itt	ne
 80071ac:	1a1b      	subne	r3, r3, r0
 80071ae:	50a3      	strne	r3, [r4, r2]
 80071b0:	e7af      	b.n	8007112 <_malloc_r+0x22>
 80071b2:	6862      	ldr	r2, [r4, #4]
 80071b4:	42a3      	cmp	r3, r4
 80071b6:	bf0c      	ite	eq
 80071b8:	f8c8 2000 	streq.w	r2, [r8]
 80071bc:	605a      	strne	r2, [r3, #4]
 80071be:	e7eb      	b.n	8007198 <_malloc_r+0xa8>
 80071c0:	4623      	mov	r3, r4
 80071c2:	6864      	ldr	r4, [r4, #4]
 80071c4:	e7ae      	b.n	8007124 <_malloc_r+0x34>
 80071c6:	463c      	mov	r4, r7
 80071c8:	687f      	ldr	r7, [r7, #4]
 80071ca:	e7b6      	b.n	800713a <_malloc_r+0x4a>
 80071cc:	461a      	mov	r2, r3
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	42a3      	cmp	r3, r4
 80071d2:	d1fb      	bne.n	80071cc <_malloc_r+0xdc>
 80071d4:	2300      	movs	r3, #0
 80071d6:	6053      	str	r3, [r2, #4]
 80071d8:	e7de      	b.n	8007198 <_malloc_r+0xa8>
 80071da:	230c      	movs	r3, #12
 80071dc:	6033      	str	r3, [r6, #0]
 80071de:	4630      	mov	r0, r6
 80071e0:	f000 f80c 	bl	80071fc <__malloc_unlock>
 80071e4:	e794      	b.n	8007110 <_malloc_r+0x20>
 80071e6:	6005      	str	r5, [r0, #0]
 80071e8:	e7d6      	b.n	8007198 <_malloc_r+0xa8>
 80071ea:	bf00      	nop
 80071ec:	20000568 	.word	0x20000568

080071f0 <__malloc_lock>:
 80071f0:	4801      	ldr	r0, [pc, #4]	@ (80071f8 <__malloc_lock+0x8>)
 80071f2:	f7ff b8a8 	b.w	8006346 <__retarget_lock_acquire_recursive>
 80071f6:	bf00      	nop
 80071f8:	20000560 	.word	0x20000560

080071fc <__malloc_unlock>:
 80071fc:	4801      	ldr	r0, [pc, #4]	@ (8007204 <__malloc_unlock+0x8>)
 80071fe:	f7ff b8a3 	b.w	8006348 <__retarget_lock_release_recursive>
 8007202:	bf00      	nop
 8007204:	20000560 	.word	0x20000560

08007208 <_Balloc>:
 8007208:	b570      	push	{r4, r5, r6, lr}
 800720a:	69c6      	ldr	r6, [r0, #28]
 800720c:	4604      	mov	r4, r0
 800720e:	460d      	mov	r5, r1
 8007210:	b976      	cbnz	r6, 8007230 <_Balloc+0x28>
 8007212:	2010      	movs	r0, #16
 8007214:	f7ff ff42 	bl	800709c <malloc>
 8007218:	4602      	mov	r2, r0
 800721a:	61e0      	str	r0, [r4, #28]
 800721c:	b920      	cbnz	r0, 8007228 <_Balloc+0x20>
 800721e:	4b18      	ldr	r3, [pc, #96]	@ (8007280 <_Balloc+0x78>)
 8007220:	4818      	ldr	r0, [pc, #96]	@ (8007284 <_Balloc+0x7c>)
 8007222:	216b      	movs	r1, #107	@ 0x6b
 8007224:	f001 ff3c 	bl	80090a0 <__assert_func>
 8007228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800722c:	6006      	str	r6, [r0, #0]
 800722e:	60c6      	str	r6, [r0, #12]
 8007230:	69e6      	ldr	r6, [r4, #28]
 8007232:	68f3      	ldr	r3, [r6, #12]
 8007234:	b183      	cbz	r3, 8007258 <_Balloc+0x50>
 8007236:	69e3      	ldr	r3, [r4, #28]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800723e:	b9b8      	cbnz	r0, 8007270 <_Balloc+0x68>
 8007240:	2101      	movs	r1, #1
 8007242:	fa01 f605 	lsl.w	r6, r1, r5
 8007246:	1d72      	adds	r2, r6, #5
 8007248:	0092      	lsls	r2, r2, #2
 800724a:	4620      	mov	r0, r4
 800724c:	f001 ff46 	bl	80090dc <_calloc_r>
 8007250:	b160      	cbz	r0, 800726c <_Balloc+0x64>
 8007252:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007256:	e00e      	b.n	8007276 <_Balloc+0x6e>
 8007258:	2221      	movs	r2, #33	@ 0x21
 800725a:	2104      	movs	r1, #4
 800725c:	4620      	mov	r0, r4
 800725e:	f001 ff3d 	bl	80090dc <_calloc_r>
 8007262:	69e3      	ldr	r3, [r4, #28]
 8007264:	60f0      	str	r0, [r6, #12]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1e4      	bne.n	8007236 <_Balloc+0x2e>
 800726c:	2000      	movs	r0, #0
 800726e:	bd70      	pop	{r4, r5, r6, pc}
 8007270:	6802      	ldr	r2, [r0, #0]
 8007272:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007276:	2300      	movs	r3, #0
 8007278:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800727c:	e7f7      	b.n	800726e <_Balloc+0x66>
 800727e:	bf00      	nop
 8007280:	080099da 	.word	0x080099da
 8007284:	08009a5a 	.word	0x08009a5a

08007288 <_Bfree>:
 8007288:	b570      	push	{r4, r5, r6, lr}
 800728a:	69c6      	ldr	r6, [r0, #28]
 800728c:	4605      	mov	r5, r0
 800728e:	460c      	mov	r4, r1
 8007290:	b976      	cbnz	r6, 80072b0 <_Bfree+0x28>
 8007292:	2010      	movs	r0, #16
 8007294:	f7ff ff02 	bl	800709c <malloc>
 8007298:	4602      	mov	r2, r0
 800729a:	61e8      	str	r0, [r5, #28]
 800729c:	b920      	cbnz	r0, 80072a8 <_Bfree+0x20>
 800729e:	4b09      	ldr	r3, [pc, #36]	@ (80072c4 <_Bfree+0x3c>)
 80072a0:	4809      	ldr	r0, [pc, #36]	@ (80072c8 <_Bfree+0x40>)
 80072a2:	218f      	movs	r1, #143	@ 0x8f
 80072a4:	f001 fefc 	bl	80090a0 <__assert_func>
 80072a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072ac:	6006      	str	r6, [r0, #0]
 80072ae:	60c6      	str	r6, [r0, #12]
 80072b0:	b13c      	cbz	r4, 80072c2 <_Bfree+0x3a>
 80072b2:	69eb      	ldr	r3, [r5, #28]
 80072b4:	6862      	ldr	r2, [r4, #4]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072bc:	6021      	str	r1, [r4, #0]
 80072be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072c2:	bd70      	pop	{r4, r5, r6, pc}
 80072c4:	080099da 	.word	0x080099da
 80072c8:	08009a5a 	.word	0x08009a5a

080072cc <__multadd>:
 80072cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072d0:	690d      	ldr	r5, [r1, #16]
 80072d2:	4607      	mov	r7, r0
 80072d4:	460c      	mov	r4, r1
 80072d6:	461e      	mov	r6, r3
 80072d8:	f101 0c14 	add.w	ip, r1, #20
 80072dc:	2000      	movs	r0, #0
 80072de:	f8dc 3000 	ldr.w	r3, [ip]
 80072e2:	b299      	uxth	r1, r3
 80072e4:	fb02 6101 	mla	r1, r2, r1, r6
 80072e8:	0c1e      	lsrs	r6, r3, #16
 80072ea:	0c0b      	lsrs	r3, r1, #16
 80072ec:	fb02 3306 	mla	r3, r2, r6, r3
 80072f0:	b289      	uxth	r1, r1
 80072f2:	3001      	adds	r0, #1
 80072f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072f8:	4285      	cmp	r5, r0
 80072fa:	f84c 1b04 	str.w	r1, [ip], #4
 80072fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007302:	dcec      	bgt.n	80072de <__multadd+0x12>
 8007304:	b30e      	cbz	r6, 800734a <__multadd+0x7e>
 8007306:	68a3      	ldr	r3, [r4, #8]
 8007308:	42ab      	cmp	r3, r5
 800730a:	dc19      	bgt.n	8007340 <__multadd+0x74>
 800730c:	6861      	ldr	r1, [r4, #4]
 800730e:	4638      	mov	r0, r7
 8007310:	3101      	adds	r1, #1
 8007312:	f7ff ff79 	bl	8007208 <_Balloc>
 8007316:	4680      	mov	r8, r0
 8007318:	b928      	cbnz	r0, 8007326 <__multadd+0x5a>
 800731a:	4602      	mov	r2, r0
 800731c:	4b0c      	ldr	r3, [pc, #48]	@ (8007350 <__multadd+0x84>)
 800731e:	480d      	ldr	r0, [pc, #52]	@ (8007354 <__multadd+0x88>)
 8007320:	21ba      	movs	r1, #186	@ 0xba
 8007322:	f001 febd 	bl	80090a0 <__assert_func>
 8007326:	6922      	ldr	r2, [r4, #16]
 8007328:	3202      	adds	r2, #2
 800732a:	f104 010c 	add.w	r1, r4, #12
 800732e:	0092      	lsls	r2, r2, #2
 8007330:	300c      	adds	r0, #12
 8007332:	f001 fe9d 	bl	8009070 <memcpy>
 8007336:	4621      	mov	r1, r4
 8007338:	4638      	mov	r0, r7
 800733a:	f7ff ffa5 	bl	8007288 <_Bfree>
 800733e:	4644      	mov	r4, r8
 8007340:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007344:	3501      	adds	r5, #1
 8007346:	615e      	str	r6, [r3, #20]
 8007348:	6125      	str	r5, [r4, #16]
 800734a:	4620      	mov	r0, r4
 800734c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007350:	08009a49 	.word	0x08009a49
 8007354:	08009a5a 	.word	0x08009a5a

08007358 <__s2b>:
 8007358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800735c:	460c      	mov	r4, r1
 800735e:	4615      	mov	r5, r2
 8007360:	461f      	mov	r7, r3
 8007362:	2209      	movs	r2, #9
 8007364:	3308      	adds	r3, #8
 8007366:	4606      	mov	r6, r0
 8007368:	fb93 f3f2 	sdiv	r3, r3, r2
 800736c:	2100      	movs	r1, #0
 800736e:	2201      	movs	r2, #1
 8007370:	429a      	cmp	r2, r3
 8007372:	db09      	blt.n	8007388 <__s2b+0x30>
 8007374:	4630      	mov	r0, r6
 8007376:	f7ff ff47 	bl	8007208 <_Balloc>
 800737a:	b940      	cbnz	r0, 800738e <__s2b+0x36>
 800737c:	4602      	mov	r2, r0
 800737e:	4b19      	ldr	r3, [pc, #100]	@ (80073e4 <__s2b+0x8c>)
 8007380:	4819      	ldr	r0, [pc, #100]	@ (80073e8 <__s2b+0x90>)
 8007382:	21d3      	movs	r1, #211	@ 0xd3
 8007384:	f001 fe8c 	bl	80090a0 <__assert_func>
 8007388:	0052      	lsls	r2, r2, #1
 800738a:	3101      	adds	r1, #1
 800738c:	e7f0      	b.n	8007370 <__s2b+0x18>
 800738e:	9b08      	ldr	r3, [sp, #32]
 8007390:	6143      	str	r3, [r0, #20]
 8007392:	2d09      	cmp	r5, #9
 8007394:	f04f 0301 	mov.w	r3, #1
 8007398:	6103      	str	r3, [r0, #16]
 800739a:	dd16      	ble.n	80073ca <__s2b+0x72>
 800739c:	f104 0909 	add.w	r9, r4, #9
 80073a0:	46c8      	mov	r8, r9
 80073a2:	442c      	add	r4, r5
 80073a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80073a8:	4601      	mov	r1, r0
 80073aa:	3b30      	subs	r3, #48	@ 0x30
 80073ac:	220a      	movs	r2, #10
 80073ae:	4630      	mov	r0, r6
 80073b0:	f7ff ff8c 	bl	80072cc <__multadd>
 80073b4:	45a0      	cmp	r8, r4
 80073b6:	d1f5      	bne.n	80073a4 <__s2b+0x4c>
 80073b8:	f1a5 0408 	sub.w	r4, r5, #8
 80073bc:	444c      	add	r4, r9
 80073be:	1b2d      	subs	r5, r5, r4
 80073c0:	1963      	adds	r3, r4, r5
 80073c2:	42bb      	cmp	r3, r7
 80073c4:	db04      	blt.n	80073d0 <__s2b+0x78>
 80073c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073ca:	340a      	adds	r4, #10
 80073cc:	2509      	movs	r5, #9
 80073ce:	e7f6      	b.n	80073be <__s2b+0x66>
 80073d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80073d4:	4601      	mov	r1, r0
 80073d6:	3b30      	subs	r3, #48	@ 0x30
 80073d8:	220a      	movs	r2, #10
 80073da:	4630      	mov	r0, r6
 80073dc:	f7ff ff76 	bl	80072cc <__multadd>
 80073e0:	e7ee      	b.n	80073c0 <__s2b+0x68>
 80073e2:	bf00      	nop
 80073e4:	08009a49 	.word	0x08009a49
 80073e8:	08009a5a 	.word	0x08009a5a

080073ec <__hi0bits>:
 80073ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80073f0:	4603      	mov	r3, r0
 80073f2:	bf36      	itet	cc
 80073f4:	0403      	lslcc	r3, r0, #16
 80073f6:	2000      	movcs	r0, #0
 80073f8:	2010      	movcc	r0, #16
 80073fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073fe:	bf3c      	itt	cc
 8007400:	021b      	lslcc	r3, r3, #8
 8007402:	3008      	addcc	r0, #8
 8007404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007408:	bf3c      	itt	cc
 800740a:	011b      	lslcc	r3, r3, #4
 800740c:	3004      	addcc	r0, #4
 800740e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007412:	bf3c      	itt	cc
 8007414:	009b      	lslcc	r3, r3, #2
 8007416:	3002      	addcc	r0, #2
 8007418:	2b00      	cmp	r3, #0
 800741a:	db05      	blt.n	8007428 <__hi0bits+0x3c>
 800741c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007420:	f100 0001 	add.w	r0, r0, #1
 8007424:	bf08      	it	eq
 8007426:	2020      	moveq	r0, #32
 8007428:	4770      	bx	lr

0800742a <__lo0bits>:
 800742a:	6803      	ldr	r3, [r0, #0]
 800742c:	4602      	mov	r2, r0
 800742e:	f013 0007 	ands.w	r0, r3, #7
 8007432:	d00b      	beq.n	800744c <__lo0bits+0x22>
 8007434:	07d9      	lsls	r1, r3, #31
 8007436:	d421      	bmi.n	800747c <__lo0bits+0x52>
 8007438:	0798      	lsls	r0, r3, #30
 800743a:	bf49      	itett	mi
 800743c:	085b      	lsrmi	r3, r3, #1
 800743e:	089b      	lsrpl	r3, r3, #2
 8007440:	2001      	movmi	r0, #1
 8007442:	6013      	strmi	r3, [r2, #0]
 8007444:	bf5c      	itt	pl
 8007446:	6013      	strpl	r3, [r2, #0]
 8007448:	2002      	movpl	r0, #2
 800744a:	4770      	bx	lr
 800744c:	b299      	uxth	r1, r3
 800744e:	b909      	cbnz	r1, 8007454 <__lo0bits+0x2a>
 8007450:	0c1b      	lsrs	r3, r3, #16
 8007452:	2010      	movs	r0, #16
 8007454:	b2d9      	uxtb	r1, r3
 8007456:	b909      	cbnz	r1, 800745c <__lo0bits+0x32>
 8007458:	3008      	adds	r0, #8
 800745a:	0a1b      	lsrs	r3, r3, #8
 800745c:	0719      	lsls	r1, r3, #28
 800745e:	bf04      	itt	eq
 8007460:	091b      	lsreq	r3, r3, #4
 8007462:	3004      	addeq	r0, #4
 8007464:	0799      	lsls	r1, r3, #30
 8007466:	bf04      	itt	eq
 8007468:	089b      	lsreq	r3, r3, #2
 800746a:	3002      	addeq	r0, #2
 800746c:	07d9      	lsls	r1, r3, #31
 800746e:	d403      	bmi.n	8007478 <__lo0bits+0x4e>
 8007470:	085b      	lsrs	r3, r3, #1
 8007472:	f100 0001 	add.w	r0, r0, #1
 8007476:	d003      	beq.n	8007480 <__lo0bits+0x56>
 8007478:	6013      	str	r3, [r2, #0]
 800747a:	4770      	bx	lr
 800747c:	2000      	movs	r0, #0
 800747e:	4770      	bx	lr
 8007480:	2020      	movs	r0, #32
 8007482:	4770      	bx	lr

08007484 <__i2b>:
 8007484:	b510      	push	{r4, lr}
 8007486:	460c      	mov	r4, r1
 8007488:	2101      	movs	r1, #1
 800748a:	f7ff febd 	bl	8007208 <_Balloc>
 800748e:	4602      	mov	r2, r0
 8007490:	b928      	cbnz	r0, 800749e <__i2b+0x1a>
 8007492:	4b05      	ldr	r3, [pc, #20]	@ (80074a8 <__i2b+0x24>)
 8007494:	4805      	ldr	r0, [pc, #20]	@ (80074ac <__i2b+0x28>)
 8007496:	f240 1145 	movw	r1, #325	@ 0x145
 800749a:	f001 fe01 	bl	80090a0 <__assert_func>
 800749e:	2301      	movs	r3, #1
 80074a0:	6144      	str	r4, [r0, #20]
 80074a2:	6103      	str	r3, [r0, #16]
 80074a4:	bd10      	pop	{r4, pc}
 80074a6:	bf00      	nop
 80074a8:	08009a49 	.word	0x08009a49
 80074ac:	08009a5a 	.word	0x08009a5a

080074b0 <__multiply>:
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	4617      	mov	r7, r2
 80074b6:	690a      	ldr	r2, [r1, #16]
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	bfa8      	it	ge
 80074be:	463b      	movge	r3, r7
 80074c0:	4689      	mov	r9, r1
 80074c2:	bfa4      	itt	ge
 80074c4:	460f      	movge	r7, r1
 80074c6:	4699      	movge	r9, r3
 80074c8:	693d      	ldr	r5, [r7, #16]
 80074ca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	6879      	ldr	r1, [r7, #4]
 80074d2:	eb05 060a 	add.w	r6, r5, sl
 80074d6:	42b3      	cmp	r3, r6
 80074d8:	b085      	sub	sp, #20
 80074da:	bfb8      	it	lt
 80074dc:	3101      	addlt	r1, #1
 80074de:	f7ff fe93 	bl	8007208 <_Balloc>
 80074e2:	b930      	cbnz	r0, 80074f2 <__multiply+0x42>
 80074e4:	4602      	mov	r2, r0
 80074e6:	4b41      	ldr	r3, [pc, #260]	@ (80075ec <__multiply+0x13c>)
 80074e8:	4841      	ldr	r0, [pc, #260]	@ (80075f0 <__multiply+0x140>)
 80074ea:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80074ee:	f001 fdd7 	bl	80090a0 <__assert_func>
 80074f2:	f100 0414 	add.w	r4, r0, #20
 80074f6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80074fa:	4623      	mov	r3, r4
 80074fc:	2200      	movs	r2, #0
 80074fe:	4573      	cmp	r3, lr
 8007500:	d320      	bcc.n	8007544 <__multiply+0x94>
 8007502:	f107 0814 	add.w	r8, r7, #20
 8007506:	f109 0114 	add.w	r1, r9, #20
 800750a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800750e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007512:	9302      	str	r3, [sp, #8]
 8007514:	1beb      	subs	r3, r5, r7
 8007516:	3b15      	subs	r3, #21
 8007518:	f023 0303 	bic.w	r3, r3, #3
 800751c:	3304      	adds	r3, #4
 800751e:	3715      	adds	r7, #21
 8007520:	42bd      	cmp	r5, r7
 8007522:	bf38      	it	cc
 8007524:	2304      	movcc	r3, #4
 8007526:	9301      	str	r3, [sp, #4]
 8007528:	9b02      	ldr	r3, [sp, #8]
 800752a:	9103      	str	r1, [sp, #12]
 800752c:	428b      	cmp	r3, r1
 800752e:	d80c      	bhi.n	800754a <__multiply+0x9a>
 8007530:	2e00      	cmp	r6, #0
 8007532:	dd03      	ble.n	800753c <__multiply+0x8c>
 8007534:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007538:	2b00      	cmp	r3, #0
 800753a:	d055      	beq.n	80075e8 <__multiply+0x138>
 800753c:	6106      	str	r6, [r0, #16]
 800753e:	b005      	add	sp, #20
 8007540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007544:	f843 2b04 	str.w	r2, [r3], #4
 8007548:	e7d9      	b.n	80074fe <__multiply+0x4e>
 800754a:	f8b1 a000 	ldrh.w	sl, [r1]
 800754e:	f1ba 0f00 	cmp.w	sl, #0
 8007552:	d01f      	beq.n	8007594 <__multiply+0xe4>
 8007554:	46c4      	mov	ip, r8
 8007556:	46a1      	mov	r9, r4
 8007558:	2700      	movs	r7, #0
 800755a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800755e:	f8d9 3000 	ldr.w	r3, [r9]
 8007562:	fa1f fb82 	uxth.w	fp, r2
 8007566:	b29b      	uxth	r3, r3
 8007568:	fb0a 330b 	mla	r3, sl, fp, r3
 800756c:	443b      	add	r3, r7
 800756e:	f8d9 7000 	ldr.w	r7, [r9]
 8007572:	0c12      	lsrs	r2, r2, #16
 8007574:	0c3f      	lsrs	r7, r7, #16
 8007576:	fb0a 7202 	mla	r2, sl, r2, r7
 800757a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800757e:	b29b      	uxth	r3, r3
 8007580:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007584:	4565      	cmp	r5, ip
 8007586:	f849 3b04 	str.w	r3, [r9], #4
 800758a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800758e:	d8e4      	bhi.n	800755a <__multiply+0xaa>
 8007590:	9b01      	ldr	r3, [sp, #4]
 8007592:	50e7      	str	r7, [r4, r3]
 8007594:	9b03      	ldr	r3, [sp, #12]
 8007596:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800759a:	3104      	adds	r1, #4
 800759c:	f1b9 0f00 	cmp.w	r9, #0
 80075a0:	d020      	beq.n	80075e4 <__multiply+0x134>
 80075a2:	6823      	ldr	r3, [r4, #0]
 80075a4:	4647      	mov	r7, r8
 80075a6:	46a4      	mov	ip, r4
 80075a8:	f04f 0a00 	mov.w	sl, #0
 80075ac:	f8b7 b000 	ldrh.w	fp, [r7]
 80075b0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80075b4:	fb09 220b 	mla	r2, r9, fp, r2
 80075b8:	4452      	add	r2, sl
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075c0:	f84c 3b04 	str.w	r3, [ip], #4
 80075c4:	f857 3b04 	ldr.w	r3, [r7], #4
 80075c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075cc:	f8bc 3000 	ldrh.w	r3, [ip]
 80075d0:	fb09 330a 	mla	r3, r9, sl, r3
 80075d4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80075d8:	42bd      	cmp	r5, r7
 80075da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075de:	d8e5      	bhi.n	80075ac <__multiply+0xfc>
 80075e0:	9a01      	ldr	r2, [sp, #4]
 80075e2:	50a3      	str	r3, [r4, r2]
 80075e4:	3404      	adds	r4, #4
 80075e6:	e79f      	b.n	8007528 <__multiply+0x78>
 80075e8:	3e01      	subs	r6, #1
 80075ea:	e7a1      	b.n	8007530 <__multiply+0x80>
 80075ec:	08009a49 	.word	0x08009a49
 80075f0:	08009a5a 	.word	0x08009a5a

080075f4 <__pow5mult>:
 80075f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075f8:	4615      	mov	r5, r2
 80075fa:	f012 0203 	ands.w	r2, r2, #3
 80075fe:	4607      	mov	r7, r0
 8007600:	460e      	mov	r6, r1
 8007602:	d007      	beq.n	8007614 <__pow5mult+0x20>
 8007604:	4c25      	ldr	r4, [pc, #148]	@ (800769c <__pow5mult+0xa8>)
 8007606:	3a01      	subs	r2, #1
 8007608:	2300      	movs	r3, #0
 800760a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800760e:	f7ff fe5d 	bl	80072cc <__multadd>
 8007612:	4606      	mov	r6, r0
 8007614:	10ad      	asrs	r5, r5, #2
 8007616:	d03d      	beq.n	8007694 <__pow5mult+0xa0>
 8007618:	69fc      	ldr	r4, [r7, #28]
 800761a:	b97c      	cbnz	r4, 800763c <__pow5mult+0x48>
 800761c:	2010      	movs	r0, #16
 800761e:	f7ff fd3d 	bl	800709c <malloc>
 8007622:	4602      	mov	r2, r0
 8007624:	61f8      	str	r0, [r7, #28]
 8007626:	b928      	cbnz	r0, 8007634 <__pow5mult+0x40>
 8007628:	4b1d      	ldr	r3, [pc, #116]	@ (80076a0 <__pow5mult+0xac>)
 800762a:	481e      	ldr	r0, [pc, #120]	@ (80076a4 <__pow5mult+0xb0>)
 800762c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007630:	f001 fd36 	bl	80090a0 <__assert_func>
 8007634:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007638:	6004      	str	r4, [r0, #0]
 800763a:	60c4      	str	r4, [r0, #12]
 800763c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007640:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007644:	b94c      	cbnz	r4, 800765a <__pow5mult+0x66>
 8007646:	f240 2171 	movw	r1, #625	@ 0x271
 800764a:	4638      	mov	r0, r7
 800764c:	f7ff ff1a 	bl	8007484 <__i2b>
 8007650:	2300      	movs	r3, #0
 8007652:	f8c8 0008 	str.w	r0, [r8, #8]
 8007656:	4604      	mov	r4, r0
 8007658:	6003      	str	r3, [r0, #0]
 800765a:	f04f 0900 	mov.w	r9, #0
 800765e:	07eb      	lsls	r3, r5, #31
 8007660:	d50a      	bpl.n	8007678 <__pow5mult+0x84>
 8007662:	4631      	mov	r1, r6
 8007664:	4622      	mov	r2, r4
 8007666:	4638      	mov	r0, r7
 8007668:	f7ff ff22 	bl	80074b0 <__multiply>
 800766c:	4631      	mov	r1, r6
 800766e:	4680      	mov	r8, r0
 8007670:	4638      	mov	r0, r7
 8007672:	f7ff fe09 	bl	8007288 <_Bfree>
 8007676:	4646      	mov	r6, r8
 8007678:	106d      	asrs	r5, r5, #1
 800767a:	d00b      	beq.n	8007694 <__pow5mult+0xa0>
 800767c:	6820      	ldr	r0, [r4, #0]
 800767e:	b938      	cbnz	r0, 8007690 <__pow5mult+0x9c>
 8007680:	4622      	mov	r2, r4
 8007682:	4621      	mov	r1, r4
 8007684:	4638      	mov	r0, r7
 8007686:	f7ff ff13 	bl	80074b0 <__multiply>
 800768a:	6020      	str	r0, [r4, #0]
 800768c:	f8c0 9000 	str.w	r9, [r0]
 8007690:	4604      	mov	r4, r0
 8007692:	e7e4      	b.n	800765e <__pow5mult+0x6a>
 8007694:	4630      	mov	r0, r6
 8007696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800769a:	bf00      	nop
 800769c:	08009b6c 	.word	0x08009b6c
 80076a0:	080099da 	.word	0x080099da
 80076a4:	08009a5a 	.word	0x08009a5a

080076a8 <__lshift>:
 80076a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076ac:	460c      	mov	r4, r1
 80076ae:	6849      	ldr	r1, [r1, #4]
 80076b0:	6923      	ldr	r3, [r4, #16]
 80076b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076b6:	68a3      	ldr	r3, [r4, #8]
 80076b8:	4607      	mov	r7, r0
 80076ba:	4691      	mov	r9, r2
 80076bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80076c0:	f108 0601 	add.w	r6, r8, #1
 80076c4:	42b3      	cmp	r3, r6
 80076c6:	db0b      	blt.n	80076e0 <__lshift+0x38>
 80076c8:	4638      	mov	r0, r7
 80076ca:	f7ff fd9d 	bl	8007208 <_Balloc>
 80076ce:	4605      	mov	r5, r0
 80076d0:	b948      	cbnz	r0, 80076e6 <__lshift+0x3e>
 80076d2:	4602      	mov	r2, r0
 80076d4:	4b28      	ldr	r3, [pc, #160]	@ (8007778 <__lshift+0xd0>)
 80076d6:	4829      	ldr	r0, [pc, #164]	@ (800777c <__lshift+0xd4>)
 80076d8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80076dc:	f001 fce0 	bl	80090a0 <__assert_func>
 80076e0:	3101      	adds	r1, #1
 80076e2:	005b      	lsls	r3, r3, #1
 80076e4:	e7ee      	b.n	80076c4 <__lshift+0x1c>
 80076e6:	2300      	movs	r3, #0
 80076e8:	f100 0114 	add.w	r1, r0, #20
 80076ec:	f100 0210 	add.w	r2, r0, #16
 80076f0:	4618      	mov	r0, r3
 80076f2:	4553      	cmp	r3, sl
 80076f4:	db33      	blt.n	800775e <__lshift+0xb6>
 80076f6:	6920      	ldr	r0, [r4, #16]
 80076f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80076fc:	f104 0314 	add.w	r3, r4, #20
 8007700:	f019 091f 	ands.w	r9, r9, #31
 8007704:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007708:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800770c:	d02b      	beq.n	8007766 <__lshift+0xbe>
 800770e:	f1c9 0e20 	rsb	lr, r9, #32
 8007712:	468a      	mov	sl, r1
 8007714:	2200      	movs	r2, #0
 8007716:	6818      	ldr	r0, [r3, #0]
 8007718:	fa00 f009 	lsl.w	r0, r0, r9
 800771c:	4310      	orrs	r0, r2
 800771e:	f84a 0b04 	str.w	r0, [sl], #4
 8007722:	f853 2b04 	ldr.w	r2, [r3], #4
 8007726:	459c      	cmp	ip, r3
 8007728:	fa22 f20e 	lsr.w	r2, r2, lr
 800772c:	d8f3      	bhi.n	8007716 <__lshift+0x6e>
 800772e:	ebac 0304 	sub.w	r3, ip, r4
 8007732:	3b15      	subs	r3, #21
 8007734:	f023 0303 	bic.w	r3, r3, #3
 8007738:	3304      	adds	r3, #4
 800773a:	f104 0015 	add.w	r0, r4, #21
 800773e:	4560      	cmp	r0, ip
 8007740:	bf88      	it	hi
 8007742:	2304      	movhi	r3, #4
 8007744:	50ca      	str	r2, [r1, r3]
 8007746:	b10a      	cbz	r2, 800774c <__lshift+0xa4>
 8007748:	f108 0602 	add.w	r6, r8, #2
 800774c:	3e01      	subs	r6, #1
 800774e:	4638      	mov	r0, r7
 8007750:	612e      	str	r6, [r5, #16]
 8007752:	4621      	mov	r1, r4
 8007754:	f7ff fd98 	bl	8007288 <_Bfree>
 8007758:	4628      	mov	r0, r5
 800775a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800775e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007762:	3301      	adds	r3, #1
 8007764:	e7c5      	b.n	80076f2 <__lshift+0x4a>
 8007766:	3904      	subs	r1, #4
 8007768:	f853 2b04 	ldr.w	r2, [r3], #4
 800776c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007770:	459c      	cmp	ip, r3
 8007772:	d8f9      	bhi.n	8007768 <__lshift+0xc0>
 8007774:	e7ea      	b.n	800774c <__lshift+0xa4>
 8007776:	bf00      	nop
 8007778:	08009a49 	.word	0x08009a49
 800777c:	08009a5a 	.word	0x08009a5a

08007780 <__mcmp>:
 8007780:	690a      	ldr	r2, [r1, #16]
 8007782:	4603      	mov	r3, r0
 8007784:	6900      	ldr	r0, [r0, #16]
 8007786:	1a80      	subs	r0, r0, r2
 8007788:	b530      	push	{r4, r5, lr}
 800778a:	d10e      	bne.n	80077aa <__mcmp+0x2a>
 800778c:	3314      	adds	r3, #20
 800778e:	3114      	adds	r1, #20
 8007790:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007794:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007798:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800779c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80077a0:	4295      	cmp	r5, r2
 80077a2:	d003      	beq.n	80077ac <__mcmp+0x2c>
 80077a4:	d205      	bcs.n	80077b2 <__mcmp+0x32>
 80077a6:	f04f 30ff 	mov.w	r0, #4294967295
 80077aa:	bd30      	pop	{r4, r5, pc}
 80077ac:	42a3      	cmp	r3, r4
 80077ae:	d3f3      	bcc.n	8007798 <__mcmp+0x18>
 80077b0:	e7fb      	b.n	80077aa <__mcmp+0x2a>
 80077b2:	2001      	movs	r0, #1
 80077b4:	e7f9      	b.n	80077aa <__mcmp+0x2a>
	...

080077b8 <__mdiff>:
 80077b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077bc:	4689      	mov	r9, r1
 80077be:	4606      	mov	r6, r0
 80077c0:	4611      	mov	r1, r2
 80077c2:	4648      	mov	r0, r9
 80077c4:	4614      	mov	r4, r2
 80077c6:	f7ff ffdb 	bl	8007780 <__mcmp>
 80077ca:	1e05      	subs	r5, r0, #0
 80077cc:	d112      	bne.n	80077f4 <__mdiff+0x3c>
 80077ce:	4629      	mov	r1, r5
 80077d0:	4630      	mov	r0, r6
 80077d2:	f7ff fd19 	bl	8007208 <_Balloc>
 80077d6:	4602      	mov	r2, r0
 80077d8:	b928      	cbnz	r0, 80077e6 <__mdiff+0x2e>
 80077da:	4b3f      	ldr	r3, [pc, #252]	@ (80078d8 <__mdiff+0x120>)
 80077dc:	f240 2137 	movw	r1, #567	@ 0x237
 80077e0:	483e      	ldr	r0, [pc, #248]	@ (80078dc <__mdiff+0x124>)
 80077e2:	f001 fc5d 	bl	80090a0 <__assert_func>
 80077e6:	2301      	movs	r3, #1
 80077e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80077ec:	4610      	mov	r0, r2
 80077ee:	b003      	add	sp, #12
 80077f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f4:	bfbc      	itt	lt
 80077f6:	464b      	movlt	r3, r9
 80077f8:	46a1      	movlt	r9, r4
 80077fa:	4630      	mov	r0, r6
 80077fc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007800:	bfba      	itte	lt
 8007802:	461c      	movlt	r4, r3
 8007804:	2501      	movlt	r5, #1
 8007806:	2500      	movge	r5, #0
 8007808:	f7ff fcfe 	bl	8007208 <_Balloc>
 800780c:	4602      	mov	r2, r0
 800780e:	b918      	cbnz	r0, 8007818 <__mdiff+0x60>
 8007810:	4b31      	ldr	r3, [pc, #196]	@ (80078d8 <__mdiff+0x120>)
 8007812:	f240 2145 	movw	r1, #581	@ 0x245
 8007816:	e7e3      	b.n	80077e0 <__mdiff+0x28>
 8007818:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800781c:	6926      	ldr	r6, [r4, #16]
 800781e:	60c5      	str	r5, [r0, #12]
 8007820:	f109 0310 	add.w	r3, r9, #16
 8007824:	f109 0514 	add.w	r5, r9, #20
 8007828:	f104 0e14 	add.w	lr, r4, #20
 800782c:	f100 0b14 	add.w	fp, r0, #20
 8007830:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007834:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007838:	9301      	str	r3, [sp, #4]
 800783a:	46d9      	mov	r9, fp
 800783c:	f04f 0c00 	mov.w	ip, #0
 8007840:	9b01      	ldr	r3, [sp, #4]
 8007842:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007846:	f853 af04 	ldr.w	sl, [r3, #4]!
 800784a:	9301      	str	r3, [sp, #4]
 800784c:	fa1f f38a 	uxth.w	r3, sl
 8007850:	4619      	mov	r1, r3
 8007852:	b283      	uxth	r3, r0
 8007854:	1acb      	subs	r3, r1, r3
 8007856:	0c00      	lsrs	r0, r0, #16
 8007858:	4463      	add	r3, ip
 800785a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800785e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007862:	b29b      	uxth	r3, r3
 8007864:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007868:	4576      	cmp	r6, lr
 800786a:	f849 3b04 	str.w	r3, [r9], #4
 800786e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007872:	d8e5      	bhi.n	8007840 <__mdiff+0x88>
 8007874:	1b33      	subs	r3, r6, r4
 8007876:	3b15      	subs	r3, #21
 8007878:	f023 0303 	bic.w	r3, r3, #3
 800787c:	3415      	adds	r4, #21
 800787e:	3304      	adds	r3, #4
 8007880:	42a6      	cmp	r6, r4
 8007882:	bf38      	it	cc
 8007884:	2304      	movcc	r3, #4
 8007886:	441d      	add	r5, r3
 8007888:	445b      	add	r3, fp
 800788a:	461e      	mov	r6, r3
 800788c:	462c      	mov	r4, r5
 800788e:	4544      	cmp	r4, r8
 8007890:	d30e      	bcc.n	80078b0 <__mdiff+0xf8>
 8007892:	f108 0103 	add.w	r1, r8, #3
 8007896:	1b49      	subs	r1, r1, r5
 8007898:	f021 0103 	bic.w	r1, r1, #3
 800789c:	3d03      	subs	r5, #3
 800789e:	45a8      	cmp	r8, r5
 80078a0:	bf38      	it	cc
 80078a2:	2100      	movcc	r1, #0
 80078a4:	440b      	add	r3, r1
 80078a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80078aa:	b191      	cbz	r1, 80078d2 <__mdiff+0x11a>
 80078ac:	6117      	str	r7, [r2, #16]
 80078ae:	e79d      	b.n	80077ec <__mdiff+0x34>
 80078b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80078b4:	46e6      	mov	lr, ip
 80078b6:	0c08      	lsrs	r0, r1, #16
 80078b8:	fa1c fc81 	uxtah	ip, ip, r1
 80078bc:	4471      	add	r1, lr
 80078be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80078c2:	b289      	uxth	r1, r1
 80078c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80078c8:	f846 1b04 	str.w	r1, [r6], #4
 80078cc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078d0:	e7dd      	b.n	800788e <__mdiff+0xd6>
 80078d2:	3f01      	subs	r7, #1
 80078d4:	e7e7      	b.n	80078a6 <__mdiff+0xee>
 80078d6:	bf00      	nop
 80078d8:	08009a49 	.word	0x08009a49
 80078dc:	08009a5a 	.word	0x08009a5a

080078e0 <__ulp>:
 80078e0:	b082      	sub	sp, #8
 80078e2:	ed8d 0b00 	vstr	d0, [sp]
 80078e6:	9a01      	ldr	r2, [sp, #4]
 80078e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007928 <__ulp+0x48>)
 80078ea:	4013      	ands	r3, r2
 80078ec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	dc08      	bgt.n	8007906 <__ulp+0x26>
 80078f4:	425b      	negs	r3, r3
 80078f6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80078fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 80078fe:	da04      	bge.n	800790a <__ulp+0x2a>
 8007900:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007904:	4113      	asrs	r3, r2
 8007906:	2200      	movs	r2, #0
 8007908:	e008      	b.n	800791c <__ulp+0x3c>
 800790a:	f1a2 0314 	sub.w	r3, r2, #20
 800790e:	2b1e      	cmp	r3, #30
 8007910:	bfda      	itte	le
 8007912:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007916:	40da      	lsrle	r2, r3
 8007918:	2201      	movgt	r2, #1
 800791a:	2300      	movs	r3, #0
 800791c:	4619      	mov	r1, r3
 800791e:	4610      	mov	r0, r2
 8007920:	ec41 0b10 	vmov	d0, r0, r1
 8007924:	b002      	add	sp, #8
 8007926:	4770      	bx	lr
 8007928:	7ff00000 	.word	0x7ff00000

0800792c <__b2d>:
 800792c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007930:	6906      	ldr	r6, [r0, #16]
 8007932:	f100 0814 	add.w	r8, r0, #20
 8007936:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800793a:	1f37      	subs	r7, r6, #4
 800793c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007940:	4610      	mov	r0, r2
 8007942:	f7ff fd53 	bl	80073ec <__hi0bits>
 8007946:	f1c0 0320 	rsb	r3, r0, #32
 800794a:	280a      	cmp	r0, #10
 800794c:	600b      	str	r3, [r1, #0]
 800794e:	491b      	ldr	r1, [pc, #108]	@ (80079bc <__b2d+0x90>)
 8007950:	dc15      	bgt.n	800797e <__b2d+0x52>
 8007952:	f1c0 0c0b 	rsb	ip, r0, #11
 8007956:	fa22 f30c 	lsr.w	r3, r2, ip
 800795a:	45b8      	cmp	r8, r7
 800795c:	ea43 0501 	orr.w	r5, r3, r1
 8007960:	bf34      	ite	cc
 8007962:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007966:	2300      	movcs	r3, #0
 8007968:	3015      	adds	r0, #21
 800796a:	fa02 f000 	lsl.w	r0, r2, r0
 800796e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007972:	4303      	orrs	r3, r0
 8007974:	461c      	mov	r4, r3
 8007976:	ec45 4b10 	vmov	d0, r4, r5
 800797a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800797e:	45b8      	cmp	r8, r7
 8007980:	bf3a      	itte	cc
 8007982:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007986:	f1a6 0708 	subcc.w	r7, r6, #8
 800798a:	2300      	movcs	r3, #0
 800798c:	380b      	subs	r0, #11
 800798e:	d012      	beq.n	80079b6 <__b2d+0x8a>
 8007990:	f1c0 0120 	rsb	r1, r0, #32
 8007994:	fa23 f401 	lsr.w	r4, r3, r1
 8007998:	4082      	lsls	r2, r0
 800799a:	4322      	orrs	r2, r4
 800799c:	4547      	cmp	r7, r8
 800799e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80079a2:	bf8c      	ite	hi
 80079a4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80079a8:	2200      	movls	r2, #0
 80079aa:	4083      	lsls	r3, r0
 80079ac:	40ca      	lsrs	r2, r1
 80079ae:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80079b2:	4313      	orrs	r3, r2
 80079b4:	e7de      	b.n	8007974 <__b2d+0x48>
 80079b6:	ea42 0501 	orr.w	r5, r2, r1
 80079ba:	e7db      	b.n	8007974 <__b2d+0x48>
 80079bc:	3ff00000 	.word	0x3ff00000

080079c0 <__d2b>:
 80079c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80079c4:	460f      	mov	r7, r1
 80079c6:	2101      	movs	r1, #1
 80079c8:	ec59 8b10 	vmov	r8, r9, d0
 80079cc:	4616      	mov	r6, r2
 80079ce:	f7ff fc1b 	bl	8007208 <_Balloc>
 80079d2:	4604      	mov	r4, r0
 80079d4:	b930      	cbnz	r0, 80079e4 <__d2b+0x24>
 80079d6:	4602      	mov	r2, r0
 80079d8:	4b23      	ldr	r3, [pc, #140]	@ (8007a68 <__d2b+0xa8>)
 80079da:	4824      	ldr	r0, [pc, #144]	@ (8007a6c <__d2b+0xac>)
 80079dc:	f240 310f 	movw	r1, #783	@ 0x30f
 80079e0:	f001 fb5e 	bl	80090a0 <__assert_func>
 80079e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80079e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80079ec:	b10d      	cbz	r5, 80079f2 <__d2b+0x32>
 80079ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80079f2:	9301      	str	r3, [sp, #4]
 80079f4:	f1b8 0300 	subs.w	r3, r8, #0
 80079f8:	d023      	beq.n	8007a42 <__d2b+0x82>
 80079fa:	4668      	mov	r0, sp
 80079fc:	9300      	str	r3, [sp, #0]
 80079fe:	f7ff fd14 	bl	800742a <__lo0bits>
 8007a02:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a06:	b1d0      	cbz	r0, 8007a3e <__d2b+0x7e>
 8007a08:	f1c0 0320 	rsb	r3, r0, #32
 8007a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a10:	430b      	orrs	r3, r1
 8007a12:	40c2      	lsrs	r2, r0
 8007a14:	6163      	str	r3, [r4, #20]
 8007a16:	9201      	str	r2, [sp, #4]
 8007a18:	9b01      	ldr	r3, [sp, #4]
 8007a1a:	61a3      	str	r3, [r4, #24]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	bf0c      	ite	eq
 8007a20:	2201      	moveq	r2, #1
 8007a22:	2202      	movne	r2, #2
 8007a24:	6122      	str	r2, [r4, #16]
 8007a26:	b1a5      	cbz	r5, 8007a52 <__d2b+0x92>
 8007a28:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007a2c:	4405      	add	r5, r0
 8007a2e:	603d      	str	r5, [r7, #0]
 8007a30:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007a34:	6030      	str	r0, [r6, #0]
 8007a36:	4620      	mov	r0, r4
 8007a38:	b003      	add	sp, #12
 8007a3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a3e:	6161      	str	r1, [r4, #20]
 8007a40:	e7ea      	b.n	8007a18 <__d2b+0x58>
 8007a42:	a801      	add	r0, sp, #4
 8007a44:	f7ff fcf1 	bl	800742a <__lo0bits>
 8007a48:	9b01      	ldr	r3, [sp, #4]
 8007a4a:	6163      	str	r3, [r4, #20]
 8007a4c:	3020      	adds	r0, #32
 8007a4e:	2201      	movs	r2, #1
 8007a50:	e7e8      	b.n	8007a24 <__d2b+0x64>
 8007a52:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a56:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007a5a:	6038      	str	r0, [r7, #0]
 8007a5c:	6918      	ldr	r0, [r3, #16]
 8007a5e:	f7ff fcc5 	bl	80073ec <__hi0bits>
 8007a62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007a66:	e7e5      	b.n	8007a34 <__d2b+0x74>
 8007a68:	08009a49 	.word	0x08009a49
 8007a6c:	08009a5a 	.word	0x08009a5a

08007a70 <__ratio>:
 8007a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a74:	b085      	sub	sp, #20
 8007a76:	e9cd 1000 	strd	r1, r0, [sp]
 8007a7a:	a902      	add	r1, sp, #8
 8007a7c:	f7ff ff56 	bl	800792c <__b2d>
 8007a80:	9800      	ldr	r0, [sp, #0]
 8007a82:	a903      	add	r1, sp, #12
 8007a84:	ec55 4b10 	vmov	r4, r5, d0
 8007a88:	f7ff ff50 	bl	800792c <__b2d>
 8007a8c:	9b01      	ldr	r3, [sp, #4]
 8007a8e:	6919      	ldr	r1, [r3, #16]
 8007a90:	9b00      	ldr	r3, [sp, #0]
 8007a92:	691b      	ldr	r3, [r3, #16]
 8007a94:	1ac9      	subs	r1, r1, r3
 8007a96:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007a9a:	1a9b      	subs	r3, r3, r2
 8007a9c:	ec5b ab10 	vmov	sl, fp, d0
 8007aa0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	bfce      	itee	gt
 8007aa8:	462a      	movgt	r2, r5
 8007aaa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007aae:	465a      	movle	r2, fp
 8007ab0:	462f      	mov	r7, r5
 8007ab2:	46d9      	mov	r9, fp
 8007ab4:	bfcc      	ite	gt
 8007ab6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007aba:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007abe:	464b      	mov	r3, r9
 8007ac0:	4652      	mov	r2, sl
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	4639      	mov	r1, r7
 8007ac6:	f7f8 fee1 	bl	800088c <__aeabi_ddiv>
 8007aca:	ec41 0b10 	vmov	d0, r0, r1
 8007ace:	b005      	add	sp, #20
 8007ad0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ad4 <__copybits>:
 8007ad4:	3901      	subs	r1, #1
 8007ad6:	b570      	push	{r4, r5, r6, lr}
 8007ad8:	1149      	asrs	r1, r1, #5
 8007ada:	6914      	ldr	r4, [r2, #16]
 8007adc:	3101      	adds	r1, #1
 8007ade:	f102 0314 	add.w	r3, r2, #20
 8007ae2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007ae6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007aea:	1f05      	subs	r5, r0, #4
 8007aec:	42a3      	cmp	r3, r4
 8007aee:	d30c      	bcc.n	8007b0a <__copybits+0x36>
 8007af0:	1aa3      	subs	r3, r4, r2
 8007af2:	3b11      	subs	r3, #17
 8007af4:	f023 0303 	bic.w	r3, r3, #3
 8007af8:	3211      	adds	r2, #17
 8007afa:	42a2      	cmp	r2, r4
 8007afc:	bf88      	it	hi
 8007afe:	2300      	movhi	r3, #0
 8007b00:	4418      	add	r0, r3
 8007b02:	2300      	movs	r3, #0
 8007b04:	4288      	cmp	r0, r1
 8007b06:	d305      	bcc.n	8007b14 <__copybits+0x40>
 8007b08:	bd70      	pop	{r4, r5, r6, pc}
 8007b0a:	f853 6b04 	ldr.w	r6, [r3], #4
 8007b0e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007b12:	e7eb      	b.n	8007aec <__copybits+0x18>
 8007b14:	f840 3b04 	str.w	r3, [r0], #4
 8007b18:	e7f4      	b.n	8007b04 <__copybits+0x30>

08007b1a <__any_on>:
 8007b1a:	f100 0214 	add.w	r2, r0, #20
 8007b1e:	6900      	ldr	r0, [r0, #16]
 8007b20:	114b      	asrs	r3, r1, #5
 8007b22:	4298      	cmp	r0, r3
 8007b24:	b510      	push	{r4, lr}
 8007b26:	db11      	blt.n	8007b4c <__any_on+0x32>
 8007b28:	dd0a      	ble.n	8007b40 <__any_on+0x26>
 8007b2a:	f011 011f 	ands.w	r1, r1, #31
 8007b2e:	d007      	beq.n	8007b40 <__any_on+0x26>
 8007b30:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007b34:	fa24 f001 	lsr.w	r0, r4, r1
 8007b38:	fa00 f101 	lsl.w	r1, r0, r1
 8007b3c:	428c      	cmp	r4, r1
 8007b3e:	d10b      	bne.n	8007b58 <__any_on+0x3e>
 8007b40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d803      	bhi.n	8007b50 <__any_on+0x36>
 8007b48:	2000      	movs	r0, #0
 8007b4a:	bd10      	pop	{r4, pc}
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	e7f7      	b.n	8007b40 <__any_on+0x26>
 8007b50:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b54:	2900      	cmp	r1, #0
 8007b56:	d0f5      	beq.n	8007b44 <__any_on+0x2a>
 8007b58:	2001      	movs	r0, #1
 8007b5a:	e7f6      	b.n	8007b4a <__any_on+0x30>

08007b5c <sulp>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	4604      	mov	r4, r0
 8007b60:	460d      	mov	r5, r1
 8007b62:	ec45 4b10 	vmov	d0, r4, r5
 8007b66:	4616      	mov	r6, r2
 8007b68:	f7ff feba 	bl	80078e0 <__ulp>
 8007b6c:	ec51 0b10 	vmov	r0, r1, d0
 8007b70:	b17e      	cbz	r6, 8007b92 <sulp+0x36>
 8007b72:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007b76:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	dd09      	ble.n	8007b92 <sulp+0x36>
 8007b7e:	051b      	lsls	r3, r3, #20
 8007b80:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007b84:	2400      	movs	r4, #0
 8007b86:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007b8a:	4622      	mov	r2, r4
 8007b8c:	462b      	mov	r3, r5
 8007b8e:	f7f8 fd53 	bl	8000638 <__aeabi_dmul>
 8007b92:	ec41 0b10 	vmov	d0, r0, r1
 8007b96:	bd70      	pop	{r4, r5, r6, pc}

08007b98 <_strtod_l>:
 8007b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b9c:	b09f      	sub	sp, #124	@ 0x7c
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	921a      	str	r2, [sp, #104]	@ 0x68
 8007ba6:	9005      	str	r0, [sp, #20]
 8007ba8:	f04f 0a00 	mov.w	sl, #0
 8007bac:	f04f 0b00 	mov.w	fp, #0
 8007bb0:	460a      	mov	r2, r1
 8007bb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007bb4:	7811      	ldrb	r1, [r2, #0]
 8007bb6:	292b      	cmp	r1, #43	@ 0x2b
 8007bb8:	d04a      	beq.n	8007c50 <_strtod_l+0xb8>
 8007bba:	d838      	bhi.n	8007c2e <_strtod_l+0x96>
 8007bbc:	290d      	cmp	r1, #13
 8007bbe:	d832      	bhi.n	8007c26 <_strtod_l+0x8e>
 8007bc0:	2908      	cmp	r1, #8
 8007bc2:	d832      	bhi.n	8007c2a <_strtod_l+0x92>
 8007bc4:	2900      	cmp	r1, #0
 8007bc6:	d03b      	beq.n	8007c40 <_strtod_l+0xa8>
 8007bc8:	2200      	movs	r2, #0
 8007bca:	920e      	str	r2, [sp, #56]	@ 0x38
 8007bcc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007bce:	782a      	ldrb	r2, [r5, #0]
 8007bd0:	2a30      	cmp	r2, #48	@ 0x30
 8007bd2:	f040 80b2 	bne.w	8007d3a <_strtod_l+0x1a2>
 8007bd6:	786a      	ldrb	r2, [r5, #1]
 8007bd8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007bdc:	2a58      	cmp	r2, #88	@ 0x58
 8007bde:	d16e      	bne.n	8007cbe <_strtod_l+0x126>
 8007be0:	9302      	str	r3, [sp, #8]
 8007be2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007be4:	9301      	str	r3, [sp, #4]
 8007be6:	ab1a      	add	r3, sp, #104	@ 0x68
 8007be8:	9300      	str	r3, [sp, #0]
 8007bea:	4a8f      	ldr	r2, [pc, #572]	@ (8007e28 <_strtod_l+0x290>)
 8007bec:	9805      	ldr	r0, [sp, #20]
 8007bee:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007bf0:	a919      	add	r1, sp, #100	@ 0x64
 8007bf2:	f001 faef 	bl	80091d4 <__gethex>
 8007bf6:	f010 060f 	ands.w	r6, r0, #15
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	d005      	beq.n	8007c0a <_strtod_l+0x72>
 8007bfe:	2e06      	cmp	r6, #6
 8007c00:	d128      	bne.n	8007c54 <_strtod_l+0xbc>
 8007c02:	3501      	adds	r5, #1
 8007c04:	2300      	movs	r3, #0
 8007c06:	9519      	str	r5, [sp, #100]	@ 0x64
 8007c08:	930e      	str	r3, [sp, #56]	@ 0x38
 8007c0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	f040 858e 	bne.w	800872e <_strtod_l+0xb96>
 8007c12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c14:	b1cb      	cbz	r3, 8007c4a <_strtod_l+0xb2>
 8007c16:	4652      	mov	r2, sl
 8007c18:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007c1c:	ec43 2b10 	vmov	d0, r2, r3
 8007c20:	b01f      	add	sp, #124	@ 0x7c
 8007c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c26:	2920      	cmp	r1, #32
 8007c28:	d1ce      	bne.n	8007bc8 <_strtod_l+0x30>
 8007c2a:	3201      	adds	r2, #1
 8007c2c:	e7c1      	b.n	8007bb2 <_strtod_l+0x1a>
 8007c2e:	292d      	cmp	r1, #45	@ 0x2d
 8007c30:	d1ca      	bne.n	8007bc8 <_strtod_l+0x30>
 8007c32:	2101      	movs	r1, #1
 8007c34:	910e      	str	r1, [sp, #56]	@ 0x38
 8007c36:	1c51      	adds	r1, r2, #1
 8007c38:	9119      	str	r1, [sp, #100]	@ 0x64
 8007c3a:	7852      	ldrb	r2, [r2, #1]
 8007c3c:	2a00      	cmp	r2, #0
 8007c3e:	d1c5      	bne.n	8007bcc <_strtod_l+0x34>
 8007c40:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c42:	9419      	str	r4, [sp, #100]	@ 0x64
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	f040 8570 	bne.w	800872a <_strtod_l+0xb92>
 8007c4a:	4652      	mov	r2, sl
 8007c4c:	465b      	mov	r3, fp
 8007c4e:	e7e5      	b.n	8007c1c <_strtod_l+0x84>
 8007c50:	2100      	movs	r1, #0
 8007c52:	e7ef      	b.n	8007c34 <_strtod_l+0x9c>
 8007c54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c56:	b13a      	cbz	r2, 8007c68 <_strtod_l+0xd0>
 8007c58:	2135      	movs	r1, #53	@ 0x35
 8007c5a:	a81c      	add	r0, sp, #112	@ 0x70
 8007c5c:	f7ff ff3a 	bl	8007ad4 <__copybits>
 8007c60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c62:	9805      	ldr	r0, [sp, #20]
 8007c64:	f7ff fb10 	bl	8007288 <_Bfree>
 8007c68:	3e01      	subs	r6, #1
 8007c6a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007c6c:	2e04      	cmp	r6, #4
 8007c6e:	d806      	bhi.n	8007c7e <_strtod_l+0xe6>
 8007c70:	e8df f006 	tbb	[pc, r6]
 8007c74:	201d0314 	.word	0x201d0314
 8007c78:	14          	.byte	0x14
 8007c79:	00          	.byte	0x00
 8007c7a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007c7e:	05e1      	lsls	r1, r4, #23
 8007c80:	bf48      	it	mi
 8007c82:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007c86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007c8a:	0d1b      	lsrs	r3, r3, #20
 8007c8c:	051b      	lsls	r3, r3, #20
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d1bb      	bne.n	8007c0a <_strtod_l+0x72>
 8007c92:	f7fe fb2d 	bl	80062f0 <__errno>
 8007c96:	2322      	movs	r3, #34	@ 0x22
 8007c98:	6003      	str	r3, [r0, #0]
 8007c9a:	e7b6      	b.n	8007c0a <_strtod_l+0x72>
 8007c9c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007ca0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007ca4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007ca8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007cac:	e7e7      	b.n	8007c7e <_strtod_l+0xe6>
 8007cae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007e30 <_strtod_l+0x298>
 8007cb2:	e7e4      	b.n	8007c7e <_strtod_l+0xe6>
 8007cb4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007cb8:	f04f 3aff 	mov.w	sl, #4294967295
 8007cbc:	e7df      	b.n	8007c7e <_strtod_l+0xe6>
 8007cbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cc0:	1c5a      	adds	r2, r3, #1
 8007cc2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007cc4:	785b      	ldrb	r3, [r3, #1]
 8007cc6:	2b30      	cmp	r3, #48	@ 0x30
 8007cc8:	d0f9      	beq.n	8007cbe <_strtod_l+0x126>
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d09d      	beq.n	8007c0a <_strtod_l+0x72>
 8007cce:	2301      	movs	r3, #1
 8007cd0:	2700      	movs	r7, #0
 8007cd2:	9308      	str	r3, [sp, #32]
 8007cd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cd6:	930c      	str	r3, [sp, #48]	@ 0x30
 8007cd8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007cda:	46b9      	mov	r9, r7
 8007cdc:	220a      	movs	r2, #10
 8007cde:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007ce0:	7805      	ldrb	r5, [r0, #0]
 8007ce2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007ce6:	b2d9      	uxtb	r1, r3
 8007ce8:	2909      	cmp	r1, #9
 8007cea:	d928      	bls.n	8007d3e <_strtod_l+0x1a6>
 8007cec:	494f      	ldr	r1, [pc, #316]	@ (8007e2c <_strtod_l+0x294>)
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f001 f97a 	bl	8008fe8 <strncmp>
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d032      	beq.n	8007d5e <_strtod_l+0x1c6>
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	462a      	mov	r2, r5
 8007cfc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007cfe:	464d      	mov	r5, r9
 8007d00:	4603      	mov	r3, r0
 8007d02:	2a65      	cmp	r2, #101	@ 0x65
 8007d04:	d001      	beq.n	8007d0a <_strtod_l+0x172>
 8007d06:	2a45      	cmp	r2, #69	@ 0x45
 8007d08:	d114      	bne.n	8007d34 <_strtod_l+0x19c>
 8007d0a:	b91d      	cbnz	r5, 8007d14 <_strtod_l+0x17c>
 8007d0c:	9a08      	ldr	r2, [sp, #32]
 8007d0e:	4302      	orrs	r2, r0
 8007d10:	d096      	beq.n	8007c40 <_strtod_l+0xa8>
 8007d12:	2500      	movs	r5, #0
 8007d14:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007d16:	1c62      	adds	r2, r4, #1
 8007d18:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d1a:	7862      	ldrb	r2, [r4, #1]
 8007d1c:	2a2b      	cmp	r2, #43	@ 0x2b
 8007d1e:	d07a      	beq.n	8007e16 <_strtod_l+0x27e>
 8007d20:	2a2d      	cmp	r2, #45	@ 0x2d
 8007d22:	d07e      	beq.n	8007e22 <_strtod_l+0x28a>
 8007d24:	f04f 0c00 	mov.w	ip, #0
 8007d28:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007d2c:	2909      	cmp	r1, #9
 8007d2e:	f240 8085 	bls.w	8007e3c <_strtod_l+0x2a4>
 8007d32:	9419      	str	r4, [sp, #100]	@ 0x64
 8007d34:	f04f 0800 	mov.w	r8, #0
 8007d38:	e0a5      	b.n	8007e86 <_strtod_l+0x2ee>
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	e7c8      	b.n	8007cd0 <_strtod_l+0x138>
 8007d3e:	f1b9 0f08 	cmp.w	r9, #8
 8007d42:	bfd8      	it	le
 8007d44:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007d46:	f100 0001 	add.w	r0, r0, #1
 8007d4a:	bfda      	itte	le
 8007d4c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d50:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007d52:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007d56:	f109 0901 	add.w	r9, r9, #1
 8007d5a:	9019      	str	r0, [sp, #100]	@ 0x64
 8007d5c:	e7bf      	b.n	8007cde <_strtod_l+0x146>
 8007d5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d60:	1c5a      	adds	r2, r3, #1
 8007d62:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d64:	785a      	ldrb	r2, [r3, #1]
 8007d66:	f1b9 0f00 	cmp.w	r9, #0
 8007d6a:	d03b      	beq.n	8007de4 <_strtod_l+0x24c>
 8007d6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d6e:	464d      	mov	r5, r9
 8007d70:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007d74:	2b09      	cmp	r3, #9
 8007d76:	d912      	bls.n	8007d9e <_strtod_l+0x206>
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e7c2      	b.n	8007d02 <_strtod_l+0x16a>
 8007d7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d7e:	1c5a      	adds	r2, r3, #1
 8007d80:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d82:	785a      	ldrb	r2, [r3, #1]
 8007d84:	3001      	adds	r0, #1
 8007d86:	2a30      	cmp	r2, #48	@ 0x30
 8007d88:	d0f8      	beq.n	8007d7c <_strtod_l+0x1e4>
 8007d8a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007d8e:	2b08      	cmp	r3, #8
 8007d90:	f200 84d2 	bhi.w	8008738 <_strtod_l+0xba0>
 8007d94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d96:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d98:	2000      	movs	r0, #0
 8007d9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d9c:	4605      	mov	r5, r0
 8007d9e:	3a30      	subs	r2, #48	@ 0x30
 8007da0:	f100 0301 	add.w	r3, r0, #1
 8007da4:	d018      	beq.n	8007dd8 <_strtod_l+0x240>
 8007da6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007da8:	4419      	add	r1, r3
 8007daa:	910a      	str	r1, [sp, #40]	@ 0x28
 8007dac:	462e      	mov	r6, r5
 8007dae:	f04f 0e0a 	mov.w	lr, #10
 8007db2:	1c71      	adds	r1, r6, #1
 8007db4:	eba1 0c05 	sub.w	ip, r1, r5
 8007db8:	4563      	cmp	r3, ip
 8007dba:	dc15      	bgt.n	8007de8 <_strtod_l+0x250>
 8007dbc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007dc0:	182b      	adds	r3, r5, r0
 8007dc2:	2b08      	cmp	r3, #8
 8007dc4:	f105 0501 	add.w	r5, r5, #1
 8007dc8:	4405      	add	r5, r0
 8007dca:	dc1a      	bgt.n	8007e02 <_strtod_l+0x26a>
 8007dcc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dce:	230a      	movs	r3, #10
 8007dd0:	fb03 2301 	mla	r3, r3, r1, r2
 8007dd4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007dda:	1c51      	adds	r1, r2, #1
 8007ddc:	9119      	str	r1, [sp, #100]	@ 0x64
 8007dde:	7852      	ldrb	r2, [r2, #1]
 8007de0:	4618      	mov	r0, r3
 8007de2:	e7c5      	b.n	8007d70 <_strtod_l+0x1d8>
 8007de4:	4648      	mov	r0, r9
 8007de6:	e7ce      	b.n	8007d86 <_strtod_l+0x1ee>
 8007de8:	2e08      	cmp	r6, #8
 8007dea:	dc05      	bgt.n	8007df8 <_strtod_l+0x260>
 8007dec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007dee:	fb0e f606 	mul.w	r6, lr, r6
 8007df2:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007df4:	460e      	mov	r6, r1
 8007df6:	e7dc      	b.n	8007db2 <_strtod_l+0x21a>
 8007df8:	2910      	cmp	r1, #16
 8007dfa:	bfd8      	it	le
 8007dfc:	fb0e f707 	mulle.w	r7, lr, r7
 8007e00:	e7f8      	b.n	8007df4 <_strtod_l+0x25c>
 8007e02:	2b0f      	cmp	r3, #15
 8007e04:	bfdc      	itt	le
 8007e06:	230a      	movle	r3, #10
 8007e08:	fb03 2707 	mlale	r7, r3, r7, r2
 8007e0c:	e7e3      	b.n	8007dd6 <_strtod_l+0x23e>
 8007e0e:	2300      	movs	r3, #0
 8007e10:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e12:	2301      	movs	r3, #1
 8007e14:	e77a      	b.n	8007d0c <_strtod_l+0x174>
 8007e16:	f04f 0c00 	mov.w	ip, #0
 8007e1a:	1ca2      	adds	r2, r4, #2
 8007e1c:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e1e:	78a2      	ldrb	r2, [r4, #2]
 8007e20:	e782      	b.n	8007d28 <_strtod_l+0x190>
 8007e22:	f04f 0c01 	mov.w	ip, #1
 8007e26:	e7f8      	b.n	8007e1a <_strtod_l+0x282>
 8007e28:	08009c7c 	.word	0x08009c7c
 8007e2c:	08009ab3 	.word	0x08009ab3
 8007e30:	7ff00000 	.word	0x7ff00000
 8007e34:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e36:	1c51      	adds	r1, r2, #1
 8007e38:	9119      	str	r1, [sp, #100]	@ 0x64
 8007e3a:	7852      	ldrb	r2, [r2, #1]
 8007e3c:	2a30      	cmp	r2, #48	@ 0x30
 8007e3e:	d0f9      	beq.n	8007e34 <_strtod_l+0x29c>
 8007e40:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007e44:	2908      	cmp	r1, #8
 8007e46:	f63f af75 	bhi.w	8007d34 <_strtod_l+0x19c>
 8007e4a:	3a30      	subs	r2, #48	@ 0x30
 8007e4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e4e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e50:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007e52:	f04f 080a 	mov.w	r8, #10
 8007e56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e58:	1c56      	adds	r6, r2, #1
 8007e5a:	9619      	str	r6, [sp, #100]	@ 0x64
 8007e5c:	7852      	ldrb	r2, [r2, #1]
 8007e5e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007e62:	f1be 0f09 	cmp.w	lr, #9
 8007e66:	d939      	bls.n	8007edc <_strtod_l+0x344>
 8007e68:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007e6a:	1a76      	subs	r6, r6, r1
 8007e6c:	2e08      	cmp	r6, #8
 8007e6e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007e72:	dc03      	bgt.n	8007e7c <_strtod_l+0x2e4>
 8007e74:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007e76:	4588      	cmp	r8, r1
 8007e78:	bfa8      	it	ge
 8007e7a:	4688      	movge	r8, r1
 8007e7c:	f1bc 0f00 	cmp.w	ip, #0
 8007e80:	d001      	beq.n	8007e86 <_strtod_l+0x2ee>
 8007e82:	f1c8 0800 	rsb	r8, r8, #0
 8007e86:	2d00      	cmp	r5, #0
 8007e88:	d14e      	bne.n	8007f28 <_strtod_l+0x390>
 8007e8a:	9908      	ldr	r1, [sp, #32]
 8007e8c:	4308      	orrs	r0, r1
 8007e8e:	f47f aebc 	bne.w	8007c0a <_strtod_l+0x72>
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	f47f aed4 	bne.w	8007c40 <_strtod_l+0xa8>
 8007e98:	2a69      	cmp	r2, #105	@ 0x69
 8007e9a:	d028      	beq.n	8007eee <_strtod_l+0x356>
 8007e9c:	dc25      	bgt.n	8007eea <_strtod_l+0x352>
 8007e9e:	2a49      	cmp	r2, #73	@ 0x49
 8007ea0:	d025      	beq.n	8007eee <_strtod_l+0x356>
 8007ea2:	2a4e      	cmp	r2, #78	@ 0x4e
 8007ea4:	f47f aecc 	bne.w	8007c40 <_strtod_l+0xa8>
 8007ea8:	499a      	ldr	r1, [pc, #616]	@ (8008114 <_strtod_l+0x57c>)
 8007eaa:	a819      	add	r0, sp, #100	@ 0x64
 8007eac:	f001 fbb4 	bl	8009618 <__match>
 8007eb0:	2800      	cmp	r0, #0
 8007eb2:	f43f aec5 	beq.w	8007c40 <_strtod_l+0xa8>
 8007eb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007eb8:	781b      	ldrb	r3, [r3, #0]
 8007eba:	2b28      	cmp	r3, #40	@ 0x28
 8007ebc:	d12e      	bne.n	8007f1c <_strtod_l+0x384>
 8007ebe:	4996      	ldr	r1, [pc, #600]	@ (8008118 <_strtod_l+0x580>)
 8007ec0:	aa1c      	add	r2, sp, #112	@ 0x70
 8007ec2:	a819      	add	r0, sp, #100	@ 0x64
 8007ec4:	f001 fbbc 	bl	8009640 <__hexnan>
 8007ec8:	2805      	cmp	r0, #5
 8007eca:	d127      	bne.n	8007f1c <_strtod_l+0x384>
 8007ecc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007ece:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007ed2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007ed6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007eda:	e696      	b.n	8007c0a <_strtod_l+0x72>
 8007edc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ede:	fb08 2101 	mla	r1, r8, r1, r2
 8007ee2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007ee6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ee8:	e7b5      	b.n	8007e56 <_strtod_l+0x2be>
 8007eea:	2a6e      	cmp	r2, #110	@ 0x6e
 8007eec:	e7da      	b.n	8007ea4 <_strtod_l+0x30c>
 8007eee:	498b      	ldr	r1, [pc, #556]	@ (800811c <_strtod_l+0x584>)
 8007ef0:	a819      	add	r0, sp, #100	@ 0x64
 8007ef2:	f001 fb91 	bl	8009618 <__match>
 8007ef6:	2800      	cmp	r0, #0
 8007ef8:	f43f aea2 	beq.w	8007c40 <_strtod_l+0xa8>
 8007efc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007efe:	4988      	ldr	r1, [pc, #544]	@ (8008120 <_strtod_l+0x588>)
 8007f00:	3b01      	subs	r3, #1
 8007f02:	a819      	add	r0, sp, #100	@ 0x64
 8007f04:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f06:	f001 fb87 	bl	8009618 <__match>
 8007f0a:	b910      	cbnz	r0, 8007f12 <_strtod_l+0x37a>
 8007f0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f0e:	3301      	adds	r3, #1
 8007f10:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f12:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8008130 <_strtod_l+0x598>
 8007f16:	f04f 0a00 	mov.w	sl, #0
 8007f1a:	e676      	b.n	8007c0a <_strtod_l+0x72>
 8007f1c:	4881      	ldr	r0, [pc, #516]	@ (8008124 <_strtod_l+0x58c>)
 8007f1e:	f001 f8b7 	bl	8009090 <nan>
 8007f22:	ec5b ab10 	vmov	sl, fp, d0
 8007f26:	e670      	b.n	8007c0a <_strtod_l+0x72>
 8007f28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f2a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007f2c:	eba8 0303 	sub.w	r3, r8, r3
 8007f30:	f1b9 0f00 	cmp.w	r9, #0
 8007f34:	bf08      	it	eq
 8007f36:	46a9      	moveq	r9, r5
 8007f38:	2d10      	cmp	r5, #16
 8007f3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f3c:	462c      	mov	r4, r5
 8007f3e:	bfa8      	it	ge
 8007f40:	2410      	movge	r4, #16
 8007f42:	f7f8 faff 	bl	8000544 <__aeabi_ui2d>
 8007f46:	2d09      	cmp	r5, #9
 8007f48:	4682      	mov	sl, r0
 8007f4a:	468b      	mov	fp, r1
 8007f4c:	dc13      	bgt.n	8007f76 <_strtod_l+0x3de>
 8007f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f43f ae5a 	beq.w	8007c0a <_strtod_l+0x72>
 8007f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f58:	dd78      	ble.n	800804c <_strtod_l+0x4b4>
 8007f5a:	2b16      	cmp	r3, #22
 8007f5c:	dc5f      	bgt.n	800801e <_strtod_l+0x486>
 8007f5e:	4972      	ldr	r1, [pc, #456]	@ (8008128 <_strtod_l+0x590>)
 8007f60:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f68:	4652      	mov	r2, sl
 8007f6a:	465b      	mov	r3, fp
 8007f6c:	f7f8 fb64 	bl	8000638 <__aeabi_dmul>
 8007f70:	4682      	mov	sl, r0
 8007f72:	468b      	mov	fp, r1
 8007f74:	e649      	b.n	8007c0a <_strtod_l+0x72>
 8007f76:	4b6c      	ldr	r3, [pc, #432]	@ (8008128 <_strtod_l+0x590>)
 8007f78:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f7c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007f80:	f7f8 fb5a 	bl	8000638 <__aeabi_dmul>
 8007f84:	4682      	mov	sl, r0
 8007f86:	4638      	mov	r0, r7
 8007f88:	468b      	mov	fp, r1
 8007f8a:	f7f8 fadb 	bl	8000544 <__aeabi_ui2d>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	460b      	mov	r3, r1
 8007f92:	4650      	mov	r0, sl
 8007f94:	4659      	mov	r1, fp
 8007f96:	f7f8 f999 	bl	80002cc <__adddf3>
 8007f9a:	2d0f      	cmp	r5, #15
 8007f9c:	4682      	mov	sl, r0
 8007f9e:	468b      	mov	fp, r1
 8007fa0:	ddd5      	ble.n	8007f4e <_strtod_l+0x3b6>
 8007fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa4:	1b2c      	subs	r4, r5, r4
 8007fa6:	441c      	add	r4, r3
 8007fa8:	2c00      	cmp	r4, #0
 8007faa:	f340 8093 	ble.w	80080d4 <_strtod_l+0x53c>
 8007fae:	f014 030f 	ands.w	r3, r4, #15
 8007fb2:	d00a      	beq.n	8007fca <_strtod_l+0x432>
 8007fb4:	495c      	ldr	r1, [pc, #368]	@ (8008128 <_strtod_l+0x590>)
 8007fb6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fba:	4652      	mov	r2, sl
 8007fbc:	465b      	mov	r3, fp
 8007fbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fc2:	f7f8 fb39 	bl	8000638 <__aeabi_dmul>
 8007fc6:	4682      	mov	sl, r0
 8007fc8:	468b      	mov	fp, r1
 8007fca:	f034 040f 	bics.w	r4, r4, #15
 8007fce:	d073      	beq.n	80080b8 <_strtod_l+0x520>
 8007fd0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007fd4:	dd49      	ble.n	800806a <_strtod_l+0x4d2>
 8007fd6:	2400      	movs	r4, #0
 8007fd8:	46a0      	mov	r8, r4
 8007fda:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007fdc:	46a1      	mov	r9, r4
 8007fde:	9a05      	ldr	r2, [sp, #20]
 8007fe0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8008130 <_strtod_l+0x598>
 8007fe4:	2322      	movs	r3, #34	@ 0x22
 8007fe6:	6013      	str	r3, [r2, #0]
 8007fe8:	f04f 0a00 	mov.w	sl, #0
 8007fec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	f43f ae0b 	beq.w	8007c0a <_strtod_l+0x72>
 8007ff4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ff6:	9805      	ldr	r0, [sp, #20]
 8007ff8:	f7ff f946 	bl	8007288 <_Bfree>
 8007ffc:	9805      	ldr	r0, [sp, #20]
 8007ffe:	4649      	mov	r1, r9
 8008000:	f7ff f942 	bl	8007288 <_Bfree>
 8008004:	9805      	ldr	r0, [sp, #20]
 8008006:	4641      	mov	r1, r8
 8008008:	f7ff f93e 	bl	8007288 <_Bfree>
 800800c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800800e:	9805      	ldr	r0, [sp, #20]
 8008010:	f7ff f93a 	bl	8007288 <_Bfree>
 8008014:	9805      	ldr	r0, [sp, #20]
 8008016:	4621      	mov	r1, r4
 8008018:	f7ff f936 	bl	8007288 <_Bfree>
 800801c:	e5f5      	b.n	8007c0a <_strtod_l+0x72>
 800801e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008020:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008024:	4293      	cmp	r3, r2
 8008026:	dbbc      	blt.n	8007fa2 <_strtod_l+0x40a>
 8008028:	4c3f      	ldr	r4, [pc, #252]	@ (8008128 <_strtod_l+0x590>)
 800802a:	f1c5 050f 	rsb	r5, r5, #15
 800802e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008032:	4652      	mov	r2, sl
 8008034:	465b      	mov	r3, fp
 8008036:	e9d1 0100 	ldrd	r0, r1, [r1]
 800803a:	f7f8 fafd 	bl	8000638 <__aeabi_dmul>
 800803e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008040:	1b5d      	subs	r5, r3, r5
 8008042:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008046:	e9d4 2300 	ldrd	r2, r3, [r4]
 800804a:	e78f      	b.n	8007f6c <_strtod_l+0x3d4>
 800804c:	3316      	adds	r3, #22
 800804e:	dba8      	blt.n	8007fa2 <_strtod_l+0x40a>
 8008050:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008052:	eba3 0808 	sub.w	r8, r3, r8
 8008056:	4b34      	ldr	r3, [pc, #208]	@ (8008128 <_strtod_l+0x590>)
 8008058:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800805c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008060:	4650      	mov	r0, sl
 8008062:	4659      	mov	r1, fp
 8008064:	f7f8 fc12 	bl	800088c <__aeabi_ddiv>
 8008068:	e782      	b.n	8007f70 <_strtod_l+0x3d8>
 800806a:	2300      	movs	r3, #0
 800806c:	4f2f      	ldr	r7, [pc, #188]	@ (800812c <_strtod_l+0x594>)
 800806e:	1124      	asrs	r4, r4, #4
 8008070:	4650      	mov	r0, sl
 8008072:	4659      	mov	r1, fp
 8008074:	461e      	mov	r6, r3
 8008076:	2c01      	cmp	r4, #1
 8008078:	dc21      	bgt.n	80080be <_strtod_l+0x526>
 800807a:	b10b      	cbz	r3, 8008080 <_strtod_l+0x4e8>
 800807c:	4682      	mov	sl, r0
 800807e:	468b      	mov	fp, r1
 8008080:	492a      	ldr	r1, [pc, #168]	@ (800812c <_strtod_l+0x594>)
 8008082:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008086:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800808a:	4652      	mov	r2, sl
 800808c:	465b      	mov	r3, fp
 800808e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008092:	f7f8 fad1 	bl	8000638 <__aeabi_dmul>
 8008096:	4b26      	ldr	r3, [pc, #152]	@ (8008130 <_strtod_l+0x598>)
 8008098:	460a      	mov	r2, r1
 800809a:	400b      	ands	r3, r1
 800809c:	4925      	ldr	r1, [pc, #148]	@ (8008134 <_strtod_l+0x59c>)
 800809e:	428b      	cmp	r3, r1
 80080a0:	4682      	mov	sl, r0
 80080a2:	d898      	bhi.n	8007fd6 <_strtod_l+0x43e>
 80080a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80080a8:	428b      	cmp	r3, r1
 80080aa:	bf86      	itte	hi
 80080ac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8008138 <_strtod_l+0x5a0>
 80080b0:	f04f 3aff 	movhi.w	sl, #4294967295
 80080b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80080b8:	2300      	movs	r3, #0
 80080ba:	9308      	str	r3, [sp, #32]
 80080bc:	e076      	b.n	80081ac <_strtod_l+0x614>
 80080be:	07e2      	lsls	r2, r4, #31
 80080c0:	d504      	bpl.n	80080cc <_strtod_l+0x534>
 80080c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080c6:	f7f8 fab7 	bl	8000638 <__aeabi_dmul>
 80080ca:	2301      	movs	r3, #1
 80080cc:	3601      	adds	r6, #1
 80080ce:	1064      	asrs	r4, r4, #1
 80080d0:	3708      	adds	r7, #8
 80080d2:	e7d0      	b.n	8008076 <_strtod_l+0x4de>
 80080d4:	d0f0      	beq.n	80080b8 <_strtod_l+0x520>
 80080d6:	4264      	negs	r4, r4
 80080d8:	f014 020f 	ands.w	r2, r4, #15
 80080dc:	d00a      	beq.n	80080f4 <_strtod_l+0x55c>
 80080de:	4b12      	ldr	r3, [pc, #72]	@ (8008128 <_strtod_l+0x590>)
 80080e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080e4:	4650      	mov	r0, sl
 80080e6:	4659      	mov	r1, fp
 80080e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ec:	f7f8 fbce 	bl	800088c <__aeabi_ddiv>
 80080f0:	4682      	mov	sl, r0
 80080f2:	468b      	mov	fp, r1
 80080f4:	1124      	asrs	r4, r4, #4
 80080f6:	d0df      	beq.n	80080b8 <_strtod_l+0x520>
 80080f8:	2c1f      	cmp	r4, #31
 80080fa:	dd1f      	ble.n	800813c <_strtod_l+0x5a4>
 80080fc:	2400      	movs	r4, #0
 80080fe:	46a0      	mov	r8, r4
 8008100:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008102:	46a1      	mov	r9, r4
 8008104:	9a05      	ldr	r2, [sp, #20]
 8008106:	2322      	movs	r3, #34	@ 0x22
 8008108:	f04f 0a00 	mov.w	sl, #0
 800810c:	f04f 0b00 	mov.w	fp, #0
 8008110:	6013      	str	r3, [r2, #0]
 8008112:	e76b      	b.n	8007fec <_strtod_l+0x454>
 8008114:	080099a1 	.word	0x080099a1
 8008118:	08009c68 	.word	0x08009c68
 800811c:	08009999 	.word	0x08009999
 8008120:	080099d0 	.word	0x080099d0
 8008124:	08009b09 	.word	0x08009b09
 8008128:	08009ba0 	.word	0x08009ba0
 800812c:	08009b78 	.word	0x08009b78
 8008130:	7ff00000 	.word	0x7ff00000
 8008134:	7ca00000 	.word	0x7ca00000
 8008138:	7fefffff 	.word	0x7fefffff
 800813c:	f014 0310 	ands.w	r3, r4, #16
 8008140:	bf18      	it	ne
 8008142:	236a      	movne	r3, #106	@ 0x6a
 8008144:	4ea9      	ldr	r6, [pc, #676]	@ (80083ec <_strtod_l+0x854>)
 8008146:	9308      	str	r3, [sp, #32]
 8008148:	4650      	mov	r0, sl
 800814a:	4659      	mov	r1, fp
 800814c:	2300      	movs	r3, #0
 800814e:	07e7      	lsls	r7, r4, #31
 8008150:	d504      	bpl.n	800815c <_strtod_l+0x5c4>
 8008152:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008156:	f7f8 fa6f 	bl	8000638 <__aeabi_dmul>
 800815a:	2301      	movs	r3, #1
 800815c:	1064      	asrs	r4, r4, #1
 800815e:	f106 0608 	add.w	r6, r6, #8
 8008162:	d1f4      	bne.n	800814e <_strtod_l+0x5b6>
 8008164:	b10b      	cbz	r3, 800816a <_strtod_l+0x5d2>
 8008166:	4682      	mov	sl, r0
 8008168:	468b      	mov	fp, r1
 800816a:	9b08      	ldr	r3, [sp, #32]
 800816c:	b1b3      	cbz	r3, 800819c <_strtod_l+0x604>
 800816e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008172:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008176:	2b00      	cmp	r3, #0
 8008178:	4659      	mov	r1, fp
 800817a:	dd0f      	ble.n	800819c <_strtod_l+0x604>
 800817c:	2b1f      	cmp	r3, #31
 800817e:	dd56      	ble.n	800822e <_strtod_l+0x696>
 8008180:	2b34      	cmp	r3, #52	@ 0x34
 8008182:	bfde      	ittt	le
 8008184:	f04f 33ff 	movle.w	r3, #4294967295
 8008188:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800818c:	4093      	lslle	r3, r2
 800818e:	f04f 0a00 	mov.w	sl, #0
 8008192:	bfcc      	ite	gt
 8008194:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008198:	ea03 0b01 	andle.w	fp, r3, r1
 800819c:	2200      	movs	r2, #0
 800819e:	2300      	movs	r3, #0
 80081a0:	4650      	mov	r0, sl
 80081a2:	4659      	mov	r1, fp
 80081a4:	f7f8 fcb0 	bl	8000b08 <__aeabi_dcmpeq>
 80081a8:	2800      	cmp	r0, #0
 80081aa:	d1a7      	bne.n	80080fc <_strtod_l+0x564>
 80081ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081ae:	9300      	str	r3, [sp, #0]
 80081b0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80081b2:	9805      	ldr	r0, [sp, #20]
 80081b4:	462b      	mov	r3, r5
 80081b6:	464a      	mov	r2, r9
 80081b8:	f7ff f8ce 	bl	8007358 <__s2b>
 80081bc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80081be:	2800      	cmp	r0, #0
 80081c0:	f43f af09 	beq.w	8007fd6 <_strtod_l+0x43e>
 80081c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081c8:	2a00      	cmp	r2, #0
 80081ca:	eba3 0308 	sub.w	r3, r3, r8
 80081ce:	bfa8      	it	ge
 80081d0:	2300      	movge	r3, #0
 80081d2:	9312      	str	r3, [sp, #72]	@ 0x48
 80081d4:	2400      	movs	r4, #0
 80081d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80081da:	9316      	str	r3, [sp, #88]	@ 0x58
 80081dc:	46a0      	mov	r8, r4
 80081de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081e0:	9805      	ldr	r0, [sp, #20]
 80081e2:	6859      	ldr	r1, [r3, #4]
 80081e4:	f7ff f810 	bl	8007208 <_Balloc>
 80081e8:	4681      	mov	r9, r0
 80081ea:	2800      	cmp	r0, #0
 80081ec:	f43f aef7 	beq.w	8007fde <_strtod_l+0x446>
 80081f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081f2:	691a      	ldr	r2, [r3, #16]
 80081f4:	3202      	adds	r2, #2
 80081f6:	f103 010c 	add.w	r1, r3, #12
 80081fa:	0092      	lsls	r2, r2, #2
 80081fc:	300c      	adds	r0, #12
 80081fe:	f000 ff37 	bl	8009070 <memcpy>
 8008202:	ec4b ab10 	vmov	d0, sl, fp
 8008206:	9805      	ldr	r0, [sp, #20]
 8008208:	aa1c      	add	r2, sp, #112	@ 0x70
 800820a:	a91b      	add	r1, sp, #108	@ 0x6c
 800820c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008210:	f7ff fbd6 	bl	80079c0 <__d2b>
 8008214:	901a      	str	r0, [sp, #104]	@ 0x68
 8008216:	2800      	cmp	r0, #0
 8008218:	f43f aee1 	beq.w	8007fde <_strtod_l+0x446>
 800821c:	9805      	ldr	r0, [sp, #20]
 800821e:	2101      	movs	r1, #1
 8008220:	f7ff f930 	bl	8007484 <__i2b>
 8008224:	4680      	mov	r8, r0
 8008226:	b948      	cbnz	r0, 800823c <_strtod_l+0x6a4>
 8008228:	f04f 0800 	mov.w	r8, #0
 800822c:	e6d7      	b.n	8007fde <_strtod_l+0x446>
 800822e:	f04f 32ff 	mov.w	r2, #4294967295
 8008232:	fa02 f303 	lsl.w	r3, r2, r3
 8008236:	ea03 0a0a 	and.w	sl, r3, sl
 800823a:	e7af      	b.n	800819c <_strtod_l+0x604>
 800823c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800823e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008240:	2d00      	cmp	r5, #0
 8008242:	bfab      	itete	ge
 8008244:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008246:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008248:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800824a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800824c:	bfac      	ite	ge
 800824e:	18ef      	addge	r7, r5, r3
 8008250:	1b5e      	sublt	r6, r3, r5
 8008252:	9b08      	ldr	r3, [sp, #32]
 8008254:	1aed      	subs	r5, r5, r3
 8008256:	4415      	add	r5, r2
 8008258:	4b65      	ldr	r3, [pc, #404]	@ (80083f0 <_strtod_l+0x858>)
 800825a:	3d01      	subs	r5, #1
 800825c:	429d      	cmp	r5, r3
 800825e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008262:	da50      	bge.n	8008306 <_strtod_l+0x76e>
 8008264:	1b5b      	subs	r3, r3, r5
 8008266:	2b1f      	cmp	r3, #31
 8008268:	eba2 0203 	sub.w	r2, r2, r3
 800826c:	f04f 0101 	mov.w	r1, #1
 8008270:	dc3d      	bgt.n	80082ee <_strtod_l+0x756>
 8008272:	fa01 f303 	lsl.w	r3, r1, r3
 8008276:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008278:	2300      	movs	r3, #0
 800827a:	9310      	str	r3, [sp, #64]	@ 0x40
 800827c:	18bd      	adds	r5, r7, r2
 800827e:	9b08      	ldr	r3, [sp, #32]
 8008280:	42af      	cmp	r7, r5
 8008282:	4416      	add	r6, r2
 8008284:	441e      	add	r6, r3
 8008286:	463b      	mov	r3, r7
 8008288:	bfa8      	it	ge
 800828a:	462b      	movge	r3, r5
 800828c:	42b3      	cmp	r3, r6
 800828e:	bfa8      	it	ge
 8008290:	4633      	movge	r3, r6
 8008292:	2b00      	cmp	r3, #0
 8008294:	bfc2      	ittt	gt
 8008296:	1aed      	subgt	r5, r5, r3
 8008298:	1af6      	subgt	r6, r6, r3
 800829a:	1aff      	subgt	r7, r7, r3
 800829c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800829e:	2b00      	cmp	r3, #0
 80082a0:	dd16      	ble.n	80082d0 <_strtod_l+0x738>
 80082a2:	4641      	mov	r1, r8
 80082a4:	9805      	ldr	r0, [sp, #20]
 80082a6:	461a      	mov	r2, r3
 80082a8:	f7ff f9a4 	bl	80075f4 <__pow5mult>
 80082ac:	4680      	mov	r8, r0
 80082ae:	2800      	cmp	r0, #0
 80082b0:	d0ba      	beq.n	8008228 <_strtod_l+0x690>
 80082b2:	4601      	mov	r1, r0
 80082b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80082b6:	9805      	ldr	r0, [sp, #20]
 80082b8:	f7ff f8fa 	bl	80074b0 <__multiply>
 80082bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80082be:	2800      	cmp	r0, #0
 80082c0:	f43f ae8d 	beq.w	8007fde <_strtod_l+0x446>
 80082c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082c6:	9805      	ldr	r0, [sp, #20]
 80082c8:	f7fe ffde 	bl	8007288 <_Bfree>
 80082cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80082d0:	2d00      	cmp	r5, #0
 80082d2:	dc1d      	bgt.n	8008310 <_strtod_l+0x778>
 80082d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	dd23      	ble.n	8008322 <_strtod_l+0x78a>
 80082da:	4649      	mov	r1, r9
 80082dc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80082de:	9805      	ldr	r0, [sp, #20]
 80082e0:	f7ff f988 	bl	80075f4 <__pow5mult>
 80082e4:	4681      	mov	r9, r0
 80082e6:	b9e0      	cbnz	r0, 8008322 <_strtod_l+0x78a>
 80082e8:	f04f 0900 	mov.w	r9, #0
 80082ec:	e677      	b.n	8007fde <_strtod_l+0x446>
 80082ee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80082f2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80082f6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80082fa:	35e2      	adds	r5, #226	@ 0xe2
 80082fc:	fa01 f305 	lsl.w	r3, r1, r5
 8008300:	9310      	str	r3, [sp, #64]	@ 0x40
 8008302:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008304:	e7ba      	b.n	800827c <_strtod_l+0x6e4>
 8008306:	2300      	movs	r3, #0
 8008308:	9310      	str	r3, [sp, #64]	@ 0x40
 800830a:	2301      	movs	r3, #1
 800830c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800830e:	e7b5      	b.n	800827c <_strtod_l+0x6e4>
 8008310:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008312:	9805      	ldr	r0, [sp, #20]
 8008314:	462a      	mov	r2, r5
 8008316:	f7ff f9c7 	bl	80076a8 <__lshift>
 800831a:	901a      	str	r0, [sp, #104]	@ 0x68
 800831c:	2800      	cmp	r0, #0
 800831e:	d1d9      	bne.n	80082d4 <_strtod_l+0x73c>
 8008320:	e65d      	b.n	8007fde <_strtod_l+0x446>
 8008322:	2e00      	cmp	r6, #0
 8008324:	dd07      	ble.n	8008336 <_strtod_l+0x79e>
 8008326:	4649      	mov	r1, r9
 8008328:	9805      	ldr	r0, [sp, #20]
 800832a:	4632      	mov	r2, r6
 800832c:	f7ff f9bc 	bl	80076a8 <__lshift>
 8008330:	4681      	mov	r9, r0
 8008332:	2800      	cmp	r0, #0
 8008334:	d0d8      	beq.n	80082e8 <_strtod_l+0x750>
 8008336:	2f00      	cmp	r7, #0
 8008338:	dd08      	ble.n	800834c <_strtod_l+0x7b4>
 800833a:	4641      	mov	r1, r8
 800833c:	9805      	ldr	r0, [sp, #20]
 800833e:	463a      	mov	r2, r7
 8008340:	f7ff f9b2 	bl	80076a8 <__lshift>
 8008344:	4680      	mov	r8, r0
 8008346:	2800      	cmp	r0, #0
 8008348:	f43f ae49 	beq.w	8007fde <_strtod_l+0x446>
 800834c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800834e:	9805      	ldr	r0, [sp, #20]
 8008350:	464a      	mov	r2, r9
 8008352:	f7ff fa31 	bl	80077b8 <__mdiff>
 8008356:	4604      	mov	r4, r0
 8008358:	2800      	cmp	r0, #0
 800835a:	f43f ae40 	beq.w	8007fde <_strtod_l+0x446>
 800835e:	68c3      	ldr	r3, [r0, #12]
 8008360:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008362:	2300      	movs	r3, #0
 8008364:	60c3      	str	r3, [r0, #12]
 8008366:	4641      	mov	r1, r8
 8008368:	f7ff fa0a 	bl	8007780 <__mcmp>
 800836c:	2800      	cmp	r0, #0
 800836e:	da45      	bge.n	80083fc <_strtod_l+0x864>
 8008370:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008372:	ea53 030a 	orrs.w	r3, r3, sl
 8008376:	d16b      	bne.n	8008450 <_strtod_l+0x8b8>
 8008378:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800837c:	2b00      	cmp	r3, #0
 800837e:	d167      	bne.n	8008450 <_strtod_l+0x8b8>
 8008380:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008384:	0d1b      	lsrs	r3, r3, #20
 8008386:	051b      	lsls	r3, r3, #20
 8008388:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800838c:	d960      	bls.n	8008450 <_strtod_l+0x8b8>
 800838e:	6963      	ldr	r3, [r4, #20]
 8008390:	b913      	cbnz	r3, 8008398 <_strtod_l+0x800>
 8008392:	6923      	ldr	r3, [r4, #16]
 8008394:	2b01      	cmp	r3, #1
 8008396:	dd5b      	ble.n	8008450 <_strtod_l+0x8b8>
 8008398:	4621      	mov	r1, r4
 800839a:	2201      	movs	r2, #1
 800839c:	9805      	ldr	r0, [sp, #20]
 800839e:	f7ff f983 	bl	80076a8 <__lshift>
 80083a2:	4641      	mov	r1, r8
 80083a4:	4604      	mov	r4, r0
 80083a6:	f7ff f9eb 	bl	8007780 <__mcmp>
 80083aa:	2800      	cmp	r0, #0
 80083ac:	dd50      	ble.n	8008450 <_strtod_l+0x8b8>
 80083ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80083b2:	9a08      	ldr	r2, [sp, #32]
 80083b4:	0d1b      	lsrs	r3, r3, #20
 80083b6:	051b      	lsls	r3, r3, #20
 80083b8:	2a00      	cmp	r2, #0
 80083ba:	d06a      	beq.n	8008492 <_strtod_l+0x8fa>
 80083bc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80083c0:	d867      	bhi.n	8008492 <_strtod_l+0x8fa>
 80083c2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80083c6:	f67f ae9d 	bls.w	8008104 <_strtod_l+0x56c>
 80083ca:	4b0a      	ldr	r3, [pc, #40]	@ (80083f4 <_strtod_l+0x85c>)
 80083cc:	4650      	mov	r0, sl
 80083ce:	4659      	mov	r1, fp
 80083d0:	2200      	movs	r2, #0
 80083d2:	f7f8 f931 	bl	8000638 <__aeabi_dmul>
 80083d6:	4b08      	ldr	r3, [pc, #32]	@ (80083f8 <_strtod_l+0x860>)
 80083d8:	400b      	ands	r3, r1
 80083da:	4682      	mov	sl, r0
 80083dc:	468b      	mov	fp, r1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f47f ae08 	bne.w	8007ff4 <_strtod_l+0x45c>
 80083e4:	9a05      	ldr	r2, [sp, #20]
 80083e6:	2322      	movs	r3, #34	@ 0x22
 80083e8:	6013      	str	r3, [r2, #0]
 80083ea:	e603      	b.n	8007ff4 <_strtod_l+0x45c>
 80083ec:	08009c90 	.word	0x08009c90
 80083f0:	fffffc02 	.word	0xfffffc02
 80083f4:	39500000 	.word	0x39500000
 80083f8:	7ff00000 	.word	0x7ff00000
 80083fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008400:	d165      	bne.n	80084ce <_strtod_l+0x936>
 8008402:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008404:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008408:	b35a      	cbz	r2, 8008462 <_strtod_l+0x8ca>
 800840a:	4a9f      	ldr	r2, [pc, #636]	@ (8008688 <_strtod_l+0xaf0>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d12b      	bne.n	8008468 <_strtod_l+0x8d0>
 8008410:	9b08      	ldr	r3, [sp, #32]
 8008412:	4651      	mov	r1, sl
 8008414:	b303      	cbz	r3, 8008458 <_strtod_l+0x8c0>
 8008416:	4b9d      	ldr	r3, [pc, #628]	@ (800868c <_strtod_l+0xaf4>)
 8008418:	465a      	mov	r2, fp
 800841a:	4013      	ands	r3, r2
 800841c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008420:	f04f 32ff 	mov.w	r2, #4294967295
 8008424:	d81b      	bhi.n	800845e <_strtod_l+0x8c6>
 8008426:	0d1b      	lsrs	r3, r3, #20
 8008428:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800842c:	fa02 f303 	lsl.w	r3, r2, r3
 8008430:	4299      	cmp	r1, r3
 8008432:	d119      	bne.n	8008468 <_strtod_l+0x8d0>
 8008434:	4b96      	ldr	r3, [pc, #600]	@ (8008690 <_strtod_l+0xaf8>)
 8008436:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008438:	429a      	cmp	r2, r3
 800843a:	d102      	bne.n	8008442 <_strtod_l+0x8aa>
 800843c:	3101      	adds	r1, #1
 800843e:	f43f adce 	beq.w	8007fde <_strtod_l+0x446>
 8008442:	4b92      	ldr	r3, [pc, #584]	@ (800868c <_strtod_l+0xaf4>)
 8008444:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008446:	401a      	ands	r2, r3
 8008448:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800844c:	f04f 0a00 	mov.w	sl, #0
 8008450:	9b08      	ldr	r3, [sp, #32]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d1b9      	bne.n	80083ca <_strtod_l+0x832>
 8008456:	e5cd      	b.n	8007ff4 <_strtod_l+0x45c>
 8008458:	f04f 33ff 	mov.w	r3, #4294967295
 800845c:	e7e8      	b.n	8008430 <_strtod_l+0x898>
 800845e:	4613      	mov	r3, r2
 8008460:	e7e6      	b.n	8008430 <_strtod_l+0x898>
 8008462:	ea53 030a 	orrs.w	r3, r3, sl
 8008466:	d0a2      	beq.n	80083ae <_strtod_l+0x816>
 8008468:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800846a:	b1db      	cbz	r3, 80084a4 <_strtod_l+0x90c>
 800846c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800846e:	4213      	tst	r3, r2
 8008470:	d0ee      	beq.n	8008450 <_strtod_l+0x8b8>
 8008472:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008474:	9a08      	ldr	r2, [sp, #32]
 8008476:	4650      	mov	r0, sl
 8008478:	4659      	mov	r1, fp
 800847a:	b1bb      	cbz	r3, 80084ac <_strtod_l+0x914>
 800847c:	f7ff fb6e 	bl	8007b5c <sulp>
 8008480:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008484:	ec53 2b10 	vmov	r2, r3, d0
 8008488:	f7f7 ff20 	bl	80002cc <__adddf3>
 800848c:	4682      	mov	sl, r0
 800848e:	468b      	mov	fp, r1
 8008490:	e7de      	b.n	8008450 <_strtod_l+0x8b8>
 8008492:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008496:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800849a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800849e:	f04f 3aff 	mov.w	sl, #4294967295
 80084a2:	e7d5      	b.n	8008450 <_strtod_l+0x8b8>
 80084a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80084a6:	ea13 0f0a 	tst.w	r3, sl
 80084aa:	e7e1      	b.n	8008470 <_strtod_l+0x8d8>
 80084ac:	f7ff fb56 	bl	8007b5c <sulp>
 80084b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084b4:	ec53 2b10 	vmov	r2, r3, d0
 80084b8:	f7f7 ff06 	bl	80002c8 <__aeabi_dsub>
 80084bc:	2200      	movs	r2, #0
 80084be:	2300      	movs	r3, #0
 80084c0:	4682      	mov	sl, r0
 80084c2:	468b      	mov	fp, r1
 80084c4:	f7f8 fb20 	bl	8000b08 <__aeabi_dcmpeq>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	d0c1      	beq.n	8008450 <_strtod_l+0x8b8>
 80084cc:	e61a      	b.n	8008104 <_strtod_l+0x56c>
 80084ce:	4641      	mov	r1, r8
 80084d0:	4620      	mov	r0, r4
 80084d2:	f7ff facd 	bl	8007a70 <__ratio>
 80084d6:	ec57 6b10 	vmov	r6, r7, d0
 80084da:	2200      	movs	r2, #0
 80084dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80084e0:	4630      	mov	r0, r6
 80084e2:	4639      	mov	r1, r7
 80084e4:	f7f8 fb24 	bl	8000b30 <__aeabi_dcmple>
 80084e8:	2800      	cmp	r0, #0
 80084ea:	d06f      	beq.n	80085cc <_strtod_l+0xa34>
 80084ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d17a      	bne.n	80085e8 <_strtod_l+0xa50>
 80084f2:	f1ba 0f00 	cmp.w	sl, #0
 80084f6:	d158      	bne.n	80085aa <_strtod_l+0xa12>
 80084f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d15a      	bne.n	80085b8 <_strtod_l+0xa20>
 8008502:	4b64      	ldr	r3, [pc, #400]	@ (8008694 <_strtod_l+0xafc>)
 8008504:	2200      	movs	r2, #0
 8008506:	4630      	mov	r0, r6
 8008508:	4639      	mov	r1, r7
 800850a:	f7f8 fb07 	bl	8000b1c <__aeabi_dcmplt>
 800850e:	2800      	cmp	r0, #0
 8008510:	d159      	bne.n	80085c6 <_strtod_l+0xa2e>
 8008512:	4630      	mov	r0, r6
 8008514:	4639      	mov	r1, r7
 8008516:	4b60      	ldr	r3, [pc, #384]	@ (8008698 <_strtod_l+0xb00>)
 8008518:	2200      	movs	r2, #0
 800851a:	f7f8 f88d 	bl	8000638 <__aeabi_dmul>
 800851e:	4606      	mov	r6, r0
 8008520:	460f      	mov	r7, r1
 8008522:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008526:	9606      	str	r6, [sp, #24]
 8008528:	9307      	str	r3, [sp, #28]
 800852a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800852e:	4d57      	ldr	r5, [pc, #348]	@ (800868c <_strtod_l+0xaf4>)
 8008530:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008536:	401d      	ands	r5, r3
 8008538:	4b58      	ldr	r3, [pc, #352]	@ (800869c <_strtod_l+0xb04>)
 800853a:	429d      	cmp	r5, r3
 800853c:	f040 80b2 	bne.w	80086a4 <_strtod_l+0xb0c>
 8008540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008542:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008546:	ec4b ab10 	vmov	d0, sl, fp
 800854a:	f7ff f9c9 	bl	80078e0 <__ulp>
 800854e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008552:	ec51 0b10 	vmov	r0, r1, d0
 8008556:	f7f8 f86f 	bl	8000638 <__aeabi_dmul>
 800855a:	4652      	mov	r2, sl
 800855c:	465b      	mov	r3, fp
 800855e:	f7f7 feb5 	bl	80002cc <__adddf3>
 8008562:	460b      	mov	r3, r1
 8008564:	4949      	ldr	r1, [pc, #292]	@ (800868c <_strtod_l+0xaf4>)
 8008566:	4a4e      	ldr	r2, [pc, #312]	@ (80086a0 <_strtod_l+0xb08>)
 8008568:	4019      	ands	r1, r3
 800856a:	4291      	cmp	r1, r2
 800856c:	4682      	mov	sl, r0
 800856e:	d942      	bls.n	80085f6 <_strtod_l+0xa5e>
 8008570:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008572:	4b47      	ldr	r3, [pc, #284]	@ (8008690 <_strtod_l+0xaf8>)
 8008574:	429a      	cmp	r2, r3
 8008576:	d103      	bne.n	8008580 <_strtod_l+0x9e8>
 8008578:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800857a:	3301      	adds	r3, #1
 800857c:	f43f ad2f 	beq.w	8007fde <_strtod_l+0x446>
 8008580:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008690 <_strtod_l+0xaf8>
 8008584:	f04f 3aff 	mov.w	sl, #4294967295
 8008588:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800858a:	9805      	ldr	r0, [sp, #20]
 800858c:	f7fe fe7c 	bl	8007288 <_Bfree>
 8008590:	9805      	ldr	r0, [sp, #20]
 8008592:	4649      	mov	r1, r9
 8008594:	f7fe fe78 	bl	8007288 <_Bfree>
 8008598:	9805      	ldr	r0, [sp, #20]
 800859a:	4641      	mov	r1, r8
 800859c:	f7fe fe74 	bl	8007288 <_Bfree>
 80085a0:	9805      	ldr	r0, [sp, #20]
 80085a2:	4621      	mov	r1, r4
 80085a4:	f7fe fe70 	bl	8007288 <_Bfree>
 80085a8:	e619      	b.n	80081de <_strtod_l+0x646>
 80085aa:	f1ba 0f01 	cmp.w	sl, #1
 80085ae:	d103      	bne.n	80085b8 <_strtod_l+0xa20>
 80085b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f43f ada6 	beq.w	8008104 <_strtod_l+0x56c>
 80085b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008668 <_strtod_l+0xad0>
 80085bc:	4f35      	ldr	r7, [pc, #212]	@ (8008694 <_strtod_l+0xafc>)
 80085be:	ed8d 7b06 	vstr	d7, [sp, #24]
 80085c2:	2600      	movs	r6, #0
 80085c4:	e7b1      	b.n	800852a <_strtod_l+0x992>
 80085c6:	4f34      	ldr	r7, [pc, #208]	@ (8008698 <_strtod_l+0xb00>)
 80085c8:	2600      	movs	r6, #0
 80085ca:	e7aa      	b.n	8008522 <_strtod_l+0x98a>
 80085cc:	4b32      	ldr	r3, [pc, #200]	@ (8008698 <_strtod_l+0xb00>)
 80085ce:	4630      	mov	r0, r6
 80085d0:	4639      	mov	r1, r7
 80085d2:	2200      	movs	r2, #0
 80085d4:	f7f8 f830 	bl	8000638 <__aeabi_dmul>
 80085d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085da:	4606      	mov	r6, r0
 80085dc:	460f      	mov	r7, r1
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d09f      	beq.n	8008522 <_strtod_l+0x98a>
 80085e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80085e6:	e7a0      	b.n	800852a <_strtod_l+0x992>
 80085e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008670 <_strtod_l+0xad8>
 80085ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 80085f0:	ec57 6b17 	vmov	r6, r7, d7
 80085f4:	e799      	b.n	800852a <_strtod_l+0x992>
 80085f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80085fa:	9b08      	ldr	r3, [sp, #32]
 80085fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1c1      	bne.n	8008588 <_strtod_l+0x9f0>
 8008604:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008608:	0d1b      	lsrs	r3, r3, #20
 800860a:	051b      	lsls	r3, r3, #20
 800860c:	429d      	cmp	r5, r3
 800860e:	d1bb      	bne.n	8008588 <_strtod_l+0x9f0>
 8008610:	4630      	mov	r0, r6
 8008612:	4639      	mov	r1, r7
 8008614:	f7f8 fb70 	bl	8000cf8 <__aeabi_d2lz>
 8008618:	f7f7 ffe0 	bl	80005dc <__aeabi_l2d>
 800861c:	4602      	mov	r2, r0
 800861e:	460b      	mov	r3, r1
 8008620:	4630      	mov	r0, r6
 8008622:	4639      	mov	r1, r7
 8008624:	f7f7 fe50 	bl	80002c8 <__aeabi_dsub>
 8008628:	460b      	mov	r3, r1
 800862a:	4602      	mov	r2, r0
 800862c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008630:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008634:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008636:	ea46 060a 	orr.w	r6, r6, sl
 800863a:	431e      	orrs	r6, r3
 800863c:	d06f      	beq.n	800871e <_strtod_l+0xb86>
 800863e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008678 <_strtod_l+0xae0>)
 8008640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008644:	f7f8 fa6a 	bl	8000b1c <__aeabi_dcmplt>
 8008648:	2800      	cmp	r0, #0
 800864a:	f47f acd3 	bne.w	8007ff4 <_strtod_l+0x45c>
 800864e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008680 <_strtod_l+0xae8>)
 8008650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008654:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008658:	f7f8 fa7e 	bl	8000b58 <__aeabi_dcmpgt>
 800865c:	2800      	cmp	r0, #0
 800865e:	d093      	beq.n	8008588 <_strtod_l+0x9f0>
 8008660:	e4c8      	b.n	8007ff4 <_strtod_l+0x45c>
 8008662:	bf00      	nop
 8008664:	f3af 8000 	nop.w
 8008668:	00000000 	.word	0x00000000
 800866c:	bff00000 	.word	0xbff00000
 8008670:	00000000 	.word	0x00000000
 8008674:	3ff00000 	.word	0x3ff00000
 8008678:	94a03595 	.word	0x94a03595
 800867c:	3fdfffff 	.word	0x3fdfffff
 8008680:	35afe535 	.word	0x35afe535
 8008684:	3fe00000 	.word	0x3fe00000
 8008688:	000fffff 	.word	0x000fffff
 800868c:	7ff00000 	.word	0x7ff00000
 8008690:	7fefffff 	.word	0x7fefffff
 8008694:	3ff00000 	.word	0x3ff00000
 8008698:	3fe00000 	.word	0x3fe00000
 800869c:	7fe00000 	.word	0x7fe00000
 80086a0:	7c9fffff 	.word	0x7c9fffff
 80086a4:	9b08      	ldr	r3, [sp, #32]
 80086a6:	b323      	cbz	r3, 80086f2 <_strtod_l+0xb5a>
 80086a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80086ac:	d821      	bhi.n	80086f2 <_strtod_l+0xb5a>
 80086ae:	a328      	add	r3, pc, #160	@ (adr r3, 8008750 <_strtod_l+0xbb8>)
 80086b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b4:	4630      	mov	r0, r6
 80086b6:	4639      	mov	r1, r7
 80086b8:	f7f8 fa3a 	bl	8000b30 <__aeabi_dcmple>
 80086bc:	b1a0      	cbz	r0, 80086e8 <_strtod_l+0xb50>
 80086be:	4639      	mov	r1, r7
 80086c0:	4630      	mov	r0, r6
 80086c2:	f7f8 fa91 	bl	8000be8 <__aeabi_d2uiz>
 80086c6:	2801      	cmp	r0, #1
 80086c8:	bf38      	it	cc
 80086ca:	2001      	movcc	r0, #1
 80086cc:	f7f7 ff3a 	bl	8000544 <__aeabi_ui2d>
 80086d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086d2:	4606      	mov	r6, r0
 80086d4:	460f      	mov	r7, r1
 80086d6:	b9fb      	cbnz	r3, 8008718 <_strtod_l+0xb80>
 80086d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80086dc:	9014      	str	r0, [sp, #80]	@ 0x50
 80086de:	9315      	str	r3, [sp, #84]	@ 0x54
 80086e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80086e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80086e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80086ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80086ee:	1b5b      	subs	r3, r3, r5
 80086f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80086f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80086f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80086fa:	f7ff f8f1 	bl	80078e0 <__ulp>
 80086fe:	4650      	mov	r0, sl
 8008700:	ec53 2b10 	vmov	r2, r3, d0
 8008704:	4659      	mov	r1, fp
 8008706:	f7f7 ff97 	bl	8000638 <__aeabi_dmul>
 800870a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800870e:	f7f7 fddd 	bl	80002cc <__adddf3>
 8008712:	4682      	mov	sl, r0
 8008714:	468b      	mov	fp, r1
 8008716:	e770      	b.n	80085fa <_strtod_l+0xa62>
 8008718:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800871c:	e7e0      	b.n	80086e0 <_strtod_l+0xb48>
 800871e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008758 <_strtod_l+0xbc0>)
 8008720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008724:	f7f8 f9fa 	bl	8000b1c <__aeabi_dcmplt>
 8008728:	e798      	b.n	800865c <_strtod_l+0xac4>
 800872a:	2300      	movs	r3, #0
 800872c:	930e      	str	r3, [sp, #56]	@ 0x38
 800872e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008730:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008732:	6013      	str	r3, [r2, #0]
 8008734:	f7ff ba6d 	b.w	8007c12 <_strtod_l+0x7a>
 8008738:	2a65      	cmp	r2, #101	@ 0x65
 800873a:	f43f ab68 	beq.w	8007e0e <_strtod_l+0x276>
 800873e:	2a45      	cmp	r2, #69	@ 0x45
 8008740:	f43f ab65 	beq.w	8007e0e <_strtod_l+0x276>
 8008744:	2301      	movs	r3, #1
 8008746:	f7ff bba0 	b.w	8007e8a <_strtod_l+0x2f2>
 800874a:	bf00      	nop
 800874c:	f3af 8000 	nop.w
 8008750:	ffc00000 	.word	0xffc00000
 8008754:	41dfffff 	.word	0x41dfffff
 8008758:	94a03595 	.word	0x94a03595
 800875c:	3fcfffff 	.word	0x3fcfffff

08008760 <_strtod_r>:
 8008760:	4b01      	ldr	r3, [pc, #4]	@ (8008768 <_strtod_r+0x8>)
 8008762:	f7ff ba19 	b.w	8007b98 <_strtod_l>
 8008766:	bf00      	nop
 8008768:	20000080 	.word	0x20000080

0800876c <_strtol_l.isra.0>:
 800876c:	2b24      	cmp	r3, #36	@ 0x24
 800876e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008772:	4686      	mov	lr, r0
 8008774:	4690      	mov	r8, r2
 8008776:	d801      	bhi.n	800877c <_strtol_l.isra.0+0x10>
 8008778:	2b01      	cmp	r3, #1
 800877a:	d106      	bne.n	800878a <_strtol_l.isra.0+0x1e>
 800877c:	f7fd fdb8 	bl	80062f0 <__errno>
 8008780:	2316      	movs	r3, #22
 8008782:	6003      	str	r3, [r0, #0]
 8008784:	2000      	movs	r0, #0
 8008786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800878a:	4834      	ldr	r0, [pc, #208]	@ (800885c <_strtol_l.isra.0+0xf0>)
 800878c:	460d      	mov	r5, r1
 800878e:	462a      	mov	r2, r5
 8008790:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008794:	5d06      	ldrb	r6, [r0, r4]
 8008796:	f016 0608 	ands.w	r6, r6, #8
 800879a:	d1f8      	bne.n	800878e <_strtol_l.isra.0+0x22>
 800879c:	2c2d      	cmp	r4, #45	@ 0x2d
 800879e:	d110      	bne.n	80087c2 <_strtol_l.isra.0+0x56>
 80087a0:	782c      	ldrb	r4, [r5, #0]
 80087a2:	2601      	movs	r6, #1
 80087a4:	1c95      	adds	r5, r2, #2
 80087a6:	f033 0210 	bics.w	r2, r3, #16
 80087aa:	d115      	bne.n	80087d8 <_strtol_l.isra.0+0x6c>
 80087ac:	2c30      	cmp	r4, #48	@ 0x30
 80087ae:	d10d      	bne.n	80087cc <_strtol_l.isra.0+0x60>
 80087b0:	782a      	ldrb	r2, [r5, #0]
 80087b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80087b6:	2a58      	cmp	r2, #88	@ 0x58
 80087b8:	d108      	bne.n	80087cc <_strtol_l.isra.0+0x60>
 80087ba:	786c      	ldrb	r4, [r5, #1]
 80087bc:	3502      	adds	r5, #2
 80087be:	2310      	movs	r3, #16
 80087c0:	e00a      	b.n	80087d8 <_strtol_l.isra.0+0x6c>
 80087c2:	2c2b      	cmp	r4, #43	@ 0x2b
 80087c4:	bf04      	itt	eq
 80087c6:	782c      	ldrbeq	r4, [r5, #0]
 80087c8:	1c95      	addeq	r5, r2, #2
 80087ca:	e7ec      	b.n	80087a6 <_strtol_l.isra.0+0x3a>
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d1f6      	bne.n	80087be <_strtol_l.isra.0+0x52>
 80087d0:	2c30      	cmp	r4, #48	@ 0x30
 80087d2:	bf14      	ite	ne
 80087d4:	230a      	movne	r3, #10
 80087d6:	2308      	moveq	r3, #8
 80087d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80087dc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80087e0:	2200      	movs	r2, #0
 80087e2:	fbbc f9f3 	udiv	r9, ip, r3
 80087e6:	4610      	mov	r0, r2
 80087e8:	fb03 ca19 	mls	sl, r3, r9, ip
 80087ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80087f0:	2f09      	cmp	r7, #9
 80087f2:	d80f      	bhi.n	8008814 <_strtol_l.isra.0+0xa8>
 80087f4:	463c      	mov	r4, r7
 80087f6:	42a3      	cmp	r3, r4
 80087f8:	dd1b      	ble.n	8008832 <_strtol_l.isra.0+0xc6>
 80087fa:	1c57      	adds	r7, r2, #1
 80087fc:	d007      	beq.n	800880e <_strtol_l.isra.0+0xa2>
 80087fe:	4581      	cmp	r9, r0
 8008800:	d314      	bcc.n	800882c <_strtol_l.isra.0+0xc0>
 8008802:	d101      	bne.n	8008808 <_strtol_l.isra.0+0x9c>
 8008804:	45a2      	cmp	sl, r4
 8008806:	db11      	blt.n	800882c <_strtol_l.isra.0+0xc0>
 8008808:	fb00 4003 	mla	r0, r0, r3, r4
 800880c:	2201      	movs	r2, #1
 800880e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008812:	e7eb      	b.n	80087ec <_strtol_l.isra.0+0x80>
 8008814:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008818:	2f19      	cmp	r7, #25
 800881a:	d801      	bhi.n	8008820 <_strtol_l.isra.0+0xb4>
 800881c:	3c37      	subs	r4, #55	@ 0x37
 800881e:	e7ea      	b.n	80087f6 <_strtol_l.isra.0+0x8a>
 8008820:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008824:	2f19      	cmp	r7, #25
 8008826:	d804      	bhi.n	8008832 <_strtol_l.isra.0+0xc6>
 8008828:	3c57      	subs	r4, #87	@ 0x57
 800882a:	e7e4      	b.n	80087f6 <_strtol_l.isra.0+0x8a>
 800882c:	f04f 32ff 	mov.w	r2, #4294967295
 8008830:	e7ed      	b.n	800880e <_strtol_l.isra.0+0xa2>
 8008832:	1c53      	adds	r3, r2, #1
 8008834:	d108      	bne.n	8008848 <_strtol_l.isra.0+0xdc>
 8008836:	2322      	movs	r3, #34	@ 0x22
 8008838:	f8ce 3000 	str.w	r3, [lr]
 800883c:	4660      	mov	r0, ip
 800883e:	f1b8 0f00 	cmp.w	r8, #0
 8008842:	d0a0      	beq.n	8008786 <_strtol_l.isra.0+0x1a>
 8008844:	1e69      	subs	r1, r5, #1
 8008846:	e006      	b.n	8008856 <_strtol_l.isra.0+0xea>
 8008848:	b106      	cbz	r6, 800884c <_strtol_l.isra.0+0xe0>
 800884a:	4240      	negs	r0, r0
 800884c:	f1b8 0f00 	cmp.w	r8, #0
 8008850:	d099      	beq.n	8008786 <_strtol_l.isra.0+0x1a>
 8008852:	2a00      	cmp	r2, #0
 8008854:	d1f6      	bne.n	8008844 <_strtol_l.isra.0+0xd8>
 8008856:	f8c8 1000 	str.w	r1, [r8]
 800885a:	e794      	b.n	8008786 <_strtol_l.isra.0+0x1a>
 800885c:	08009cb9 	.word	0x08009cb9

08008860 <_strtol_r>:
 8008860:	f7ff bf84 	b.w	800876c <_strtol_l.isra.0>

08008864 <__ssputs_r>:
 8008864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008868:	688e      	ldr	r6, [r1, #8]
 800886a:	461f      	mov	r7, r3
 800886c:	42be      	cmp	r6, r7
 800886e:	680b      	ldr	r3, [r1, #0]
 8008870:	4682      	mov	sl, r0
 8008872:	460c      	mov	r4, r1
 8008874:	4690      	mov	r8, r2
 8008876:	d82d      	bhi.n	80088d4 <__ssputs_r+0x70>
 8008878:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800887c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008880:	d026      	beq.n	80088d0 <__ssputs_r+0x6c>
 8008882:	6965      	ldr	r5, [r4, #20]
 8008884:	6909      	ldr	r1, [r1, #16]
 8008886:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800888a:	eba3 0901 	sub.w	r9, r3, r1
 800888e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008892:	1c7b      	adds	r3, r7, #1
 8008894:	444b      	add	r3, r9
 8008896:	106d      	asrs	r5, r5, #1
 8008898:	429d      	cmp	r5, r3
 800889a:	bf38      	it	cc
 800889c:	461d      	movcc	r5, r3
 800889e:	0553      	lsls	r3, r2, #21
 80088a0:	d527      	bpl.n	80088f2 <__ssputs_r+0x8e>
 80088a2:	4629      	mov	r1, r5
 80088a4:	f7fe fc24 	bl	80070f0 <_malloc_r>
 80088a8:	4606      	mov	r6, r0
 80088aa:	b360      	cbz	r0, 8008906 <__ssputs_r+0xa2>
 80088ac:	6921      	ldr	r1, [r4, #16]
 80088ae:	464a      	mov	r2, r9
 80088b0:	f000 fbde 	bl	8009070 <memcpy>
 80088b4:	89a3      	ldrh	r3, [r4, #12]
 80088b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088be:	81a3      	strh	r3, [r4, #12]
 80088c0:	6126      	str	r6, [r4, #16]
 80088c2:	6165      	str	r5, [r4, #20]
 80088c4:	444e      	add	r6, r9
 80088c6:	eba5 0509 	sub.w	r5, r5, r9
 80088ca:	6026      	str	r6, [r4, #0]
 80088cc:	60a5      	str	r5, [r4, #8]
 80088ce:	463e      	mov	r6, r7
 80088d0:	42be      	cmp	r6, r7
 80088d2:	d900      	bls.n	80088d6 <__ssputs_r+0x72>
 80088d4:	463e      	mov	r6, r7
 80088d6:	6820      	ldr	r0, [r4, #0]
 80088d8:	4632      	mov	r2, r6
 80088da:	4641      	mov	r1, r8
 80088dc:	f000 fb6a 	bl	8008fb4 <memmove>
 80088e0:	68a3      	ldr	r3, [r4, #8]
 80088e2:	1b9b      	subs	r3, r3, r6
 80088e4:	60a3      	str	r3, [r4, #8]
 80088e6:	6823      	ldr	r3, [r4, #0]
 80088e8:	4433      	add	r3, r6
 80088ea:	6023      	str	r3, [r4, #0]
 80088ec:	2000      	movs	r0, #0
 80088ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088f2:	462a      	mov	r2, r5
 80088f4:	f000 ff51 	bl	800979a <_realloc_r>
 80088f8:	4606      	mov	r6, r0
 80088fa:	2800      	cmp	r0, #0
 80088fc:	d1e0      	bne.n	80088c0 <__ssputs_r+0x5c>
 80088fe:	6921      	ldr	r1, [r4, #16]
 8008900:	4650      	mov	r0, sl
 8008902:	f7fe fb81 	bl	8007008 <_free_r>
 8008906:	230c      	movs	r3, #12
 8008908:	f8ca 3000 	str.w	r3, [sl]
 800890c:	89a3      	ldrh	r3, [r4, #12]
 800890e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008912:	81a3      	strh	r3, [r4, #12]
 8008914:	f04f 30ff 	mov.w	r0, #4294967295
 8008918:	e7e9      	b.n	80088ee <__ssputs_r+0x8a>
	...

0800891c <_svfiprintf_r>:
 800891c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008920:	4698      	mov	r8, r3
 8008922:	898b      	ldrh	r3, [r1, #12]
 8008924:	061b      	lsls	r3, r3, #24
 8008926:	b09d      	sub	sp, #116	@ 0x74
 8008928:	4607      	mov	r7, r0
 800892a:	460d      	mov	r5, r1
 800892c:	4614      	mov	r4, r2
 800892e:	d510      	bpl.n	8008952 <_svfiprintf_r+0x36>
 8008930:	690b      	ldr	r3, [r1, #16]
 8008932:	b973      	cbnz	r3, 8008952 <_svfiprintf_r+0x36>
 8008934:	2140      	movs	r1, #64	@ 0x40
 8008936:	f7fe fbdb 	bl	80070f0 <_malloc_r>
 800893a:	6028      	str	r0, [r5, #0]
 800893c:	6128      	str	r0, [r5, #16]
 800893e:	b930      	cbnz	r0, 800894e <_svfiprintf_r+0x32>
 8008940:	230c      	movs	r3, #12
 8008942:	603b      	str	r3, [r7, #0]
 8008944:	f04f 30ff 	mov.w	r0, #4294967295
 8008948:	b01d      	add	sp, #116	@ 0x74
 800894a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800894e:	2340      	movs	r3, #64	@ 0x40
 8008950:	616b      	str	r3, [r5, #20]
 8008952:	2300      	movs	r3, #0
 8008954:	9309      	str	r3, [sp, #36]	@ 0x24
 8008956:	2320      	movs	r3, #32
 8008958:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800895c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008960:	2330      	movs	r3, #48	@ 0x30
 8008962:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b00 <_svfiprintf_r+0x1e4>
 8008966:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800896a:	f04f 0901 	mov.w	r9, #1
 800896e:	4623      	mov	r3, r4
 8008970:	469a      	mov	sl, r3
 8008972:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008976:	b10a      	cbz	r2, 800897c <_svfiprintf_r+0x60>
 8008978:	2a25      	cmp	r2, #37	@ 0x25
 800897a:	d1f9      	bne.n	8008970 <_svfiprintf_r+0x54>
 800897c:	ebba 0b04 	subs.w	fp, sl, r4
 8008980:	d00b      	beq.n	800899a <_svfiprintf_r+0x7e>
 8008982:	465b      	mov	r3, fp
 8008984:	4622      	mov	r2, r4
 8008986:	4629      	mov	r1, r5
 8008988:	4638      	mov	r0, r7
 800898a:	f7ff ff6b 	bl	8008864 <__ssputs_r>
 800898e:	3001      	adds	r0, #1
 8008990:	f000 80a7 	beq.w	8008ae2 <_svfiprintf_r+0x1c6>
 8008994:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008996:	445a      	add	r2, fp
 8008998:	9209      	str	r2, [sp, #36]	@ 0x24
 800899a:	f89a 3000 	ldrb.w	r3, [sl]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	f000 809f 	beq.w	8008ae2 <_svfiprintf_r+0x1c6>
 80089a4:	2300      	movs	r3, #0
 80089a6:	f04f 32ff 	mov.w	r2, #4294967295
 80089aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089ae:	f10a 0a01 	add.w	sl, sl, #1
 80089b2:	9304      	str	r3, [sp, #16]
 80089b4:	9307      	str	r3, [sp, #28]
 80089b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80089bc:	4654      	mov	r4, sl
 80089be:	2205      	movs	r2, #5
 80089c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089c4:	484e      	ldr	r0, [pc, #312]	@ (8008b00 <_svfiprintf_r+0x1e4>)
 80089c6:	f7f7 fc23 	bl	8000210 <memchr>
 80089ca:	9a04      	ldr	r2, [sp, #16]
 80089cc:	b9d8      	cbnz	r0, 8008a06 <_svfiprintf_r+0xea>
 80089ce:	06d0      	lsls	r0, r2, #27
 80089d0:	bf44      	itt	mi
 80089d2:	2320      	movmi	r3, #32
 80089d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089d8:	0711      	lsls	r1, r2, #28
 80089da:	bf44      	itt	mi
 80089dc:	232b      	movmi	r3, #43	@ 0x2b
 80089de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089e2:	f89a 3000 	ldrb.w	r3, [sl]
 80089e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80089e8:	d015      	beq.n	8008a16 <_svfiprintf_r+0xfa>
 80089ea:	9a07      	ldr	r2, [sp, #28]
 80089ec:	4654      	mov	r4, sl
 80089ee:	2000      	movs	r0, #0
 80089f0:	f04f 0c0a 	mov.w	ip, #10
 80089f4:	4621      	mov	r1, r4
 80089f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089fa:	3b30      	subs	r3, #48	@ 0x30
 80089fc:	2b09      	cmp	r3, #9
 80089fe:	d94b      	bls.n	8008a98 <_svfiprintf_r+0x17c>
 8008a00:	b1b0      	cbz	r0, 8008a30 <_svfiprintf_r+0x114>
 8008a02:	9207      	str	r2, [sp, #28]
 8008a04:	e014      	b.n	8008a30 <_svfiprintf_r+0x114>
 8008a06:	eba0 0308 	sub.w	r3, r0, r8
 8008a0a:	fa09 f303 	lsl.w	r3, r9, r3
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	9304      	str	r3, [sp, #16]
 8008a12:	46a2      	mov	sl, r4
 8008a14:	e7d2      	b.n	80089bc <_svfiprintf_r+0xa0>
 8008a16:	9b03      	ldr	r3, [sp, #12]
 8008a18:	1d19      	adds	r1, r3, #4
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	9103      	str	r1, [sp, #12]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	bfbb      	ittet	lt
 8008a22:	425b      	neglt	r3, r3
 8008a24:	f042 0202 	orrlt.w	r2, r2, #2
 8008a28:	9307      	strge	r3, [sp, #28]
 8008a2a:	9307      	strlt	r3, [sp, #28]
 8008a2c:	bfb8      	it	lt
 8008a2e:	9204      	strlt	r2, [sp, #16]
 8008a30:	7823      	ldrb	r3, [r4, #0]
 8008a32:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a34:	d10a      	bne.n	8008a4c <_svfiprintf_r+0x130>
 8008a36:	7863      	ldrb	r3, [r4, #1]
 8008a38:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a3a:	d132      	bne.n	8008aa2 <_svfiprintf_r+0x186>
 8008a3c:	9b03      	ldr	r3, [sp, #12]
 8008a3e:	1d1a      	adds	r2, r3, #4
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	9203      	str	r2, [sp, #12]
 8008a44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a48:	3402      	adds	r4, #2
 8008a4a:	9305      	str	r3, [sp, #20]
 8008a4c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b10 <_svfiprintf_r+0x1f4>
 8008a50:	7821      	ldrb	r1, [r4, #0]
 8008a52:	2203      	movs	r2, #3
 8008a54:	4650      	mov	r0, sl
 8008a56:	f7f7 fbdb 	bl	8000210 <memchr>
 8008a5a:	b138      	cbz	r0, 8008a6c <_svfiprintf_r+0x150>
 8008a5c:	9b04      	ldr	r3, [sp, #16]
 8008a5e:	eba0 000a 	sub.w	r0, r0, sl
 8008a62:	2240      	movs	r2, #64	@ 0x40
 8008a64:	4082      	lsls	r2, r0
 8008a66:	4313      	orrs	r3, r2
 8008a68:	3401      	adds	r4, #1
 8008a6a:	9304      	str	r3, [sp, #16]
 8008a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a70:	4824      	ldr	r0, [pc, #144]	@ (8008b04 <_svfiprintf_r+0x1e8>)
 8008a72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a76:	2206      	movs	r2, #6
 8008a78:	f7f7 fbca 	bl	8000210 <memchr>
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	d036      	beq.n	8008aee <_svfiprintf_r+0x1d2>
 8008a80:	4b21      	ldr	r3, [pc, #132]	@ (8008b08 <_svfiprintf_r+0x1ec>)
 8008a82:	bb1b      	cbnz	r3, 8008acc <_svfiprintf_r+0x1b0>
 8008a84:	9b03      	ldr	r3, [sp, #12]
 8008a86:	3307      	adds	r3, #7
 8008a88:	f023 0307 	bic.w	r3, r3, #7
 8008a8c:	3308      	adds	r3, #8
 8008a8e:	9303      	str	r3, [sp, #12]
 8008a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a92:	4433      	add	r3, r6
 8008a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a96:	e76a      	b.n	800896e <_svfiprintf_r+0x52>
 8008a98:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a9c:	460c      	mov	r4, r1
 8008a9e:	2001      	movs	r0, #1
 8008aa0:	e7a8      	b.n	80089f4 <_svfiprintf_r+0xd8>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	3401      	adds	r4, #1
 8008aa6:	9305      	str	r3, [sp, #20]
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	f04f 0c0a 	mov.w	ip, #10
 8008aae:	4620      	mov	r0, r4
 8008ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ab4:	3a30      	subs	r2, #48	@ 0x30
 8008ab6:	2a09      	cmp	r2, #9
 8008ab8:	d903      	bls.n	8008ac2 <_svfiprintf_r+0x1a6>
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d0c6      	beq.n	8008a4c <_svfiprintf_r+0x130>
 8008abe:	9105      	str	r1, [sp, #20]
 8008ac0:	e7c4      	b.n	8008a4c <_svfiprintf_r+0x130>
 8008ac2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ac6:	4604      	mov	r4, r0
 8008ac8:	2301      	movs	r3, #1
 8008aca:	e7f0      	b.n	8008aae <_svfiprintf_r+0x192>
 8008acc:	ab03      	add	r3, sp, #12
 8008ace:	9300      	str	r3, [sp, #0]
 8008ad0:	462a      	mov	r2, r5
 8008ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8008b0c <_svfiprintf_r+0x1f0>)
 8008ad4:	a904      	add	r1, sp, #16
 8008ad6:	4638      	mov	r0, r7
 8008ad8:	f7fc fbc8 	bl	800526c <_printf_float>
 8008adc:	1c42      	adds	r2, r0, #1
 8008ade:	4606      	mov	r6, r0
 8008ae0:	d1d6      	bne.n	8008a90 <_svfiprintf_r+0x174>
 8008ae2:	89ab      	ldrh	r3, [r5, #12]
 8008ae4:	065b      	lsls	r3, r3, #25
 8008ae6:	f53f af2d 	bmi.w	8008944 <_svfiprintf_r+0x28>
 8008aea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008aec:	e72c      	b.n	8008948 <_svfiprintf_r+0x2c>
 8008aee:	ab03      	add	r3, sp, #12
 8008af0:	9300      	str	r3, [sp, #0]
 8008af2:	462a      	mov	r2, r5
 8008af4:	4b05      	ldr	r3, [pc, #20]	@ (8008b0c <_svfiprintf_r+0x1f0>)
 8008af6:	a904      	add	r1, sp, #16
 8008af8:	4638      	mov	r0, r7
 8008afa:	f7fc fe4f 	bl	800579c <_printf_i>
 8008afe:	e7ed      	b.n	8008adc <_svfiprintf_r+0x1c0>
 8008b00:	08009ab5 	.word	0x08009ab5
 8008b04:	08009abf 	.word	0x08009abf
 8008b08:	0800526d 	.word	0x0800526d
 8008b0c:	08008865 	.word	0x08008865
 8008b10:	08009abb 	.word	0x08009abb

08008b14 <__sfputc_r>:
 8008b14:	6893      	ldr	r3, [r2, #8]
 8008b16:	3b01      	subs	r3, #1
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	b410      	push	{r4}
 8008b1c:	6093      	str	r3, [r2, #8]
 8008b1e:	da08      	bge.n	8008b32 <__sfputc_r+0x1e>
 8008b20:	6994      	ldr	r4, [r2, #24]
 8008b22:	42a3      	cmp	r3, r4
 8008b24:	db01      	blt.n	8008b2a <__sfputc_r+0x16>
 8008b26:	290a      	cmp	r1, #10
 8008b28:	d103      	bne.n	8008b32 <__sfputc_r+0x1e>
 8008b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b2e:	f7fd baf8 	b.w	8006122 <__swbuf_r>
 8008b32:	6813      	ldr	r3, [r2, #0]
 8008b34:	1c58      	adds	r0, r3, #1
 8008b36:	6010      	str	r0, [r2, #0]
 8008b38:	7019      	strb	r1, [r3, #0]
 8008b3a:	4608      	mov	r0, r1
 8008b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b40:	4770      	bx	lr

08008b42 <__sfputs_r>:
 8008b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b44:	4606      	mov	r6, r0
 8008b46:	460f      	mov	r7, r1
 8008b48:	4614      	mov	r4, r2
 8008b4a:	18d5      	adds	r5, r2, r3
 8008b4c:	42ac      	cmp	r4, r5
 8008b4e:	d101      	bne.n	8008b54 <__sfputs_r+0x12>
 8008b50:	2000      	movs	r0, #0
 8008b52:	e007      	b.n	8008b64 <__sfputs_r+0x22>
 8008b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b58:	463a      	mov	r2, r7
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	f7ff ffda 	bl	8008b14 <__sfputc_r>
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	d1f3      	bne.n	8008b4c <__sfputs_r+0xa>
 8008b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b68 <_vfiprintf_r>:
 8008b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b6c:	460d      	mov	r5, r1
 8008b6e:	b09d      	sub	sp, #116	@ 0x74
 8008b70:	4614      	mov	r4, r2
 8008b72:	4698      	mov	r8, r3
 8008b74:	4606      	mov	r6, r0
 8008b76:	b118      	cbz	r0, 8008b80 <_vfiprintf_r+0x18>
 8008b78:	6a03      	ldr	r3, [r0, #32]
 8008b7a:	b90b      	cbnz	r3, 8008b80 <_vfiprintf_r+0x18>
 8008b7c:	f7fd f9c6 	bl	8005f0c <__sinit>
 8008b80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b82:	07d9      	lsls	r1, r3, #31
 8008b84:	d405      	bmi.n	8008b92 <_vfiprintf_r+0x2a>
 8008b86:	89ab      	ldrh	r3, [r5, #12]
 8008b88:	059a      	lsls	r2, r3, #22
 8008b8a:	d402      	bmi.n	8008b92 <_vfiprintf_r+0x2a>
 8008b8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b8e:	f7fd fbda 	bl	8006346 <__retarget_lock_acquire_recursive>
 8008b92:	89ab      	ldrh	r3, [r5, #12]
 8008b94:	071b      	lsls	r3, r3, #28
 8008b96:	d501      	bpl.n	8008b9c <_vfiprintf_r+0x34>
 8008b98:	692b      	ldr	r3, [r5, #16]
 8008b9a:	b99b      	cbnz	r3, 8008bc4 <_vfiprintf_r+0x5c>
 8008b9c:	4629      	mov	r1, r5
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	f7fd fafe 	bl	80061a0 <__swsetup_r>
 8008ba4:	b170      	cbz	r0, 8008bc4 <_vfiprintf_r+0x5c>
 8008ba6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ba8:	07dc      	lsls	r4, r3, #31
 8008baa:	d504      	bpl.n	8008bb6 <_vfiprintf_r+0x4e>
 8008bac:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb0:	b01d      	add	sp, #116	@ 0x74
 8008bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bb6:	89ab      	ldrh	r3, [r5, #12]
 8008bb8:	0598      	lsls	r0, r3, #22
 8008bba:	d4f7      	bmi.n	8008bac <_vfiprintf_r+0x44>
 8008bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bbe:	f7fd fbc3 	bl	8006348 <__retarget_lock_release_recursive>
 8008bc2:	e7f3      	b.n	8008bac <_vfiprintf_r+0x44>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bc8:	2320      	movs	r3, #32
 8008bca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008bce:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bd2:	2330      	movs	r3, #48	@ 0x30
 8008bd4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d84 <_vfiprintf_r+0x21c>
 8008bd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bdc:	f04f 0901 	mov.w	r9, #1
 8008be0:	4623      	mov	r3, r4
 8008be2:	469a      	mov	sl, r3
 8008be4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008be8:	b10a      	cbz	r2, 8008bee <_vfiprintf_r+0x86>
 8008bea:	2a25      	cmp	r2, #37	@ 0x25
 8008bec:	d1f9      	bne.n	8008be2 <_vfiprintf_r+0x7a>
 8008bee:	ebba 0b04 	subs.w	fp, sl, r4
 8008bf2:	d00b      	beq.n	8008c0c <_vfiprintf_r+0xa4>
 8008bf4:	465b      	mov	r3, fp
 8008bf6:	4622      	mov	r2, r4
 8008bf8:	4629      	mov	r1, r5
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	f7ff ffa1 	bl	8008b42 <__sfputs_r>
 8008c00:	3001      	adds	r0, #1
 8008c02:	f000 80a7 	beq.w	8008d54 <_vfiprintf_r+0x1ec>
 8008c06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c08:	445a      	add	r2, fp
 8008c0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f000 809f 	beq.w	8008d54 <_vfiprintf_r+0x1ec>
 8008c16:	2300      	movs	r3, #0
 8008c18:	f04f 32ff 	mov.w	r2, #4294967295
 8008c1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c20:	f10a 0a01 	add.w	sl, sl, #1
 8008c24:	9304      	str	r3, [sp, #16]
 8008c26:	9307      	str	r3, [sp, #28]
 8008c28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c2e:	4654      	mov	r4, sl
 8008c30:	2205      	movs	r2, #5
 8008c32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c36:	4853      	ldr	r0, [pc, #332]	@ (8008d84 <_vfiprintf_r+0x21c>)
 8008c38:	f7f7 faea 	bl	8000210 <memchr>
 8008c3c:	9a04      	ldr	r2, [sp, #16]
 8008c3e:	b9d8      	cbnz	r0, 8008c78 <_vfiprintf_r+0x110>
 8008c40:	06d1      	lsls	r1, r2, #27
 8008c42:	bf44      	itt	mi
 8008c44:	2320      	movmi	r3, #32
 8008c46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c4a:	0713      	lsls	r3, r2, #28
 8008c4c:	bf44      	itt	mi
 8008c4e:	232b      	movmi	r3, #43	@ 0x2b
 8008c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c54:	f89a 3000 	ldrb.w	r3, [sl]
 8008c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c5a:	d015      	beq.n	8008c88 <_vfiprintf_r+0x120>
 8008c5c:	9a07      	ldr	r2, [sp, #28]
 8008c5e:	4654      	mov	r4, sl
 8008c60:	2000      	movs	r0, #0
 8008c62:	f04f 0c0a 	mov.w	ip, #10
 8008c66:	4621      	mov	r1, r4
 8008c68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c6c:	3b30      	subs	r3, #48	@ 0x30
 8008c6e:	2b09      	cmp	r3, #9
 8008c70:	d94b      	bls.n	8008d0a <_vfiprintf_r+0x1a2>
 8008c72:	b1b0      	cbz	r0, 8008ca2 <_vfiprintf_r+0x13a>
 8008c74:	9207      	str	r2, [sp, #28]
 8008c76:	e014      	b.n	8008ca2 <_vfiprintf_r+0x13a>
 8008c78:	eba0 0308 	sub.w	r3, r0, r8
 8008c7c:	fa09 f303 	lsl.w	r3, r9, r3
 8008c80:	4313      	orrs	r3, r2
 8008c82:	9304      	str	r3, [sp, #16]
 8008c84:	46a2      	mov	sl, r4
 8008c86:	e7d2      	b.n	8008c2e <_vfiprintf_r+0xc6>
 8008c88:	9b03      	ldr	r3, [sp, #12]
 8008c8a:	1d19      	adds	r1, r3, #4
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	9103      	str	r1, [sp, #12]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	bfbb      	ittet	lt
 8008c94:	425b      	neglt	r3, r3
 8008c96:	f042 0202 	orrlt.w	r2, r2, #2
 8008c9a:	9307      	strge	r3, [sp, #28]
 8008c9c:	9307      	strlt	r3, [sp, #28]
 8008c9e:	bfb8      	it	lt
 8008ca0:	9204      	strlt	r2, [sp, #16]
 8008ca2:	7823      	ldrb	r3, [r4, #0]
 8008ca4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ca6:	d10a      	bne.n	8008cbe <_vfiprintf_r+0x156>
 8008ca8:	7863      	ldrb	r3, [r4, #1]
 8008caa:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cac:	d132      	bne.n	8008d14 <_vfiprintf_r+0x1ac>
 8008cae:	9b03      	ldr	r3, [sp, #12]
 8008cb0:	1d1a      	adds	r2, r3, #4
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	9203      	str	r2, [sp, #12]
 8008cb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008cba:	3402      	adds	r4, #2
 8008cbc:	9305      	str	r3, [sp, #20]
 8008cbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d94 <_vfiprintf_r+0x22c>
 8008cc2:	7821      	ldrb	r1, [r4, #0]
 8008cc4:	2203      	movs	r2, #3
 8008cc6:	4650      	mov	r0, sl
 8008cc8:	f7f7 faa2 	bl	8000210 <memchr>
 8008ccc:	b138      	cbz	r0, 8008cde <_vfiprintf_r+0x176>
 8008cce:	9b04      	ldr	r3, [sp, #16]
 8008cd0:	eba0 000a 	sub.w	r0, r0, sl
 8008cd4:	2240      	movs	r2, #64	@ 0x40
 8008cd6:	4082      	lsls	r2, r0
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	3401      	adds	r4, #1
 8008cdc:	9304      	str	r3, [sp, #16]
 8008cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ce2:	4829      	ldr	r0, [pc, #164]	@ (8008d88 <_vfiprintf_r+0x220>)
 8008ce4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ce8:	2206      	movs	r2, #6
 8008cea:	f7f7 fa91 	bl	8000210 <memchr>
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	d03f      	beq.n	8008d72 <_vfiprintf_r+0x20a>
 8008cf2:	4b26      	ldr	r3, [pc, #152]	@ (8008d8c <_vfiprintf_r+0x224>)
 8008cf4:	bb1b      	cbnz	r3, 8008d3e <_vfiprintf_r+0x1d6>
 8008cf6:	9b03      	ldr	r3, [sp, #12]
 8008cf8:	3307      	adds	r3, #7
 8008cfa:	f023 0307 	bic.w	r3, r3, #7
 8008cfe:	3308      	adds	r3, #8
 8008d00:	9303      	str	r3, [sp, #12]
 8008d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d04:	443b      	add	r3, r7
 8008d06:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d08:	e76a      	b.n	8008be0 <_vfiprintf_r+0x78>
 8008d0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d0e:	460c      	mov	r4, r1
 8008d10:	2001      	movs	r0, #1
 8008d12:	e7a8      	b.n	8008c66 <_vfiprintf_r+0xfe>
 8008d14:	2300      	movs	r3, #0
 8008d16:	3401      	adds	r4, #1
 8008d18:	9305      	str	r3, [sp, #20]
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	f04f 0c0a 	mov.w	ip, #10
 8008d20:	4620      	mov	r0, r4
 8008d22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d26:	3a30      	subs	r2, #48	@ 0x30
 8008d28:	2a09      	cmp	r2, #9
 8008d2a:	d903      	bls.n	8008d34 <_vfiprintf_r+0x1cc>
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d0c6      	beq.n	8008cbe <_vfiprintf_r+0x156>
 8008d30:	9105      	str	r1, [sp, #20]
 8008d32:	e7c4      	b.n	8008cbe <_vfiprintf_r+0x156>
 8008d34:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d38:	4604      	mov	r4, r0
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	e7f0      	b.n	8008d20 <_vfiprintf_r+0x1b8>
 8008d3e:	ab03      	add	r3, sp, #12
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	462a      	mov	r2, r5
 8008d44:	4b12      	ldr	r3, [pc, #72]	@ (8008d90 <_vfiprintf_r+0x228>)
 8008d46:	a904      	add	r1, sp, #16
 8008d48:	4630      	mov	r0, r6
 8008d4a:	f7fc fa8f 	bl	800526c <_printf_float>
 8008d4e:	4607      	mov	r7, r0
 8008d50:	1c78      	adds	r0, r7, #1
 8008d52:	d1d6      	bne.n	8008d02 <_vfiprintf_r+0x19a>
 8008d54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d56:	07d9      	lsls	r1, r3, #31
 8008d58:	d405      	bmi.n	8008d66 <_vfiprintf_r+0x1fe>
 8008d5a:	89ab      	ldrh	r3, [r5, #12]
 8008d5c:	059a      	lsls	r2, r3, #22
 8008d5e:	d402      	bmi.n	8008d66 <_vfiprintf_r+0x1fe>
 8008d60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d62:	f7fd faf1 	bl	8006348 <__retarget_lock_release_recursive>
 8008d66:	89ab      	ldrh	r3, [r5, #12]
 8008d68:	065b      	lsls	r3, r3, #25
 8008d6a:	f53f af1f 	bmi.w	8008bac <_vfiprintf_r+0x44>
 8008d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d70:	e71e      	b.n	8008bb0 <_vfiprintf_r+0x48>
 8008d72:	ab03      	add	r3, sp, #12
 8008d74:	9300      	str	r3, [sp, #0]
 8008d76:	462a      	mov	r2, r5
 8008d78:	4b05      	ldr	r3, [pc, #20]	@ (8008d90 <_vfiprintf_r+0x228>)
 8008d7a:	a904      	add	r1, sp, #16
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	f7fc fd0d 	bl	800579c <_printf_i>
 8008d82:	e7e4      	b.n	8008d4e <_vfiprintf_r+0x1e6>
 8008d84:	08009ab5 	.word	0x08009ab5
 8008d88:	08009abf 	.word	0x08009abf
 8008d8c:	0800526d 	.word	0x0800526d
 8008d90:	08008b43 	.word	0x08008b43
 8008d94:	08009abb 	.word	0x08009abb

08008d98 <__sflush_r>:
 8008d98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008da0:	0716      	lsls	r6, r2, #28
 8008da2:	4605      	mov	r5, r0
 8008da4:	460c      	mov	r4, r1
 8008da6:	d454      	bmi.n	8008e52 <__sflush_r+0xba>
 8008da8:	684b      	ldr	r3, [r1, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	dc02      	bgt.n	8008db4 <__sflush_r+0x1c>
 8008dae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	dd48      	ble.n	8008e46 <__sflush_r+0xae>
 8008db4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008db6:	2e00      	cmp	r6, #0
 8008db8:	d045      	beq.n	8008e46 <__sflush_r+0xae>
 8008dba:	2300      	movs	r3, #0
 8008dbc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008dc0:	682f      	ldr	r7, [r5, #0]
 8008dc2:	6a21      	ldr	r1, [r4, #32]
 8008dc4:	602b      	str	r3, [r5, #0]
 8008dc6:	d030      	beq.n	8008e2a <__sflush_r+0x92>
 8008dc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008dca:	89a3      	ldrh	r3, [r4, #12]
 8008dcc:	0759      	lsls	r1, r3, #29
 8008dce:	d505      	bpl.n	8008ddc <__sflush_r+0x44>
 8008dd0:	6863      	ldr	r3, [r4, #4]
 8008dd2:	1ad2      	subs	r2, r2, r3
 8008dd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008dd6:	b10b      	cbz	r3, 8008ddc <__sflush_r+0x44>
 8008dd8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008dda:	1ad2      	subs	r2, r2, r3
 8008ddc:	2300      	movs	r3, #0
 8008dde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008de0:	6a21      	ldr	r1, [r4, #32]
 8008de2:	4628      	mov	r0, r5
 8008de4:	47b0      	blx	r6
 8008de6:	1c43      	adds	r3, r0, #1
 8008de8:	89a3      	ldrh	r3, [r4, #12]
 8008dea:	d106      	bne.n	8008dfa <__sflush_r+0x62>
 8008dec:	6829      	ldr	r1, [r5, #0]
 8008dee:	291d      	cmp	r1, #29
 8008df0:	d82b      	bhi.n	8008e4a <__sflush_r+0xb2>
 8008df2:	4a2a      	ldr	r2, [pc, #168]	@ (8008e9c <__sflush_r+0x104>)
 8008df4:	40ca      	lsrs	r2, r1
 8008df6:	07d6      	lsls	r6, r2, #31
 8008df8:	d527      	bpl.n	8008e4a <__sflush_r+0xb2>
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	6062      	str	r2, [r4, #4]
 8008dfe:	04d9      	lsls	r1, r3, #19
 8008e00:	6922      	ldr	r2, [r4, #16]
 8008e02:	6022      	str	r2, [r4, #0]
 8008e04:	d504      	bpl.n	8008e10 <__sflush_r+0x78>
 8008e06:	1c42      	adds	r2, r0, #1
 8008e08:	d101      	bne.n	8008e0e <__sflush_r+0x76>
 8008e0a:	682b      	ldr	r3, [r5, #0]
 8008e0c:	b903      	cbnz	r3, 8008e10 <__sflush_r+0x78>
 8008e0e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e12:	602f      	str	r7, [r5, #0]
 8008e14:	b1b9      	cbz	r1, 8008e46 <__sflush_r+0xae>
 8008e16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e1a:	4299      	cmp	r1, r3
 8008e1c:	d002      	beq.n	8008e24 <__sflush_r+0x8c>
 8008e1e:	4628      	mov	r0, r5
 8008e20:	f7fe f8f2 	bl	8007008 <_free_r>
 8008e24:	2300      	movs	r3, #0
 8008e26:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e28:	e00d      	b.n	8008e46 <__sflush_r+0xae>
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	4628      	mov	r0, r5
 8008e2e:	47b0      	blx	r6
 8008e30:	4602      	mov	r2, r0
 8008e32:	1c50      	adds	r0, r2, #1
 8008e34:	d1c9      	bne.n	8008dca <__sflush_r+0x32>
 8008e36:	682b      	ldr	r3, [r5, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d0c6      	beq.n	8008dca <__sflush_r+0x32>
 8008e3c:	2b1d      	cmp	r3, #29
 8008e3e:	d001      	beq.n	8008e44 <__sflush_r+0xac>
 8008e40:	2b16      	cmp	r3, #22
 8008e42:	d11e      	bne.n	8008e82 <__sflush_r+0xea>
 8008e44:	602f      	str	r7, [r5, #0]
 8008e46:	2000      	movs	r0, #0
 8008e48:	e022      	b.n	8008e90 <__sflush_r+0xf8>
 8008e4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e4e:	b21b      	sxth	r3, r3
 8008e50:	e01b      	b.n	8008e8a <__sflush_r+0xf2>
 8008e52:	690f      	ldr	r7, [r1, #16]
 8008e54:	2f00      	cmp	r7, #0
 8008e56:	d0f6      	beq.n	8008e46 <__sflush_r+0xae>
 8008e58:	0793      	lsls	r3, r2, #30
 8008e5a:	680e      	ldr	r6, [r1, #0]
 8008e5c:	bf08      	it	eq
 8008e5e:	694b      	ldreq	r3, [r1, #20]
 8008e60:	600f      	str	r7, [r1, #0]
 8008e62:	bf18      	it	ne
 8008e64:	2300      	movne	r3, #0
 8008e66:	eba6 0807 	sub.w	r8, r6, r7
 8008e6a:	608b      	str	r3, [r1, #8]
 8008e6c:	f1b8 0f00 	cmp.w	r8, #0
 8008e70:	dde9      	ble.n	8008e46 <__sflush_r+0xae>
 8008e72:	6a21      	ldr	r1, [r4, #32]
 8008e74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008e76:	4643      	mov	r3, r8
 8008e78:	463a      	mov	r2, r7
 8008e7a:	4628      	mov	r0, r5
 8008e7c:	47b0      	blx	r6
 8008e7e:	2800      	cmp	r0, #0
 8008e80:	dc08      	bgt.n	8008e94 <__sflush_r+0xfc>
 8008e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e8a:	81a3      	strh	r3, [r4, #12]
 8008e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e94:	4407      	add	r7, r0
 8008e96:	eba8 0800 	sub.w	r8, r8, r0
 8008e9a:	e7e7      	b.n	8008e6c <__sflush_r+0xd4>
 8008e9c:	20400001 	.word	0x20400001

08008ea0 <_fflush_r>:
 8008ea0:	b538      	push	{r3, r4, r5, lr}
 8008ea2:	690b      	ldr	r3, [r1, #16]
 8008ea4:	4605      	mov	r5, r0
 8008ea6:	460c      	mov	r4, r1
 8008ea8:	b913      	cbnz	r3, 8008eb0 <_fflush_r+0x10>
 8008eaa:	2500      	movs	r5, #0
 8008eac:	4628      	mov	r0, r5
 8008eae:	bd38      	pop	{r3, r4, r5, pc}
 8008eb0:	b118      	cbz	r0, 8008eba <_fflush_r+0x1a>
 8008eb2:	6a03      	ldr	r3, [r0, #32]
 8008eb4:	b90b      	cbnz	r3, 8008eba <_fflush_r+0x1a>
 8008eb6:	f7fd f829 	bl	8005f0c <__sinit>
 8008eba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d0f3      	beq.n	8008eaa <_fflush_r+0xa>
 8008ec2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ec4:	07d0      	lsls	r0, r2, #31
 8008ec6:	d404      	bmi.n	8008ed2 <_fflush_r+0x32>
 8008ec8:	0599      	lsls	r1, r3, #22
 8008eca:	d402      	bmi.n	8008ed2 <_fflush_r+0x32>
 8008ecc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ece:	f7fd fa3a 	bl	8006346 <__retarget_lock_acquire_recursive>
 8008ed2:	4628      	mov	r0, r5
 8008ed4:	4621      	mov	r1, r4
 8008ed6:	f7ff ff5f 	bl	8008d98 <__sflush_r>
 8008eda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008edc:	07da      	lsls	r2, r3, #31
 8008ede:	4605      	mov	r5, r0
 8008ee0:	d4e4      	bmi.n	8008eac <_fflush_r+0xc>
 8008ee2:	89a3      	ldrh	r3, [r4, #12]
 8008ee4:	059b      	lsls	r3, r3, #22
 8008ee6:	d4e1      	bmi.n	8008eac <_fflush_r+0xc>
 8008ee8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008eea:	f7fd fa2d 	bl	8006348 <__retarget_lock_release_recursive>
 8008eee:	e7dd      	b.n	8008eac <_fflush_r+0xc>

08008ef0 <__swhatbuf_r>:
 8008ef0:	b570      	push	{r4, r5, r6, lr}
 8008ef2:	460c      	mov	r4, r1
 8008ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ef8:	2900      	cmp	r1, #0
 8008efa:	b096      	sub	sp, #88	@ 0x58
 8008efc:	4615      	mov	r5, r2
 8008efe:	461e      	mov	r6, r3
 8008f00:	da0d      	bge.n	8008f1e <__swhatbuf_r+0x2e>
 8008f02:	89a3      	ldrh	r3, [r4, #12]
 8008f04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f08:	f04f 0100 	mov.w	r1, #0
 8008f0c:	bf14      	ite	ne
 8008f0e:	2340      	movne	r3, #64	@ 0x40
 8008f10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f14:	2000      	movs	r0, #0
 8008f16:	6031      	str	r1, [r6, #0]
 8008f18:	602b      	str	r3, [r5, #0]
 8008f1a:	b016      	add	sp, #88	@ 0x58
 8008f1c:	bd70      	pop	{r4, r5, r6, pc}
 8008f1e:	466a      	mov	r2, sp
 8008f20:	f000 f874 	bl	800900c <_fstat_r>
 8008f24:	2800      	cmp	r0, #0
 8008f26:	dbec      	blt.n	8008f02 <__swhatbuf_r+0x12>
 8008f28:	9901      	ldr	r1, [sp, #4]
 8008f2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f32:	4259      	negs	r1, r3
 8008f34:	4159      	adcs	r1, r3
 8008f36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f3a:	e7eb      	b.n	8008f14 <__swhatbuf_r+0x24>

08008f3c <__smakebuf_r>:
 8008f3c:	898b      	ldrh	r3, [r1, #12]
 8008f3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f40:	079d      	lsls	r5, r3, #30
 8008f42:	4606      	mov	r6, r0
 8008f44:	460c      	mov	r4, r1
 8008f46:	d507      	bpl.n	8008f58 <__smakebuf_r+0x1c>
 8008f48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f4c:	6023      	str	r3, [r4, #0]
 8008f4e:	6123      	str	r3, [r4, #16]
 8008f50:	2301      	movs	r3, #1
 8008f52:	6163      	str	r3, [r4, #20]
 8008f54:	b003      	add	sp, #12
 8008f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f58:	ab01      	add	r3, sp, #4
 8008f5a:	466a      	mov	r2, sp
 8008f5c:	f7ff ffc8 	bl	8008ef0 <__swhatbuf_r>
 8008f60:	9f00      	ldr	r7, [sp, #0]
 8008f62:	4605      	mov	r5, r0
 8008f64:	4639      	mov	r1, r7
 8008f66:	4630      	mov	r0, r6
 8008f68:	f7fe f8c2 	bl	80070f0 <_malloc_r>
 8008f6c:	b948      	cbnz	r0, 8008f82 <__smakebuf_r+0x46>
 8008f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f72:	059a      	lsls	r2, r3, #22
 8008f74:	d4ee      	bmi.n	8008f54 <__smakebuf_r+0x18>
 8008f76:	f023 0303 	bic.w	r3, r3, #3
 8008f7a:	f043 0302 	orr.w	r3, r3, #2
 8008f7e:	81a3      	strh	r3, [r4, #12]
 8008f80:	e7e2      	b.n	8008f48 <__smakebuf_r+0xc>
 8008f82:	89a3      	ldrh	r3, [r4, #12]
 8008f84:	6020      	str	r0, [r4, #0]
 8008f86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f8a:	81a3      	strh	r3, [r4, #12]
 8008f8c:	9b01      	ldr	r3, [sp, #4]
 8008f8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f92:	b15b      	cbz	r3, 8008fac <__smakebuf_r+0x70>
 8008f94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f000 f849 	bl	8009030 <_isatty_r>
 8008f9e:	b128      	cbz	r0, 8008fac <__smakebuf_r+0x70>
 8008fa0:	89a3      	ldrh	r3, [r4, #12]
 8008fa2:	f023 0303 	bic.w	r3, r3, #3
 8008fa6:	f043 0301 	orr.w	r3, r3, #1
 8008faa:	81a3      	strh	r3, [r4, #12]
 8008fac:	89a3      	ldrh	r3, [r4, #12]
 8008fae:	431d      	orrs	r5, r3
 8008fb0:	81a5      	strh	r5, [r4, #12]
 8008fb2:	e7cf      	b.n	8008f54 <__smakebuf_r+0x18>

08008fb4 <memmove>:
 8008fb4:	4288      	cmp	r0, r1
 8008fb6:	b510      	push	{r4, lr}
 8008fb8:	eb01 0402 	add.w	r4, r1, r2
 8008fbc:	d902      	bls.n	8008fc4 <memmove+0x10>
 8008fbe:	4284      	cmp	r4, r0
 8008fc0:	4623      	mov	r3, r4
 8008fc2:	d807      	bhi.n	8008fd4 <memmove+0x20>
 8008fc4:	1e43      	subs	r3, r0, #1
 8008fc6:	42a1      	cmp	r1, r4
 8008fc8:	d008      	beq.n	8008fdc <memmove+0x28>
 8008fca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008fd2:	e7f8      	b.n	8008fc6 <memmove+0x12>
 8008fd4:	4402      	add	r2, r0
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	428a      	cmp	r2, r1
 8008fda:	d100      	bne.n	8008fde <memmove+0x2a>
 8008fdc:	bd10      	pop	{r4, pc}
 8008fde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fe6:	e7f7      	b.n	8008fd8 <memmove+0x24>

08008fe8 <strncmp>:
 8008fe8:	b510      	push	{r4, lr}
 8008fea:	b16a      	cbz	r2, 8009008 <strncmp+0x20>
 8008fec:	3901      	subs	r1, #1
 8008fee:	1884      	adds	r4, r0, r2
 8008ff0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ff4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	d103      	bne.n	8009004 <strncmp+0x1c>
 8008ffc:	42a0      	cmp	r0, r4
 8008ffe:	d001      	beq.n	8009004 <strncmp+0x1c>
 8009000:	2a00      	cmp	r2, #0
 8009002:	d1f5      	bne.n	8008ff0 <strncmp+0x8>
 8009004:	1ad0      	subs	r0, r2, r3
 8009006:	bd10      	pop	{r4, pc}
 8009008:	4610      	mov	r0, r2
 800900a:	e7fc      	b.n	8009006 <strncmp+0x1e>

0800900c <_fstat_r>:
 800900c:	b538      	push	{r3, r4, r5, lr}
 800900e:	4d07      	ldr	r5, [pc, #28]	@ (800902c <_fstat_r+0x20>)
 8009010:	2300      	movs	r3, #0
 8009012:	4604      	mov	r4, r0
 8009014:	4608      	mov	r0, r1
 8009016:	4611      	mov	r1, r2
 8009018:	602b      	str	r3, [r5, #0]
 800901a:	f7f8 fbc9 	bl	80017b0 <_fstat>
 800901e:	1c43      	adds	r3, r0, #1
 8009020:	d102      	bne.n	8009028 <_fstat_r+0x1c>
 8009022:	682b      	ldr	r3, [r5, #0]
 8009024:	b103      	cbz	r3, 8009028 <_fstat_r+0x1c>
 8009026:	6023      	str	r3, [r4, #0]
 8009028:	bd38      	pop	{r3, r4, r5, pc}
 800902a:	bf00      	nop
 800902c:	2000055c 	.word	0x2000055c

08009030 <_isatty_r>:
 8009030:	b538      	push	{r3, r4, r5, lr}
 8009032:	4d06      	ldr	r5, [pc, #24]	@ (800904c <_isatty_r+0x1c>)
 8009034:	2300      	movs	r3, #0
 8009036:	4604      	mov	r4, r0
 8009038:	4608      	mov	r0, r1
 800903a:	602b      	str	r3, [r5, #0]
 800903c:	f7f8 fbc8 	bl	80017d0 <_isatty>
 8009040:	1c43      	adds	r3, r0, #1
 8009042:	d102      	bne.n	800904a <_isatty_r+0x1a>
 8009044:	682b      	ldr	r3, [r5, #0]
 8009046:	b103      	cbz	r3, 800904a <_isatty_r+0x1a>
 8009048:	6023      	str	r3, [r4, #0]
 800904a:	bd38      	pop	{r3, r4, r5, pc}
 800904c:	2000055c 	.word	0x2000055c

08009050 <_sbrk_r>:
 8009050:	b538      	push	{r3, r4, r5, lr}
 8009052:	4d06      	ldr	r5, [pc, #24]	@ (800906c <_sbrk_r+0x1c>)
 8009054:	2300      	movs	r3, #0
 8009056:	4604      	mov	r4, r0
 8009058:	4608      	mov	r0, r1
 800905a:	602b      	str	r3, [r5, #0]
 800905c:	f7f8 fbd0 	bl	8001800 <_sbrk>
 8009060:	1c43      	adds	r3, r0, #1
 8009062:	d102      	bne.n	800906a <_sbrk_r+0x1a>
 8009064:	682b      	ldr	r3, [r5, #0]
 8009066:	b103      	cbz	r3, 800906a <_sbrk_r+0x1a>
 8009068:	6023      	str	r3, [r4, #0]
 800906a:	bd38      	pop	{r3, r4, r5, pc}
 800906c:	2000055c 	.word	0x2000055c

08009070 <memcpy>:
 8009070:	440a      	add	r2, r1
 8009072:	4291      	cmp	r1, r2
 8009074:	f100 33ff 	add.w	r3, r0, #4294967295
 8009078:	d100      	bne.n	800907c <memcpy+0xc>
 800907a:	4770      	bx	lr
 800907c:	b510      	push	{r4, lr}
 800907e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009082:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009086:	4291      	cmp	r1, r2
 8009088:	d1f9      	bne.n	800907e <memcpy+0xe>
 800908a:	bd10      	pop	{r4, pc}
 800908c:	0000      	movs	r0, r0
	...

08009090 <nan>:
 8009090:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009098 <nan+0x8>
 8009094:	4770      	bx	lr
 8009096:	bf00      	nop
 8009098:	00000000 	.word	0x00000000
 800909c:	7ff80000 	.word	0x7ff80000

080090a0 <__assert_func>:
 80090a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80090a2:	4614      	mov	r4, r2
 80090a4:	461a      	mov	r2, r3
 80090a6:	4b09      	ldr	r3, [pc, #36]	@ (80090cc <__assert_func+0x2c>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4605      	mov	r5, r0
 80090ac:	68d8      	ldr	r0, [r3, #12]
 80090ae:	b14c      	cbz	r4, 80090c4 <__assert_func+0x24>
 80090b0:	4b07      	ldr	r3, [pc, #28]	@ (80090d0 <__assert_func+0x30>)
 80090b2:	9100      	str	r1, [sp, #0]
 80090b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80090b8:	4906      	ldr	r1, [pc, #24]	@ (80090d4 <__assert_func+0x34>)
 80090ba:	462b      	mov	r3, r5
 80090bc:	f000 fba8 	bl	8009810 <fiprintf>
 80090c0:	f000 fbb8 	bl	8009834 <abort>
 80090c4:	4b04      	ldr	r3, [pc, #16]	@ (80090d8 <__assert_func+0x38>)
 80090c6:	461c      	mov	r4, r3
 80090c8:	e7f3      	b.n	80090b2 <__assert_func+0x12>
 80090ca:	bf00      	nop
 80090cc:	20000030 	.word	0x20000030
 80090d0:	08009ace 	.word	0x08009ace
 80090d4:	08009adb 	.word	0x08009adb
 80090d8:	08009b09 	.word	0x08009b09

080090dc <_calloc_r>:
 80090dc:	b570      	push	{r4, r5, r6, lr}
 80090de:	fba1 5402 	umull	r5, r4, r1, r2
 80090e2:	b934      	cbnz	r4, 80090f2 <_calloc_r+0x16>
 80090e4:	4629      	mov	r1, r5
 80090e6:	f7fe f803 	bl	80070f0 <_malloc_r>
 80090ea:	4606      	mov	r6, r0
 80090ec:	b928      	cbnz	r0, 80090fa <_calloc_r+0x1e>
 80090ee:	4630      	mov	r0, r6
 80090f0:	bd70      	pop	{r4, r5, r6, pc}
 80090f2:	220c      	movs	r2, #12
 80090f4:	6002      	str	r2, [r0, #0]
 80090f6:	2600      	movs	r6, #0
 80090f8:	e7f9      	b.n	80090ee <_calloc_r+0x12>
 80090fa:	462a      	mov	r2, r5
 80090fc:	4621      	mov	r1, r4
 80090fe:	f7fd f8a5 	bl	800624c <memset>
 8009102:	e7f4      	b.n	80090ee <_calloc_r+0x12>

08009104 <rshift>:
 8009104:	6903      	ldr	r3, [r0, #16]
 8009106:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800910a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800910e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009112:	f100 0414 	add.w	r4, r0, #20
 8009116:	dd45      	ble.n	80091a4 <rshift+0xa0>
 8009118:	f011 011f 	ands.w	r1, r1, #31
 800911c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009120:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009124:	d10c      	bne.n	8009140 <rshift+0x3c>
 8009126:	f100 0710 	add.w	r7, r0, #16
 800912a:	4629      	mov	r1, r5
 800912c:	42b1      	cmp	r1, r6
 800912e:	d334      	bcc.n	800919a <rshift+0x96>
 8009130:	1a9b      	subs	r3, r3, r2
 8009132:	009b      	lsls	r3, r3, #2
 8009134:	1eea      	subs	r2, r5, #3
 8009136:	4296      	cmp	r6, r2
 8009138:	bf38      	it	cc
 800913a:	2300      	movcc	r3, #0
 800913c:	4423      	add	r3, r4
 800913e:	e015      	b.n	800916c <rshift+0x68>
 8009140:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009144:	f1c1 0820 	rsb	r8, r1, #32
 8009148:	40cf      	lsrs	r7, r1
 800914a:	f105 0e04 	add.w	lr, r5, #4
 800914e:	46a1      	mov	r9, r4
 8009150:	4576      	cmp	r6, lr
 8009152:	46f4      	mov	ip, lr
 8009154:	d815      	bhi.n	8009182 <rshift+0x7e>
 8009156:	1a9a      	subs	r2, r3, r2
 8009158:	0092      	lsls	r2, r2, #2
 800915a:	3a04      	subs	r2, #4
 800915c:	3501      	adds	r5, #1
 800915e:	42ae      	cmp	r6, r5
 8009160:	bf38      	it	cc
 8009162:	2200      	movcc	r2, #0
 8009164:	18a3      	adds	r3, r4, r2
 8009166:	50a7      	str	r7, [r4, r2]
 8009168:	b107      	cbz	r7, 800916c <rshift+0x68>
 800916a:	3304      	adds	r3, #4
 800916c:	1b1a      	subs	r2, r3, r4
 800916e:	42a3      	cmp	r3, r4
 8009170:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009174:	bf08      	it	eq
 8009176:	2300      	moveq	r3, #0
 8009178:	6102      	str	r2, [r0, #16]
 800917a:	bf08      	it	eq
 800917c:	6143      	streq	r3, [r0, #20]
 800917e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009182:	f8dc c000 	ldr.w	ip, [ip]
 8009186:	fa0c fc08 	lsl.w	ip, ip, r8
 800918a:	ea4c 0707 	orr.w	r7, ip, r7
 800918e:	f849 7b04 	str.w	r7, [r9], #4
 8009192:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009196:	40cf      	lsrs	r7, r1
 8009198:	e7da      	b.n	8009150 <rshift+0x4c>
 800919a:	f851 cb04 	ldr.w	ip, [r1], #4
 800919e:	f847 cf04 	str.w	ip, [r7, #4]!
 80091a2:	e7c3      	b.n	800912c <rshift+0x28>
 80091a4:	4623      	mov	r3, r4
 80091a6:	e7e1      	b.n	800916c <rshift+0x68>

080091a8 <__hexdig_fun>:
 80091a8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80091ac:	2b09      	cmp	r3, #9
 80091ae:	d802      	bhi.n	80091b6 <__hexdig_fun+0xe>
 80091b0:	3820      	subs	r0, #32
 80091b2:	b2c0      	uxtb	r0, r0
 80091b4:	4770      	bx	lr
 80091b6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80091ba:	2b05      	cmp	r3, #5
 80091bc:	d801      	bhi.n	80091c2 <__hexdig_fun+0x1a>
 80091be:	3847      	subs	r0, #71	@ 0x47
 80091c0:	e7f7      	b.n	80091b2 <__hexdig_fun+0xa>
 80091c2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80091c6:	2b05      	cmp	r3, #5
 80091c8:	d801      	bhi.n	80091ce <__hexdig_fun+0x26>
 80091ca:	3827      	subs	r0, #39	@ 0x27
 80091cc:	e7f1      	b.n	80091b2 <__hexdig_fun+0xa>
 80091ce:	2000      	movs	r0, #0
 80091d0:	4770      	bx	lr
	...

080091d4 <__gethex>:
 80091d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091d8:	b085      	sub	sp, #20
 80091da:	468a      	mov	sl, r1
 80091dc:	9302      	str	r3, [sp, #8]
 80091de:	680b      	ldr	r3, [r1, #0]
 80091e0:	9001      	str	r0, [sp, #4]
 80091e2:	4690      	mov	r8, r2
 80091e4:	1c9c      	adds	r4, r3, #2
 80091e6:	46a1      	mov	r9, r4
 80091e8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80091ec:	2830      	cmp	r0, #48	@ 0x30
 80091ee:	d0fa      	beq.n	80091e6 <__gethex+0x12>
 80091f0:	eba9 0303 	sub.w	r3, r9, r3
 80091f4:	f1a3 0b02 	sub.w	fp, r3, #2
 80091f8:	f7ff ffd6 	bl	80091a8 <__hexdig_fun>
 80091fc:	4605      	mov	r5, r0
 80091fe:	2800      	cmp	r0, #0
 8009200:	d168      	bne.n	80092d4 <__gethex+0x100>
 8009202:	49a0      	ldr	r1, [pc, #640]	@ (8009484 <__gethex+0x2b0>)
 8009204:	2201      	movs	r2, #1
 8009206:	4648      	mov	r0, r9
 8009208:	f7ff feee 	bl	8008fe8 <strncmp>
 800920c:	4607      	mov	r7, r0
 800920e:	2800      	cmp	r0, #0
 8009210:	d167      	bne.n	80092e2 <__gethex+0x10e>
 8009212:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009216:	4626      	mov	r6, r4
 8009218:	f7ff ffc6 	bl	80091a8 <__hexdig_fun>
 800921c:	2800      	cmp	r0, #0
 800921e:	d062      	beq.n	80092e6 <__gethex+0x112>
 8009220:	4623      	mov	r3, r4
 8009222:	7818      	ldrb	r0, [r3, #0]
 8009224:	2830      	cmp	r0, #48	@ 0x30
 8009226:	4699      	mov	r9, r3
 8009228:	f103 0301 	add.w	r3, r3, #1
 800922c:	d0f9      	beq.n	8009222 <__gethex+0x4e>
 800922e:	f7ff ffbb 	bl	80091a8 <__hexdig_fun>
 8009232:	fab0 f580 	clz	r5, r0
 8009236:	096d      	lsrs	r5, r5, #5
 8009238:	f04f 0b01 	mov.w	fp, #1
 800923c:	464a      	mov	r2, r9
 800923e:	4616      	mov	r6, r2
 8009240:	3201      	adds	r2, #1
 8009242:	7830      	ldrb	r0, [r6, #0]
 8009244:	f7ff ffb0 	bl	80091a8 <__hexdig_fun>
 8009248:	2800      	cmp	r0, #0
 800924a:	d1f8      	bne.n	800923e <__gethex+0x6a>
 800924c:	498d      	ldr	r1, [pc, #564]	@ (8009484 <__gethex+0x2b0>)
 800924e:	2201      	movs	r2, #1
 8009250:	4630      	mov	r0, r6
 8009252:	f7ff fec9 	bl	8008fe8 <strncmp>
 8009256:	2800      	cmp	r0, #0
 8009258:	d13f      	bne.n	80092da <__gethex+0x106>
 800925a:	b944      	cbnz	r4, 800926e <__gethex+0x9a>
 800925c:	1c74      	adds	r4, r6, #1
 800925e:	4622      	mov	r2, r4
 8009260:	4616      	mov	r6, r2
 8009262:	3201      	adds	r2, #1
 8009264:	7830      	ldrb	r0, [r6, #0]
 8009266:	f7ff ff9f 	bl	80091a8 <__hexdig_fun>
 800926a:	2800      	cmp	r0, #0
 800926c:	d1f8      	bne.n	8009260 <__gethex+0x8c>
 800926e:	1ba4      	subs	r4, r4, r6
 8009270:	00a7      	lsls	r7, r4, #2
 8009272:	7833      	ldrb	r3, [r6, #0]
 8009274:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009278:	2b50      	cmp	r3, #80	@ 0x50
 800927a:	d13e      	bne.n	80092fa <__gethex+0x126>
 800927c:	7873      	ldrb	r3, [r6, #1]
 800927e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009280:	d033      	beq.n	80092ea <__gethex+0x116>
 8009282:	2b2d      	cmp	r3, #45	@ 0x2d
 8009284:	d034      	beq.n	80092f0 <__gethex+0x11c>
 8009286:	1c71      	adds	r1, r6, #1
 8009288:	2400      	movs	r4, #0
 800928a:	7808      	ldrb	r0, [r1, #0]
 800928c:	f7ff ff8c 	bl	80091a8 <__hexdig_fun>
 8009290:	1e43      	subs	r3, r0, #1
 8009292:	b2db      	uxtb	r3, r3
 8009294:	2b18      	cmp	r3, #24
 8009296:	d830      	bhi.n	80092fa <__gethex+0x126>
 8009298:	f1a0 0210 	sub.w	r2, r0, #16
 800929c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80092a0:	f7ff ff82 	bl	80091a8 <__hexdig_fun>
 80092a4:	f100 3cff 	add.w	ip, r0, #4294967295
 80092a8:	fa5f fc8c 	uxtb.w	ip, ip
 80092ac:	f1bc 0f18 	cmp.w	ip, #24
 80092b0:	f04f 030a 	mov.w	r3, #10
 80092b4:	d91e      	bls.n	80092f4 <__gethex+0x120>
 80092b6:	b104      	cbz	r4, 80092ba <__gethex+0xe6>
 80092b8:	4252      	negs	r2, r2
 80092ba:	4417      	add	r7, r2
 80092bc:	f8ca 1000 	str.w	r1, [sl]
 80092c0:	b1ed      	cbz	r5, 80092fe <__gethex+0x12a>
 80092c2:	f1bb 0f00 	cmp.w	fp, #0
 80092c6:	bf0c      	ite	eq
 80092c8:	2506      	moveq	r5, #6
 80092ca:	2500      	movne	r5, #0
 80092cc:	4628      	mov	r0, r5
 80092ce:	b005      	add	sp, #20
 80092d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092d4:	2500      	movs	r5, #0
 80092d6:	462c      	mov	r4, r5
 80092d8:	e7b0      	b.n	800923c <__gethex+0x68>
 80092da:	2c00      	cmp	r4, #0
 80092dc:	d1c7      	bne.n	800926e <__gethex+0x9a>
 80092de:	4627      	mov	r7, r4
 80092e0:	e7c7      	b.n	8009272 <__gethex+0x9e>
 80092e2:	464e      	mov	r6, r9
 80092e4:	462f      	mov	r7, r5
 80092e6:	2501      	movs	r5, #1
 80092e8:	e7c3      	b.n	8009272 <__gethex+0x9e>
 80092ea:	2400      	movs	r4, #0
 80092ec:	1cb1      	adds	r1, r6, #2
 80092ee:	e7cc      	b.n	800928a <__gethex+0xb6>
 80092f0:	2401      	movs	r4, #1
 80092f2:	e7fb      	b.n	80092ec <__gethex+0x118>
 80092f4:	fb03 0002 	mla	r0, r3, r2, r0
 80092f8:	e7ce      	b.n	8009298 <__gethex+0xc4>
 80092fa:	4631      	mov	r1, r6
 80092fc:	e7de      	b.n	80092bc <__gethex+0xe8>
 80092fe:	eba6 0309 	sub.w	r3, r6, r9
 8009302:	3b01      	subs	r3, #1
 8009304:	4629      	mov	r1, r5
 8009306:	2b07      	cmp	r3, #7
 8009308:	dc0a      	bgt.n	8009320 <__gethex+0x14c>
 800930a:	9801      	ldr	r0, [sp, #4]
 800930c:	f7fd ff7c 	bl	8007208 <_Balloc>
 8009310:	4604      	mov	r4, r0
 8009312:	b940      	cbnz	r0, 8009326 <__gethex+0x152>
 8009314:	4b5c      	ldr	r3, [pc, #368]	@ (8009488 <__gethex+0x2b4>)
 8009316:	4602      	mov	r2, r0
 8009318:	21e4      	movs	r1, #228	@ 0xe4
 800931a:	485c      	ldr	r0, [pc, #368]	@ (800948c <__gethex+0x2b8>)
 800931c:	f7ff fec0 	bl	80090a0 <__assert_func>
 8009320:	3101      	adds	r1, #1
 8009322:	105b      	asrs	r3, r3, #1
 8009324:	e7ef      	b.n	8009306 <__gethex+0x132>
 8009326:	f100 0a14 	add.w	sl, r0, #20
 800932a:	2300      	movs	r3, #0
 800932c:	4655      	mov	r5, sl
 800932e:	469b      	mov	fp, r3
 8009330:	45b1      	cmp	r9, r6
 8009332:	d337      	bcc.n	80093a4 <__gethex+0x1d0>
 8009334:	f845 bb04 	str.w	fp, [r5], #4
 8009338:	eba5 050a 	sub.w	r5, r5, sl
 800933c:	10ad      	asrs	r5, r5, #2
 800933e:	6125      	str	r5, [r4, #16]
 8009340:	4658      	mov	r0, fp
 8009342:	f7fe f853 	bl	80073ec <__hi0bits>
 8009346:	016d      	lsls	r5, r5, #5
 8009348:	f8d8 6000 	ldr.w	r6, [r8]
 800934c:	1a2d      	subs	r5, r5, r0
 800934e:	42b5      	cmp	r5, r6
 8009350:	dd54      	ble.n	80093fc <__gethex+0x228>
 8009352:	1bad      	subs	r5, r5, r6
 8009354:	4629      	mov	r1, r5
 8009356:	4620      	mov	r0, r4
 8009358:	f7fe fbdf 	bl	8007b1a <__any_on>
 800935c:	4681      	mov	r9, r0
 800935e:	b178      	cbz	r0, 8009380 <__gethex+0x1ac>
 8009360:	1e6b      	subs	r3, r5, #1
 8009362:	1159      	asrs	r1, r3, #5
 8009364:	f003 021f 	and.w	r2, r3, #31
 8009368:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800936c:	f04f 0901 	mov.w	r9, #1
 8009370:	fa09 f202 	lsl.w	r2, r9, r2
 8009374:	420a      	tst	r2, r1
 8009376:	d003      	beq.n	8009380 <__gethex+0x1ac>
 8009378:	454b      	cmp	r3, r9
 800937a:	dc36      	bgt.n	80093ea <__gethex+0x216>
 800937c:	f04f 0902 	mov.w	r9, #2
 8009380:	4629      	mov	r1, r5
 8009382:	4620      	mov	r0, r4
 8009384:	f7ff febe 	bl	8009104 <rshift>
 8009388:	442f      	add	r7, r5
 800938a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800938e:	42bb      	cmp	r3, r7
 8009390:	da42      	bge.n	8009418 <__gethex+0x244>
 8009392:	9801      	ldr	r0, [sp, #4]
 8009394:	4621      	mov	r1, r4
 8009396:	f7fd ff77 	bl	8007288 <_Bfree>
 800939a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800939c:	2300      	movs	r3, #0
 800939e:	6013      	str	r3, [r2, #0]
 80093a0:	25a3      	movs	r5, #163	@ 0xa3
 80093a2:	e793      	b.n	80092cc <__gethex+0xf8>
 80093a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80093a8:	2a2e      	cmp	r2, #46	@ 0x2e
 80093aa:	d012      	beq.n	80093d2 <__gethex+0x1fe>
 80093ac:	2b20      	cmp	r3, #32
 80093ae:	d104      	bne.n	80093ba <__gethex+0x1e6>
 80093b0:	f845 bb04 	str.w	fp, [r5], #4
 80093b4:	f04f 0b00 	mov.w	fp, #0
 80093b8:	465b      	mov	r3, fp
 80093ba:	7830      	ldrb	r0, [r6, #0]
 80093bc:	9303      	str	r3, [sp, #12]
 80093be:	f7ff fef3 	bl	80091a8 <__hexdig_fun>
 80093c2:	9b03      	ldr	r3, [sp, #12]
 80093c4:	f000 000f 	and.w	r0, r0, #15
 80093c8:	4098      	lsls	r0, r3
 80093ca:	ea4b 0b00 	orr.w	fp, fp, r0
 80093ce:	3304      	adds	r3, #4
 80093d0:	e7ae      	b.n	8009330 <__gethex+0x15c>
 80093d2:	45b1      	cmp	r9, r6
 80093d4:	d8ea      	bhi.n	80093ac <__gethex+0x1d8>
 80093d6:	492b      	ldr	r1, [pc, #172]	@ (8009484 <__gethex+0x2b0>)
 80093d8:	9303      	str	r3, [sp, #12]
 80093da:	2201      	movs	r2, #1
 80093dc:	4630      	mov	r0, r6
 80093de:	f7ff fe03 	bl	8008fe8 <strncmp>
 80093e2:	9b03      	ldr	r3, [sp, #12]
 80093e4:	2800      	cmp	r0, #0
 80093e6:	d1e1      	bne.n	80093ac <__gethex+0x1d8>
 80093e8:	e7a2      	b.n	8009330 <__gethex+0x15c>
 80093ea:	1ea9      	subs	r1, r5, #2
 80093ec:	4620      	mov	r0, r4
 80093ee:	f7fe fb94 	bl	8007b1a <__any_on>
 80093f2:	2800      	cmp	r0, #0
 80093f4:	d0c2      	beq.n	800937c <__gethex+0x1a8>
 80093f6:	f04f 0903 	mov.w	r9, #3
 80093fa:	e7c1      	b.n	8009380 <__gethex+0x1ac>
 80093fc:	da09      	bge.n	8009412 <__gethex+0x23e>
 80093fe:	1b75      	subs	r5, r6, r5
 8009400:	4621      	mov	r1, r4
 8009402:	9801      	ldr	r0, [sp, #4]
 8009404:	462a      	mov	r2, r5
 8009406:	f7fe f94f 	bl	80076a8 <__lshift>
 800940a:	1b7f      	subs	r7, r7, r5
 800940c:	4604      	mov	r4, r0
 800940e:	f100 0a14 	add.w	sl, r0, #20
 8009412:	f04f 0900 	mov.w	r9, #0
 8009416:	e7b8      	b.n	800938a <__gethex+0x1b6>
 8009418:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800941c:	42bd      	cmp	r5, r7
 800941e:	dd6f      	ble.n	8009500 <__gethex+0x32c>
 8009420:	1bed      	subs	r5, r5, r7
 8009422:	42ae      	cmp	r6, r5
 8009424:	dc34      	bgt.n	8009490 <__gethex+0x2bc>
 8009426:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800942a:	2b02      	cmp	r3, #2
 800942c:	d022      	beq.n	8009474 <__gethex+0x2a0>
 800942e:	2b03      	cmp	r3, #3
 8009430:	d024      	beq.n	800947c <__gethex+0x2a8>
 8009432:	2b01      	cmp	r3, #1
 8009434:	d115      	bne.n	8009462 <__gethex+0x28e>
 8009436:	42ae      	cmp	r6, r5
 8009438:	d113      	bne.n	8009462 <__gethex+0x28e>
 800943a:	2e01      	cmp	r6, #1
 800943c:	d10b      	bne.n	8009456 <__gethex+0x282>
 800943e:	9a02      	ldr	r2, [sp, #8]
 8009440:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009444:	6013      	str	r3, [r2, #0]
 8009446:	2301      	movs	r3, #1
 8009448:	6123      	str	r3, [r4, #16]
 800944a:	f8ca 3000 	str.w	r3, [sl]
 800944e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009450:	2562      	movs	r5, #98	@ 0x62
 8009452:	601c      	str	r4, [r3, #0]
 8009454:	e73a      	b.n	80092cc <__gethex+0xf8>
 8009456:	1e71      	subs	r1, r6, #1
 8009458:	4620      	mov	r0, r4
 800945a:	f7fe fb5e 	bl	8007b1a <__any_on>
 800945e:	2800      	cmp	r0, #0
 8009460:	d1ed      	bne.n	800943e <__gethex+0x26a>
 8009462:	9801      	ldr	r0, [sp, #4]
 8009464:	4621      	mov	r1, r4
 8009466:	f7fd ff0f 	bl	8007288 <_Bfree>
 800946a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800946c:	2300      	movs	r3, #0
 800946e:	6013      	str	r3, [r2, #0]
 8009470:	2550      	movs	r5, #80	@ 0x50
 8009472:	e72b      	b.n	80092cc <__gethex+0xf8>
 8009474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009476:	2b00      	cmp	r3, #0
 8009478:	d1f3      	bne.n	8009462 <__gethex+0x28e>
 800947a:	e7e0      	b.n	800943e <__gethex+0x26a>
 800947c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800947e:	2b00      	cmp	r3, #0
 8009480:	d1dd      	bne.n	800943e <__gethex+0x26a>
 8009482:	e7ee      	b.n	8009462 <__gethex+0x28e>
 8009484:	08009ab3 	.word	0x08009ab3
 8009488:	08009a49 	.word	0x08009a49
 800948c:	08009b0a 	.word	0x08009b0a
 8009490:	1e6f      	subs	r7, r5, #1
 8009492:	f1b9 0f00 	cmp.w	r9, #0
 8009496:	d130      	bne.n	80094fa <__gethex+0x326>
 8009498:	b127      	cbz	r7, 80094a4 <__gethex+0x2d0>
 800949a:	4639      	mov	r1, r7
 800949c:	4620      	mov	r0, r4
 800949e:	f7fe fb3c 	bl	8007b1a <__any_on>
 80094a2:	4681      	mov	r9, r0
 80094a4:	117a      	asrs	r2, r7, #5
 80094a6:	2301      	movs	r3, #1
 80094a8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80094ac:	f007 071f 	and.w	r7, r7, #31
 80094b0:	40bb      	lsls	r3, r7
 80094b2:	4213      	tst	r3, r2
 80094b4:	4629      	mov	r1, r5
 80094b6:	4620      	mov	r0, r4
 80094b8:	bf18      	it	ne
 80094ba:	f049 0902 	orrne.w	r9, r9, #2
 80094be:	f7ff fe21 	bl	8009104 <rshift>
 80094c2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80094c6:	1b76      	subs	r6, r6, r5
 80094c8:	2502      	movs	r5, #2
 80094ca:	f1b9 0f00 	cmp.w	r9, #0
 80094ce:	d047      	beq.n	8009560 <__gethex+0x38c>
 80094d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80094d4:	2b02      	cmp	r3, #2
 80094d6:	d015      	beq.n	8009504 <__gethex+0x330>
 80094d8:	2b03      	cmp	r3, #3
 80094da:	d017      	beq.n	800950c <__gethex+0x338>
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d109      	bne.n	80094f4 <__gethex+0x320>
 80094e0:	f019 0f02 	tst.w	r9, #2
 80094e4:	d006      	beq.n	80094f4 <__gethex+0x320>
 80094e6:	f8da 3000 	ldr.w	r3, [sl]
 80094ea:	ea49 0903 	orr.w	r9, r9, r3
 80094ee:	f019 0f01 	tst.w	r9, #1
 80094f2:	d10e      	bne.n	8009512 <__gethex+0x33e>
 80094f4:	f045 0510 	orr.w	r5, r5, #16
 80094f8:	e032      	b.n	8009560 <__gethex+0x38c>
 80094fa:	f04f 0901 	mov.w	r9, #1
 80094fe:	e7d1      	b.n	80094a4 <__gethex+0x2d0>
 8009500:	2501      	movs	r5, #1
 8009502:	e7e2      	b.n	80094ca <__gethex+0x2f6>
 8009504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009506:	f1c3 0301 	rsb	r3, r3, #1
 800950a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800950c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800950e:	2b00      	cmp	r3, #0
 8009510:	d0f0      	beq.n	80094f4 <__gethex+0x320>
 8009512:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009516:	f104 0314 	add.w	r3, r4, #20
 800951a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800951e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009522:	f04f 0c00 	mov.w	ip, #0
 8009526:	4618      	mov	r0, r3
 8009528:	f853 2b04 	ldr.w	r2, [r3], #4
 800952c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009530:	d01b      	beq.n	800956a <__gethex+0x396>
 8009532:	3201      	adds	r2, #1
 8009534:	6002      	str	r2, [r0, #0]
 8009536:	2d02      	cmp	r5, #2
 8009538:	f104 0314 	add.w	r3, r4, #20
 800953c:	d13c      	bne.n	80095b8 <__gethex+0x3e4>
 800953e:	f8d8 2000 	ldr.w	r2, [r8]
 8009542:	3a01      	subs	r2, #1
 8009544:	42b2      	cmp	r2, r6
 8009546:	d109      	bne.n	800955c <__gethex+0x388>
 8009548:	1171      	asrs	r1, r6, #5
 800954a:	2201      	movs	r2, #1
 800954c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009550:	f006 061f 	and.w	r6, r6, #31
 8009554:	fa02 f606 	lsl.w	r6, r2, r6
 8009558:	421e      	tst	r6, r3
 800955a:	d13a      	bne.n	80095d2 <__gethex+0x3fe>
 800955c:	f045 0520 	orr.w	r5, r5, #32
 8009560:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009562:	601c      	str	r4, [r3, #0]
 8009564:	9b02      	ldr	r3, [sp, #8]
 8009566:	601f      	str	r7, [r3, #0]
 8009568:	e6b0      	b.n	80092cc <__gethex+0xf8>
 800956a:	4299      	cmp	r1, r3
 800956c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009570:	d8d9      	bhi.n	8009526 <__gethex+0x352>
 8009572:	68a3      	ldr	r3, [r4, #8]
 8009574:	459b      	cmp	fp, r3
 8009576:	db17      	blt.n	80095a8 <__gethex+0x3d4>
 8009578:	6861      	ldr	r1, [r4, #4]
 800957a:	9801      	ldr	r0, [sp, #4]
 800957c:	3101      	adds	r1, #1
 800957e:	f7fd fe43 	bl	8007208 <_Balloc>
 8009582:	4681      	mov	r9, r0
 8009584:	b918      	cbnz	r0, 800958e <__gethex+0x3ba>
 8009586:	4b1a      	ldr	r3, [pc, #104]	@ (80095f0 <__gethex+0x41c>)
 8009588:	4602      	mov	r2, r0
 800958a:	2184      	movs	r1, #132	@ 0x84
 800958c:	e6c5      	b.n	800931a <__gethex+0x146>
 800958e:	6922      	ldr	r2, [r4, #16]
 8009590:	3202      	adds	r2, #2
 8009592:	f104 010c 	add.w	r1, r4, #12
 8009596:	0092      	lsls	r2, r2, #2
 8009598:	300c      	adds	r0, #12
 800959a:	f7ff fd69 	bl	8009070 <memcpy>
 800959e:	4621      	mov	r1, r4
 80095a0:	9801      	ldr	r0, [sp, #4]
 80095a2:	f7fd fe71 	bl	8007288 <_Bfree>
 80095a6:	464c      	mov	r4, r9
 80095a8:	6923      	ldr	r3, [r4, #16]
 80095aa:	1c5a      	adds	r2, r3, #1
 80095ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80095b0:	6122      	str	r2, [r4, #16]
 80095b2:	2201      	movs	r2, #1
 80095b4:	615a      	str	r2, [r3, #20]
 80095b6:	e7be      	b.n	8009536 <__gethex+0x362>
 80095b8:	6922      	ldr	r2, [r4, #16]
 80095ba:	455a      	cmp	r2, fp
 80095bc:	dd0b      	ble.n	80095d6 <__gethex+0x402>
 80095be:	2101      	movs	r1, #1
 80095c0:	4620      	mov	r0, r4
 80095c2:	f7ff fd9f 	bl	8009104 <rshift>
 80095c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80095ca:	3701      	adds	r7, #1
 80095cc:	42bb      	cmp	r3, r7
 80095ce:	f6ff aee0 	blt.w	8009392 <__gethex+0x1be>
 80095d2:	2501      	movs	r5, #1
 80095d4:	e7c2      	b.n	800955c <__gethex+0x388>
 80095d6:	f016 061f 	ands.w	r6, r6, #31
 80095da:	d0fa      	beq.n	80095d2 <__gethex+0x3fe>
 80095dc:	4453      	add	r3, sl
 80095de:	f1c6 0620 	rsb	r6, r6, #32
 80095e2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80095e6:	f7fd ff01 	bl	80073ec <__hi0bits>
 80095ea:	42b0      	cmp	r0, r6
 80095ec:	dbe7      	blt.n	80095be <__gethex+0x3ea>
 80095ee:	e7f0      	b.n	80095d2 <__gethex+0x3fe>
 80095f0:	08009a49 	.word	0x08009a49

080095f4 <L_shift>:
 80095f4:	f1c2 0208 	rsb	r2, r2, #8
 80095f8:	0092      	lsls	r2, r2, #2
 80095fa:	b570      	push	{r4, r5, r6, lr}
 80095fc:	f1c2 0620 	rsb	r6, r2, #32
 8009600:	6843      	ldr	r3, [r0, #4]
 8009602:	6804      	ldr	r4, [r0, #0]
 8009604:	fa03 f506 	lsl.w	r5, r3, r6
 8009608:	432c      	orrs	r4, r5
 800960a:	40d3      	lsrs	r3, r2
 800960c:	6004      	str	r4, [r0, #0]
 800960e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009612:	4288      	cmp	r0, r1
 8009614:	d3f4      	bcc.n	8009600 <L_shift+0xc>
 8009616:	bd70      	pop	{r4, r5, r6, pc}

08009618 <__match>:
 8009618:	b530      	push	{r4, r5, lr}
 800961a:	6803      	ldr	r3, [r0, #0]
 800961c:	3301      	adds	r3, #1
 800961e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009622:	b914      	cbnz	r4, 800962a <__match+0x12>
 8009624:	6003      	str	r3, [r0, #0]
 8009626:	2001      	movs	r0, #1
 8009628:	bd30      	pop	{r4, r5, pc}
 800962a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800962e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009632:	2d19      	cmp	r5, #25
 8009634:	bf98      	it	ls
 8009636:	3220      	addls	r2, #32
 8009638:	42a2      	cmp	r2, r4
 800963a:	d0f0      	beq.n	800961e <__match+0x6>
 800963c:	2000      	movs	r0, #0
 800963e:	e7f3      	b.n	8009628 <__match+0x10>

08009640 <__hexnan>:
 8009640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009644:	680b      	ldr	r3, [r1, #0]
 8009646:	6801      	ldr	r1, [r0, #0]
 8009648:	115e      	asrs	r6, r3, #5
 800964a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800964e:	f013 031f 	ands.w	r3, r3, #31
 8009652:	b087      	sub	sp, #28
 8009654:	bf18      	it	ne
 8009656:	3604      	addne	r6, #4
 8009658:	2500      	movs	r5, #0
 800965a:	1f37      	subs	r7, r6, #4
 800965c:	4682      	mov	sl, r0
 800965e:	4690      	mov	r8, r2
 8009660:	9301      	str	r3, [sp, #4]
 8009662:	f846 5c04 	str.w	r5, [r6, #-4]
 8009666:	46b9      	mov	r9, r7
 8009668:	463c      	mov	r4, r7
 800966a:	9502      	str	r5, [sp, #8]
 800966c:	46ab      	mov	fp, r5
 800966e:	784a      	ldrb	r2, [r1, #1]
 8009670:	1c4b      	adds	r3, r1, #1
 8009672:	9303      	str	r3, [sp, #12]
 8009674:	b342      	cbz	r2, 80096c8 <__hexnan+0x88>
 8009676:	4610      	mov	r0, r2
 8009678:	9105      	str	r1, [sp, #20]
 800967a:	9204      	str	r2, [sp, #16]
 800967c:	f7ff fd94 	bl	80091a8 <__hexdig_fun>
 8009680:	2800      	cmp	r0, #0
 8009682:	d151      	bne.n	8009728 <__hexnan+0xe8>
 8009684:	9a04      	ldr	r2, [sp, #16]
 8009686:	9905      	ldr	r1, [sp, #20]
 8009688:	2a20      	cmp	r2, #32
 800968a:	d818      	bhi.n	80096be <__hexnan+0x7e>
 800968c:	9b02      	ldr	r3, [sp, #8]
 800968e:	459b      	cmp	fp, r3
 8009690:	dd13      	ble.n	80096ba <__hexnan+0x7a>
 8009692:	454c      	cmp	r4, r9
 8009694:	d206      	bcs.n	80096a4 <__hexnan+0x64>
 8009696:	2d07      	cmp	r5, #7
 8009698:	dc04      	bgt.n	80096a4 <__hexnan+0x64>
 800969a:	462a      	mov	r2, r5
 800969c:	4649      	mov	r1, r9
 800969e:	4620      	mov	r0, r4
 80096a0:	f7ff ffa8 	bl	80095f4 <L_shift>
 80096a4:	4544      	cmp	r4, r8
 80096a6:	d952      	bls.n	800974e <__hexnan+0x10e>
 80096a8:	2300      	movs	r3, #0
 80096aa:	f1a4 0904 	sub.w	r9, r4, #4
 80096ae:	f844 3c04 	str.w	r3, [r4, #-4]
 80096b2:	f8cd b008 	str.w	fp, [sp, #8]
 80096b6:	464c      	mov	r4, r9
 80096b8:	461d      	mov	r5, r3
 80096ba:	9903      	ldr	r1, [sp, #12]
 80096bc:	e7d7      	b.n	800966e <__hexnan+0x2e>
 80096be:	2a29      	cmp	r2, #41	@ 0x29
 80096c0:	d157      	bne.n	8009772 <__hexnan+0x132>
 80096c2:	3102      	adds	r1, #2
 80096c4:	f8ca 1000 	str.w	r1, [sl]
 80096c8:	f1bb 0f00 	cmp.w	fp, #0
 80096cc:	d051      	beq.n	8009772 <__hexnan+0x132>
 80096ce:	454c      	cmp	r4, r9
 80096d0:	d206      	bcs.n	80096e0 <__hexnan+0xa0>
 80096d2:	2d07      	cmp	r5, #7
 80096d4:	dc04      	bgt.n	80096e0 <__hexnan+0xa0>
 80096d6:	462a      	mov	r2, r5
 80096d8:	4649      	mov	r1, r9
 80096da:	4620      	mov	r0, r4
 80096dc:	f7ff ff8a 	bl	80095f4 <L_shift>
 80096e0:	4544      	cmp	r4, r8
 80096e2:	d936      	bls.n	8009752 <__hexnan+0x112>
 80096e4:	f1a8 0204 	sub.w	r2, r8, #4
 80096e8:	4623      	mov	r3, r4
 80096ea:	f853 1b04 	ldr.w	r1, [r3], #4
 80096ee:	f842 1f04 	str.w	r1, [r2, #4]!
 80096f2:	429f      	cmp	r7, r3
 80096f4:	d2f9      	bcs.n	80096ea <__hexnan+0xaa>
 80096f6:	1b3b      	subs	r3, r7, r4
 80096f8:	f023 0303 	bic.w	r3, r3, #3
 80096fc:	3304      	adds	r3, #4
 80096fe:	3401      	adds	r4, #1
 8009700:	3e03      	subs	r6, #3
 8009702:	42b4      	cmp	r4, r6
 8009704:	bf88      	it	hi
 8009706:	2304      	movhi	r3, #4
 8009708:	4443      	add	r3, r8
 800970a:	2200      	movs	r2, #0
 800970c:	f843 2b04 	str.w	r2, [r3], #4
 8009710:	429f      	cmp	r7, r3
 8009712:	d2fb      	bcs.n	800970c <__hexnan+0xcc>
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	b91b      	cbnz	r3, 8009720 <__hexnan+0xe0>
 8009718:	4547      	cmp	r7, r8
 800971a:	d128      	bne.n	800976e <__hexnan+0x12e>
 800971c:	2301      	movs	r3, #1
 800971e:	603b      	str	r3, [r7, #0]
 8009720:	2005      	movs	r0, #5
 8009722:	b007      	add	sp, #28
 8009724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009728:	3501      	adds	r5, #1
 800972a:	2d08      	cmp	r5, #8
 800972c:	f10b 0b01 	add.w	fp, fp, #1
 8009730:	dd06      	ble.n	8009740 <__hexnan+0x100>
 8009732:	4544      	cmp	r4, r8
 8009734:	d9c1      	bls.n	80096ba <__hexnan+0x7a>
 8009736:	2300      	movs	r3, #0
 8009738:	f844 3c04 	str.w	r3, [r4, #-4]
 800973c:	2501      	movs	r5, #1
 800973e:	3c04      	subs	r4, #4
 8009740:	6822      	ldr	r2, [r4, #0]
 8009742:	f000 000f 	and.w	r0, r0, #15
 8009746:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800974a:	6020      	str	r0, [r4, #0]
 800974c:	e7b5      	b.n	80096ba <__hexnan+0x7a>
 800974e:	2508      	movs	r5, #8
 8009750:	e7b3      	b.n	80096ba <__hexnan+0x7a>
 8009752:	9b01      	ldr	r3, [sp, #4]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d0dd      	beq.n	8009714 <__hexnan+0xd4>
 8009758:	f1c3 0320 	rsb	r3, r3, #32
 800975c:	f04f 32ff 	mov.w	r2, #4294967295
 8009760:	40da      	lsrs	r2, r3
 8009762:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009766:	4013      	ands	r3, r2
 8009768:	f846 3c04 	str.w	r3, [r6, #-4]
 800976c:	e7d2      	b.n	8009714 <__hexnan+0xd4>
 800976e:	3f04      	subs	r7, #4
 8009770:	e7d0      	b.n	8009714 <__hexnan+0xd4>
 8009772:	2004      	movs	r0, #4
 8009774:	e7d5      	b.n	8009722 <__hexnan+0xe2>

08009776 <__ascii_mbtowc>:
 8009776:	b082      	sub	sp, #8
 8009778:	b901      	cbnz	r1, 800977c <__ascii_mbtowc+0x6>
 800977a:	a901      	add	r1, sp, #4
 800977c:	b142      	cbz	r2, 8009790 <__ascii_mbtowc+0x1a>
 800977e:	b14b      	cbz	r3, 8009794 <__ascii_mbtowc+0x1e>
 8009780:	7813      	ldrb	r3, [r2, #0]
 8009782:	600b      	str	r3, [r1, #0]
 8009784:	7812      	ldrb	r2, [r2, #0]
 8009786:	1e10      	subs	r0, r2, #0
 8009788:	bf18      	it	ne
 800978a:	2001      	movne	r0, #1
 800978c:	b002      	add	sp, #8
 800978e:	4770      	bx	lr
 8009790:	4610      	mov	r0, r2
 8009792:	e7fb      	b.n	800978c <__ascii_mbtowc+0x16>
 8009794:	f06f 0001 	mvn.w	r0, #1
 8009798:	e7f8      	b.n	800978c <__ascii_mbtowc+0x16>

0800979a <_realloc_r>:
 800979a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800979e:	4607      	mov	r7, r0
 80097a0:	4614      	mov	r4, r2
 80097a2:	460d      	mov	r5, r1
 80097a4:	b921      	cbnz	r1, 80097b0 <_realloc_r+0x16>
 80097a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097aa:	4611      	mov	r1, r2
 80097ac:	f7fd bca0 	b.w	80070f0 <_malloc_r>
 80097b0:	b92a      	cbnz	r2, 80097be <_realloc_r+0x24>
 80097b2:	f7fd fc29 	bl	8007008 <_free_r>
 80097b6:	4625      	mov	r5, r4
 80097b8:	4628      	mov	r0, r5
 80097ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097be:	f000 f840 	bl	8009842 <_malloc_usable_size_r>
 80097c2:	4284      	cmp	r4, r0
 80097c4:	4606      	mov	r6, r0
 80097c6:	d802      	bhi.n	80097ce <_realloc_r+0x34>
 80097c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80097cc:	d8f4      	bhi.n	80097b8 <_realloc_r+0x1e>
 80097ce:	4621      	mov	r1, r4
 80097d0:	4638      	mov	r0, r7
 80097d2:	f7fd fc8d 	bl	80070f0 <_malloc_r>
 80097d6:	4680      	mov	r8, r0
 80097d8:	b908      	cbnz	r0, 80097de <_realloc_r+0x44>
 80097da:	4645      	mov	r5, r8
 80097dc:	e7ec      	b.n	80097b8 <_realloc_r+0x1e>
 80097de:	42b4      	cmp	r4, r6
 80097e0:	4622      	mov	r2, r4
 80097e2:	4629      	mov	r1, r5
 80097e4:	bf28      	it	cs
 80097e6:	4632      	movcs	r2, r6
 80097e8:	f7ff fc42 	bl	8009070 <memcpy>
 80097ec:	4629      	mov	r1, r5
 80097ee:	4638      	mov	r0, r7
 80097f0:	f7fd fc0a 	bl	8007008 <_free_r>
 80097f4:	e7f1      	b.n	80097da <_realloc_r+0x40>

080097f6 <__ascii_wctomb>:
 80097f6:	4603      	mov	r3, r0
 80097f8:	4608      	mov	r0, r1
 80097fa:	b141      	cbz	r1, 800980e <__ascii_wctomb+0x18>
 80097fc:	2aff      	cmp	r2, #255	@ 0xff
 80097fe:	d904      	bls.n	800980a <__ascii_wctomb+0x14>
 8009800:	228a      	movs	r2, #138	@ 0x8a
 8009802:	601a      	str	r2, [r3, #0]
 8009804:	f04f 30ff 	mov.w	r0, #4294967295
 8009808:	4770      	bx	lr
 800980a:	700a      	strb	r2, [r1, #0]
 800980c:	2001      	movs	r0, #1
 800980e:	4770      	bx	lr

08009810 <fiprintf>:
 8009810:	b40e      	push	{r1, r2, r3}
 8009812:	b503      	push	{r0, r1, lr}
 8009814:	4601      	mov	r1, r0
 8009816:	ab03      	add	r3, sp, #12
 8009818:	4805      	ldr	r0, [pc, #20]	@ (8009830 <fiprintf+0x20>)
 800981a:	f853 2b04 	ldr.w	r2, [r3], #4
 800981e:	6800      	ldr	r0, [r0, #0]
 8009820:	9301      	str	r3, [sp, #4]
 8009822:	f7ff f9a1 	bl	8008b68 <_vfiprintf_r>
 8009826:	b002      	add	sp, #8
 8009828:	f85d eb04 	ldr.w	lr, [sp], #4
 800982c:	b003      	add	sp, #12
 800982e:	4770      	bx	lr
 8009830:	20000030 	.word	0x20000030

08009834 <abort>:
 8009834:	b508      	push	{r3, lr}
 8009836:	2006      	movs	r0, #6
 8009838:	f000 f834 	bl	80098a4 <raise>
 800983c:	2001      	movs	r0, #1
 800983e:	f7f7 ff83 	bl	8001748 <_exit>

08009842 <_malloc_usable_size_r>:
 8009842:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009846:	1f18      	subs	r0, r3, #4
 8009848:	2b00      	cmp	r3, #0
 800984a:	bfbc      	itt	lt
 800984c:	580b      	ldrlt	r3, [r1, r0]
 800984e:	18c0      	addlt	r0, r0, r3
 8009850:	4770      	bx	lr

08009852 <_raise_r>:
 8009852:	291f      	cmp	r1, #31
 8009854:	b538      	push	{r3, r4, r5, lr}
 8009856:	4605      	mov	r5, r0
 8009858:	460c      	mov	r4, r1
 800985a:	d904      	bls.n	8009866 <_raise_r+0x14>
 800985c:	2316      	movs	r3, #22
 800985e:	6003      	str	r3, [r0, #0]
 8009860:	f04f 30ff 	mov.w	r0, #4294967295
 8009864:	bd38      	pop	{r3, r4, r5, pc}
 8009866:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009868:	b112      	cbz	r2, 8009870 <_raise_r+0x1e>
 800986a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800986e:	b94b      	cbnz	r3, 8009884 <_raise_r+0x32>
 8009870:	4628      	mov	r0, r5
 8009872:	f000 f831 	bl	80098d8 <_getpid_r>
 8009876:	4622      	mov	r2, r4
 8009878:	4601      	mov	r1, r0
 800987a:	4628      	mov	r0, r5
 800987c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009880:	f000 b818 	b.w	80098b4 <_kill_r>
 8009884:	2b01      	cmp	r3, #1
 8009886:	d00a      	beq.n	800989e <_raise_r+0x4c>
 8009888:	1c59      	adds	r1, r3, #1
 800988a:	d103      	bne.n	8009894 <_raise_r+0x42>
 800988c:	2316      	movs	r3, #22
 800988e:	6003      	str	r3, [r0, #0]
 8009890:	2001      	movs	r0, #1
 8009892:	e7e7      	b.n	8009864 <_raise_r+0x12>
 8009894:	2100      	movs	r1, #0
 8009896:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800989a:	4620      	mov	r0, r4
 800989c:	4798      	blx	r3
 800989e:	2000      	movs	r0, #0
 80098a0:	e7e0      	b.n	8009864 <_raise_r+0x12>
	...

080098a4 <raise>:
 80098a4:	4b02      	ldr	r3, [pc, #8]	@ (80098b0 <raise+0xc>)
 80098a6:	4601      	mov	r1, r0
 80098a8:	6818      	ldr	r0, [r3, #0]
 80098aa:	f7ff bfd2 	b.w	8009852 <_raise_r>
 80098ae:	bf00      	nop
 80098b0:	20000030 	.word	0x20000030

080098b4 <_kill_r>:
 80098b4:	b538      	push	{r3, r4, r5, lr}
 80098b6:	4d07      	ldr	r5, [pc, #28]	@ (80098d4 <_kill_r+0x20>)
 80098b8:	2300      	movs	r3, #0
 80098ba:	4604      	mov	r4, r0
 80098bc:	4608      	mov	r0, r1
 80098be:	4611      	mov	r1, r2
 80098c0:	602b      	str	r3, [r5, #0]
 80098c2:	f7f7 ff31 	bl	8001728 <_kill>
 80098c6:	1c43      	adds	r3, r0, #1
 80098c8:	d102      	bne.n	80098d0 <_kill_r+0x1c>
 80098ca:	682b      	ldr	r3, [r5, #0]
 80098cc:	b103      	cbz	r3, 80098d0 <_kill_r+0x1c>
 80098ce:	6023      	str	r3, [r4, #0]
 80098d0:	bd38      	pop	{r3, r4, r5, pc}
 80098d2:	bf00      	nop
 80098d4:	2000055c 	.word	0x2000055c

080098d8 <_getpid_r>:
 80098d8:	f7f7 bf1e 	b.w	8001718 <_getpid>

080098dc <_init>:
 80098dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098de:	bf00      	nop
 80098e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098e2:	bc08      	pop	{r3}
 80098e4:	469e      	mov	lr, r3
 80098e6:	4770      	bx	lr

080098e8 <_fini>:
 80098e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098ea:	bf00      	nop
 80098ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098ee:	bc08      	pop	{r3}
 80098f0:	469e      	mov	lr, r3
 80098f2:	4770      	bx	lr
