$date
  Thu May 03 20:52:35 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clkinput $end
$var reg 1 " enablewriteinput $end
$var reg 2 # rsinput[1:0] $end
$var reg 2 $ rtinput[1:0] $end
$var reg 2 % desinput[1:0] $end
$var reg 8 & write_datainput[7:0] $end
$var reg 8 ' rsvalresult[7:0] $end
$var reg 8 ( rtvalresult[7:0] $end
$scope module registers_implementation $end
$var reg 2 ) rs[1:0] $end
$var reg 2 * rt[1:0] $end
$var reg 2 + des[1:0] $end
$var reg 8 , write_data[7:0] $end
$var reg 1 - clk $end
$var reg 1 . enablewrite $end
$var reg 8 / rsval[7:0] $end
$var reg 8 0 rtval[7:0] $end
$var reg 2 1 select0[1:0] $end
$var reg 2 2 select1[1:0] $end
$var reg 2 3 select2[1:0] $end
$var reg 2 4 select3[1:0] $end
$var reg 8 5 reg0val[7:0] $end
$var reg 8 6 reg1val[7:0] $end
$var reg 8 7 reg2val[7:0] $end
$var reg 8 8 reg3val[7:0] $end
$var reg 1 9 triggerregisters $end
$scope module reg0 $end
$var reg 8 : i[7:0] $end
$var reg 1 ; i_shift_in $end
$var reg 2 < sel[1:0] $end
$var reg 1 = clock $end
$var reg 1 > enable $end
$var reg 8 ? o[7:0] $end
$var reg 8 @ output_value[7:0] $end
$scope module shift_reg_1 $end
$var reg 4 A i[3:0] $end
$var reg 1 B r_shift_in $end
$var reg 1 C l_shift_in $end
$var reg 2 D sel[1:0] $end
$var reg 1 E clock $end
$var reg 1 F enable $end
$var reg 4 G o[3:0] $end
$var reg 4 H next_value[3:0] $end
$upscope $end
$scope module shift_reg_2 $end
$var reg 4 I i[3:0] $end
$var reg 1 J r_shift_in $end
$var reg 1 K l_shift_in $end
$var reg 2 L sel[1:0] $end
$var reg 1 M clock $end
$var reg 1 N enable $end
$var reg 4 O o[3:0] $end
$var reg 4 P next_value[3:0] $end
$upscope $end
$upscope $end
$scope module reg1 $end
$var reg 8 Q i[7:0] $end
$var reg 1 R i_shift_in $end
$var reg 2 S sel[1:0] $end
$var reg 1 T clock $end
$var reg 1 U enable $end
$var reg 8 V o[7:0] $end
$var reg 8 W output_value[7:0] $end
$scope module shift_reg_1 $end
$var reg 4 X i[3:0] $end
$var reg 1 Y r_shift_in $end
$var reg 1 Z l_shift_in $end
$var reg 2 [ sel[1:0] $end
$var reg 1 \ clock $end
$var reg 1 ] enable $end
$var reg 4 ^ o[3:0] $end
$var reg 4 _ next_value[3:0] $end
$upscope $end
$scope module shift_reg_2 $end
$var reg 4 ` i[3:0] $end
$var reg 1 a r_shift_in $end
$var reg 1 b l_shift_in $end
$var reg 2 c sel[1:0] $end
$var reg 1 d clock $end
$var reg 1 e enable $end
$var reg 4 f o[3:0] $end
$var reg 4 g next_value[3:0] $end
$upscope $end
$upscope $end
$scope module reg2 $end
$var reg 8 h i[7:0] $end
$var reg 1 i i_shift_in $end
$var reg 2 j sel[1:0] $end
$var reg 1 k clock $end
$var reg 1 l enable $end
$var reg 8 m o[7:0] $end
$var reg 8 n output_value[7:0] $end
$scope module shift_reg_1 $end
$var reg 4 o i[3:0] $end
$var reg 1 p r_shift_in $end
$var reg 1 q l_shift_in $end
$var reg 2 r sel[1:0] $end
$var reg 1 s clock $end
$var reg 1 t enable $end
$var reg 4 u o[3:0] $end
$var reg 4 v next_value[3:0] $end
$upscope $end
$scope module shift_reg_2 $end
$var reg 4 w i[3:0] $end
$var reg 1 x r_shift_in $end
$var reg 1 y l_shift_in $end
$var reg 2 z sel[1:0] $end
$var reg 1 { clock $end
$var reg 1 | enable $end
$var reg 4 } o[3:0] $end
$var reg 4 !" next_value[3:0] $end
$upscope $end
$upscope $end
$scope module reg3 $end
$var reg 8 "" i[7:0] $end
$var reg 1 #" i_shift_in $end
$var reg 2 $" sel[1:0] $end
$var reg 1 %" clock $end
$var reg 1 &" enable $end
$var reg 8 '" o[7:0] $end
$var reg 8 (" output_value[7:0] $end
$scope module shift_reg_1 $end
$var reg 4 )" i[3:0] $end
$var reg 1 *" r_shift_in $end
$var reg 1 +" l_shift_in $end
$var reg 2 ," sel[1:0] $end
$var reg 1 -" clock $end
$var reg 1 ." enable $end
$var reg 4 /" o[3:0] $end
$var reg 4 0" next_value[3:0] $end
$upscope $end
$scope module shift_reg_2 $end
$var reg 4 1" i[3:0] $end
$var reg 1 2" r_shift_in $end
$var reg 1 3" l_shift_in $end
$var reg 2 4" sel[1:0] $end
$var reg 1 5" clock $end
$var reg 1 6" enable $end
$var reg 4 7" o[3:0] $end
$var reg 4 8" next_value[3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
b00 #
b01 $
b00 %
b01010101 &
b00000000 '
b00000000 (
b00 )
b01 *
b00 +
b01010101 ,
1-
0.
b00000000 /
b00000000 0
b00 1
b00 2
b00 3
b00 4
b00000000 5
b00000000 6
b00000000 7
b00000000 8
09
b01010101 :
0;
b00 <
0=
1>
b00000000 ?
b00000000 @
b0101 A
0B
0C
b00 D
0E
1F
b0000 G
b0000 H
b0101 I
0J
0K
b00 L
0M
1N
b0000 O
b0000 P
b01010101 Q
0R
b00 S
0T
1U
b00000000 V
b00000000 W
b0101 X
0Y
0Z
b00 [
0\
1]
b0000 ^
b0000 _
b0101 `
0a
0b
b00 c
0d
1e
b0000 f
b0000 g
b01010101 h
0i
b00 j
0k
1l
b00000000 m
b00000000 n
b0101 o
0p
0q
b00 r
0s
1t
b0000 u
b0000 v
b0101 w
0x
0y
b00 z
0{
1|
b0000 }
b0000 !"
b01010101 ""
0#"
b00 $"
0%"
1&"
b00000000 '"
b00000000 ("
b0101 )"
0*"
0+"
b00 ,"
0-"
1."
b0000 /"
b0000 0"
b0101 1"
02"
03"
b00 4"
05"
16"
b0000 7"
b0000 8"
#1000000
0!
0-
#2000000
1!
1"
1-
1.
b11 1
b11 <
b11 D
b11 L
#3000000
0!
b01010101 '
0-
b01010101 /
b01010101 5
19
1=
b01010101 ?
b01010101 @
1E
b0101 G
b0101 H
1K
1M
b0101 O
b0101 P
1T
1\
1d
1k
1s
1{
1%"
1-"
15"
#4000000
1!
b01 %
b10101010 &
b01 +
b10101010 ,
1-
b00 1
b11 2
09
b10101010 :
b00 <
0=
b1010 A
b00 D
0E
b1010 I
b00 L
0M
b10101010 Q
b11 S
0T
b1010 X
b11 [
0\
b1010 `
b11 c
0d
b10101010 h
0k
b1010 o
0s
b1010 w
0{
b10101010 ""
0%"
b1010 )"
0-"
b1010 1"
05"
#5000000
0!
b10101010 (
0-
b10101010 0
b10101010 6
19
1=
1E
1M
1T
b10101010 V
b10101010 W
1Y
1\
b1010 ^
b1010 _
1d
b1010 f
b1010 g
1k
1s
1{
1%"
1-"
15"
#6000000
1!
b10 #
b11 $
b00 %
b11111111 &
b00000000 '
b00000000 (
b10 )
b11 *
b00 +
b11111111 ,
1-
b00000000 /
b00000000 0
b11 1
b00 2
09
b11111111 :
b11 <
0=
b1111 A
b11 D
0E
b1111 I
b11 L
0M
b11111111 Q
b00 S
0T
b1111 X
b00 [
0\
b1111 `
b00 c
0d
b11111111 h
0k
b1111 o
0s
b1111 w
0{
b11111111 ""
0%"
b1111 )"
0-"
b1111 1"
05"
#7000000
0!
0-
b11111111 5
19
1=
b11111111 ?
b11111111 @
1B
1E
b1111 G
b1111 H
1M
b1111 O
b1111 P
1T
1\
1d
1k
1s
1{
1%"
1-"
15"
#8000000
1!
b00 #
b11 %
b00001111 &
b11111111 '
b00 )
b11 +
b00001111 ,
1-
b11111111 /
b00 1
b11 4
09
b00001111 :
b00 <
0=
b0000 A
b00 D
0E
b00 L
0M
b00001111 Q
0T
b0000 X
0\
0d
b00001111 h
0k
b0000 o
0s
0{
b00001111 ""
b11 $"
0%"
b0000 )"
b11 ,"
0-"
b11 4"
05"
#9000000
0!
b00001111 (
0-
b00001111 0
b00001111 8
19
1=
1E
1M
1T
1\
1d
1k
1s
1{
1%"
b00001111 '"
b00001111 ("
1*"
1-"
15"
b1111 7"
b1111 8"
#10000000
