
SIGMA_Embedded_Bootloader_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e24  080001f4  080001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08005018  08005018  00015018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005180  08005180  00020028  2**0
                  CONTENTS
  4 .ARM          00000008  08005180  08005180  00015180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005188  08005188  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005188  08005188  00015188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800518c  0800518c  0001518c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08005190  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  20000028  080051b8  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  080051b8  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011237  00000000  00000000  0002005e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029d2  00000000  00000000  00031295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce8  00000000  00000000  00033c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf0  00000000  00000000  00034950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027a29  00000000  00000000  00035540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010753  00000000  00000000  0005cf69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fad49  00000000  00000000  0006d6bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00168405  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033d4  00000000  00000000  00168458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	; (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	e000      	b.n	8000206 <__do_global_dtors_aux+0x12>
 8000204:	bf00      	nop
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	20000028 	.word	0x20000028
 8000210:	00000000 	.word	0x00000000
 8000214:	08005000 	.word	0x08005000

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	; (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	; (8000230 <frame_dummy+0x18>)
 8000222:	e000      	b.n	8000226 <frame_dummy+0xe>
 8000224:	bf00      	nop
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	2000002c 	.word	0x2000002c
 8000230:	08005000 	.word	0x08005000

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b982 	b.w	8000550 <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000268:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800026a:	4604      	mov	r4, r0
 800026c:	460f      	mov	r7, r1
 800026e:	2b00      	cmp	r3, #0
 8000270:	d148      	bne.n	8000304 <__udivmoddi4+0xa0>
 8000272:	428a      	cmp	r2, r1
 8000274:	4694      	mov	ip, r2
 8000276:	d961      	bls.n	800033c <__udivmoddi4+0xd8>
 8000278:	fab2 f382 	clz	r3, r2
 800027c:	b143      	cbz	r3, 8000290 <__udivmoddi4+0x2c>
 800027e:	f1c3 0120 	rsb	r1, r3, #32
 8000282:	409f      	lsls	r7, r3
 8000284:	fa02 fc03 	lsl.w	ip, r2, r3
 8000288:	409c      	lsls	r4, r3
 800028a:	fa20 f101 	lsr.w	r1, r0, r1
 800028e:	430f      	orrs	r7, r1
 8000290:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000294:	fa1f fe8c 	uxth.w	lr, ip
 8000298:	0c22      	lsrs	r2, r4, #16
 800029a:	fbb7 f6f1 	udiv	r6, r7, r1
 800029e:	fb01 7716 	mls	r7, r1, r6, r7
 80002a2:	fb06 f00e 	mul.w	r0, r6, lr
 80002a6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002aa:	4290      	cmp	r0, r2
 80002ac:	d908      	bls.n	80002c0 <__udivmoddi4+0x5c>
 80002ae:	eb1c 0202 	adds.w	r2, ip, r2
 80002b2:	f106 37ff 	add.w	r7, r6, #4294967295
 80002b6:	d202      	bcs.n	80002be <__udivmoddi4+0x5a>
 80002b8:	4290      	cmp	r0, r2
 80002ba:	f200 8137 	bhi.w	800052c <__udivmoddi4+0x2c8>
 80002be:	463e      	mov	r6, r7
 80002c0:	1a12      	subs	r2, r2, r0
 80002c2:	b2a4      	uxth	r4, r4
 80002c4:	fbb2 f0f1 	udiv	r0, r2, r1
 80002c8:	fb01 2210 	mls	r2, r1, r0, r2
 80002cc:	fb00 fe0e 	mul.w	lr, r0, lr
 80002d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d4:	45a6      	cmp	lr, r4
 80002d6:	d908      	bls.n	80002ea <__udivmoddi4+0x86>
 80002d8:	eb1c 0404 	adds.w	r4, ip, r4
 80002dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e0:	d202      	bcs.n	80002e8 <__udivmoddi4+0x84>
 80002e2:	45a6      	cmp	lr, r4
 80002e4:	f200 811c 	bhi.w	8000520 <__udivmoddi4+0x2bc>
 80002e8:	4610      	mov	r0, r2
 80002ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ee:	eba4 040e 	sub.w	r4, r4, lr
 80002f2:	2600      	movs	r6, #0
 80002f4:	b11d      	cbz	r5, 80002fe <__udivmoddi4+0x9a>
 80002f6:	40dc      	lsrs	r4, r3
 80002f8:	2300      	movs	r3, #0
 80002fa:	e9c5 4300 	strd	r4, r3, [r5]
 80002fe:	4631      	mov	r1, r6
 8000300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000304:	428b      	cmp	r3, r1
 8000306:	d909      	bls.n	800031c <__udivmoddi4+0xb8>
 8000308:	2d00      	cmp	r5, #0
 800030a:	f000 80fd 	beq.w	8000508 <__udivmoddi4+0x2a4>
 800030e:	2600      	movs	r6, #0
 8000310:	e9c5 0100 	strd	r0, r1, [r5]
 8000314:	4630      	mov	r0, r6
 8000316:	4631      	mov	r1, r6
 8000318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800031c:	fab3 f683 	clz	r6, r3
 8000320:	2e00      	cmp	r6, #0
 8000322:	d14b      	bne.n	80003bc <__udivmoddi4+0x158>
 8000324:	428b      	cmp	r3, r1
 8000326:	f0c0 80f2 	bcc.w	800050e <__udivmoddi4+0x2aa>
 800032a:	4282      	cmp	r2, r0
 800032c:	f240 80ef 	bls.w	800050e <__udivmoddi4+0x2aa>
 8000330:	4630      	mov	r0, r6
 8000332:	2d00      	cmp	r5, #0
 8000334:	d0e3      	beq.n	80002fe <__udivmoddi4+0x9a>
 8000336:	e9c5 4700 	strd	r4, r7, [r5]
 800033a:	e7e0      	b.n	80002fe <__udivmoddi4+0x9a>
 800033c:	b902      	cbnz	r2, 8000340 <__udivmoddi4+0xdc>
 800033e:	deff      	udf	#255	; 0xff
 8000340:	fab2 f382 	clz	r3, r2
 8000344:	2b00      	cmp	r3, #0
 8000346:	f040 809d 	bne.w	8000484 <__udivmoddi4+0x220>
 800034a:	1a89      	subs	r1, r1, r2
 800034c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000350:	b297      	uxth	r7, r2
 8000352:	2601      	movs	r6, #1
 8000354:	0c20      	lsrs	r0, r4, #16
 8000356:	fbb1 f2fe 	udiv	r2, r1, lr
 800035a:	fb0e 1112 	mls	r1, lr, r2, r1
 800035e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000362:	fb07 f002 	mul.w	r0, r7, r2
 8000366:	4288      	cmp	r0, r1
 8000368:	d90f      	bls.n	800038a <__udivmoddi4+0x126>
 800036a:	eb1c 0101 	adds.w	r1, ip, r1
 800036e:	f102 38ff 	add.w	r8, r2, #4294967295
 8000372:	bf2c      	ite	cs
 8000374:	f04f 0901 	movcs.w	r9, #1
 8000378:	f04f 0900 	movcc.w	r9, #0
 800037c:	4288      	cmp	r0, r1
 800037e:	d903      	bls.n	8000388 <__udivmoddi4+0x124>
 8000380:	f1b9 0f00 	cmp.w	r9, #0
 8000384:	f000 80cf 	beq.w	8000526 <__udivmoddi4+0x2c2>
 8000388:	4642      	mov	r2, r8
 800038a:	1a09      	subs	r1, r1, r0
 800038c:	b2a4      	uxth	r4, r4
 800038e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000392:	fb0e 1110 	mls	r1, lr, r0, r1
 8000396:	fb00 f707 	mul.w	r7, r0, r7
 800039a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800039e:	42a7      	cmp	r7, r4
 80003a0:	d908      	bls.n	80003b4 <__udivmoddi4+0x150>
 80003a2:	eb1c 0404 	adds.w	r4, ip, r4
 80003a6:	f100 31ff 	add.w	r1, r0, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0x14e>
 80003ac:	42a7      	cmp	r7, r4
 80003ae:	f200 80b4 	bhi.w	800051a <__udivmoddi4+0x2b6>
 80003b2:	4608      	mov	r0, r1
 80003b4:	1be4      	subs	r4, r4, r7
 80003b6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80003ba:	e79b      	b.n	80002f4 <__udivmoddi4+0x90>
 80003bc:	f1c6 0720 	rsb	r7, r6, #32
 80003c0:	40b3      	lsls	r3, r6
 80003c2:	fa01 f406 	lsl.w	r4, r1, r6
 80003c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ca:	40f9      	lsrs	r1, r7
 80003cc:	40b2      	lsls	r2, r6
 80003ce:	ea4c 0c03 	orr.w	ip, ip, r3
 80003d2:	fa20 f307 	lsr.w	r3, r0, r7
 80003d6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003da:	431c      	orrs	r4, r3
 80003dc:	fa1f fe8c 	uxth.w	lr, ip
 80003e0:	fa00 f306 	lsl.w	r3, r0, r6
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ea:	fb09 1118 	mls	r1, r9, r8, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb08 f00e 	mul.w	r0, r8, lr
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d90f      	bls.n	800041a <__udivmoddi4+0x1b6>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f108 3aff 	add.w	sl, r8, #4294967295
 8000402:	bf2c      	ite	cs
 8000404:	f04f 0b01 	movcs.w	fp, #1
 8000408:	f04f 0b00 	movcc.w	fp, #0
 800040c:	4288      	cmp	r0, r1
 800040e:	d903      	bls.n	8000418 <__udivmoddi4+0x1b4>
 8000410:	f1bb 0f00 	cmp.w	fp, #0
 8000414:	f000 808d 	beq.w	8000532 <__udivmoddi4+0x2ce>
 8000418:	46d0      	mov	r8, sl
 800041a:	1a09      	subs	r1, r1, r0
 800041c:	b2a4      	uxth	r4, r4
 800041e:	fbb1 f0f9 	udiv	r0, r1, r9
 8000422:	fb09 1110 	mls	r1, r9, r0, r1
 8000426:	fb00 fe0e 	mul.w	lr, r0, lr
 800042a:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800042e:	458e      	cmp	lr, r1
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x1de>
 8000432:	eb1c 0101 	adds.w	r1, ip, r1
 8000436:	f100 34ff 	add.w	r4, r0, #4294967295
 800043a:	d201      	bcs.n	8000440 <__udivmoddi4+0x1dc>
 800043c:	458e      	cmp	lr, r1
 800043e:	d87f      	bhi.n	8000540 <__udivmoddi4+0x2dc>
 8000440:	4620      	mov	r0, r4
 8000442:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000446:	eba1 010e 	sub.w	r1, r1, lr
 800044a:	fba0 9802 	umull	r9, r8, r0, r2
 800044e:	4541      	cmp	r1, r8
 8000450:	464c      	mov	r4, r9
 8000452:	46c6      	mov	lr, r8
 8000454:	d302      	bcc.n	800045c <__udivmoddi4+0x1f8>
 8000456:	d106      	bne.n	8000466 <__udivmoddi4+0x202>
 8000458:	454b      	cmp	r3, r9
 800045a:	d204      	bcs.n	8000466 <__udivmoddi4+0x202>
 800045c:	3801      	subs	r0, #1
 800045e:	ebb9 0402 	subs.w	r4, r9, r2
 8000462:	eb68 0e0c 	sbc.w	lr, r8, ip
 8000466:	2d00      	cmp	r5, #0
 8000468:	d070      	beq.n	800054c <__udivmoddi4+0x2e8>
 800046a:	1b1a      	subs	r2, r3, r4
 800046c:	eb61 010e 	sbc.w	r1, r1, lr
 8000470:	fa22 f306 	lsr.w	r3, r2, r6
 8000474:	fa01 f707 	lsl.w	r7, r1, r7
 8000478:	40f1      	lsrs	r1, r6
 800047a:	2600      	movs	r6, #0
 800047c:	431f      	orrs	r7, r3
 800047e:	e9c5 7100 	strd	r7, r1, [r5]
 8000482:	e73c      	b.n	80002fe <__udivmoddi4+0x9a>
 8000484:	fa02 fc03 	lsl.w	ip, r2, r3
 8000488:	f1c3 0020 	rsb	r0, r3, #32
 800048c:	fa01 f203 	lsl.w	r2, r1, r3
 8000490:	fa21 f600 	lsr.w	r6, r1, r0
 8000494:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000498:	fa24 f100 	lsr.w	r1, r4, r0
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	409c      	lsls	r4, r3
 80004a2:	4311      	orrs	r1, r2
 80004a4:	fbb6 f0fe 	udiv	r0, r6, lr
 80004a8:	0c0a      	lsrs	r2, r1, #16
 80004aa:	fb0e 6610 	mls	r6, lr, r0, r6
 80004ae:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 80004b2:	fb00 f607 	mul.w	r6, r0, r7
 80004b6:	4296      	cmp	r6, r2
 80004b8:	d90e      	bls.n	80004d8 <__udivmoddi4+0x274>
 80004ba:	eb1c 0202 	adds.w	r2, ip, r2
 80004be:	f100 38ff 	add.w	r8, r0, #4294967295
 80004c2:	bf2c      	ite	cs
 80004c4:	f04f 0901 	movcs.w	r9, #1
 80004c8:	f04f 0900 	movcc.w	r9, #0
 80004cc:	4296      	cmp	r6, r2
 80004ce:	d902      	bls.n	80004d6 <__udivmoddi4+0x272>
 80004d0:	f1b9 0f00 	cmp.w	r9, #0
 80004d4:	d031      	beq.n	800053a <__udivmoddi4+0x2d6>
 80004d6:	4640      	mov	r0, r8
 80004d8:	1b92      	subs	r2, r2, r6
 80004da:	b289      	uxth	r1, r1
 80004dc:	fbb2 f6fe 	udiv	r6, r2, lr
 80004e0:	fb0e 2216 	mls	r2, lr, r6, r2
 80004e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80004e8:	fb06 f207 	mul.w	r2, r6, r7
 80004ec:	428a      	cmp	r2, r1
 80004ee:	d907      	bls.n	8000500 <__udivmoddi4+0x29c>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004f8:	d201      	bcs.n	80004fe <__udivmoddi4+0x29a>
 80004fa:	428a      	cmp	r2, r1
 80004fc:	d823      	bhi.n	8000546 <__udivmoddi4+0x2e2>
 80004fe:	4646      	mov	r6, r8
 8000500:	1a89      	subs	r1, r1, r2
 8000502:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000506:	e725      	b.n	8000354 <__udivmoddi4+0xf0>
 8000508:	462e      	mov	r6, r5
 800050a:	4628      	mov	r0, r5
 800050c:	e6f7      	b.n	80002fe <__udivmoddi4+0x9a>
 800050e:	1a84      	subs	r4, r0, r2
 8000510:	eb61 0303 	sbc.w	r3, r1, r3
 8000514:	2001      	movs	r0, #1
 8000516:	461f      	mov	r7, r3
 8000518:	e70b      	b.n	8000332 <__udivmoddi4+0xce>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e749      	b.n	80003b4 <__udivmoddi4+0x150>
 8000520:	4464      	add	r4, ip
 8000522:	3802      	subs	r0, #2
 8000524:	e6e1      	b.n	80002ea <__udivmoddi4+0x86>
 8000526:	3a02      	subs	r2, #2
 8000528:	4461      	add	r1, ip
 800052a:	e72e      	b.n	800038a <__udivmoddi4+0x126>
 800052c:	3e02      	subs	r6, #2
 800052e:	4462      	add	r2, ip
 8000530:	e6c6      	b.n	80002c0 <__udivmoddi4+0x5c>
 8000532:	f1a8 0802 	sub.w	r8, r8, #2
 8000536:	4461      	add	r1, ip
 8000538:	e76f      	b.n	800041a <__udivmoddi4+0x1b6>
 800053a:	3802      	subs	r0, #2
 800053c:	4462      	add	r2, ip
 800053e:	e7cb      	b.n	80004d8 <__udivmoddi4+0x274>
 8000540:	3802      	subs	r0, #2
 8000542:	4461      	add	r1, ip
 8000544:	e77d      	b.n	8000442 <__udivmoddi4+0x1de>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	e7d9      	b.n	8000500 <__udivmoddi4+0x29c>
 800054c:	462e      	mov	r6, r5
 800054e:	e6d6      	b.n	80002fe <__udivmoddi4+0x9a>

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <SIGMA_GetPage>:
  * @brief  Gets the page of a given address
  * @param  Addr: Address of the FLASH Memory
  * @retval The page of a given address
  */
static uint32_t SIGMA_GetPage(uint32_t Addr)
{
 8000554:	b480      	push	{r7}
 8000556:	b085      	sub	sp, #20
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  uint32_t page = 0;
 800055c:	2300      	movs	r3, #0
 800055e:	60fb      	str	r3, [r7, #12]

  if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8000560:	4b1f      	ldr	r3, [pc, #124]	; (80005e0 <SIGMA_GetPage+0x8c>)
 8000562:	881b      	ldrh	r3, [r3, #0]
 8000564:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000568:	4293      	cmp	r3, r2
 800056a:	d00e      	beq.n	800058a <SIGMA_GetPage+0x36>
 800056c:	4b1c      	ldr	r3, [pc, #112]	; (80005e0 <SIGMA_GetPage+0x8c>)
 800056e:	881b      	ldrh	r3, [r3, #0]
 8000570:	2b00      	cmp	r3, #0
 8000572:	d008      	beq.n	8000586 <SIGMA_GetPage+0x32>
 8000574:	4b1a      	ldr	r3, [pc, #104]	; (80005e0 <SIGMA_GetPage+0x8c>)
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	029b      	lsls	r3, r3, #10
 800057a:	085a      	lsrs	r2, r3, #1
 800057c:	4b19      	ldr	r3, [pc, #100]	; (80005e4 <SIGMA_GetPage+0x90>)
 800057e:	4013      	ands	r3, r2
 8000580:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000584:	e002      	b.n	800058c <SIGMA_GetPage+0x38>
 8000586:	4b18      	ldr	r3, [pc, #96]	; (80005e8 <SIGMA_GetPage+0x94>)
 8000588:	e000      	b.n	800058c <SIGMA_GetPage+0x38>
 800058a:	4b17      	ldr	r3, [pc, #92]	; (80005e8 <SIGMA_GetPage+0x94>)
 800058c:	687a      	ldr	r2, [r7, #4]
 800058e:	4293      	cmp	r3, r2
 8000590:	d905      	bls.n	800059e <SIGMA_GetPage+0x4a>
  {
    /* Bank 1 */
    page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8000598:	0adb      	lsrs	r3, r3, #11
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	e019      	b.n	80005d2 <SIGMA_GetPage+0x7e>
  }
  else
  {
    /* Bank 2 */
    page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 800059e:	4b10      	ldr	r3, [pc, #64]	; (80005e0 <SIGMA_GetPage+0x8c>)
 80005a0:	881b      	ldrh	r3, [r3, #0]
 80005a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d00e      	beq.n	80005c8 <SIGMA_GetPage+0x74>
 80005aa:	4b0d      	ldr	r3, [pc, #52]	; (80005e0 <SIGMA_GetPage+0x8c>)
 80005ac:	881b      	ldrh	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d008      	beq.n	80005c4 <SIGMA_GetPage+0x70>
 80005b2:	4b0b      	ldr	r3, [pc, #44]	; (80005e0 <SIGMA_GetPage+0x8c>)
 80005b4:	881b      	ldrh	r3, [r3, #0]
 80005b6:	029b      	lsls	r3, r3, #10
 80005b8:	085a      	lsrs	r2, r3, #1
 80005ba:	4b0a      	ldr	r3, [pc, #40]	; (80005e4 <SIGMA_GetPage+0x90>)
 80005bc:	4013      	ands	r3, r2
 80005be:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80005c2:	e002      	b.n	80005ca <SIGMA_GetPage+0x76>
 80005c4:	4b08      	ldr	r3, [pc, #32]	; (80005e8 <SIGMA_GetPage+0x94>)
 80005c6:	e000      	b.n	80005ca <SIGMA_GetPage+0x76>
 80005c8:	4b07      	ldr	r3, [pc, #28]	; (80005e8 <SIGMA_GetPage+0x94>)
 80005ca:	687a      	ldr	r2, [r7, #4]
 80005cc:	1ad3      	subs	r3, r2, r3
 80005ce:	0adb      	lsrs	r3, r3, #11
 80005d0:	60fb      	str	r3, [r7, #12]
  }

  return page;
 80005d2:	68fb      	ldr	r3, [r7, #12]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3714      	adds	r7, #20
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	0bfa05e0 	.word	0x0bfa05e0
 80005e4:	001ffe00 	.word	0x001ffe00
 80005e8:	08040000 	.word	0x08040000

080005ec <SIGMA_GetBank>:
  * @brief  Gets the bank of a given address
  * @param  Addr: Address of the FLASH Memory
  * @retval The bank of a given address
  */
static uint32_t SIGMA_GetBank(uint32_t Addr)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  return FLASH_BANK_1;
 80005f4:	2301      	movs	r3, #1
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
	...

08000604 <SIGMA_Iflash_Erase>:
 * Unlocking Internal Flash before doing any action
 *
 * @return  Standard 1/FALSE
 */

HAL_StatusTypeDef SIGMA_Iflash_Erase (uint32_t address) {
 8000604:	b580      	push	{r7, lr}
 8000606:	b088      	sub	sp, #32
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
      
	HAL_StatusTypeDef      status          = HAL_OK;
 800060c:	2300      	movs	r3, #0
 800060e:	77fb      	strb	r3, [r7, #31]
	uint32_t               PageError       = 0u;
 8000610:	2300      	movs	r3, #0
 8000612:	61bb      	str	r3, [r7, #24]
	FLASH_EraseInitTypeDef EraseInitStruct = {};
 8000614:	f107 0308 	add.w	r3, r7, #8
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]

	//
	// Unlock the flash to enable the flash control register access.
	//
	HAL_FLASH_Unlock();
 8000622:	f000 ff99 	bl	8001558 <HAL_FLASH_Unlock>

  /* Erase the user Flash area
  (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) ***********/

  /* Get the 1st page to erase */
  FirstPage = SIGMA_GetPage(address);
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f7ff ff94 	bl	8000554 <SIGMA_GetPage>
 800062c:	4603      	mov	r3, r0
 800062e:	4a1a      	ldr	r2, [pc, #104]	; (8000698 <SIGMA_Iflash_Erase+0x94>)
 8000630:	6013      	str	r3, [r2, #0]

  /* Get the last page to erase */
  LastPage = SIGMA_GetPage(FLASH_BANK1_END);
 8000632:	481a      	ldr	r0, [pc, #104]	; (800069c <SIGMA_Iflash_Erase+0x98>)
 8000634:	f7ff ff8e 	bl	8000554 <SIGMA_GetPage>
 8000638:	4603      	mov	r3, r0
 800063a:	4a19      	ldr	r2, [pc, #100]	; (80006a0 <SIGMA_Iflash_Erase+0x9c>)
 800063c:	6013      	str	r3, [r2, #0]

  /* Get the number of pages to erase from 1st page */
  NbOfPages = LastPage - FirstPage + 1;
 800063e:	4b18      	ldr	r3, [pc, #96]	; (80006a0 <SIGMA_Iflash_Erase+0x9c>)
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	4b15      	ldr	r3, [pc, #84]	; (8000698 <SIGMA_Iflash_Erase+0x94>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	1ad3      	subs	r3, r2, r3
 8000648:	3301      	adds	r3, #1
 800064a:	4a16      	ldr	r2, [pc, #88]	; (80006a4 <SIGMA_Iflash_Erase+0xa0>)
 800064c:	6013      	str	r3, [r2, #0]

  /* Get the bank */
  BankNumber = SIGMA_GetBank(address);
 800064e:	6878      	ldr	r0, [r7, #4]
 8000650:	f7ff ffcc 	bl	80005ec <SIGMA_GetBank>
 8000654:	4603      	mov	r3, r0
 8000656:	4a14      	ldr	r2, [pc, #80]	; (80006a8 <SIGMA_Iflash_Erase+0xa4>)
 8000658:	6013      	str	r3, [r2, #0]

	//
	// Setup to erase the user flash area a sector at a time.
	//
	EraseInitStruct.Banks         = BankNumber;
 800065a:	4b13      	ldr	r3, [pc, #76]	; (80006a8 <SIGMA_Iflash_Erase+0xa4>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.TypeErase     = FLASH_TYPEERASE_PAGES;
 8000660:	2302      	movs	r3, #2
 8000662:	60bb      	str	r3, [r7, #8]
	EraseInitStruct.NbPages       = NbOfPages;
 8000664:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <SIGMA_Iflash_Erase+0xa0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	617b      	str	r3, [r7, #20]
	EraseInitStruct.Page          = FirstPage;
 800066a:	4b0b      	ldr	r3, [pc, #44]	; (8000698 <SIGMA_Iflash_Erase+0x94>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	613b      	str	r3, [r7, #16]

	//
	// Erase sectors in increasing order until complete or error encountered.
	//

	if(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK) {
 8000670:	f107 0218 	add.w	r2, r7, #24
 8000674:	f107 0308 	add.w	r3, r7, #8
 8000678:	4611      	mov	r1, r2
 800067a:	4618      	mov	r0, r3
 800067c:	f001 f826 	bl	80016cc <HAL_FLASHEx_Erase>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SIGMA_Iflash_Erase+0x86>
		status = HAL_ERROR;
 8000686:	2301      	movs	r3, #1
 8000688:	77fb      	strb	r3, [r7, #31]

	//
	// Lock the flash to disable the flash control register access. (recommended
	// to protect the flash memory against possible unwanted operation)
	//
	HAL_FLASH_Lock();
 800068a:	f000 ff87 	bl	800159c <HAL_FLASH_Lock>

	ERROR:
	    //
	    // If any unahndled error still remains, return 1, otherwise 0.
	    //
	    return status;
 800068e:	7ffb      	ldrb	r3, [r7, #31]
    
}
 8000690:	4618      	mov	r0, r3
 8000692:	3720      	adds	r7, #32
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000048 	.word	0x20000048
 800069c:	0803ffff 	.word	0x0803ffff
 80006a0:	2000004c 	.word	0x2000004c
 80006a4:	20000050 	.word	0x20000050
 80006a8:	20000054 	.word	0x20000054

080006ac <SIGMA_Iflash_Write>:
 * @param   size     Size of the data buffer
 * @return  Standard 1/0
 */
HAL_StatusTypeDef SIGMA_Iflash_Write(   uint32_t             address,
                                        uint8_t     *        pData,
                                        uint32_t             size) {
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b086      	sub	sp, #24
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	60f8      	str	r0, [r7, #12]
 80006b4:	60b9      	str	r1, [r7, #8]
 80006b6:	607a      	str	r2, [r7, #4]

	uint32_t  nBytesWritten       = 0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	617b      	str	r3, [r7, #20]
	HAL_StatusTypeDef   status    = HAL_OK;
 80006bc:	2300      	movs	r3, #0
 80006be:	74fb      	strb	r3, [r7, #19]

	//
	// If the size of the data buffer is zero, skip.
	//
	if (!size) {
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d102      	bne.n	80006cc <SIGMA_Iflash_Write+0x20>
	  status = HAL_ERROR;
 80006c6:	2301      	movs	r3, #1
 80006c8:	74fb      	strb	r3, [r7, #19]
    goto ERROR;
 80006ca:	e020      	b.n	800070e <SIGMA_Iflash_Write+0x62>
	}
	//
	// Unlock the flash to enable the flash control register access.
	//
	HAL_FLASH_Unlock();
 80006cc:	f000 ff44 	bl	8001558 <HAL_FLASH_Unlock>
	// Program the user flash area a user double word at a time.
	//

	do {

	  if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, *((uint64_t *) pData)) == HAL_OK){
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80006d6:	68f9      	ldr	r1, [r7, #12]
 80006d8:	2001      	movs	r0, #1
 80006da:	f000 fefb 	bl	80014d4 <HAL_FLASH_Program>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d109      	bne.n	80006f8 <SIGMA_Iflash_Write+0x4c>
      address        += IFLASH_DOUBLE_WORD_SIZE ;
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	3308      	adds	r3, #8
 80006e8:	60fb      	str	r3, [r7, #12]
	    nBytesWritten  += IFLASH_DOUBLE_WORD_SIZE ;
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	3308      	adds	r3, #8
 80006ee:	617b      	str	r3, [r7, #20]
      pData          += IFLASH_DOUBLE_WORD_SIZE ; // Point to next Double word
 80006f0:	68bb      	ldr	r3, [r7, #8]
 80006f2:	3308      	adds	r3, #8
 80006f4:	60bb      	str	r3, [r7, #8]
 80006f6:	e001      	b.n	80006fc <SIGMA_Iflash_Write+0x50>

    }else{
      status = HAL_ERROR;
 80006f8:	2301      	movs	r3, #1
 80006fa:	74fb      	strb	r3, [r7, #19]
    }

	} while ((nBytesWritten < size) && (status != HAL_ERROR));
 80006fc:	697a      	ldr	r2, [r7, #20]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	429a      	cmp	r2, r3
 8000702:	d202      	bcs.n	800070a <SIGMA_Iflash_Write+0x5e>
 8000704:	7cfb      	ldrb	r3, [r7, #19]
 8000706:	2b01      	cmp	r3, #1
 8000708:	d1e2      	bne.n	80006d0 <SIGMA_Iflash_Write+0x24>

	//
	// Lock the flash to disable the flash control register access. (recommended
	// to protect the flash memory against possible unwanted operation)
	//
	HAL_FLASH_Lock();
 800070a:	f000 ff47 	bl	800159c <HAL_FLASH_Lock>

	ERROR:
	  //
	  // If any unahndled error still remains, return 1, otherwise 0.
	  //
	  return status;
 800070e:	7cfb      	ldrb	r3, [r7, #19]
}
 8000710:	4618      	mov	r0, r3
 8000712:	3718      	adds	r7, #24
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <JumpToAPP>:
 * @brief   Jump to Main Application.
 * @param   void
 * @return  void
 */

void JumpToAPP(void){
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800071e:	b672      	cpsid	i
}
 8000720:	bf00      	nop

	/* Disable Systick interrupt */
	__disable_irq();
	SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000722:	4b11      	ldr	r3, [pc, #68]	; (8000768 <JumpToAPP+0x50>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a10      	ldr	r2, [pc, #64]	; (8000768 <JumpToAPP+0x50>)
 8000728:	f023 0302 	bic.w	r3, r3, #2
 800072c:	6013      	str	r3, [r2, #0]

	/* Initialize user application's Stack Pointer & Jump to user application */
	JumpToApplication = (pFunction) (*(__IO uint32_t*) (FLASH_APP_START_ADDRESS + 4));
 800072e:	4b0f      	ldr	r3, [pc, #60]	; (800076c <JumpToAPP+0x54>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	461a      	mov	r2, r3
 8000734:	4b0e      	ldr	r3, [pc, #56]	; (8000770 <JumpToAPP+0x58>)
 8000736:	601a      	str	r2, [r3, #0]

	__set_MSP(*(__IO uint32_t*) FLASH_APP_START_ADDRESS);
 8000738:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <JumpToAPP+0x5c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	f383 8808 	msr	MSP, r3
}
 8000744:	bf00      	nop
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000746:	f3bf 8f4f 	dsb	sy
}
 800074a:	bf00      	nop
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800074c:	f3bf 8f5f 	dmb	sy
}
 8000750:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000752:	f3bf 8f6f 	isb	sy
}
 8000756:	bf00      	nop
  __DSB();
  __DMB();
  __ISB();

	JumpToApplication();
 8000758:	4b05      	ldr	r3, [pc, #20]	; (8000770 <JumpToAPP+0x58>)
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4798      	blx	r3
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	e000e010 	.word	0xe000e010
 800076c:	08020004 	.word	0x08020004
 8000770:	20000044 	.word	0x20000044
 8000774:	08020000 	.word	0x08020000

08000778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077c:	f000 fc39 	bl	8000ff2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000780:	f000 f824 	bl	80007cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000784:	f000 f8c0 	bl	8000908 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000788:	f000 f872 	bl	8000870 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  SIGMA_Uart_Transmit_str((uint8_t*)"\n\r================================\n\r");
 800078c:	480a      	ldr	r0, [pc, #40]	; (80007b8 <main+0x40>)
 800078e:	f000 f901 	bl	8000994 <SIGMA_Uart_Transmit_str>
  SIGMA_Uart_Transmit_str((uint8_t*)"Welcome To Sigma Embedded\n\r");  
 8000792:	480a      	ldr	r0, [pc, #40]	; (80007bc <main+0x44>)
 8000794:	f000 f8fe 	bl	8000994 <SIGMA_Uart_Transmit_str>
  SIGMA_Uart_Transmit_str((uint8_t*)"\n\r================================\n\r");
 8000798:	4807      	ldr	r0, [pc, #28]	; (80007b8 <main+0x40>)
 800079a:	f000 f8fb 	bl	8000994 <SIGMA_Uart_Transmit_str>
  SIGMA_Uart_Transmit_str((uint8_t*)"UART Bootloader Example\n\r"); 
 800079e:	4808      	ldr	r0, [pc, #32]	; (80007c0 <main+0x48>)
 80007a0:	f000 f8f8 	bl	8000994 <SIGMA_Uart_Transmit_str>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Ask for new data and start the Xmodem protocol. */
    SIGMA_Uart_Transmit_str((uint8_t*)"Please send a new binary file with Xmodem protocol to update the firmware.\n\r");
 80007a4:	4807      	ldr	r0, [pc, #28]	; (80007c4 <main+0x4c>)
 80007a6:	f000 f8f5 	bl	8000994 <SIGMA_Uart_Transmit_str>
    SIGMA_Xmodem_Receive();
 80007aa:	f000 f93d 	bl	8000a28 <SIGMA_Xmodem_Receive>
    /* We only exit the xmodem protocol, if there are any errors.
     * In that case, notify the user and start over. */
    SIGMA_Uart_Transmit_str((uint8_t*)"\n\rFailed... Please try again.\n\r");
 80007ae:	4806      	ldr	r0, [pc, #24]	; (80007c8 <main+0x50>)
 80007b0:	f000 f8f0 	bl	8000994 <SIGMA_Uart_Transmit_str>
  {
 80007b4:	e7f6      	b.n	80007a4 <main+0x2c>
 80007b6:	bf00      	nop
 80007b8:	08005018 	.word	0x08005018
 80007bc:	08005040 	.word	0x08005040
 80007c0:	0800505c 	.word	0x0800505c
 80007c4:	08005078 	.word	0x08005078
 80007c8:	080050c8 	.word	0x080050c8

080007cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b098      	sub	sp, #96	; 0x60
 80007d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d2:	f107 0318 	add.w	r3, r7, #24
 80007d6:	2248      	movs	r2, #72	; 0x48
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f004 fc08 	bl	8004ff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	2200      	movs	r2, #0
 80007e4:	601a      	str	r2, [r3, #0]
 80007e6:	605a      	str	r2, [r3, #4]
 80007e8:	609a      	str	r2, [r3, #8]
 80007ea:	60da      	str	r2, [r3, #12]
 80007ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 80007ee:	2000      	movs	r0, #0
 80007f0:	f001 f9ea 	bl	8001bc8 <HAL_PWREx_ControlVoltageScaling>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0x32>
  {
    Error_Handler();
 80007fa:	f000 f8a9 	bl	8000950 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007fe:	2310      	movs	r3, #16
 8000800:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000802:	2301      	movs	r3, #1
 8000804:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000806:	2300      	movs	r3, #0
 8000808:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800080a:	2360      	movs	r3, #96	; 0x60
 800080c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080e:	2302      	movs	r3, #2
 8000810:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000812:	2301      	movs	r3, #1
 8000814:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000816:	2301      	movs	r3, #1
 8000818:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 800081a:	2337      	movs	r3, #55	; 0x37
 800081c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800081e:	2307      	movs	r3, #7
 8000820:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000822:	2302      	movs	r3, #2
 8000824:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000826:	2302      	movs	r3, #2
 8000828:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800082a:	f107 0318 	add.w	r3, r7, #24
 800082e:	4618      	mov	r0, r3
 8000830:	f001 fa5a 	bl	8001ce8 <HAL_RCC_OscConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800083a:	f000 f889 	bl	8000950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083e:	230f      	movs	r3, #15
 8000840:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000842:	2303      	movs	r3, #3
 8000844:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000852:	1d3b      	adds	r3, r7, #4
 8000854:	2105      	movs	r1, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f001 ff1c 	bl	8002694 <HAL_RCC_ClockConfig>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000862:	f000 f875 	bl	8000950 <Error_Handler>
  }
}
 8000866:	bf00      	nop
 8000868:	3760      	adds	r7, #96	; 0x60
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000874:	4b22      	ldr	r3, [pc, #136]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 8000876:	4a23      	ldr	r2, [pc, #140]	; (8000904 <MX_LPUART1_UART_Init+0x94>)
 8000878:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800087a:	4b21      	ldr	r3, [pc, #132]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 800087c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000880:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000882:	4b1f      	ldr	r3, [pc, #124]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000888:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800088e:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000894:	4b1a      	ldr	r3, [pc, #104]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 8000896:	220c      	movs	r2, #12
 8000898:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089a:	4b19      	ldr	r3, [pc, #100]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a0:	4b17      	ldr	r3, [pc, #92]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008a6:	4b16      	ldr	r3, [pc, #88]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ac:	4b14      	ldr	r3, [pc, #80]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80008b2:	4b13      	ldr	r3, [pc, #76]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008b8:	4811      	ldr	r0, [pc, #68]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 80008ba:	f002 fee5 	bl	8003688 <HAL_UART_Init>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80008c4:	f000 f844 	bl	8000950 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c8:	2100      	movs	r1, #0
 80008ca:	480d      	ldr	r0, [pc, #52]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 80008cc:	f004 faa1 	bl	8004e12 <HAL_UARTEx_SetTxFifoThreshold>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008d6:	f000 f83b 	bl	8000950 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008da:	2100      	movs	r1, #0
 80008dc:	4808      	ldr	r0, [pc, #32]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 80008de:	f004 fad6 	bl	8004e8e <HAL_UARTEx_SetRxFifoThreshold>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008e8:	f000 f832 	bl	8000950 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80008ec:	4804      	ldr	r0, [pc, #16]	; (8000900 <MX_LPUART1_UART_Init+0x90>)
 80008ee:	f004 fa57 	bl	8004da0 <HAL_UARTEx_DisableFifoMode>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008f8:	f000 f82a 	bl	8000950 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	20000058 	.word	0x20000058
 8000904:	40008000 	.word	0x40008000

08000908 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800090e:	4b0f      	ldr	r3, [pc, #60]	; (800094c <MX_GPIO_Init+0x44>)
 8000910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000912:	4a0e      	ldr	r2, [pc, #56]	; (800094c <MX_GPIO_Init+0x44>)
 8000914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800091a:	4b0c      	ldr	r3, [pc, #48]	; (800094c <MX_GPIO_Init+0x44>)
 800091c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000926:	4b09      	ldr	r3, [pc, #36]	; (800094c <MX_GPIO_Init+0x44>)
 8000928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092a:	4a08      	ldr	r2, [pc, #32]	; (800094c <MX_GPIO_Init+0x44>)
 800092c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000932:	4b06      	ldr	r3, [pc, #24]	; (800094c <MX_GPIO_Init+0x44>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 800093e:	f001 f99f 	bl	8001c80 <HAL_PWREx_EnableVddIO2>

}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	40021000 	.word	0x40021000

08000950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000954:	b672      	cpsid	i
}
 8000956:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000958:	e7fe      	b.n	8000958 <Error_Handler+0x8>
	...

0800095c <SIGMA_Uart_Receive>:
 * @param   *data: Array to save the received data.
 * @param   length:  Size of the data.
 * @return  status: Report about the success of the receiving.
 */
uart_status SIGMA_Uart_Receive(uint8_t *data, uint16_t length)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	460b      	mov	r3, r1
 8000966:	807b      	strh	r3, [r7, #2]
  uart_status status = UART_ERROR;
 8000968:	23ff      	movs	r3, #255	; 0xff
 800096a:	73fb      	strb	r3, [r7, #15]

  if (HAL_OK == HAL_UART_Receive(&hlpuart1, data, length, UART_TIMEOUT))
 800096c:	887a      	ldrh	r2, [r7, #2]
 800096e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000972:	6879      	ldr	r1, [r7, #4]
 8000974:	4806      	ldr	r0, [pc, #24]	; (8000990 <SIGMA_Uart_Receive+0x34>)
 8000976:	f002 ff65 	bl	8003844 <HAL_UART_Receive>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d101      	bne.n	8000984 <SIGMA_Uart_Receive+0x28>
  {
    status = UART_OK;
 8000980:	2300      	movs	r3, #0
 8000982:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8000984:	7bfb      	ldrb	r3, [r7, #15]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000058 	.word	0x20000058

08000994 <SIGMA_Uart_Transmit_str>:
 * @brief   Transmits a string to UART.
 * @param   *data: Array of the data.
 * @return  status: Report about the success of the transmission.
 */
uart_status SIGMA_Uart_Transmit_str(uint8_t *data)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  uart_status status = UART_ERROR;
 800099c:	23ff      	movs	r3, #255	; 0xff
 800099e:	73fb      	strb	r3, [r7, #15]
  uint16_t length = 0u;
 80009a0:	2300      	movs	r3, #0
 80009a2:	81bb      	strh	r3, [r7, #12]

  /* Calculate the length. */
  while ('\0' != data[length])
 80009a4:	e002      	b.n	80009ac <SIGMA_Uart_Transmit_str+0x18>
  {
    length++;
 80009a6:	89bb      	ldrh	r3, [r7, #12]
 80009a8:	3301      	adds	r3, #1
 80009aa:	81bb      	strh	r3, [r7, #12]
  while ('\0' != data[length])
 80009ac:	89bb      	ldrh	r3, [r7, #12]
 80009ae:	687a      	ldr	r2, [r7, #4]
 80009b0:	4413      	add	r3, r2
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1f6      	bne.n	80009a6 <SIGMA_Uart_Transmit_str+0x12>
  }

  if (HAL_OK == HAL_UART_Transmit(&hlpuart1, data, length, UART_TIMEOUT))
 80009b8:	89ba      	ldrh	r2, [r7, #12]
 80009ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009be:	6879      	ldr	r1, [r7, #4]
 80009c0:	4806      	ldr	r0, [pc, #24]	; (80009dc <SIGMA_Uart_Transmit_str+0x48>)
 80009c2:	f002 feb1 	bl	8003728 <HAL_UART_Transmit>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d101      	bne.n	80009d0 <SIGMA_Uart_Transmit_str+0x3c>
  {
    status = UART_OK;
 80009cc:	2300      	movs	r3, #0
 80009ce:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000058 	.word	0x20000058

080009e0 <SIGMA_Uart_Transmit_ch>:
 * @brief   Transmits a single char to UART.
 * @param   data: The char.
 * @return  status: Report about the success of the transmission.
 */
uart_status SIGMA_Uart_Transmit_ch(uint8_t data)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	71fb      	strb	r3, [r7, #7]
  uart_status status = UART_ERROR;
 80009ea:	23ff      	movs	r3, #255	; 0xff
 80009ec:	73fb      	strb	r3, [r7, #15]

  /* Make available the UART module. */
  if (HAL_UART_STATE_TIMEOUT == HAL_UART_GetState(&hlpuart1))
 80009ee:	480d      	ldr	r0, [pc, #52]	; (8000a24 <SIGMA_Uart_Transmit_ch+0x44>)
 80009f0:	f003 fc42 	bl	8004278 <HAL_UART_GetState>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2ba0      	cmp	r3, #160	; 0xa0
 80009f8:	d102      	bne.n	8000a00 <SIGMA_Uart_Transmit_ch+0x20>
  {
    HAL_UART_Abort(&hlpuart1);
 80009fa:	480a      	ldr	r0, [pc, #40]	; (8000a24 <SIGMA_Uart_Transmit_ch+0x44>)
 80009fc:	f002 ffea 	bl	80039d4 <HAL_UART_Abort>
  }

  if (HAL_OK == HAL_UART_Transmit(&hlpuart1, &data, 1u, UART_TIMEOUT))
 8000a00:	1df9      	adds	r1, r7, #7
 8000a02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a06:	2201      	movs	r2, #1
 8000a08:	4806      	ldr	r0, [pc, #24]	; (8000a24 <SIGMA_Uart_Transmit_ch+0x44>)
 8000a0a:	f002 fe8d 	bl	8003728 <HAL_UART_Transmit>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d101      	bne.n	8000a18 <SIGMA_Uart_Transmit_ch+0x38>
  {
    status = UART_OK;
 8000a14:	2300      	movs	r3, #0
 8000a16:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8000a18:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3710      	adds	r7, #16
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000058 	.word	0x20000058

08000a28 <SIGMA_Xmodem_Receive>:

// Rx Buffer
uint8_t packet_data[PACKET_SIZE_1024];

// XMODEM receive file function
XmodemStatus SIGMA_Xmodem_Receive(void) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0

  XmodemPacket packet;
  uint8_t expected_packet_number = 1;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	77fb      	strb	r3, [r7, #31]
  uint32_t bytes_received = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef flash_status;
  XmodemStatus receive_status;
  uint8_t first_packet_received = 0x00;
 8000a36:	2300      	movs	r3, #0
 8000a38:	75bb      	strb	r3, [r7, #22]

  // Send 'C' to initiate the transfer
  while (!first_packet_received) {
 8000a3a:	e017      	b.n	8000a6c <SIGMA_Xmodem_Receive+0x44>
    SIGMA_Uart_Transmit_ch('C');  // Send 'C' to the host to start transmission
 8000a3c:	2043      	movs	r0, #67	; 0x43
 8000a3e:	f7ff ffcf 	bl	80009e0 <SIGMA_Uart_Transmit_ch>
    receive_status = SIGMA_Xmodem_receive_packet(&packet);
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	4618      	mov	r0, r3
 8000a46:	f000 f87b 	bl	8000b40 <SIGMA_Xmodem_receive_packet>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	75fb      	strb	r3, [r7, #23]

    if (receive_status == XMODEM_OK && (packet.header == SOH || packet.header == STX)) {
 8000a4e:	7dfb      	ldrb	r3, [r7, #23]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d108      	bne.n	8000a66 <SIGMA_Xmodem_Receive+0x3e>
 8000a54:	793b      	ldrb	r3, [r7, #4]
 8000a56:	2b01      	cmp	r3, #1
 8000a58:	d002      	beq.n	8000a60 <SIGMA_Xmodem_Receive+0x38>
 8000a5a:	793b      	ldrb	r3, [r7, #4]
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d102      	bne.n	8000a66 <SIGMA_Xmodem_Receive+0x3e>
        first_packet_received = 0x01;
 8000a60:	2301      	movs	r3, #1
 8000a62:	75bb      	strb	r3, [r7, #22]
 8000a64:	e002      	b.n	8000a6c <SIGMA_Xmodem_Receive+0x44>
    } else {
        // Small delay between sending 'C'
        HAL_Delay(100);
 8000a66:	2064      	movs	r0, #100	; 0x64
 8000a68:	f000 fb3a 	bl	80010e0 <HAL_Delay>
  while (!first_packet_received) {
 8000a6c:	7dbb      	ldrb	r3, [r7, #22]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d0e4      	beq.n	8000a3c <SIGMA_Xmodem_Receive+0x14>
    }
  }

  // Erase flash memory at the start
  flash_status = SIGMA_Iflash_Erase(FLASH_APP_START_ADDRESS);
 8000a72:	4831      	ldr	r0, [pc, #196]	; (8000b38 <SIGMA_Xmodem_Receive+0x110>)
 8000a74:	f7ff fdc6 	bl	8000604 <SIGMA_Iflash_Erase>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	757b      	strb	r3, [r7, #21]

  if (flash_status != HAL_OK) {
 8000a7c:	7d7b      	ldrb	r3, [r7, #21]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <SIGMA_Xmodem_Receive+0x5e>
    return XMODEM_FLASH_ERROR;  // Flash erase failed
 8000a82:	2304      	movs	r3, #4
 8000a84:	e053      	b.n	8000b2e <SIGMA_Xmodem_Receive+0x106>
  }

  while (1) {
    if (receive_status == XMODEM_OK) {
 8000a86:	7dfb      	ldrb	r3, [r7, #23]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d134      	bne.n	8000af6 <SIGMA_Xmodem_Receive+0xce>
      if (packet.header == EOT) {
        SIGMA_Xmodem_send_ack();  // End of transmission
        break;
      }
*/
      if (packet.packet_number[0] == expected_packet_number) {
 8000a8c:	797b      	ldrb	r3, [r7, #5]
 8000a8e:	7ffa      	ldrb	r2, [r7, #31]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d12d      	bne.n	8000af0 <SIGMA_Xmodem_Receive+0xc8>
        uint32_t packet_size = (packet.header == SOH) ? PACKET_SIZE_128 : PACKET_SIZE_1024;
 8000a94:	793b      	ldrb	r3, [r7, #4]
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d101      	bne.n	8000a9e <SIGMA_Xmodem_Receive+0x76>
 8000a9a:	2380      	movs	r3, #128	; 0x80
 8000a9c:	e001      	b.n	8000aa2 <SIGMA_Xmodem_Receive+0x7a>
 8000a9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aa2:	613b      	str	r3, [r7, #16]
        // Ensure data fits within flash size
        uint32_t app_size = FLASH_APP_END_ADDRESS - FLASH_APP_START_ADDRESS;
 8000aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000aa8:	60fb      	str	r3, [r7, #12]
        if (bytes_received + packet_size > app_size) {
 8000aaa:	69ba      	ldr	r2, [r7, #24]
 8000aac:	693b      	ldr	r3, [r7, #16]
 8000aae:	4413      	add	r3, r2
 8000ab0:	68fa      	ldr	r2, [r7, #12]
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	d201      	bcs.n	8000aba <SIGMA_Xmodem_Receive+0x92>
          return XMODEM_FLASH_ERROR;  // Exceeds flash size
 8000ab6:	2304      	movs	r3, #4
 8000ab8:	e039      	b.n	8000b2e <SIGMA_Xmodem_Receive+0x106>
        }

        // Write data to flash memory
        flash_status = SIGMA_Iflash_Write(FLASH_APP_START_ADDRESS + bytes_received, packet_data, packet_size);
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000ac0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000ac4:	693a      	ldr	r2, [r7, #16]
 8000ac6:	491d      	ldr	r1, [pc, #116]	; (8000b3c <SIGMA_Xmodem_Receive+0x114>)
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff fdef 	bl	80006ac <SIGMA_Iflash_Write>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	757b      	strb	r3, [r7, #21]

        if (flash_status != HAL_OK) {
 8000ad2:	7d7b      	ldrb	r3, [r7, #21]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <SIGMA_Xmodem_Receive+0xb4>
          return XMODEM_FLASH_ERROR;  // Flash write failed
 8000ad8:	2304      	movs	r3, #4
 8000ada:	e028      	b.n	8000b2e <SIGMA_Xmodem_Receive+0x106>
        }

        bytes_received += packet_size;
 8000adc:	69ba      	ldr	r2, [r7, #24]
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
        expected_packet_number++;
 8000ae4:	7ffb      	ldrb	r3, [r7, #31]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	77fb      	strb	r3, [r7, #31]
        SIGMA_Xmodem_send_ack();  // Acknowledge successful packet reception
 8000aea:	f000 f8cb 	bl	8000c84 <SIGMA_Xmodem_send_ack>
 8000aee:	e017      	b.n	8000b20 <SIGMA_Xmodem_Receive+0xf8>
      } else {
        SIGMA_Xmodem_send_nack();  // Packet number mismatch
 8000af0:	f000 f8cf 	bl	8000c92 <SIGMA_Xmodem_send_nack>
 8000af4:	e014      	b.n	8000b20 <SIGMA_Xmodem_Receive+0xf8>
      }

    }else {
      // Handle error status
      switch (receive_status) {
 8000af6:	7dfb      	ldrb	r3, [r7, #23]
 8000af8:	2b03      	cmp	r3, #3
 8000afa:	d00c      	beq.n	8000b16 <SIGMA_Xmodem_Receive+0xee>
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	dc0d      	bgt.n	8000b1c <SIGMA_Xmodem_Receive+0xf4>
 8000b00:	2b01      	cmp	r3, #1
 8000b02:	d002      	beq.n	8000b0a <SIGMA_Xmodem_Receive+0xe2>
 8000b04:	2b02      	cmp	r3, #2
 8000b06:	d003      	beq.n	8000b10 <SIGMA_Xmodem_Receive+0xe8>
 8000b08:	e008      	b.n	8000b1c <SIGMA_Xmodem_Receive+0xf4>
        case XMODEM_CRC_ERROR:
          SIGMA_Xmodem_send_nack();  // CRC error, request retransmission
 8000b0a:	f000 f8c2 	bl	8000c92 <SIGMA_Xmodem_send_nack>
          break;
 8000b0e:	e007      	b.n	8000b20 <SIGMA_Xmodem_Receive+0xf8>
        case XMODEM_TIMEOUT_ERROR:
          SIGMA_Xmodem_send_nack();  // Timeout error
 8000b10:	f000 f8bf 	bl	8000c92 <SIGMA_Xmodem_send_nack>
          break;
 8000b14:	e004      	b.n	8000b20 <SIGMA_Xmodem_Receive+0xf8>
        case XMODEM_PACKET_NUM_ERROR:
          SIGMA_Xmodem_send_nack();  // Packet number mismatch
 8000b16:	f000 f8bc 	bl	8000c92 <SIGMA_Xmodem_send_nack>
          break;
 8000b1a:	e001      	b.n	8000b20 <SIGMA_Xmodem_Receive+0xf8>
        default:
          return XMODEM_UNKNOWN_ERROR;  // Unknown error occurred
 8000b1c:	2305      	movs	r3, #5
 8000b1e:	e006      	b.n	8000b2e <SIGMA_Xmodem_Receive+0x106>
      }
    }

    // Get next packet
    receive_status = SIGMA_Xmodem_receive_packet(&packet);
 8000b20:	1d3b      	adds	r3, r7, #4
 8000b22:	4618      	mov	r0, r3
 8000b24:	f000 f80c 	bl	8000b40 <SIGMA_Xmodem_receive_packet>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	75fb      	strb	r3, [r7, #23]
    if (receive_status == XMODEM_OK) {
 8000b2c:	e7ab      	b.n	8000a86 <SIGMA_Xmodem_Receive+0x5e>
  }
  return XMODEM_OK;  // File received successfully
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3720      	adds	r7, #32
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	08020000 	.word	0x08020000
 8000b3c:	200000ec 	.word	0x200000ec

08000b40 <SIGMA_Xmodem_receive_packet>:

// Function to receive a packet over UART
XmodemStatus SIGMA_Xmodem_receive_packet(XmodemPacket *packet) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]

  // Receive header : SOH, STX, EOT
  if (SIGMA_Uart_Receive(&packet->header, header_size) != UART_OK) {
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff ff05 	bl	800095c <SIGMA_Uart_Receive>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SIGMA_Xmodem_receive_packet+0x1c>
    return XMODEM_TIMEOUT_ERROR;  // Timeout or UART error
 8000b58:	2302      	movs	r3, #2
 8000b5a:	e04c      	b.n	8000bf6 <SIGMA_Xmodem_receive_packet+0xb6>
  }

  // Check if it's an end of Transmission
  if(packet->header == EOT){
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b04      	cmp	r3, #4
 8000b62:	d106      	bne.n	8000b72 <SIGMA_Xmodem_receive_packet+0x32>
	  SIGMA_Uart_Transmit_str((uint8_t*)"Jump to Application\n\r");
 8000b64:	4826      	ldr	r0, [pc, #152]	; (8000c00 <SIGMA_Xmodem_receive_packet+0xc0>)
 8000b66:	f7ff ff15 	bl	8000994 <SIGMA_Uart_Transmit_str>
	  SIGMA_Xmodem_send_ack();
 8000b6a:	f000 f88b 	bl	8000c84 <SIGMA_Xmodem_send_ack>
	  JumpToAPP();
 8000b6e:	f7ff fdd3 	bl	8000718 <JumpToAPP>
  }

  if (SIGMA_Uart_Receive(packet->packet_number, packet_number_size) != UART_OK) {
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	3301      	adds	r3, #1
 8000b76:	2102      	movs	r1, #2
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff feef 	bl	800095c <SIGMA_Uart_Receive>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <SIGMA_Xmodem_receive_packet+0x48>
    return XMODEM_TIMEOUT_ERROR;  // Timeout or UART error
 8000b84:	2302      	movs	r3, #2
 8000b86:	e036      	b.n	8000bf6 <SIGMA_Xmodem_receive_packet+0xb6>
  }

  uint16_t packet_size = (packet->header == SOH) ? PACKET_SIZE_128 : PACKET_SIZE_1024;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d101      	bne.n	8000b94 <SIGMA_Xmodem_receive_packet+0x54>
 8000b90:	2380      	movs	r3, #128	; 0x80
 8000b92:	e001      	b.n	8000b98 <SIGMA_Xmodem_receive_packet+0x58>
 8000b94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b98:	81fb      	strh	r3, [r7, #14]

  // Receive packet data
  if (SIGMA_Uart_Receive(packet_data, packet_size) != UART_OK) {
 8000b9a:	89fb      	ldrh	r3, [r7, #14]
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4819      	ldr	r0, [pc, #100]	; (8000c04 <SIGMA_Xmodem_receive_packet+0xc4>)
 8000ba0:	f7ff fedc 	bl	800095c <SIGMA_Uart_Receive>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SIGMA_Xmodem_receive_packet+0x6e>
    return XMODEM_TIMEOUT_ERROR;  // Timeout or UART error
 8000baa:	2302      	movs	r3, #2
 8000bac:	e023      	b.n	8000bf6 <SIGMA_Xmodem_receive_packet+0xb6>
  }

  // Receive CRC
  uint8_t crc_buf[crc_size];
  if (SIGMA_Uart_Receive(crc_buf, crc_size) != UART_OK) {
 8000bae:	f107 0308 	add.w	r3, r7, #8
 8000bb2:	2102      	movs	r1, #2
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f7ff fed1 	bl	800095c <SIGMA_Uart_Receive>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <SIGMA_Xmodem_receive_packet+0x84>
    return XMODEM_TIMEOUT_ERROR;  // Timeout or UART error
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	e018      	b.n	8000bf6 <SIGMA_Xmodem_receive_packet+0xb6>
  }

  packet->crc = (crc_buf[0] << 8) | crc_buf[1];
 8000bc4:	7a3b      	ldrb	r3, [r7, #8]
 8000bc6:	021b      	lsls	r3, r3, #8
 8000bc8:	b21a      	sxth	r2, r3
 8000bca:	7a7b      	ldrb	r3, [r7, #9]
 8000bcc:	b21b      	sxth	r3, r3
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	b21b      	sxth	r3, r3
 8000bd2:	b29a      	uxth	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	809a      	strh	r2, [r3, #4]

  // Verify CRC
  uint16_t calculated_crc = SIGMA_Xmodem_calculate_crc16(packet_data, packet_size);
 8000bd8:	89fb      	ldrh	r3, [r7, #14]
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4809      	ldr	r0, [pc, #36]	; (8000c04 <SIGMA_Xmodem_receive_packet+0xc4>)
 8000bde:	f000 f813 	bl	8000c08 <SIGMA_Xmodem_calculate_crc16>
 8000be2:	4603      	mov	r3, r0
 8000be4:	81bb      	strh	r3, [r7, #12]

  if (calculated_crc != packet->crc) {
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	889b      	ldrh	r3, [r3, #4]
 8000bea:	89ba      	ldrh	r2, [r7, #12]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d001      	beq.n	8000bf4 <SIGMA_Xmodem_receive_packet+0xb4>
    return XMODEM_CRC_ERROR;  // CRC mismatch
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <SIGMA_Xmodem_receive_packet+0xb6>
  }

  return XMODEM_OK;  // Packet received successfully
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	080050e8 	.word	0x080050e8
 8000c04:	200000ec 	.word	0x200000ec

08000c08 <SIGMA_Xmodem_calculate_crc16>:

// Example CRC-16 calculation function
uint16_t SIGMA_Xmodem_calculate_crc16(const uint8_t *data, uint16_t length) {
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	460b      	mov	r3, r1
 8000c12:	807b      	strh	r3, [r7, #2]
  uint16_t crc = 0x0000;
 8000c14:	2300      	movs	r3, #0
 8000c16:	81fb      	strh	r3, [r7, #14]
  for (uint16_t i = 0; i < length; i++) {
 8000c18:	2300      	movs	r3, #0
 8000c1a:	81bb      	strh	r3, [r7, #12]
 8000c1c:	e027      	b.n	8000c6e <SIGMA_Xmodem_calculate_crc16+0x66>
    crc ^= (uint16_t)data[i] << 8;
 8000c1e:	89bb      	ldrh	r3, [r7, #12]
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	4413      	add	r3, r2
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	021b      	lsls	r3, r3, #8
 8000c28:	b21a      	sxth	r2, r3
 8000c2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c2e:	4053      	eors	r3, r2
 8000c30:	b21b      	sxth	r3, r3
 8000c32:	81fb      	strh	r3, [r7, #14]
    for (uint8_t j = 0; j < 8; j++) {
 8000c34:	2300      	movs	r3, #0
 8000c36:	72fb      	strb	r3, [r7, #11]
 8000c38:	e013      	b.n	8000c62 <SIGMA_Xmodem_calculate_crc16+0x5a>
      if (crc & 0x8000) {
 8000c3a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	da09      	bge.n	8000c56 <SIGMA_Xmodem_calculate_crc16+0x4e>
        crc = (crc << 1) ^ 0x1021;
 8000c42:	89fb      	ldrh	r3, [r7, #14]
 8000c44:	005b      	lsls	r3, r3, #1
 8000c46:	b21b      	sxth	r3, r3
 8000c48:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8000c4c:	f083 0301 	eor.w	r3, r3, #1
 8000c50:	b21b      	sxth	r3, r3
 8000c52:	81fb      	strh	r3, [r7, #14]
 8000c54:	e002      	b.n	8000c5c <SIGMA_Xmodem_calculate_crc16+0x54>
      } else {
        crc <<= 1;
 8000c56:	89fb      	ldrh	r3, [r7, #14]
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	81fb      	strh	r3, [r7, #14]
    for (uint8_t j = 0; j < 8; j++) {
 8000c5c:	7afb      	ldrb	r3, [r7, #11]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	72fb      	strb	r3, [r7, #11]
 8000c62:	7afb      	ldrb	r3, [r7, #11]
 8000c64:	2b07      	cmp	r3, #7
 8000c66:	d9e8      	bls.n	8000c3a <SIGMA_Xmodem_calculate_crc16+0x32>
  for (uint16_t i = 0; i < length; i++) {
 8000c68:	89bb      	ldrh	r3, [r7, #12]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	81bb      	strh	r3, [r7, #12]
 8000c6e:	89ba      	ldrh	r2, [r7, #12]
 8000c70:	887b      	ldrh	r3, [r7, #2]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d3d3      	bcc.n	8000c1e <SIGMA_Xmodem_calculate_crc16+0x16>
      }
    }
  }

  return crc;
 8000c76:	89fb      	ldrh	r3, [r7, #14]
}
 8000c78:	4618      	mov	r0, r3
 8000c7a:	3714      	adds	r7, #20
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <SIGMA_Xmodem_send_ack>:

// Function to send ACK
void SIGMA_Xmodem_send_ack(void) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  SIGMA_Uart_Transmit_ch(ACK);
 8000c88:	2006      	movs	r0, #6
 8000c8a:	f7ff fea9 	bl	80009e0 <SIGMA_Uart_Transmit_ch>
}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <SIGMA_Xmodem_send_nack>:

// Function to send nack
void SIGMA_Xmodem_send_nack(void) {
 8000c92:	b580      	push	{r7, lr}
 8000c94:	af00      	add	r7, sp, #0
  SIGMA_Uart_Transmit_ch(NACK); 
 8000c96:	2015      	movs	r0, #21
 8000c98:	f7ff fea2 	bl	80009e0 <SIGMA_Uart_Transmit_ch>
}
 8000c9c:	bf00      	nop
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca6:	4b0f      	ldr	r3, [pc, #60]	; (8000ce4 <HAL_MspInit+0x44>)
 8000ca8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000caa:	4a0e      	ldr	r2, [pc, #56]	; (8000ce4 <HAL_MspInit+0x44>)
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	6613      	str	r3, [r2, #96]	; 0x60
 8000cb2:	4b0c      	ldr	r3, [pc, #48]	; (8000ce4 <HAL_MspInit+0x44>)
 8000cb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	607b      	str	r3, [r7, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cbe:	4b09      	ldr	r3, [pc, #36]	; (8000ce4 <HAL_MspInit+0x44>)
 8000cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cc2:	4a08      	ldr	r2, [pc, #32]	; (8000ce4 <HAL_MspInit+0x44>)
 8000cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cc8:	6593      	str	r3, [r2, #88]	; 0x58
 8000cca:	4b06      	ldr	r3, [pc, #24]	; (8000ce4 <HAL_MspInit+0x44>)
 8000ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cd2:	603b      	str	r3, [r7, #0]
 8000cd4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b0ae      	sub	sp, #184	; 0xb8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
 8000cfc:	60da      	str	r2, [r3, #12]
 8000cfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d00:	f107 0310 	add.w	r3, r7, #16
 8000d04:	2294      	movs	r2, #148	; 0x94
 8000d06:	2100      	movs	r1, #0
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f004 f971 	bl	8004ff0 <memset>
  if(huart->Instance==LPUART1)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a26      	ldr	r2, [pc, #152]	; (8000dac <HAL_UART_MspInit+0xc4>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d145      	bne.n	8000da4 <HAL_UART_MspInit+0xbc>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000d18:	2320      	movs	r3, #32
 8000d1a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d20:	f107 0310 	add.w	r3, r7, #16
 8000d24:	4618      	mov	r0, r3
 8000d26:	f001 ff99 	bl	8002c5c <HAL_RCCEx_PeriphCLKConfig>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d30:	f7ff fe0e 	bl	8000950 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000d34:	4b1e      	ldr	r3, [pc, #120]	; (8000db0 <HAL_UART_MspInit+0xc8>)
 8000d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d38:	4a1d      	ldr	r2, [pc, #116]	; (8000db0 <HAL_UART_MspInit+0xc8>)
 8000d3a:	f043 0301 	orr.w	r3, r3, #1
 8000d3e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000d40:	4b1b      	ldr	r3, [pc, #108]	; (8000db0 <HAL_UART_MspInit+0xc8>)
 8000d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d4c:	4b18      	ldr	r3, [pc, #96]	; (8000db0 <HAL_UART_MspInit+0xc8>)
 8000d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d50:	4a17      	ldr	r2, [pc, #92]	; (8000db0 <HAL_UART_MspInit+0xc8>)
 8000d52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d58:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <HAL_UART_MspInit+0xc8>)
 8000d5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000d64:	f000 ff8c 	bl	8001c80 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000d68:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d6c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000d82:	2308      	movs	r3, #8
 8000d84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d88:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4809      	ldr	r0, [pc, #36]	; (8000db4 <HAL_UART_MspInit+0xcc>)
 8000d90:	f000 fd8c 	bl	80018ac <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2100      	movs	r1, #0
 8000d98:	2042      	movs	r0, #66	; 0x42
 8000d9a:	f000 faa0 	bl	80012de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000d9e:	2042      	movs	r0, #66	; 0x42
 8000da0:	f000 fab7 	bl	8001312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000da4:	bf00      	nop
 8000da6:	37b8      	adds	r7, #184	; 0xb8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40008000 	.word	0x40008000
 8000db0:	40021000 	.word	0x40021000
 8000db4:	42021800 	.word	0x42021800

08000db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dbc:	e7fe      	b.n	8000dbc <NMI_Handler+0x4>

08000dbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dc2:	e7fe      	b.n	8000dc2 <HardFault_Handler+0x4>

08000dc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dc8:	e7fe      	b.n	8000dc8 <MemManage_Handler+0x4>

08000dca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dce:	e7fe      	b.n	8000dce <BusFault_Handler+0x4>

08000dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dd4:	e7fe      	b.n	8000dd4 <UsageFault_Handler+0x4>

08000dd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dda:	bf00      	nop
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de8:	bf00      	nop
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df2:	b480      	push	{r7}
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e04:	f000 f94c 	bl	80010a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 31.
  */
void LPUART1_IRQHandler(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8000e10:	4802      	ldr	r0, [pc, #8]	; (8000e1c <LPUART1_IRQHandler+0x10>)
 8000e12:	f002 feed 	bl	8003bf0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000058 	.word	0x20000058

08000e20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <SystemInit+0x20>)
 8000e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e2a:	4a05      	ldr	r2, [pc, #20]	; (8000e40 <SystemInit+0x20>)
 8000e2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b087      	sub	sp, #28
 8000e48:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000e4a:	4b4f      	ldr	r3, [pc, #316]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 0308 	and.w	r3, r3, #8
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d107      	bne.n	8000e66 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000e56:	4b4c      	ldr	r3, [pc, #304]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000e58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e5c:	0a1b      	lsrs	r3, r3, #8
 8000e5e:	f003 030f 	and.w	r3, r3, #15
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e005      	b.n	8000e72 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000e66:	4b48      	ldr	r3, [pc, #288]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	091b      	lsrs	r3, r3, #4
 8000e6c:	f003 030f 	and.w	r3, r3, #15
 8000e70:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8000e72:	4a46      	ldr	r2, [pc, #280]	; (8000f8c <SystemCoreClockUpdate+0x148>)
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e7a:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e7c:	4b42      	ldr	r3, [pc, #264]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000e7e:	689b      	ldr	r3, [r3, #8]
 8000e80:	f003 030c 	and.w	r3, r3, #12
 8000e84:	2b0c      	cmp	r3, #12
 8000e86:	d866      	bhi.n	8000f56 <SystemCoreClockUpdate+0x112>
 8000e88:	a201      	add	r2, pc, #4	; (adr r2, 8000e90 <SystemCoreClockUpdate+0x4c>)
 8000e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e8e:	bf00      	nop
 8000e90:	08000ec5 	.word	0x08000ec5
 8000e94:	08000f57 	.word	0x08000f57
 8000e98:	08000f57 	.word	0x08000f57
 8000e9c:	08000f57 	.word	0x08000f57
 8000ea0:	08000ecd 	.word	0x08000ecd
 8000ea4:	08000f57 	.word	0x08000f57
 8000ea8:	08000f57 	.word	0x08000f57
 8000eac:	08000f57 	.word	0x08000f57
 8000eb0:	08000ed5 	.word	0x08000ed5
 8000eb4:	08000f57 	.word	0x08000f57
 8000eb8:	08000f57 	.word	0x08000f57
 8000ebc:	08000f57 	.word	0x08000f57
 8000ec0:	08000edd 	.word	0x08000edd
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8000ec4:	4a32      	ldr	r2, [pc, #200]	; (8000f90 <SystemCoreClockUpdate+0x14c>)
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	6013      	str	r3, [r2, #0]
      break;
 8000eca:	e048      	b.n	8000f5e <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000ecc:	4b30      	ldr	r3, [pc, #192]	; (8000f90 <SystemCoreClockUpdate+0x14c>)
 8000ece:	4a31      	ldr	r2, [pc, #196]	; (8000f94 <SystemCoreClockUpdate+0x150>)
 8000ed0:	601a      	str	r2, [r3, #0]
      break;
 8000ed2:	e044      	b.n	8000f5e <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000ed4:	4b2e      	ldr	r3, [pc, #184]	; (8000f90 <SystemCoreClockUpdate+0x14c>)
 8000ed6:	4a30      	ldr	r2, [pc, #192]	; (8000f98 <SystemCoreClockUpdate+0x154>)
 8000ed8:	601a      	str	r2, [r3, #0]
      break;
 8000eda:	e040      	b.n	8000f5e <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8000edc:	4b2a      	ldr	r3, [pc, #168]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	f003 0303 	and.w	r3, r3, #3
 8000ee4:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000ee6:	4b28      	ldr	r3, [pc, #160]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	091b      	lsrs	r3, r3, #4
 8000eec:	f003 030f 	and.w	r3, r3, #15
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d003      	beq.n	8000f02 <SystemCoreClockUpdate+0xbe>
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	2b03      	cmp	r3, #3
 8000efe:	d006      	beq.n	8000f0e <SystemCoreClockUpdate+0xca>
 8000f00:	e00b      	b.n	8000f1a <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8000f02:	4a24      	ldr	r2, [pc, #144]	; (8000f94 <SystemCoreClockUpdate+0x150>)
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f0a:	613b      	str	r3, [r7, #16]
          break;
 8000f0c:	e00b      	b.n	8000f26 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000f0e:	4a22      	ldr	r2, [pc, #136]	; (8000f98 <SystemCoreClockUpdate+0x154>)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f16:	613b      	str	r3, [r7, #16]
          break;
 8000f18:	e005      	b.n	8000f26 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f22:	613b      	str	r3, [r7, #16]
          break;
 8000f24:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8000f26:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000f28:	68db      	ldr	r3, [r3, #12]
 8000f2a:	0a1b      	lsrs	r3, r3, #8
 8000f2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	fb02 f303 	mul.w	r3, r2, r3
 8000f36:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000f38:	4b13      	ldr	r3, [pc, #76]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	0e5b      	lsrs	r3, r3, #25
 8000f3e:	f003 0303 	and.w	r3, r3, #3
 8000f42:	3301      	adds	r3, #1
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f50:	4a0f      	ldr	r2, [pc, #60]	; (8000f90 <SystemCoreClockUpdate+0x14c>)
 8000f52:	6013      	str	r3, [r2, #0]
      break;
 8000f54:	e003      	b.n	8000f5e <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000f56:	4a0e      	ldr	r2, [pc, #56]	; (8000f90 <SystemCoreClockUpdate+0x14c>)
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	6013      	str	r3, [r2, #0]
      break;
 8000f5c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <SystemCoreClockUpdate+0x144>)
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	091b      	lsrs	r3, r3, #4
 8000f64:	f003 030f 	and.w	r3, r3, #15
 8000f68:	4a0c      	ldr	r2, [pc, #48]	; (8000f9c <SystemCoreClockUpdate+0x158>)
 8000f6a:	5cd3      	ldrb	r3, [r2, r3]
 8000f6c:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000f6e:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <SystemCoreClockUpdate+0x14c>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	fa22 f303 	lsr.w	r3, r2, r3
 8000f78:	4a05      	ldr	r2, [pc, #20]	; (8000f90 <SystemCoreClockUpdate+0x14c>)
 8000f7a:	6013      	str	r3, [r2, #0]
}
 8000f7c:	bf00      	nop
 8000f7e:	371c      	adds	r7, #28
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	08005118 	.word	0x08005118
 8000f90:	20000000 	.word	0x20000000
 8000f94:	00f42400 	.word	0x00f42400
 8000f98:	007a1200 	.word	0x007a1200
 8000f9c:	08005100 	.word	0x08005100

08000fa0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000fa0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fd8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fa4:	f7ff ff3c 	bl	8000e20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000fa8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000faa:	e003      	b.n	8000fb4 <LoopCopyDataInit>

08000fac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000fac:	4b0b      	ldr	r3, [pc, #44]	; (8000fdc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000fae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000fb0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000fb2:	3104      	adds	r1, #4

08000fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000fb4:	480a      	ldr	r0, [pc, #40]	; (8000fe0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000fb6:	4b0b      	ldr	r3, [pc, #44]	; (8000fe4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000fb8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000fba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000fbc:	d3f6      	bcc.n	8000fac <CopyDataInit>
	ldr	r2, =_sbss
 8000fbe:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000fc0:	e002      	b.n	8000fc8 <LoopFillZerobss>

08000fc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000fc2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000fc4:	f842 3b04 	str.w	r3, [r2], #4

08000fc8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <LoopForever+0x16>)
	cmp	r2, r3
 8000fca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fcc:	d3f9      	bcc.n	8000fc2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fce:	f003 ffeb 	bl	8004fa8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fd2:	f7ff fbd1 	bl	8000778 <main>

08000fd6 <LoopForever>:

LoopForever:
    b LoopForever
 8000fd6:	e7fe      	b.n	8000fd6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000fd8:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8000fdc:	08005190 	.word	0x08005190
	ldr	r0, =_sdata
 8000fe0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fe4:	20000028 	.word	0x20000028
	ldr	r2, =_sbss
 8000fe8:	20000028 	.word	0x20000028
	ldr	r3, = _ebss
 8000fec:	200004f0 	.word	0x200004f0

08000ff0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ff0:	e7fe      	b.n	8000ff0 <ADC1_2_IRQHandler>

08000ff2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8000ffc:	2004      	movs	r0, #4
 8000ffe:	f000 f963 	bl	80012c8 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8001002:	f7ff ff1f 	bl	8000e44 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001006:	2000      	movs	r0, #0
 8001008:	f000 f80e 	bl	8001028 <HAL_InitTick>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d002      	beq.n	8001018 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	71fb      	strb	r3, [r7, #7]
 8001016:	e001      	b.n	800101c <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001018:	f7ff fe42 	bl	8000ca0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800101c:	79fb      	ldrb	r3, [r7, #7]
}
 800101e:	4618      	mov	r0, r3
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001030:	2300      	movs	r3, #0
 8001032:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001034:	4b17      	ldr	r3, [pc, #92]	; (8001094 <HAL_InitTick+0x6c>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d023      	beq.n	8001084 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800103c:	4b16      	ldr	r3, [pc, #88]	; (8001098 <HAL_InitTick+0x70>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b14      	ldr	r3, [pc, #80]	; (8001094 <HAL_InitTick+0x6c>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800104a:	fbb3 f3f1 	udiv	r3, r3, r1
 800104e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001052:	4618      	mov	r0, r3
 8001054:	f000 f96b 	bl	800132e <HAL_SYSTICK_Config>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d10f      	bne.n	800107e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2b07      	cmp	r3, #7
 8001062:	d809      	bhi.n	8001078 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001064:	2200      	movs	r2, #0
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	f04f 30ff 	mov.w	r0, #4294967295
 800106c:	f000 f937 	bl	80012de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001070:	4a0a      	ldr	r2, [pc, #40]	; (800109c <HAL_InitTick+0x74>)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6013      	str	r3, [r2, #0]
 8001076:	e007      	b.n	8001088 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	73fb      	strb	r3, [r7, #15]
 800107c:	e004      	b.n	8001088 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	73fb      	strb	r3, [r7, #15]
 8001082:	e001      	b.n	8001088 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001084:	2301      	movs	r3, #1
 8001086:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001088:	7bfb      	ldrb	r3, [r7, #15]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000008 	.word	0x20000008
 8001098:	20000000 	.word	0x20000000
 800109c:	20000004 	.word	0x20000004

080010a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <HAL_IncTick+0x20>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <HAL_IncTick+0x24>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	4a04      	ldr	r2, [pc, #16]	; (80010c4 <HAL_IncTick+0x24>)
 80010b2:	6013      	str	r3, [r2, #0]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000008 	.word	0x20000008
 80010c4:	200004ec 	.word	0x200004ec

080010c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  return uwTick;
 80010cc:	4b03      	ldr	r3, [pc, #12]	; (80010dc <HAL_GetTick+0x14>)
 80010ce:	681b      	ldr	r3, [r3, #0]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	200004ec 	.word	0x200004ec

080010e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e8:	f7ff ffee 	bl	80010c8 <HAL_GetTick>
 80010ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f8:	d005      	beq.n	8001106 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <HAL_Delay+0x44>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	461a      	mov	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	4413      	add	r3, r2
 8001104:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001106:	bf00      	nop
 8001108:	f7ff ffde 	bl	80010c8 <HAL_GetTick>
 800110c:	4602      	mov	r2, r0
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	68fa      	ldr	r2, [r7, #12]
 8001114:	429a      	cmp	r2, r3
 8001116:	d8f7      	bhi.n	8001108 <HAL_Delay+0x28>
  {
  }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000008 	.word	0x20000008

08001128 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f003 0307 	and.w	r3, r3, #7
 8001136:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001138:	4b0c      	ldr	r3, [pc, #48]	; (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001144:	4013      	ands	r3, r2
 8001146:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001150:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115a:	4a04      	ldr	r2, [pc, #16]	; (800116c <__NVIC_SetPriorityGrouping+0x44>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001174:	4b04      	ldr	r3, [pc, #16]	; (8001188 <__NVIC_GetPriorityGrouping+0x18>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	0a1b      	lsrs	r3, r3, #8
 800117a:	f003 0307 	and.w	r3, r3, #7
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119a:	2b00      	cmp	r3, #0
 800119c:	db0b      	blt.n	80011b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	f003 021f 	and.w	r2, r3, #31
 80011a4:	4907      	ldr	r1, [pc, #28]	; (80011c4 <__NVIC_EnableIRQ+0x38>)
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	095b      	lsrs	r3, r3, #5
 80011ac:	2001      	movs	r0, #1
 80011ae:	fa00 f202 	lsl.w	r2, r0, r2
 80011b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011b6:	bf00      	nop
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000e100 	.word	0xe000e100

080011c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	6039      	str	r1, [r7, #0]
 80011d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	db0a      	blt.n	80011f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	490c      	ldr	r1, [pc, #48]	; (8001214 <__NVIC_SetPriority+0x4c>)
 80011e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e6:	0152      	lsls	r2, r2, #5
 80011e8:	b2d2      	uxtb	r2, r2
 80011ea:	440b      	add	r3, r1
 80011ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f0:	e00a      	b.n	8001208 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	b2da      	uxtb	r2, r3
 80011f6:	4908      	ldr	r1, [pc, #32]	; (8001218 <__NVIC_SetPriority+0x50>)
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	3b04      	subs	r3, #4
 8001200:	0152      	lsls	r2, r2, #5
 8001202:	b2d2      	uxtb	r2, r2
 8001204:	440b      	add	r3, r1
 8001206:	761a      	strb	r2, [r3, #24]
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	e000e100 	.word	0xe000e100
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800121c:	b480      	push	{r7}
 800121e:	b089      	sub	sp, #36	; 0x24
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	f1c3 0307 	rsb	r3, r3, #7
 8001236:	2b03      	cmp	r3, #3
 8001238:	bf28      	it	cs
 800123a:	2303      	movcs	r3, #3
 800123c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3303      	adds	r3, #3
 8001242:	2b06      	cmp	r3, #6
 8001244:	d902      	bls.n	800124c <NVIC_EncodePriority+0x30>
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3b04      	subs	r3, #4
 800124a:	e000      	b.n	800124e <NVIC_EncodePriority+0x32>
 800124c:	2300      	movs	r3, #0
 800124e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001250:	f04f 32ff 	mov.w	r2, #4294967295
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	fa02 f303 	lsl.w	r3, r2, r3
 800125a:	43da      	mvns	r2, r3
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	401a      	ands	r2, r3
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001264:	f04f 31ff 	mov.w	r1, #4294967295
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	fa01 f303 	lsl.w	r3, r1, r3
 800126e:	43d9      	mvns	r1, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001274:	4313      	orrs	r3, r2
         );
}
 8001276:	4618      	mov	r0, r3
 8001278:	3724      	adds	r7, #36	; 0x24
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
	...

08001284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3b01      	subs	r3, #1
 8001290:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001294:	d301      	bcc.n	800129a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001296:	2301      	movs	r3, #1
 8001298:	e00f      	b.n	80012ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800129a:	4a0a      	ldr	r2, [pc, #40]	; (80012c4 <SysTick_Config+0x40>)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3b01      	subs	r3, #1
 80012a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012a2:	2107      	movs	r1, #7
 80012a4:	f04f 30ff 	mov.w	r0, #4294967295
 80012a8:	f7ff ff8e 	bl	80011c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <SysTick_Config+0x40>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012b2:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <SysTick_Config+0x40>)
 80012b4:	2207      	movs	r2, #7
 80012b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	e000e010 	.word	0xe000e010

080012c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff ff29 	bl	8001128 <__NVIC_SetPriorityGrouping>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b086      	sub	sp, #24
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	4603      	mov	r3, r0
 80012e6:	60b9      	str	r1, [r7, #8]
 80012e8:	607a      	str	r2, [r7, #4]
 80012ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012ec:	f7ff ff40 	bl	8001170 <__NVIC_GetPriorityGrouping>
 80012f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	68b9      	ldr	r1, [r7, #8]
 80012f6:	6978      	ldr	r0, [r7, #20]
 80012f8:	f7ff ff90 	bl	800121c <NVIC_EncodePriority>
 80012fc:	4602      	mov	r2, r0
 80012fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001302:	4611      	mov	r1, r2
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff ff5f 	bl	80011c8 <__NVIC_SetPriority>
}
 800130a:	bf00      	nop
 800130c:	3718      	adds	r7, #24
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	b082      	sub	sp, #8
 8001316:	af00      	add	r7, sp, #0
 8001318:	4603      	mov	r3, r0
 800131a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800131c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff ff33 	bl	800118c <__NVIC_EnableIRQ>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7ff ffa4 	bl	8001284 <SysTick_Config>
 800133c:	4603      	mov	r3, r0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001346:	b480      	push	{r7}
 8001348:	b085      	sub	sp, #20
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800134e:	2300      	movs	r3, #0
 8001350:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001358:	b2db      	uxtb	r3, r3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d008      	beq.n	8001370 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2204      	movs	r2, #4
 8001362:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e040      	b.n	80013f2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f022 020e 	bic.w	r2, r2, #14
 800137e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800138a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800138e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f022 0201 	bic.w	r2, r2, #1
 800139e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a4:	f003 021c 	and.w	r2, r3, #28
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013ac:	2101      	movs	r1, #1
 80013ae:	fa01 f202 	lsl.w	r2, r1, r2
 80013b2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80013bc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00c      	beq.n	80013e0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013d4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80013de:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2201      	movs	r2, #1
 80013e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	b084      	sub	sp, #16
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b02      	cmp	r3, #2
 8001414:	d005      	beq.n	8001422 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2204      	movs	r2, #4
 800141a:	645a      	str	r2, [r3, #68]	; 0x44

    status = HAL_ERROR;
 800141c:	2301      	movs	r3, #1
 800141e:	73fb      	strb	r3, [r7, #15]
 8001420:	e047      	b.n	80014b2 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f022 020e 	bic.w	r2, r2, #14
 8001430:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f022 0201 	bic.w	r2, r2, #1
 8001440:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800144c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001450:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001456:	f003 021c 	and.w	r2, r3, #28
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800145e:	2101      	movs	r1, #1
 8001460:	fa01 f202 	lsl.w	r2, r1, r2
 8001464:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800146e:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001474:	2b00      	cmp	r3, #0
 8001476:	d00c      	beq.n	8001492 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001482:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001486:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8001490:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	4798      	blx	r3
    }
  }
  return status;
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <HAL_FLASH_Program>:
  *                This parameter is the data for the double word program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	e9c7 2300 	strd	r2, r3, [r7]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80014e2:	4b1b      	ldr	r3, [pc, #108]	; (8001550 <HAL_FLASH_Program+0x7c>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d101      	bne.n	80014ee <HAL_FLASH_Program+0x1a>
 80014ea:	2302      	movs	r3, #2
 80014ec:	e02c      	b.n	8001548 <HAL_FLASH_Program+0x74>
 80014ee:	4b18      	ldr	r3, [pc, #96]	; (8001550 <HAL_FLASH_Program+0x7c>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80014f4:	4b16      	ldr	r3, [pc, #88]	; (8001550 <HAL_FLASH_Program+0x7c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80014fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014fe:	f000 f867 	bl	80015d0 <FLASH_WaitForLastOperation>
 8001502:	4603      	mov	r3, r0
 8001504:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8001506:	7dfb      	ldrb	r3, [r7, #23]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d119      	bne.n	8001540 <HAL_FLASH_Program+0x6c>
  {
    pFlash.ProcedureOnGoing = TypeProgram;
 800150c:	4a10      	ldr	r2, [pc, #64]	; (8001550 <HAL_FLASH_Program+0x7c>)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6093      	str	r3, [r2, #8]
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8001512:	4b10      	ldr	r3, [pc, #64]	; (8001554 <HAL_FLASH_Program+0x80>)
 8001514:	613b      	str	r3, [r7, #16]

    /* Program double-word (64-bit) at a specified address */
    FLASH_Program_DoubleWord(Address, Data);
 8001516:	e9d7 2300 	ldrd	r2, r3, [r7]
 800151a:	68b8      	ldr	r0, [r7, #8]
 800151c:	f000 f8a0 	bl	8001660 <FLASH_Program_DoubleWord>

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001520:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001524:	f000 f854 	bl	80015d0 <FLASH_WaitForLastOperation>
 8001528:	4603      	mov	r3, r0
 800152a:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    CLEAR_BIT((*reg), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <HAL_FLASH_Program+0x7c>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001538:	43db      	mvns	r3, r3
 800153a:	401a      	ands	r2, r3
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <HAL_FLASH_Program+0x7c>)
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]

  return status;
 8001546:	7dfb      	ldrb	r3, [r7, #23]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	2000000c 	.word	0x2000000c
 8001554:	40022028 	.word	0x40022028

08001558 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 8001562:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <HAL_FLASH_Unlock+0x38>)
 8001564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001566:	2b00      	cmp	r3, #0
 8001568:	da0b      	bge.n	8001582 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 800156a:	4b09      	ldr	r3, [pc, #36]	; (8001590 <HAL_FLASH_Unlock+0x38>)
 800156c:	4a09      	ldr	r2, [pc, #36]	; (8001594 <HAL_FLASH_Unlock+0x3c>)
 800156e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <HAL_FLASH_Unlock+0x38>)
 8001572:	4a09      	ldr	r2, [pc, #36]	; (8001598 <HAL_FLASH_Unlock+0x40>)
 8001574:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 8001576:	4b06      	ldr	r3, [pc, #24]	; (8001590 <HAL_FLASH_Unlock+0x38>)
 8001578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800157a:	2b00      	cmp	r3, #0
 800157c:	da01      	bge.n	8001582 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif

  return status;
 8001582:	79fb      	ldrb	r3, [r7, #7]
}
 8001584:	4618      	mov	r0, r3
 8001586:	370c      	adds	r7, #12
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	40022000 	.word	0x40022000
 8001594:	45670123 	.word	0x45670123
 8001598:	cdef89ab 	.word	0xcdef89ab

0800159c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <HAL_FLASH_Lock+0x30>)
 80015a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015aa:	4a08      	ldr	r2, [pc, #32]	; (80015cc <HAL_FLASH_Lock+0x30>)
 80015ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80015b0:	6293      	str	r3, [r2, #40]	; 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 80015b2:	4b06      	ldr	r3, [pc, #24]	; (80015cc <HAL_FLASH_Lock+0x30>)
 80015b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	da01      	bge.n	80015be <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80015ba:	2300      	movs	r3, #0
 80015bc:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif

  return status;
 80015be:	79fb      	ldrb	r3, [r7, #7]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	40022000 	.word	0x40022000

080015d0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
 80015d8:	f7ff fd76 	bl	80010c8 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4413      	add	r3, r2
 80015e2:	617b      	str	r3, [r7, #20]
  uint32_t error;
  __IO uint32_t *reg_sr;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80015e4:	e00b      	b.n	80015fe <FLASH_WaitForLastOperation+0x2e>
  {
    if(Timeout != HAL_MAX_DELAY)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015ec:	d007      	beq.n	80015fe <FLASH_WaitForLastOperation+0x2e>
    {
      if(HAL_GetTick() >= timeout)
 80015ee:	f7ff fd6b 	bl	80010c8 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d801      	bhi.n	80015fe <FLASH_WaitForLastOperation+0x2e>
      {
        return HAL_TIMEOUT;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e025      	b.n	800164a <FLASH_WaitForLastOperation+0x7a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80015fe:	4b15      	ldr	r3, [pc, #84]	; (8001654 <FLASH_WaitForLastOperation+0x84>)
 8001600:	6a1b      	ldr	r3, [r3, #32]
 8001602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1ed      	bne.n	80015e6 <FLASH_WaitForLastOperation+0x16>
      }
    }
  }
  
  /* Access to SECSR or NSSR registers depends on operation type */
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
 800160a:	4b13      	ldr	r3, [pc, #76]	; (8001658 <FLASH_WaitForLastOperation+0x88>)
 800160c:	613b      	str	r3, [r7, #16]

  /* Check FLASH operation error flags */
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	f242 03fa 	movw	r3, #8442	; 0x20fa
 8001616:	4013      	ands	r3, r2
 8001618:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */ 

  if(error != 0u)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00a      	beq.n	8001636 <FLASH_WaitForLastOperation+0x66>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8001620:	4b0e      	ldr	r3, [pc, #56]	; (800165c <FLASH_WaitForLastOperation+0x8c>)
 8001622:	685a      	ldr	r2, [r3, #4]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	4313      	orrs	r3, r2
 8001628:	4a0c      	ldr	r2, [pc, #48]	; (800165c <FLASH_WaitForLastOperation+0x8c>)
 800162a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e009      	b.n	800164a <FLASH_WaitForLastOperation+0x7a>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	2b00      	cmp	r3, #0
 8001640:	d002      	beq.n	8001648 <FLASH_WaitForLastOperation+0x78>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	2201      	movs	r2, #1
 8001646:	601a      	str	r2, [r3, #0]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40022000 	.word	0x40022000
 8001658:	40022020 	.word	0x40022020
 800165c:	2000000c 	.word	0x2000000c

08001660 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001660:	b480      	push	{r7}
 8001662:	b089      	sub	sp, #36	; 0x24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	e9c7 2300 	strd	r2, r3, [r7]
  __IO uint32_t *reg;
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
  
  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 800166c:	4b16      	ldr	r3, [pc, #88]	; (80016c8 <FLASH_Program_DoubleWord+0x68>)
 800166e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001670:	f3ef 8310 	mrs	r3, PRIMASK
 8001674:	613b      	str	r3, [r7, #16]
  return(result);
 8001676:	693b      	ldr	r3, [r7, #16]

  /* Disable interrupts to avoid any interruption during the double word programming */
  primask_bit = __get_PRIMASK();
 8001678:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 800167a:	b672      	cpsid	i
}
 800167c:	bf00      	nop
  __disable_irq();

  /* Set PG bit */
  SET_BIT((*reg), FLASH_NSCR_NSPG);
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f043 0201 	orr.w	r2, r3, #1
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	601a      	str	r2, [r3, #0]

  /* Program first word */
  *(uint32_t*)Address = (uint32_t)Data;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001690:	f3bf 8f6f 	isb	sy
}
 8001694:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t*)(Address+4U) = (uint32_t)(Data >> 32U);
 8001696:	e9d7 0100 	ldrd	r0, r1, [r7]
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	f04f 0300 	mov.w	r3, #0
 80016a2:	000a      	movs	r2, r1
 80016a4:	2300      	movs	r3, #0
 80016a6:	68f9      	ldr	r1, [r7, #12]
 80016a8:	3104      	adds	r1, #4
 80016aa:	4613      	mov	r3, r2
 80016ac:	600b      	str	r3, [r1, #0]
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	f383 8810 	msr	PRIMASK, r3
}
 80016b8:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 80016ba:	bf00      	nop
 80016bc:	3724      	adds	r7, #36	; 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop
 80016c8:	40022028 	.word	0x40022028

080016cc <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b086      	sub	sp, #24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80016d6:	4b33      	ldr	r3, [pc, #204]	; (80017a4 <HAL_FLASHEx_Erase+0xd8>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d101      	bne.n	80016e2 <HAL_FLASHEx_Erase+0x16>
 80016de:	2302      	movs	r3, #2
 80016e0:	e05c      	b.n	800179c <HAL_FLASHEx_Erase+0xd0>
 80016e2:	4b30      	ldr	r3, [pc, #192]	; (80017a4 <HAL_FLASHEx_Erase+0xd8>)
 80016e4:	2201      	movs	r2, #1
 80016e6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016e8:	4b2e      	ldr	r3, [pc, #184]	; (80017a4 <HAL_FLASHEx_Erase+0xd8>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80016ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016f2:	f7ff ff6d 	bl	80015d0 <FLASH_WaitForLastOperation>
 80016f6:	4603      	mov	r3, r0
 80016f8:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80016fa:	7dfb      	ldrb	r3, [r7, #23]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d149      	bne.n	8001794 <HAL_FLASHEx_Erase+0xc8>
  {
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a27      	ldr	r2, [pc, #156]	; (80017a4 <HAL_FLASHEx_Erase+0xd8>)
 8001706:	6093      	str	r3, [r2, #8]

    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8001708:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <HAL_FLASHEx_Erase+0xdc>)
 800170a:	60fb      	str	r3, [r7, #12]

    if ((pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 800170c:	4b25      	ldr	r3, [pc, #148]	; (80017a4 <HAL_FLASHEx_Erase+0xd8>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001714:	f248 0204 	movw	r2, #32772	; 0x8004
 8001718:	4293      	cmp	r3, r2
 800171a:	d10b      	bne.n	8001734 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	4618      	mov	r0, r3
 8001722:	f000 f843 	bl	80017ac <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001726:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800172a:	f7ff ff51 	bl	80015d0 <FLASH_WaitForLastOperation>
 800172e:	4603      	mov	r3, r0
 8001730:	75fb      	strb	r3, [r7, #23]
 8001732:	e025      	b.n	8001780 <HAL_FLASHEx_Erase+0xb4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	f04f 32ff 	mov.w	r2, #4294967295
 800173a:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	e015      	b.n	8001770 <HAL_FLASHEx_Erase+0xa4>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	4619      	mov	r1, r3
 800174a:	6938      	ldr	r0, [r7, #16]
 800174c:	f000 f86a 	bl	8001824 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001750:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001754:	f7ff ff3c 	bl	80015d0 <FLASH_WaitForLastOperation>
 8001758:	4603      	mov	r3, r0
 800175a:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	601a      	str	r2, [r3, #0]
          break;
 8001768:	e00a      	b.n	8001780 <HAL_FLASHEx_Erase+0xb4>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	3301      	adds	r3, #1
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	689a      	ldr	r2, [r3, #8]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	4413      	add	r3, r2
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	429a      	cmp	r2, r3
 800177e:	d3e1      	bcc.n	8001744 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	4b07      	ldr	r3, [pc, #28]	; (80017a4 <HAL_FLASHEx_Erase+0xd8>)
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800178c:	43db      	mvns	r3, r3
 800178e:	401a      	ands	r2, r3
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001794:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <HAL_FLASHEx_Erase+0xd8>)
 8001796:	2200      	movs	r2, #0
 8001798:	701a      	strb	r2, [r3, #0]

  return status;
 800179a:	7dfb      	ldrb	r3, [r7, #23]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	2000000c 	.word	0x2000000c
 80017a8:	40022028 	.word	0x40022028

080017ac <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  primask_bit = __get_PRIMASK();
  __disable_irq();
#endif
  
  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 80017b4:	4b19      	ldr	r3, [pc, #100]	; (800181c <FLASH_MassErase+0x70>)
 80017b6:	60fb      	str	r3, [r7, #12]

  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80017b8:	4b19      	ldr	r3, [pc, #100]	; (8001820 <FLASH_MassErase+0x74>)
 80017ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d016      	beq.n	80017f2 <FLASH_MassErase+0x46>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d005      	beq.n	80017da <FLASH_MassErase+0x2e>
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER1);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f043 0204 	orr.w	r2, r3, #4
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	601a      	str	r2, [r3, #0]
    }

    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f003 0302 	and.w	r3, r3, #2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00e      	beq.n	8001802 <FLASH_MassErase+0x56>
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER2);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	e007      	b.n	8001802 <FLASH_MassErase+0x56>
    }
  }
  else
  {
    SET_BIT((*reg), (FLASH_NSCR_NSMER1 | FLASH_NSCR_NSMER2));
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017fa:	f043 0304 	orr.w	r3, r3, #4
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	6013      	str	r3, [r2, #0]
  }

  /* Proceed to erase all sectors */
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	601a      	str	r2, [r3, #0]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
#endif
}
 800180e:	bf00      	nop
 8001810:	3714      	adds	r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40022028 	.word	0x40022028
 8001820:	40022000 	.word	0x40022000

08001824 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  primask_bit = __get_PRIMASK();
  __disable_irq();
#endif

  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 800182e:	4b1d      	ldr	r3, [pc, #116]	; (80018a4 <FLASH_PageErase+0x80>)
 8001830:	60fb      	str	r3, [r7, #12]

  if(READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 8001832:	4b1d      	ldr	r3, [pc, #116]	; (80018a8 <FLASH_PageErase+0x84>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001836:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d106      	bne.n	800184c <FLASH_PageErase+0x28>
  {
    CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	e011      	b.n	8001870 <FLASH_PageErase+0x4c>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	2b00      	cmp	r3, #0
 8001854:	d006      	beq.n	8001864 <FLASH_PageErase+0x40>
    {
      CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	e005      	b.n	8001870 <FLASH_PageErase+0x4c>
    }
    else
    {
      SET_BIT((*reg), FLASH_NSCR_NSBKER);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Proceed to erase the page */
  MODIFY_REG((*reg), (FLASH_NSCR_NSPNB | FLASH_NSCR_NSPER), ((Page << FLASH_NSCR_NSPNB_Pos) | FLASH_NSCR_NSPER));
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8001878:	f023 0302 	bic.w	r3, r3, #2
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	00d2      	lsls	r2, r2, #3
 8001880:	4313      	orrs	r3, r2
 8001882:	f043 0202 	orr.w	r2, r3, #2
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	601a      	str	r2, [r3, #0]
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	601a      	str	r2, [r3, #0]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
#endif
}
 8001896:	bf00      	nop
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	40022028 	.word	0x40022028
 80018a8:	40022000 	.word	0x40022000

080018ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b087      	sub	sp, #28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 80018b6:	2300      	movs	r3, #0
 80018b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018ba:	e158      	b.n	8001b6e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	2101      	movs	r1, #1
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	fa01 f303 	lsl.w	r3, r1, r3
 80018c8:	4013      	ands	r3, r2
 80018ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f000 814a 	beq.w	8001b68 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 0303 	and.w	r3, r3, #3
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d005      	beq.n	80018ec <HAL_GPIO_Init+0x40>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f003 0303 	and.w	r3, r3, #3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d130      	bne.n	800194e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	2203      	movs	r2, #3
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	4013      	ands	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	68da      	ldr	r2, [r3, #12]
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	4313      	orrs	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001922:	2201      	movs	r2, #1
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fa02 f303 	lsl.w	r3, r2, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	091b      	lsrs	r3, r3, #4
 8001938:	f003 0201 	and.w	r2, r3, #1
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	fa02 f303 	lsl.w	r3, r2, r3
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	f003 0303 	and.w	r3, r3, #3
 8001956:	2b03      	cmp	r3, #3
 8001958:	d017      	beq.n	800198a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	2203      	movs	r2, #3
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	4013      	ands	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4313      	orrs	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	2b02      	cmp	r3, #2
 8001994:	d123      	bne.n	80019de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	08da      	lsrs	r2, r3, #3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3208      	adds	r2, #8
 800199e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	220f      	movs	r2, #15
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4013      	ands	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	691a      	ldr	r2, [r3, #16]
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	f003 0307 	and.w	r3, r3, #7
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	08da      	lsrs	r2, r3, #3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3208      	adds	r2, #8
 80019d8:	6939      	ldr	r1, [r7, #16]
 80019da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	2203      	movs	r2, #3
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43db      	mvns	r3, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4013      	ands	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f003 0203 	and.w	r2, r3, #3
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f000 80a4 	beq.w	8001b68 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8001a20:	4a5a      	ldr	r2, [pc, #360]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	089b      	lsrs	r3, r3, #2
 8001a26:	3318      	adds	r3, #24
 8001a28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a2c:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	f003 0303 	and.w	r3, r3, #3
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	220f      	movs	r2, #15
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	4013      	ands	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	4a52      	ldr	r2, [pc, #328]	; (8001b90 <HAL_GPIO_Init+0x2e4>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d025      	beq.n	8001a98 <HAL_GPIO_Init+0x1ec>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4a51      	ldr	r2, [pc, #324]	; (8001b94 <HAL_GPIO_Init+0x2e8>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d01f      	beq.n	8001a94 <HAL_GPIO_Init+0x1e8>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4a50      	ldr	r2, [pc, #320]	; (8001b98 <HAL_GPIO_Init+0x2ec>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d019      	beq.n	8001a90 <HAL_GPIO_Init+0x1e4>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a4f      	ldr	r2, [pc, #316]	; (8001b9c <HAL_GPIO_Init+0x2f0>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d013      	beq.n	8001a8c <HAL_GPIO_Init+0x1e0>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4a4e      	ldr	r2, [pc, #312]	; (8001ba0 <HAL_GPIO_Init+0x2f4>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d00d      	beq.n	8001a88 <HAL_GPIO_Init+0x1dc>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4a4d      	ldr	r2, [pc, #308]	; (8001ba4 <HAL_GPIO_Init+0x2f8>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d007      	beq.n	8001a84 <HAL_GPIO_Init+0x1d8>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	4a4c      	ldr	r2, [pc, #304]	; (8001ba8 <HAL_GPIO_Init+0x2fc>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d101      	bne.n	8001a80 <HAL_GPIO_Init+0x1d4>
 8001a7c:	2306      	movs	r3, #6
 8001a7e:	e00c      	b.n	8001a9a <HAL_GPIO_Init+0x1ee>
 8001a80:	2307      	movs	r3, #7
 8001a82:	e00a      	b.n	8001a9a <HAL_GPIO_Init+0x1ee>
 8001a84:	2305      	movs	r3, #5
 8001a86:	e008      	b.n	8001a9a <HAL_GPIO_Init+0x1ee>
 8001a88:	2304      	movs	r3, #4
 8001a8a:	e006      	b.n	8001a9a <HAL_GPIO_Init+0x1ee>
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e004      	b.n	8001a9a <HAL_GPIO_Init+0x1ee>
 8001a90:	2302      	movs	r3, #2
 8001a92:	e002      	b.n	8001a9a <HAL_GPIO_Init+0x1ee>
 8001a94:	2301      	movs	r3, #1
 8001a96:	e000      	b.n	8001a9a <HAL_GPIO_Init+0x1ee>
 8001a98:	2300      	movs	r3, #0
 8001a9a:	697a      	ldr	r2, [r7, #20]
 8001a9c:	f002 0203 	and.w	r2, r2, #3
 8001aa0:	00d2      	lsls	r2, r2, #3
 8001aa2:	4093      	lsls	r3, r2
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8001aaa:	4938      	ldr	r1, [pc, #224]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	089b      	lsrs	r3, r3, #2
 8001ab0:	3318      	adds	r3, #24
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ab8:	4b34      	ldr	r3, [pc, #208]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001ad4:	693a      	ldr	r2, [r7, #16]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001adc:	4a2b      	ldr	r2, [pc, #172]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001ae2:	4b2a      	ldr	r3, [pc, #168]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	43db      	mvns	r3, r3
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	4013      	ands	r3, r2
 8001af0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b06:	4a21      	ldr	r2, [pc, #132]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b0c:	4b1f      	ldr	r3, [pc, #124]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001b0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b32:	4a16      	ldr	r2, [pc, #88]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 8001b3a:	4b14      	ldr	r3, [pc, #80]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001b3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	43db      	mvns	r3, r3
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b60:	4a0a      	ldr	r2, [pc, #40]	; (8001b8c <HAL_GPIO_Init+0x2e0>)
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	fa22 f303 	lsr.w	r3, r2, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f47f ae9f 	bne.w	80018bc <HAL_GPIO_Init+0x10>
  }
}
 8001b7e:	bf00      	nop
 8001b80:	bf00      	nop
 8001b82:	371c      	adds	r7, #28
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	4002f400 	.word	0x4002f400
 8001b90:	42020000 	.word	0x42020000
 8001b94:	42020400 	.word	0x42020400
 8001b98:	42020800 	.word	0x42020800
 8001b9c:	42020c00 	.word	0x42020c00
 8001ba0:	42021000 	.word	0x42021000
 8001ba4:	42021400 	.word	0x42021400
 8001ba8:	42021800 	.word	0x42021800

08001bac <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8001bb0:	4b04      	ldr	r3, [pc, #16]	; (8001bc4 <HAL_PWREx_GetVoltageRange+0x18>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40007000 	.word	0x40007000

08001bc8 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8001bd0:	4b27      	ldr	r3, [pc, #156]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001bd8:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8001bda:	f000 f861 	bl	8001ca0 <HAL_PWREx_SMPS_GetEffectiveMode>
 8001bde:	4603      	mov	r3, r0
 8001be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001be4:	d101      	bne.n	8001bea <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e03e      	b.n	8001c68 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8001bea:	4b21      	ldr	r3, [pc, #132]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001bf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001bf6:	d101      	bne.n	8001bfc <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e035      	b.n	8001c68 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d101      	bne.n	8001c08 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	e02f      	b.n	8001c68 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001c08:	4b19      	ldr	r3, [pc, #100]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001c10:	4917      	ldr	r1, [pc, #92]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8001c18:	4b16      	ldr	r3, [pc, #88]	; (8001c74 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	095b      	lsrs	r3, r3, #5
 8001c1e:	4a16      	ldr	r2, [pc, #88]	; (8001c78 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8001c20:	fba2 2303 	umull	r2, r3, r2, r3
 8001c24:	09db      	lsrs	r3, r3, #7
 8001c26:	2232      	movs	r2, #50	; 0x32
 8001c28:	fb02 f303 	mul.w	r3, r2, r3
 8001c2c:	4a13      	ldr	r2, [pc, #76]	; (8001c7c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8001c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c32:	08db      	lsrs	r3, r3, #3
 8001c34:	3301      	adds	r3, #1
 8001c36:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c38:	e002      	b.n	8001c40 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	3b01      	subs	r3, #1
 8001c3e:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c40:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c42:	695b      	ldr	r3, [r3, #20]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c4c:	d102      	bne.n	8001c54 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d1f2      	bne.n	8001c3a <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c60:	d101      	bne.n	8001c66 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e000      	b.n	8001c68 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3710      	adds	r7, #16
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40007000 	.word	0x40007000
 8001c74:	20000000 	.word	0x20000000
 8001c78:	0a7c5ac5 	.word	0x0a7c5ac5
 8001c7c:	cccccccd 	.word	0xcccccccd

08001c80 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	4a04      	ldr	r2, [pc, #16]	; (8001c9c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001c8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c8e:	6053      	str	r3, [r2, #4]
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40007000 	.word	0x40007000

08001ca0 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8001cb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cba:	607b      	str	r3, [r7, #4]
 8001cbc:	e00a      	b.n	8001cd4 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d103      	bne.n	8001cd0 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8001cc8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	e001      	b.n	8001cd4 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8001cd4:	687b      	ldr	r3, [r7, #4]
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	40007000 	.word	0x40007000

08001ce8 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d102      	bne.n	8001cfc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	f000 bcc2 	b.w	8002680 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cfc:	4b99      	ldr	r3, [pc, #612]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 030c 	and.w	r3, r3, #12
 8001d04:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d06:	4b97      	ldr	r3, [pc, #604]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0310 	and.w	r3, r3, #16
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	f000 80e9 	beq.w	8001ef0 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d006      	beq.n	8001d32 <HAL_RCC_OscConfig+0x4a>
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	2b0c      	cmp	r3, #12
 8001d28:	f040 8083 	bne.w	8001e32 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d17f      	bne.n	8001e32 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d32:	4b8c      	ldr	r3, [pc, #560]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d006      	beq.n	8001d4c <HAL_RCC_OscConfig+0x64>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d102      	bne.n	8001d4c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	f000 bc9a 	b.w	8002680 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d50:	4b84      	ldr	r3, [pc, #528]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0308 	and.w	r3, r3, #8
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d004      	beq.n	8001d66 <HAL_RCC_OscConfig+0x7e>
 8001d5c:	4b81      	ldr	r3, [pc, #516]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d64:	e005      	b.n	8001d72 <HAL_RCC_OscConfig+0x8a>
 8001d66:	4b7f      	ldr	r3, [pc, #508]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001d68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d6c:	091b      	lsrs	r3, r3, #4
 8001d6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d224      	bcs.n	8001dc0 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 fe9c 	bl	8002ab8 <RCC_SetFlashLatencyFromMSIRange>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d002      	beq.n	8001d8c <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	f000 bc7a 	b.w	8002680 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d8c:	4b75      	ldr	r3, [pc, #468]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a74      	ldr	r2, [pc, #464]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001d92:	f043 0308 	orr.w	r3, r3, #8
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	4b72      	ldr	r3, [pc, #456]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da4:	496f      	ldr	r1, [pc, #444]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001daa:	4b6e      	ldr	r3, [pc, #440]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a1b      	ldr	r3, [r3, #32]
 8001db6:	021b      	lsls	r3, r3, #8
 8001db8:	496a      	ldr	r1, [pc, #424]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	604b      	str	r3, [r1, #4]
 8001dbe:	e026      	b.n	8001e0e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dc0:	4b68      	ldr	r3, [pc, #416]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a67      	ldr	r2, [pc, #412]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001dc6:	f043 0308 	orr.w	r3, r3, #8
 8001dca:	6013      	str	r3, [r2, #0]
 8001dcc:	4b65      	ldr	r3, [pc, #404]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd8:	4962      	ldr	r1, [pc, #392]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dde:	4b61      	ldr	r3, [pc, #388]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	021b      	lsls	r3, r3, #8
 8001dec:	495d      	ldr	r1, [pc, #372]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d10a      	bne.n	8001e0e <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f000 fe5b 	bl	8002ab8 <RCC_SetFlashLatencyFromMSIRange>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d002      	beq.n	8001e0e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	f000 bc39 	b.w	8002680 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001e0e:	f000 fe17 	bl	8002a40 <HAL_RCC_GetHCLKFreq>
 8001e12:	4603      	mov	r3, r0
 8001e14:	4a54      	ldr	r2, [pc, #336]	; (8001f68 <HAL_RCC_OscConfig+0x280>)
 8001e16:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e18:	4b54      	ldr	r3, [pc, #336]	; (8001f6c <HAL_RCC_OscConfig+0x284>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff f903 	bl	8001028 <HAL_InitTick>
 8001e22:	4603      	mov	r3, r0
 8001e24:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8001e26:	7bfb      	ldrb	r3, [r7, #15]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d060      	beq.n	8001eee <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8001e2c:	7bfb      	ldrb	r3, [r7, #15]
 8001e2e:	f000 bc27 	b.w	8002680 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d039      	beq.n	8001eae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e3a:	4b4a      	ldr	r3, [pc, #296]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a49      	ldr	r2, [pc, #292]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e46:	f7ff f93f 	bl	80010c8 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e4c:	e00f      	b.n	8001e6e <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e4e:	f7ff f93b 	bl	80010c8 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d908      	bls.n	8001e6e <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e5c:	4b41      	ldr	r3, [pc, #260]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d102      	bne.n	8001e6e <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	f000 bc09 	b.w	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e6e:	4b3d      	ldr	r3, [pc, #244]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0302 	and.w	r3, r3, #2
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0e9      	beq.n	8001e4e <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e7a:	4b3a      	ldr	r3, [pc, #232]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a39      	ldr	r2, [pc, #228]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e80:	f043 0308 	orr.w	r3, r3, #8
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	4b37      	ldr	r3, [pc, #220]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	4934      	ldr	r1, [pc, #208]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e98:	4b32      	ldr	r3, [pc, #200]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	021b      	lsls	r3, r3, #8
 8001ea6:	492f      	ldr	r1, [pc, #188]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	604b      	str	r3, [r1, #4]
 8001eac:	e020      	b.n	8001ef0 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001eae:	4b2d      	ldr	r3, [pc, #180]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a2c      	ldr	r2, [pc, #176]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001eb4:	f023 0301 	bic.w	r3, r3, #1
 8001eb8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001eba:	f7ff f905 	bl	80010c8 <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ec0:	e00e      	b.n	8001ee0 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ec2:	f7ff f901 	bl	80010c8 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d907      	bls.n	8001ee0 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ed0:	4b24      	ldr	r3, [pc, #144]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e3cf      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ee0:	4b20      	ldr	r3, [pc, #128]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0302 	and.w	r3, r3, #2
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1ea      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x1da>
 8001eec:	e000      	b.n	8001ef0 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001eee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d07e      	beq.n	8001ffa <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	2b08      	cmp	r3, #8
 8001f00:	d005      	beq.n	8001f0e <HAL_RCC_OscConfig+0x226>
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	2b0c      	cmp	r3, #12
 8001f06:	d10e      	bne.n	8001f26 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	2b03      	cmp	r3, #3
 8001f0c:	d10b      	bne.n	8001f26 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f0e:	4b15      	ldr	r3, [pc, #84]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d06e      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x310>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d16a      	bne.n	8001ff8 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e3ac      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f2e:	d106      	bne.n	8001f3e <HAL_RCC_OscConfig+0x256>
 8001f30:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a0b      	ldr	r2, [pc, #44]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001f36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f3a:	6013      	str	r3, [r2, #0]
 8001f3c:	e024      	b.n	8001f88 <HAL_RCC_OscConfig+0x2a0>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f46:	d113      	bne.n	8001f70 <HAL_RCC_OscConfig+0x288>
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a05      	ldr	r2, [pc, #20]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001f4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f52:	6013      	str	r3, [r2, #0]
 8001f54:	4b03      	ldr	r3, [pc, #12]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a02      	ldr	r2, [pc, #8]	; (8001f64 <HAL_RCC_OscConfig+0x27c>)
 8001f5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f5e:	6013      	str	r3, [r2, #0]
 8001f60:	e012      	b.n	8001f88 <HAL_RCC_OscConfig+0x2a0>
 8001f62:	bf00      	nop
 8001f64:	40021000 	.word	0x40021000
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	20000004 	.word	0x20000004
 8001f70:	4b8b      	ldr	r3, [pc, #556]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a8a      	ldr	r2, [pc, #552]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8001f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	4b88      	ldr	r3, [pc, #544]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a87      	ldr	r2, [pc, #540]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8001f82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d019      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f90:	f7ff f89a 	bl	80010c8 <HAL_GetTick>
 8001f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f96:	e00e      	b.n	8001fb6 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f98:	f7ff f896 	bl	80010c8 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b64      	cmp	r3, #100	; 0x64
 8001fa4:	d907      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fa6:	4b7e      	ldr	r3, [pc, #504]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d101      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e364      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fb6:	4b7a      	ldr	r3, [pc, #488]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0ea      	beq.n	8001f98 <HAL_RCC_OscConfig+0x2b0>
 8001fc2:	e01a      	b.n	8001ffa <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc4:	f7ff f880 	bl	80010c8 <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fca:	e00e      	b.n	8001fea <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fcc:	f7ff f87c 	bl	80010c8 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b64      	cmp	r3, #100	; 0x64
 8001fd8:	d907      	bls.n	8001fea <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fda:	4b71      	ldr	r3, [pc, #452]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e34a      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fea:	4b6d      	ldr	r3, [pc, #436]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1ea      	bne.n	8001fcc <HAL_RCC_OscConfig+0x2e4>
 8001ff6:	e000      	b.n	8001ffa <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b00      	cmp	r3, #0
 8002004:	d06c      	beq.n	80020e0 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	2b04      	cmp	r3, #4
 800200a:	d005      	beq.n	8002018 <HAL_RCC_OscConfig+0x330>
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	2b0c      	cmp	r3, #12
 8002010:	d119      	bne.n	8002046 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	2b02      	cmp	r3, #2
 8002016:	d116      	bne.n	8002046 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002018:	4b61      	ldr	r3, [pc, #388]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002020:	2b00      	cmp	r3, #0
 8002022:	d005      	beq.n	8002030 <HAL_RCC_OscConfig+0x348>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e327      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002030:	4b5b      	ldr	r3, [pc, #364]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	061b      	lsls	r3, r3, #24
 800203e:	4958      	ldr	r1, [pc, #352]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002040:	4313      	orrs	r3, r2
 8002042:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002044:	e04c      	b.n	80020e0 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d029      	beq.n	80020a2 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800204e:	4b54      	ldr	r3, [pc, #336]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a53      	ldr	r2, [pc, #332]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002058:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205a:	f7ff f835 	bl	80010c8 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002060:	e00e      	b.n	8002080 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002062:	f7ff f831 	bl	80010c8 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d907      	bls.n	8002080 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002070:	4b4b      	ldr	r3, [pc, #300]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002078:	2b00      	cmp	r3, #0
 800207a:	d101      	bne.n	8002080 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e2ff      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002080:	4b47      	ldr	r3, [pc, #284]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002088:	2b00      	cmp	r3, #0
 800208a:	d0ea      	beq.n	8002062 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800208c:	4b44      	ldr	r3, [pc, #272]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	061b      	lsls	r3, r3, #24
 800209a:	4941      	ldr	r1, [pc, #260]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 800209c:	4313      	orrs	r3, r2
 800209e:	604b      	str	r3, [r1, #4]
 80020a0:	e01e      	b.n	80020e0 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020a2:	4b3f      	ldr	r3, [pc, #252]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a3e      	ldr	r2, [pc, #248]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 80020a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ae:	f7ff f80b 	bl	80010c8 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020b4:	e00e      	b.n	80020d4 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020b6:	f7ff f807 	bl	80010c8 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d907      	bls.n	80020d4 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020c4:	4b36      	ldr	r3, [pc, #216]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e2d5      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020d4:	4b32      	ldr	r3, [pc, #200]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d1ea      	bne.n	80020b6 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0308 	and.w	r3, r3, #8
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d062      	beq.n	80021b2 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d038      	beq.n	8002166 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d108      	bne.n	800210e <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 80020fc:	4b28      	ldr	r3, [pc, #160]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 80020fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002102:	4a27      	ldr	r2, [pc, #156]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002104:	f023 0310 	bic.w	r3, r3, #16
 8002108:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 800210c:	e007      	b.n	800211e <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 800210e:	4b24      	ldr	r3, [pc, #144]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002110:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002114:	4a22      	ldr	r2, [pc, #136]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002116:	f043 0310 	orr.w	r3, r3, #16
 800211a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800211e:	4b20      	ldr	r3, [pc, #128]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002120:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002124:	4a1e      	ldr	r2, [pc, #120]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002126:	f043 0301 	orr.w	r3, r3, #1
 800212a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212e:	f7fe ffcb 	bl	80010c8 <HAL_GetTick>
 8002132:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002134:	e00f      	b.n	8002156 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002136:	f7fe ffc7 	bl	80010c8 <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b07      	cmp	r3, #7
 8002142:	d908      	bls.n	8002156 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002144:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002146:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8002152:	2303      	movs	r3, #3
 8002154:	e294      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002156:	4b12      	ldr	r3, [pc, #72]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002158:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0e8      	beq.n	8002136 <HAL_RCC_OscConfig+0x44e>
 8002164:	e025      	b.n	80021b2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002166:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 8002168:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800216c:	4a0c      	ldr	r2, [pc, #48]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 800216e:	f023 0301 	bic.w	r3, r3, #1
 8002172:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002176:	f7fe ffa7 	bl	80010c8 <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800217c:	e012      	b.n	80021a4 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800217e:	f7fe ffa3 	bl	80010c8 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b07      	cmp	r3, #7
 800218a:	d90b      	bls.n	80021a4 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800218c:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <HAL_RCC_OscConfig+0x4b8>)
 800218e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d004      	beq.n	80021a4 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e270      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021a4:	4ba8      	ldr	r3, [pc, #672]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80021a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d1e5      	bne.n	800217e <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f000 812d 	beq.w	800241a <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021c0:	2300      	movs	r3, #0
 80021c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80021c4:	4ba0      	ldr	r3, [pc, #640]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80021c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d10d      	bne.n	80021ec <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021d0:	4b9d      	ldr	r3, [pc, #628]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80021d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021d4:	4a9c      	ldr	r2, [pc, #624]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80021d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021da:	6593      	str	r3, [r2, #88]	; 0x58
 80021dc:	4b9a      	ldr	r3, [pc, #616]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80021de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e4:	60bb      	str	r3, [r7, #8]
 80021e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021e8:	2301      	movs	r3, #1
 80021ea:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021ec:	4b97      	ldr	r3, [pc, #604]	; (800244c <HAL_RCC_OscConfig+0x764>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d11e      	bne.n	8002236 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021f8:	4b94      	ldr	r3, [pc, #592]	; (800244c <HAL_RCC_OscConfig+0x764>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a93      	ldr	r2, [pc, #588]	; (800244c <HAL_RCC_OscConfig+0x764>)
 80021fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002202:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002204:	f7fe ff60 	bl	80010c8 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800220a:	e00e      	b.n	800222a <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800220c:	f7fe ff5c 	bl	80010c8 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	2b02      	cmp	r3, #2
 8002218:	d907      	bls.n	800222a <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800221a:	4b8c      	ldr	r3, [pc, #560]	; (800244c <HAL_RCC_OscConfig+0x764>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e22a      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800222a:	4b88      	ldr	r3, [pc, #544]	; (800244c <HAL_RCC_OscConfig+0x764>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002232:	2b00      	cmp	r3, #0
 8002234:	d0ea      	beq.n	800220c <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	2b00      	cmp	r3, #0
 8002240:	d01f      	beq.n	8002282 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	f003 0304 	and.w	r3, r3, #4
 800224a:	2b00      	cmp	r3, #0
 800224c:	d010      	beq.n	8002270 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800224e:	4b7e      	ldr	r3, [pc, #504]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002254:	4a7c      	ldr	r2, [pc, #496]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002256:	f043 0304 	orr.w	r3, r3, #4
 800225a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800225e:	4b7a      	ldr	r3, [pc, #488]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002264:	4a78      	ldr	r2, [pc, #480]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002266:	f043 0301 	orr.w	r3, r3, #1
 800226a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800226e:	e018      	b.n	80022a2 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002270:	4b75      	ldr	r3, [pc, #468]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002276:	4a74      	ldr	r2, [pc, #464]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002280:	e00f      	b.n	80022a2 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002282:	4b71      	ldr	r3, [pc, #452]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002288:	4a6f      	ldr	r2, [pc, #444]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 800228a:	f023 0301 	bic.w	r3, r3, #1
 800228e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002292:	4b6d      	ldr	r3, [pc, #436]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002294:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002298:	4a6b      	ldr	r2, [pc, #428]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 800229a:	f023 0304 	bic.w	r3, r3, #4
 800229e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d068      	beq.n	800237c <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022aa:	f7fe ff0d 	bl	80010c8 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022b0:	e011      	b.n	80022d6 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b2:	f7fe ff09 	bl	80010c8 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d908      	bls.n	80022d6 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022c4:	4b60      	ldr	r3, [pc, #384]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80022c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e1d4      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022d6:	4b5c      	ldr	r3, [pc, #368]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80022d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022dc:	f003 0302 	and.w	r3, r3, #2
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d0e6      	beq.n	80022b2 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d022      	beq.n	8002336 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80022f0:	4b55      	ldr	r3, [pc, #340]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80022f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022f6:	4a54      	ldr	r2, [pc, #336]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80022f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002300:	e011      	b.n	8002326 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002302:	f7fe fee1 	bl	80010c8 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002310:	4293      	cmp	r3, r2
 8002312:	d908      	bls.n	8002326 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002314:	4b4c      	ldr	r3, [pc, #304]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002316:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800231a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e1ac      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002326:	4b48      	ldr	r3, [pc, #288]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002328:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0e6      	beq.n	8002302 <HAL_RCC_OscConfig+0x61a>
 8002334:	e068      	b.n	8002408 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002336:	4b44      	ldr	r3, [pc, #272]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233c:	4a42      	ldr	r2, [pc, #264]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 800233e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002342:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002346:	e011      	b.n	800236c <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002348:	f7fe febe 	bl	80010c8 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	f241 3288 	movw	r2, #5000	; 0x1388
 8002356:	4293      	cmp	r3, r2
 8002358:	d908      	bls.n	800236c <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800235a:	4b3b      	ldr	r3, [pc, #236]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 800235c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002360:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8002368:	2303      	movs	r3, #3
 800236a:	e189      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800236c:	4b36      	ldr	r3, [pc, #216]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 800236e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002372:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1e6      	bne.n	8002348 <HAL_RCC_OscConfig+0x660>
 800237a:	e045      	b.n	8002408 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237c:	f7fe fea4 	bl	80010c8 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002382:	e011      	b.n	80023a8 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002384:	f7fe fea0 	bl	80010c8 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002392:	4293      	cmp	r3, r2
 8002394:	d908      	bls.n	80023a8 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002396:	4b2c      	ldr	r3, [pc, #176]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e16b      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023a8:	4b27      	ldr	r3, [pc, #156]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80023aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1e6      	bne.n	8002384 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80023b6:	4b24      	ldr	r3, [pc, #144]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80023b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d021      	beq.n	8002408 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80023c4:	4b20      	ldr	r3, [pc, #128]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80023c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ca:	4a1f      	ldr	r2, [pc, #124]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80023cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80023d4:	e011      	b.n	80023fa <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7fe fe77 	bl	80010c8 <HAL_GetTick>
 80023da:	4602      	mov	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d908      	bls.n	80023fa <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80023e8:	4b17      	ldr	r3, [pc, #92]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80023ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e142      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80023fa:	4b13      	ldr	r3, [pc, #76]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 80023fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002400:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1e6      	bne.n	80023d6 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002408:	7ffb      	ldrb	r3, [r7, #31]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d105      	bne.n	800241a <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800240e:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002412:	4a0d      	ldr	r2, [pc, #52]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002414:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002418:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0320 	and.w	r3, r3, #32
 8002422:	2b00      	cmp	r3, #0
 8002424:	d04f      	beq.n	80024c6 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242a:	2b00      	cmp	r3, #0
 800242c:	d028      	beq.n	8002480 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800242e:	4b06      	ldr	r3, [pc, #24]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002430:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002434:	4a04      	ldr	r2, [pc, #16]	; (8002448 <HAL_RCC_OscConfig+0x760>)
 8002436:	f043 0301 	orr.w	r3, r3, #1
 800243a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243e:	f7fe fe43 	bl	80010c8 <HAL_GetTick>
 8002442:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002444:	e014      	b.n	8002470 <HAL_RCC_OscConfig+0x788>
 8002446:	bf00      	nop
 8002448:	40021000 	.word	0x40021000
 800244c:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002450:	f7fe fe3a 	bl	80010c8 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d908      	bls.n	8002470 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800245e:	4b8a      	ldr	r3, [pc, #552]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 8002460:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e107      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002470:	4b85      	ldr	r3, [pc, #532]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 8002472:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d0e8      	beq.n	8002450 <HAL_RCC_OscConfig+0x768>
 800247e:	e022      	b.n	80024c6 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002480:	4b81      	ldr	r3, [pc, #516]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 8002482:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002486:	4a80      	ldr	r2, [pc, #512]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 8002488:	f023 0301 	bic.w	r3, r3, #1
 800248c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002490:	f7fe fe1a 	bl	80010c8 <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002496:	e00f      	b.n	80024b8 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002498:	f7fe fe16 	bl	80010c8 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d908      	bls.n	80024b8 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024a6:	4b78      	ldr	r3, [pc, #480]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80024a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024ac:	f003 0302 	and.w	r3, r3, #2
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e0e3      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024b8:	4b73      	ldr	r3, [pc, #460]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80024ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d1e8      	bne.n	8002498 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	f000 80d7 	beq.w	800267e <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024d0:	4b6d      	ldr	r3, [pc, #436]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f003 030c 	and.w	r3, r3, #12
 80024d8:	2b0c      	cmp	r3, #12
 80024da:	f000 8091 	beq.w	8002600 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d166      	bne.n	80025b4 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e6:	4b68      	ldr	r3, [pc, #416]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a67      	ldr	r2, [pc, #412]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80024ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f2:	f7fe fde9 	bl	80010c8 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024f8:	e00e      	b.n	8002518 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024fa:	f7fe fde5 	bl	80010c8 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b02      	cmp	r3, #2
 8002506:	d907      	bls.n	8002518 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002508:	4b5f      	ldr	r3, [pc, #380]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e0b3      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002518:	4b5b      	ldr	r3, [pc, #364]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1ea      	bne.n	80024fa <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002524:	4b58      	ldr	r3, [pc, #352]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 8002526:	68da      	ldr	r2, [r3, #12]
 8002528:	4b58      	ldr	r3, [pc, #352]	; (800268c <HAL_RCC_OscConfig+0x9a4>)
 800252a:	4013      	ands	r3, r2
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002534:	3a01      	subs	r2, #1
 8002536:	0112      	lsls	r2, r2, #4
 8002538:	4311      	orrs	r1, r2
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800253e:	0212      	lsls	r2, r2, #8
 8002540:	4311      	orrs	r1, r2
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002546:	0852      	lsrs	r2, r2, #1
 8002548:	3a01      	subs	r2, #1
 800254a:	0552      	lsls	r2, r2, #21
 800254c:	4311      	orrs	r1, r2
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002552:	0852      	lsrs	r2, r2, #1
 8002554:	3a01      	subs	r2, #1
 8002556:	0652      	lsls	r2, r2, #25
 8002558:	4311      	orrs	r1, r2
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800255e:	06d2      	lsls	r2, r2, #27
 8002560:	430a      	orrs	r2, r1
 8002562:	4949      	ldr	r1, [pc, #292]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 8002564:	4313      	orrs	r3, r2
 8002566:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002568:	4b47      	ldr	r3, [pc, #284]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a46      	ldr	r2, [pc, #280]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 800256e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002572:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002574:	4b44      	ldr	r3, [pc, #272]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 8002576:	68db      	ldr	r3, [r3, #12]
 8002578:	4a43      	ldr	r2, [pc, #268]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 800257a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800257e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002580:	f7fe fda2 	bl	80010c8 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002586:	e00e      	b.n	80025a6 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002588:	f7fe fd9e 	bl	80010c8 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d907      	bls.n	80025a6 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002596:	4b3c      	ldr	r3, [pc, #240]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e06c      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025a6:	4b38      	ldr	r3, [pc, #224]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0ea      	beq.n	8002588 <HAL_RCC_OscConfig+0x8a0>
 80025b2:	e064      	b.n	800267e <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b4:	4b34      	ldr	r3, [pc, #208]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a33      	ldr	r2, [pc, #204]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80025ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c0:	f7fe fd82 	bl	80010c8 <HAL_GetTick>
 80025c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025c6:	e00e      	b.n	80025e6 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c8:	f7fe fd7e 	bl	80010c8 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d907      	bls.n	80025e6 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025d6:	4b2c      	ldr	r3, [pc, #176]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e04c      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025e6:	4b28      	ldr	r3, [pc, #160]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1ea      	bne.n	80025c8 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80025f2:	4b25      	ldr	r3, [pc, #148]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80025f4:	68da      	ldr	r2, [r3, #12]
 80025f6:	4924      	ldr	r1, [pc, #144]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 80025f8:	4b25      	ldr	r3, [pc, #148]	; (8002690 <HAL_RCC_OscConfig+0x9a8>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	60cb      	str	r3, [r1, #12]
 80025fe:	e03e      	b.n	800267e <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	2b01      	cmp	r3, #1
 8002606:	d101      	bne.n	800260c <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e039      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800260c:	4b1e      	ldr	r3, [pc, #120]	; (8002688 <HAL_RCC_OscConfig+0x9a0>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	f003 0203 	and.w	r2, r3, #3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261c:	429a      	cmp	r2, r3
 800261e:	d12c      	bne.n	800267a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800262a:	3b01      	subs	r3, #1
 800262c:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800262e:	429a      	cmp	r2, r3
 8002630:	d123      	bne.n	800267a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800263c:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800263e:	429a      	cmp	r2, r3
 8002640:	d11b      	bne.n	800267a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800264c:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800264e:	429a      	cmp	r2, r3
 8002650:	d113      	bne.n	800267a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265c:	085b      	lsrs	r3, r3, #1
 800265e:	3b01      	subs	r3, #1
 8002660:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002662:	429a      	cmp	r2, r3
 8002664:	d109      	bne.n	800267a <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002670:	085b      	lsrs	r3, r3, #1
 8002672:	3b01      	subs	r3, #1
 8002674:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002676:	429a      	cmp	r2, r3
 8002678:	d001      	beq.n	800267e <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 800267a:	2301      	movs	r3, #1
 800267c:	e000      	b.n	8002680 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3720      	adds	r7, #32
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	40021000 	.word	0x40021000
 800268c:	019f800c 	.word	0x019f800c
 8002690:	feeefffc 	.word	0xfeeefffc

08002694 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e11c      	b.n	80028e6 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026ac:	4b90      	ldr	r3, [pc, #576]	; (80028f0 <HAL_RCC_ClockConfig+0x25c>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 030f 	and.w	r3, r3, #15
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d910      	bls.n	80026dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ba:	4b8d      	ldr	r3, [pc, #564]	; (80028f0 <HAL_RCC_ClockConfig+0x25c>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f023 020f 	bic.w	r2, r3, #15
 80026c2:	498b      	ldr	r1, [pc, #556]	; (80028f0 <HAL_RCC_ClockConfig+0x25c>)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ca:	4b89      	ldr	r3, [pc, #548]	; (80028f0 <HAL_RCC_ClockConfig+0x25c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d001      	beq.n	80026dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e104      	b.n	80028e6 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0302 	and.w	r3, r3, #2
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d010      	beq.n	800270a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	4b81      	ldr	r3, [pc, #516]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d908      	bls.n	800270a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f8:	4b7e      	ldr	r3, [pc, #504]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	497b      	ldr	r1, [pc, #492]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002706:	4313      	orrs	r3, r2
 8002708:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	f000 8085 	beq.w	8002822 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	2b03      	cmp	r3, #3
 800271e:	d11f      	bne.n	8002760 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002720:	4b74      	ldr	r3, [pc, #464]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e0da      	b.n	80028e6 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002730:	f000 fa26 	bl	8002b80 <RCC_GetSysClockFreqFromPLLSource>
 8002734:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	4a6f      	ldr	r2, [pc, #444]	; (80028f8 <HAL_RCC_ClockConfig+0x264>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d947      	bls.n	80027ce <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800273e:	4b6d      	ldr	r3, [pc, #436]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d141      	bne.n	80027ce <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800274a:	4b6a      	ldr	r3, [pc, #424]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002752:	4a68      	ldr	r2, [pc, #416]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002758:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	617b      	str	r3, [r7, #20]
 800275e:	e036      	b.n	80027ce <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	2b02      	cmp	r3, #2
 8002766:	d107      	bne.n	8002778 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002768:	4b62      	ldr	r3, [pc, #392]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d115      	bne.n	80027a0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e0b6      	b.n	80028e6 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d107      	bne.n	8002790 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002780:	4b5c      	ldr	r3, [pc, #368]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0302 	and.w	r3, r3, #2
 8002788:	2b00      	cmp	r3, #0
 800278a:	d109      	bne.n	80027a0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e0aa      	b.n	80028e6 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002790:	4b58      	ldr	r3, [pc, #352]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e0a2      	b.n	80028e6 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80027a0:	f000 f8b0 	bl	8002904 <HAL_RCC_GetSysClockFreq>
 80027a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	4a53      	ldr	r2, [pc, #332]	; (80028f8 <HAL_RCC_ClockConfig+0x264>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d90f      	bls.n	80027ce <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80027ae:	4b51      	ldr	r3, [pc, #324]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80027ba:	4b4e      	ldr	r3, [pc, #312]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027c2:	4a4c      	ldr	r2, [pc, #304]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80027c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80027ca:	2380      	movs	r3, #128	; 0x80
 80027cc:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027ce:	4b49      	ldr	r3, [pc, #292]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f023 0203 	bic.w	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	4946      	ldr	r1, [pc, #280]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027e0:	f7fe fc72 	bl	80010c8 <HAL_GetTick>
 80027e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e6:	e013      	b.n	8002810 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e8:	f7fe fc6e 	bl	80010c8 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d90a      	bls.n	8002810 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fa:	4b3e      	ldr	r3, [pc, #248]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f003 020c 	and.w	r2, r3, #12
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	429a      	cmp	r2, r3
 800280a:	d001      	beq.n	8002810 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 800280c:	2303      	movs	r3, #3
 800280e:	e06a      	b.n	80028e6 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002810:	4b38      	ldr	r3, [pc, #224]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f003 020c 	and.w	r2, r3, #12
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	429a      	cmp	r2, r3
 8002820:	d1e2      	bne.n	80027e8 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	2b80      	cmp	r3, #128	; 0x80
 8002826:	d105      	bne.n	8002834 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002828:	4b32      	ldr	r3, [pc, #200]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	4a31      	ldr	r2, [pc, #196]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 800282e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002832:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d010      	beq.n	8002862 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	4b2b      	ldr	r3, [pc, #172]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800284c:	429a      	cmp	r2, r3
 800284e:	d208      	bcs.n	8002862 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002850:	4b28      	ldr	r3, [pc, #160]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	4925      	ldr	r1, [pc, #148]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 800285e:	4313      	orrs	r3, r2
 8002860:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002862:	4b23      	ldr	r3, [pc, #140]	; (80028f0 <HAL_RCC_ClockConfig+0x25c>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 030f 	and.w	r3, r3, #15
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d210      	bcs.n	8002892 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002870:	4b1f      	ldr	r3, [pc, #124]	; (80028f0 <HAL_RCC_ClockConfig+0x25c>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f023 020f 	bic.w	r2, r3, #15
 8002878:	491d      	ldr	r1, [pc, #116]	; (80028f0 <HAL_RCC_ClockConfig+0x25c>)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	4313      	orrs	r3, r2
 800287e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002880:	4b1b      	ldr	r3, [pc, #108]	; (80028f0 <HAL_RCC_ClockConfig+0x25c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 030f 	and.w	r3, r3, #15
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	429a      	cmp	r2, r3
 800288c:	d001      	beq.n	8002892 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e029      	b.n	80028e6 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0304 	and.w	r3, r3, #4
 800289a:	2b00      	cmp	r3, #0
 800289c:	d008      	beq.n	80028b0 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800289e:	4b15      	ldr	r3, [pc, #84]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	4912      	ldr	r1, [pc, #72]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0308 	and.w	r3, r3, #8
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d009      	beq.n	80028d0 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028bc:	4b0d      	ldr	r3, [pc, #52]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	490a      	ldr	r1, [pc, #40]	; (80028f4 <HAL_RCC_ClockConfig+0x260>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80028d0:	f000 f8b6 	bl	8002a40 <HAL_RCC_GetHCLKFreq>
 80028d4:	4603      	mov	r3, r0
 80028d6:	4a09      	ldr	r2, [pc, #36]	; (80028fc <HAL_RCC_ClockConfig+0x268>)
 80028d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <HAL_RCC_ClockConfig+0x26c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fe fba2 	bl	8001028 <HAL_InitTick>
 80028e4:	4603      	mov	r3, r0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3718      	adds	r7, #24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40022000 	.word	0x40022000
 80028f4:	40021000 	.word	0x40021000
 80028f8:	04c4b400 	.word	0x04c4b400
 80028fc:	20000000 	.word	0x20000000
 8002900:	20000004 	.word	0x20000004

08002904 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002904:	b480      	push	{r7}
 8002906:	b089      	sub	sp, #36	; 0x24
 8002908:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800290a:	2300      	movs	r3, #0
 800290c:	61fb      	str	r3, [r7, #28]
 800290e:	2300      	movs	r3, #0
 8002910:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002912:	4b47      	ldr	r3, [pc, #284]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f003 030c 	and.w	r3, r3, #12
 800291a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800291c:	4b44      	ldr	r3, [pc, #272]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	f003 0303 	and.w	r3, r3, #3
 8002924:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d005      	beq.n	8002938 <HAL_RCC_GetSysClockFreq+0x34>
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	2b0c      	cmp	r3, #12
 8002930:	d121      	bne.n	8002976 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d11e      	bne.n	8002976 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002938:	4b3d      	ldr	r3, [pc, #244]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f003 0308 	and.w	r3, r3, #8
 8002940:	2b00      	cmp	r3, #0
 8002942:	d107      	bne.n	8002954 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002944:	4b3a      	ldr	r3, [pc, #232]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800294a:	0a1b      	lsrs	r3, r3, #8
 800294c:	f003 030f 	and.w	r3, r3, #15
 8002950:	61fb      	str	r3, [r7, #28]
 8002952:	e005      	b.n	8002960 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002954:	4b36      	ldr	r3, [pc, #216]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	091b      	lsrs	r3, r3, #4
 800295a:	f003 030f 	and.w	r3, r3, #15
 800295e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8002960:	4a34      	ldr	r2, [pc, #208]	; (8002a34 <HAL_RCC_GetSysClockFreq+0x130>)
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002968:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10d      	bne.n	800298c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002974:	e00a      	b.n	800298c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	2b04      	cmp	r3, #4
 800297a:	d102      	bne.n	8002982 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800297c:	4b2e      	ldr	r3, [pc, #184]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x134>)
 800297e:	61bb      	str	r3, [r7, #24]
 8002980:	e004      	b.n	800298c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	2b08      	cmp	r3, #8
 8002986:	d101      	bne.n	800298c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002988:	4b2c      	ldr	r3, [pc, #176]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x138>)
 800298a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	2b0c      	cmp	r3, #12
 8002990:	d146      	bne.n	8002a20 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002992:	4b27      	ldr	r3, [pc, #156]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	f003 0303 	and.w	r3, r3, #3
 800299a:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800299c:	4b24      	ldr	r3, [pc, #144]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	091b      	lsrs	r3, r3, #4
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	3301      	adds	r3, #1
 80029a8:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d003      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0xb4>
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	2b03      	cmp	r3, #3
 80029b4:	d00d      	beq.n	80029d2 <HAL_RCC_GetSysClockFreq+0xce>
 80029b6:	e019      	b.n	80029ec <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029b8:	4a1f      	ldr	r2, [pc, #124]	; (8002a38 <HAL_RCC_GetSysClockFreq+0x134>)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c0:	4a1b      	ldr	r2, [pc, #108]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 80029c2:	68d2      	ldr	r2, [r2, #12]
 80029c4:	0a12      	lsrs	r2, r2, #8
 80029c6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029ca:	fb02 f303 	mul.w	r3, r2, r3
 80029ce:	617b      	str	r3, [r7, #20]
        break;
 80029d0:	e019      	b.n	8002a06 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029d2:	4a1a      	ldr	r2, [pc, #104]	; (8002a3c <HAL_RCC_GetSysClockFreq+0x138>)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029da:	4a15      	ldr	r2, [pc, #84]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 80029dc:	68d2      	ldr	r2, [r2, #12]
 80029de:	0a12      	lsrs	r2, r2, #8
 80029e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029e4:	fb02 f303 	mul.w	r3, r2, r3
 80029e8:	617b      	str	r3, [r7, #20]
        break;
 80029ea:	e00c      	b.n	8002a06 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029ec:	69fa      	ldr	r2, [r7, #28]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029f4:	4a0e      	ldr	r2, [pc, #56]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 80029f6:	68d2      	ldr	r2, [r2, #12]
 80029f8:	0a12      	lsrs	r2, r2, #8
 80029fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80029fe:	fb02 f303 	mul.w	r3, r2, r3
 8002a02:	617b      	str	r3, [r7, #20]
        break;
 8002a04:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8002a06:	4b0a      	ldr	r3, [pc, #40]	; (8002a30 <HAL_RCC_GetSysClockFreq+0x12c>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	0e5b      	lsrs	r3, r3, #25
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	3301      	adds	r3, #1
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a1e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a20:	69bb      	ldr	r3, [r7, #24]
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3724      	adds	r7, #36	; 0x24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop
 8002a30:	40021000 	.word	0x40021000
 8002a34:	08005118 	.word	0x08005118
 8002a38:	00f42400 	.word	0x00f42400
 8002a3c:	007a1200 	.word	0x007a1200

08002a40 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8002a44:	f7ff ff5e 	bl	8002904 <HAL_RCC_GetSysClockFreq>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	4b05      	ldr	r3, [pc, #20]	; (8002a60 <HAL_RCC_GetHCLKFreq+0x20>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	091b      	lsrs	r3, r3, #4
 8002a50:	f003 030f 	and.w	r3, r3, #15
 8002a54:	4903      	ldr	r1, [pc, #12]	; (8002a64 <HAL_RCC_GetHCLKFreq+0x24>)
 8002a56:	5ccb      	ldrb	r3, [r1, r3]
 8002a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40021000 	.word	0x40021000
 8002a64:	08005100 	.word	0x08005100

08002a68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a6c:	f7ff ffe8 	bl	8002a40 <HAL_RCC_GetHCLKFreq>
 8002a70:	4602      	mov	r2, r0
 8002a72:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	0a1b      	lsrs	r3, r3, #8
 8002a78:	f003 0307 	and.w	r3, r3, #7
 8002a7c:	4903      	ldr	r1, [pc, #12]	; (8002a8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a7e:	5ccb      	ldrb	r3, [r1, r3]
 8002a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	08005110 	.word	0x08005110

08002a90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a94:	f7ff ffd4 	bl	8002a40 <HAL_RCC_GetHCLKFreq>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	0adb      	lsrs	r3, r3, #11
 8002aa0:	f003 0307 	and.w	r3, r3, #7
 8002aa4:	4903      	ldr	r1, [pc, #12]	; (8002ab4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aa6:	5ccb      	ldrb	r3, [r1, r3]
 8002aa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	08005110 	.word	0x08005110

08002ab8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ac4:	4b2c      	ldr	r3, [pc, #176]	; (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ad0:	f7ff f86c 	bl	8001bac <HAL_PWREx_GetVoltageRange>
 8002ad4:	6138      	str	r0, [r7, #16]
 8002ad6:	e014      	b.n	8002b02 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ad8:	4b27      	ldr	r3, [pc, #156]	; (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002adc:	4a26      	ldr	r2, [pc, #152]	; (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	6593      	str	r3, [r2, #88]	; 0x58
 8002ae4:	4b24      	ldr	r3, [pc, #144]	; (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002ae6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002af0:	f7ff f85c 	bl	8001bac <HAL_PWREx_GetVoltageRange>
 8002af4:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002af6:	4b20      	ldr	r3, [pc, #128]	; (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002afa:	4a1f      	ldr	r2, [pc, #124]	; (8002b78 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8002afc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b00:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d003      	beq.n	8002b10 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b0e:	d10b      	bne.n	8002b28 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2b80      	cmp	r3, #128	; 0x80
 8002b14:	d919      	bls.n	8002b4a <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2ba0      	cmp	r3, #160	; 0xa0
 8002b1a:	d902      	bls.n	8002b22 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8002b20:	e013      	b.n	8002b4a <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b22:	2301      	movs	r3, #1
 8002b24:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8002b26:	e010      	b.n	8002b4a <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b80      	cmp	r3, #128	; 0x80
 8002b2c:	d902      	bls.n	8002b34 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002b2e:	2303      	movs	r3, #3
 8002b30:	617b      	str	r3, [r7, #20]
 8002b32:	e00a      	b.n	8002b4a <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b80      	cmp	r3, #128	; 0x80
 8002b38:	d102      	bne.n	8002b40 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	e004      	b.n	8002b4a <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b70      	cmp	r3, #112	; 0x70
 8002b44:	d101      	bne.n	8002b4a <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002b46:	2301      	movs	r3, #1
 8002b48:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002b4a:	4b0c      	ldr	r3, [pc, #48]	; (8002b7c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f023 020f 	bic.w	r2, r3, #15
 8002b52:	490a      	ldr	r1, [pc, #40]	; (8002b7c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8002b5a:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d001      	beq.n	8002b6c <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e000      	b.n	8002b6e <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3718      	adds	r7, #24
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40022000 	.word	0x40022000

08002b80 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b087      	sub	sp, #28
 8002b84:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b86:	4b31      	ldr	r3, [pc, #196]	; (8002c4c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	f003 0303 	and.w	r3, r3, #3
 8002b8e:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b90:	4b2e      	ldr	r3, [pc, #184]	; (8002c4c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	091b      	lsrs	r3, r3, #4
 8002b96:	f003 030f 	and.w	r3, r3, #15
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2b03      	cmp	r3, #3
 8002ba2:	d015      	beq.n	8002bd0 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d839      	bhi.n	8002c1e <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d01c      	beq.n	8002bea <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d133      	bne.n	8002c1e <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bb6:	4a26      	ldr	r2, [pc, #152]	; (8002c50 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bbe:	4a23      	ldr	r2, [pc, #140]	; (8002c4c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002bc0:	68d2      	ldr	r2, [r2, #12]
 8002bc2:	0a12      	lsrs	r2, r2, #8
 8002bc4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bc8:	fb02 f303 	mul.w	r3, r2, r3
 8002bcc:	613b      	str	r3, [r7, #16]
      break;
 8002bce:	e029      	b.n	8002c24 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002bd0:	4a20      	ldr	r2, [pc, #128]	; (8002c54 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd8:	4a1c      	ldr	r2, [pc, #112]	; (8002c4c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002bda:	68d2      	ldr	r2, [r2, #12]
 8002bdc:	0a12      	lsrs	r2, r2, #8
 8002bde:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002be2:	fb02 f303 	mul.w	r3, r2, r3
 8002be6:	613b      	str	r3, [r7, #16]
      break;
 8002be8:	e01c      	b.n	8002c24 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002bea:	4b18      	ldr	r3, [pc, #96]	; (8002c4c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d107      	bne.n	8002c06 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002bf6:	4b15      	ldr	r3, [pc, #84]	; (8002c4c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002bf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bfc:	0a1b      	lsrs	r3, r3, #8
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	e005      	b.n	8002c12 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c06:	4b11      	ldr	r3, [pc, #68]	; (8002c4c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	091b      	lsrs	r3, r3, #4
 8002c0c:	f003 030f 	and.w	r3, r3, #15
 8002c10:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8002c12:	4a11      	ldr	r2, [pc, #68]	; (8002c58 <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c1a:	613b      	str	r3, [r7, #16]
        break;
 8002c1c:	e002      	b.n	8002c24 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	613b      	str	r3, [r7, #16]
      break;
 8002c22:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8002c24:	4b09      	ldr	r3, [pc, #36]	; (8002c4c <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	0e5b      	lsrs	r3, r3, #25
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	3301      	adds	r3, #1
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002c3e:	683b      	ldr	r3, [r7, #0]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	371c      	adds	r7, #28
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	00f42400 	.word	0x00f42400
 8002c54:	007a1200 	.word	0x007a1200
 8002c58:	08005118 	.word	0x08005118

08002c5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b088      	sub	sp, #32
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c64:	2300      	movs	r3, #0
 8002c66:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c68:	2300      	movs	r3, #0
 8002c6a:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d040      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c7c:	2b80      	cmp	r3, #128	; 0x80
 8002c7e:	d02a      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002c80:	2b80      	cmp	r3, #128	; 0x80
 8002c82:	d825      	bhi.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002c84:	2b60      	cmp	r3, #96	; 0x60
 8002c86:	d026      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002c88:	2b60      	cmp	r3, #96	; 0x60
 8002c8a:	d821      	bhi.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002c8c:	2b40      	cmp	r3, #64	; 0x40
 8002c8e:	d006      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002c90:	2b40      	cmp	r3, #64	; 0x40
 8002c92:	d81d      	bhi.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d009      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002c98:	2b20      	cmp	r3, #32
 8002c9a:	d010      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002c9c:	e018      	b.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c9e:	4b8f      	ldr	r3, [pc, #572]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	4a8e      	ldr	r2, [pc, #568]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002ca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ca8:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002caa:	e015      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	3304      	adds	r3, #4
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 fb56 	bl	8003364 <RCCEx_PLLSAI1_Config>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002cbc:	e00c      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	3320      	adds	r3, #32
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f000 fc33 	bl	8003530 <RCCEx_PLLSAI2_Config>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002cce:	e003      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	77fb      	strb	r3, [r7, #31]
        break;
 8002cd4:	e000      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8002cd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cd8:	7ffb      	ldrb	r3, [r7, #31]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10b      	bne.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002cde:	4b7f      	ldr	r3, [pc, #508]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002ce0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002ce4:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002cec:	497b      	ldr	r1, [pc, #492]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002cf4:	e001      	b.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cf6:	7ffb      	ldrb	r3, [r7, #31]
 8002cf8:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d047      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d0e:	d030      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002d10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d14:	d82a      	bhi.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002d16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d1a:	d02a      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002d1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d20:	d824      	bhi.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002d22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d26:	d008      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002d28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d2c:	d81e      	bhi.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d00a      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002d32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d36:	d010      	beq.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002d38:	e018      	b.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d3a:	4b68      	ldr	r3, [pc, #416]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	4a67      	ldr	r2, [pc, #412]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d44:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8002d46:	e015      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3304      	adds	r3, #4
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f000 fb08 	bl	8003364 <RCCEx_PLLSAI1_Config>
 8002d54:	4603      	mov	r3, r0
 8002d56:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8002d58:	e00c      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	3320      	adds	r3, #32
 8002d5e:	2100      	movs	r1, #0
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 fbe5 	bl	8003530 <RCCEx_PLLSAI2_Config>
 8002d66:	4603      	mov	r3, r0
 8002d68:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8002d6a:	e003      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	77fb      	strb	r3, [r7, #31]
        break;
 8002d70:	e000      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8002d72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d74:	7ffb      	ldrb	r3, [r7, #31]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10b      	bne.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d7a:	4b58      	ldr	r3, [pc, #352]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002d80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d88:	4954      	ldr	r1, [pc, #336]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002d90:	e001      	b.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d92:	7ffb      	ldrb	r3, [r7, #31]
 8002d94:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 80ab 	beq.w	8002efa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002da4:	2300      	movs	r3, #0
 8002da6:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002da8:	4b4c      	ldr	r3, [pc, #304]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10d      	bne.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002db4:	4b49      	ldr	r3, [pc, #292]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db8:	4a48      	ldr	r2, [pc, #288]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002dba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dbe:	6593      	str	r3, [r2, #88]	; 0x58
 8002dc0:	4b46      	ldr	r3, [pc, #280]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002dd0:	4b43      	ldr	r3, [pc, #268]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a42      	ldr	r2, [pc, #264]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002dd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dda:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ddc:	f7fe f974 	bl	80010c8 <HAL_GetTick>
 8002de0:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002de2:	e00f      	b.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de4:	f7fe f970 	bl	80010c8 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d908      	bls.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002df2:	4b3b      	ldr	r3, [pc, #236]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d109      	bne.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8002dfe:	2303      	movs	r3, #3
 8002e00:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8002e02:	e006      	b.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e04:	4b36      	ldr	r3, [pc, #216]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d0e9      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8002e10:	e000      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8002e12:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8002e14:	7ffb      	ldrb	r3, [r7, #31]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d164      	bne.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e1a:	4b30      	ldr	r3, [pc, #192]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e24:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d01f      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d019      	beq.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e38:	4b28      	ldr	r3, [pc, #160]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e42:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e44:	4b25      	ldr	r3, [pc, #148]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e4a:	4a24      	ldr	r2, [pc, #144]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e54:	4b21      	ldr	r3, [pc, #132]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e5a:	4a20      	ldr	r2, [pc, #128]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002e5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e64:	4a1d      	ldr	r2, [pc, #116]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d01f      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e76:	f7fe f927 	bl	80010c8 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e7c:	e012      	b.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7e:	f7fe f923 	bl	80010c8 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d909      	bls.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e90:	4b12      	ldr	r3, [pc, #72]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10a      	bne.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8002ea2:	e007      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ea4:	4b0d      	ldr	r3, [pc, #52]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d0e5      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x222>
 8002eb2:	e000      	b.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8002eb4:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8002eb6:	7ffb      	ldrb	r3, [r7, #31]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10c      	bne.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ebc:	4b07      	ldr	r3, [pc, #28]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ec2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ecc:	4903      	ldr	r1, [pc, #12]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ed6:	7ffb      	ldrb	r3, [r7, #31]
 8002ed8:	77bb      	strb	r3, [r7, #30]
 8002eda:	e005      	b.n	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ee4:	7ffb      	ldrb	r3, [r7, #31]
 8002ee6:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d105      	bne.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eee:	4b9c      	ldr	r3, [pc, #624]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef2:	4a9b      	ldr	r2, [pc, #620]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002ef4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ef8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00a      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f06:	4b96      	ldr	r3, [pc, #600]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f0c:	f023 0203 	bic.w	r2, r3, #3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f14:	4992      	ldr	r1, [pc, #584]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f16:	4313      	orrs	r3, r2
 8002f18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00a      	beq.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f28:	4b8d      	ldr	r3, [pc, #564]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f2e:	f023 020c 	bic.w	r2, r3, #12
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f36:	498a      	ldr	r1, [pc, #552]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0304 	and.w	r3, r3, #4
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00a      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f4a:	4b85      	ldr	r3, [pc, #532]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f50:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f58:	4981      	ldr	r1, [pc, #516]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0308 	and.w	r3, r3, #8
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00a      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f6c:	4b7c      	ldr	r3, [pc, #496]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f72:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f7a:	4979      	ldr	r1, [pc, #484]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0310 	and.w	r3, r3, #16
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00a      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f8e:	4b74      	ldr	r3, [pc, #464]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9c:	4970      	ldr	r1, [pc, #448]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0320 	and.w	r3, r3, #32
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d00a      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fb0:	4b6b      	ldr	r3, [pc, #428]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fbe:	4968      	ldr	r1, [pc, #416]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00a      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fd2:	4b63      	ldr	r3, [pc, #396]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fd8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe0:	495f      	ldr	r1, [pc, #380]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d00a      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ff4:	4b5a      	ldr	r3, [pc, #360]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8002ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ffa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003002:	4957      	ldr	r1, [pc, #348]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003004:	4313      	orrs	r3, r2
 8003006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00a      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003016:	4b52      	ldr	r3, [pc, #328]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800301c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003024:	494e      	ldr	r1, [pc, #312]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003026:	4313      	orrs	r3, r2
 8003028:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003034:	2b00      	cmp	r3, #0
 8003036:	d031      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800303c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003040:	d00e      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8003042:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003046:	d814      	bhi.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003048:	2b00      	cmp	r3, #0
 800304a:	d015      	beq.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800304c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003050:	d10f      	bne.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003052:	4b43      	ldr	r3, [pc, #268]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	4a42      	ldr	r2, [pc, #264]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003058:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800305c:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 800305e:	e00c      	b.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	3304      	adds	r3, #4
 8003064:	2100      	movs	r1, #0
 8003066:	4618      	mov	r0, r3
 8003068:	f000 f97c 	bl	8003364 <RCCEx_PLLSAI1_Config>
 800306c:	4603      	mov	r3, r0
 800306e:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003070:	e003      	b.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	77fb      	strb	r3, [r7, #31]
        break;
 8003076:	e000      	b.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8003078:	bf00      	nop
    }

    if (ret == HAL_OK)
 800307a:	7ffb      	ldrb	r3, [r7, #31]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10b      	bne.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003080:	4b37      	ldr	r3, [pc, #220]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003086:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800308e:	4934      	ldr	r1, [pc, #208]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003090:	4313      	orrs	r3, r2
 8003092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003096:	e001      	b.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003098:	7ffb      	ldrb	r3, [r7, #31]
 800309a:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00a      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030a8:	4b2d      	ldr	r3, [pc, #180]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80030aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ae:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b6:	492a      	ldr	r1, [pc, #168]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00a      	beq.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030ca:	4b25      	ldr	r3, [pc, #148]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80030cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030d8:	4921      	ldr	r1, [pc, #132]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d00a      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030ec:	4b1c      	ldr	r3, [pc, #112]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80030ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030fa:	4919      	ldr	r1, [pc, #100]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00a      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800310e:	4b14      	ldr	r3, [pc, #80]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003110:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003114:	f023 0203 	bic.w	r2, r3, #3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800311c:	4910      	ldr	r1, [pc, #64]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 800311e:	4313      	orrs	r3, r2
 8003120:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d02b      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003130:	4b0b      	ldr	r3, [pc, #44]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003136:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800313e:	4908      	ldr	r1, [pc, #32]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003140:	4313      	orrs	r3, r2
 8003142:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800314a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800314e:	d109      	bne.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003150:	4b03      	ldr	r3, [pc, #12]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	4a02      	ldr	r2, [pc, #8]	; (8003160 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8003156:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800315a:	60d3      	str	r3, [r2, #12]
 800315c:	e014      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800315e:	bf00      	nop
 8003160:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003168:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800316c:	d10c      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	3304      	adds	r3, #4
 8003172:	2101      	movs	r1, #1
 8003174:	4618      	mov	r0, r3
 8003176:	f000 f8f5 	bl	8003364 <RCCEx_PLLSAI1_Config>
 800317a:	4603      	mov	r3, r0
 800317c:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 800317e:	7ffb      	ldrb	r3, [r7, #31]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8003184:	7ffb      	ldrb	r3, [r7, #31]
 8003186:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d04a      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003198:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800319c:	d108      	bne.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x554>
 800319e:	4b70      	ldr	r3, [pc, #448]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80031a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031a4:	4a6e      	ldr	r2, [pc, #440]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80031a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031aa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80031ae:	e012      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80031b0:	4b6b      	ldr	r3, [pc, #428]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80031b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031b6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031be:	4968      	ldr	r1, [pc, #416]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80031c6:	4b66      	ldr	r3, [pc, #408]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80031c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80031cc:	4a64      	ldr	r2, [pc, #400]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80031ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031d2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031de:	d10d      	bne.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3304      	adds	r3, #4
 80031e4:	2101      	movs	r1, #1
 80031e6:	4618      	mov	r0, r3
 80031e8:	f000 f8bc 	bl	8003364 <RCCEx_PLLSAI1_Config>
 80031ec:	4603      	mov	r3, r0
 80031ee:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80031f0:	7ffb      	ldrb	r3, [r7, #31]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d019      	beq.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 80031f6:	7ffb      	ldrb	r3, [r7, #31]
 80031f8:	77bb      	strb	r3, [r7, #30]
 80031fa:	e016      	b.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003200:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003204:	d106      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003206:	4b56      	ldr	r3, [pc, #344]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	4a55      	ldr	r2, [pc, #340]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800320c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003210:	60d3      	str	r3, [r2, #12]
 8003212:	e00a      	b.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003218:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800321c:	d105      	bne.n	800322a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800321e:	4b50      	ldr	r3, [pc, #320]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	4a4f      	ldr	r2, [pc, #316]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003228:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d028      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003236:	4b4a      	ldr	r3, [pc, #296]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800323c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003244:	4946      	ldr	r1, [pc, #280]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003246:	4313      	orrs	r3, r2
 8003248:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003250:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003254:	d106      	bne.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003256:	4b42      	ldr	r3, [pc, #264]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	4a41      	ldr	r2, [pc, #260]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800325c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003260:	60d3      	str	r3, [r2, #12]
 8003262:	e011      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003268:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800326c:	d10c      	bne.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3304      	adds	r3, #4
 8003272:	2101      	movs	r1, #1
 8003274:	4618      	mov	r0, r3
 8003276:	f000 f875 	bl	8003364 <RCCEx_PLLSAI1_Config>
 800327a:	4603      	mov	r3, r0
 800327c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800327e:	7ffb      	ldrb	r3, [r7, #31]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8003284:	7ffb      	ldrb	r3, [r7, #31]
 8003286:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003290:	2b00      	cmp	r3, #0
 8003292:	d01e      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003294:	4b32      	ldr	r3, [pc, #200]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800329a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032a4:	492e      	ldr	r1, [pc, #184]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032b6:	d10c      	bne.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3304      	adds	r3, #4
 80032bc:	2102      	movs	r1, #2
 80032be:	4618      	mov	r0, r3
 80032c0:	f000 f850 	bl	8003364 <RCCEx_PLLSAI1_Config>
 80032c4:	4603      	mov	r3, r0
 80032c6:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80032c8:	7ffb      	ldrb	r3, [r7, #31]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 80032ce:	7ffb      	ldrb	r3, [r7, #31]
 80032d0:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00b      	beq.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032de:	4b20      	ldr	r3, [pc, #128]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80032e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032e4:	f023 0204 	bic.w	r2, r3, #4
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032ee:	491c      	ldr	r1, [pc, #112]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00b      	beq.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003302:	4b17      	ldr	r3, [pc, #92]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003304:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003308:	f023 0218 	bic.w	r2, r3, #24
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003312:	4913      	ldr	r1, [pc, #76]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003314:	4313      	orrs	r3, r2
 8003316:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d017      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003326:	4b0e      	ldr	r3, [pc, #56]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003328:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800332c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003336:	490a      	ldr	r1, [pc, #40]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003338:	4313      	orrs	r3, r2
 800333a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003344:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003348:	d105      	bne.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800334a:	4b05      	ldr	r3, [pc, #20]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	4a04      	ldr	r2, [pc, #16]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8003350:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003354:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003356:	7fbb      	ldrb	r3, [r7, #30]
}
 8003358:	4618      	mov	r0, r3
 800335a:	3720      	adds	r7, #32
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	40021000 	.word	0x40021000

08003364 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800336e:	2300      	movs	r3, #0
 8003370:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2b03      	cmp	r3, #3
 8003378:	d018      	beq.n	80033ac <RCCEx_PLLSAI1_Config+0x48>
 800337a:	2b03      	cmp	r3, #3
 800337c:	d81f      	bhi.n	80033be <RCCEx_PLLSAI1_Config+0x5a>
 800337e:	2b01      	cmp	r3, #1
 8003380:	d002      	beq.n	8003388 <RCCEx_PLLSAI1_Config+0x24>
 8003382:	2b02      	cmp	r3, #2
 8003384:	d009      	beq.n	800339a <RCCEx_PLLSAI1_Config+0x36>
 8003386:	e01a      	b.n	80033be <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003388:	4b65      	ldr	r3, [pc, #404]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d117      	bne.n	80033c4 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003398:	e014      	b.n	80033c4 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800339a:	4b61      	ldr	r3, [pc, #388]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d110      	bne.n	80033c8 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033aa:	e00d      	b.n	80033c8 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80033ac:	4b5c      	ldr	r3, [pc, #368]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d109      	bne.n	80033cc <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033bc:	e006      	b.n	80033cc <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	73fb      	strb	r3, [r7, #15]
      break;
 80033c2:	e004      	b.n	80033ce <RCCEx_PLLSAI1_Config+0x6a>
      break;
 80033c4:	bf00      	nop
 80033c6:	e002      	b.n	80033ce <RCCEx_PLLSAI1_Config+0x6a>
      break;
 80033c8:	bf00      	nop
 80033ca:	e000      	b.n	80033ce <RCCEx_PLLSAI1_Config+0x6a>
      break;
 80033cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80033ce:	7bfb      	ldrb	r3, [r7, #15]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f040 809f 	bne.w	8003514 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033d6:	4b52      	ldr	r3, [pc, #328]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a51      	ldr	r2, [pc, #324]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80033dc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80033e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033e2:	f7fd fe71 	bl	80010c8 <HAL_GetTick>
 80033e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033e8:	e00f      	b.n	800340a <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033ea:	f7fd fe6d 	bl	80010c8 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d908      	bls.n	800340a <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033f8:	4b49      	ldr	r3, [pc, #292]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d009      	beq.n	8003418 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003408:	e006      	b.n	8003418 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800340a:	4b45      	ldr	r3, [pc, #276]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1e9      	bne.n	80033ea <RCCEx_PLLSAI1_Config+0x86>
 8003416:	e000      	b.n	800341a <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8003418:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 800341a:	7bfb      	ldrb	r3, [r7, #15]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d179      	bne.n	8003514 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d116      	bne.n	8003454 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003426:	4b3e      	ldr	r3, [pc, #248]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 8003428:	691a      	ldr	r2, [r3, #16]
 800342a:	4b3e      	ldr	r3, [pc, #248]	; (8003524 <RCCEx_PLLSAI1_Config+0x1c0>)
 800342c:	4013      	ands	r3, r2
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6892      	ldr	r2, [r2, #8]
 8003432:	0211      	lsls	r1, r2, #8
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	68d2      	ldr	r2, [r2, #12]
 8003438:	06d2      	lsls	r2, r2, #27
 800343a:	4311      	orrs	r1, r2
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6852      	ldr	r2, [r2, #4]
 8003440:	3a01      	subs	r2, #1
 8003442:	0112      	lsls	r2, r2, #4
 8003444:	4311      	orrs	r1, r2
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	430a      	orrs	r2, r1
 800344c:	4934      	ldr	r1, [pc, #208]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 800344e:	4313      	orrs	r3, r2
 8003450:	610b      	str	r3, [r1, #16]
 8003452:	e033      	b.n	80034bc <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d118      	bne.n	800348c <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800345a:	4b31      	ldr	r3, [pc, #196]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 800345c:	691a      	ldr	r2, [r3, #16]
 800345e:	4b32      	ldr	r3, [pc, #200]	; (8003528 <RCCEx_PLLSAI1_Config+0x1c4>)
 8003460:	4013      	ands	r3, r2
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6892      	ldr	r2, [r2, #8]
 8003466:	0211      	lsls	r1, r2, #8
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	6912      	ldr	r2, [r2, #16]
 800346c:	0852      	lsrs	r2, r2, #1
 800346e:	3a01      	subs	r2, #1
 8003470:	0552      	lsls	r2, r2, #21
 8003472:	4311      	orrs	r1, r2
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6852      	ldr	r2, [r2, #4]
 8003478:	3a01      	subs	r2, #1
 800347a:	0112      	lsls	r2, r2, #4
 800347c:	4311      	orrs	r1, r2
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	6812      	ldr	r2, [r2, #0]
 8003482:	430a      	orrs	r2, r1
 8003484:	4926      	ldr	r1, [pc, #152]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 8003486:	4313      	orrs	r3, r2
 8003488:	610b      	str	r3, [r1, #16]
 800348a:	e017      	b.n	80034bc <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800348c:	4b24      	ldr	r3, [pc, #144]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 800348e:	691a      	ldr	r2, [r3, #16]
 8003490:	4b26      	ldr	r3, [pc, #152]	; (800352c <RCCEx_PLLSAI1_Config+0x1c8>)
 8003492:	4013      	ands	r3, r2
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	6892      	ldr	r2, [r2, #8]
 8003498:	0211      	lsls	r1, r2, #8
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6952      	ldr	r2, [r2, #20]
 800349e:	0852      	lsrs	r2, r2, #1
 80034a0:	3a01      	subs	r2, #1
 80034a2:	0652      	lsls	r2, r2, #25
 80034a4:	4311      	orrs	r1, r2
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6852      	ldr	r2, [r2, #4]
 80034aa:	3a01      	subs	r2, #1
 80034ac:	0112      	lsls	r2, r2, #4
 80034ae:	4311      	orrs	r1, r2
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6812      	ldr	r2, [r2, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	491a      	ldr	r1, [pc, #104]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80034bc:	4b18      	ldr	r3, [pc, #96]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a17      	ldr	r2, [pc, #92]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80034c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80034c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c8:	f7fd fdfe 	bl	80010c8 <HAL_GetTick>
 80034cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034ce:	e00f      	b.n	80034f0 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034d0:	f7fd fdfa 	bl	80010c8 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d908      	bls.n	80034f0 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034de:	4b10      	ldr	r3, [pc, #64]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d109      	bne.n	80034fe <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	73fb      	strb	r3, [r7, #15]
          }
          break;
 80034ee:	e006      	b.n	80034fe <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034f0:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d0e9      	beq.n	80034d0 <RCCEx_PLLSAI1_Config+0x16c>
 80034fc:	e000      	b.n	8003500 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 80034fe:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8003500:	7bfb      	ldrb	r3, [r7, #15]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d106      	bne.n	8003514 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8003506:	4b06      	ldr	r3, [pc, #24]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 8003508:	691a      	ldr	r2, [r3, #16]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	4904      	ldr	r1, [pc, #16]	; (8003520 <RCCEx_PLLSAI1_Config+0x1bc>)
 8003510:	4313      	orrs	r3, r2
 8003512:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003514:	7bfb      	ldrb	r3, [r7, #15]
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	40021000 	.word	0x40021000
 8003524:	07ff800c 	.word	0x07ff800c
 8003528:	ff9f800c 	.word	0xff9f800c
 800352c:	f9ff800c 	.word	0xf9ff800c

08003530 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800353a:	2300      	movs	r3, #0
 800353c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2b03      	cmp	r3, #3
 8003544:	d018      	beq.n	8003578 <RCCEx_PLLSAI2_Config+0x48>
 8003546:	2b03      	cmp	r3, #3
 8003548:	d81f      	bhi.n	800358a <RCCEx_PLLSAI2_Config+0x5a>
 800354a:	2b01      	cmp	r3, #1
 800354c:	d002      	beq.n	8003554 <RCCEx_PLLSAI2_Config+0x24>
 800354e:	2b02      	cmp	r3, #2
 8003550:	d009      	beq.n	8003566 <RCCEx_PLLSAI2_Config+0x36>
 8003552:	e01a      	b.n	800358a <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003554:	4b4a      	ldr	r3, [pc, #296]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d117      	bne.n	8003590 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003564:	e014      	b.n	8003590 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003566:	4b46      	ldr	r3, [pc, #280]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800356e:	2b00      	cmp	r3, #0
 8003570:	d110      	bne.n	8003594 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003576:	e00d      	b.n	8003594 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8003578:	4b41      	ldr	r3, [pc, #260]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d109      	bne.n	8003598 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003588:	e006      	b.n	8003598 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	73fb      	strb	r3, [r7, #15]
      break;
 800358e:	e004      	b.n	800359a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8003590:	bf00      	nop
 8003592:	e002      	b.n	800359a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8003594:	bf00      	nop
 8003596:	e000      	b.n	800359a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8003598:	bf00      	nop
  }

  if (status == HAL_OK)
 800359a:	7bfb      	ldrb	r3, [r7, #15]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d169      	bne.n	8003674 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80035a0:	4b37      	ldr	r3, [pc, #220]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a36      	ldr	r2, [pc, #216]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 80035a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035ac:	f7fd fd8c 	bl	80010c8 <HAL_GetTick>
 80035b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035b2:	e00f      	b.n	80035d4 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035b4:	f7fd fd88 	bl	80010c8 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	2b02      	cmp	r3, #2
 80035c0:	d908      	bls.n	80035d4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035c2:	4b2f      	ldr	r3, [pc, #188]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d009      	beq.n	80035e2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80035d2:	e006      	b.n	80035e2 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035d4:	4b2a      	ldr	r3, [pc, #168]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1e9      	bne.n	80035b4 <RCCEx_PLLSAI2_Config+0x84>
 80035e0:	e000      	b.n	80035e4 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 80035e2:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d144      	bne.n	8003674 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d115      	bne.n	800361c <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035f0:	4b23      	ldr	r3, [pc, #140]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 80035f2:	695a      	ldr	r2, [r3, #20]
 80035f4:	4b23      	ldr	r3, [pc, #140]	; (8003684 <RCCEx_PLLSAI2_Config+0x154>)
 80035f6:	4013      	ands	r3, r2
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	6892      	ldr	r2, [r2, #8]
 80035fc:	0211      	lsls	r1, r2, #8
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	68d2      	ldr	r2, [r2, #12]
 8003602:	06d2      	lsls	r2, r2, #27
 8003604:	4311      	orrs	r1, r2
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6852      	ldr	r2, [r2, #4]
 800360a:	3a01      	subs	r2, #1
 800360c:	0112      	lsls	r2, r2, #4
 800360e:	4311      	orrs	r1, r2
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6812      	ldr	r2, [r2, #0]
 8003614:	430a      	orrs	r2, r1
 8003616:	491a      	ldr	r1, [pc, #104]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 8003618:	4313      	orrs	r3, r2
 800361a:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800361c:	4b18      	ldr	r3, [pc, #96]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a17      	ldr	r2, [pc, #92]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 8003622:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003626:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003628:	f7fd fd4e 	bl	80010c8 <HAL_GetTick>
 800362c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800362e:	e00f      	b.n	8003650 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003630:	f7fd fd4a 	bl	80010c8 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	2b02      	cmp	r3, #2
 800363c:	d908      	bls.n	8003650 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800363e:	4b10      	ldr	r3, [pc, #64]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	73fb      	strb	r3, [r7, #15]
          }
          break;
 800364e:	e006      	b.n	800365e <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003650:	4b0b      	ldr	r3, [pc, #44]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0e9      	beq.n	8003630 <RCCEx_PLLSAI2_Config+0x100>
 800365c:	e000      	b.n	8003660 <RCCEx_PLLSAI2_Config+0x130>
          break;
 800365e:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d106      	bne.n	8003674 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8003666:	4b06      	ldr	r3, [pc, #24]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 8003668:	695a      	ldr	r2, [r3, #20]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	4904      	ldr	r1, [pc, #16]	; (8003680 <RCCEx_PLLSAI2_Config+0x150>)
 8003670:	4313      	orrs	r3, r2
 8003672:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003674:	7bfb      	ldrb	r3, [r7, #15]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	40021000 	.word	0x40021000
 8003684:	07ff800c 	.word	0x07ff800c

08003688 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e042      	b.n	8003720 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d106      	bne.n	80036b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7fd fb1b 	bl	8000ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2224      	movs	r2, #36	; 0x24
 80036b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f022 0201 	bic.w	r2, r2, #1
 80036c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d002      	beq.n	80036d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f001 f8e6 	bl	80048a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 fde3 	bl	80042a4 <UART_SetConfig>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d101      	bne.n	80036e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e01b      	b.n	8003720 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	685a      	ldr	r2, [r3, #4]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689a      	ldr	r2, [r3, #8]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003706:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 0201 	orr.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f001 f965 	bl	80049e8 <UART_CheckIdleState>
 800371e:	4603      	mov	r3, r0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b08a      	sub	sp, #40	; 0x28
 800372c:	af02      	add	r7, sp, #8
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	603b      	str	r3, [r7, #0]
 8003734:	4613      	mov	r3, r2
 8003736:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800373e:	2b20      	cmp	r3, #32
 8003740:	d17b      	bne.n	800383a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d002      	beq.n	800374e <HAL_UART_Transmit+0x26>
 8003748:	88fb      	ldrh	r3, [r7, #6]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e074      	b.n	800383c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2221      	movs	r2, #33	; 0x21
 800375e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003762:	f7fd fcb1 	bl	80010c8 <HAL_GetTick>
 8003766:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	88fa      	ldrh	r2, [r7, #6]
 800376c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	88fa      	ldrh	r2, [r7, #6]
 8003774:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003780:	d108      	bne.n	8003794 <HAL_UART_Transmit+0x6c>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d104      	bne.n	8003794 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800378a:	2300      	movs	r3, #0
 800378c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	61bb      	str	r3, [r7, #24]
 8003792:	e003      	b.n	800379c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003798:	2300      	movs	r3, #0
 800379a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800379c:	e030      	b.n	8003800 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	9300      	str	r3, [sp, #0]
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	2200      	movs	r2, #0
 80037a6:	2180      	movs	r1, #128	; 0x80
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f001 f9c7 	bl	8004b3c <UART_WaitOnFlagUntilTimeout>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d005      	beq.n	80037c0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2220      	movs	r2, #32
 80037b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e03d      	b.n	800383c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10b      	bne.n	80037de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	881b      	ldrh	r3, [r3, #0]
 80037ca:	461a      	mov	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80037d4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	3302      	adds	r3, #2
 80037da:	61bb      	str	r3, [r7, #24]
 80037dc:	e007      	b.n	80037ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	781a      	ldrb	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	3301      	adds	r3, #1
 80037ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003806:	b29b      	uxth	r3, r3
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1c8      	bne.n	800379e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2200      	movs	r2, #0
 8003814:	2140      	movs	r1, #64	; 0x40
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f001 f990 	bl	8004b3c <UART_WaitOnFlagUntilTimeout>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d005      	beq.n	800382e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2220      	movs	r2, #32
 8003826:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e006      	b.n	800383c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2220      	movs	r2, #32
 8003832:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003836:	2300      	movs	r3, #0
 8003838:	e000      	b.n	800383c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800383a:	2302      	movs	r3, #2
  }
}
 800383c:	4618      	mov	r0, r3
 800383e:	3720      	adds	r7, #32
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b08a      	sub	sp, #40	; 0x28
 8003848:	af02      	add	r7, sp, #8
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	4613      	mov	r3, r2
 8003852:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800385a:	2b20      	cmp	r3, #32
 800385c:	f040 80b5 	bne.w	80039ca <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d002      	beq.n	800386c <HAL_UART_Receive+0x28>
 8003866:	88fb      	ldrh	r3, [r7, #6]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e0ad      	b.n	80039cc <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2222      	movs	r2, #34	; 0x22
 800387c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003886:	f7fd fc1f 	bl	80010c8 <HAL_GetTick>
 800388a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	88fa      	ldrh	r2, [r7, #6]
 8003890:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	88fa      	ldrh	r2, [r7, #6]
 8003898:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038a4:	d10e      	bne.n	80038c4 <HAL_UART_Receive+0x80>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d105      	bne.n	80038ba <HAL_UART_Receive+0x76>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f240 12ff 	movw	r2, #511	; 0x1ff
 80038b4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80038b8:	e02d      	b.n	8003916 <HAL_UART_Receive+0xd2>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	22ff      	movs	r2, #255	; 0xff
 80038be:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80038c2:	e028      	b.n	8003916 <HAL_UART_Receive+0xd2>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d10d      	bne.n	80038e8 <HAL_UART_Receive+0xa4>
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d104      	bne.n	80038de <HAL_UART_Receive+0x9a>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	22ff      	movs	r2, #255	; 0xff
 80038d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80038dc:	e01b      	b.n	8003916 <HAL_UART_Receive+0xd2>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	227f      	movs	r2, #127	; 0x7f
 80038e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80038e6:	e016      	b.n	8003916 <HAL_UART_Receive+0xd2>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80038f0:	d10d      	bne.n	800390e <HAL_UART_Receive+0xca>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d104      	bne.n	8003904 <HAL_UART_Receive+0xc0>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	227f      	movs	r2, #127	; 0x7f
 80038fe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003902:	e008      	b.n	8003916 <HAL_UART_Receive+0xd2>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	223f      	movs	r2, #63	; 0x3f
 8003908:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800390c:	e003      	b.n	8003916 <HAL_UART_Receive+0xd2>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800391c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003926:	d108      	bne.n	800393a <HAL_UART_Receive+0xf6>
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d104      	bne.n	800393a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003930:	2300      	movs	r3, #0
 8003932:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	61bb      	str	r3, [r7, #24]
 8003938:	e003      	b.n	8003942 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800393e:	2300      	movs	r3, #0
 8003940:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003942:	e036      	b.n	80039b2 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	2200      	movs	r2, #0
 800394c:	2120      	movs	r1, #32
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f001 f8f4 	bl	8004b3c <UART_WaitOnFlagUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d005      	beq.n	8003966 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2220      	movs	r2, #32
 800395e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e032      	b.n	80039cc <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d10c      	bne.n	8003986 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	b29a      	uxth	r2, r3
 8003974:	8a7b      	ldrh	r3, [r7, #18]
 8003976:	4013      	ands	r3, r2
 8003978:	b29a      	uxth	r2, r3
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	3302      	adds	r3, #2
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	e00c      	b.n	80039a0 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398c:	b2da      	uxtb	r2, r3
 800398e:	8a7b      	ldrh	r3, [r7, #18]
 8003990:	b2db      	uxtb	r3, r3
 8003992:	4013      	ands	r3, r2
 8003994:	b2da      	uxtb	r2, r3
 8003996:	69fb      	ldr	r3, [r7, #28]
 8003998:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	3301      	adds	r3, #1
 800399e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1c2      	bne.n	8003944 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2220      	movs	r2, #32
 80039c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	e000      	b.n	80039cc <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 80039ca:	2302      	movs	r3, #2
  }
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3720      	adds	r7, #32
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b0a0      	sub	sp, #128	; 0x80
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039e4:	e853 3f00 	ldrex	r3, [r3]
 80039e8:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 80039ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039ec:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 80039f0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	461a      	mov	r2, r3
 80039f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80039fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80039fc:	667a      	str	r2, [r7, #100]	; 0x64
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fe:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8003a00:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a02:	e841 2300 	strex	r3, r2, [r1]
 8003a06:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8003a08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1e6      	bne.n	80039dc <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	3308      	adds	r3, #8
 8003a14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a18:	e853 3f00 	ldrex	r3, [r3]
 8003a1c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003a1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a20:	f023 5384 	bic.w	r3, r3, #276824064	; 0x10800000
 8003a24:	f023 0301 	bic.w	r3, r3, #1
 8003a28:	67bb      	str	r3, [r7, #120]	; 0x78
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	3308      	adds	r3, #8
 8003a30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003a32:	657a      	str	r2, [r7, #84]	; 0x54
 8003a34:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a36:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003a38:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003a3a:	e841 2300 	strex	r3, r2, [r1]
 8003a3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003a40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1e3      	bne.n	8003a0e <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d118      	bne.n	8003a80 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a56:	e853 3f00 	ldrex	r3, [r3]
 8003a5a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5e:	f023 0310 	bic.w	r3, r3, #16
 8003a62:	677b      	str	r3, [r7, #116]	; 0x74
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	461a      	mov	r2, r3
 8003a6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a6c:	643b      	str	r3, [r7, #64]	; 0x40
 8003a6e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a70:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a72:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a74:	e841 2300 	strex	r3, r2, [r1]
 8003a78:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1e6      	bne.n	8003a4e <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a8a:	2b80      	cmp	r3, #128	; 0x80
 8003a8c:	d137      	bne.n	8003afe <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	3308      	adds	r3, #8
 8003a94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a96:	6a3b      	ldr	r3, [r7, #32]
 8003a98:	e853 3f00 	ldrex	r3, [r3]
 8003a9c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003aa4:	673b      	str	r3, [r7, #112]	; 0x70
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	3308      	adds	r3, #8
 8003aac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003aae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ab0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ab4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ab6:	e841 2300 	strex	r3, r2, [r1]
 8003aba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1e5      	bne.n	8003a8e <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d019      	beq.n	8003afe <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ace:	2200      	movs	r2, #0
 8003ad0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fd fc35 	bl	8001346 <HAL_DMA_Abort>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00d      	beq.n	8003afe <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fd fce8 	bl	80014bc <HAL_DMA_GetError>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b20      	cmp	r3, #32
 8003af0:	d105      	bne.n	8003afe <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2210      	movs	r2, #16
 8003af6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e073      	b.n	8003be6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b08:	2b40      	cmp	r3, #64	; 0x40
 8003b0a:	d13b      	bne.n	8003b84 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	3308      	adds	r3, #8
 8003b12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	e853 3f00 	ldrex	r3, [r3]
 8003b1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b22:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	3308      	adds	r3, #8
 8003b2a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003b2c:	61ba      	str	r2, [r7, #24]
 8003b2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b30:	6979      	ldr	r1, [r7, #20]
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	e841 2300 	strex	r3, r2, [r1]
 8003b38:	613b      	str	r3, [r7, #16]
   return(result);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d1e5      	bne.n	8003b0c <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d01c      	beq.n	8003b84 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b50:	2200      	movs	r2, #0
 8003b52:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fd fbf3 	bl	8001346 <HAL_DMA_Abort>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00e      	beq.n	8003b84 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7fd fca5 	bl	80014bc <HAL_DMA_GetError>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b20      	cmp	r3, #32
 8003b76:	d105      	bne.n	8003b84 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2210      	movs	r2, #16
 8003b7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e030      	b.n	8003be6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  huart->RxXferCount = 0U;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	220f      	movs	r2, #15
 8003b9a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ba0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ba4:	d107      	bne.n	8003bb6 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699a      	ldr	r2, [r3, #24]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f042 0210 	orr.w	r2, r2, #16
 8003bb4:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	699a      	ldr	r2, [r3, #24]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f042 0208 	orr.w	r2, r2, #8
 8003bc4:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2220      	movs	r2, #32
 8003bca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	66da      	str	r2, [r3, #108]	; 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3780      	adds	r7, #128	; 0x80
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
	...

08003bf0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b0ba      	sub	sp, #232	; 0xe8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	69db      	ldr	r3, [r3, #28]
 8003bfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003c16:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003c1a:	f640 030f 	movw	r3, #2063	; 0x80f
 8003c1e:	4013      	ands	r3, r2
 8003c20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003c24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d11b      	bne.n	8003c64 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c30:	f003 0320 	and.w	r3, r3, #32
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d015      	beq.n	8003c64 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c3c:	f003 0320 	and.w	r3, r3, #32
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d105      	bne.n	8003c50 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003c44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d009      	beq.n	8003c64 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f000 82e3 	beq.w	8004220 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	4798      	blx	r3
      }
      return;
 8003c62:	e2dd      	b.n	8004220 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003c64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 8123 	beq.w	8003eb4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003c6e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003c72:	4b8d      	ldr	r3, [pc, #564]	; (8003ea8 <HAL_UART_IRQHandler+0x2b8>)
 8003c74:	4013      	ands	r3, r2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d106      	bne.n	8003c88 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003c7a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003c7e:	4b8b      	ldr	r3, [pc, #556]	; (8003eac <HAL_UART_IRQHandler+0x2bc>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	f000 8116 	beq.w	8003eb4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d011      	beq.n	8003cb8 <HAL_UART_IRQHandler+0xc8>
 8003c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00b      	beq.n	8003cb8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cae:	f043 0201 	orr.w	r2, r3, #1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cbc:	f003 0302 	and.w	r3, r3, #2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d011      	beq.n	8003ce8 <HAL_UART_IRQHandler+0xf8>
 8003cc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00b      	beq.n	8003ce8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2202      	movs	r2, #2
 8003cd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cde:	f043 0204 	orr.w	r2, r3, #4
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ce8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d011      	beq.n	8003d18 <HAL_UART_IRQHandler+0x128>
 8003cf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00b      	beq.n	8003d18 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2204      	movs	r2, #4
 8003d06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0e:	f043 0202 	orr.w	r2, r3, #2
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003d18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d1c:	f003 0308 	and.w	r3, r3, #8
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d017      	beq.n	8003d54 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d28:	f003 0320 	and.w	r3, r3, #32
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d105      	bne.n	8003d3c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003d30:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003d34:	4b5c      	ldr	r3, [pc, #368]	; (8003ea8 <HAL_UART_IRQHandler+0x2b8>)
 8003d36:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00b      	beq.n	8003d54 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2208      	movs	r2, #8
 8003d42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4a:	f043 0208 	orr.w	r2, r3, #8
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d012      	beq.n	8003d86 <HAL_UART_IRQHandler+0x196>
 8003d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00c      	beq.n	8003d86 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d7c:	f043 0220 	orr.w	r2, r3, #32
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 8249 	beq.w	8004224 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d96:	f003 0320 	and.w	r3, r3, #32
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d013      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003d9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003da2:	f003 0320 	and.w	r3, r3, #32
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d105      	bne.n	8003db6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003daa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d007      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d003      	beq.n	8003dc6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dcc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dda:	2b40      	cmp	r3, #64	; 0x40
 8003ddc:	d005      	beq.n	8003dea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003dde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003de2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d054      	beq.n	8003e94 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 ff13 	bl	8004c16 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dfa:	2b40      	cmp	r3, #64	; 0x40
 8003dfc:	d146      	bne.n	8003e8c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	3308      	adds	r3, #8
 8003e04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e0c:	e853 3f00 	ldrex	r3, [r3]
 8003e10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003e14:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	3308      	adds	r3, #8
 8003e26:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003e2a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003e2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e32:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003e36:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003e3a:	e841 2300 	strex	r3, r2, [r1]
 8003e3e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003e42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1d9      	bne.n	8003dfe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d017      	beq.n	8003e84 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e5a:	4a15      	ldr	r2, [pc, #84]	; (8003eb0 <HAL_UART_IRQHandler+0x2c0>)
 8003e5c:	641a      	str	r2, [r3, #64]	; 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fd faca 	bl	80013fe <HAL_DMA_Abort_IT>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d019      	beq.n	8003ea4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8003e7e:	4610      	mov	r0, r2
 8003e80:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e82:	e00f      	b.n	8003ea4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 f9e1 	bl	800424c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e8a:	e00b      	b.n	8003ea4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f000 f9dd 	bl	800424c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e92:	e007      	b.n	8003ea4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 f9d9 	bl	800424c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8003ea2:	e1bf      	b.n	8004224 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ea4:	bf00      	nop
    return;
 8003ea6:	e1bd      	b.n	8004224 <HAL_UART_IRQHandler+0x634>
 8003ea8:	10000001 	.word	0x10000001
 8003eac:	04000120 	.word	0x04000120
 8003eb0:	08004ce3 	.word	0x08004ce3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	f040 8153 	bne.w	8004164 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ec2:	f003 0310 	and.w	r3, r3, #16
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 814c 	beq.w	8004164 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ed0:	f003 0310 	and.w	r3, r3, #16
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 8145 	beq.w	8004164 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2210      	movs	r2, #16
 8003ee0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eec:	2b40      	cmp	r3, #64	; 0x40
 8003eee:	f040 80bb 	bne.w	8004068 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 818f 	beq.w	8004228 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003f10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003f14:	429a      	cmp	r2, r3
 8003f16:	f080 8187 	bcs.w	8004228 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003f20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0320 	and.w	r3, r3, #32
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f040 8087 	bne.w	8004046 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f40:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f44:	e853 3f00 	ldrex	r3, [r3]
 8003f48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003f4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003f62:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003f66:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003f6e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003f72:	e841 2300 	strex	r3, r2, [r1]
 8003f76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003f7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1da      	bne.n	8003f38 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	3308      	adds	r3, #8
 8003f88:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f8c:	e853 3f00 	ldrex	r3, [r3]
 8003f90:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003f92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f94:	f023 0301 	bic.w	r3, r3, #1
 8003f98:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	3308      	adds	r3, #8
 8003fa2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003fa6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003faa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003fae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003fb2:	e841 2300 	strex	r3, r2, [r1]
 8003fb6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003fb8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d1e1      	bne.n	8003f82 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	3308      	adds	r3, #8
 8003fc4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fc8:	e853 3f00 	ldrex	r3, [r3]
 8003fcc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003fce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	3308      	adds	r3, #8
 8003fde:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003fe2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003fe4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fe6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003fe8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003fea:	e841 2300 	strex	r3, r2, [r1]
 8003fee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003ff0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1e3      	bne.n	8003fbe <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2220      	movs	r2, #32
 8003ffa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800400a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800400c:	e853 3f00 	ldrex	r3, [r3]
 8004010:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004012:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004014:	f023 0310 	bic.w	r3, r3, #16
 8004018:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	461a      	mov	r2, r3
 8004022:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004026:	65bb      	str	r3, [r7, #88]	; 0x58
 8004028:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800402c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800402e:	e841 2300 	strex	r3, r2, [r1]
 8004032:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004034:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1e4      	bne.n	8004004 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004040:	4618      	mov	r0, r3
 8004042:	f7fd f980 	bl	8001346 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2202      	movs	r2, #2
 800404a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004058:	b29b      	uxth	r3, r3
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	b29b      	uxth	r3, r3
 800405e:	4619      	mov	r1, r3
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 f8fd 	bl	8004260 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004066:	e0df      	b.n	8004228 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004074:	b29b      	uxth	r3, r3
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004082:	b29b      	uxth	r3, r3
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80d1 	beq.w	800422c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800408a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 80cc 	beq.w	800422c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800409c:	e853 3f00 	ldrex	r3, [r3]
 80040a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80040a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	461a      	mov	r2, r3
 80040b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80040b6:	647b      	str	r3, [r7, #68]	; 0x44
 80040b8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80040bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80040be:	e841 2300 	strex	r3, r2, [r1]
 80040c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80040c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1e4      	bne.n	8004094 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	3308      	adds	r3, #8
 80040d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	e853 3f00 	ldrex	r3, [r3]
 80040d8:	623b      	str	r3, [r7, #32]
   return(result);
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040e0:	f023 0301 	bic.w	r3, r3, #1
 80040e4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	3308      	adds	r3, #8
 80040ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80040f2:	633a      	str	r2, [r7, #48]	; 0x30
 80040f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040fa:	e841 2300 	strex	r3, r2, [r1]
 80040fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1e1      	bne.n	80040ca <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2220      	movs	r2, #32
 800410a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	e853 3f00 	ldrex	r3, [r3]
 8004126:	60fb      	str	r3, [r7, #12]
   return(result);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f023 0310 	bic.w	r3, r3, #16
 800412e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800413c:	61fb      	str	r3, [r7, #28]
 800413e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004140:	69b9      	ldr	r1, [r7, #24]
 8004142:	69fa      	ldr	r2, [r7, #28]
 8004144:	e841 2300 	strex	r3, r2, [r1]
 8004148:	617b      	str	r3, [r7, #20]
   return(result);
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1e4      	bne.n	800411a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004156:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800415a:	4619      	mov	r1, r3
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 f87f 	bl	8004260 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004162:	e063      	b.n	800422c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004168:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d00e      	beq.n	800418e <HAL_UART_IRQHandler+0x59e>
 8004170:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004174:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d008      	beq.n	800418e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004184:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 fdec 	bl	8004d64 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800418c:	e051      	b.n	8004232 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800418e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004196:	2b00      	cmp	r3, #0
 8004198:	d014      	beq.n	80041c4 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800419a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800419e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d105      	bne.n	80041b2 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80041a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d008      	beq.n	80041c4 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d03a      	beq.n	8004230 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	4798      	blx	r3
    }
    return;
 80041c2:	e035      	b.n	8004230 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80041c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d009      	beq.n	80041e4 <HAL_UART_IRQHandler+0x5f4>
 80041d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d003      	beq.n	80041e4 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 fd96 	bl	8004d0e <UART_EndTransmit_IT>
    return;
 80041e2:	e026      	b.n	8004232 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80041e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d009      	beq.n	8004204 <HAL_UART_IRQHandler+0x614>
 80041f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 fdc5 	bl	8004d8c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004202:	e016      	b.n	8004232 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004208:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800420c:	2b00      	cmp	r3, #0
 800420e:	d010      	beq.n	8004232 <HAL_UART_IRQHandler+0x642>
 8004210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004214:	2b00      	cmp	r3, #0
 8004216:	da0c      	bge.n	8004232 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 fdad 	bl	8004d78 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800421e:	e008      	b.n	8004232 <HAL_UART_IRQHandler+0x642>
      return;
 8004220:	bf00      	nop
 8004222:	e006      	b.n	8004232 <HAL_UART_IRQHandler+0x642>
    return;
 8004224:	bf00      	nop
 8004226:	e004      	b.n	8004232 <HAL_UART_IRQHandler+0x642>
      return;
 8004228:	bf00      	nop
 800422a:	e002      	b.n	8004232 <HAL_UART_IRQHandler+0x642>
      return;
 800422c:	bf00      	nop
 800422e:	e000      	b.n	8004232 <HAL_UART_IRQHandler+0x642>
    return;
 8004230:	bf00      	nop
  }
}
 8004232:	37e8      	adds	r7, #232	; 0xe8
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	460b      	mov	r3, r1
 800426a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004286:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800428e:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8004290:	68fa      	ldr	r2, [r7, #12]
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	4313      	orrs	r3, r2
}
 8004296:	4618      	mov	r0, r3
 8004298:	3714      	adds	r7, #20
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
	...

080042a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042a8:	b08c      	sub	sp, #48	; 0x30
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042ae:	2300      	movs	r3, #0
 80042b0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042b4:	697b      	ldr	r3, [r7, #20]
 80042b6:	689a      	ldr	r2, [r3, #8]
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	431a      	orrs	r2, r3
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	431a      	orrs	r2, r3
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4baa      	ldr	r3, [pc, #680]	; (800457c <UART_SetConfig+0x2d8>)
 80042d4:	4013      	ands	r3, r2
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	6812      	ldr	r2, [r2, #0]
 80042da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80042dc:	430b      	orrs	r3, r1
 80042de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	68da      	ldr	r2, [r3, #12]
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a9f      	ldr	r2, [pc, #636]	; (8004580 <UART_SetConfig+0x2dc>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d004      	beq.n	8004310 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800430c:	4313      	orrs	r3, r2
 800430e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800431a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	6812      	ldr	r2, [r2, #0]
 8004322:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004324:	430b      	orrs	r3, r1
 8004326:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800432e:	f023 010f 	bic.w	r1, r3, #15
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a90      	ldr	r2, [pc, #576]	; (8004584 <UART_SetConfig+0x2e0>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d125      	bne.n	8004394 <UART_SetConfig+0xf0>
 8004348:	4b8f      	ldr	r3, [pc, #572]	; (8004588 <UART_SetConfig+0x2e4>)
 800434a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	2b03      	cmp	r3, #3
 8004354:	d81a      	bhi.n	800438c <UART_SetConfig+0xe8>
 8004356:	a201      	add	r2, pc, #4	; (adr r2, 800435c <UART_SetConfig+0xb8>)
 8004358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435c:	0800436d 	.word	0x0800436d
 8004360:	0800437d 	.word	0x0800437d
 8004364:	08004375 	.word	0x08004375
 8004368:	08004385 	.word	0x08004385
 800436c:	2301      	movs	r3, #1
 800436e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004372:	e116      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004374:	2302      	movs	r3, #2
 8004376:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800437a:	e112      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800437c:	2304      	movs	r3, #4
 800437e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004382:	e10e      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004384:	2308      	movs	r3, #8
 8004386:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800438a:	e10a      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800438c:	2310      	movs	r3, #16
 800438e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004392:	e106      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a7c      	ldr	r2, [pc, #496]	; (800458c <UART_SetConfig+0x2e8>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d138      	bne.n	8004410 <UART_SetConfig+0x16c>
 800439e:	4b7a      	ldr	r3, [pc, #488]	; (8004588 <UART_SetConfig+0x2e4>)
 80043a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043a4:	f003 030c 	and.w	r3, r3, #12
 80043a8:	2b0c      	cmp	r3, #12
 80043aa:	d82d      	bhi.n	8004408 <UART_SetConfig+0x164>
 80043ac:	a201      	add	r2, pc, #4	; (adr r2, 80043b4 <UART_SetConfig+0x110>)
 80043ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b2:	bf00      	nop
 80043b4:	080043e9 	.word	0x080043e9
 80043b8:	08004409 	.word	0x08004409
 80043bc:	08004409 	.word	0x08004409
 80043c0:	08004409 	.word	0x08004409
 80043c4:	080043f9 	.word	0x080043f9
 80043c8:	08004409 	.word	0x08004409
 80043cc:	08004409 	.word	0x08004409
 80043d0:	08004409 	.word	0x08004409
 80043d4:	080043f1 	.word	0x080043f1
 80043d8:	08004409 	.word	0x08004409
 80043dc:	08004409 	.word	0x08004409
 80043e0:	08004409 	.word	0x08004409
 80043e4:	08004401 	.word	0x08004401
 80043e8:	2300      	movs	r3, #0
 80043ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043ee:	e0d8      	b.n	80045a2 <UART_SetConfig+0x2fe>
 80043f0:	2302      	movs	r3, #2
 80043f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043f6:	e0d4      	b.n	80045a2 <UART_SetConfig+0x2fe>
 80043f8:	2304      	movs	r3, #4
 80043fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043fe:	e0d0      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004400:	2308      	movs	r3, #8
 8004402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004406:	e0cc      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004408:	2310      	movs	r3, #16
 800440a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800440e:	e0c8      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a5e      	ldr	r2, [pc, #376]	; (8004590 <UART_SetConfig+0x2ec>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d125      	bne.n	8004466 <UART_SetConfig+0x1c2>
 800441a:	4b5b      	ldr	r3, [pc, #364]	; (8004588 <UART_SetConfig+0x2e4>)
 800441c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004420:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004424:	2b30      	cmp	r3, #48	; 0x30
 8004426:	d016      	beq.n	8004456 <UART_SetConfig+0x1b2>
 8004428:	2b30      	cmp	r3, #48	; 0x30
 800442a:	d818      	bhi.n	800445e <UART_SetConfig+0x1ba>
 800442c:	2b20      	cmp	r3, #32
 800442e:	d00a      	beq.n	8004446 <UART_SetConfig+0x1a2>
 8004430:	2b20      	cmp	r3, #32
 8004432:	d814      	bhi.n	800445e <UART_SetConfig+0x1ba>
 8004434:	2b00      	cmp	r3, #0
 8004436:	d002      	beq.n	800443e <UART_SetConfig+0x19a>
 8004438:	2b10      	cmp	r3, #16
 800443a:	d008      	beq.n	800444e <UART_SetConfig+0x1aa>
 800443c:	e00f      	b.n	800445e <UART_SetConfig+0x1ba>
 800443e:	2300      	movs	r3, #0
 8004440:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004444:	e0ad      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004446:	2302      	movs	r3, #2
 8004448:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800444c:	e0a9      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800444e:	2304      	movs	r3, #4
 8004450:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004454:	e0a5      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004456:	2308      	movs	r3, #8
 8004458:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800445c:	e0a1      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800445e:	2310      	movs	r3, #16
 8004460:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004464:	e09d      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a4a      	ldr	r2, [pc, #296]	; (8004594 <UART_SetConfig+0x2f0>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d125      	bne.n	80044bc <UART_SetConfig+0x218>
 8004470:	4b45      	ldr	r3, [pc, #276]	; (8004588 <UART_SetConfig+0x2e4>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004476:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800447a:	2bc0      	cmp	r3, #192	; 0xc0
 800447c:	d016      	beq.n	80044ac <UART_SetConfig+0x208>
 800447e:	2bc0      	cmp	r3, #192	; 0xc0
 8004480:	d818      	bhi.n	80044b4 <UART_SetConfig+0x210>
 8004482:	2b80      	cmp	r3, #128	; 0x80
 8004484:	d00a      	beq.n	800449c <UART_SetConfig+0x1f8>
 8004486:	2b80      	cmp	r3, #128	; 0x80
 8004488:	d814      	bhi.n	80044b4 <UART_SetConfig+0x210>
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <UART_SetConfig+0x1f0>
 800448e:	2b40      	cmp	r3, #64	; 0x40
 8004490:	d008      	beq.n	80044a4 <UART_SetConfig+0x200>
 8004492:	e00f      	b.n	80044b4 <UART_SetConfig+0x210>
 8004494:	2300      	movs	r3, #0
 8004496:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800449a:	e082      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800449c:	2302      	movs	r3, #2
 800449e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044a2:	e07e      	b.n	80045a2 <UART_SetConfig+0x2fe>
 80044a4:	2304      	movs	r3, #4
 80044a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044aa:	e07a      	b.n	80045a2 <UART_SetConfig+0x2fe>
 80044ac:	2308      	movs	r3, #8
 80044ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044b2:	e076      	b.n	80045a2 <UART_SetConfig+0x2fe>
 80044b4:	2310      	movs	r3, #16
 80044b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044ba:	e072      	b.n	80045a2 <UART_SetConfig+0x2fe>
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a35      	ldr	r2, [pc, #212]	; (8004598 <UART_SetConfig+0x2f4>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d12a      	bne.n	800451c <UART_SetConfig+0x278>
 80044c6:	4b30      	ldr	r3, [pc, #192]	; (8004588 <UART_SetConfig+0x2e4>)
 80044c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044d4:	d01a      	beq.n	800450c <UART_SetConfig+0x268>
 80044d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044da:	d81b      	bhi.n	8004514 <UART_SetConfig+0x270>
 80044dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044e0:	d00c      	beq.n	80044fc <UART_SetConfig+0x258>
 80044e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044e6:	d815      	bhi.n	8004514 <UART_SetConfig+0x270>
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d003      	beq.n	80044f4 <UART_SetConfig+0x250>
 80044ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044f0:	d008      	beq.n	8004504 <UART_SetConfig+0x260>
 80044f2:	e00f      	b.n	8004514 <UART_SetConfig+0x270>
 80044f4:	2300      	movs	r3, #0
 80044f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044fa:	e052      	b.n	80045a2 <UART_SetConfig+0x2fe>
 80044fc:	2302      	movs	r3, #2
 80044fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004502:	e04e      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004504:	2304      	movs	r3, #4
 8004506:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800450a:	e04a      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800450c:	2308      	movs	r3, #8
 800450e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004512:	e046      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004514:	2310      	movs	r3, #16
 8004516:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800451a:	e042      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a17      	ldr	r2, [pc, #92]	; (8004580 <UART_SetConfig+0x2dc>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d13a      	bne.n	800459c <UART_SetConfig+0x2f8>
 8004526:	4b18      	ldr	r3, [pc, #96]	; (8004588 <UART_SetConfig+0x2e4>)
 8004528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800452c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004530:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004534:	d01a      	beq.n	800456c <UART_SetConfig+0x2c8>
 8004536:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800453a:	d81b      	bhi.n	8004574 <UART_SetConfig+0x2d0>
 800453c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004540:	d00c      	beq.n	800455c <UART_SetConfig+0x2b8>
 8004542:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004546:	d815      	bhi.n	8004574 <UART_SetConfig+0x2d0>
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <UART_SetConfig+0x2b0>
 800454c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004550:	d008      	beq.n	8004564 <UART_SetConfig+0x2c0>
 8004552:	e00f      	b.n	8004574 <UART_SetConfig+0x2d0>
 8004554:	2300      	movs	r3, #0
 8004556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800455a:	e022      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800455c:	2302      	movs	r3, #2
 800455e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004562:	e01e      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004564:	2304      	movs	r3, #4
 8004566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800456a:	e01a      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800456c:	2308      	movs	r3, #8
 800456e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004572:	e016      	b.n	80045a2 <UART_SetConfig+0x2fe>
 8004574:	2310      	movs	r3, #16
 8004576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800457a:	e012      	b.n	80045a2 <UART_SetConfig+0x2fe>
 800457c:	cfff69f3 	.word	0xcfff69f3
 8004580:	40008000 	.word	0x40008000
 8004584:	40013800 	.word	0x40013800
 8004588:	40021000 	.word	0x40021000
 800458c:	40004400 	.word	0x40004400
 8004590:	40004800 	.word	0x40004800
 8004594:	40004c00 	.word	0x40004c00
 8004598:	40005000 	.word	0x40005000
 800459c:	2310      	movs	r3, #16
 800459e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4ab0      	ldr	r2, [pc, #704]	; (8004868 <UART_SetConfig+0x5c4>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	f040 809b 	bne.w	80046e4 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80045ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80045b2:	2b08      	cmp	r3, #8
 80045b4:	d827      	bhi.n	8004606 <UART_SetConfig+0x362>
 80045b6:	a201      	add	r2, pc, #4	; (adr r2, 80045bc <UART_SetConfig+0x318>)
 80045b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045bc:	080045e1 	.word	0x080045e1
 80045c0:	080045e9 	.word	0x080045e9
 80045c4:	080045f1 	.word	0x080045f1
 80045c8:	08004607 	.word	0x08004607
 80045cc:	080045f7 	.word	0x080045f7
 80045d0:	08004607 	.word	0x08004607
 80045d4:	08004607 	.word	0x08004607
 80045d8:	08004607 	.word	0x08004607
 80045dc:	080045ff 	.word	0x080045ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045e0:	f7fe fa42 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
 80045e4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80045e6:	e014      	b.n	8004612 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045e8:	f7fe fa52 	bl	8002a90 <HAL_RCC_GetPCLK2Freq>
 80045ec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80045ee:	e010      	b.n	8004612 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045f0:	4b9e      	ldr	r3, [pc, #632]	; (800486c <UART_SetConfig+0x5c8>)
 80045f2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80045f4:	e00d      	b.n	8004612 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045f6:	f7fe f985 	bl	8002904 <HAL_RCC_GetSysClockFreq>
 80045fa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80045fc:	e009      	b.n	8004612 <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004602:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004604:	e005      	b.n	8004612 <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004610:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 8130 	beq.w	800487a <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461e:	4a94      	ldr	r2, [pc, #592]	; (8004870 <UART_SetConfig+0x5cc>)
 8004620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004624:	461a      	mov	r2, r3
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	fbb3 f3f2 	udiv	r3, r3, r2
 800462c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	685a      	ldr	r2, [r3, #4]
 8004632:	4613      	mov	r3, r2
 8004634:	005b      	lsls	r3, r3, #1
 8004636:	4413      	add	r3, r2
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	429a      	cmp	r2, r3
 800463c:	d305      	bcc.n	800464a <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	429a      	cmp	r2, r3
 8004648:	d903      	bls.n	8004652 <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004650:	e113      	b.n	800487a <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004654:	2200      	movs	r2, #0
 8004656:	60bb      	str	r3, [r7, #8]
 8004658:	60fa      	str	r2, [r7, #12]
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465e:	4a84      	ldr	r2, [pc, #528]	; (8004870 <UART_SetConfig+0x5cc>)
 8004660:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004664:	b29b      	uxth	r3, r3
 8004666:	2200      	movs	r2, #0
 8004668:	603b      	str	r3, [r7, #0]
 800466a:	607a      	str	r2, [r7, #4]
 800466c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004670:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004674:	f7fb fdde 	bl	8000234 <__aeabi_uldivmod>
 8004678:	4602      	mov	r2, r0
 800467a:	460b      	mov	r3, r1
 800467c:	4610      	mov	r0, r2
 800467e:	4619      	mov	r1, r3
 8004680:	f04f 0200 	mov.w	r2, #0
 8004684:	f04f 0300 	mov.w	r3, #0
 8004688:	020b      	lsls	r3, r1, #8
 800468a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800468e:	0202      	lsls	r2, r0, #8
 8004690:	6979      	ldr	r1, [r7, #20]
 8004692:	6849      	ldr	r1, [r1, #4]
 8004694:	0849      	lsrs	r1, r1, #1
 8004696:	2000      	movs	r0, #0
 8004698:	460c      	mov	r4, r1
 800469a:	4605      	mov	r5, r0
 800469c:	eb12 0804 	adds.w	r8, r2, r4
 80046a0:	eb43 0905 	adc.w	r9, r3, r5
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	469a      	mov	sl, r3
 80046ac:	4693      	mov	fp, r2
 80046ae:	4652      	mov	r2, sl
 80046b0:	465b      	mov	r3, fp
 80046b2:	4640      	mov	r0, r8
 80046b4:	4649      	mov	r1, r9
 80046b6:	f7fb fdbd 	bl	8000234 <__aeabi_uldivmod>
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	4613      	mov	r3, r2
 80046c0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046c2:	6a3b      	ldr	r3, [r7, #32]
 80046c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80046c8:	d308      	bcc.n	80046dc <UART_SetConfig+0x438>
 80046ca:	6a3b      	ldr	r3, [r7, #32]
 80046cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80046d0:	d204      	bcs.n	80046dc <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	6a3a      	ldr	r2, [r7, #32]
 80046d8:	60da      	str	r2, [r3, #12]
 80046da:	e0ce      	b.n	800487a <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80046e2:	e0ca      	b.n	800487a <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	69db      	ldr	r3, [r3, #28]
 80046e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046ec:	d166      	bne.n	80047bc <UART_SetConfig+0x518>
  {
    switch (clocksource)
 80046ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80046f2:	2b08      	cmp	r3, #8
 80046f4:	d827      	bhi.n	8004746 <UART_SetConfig+0x4a2>
 80046f6:	a201      	add	r2, pc, #4	; (adr r2, 80046fc <UART_SetConfig+0x458>)
 80046f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046fc:	08004721 	.word	0x08004721
 8004700:	08004729 	.word	0x08004729
 8004704:	08004731 	.word	0x08004731
 8004708:	08004747 	.word	0x08004747
 800470c:	08004737 	.word	0x08004737
 8004710:	08004747 	.word	0x08004747
 8004714:	08004747 	.word	0x08004747
 8004718:	08004747 	.word	0x08004747
 800471c:	0800473f 	.word	0x0800473f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004720:	f7fe f9a2 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
 8004724:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004726:	e014      	b.n	8004752 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004728:	f7fe f9b2 	bl	8002a90 <HAL_RCC_GetPCLK2Freq>
 800472c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800472e:	e010      	b.n	8004752 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004730:	4b4e      	ldr	r3, [pc, #312]	; (800486c <UART_SetConfig+0x5c8>)
 8004732:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004734:	e00d      	b.n	8004752 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004736:	f7fe f8e5 	bl	8002904 <HAL_RCC_GetSysClockFreq>
 800473a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800473c:	e009      	b.n	8004752 <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800473e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004742:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004744:	e005      	b.n	8004752 <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8004746:	2300      	movs	r3, #0
 8004748:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004750:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 8090 	beq.w	800487a <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475e:	4a44      	ldr	r2, [pc, #272]	; (8004870 <UART_SetConfig+0x5cc>)
 8004760:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004764:	461a      	mov	r2, r3
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	fbb3 f3f2 	udiv	r3, r3, r2
 800476c:	005a      	lsls	r2, r3, #1
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	085b      	lsrs	r3, r3, #1
 8004774:	441a      	add	r2, r3
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	fbb2 f3f3 	udiv	r3, r2, r3
 800477e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004780:	6a3b      	ldr	r3, [r7, #32]
 8004782:	2b0f      	cmp	r3, #15
 8004784:	d916      	bls.n	80047b4 <UART_SetConfig+0x510>
 8004786:	6a3b      	ldr	r3, [r7, #32]
 8004788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800478c:	d212      	bcs.n	80047b4 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	b29b      	uxth	r3, r3
 8004792:	f023 030f 	bic.w	r3, r3, #15
 8004796:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	085b      	lsrs	r3, r3, #1
 800479c:	b29b      	uxth	r3, r3
 800479e:	f003 0307 	and.w	r3, r3, #7
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	8bfb      	ldrh	r3, [r7, #30]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	8bfa      	ldrh	r2, [r7, #30]
 80047b0:	60da      	str	r2, [r3, #12]
 80047b2:	e062      	b.n	800487a <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80047ba:	e05e      	b.n	800487a <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80047bc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80047c0:	2b08      	cmp	r3, #8
 80047c2:	d828      	bhi.n	8004816 <UART_SetConfig+0x572>
 80047c4:	a201      	add	r2, pc, #4	; (adr r2, 80047cc <UART_SetConfig+0x528>)
 80047c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ca:	bf00      	nop
 80047cc:	080047f1 	.word	0x080047f1
 80047d0:	080047f9 	.word	0x080047f9
 80047d4:	08004801 	.word	0x08004801
 80047d8:	08004817 	.word	0x08004817
 80047dc:	08004807 	.word	0x08004807
 80047e0:	08004817 	.word	0x08004817
 80047e4:	08004817 	.word	0x08004817
 80047e8:	08004817 	.word	0x08004817
 80047ec:	0800480f 	.word	0x0800480f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047f0:	f7fe f93a 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
 80047f4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80047f6:	e014      	b.n	8004822 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047f8:	f7fe f94a 	bl	8002a90 <HAL_RCC_GetPCLK2Freq>
 80047fc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80047fe:	e010      	b.n	8004822 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004800:	4b1a      	ldr	r3, [pc, #104]	; (800486c <UART_SetConfig+0x5c8>)
 8004802:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004804:	e00d      	b.n	8004822 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004806:	f7fe f87d 	bl	8002904 <HAL_RCC_GetSysClockFreq>
 800480a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800480c:	e009      	b.n	8004822 <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800480e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004812:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004814:	e005      	b.n	8004822 <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8004816:	2300      	movs	r3, #0
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004820:	bf00      	nop
    }

    if (pclk != 0U)
 8004822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004824:	2b00      	cmp	r3, #0
 8004826:	d028      	beq.n	800487a <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482c:	4a10      	ldr	r2, [pc, #64]	; (8004870 <UART_SetConfig+0x5cc>)
 800482e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004832:	461a      	mov	r2, r3
 8004834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004836:	fbb3 f2f2 	udiv	r2, r3, r2
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	085b      	lsrs	r3, r3, #1
 8004840:	441a      	add	r2, r3
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	fbb2 f3f3 	udiv	r3, r2, r3
 800484a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800484c:	6a3b      	ldr	r3, [r7, #32]
 800484e:	2b0f      	cmp	r3, #15
 8004850:	d910      	bls.n	8004874 <UART_SetConfig+0x5d0>
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004858:	d20c      	bcs.n	8004874 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800485a:	6a3b      	ldr	r3, [r7, #32]
 800485c:	b29a      	uxth	r2, r3
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60da      	str	r2, [r3, #12]
 8004864:	e009      	b.n	800487a <UART_SetConfig+0x5d6>
 8004866:	bf00      	nop
 8004868:	40008000 	.word	0x40008000
 800486c:	00f42400 	.word	0x00f42400
 8004870:	08005158 	.word	0x08005158
      }
      else
      {
        ret = HAL_ERROR;
 8004874:	2301      	movs	r3, #1
 8004876:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	2201      	movs	r2, #1
 800487e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2201      	movs	r2, #1
 8004886:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	2200      	movs	r2, #0
 800488e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	2200      	movs	r2, #0
 8004894:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004896:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800489a:	4618      	mov	r0, r3
 800489c:	3730      	adds	r7, #48	; 0x30
 800489e:	46bd      	mov	sp, r7
 80048a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080048a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00a      	beq.n	80048ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00a      	beq.n	80048f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	430a      	orrs	r2, r1
 80048ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d00a      	beq.n	8004912 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004916:	f003 0304 	and.w	r3, r3, #4
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00a      	beq.n	8004934 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004938:	f003 0310 	and.w	r3, r3, #16
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00a      	beq.n	8004956 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800495a:	f003 0320 	and.w	r3, r3, #32
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00a      	beq.n	8004978 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800497c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004980:	2b00      	cmp	r3, #0
 8004982:	d01a      	beq.n	80049ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800499e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80049a2:	d10a      	bne.n	80049ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00a      	beq.n	80049dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	430a      	orrs	r2, r1
 80049da:	605a      	str	r2, [r3, #4]
  }
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b098      	sub	sp, #96	; 0x60
 80049ec:	af02      	add	r7, sp, #8
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049f8:	f7fc fb66 	bl	80010c8 <HAL_GetTick>
 80049fc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0308 	and.w	r3, r3, #8
 8004a08:	2b08      	cmp	r3, #8
 8004a0a:	d12f      	bne.n	8004a6c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a14:	2200      	movs	r2, #0
 8004a16:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f88e 	bl	8004b3c <UART_WaitOnFlagUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d022      	beq.n	8004a6c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a2e:	e853 3f00 	ldrex	r3, [r3]
 8004a32:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a3a:	653b      	str	r3, [r7, #80]	; 0x50
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	461a      	mov	r2, r3
 8004a42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a44:	647b      	str	r3, [r7, #68]	; 0x44
 8004a46:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a48:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a4a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a4c:	e841 2300 	strex	r3, r2, [r1]
 8004a50:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1e6      	bne.n	8004a26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e063      	b.n	8004b34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0304 	and.w	r3, r3, #4
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	d149      	bne.n	8004b0e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a7a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a82:	2200      	movs	r2, #0
 8004a84:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 f857 	bl	8004b3c <UART_WaitOnFlagUntilTimeout>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d03c      	beq.n	8004b0e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	623b      	str	r3, [r7, #32]
   return(result);
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ab2:	633b      	str	r3, [r7, #48]	; 0x30
 8004ab4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aba:	e841 2300 	strex	r3, r2, [r1]
 8004abe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d1e6      	bne.n	8004a94 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	3308      	adds	r3, #8
 8004acc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	e853 3f00 	ldrex	r3, [r3]
 8004ad4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f023 0301 	bic.w	r3, r3, #1
 8004adc:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	3308      	adds	r3, #8
 8004ae4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ae6:	61fa      	str	r2, [r7, #28]
 8004ae8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aea:	69b9      	ldr	r1, [r7, #24]
 8004aec:	69fa      	ldr	r2, [r7, #28]
 8004aee:	e841 2300 	strex	r3, r2, [r1]
 8004af2:	617b      	str	r3, [r7, #20]
   return(result);
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1e5      	bne.n	8004ac6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2220      	movs	r2, #32
 8004afe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e012      	b.n	8004b34 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2220      	movs	r2, #32
 8004b12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2220      	movs	r2, #32
 8004b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004b32:	2300      	movs	r3, #0
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3758      	adds	r7, #88	; 0x58
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	603b      	str	r3, [r7, #0]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b4c:	e04f      	b.n	8004bee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b54:	d04b      	beq.n	8004bee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b56:	f7fc fab7 	bl	80010c8 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d302      	bcc.n	8004b6c <UART_WaitOnFlagUntilTimeout+0x30>
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e04e      	b.n	8004c0e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0304 	and.w	r3, r3, #4
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d037      	beq.n	8004bee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	2b80      	cmp	r3, #128	; 0x80
 8004b82:	d034      	beq.n	8004bee <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	2b40      	cmp	r3, #64	; 0x40
 8004b88:	d031      	beq.n	8004bee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	f003 0308 	and.w	r3, r3, #8
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d110      	bne.n	8004bba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2208      	movs	r2, #8
 8004b9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 f838 	bl	8004c16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2208      	movs	r2, #8
 8004baa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e029      	b.n	8004c0e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bc8:	d111      	bne.n	8004bee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bd2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	f000 f81e 	bl	8004c16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2220      	movs	r2, #32
 8004bde:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e00f      	b.n	8004c0e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	69da      	ldr	r2, [r3, #28]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	bf0c      	ite	eq
 8004bfe:	2301      	moveq	r3, #1
 8004c00:	2300      	movne	r3, #0
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	461a      	mov	r2, r3
 8004c06:	79fb      	ldrb	r3, [r7, #7]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d0a0      	beq.n	8004b4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b095      	sub	sp, #84	; 0x54
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c26:	e853 3f00 	ldrex	r3, [r3]
 8004c2a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	461a      	mov	r2, r3
 8004c3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c3c:	643b      	str	r3, [r7, #64]	; 0x40
 8004c3e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c40:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c42:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c44:	e841 2300 	strex	r3, r2, [r1]
 8004c48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1e6      	bne.n	8004c1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	3308      	adds	r3, #8
 8004c56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c58:	6a3b      	ldr	r3, [r7, #32]
 8004c5a:	e853 3f00 	ldrex	r3, [r3]
 8004c5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c66:	f023 0301 	bic.w	r3, r3, #1
 8004c6a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	3308      	adds	r3, #8
 8004c72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c78:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c7c:	e841 2300 	strex	r3, r2, [r1]
 8004c80:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d1e3      	bne.n	8004c50 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d118      	bne.n	8004cc2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	e853 3f00 	ldrex	r3, [r3]
 8004c9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	f023 0310 	bic.w	r3, r3, #16
 8004ca4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	461a      	mov	r2, r3
 8004cac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cae:	61bb      	str	r3, [r7, #24]
 8004cb0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb2:	6979      	ldr	r1, [r7, #20]
 8004cb4:	69ba      	ldr	r2, [r7, #24]
 8004cb6:	e841 2300 	strex	r3, r2, [r1]
 8004cba:	613b      	str	r3, [r7, #16]
   return(result);
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d1e6      	bne.n	8004c90 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004cd6:	bf00      	nop
 8004cd8:	3754      	adds	r7, #84	; 0x54
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr

08004ce2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f7ff faa3 	bl	800424c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d06:	bf00      	nop
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b088      	sub	sp, #32
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	e853 3f00 	ldrex	r3, [r3]
 8004d22:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d2a:	61fb      	str	r3, [r7, #28]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	461a      	mov	r2, r3
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	61bb      	str	r3, [r7, #24]
 8004d36:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d38:	6979      	ldr	r1, [r7, #20]
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	e841 2300 	strex	r3, r2, [r1]
 8004d40:	613b      	str	r3, [r7, #16]
   return(result);
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1e6      	bne.n	8004d16 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2220      	movs	r2, #32
 8004d4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7ff fa6e 	bl	8004238 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d5c:	bf00      	nop
 8004d5e:	3720      	adds	r7, #32
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d101      	bne.n	8004db6 <HAL_UARTEx_DisableFifoMode+0x16>
 8004db2:	2302      	movs	r3, #2
 8004db4:	e027      	b.n	8004e06 <HAL_UARTEx_DisableFifoMode+0x66>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2224      	movs	r2, #36	; 0x24
 8004dc2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 0201 	bic.w	r2, r2, #1
 8004ddc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004de4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2220      	movs	r2, #32
 8004df8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004e04:	2300      	movs	r3, #0
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3714      	adds	r7, #20
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr

08004e12 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004e12:	b580      	push	{r7, lr}
 8004e14:	b084      	sub	sp, #16
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
 8004e1a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d101      	bne.n	8004e2a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004e26:	2302      	movs	r3, #2
 8004e28:	e02d      	b.n	8004e86 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2224      	movs	r2, #36	; 0x24
 8004e36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f022 0201 	bic.w	r2, r2, #1
 8004e50:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f850 	bl	8004f0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68fa      	ldr	r2, [r7, #12]
 8004e72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2220      	movs	r2, #32
 8004e78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}

08004e8e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004e8e:	b580      	push	{r7, lr}
 8004e90:	b084      	sub	sp, #16
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
 8004e96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d101      	bne.n	8004ea6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	e02d      	b.n	8004f02 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2224      	movs	r2, #36	; 0x24
 8004eb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f022 0201 	bic.w	r2, r2, #1
 8004ecc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 f812 	bl	8004f0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2220      	movs	r2, #32
 8004ef4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d108      	bne.n	8004f2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004f2c:	e031      	b.n	8004f92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004f2e:	2308      	movs	r3, #8
 8004f30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004f32:	2308      	movs	r3, #8
 8004f34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	0e5b      	lsrs	r3, r3, #25
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	0f5b      	lsrs	r3, r3, #29
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	f003 0307 	and.w	r3, r3, #7
 8004f54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f56:	7bbb      	ldrb	r3, [r7, #14]
 8004f58:	7b3a      	ldrb	r2, [r7, #12]
 8004f5a:	4911      	ldr	r1, [pc, #68]	; (8004fa0 <UARTEx_SetNbDataToProcess+0x94>)
 8004f5c:	5c8a      	ldrb	r2, [r1, r2]
 8004f5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004f62:	7b3a      	ldrb	r2, [r7, #12]
 8004f64:	490f      	ldr	r1, [pc, #60]	; (8004fa4 <UARTEx_SetNbDataToProcess+0x98>)
 8004f66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004f68:	fb93 f3f2 	sdiv	r3, r3, r2
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f74:	7bfb      	ldrb	r3, [r7, #15]
 8004f76:	7b7a      	ldrb	r2, [r7, #13]
 8004f78:	4909      	ldr	r1, [pc, #36]	; (8004fa0 <UARTEx_SetNbDataToProcess+0x94>)
 8004f7a:	5c8a      	ldrb	r2, [r1, r2]
 8004f7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004f80:	7b7a      	ldrb	r2, [r7, #13]
 8004f82:	4908      	ldr	r1, [pc, #32]	; (8004fa4 <UARTEx_SetNbDataToProcess+0x98>)
 8004f84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004f86:	fb93 f3f2 	sdiv	r3, r3, r2
 8004f8a:	b29a      	uxth	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004f92:	bf00      	nop
 8004f94:	3714      	adds	r7, #20
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	08005170 	.word	0x08005170
 8004fa4:	08005178 	.word	0x08005178

08004fa8 <__libc_init_array>:
 8004fa8:	b570      	push	{r4, r5, r6, lr}
 8004faa:	4d0d      	ldr	r5, [pc, #52]	; (8004fe0 <__libc_init_array+0x38>)
 8004fac:	2600      	movs	r6, #0
 8004fae:	4c0d      	ldr	r4, [pc, #52]	; (8004fe4 <__libc_init_array+0x3c>)
 8004fb0:	1b64      	subs	r4, r4, r5
 8004fb2:	10a4      	asrs	r4, r4, #2
 8004fb4:	42a6      	cmp	r6, r4
 8004fb6:	d109      	bne.n	8004fcc <__libc_init_array+0x24>
 8004fb8:	4d0b      	ldr	r5, [pc, #44]	; (8004fe8 <__libc_init_array+0x40>)
 8004fba:	2600      	movs	r6, #0
 8004fbc:	4c0b      	ldr	r4, [pc, #44]	; (8004fec <__libc_init_array+0x44>)
 8004fbe:	f000 f81f 	bl	8005000 <_init>
 8004fc2:	1b64      	subs	r4, r4, r5
 8004fc4:	10a4      	asrs	r4, r4, #2
 8004fc6:	42a6      	cmp	r6, r4
 8004fc8:	d105      	bne.n	8004fd6 <__libc_init_array+0x2e>
 8004fca:	bd70      	pop	{r4, r5, r6, pc}
 8004fcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fd0:	3601      	adds	r6, #1
 8004fd2:	4798      	blx	r3
 8004fd4:	e7ee      	b.n	8004fb4 <__libc_init_array+0xc>
 8004fd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fda:	3601      	adds	r6, #1
 8004fdc:	4798      	blx	r3
 8004fde:	e7f2      	b.n	8004fc6 <__libc_init_array+0x1e>
 8004fe0:	08005188 	.word	0x08005188
 8004fe4:	08005188 	.word	0x08005188
 8004fe8:	08005188 	.word	0x08005188
 8004fec:	0800518c 	.word	0x0800518c

08004ff0 <memset>:
 8004ff0:	4402      	add	r2, r0
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d100      	bne.n	8004ffa <memset+0xa>
 8004ff8:	4770      	bx	lr
 8004ffa:	f803 1b01 	strb.w	r1, [r3], #1
 8004ffe:	e7f9      	b.n	8004ff4 <memset+0x4>

08005000 <_init>:
 8005000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005002:	bf00      	nop
 8005004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005006:	bc08      	pop	{r3}
 8005008:	469e      	mov	lr, r3
 800500a:	4770      	bx	lr

0800500c <_fini>:
 800500c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800500e:	bf00      	nop
 8005010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005012:	bc08      	pop	{r3}
 8005014:	469e      	mov	lr, r3
 8005016:	4770      	bx	lr
