$date
	Wed Aug 18 00:57:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$scope module uut $end
$var wire 2 ! ctrl [1:0] $end
$var wire 24 " in_nm [23:0] $end
$var wire 8 # out_n [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100100 #
b10011000000100100100 "
b0 !
$end
#10
b10000001 #
b1 !
#20
b1001 #
b10 !
#30
