$version Generated by VerilatedVcd $end
$date Tue Apr  7 20:31:00 2020
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 3 clk $end
  $var wire  1 C gate_o $end
  $var wire  1 ; rtl_o $end
  $scope module syn_tb $end
   $var wire  1 3 clk $end
   $var wire  1 C gate_o $end
   $var wire  1 + i $end
   $var wire  1 ; rtl_o $end
   $var wire 32 # state [31:0] $end
   $scope module gate_model $end
    $var wire  1 + i $end
    $var wire  1 C o $end
   $upscope $end
   $scope module rtl_model $end
    $var wire  1 + i $end
    $var wire  1 ; o $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
0+
03
0;
0C
#1
b00000000000000000000000000000001 #
13
#2
03
#3
b00000000000000000000000000000010 #
1+
13
1;
1C
#4
03
#5
b00000000000000000000000000000011 #
0+
13
0;
0C
#6
03
#7
b00000000000000000000000000000100 #
13
