#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  6 23:57:19 2022
# Process ID: 3336
# Current directory: C:/Users/seanj/Documents/bluejay/vivado/bluejay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16392 C:\Users\seanj\Documents\bluejay\vivado\bluejay\bluejay.xpr
# Log file: C:/Users/seanj/Documents/bluejay/vivado/bluejay/vivado.log
# Journal file: C:/Users/seanj/Documents/bluejay/vivado/bluejay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/constrs_1
file mkdir C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/constrs_1/new
close [ open C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/constrs_1/new/nexys4_ddr.xdc w ]
add_files -fileset constrs_1 C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/constrs_1/new/nexys4_ddr.xdc
close [ open C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/jay.sv w ]
add_files C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/jay.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/seanj/Documents/bluejay/vivado/bluejay/central_processing_unit_tb_behav.wcfg
source top_tb.tcl
run 1 us
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mem -dir c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mem} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {64} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/seanj/Documents/bluejay/sim/asm/basic/coe/addi.coe}] [get_ips mem]
generate_target {instantiation_template} [get_files c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/mem/mem.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/mem/mem.xci]
catch { config_ip_cache -export [get_ips -all mem] }
export_ip_user_files -of_objects [get_files c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/mem/mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/mem/mem.xci]
launch_runs -jobs 10 mem_synth_1
export_simulation -of_objects [get_files c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/mem/mem.xci] -directory C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/mem/mem.xci] -no_script -reset -force -quiet
remove_files  -fileset mem c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/mem/mem.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name main_memory -dir c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {main_memory} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/seanj/Documents/bluejay/sim/asm/basic/coe/addi.coe}] [get_ips main_memory]
generate_target {instantiation_template} [get_files c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/main_memory/main_memory.xci]
generate_target all [get_files  c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/main_memory/main_memory.xci]
catch { config_ip_cache -export [get_ips -all main_memory] }
export_ip_user_files -of_objects [get_files c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/main_memory/main_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/main_memory/main_memory.xci]
launch_runs -jobs 10 main_memory_synth_1
export_simulation -of_objects [get_files c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/main_memory/main_memory.xci] -directory C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
close_sim
