// Seed: 2480288663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_2 or posedge 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wor  id_4 = 1'b0, id_5;
  tri  id_6;
  wire id_7;
  tri0 id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1
  );
endmodule
