// Seed: 2365801005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6 :
  assert property (@(posedge id_2) 1 - 1)
  else $display(1, id_2 == 1, id_6, id_6);
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  always @(negedge 1) begin
    id_2 <= id_1;
  end
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
endmodule
