$date
	Sat Jul 12 16:24:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_gate_3bit_tb $end
$var wire 3 ! y [2:0] $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$var reg 3 $ c [2:0] $end
$scope module dut $end
$var wire 3 % a [2:0] $end
$var wire 3 & b [2:0] $end
$var wire 3 ' c [2:0] $end
$var wire 3 ( y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10000
b111 !
b111 (
b111 $
b111 '
b111 #
b111 &
b111 "
b111 %
#20000
b100 !
b100 (
b110 #
b110 &
b101 "
b101 %
#30000
b0 !
b0 (
b0 #
b0 &
b111 "
b111 %
#40000
b1 !
b1 (
b101 $
b101 '
b11 #
b11 &
b1 "
b1 %
#50000
b0 !
b0 (
b0 $
b0 '
b111 #
b111 &
b111 "
b111 %
#60000
