<html>


<!-- Mirrored from 192.168.0.47/prod013.php3 by HTTrack Website Copier/3.x [XR&CO'2004], Mon, 04 Dec 2006 16:07:25 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=ISO-8859-1"><!-- /Added by HTTrack -->
<head>
<link rel="SHORTCUT ICON" HREF="images/xess.ico">
<title>Essential VHDL - RTL Synthesis Done Right</title>
<meta name="KEYWORDS" content="VHDL synthesis textbook">
<meta name="DESCRIPTION" content="Essential VHDL is a great follow-on book that deepens your understanding of VHDL and shows how to get the most from your VHDL synthesizer">
<meta http-equiv="Content-Type" content="text/html">
<link rel="stylesheet" type="text/css" href="xess-1.css">
<meta name="Microsoft Border" content="none, default">
</head>

<body>

<table>
	<!-- MSTableType="nolayout" -->
	<tr>
		<td class="StdPageLogo">
		<!--#include virtual="logo.html" -->
		<a href="index-2.html"><img border="0" src="images/xess-138x32.bmp"></a>
		</td>
		<td class="StdPageNav">
		<!--#include virtual="nav.html" -->
		<script type="text/javascript" src="xess.js"></script>
<!-- <script type="text/javascript" src="niftycube_xess.js"></script> -->
<!-- <script type="text/javascript" src="prototype.js"></script> -->
<!-- <script type="text/javascript" src="rico.js"></script> -->
<script type="text/javascript">
	window.onload=function(){
		startList("nav");
		stripe_xess();
		collapseall();
		// Nifty("td.StdPageNav","transparent");
		// Nifty("td.StdPageSidebar","transparent");
		// Nifty("td.StdPageNavLinks","transparent");
	};
	onload=function(){
		startList("nav");
		stripe_xess();
		collapseall();
		// Nifty("td.StdPageNav","transparent");
		// Nifty("td.StdPageSidebar","transparent");
		// Nifty("td.StdPageNavLinks","transparent");
	};
</script>



<table border="0" width="640" cellspacing="0" cellpadding="0">
  <tr>
    <td align="center" valign="center" width="70%">

<!--
  -- naviagation bar for browsers with scripting capability
  -- (make sure there is no whitespace after the '\' on each line and run
  -- the Javascript console on Firefox to check the syntax.)
  -->
<script type="text/javascript">
nav_text = '\
  <ul id="nav"> \
    <li id="first"><a href="ho04000.html">Products</a> \
      <ul> \
        <li><a href="ho04000.html"><div>Catalog</div></a></li> \
        <li><a href="manuals.html"><div>Manuals</div></a></li> \
        <li><a href="ho07000.html"><div>Software Downloads</div></a></li> \
      </ul> \
    </li> \
    <li><a href="help.html">Support</a> \
      <ul> \
        <li><a href="manuals.html" ><div>Product Manuals</div></a></li> \
        <li><a href="ho03000.html" ><div>Tutorials</div></a></li> \
        <li><a href="ho03000.html" ><div>Application Notes</div></a></li> \
        <li><a href="ho03000.html" ><div>Design Examples</div></a></li> \
        <li><a href="ho01000.html" ><div>FAQ</div></a></li> \
        <li><a href="list_reg.html"><div>User Forum</div></a></li> \
        <li><a href="help.html"    ><div>Request Help</div></a></li> \
      </ul> \
    </li> \
    <li><a href="ho01001.html">Purchasing</a> \
      <ul> \
        <li><a href="https://xess.com/xess_int_order.php3"><div>Web Orders</div></a></li> \
        <li><a href="ho01001.html"                       ><div>Purchase Orders</div></a></li> \
        <li><a href="ho01001.html"                       ><div>Payment Methods</div></a></li> \
        <li><a href="xess_int_quote.html"                ><div>Get a Quote</div></a></li> \
        <li><a href="xess_int_quote.html"                ><div>Get a Proforma Invoice</div></a></li> \
        <li><a href="ho01001.html"                       ><div>How To Buy From Us</div></a></li> \
      </ul> \
    </li> \
    <li id="last"><a href="index-2.html">XESS</a> \
      <ul> \
        <li><a href="index-2.html"   ><div>Home</div></a></li> \
        <li><a href="about_us.html"><div>About Us</div></a></li> \
        <li><a href="ho00003.html" ><div>Contact Us</div></a></li> \
<!-- \
        <li><a href=""              ><div>Announcements</div></a></li> \
        <li><a href="ho00005.html" ><div>Press Releases</div></a></li> \
--> \
      </ul> \
    </li> \
    <li id="last"><a href="links.html">Misc.</a> \
      <ul> \
        <li><a href="links.html"><div>Links</div></a></li> \
      </ul> \
    </li> \
  </ul> \
';
document.writeln(nav_text);
</script>

<!--
  -- naviagation bar for browsers with NO scripting capability
  -->
<noscript>
<table border="0" cellspacing="0" cellpadding="0">
  <tr>
    <td width="14%" align="left">
    <a href="ho04000.html"><img border="0" src="images/menu_arrow.png">Products</a>
    </td>
    <td width="16%" align="left">
    <a href="ho01001.html"><img border="0" src="images/menu_arrow.png">How to Buy</a>
    </td>
    <td width="11%" align="left">
    <a href="help.html"><img border="0" src="images/menu_arrow.png">Help!</a>
    </td>
    <td width="14%" align="left">
    <a href="ho03000.html"><img border="0" src="images/menu_arrow.png">Tutorials</a>
    </td>
    <td width="14%" align="left">
    <a href="index-2.html"><img border="0" src="images/menu_arrow.png">Home</a>
<!--
    <a href="/ho00005.html"><img border="0" src="/images/menu_arrow.png">Press&nbsp;Rel.</a>
-->
    </td>
  </tr>
  <tr>
    <td>
    <a href="manuals.html"><img border="0" src="images/menu_arrow.png">Manuals</a>
    </td>
    <td>
    <a href="xess_int_quote.html"><img border="0" src="images/menu_arrow.png">Online Quote</a>
    </td>
    <td>
    <a href="ho01000.html"><img border="0" src="images/menu_arrow.png">FAQ</a>
    </td>
    <td>
    <a href="ho03000.html"><img border="0" src="images/menu_arrow.png">Examples</a>
    </td>
    <td>
    <a href="about_us.html">
    <img border="0" src="images/menu_arrow.png">About&nbsp;Us</a>
    </td>
  </tr>
  <tr>
    <td>
    <a href="ho07000.html"><img border="0" src="images/menu_arrow.png">Downloads</a>
    </td>
    <td>
    <a href="https://xess.com/xess_int_order.php3"><img border="0" src="images/menu_arrow.png">Order Online</a>
    </td>
    <td>
    <a href="list_reg.html"><img border="0" src="images/menu_arrow.png">Forum</a>
    </td>
    <td>
    <a href="links.html"><img border="0" src="images/menu_arrow.png">Links</a>
    </td>
    <td>
    <a href="ho00003.html"><img border="0" src="images/menu_arrow.png">Contact&nbsp;Us</a>
    </td>
  </tr>
</table>
</noscript>

    </td>
    <td align="center" valign="center" width="30%" id="srch">
      <FORM ACTION="http://192.168.0.47/cgi-bin/ksearch/ksearch.cgi" METHOD="GET" NAME="search">
        <INPUT TYPE="text" value="search" NAME="terms">
		<input type=image src="images/search_arrow.png" value="Search">
      </FORM>
    </td>
  </tr>
</table>

		</td>
	</tr>
	<tr>
		<td class="StdPageSidebar">
		<h3 align="left">Essential VHDL - RTL Synthesis Done Right<br>
		<font size="2"><i>by Sundar Rajan</i></font></h3>
		<p align="center"><img src="images/Ess-VHDL.jpg" alt="Essential VHDL textbook cover"></p>
		<p>Price:
		$39.95		<br>
		In Stock:
		Yes		</p>
		<ul>
			
      <li>Paperback</li> 
      <li>315 pages</li> 
      <li>© 1998</li>
		</ul>
		<p align="center"><a href="http://www.vahana.com/vhdl.htm">Essential VHDL website</a></p>
		</td>
		<td class="StdPageBody">
    Essential VHDL is a great follow-on book that deepens 
    your understanding of VHDL and shows how to get the most from your VHDL synthesizer.&nbsp; 
    It covers the following topics:<ul>
      <li>Demonstrates practical synthesis techniques</li>
      <li>Contains several real-world design examples</li>
      <li>Illustrates synthesis results using gate-level circuits</li>
      <li>Focuses on the std_logic type and its related functions</li>
      <li>Discusses, in detail, state machines, partitioning and hardware creation</li>
      <li>Includes the recently approved 1076.3 standard (numeric_std)</li>
    </ul>
    <table>
      <tr>
        <td class="tableheader">
        <p align="center">Essential VHDL Table of Contents</p>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>Preface</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>VHDL Basics</li>
          <li>Design Topics</li>
          <li>Advanced Issues</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>1. VHDL Basics</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>What is VHDL?</li>
          <li>Black Boxes</li>
          <li>Connecting Black Boxes</li>
          <li>Naming and Labeling</li>
          <li>Implementing Basic Logic</li>
          <li>Ordering of Statements</li>
          <li>Design for RTL Synthesis</li>
          <li>Different Styles of Design Description</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>2. Getting Your First Design Done</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Defining the Black Box</li>
          <li>The Entity</li>
          <li>The Architecture</li>
          <ol>
            <li>Dataflow Design</li>
            <li>Structural Design</li>
            <li>Behavioral Design</li>
          </ol>
          </li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>3. Gates, Decoders and Encoders</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Gates</li>
          <ol>
            <li>Gates Using Structural Instantiation</li>
            <li>Gates Using Concurrent Assignments</li>
          </ol>
          </li>
          <li>Decoders</li>
          <ol>
            <li>Decoders Using Concurrent Assignments</li>
            <li>Decoders Within a Process Using the case Statement</li>
            <li>Decoders Using with...select</li>
            <li>Decoders Using if...then</li>
            <li>The Difference Between if...then and case Statements</li>
            <li>Factorization: Where the Tool Meets the Road</li>
          </ol>
          </li>
          <li>Encoders</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>4. Registers and Latches</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Registers</li>
          <ol>
            <li>Structural Instantiation of Flip-flops</li>
            <li>Behavioral Inference of Flip-flops</li>
            <li>Using the wait Statement</li>
            <li>Flip-flops with Enable</li>
            <li>Flip-flops with if...then and a Sensitivity List</li>
            <li>Key Differences Between if...then and wait-Generated Flip-flops</li>
            <li>Flip-flop Reset and Preset</li>
            <li>Asynchronous Resets and Presets</li>
            <li>Synchronous Resets and Presets</li>
            <li>Notable Issues with Sets and Resets</li>
          </ol>
          </li>
          <li>Latches</li>
          <ol>
            <li>Structural Instantiation of Latches</li>
            <li>Latches Using Concurrent Assignments</li>
            <li>Latches Using Processes</li>
            <li>Key Differences Between Processes and Dataflow Inferred Latches</li>
          </ol>
          </li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>5. Counters and Simple Arithmetic Functions</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Arithmetic Functions in Predefined Packages</li>
          <li>Load-able and Enable-able Counters</li>
          <li>Operator Overloading</li>
          <li>Vector Direction</li>
          <li>Functions Available in the Standard Packages</li>
          <li>Adders and Subtractors</li>
          <li>Multiplication, Division and Exponentiation</li>
          <li>Design Example</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>6. Finite State Machines</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Typical State Machine Blocks</li>
          <li>State Machine Inputs and Outputs</li>
          <li>Developing the State Diagram</li>
          <li>Creating a Type for Your States</li>
          <li>Coding the Next State Conditioning Logic</li>
          <li>Registering the Current State Vector</li>
          <li>Coding the Output Conditioning Logic</li>
          <li>The Complete PCI Target State Machine Design</li>
          <li>State Machines as Part of Your System Design</li>
          <ol>
            <li>Determine the Datapath</li>
            <li>Determine the Control Algorithm</li>
            <li>Defining the Black Box</li>
            <li>Describe the States Using the Enumerated Types</li>
            <li>Code the Next State Conditioning Logic</li>
            <li>Code the Current State Register</li>
            <li>Code the Output Conditioning Logic</li>
            <li>Integrate with the Datapath</li>
          </ol>
          </li>
          <li>Issues Related to State Machine Design Technique</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>7. Resets, Presets, Tri-state and Bi-directional 
        Signals</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Asynchronous Presets and Resets</li>
          <ol>
            <li>Structural Instantiation of a Flip-flop with Preset and Reset</li>
            <li>Behavioral Coding of a Flip-flop with Preset and Reset</li>
            <li>Using Asynchronous Presets/Resets to Load a Flip-flop</li>
          </ol>
          </li>
          <li>Tri-states</li>
          <ol>
            <li>Tri-state Buffer Using Structural Instantiation</li>
            <li>Tri-state Buffer Using Concurrent Assignment</li>
            <li>Tri-state Buffer Using if...then Statements</li>
            <li>Enabling or Disabling a Bus Using Aggregates</li>
          </ol>
          </li>
          <li>Bi-directional Buffers</li>
          <ol>
            <li>Bi-directional Buffer Using Structural Instantiation</li>
            <li>Bi-directional Buffer Using Concurrent Assignment</li>
            <li>Design Example</li>
          </ol>
          </li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>8. Understanding Hardware Creation</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Signals Have Implicit Memory</li>
          <li>The Last Signal Assignment is the One that Takes Effect</li>
          <li>Implicit Latch Inference</li>
          <ol>
            <li>Unwanted Implicit Latches</li>
            <li>Completely Specifying if...then Statements to Avoid Implicit Latches</li>
            <li>Completely Specifying All Outputs of a case Statement to Avoid Implicit 
            Latches</li>
            <li>Implicit Memory from Lack of a Reset or Preset to a Flip-flop</li>
          </ol>
          </li>
          <li>Don&#39;t Care Comparisons and Assignments</li>
          <ol>
            <li>Don&#39;t Cares in Wildcard Comparisons</li>
            <li>Don&#39;t Care Output Assignment</li>
          </ol>
          </li>
          <li>Resolution Functions, Tri-states and Muxes</li>
          <li>Resource Sharing</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>9. Design Partitioning</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Design Hierarchy</li>
          <li>Hierarchy in VHDL</li>
          <ol>
            <li>Positional Versus Named Association for Component Instances</li>
            <li>Leaving an Output Port Unconnected</li>
          </ol>
          </li>
          <li>Libraries</li>
          <ol>
            <li>Adding Components to Libraries</li>
          </ol>
          </li>
          <li>Packages</li>
          <li>Component Configuration</li>
          <li>Partitioning Techniques that Influence Implementation</li>
        </ol>
        <p>&nbsp;</p>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>10. Getting the Most from Your State Machines</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>State Encoding</li>
          <ol>
            <li>Sequential State Encoding</li>
            <li>Equation 1: Equation for the Number of Encoded States</li>
            <li>Explicitly Encoding States Sequentially</li>
            <li>Analyzing the Next State Logic</li>
            <li>Number and Complexity of Branch Conditions</li>
            <li>Number of State Bits</li>
            <li>Reducing the Number of State Bit Transitions When Going From State 
            to State</li>
            <li>One-hot Coded State Machines</li>
            <li>Explicit Method for One-hot Coded State Machines</li>
            <li>Step 1: Creating the Type for the State Machine</li>
            <li>Step 2: Set the Default State for the State Vector</li>
            <li>Step 3: Replace case with if...then for the nextState Assignment</li>
            <li>Step 4: Change the Code for the Idle State Condition in the Current 
            State Process</li>
            <li>Step 5: Replace case with if...then for the Output Conditioning 
            Logic</li>
            <li>State Encoding Guidelines for Performance</li>
            <li>Design Implications of State Encoding</li>
            <li>Other Issues When Explicitly Assigning State Bits</li>
          </ol>
          </li>
          <li>Output Decoding</li>
          <ol>
            <li>Default Output Assignment</li>
            <li>Registered Outputs</li>
            <li>Don&#39;t Cares</li>
            <li>Directly Encoding Outputs</li>
            <li>Design Considerations for Outputs</li>
          </ol>
          </li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>11. Scalable and Parameterizable Design</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>VHDL Facilitates Scalable and Parameterizable Design</li>
          <li>Unconstrained Arrays</li>
          <li>Generics</li>
          <li>Variables</li>
          <li>Loops</li>
          <li>Attributes</li>
          <li>The Generate Statement</li>
          <ol>
            <li>Similarity Between for...loop and for...generate</li>
            <li>Conditional Generate Statements</li>
          </ol>
          </li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>12. Enhancing Design Readability and Reuse</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Functions</li>
          <li>Standard Functions</li>
          <ol>
            <li>User-defined Functions</li>
          </ol>
          </li>
          <li>Procedures</li>
          <ol>
            <li>Disadvantages of Using Subprograms</li>
          </ol>
          </li>
          <li>Aliases</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>13. Creative Potpourri</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Aggregates</li>
          <li>Concatenation</li>
          <li>Records</li>
          <li>Multidimensional Arrays</li>
          <li>Array Indexing Using Enumerated Types</li>
          <li>While Loops</li>
          <li>Signal Mode Buffer</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>14. Simulation and Design Verification</b></td>
      </tr>
      <tr>
        <td class="oddrow">
        <ol>
          <li>Simulation Modeling</li>
          <li>Modeling a Simple Gate</li>
          <li>Enhancing the Basic Model</li>
          <li>Adding Debug Messages to the Model</li>
          <li>Hierarchy and Wire Delays</li>
          <li>Design Verification</li>
          <li>Basic Anatomy of a VHDL Testbench</li>
          <li>Reading and Writing Text</li>
          <li>Testbench Incorporating Vectors as an Array</li>
          <li>Testbench with Vectors in a Separate Text File</li>
        </ol>
        </td>
      </tr>
      <tr>
        <td class="evenrow"><b>Appendix A: Measuring Performance and Utilization</b></td>
      </tr>
      <tr>
        <td class="evenrow"><b>Index</b></td>
      </tr>
      <tr>
        <td class="evenrow"><b>References and Sources</b></td>
      </tr>
    </table> </td>
	</tr>
	<tr>
		<td class="StdPageCredits">
		<!--#include virtual="credits.html" -->
		<a href="mailto:webmaster@xess.com"> webmaster@xess.com</a><br>
© 1998-2006, XESS Corp.<br> 
All rights reserved.
<script src="../www.google-analytics.com/urchin.js" type="text/javascript">
</script>
<script type="text/javascript">
_uacct = "UA-765812-1";
urchinTracker();
</script>		</td>
		<td class="StdPageNavLinks">
		<!--#include virtual="navlinks.html" -->
		    <a href="ho04000.html">
    <img border="0" src="images/menu_arrow.png">Products</a>
    <a href="manuals.html">
    <img border="0" src="images/menu_arrow.png">Manuals</a>
    <a href="ho07000.html">
    <img border="0" src="images/menu_arrow.png">Downloads</a>
    <a href="ho01001.html">
    <img border="0" src="images/menu_arrow.png">How to Buy</a>
    <a href="xess_int_quote.html">
    <img border="0" src="images/menu_arrow.png">Online Quote</a>
    <a href="https://xess.com/xess_int_order.php3">
    <img border="0" src="images/menu_arrow.png">Order Online</a>
    <br>
    <a href="help.html">
    <img border="0" src="images/menu_arrow.png">Help!</a>
    <a href="ho01000.html">
    <img border="0" src="images/menu_arrow.png">FAQ</a>
    <a href="list_reg.html">
    <img border="0" src="images/menu_arrow.png">Forum</a>
    <a href="ho03000.html">
    <img border="0" src="images/menu_arrow.png">Tutorials</a>
    <a href="ho03000.html">
    <img border="0" src="images/menu_arrow.png">Examples</a>
    <a href="links.html">
    <img border="0" src="images/menu_arrow.png">Links</a>
    <a href="ho00005.html">
    <a href="index-2.html">
    <img border="0" src="images/menu_arrow.png">Home</a>
    <a href="about_us.html">
    <img border="0" src="images/menu_arrow.png">About&nbsp;Us</a>
    <a href="ho00003.html">
    <img border="0" src="images/menu_arrow.png">Contact&nbsp;Us</a>
		</td>
	</tr>
</table>

</body>


<!-- Mirrored from 192.168.0.47/prod013.php3 by HTTrack Website Copier/3.x [XR&CO'2004], Mon, 04 Dec 2006 16:07:25 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=ISO-8859-1"><!-- /Added by HTTrack -->
</html>
