{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -2006.75,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": -504.46,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 2007.85,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 2980.44,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 923.164,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 2980.44,
	"finish__design__instance__count__class:buffer": 160,
	"finish__design__instance__area__class:buffer": 331.702,
	"finish__design__instance__count__class:timing_repair_buffer": 235,
	"finish__design__instance__area__class:timing_repair_buffer": 275.31,
	"finish__design__instance__count__class:inverter": 777,
	"finish__design__instance__area__class:inverter": 459.914,
	"finish__design__instance__count__class:timing_repair_inverter": 2,
	"finish__design__instance__area__class:timing_repair_inverter": 2.66,
	"finish__design__instance__count__class:multi_input_combinational_cell": 3179,
	"finish__design__instance__area__class:multi_input_combinational_cell": 6151.78,
	"finish__design__instance__count": 4353,
	"finish__design__instance__area": 7221.37,
	"finish__timing__setup__tns": -136.55,
	"finish__timing__setup__ws": -4.53849,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.484988,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.467972,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 32,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 108.351,
	"finish__power__switching__total": 98.0529,
	"finish__power__leakage__total": 0.000200492,
	"finish__power__total": 206.404,
	"finish__design__io": 80,
	"finish__design__die__area": 10880.6,
	"finish__design__core__area": 10284.6,
	"finish__design__instance__count": 4497,
	"finish__design__instance__area": 7259.67,
	"finish__design__instance__count__stdcell": 4497,
	"finish__design__instance__area__stdcell": 7259.67,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.705876,
	"finish__design__instance__utilization__stdcell": 0.705876,
	"finish__design__rows": 72,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 72,
	"finish__design__sites": 38664,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 38664,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}