//
// File created by:  xrun
// Do not modify this file
//
/home/Trainee3/mHamdan/SystemVerilog/Lab1/lab1.1/slsr.sv
/home/Trainee3/mHamdan/SystemVerilog/Lab1/lab1.1/slsr_tb.sv
