
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.047586                       # Number of seconds simulated
sim_ticks                                 47585814000                       # Number of ticks simulated
final_tick                                47585814000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1314106                       # Simulator instruction rate (inst/s)
host_op_rate                                  2521724                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4676232961                       # Simulator tick rate (ticks/s)
host_mem_usage                                 705444                       # Number of bytes of host memory used
host_seconds                                    10.18                       # Real time elapsed on the host
sim_insts                                    13372438                       # Number of instructions simulated
sim_ops                                      25661278                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst           129536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          3141696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3271232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst       129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks      1269184                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1269184                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              2024                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             49089                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                51113                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks          19831                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               19831                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2722156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            66021693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               68743849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2722156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2722156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         26671478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              26671478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         26671478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2722156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           66021693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              95415327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        51113                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       19831                       # Number of write requests accepted
system.mem_ctrl.readBursts                      51113                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     19831                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 3261440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     9792                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1267136                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3271232                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1269184                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                     153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               3200                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               3003                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2979                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               3027                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2958                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2667                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2945                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2817                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               3656                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               3359                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              3604                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              3222                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              3769                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              3592                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              3045                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              3117                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1246                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1175                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1114                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1178                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                996                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1157                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1155                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1314                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1187                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1419                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1346                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1524                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1427                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1229                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1166                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    47585709000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  51113                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 19831                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    50958                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     843                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     852                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1120                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1132                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1135                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1133                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1156                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1133                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1131                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1130                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        26507                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     170.786585                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    108.213449                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    220.486983                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         16871     63.65%     63.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         4401     16.60%     80.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1921      7.25%     87.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          826      3.12%     90.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          435      1.64%     92.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          900      3.40%     95.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          246      0.93%     96.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          180      0.68%     97.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          727      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         26507                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1130                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       45.013274                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      29.610716                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     133.685030                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127           1072     94.87%     94.87% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           42      3.72%     98.58% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383           14      1.24%     99.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1152-1279            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1130                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1130                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.521239                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.497878                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.888859                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               279     24.69%     24.69% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 9      0.80%     25.49% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               816     72.21%     97.70% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                26      2.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1130                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                    1219271250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               2174771250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   254800000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      23926.04                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 42676.04                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         68.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         26.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      68.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      26.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.74                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.54                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.21                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.80                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     27231                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    17014                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  53.44                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 85.79                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      670750.30                       # Average gap between requests
system.mem_ctrl.pageHitRate                     62.50                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  89071500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  47327445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                168475440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                47956140                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3032633760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            1405946610                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             103002240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      10977989670                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       3392349120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2882970165                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             22148289450                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             465.438901                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           44232313250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     106892000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1284676000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   11324331750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   8833970250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     1961875500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  24074068500                       # Time in different power states
system.mem_ctrl_1.actEnergy                 100238460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  53266620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                195378960                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                55394640                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3132205440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            1673848320                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             106297440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      11670073980                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       3100751040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2550607725                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             22638555315                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             475.741675                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           43636911500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE     105570250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     1326754000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    9970041000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   8075403500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     2516074000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  25591971250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         47585814                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    13372438                       # Number of instructions committed
system.cpu.committedOps                      25661278                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              25548638                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  55171                       # Number of float alu accesses
system.cpu.num_func_calls                       89914                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3007948                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     25548638                       # number of integer instructions
system.cpu.num_fp_insts                         55171                       # number of float instructions
system.cpu.num_int_register_reads            47496634                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21292101                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                88473                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               45428                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             18100963                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            11117107                       # number of times the CC registers were written
system.cpu.num_mem_refs                       3594272                       # number of memory refs
system.cpu.num_load_insts                     2527713                       # Number of load instructions
system.cpu.num_store_insts                    1066559                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   47585814                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3384690                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 60750      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  21810379     84.99%     85.23% # Class of executed instruction
system.cpu.op_class::IntMult                   120800      0.47%     85.70% # Class of executed instruction
system.cpu.op_class::IntDiv                     38910      0.15%     85.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                   36167      0.14%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::MemRead                  2511963      9.79%     95.78% # Class of executed instruction
system.cpu.op_class::MemWrite                 1063685      4.15%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               15750      0.06%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2874      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25661278                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             66018                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2025.148870                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3526252                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.806364                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5339925000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2025.148870                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          541                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7256702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7256702                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2481474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2481474                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1044778                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1044778                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3526252                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3526252                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3526252                       # number of overall hits
system.cpu.dcache.overall_hits::total         3526252                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        46280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        21786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21786                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        68066                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68066                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        68066                       # number of overall misses
system.cpu.dcache.overall_misses::total         68066                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3987163000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3987163000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2355168000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2355168000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6342331000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6342331000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6342331000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6342331000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2527754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527754                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1066564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1066564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3594318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3594318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3594318                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018309                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020426                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.018937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018937                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.018937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018937                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 86153.046672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86153.046672                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 108104.654365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108104.654365                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 93179.134957                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93179.134957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 93179.134957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93179.134957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        38246                       # number of writebacks
system.cpu.dcache.writebacks::total             38246                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        46280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46280                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21786                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        68066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        68066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68066                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3894603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3894603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2311596000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2311596000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6206199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6206199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6206199000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6206199000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.020426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018937                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84153.046672                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84153.046672                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106104.654365                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106104.654365                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91179.134957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91179.134957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91179.134957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91179.134957                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               484                       # number of replacements
system.cpu.icache.tags.tagsinuse          1221.427306                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16980867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2035                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8344.406388                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1221.427306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.596400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.596400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1551                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          259                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1155                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757324                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33967839                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33967839                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     16980867                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16980867                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      16980867                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16980867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     16980867                       # number of overall hits
system.cpu.icache.overall_hits::total        16980867                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2035                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2035                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2035                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2035                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2035                       # number of overall misses
system.cpu.icache.overall_misses::total          2035                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    229530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    229530000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    229530000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    229530000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    229530000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    229530000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16982902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16982902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16982902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16982902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16982902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16982902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000120                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000120                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 112791.154791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 112791.154791                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 112791.154791                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 112791.154791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 112791.154791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 112791.154791                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2035                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2035                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2035                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2035                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2035                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2035                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    225460000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225460000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    225460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    225460000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225460000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 110791.154791                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 110791.154791                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 110791.154791                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 110791.154791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 110791.154791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 110791.154791                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         136603                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66502                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            18839                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        18839                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               48315                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         58077                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             63301                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              21786                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             21786                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          48315                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4554                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       202150                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  206704                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       130240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      6803968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6934208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             54876                       # Total snoops (count)
system.l2bus.snoopTraffic                     1269184                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             124977                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.150772                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.357828                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   106134     84.92%     84.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                    18843     15.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               124977                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            213095000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6105000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           204198000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                54876                       # number of replacements
system.l2cache.tags.tagsinuse             4031.382678                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  68143                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                58972                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.155514                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle           7434129000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks   364.742232                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst    92.818601                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  3573.821845                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.089048                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.022661                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.872515                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.984224                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3136                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1151764                       # Number of tag accesses
system.l2cache.tags.data_accesses             1151764                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        38246                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        38246                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data          2587                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2587                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        16390                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        16401                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               11                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            18977                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               18988                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              11                       # number of overall hits
system.l2cache.overall_hits::cpu.data           18977                       # number of overall hits
system.l2cache.overall_hits::total              18988                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        19199                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          19199                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         2024                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data        29890                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        31914                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           2024                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          49089                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             51113                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          2024                       # number of overall misses
system.l2cache.overall_misses::cpu.data         49089                       # number of overall misses
system.l2cache.overall_misses::total            51113                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   2191911000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2191911000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    219115000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data   3411569000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3630684000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    219115000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   5603480000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5822595000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    219115000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   5603480000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5822595000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        38246                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        38246                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        21786                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        21786                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         2035                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        46280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        48315                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         2035                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        68066                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           70101                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         2035                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        68066                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          70101                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.881254                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.881254                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.994595                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.645851                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660540                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.994595                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.721197                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.729134                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.994595                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.721197                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.729134                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 114167.977499                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 114167.977499                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 108258.399209                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114137.470726                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 113764.617409                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 108258.399209                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 114149.402106                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 113916.127013                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 108258.399209                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 114149.402106                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 113916.127013                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks           19831                       # number of writebacks
system.l2cache.writebacks::total                19831                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks         9484                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         9484                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        19199                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        19199                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         2024                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data        29890                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        31914                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         2024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        49089                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        51113                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         2024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        49089                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        51113                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1807931000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1807931000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    178635000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   2813769000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2992404000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    178635000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   4621700000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4800335000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    178635000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   4621700000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4800335000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.881254                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.881254                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.994595                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.645851                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660540                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.994595                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.721197                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.729134                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.994595                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.721197                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.729134                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 94167.977499                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 94167.977499                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 88258.399209                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94137.470726                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 93764.617409                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 88258.399209                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 94149.402106                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 93916.127013                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 88258.399209                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 94149.402106                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 93916.127013                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         96633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        45521                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  47585814000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19831                       # Transaction distribution
system.membus.trans_dist::CleanEvict            25689                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19199                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19199                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31914                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       147746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       147746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 147746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4540416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4540416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4540416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               51113                       # Request fanout histogram
system.membus.reqLayer2.occupancy           175957000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy          275882750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
