
---------- Begin Simulation Statistics ----------
sim_seconds                               1545.341343                       # Number of seconds simulated
sim_ticks                                1545341343361500                       # Number of ticks simulated
final_tick                               1545341343361500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1610174                       # Simulator instruction rate (inst/s)
host_op_rate                                  1886343                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           1010098157653                       # Simulator tick rate (ticks/s)
host_mem_usage                                4855160                       # Number of bytes of host memory used
host_seconds                                  1529.89                       # Real time elapsed on the host
sim_insts                                  2463393243                       # Number of instructions simulated
sim_ops                                    2885901693                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           625                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::.cpu0.inst              92                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu0.data              36                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu1.inst              76                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu1.data              16                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu2.inst              76                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu2.data              16                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu3.inst              76                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu3.data              16                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  404                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::.cpu0.inst           92                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::.cpu1.inst           76                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::.cpu2.inst           76                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::.cpu3.inst           76                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             320                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::.cpu0.inst               23                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu0.data                5                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu1.inst               19                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu1.data                2                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu2.inst               19                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu2.data                2                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu3.inst               19                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu3.data                2                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    91                       # Number of read requests responded to by this memory
system.bootmem.bw_read::.cpu0.inst                  0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu0.data                  0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu1.inst                  0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu1.data                  0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu2.inst                  0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu2.data                  0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu3.inst                  0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu3.data                  0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                       0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu0.inst             0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu1.inst             0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu2.inst             0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu3.inst             0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                  0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::.cpu0.inst                 0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu0.data                 0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu1.inst                 0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu1.data                 0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu2.inst                 0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu2.data                 0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu3.inst                 0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu3.data                 0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                      0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.dtb.walker      1573184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker      1001664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.inst      56871312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     274966976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker      1327552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker       871616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      59152628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     112213064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker      1044288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.itb.walker       679040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst      33351388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      75850392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.dtb.walker      1088128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.itb.walker       862976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst      41056132                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      74085992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.pci_ide          518784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          736515116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     56871312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     59152628                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst     33351388                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst     41056132                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     190431460                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    586023680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu0.data        20588                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu1.data            4                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu2.data            4                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu3.data            4                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       586044280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker        24581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker        15651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.inst         892998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4296366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker        20743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker        13619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         924347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1753344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker        16317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.itb.walker        10610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst         521212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1185179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.dtb.walker        17002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.itb.walker        13484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst         641608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1157612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.pci_ide             8106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11512779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      9156620                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu0.data          2574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu1.data             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu2.data             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu3.data             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9159197                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.dtb.walker         1018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker          648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.inst            36802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data           177933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker          859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker          564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            38278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data            72614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker          676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.itb.walker          439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            21582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data            49083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.dtb.walker          704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.itb.walker          558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            26568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data            47942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.pci_ide                336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                476604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        36802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        38278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        21582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        26568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           123229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         379220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu0.data              13                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu1.data               0                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu2.data               0                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu3.data               0                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               379233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         379220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker         1018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker          648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           36802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data          177946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker          859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker          564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           38278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data           72614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker          676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.itb.walker          439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           21582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           49083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.dtb.walker          704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.itb.walker          558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           26568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data           47942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.pci_ide               336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               855836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         252199707236612.906250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           252199707236612.906250                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            163.200000                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 1545341343361500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         252199707236612.906250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           252199707236612.906250                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            163.200000                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 1545341343361500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_2.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_2.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_2.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_2.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_2.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_2.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_2.preBackEnergy         252199707236612.906250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_2.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_2.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_2.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_2.totalEnergy           252199707236612.906250                       # Total energy per rank (pJ)
system.mem_ctrls_2.averagePower            163.200000                       # Core power per rank (mW)
system.mem_ctrls_2.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_2.memoryStateTime::IDLE 1545341343361500                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_3.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_3.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_3.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_3.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_3.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_3.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_3.preBackEnergy         252199707236612.906250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_3.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_3.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_3.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_3.totalEnergy           252199707236612.906250                       # Total energy per rank (pJ)
system.mem_ctrls_3.averagePower            163.200000                       # Core power per rank (mW)
system.mem_ctrls_3.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_3.memoryStateTime::IDLE 1545341343361500                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                    262                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                     1077248                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           264                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  6283                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   25793536                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         6312                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                   272356                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong               272356                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walkWaitTime::samples       272356                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0         272356    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total       272356                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples      3637500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0        3637500    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total      3637500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K       250759     94.10%     94.10% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::2M        10318      3.87%     97.97% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1G         5405      2.03%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total       266482                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       272356                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       272356                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       266482                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       266482                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total       538838                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   174335779                       # DTB read hits
system.cpu0.dtb.read_misses                    242687                       # DTB read misses
system.cpu0.dtb.write_hits                  153463789                       # DTB write hits
system.cpu0.dtb.write_misses                    29669                       # DTB write misses
system.cpu0.dtb.flush_tlb                        4603                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid              35096                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                    779                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   84414                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                 19550                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     3573                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               174578466                       # DTB read accesses
system.cpu0.dtb.write_accesses              153493458                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        327799568                       # DTB hits
system.cpu0.dtb.misses                         272356                       # DTB misses
system.cpu0.dtb.accesses                    328071924                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                   117351                       # Table walker walks requested
system.cpu0.itb.walker.walksLong               117351                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walkWaitTime::samples       117351                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0         117351    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total       117351                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples      3632000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0        3632000    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total      3632000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K       104678     90.65%     90.65% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::2M        10788      9.34%     99.99% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1G            8      0.01%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total       115474                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst       117351                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total       117351                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst       115474                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total       115474                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total       232825                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                   942644062                       # ITB inst hits
system.cpu0.itb.inst_misses                    117351                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        4603                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid              35096                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                    779                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   51869                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               942761413                       # ITB inst accesses
system.cpu0.itb.hits                        942644062                       # DTB hits
system.cpu0.itb.misses                         117351                       # DTB misses
system.cpu0.itb.accesses                    942761413                       # DTB accesses
system.cpu0.numPwrStateTransitions              34531                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        17264                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    89480669371.258926                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   218631977963.881378                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows        11866     68.73%     68.73% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         2166     12.55%     81.28% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11           11      0.06%     81.34% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1e+11-1.5e+11           32      0.19%     81.53% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1.5e+11-2e+11           21      0.12%     81.65% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11         1580      9.15%     90.80% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2.5e+11-3e+11           27      0.16%     90.96% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::3e+11-3.5e+11           15      0.09%     91.04% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::3.5e+11-4e+11            6      0.03%     91.08% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::4e+11-4.5e+11            6      0.03%     91.11% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::4.5e+11-5e+11           39      0.23%     91.34% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+11-5.5e+11           23      0.13%     91.47% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5.5e+11-6e+11           43      0.25%     91.72% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::6e+11-6.5e+11            4      0.02%     91.75% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::6.5e+11-7e+11            3      0.02%     91.76% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::7e+11-7.5e+11           10      0.06%     91.82% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::7.5e+11-8e+11         1412      8.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          267                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 769981082300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          17264                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   547067336086                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 1544794276025414                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                    3090682703991                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   17267                       # number of quiesce instructions executed
system.cpu0.committedInsts                  942691583                       # Number of instructions committed
system.cpu0.committedOps                   1094063387                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           1007722224                       # Number of integer alu accesses
system.cpu0.num_cus_alu_accesses           1007722224                       # Number of custom alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses              5543723                       # Number of vector alu accesses
system.cpu0.num_func_calls                   63463284                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    132003703                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  1007722224                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                     5543723                       # number of vector instructions
system.cpu0.num_int_register_reads         1325996814                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         797479975                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads            8070400                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes           4965814                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads           228023034                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          223064008                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    327674091                       # number of memory refs
system.cpu0.num_load_insts                  174205365                       # Number of load instructions
system.cpu0.num_store_insts                 153468726                       # Number of store instructions
system.cpu0.num_idle_cycles              3089588569312.712891                       # Number of idle cycles
system.cpu0.num_busy_cycles              1094134678.287056                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.000354                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.999646                       # Percentage of idle cycles
system.cpu0.Branches                        211084581                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               253361      0.02%      0.02% # Class of executed instruction
system.cpu0.op_class::IntAlu                758548456     69.33%     69.35% # Class of executed instruction
system.cpu0.op_class::IntMult                 2978723      0.27%     69.62% # Class of executed instruction
system.cpu0.op_class::IntDiv                   454116      0.04%     69.67% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     69.67% # Class of executed instruction
system.cpu0.op_class::FloatCmp                     16      0.00%     69.67% # Class of executed instruction
system.cpu0.op_class::FloatCvt                     15      0.00%     69.67% # Class of executed instruction
system.cpu0.op_class::FloatMult                     4      0.00%     69.67% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     69.67% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.67% # Class of executed instruction
system.cpu0.op_class::FloatMisc                    12      0.00%     69.67% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.67% # Class of executed instruction
system.cpu0.op_class::SimdAdd                  795525      0.07%     69.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                 1684132      0.15%     69.89% # Class of executed instruction
system.cpu0.op_class::SimdCmp                 1013136      0.09%     69.98% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.98% # Class of executed instruction
system.cpu0.op_class::SimdMisc                 734452      0.07%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     70.05% # Class of executed instruction
system.cpu0.op_class::MemRead               174205365     15.92%     85.97% # Class of executed instruction
system.cpu0.op_class::MemWrite              153468726     14.03%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::CusAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1094136039                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          507.946653                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          327935065                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12223324                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.828632                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle          3637500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   507.946653                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992083                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          485                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        668189112                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       668189112                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161907506                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161907506                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.cpu0.data    145869471                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     145869471                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data        43375                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        43375                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data      1826874                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total      1826874                       # number of SoftPFExReq hits
system.cpu0.dcache.WriteLineReq_hits::.cpu0.data       356077                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total       356077                       # number of WriteLineReq hits
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2689907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2689907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2739991                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2739991                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::.cpu0.data    308133054                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       308133054                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    310003303                       # number of overall hits
system.cpu0.dcache.overall_hits::total      310003303                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6494936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6494936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1513289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1513289                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data       276000                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       276000                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data      1238369                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total      1238369                       # number of SoftPFExReq misses
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data      2733075                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total      2733075                       # number of WriteLineReq misses
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        53840                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        53840                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2282                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::.cpu0.data     10741300                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10741300                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12255669                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12255669                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    168402442                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    168402442                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    147382760                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    147382760                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data       319375                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       319375                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data      3065243                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total      3065243                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data      3089152                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total      3089152                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2743747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2743747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2742273                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2742273                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.cpu0.data    318874354                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    318874354                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    322258972                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    322258972                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.038568                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038568                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.010268                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010268                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.864188                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.864188                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.404004                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.404004                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data     0.884733                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.884733                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019623                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019623                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000832                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000832                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.033685                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.033685                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038030                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038030                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9001599                       # number of writebacks
system.cpu0.dcache.writebacks::total          9001599                       # number of writebacks
system.cpu0.dcache.replacements              11880831                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.996151                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          942759536                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13538539                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            69.635249                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle          3632000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.996151                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          510                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1899057611                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1899057611                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.cpu0.inst    929220997                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      929220997                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.cpu0.inst    929220997                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       929220997                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    929220997                       # number of overall hits
system.cpu0.icache.overall_hits::total      929220997                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13538539                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13538539                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.cpu0.inst     13538539                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13538539                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13538539                       # number of overall misses
system.cpu0.icache.overall_misses::total     13538539                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    942759536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    942759536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.cpu0.inst    942759536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    942759536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    942759536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    942759536                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014361                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014361                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014361                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014361                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014361                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014361                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13538023                       # number of writebacks
system.cpu0.icache.writebacks::total         13538023                       # number of writebacks
system.cpu0.icache.replacements              13538023                       # number of replacements
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                   224890                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong               224890                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walkWaitTime::samples       224890                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0         224890    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total       224890                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walksPending::samples  -1110848064                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0    -1110848064    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total  -1110848064                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K       201149     92.45%     92.45% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M        10973      5.04%     97.50% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1G         5447      2.50%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total       217569                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       224890                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       224890                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       217569                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       217569                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total       442459                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                   116089766                       # DTB read hits
system.cpu1.dtb.read_misses                    202782                       # DTB read misses
system.cpu1.dtb.write_hits                  100097853                       # DTB write hits
system.cpu1.dtb.write_misses                    22108                       # DTB write misses
system.cpu1.dtb.flush_tlb                        4603                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid              35096                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                    779                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   65648                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  9763                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     4143                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses               116292548                       # DTB read accesses
system.cpu1.dtb.write_accesses              100119961                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                        216187619                       # DTB hits
system.cpu1.dtb.misses                         224890                       # DTB misses
system.cpu1.dtb.accesses                    216412509                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                    82800                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                82800                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walkWaitTime::samples        82800                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0          82800    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total        82800                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walksPending::samples  -1110850564                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -1110850564    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -1110850564                       # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K        69033     85.79%     85.79% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::2M        11434     14.21%     99.99% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::1G            5      0.01%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total        80472                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        82800                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total        82800                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        80472                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total        80472                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total       163272                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                   592397255                       # ITB inst hits
system.cpu1.itb.inst_misses                     82800                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        4603                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid              35096                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                    779                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   34393                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               592480055                       # ITB inst accesses
system.cpu1.itb.hits                        592397255                       # DTB hits
system.cpu1.itb.misses                          82800                       # DTB misses
system.cpu1.itb.accesses                    592480055                       # DTB accesses
system.cpu1.numPwrStateTransitions              12330                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         6160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    250810347033.438477                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2827790147076.304688                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows         3901     63.33%     63.33% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2171     35.24%     98.57% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            3      0.05%     98.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.02%     98.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            2      0.03%     98.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            3      0.05%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.02%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.02%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      0.02%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9.5e+11-1e+12            5      0.08%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows           71      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 59999332906500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           6160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   349605635519                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1544991737725981                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                    3090682692894                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    6170                       # number of quiesce instructions executed
system.cpu1.committedInsts                  592432884                       # Number of instructions committed
system.cpu1.committedOps                    699166195                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            646961449                       # Number of integer alu accesses
system.cpu1.num_cus_alu_accesses            646961449                       # Number of custom alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses              5296356                       # Number of vector alu accesses
system.cpu1.num_func_calls                   40628337                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     82774391                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   646961449                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                     5296356                       # number of vector instructions
system.cpu1.num_int_register_reads          851855347                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         511982993                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads            7814220                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes           4771122                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads           140014602                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          133345158                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    216053652                       # number of memory refs
system.cpu1.num_load_insts                  115956553                       # Number of load instructions
system.cpu1.num_store_insts                 100097099                       # Number of store instructions
system.cpu1.num_idle_cycles              3089983481621.563965                       # Number of idle cycles
system.cpu1.num_busy_cycles              699211272.436077                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.000226                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.999774                       # Percentage of idle cycles
system.cpu1.Branches                        130825982                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               243640      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                477157008     68.24%     68.28% # Class of executed instruction
system.cpu1.op_class::IntMult                 1359846      0.19%     68.47% # Class of executed instruction
system.cpu1.op_class::IntDiv                   292492      0.04%     68.51% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     11      0.00%     68.51% # Class of executed instruction
system.cpu1.op_class::FloatCmp                     15      0.00%     68.51% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     36      0.00%     68.51% # Class of executed instruction
system.cpu1.op_class::FloatMult                     8      0.00%     68.51% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  3      0.00%     68.51% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      3      0.00%     68.51% # Class of executed instruction
system.cpu1.op_class::FloatMisc                    27      0.00%     68.51% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     68.51% # Class of executed instruction
system.cpu1.op_class::SimdAdd                  772959      0.11%     68.62% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     68.62% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1653328      0.24%     68.86% # Class of executed instruction
system.cpu1.op_class::SimdCmp                  974396      0.14%     69.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                 703726      0.10%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     69.10% # Class of executed instruction
system.cpu1.op_class::MemRead               115956553     16.58%     85.68% # Class of executed instruction
system.cpu1.op_class::MemWrite              100097099     14.32%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::CusAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 699211150                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          440.085278                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          216214133                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5163690                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            41.872020                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     144918040000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   440.085278                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.859542                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.859542                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        437885656                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       437885656                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.cpu1.data    108940271                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      108940271                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.cpu1.data     96153071                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      96153071                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data        21570                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        21570                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data      1371865                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total      1371865                       # number of SoftPFExReq hits
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data       106681                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total       106681                       # number of WriteLineReq hits
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2051900                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2051900                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2080579                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2080579                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::.cpu1.data    205200023                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       205200023                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    206593458                       # number of overall hits
system.cpu1.dcache.overall_hits::total      206593458                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3405534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3405534                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.cpu1.data       995901                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       995901                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data       295841                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       295841                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data       150562                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total       150562                       # number of SoftPFExReq misses
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data       365353                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total       365353                       # number of WriteLineReq misses
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        32353                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        32353                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1981                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1981                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::.cpu1.data      4766788                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4766788                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5213191                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5213191                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    112345805                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    112345805                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     97148972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     97148972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data       317411                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       317411                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data      1522427                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total      1522427                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data       472034                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total       472034                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2084253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2084253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2082560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2082560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.cpu1.data    209966811                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    209966811                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    211806649                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    211806649                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.030313                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030313                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010251                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010251                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.932044                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.932044                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.098896                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.098896                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.773997                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.773997                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.015523                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.015523                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000951                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000951                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.022703                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022703                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.024613                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024613                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2629094                       # number of writebacks
system.cpu1.dcache.writebacks::total          2629094                       # number of writebacks
system.cpu1.dcache.replacements               4797042                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.950486                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          592477727                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          8266168                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            71.675016                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     144918037500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.950486                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999903                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999903                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1193221622                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1193221622                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.cpu1.inst    584211559                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      584211559                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.cpu1.inst    584211559                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       584211559                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    584211559                       # number of overall hits
system.cpu1.icache.overall_hits::total      584211559                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      8266168                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      8266168                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.cpu1.inst      8266168                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       8266168                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      8266168                       # number of overall misses
system.cpu1.icache.overall_misses::total      8266168                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    592477727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    592477727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.cpu1.inst    592477727                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    592477727                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    592477727                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    592477727                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013952                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013952                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013952                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013952                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013952                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013952                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      8265656                       # number of writebacks
system.cpu1.icache.writebacks::total          8265656                       # number of writebacks
system.cpu1.icache.replacements               8265656                       # number of replacements
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                   350232                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong               350232                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walkWaitTime::samples       350232                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0         350232    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total       350232                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walksPending::samples  -1167062636                       # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::0    -1167062636    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::total  -1167062636                       # Table walker pending requests distribution
system.cpu2.dtb.walker.walkPageSizes::4K       330780     95.61%     95.61% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M         9485      2.74%     98.35% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::1G         5716      1.65%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total       345981                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data       350232                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total       350232                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data       345981                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total       345981                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total       696213                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    86603660                       # DTB read hits
system.cpu2.dtb.read_misses                    330431                       # DTB read misses
system.cpu2.dtb.write_hits                   70770960                       # DTB write hits
system.cpu2.dtb.write_misses                    19801                       # DTB write misses
system.cpu2.dtb.flush_tlb                        4603                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid              35096                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                    779                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   58502                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  6544                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     3305                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                86934091                       # DTB read accesses
system.cpu2.dtb.write_accesses               70790761                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                        157374620                       # DTB hits
system.cpu2.dtb.misses                         350232                       # DTB misses
system.cpu2.dtb.accesses                    157724852                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                    59959                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                59959                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walkWaitTime::samples        59959                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0          59959    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total        59959                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walksPending::samples  -1167065136                       # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0    -1167065136    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total  -1167065136                       # Table walker pending requests distribution
system.cpu2.itb.walker.walkPageSizes::4K        47540     81.28%     81.28% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M        10947     18.72%     99.99% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::1G            4      0.01%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total        58491                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst        59959                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total        59959                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst        58491                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total        58491                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total       118450                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                   452207543                       # ITB inst hits
system.cpu2.itb.inst_misses                     59959                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        4603                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid              35096                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                    779                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   28435                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               452267502                       # ITB inst accesses
system.cpu2.itb.hits                        452207543                       # DTB hits
system.cpu2.itb.misses                          59959                       # DTB misses
system.cpu2.itb.accesses                    452267502                       # DTB accesses
system.cpu2.numPwrStateTransitions               9285                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4640                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    332990511337.990723                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2713636595300.962402                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows         2259     48.69%     48.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         2269     48.90%     97.59% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            2      0.04%     97.63% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.02%     97.65% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            6      0.13%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.02%     97.80% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            2      0.04%     97.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            4      0.09%     97.93% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.02%     97.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::8e+11-8.5e+11            1      0.02%     97.97% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::9e+11-9.5e+11            5      0.11%     98.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows           89      1.92%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 30219668076000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4640                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   265370753223                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1545075972608277                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                    3090682691369                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    4645                       # number of quiesce instructions executed
system.cpu2.committedInsts                  452233677                       # Number of instructions committed
system.cpu2.committedOps                    530709777                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            491597356                       # Number of integer alu accesses
system.cpu2.num_cus_alu_accesses            491597356                       # Number of custom alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses              1541669                       # Number of vector alu accesses
system.cpu2.num_func_calls                   28030814                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     63175154                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   491597356                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                     1541669                       # number of vector instructions
system.cpu2.num_int_register_reads          651613442                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         396030910                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads            2167180                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes           1248831                       # number of times the vector registers were written
system.cpu2.num_cc_register_reads           112844784                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          105883575                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    157408273                       # number of memory refs
system.cpu2.num_load_insts                   86629937                       # Number of load instructions
system.cpu2.num_store_insts                  70778336                       # Number of store instructions
system.cpu2.num_idle_cycles              3090151949861.753906                       # Number of idle cycles
system.cpu2.num_busy_cycles              530741507.245825                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.000172                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.999828                       # Percentage of idle cycles
system.cpu2.Branches                         97311969                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                61359      0.01%      0.01% # Class of executed instruction
system.cpu2.op_class::IntAlu                370275331     69.77%     69.78% # Class of executed instruction
system.cpu2.op_class::IntMult                 1609242      0.30%     70.08% # Class of executed instruction
system.cpu2.op_class::IntDiv                   317889      0.06%     70.14% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     70.14% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     70.14% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     70.14% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     70.14% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     70.14% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     70.14% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     70.14% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.14% # Class of executed instruction
system.cpu2.op_class::SimdAdd                  201001      0.04%     70.18% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.18% # Class of executed instruction
system.cpu2.op_class::SimdAlu                  426277      0.08%     70.26% # Class of executed instruction
system.cpu2.op_class::SimdCmp                  247242      0.05%     70.30% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.30% # Class of executed instruction
system.cpu2.op_class::SimdMisc                 195642      0.04%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     70.34% # Class of executed instruction
system.cpu2.op_class::MemRead                86629937     16.32%     86.66% # Class of executed instruction
system.cpu2.op_class::MemWrite               70778336     13.34%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::CusAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 530742256                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          473.583217                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          157678118                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3534736                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            44.608174                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     174926596500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   473.583217                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.924967                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.924967                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        318931996                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       318931996                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.cpu2.data     81951325                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       81951325                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.cpu2.data     68293158                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      68293158                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data        14443                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        14443                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data       850910                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total       850910                       # number of SoftPFExReq hits
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data        43702                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total        43702                       # number of WriteLineReq hits
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1370667                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1370667                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1385017                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1385017                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::.cpu2.data    150288185                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       150288185                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    151153538                       # number of overall hits
system.cpu2.dcache.overall_hits::total      151153538                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2417521                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2417521                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.cpu2.data       650712                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       650712                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data       203704                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       203704                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data        96512                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total        96512                       # number of SoftPFExReq misses
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data       211760                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total       211760                       # number of WriteLineReq misses
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        17273                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        17273                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1461                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1461                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::.cpu2.data      3279993                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3279993                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3580209                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3580209                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     84368846                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     84368846                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     68943870                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     68943870                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data       218147                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       218147                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data       947422                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total       947422                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data       255462                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total       255462                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1387940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1387940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1386478                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1386478                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.cpu2.data    153568178                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    153568178                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    154733747                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    154733747                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.028654                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028654                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.009438                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.009438                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.933792                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.933792                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.101868                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.101868                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.828930                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.828930                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.012445                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.012445                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001054                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001054                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.021359                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021359                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.023138                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023138                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1710938                       # number of writebacks
system.cpu2.dcache.writebacks::total          1710938                       # number of writebacks
system.cpu2.dcache.replacements               3274281                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          511.941160                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          452266034                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          5417043                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            83.489467                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     174926594000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   511.941160                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999885                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        909949111                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       909949111                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.cpu2.inst    446848991                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      446848991                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.cpu2.inst    446848991                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       446848991                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst    446848991                       # number of overall hits
system.cpu2.icache.overall_hits::total      446848991                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst      5417043                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      5417043                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.cpu2.inst      5417043                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       5417043                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst      5417043                       # number of overall misses
system.cpu2.icache.overall_misses::total      5417043                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst    452266034                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    452266034                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.cpu2.inst    452266034                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    452266034                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst    452266034                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    452266034                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.011978                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.011978                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.011978                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.011978                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.011978                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.011978                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      5416531                       # number of writebacks
system.cpu2.icache.writebacks::total          5416531                       # number of writebacks
system.cpu2.icache.replacements               5416531                       # number of replacements
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                   209575                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong               209575                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walkWaitTime::samples       209575                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0         209575    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total       209575                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walksPending::samples  -1223273208                       # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::0    -1223273208    100.00%    100.00% # Table walker pending requests distribution
system.cpu3.dtb.walker.walksPending::total  -1223273208                       # Table walker pending requests distribution
system.cpu3.dtb.walker.walkPageSizes::4K       189978     92.98%     92.98% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::2M         9206      4.51%     97.48% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::1G         5144      2.52%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total       204328                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data       209575                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total       209575                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data       204328                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total       204328                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total       413903                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    91684069                       # DTB read hits
system.cpu3.dtb.read_misses                    190196                       # DTB read misses
system.cpu3.dtb.write_hits                   80147589                       # DTB write hits
system.cpu3.dtb.write_misses                    19379                       # DTB write misses
system.cpu3.dtb.flush_tlb                        4603                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid              35096                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                    779                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   61785                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  8290                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     2575                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                91874265                       # DTB read accesses
system.cpu3.dtb.write_accesses               80166968                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                        171831658                       # DTB hits
system.cpu3.dtb.misses                         209575                       # DTB misses
system.cpu3.dtb.accesses                    172041233                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                    84061                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                84061                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walkWaitTime::samples        84061                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0          84061    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total        84061                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walksPending::samples  -1223275708                       # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::0    -1223275708    100.00%    100.00% # Table walker pending requests distribution
system.cpu3.itb.walker.walksPending::total  -1223275708                       # Table walker pending requests distribution
system.cpu3.itb.walker.walkPageSizes::4K        71439     86.62%     86.62% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::2M        11031     13.38%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::1G            2      0.00%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total        82472                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst        84061                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total        84061                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst        82472                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total        82472                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total       166533                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                   475988157                       # ITB inst hits
system.cpu3.itb.inst_misses                     84061                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        4603                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid              35096                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                    779                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   31778                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               476072218                       # ITB inst accesses
system.cpu3.itb.hits                        475988157                       # DTB hits
system.cpu3.itb.misses                          84061                       # DTB misses
system.cpu3.itb.accesses                    476072218                       # DTB accesses
system.cpu3.numPwrStateTransitions              10610                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         5301                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    291465826203.714600                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2727057339741.292480                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows         2911     54.91%     54.91% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         2273     42.88%     97.79% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            6      0.11%     97.91% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.02%     97.92% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            6      0.11%     98.04% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            3      0.06%     98.09% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            3      0.06%     98.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            2      0.04%     98.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.02%     98.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.02%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7.5e+11-8e+11            2      0.04%     98.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::9e+11-9.5e+11            3      0.06%     98.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::9.5e+11-1e+12            1      0.02%     98.34% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows           88      1.66%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 59959950532500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           5301                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   280998655609                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1545060344705891                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                    3090682692033                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    5309                       # number of quiesce instructions executed
system.cpu3.committedInsts                  476035099                       # Number of instructions committed
system.cpu3.committedOps                    561962334                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            520605406                       # Number of integer alu accesses
system.cpu3.num_cus_alu_accesses            520605406                       # Number of custom alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses              3295246                       # Number of vector alu accesses
system.cpu3.num_func_calls                   31362946                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     66280712                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   520605406                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                     3295246                       # number of vector instructions
system.cpu3.num_int_register_reads          688295769                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         414068538                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads            4791462                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes           2901725                       # number of times the vector registers were written
system.cpu3.num_cc_register_reads           113622924                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          107197998                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    171708425                       # number of memory refs
system.cpu3.num_load_insts                   91557652                       # Number of load instructions
system.cpu3.num_store_insts                  80150773                       # Number of store instructions
system.cpu3.num_idle_cycles              3090120694720.814453                       # Number of idle cycles
system.cpu3.num_busy_cycles              561997312.185549                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.000182                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.999818                       # Percentage of idle cycles
system.cpu3.Branches                        103713285                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               141994      0.03%      0.03% # Class of executed instruction
system.cpu3.op_class::IntAlu                386110289     68.70%     68.73% # Class of executed instruction
system.cpu3.op_class::IntMult                 1227078      0.22%     68.95% # Class of executed instruction
system.cpu3.op_class::IntDiv                   288019      0.05%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                  476842      0.08%     69.08% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.08% # Class of executed instruction
system.cpu3.op_class::SimdAlu                 1011463      0.18%     69.26% # Class of executed instruction
system.cpu3.op_class::SimdCmp                  568229      0.10%     69.36% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.36% # Class of executed instruction
system.cpu3.op_class::SimdMisc                 465657      0.08%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     69.45% # Class of executed instruction
system.cpu3.op_class::MemRead                91557652     16.29%     85.74% # Class of executed instruction
system.cpu3.op_class::MemWrite               80150773     14.26%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::CusAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 561997996                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          466.344407                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          171991921                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          3658762                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            47.008229                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     204935157000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   466.344407                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.910829                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.910829                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          485                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        347688588                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       347688588                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.cpu3.data     86618254                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       86618254                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.cpu3.data     77363414                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      77363414                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::.cpu3.data        15707                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        15707                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data       966131                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total       966131                       # number of SoftPFExReq hits
system.cpu3.dcache.WriteLineReq_hits::.cpu3.data        90924                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total        90924                       # number of WriteLineReq hits
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data      1524518                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1524518                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data      1544175                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1544175                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::.cpu3.data    164072592                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       164072592                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    165054430                       # number of overall hits
system.cpu3.dcache.overall_hits::total      165054430                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2414533                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2414533                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.cpu3.data       704891                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       704891                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::.cpu3.data       173825                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       173825                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data       126086                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total       126086                       # number of SoftPFExReq misses
system.cpu3.dcache.WriteLineReq_misses::.cpu3.data       291341                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total       291341                       # number of WriteLineReq misses
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        23045                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        23045                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1972                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1972                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::.cpu3.data      3410765                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3410765                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3710676                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3710676                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     89032787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     89032787                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     78068305                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     78068305                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::.cpu3.data       189532                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       189532                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data      1092217                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total      1092217                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::.cpu3.data       382265                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total       382265                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data      1547563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1547563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data      1546147                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1546147                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.cpu3.data    167483357                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    167483357                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    168765106                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    168765106                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.027120                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027120                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.009029                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009029                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu3.data     0.917127                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.917127                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.115440                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.115440                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu3.data     0.762144                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.762144                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.014891                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.014891                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001275                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001275                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.020365                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020365                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.021987                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021987                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1870193                       # number of writebacks
system.cpu3.dcache.writebacks::total          1870193                       # number of writebacks
system.cpu3.dcache.replacements               3416760                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.932011                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          476070629                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          6326900                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            75.245480                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     204935154500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   511.932011                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999867                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        958468158                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       958468158                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.cpu3.inst    469743729                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      469743729                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.cpu3.inst    469743729                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       469743729                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst    469743729                       # number of overall hits
system.cpu3.icache.overall_hits::total      469743729                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst      6326900                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      6326900                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.cpu3.inst      6326900                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       6326900                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst      6326900                       # number of overall misses
system.cpu3.icache.overall_misses::total      6326900                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::.cpu3.inst    476070629                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    476070629                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.cpu3.inst    476070629                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    476070629                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst    476070629                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    476070629                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.013290                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.013290                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.013290                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.013290                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.013290                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.013290                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks      6326388                       # number of writebacks
system.cpu3.icache.writebacks::total          6326388                       # number of writebacks
system.cpu3.icache.replacements               6326388                       # number of replacements
system.iobus.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                71202                       # Transaction distribution
system.iobus.trans_dist::ReadResp               71202                       # Transaction distribution
system.iobus.trans_dist::WriteReq              455857                       # Transaction distribution
system.iobus.trans_dist::WriteResp             455857                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio       128366                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio         1104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        75342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       205290                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       848828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       848828                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1054118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio       128386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        43095                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       172691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     26907248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     26907248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 27079939                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse               15.373274                       # Cycle average of tags in use
system.iocache.tags.total_refs                 424414                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               424400                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 1.000033                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         496875051001                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide    15.373274                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.960830                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.960830                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3819712                       # Number of tag accesses
system.iocache.tags.data_accesses             3819712                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_hits::.pci_ide              14                       # number of ReadReq hits
system.iocache.ReadReq_hits::total                 14                       # number of ReadReq hits
system.iocache.demand_hits::.pci_ide               14                       # number of demand (read+write) hits
system.iocache.demand_hits::total                  14                       # number of demand (read+write) hits
system.iocache.overall_hits::.pci_ide              14                       # number of overall hits
system.iocache.overall_hits::total                 14                       # number of overall hits
system.iocache.ReadReq_misses::.pci_ide         21376                       # number of ReadReq misses
system.iocache.ReadReq_misses::total            21376                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::.pci_ide       403024                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       403024                       # number of WriteLineReq misses
system.iocache.demand_misses::.pci_ide         424400                       # number of demand (read+write) misses
system.iocache.demand_misses::total            424400                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        424400                       # number of overall misses
system.iocache.overall_misses::total           424400                       # number of overall misses
system.iocache.ReadReq_accesses::.pci_ide        21390                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total          21390                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::.pci_ide       403024                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       403024                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::.pci_ide       424414                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          424414                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       424414                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         424414                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::.pci_ide     0.999345                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total      0.999345                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::.pci_ide     0.999967                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       0.999967                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide     0.999967                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      0.999967                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         402430                       # number of writebacks
system.iocache.writebacks::total               402430                       # number of writebacks
system.iocache.replacements                    423806                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16295.442665                       # Cycle average of tags in use
system.l2.tags.total_refs                   103686864                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15985466                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.486321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   3632000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1957.915170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker    43.680380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker    39.165163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     2673.436074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3452.291097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker     9.253445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker     7.314317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      618.885706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      511.686316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker    24.538672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker    22.172514                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     1469.338231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     1927.517028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker    40.890420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker    33.719871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1473.088286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     1990.549975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.119502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.002666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.002390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.163174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.210711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.037774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.001498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.001353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.089681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.117646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.002496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.002058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.089910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.121494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994595                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         15871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5718                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9847                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004211                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968689                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 230964930                       # Number of tag accesses
system.l2.tags.data_accesses                230964930                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::.cpu0.dtb.walker       730451                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker       311430                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu1.dtb.walker       583762                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu1.itb.walker       206338                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.dtb.walker       982772                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.itb.walker       146751                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu3.dtb.walker       555645                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu3.itb.walker       213664                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3730813                       # number of ReadReq hits
system.l2.WritebackDirty_hits::.writebacks     15211824                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15211824                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks     22258680                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22258680                       # number of WritebackClean hits
system.l2.WriteClean_hits::.writebacks         737268                       # number of WriteClean hits
system.l2.WriteClean_hits::total               737268                       # number of WriteClean hits
system.l2.UpgradeReq_hits::.cpu0.data           18450                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           19522                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data           14533                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data           17715                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                70220                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu0.data           170                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           200                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           161                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                647                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::.cpu0.data           710641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           460909                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           285464                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           348939                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1805953                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu0.inst      12650217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       7341914                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst       4895934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst       5685405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30573470                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu0.data      4282466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2432944                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1737789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1719002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10172201                       # number of ReadSharedReq hits
system.l2.InvalidateReq_hits::.cpu0.data       167502                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data        61390                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data        26220                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data        52029                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            307141                       # number of InvalidateReq hits
system.l2.demand_hits::.cpu0.dtb.walker        730451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker        311430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.inst            12650217                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4993107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker        583762                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker        206338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             7341914                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2893853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker        982772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker        146751                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst             4895934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2023253                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker        555645                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker        213664                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst             5685405                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2067941                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46282437                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.dtb.walker       730451                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker       311430                       # number of overall hits
system.l2.overall_hits::.cpu0.inst           12650217                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4993107                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker       583762                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker       206338                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            7341914                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2893853                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker       982772                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker       146751                       # number of overall hits
system.l2.overall_hits::.cpu2.inst            4895934                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2023253                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker       555645                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker       213664                       # number of overall hits
system.l2.overall_hits::.cpu3.inst            5685405                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2067941                       # number of overall hits
system.l2.overall_hits::total                46282437                       # number of overall hits
system.l2.ReadReq_misses::.cpu0.dtb.walker        24581                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker        15651                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.dtb.walker        20743                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.itb.walker        13619                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu2.dtb.walker        16317                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu2.itb.walker        10610                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu3.dtb.walker        17002                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu3.itb.walker        13484                       # number of ReadReq misses
system.l2.ReadReq_misses::total                132007                       # number of ReadReq misses
system.l2.UpgradeReq_misses::.cpu0.data          3299                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4092                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4387                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3520                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              15298                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu0.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           37                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              132                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::.cpu0.data        1915571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         559698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         368137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         365018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3208424                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu0.inst       888322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       924254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst       521109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst       641495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2975180                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu0.data      2391353                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1196433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       817573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       792993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5198352                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::.cpu0.data      2564681                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data       302937                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data       185165                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data       238938                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         3291721                       # number of InvalidateReq misses
system.l2.demand_misses::.cpu0.dtb.walker        24581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker        15651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.inst            888322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4306924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker        20743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker        13619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            924254                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1756131                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker        16317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.itb.walker        10610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst            521109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1185710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.dtb.walker        17002                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.itb.walker        13484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst            641495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1158011                       # number of demand (read+write) misses
system.l2.demand_misses::total               11513963                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.dtb.walker        24581                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker        15651                       # number of overall misses
system.l2.overall_misses::.cpu0.inst           888322                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4306924                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker        20743                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker        13619                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           924254                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1756131                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker        16317                       # number of overall misses
system.l2.overall_misses::.cpu2.itb.walker        10610                       # number of overall misses
system.l2.overall_misses::.cpu2.inst           521109                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1185710                       # number of overall misses
system.l2.overall_misses::.cpu3.dtb.walker        17002                       # number of overall misses
system.l2.overall_misses::.cpu3.itb.walker        13484                       # number of overall misses
system.l2.overall_misses::.cpu3.inst           641495                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1158011                       # number of overall misses
system.l2.overall_misses::total              11513963                       # number of overall misses
system.l2.ReadReq_accesses::.cpu0.dtb.walker       755032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker       327081                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.dtb.walker       604505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.itb.walker       219957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.dtb.walker       999089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.itb.walker       157361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu3.dtb.walker       572647                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu3.itb.walker       227148                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3862820                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::.writebacks     15211824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15211824                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks     22258680                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22258680                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::.writebacks       737268                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total           737268                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu0.data        21749                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        23614                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        18920                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data        21235                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            85518                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu0.data          211                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          237                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            779                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu0.data      2626212                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1020607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       653601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       713957                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5014377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu0.inst     13538539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      8266168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst      5417043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst      6326900                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       33548650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data      6673819                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      3629377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2555362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2511995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15370553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu0.data      2732183                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data       364327                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data       211385                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data       290967                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       3598862                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::.cpu0.dtb.walker       755032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker       327081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.inst        13538539                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9300031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker       604505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker       219957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         8266168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4649984                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker       999089                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker       157361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst         5417043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         3208963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker       572647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker       227148                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst         6326900                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         3225952                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             57796400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker       755032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker       327081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13538539                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9300031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker       604505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker       219957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        8266168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4649984                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker       999089                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker       157361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst        5417043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        3208963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker       572647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker       227148                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst        6326900                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        3225952                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            57796400                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.032556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.047851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.dtb.walker     0.034314                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.itb.walker     0.061917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu2.dtb.walker     0.016332                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu2.itb.walker     0.067425                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu3.dtb.walker     0.029690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu3.itb.walker     0.059362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.034174                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.151685                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.173287                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.231871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.165764                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.178886                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.194313                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.156118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.194444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.139037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.169448                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu0.data     0.729405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.548397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.563244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.511260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639845                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.065614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.111812                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.096198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.101392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.088683                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.358319                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.329652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.319944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.315683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.338202                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.938693                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.831498                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.875961                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.821186                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.914656                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.032556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.047851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.inst       0.065614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.463109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.034314                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker     0.061917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.111812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.377664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.016332                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.itb.walker     0.067425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.096198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.369499                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.dtb.walker     0.029690                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.itb.walker     0.059362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.101392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.358967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199216                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.032556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.047851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.inst      0.065614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.463109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.034314                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker     0.061917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.111812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.377664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.016332                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.itb.walker     0.067425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.096198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.369499                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.dtb.walker     0.029690                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.itb.walker     0.059362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.101392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.358967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199216                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             7955962                       # number of writebacks
system.l2.writebacks::total                   7955962                       # number of writebacks
system.l2.replacements                       14859880                       # number of replacements
system.membus.snoop_filter.tot_requests      30467788                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15463047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        28184                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               86580                       # Transaction distribution
system.membus.trans_dist::ReadResp            8413495                       # Transaction distribution
system.membus.trans_dist::WriteReq              77221                       # Transaction distribution
system.membus.trans_dist::WriteResp             77221                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8358392                       # Transaction distribution
system.membus.trans_dist::WriteClean           798228                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5661825                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           235781                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7049                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           17414                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3209758                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3206440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8326915                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       971276                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp       971276                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       3696792                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      3695390                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1273182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1273182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       205290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bootmem.port          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio       106876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     46225523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     46537871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47811053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     27160448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     27160448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       172691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bootmem.port          404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio       213752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1297039012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1297425859                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1324586307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16611372                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001778                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042134                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16581830     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                   29542      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            16611372                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests    116823847                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     52835576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     18970464                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1758148                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1493742                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       264406                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1545341343361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            4161019                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          53518074                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             77221                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            77221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15211824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     33546598                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean          738394                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8157090                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          304017                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7696                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         311713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5172305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5172305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      33548650                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15808405                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq           64                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedResp           64                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq       971276                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp       971276                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      3602174                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      3602174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     40624499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37341406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       682326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1591174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     24798216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16385630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       473698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1304826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     16250861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     11059858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       337716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side      2059052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     18980452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     11369760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       482158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1217928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             184959560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1732918764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1196297226                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side      2729304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      6364696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   1058037184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    490784137                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side      1894792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      5219304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    693349224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    333116704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side      1350864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      8236208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    809810960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    343788972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side      1928632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      4871712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6690698683                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14942255                       # Total snoops (count)
system.tol2bus.snoopTraffic                 512978176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78586722                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.313341                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.711241                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62702022     79.79%     79.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9807069     12.48%     92.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3436453      4.37%     96.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2620244      3.33%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  20931      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78586722                       # Request fanout histogram

---------- End Simulation Statistics   ----------
