#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug  8 16:58:20 2024
# Process ID: 11416
# Current directory: C:/Users/Purcell/Documents/RedPitayaPractice/Pulse-counting/Frequency_counter/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22580 C:\Users\Purcell\Documents\RedPitayaPractice\Pulse-counting\Frequency_counter\tmp\freq\freq.xpr
# Log file: C:/Users/Purcell/Documents/RedPitayaPractice/Pulse-counting/Frequency_counter/tmp/freq/vivado.log
# Journal file: C:/Users/Purcell/Documents/RedPitayaPractice/Pulse-counting/Frequency_counter/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Purcell/Documents/RedPitayaPractice/Pulse-counting/Frequency_counter/tmp/freq/freq.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Purcell/Documents/RedPitayaPractice/Pulse-counting/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_module_reference system_frequency_counter_0_0
delete_bd_objs [get_bd_cells Output_pulse]
delete_bd_objs [get_bd_nets FrequencyCounter_pulse] [get_bd_nets FrequencyCounter/frequency_counter_0_pulse] [get_bd_pins FrequencyCounter/pulse]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins FrequencyCounter/frequency_counter_0/pulse]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {3.5 2458 197} [get_bd_cells axi_gpio_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins FrequencyCounter/pulse]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
endgroup
save_bd_design
create_bd_port -dir O pulse
set_property location {3020 279} [get_bd_ports pulse]
set_property location {3025 283} [get_bd_ports pulse]
connect_bd_net [get_bd_ports pulse] [get_bd_pins FrequencyCounter/pulse]
delete_bd_objs [get_bd_intf_nets PS7_M01_AXI] [get_bd_cells axi_gpio_1]
regenerate_bd_layout -routing
delete_bd_objs [get_bd_nets FrequencyCounter/frequency_counter_0_pulse_count] [get_bd_pins FrequencyCounter/pulse_count]
set_property location {3.5 993 322} [get_bd_cells axi_gpio_0]
set_property location {3 916 326} [get_bd_cells axi_gpio_0]
set_property location {3 1087 521} [get_bd_cells util_ds_buf_2]
regenerate_bd_layout -routing
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
reset_run system_frequency_counter_0_0_synth_1
reset_run system_auto_pc_1_synth_1
reset_run system_xbar_0_synth_1
reset_run system_auto_pc_0_synth_1
startgroup
set_property -dict [list CONFIG.C_GPIO2_WIDTH {1}] [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
