<?xml version="1.0" encoding="ISO-8859-2"?>
<Functions>
	<vooc_cable_id_reset>
	</vooc_cable_id_reset>
	<vooc_typea_cable_det_init>
		<cs_memset>
		</cs_memset>
	</vooc_typea_cable_det_init>
	<vooc_protocol_recevie_process>
		<vooc_protocol_charge_recevie_deal>
			<vooc_slave_request_password_deal>
				<vooc_dynamic_password_deal>
				</vooc_dynamic_password_deal>
			</vooc_slave_request_password_deal>
			<vooc_slave_request_id>
			</vooc_slave_request_id>
			<vooc_slave_password_check>
				<.lib.__lshr16>
				</.lib.__lshr16>
			</vooc_slave_password_check>
		</vooc_protocol_charge_recevie_deal>
		<vooc_protocol_discharge_recevie_deal>
			<vooc_calc_password>
			</vooc_calc_password>
			<vooc_dynamic_password_deal>
			</vooc_dynamic_password_deal>
			<vooc_calc_path_impedance>
				<.lib.__uldiv>
				</.lib.__uldiv>
				<.lib.__slmul>
				</.lib.__slmul>
				<.lib.__swmul>
				</.lib.__swmul>
			</vooc_calc_path_impedance>
			<.lib.__uwdiv>
			</.lib.__uwdiv>
			<vooc_out_cur_set>
				<isr_hex_greater_than_compare>
				</isr_hex_greater_than_compare>
			</vooc_out_cur_set>
			<.lib.__swmul>
			</.lib.__swmul>
			<isr_hex_less_than_compare>
				<isr_hex_greater_than_compare>
				</isr_hex_greater_than_compare>
			</isr_hex_less_than_compare>
			<isr_hex_greater_than_compare>
			</isr_hex_greater_than_compare>
			<vooc_check_rx_head>
			</vooc_check_rx_head>
			<vooc_calc_impedance>
				<.lib.__swmul>
				</.lib.__swmul>
			</vooc_calc_impedance>
			<vooc_check_transmit_cur_err>
			</vooc_check_transmit_cur_err>
		</vooc_protocol_discharge_recevie_deal>
	</vooc_protocol_recevie_process>
	<vooc_protocol_charge_process>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
		<vooc_slave_init>
			<vooc_enable_delay>
			</vooc_enable_delay>
			<cs_memset>
			</cs_memset>
		</vooc_slave_init>
		<vooc_init>
			<cs_memset>
			</cs_memset>
		</vooc_init>
	</vooc_protocol_charge_process>
	<vooc_protocol_charge_recevie_deal>
		<vooc_slave_request_password_deal>
			<vooc_dynamic_password_deal>
			</vooc_dynamic_password_deal>
		</vooc_slave_request_password_deal>
		<vooc_slave_request_id>
		</vooc_slave_request_id>
		<vooc_slave_password_check>
			<.lib.__lshr16>
			</.lib.__lshr16>
		</vooc_slave_password_check>
	</vooc_protocol_charge_recevie_deal>
	<vooc_slave_request_password_deal>
		<vooc_dynamic_password_deal>
		</vooc_dynamic_password_deal>
	</vooc_slave_request_password_deal>
	<vooc_slave_password_check>
		<.lib.__lshr16>
		</.lib.__lshr16>
	</vooc_slave_password_check>
	<vooc_slave_request_id>
	</vooc_slave_request_id>
	<vooc_generate_random>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
	</vooc_generate_random>
	<vooc_protocol_discharge_process>
		<send_vooc_master_cmd>
		</send_vooc_master_cmd>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
		<vooc_master_init>
			<vooc_enable_delay>
			</vooc_enable_delay>
			<cs_memset>
			</cs_memset>
		</vooc_master_init>
		<vooc_init>
			<cs_memset>
			</cs_memset>
		</vooc_init>
	</vooc_protocol_discharge_process>
	<send_vooc_master_cmd>
	</send_vooc_master_cmd>
	<vooc_protocol_discharge_recevie_deal>
		<vooc_calc_password>
		</vooc_calc_password>
		<vooc_dynamic_password_deal>
		</vooc_dynamic_password_deal>
		<vooc_calc_path_impedance>
			<.lib.__uldiv>
			</.lib.__uldiv>
			<.lib.__slmul>
			</.lib.__slmul>
			<.lib.__swmul>
			</.lib.__swmul>
		</vooc_calc_path_impedance>
		<.lib.__uwdiv>
		</.lib.__uwdiv>
		<vooc_out_cur_set>
			<isr_hex_greater_than_compare>
			</isr_hex_greater_than_compare>
		</vooc_out_cur_set>
		<.lib.__swmul>
		</.lib.__swmul>
		<isr_hex_less_than_compare>
			<isr_hex_greater_than_compare>
			</isr_hex_greater_than_compare>
		</isr_hex_less_than_compare>
		<isr_hex_greater_than_compare>
		</isr_hex_greater_than_compare>
		<vooc_check_rx_head>
		</vooc_check_rx_head>
		<vooc_calc_impedance>
			<.lib.__swmul>
			</.lib.__swmul>
		</vooc_calc_impedance>
		<vooc_check_transmit_cur_err>
		</vooc_check_transmit_cur_err>
	</vooc_protocol_discharge_recevie_deal>
	<vooc_check_transmit_cur_err>
	</vooc_check_transmit_cur_err>
	<vooc_calc_password>
	</vooc_calc_password>
	<vooc_calc_impedance>
		<.lib.__swmul>
		</.lib.__swmul>
	</vooc_calc_impedance>
	<vooc_calc_path_impedance>
		<.lib.__uldiv>
		</.lib.__uldiv>
		<.lib.__slmul>
		</.lib.__slmul>
		<.lib.__swmul>
		</.lib.__swmul>
	</vooc_calc_path_impedance>
	<vooc_out_cur_set>
		<isr_hex_greater_than_compare>
		</isr_hex_greater_than_compare>
	</vooc_out_cur_set>
	<vooc_check_rx_head>
	</vooc_check_rx_head>
	<vooc_dynamic_password_deal>
	</vooc_dynamic_password_deal>
	<vooc_slave_init>
		<vooc_enable_delay>
		</vooc_enable_delay>
		<cs_memset>
		</cs_memset>
	</vooc_slave_init>
	<vooc_master_init>
		<vooc_enable_delay>
		</vooc_enable_delay>
		<cs_memset>
		</cs_memset>
	</vooc_master_init>
	<vooc_enable_delay>
	</vooc_enable_delay>
	<vooc_init>
		<cs_memset>
		</cs_memset>
	</vooc_init>
	<crc8_table3_lib_scp.c_Init>
	</crc8_table3_lib_scp.c_Init>
	<crc8_table2_lib_scp.c_Init>
	</crc8_table2_lib_scp.c_Init>
	<crc8_table1_lib_scp.c_Init>
	</crc8_table1_lib_scp.c_Init>
	<scp_protocol_discharge_process>
		<scp_slave_init>
			<scp_enable_delay>
			</scp_enable_delay>
			<scp_choose_tx_io_level>
			</scp_choose_tx_io_level>
			<cs_memset>
			</cs_memset>
		</scp_slave_init>
		<scp_choose_tx_io_level>
		</scp_choose_tx_io_level>
		<cs_memset>
		</cs_memset>
	</scp_protocol_discharge_process>
	<scp_protocol_timeout_start_isr>
	</scp_protocol_timeout_start_isr>
	<scp_protocol_timeout_stop_isr>
	</scp_protocol_timeout_stop_isr>
	<scp_protocol_isr_process>
		<scp_protocol_timeout_start_isr>
		</scp_protocol_timeout_start_isr>
		<scp_slave_cmd_deal_copy2>
			<scp_write_request_cmd>
				<scp_request_nack>
				</scp_request_nack>
			</scp_write_request_cmd>
			<fcp_write_request_cmd>
				<scp_request_nack>
				</scp_request_nack>
			</fcp_write_request_cmd>
			<scp_read_request_special_cmd>
				<scp_request_nack>
				</scp_request_nack>
			</scp_read_request_special_cmd>
			<cal_crc8>
				<crc8_table3_lib_scp.c_Init>
				</crc8_table3_lib_scp.c_Init>
				<crc8_table2_lib_scp.c_Init>
				</crc8_table2_lib_scp.c_Init>
				<crc8_table1_lib_scp.c_Init>
				</crc8_table1_lib_scp.c_Init>
			</cal_crc8>
			<i_.lib.__uwdiv>
			</i_.lib.__uwdiv>
			<i_.lib.__swmul>
			</i_.lib.__swmul>
			<scp_read_request_common_cmd>
				<scp_request_nack>
				</scp_request_nack>
			</scp_read_request_common_cmd>
			<scp_read_request_cmd>
				<scp_request_nack>
				</scp_request_nack>
			</scp_read_request_cmd>
			<scp_request_nack>
			</scp_request_nack>
			<fcp_read_request_cmd>
				<scp_request_nack>
				</scp_request_nack>
			</fcp_read_request_cmd>
		</scp_slave_cmd_deal_copy2>
		<scp_protocol_err_deal>
		</scp_protocol_err_deal>
		<scp_memset>
		</scp_memset>
		<scp_protocol_timeout_stop_isr>
		</scp_protocol_timeout_stop_isr>
	</scp_protocol_isr_process>
	<scp_protocol_timeout_polling_isr>
		<scp_protocol_err_deal>
		</scp_protocol_err_deal>
	</scp_protocol_timeout_polling_isr>
	<scp_protocol_err_deal>
	</scp_protocol_err_deal>
	<scp_master_rx_cmd_deal>
	</scp_master_rx_cmd_deal>
	<scp_slave_cmd_deal_copy2>
		<scp_write_request_cmd>
			<scp_request_nack>
			</scp_request_nack>
		</scp_write_request_cmd>
		<fcp_write_request_cmd>
			<scp_request_nack>
			</scp_request_nack>
		</fcp_write_request_cmd>
		<scp_read_request_special_cmd>
			<scp_request_nack>
			</scp_request_nack>
		</scp_read_request_special_cmd>
		<cal_crc8>
			<crc8_table3_lib_scp.c_Init>
			</crc8_table3_lib_scp.c_Init>
			<crc8_table2_lib_scp.c_Init>
			</crc8_table2_lib_scp.c_Init>
			<crc8_table1_lib_scp.c_Init>
			</crc8_table1_lib_scp.c_Init>
		</cal_crc8>
		<i_.lib.__uwdiv>
		</i_.lib.__uwdiv>
		<i_.lib.__swmul>
		</i_.lib.__swmul>
		<scp_read_request_common_cmd>
			<scp_request_nack>
			</scp_request_nack>
		</scp_read_request_common_cmd>
		<scp_read_request_cmd>
			<scp_request_nack>
			</scp_request_nack>
		</scp_read_request_cmd>
		<scp_request_nack>
		</scp_request_nack>
		<fcp_read_request_cmd>
			<scp_request_nack>
			</scp_request_nack>
		</fcp_read_request_cmd>
	</scp_slave_cmd_deal_copy2>
	<fcp_write_request_cmd>
		<scp_request_nack>
		</scp_request_nack>
	</fcp_write_request_cmd>
	<scp_write_request_cmd>
		<scp_request_nack>
		</scp_request_nack>
	</scp_write_request_cmd>
	<scp_read_request_common_cmd>
		<scp_request_nack>
		</scp_request_nack>
	</scp_read_request_common_cmd>
	<scp_read_request_special_cmd>
		<scp_request_nack>
		</scp_request_nack>
	</scp_read_request_special_cmd>
	<scp_read_request_cmd>
		<scp_request_nack>
		</scp_request_nack>
	</scp_read_request_cmd>
	<fcp_read_request_cmd>
		<scp_request_nack>
		</scp_request_nack>
	</fcp_read_request_cmd>
	<scp_request_nack>
	</scp_request_nack>
	<scp_slave_init>
		<scp_enable_delay>
		</scp_enable_delay>
		<scp_choose_tx_io_level>
		</scp_choose_tx_io_level>
		<cs_memset>
		</cs_memset>
	</scp_slave_init>
	<scp_master_init>
		<scp_choose_tx_io_level>
		</scp_choose_tx_io_level>
		<scp_enable_delay>
		</scp_enable_delay>
		<cs_memset>
		</cs_memset>
	</scp_master_init>
	<scp_choose_tx_io_level>
	</scp_choose_tx_io_level>
	<scp_init>
		<scp_enable_delay>
		</scp_enable_delay>
		<scp_choose_tx_io_level>
		</scp_choose_tx_io_level>
		<cs_memset>
		</cs_memset>
	</scp_init>
	<scp_array_init>
	</scp_array_init>
	<cal_crc8>
		<crc8_table3_lib_scp.c_Init>
		</crc8_table3_lib_scp.c_Init>
		<crc8_table2_lib_scp.c_Init>
		</crc8_table2_lib_scp.c_Init>
		<crc8_table1_lib_scp.c_Init>
		</crc8_table1_lib_scp.c_Init>
	</cal_crc8>
	<scp_enable_delay>
	</scp_enable_delay>
	<scp_memset>
	</scp_memset>
	<qc_protocol_charge_process>
		<qc_init>
			<cs_memset>
			</cs_memset>
		</qc_init>
	</qc_protocol_charge_process>
	<qc_protocol_discharge_process>
		<qc_init>
			<cs_memset>
			</cs_memset>
		</qc_init>
	</qc_protocol_discharge_process>
	<qc30_output_serial>
		<set_DMDP_output_vref>
		</set_DMDP_output_vref>
	</qc30_output_serial>
	<qc30_protocol_recevie_process>
	</qc30_protocol_recevie_process>
	<qc20_output_12v_serial>
		<set_DMDP_output_vref>
		</set_DMDP_output_vref>
	</qc20_output_12v_serial>
	<qc20_output_9v_serial>
		<set_DMDP_output_vref>
		</set_DMDP_output_vref>
	</qc20_output_9v_serial>
	<qc20_output_5v_serial>
	</qc20_output_5v_serial>
	<qc_init>
		<cs_memset>
		</cs_memset>
	</qc_init>
	<dcp_protocol_charge_process>
		<dcp_DM_output_0v6>
		</dcp_DM_output_0v6>
		<dcp_DP_output_0v6>
		</dcp_DP_output_0v6>
		<dcp_protocol_disable>
		</dcp_protocol_disable>
		<dcp_init>
			<dcp_protocol_disable>
			</dcp_protocol_disable>
			<cs_memset>
			</cs_memset>
		</dcp_init>
	</dcp_protocol_charge_process>
	<dcp_protocol_dicharge_process>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
		<dcp_protocol_control>
		</dcp_protocol_control>
		<dcp_init>
			<dcp_protocol_disable>
			</dcp_protocol_disable>
			<cs_memset>
			</cs_memset>
		</dcp_init>
	</dcp_protocol_dicharge_process>
	<dcp_DM_output_0v6>
	</dcp_DM_output_0v6>
	<dcp_DP_output_0v6>
	</dcp_DP_output_0v6>
	<dcp_protocol_finish>
	</dcp_protocol_finish>
	<dcp_protocol_enable>
	</dcp_protocol_enable>
	<dcp_protocol_control>
	</dcp_protocol_control>
	<apple24_protocol_enable>
	</apple24_protocol_enable>
	<dcp_protocol_disable>
	</dcp_protocol_disable>
	<dcp_init>
		<dcp_protocol_disable>
		</dcp_protocol_disable>
		<cs_memset>
		</cs_memset>
	</dcp_init>
	<acmp0_DMDP_vol_scan>
		<get_DMDP_acmp0_result>
			<cmp_delay>
			</cmp_delay>
		</get_DMDP_acmp0_result>
	</acmp0_DMDP_vol_scan>
	<get_DMDP_vol_level_scan>
		<get_DMDP_vol_level>
			<get_DMDP_acmp0_result>
				<cmp_delay>
				</cmp_delay>
			</get_DMDP_acmp0_result>
		</get_DMDP_vol_level>
	</get_DMDP_vol_level_scan>
	<get_DMDP_vol_level>
		<get_DMDP_acmp0_result>
			<cmp_delay>
			</cmp_delay>
		</get_DMDP_acmp0_result>
	</get_DMDP_vol_level>
	<get_DMDP_acmp0_result>
		<cmp_delay>
		</cmp_delay>
	</get_DMDP_acmp0_result>
	<cmp_delay>
	</cmp_delay>
	<bsp_acmp0_init>
	</bsp_acmp0_init>
	<pd_time>
		<pd_hard_reset>
			<fwlib_pd_send_message>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</fwlib_pd_send_message>
		</pd_hard_reset>
		<pd_policy_reset>
			<pd_policy_reset2>
				<fwlib_pd_txd_spec_rev_set>
				</fwlib_pd_txd_spec_rev_set>
			</pd_policy_reset2>
		</pd_policy_reset>
		<pd_send_emarker_source_cap>
			<pd_source_cap_data_preload>
				<cs_memcpy>
				</cs_memcpy>
			</pd_source_cap_data_preload>
		</pd_send_emarker_source_cap>
		<fwlib_pd_txd_spec_rev_set>
		</fwlib_pd_txd_spec_rev_set>
	</pd_time>
	<pd_trans_resend>
		<pd_source_cap_data_preload>
			<cs_memcpy>
			</cs_memcpy>
		</pd_source_cap_data_preload>
		<fwlib_pd_send_message>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
		</fwlib_pd_send_message>
	</pd_trans_resend>
	<pd_trans_complete_handler>
		<pd_send_emarker_source_cap>
			<pd_source_cap_data_preload>
				<cs_memcpy>
				</cs_memcpy>
			</pd_source_cap_data_preload>
		</pd_send_emarker_source_cap>
		<pd_policy_reset>
			<pd_policy_reset2>
				<fwlib_pd_txd_spec_rev_set>
				</fwlib_pd_txd_spec_rev_set>
			</pd_policy_reset2>
		</pd_policy_reset>
		<pd_hard_reset>
			<fwlib_pd_send_message>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</fwlib_pd_send_message>
		</pd_hard_reset>
		<pd_trans_resend>
			<pd_source_cap_data_preload>
				<cs_memcpy>
				</cs_memcpy>
			</pd_source_cap_data_preload>
			<fwlib_pd_send_message>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</fwlib_pd_send_message>
		</pd_trans_resend>
	</pd_trans_complete_handler>
	<pd_read>
		<.lib.__slmul>
		</.lib.__slmul>
		<pd_hard_reset>
			<fwlib_pd_send_message>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</fwlib_pd_send_message>
		</pd_hard_reset>
		<fwlib_pd_send_chunk_message>
		</fwlib_pd_send_chunk_message>
		<cs_memcpy>
		</cs_memcpy>
		<pd_policy_reset>
			<pd_policy_reset2>
				<fwlib_pd_txd_spec_rev_set>
				</fwlib_pd_txd_spec_rev_set>
			</pd_policy_reset2>
		</pd_policy_reset>
		<pd_send_emarker_source_cap>
			<pd_source_cap_data_preload>
				<cs_memcpy>
				</cs_memcpy>
			</pd_source_cap_data_preload>
		</pd_send_emarker_source_cap>
		<fwlib_typec_cc_pull_high_down_config>
		</fwlib_typec_cc_pull_high_down_config>
		<pd_firmware_update_cb>
		</pd_firmware_update_cb>
		<fwlib_pd_send_message>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
		</fwlib_pd_send_message>
		<fwlib_pd_txd_spec_rev_set>
		</fwlib_pd_txd_spec_rev_set>
		<pd_send_source_cap>
		</pd_send_source_cap>
		<fwlib_pd_read_pddata>
		</fwlib_pd_read_pddata>
		<cs_memset>
		</cs_memset>
	</pd_read>
	<pd_time_out_handler>
		<pd_hard_reset>
			<fwlib_pd_send_message>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</fwlib_pd_send_message>
		</pd_hard_reset>
		<fwlib_pd_txd_spec_rev_set>
		</fwlib_pd_txd_spec_rev_set>
	</pd_time_out_handler>
	<fwlib_typec_disable_cc_pinmux>
	</fwlib_typec_disable_cc_pinmux>
	<fwlib_typec_clear_scnbif>
	</fwlib_typec_clear_scnbif>
	<fwlib_typec_get_scnbif>
	</fwlib_typec_get_scnbif>
	<fwlib_typec_clear_scnaif>
	</fwlib_typec_clear_scnaif>
	<fwlib_typec_get_scnaif>
	</fwlib_typec_get_scnaif>
	<fwlib_typec_cc_pin_config>
	</fwlib_typec_cc_pin_config>
	<fwlib_typec_vconn_config>
	</fwlib_typec_vconn_config>
	<fwlib_typec_cc_rlt_get>
	</fwlib_typec_cc_rlt_get>
	<fwlib_typec_detxif_set>
	</fwlib_typec_detxif_set>
	<fwlib_typec_detxif_get>
	</fwlib_typec_detxif_get>
	<fwlib_typec_scnxie_set>
	</fwlib_typec_scnxie_set>
	<fwlib_typec_cc_det_set>
	</fwlib_typec_cc_det_set>
	<fwlib_fwlib_typec_cc_drp_set>
	</fwlib_fwlib_typec_cc_drp_set>
	<fwlib_typec_cc_pull_high_down_config>
	</fwlib_typec_cc_pull_high_down_config>
	<fwlib_typec_cc_pull_high_down_set>
	</fwlib_typec_cc_pull_high_down_set>
	<pd_txst_abort_process>
		<pd_init>
			<fwlib_pd_txd_spec_rev_set>
			</fwlib_pd_txd_spec_rev_set>
			<fwlib_pd_electric_set>
			</fwlib_pd_electric_set>
		</pd_init>
	</pd_txst_abort_process>
	<pd_attached_snk_prepare>
		<fwlib_pd_electric_set>
		</fwlib_pd_electric_set>
	</pd_attached_snk_prepare>
	<pd_attached_src_prepare>
		<pd_send_emarker_source_cap>
			<pd_source_cap_data_preload>
				<cs_memcpy>
				</cs_memcpy>
			</pd_source_cap_data_preload>
		</pd_send_emarker_source_cap>
		<fwlib_pd_electric_set>
		</fwlib_pd_electric_set>
	</pd_attached_src_prepare>
	<pd_send_request>
		<fwlib_pd_send_message>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
		</fwlib_pd_send_message>
		<cs_memcpy>
		</cs_memcpy>
	</pd_send_request>
	<pd_get_source_cap>
	</pd_get_source_cap>
	<pd_send_source_cap>
	</pd_send_source_cap>
	<pd_send_emarker_source_cap>
		<pd_source_cap_data_preload>
			<cs_memcpy>
			</cs_memcpy>
		</pd_source_cap_data_preload>
	</pd_send_emarker_source_cap>
	<pd_enable>
		<pd_policy_reset>
			<pd_policy_reset2>
				<fwlib_pd_txd_spec_rev_set>
				</fwlib_pd_txd_spec_rev_set>
			</pd_policy_reset2>
		</pd_policy_reset>
		<tcpd_debug_cb>
		</tcpd_debug_cb>
	</pd_enable>
	<pd_get_limit_condition>
	</pd_get_limit_condition>
	<pd_policy_reset2>
		<fwlib_pd_txd_spec_rev_set>
		</fwlib_pd_txd_spec_rev_set>
	</pd_policy_reset2>
	<pd_policy_reset>
		<pd_policy_reset2>
			<fwlib_pd_txd_spec_rev_set>
			</fwlib_pd_txd_spec_rev_set>
		</pd_policy_reset2>
	</pd_policy_reset>
	<pd_hard_reset>
		<fwlib_pd_send_message>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
		</fwlib_pd_send_message>
	</pd_hard_reset>
	<pd_source_cap_data_preload>
		<cs_memcpy>
		</cs_memcpy>
	</pd_source_cap_data_preload>
	<pd_send>
		<fwlib_typec_cc_pull_high_down_config>
		</fwlib_typec_cc_pull_high_down_config>
		<fwlib_pd_txd_spec_rev_set>
		</fwlib_pd_txd_spec_rev_set>
		<fwlib_pd_send_message>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
		</fwlib_pd_send_message>
		<pd_source_cap_data_preload>
			<cs_memcpy>
			</cs_memcpy>
		</pd_source_cap_data_preload>
		<tcpd_debug_cb>
		</tcpd_debug_cb>
	</pd_send>
	<pd_init>
		<fwlib_pd_txd_spec_rev_set>
		</fwlib_pd_txd_spec_rev_set>
		<fwlib_pd_electric_set>
		</fwlib_pd_electric_set>
	</pd_init>
	<pd_lib_version_number>
	</pd_lib_version_number>
	<fwlib_pd_clear_txif>
	</fwlib_pd_clear_txif>
	<fwlib_pd_get_txif>
	</fwlib_pd_get_txif>
	<fwlib_pd_clear_rxif>
	</fwlib_pd_clear_rxif>
	<fwlib_pd_get_rxif>
	</fwlib_pd_get_rxif>
	<fwlib_pd_clear_tmoutif>
	</fwlib_pd_clear_tmoutif>
	<fwlib_pd_get_tmoutif>
	</fwlib_pd_get_tmoutif>
	<fwlib_pd_read_pddata>
	</fwlib_pd_read_pddata>
	<fwlib_pd_send_chunk_message>
	</fwlib_pd_send_chunk_message>
	<fwlib_pd_send_message>
		<tcpd_debug_cb>
		</tcpd_debug_cb>
	</fwlib_pd_send_message>
	<fwlib_pd_txd_spec_rev_set>
	</fwlib_pd_txd_spec_rev_set>
	<fwlib_pd_electric_set>
	</fwlib_pd_electric_set>
	<TYPEC_TIME_lib_prot_typec.c_Init>
	</TYPEC_TIME_lib_prot_typec.c_Init>
	<typec_sleep>
		<fwlib_fwlib_typec_cc_drp_set>
		</fwlib_fwlib_typec_cc_drp_set>
		<fwlib_typec_scnxie_set>
		</fwlib_typec_scnxie_set>
		<fwlib_typec_detxif_set>
		</fwlib_typec_detxif_set>
		<fwlib_typec_cc_det_set>
		</fwlib_typec_cc_det_set>
		<fwlib_typec_cc_pull_high_down_config>
		</fwlib_typec_cc_pull_high_down_config>
	</typec_sleep>
	<typec_break>
		<fwlib_typec_cc_pull_high_down_config>
		</fwlib_typec_cc_pull_high_down_config>
		<fwlib_typec_vconn_config>
		</fwlib_typec_vconn_config>
		<cs_memcpy>
		</cs_memcpy>
	</typec_break>
	<typec_detect>
		<fwlib_typec_vconn_config>
		</fwlib_typec_vconn_config>
		<tcpd_debug_cb>
		</tcpd_debug_cb>
		<fwlib_typec_cc_pull_high_down_config>
		</fwlib_typec_cc_pull_high_down_config>
		<fwlib_typec_detxif_set>
		</fwlib_typec_detxif_set>
	</typec_detect>
	<typec_pd_pr_swap>
		<pd_attached_snk_prepare>
			<fwlib_pd_electric_set>
			</fwlib_pd_electric_set>
		</pd_attached_snk_prepare>
		<typecb_attached_snk_cb>
		</typecb_attached_snk_cb>
		<typeca_attached_snk_cb>
			<mod_queue_send>
				<.lib.__uwmod>
				</.lib.__uwmod>
			</mod_queue_send>
		</typeca_attached_snk_cb>
	</typec_pd_pr_swap>
	<typec_polling>
		<typecb_unattached_cb>
		</typecb_unattached_cb>
		<typeca_unattached_cb>
			<mod_queue_send>
				<.lib.__uwmod>
				</.lib.__uwmod>
			</mod_queue_send>
		</typeca_unattached_cb>
		<pd_policy_reset>
			<pd_policy_reset2>
				<fwlib_pd_txd_spec_rev_set>
				</fwlib_pd_txd_spec_rev_set>
			</pd_policy_reset2>
		</pd_policy_reset>
		<pd_attached_snk_prepare>
			<fwlib_pd_electric_set>
			</fwlib_pd_electric_set>
		</pd_attached_snk_prepare>
		<typecb_attached_snk_cb>
		</typecb_attached_snk_cb>
		<typeca_attached_snk_cb>
			<mod_queue_send>
				<.lib.__uwmod>
				</.lib.__uwmod>
			</mod_queue_send>
		</typeca_attached_snk_cb>
		<pd_attached_src_prepare>
			<pd_send_emarker_source_cap>
				<pd_source_cap_data_preload>
					<cs_memcpy>
					</cs_memcpy>
				</pd_source_cap_data_preload>
			</pd_send_emarker_source_cap>
			<fwlib_pd_electric_set>
			</fwlib_pd_electric_set>
		</pd_attached_src_prepare>
		<typecb_attached_src_cb>
		</typecb_attached_src_cb>
		<typeca_attached_src_cb>
			<mod_queue_send>
				<.lib.__uwmod>
				</.lib.__uwmod>
			</mod_queue_send>
		</typeca_attached_src_cb>
		<typecx_param_cb>
		</typecx_param_cb>
		<typec_detect>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_detxif_set>
			</fwlib_typec_detxif_set>
		</typec_detect>
		<fwlib_typec_cc_rlt_get>
		</fwlib_typec_cc_rlt_get>
		<fwlib_typec_detxif_get>
		</fwlib_typec_detxif_get>
		<tcpd_debug_cb>
		</tcpd_debug_cb>
		<fwlib_typec_cc_det_set>
		</fwlib_typec_cc_det_set>
		<fwlib_fwlib_typec_cc_drp_set>
		</fwlib_fwlib_typec_cc_drp_set>
		<typecb_vbus_exist_cb>
			<mod_io_typecb_acin>
			</mod_io_typecb_acin>
		</typecb_vbus_exist_cb>
		<typeca_vbus_exist_cb>
			<mod_io_typeca_acin>
			</mod_io_typeca_acin>
		</typeca_vbus_exist_cb>
		<typec_pd_pr_swap>
			<pd_attached_snk_prepare>
				<fwlib_pd_electric_set>
				</fwlib_pd_electric_set>
			</pd_attached_snk_prepare>
			<typecb_attached_snk_cb>
			</typecb_attached_snk_cb>
			<typeca_attached_snk_cb>
				<mod_queue_send>
					<.lib.__uwmod>
					</.lib.__uwmod>
				</mod_queue_send>
			</typeca_attached_snk_cb>
		</typec_pd_pr_swap>
		<typecb_pr_swap_cb>
		</typecb_pr_swap_cb>
		<typeca_pr_swap_cb>
		</typeca_pr_swap_cb>
		<typecx_hard_reset_cb>
			<mod_queue_send>
				<.lib.__uwmod>
				</.lib.__uwmod>
			</mod_queue_send>
		</typecx_hard_reset_cb>
		<cs_memcpy>
		</cs_memcpy>
	</typec_polling>
	<typec_time>
		<typec_role_reset>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
		</typec_role_reset>
		<cs_memcpy>
		</cs_memcpy>
	</typec_time>
	<typec_role_reset>
		<fwlib_typec_cc_pull_high_down_config>
		</fwlib_typec_cc_pull_high_down_config>
	</typec_role_reset>
	<typec_init>
		<fwlib_typec_scnxie_set>
		</fwlib_typec_scnxie_set>
		<fwlib_typec_cc_det_set>
		</fwlib_typec_cc_det_set>
		<fwlib_fwlib_typec_cc_drp_set>
		</fwlib_fwlib_typec_cc_drp_set>
		<fwlib_typec_cc_pin_config>
		</fwlib_typec_cc_pin_config>
		<typec_role_reset>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
		</typec_role_reset>
		<fwlib_typec_cc_pull_high_down_set>
		</fwlib_typec_cc_pull_high_down_set>
		<cs_memcpy>
		</cs_memcpy>
	</typec_init>
	<typec_lib_version_number>
	</typec_lib_version_number>
	<multi_protocol_sleep>
		<scp_init>
			<scp_enable_delay>
			</scp_enable_delay>
			<scp_choose_tx_io_level>
			</scp_choose_tx_io_level>
			<cs_memset>
			</cs_memset>
		</scp_init>
		<vooc_init>
			<cs_memset>
			</cs_memset>
		</vooc_init>
		<qc_init>
			<cs_memset>
			</cs_memset>
		</qc_init>
	</multi_protocol_sleep>
	<multi_protocol_isr_process>
		<scp_protocol_isr_process>
			<scp_protocol_timeout_start_isr>
			</scp_protocol_timeout_start_isr>
			<scp_slave_cmd_deal_copy2>
				<scp_write_request_cmd>
					<scp_request_nack>
					</scp_request_nack>
				</scp_write_request_cmd>
				<fcp_write_request_cmd>
					<scp_request_nack>
					</scp_request_nack>
				</fcp_write_request_cmd>
				<scp_read_request_special_cmd>
					<scp_request_nack>
					</scp_request_nack>
				</scp_read_request_special_cmd>
				<cal_crc8>
					<crc8_table3_lib_scp.c_Init>
					</crc8_table3_lib_scp.c_Init>
					<crc8_table2_lib_scp.c_Init>
					</crc8_table2_lib_scp.c_Init>
					<crc8_table1_lib_scp.c_Init>
					</crc8_table1_lib_scp.c_Init>
				</cal_crc8>
				<i_.lib.__uwdiv>
				</i_.lib.__uwdiv>
				<i_.lib.__swmul>
				</i_.lib.__swmul>
				<scp_read_request_common_cmd>
					<scp_request_nack>
					</scp_request_nack>
				</scp_read_request_common_cmd>
				<scp_read_request_cmd>
					<scp_request_nack>
					</scp_request_nack>
				</scp_read_request_cmd>
				<scp_request_nack>
				</scp_request_nack>
				<fcp_read_request_cmd>
					<scp_request_nack>
					</scp_request_nack>
				</fcp_read_request_cmd>
			</scp_slave_cmd_deal_copy2>
			<scp_protocol_err_deal>
			</scp_protocol_err_deal>
			<scp_memset>
			</scp_memset>
			<scp_protocol_timeout_stop_isr>
			</scp_protocol_timeout_stop_isr>
		</scp_protocol_isr_process>
		<qc30_protocol_recevie_process>
		</qc30_protocol_recevie_process>
	</multi_protocol_isr_process>
	<multi_protocol_scan_process>
		<cs39fx10_isr_reset>
		</cs39fx10_isr_reset>
		<multi_protocol_discharge_process>
			<dcp_protocol_control>
			</dcp_protocol_control>
			<multi_protocol_DMDP_init>
			</multi_protocol_DMDP_init>
			<scp_init>
				<scp_enable_delay>
				</scp_enable_delay>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_init>
			<vooc_init>
				<cs_memset>
				</cs_memset>
			</vooc_init>
			<qc_init>
				<cs_memset>
				</cs_memset>
			</qc_init>
			<multi_protocol_discharge_init>
				<bsp_acmp0_init>
				</bsp_acmp0_init>
				<multi_protocol_DMDP_init>
				</multi_protocol_DMDP_init>
				<scp_init>
					<scp_enable_delay>
					</scp_enable_delay>
					<scp_choose_tx_io_level>
					</scp_choose_tx_io_level>
					<cs_memset>
					</cs_memset>
				</scp_init>
				<qc_init>
					<cs_memset>
					</cs_memset>
				</qc_init>
				<dcp_init>
					<dcp_protocol_disable>
					</dcp_protocol_disable>
					<cs_memset>
					</cs_memset>
				</dcp_init>
				<multi_protocol_init_data_clear>
					<cs_memset>
					</cs_memset>
				</multi_protocol_init_data_clear>
			</multi_protocol_discharge_init>
			<apple24_protocol_enable>
			</apple24_protocol_enable>
			<bsp_acmp0_init>
			</bsp_acmp0_init>
		</multi_protocol_discharge_process>
		<multi_protocol_charge_process>
			<dcp_protocol_disable>
			</dcp_protocol_disable>
			<multi_protocol_DMDP_init>
			</multi_protocol_DMDP_init>
			<vooc_init>
				<cs_memset>
				</cs_memset>
			</vooc_init>
			<scp_init>
				<scp_enable_delay>
				</scp_enable_delay>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_init>
			<qc_init>
				<cs_memset>
				</cs_memset>
			</qc_init>
			<dcp_init>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<cs_memset>
				</cs_memset>
			</dcp_init>
			<multi_protocol_charge_init>
				<multi_protocol_DMDP_init>
				</multi_protocol_DMDP_init>
				<scp_init>
					<scp_enable_delay>
					</scp_enable_delay>
					<scp_choose_tx_io_level>
					</scp_choose_tx_io_level>
					<cs_memset>
					</cs_memset>
				</scp_init>
				<vooc_init>
					<cs_memset>
					</cs_memset>
				</vooc_init>
				<qc_init>
					<cs_memset>
					</cs_memset>
				</qc_init>
				<dcp_init>
					<dcp_protocol_disable>
					</dcp_protocol_disable>
					<cs_memset>
					</cs_memset>
				</dcp_init>
				<multi_protocol_init_data_clear>
					<cs_memset>
					</cs_memset>
				</multi_protocol_init_data_clear>
			</multi_protocol_charge_init>
		</multi_protocol_charge_process>
		<multi_protocol_timebase_server>
			<multi_protocol_20ms_deal>
			</multi_protocol_20ms_deal>
			<multi_protocol_10ms_deal>
				<scp_protocol_discharge_process>
					<scp_slave_init>
						<scp_enable_delay>
						</scp_enable_delay>
						<scp_choose_tx_io_level>
						</scp_choose_tx_io_level>
						<cs_memset>
						</cs_memset>
					</scp_slave_init>
					<scp_choose_tx_io_level>
					</scp_choose_tx_io_level>
					<cs_memset>
					</cs_memset>
				</scp_protocol_discharge_process>
				<multi_protocol_reset_scan>
					<multi_protocol_reset_tcount>
					</multi_protocol_reset_tcount>
				</multi_protocol_reset_scan>
				<multi_protocol_send_reset_serial>
					<DPDM_output_0v>
						<set_DMDP_output_vref>
						</set_DMDP_output_vref>
					</DPDM_output_0v>
				</multi_protocol_send_reset_serial>
				<dcp_protocol_charge_process>
					<dcp_DM_output_0v6>
					</dcp_DM_output_0v6>
					<dcp_DP_output_0v6>
					</dcp_DP_output_0v6>
					<dcp_protocol_disable>
					</dcp_protocol_disable>
					<dcp_init>
						<dcp_protocol_disable>
						</dcp_protocol_disable>
						<cs_memset>
						</cs_memset>
					</dcp_init>
				</dcp_protocol_charge_process>
			</multi_protocol_10ms_deal>
			<multi_protocol_5ms_deal>
			</multi_protocol_5ms_deal>
			<multi_protocol_1ms_deal>
				<qc_protocol_discharge_process>
					<qc_init>
						<cs_memset>
						</cs_memset>
					</qc_init>
				</qc_protocol_discharge_process>
				<dcp_protocol_dicharge_process>
					<hex_less_than_compare>
						<hex_greater_than_compare>
						</hex_greater_than_compare>
					</hex_less_than_compare>
					<dcp_protocol_control>
					</dcp_protocol_control>
					<dcp_init>
						<dcp_protocol_disable>
						</dcp_protocol_disable>
						<cs_memset>
						</cs_memset>
					</dcp_init>
				</dcp_protocol_dicharge_process>
				<acmp0_DMDP_vol_scan>
					<get_DMDP_acmp0_result>
						<cmp_delay>
						</cmp_delay>
					</get_DMDP_acmp0_result>
				</acmp0_DMDP_vol_scan>
			</multi_protocol_1ms_deal>
		</multi_protocol_timebase_server>
	</multi_protocol_scan_process>
	<cs39fx10_isr_reset>
	</cs39fx10_isr_reset>
	<multi_protocol_charge_process>
		<dcp_protocol_disable>
		</dcp_protocol_disable>
		<multi_protocol_DMDP_init>
		</multi_protocol_DMDP_init>
		<vooc_init>
			<cs_memset>
			</cs_memset>
		</vooc_init>
		<scp_init>
			<scp_enable_delay>
			</scp_enable_delay>
			<scp_choose_tx_io_level>
			</scp_choose_tx_io_level>
			<cs_memset>
			</cs_memset>
		</scp_init>
		<qc_init>
			<cs_memset>
			</cs_memset>
		</qc_init>
		<dcp_init>
			<dcp_protocol_disable>
			</dcp_protocol_disable>
			<cs_memset>
			</cs_memset>
		</dcp_init>
		<multi_protocol_charge_init>
			<multi_protocol_DMDP_init>
			</multi_protocol_DMDP_init>
			<scp_init>
				<scp_enable_delay>
				</scp_enable_delay>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_init>
			<vooc_init>
				<cs_memset>
				</cs_memset>
			</vooc_init>
			<qc_init>
				<cs_memset>
				</cs_memset>
			</qc_init>
			<dcp_init>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<cs_memset>
				</cs_memset>
			</dcp_init>
			<multi_protocol_init_data_clear>
				<cs_memset>
				</cs_memset>
			</multi_protocol_init_data_clear>
		</multi_protocol_charge_init>
	</multi_protocol_charge_process>
	<multi_protocol_discharge_process>
		<dcp_protocol_control>
		</dcp_protocol_control>
		<multi_protocol_DMDP_init>
		</multi_protocol_DMDP_init>
		<scp_init>
			<scp_enable_delay>
			</scp_enable_delay>
			<scp_choose_tx_io_level>
			</scp_choose_tx_io_level>
			<cs_memset>
			</cs_memset>
		</scp_init>
		<vooc_init>
			<cs_memset>
			</cs_memset>
		</vooc_init>
		<qc_init>
			<cs_memset>
			</cs_memset>
		</qc_init>
		<multi_protocol_discharge_init>
			<bsp_acmp0_init>
			</bsp_acmp0_init>
			<multi_protocol_DMDP_init>
			</multi_protocol_DMDP_init>
			<scp_init>
				<scp_enable_delay>
				</scp_enable_delay>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_init>
			<qc_init>
				<cs_memset>
				</cs_memset>
			</qc_init>
			<dcp_init>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<cs_memset>
				</cs_memset>
			</dcp_init>
			<multi_protocol_init_data_clear>
				<cs_memset>
				</cs_memset>
			</multi_protocol_init_data_clear>
		</multi_protocol_discharge_init>
		<apple24_protocol_enable>
		</apple24_protocol_enable>
		<bsp_acmp0_init>
		</bsp_acmp0_init>
	</multi_protocol_discharge_process>
	<multi_protocol_reset_tcount>
	</multi_protocol_reset_tcount>
	<multi_protocol_timebase_server>
		<multi_protocol_20ms_deal>
		</multi_protocol_20ms_deal>
		<multi_protocol_10ms_deal>
			<scp_protocol_discharge_process>
				<scp_slave_init>
					<scp_enable_delay>
					</scp_enable_delay>
					<scp_choose_tx_io_level>
					</scp_choose_tx_io_level>
					<cs_memset>
					</cs_memset>
				</scp_slave_init>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_protocol_discharge_process>
			<multi_protocol_reset_scan>
				<multi_protocol_reset_tcount>
				</multi_protocol_reset_tcount>
			</multi_protocol_reset_scan>
			<multi_protocol_send_reset_serial>
				<DPDM_output_0v>
					<set_DMDP_output_vref>
					</set_DMDP_output_vref>
				</DPDM_output_0v>
			</multi_protocol_send_reset_serial>
			<dcp_protocol_charge_process>
				<dcp_DM_output_0v6>
				</dcp_DM_output_0v6>
				<dcp_DP_output_0v6>
				</dcp_DP_output_0v6>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<dcp_init>
					<dcp_protocol_disable>
					</dcp_protocol_disable>
					<cs_memset>
					</cs_memset>
				</dcp_init>
			</dcp_protocol_charge_process>
		</multi_protocol_10ms_deal>
		<multi_protocol_5ms_deal>
		</multi_protocol_5ms_deal>
		<multi_protocol_1ms_deal>
			<qc_protocol_discharge_process>
				<qc_init>
					<cs_memset>
					</cs_memset>
				</qc_init>
			</qc_protocol_discharge_process>
			<dcp_protocol_dicharge_process>
				<hex_less_than_compare>
					<hex_greater_than_compare>
					</hex_greater_than_compare>
				</hex_less_than_compare>
				<dcp_protocol_control>
				</dcp_protocol_control>
				<dcp_init>
					<dcp_protocol_disable>
					</dcp_protocol_disable>
					<cs_memset>
					</cs_memset>
				</dcp_init>
			</dcp_protocol_dicharge_process>
			<acmp0_DMDP_vol_scan>
				<get_DMDP_acmp0_result>
					<cmp_delay>
					</cmp_delay>
				</get_DMDP_acmp0_result>
			</acmp0_DMDP_vol_scan>
		</multi_protocol_1ms_deal>
	</multi_protocol_timebase_server>
	<multi_protocol_20ms_deal>
	</multi_protocol_20ms_deal>
	<multi_protocol_reset_scan>
		<multi_protocol_reset_tcount>
		</multi_protocol_reset_tcount>
	</multi_protocol_reset_scan>
	<multi_protocol_send_reset_serial>
		<DPDM_output_0v>
			<set_DMDP_output_vref>
			</set_DMDP_output_vref>
		</DPDM_output_0v>
	</multi_protocol_send_reset_serial>
	<multi_protocol_10ms_deal>
		<scp_protocol_discharge_process>
			<scp_slave_init>
				<scp_enable_delay>
				</scp_enable_delay>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_slave_init>
			<scp_choose_tx_io_level>
			</scp_choose_tx_io_level>
			<cs_memset>
			</cs_memset>
		</scp_protocol_discharge_process>
		<multi_protocol_reset_scan>
			<multi_protocol_reset_tcount>
			</multi_protocol_reset_tcount>
		</multi_protocol_reset_scan>
		<multi_protocol_send_reset_serial>
			<DPDM_output_0v>
				<set_DMDP_output_vref>
				</set_DMDP_output_vref>
			</DPDM_output_0v>
		</multi_protocol_send_reset_serial>
		<dcp_protocol_charge_process>
			<dcp_DM_output_0v6>
			</dcp_DM_output_0v6>
			<dcp_DP_output_0v6>
			</dcp_DP_output_0v6>
			<dcp_protocol_disable>
			</dcp_protocol_disable>
			<dcp_init>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<cs_memset>
				</cs_memset>
			</dcp_init>
		</dcp_protocol_charge_process>
	</multi_protocol_10ms_deal>
	<multi_protocol_5ms_deal>
	</multi_protocol_5ms_deal>
	<multi_protocol_1ms_deal>
		<qc_protocol_discharge_process>
			<qc_init>
				<cs_memset>
				</cs_memset>
			</qc_init>
		</qc_protocol_discharge_process>
		<dcp_protocol_dicharge_process>
			<hex_less_than_compare>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</hex_less_than_compare>
			<dcp_protocol_control>
			</dcp_protocol_control>
			<dcp_init>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<cs_memset>
				</cs_memset>
			</dcp_init>
		</dcp_protocol_dicharge_process>
		<acmp0_DMDP_vol_scan>
			<get_DMDP_acmp0_result>
				<cmp_delay>
				</cmp_delay>
			</get_DMDP_acmp0_result>
		</acmp0_DMDP_vol_scan>
	</multi_protocol_1ms_deal>
	<multi_protocol_timebase_callback>
		<scp_protocol_timeout_polling_isr>
			<scp_protocol_err_deal>
			</scp_protocol_err_deal>
		</scp_protocol_timeout_polling_isr>
	</multi_protocol_timebase_callback>
	<DPDM_output_0v>
		<set_DMDP_output_vref>
		</set_DMDP_output_vref>
	</DPDM_output_0v>
	<set_DMDP_output_vref>
	</set_DMDP_output_vref>
	<multi_protocol_charge_init>
		<multi_protocol_DMDP_init>
		</multi_protocol_DMDP_init>
		<scp_init>
			<scp_enable_delay>
			</scp_enable_delay>
			<scp_choose_tx_io_level>
			</scp_choose_tx_io_level>
			<cs_memset>
			</cs_memset>
		</scp_init>
		<vooc_init>
			<cs_memset>
			</cs_memset>
		</vooc_init>
		<qc_init>
			<cs_memset>
			</cs_memset>
		</qc_init>
		<dcp_init>
			<dcp_protocol_disable>
			</dcp_protocol_disable>
			<cs_memset>
			</cs_memset>
		</dcp_init>
		<multi_protocol_init_data_clear>
			<cs_memset>
			</cs_memset>
		</multi_protocol_init_data_clear>
	</multi_protocol_charge_init>
	<multi_protocol_DMDP_init>
	</multi_protocol_DMDP_init>
	<multi_protocol_discharge_init>
		<bsp_acmp0_init>
		</bsp_acmp0_init>
		<multi_protocol_DMDP_init>
		</multi_protocol_DMDP_init>
		<scp_init>
			<scp_enable_delay>
			</scp_enable_delay>
			<scp_choose_tx_io_level>
			</scp_choose_tx_io_level>
			<cs_memset>
			</cs_memset>
		</scp_init>
		<qc_init>
			<cs_memset>
			</cs_memset>
		</qc_init>
		<dcp_init>
			<dcp_protocol_disable>
			</dcp_protocol_disable>
			<cs_memset>
			</cs_memset>
		</dcp_init>
		<multi_protocol_init_data_clear>
			<cs_memset>
			</cs_memset>
		</multi_protocol_init_data_clear>
	</multi_protocol_discharge_init>
	<multi_protocol_init_data_clear>
		<cs_memset>
		</cs_memset>
	</multi_protocol_init_data_clear>
	<multi_protocol_init>
		<scp_init>
			<scp_enable_delay>
			</scp_enable_delay>
			<scp_choose_tx_io_level>
			</scp_choose_tx_io_level>
			<cs_memset>
			</cs_memset>
		</scp_init>
		<vooc_init>
			<cs_memset>
			</cs_memset>
		</vooc_init>
		<qc_init>
			<cs_memset>
			</cs_memset>
		</qc_init>
		<dcp_init>
			<dcp_protocol_disable>
			</dcp_protocol_disable>
			<cs_memset>
			</cs_memset>
		</dcp_init>
		<multi_protocol_init_data_clear>
			<cs_memset>
			</cs_memset>
		</multi_protocol_init_data_clear>
	</multi_protocol_init>
	<multi_lib_version_number>
	</multi_lib_version_number>
	<memset>
	</memset>
	<coulomb_batt_percent_table_mod_coulomb.c_Init>
	</coulomb_batt_percent_table_mod_coulomb.c_Init>
	<coulomb_batt_energy_table_mod_coulomb.c_Init>
	</coulomb_batt_energy_table_mod_coulomb.c_Init>
	<charge_full_judge>
	</charge_full_judge>
	<discharge_low_voltage_judge>
	</discharge_low_voltage_judge>
	<mod_coulomb_coulomb_algo>
		<charge_full_judge>
		</charge_full_judge>
		<discharge_low_voltage_judge>
		</discharge_low_voltage_judge>
	</mod_coulomb_coulomb_algo>
	<mod_coulomb_batt_energy_measure>
		<coulomb_batt_percent_table_mod_coulomb.c_Init>
		</coulomb_batt_percent_table_mod_coulomb.c_Init>
		<.lib.__swmul>
		</.lib.__swmul>
		<coulomb_batt_energy_table_mod_coulomb.c_Init>
		</coulomb_batt_energy_table_mod_coulomb.c_Init>
	</mod_coulomb_batt_energy_measure>
	<mod_coulomb_init>
		<.lib.__slmul>
		</.lib.__slmul>
		<.lib.__swmul>
		</.lib.__swmul>
	</mod_coulomb_init>
	<CSCC_INIT_GLOBAL_VAR>
	</CSCC_INIT_GLOBAL_VAR>
	<CSCC_INIT_SRAM_TO_ZERO>
	</CSCC_INIT_SRAM_TO_ZERO>
	<CSCC_INTERRUPT_VECTOR>
	</CSCC_INTERRUPT_VECTOR>
	<CSCC_INIT_CODE>
	</CSCC_INIT_CODE>
	<typecb_unattached_cb>
	</typecb_unattached_cb>
	<typeca_unattached_cb>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</typeca_unattached_cb>
	<typecb_attached_snk_cb>
	</typecb_attached_snk_cb>
	<typeca_attached_snk_cb>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</typeca_attached_snk_cb>
	<typecb_attached_src_cb>
	</typecb_attached_src_cb>
	<typeca_attached_src_cb>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</typeca_attached_src_cb>
	<typecb_vbus_exist_cb>
		<mod_io_typecb_acin>
		</mod_io_typecb_acin>
	</typecb_vbus_exist_cb>
	<typeca_vbus_exist_cb>
		<mod_io_typeca_acin>
		</mod_io_typeca_acin>
	</typeca_vbus_exist_cb>
	<typecb_pr_swap_cb>
	</typecb_pr_swap_cb>
	<typeca_pr_swap_cb>
	</typeca_pr_swap_cb>
	<typecb_hard_reset_cb>
	</typecb_hard_reset_cb>
	<typecx_hard_reset_cb>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</typecx_hard_reset_cb>
	<out_mul_switch_open>
	</out_mul_switch_open>
	<plug_state_charge_lag_open_vbus_proc>
	</plug_state_charge_lag_open_vbus_proc>
	<multi_pd_switch>
		<out_mul_switch_open>
		</out_mul_switch_open>
		<pd_enable>
			<pd_policy_reset>
				<pd_policy_reset2>
					<fwlib_pd_txd_spec_rev_set>
					</fwlib_pd_txd_spec_rev_set>
				</pd_policy_reset2>
			</pd_policy_reset>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
		</pd_enable>
	</multi_pd_switch>
	<plug_dcdc_control_process>
		<mod_SC8886_Charge_init>
			<mod_charge_ibat0_limit_deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</mod_charge_ibat0_limit_deal>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</mod_SC8886_Charge_init>
		<mod_SC8886_DisCharge_init>
			<mod_dcdc_write_vbusref_e_set>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
			</mod_dcdc_write_vbusref_e_set>
			<mod_dcdc_write_ibus_lim_set>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
			</mod_dcdc_write_ibus_lim_set>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</mod_SC8886_DisCharge_init>
	</plug_dcdc_control_process>
	<plug_pd_getsrccap_process>
	</plug_pd_getsrccap_process>
	<plug_typec_break_process>
		<pd_enable>
			<pd_policy_reset>
				<pd_policy_reset2>
					<fwlib_pd_txd_spec_rev_set>
					</fwlib_pd_txd_spec_rev_set>
				</pd_policy_reset2>
			</pd_policy_reset>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
		</pd_enable>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
	</plug_typec_break_process>
	<plug_multi_protocol_break_process>
	</plug_multi_protocol_break_process>
	<plug_vbus_switch_process>
	</plug_vbus_switch_process>
	<plug_state_machine_proc>
		<multi_pd_switch>
			<out_mul_switch_open>
			</out_mul_switch_open>
			<pd_enable>
				<pd_policy_reset>
					<pd_policy_reset2>
						<fwlib_pd_txd_spec_rev_set>
						</fwlib_pd_txd_spec_rev_set>
					</pd_policy_reset2>
				</pd_policy_reset>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</pd_enable>
		</multi_pd_switch>
		<plug_dcdc_control_process>
			<mod_SC8886_Charge_init>
				<mod_charge_ibat0_limit_deal>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
					<iic_receive_byte>
						<iic_stop>
						</iic_stop>
						<iic_read_byte>
						</iic_read_byte>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_receive_byte>
				</mod_charge_ibat0_limit_deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</mod_SC8886_Charge_init>
			<mod_SC8886_DisCharge_init>
				<mod_dcdc_write_vbusref_e_set>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
				</mod_dcdc_write_vbusref_e_set>
				<mod_dcdc_write_ibus_lim_set>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
				</mod_dcdc_write_ibus_lim_set>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</mod_SC8886_DisCharge_init>
		</plug_dcdc_control_process>
		<plug_pd_getsrccap_process>
		</plug_pd_getsrccap_process>
		<plug_typec_break_process>
			<pd_enable>
				<pd_policy_reset>
					<pd_policy_reset2>
						<fwlib_pd_txd_spec_rev_set>
						</fwlib_pd_txd_spec_rev_set>
					</pd_policy_reset2>
				</pd_policy_reset>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</pd_enable>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
		</plug_typec_break_process>
		<plug_multi_protocol_break_process>
		</plug_multi_protocol_break_process>
		<Mod_Dis_USBA_EN>
		</Mod_Dis_USBA_EN>
		<mod_charge_cur_deal>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
		</mod_charge_cur_deal>
		<plug_vbus_switch_process>
		</plug_vbus_switch_process>
		<mod_queue_receive>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_receive>
	</plug_state_machine_proc>
	<plug_state_init>
		<mod_queue_create>
		</mod_queue_create>
	</plug_state_init>
	<flash_address_app_main.c_Init>
	</flash_address_app_main.c_Init>
	<BSP_PDCur_Deal>
		<.lib.__uwdiv>
		</.lib.__uwdiv>
	</BSP_PDCur_Deal>
	<branch_1s>
		<BSP_I2C_BATVaule_Deal>
			<.lib.__swmul>
			</.lib.__swmul>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</BSP_I2C_BATVaule_Deal>
		<iic_transmit_24C02_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_24C02_byte>
		<Charge_Bat_data_Err_Deal>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</Charge_Bat_data_Err_Deal>
		<Bat_Vaule_deal>
			<VbatDisP_Tab_app_init.c_Init>
			</VbatDisP_Tab_app_init.c_Init>
			<Vbat_Tab_app_init.c_Init>
			</Vbat_Tab_app_init.c_Init>
		</Bat_Vaule_deal>
		<Bootcheck_Deal>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</Bootcheck_Deal>
	</branch_1s>
	<led_deal>
	</led_deal>
	<Charge_current_deal>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<mod_SC8886_Charge_init>
			<mod_charge_ibat0_limit_deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</mod_charge_ibat0_limit_deal>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</mod_SC8886_Charge_init>
		<mod_charge_cur_deal>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
		</mod_charge_cur_deal>
		<mod_charge_ibat0_limit_deal>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</mod_charge_ibat0_limit_deal>
		<BSP_PDCur_Deal>
			<.lib.__uwdiv>
			</.lib.__uwdiv>
		</BSP_PDCur_Deal>
	</Charge_current_deal>
	<typecx_param_cb>
	</typecx_param_cb>
	<tcpd_debug_cb>
	</tcpd_debug_cb>
	<pd_firmware_update_cb>
	</pd_firmware_update_cb>
	<branch_100ms>
		<branch_1s>
			<BSP_I2C_BATVaule_Deal>
				<.lib.__swmul>
				</.lib.__swmul>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</BSP_I2C_BATVaule_Deal>
			<iic_transmit_24C02_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_24C02_byte>
			<Charge_Bat_data_Err_Deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</Charge_Bat_data_Err_Deal>
			<Bat_Vaule_deal>
				<VbatDisP_Tab_app_init.c_Init>
				</VbatDisP_Tab_app_init.c_Init>
				<Vbat_Tab_app_init.c_Init>
				</Vbat_Tab_app_init.c_Init>
			</Bat_Vaule_deal>
			<Bootcheck_Deal>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</Bootcheck_Deal>
		</branch_1s>
		<led_deal>
		</led_deal>
		<mod_display_batt_level>
		</mod_display_batt_level>
		<Vin_vol_charge_deal>
			<hex_less_than_compare>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</hex_less_than_compare>
			<pd_send_request>
				<fwlib_pd_send_message>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</fwlib_pd_send_message>
				<cs_memcpy>
				</cs_memcpy>
			</pd_send_request>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</Vin_vol_charge_deal>
		<Charge_current_deal>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<mod_SC8886_Charge_init>
				<mod_charge_ibat0_limit_deal>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
					<iic_receive_byte>
						<iic_stop>
						</iic_stop>
						<iic_read_byte>
						</iic_read_byte>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_receive_byte>
				</mod_charge_ibat0_limit_deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</mod_SC8886_Charge_init>
			<mod_charge_cur_deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
			</mod_charge_cur_deal>
			<mod_charge_ibat0_limit_deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</mod_charge_ibat0_limit_deal>
			<BSP_PDCur_Deal>
				<.lib.__uwdiv>
				</.lib.__uwdiv>
			</BSP_PDCur_Deal>
		</Charge_current_deal>
		<Charge_bat_Full_check>
			<hex_less_than_compare>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</hex_less_than_compare>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</Charge_bat_Full_check>
		<Mod_Dis_USBA_EN>
		</Mod_Dis_USBA_EN>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
		<Poweron_24C02_Self_inspec>
			<iic_receive_24C02_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_24C02_byte>
			<iic_transmit_24C02_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_24C02_byte>
		</Poweron_24C02_Self_inspec>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
		<iic_transmit_24C02_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_24C02_byte>
	</branch_100ms>
	<pdsignal_threshold_switch>
		<fwlib_pd_electric_set>
		</fwlib_pd_electric_set>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
	</pdsignal_threshold_switch>
	<Vbus_level_deal>
	</Vbus_level_deal>
	<qc_break>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</qc_break>
	<Discharge_Pro_curr>
		<TYPE_C_constraint_sleep>
			<peripheral_typec_UFP_init>
				<typec_init>
					<fwlib_typec_scnxie_set>
					</fwlib_typec_scnxie_set>
					<fwlib_typec_cc_det_set>
					</fwlib_typec_cc_det_set>
					<fwlib_fwlib_typec_cc_drp_set>
					</fwlib_fwlib_typec_cc_drp_set>
					<fwlib_typec_cc_pin_config>
					</fwlib_typec_cc_pin_config>
					<typec_role_reset>
						<fwlib_typec_cc_pull_high_down_config>
						</fwlib_typec_cc_pull_high_down_config>
					</typec_role_reset>
					<fwlib_typec_cc_pull_high_down_set>
					</fwlib_typec_cc_pull_high_down_set>
					<cs_memcpy>
					</cs_memcpy>
				</typec_init>
			</peripheral_typec_UFP_init>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
		</TYPE_C_constraint_sleep>
		<app_power_PDO_rerest>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_PDO_rerest>
		<Mod_Dis_USBA_EN>
		</Mod_Dis_USBA_EN>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</Discharge_Pro_curr>
	<output_voltage_adjust>
		<.lib.__uwdiv>
		</.lib.__uwdiv>
		<.lib.__swmul>
		</.lib.__swmul>
		<mod_dcdc_write_vbusref_e_set>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
		</mod_dcdc_write_vbusref_e_set>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<mod_dcdc_write_ibus_lim_set>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
		</mod_dcdc_write_ibus_lim_set>
	</output_voltage_adjust>
	<Bootcheck_Deal>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</Bootcheck_Deal>
	<main>
		<branch_100ms>
			<branch_1s>
				<BSP_I2C_BATVaule_Deal>
					<.lib.__swmul>
					</.lib.__swmul>
					<hex_greater_than_compare>
					</hex_greater_than_compare>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
					<iic_receive_byte>
						<iic_stop>
						</iic_stop>
						<iic_read_byte>
						</iic_read_byte>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_receive_byte>
				</BSP_I2C_BATVaule_Deal>
				<iic_transmit_24C02_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_24C02_byte>
				<Charge_Bat_data_Err_Deal>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
					<iic_receive_byte>
						<iic_stop>
						</iic_stop>
						<iic_read_byte>
						</iic_read_byte>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_receive_byte>
				</Charge_Bat_data_Err_Deal>
				<Bat_Vaule_deal>
					<VbatDisP_Tab_app_init.c_Init>
					</VbatDisP_Tab_app_init.c_Init>
					<Vbat_Tab_app_init.c_Init>
					</Vbat_Tab_app_init.c_Init>
				</Bat_Vaule_deal>
				<Bootcheck_Deal>
					<cs_memcpy_rom2ram>
					</cs_memcpy_rom2ram>
				</Bootcheck_Deal>
			</branch_1s>
			<led_deal>
			</led_deal>
			<mod_display_batt_level>
			</mod_display_batt_level>
			<Vin_vol_charge_deal>
				<hex_less_than_compare>
					<hex_greater_than_compare>
					</hex_greater_than_compare>
				</hex_less_than_compare>
				<pd_send_request>
					<fwlib_pd_send_message>
						<tcpd_debug_cb>
						</tcpd_debug_cb>
					</fwlib_pd_send_message>
					<cs_memcpy>
					</cs_memcpy>
				</pd_send_request>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</Vin_vol_charge_deal>
			<Charge_current_deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<mod_SC8886_Charge_init>
					<mod_charge_ibat0_limit_deal>
						<iic_transmit_byte>
							<iic_stop>
							</iic_stop>
							<iic_write_byte>
							</iic_write_byte>
							<iic_start>
							</iic_start>
						</iic_transmit_byte>
						<iic_receive_byte>
							<iic_stop>
							</iic_stop>
							<iic_read_byte>
							</iic_read_byte>
							<iic_write_byte>
							</iic_write_byte>
							<iic_start>
							</iic_start>
						</iic_receive_byte>
					</mod_charge_ibat0_limit_deal>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
					<iic_receive_byte>
						<iic_stop>
						</iic_stop>
						<iic_read_byte>
						</iic_read_byte>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_receive_byte>
				</mod_SC8886_Charge_init>
				<mod_charge_cur_deal>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
				</mod_charge_cur_deal>
				<mod_charge_ibat0_limit_deal>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
					<iic_receive_byte>
						<iic_stop>
						</iic_stop>
						<iic_read_byte>
						</iic_read_byte>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_receive_byte>
				</mod_charge_ibat0_limit_deal>
				<BSP_PDCur_Deal>
					<.lib.__uwdiv>
					</.lib.__uwdiv>
				</BSP_PDCur_Deal>
			</Charge_current_deal>
			<Charge_bat_Full_check>
				<hex_less_than_compare>
					<hex_greater_than_compare>
					</hex_greater_than_compare>
				</hex_less_than_compare>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</Charge_bat_Full_check>
			<Mod_Dis_USBA_EN>
			</Mod_Dis_USBA_EN>
			<hex_less_than_compare>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</hex_less_than_compare>
			<Poweron_24C02_Self_inspec>
				<iic_receive_24C02_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_24C02_byte>
				<iic_transmit_24C02_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_24C02_byte>
			</Poweron_24C02_Self_inspec>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
			<iic_transmit_24C02_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_24C02_byte>
		</branch_100ms>
		<pdsignal_threshold_switch>
			<fwlib_pd_electric_set>
			</fwlib_pd_electric_set>
			<hex_less_than_compare>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</hex_less_than_compare>
		</pdsignal_threshold_switch>
		<Frist_sink_deal>
			<Mod_Dis_USBA_EN>
			</Mod_Dis_USBA_EN>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</Frist_sink_deal>
		<Vbus_level_deal>
		</Vbus_level_deal>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
		<BSP_I2C_7203_Data>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
			<.lib.__uwdiv>
			</.lib.__uwdiv>
			<.lib.__swmul>
			</.lib.__swmul>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
		</BSP_I2C_7203_Data>
		<qc_break>
			<mod_queue_send>
				<.lib.__uwmod>
				</.lib.__uwmod>
			</mod_queue_send>
		</qc_break>
		<Mod_Dis_USBA_EN>
		</Mod_Dis_USBA_EN>
		<plug_state_machine_proc>
			<multi_pd_switch>
				<out_mul_switch_open>
				</out_mul_switch_open>
				<pd_enable>
					<pd_policy_reset>
						<pd_policy_reset2>
							<fwlib_pd_txd_spec_rev_set>
							</fwlib_pd_txd_spec_rev_set>
						</pd_policy_reset2>
					</pd_policy_reset>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</pd_enable>
			</multi_pd_switch>
			<plug_dcdc_control_process>
				<mod_SC8886_Charge_init>
					<mod_charge_ibat0_limit_deal>
						<iic_transmit_byte>
							<iic_stop>
							</iic_stop>
							<iic_write_byte>
							</iic_write_byte>
							<iic_start>
							</iic_start>
						</iic_transmit_byte>
						<iic_receive_byte>
							<iic_stop>
							</iic_stop>
							<iic_read_byte>
							</iic_read_byte>
							<iic_write_byte>
							</iic_write_byte>
							<iic_start>
							</iic_start>
						</iic_receive_byte>
					</mod_charge_ibat0_limit_deal>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
					<iic_receive_byte>
						<iic_stop>
						</iic_stop>
						<iic_read_byte>
						</iic_read_byte>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_receive_byte>
				</mod_SC8886_Charge_init>
				<mod_SC8886_DisCharge_init>
					<mod_dcdc_write_vbusref_e_set>
						<iic_transmit_byte>
							<iic_stop>
							</iic_stop>
							<iic_write_byte>
							</iic_write_byte>
							<iic_start>
							</iic_start>
						</iic_transmit_byte>
					</mod_dcdc_write_vbusref_e_set>
					<mod_dcdc_write_ibus_lim_set>
						<iic_transmit_byte>
							<iic_stop>
							</iic_stop>
							<iic_write_byte>
							</iic_write_byte>
							<iic_start>
							</iic_start>
						</iic_transmit_byte>
					</mod_dcdc_write_ibus_lim_set>
					<iic_transmit_byte>
						<iic_stop>
						</iic_stop>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_transmit_byte>
					<iic_receive_byte>
						<iic_stop>
						</iic_stop>
						<iic_read_byte>
						</iic_read_byte>
						<iic_write_byte>
						</iic_write_byte>
						<iic_start>
						</iic_start>
					</iic_receive_byte>
				</mod_SC8886_DisCharge_init>
			</plug_dcdc_control_process>
			<plug_pd_getsrccap_process>
			</plug_pd_getsrccap_process>
			<plug_typec_break_process>
				<pd_enable>
					<pd_policy_reset>
						<pd_policy_reset2>
							<fwlib_pd_txd_spec_rev_set>
							</fwlib_pd_txd_spec_rev_set>
						</pd_policy_reset2>
					</pd_policy_reset>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</pd_enable>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
			</plug_typec_break_process>
			<plug_multi_protocol_break_process>
			</plug_multi_protocol_break_process>
			<Mod_Dis_USBA_EN>
			</Mod_Dis_USBA_EN>
			<mod_charge_cur_deal>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
			</mod_charge_cur_deal>
			<plug_vbus_switch_process>
			</plug_vbus_switch_process>
			<mod_queue_receive>
				<.lib.__uwmod>
				</.lib.__uwmod>
			</mod_queue_receive>
		</plug_state_machine_proc>
		<Discharge_Pro_curr>
			<TYPE_C_constraint_sleep>
				<peripheral_typec_UFP_init>
					<typec_init>
						<fwlib_typec_scnxie_set>
						</fwlib_typec_scnxie_set>
						<fwlib_typec_cc_det_set>
						</fwlib_typec_cc_det_set>
						<fwlib_fwlib_typec_cc_drp_set>
						</fwlib_fwlib_typec_cc_drp_set>
						<fwlib_typec_cc_pin_config>
						</fwlib_typec_cc_pin_config>
						<typec_role_reset>
							<fwlib_typec_cc_pull_high_down_config>
							</fwlib_typec_cc_pull_high_down_config>
						</typec_role_reset>
						<fwlib_typec_cc_pull_high_down_set>
						</fwlib_typec_cc_pull_high_down_set>
						<cs_memcpy>
						</cs_memcpy>
					</typec_init>
				</peripheral_typec_UFP_init>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
			</TYPE_C_constraint_sleep>
			<app_power_PDO_rerest>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_PDO_rerest>
			<Mod_Dis_USBA_EN>
			</Mod_Dis_USBA_EN>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</Discharge_Pro_curr>
		<output_voltage_adjust>
			<.lib.__uwdiv>
			</.lib.__uwdiv>
			<.lib.__swmul>
			</.lib.__swmul>
			<mod_dcdc_write_vbusref_e_set>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
			</mod_dcdc_write_vbusref_e_set>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<mod_dcdc_write_ibus_lim_set>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
			</mod_dcdc_write_ibus_lim_set>
		</output_voltage_adjust>
		<pd_time>
			<pd_hard_reset>
				<fwlib_pd_send_message>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</fwlib_pd_send_message>
			</pd_hard_reset>
			<pd_policy_reset>
				<pd_policy_reset2>
					<fwlib_pd_txd_spec_rev_set>
					</fwlib_pd_txd_spec_rev_set>
				</pd_policy_reset2>
			</pd_policy_reset>
			<pd_send_emarker_source_cap>
				<pd_source_cap_data_preload>
					<cs_memcpy>
					</cs_memcpy>
				</pd_source_cap_data_preload>
			</pd_send_emarker_source_cap>
			<fwlib_pd_txd_spec_rev_set>
			</fwlib_pd_txd_spec_rev_set>
		</pd_time>
		<pd_send>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_pd_txd_spec_rev_set>
			</fwlib_pd_txd_spec_rev_set>
			<fwlib_pd_send_message>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</fwlib_pd_send_message>
			<pd_source_cap_data_preload>
				<cs_memcpy>
				</cs_memcpy>
			</pd_source_cap_data_preload>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
		</pd_send>
		<typec_time>
			<typec_role_reset>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
			</typec_role_reset>
			<cs_memcpy>
			</cs_memcpy>
		</typec_time>
		<typec_polling>
			<typecb_unattached_cb>
			</typecb_unattached_cb>
			<typeca_unattached_cb>
				<mod_queue_send>
					<.lib.__uwmod>
					</.lib.__uwmod>
				</mod_queue_send>
			</typeca_unattached_cb>
			<pd_policy_reset>
				<pd_policy_reset2>
					<fwlib_pd_txd_spec_rev_set>
					</fwlib_pd_txd_spec_rev_set>
				</pd_policy_reset2>
			</pd_policy_reset>
			<pd_attached_snk_prepare>
				<fwlib_pd_electric_set>
				</fwlib_pd_electric_set>
			</pd_attached_snk_prepare>
			<typecb_attached_snk_cb>
			</typecb_attached_snk_cb>
			<typeca_attached_snk_cb>
				<mod_queue_send>
					<.lib.__uwmod>
					</.lib.__uwmod>
				</mod_queue_send>
			</typeca_attached_snk_cb>
			<pd_attached_src_prepare>
				<pd_send_emarker_source_cap>
					<pd_source_cap_data_preload>
						<cs_memcpy>
						</cs_memcpy>
					</pd_source_cap_data_preload>
				</pd_send_emarker_source_cap>
				<fwlib_pd_electric_set>
				</fwlib_pd_electric_set>
			</pd_attached_src_prepare>
			<typecb_attached_src_cb>
			</typecb_attached_src_cb>
			<typeca_attached_src_cb>
				<mod_queue_send>
					<.lib.__uwmod>
					</.lib.__uwmod>
				</mod_queue_send>
			</typeca_attached_src_cb>
			<typecx_param_cb>
			</typecx_param_cb>
			<typec_detect>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_detxif_set>
				</fwlib_typec_detxif_set>
			</typec_detect>
			<fwlib_typec_cc_rlt_get>
			</fwlib_typec_cc_rlt_get>
			<fwlib_typec_detxif_get>
			</fwlib_typec_detxif_get>
			<tcpd_debug_cb>
			</tcpd_debug_cb>
			<fwlib_typec_cc_det_set>
			</fwlib_typec_cc_det_set>
			<fwlib_fwlib_typec_cc_drp_set>
			</fwlib_fwlib_typec_cc_drp_set>
			<typecb_vbus_exist_cb>
				<mod_io_typecb_acin>
				</mod_io_typecb_acin>
			</typecb_vbus_exist_cb>
			<typeca_vbus_exist_cb>
				<mod_io_typeca_acin>
				</mod_io_typeca_acin>
			</typeca_vbus_exist_cb>
			<typec_pd_pr_swap>
				<pd_attached_snk_prepare>
					<fwlib_pd_electric_set>
					</fwlib_pd_electric_set>
				</pd_attached_snk_prepare>
				<typecb_attached_snk_cb>
				</typecb_attached_snk_cb>
				<typeca_attached_snk_cb>
					<mod_queue_send>
						<.lib.__uwmod>
						</.lib.__uwmod>
					</mod_queue_send>
				</typeca_attached_snk_cb>
			</typec_pd_pr_swap>
			<typecb_pr_swap_cb>
			</typecb_pr_swap_cb>
			<typeca_pr_swap_cb>
			</typeca_pr_swap_cb>
			<typecx_hard_reset_cb>
				<mod_queue_send>
					<.lib.__uwmod>
					</.lib.__uwmod>
				</mod_queue_send>
			</typecx_hard_reset_cb>
			<cs_memcpy>
			</cs_memcpy>
		</typec_polling>
		<pd_get_limit_condition>
		</pd_get_limit_condition>
		<CA_CB_Port_Statu>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</CA_CB_Port_Statu>
		<BSP_DisCharge_SmallCur>
			<app_power_capabilities_switch_l>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_capabilities_switch_l>
			<app_power_capabilities_switch_h>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_capabilities_switch_h>
			<hex_less_than_compare>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</hex_less_than_compare>
			<TYPE_C_constraint_sleep>
				<peripheral_typec_UFP_init>
					<typec_init>
						<fwlib_typec_scnxie_set>
						</fwlib_typec_scnxie_set>
						<fwlib_typec_cc_det_set>
						</fwlib_typec_cc_det_set>
						<fwlib_fwlib_typec_cc_drp_set>
						</fwlib_fwlib_typec_cc_drp_set>
						<fwlib_typec_cc_pin_config>
						</fwlib_typec_cc_pin_config>
						<typec_role_reset>
							<fwlib_typec_cc_pull_high_down_config>
							</fwlib_typec_cc_pull_high_down_config>
						</typec_role_reset>
						<fwlib_typec_cc_pull_high_down_set>
						</fwlib_typec_cc_pull_high_down_set>
						<cs_memcpy>
						</cs_memcpy>
					</typec_init>
				</peripheral_typec_UFP_init>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
			</TYPE_C_constraint_sleep>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</BSP_DisCharge_SmallCur>
		<BSP_Temp_Control>
			<BSP_Discharge_TempOK>
			</BSP_Discharge_TempOK>
			<app_power_capabilities_switch_h>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_capabilities_switch_h>
			<TYPE_C_constraint_sleep>
				<peripheral_typec_UFP_init>
					<typec_init>
						<fwlib_typec_scnxie_set>
						</fwlib_typec_scnxie_set>
						<fwlib_typec_cc_det_set>
						</fwlib_typec_cc_det_set>
						<fwlib_fwlib_typec_cc_drp_set>
						</fwlib_fwlib_typec_cc_drp_set>
						<fwlib_typec_cc_pin_config>
						</fwlib_typec_cc_pin_config>
						<typec_role_reset>
							<fwlib_typec_cc_pull_high_down_config>
							</fwlib_typec_cc_pull_high_down_config>
						</typec_role_reset>
						<fwlib_typec_cc_pull_high_down_set>
						</fwlib_typec_cc_pull_high_down_set>
						<cs_memcpy>
						</cs_memcpy>
					</typec_init>
				</peripheral_typec_UFP_init>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
			</TYPE_C_constraint_sleep>
			<app_power_PDO_rerest>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_PDO_rerest>
			<BSP_Discharge_TempNG>
				<Mod_Dis_USBA_EN>
				</Mod_Dis_USBA_EN>
			</BSP_Discharge_TempNG>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<BSP_Charge_TempNG>
			</BSP_Charge_TempNG>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
			<hex_less_than_compare>
				<hex_greater_than_compare>
				</hex_greater_than_compare>
			</hex_less_than_compare>
		</BSP_Temp_Control>
		<process_modbus_frame>
			<UART_Transmit>
				<uart_putchar>
				</uart_putchar>
			</UART_Transmit>
			<handle_write_register>
				<modbus_crc16>
				</modbus_crc16>
			</handle_write_register>
			<handle_read_registers>
				<modbus_crc16>
				</modbus_crc16>
			</handle_read_registers>
			<modbus_crc16>
			</modbus_crc16>
		</process_modbus_frame>
		<.lib.__swmul>
		</.lib.__swmul>
		<check_frame_timeout>
			<.lib.__swmul>
			</.lib.__swmul>
		</check_frame_timeout>
		<modus_event_proc>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
			<app_power_adjust>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
			</app_power_adjust>
			<vbus_ibus_cheak>
			</vbus_ibus_cheak>
			<app_power_capabilities_switch_l>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_capabilities_switch_l>
			<app_power_capabilities_switch_h_2>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_capabilities_switch_h_2>
			<app_power_capabilities_switch_h_1>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_capabilities_switch_h_1>
			<app_power_capabilities_switch_h>
				<typec_break>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
					<fwlib_typec_vconn_config>
					</fwlib_typec_vconn_config>
					<cs_memcpy>
					</cs_memcpy>
				</typec_break>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</app_power_capabilities_switch_h>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<mod_queue_send>
				<.lib.__uwmod>
				</.lib.__uwmod>
			</mod_queue_send>
		</modus_event_proc>
		<wdt_feeddog>
		</wdt_feeddog>
		<mod_adc_convert>
			<adc_conver_result_refresh>
			</adc_conver_result_refresh>
			<adc_convert_channel_switch>
				<adc_start>
				</adc_start>
				<adc_set_sing_channel>
				</adc_set_sing_channel>
				<adc_set_vref>
				</adc_set_vref>
			</adc_convert_channel_switch>
		</mod_adc_convert>
		<mod_io_vbus_switch>
			<SW7203VbusDischarge>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</SW7203VbusDischarge>
		</mod_io_vbus_switch>
		<multi_protocol_scan_process>
			<cs39fx10_isr_reset>
			</cs39fx10_isr_reset>
			<multi_protocol_discharge_process>
				<dcp_protocol_control>
				</dcp_protocol_control>
				<multi_protocol_DMDP_init>
				</multi_protocol_DMDP_init>
				<scp_init>
					<scp_enable_delay>
					</scp_enable_delay>
					<scp_choose_tx_io_level>
					</scp_choose_tx_io_level>
					<cs_memset>
					</cs_memset>
				</scp_init>
				<vooc_init>
					<cs_memset>
					</cs_memset>
				</vooc_init>
				<qc_init>
					<cs_memset>
					</cs_memset>
				</qc_init>
				<multi_protocol_discharge_init>
					<bsp_acmp0_init>
					</bsp_acmp0_init>
					<multi_protocol_DMDP_init>
					</multi_protocol_DMDP_init>
					<scp_init>
						<scp_enable_delay>
						</scp_enable_delay>
						<scp_choose_tx_io_level>
						</scp_choose_tx_io_level>
						<cs_memset>
						</cs_memset>
					</scp_init>
					<qc_init>
						<cs_memset>
						</cs_memset>
					</qc_init>
					<dcp_init>
						<dcp_protocol_disable>
						</dcp_protocol_disable>
						<cs_memset>
						</cs_memset>
					</dcp_init>
					<multi_protocol_init_data_clear>
						<cs_memset>
						</cs_memset>
					</multi_protocol_init_data_clear>
				</multi_protocol_discharge_init>
				<apple24_protocol_enable>
				</apple24_protocol_enable>
				<bsp_acmp0_init>
				</bsp_acmp0_init>
			</multi_protocol_discharge_process>
			<multi_protocol_charge_process>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<multi_protocol_DMDP_init>
				</multi_protocol_DMDP_init>
				<vooc_init>
					<cs_memset>
					</cs_memset>
				</vooc_init>
				<scp_init>
					<scp_enable_delay>
					</scp_enable_delay>
					<scp_choose_tx_io_level>
					</scp_choose_tx_io_level>
					<cs_memset>
					</cs_memset>
				</scp_init>
				<qc_init>
					<cs_memset>
					</cs_memset>
				</qc_init>
				<dcp_init>
					<dcp_protocol_disable>
					</dcp_protocol_disable>
					<cs_memset>
					</cs_memset>
				</dcp_init>
				<multi_protocol_charge_init>
					<multi_protocol_DMDP_init>
					</multi_protocol_DMDP_init>
					<scp_init>
						<scp_enable_delay>
						</scp_enable_delay>
						<scp_choose_tx_io_level>
						</scp_choose_tx_io_level>
						<cs_memset>
						</cs_memset>
					</scp_init>
					<vooc_init>
						<cs_memset>
						</cs_memset>
					</vooc_init>
					<qc_init>
						<cs_memset>
						</cs_memset>
					</qc_init>
					<dcp_init>
						<dcp_protocol_disable>
						</dcp_protocol_disable>
						<cs_memset>
						</cs_memset>
					</dcp_init>
					<multi_protocol_init_data_clear>
						<cs_memset>
						</cs_memset>
					</multi_protocol_init_data_clear>
				</multi_protocol_charge_init>
			</multi_protocol_charge_process>
			<multi_protocol_timebase_server>
				<multi_protocol_20ms_deal>
				</multi_protocol_20ms_deal>
				<multi_protocol_10ms_deal>
					<scp_protocol_discharge_process>
						<scp_slave_init>
							<scp_enable_delay>
							</scp_enable_delay>
							<scp_choose_tx_io_level>
							</scp_choose_tx_io_level>
							<cs_memset>
							</cs_memset>
						</scp_slave_init>
						<scp_choose_tx_io_level>
						</scp_choose_tx_io_level>
						<cs_memset>
						</cs_memset>
					</scp_protocol_discharge_process>
					<multi_protocol_reset_scan>
						<multi_protocol_reset_tcount>
						</multi_protocol_reset_tcount>
					</multi_protocol_reset_scan>
					<multi_protocol_send_reset_serial>
						<DPDM_output_0v>
							<set_DMDP_output_vref>
							</set_DMDP_output_vref>
						</DPDM_output_0v>
					</multi_protocol_send_reset_serial>
					<dcp_protocol_charge_process>
						<dcp_DM_output_0v6>
						</dcp_DM_output_0v6>
						<dcp_DP_output_0v6>
						</dcp_DP_output_0v6>
						<dcp_protocol_disable>
						</dcp_protocol_disable>
						<dcp_init>
							<dcp_protocol_disable>
							</dcp_protocol_disable>
							<cs_memset>
							</cs_memset>
						</dcp_init>
					</dcp_protocol_charge_process>
				</multi_protocol_10ms_deal>
				<multi_protocol_5ms_deal>
				</multi_protocol_5ms_deal>
				<multi_protocol_1ms_deal>
					<qc_protocol_discharge_process>
						<qc_init>
							<cs_memset>
							</cs_memset>
						</qc_init>
					</qc_protocol_discharge_process>
					<dcp_protocol_dicharge_process>
						<hex_less_than_compare>
							<hex_greater_than_compare>
							</hex_greater_than_compare>
						</hex_less_than_compare>
						<dcp_protocol_control>
						</dcp_protocol_control>
						<dcp_init>
							<dcp_protocol_disable>
							</dcp_protocol_disable>
							<cs_memset>
							</cs_memset>
						</dcp_init>
					</dcp_protocol_dicharge_process>
					<acmp0_DMDP_vol_scan>
						<get_DMDP_acmp0_result>
							<cmp_delay>
							</cmp_delay>
						</get_DMDP_acmp0_result>
					</acmp0_DMDP_vol_scan>
				</multi_protocol_1ms_deal>
			</multi_protocol_timebase_server>
		</multi_protocol_scan_process>
		<pd_interrupt_polling>
			<pd_trans_complete_handler>
				<pd_send_emarker_source_cap>
					<pd_source_cap_data_preload>
						<cs_memcpy>
						</cs_memcpy>
					</pd_source_cap_data_preload>
				</pd_send_emarker_source_cap>
				<pd_policy_reset>
					<pd_policy_reset2>
						<fwlib_pd_txd_spec_rev_set>
						</fwlib_pd_txd_spec_rev_set>
					</pd_policy_reset2>
				</pd_policy_reset>
				<pd_hard_reset>
					<fwlib_pd_send_message>
						<tcpd_debug_cb>
						</tcpd_debug_cb>
					</fwlib_pd_send_message>
				</pd_hard_reset>
				<pd_trans_resend>
					<pd_source_cap_data_preload>
						<cs_memcpy>
						</cs_memcpy>
					</pd_source_cap_data_preload>
					<fwlib_pd_send_message>
						<tcpd_debug_cb>
						</tcpd_debug_cb>
					</fwlib_pd_send_message>
				</pd_trans_resend>
			</pd_trans_complete_handler>
			<pd_read>
				<.lib.__slmul>
				</.lib.__slmul>
				<pd_hard_reset>
					<fwlib_pd_send_message>
						<tcpd_debug_cb>
						</tcpd_debug_cb>
					</fwlib_pd_send_message>
				</pd_hard_reset>
				<fwlib_pd_send_chunk_message>
				</fwlib_pd_send_chunk_message>
				<cs_memcpy>
				</cs_memcpy>
				<pd_policy_reset>
					<pd_policy_reset2>
						<fwlib_pd_txd_spec_rev_set>
						</fwlib_pd_txd_spec_rev_set>
					</pd_policy_reset2>
				</pd_policy_reset>
				<pd_send_emarker_source_cap>
					<pd_source_cap_data_preload>
						<cs_memcpy>
						</cs_memcpy>
					</pd_source_cap_data_preload>
				</pd_send_emarker_source_cap>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<pd_firmware_update_cb>
				</pd_firmware_update_cb>
				<fwlib_pd_send_message>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</fwlib_pd_send_message>
				<fwlib_pd_txd_spec_rev_set>
				</fwlib_pd_txd_spec_rev_set>
				<pd_send_source_cap>
				</pd_send_source_cap>
				<fwlib_pd_read_pddata>
				</fwlib_pd_read_pddata>
				<cs_memset>
				</cs_memset>
			</pd_read>
			<pd_time_out_handler>
				<pd_hard_reset>
					<fwlib_pd_send_message>
						<tcpd_debug_cb>
						</tcpd_debug_cb>
					</fwlib_pd_send_message>
				</pd_hard_reset>
				<fwlib_pd_txd_spec_rev_set>
				</fwlib_pd_txd_spec_rev_set>
			</pd_time_out_handler>
		</pd_interrupt_polling>
		<init_buffers>
			<.lib.__swmul>
			</.lib.__swmul>
		</init_buffers>
		<Bootcheck_Deal>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</Bootcheck_Deal>
		<Start_data_init>
			<Flash_Read_Deal>
				<iic_transmit_24C02_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_24C02_byte>
				<delay_ms>
				</delay_ms>
				<iic_receive_24C02_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_24C02_byte>
			</Flash_Read_Deal>
		</Start_data_init>
		<app_peripheral_init>
			<mod_adc_convert_init>
				<mod_adc_convert>
					<adc_conver_result_refresh>
					</adc_conver_result_refresh>
					<adc_convert_channel_switch>
						<adc_start>
						</adc_start>
						<adc_set_sing_channel>
						</adc_set_sing_channel>
						<adc_set_vref>
						</adc_set_vref>
					</adc_convert_channel_switch>
				</mod_adc_convert>
				<delay_ms>
				</delay_ms>
				<adc_enable>
				</adc_enable>
				<adc_init>
				</adc_init>
			</mod_adc_convert_init>
			<uart_init>
				<gpio_init>
					<gpio_pinmux_config>
						<.lib.__shl16>
						</.lib.__shl16>
					</gpio_pinmux_config>
					<gpio_pull_config>
						<.lib.__shl16>
						</.lib.__shl16>
					</gpio_pull_config>
					<gpio_direction_config>
						<.lib.__shl16>
						</.lib.__shl16>
					</gpio_direction_config>
					<gpio_mode_config>
					</gpio_mode_config>
				</gpio_init>
			</uart_init>
			<timer2_init>
			</timer2_init>
			<wdt_init>
			</wdt_init>
			<multi_protocol_init>
				<scp_init>
					<scp_enable_delay>
					</scp_enable_delay>
					<scp_choose_tx_io_level>
					</scp_choose_tx_io_level>
					<cs_memset>
					</cs_memset>
				</scp_init>
				<vooc_init>
					<cs_memset>
					</cs_memset>
				</vooc_init>
				<qc_init>
					<cs_memset>
					</cs_memset>
				</qc_init>
				<dcp_init>
					<dcp_protocol_disable>
					</dcp_protocol_disable>
					<cs_memset>
					</cs_memset>
				</dcp_init>
				<multi_protocol_init_data_clear>
					<cs_memset>
					</cs_memset>
				</multi_protocol_init_data_clear>
			</multi_protocol_init>
			<peripheral_pd_init>
				<fwlib_pd_electric_set>
				</fwlib_pd_electric_set>
				<pd_init>
					<fwlib_pd_txd_spec_rev_set>
					</fwlib_pd_txd_spec_rev_set>
					<fwlib_pd_electric_set>
					</fwlib_pd_electric_set>
				</pd_init>
				<cs_memcpy_rom2ram>
				</cs_memcpy_rom2ram>
			</peripheral_pd_init>
			<peripheral_typec_init>
				<typec_init>
					<fwlib_typec_scnxie_set>
					</fwlib_typec_scnxie_set>
					<fwlib_typec_cc_det_set>
					</fwlib_typec_cc_det_set>
					<fwlib_fwlib_typec_cc_drp_set>
					</fwlib_fwlib_typec_cc_drp_set>
					<fwlib_typec_cc_pin_config>
					</fwlib_typec_cc_pin_config>
					<typec_role_reset>
						<fwlib_typec_cc_pull_high_down_config>
						</fwlib_typec_cc_pull_high_down_config>
					</typec_role_reset>
					<fwlib_typec_cc_pull_high_down_set>
					</fwlib_typec_cc_pull_high_down_set>
					<cs_memcpy>
					</cs_memcpy>
				</typec_init>
			</peripheral_typec_init>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
			<mod_SC8886_init>
				<iic_transmit_byte>
					<iic_stop>
					</iic_stop>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_transmit_byte>
				<iic_receive_byte>
					<iic_stop>
					</iic_stop>
					<iic_read_byte>
					</iic_read_byte>
					<iic_write_byte>
					</iic_write_byte>
					<iic_start>
					</iic_start>
				</iic_receive_byte>
			</mod_SC8886_init>
			<mod_display_init>
			</mod_display_init>
			<delay_ms>
			</delay_ms>
			<timer0_init>
			</timer0_init>
			<syscfg_init>
			</syscfg_init>
			<SystemInit>
				<SetSysClock>
				</SetSysClock>
			</SystemInit>
		</app_peripheral_init>
	</main>
	<delay_ms>
	</delay_ms>
	<orgsec_1020_1>
	</orgsec_1020_1>
	<pd_interrupt_polling>
		<pd_trans_complete_handler>
			<pd_send_emarker_source_cap>
				<pd_source_cap_data_preload>
					<cs_memcpy>
					</cs_memcpy>
				</pd_source_cap_data_preload>
			</pd_send_emarker_source_cap>
			<pd_policy_reset>
				<pd_policy_reset2>
					<fwlib_pd_txd_spec_rev_set>
					</fwlib_pd_txd_spec_rev_set>
				</pd_policy_reset2>
			</pd_policy_reset>
			<pd_hard_reset>
				<fwlib_pd_send_message>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</fwlib_pd_send_message>
			</pd_hard_reset>
			<pd_trans_resend>
				<pd_source_cap_data_preload>
					<cs_memcpy>
					</cs_memcpy>
				</pd_source_cap_data_preload>
				<fwlib_pd_send_message>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</fwlib_pd_send_message>
			</pd_trans_resend>
		</pd_trans_complete_handler>
		<pd_read>
			<.lib.__slmul>
			</.lib.__slmul>
			<pd_hard_reset>
				<fwlib_pd_send_message>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</fwlib_pd_send_message>
			</pd_hard_reset>
			<fwlib_pd_send_chunk_message>
			</fwlib_pd_send_chunk_message>
			<cs_memcpy>
			</cs_memcpy>
			<pd_policy_reset>
				<pd_policy_reset2>
					<fwlib_pd_txd_spec_rev_set>
					</fwlib_pd_txd_spec_rev_set>
				</pd_policy_reset2>
			</pd_policy_reset>
			<pd_send_emarker_source_cap>
				<pd_source_cap_data_preload>
					<cs_memcpy>
					</cs_memcpy>
				</pd_source_cap_data_preload>
			</pd_send_emarker_source_cap>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<pd_firmware_update_cb>
			</pd_firmware_update_cb>
			<fwlib_pd_send_message>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</fwlib_pd_send_message>
			<fwlib_pd_txd_spec_rev_set>
			</fwlib_pd_txd_spec_rev_set>
			<pd_send_source_cap>
			</pd_send_source_cap>
			<fwlib_pd_read_pddata>
			</fwlib_pd_read_pddata>
			<cs_memset>
			</cs_memset>
		</pd_read>
		<pd_time_out_handler>
			<pd_hard_reset>
				<fwlib_pd_send_message>
					<tcpd_debug_cb>
					</tcpd_debug_cb>
				</fwlib_pd_send_message>
			</pd_hard_reset>
			<fwlib_pd_txd_spec_rev_set>
			</fwlib_pd_txd_spec_rev_set>
		</pd_time_out_handler>
	</pd_interrupt_polling>
	<timer4_irq>
	</timer4_irq>
	<timer3_irq>
	</timer3_irq>
	<pd_irq>
		<fwlib_pd_clear_txif>
		</fwlib_pd_clear_txif>
		<fwlib_pd_get_txif>
		</fwlib_pd_get_txif>
		<fwlib_pd_clear_rxif>
		</fwlib_pd_clear_rxif>
		<fwlib_pd_get_rxif>
		</fwlib_pd_get_rxif>
		<fwlib_pd_clear_tmoutif>
		</fwlib_pd_clear_tmoutif>
		<fwlib_pd_get_tmoutif>
		</fwlib_pd_get_tmoutif>
	</pd_irq>
	<typec_irq>
		<fwlib_typec_clear_scnbif>
		</fwlib_typec_clear_scnbif>
		<fwlib_typec_get_scnbif>
		</fwlib_typec_get_scnbif>
		<fwlib_typec_clear_scnaif>
		</fwlib_typec_clear_scnaif>
		<fwlib_typec_get_scnaif>
		</fwlib_typec_get_scnaif>
	</typec_irq>
	<timer0_irq>
		<mod_io_vbus_switch_timer>
		</mod_io_vbus_switch_timer>
		<multi_protocol_timebase_callback>
			<scp_protocol_timeout_polling_isr>
				<scp_protocol_err_deal>
				</scp_protocol_err_deal>
			</scp_protocol_timeout_polling_isr>
		</multi_protocol_timebase_callback>
	</timer0_irq>
	<timer2_irq>
	</timer2_irq>
	<exi_int2_irq>
	</exi_int2_irq>
	<exi_int1_irq>
	</exi_int1_irq>
	<exi_int0_irq>
	</exi_int0_irq>
	<INT_FUNCTION>
		<i_.lib.__swmul>
		</i_.lib.__swmul>
		<adc_irq>
			<adc_get_srad>
			</adc_get_srad>
		</adc_irq>
		<multi_protocol_isr_process>
			<scp_protocol_isr_process>
				<scp_protocol_timeout_start_isr>
				</scp_protocol_timeout_start_isr>
				<scp_slave_cmd_deal_copy2>
					<scp_write_request_cmd>
						<scp_request_nack>
						</scp_request_nack>
					</scp_write_request_cmd>
					<fcp_write_request_cmd>
						<scp_request_nack>
						</scp_request_nack>
					</fcp_write_request_cmd>
					<scp_read_request_special_cmd>
						<scp_request_nack>
						</scp_request_nack>
					</scp_read_request_special_cmd>
					<cal_crc8>
						<crc8_table3_lib_scp.c_Init>
						</crc8_table3_lib_scp.c_Init>
						<crc8_table2_lib_scp.c_Init>
						</crc8_table2_lib_scp.c_Init>
						<crc8_table1_lib_scp.c_Init>
						</crc8_table1_lib_scp.c_Init>
					</cal_crc8>
					<i_.lib.__uwdiv>
					</i_.lib.__uwdiv>
					<i_.lib.__swmul>
					</i_.lib.__swmul>
					<scp_read_request_common_cmd>
						<scp_request_nack>
						</scp_request_nack>
					</scp_read_request_common_cmd>
					<scp_read_request_cmd>
						<scp_request_nack>
						</scp_request_nack>
					</scp_read_request_cmd>
					<scp_request_nack>
					</scp_request_nack>
					<fcp_read_request_cmd>
						<scp_request_nack>
						</scp_request_nack>
					</fcp_read_request_cmd>
				</scp_slave_cmd_deal_copy2>
				<scp_protocol_err_deal>
				</scp_protocol_err_deal>
				<scp_memset>
				</scp_memset>
				<scp_protocol_timeout_stop_isr>
				</scp_protocol_timeout_stop_isr>
			</scp_protocol_isr_process>
			<qc30_protocol_recevie_process>
			</qc30_protocol_recevie_process>
		</multi_protocol_isr_process>
		<pd_irq>
			<fwlib_pd_clear_txif>
			</fwlib_pd_clear_txif>
			<fwlib_pd_get_txif>
			</fwlib_pd_get_txif>
			<fwlib_pd_clear_rxif>
			</fwlib_pd_clear_rxif>
			<fwlib_pd_get_rxif>
			</fwlib_pd_get_rxif>
			<fwlib_pd_clear_tmoutif>
			</fwlib_pd_clear_tmoutif>
			<fwlib_pd_get_tmoutif>
			</fwlib_pd_get_tmoutif>
		</pd_irq>
		<typec_irq>
			<fwlib_typec_clear_scnbif>
			</fwlib_typec_clear_scnbif>
			<fwlib_typec_get_scnbif>
			</fwlib_typec_get_scnbif>
			<fwlib_typec_clear_scnaif>
			</fwlib_typec_clear_scnaif>
			<fwlib_typec_get_scnaif>
			</fwlib_typec_get_scnaif>
		</typec_irq>
		<timer0_irq>
			<mod_io_vbus_switch_timer>
			</mod_io_vbus_switch_timer>
			<multi_protocol_timebase_callback>
				<scp_protocol_timeout_polling_isr>
					<scp_protocol_err_deal>
					</scp_protocol_err_deal>
				</scp_protocol_timeout_polling_isr>
			</multi_protocol_timebase_callback>
		</timer0_irq>
		<timer2_irq>
		</timer2_irq>
		<exi_int2_irq>
		</exi_int2_irq>
		<exi_int1_irq>
		</exi_int1_irq>
		<exi_int0_irq>
		</exi_int0_irq>
	</INT_FUNCTION>
	<VbatDisP_Tab_app_init.c_Init>
	</VbatDisP_Tab_app_init.c_Init>
	<Vbat_Tab_app_init.c_Init>
	</Vbat_Tab_app_init.c_Init>
	<pdo_sinkcap_9_app_init.c_Init>
	</pdo_sinkcap_9_app_init.c_Init>
	<pdo_sinkcap_app_init.c_Init>
	</pdo_sinkcap_app_init.c_Init>
	<multi_src_list_app_init.c_Init>
	</multi_src_list_app_init.c_Init>
	<pdo_sourcecap_18_app_init.c_Init>
	</pdo_sourcecap_18_app_init.c_Init>
	<pdo_sourcecap_30_app_init.c_Init>
	</pdo_sourcecap_30_app_init.c_Init>
	<pdo_sourcecap_45_app_init.c_Init>
	</pdo_sourcecap_45_app_init.c_Init>
	<pdo_sourcecap_app_init.c_Init>
	</pdo_sourcecap_app_init.c_Init>
	<battery_capabilities_message_app_init.c_Init>
	</battery_capabilities_message_app_init.c_Init>
	<status_message_app_init.c_Init>
	</status_message_app_init.c_Init>
	<source_capabilities_extended_message_app_init.c_Init>
	</source_capabilities_extended_message_app_init.c_Init>
	<pdo_src_list_h_app_init.c_Init>
	</pdo_src_list_h_app_init.c_Init>
	<Data_16_to_8_data_Deal>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</Data_16_to_8_data_Deal>
	<LED_PIN_qu_fan_Deal>
	</LED_PIN_qu_fan_Deal>
	<LED_PIN_on_off_Deal>
	</LED_PIN_on_off_Deal>
	<Charge_Bat_data_Err_Deal>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
	</Charge_Bat_data_Err_Deal>
	<Poweron_24C02_Self_inspec>
		<iic_receive_24C02_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_24C02_byte>
		<iic_transmit_24C02_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_24C02_byte>
	</Poweron_24C02_Self_inspec>
	<Flash_update_Deal>
		<iic_transmit_24C02_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_24C02_byte>
		<delay_ms>
		</delay_ms>
	</Flash_update_Deal>
	<BSP_I2C_BATVaule_Deal>
		<.lib.__swmul>
		</.lib.__swmul>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
	</BSP_I2C_BATVaule_Deal>
	<BSP_I2C_7203_Data>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
		<.lib.__uwdiv>
		</.lib.__uwdiv>
		<.lib.__swmul>
		</.lib.__swmul>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</BSP_I2C_7203_Data>
	<BSP_I2C_VbatCheck>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</BSP_I2C_VbatCheck>
	<app_power_capabilities_switch_h_2>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</app_power_capabilities_switch_h_2>
	<app_power_capabilities_switch_h_1>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</app_power_capabilities_switch_h_1>
	<iap_signal_detect>
	</iap_signal_detect>
	<IAP_inti_deal_dis>
		<multi_protocol_init>
			<scp_init>
				<scp_enable_delay>
				</scp_enable_delay>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_init>
			<vooc_init>
				<cs_memset>
				</cs_memset>
			</vooc_init>
			<qc_init>
				<cs_memset>
				</cs_memset>
			</qc_init>
			<dcp_init>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<cs_memset>
				</cs_memset>
			</dcp_init>
			<multi_protocol_init_data_clear>
				<cs_memset>
				</cs_memset>
			</multi_protocol_init_data_clear>
		</multi_protocol_init>
	</IAP_inti_deal_dis>
	<IAP_inti_deal>
		<multi_protocol_init>
			<scp_init>
				<scp_enable_delay>
				</scp_enable_delay>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_init>
			<vooc_init>
				<cs_memset>
				</cs_memset>
			</vooc_init>
			<qc_init>
				<cs_memset>
				</cs_memset>
			</qc_init>
			<dcp_init>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<cs_memset>
				</cs_memset>
			</dcp_init>
			<multi_protocol_init_data_clear>
				<cs_memset>
				</cs_memset>
			</multi_protocol_init_data_clear>
		</multi_protocol_init>
	</IAP_inti_deal>
	<Lighting_to_SOS_Dispose>
	</Lighting_to_SOS_Dispose>
	<Sinck_in_recover_max>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</Sinck_in_recover_max>
	<Sinck_in9V_max>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</Sinck_in9V_max>
	<Sub_sim_tx>
	</Sub_sim_tx>
	<Miro_in_deal>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</Miro_in_deal>
	<Car_statu_deal>
	</Car_statu_deal>
	<Vin_vol_charge_deal>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
		<pd_send_request>
			<fwlib_pd_send_message>
				<tcpd_debug_cb>
				</tcpd_debug_cb>
			</fwlib_pd_send_message>
			<cs_memcpy>
			</cs_memcpy>
		</pd_send_request>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</Vin_vol_charge_deal>
	<Frist_sink_deal>
		<Mod_Dis_USBA_EN>
		</Mod_Dis_USBA_EN>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</Frist_sink_deal>
	<BSP_DisCharge_SmallCur_Deal>
		<TYPE_C_constraint_sleep>
			<peripheral_typec_UFP_init>
				<typec_init>
					<fwlib_typec_scnxie_set>
					</fwlib_typec_scnxie_set>
					<fwlib_typec_cc_det_set>
					</fwlib_typec_cc_det_set>
					<fwlib_fwlib_typec_cc_drp_set>
					</fwlib_fwlib_typec_cc_drp_set>
					<fwlib_typec_cc_pin_config>
					</fwlib_typec_cc_pin_config>
					<typec_role_reset>
						<fwlib_typec_cc_pull_high_down_config>
						</fwlib_typec_cc_pull_high_down_config>
					</typec_role_reset>
					<fwlib_typec_cc_pull_high_down_set>
					</fwlib_typec_cc_pull_high_down_set>
					<cs_memcpy>
					</cs_memcpy>
				</typec_init>
			</peripheral_typec_UFP_init>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
		</TYPE_C_constraint_sleep>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</BSP_DisCharge_SmallCur_Deal>
	<app_power_capabilities_switch_l>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</app_power_capabilities_switch_l>
	<BSP_DisCharge_SmallCur>
		<app_power_capabilities_switch_l>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_capabilities_switch_l>
		<app_power_capabilities_switch_h>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_capabilities_switch_h>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
		<TYPE_C_constraint_sleep>
			<peripheral_typec_UFP_init>
				<typec_init>
					<fwlib_typec_scnxie_set>
					</fwlib_typec_scnxie_set>
					<fwlib_typec_cc_det_set>
					</fwlib_typec_cc_det_set>
					<fwlib_fwlib_typec_cc_drp_set>
					</fwlib_fwlib_typec_cc_drp_set>
					<fwlib_typec_cc_pin_config>
					</fwlib_typec_cc_pin_config>
					<typec_role_reset>
						<fwlib_typec_cc_pull_high_down_config>
						</fwlib_typec_cc_pull_high_down_config>
					</typec_role_reset>
					<fwlib_typec_cc_pull_high_down_set>
					</fwlib_typec_cc_pull_high_down_set>
					<cs_memcpy>
					</cs_memcpy>
				</typec_init>
			</peripheral_typec_UFP_init>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
		</TYPE_C_constraint_sleep>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</BSP_DisCharge_SmallCur>
	<CA_CB_Port_Statu>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</CA_CB_Port_Statu>
	<I_PWM_init>
	</I_PWM_init>
	<V_PWM_init>
	</V_PWM_init>
	<BSP_Discharge_TempOK>
	</BSP_Discharge_TempOK>
	<app_power_capabilities_switch_h>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</app_power_capabilities_switch_h>
	<BSP_Discharge_TempNG>
		<Mod_Dis_USBA_EN>
		</Mod_Dis_USBA_EN>
	</BSP_Discharge_TempNG>
	<BSP_Charge_TempNG>
	</BSP_Charge_TempNG>
	<BSP_Temp_Control>
		<BSP_Discharge_TempOK>
		</BSP_Discharge_TempOK>
		<app_power_capabilities_switch_h>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_capabilities_switch_h>
		<TYPE_C_constraint_sleep>
			<peripheral_typec_UFP_init>
				<typec_init>
					<fwlib_typec_scnxie_set>
					</fwlib_typec_scnxie_set>
					<fwlib_typec_cc_det_set>
					</fwlib_typec_cc_det_set>
					<fwlib_fwlib_typec_cc_drp_set>
					</fwlib_fwlib_typec_cc_drp_set>
					<fwlib_typec_cc_pin_config>
					</fwlib_typec_cc_pin_config>
					<typec_role_reset>
						<fwlib_typec_cc_pull_high_down_config>
						</fwlib_typec_cc_pull_high_down_config>
					</typec_role_reset>
					<fwlib_typec_cc_pull_high_down_set>
					</fwlib_typec_cc_pull_high_down_set>
					<cs_memcpy>
					</cs_memcpy>
				</typec_init>
			</peripheral_typec_UFP_init>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
		</TYPE_C_constraint_sleep>
		<app_power_PDO_rerest>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_PDO_rerest>
		<BSP_Discharge_TempNG>
			<Mod_Dis_USBA_EN>
			</Mod_Dis_USBA_EN>
		</BSP_Discharge_TempNG>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
		<BSP_Charge_TempNG>
		</BSP_Charge_TempNG>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
	</BSP_Temp_Control>
	<TYPE_C_constraint_sleep>
		<peripheral_typec_UFP_init>
			<typec_init>
				<fwlib_typec_scnxie_set>
				</fwlib_typec_scnxie_set>
				<fwlib_typec_cc_det_set>
				</fwlib_typec_cc_det_set>
				<fwlib_fwlib_typec_cc_drp_set>
				</fwlib_fwlib_typec_cc_drp_set>
				<fwlib_typec_cc_pin_config>
				</fwlib_typec_cc_pin_config>
				<typec_role_reset>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
				</typec_role_reset>
				<fwlib_typec_cc_pull_high_down_set>
				</fwlib_typec_cc_pull_high_down_set>
				<cs_memcpy>
				</cs_memcpy>
			</typec_init>
		</peripheral_typec_UFP_init>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
	</TYPE_C_constraint_sleep>
	<app_power_PDO_rerest>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</app_power_PDO_rerest>
	<Bat_low_deal>
		<TYPE_C_constraint_sleep>
			<peripheral_typec_UFP_init>
				<typec_init>
					<fwlib_typec_scnxie_set>
					</fwlib_typec_scnxie_set>
					<fwlib_typec_cc_det_set>
					</fwlib_typec_cc_det_set>
					<fwlib_fwlib_typec_cc_drp_set>
					</fwlib_fwlib_typec_cc_drp_set>
					<fwlib_typec_cc_pin_config>
					</fwlib_typec_cc_pin_config>
					<typec_role_reset>
						<fwlib_typec_cc_pull_high_down_config>
						</fwlib_typec_cc_pull_high_down_config>
					</typec_role_reset>
					<fwlib_typec_cc_pull_high_down_set>
					</fwlib_typec_cc_pull_high_down_set>
					<cs_memcpy>
					</cs_memcpy>
				</typec_init>
			</peripheral_typec_UFP_init>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
		</TYPE_C_constraint_sleep>
		<app_power_PDO_rerest>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_PDO_rerest>
		<Mod_Dis_USBA_EN>
		</Mod_Dis_USBA_EN>
	</Bat_low_deal>
	<Bat_Vaule_deal>
		<VbatDisP_Tab_app_init.c_Init>
		</VbatDisP_Tab_app_init.c_Init>
		<Vbat_Tab_app_init.c_Init>
		</Vbat_Tab_app_init.c_Init>
	</Bat_Vaule_deal>
	<Charge_bat_Full_check>
		<hex_less_than_compare>
			<hex_greater_than_compare>
			</hex_greater_than_compare>
		</hex_less_than_compare>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</Charge_bat_Full_check>
	<BSP_VBat_Jud>
	</BSP_VBat_Jud>
	<Sleep_up_data_init>
	</Sleep_up_data_init>
	<Flash_Read_Deal>
		<iic_transmit_24C02_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_24C02_byte>
		<delay_ms>
		</delay_ms>
		<iic_receive_24C02_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_24C02_byte>
	</Flash_Read_Deal>
	<Start_data_init>
		<Flash_Read_Deal>
			<iic_transmit_24C02_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_24C02_byte>
			<delay_ms>
			</delay_ms>
			<iic_receive_24C02_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_24C02_byte>
		</Flash_Read_Deal>
	</Start_data_init>
	<peripheral_typec_DRP_init>
		<typec_init>
			<fwlib_typec_scnxie_set>
			</fwlib_typec_scnxie_set>
			<fwlib_typec_cc_det_set>
			</fwlib_typec_cc_det_set>
			<fwlib_fwlib_typec_cc_drp_set>
			</fwlib_fwlib_typec_cc_drp_set>
			<fwlib_typec_cc_pin_config>
			</fwlib_typec_cc_pin_config>
			<typec_role_reset>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
			</typec_role_reset>
			<fwlib_typec_cc_pull_high_down_set>
			</fwlib_typec_cc_pull_high_down_set>
			<cs_memcpy>
			</cs_memcpy>
		</typec_init>
	</peripheral_typec_DRP_init>
	<peripheral_typec_UFP_init>
		<typec_init>
			<fwlib_typec_scnxie_set>
			</fwlib_typec_scnxie_set>
			<fwlib_typec_cc_det_set>
			</fwlib_typec_cc_det_set>
			<fwlib_fwlib_typec_cc_drp_set>
			</fwlib_fwlib_typec_cc_drp_set>
			<fwlib_typec_cc_pin_config>
			</fwlib_typec_cc_pin_config>
			<typec_role_reset>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
			</typec_role_reset>
			<fwlib_typec_cc_pull_high_down_set>
			</fwlib_typec_cc_pull_high_down_set>
			<cs_memcpy>
			</cs_memcpy>
		</typec_init>
	</peripheral_typec_UFP_init>
	<peripheral_pd_init>
		<fwlib_pd_electric_set>
		</fwlib_pd_electric_set>
		<pd_init>
			<fwlib_pd_txd_spec_rev_set>
			</fwlib_pd_txd_spec_rev_set>
			<fwlib_pd_electric_set>
			</fwlib_pd_electric_set>
		</pd_init>
		<cs_memcpy_rom2ram>
		</cs_memcpy_rom2ram>
	</peripheral_pd_init>
	<peripheral_typec_init>
		<typec_init>
			<fwlib_typec_scnxie_set>
			</fwlib_typec_scnxie_set>
			<fwlib_typec_cc_det_set>
			</fwlib_typec_cc_det_set>
			<fwlib_fwlib_typec_cc_drp_set>
			</fwlib_fwlib_typec_cc_drp_set>
			<fwlib_typec_cc_pin_config>
			</fwlib_typec_cc_pin_config>
			<typec_role_reset>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
			</typec_role_reset>
			<fwlib_typec_cc_pull_high_down_set>
			</fwlib_typec_cc_pull_high_down_set>
			<cs_memcpy>
			</cs_memcpy>
		</typec_init>
	</peripheral_typec_init>
	<app_peripheral_init>
		<mod_adc_convert_init>
			<mod_adc_convert>
				<adc_conver_result_refresh>
				</adc_conver_result_refresh>
				<adc_convert_channel_switch>
					<adc_start>
					</adc_start>
					<adc_set_sing_channel>
					</adc_set_sing_channel>
					<adc_set_vref>
					</adc_set_vref>
				</adc_convert_channel_switch>
			</mod_adc_convert>
			<delay_ms>
			</delay_ms>
			<adc_enable>
			</adc_enable>
			<adc_init>
			</adc_init>
		</mod_adc_convert_init>
		<uart_init>
			<gpio_init>
				<gpio_pinmux_config>
					<.lib.__shl16>
					</.lib.__shl16>
				</gpio_pinmux_config>
				<gpio_pull_config>
					<.lib.__shl16>
					</.lib.__shl16>
				</gpio_pull_config>
				<gpio_direction_config>
					<.lib.__shl16>
					</.lib.__shl16>
				</gpio_direction_config>
				<gpio_mode_config>
				</gpio_mode_config>
			</gpio_init>
		</uart_init>
		<timer2_init>
		</timer2_init>
		<wdt_init>
		</wdt_init>
		<multi_protocol_init>
			<scp_init>
				<scp_enable_delay>
				</scp_enable_delay>
				<scp_choose_tx_io_level>
				</scp_choose_tx_io_level>
				<cs_memset>
				</cs_memset>
			</scp_init>
			<vooc_init>
				<cs_memset>
				</cs_memset>
			</vooc_init>
			<qc_init>
				<cs_memset>
				</cs_memset>
			</qc_init>
			<dcp_init>
				<dcp_protocol_disable>
				</dcp_protocol_disable>
				<cs_memset>
				</cs_memset>
			</dcp_init>
			<multi_protocol_init_data_clear>
				<cs_memset>
				</cs_memset>
			</multi_protocol_init_data_clear>
		</multi_protocol_init>
		<peripheral_pd_init>
			<fwlib_pd_electric_set>
			</fwlib_pd_electric_set>
			<pd_init>
				<fwlib_pd_txd_spec_rev_set>
				</fwlib_pd_txd_spec_rev_set>
				<fwlib_pd_electric_set>
				</fwlib_pd_electric_set>
			</pd_init>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</peripheral_pd_init>
		<peripheral_typec_init>
			<typec_init>
				<fwlib_typec_scnxie_set>
				</fwlib_typec_scnxie_set>
				<fwlib_typec_cc_det_set>
				</fwlib_typec_cc_det_set>
				<fwlib_fwlib_typec_cc_drp_set>
				</fwlib_fwlib_typec_cc_drp_set>
				<fwlib_typec_cc_pin_config>
				</fwlib_typec_cc_pin_config>
				<typec_role_reset>
					<fwlib_typec_cc_pull_high_down_config>
					</fwlib_typec_cc_pull_high_down_config>
				</typec_role_reset>
				<fwlib_typec_cc_pull_high_down_set>
				</fwlib_typec_cc_pull_high_down_set>
				<cs_memcpy>
				</cs_memcpy>
			</typec_init>
		</peripheral_typec_init>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
		<mod_SC8886_init>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</mod_SC8886_init>
		<mod_display_init>
		</mod_display_init>
		<delay_ms>
		</delay_ms>
		<timer0_init>
		</timer0_init>
		<syscfg_init>
		</syscfg_init>
		<SystemInit>
			<SetSysClock>
			</SetSysClock>
		</SystemInit>
	</app_peripheral_init>
	<test_adcconvert_print>
	</test_adcconvert_print>
	<test_dcdc_print>
		<Sub_sim_tx>
		</Sub_sim_tx>
	</test_dcdc_print>
	<test_key>
		<mod_key_get_data>
		</mod_key_get_data>
	</test_key>
	<test_display>
	</test_display>
	<mod_queue_receive>
		<.lib.__uwmod>
		</.lib.__uwmod>
	</mod_queue_receive>
	<mod_queue_send>
		<.lib.__uwmod>
		</.lib.__uwmod>
	</mod_queue_send>
	<mod_queue_create>
	</mod_queue_create>
	<modus_event_proc>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
		<app_power_adjust>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
		</app_power_adjust>
		<vbus_ibus_cheak>
		</vbus_ibus_cheak>
		<app_power_capabilities_switch_l>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_capabilities_switch_l>
		<app_power_capabilities_switch_h_2>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_capabilities_switch_h_2>
		<app_power_capabilities_switch_h_1>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_capabilities_switch_h_1>
		<app_power_capabilities_switch_h>
			<typec_break>
				<fwlib_typec_cc_pull_high_down_config>
				</fwlib_typec_cc_pull_high_down_config>
				<fwlib_typec_vconn_config>
				</fwlib_typec_vconn_config>
				<cs_memcpy>
				</cs_memcpy>
			</typec_break>
			<cs_memcpy_rom2ram>
			</cs_memcpy_rom2ram>
		</app_power_capabilities_switch_h>
		<typec_break>
			<fwlib_typec_cc_pull_high_down_config>
			</fwlib_typec_cc_pull_high_down_config>
			<fwlib_typec_vconn_config>
			</fwlib_typec_vconn_config>
			<cs_memcpy>
			</cs_memcpy>
		</typec_break>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</modus_event_proc>
	<UART_Transmit>
		<uart_putchar>
		</uart_putchar>
	</UART_Transmit>
	<handle_write_register>
		<modbus_crc16>
		</modbus_crc16>
	</handle_write_register>
	<handle_read_registers>
		<modbus_crc16>
		</modbus_crc16>
	</handle_read_registers>
	<process_modbus_frame>
		<UART_Transmit>
			<uart_putchar>
			</uart_putchar>
		</UART_Transmit>
		<handle_write_register>
			<modbus_crc16>
			</modbus_crc16>
		</handle_write_register>
		<handle_read_registers>
			<modbus_crc16>
			</modbus_crc16>
		</handle_read_registers>
		<modbus_crc16>
		</modbus_crc16>
	</process_modbus_frame>
	<check_frame_timeout>
		<.lib.__swmul>
		</.lib.__swmul>
	</check_frame_timeout>
	<init_buffers>
		<.lib.__swmul>
		</.lib.__swmul>
	</init_buffers>
	<modbus_crc16>
	</modbus_crc16>
	<key_get_value>
	</key_get_value>
	<key_proc>
	</key_proc>
	<key2_scan>
	</key2_scan>
	<key_scan>
	</key_scan>
	<mod_key_init>
	</mod_key_init>
	<mod_io_a1d_out>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</mod_io_a1d_out>
	<adc_irq>
		<adc_get_srad>
		</adc_get_srad>
	</adc_irq>
	<mod_io_typecb_acin>
	</mod_io_typecb_acin>
	<mod_io_typeca_acin>
	</mod_io_typeca_acin>
	<mod_io_vbus_switch_timer>
	</mod_io_vbus_switch_timer>
	<mod_io_vbus_switch>
		<SW7203VbusDischarge>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</SW7203VbusDischarge>
	</mod_io_vbus_switch>
	<mod_inoutput_plug_check_proc_USBA2>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</mod_inoutput_plug_check_proc_USBA2>
	<mod_inoutput_plug_check_proc>
		<mod_queue_send>
			<.lib.__uwmod>
			</.lib.__uwmod>
		</mod_queue_send>
	</mod_inoutput_plug_check_proc>
	<mod_inoutput_disable>
	</mod_inoutput_disable>
	<mod_inoutput_init>
		<Mod_Dis_USBA_EN>
		</Mod_Dis_USBA_EN>
	</mod_inoutput_init>
	<mod_display_batt_level.disp_batt_flash_mod_display.c_Init>
	</mod_display_batt_level.disp_batt_flash_mod_display.c_Init>
	<mod_key_get_data>
	</mod_key_get_data>
	<mod_display_batt_level>
	</mod_display_batt_level>
	<mod_display_led_key_refresh>
	</mod_display_led_key_refresh>
	<__mod_display_led_key_refresh>
	</__mod_display_led_key_refresh>
	<mod_display_led_toggle>
		<.lib.__shl16>
		</.lib.__shl16>
	</mod_display_led_toggle>
	<mod_display_led>
		<.lib.__shl16>
		</.lib.__shl16>
	</mod_display_led>
	<mod_display_disable>
	</mod_display_disable>
	<mod_display_init>
	</mod_display_init>
	<dcdc_frame_buffer_mod_dcdc.c_Init>
	</dcdc_frame_buffer_mod_dcdc.c_Init>
	<app_power_adjust>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</app_power_adjust>
	<vbus_ibus_cheak>
	</vbus_ibus_cheak>
	<SW7203VbusDischarge>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
	</SW7203VbusDischarge>
	<Mod_Dis_USBA_EN>
	</Mod_Dis_USBA_EN>
	<mod_charge_ibat_deal>
	</mod_charge_ibat_deal>
	<mod_SC8886_DisCharge_init>
		<mod_dcdc_write_vbusref_e_set>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
		</mod_dcdc_write_vbusref_e_set>
		<mod_dcdc_write_ibus_lim_set>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
		</mod_dcdc_write_ibus_lim_set>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
	</mod_SC8886_DisCharge_init>
	<mod_charge_ibat0_limit_deal>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
	</mod_charge_ibat0_limit_deal>
	<mod_SC8886_Charge_init>
		<mod_charge_ibat0_limit_deal>
			<iic_transmit_byte>
				<iic_stop>
				</iic_stop>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_transmit_byte>
			<iic_receive_byte>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_byte>
		</mod_charge_ibat0_limit_deal>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
	</mod_SC8886_Charge_init>
	<mod_charge_vol_deal>
	</mod_charge_vol_deal>
	<mod_charge_cur_deal>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</mod_charge_cur_deal>
	<mod_dcdc_disable>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</mod_dcdc_disable>
	<mod_SC8886_init>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
		<iic_receive_byte>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_byte>
	</mod_SC8886_init>
	<mod_dcdc_telemetry_vbusref_reg>
	</mod_dcdc_telemetry_vbusref_reg>
	<mod_dcdc_telemetry_ibat_reg>
	</mod_dcdc_telemetry_ibat_reg>
	<mod_dcdc_rt_telemetry_ibus_reg>
		<iic_receive_bytes>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_bytes>
	</mod_dcdc_rt_telemetry_ibus_reg>
	<mod_dcdc_telemetry_ibus_reg>
	</mod_dcdc_telemetry_ibus_reg>
	<mod_dcdc_telemetry_vbat_reg>
	</mod_dcdc_telemetry_vbat_reg>
	<mod_dcdc_rt_telemetry_vbus_reg>
		<iic_receive_bytes>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_bytes>
	</mod_dcdc_rt_telemetry_vbus_reg>
	<mod_dcdc_telemetry_vbus_reg>
	</mod_dcdc_telemetry_vbus_reg>
	<mod_dcdc_telemetry_status>
	</mod_dcdc_telemetry_status>
	<mod_dcdc_write_vinreg_set>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</mod_dcdc_write_vinreg_set>
	<mod_dcdc_write_ibat_lim_set>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</mod_dcdc_write_ibat_lim_set>
	<mod_dcdc_write_ibus_lim_set>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</mod_dcdc_write_ibus_lim_set>
	<mod_dcdc_write_vbusref_e_set>
		<iic_transmit_byte>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_byte>
	</mod_dcdc_write_vbusref_e_set>
	<mod_dcdc_write_gpo_ctrl>
	</mod_dcdc_write_gpo_ctrl>
	<mod_dcdc_write_pgate_ctrl>
	</mod_dcdc_write_pgate_ctrl>
	<mod_dcdc_write_otg_ctrl>
	</mod_dcdc_write_otg_ctrl>
	<mod_dcdc_telemetry_vbusref>
		<.lib.__swmul>
		</.lib.__swmul>
	</mod_dcdc_telemetry_vbusref>
	<mod_dcdc_telemetry_ibat>
		<.lib.__swmul>
		</.lib.__swmul>
	</mod_dcdc_telemetry_ibat>
	<mod_dcdc_telemetry_ibus>
		<.lib.__swmul>
		</.lib.__swmul>
	</mod_dcdc_telemetry_ibus>
	<mod_dcdc_telemetry_vbat>
		<.lib.__swmul>
		</.lib.__swmul>
	</mod_dcdc_telemetry_vbat>
	<mod_dcdc_telemetry_vbus>
		<.lib.__swmul>
		</.lib.__swmul>
	</mod_dcdc_telemetry_vbus>
	<mod_dcdc_telemetry_calculate>
		<mod_dcdc_telemetry_vbusref>
			<.lib.__swmul>
			</.lib.__swmul>
		</mod_dcdc_telemetry_vbusref>
		<mod_dcdc_telemetry_ibat>
			<.lib.__swmul>
			</.lib.__swmul>
		</mod_dcdc_telemetry_ibat>
		<mod_dcdc_telemetry_ibus>
			<.lib.__swmul>
			</.lib.__swmul>
		</mod_dcdc_telemetry_ibus>
		<mod_dcdc_telemetry_vbat>
			<.lib.__swmul>
			</.lib.__swmul>
		</mod_dcdc_telemetry_vbat>
		<mod_dcdc_telemetry_vbus>
			<.lib.__swmul>
			</.lib.__swmul>
		</mod_dcdc_telemetry_vbus>
	</mod_dcdc_telemetry_calculate>
	<mod_dcdc_telemetry_reg_partition1>
		<iic_receive_bytes>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_bytes>
	</mod_dcdc_telemetry_reg_partition1>
	<mod_dcdc_telemetry_reg_partition0>
		<iic_receive_bytes>
			<iic_stop>
			</iic_stop>
			<iic_read_byte>
			</iic_read_byte>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_receive_bytes>
	</mod_dcdc_telemetry_reg_partition0>
	<mod_dcdc_init>
		<mod_dcdc_telemetry_reg_partition1>
			<iic_receive_bytes>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_bytes>
		</mod_dcdc_telemetry_reg_partition1>
		<mod_dcdc_telemetry_reg_partition0>
			<iic_receive_bytes>
				<iic_stop>
				</iic_stop>
				<iic_read_byte>
				</iic_read_byte>
				<iic_write_byte>
				</iic_write_byte>
				<iic_start>
				</iic_start>
			</iic_receive_bytes>
		</mod_dcdc_telemetry_reg_partition0>
		<iic_transmit_bytes>
			<iic_stop>
			</iic_stop>
			<iic_write_byte>
			</iic_write_byte>
			<iic_start>
			</iic_start>
		</iic_transmit_bytes>
		<dcdc_frame_buffer_mod_dcdc.c_Init>
		</dcdc_frame_buffer_mod_dcdc.c_Init>
		<iic_init>
		</iic_init>
	</mod_dcdc_init>
	<Sub_adc_enhanced>
		<adc_set_sing_channel>
		</adc_set_sing_channel>
		<adc_set_vref>
		</adc_set_vref>
	</Sub_adc_enhanced>
	<mod_adc_convert_result_calculation>
	</mod_adc_convert_result_calculation>
	<adc_conver_result_refresh>
	</adc_conver_result_refresh>
	<adc_convert_channel_switch>
		<adc_start>
		</adc_start>
		<adc_set_sing_channel>
		</adc_set_sing_channel>
		<adc_set_vref>
		</adc_set_vref>
	</adc_convert_channel_switch>
	<mod_adc_convert_disable>
		<adc_disable>
		</adc_disable>
	</mod_adc_convert_disable>
	<mod_adc_convert>
		<adc_conver_result_refresh>
		</adc_conver_result_refresh>
		<adc_convert_channel_switch>
			<adc_start>
			</adc_start>
			<adc_set_sing_channel>
			</adc_set_sing_channel>
			<adc_set_vref>
			</adc_set_vref>
		</adc_convert_channel_switch>
	</mod_adc_convert>
	<mod_adc_convert_init>
		<mod_adc_convert>
			<adc_conver_result_refresh>
			</adc_conver_result_refresh>
			<adc_convert_channel_switch>
				<adc_start>
				</adc_start>
				<adc_set_sing_channel>
				</adc_set_sing_channel>
				<adc_set_vref>
				</adc_set_vref>
			</adc_convert_channel_switch>
		</mod_adc_convert>
		<delay_ms>
		</delay_ms>
		<adc_enable>
		</adc_enable>
		<adc_init>
		</adc_init>
	</mod_adc_convert_init>
	<syscfg_init>
	</syscfg_init>
	<rstmu_get_wwdtreset>
	</rstmu_get_wwdtreset>
	<rstmu_get_ilopreset>
	</rstmu_get_ilopreset>
	<rstmu_get_emcreset>
	</rstmu_get_emcreset>
	<rstmu_get_lvd>
	</rstmu_get_lvd>
	<rstmu_lvd_enable>
	</rstmu_lvd_enable>
	<exi_init>
	</exi_init>
	<SetSysClock>
	</SetSysClock>
	<SystemInit>
		<SetSysClock>
		</SetSysClock>
	</SystemInit>
	<isr_hex_less_than_compare>
		<isr_hex_greater_than_compare>
		</isr_hex_greater_than_compare>
	</isr_hex_less_than_compare>
	<isr_hex_greater_than_compare>
	</isr_hex_greater_than_compare>
	<hex_less_than_compare>
		<hex_greater_than_compare>
		</hex_greater_than_compare>
	</hex_less_than_compare>
	<hex_greater_than_compare>
	</hex_greater_than_compare>
	<cs_memcmp>
	</cs_memcmp>
	<cs_memset>
	</cs_memset>
	<cs_memcpy_rom2ram>
	</cs_memcpy_rom2ram>
	<cs_memcpy>
	</cs_memcpy>
	<wwdt_feeddog>
	</wwdt_feeddog>
	<wwdt_disable>
	</wwdt_disable>
	<wwdt_init>
	</wwdt_init>
	<wdt_feeddog>
	</wdt_feeddog>
	<wdt_disable>
	</wdt_disable>
	<wdt_init>
	</wdt_init>
	<uart_getchar>
	</uart_getchar>
	<uart_putchar>
	</uart_putchar>
	<uart_disable>
		<gpio_init>
			<gpio_pinmux_config>
				<.lib.__shl16>
				</.lib.__shl16>
			</gpio_pinmux_config>
			<gpio_pull_config>
				<.lib.__shl16>
				</.lib.__shl16>
			</gpio_pull_config>
			<gpio_direction_config>
				<.lib.__shl16>
				</.lib.__shl16>
			</gpio_direction_config>
			<gpio_mode_config>
			</gpio_mode_config>
		</gpio_init>
	</uart_disable>
	<uart_init>
		<gpio_init>
			<gpio_pinmux_config>
				<.lib.__shl16>
				</.lib.__shl16>
			</gpio_pinmux_config>
			<gpio_pull_config>
				<.lib.__shl16>
				</.lib.__shl16>
			</gpio_pull_config>
			<gpio_direction_config>
				<.lib.__shl16>
				</.lib.__shl16>
			</gpio_direction_config>
			<gpio_mode_config>
			</gpio_mode_config>
		</gpio_init>
	</uart_init>
	<timer4_disable>
	</timer4_disable>
	<timer4_enable>
	</timer4_enable>
	<timer4_init>
	</timer4_init>
	<timer3_disable>
	</timer3_disable>
	<timer3_enable>
	</timer3_enable>
	<timer3_init>
	</timer3_init>
	<timer2_disable>
	</timer2_disable>
	<timer2_enable>
	</timer2_enable>
	<timer2_init>
	</timer2_init>
	<timer0_disable>
	</timer0_disable>
	<timer0_enable>
	</timer0_enable>
	<timer0_init>
	</timer0_init>
	<iic_receive_bytes>
		<iic_stop>
		</iic_stop>
		<iic_read_byte>
		</iic_read_byte>
		<iic_write_byte>
		</iic_write_byte>
		<iic_start>
		</iic_start>
	</iic_receive_bytes>
	<iic_receive_24C02_byte>
		<iic_stop>
		</iic_stop>
		<iic_read_byte>
		</iic_read_byte>
		<iic_write_byte>
		</iic_write_byte>
		<iic_start>
		</iic_start>
	</iic_receive_24C02_byte>
	<iic_read_byte>
	</iic_read_byte>
	<iic_receive_byte>
		<iic_stop>
		</iic_stop>
		<iic_read_byte>
		</iic_read_byte>
		<iic_write_byte>
		</iic_write_byte>
		<iic_start>
		</iic_start>
	</iic_receive_byte>
	<iic_transmit_bytes>
		<iic_stop>
		</iic_stop>
		<iic_write_byte>
		</iic_write_byte>
		<iic_start>
		</iic_start>
	</iic_transmit_bytes>
	<iic_transmit_24C02_byte>
		<iic_stop>
		</iic_stop>
		<iic_write_byte>
		</iic_write_byte>
		<iic_start>
		</iic_start>
	</iic_transmit_24C02_byte>
	<iic_stop>
	</iic_stop>
	<iic_write_byte>
	</iic_write_byte>
	<iic_start>
	</iic_start>
	<iic_transmit_byte>
		<iic_stop>
		</iic_stop>
		<iic_write_byte>
		</iic_write_byte>
		<iic_start>
		</iic_start>
	</iic_transmit_byte>
	<iic_disable>
	</iic_disable>
	<iic_init>
	</iic_init>
	<GPIO_InstanceTable_drv_gpio.c_Init>
	</GPIO_InstanceTable_drv_gpio.c_Init>
	<gpio_read_port>
	</gpio_read_port>
	<gpio_write_port>
	</gpio_write_port>
	<gpio_read_bit>
		<.lib.__lshr16>
		</.lib.__lshr16>
	</gpio_read_bit>
	<gpio_write_bit>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_write_bit>
	<gpio_toggle_bit>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_toggle_bit>
	<gpio_set_bit>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_set_bit>
	<gpio_reset_bit>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_reset_bit>
	<gpio_pull_bit>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_pull_bit>
	<gpio_dir_bit>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_dir_bit>
	<gpio_init>
		<gpio_pinmux_config>
			<.lib.__shl16>
			</.lib.__shl16>
		</gpio_pinmux_config>
		<gpio_pull_config>
			<.lib.__shl16>
			</.lib.__shl16>
		</gpio_pull_config>
		<gpio_direction_config>
			<.lib.__shl16>
			</.lib.__shl16>
		</gpio_direction_config>
		<gpio_mode_config>
		</gpio_mode_config>
	</gpio_init>
	<gpio_mode_config>
	</gpio_mode_config>
	<gpio_pull_config>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_pull_config>
	<gpio_direction_config>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_direction_config>
	<gpio_pinmux_config>
		<.lib.__shl16>
		</.lib.__shl16>
	</gpio_pinmux_config>
	<flash_write>
		<flash_erase>
		</flash_erase>
		<flash_read>
		</flash_read>
	</flash_write>
	<flash_read>
	</flash_read>
	<flash_erase>
	</flash_erase>
	<adc_get_sroft>
	</adc_get_sroft>
	<adc_get_srad>
	</adc_get_srad>
	<adc_set_vref>
	</adc_set_vref>
	<adc_set_diff_channel>
	</adc_set_diff_channel>
	<adc_set_sing_channel>
	</adc_set_sing_channel>
	<adc_interrupt_enable>
	</adc_interrupt_enable>
	<adc_interrupt_disable>
	</adc_interrupt_disable>
	<adc_start>
	</adc_start>
	<adc_stop>
	</adc_stop>
	<adc_enable>
	</adc_enable>
	<adc_disable>
	</adc_disable>
	<adc_init>
	</adc_init>
</Functions>
