############################
# POWER TABLE CONFIG FILE
############################

########################################################
# THIS TABLE WILL BE USED TO SETUP POWER LEVELS.
# PLEASE SEE DVFS USER GUIDE BEFORE MODIFYING THIS FILE
########################################################

######################################################
#!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!#
# INVALID VALUES MAY RESULT IN PERMANENT CHIP DAMAGE
# PLEASE CONSULT CHIP Manufacturer and/or QNX
#!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!#
######################################################

#########################################################################################
# COLUMNS DESCRIPTION:
#
# OPP: OPERATING POINT: 3 (OPP_HIGH), 2 (OPP_OD), 1 (OPP_NOM), 0 (OPP_LOW)
#   --> OPP Change typically involves change in voltage (not frequency)
#   --> Correct OPP value is CRUCIAL for TI-based SoC with EFUSE REGISTER column being set to 0x0
#   --> OPP value may be arbitrarily set if providing your own efuse register OR for SoC families
#       where AVS/ABB are not relevant (i.e. imx6)
# PLL FREQUENCY: Frequency to lock the MPU PLL. Must be greater/equal to Frequency column
# FREQUENCY: Frequency in Hz for the given OPP
# VOLTAGE: Voltage in micro volts for given OPP
# EFUSE REGISTER: Option EFUSE register corresponding to the OPP (optional) (must be entered in hexadecimal format i.e 0x4a003432)
#########################################################################################

######################################################################################################
# TABLE RULES
#
# Column are space-separated. Must enter all column values. For optional columns (efuse reg), enter 0x0
# Must start with highest Power level and work your way down
# OPP of next level may be less than or equal to current level
# Frequency of next level MUST be less than current level
# Voltage of next level may be less than or equal to current level
# Comment lines start with #
#
# Notes regarding PLL FREQUENCY: This is the frequency the PLL will be locked at. It is generally equal
# to the frequency of the OPP level. Frequency should always be an even multiple of PLL Frequency.
#
# PLL_FREQ --------> POST DIVIDER --------> FREQ
######################################################################################################

######################################################################
# This sample power table is used for MX6 Quad or Dual
######################################################################

# OPP |  PLL FREQ      |     FREQUENCY      |   CPU VOLTAGE    |  SOC VOLTAGE   |  EFUSE REGISTER
  3      996000000           996000000           1250000            1250000           0x0
  3      852000000           852000000           1250000            1250000           0x0
  2      792000000           792000000           1175000            1175000           0x0
  1      792000000           396000000            975000            1175000           0x0
  1      792000000           198000000            975000            1175000           0x0

