<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for pmu_conf subsystem moredump
  Chip hash: f568


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com Registers.xsd"
  name="pmu_conf">
  <block name="pmu_boot" comment="">
    <register addr="14c60000" rw_flags="RW" width="1" name="BOOT_SOURCE" comment="Boot source 0: rom, 1: CHOP"/>
    <register addr="14c60004" rw_flags="RW" width="1" name="BOOT_CFG_ACK" comment="Configuration ACK"/>
  </block>
  <block name="pmu_remap" comment="">
    <register addr="14c50000" rw_flags="RW" width="4" name="PROC_RMP_BOOT_ADDR" comment="20 MSbits of offset to be added to processor 32 bit boot address (the processor is typically booting from 0x0). This is the address where the processor starts booting from (from WLBT processor programmers view)"/>
    <register addr="14c50004" rw_flags="RW" width="1" name="SWEEPER_DBUS_BYPASS" comment="Bypass DBUS Sweeper"/>
    <register addr="14c50008" rw_flags="RW" width="1" name="SWEEPER_PBUS_BYPASS" comment="Bypass PBUS Sweeper"/>
    <register addr="14c5000c" rw_flags="RW" width="1" name="MEMCLK_EN" comment="Memory Clock Enable"/>
    <register addr="14c50010" rw_flags="RW" width="4" name="CHIP_VERSION_ID" comment="Chip version IDs"/>
  </block>
  <block name="pmu_tzpc" comment="">
    <register addr="14c10000" rw_flags="R" width="1" name="TZPC_PROT0STAT" comment="TrustZone status for register banks, aliased to 0x200"/>
    <register addr="14c10004" rw_flags="W" width="1" name="TZPC_PROT0SET" comment="TrustZone set for register banks, aliased to 0x204"/>
    <register addr="14c10008" rw_flags="W" width="1" name="TZPC_PROT0CLR" comment="TrustZone clear for register banks, aliased to 0x208"/>
  </block>
</subsystem>
